
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readelf_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401880 <.init>:
  401880:	stp	x29, x30, [sp, #-16]!
  401884:	mov	x29, sp
  401888:	bl	4025b4 <ferror@plt+0x874>
  40188c:	ldp	x29, x30, [sp], #16
  401890:	ret

Disassembly of section .plt:

00000000004018a0 <mbrtowc@plt-0x20>:
  4018a0:	stp	x16, x30, [sp, #-16]!
  4018a4:	adrp	x16, 4a9000 <warn@@Base+0x59640>
  4018a8:	ldr	x17, [x16, #4088]
  4018ac:	add	x16, x16, #0xff8
  4018b0:	br	x17
  4018b4:	nop
  4018b8:	nop
  4018bc:	nop

00000000004018c0 <mbrtowc@plt>:
  4018c0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16]
  4018c8:	add	x16, x16, #0x0
  4018cc:	br	x17

00000000004018d0 <memcpy@plt>:
  4018d0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #8]
  4018d8:	add	x16, x16, #0x8
  4018dc:	br	x17

00000000004018e0 <memmove@plt>:
  4018e0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #16]
  4018e8:	add	x16, x16, #0x10
  4018ec:	br	x17

00000000004018f0 <strtoul@plt>:
  4018f0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #24]
  4018f8:	add	x16, x16, #0x18
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #32]
  401908:	add	x16, x16, #0x20
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #40]
  401918:	add	x16, x16, #0x28
  40191c:	br	x17

0000000000401920 <exit@plt>:
  401920:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #48]
  401928:	add	x16, x16, #0x30
  40192c:	br	x17

0000000000401930 <sbrk@plt>:
  401930:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #56]
  401938:	add	x16, x16, #0x38
  40193c:	br	x17

0000000000401940 <strnlen@plt>:
  401940:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #64]
  401948:	add	x16, x16, #0x40
  40194c:	br	x17

0000000000401950 <inflate@plt>:
  401950:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #72]
  401958:	add	x16, x16, #0x48
  40195c:	br	x17

0000000000401960 <ctf_errno@plt>:
  401960:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #80]
  401968:	add	x16, x16, #0x50
  40196c:	br	x17

0000000000401970 <ftell@plt>:
  401970:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #88]
  401978:	add	x16, x16, #0x58
  40197c:	br	x17

0000000000401980 <sprintf@plt>:
  401980:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #96]
  401988:	add	x16, x16, #0x60
  40198c:	br	x17

0000000000401990 <putc@plt>:
  401990:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #104]
  401998:	add	x16, x16, #0x68
  40199c:	br	x17

00000000004019a0 <fputc@plt>:
  4019a0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #112]
  4019a8:	add	x16, x16, #0x70
  4019ac:	br	x17

00000000004019b0 <qsort@plt>:
  4019b0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #120]
  4019b8:	add	x16, x16, #0x78
  4019bc:	br	x17

00000000004019c0 <asprintf@plt>:
  4019c0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #128]
  4019c8:	add	x16, x16, #0x80
  4019cc:	br	x17

00000000004019d0 <ctf_errmsg@plt>:
  4019d0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #136]
  4019d8:	add	x16, x16, #0x88
  4019dc:	br	x17

00000000004019e0 <snprintf@plt>:
  4019e0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #144]
  4019e8:	add	x16, x16, #0x90
  4019ec:	br	x17

00000000004019f0 <stpcpy@plt>:
  4019f0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #152]
  4019f8:	add	x16, x16, #0x98
  4019fc:	br	x17

0000000000401a00 <ctf_dump@plt>:
  401a00:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #160]
  401a08:	add	x16, x16, #0xa0
  401a0c:	br	x17

0000000000401a10 <fclose@plt>:
  401a10:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #168]
  401a18:	add	x16, x16, #0xa8
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #176]
  401a28:	add	x16, x16, #0xb0
  401a2c:	br	x17

0000000000401a30 <malloc@plt>:
  401a30:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #184]
  401a38:	add	x16, x16, #0xb8
  401a3c:	br	x17

0000000000401a40 <__isoc99_fscanf@plt>:
  401a40:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #192]
  401a48:	add	x16, x16, #0xc0
  401a4c:	br	x17

0000000000401a50 <strncmp@plt>:
  401a50:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #200]
  401a58:	add	x16, x16, #0xc8
  401a5c:	br	x17

0000000000401a60 <bindtextdomain@plt>:
  401a60:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #208]
  401a68:	add	x16, x16, #0xd0
  401a6c:	br	x17

0000000000401a70 <__libc_start_main@plt>:
  401a70:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #216]
  401a78:	add	x16, x16, #0xd8
  401a7c:	br	x17

0000000000401a80 <strcat@plt>:
  401a80:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #224]
  401a88:	add	x16, x16, #0xe0
  401a8c:	br	x17

0000000000401a90 <memset@plt>:
  401a90:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #232]
  401a98:	add	x16, x16, #0xe8
  401a9c:	br	x17

0000000000401aa0 <calloc@plt>:
  401aa0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #240]
  401aa8:	add	x16, x16, #0xf0
  401aac:	br	x17

0000000000401ab0 <gmtime@plt>:
  401ab0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #248]
  401ab8:	add	x16, x16, #0xf8
  401abc:	br	x17

0000000000401ac0 <realloc@plt>:
  401ac0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #256]
  401ac8:	add	x16, x16, #0x100
  401acc:	br	x17

0000000000401ad0 <rewind@plt>:
  401ad0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #264]
  401ad8:	add	x16, x16, #0x108
  401adc:	br	x17

0000000000401ae0 <getc@plt>:
  401ae0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #272]
  401ae8:	add	x16, x16, #0x110
  401aec:	br	x17

0000000000401af0 <strdup@plt>:
  401af0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #280]
  401af8:	add	x16, x16, #0x118
  401afc:	br	x17

0000000000401b00 <strerror@plt>:
  401b00:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #288]
  401b08:	add	x16, x16, #0x120
  401b0c:	br	x17

0000000000401b10 <strrchr@plt>:
  401b10:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #296]
  401b18:	add	x16, x16, #0x128
  401b1c:	br	x17

0000000000401b20 <__gmon_start__@plt>:
  401b20:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #304]
  401b28:	add	x16, x16, #0x130
  401b2c:	br	x17

0000000000401b30 <fseek@plt>:
  401b30:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #312]
  401b38:	add	x16, x16, #0x138
  401b3c:	br	x17

0000000000401b40 <abort@plt>:
  401b40:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #320]
  401b48:	add	x16, x16, #0x140
  401b4c:	br	x17

0000000000401b50 <ctf_bufopen@plt>:
  401b50:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #328]
  401b58:	add	x16, x16, #0x148
  401b5c:	br	x17

0000000000401b60 <inflateEnd@plt>:
  401b60:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #336]
  401b68:	add	x16, x16, #0x150
  401b6c:	br	x17

0000000000401b70 <puts@plt>:
  401b70:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #344]
  401b78:	add	x16, x16, #0x158
  401b7c:	br	x17

0000000000401b80 <textdomain@plt>:
  401b80:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #352]
  401b88:	add	x16, x16, #0x160
  401b8c:	br	x17

0000000000401b90 <getopt_long@plt>:
  401b90:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #360]
  401b98:	add	x16, x16, #0x168
  401b9c:	br	x17

0000000000401ba0 <strcmp@plt>:
  401ba0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #368]
  401ba8:	add	x16, x16, #0x170
  401bac:	br	x17

0000000000401bb0 <fread@plt>:
  401bb0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #376]
  401bb8:	add	x16, x16, #0x178
  401bbc:	br	x17

0000000000401bc0 <free@plt>:
  401bc0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #384]
  401bc8:	add	x16, x16, #0x180
  401bcc:	br	x17

0000000000401bd0 <__ctype_get_mb_cur_max@plt>:
  401bd0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #392]
  401bd8:	add	x16, x16, #0x188
  401bdc:	br	x17

0000000000401be0 <ctf_file_close@plt>:
  401be0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #400]
  401be8:	add	x16, x16, #0x190
  401bec:	br	x17

0000000000401bf0 <strchr@plt>:
  401bf0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #408]
  401bf8:	add	x16, x16, #0x198
  401bfc:	br	x17

0000000000401c00 <inflateInit_@plt>:
  401c00:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #416]
  401c08:	add	x16, x16, #0x1a0
  401c0c:	br	x17

0000000000401c10 <fwrite@plt>:
  401c10:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #424]
  401c18:	add	x16, x16, #0x1a8
  401c1c:	br	x17

0000000000401c20 <dcngettext@plt>:
  401c20:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #432]
  401c28:	add	x16, x16, #0x1b0
  401c2c:	br	x17

0000000000401c30 <fflush@plt>:
  401c30:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #440]
  401c38:	add	x16, x16, #0x1b8
  401c3c:	br	x17

0000000000401c40 <strcpy@plt>:
  401c40:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #448]
  401c48:	add	x16, x16, #0x1c0
  401c4c:	br	x17

0000000000401c50 <strncat@plt>:
  401c50:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #456]
  401c58:	add	x16, x16, #0x1c8
  401c5c:	br	x17

0000000000401c60 <strstr@plt>:
  401c60:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #464]
  401c68:	add	x16, x16, #0x1d0
  401c6c:	br	x17

0000000000401c70 <dcgettext@plt>:
  401c70:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #472]
  401c78:	add	x16, x16, #0x1d8
  401c7c:	br	x17

0000000000401c80 <inflateReset@plt>:
  401c80:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #480]
  401c88:	add	x16, x16, #0x1e0
  401c8c:	br	x17

0000000000401c90 <realpath@plt>:
  401c90:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #488]
  401c98:	add	x16, x16, #0x1e8
  401c9c:	br	x17

0000000000401ca0 <strncpy@plt>:
  401ca0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #496]
  401ca8:	add	x16, x16, #0x1f0
  401cac:	br	x17

0000000000401cb0 <vfprintf@plt>:
  401cb0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #504]
  401cb8:	add	x16, x16, #0x1f8
  401cbc:	br	x17

0000000000401cc0 <printf@plt>:
  401cc0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #512]
  401cc8:	add	x16, x16, #0x200
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #520]
  401cd8:	add	x16, x16, #0x208
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #528]
  401ce8:	add	x16, x16, #0x210
  401cec:	br	x17

0000000000401cf0 <putchar@plt>:
  401cf0:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #536]
  401cf8:	add	x16, x16, #0x218
  401cfc:	br	x17

0000000000401d00 <__xstat@plt>:
  401d00:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #544]
  401d08:	add	x16, x16, #0x220
  401d0c:	br	x17

0000000000401d10 <ctf_import@plt>:
  401d10:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #552]
  401d18:	add	x16, x16, #0x228
  401d1c:	br	x17

0000000000401d20 <fprintf@plt>:
  401d20:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #560]
  401d28:	add	x16, x16, #0x230
  401d2c:	br	x17

0000000000401d30 <setlocale@plt>:
  401d30:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #568]
  401d38:	add	x16, x16, #0x238
  401d3c:	br	x17

0000000000401d40 <ferror@plt>:
  401d40:	adrp	x16, 4aa000 <mbrtowc@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #576]
  401d48:	add	x16, x16, #0x240
  401d4c:	br	x17

Disassembly of section .text:

0000000000401d50 <error@@Base-0x4d698>:
  401d50:	stp	x29, x30, [sp, #-256]!
  401d54:	mov	x29, sp
  401d58:	stp	x19, x20, [sp, #16]
  401d5c:	adrp	x19, 484000 <warn@@Base+0x34640>
  401d60:	add	x19, x19, #0x810
  401d64:	stp	x21, x22, [sp, #32]
  401d68:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  401d6c:	add	x20, x20, #0x4a0
  401d70:	stp	x23, x24, [sp, #48]
  401d74:	stp	x25, x26, [sp, #64]
  401d78:	stp	x27, x28, [sp, #80]
  401d7c:	str	x1, [sp, #96]
  401d80:	mov	x1, x19
  401d84:	str	w0, [sp, #108]
  401d88:	mov	w0, #0x5                   	// #5
  401d8c:	bl	401d30 <setlocale@plt>
  401d90:	mov	x1, x19
  401d94:	mov	w0, #0x0                   	// #0
  401d98:	bl	401d30 <setlocale@plt>
  401d9c:	adrp	x19, 462000 <warn@@Base+0x12640>
  401da0:	adrp	x1, 462000 <warn@@Base+0x12640>
  401da4:	add	x1, x1, #0x90
  401da8:	add	x19, x19, #0xa8
  401dac:	mov	x0, x19
  401db0:	bl	401a60 <bindtextdomain@plt>
  401db4:	mov	x0, x19
  401db8:	bl	401b80 <textdomain@plt>
  401dbc:	add	x0, sp, #0x6c
  401dc0:	add	x1, sp, #0x60
  401dc4:	bl	450d50 <warn@@Base+0x1390>
  401dc8:	ldr	w24, [sp, #108]
  401dcc:	adrp	x0, 462000 <warn@@Base+0x12640>
  401dd0:	add	x0, x0, #0xb8
  401dd4:	str	x0, [x20, #3200]
  401dd8:	cmp	w24, #0x1
  401ddc:	ldr	x25, [sp, #96]
  401de0:	b.le	40250c <ferror@plt+0x7cc>
  401de4:	adrp	x21, 4aa000 <warn@@Base+0x5a640>
  401de8:	adrp	x23, 462000 <warn@@Base+0x12640>
  401dec:	adrp	x22, 475000 <warn@@Base+0x25640>
  401df0:	adrp	x26, 4af000 <stdout@@GLIBC_2.17+0x2b78>
  401df4:	add	x21, x21, #0x260
  401df8:	add	x23, x23, #0xe0
  401dfc:	add	x22, x22, #0x970
  401e00:	add	x26, x26, #0x228
  401e04:	nop
  401e08:	add	x27, x21, #0x658
  401e0c:	mov	x3, x27
  401e10:	mov	x2, x23
  401e14:	mov	x1, x25
  401e18:	mov	w0, w24
  401e1c:	mov	x4, #0x0                   	// #0
  401e20:	bl	401b90 <getopt_long@plt>
  401e24:	mov	w19, w0
  401e28:	cmn	w0, #0x1
  401e2c:	b.eq	402114 <ferror@plt+0x3d4>  // b.none
  401e30:	cmp	w19, #0x7a
  401e34:	b.gt	401ff8 <ferror@plt+0x2b8>
  401e38:	tbnz	w19, #31, 4024f0 <ferror@plt+0x7b0>
  401e3c:	cmp	w19, #0x7a
  401e40:	b.hi	4024f0 <ferror@plt+0x7b0>  // b.pmore
  401e44:	ldrh	w0, [x22, w19, uxtw #1]
  401e48:	adr	x1, 401e54 <ferror@plt+0x114>
  401e4c:	add	x0, x1, w0, sxth #2
  401e50:	br	x0
  401e54:	mov	w0, #0x1                   	// #1
  401e58:	str	w0, [x20, #3656]
  401e5c:	b	401e08 <ferror@plt+0xc8>
  401e60:	mov	w0, #0x1                   	// #1
  401e64:	bl	40d5f8 <ferror@plt+0xb8b8>
  401e68:	b	401e08 <ferror@plt+0xc8>
  401e6c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  401e70:	mov	w1, #0x1                   	// #1
  401e74:	str	w1, [x20, #3192]
  401e78:	ldr	x0, [x0, #1144]
  401e7c:	cbz	x0, 40248c <ferror@plt+0x74c>
  401e80:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401e84:	str	wzr, [x1, #1780]
  401e88:	bl	44f150 <ferror@plt+0x4d410>
  401e8c:	b	401e08 <ferror@plt+0xc8>
  401e90:	ldr	x0, [x21, #1616]
  401e94:	bl	42d248 <ferror@plt+0x2b508>
  401e98:	b	401e08 <ferror@plt+0xc8>
  401e9c:	mov	w0, #0x1                   	// #1
  401ea0:	str	w0, [x20, #3568]
  401ea4:	b	401e08 <ferror@plt+0xc8>
  401ea8:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401eac:	mov	w1, #0x1                   	// #1
  401eb0:	str	w1, [x0, #1216]
  401eb4:	b	401e08 <ferror@plt+0xc8>
  401eb8:	mov	w0, #0x1                   	// #1
  401ebc:	str	w0, [x20, #3824]
  401ec0:	b	401e08 <ferror@plt+0xc8>
  401ec4:	mov	w0, #0x8                   	// #8
  401ec8:	bl	40d5f8 <ferror@plt+0xb8b8>
  401ecc:	b	401e08 <ferror@plt+0xc8>
  401ed0:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401ed4:	mov	w1, #0x1                   	// #1
  401ed8:	str	w1, [x0, #1864]
  401edc:	b	401e08 <ferror@plt+0xc8>
  401ee0:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401ee4:	mov	w1, #0x1                   	// #1
  401ee8:	str	w1, [x0, #1288]
  401eec:	b	401e08 <ferror@plt+0xc8>
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	str	w0, [x20, #3152]
  401ef8:	b	401e08 <ferror@plt+0xc8>
  401efc:	mov	w0, #0x1                   	// #1
  401f00:	str	w0, [x20, #3572]
  401f04:	b	401e08 <ferror@plt+0xc8>
  401f08:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401f0c:	add	x0, x0, #0x5a0
  401f10:	mov	w1, #0x1                   	// #1
  401f14:	str	w1, [x20, #3152]
  401f18:	stur	w1, [x0, #-152]
  401f1c:	str	w1, [x0, #336]
  401f20:	b	401e08 <ferror@plt+0xc8>
  401f24:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401f28:	mov	w1, #0x1                   	// #1
  401f2c:	str	w1, [x0, #1292]
  401f30:	b	401e08 <ferror@plt+0xc8>
  401f34:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401f38:	mov	w1, #0x1                   	// #1
  401f3c:	str	w1, [x0, #1868]
  401f40:	b	401e08 <ferror@plt+0xc8>
  401f44:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401f48:	add	x1, x1, #0x5a0
  401f4c:	mov	w0, #0x1                   	// #1
  401f50:	str	w0, [x20, #3152]
  401f54:	str	w0, [x20, #3568]
  401f58:	stur	w0, [x1, #-232]
  401f5c:	stp	w0, w0, [x1, #-224]
  401f60:	stp	w0, w0, [x1, #-152]
  401f64:	str	w0, [x1, #336]
  401f68:	str	w0, [x1, #420]
  401f6c:	str	w0, [x1, #424]
  401f70:	str	w0, [x20, #3572]
  401f74:	str	w0, [x20, #3824]
  401f78:	b	401e08 <ferror@plt+0xc8>
  401f7c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  401f80:	mov	w1, #0x1                   	// #1
  401f84:	str	w1, [x0, #864]
  401f88:	b	401e08 <ferror@plt+0xc8>
  401f8c:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401f90:	mov	w1, #0x1                   	// #1
  401f94:	str	w1, [x0, #1208]
  401f98:	b	401e08 <ferror@plt+0xc8>
  401f9c:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401fa0:	mov	w1, #0x1                   	// #1
  401fa4:	str	w1, [x0, #1776]
  401fa8:	b	401e08 <ferror@plt+0xc8>
  401fac:	mov	w0, #0x10                  	// #16
  401fb0:	bl	40d5f8 <ferror@plt+0xb8b8>
  401fb4:	b	401e08 <ferror@plt+0xc8>
  401fb8:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401fbc:	mov	w1, #0x1                   	// #1
  401fc0:	str	w1, [x20, #2016]
  401fc4:	str	w1, [x0, #1776]
  401fc8:	b	401e08 <ferror@plt+0xc8>
  401fcc:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401fd0:	mov	w1, #0x1                   	// #1
  401fd4:	str	w1, [x0, #1220]
  401fd8:	b	401e08 <ferror@plt+0xc8>
  401fdc:	mov	w0, #0x1                   	// #1
  401fe0:	str	w0, [x20, #3828]
  401fe4:	b	401e08 <ferror@plt+0xc8>
  401fe8:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  401fec:	mov	w1, #0x1                   	// #1
  401ff0:	str	w1, [x0, #1860]
  401ff4:	b	401e08 <ferror@plt+0xc8>
  401ff8:	cmp	w19, #0x204
  401ffc:	b.eq	402108 <ferror@plt+0x3c8>  // b.none
  402000:	b.le	40202c <ferror@plt+0x2ec>
  402004:	cmp	w19, #0x207
  402008:	b.eq	4020d4 <ferror@plt+0x394>  // b.none
  40200c:	b.le	402060 <ferror@plt+0x320>
  402010:	cmp	w19, #0x208
  402014:	b.ne	4024f0 <ferror@plt+0x7b0>  // b.any
  402018:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  40201c:	ldr	x0, [x0, #1144]
  402020:	bl	401af0 <strdup@plt>
  402024:	str	x0, [x20, #3680]
  402028:	b	401e08 <ferror@plt+0xc8>
  40202c:	cmp	w19, #0x202
  402030:	b.eq	4020e8 <ferror@plt+0x3a8>  // b.none
  402034:	b.le	402074 <ferror@plt+0x334>
  402038:	cmp	w19, #0x203
  40203c:	b.ne	4024ec <ferror@plt+0x7ac>  // b.any
  402040:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  402044:	add	x1, sp, #0x80
  402048:	mov	w2, #0x0                   	// #0
  40204c:	ldr	x0, [x0, #1144]
  402050:	bl	4018f0 <strtoul@plt>
  402054:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  402058:	str	x0, [x1, #912]
  40205c:	b	401e08 <ferror@plt+0xc8>
  402060:	cmp	w19, #0x205
  402064:	b.ne	4020a0 <ferror@plt+0x360>  // b.any
  402068:	mov	w0, #0x20                  	// #32
  40206c:	bl	40d5f8 <ferror@plt+0xb8b8>
  402070:	b	401e08 <ferror@plt+0xc8>
  402074:	cmp	w19, #0x200
  402078:	b.ne	4020bc <ferror@plt+0x37c>  // b.any
  40207c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  402080:	mov	w1, #0x1                   	// #1
  402084:	str	w1, [x20, #3192]
  402088:	ldr	x0, [x0, #1144]
  40208c:	cbz	x0, 402374 <ferror@plt+0x634>
  402090:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  402094:	str	wzr, [x1, #1780]
  402098:	bl	44f028 <ferror@plt+0x4d2e8>
  40209c:	b	401e08 <ferror@plt+0xc8>
  4020a0:	cmp	w19, #0x206
  4020a4:	b.ne	40255c <ferror@plt+0x81c>  // b.any
  4020a8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4020ac:	ldr	x0, [x0, #1144]
  4020b0:	bl	401af0 <strdup@plt>
  4020b4:	str	x0, [x20, #3688]
  4020b8:	b	401e08 <ferror@plt+0xc8>
  4020bc:	cmp	w19, #0x201
  4020c0:	b.ne	4024f0 <ferror@plt+0x7b0>  // b.any
  4020c4:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  4020c8:	mov	w1, #0x1                   	// #1
  4020cc:	str	w1, [x0, #1212]
  4020d0:	b	401e08 <ferror@plt+0xc8>
  4020d4:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4020d8:	ldr	x0, [x0, #1144]
  4020dc:	bl	401af0 <strdup@plt>
  4020e0:	str	x0, [x20, #3672]
  4020e4:	b	401e08 <ferror@plt+0xc8>
  4020e8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4020ec:	add	x1, sp, #0x80
  4020f0:	mov	w2, #0x0                   	// #0
  4020f4:	ldr	x0, [x0, #1144]
  4020f8:	bl	4018f0 <strtoul@plt>
  4020fc:	adrp	x1, 4ab000 <warn@@Base+0x5b640>
  402100:	str	w0, [x1, #400]
  402104:	b	401e08 <ferror@plt+0xc8>
  402108:	mov	w0, #0x1                   	// #1
  40210c:	str	w0, [x26]
  402110:	b	401e08 <ferror@plt+0xc8>
  402114:	adrp	x23, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  402118:	add	x23, x23, #0x5a0
  40211c:	ldr	w3, [x20, #3568]
  402120:	ldr	w0, [x20, #3824]
  402124:	ldp	w5, w1, [x23, #-152]
  402128:	orr	w0, w0, w3
  40212c:	ldur	w2, [x23, #-224]
  402130:	ldr	w3, [x23, #336]
  402134:	orr	w1, w1, w2
  402138:	ldr	w4, [x20, #3192]
  40213c:	ldr	w2, [x20, #3152]
  402140:	orr	w3, w3, w5
  402144:	orr	w0, w0, w1
  402148:	ldur	w5, [x23, #-220]
  40214c:	ldur	w1, [x23, #-232]
  402150:	orr	w2, w2, w4
  402154:	orr	w0, w0, w3
  402158:	ldr	w4, [x23, #420]
  40215c:	ldr	w3, [x23, #340]
  402160:	orr	w1, w1, w5
  402164:	orr	w0, w0, w2
  402168:	ldr	w5, [x20, #3572]
  40216c:	ldr	w2, [x23, #424]
  402170:	orr	w0, w0, w1
  402174:	orr	w3, w3, w4
  402178:	ldr	w1, [x23, #428]
  40217c:	ldur	w4, [x23, #-228]
  402180:	orr	w0, w0, w3
  402184:	orr	w2, w2, w5
  402188:	orr	w0, w0, w2
  40218c:	orr	w1, w1, w4
  402190:	orr	w0, w0, w1
  402194:	cbz	w0, 40250c <ferror@plt+0x7cc>
  402198:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40219c:	ldr	w0, [sp, #108]
  4021a0:	ldr	w3, [x1, #1152]
  4021a4:	sub	w1, w0, #0x1
  4021a8:	cmp	w1, w3
  4021ac:	b.gt	402380 <ferror@plt+0x640>
  4021b0:	cmp	w0, w3
  4021b4:	b.le	402540 <ferror@plt+0x800>
  4021b8:	mov	x26, #0x3c21                	// #15393
  4021bc:	mov	x27, #0x3c21                	// #15393
  4021c0:	movk	x26, #0x7261, lsl #16
  4021c4:	movk	x27, #0x6874, lsl #16
  4021c8:	movk	x26, #0x6863, lsl #32
  4021cc:	movk	x27, #0x6e69, lsl #32
  4021d0:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  4021d4:	adrp	x25, 461000 <warn@@Base+0x11640>
  4021d8:	add	x22, x22, #0x480
  4021dc:	add	x25, x25, #0xff0
  4021e0:	mov	w24, #0x0                   	// #0
  4021e4:	movk	x26, #0xa3e, lsl #48
  4021e8:	movk	x27, #0xa3e, lsl #48
  4021ec:	b	402220 <ferror@plt+0x4e0>
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	adrp	x1, 462000 <warn@@Base+0x12640>
  4021f8:	mov	x0, #0x0                   	// #0
  4021fc:	add	x1, x1, #0x168
  402200:	bl	401c70 <dcgettext@plt>
  402204:	mov	w24, #0x1                   	// #1
  402208:	mov	x1, x21
  40220c:	bl	44f3e8 <error@@Base>
  402210:	ldr	w3, [x22]
  402214:	ldr	w0, [sp, #108]
  402218:	cmp	w3, w0
  40221c:	b.ge	402330 <ferror@plt+0x5f0>  // b.tcont
  402220:	ldr	x1, [sp, #96]
  402224:	add	w4, w3, #0x1
  402228:	add	x2, sp, #0x80
  40222c:	mov	w0, #0x0                   	// #0
  402230:	ldr	x21, [x1, w3, sxtw #3]
  402234:	str	w4, [x22]
  402238:	mov	x1, x21
  40223c:	bl	401d00 <__xstat@plt>
  402240:	tbnz	w0, #31, 402398 <ferror@plt+0x658>
  402244:	ldr	w0, [sp, #144]
  402248:	and	w0, w0, #0xf000
  40224c:	cmp	w0, #0x8, lsl #12
  402250:	b.ne	4021f0 <ferror@plt+0x4b0>  // b.any
  402254:	mov	x1, #0xa0                  	// #160
  402258:	mov	x0, #0x1                   	// #1
  40225c:	bl	401aa0 <calloc@plt>
  402260:	mov	x19, x0
  402264:	cbz	x0, 402524 <ferror@plt+0x7e4>
  402268:	str	x21, [x19]
  40226c:	mov	x1, x25
  402270:	mov	x0, x21
  402274:	bl	401a20 <fopen@plt>
  402278:	str	x0, [x19, #8]
  40227c:	mov	x3, x0
  402280:	cbz	x0, 402464 <ferror@plt+0x724>
  402284:	add	x0, sp, #0x78
  402288:	mov	x2, #0x1                   	// #1
  40228c:	mov	x1, #0x8                   	// #8
  402290:	bl	401bb0 <fread@plt>
  402294:	mov	x28, x0
  402298:	cmp	x0, #0x1
  40229c:	b.ne	4023e8 <ferror@plt+0x6a8>  // b.any
  4022a0:	ldr	x0, [sp, #120]
  4022a4:	ldr	x1, [sp, #176]
  4022a8:	str	x1, [x19, #16]
  4022ac:	cmp	x0, x26
  4022b0:	b.eq	402440 <ferror@plt+0x700>  // b.none
  4022b4:	cmp	x0, x27
  4022b8:	b.eq	4024b8 <ferror@plt+0x778>  // b.none
  4022bc:	ldr	w0, [x23, #428]
  4022c0:	cbnz	w0, 4024cc <ferror@plt+0x78c>
  4022c4:	ldr	x0, [x19, #8]
  4022c8:	bl	401ad0 <rewind@plt>
  4022cc:	stur	xzr, [x23, #-144]
  4022d0:	ldr	x3, [x19, #8]
  4022d4:	add	x0, x19, #0x18
  4022d8:	mov	x2, #0x1                   	// #1
  4022dc:	mov	x1, #0x10                  	// #16
  4022e0:	str	xzr, [x20, #3368]
  4022e4:	bl	401bb0 <fread@plt>
  4022e8:	cmp	x0, #0x1
  4022ec:	b.eq	40249c <ferror@plt+0x75c>  // b.none
  4022f0:	adrp	x1, 462000 <warn@@Base+0x12640>
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	add	x1, x1, #0x20
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	bl	401c70 <dcgettext@plt>
  402304:	ldr	x1, [x19]
  402308:	bl	44f3e8 <error@@Base>
  40230c:	ldr	x0, [x19, #8]
  402310:	mov	w24, #0x1                   	// #1
  402314:	bl	401a10 <fclose@plt>
  402318:	mov	x0, x19
  40231c:	bl	401bc0 <free@plt>
  402320:	ldr	w3, [x22]
  402324:	ldr	w0, [sp, #108]
  402328:	cmp	w3, w0
  40232c:	b.lt	402220 <ferror@plt+0x4e0>  // b.tstop
  402330:	ldr	x0, [x20, #3344]
  402334:	cbz	x0, 40233c <ferror@plt+0x5fc>
  402338:	bl	401bc0 <free@plt>
  40233c:	ldr	x0, [x20, #3672]
  402340:	bl	401bc0 <free@plt>
  402344:	ldr	x0, [x20, #3680]
  402348:	bl	401bc0 <free@plt>
  40234c:	ldr	x0, [x20, #3688]
  402350:	bl	401bc0 <free@plt>
  402354:	mov	w0, w24
  402358:	ldp	x19, x20, [sp, #16]
  40235c:	ldp	x21, x22, [sp, #32]
  402360:	ldp	x23, x24, [sp, #48]
  402364:	ldp	x25, x26, [sp, #64]
  402368:	ldp	x27, x28, [sp, #80]
  40236c:	ldp	x29, x30, [sp], #256
  402370:	ret
  402374:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  402378:	str	w1, [x0, #1780]
  40237c:	b	401e08 <ferror@plt+0xc8>
  402380:	mov	w1, #0x1                   	// #1
  402384:	str	w1, [x23, #416]
  402388:	cmp	w0, w3
  40238c:	b.gt	4021b8 <ferror@plt+0x478>
  402390:	mov	w24, #0x0                   	// #0
  402394:	b	402330 <ferror@plt+0x5f0>
  402398:	bl	401ce0 <__errno_location@plt>
  40239c:	mov	x19, x0
  4023a0:	ldr	w0, [x0]
  4023a4:	cmp	w0, #0x2
  4023a8:	b.eq	40241c <ferror@plt+0x6dc>  // b.none
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	adrp	x1, 462000 <warn@@Base+0x12640>
  4023b4:	mov	x0, #0x0                   	// #0
  4023b8:	add	x1, x1, #0x130
  4023bc:	bl	401c70 <dcgettext@plt>
  4023c0:	mov	x1, x0
  4023c4:	ldr	w0, [x19]
  4023c8:	mov	x19, x1
  4023cc:	mov	w24, #0x1                   	// #1
  4023d0:	bl	401b00 <strerror@plt>
  4023d4:	mov	x2, x0
  4023d8:	mov	x1, x21
  4023dc:	mov	x0, x19
  4023e0:	bl	44f3e8 <error@@Base>
  4023e4:	b	402210 <ferror@plt+0x4d0>
  4023e8:	mov	w2, #0x5                   	// #5
  4023ec:	adrp	x1, 462000 <warn@@Base+0x12640>
  4023f0:	mov	x0, #0x0                   	// #0
  4023f4:	add	x1, x1, #0x1b8
  4023f8:	bl	401c70 <dcgettext@plt>
  4023fc:	mov	w24, #0x1                   	// #1
  402400:	mov	x1, x21
  402404:	bl	44f3e8 <error@@Base>
  402408:	ldr	x0, [x19, #8]
  40240c:	bl	401a10 <fclose@plt>
  402410:	mov	x0, x19
  402414:	bl	401bc0 <free@plt>
  402418:	b	402210 <ferror@plt+0x4d0>
  40241c:	mov	w2, #0x5                   	// #5
  402420:	adrp	x1, 462000 <warn@@Base+0x12640>
  402424:	mov	x0, #0x0                   	// #0
  402428:	add	x1, x1, #0x118
  40242c:	bl	401c70 <dcgettext@plt>
  402430:	mov	w24, #0x1                   	// #1
  402434:	mov	x1, x21
  402438:	bl	44f3e8 <error@@Base>
  40243c:	b	402210 <ferror@plt+0x4d0>
  402440:	mov	x0, x19
  402444:	mov	w1, #0x0                   	// #0
  402448:	bl	42c640 <ferror@plt+0x2a900>
  40244c:	cbz	w0, 40230c <ferror@plt+0x5cc>
  402450:	ldr	x0, [x19, #8]
  402454:	bl	401a10 <fclose@plt>
  402458:	mov	x0, x19
  40245c:	bl	401bc0 <free@plt>
  402460:	b	402210 <ferror@plt+0x4d0>
  402464:	mov	w2, #0x5                   	// #5
  402468:	adrp	x1, 461000 <warn@@Base+0x11640>
  40246c:	add	x1, x1, #0xff8
  402470:	bl	401c70 <dcgettext@plt>
  402474:	mov	x1, x21
  402478:	bl	44f3e8 <error@@Base>
  40247c:	mov	x0, x19
  402480:	mov	w24, #0x1                   	// #1
  402484:	bl	401bc0 <free@plt>
  402488:	b	402210 <ferror@plt+0x4d0>
  40248c:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  402490:	str	w1, [x0, #1780]
  402494:	bl	44f338 <ferror@plt+0x4d5f8>
  402498:	b	401e08 <ferror@plt+0xc8>
  40249c:	mov	x0, x19
  4024a0:	bl	4117d8 <ferror@plt+0xfa98>
  4024a4:	cbz	w0, 4022f0 <ferror@plt+0x5b0>
  4024a8:	mov	x0, x19
  4024ac:	bl	428760 <ferror@plt+0x26a20>
  4024b0:	cbnz	w0, 402450 <ferror@plt+0x710>
  4024b4:	b	40230c <ferror@plt+0x5cc>
  4024b8:	mov	w1, w28
  4024bc:	mov	x0, x19
  4024c0:	bl	42c640 <ferror@plt+0x2a900>
  4024c4:	cbz	w0, 40230c <ferror@plt+0x5cc>
  4024c8:	b	402450 <ferror@plt+0x710>
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	adrp	x1, 462000 <warn@@Base+0x12640>
  4024d4:	mov	x0, #0x0                   	// #0
  4024d8:	add	x1, x1, #0x1e0
  4024dc:	bl	401c70 <dcgettext@plt>
  4024e0:	mov	x1, x21
  4024e4:	bl	44f3e8 <error@@Base>
  4024e8:	b	4022c4 <ferror@plt+0x584>
  4024ec:	mov	w19, #0x204                 	// #516
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	adrp	x1, 462000 <warn@@Base+0x12640>
  4024f8:	mov	x0, #0x0                   	// #0
  4024fc:	add	x1, x1, #0xc8
  402500:	bl	401c70 <dcgettext@plt>
  402504:	mov	w1, w19
  402508:	bl	44f3e8 <error@@Base>
  40250c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  402510:	ldr	x0, [x0, #1136]
  402514:	bl	403fe8 <ferror@plt+0x22a8>
  402518:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  40251c:	ldr	x0, [x0, #1160]
  402520:	bl	403fe8 <ferror@plt+0x22a8>
  402524:	adrp	x1, 462000 <warn@@Base+0x12640>
  402528:	add	x1, x1, #0x188
  40252c:	mov	w2, #0x5                   	// #5
  402530:	mov	w24, #0x1                   	// #1
  402534:	bl	401c70 <dcgettext@plt>
  402538:	bl	44f3e8 <error@@Base>
  40253c:	b	402210 <ferror@plt+0x4d0>
  402540:	adrp	x1, 462000 <warn@@Base+0x12640>
  402544:	add	x1, x1, #0x108
  402548:	mov	w2, #0x5                   	// #5
  40254c:	mov	x0, #0x0                   	// #0
  402550:	bl	401c70 <dcgettext@plt>
  402554:	bl	44f9c0 <warn@@Base>
  402558:	b	40250c <ferror@plt+0x7cc>
  40255c:	mov	w19, #0x207                 	// #519
  402560:	b	4024f0 <ferror@plt+0x7b0>
  402564:	mov	x29, #0x0                   	// #0
  402568:	mov	x30, #0x0                   	// #0
  40256c:	mov	x5, x0
  402570:	ldr	x1, [sp]
  402574:	add	x2, sp, #0x8
  402578:	mov	x6, sp
  40257c:	movz	x0, #0x0, lsl #48
  402580:	movk	x0, #0x0, lsl #32
  402584:	movk	x0, #0x40, lsl #16
  402588:	movk	x0, #0x1d50
  40258c:	movz	x3, #0x0, lsl #48
  402590:	movk	x3, #0x0, lsl #32
  402594:	movk	x3, #0x45, lsl #16
  402598:	movk	x3, #0x3aa8
  40259c:	movz	x4, #0x0, lsl #48
  4025a0:	movk	x4, #0x0, lsl #32
  4025a4:	movk	x4, #0x45, lsl #16
  4025a8:	movk	x4, #0x3b28
  4025ac:	bl	401a70 <__libc_start_main@plt>
  4025b0:	bl	401b40 <abort@plt>
  4025b4:	adrp	x0, 4a9000 <warn@@Base+0x59640>
  4025b8:	ldr	x0, [x0, #4048]
  4025bc:	cbz	x0, 4025c4 <ferror@plt+0x884>
  4025c0:	b	401b20 <__gmon_start__@plt>
  4025c4:	ret
  4025c8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4025cc:	add	x0, x0, #0x470
  4025d0:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  4025d4:	add	x1, x1, #0x470
  4025d8:	cmp	x1, x0
  4025dc:	b.eq	4025f4 <ferror@plt+0x8b4>  // b.none
  4025e0:	adrp	x1, 453000 <warn@@Base+0x3640>
  4025e4:	ldr	x1, [x1, #2888]
  4025e8:	cbz	x1, 4025f4 <ferror@plt+0x8b4>
  4025ec:	mov	x16, x1
  4025f0:	br	x16
  4025f4:	ret
  4025f8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4025fc:	add	x0, x0, #0x470
  402600:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  402604:	add	x1, x1, #0x470
  402608:	sub	x1, x1, x0
  40260c:	lsr	x2, x1, #63
  402610:	add	x1, x2, x1, asr #3
  402614:	cmp	xzr, x1, asr #1
  402618:	asr	x1, x1, #1
  40261c:	b.eq	402634 <ferror@plt+0x8f4>  // b.none
  402620:	adrp	x2, 453000 <warn@@Base+0x3640>
  402624:	ldr	x2, [x2, #2896]
  402628:	cbz	x2, 402634 <ferror@plt+0x8f4>
  40262c:	mov	x16, x2
  402630:	br	x16
  402634:	ret
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	str	x19, [sp, #16]
  402644:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  402648:	ldrb	w0, [x19, #1168]
  40264c:	cbnz	w0, 40265c <ferror@plt+0x91c>
  402650:	bl	4025c8 <ferror@plt+0x888>
  402654:	mov	w0, #0x1                   	// #1
  402658:	strb	w0, [x19, #1168]
  40265c:	ldr	x19, [sp, #16]
  402660:	ldp	x29, x30, [sp], #32
  402664:	ret
  402668:	b	4025f8 <ferror@plt+0x8b8>
  40266c:	nop
  402670:	cmp	x0, #0xba
  402674:	b.hi	4026b8 <ferror@plt+0x978>  // b.pmore
  402678:	cmp	w0, #0xba
  40267c:	b.hi	4026b0 <ferror@plt+0x970>  // b.pmore
  402680:	adrp	x1, 474000 <warn@@Base+0x24640>
  402684:	add	x1, x1, #0x780
  402688:	ldrh	w0, [x1, w0, uxtw #1]
  40268c:	adr	x1, 402698 <ferror@plt+0x958>
  402690:	add	x0, x1, w0, sxth #2
  402694:	br	x0
  402698:	adrp	x0, 454000 <warn@@Base+0x4640>
  40269c:	add	x0, x0, #0x410
  4026a0:	ret
  4026a4:	adrp	x0, 453000 <warn@@Base+0x3640>
  4026a8:	add	x0, x0, #0xbb0
  4026ac:	ret
  4026b0:	mov	x0, #0x0                   	// #0
  4026b4:	ret
  4026b8:	mov	x1, #0xffffffffffff0000    	// #-65536
  4026bc:	movk	x1, #0x9000, lsl #16
  4026c0:	add	x0, x0, x1
  4026c4:	cmp	x0, #0x17
  4026c8:	b.hi	402bb0 <ferror@plt+0xe70>  // b.pmore
  4026cc:	cmp	w0, #0x17
  4026d0:	b.hi	402704 <ferror@plt+0x9c4>  // b.pmore
  4026d4:	adrp	x1, 474000 <warn@@Base+0x24640>
  4026d8:	add	x1, x1, #0x8f8
  4026dc:	ldrb	w0, [x1, w0, uxtw]
  4026e0:	adr	x1, 4026ec <ferror@plt+0x9ac>
  4026e4:	add	x0, x1, w0, sxtb #2
  4026e8:	br	x0
  4026ec:	adrp	x0, 454000 <warn@@Base+0x4640>
  4026f0:	add	x0, x0, #0x200
  4026f4:	ret
  4026f8:	adrp	x0, 454000 <warn@@Base+0x4640>
  4026fc:	add	x0, x0, #0x1f0
  402700:	ret
  402704:	mov	x0, #0x0                   	// #0
  402708:	ret
  40270c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402710:	add	x0, x0, #0x3f8
  402714:	ret
  402718:	adrp	x0, 454000 <warn@@Base+0x4640>
  40271c:	add	x0, x0, #0x3e0
  402720:	ret
  402724:	adrp	x0, 454000 <warn@@Base+0x4640>
  402728:	add	x0, x0, #0x3c8
  40272c:	ret
  402730:	adrp	x0, 454000 <warn@@Base+0x4640>
  402734:	add	x0, x0, #0x3b0
  402738:	ret
  40273c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402740:	add	x0, x0, #0x398
  402744:	ret
  402748:	adrp	x0, 454000 <warn@@Base+0x4640>
  40274c:	add	x0, x0, #0x380
  402750:	ret
  402754:	adrp	x0, 454000 <warn@@Base+0x4640>
  402758:	add	x0, x0, #0x368
  40275c:	ret
  402760:	adrp	x0, 454000 <warn@@Base+0x4640>
  402764:	add	x0, x0, #0x350
  402768:	ret
  40276c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402770:	add	x0, x0, #0x338
  402774:	ret
  402778:	adrp	x0, 454000 <warn@@Base+0x4640>
  40277c:	add	x0, x0, #0x320
  402780:	ret
  402784:	adrp	x0, 454000 <warn@@Base+0x4640>
  402788:	add	x0, x0, #0x308
  40278c:	ret
  402790:	adrp	x0, 454000 <warn@@Base+0x4640>
  402794:	add	x0, x0, #0x2f0
  402798:	ret
  40279c:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027a0:	add	x0, x0, #0x2d8
  4027a4:	ret
  4027a8:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027ac:	add	x0, x0, #0x2c0
  4027b0:	ret
  4027b4:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027b8:	add	x0, x0, #0x2a8
  4027bc:	ret
  4027c0:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027c4:	add	x0, x0, #0x290
  4027c8:	ret
  4027cc:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027d0:	add	x0, x0, #0x278
  4027d4:	ret
  4027d8:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027dc:	add	x0, x0, #0x268
  4027e0:	ret
  4027e4:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027e8:	add	x0, x0, #0x250
  4027ec:	ret
  4027f0:	adrp	x0, 454000 <warn@@Base+0x4640>
  4027f4:	add	x0, x0, #0x238
  4027f8:	ret
  4027fc:	adrp	x0, 454000 <warn@@Base+0x4640>
  402800:	add	x0, x0, #0x218
  402804:	ret
  402808:	adrp	x0, 454000 <warn@@Base+0x4640>
  40280c:	add	x0, x0, #0x1d8
  402810:	ret
  402814:	adrp	x0, 454000 <warn@@Base+0x4640>
  402818:	add	x0, x0, #0x1c0
  40281c:	ret
  402820:	adrp	x0, 454000 <warn@@Base+0x4640>
  402824:	add	x0, x0, #0x1a8
  402828:	ret
  40282c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402830:	add	x0, x0, #0x190
  402834:	ret
  402838:	adrp	x0, 454000 <warn@@Base+0x4640>
  40283c:	add	x0, x0, #0x178
  402840:	ret
  402844:	adrp	x0, 454000 <warn@@Base+0x4640>
  402848:	add	x0, x0, #0x160
  40284c:	ret
  402850:	adrp	x0, 454000 <warn@@Base+0x4640>
  402854:	add	x0, x0, #0x150
  402858:	ret
  40285c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402860:	add	x0, x0, #0x140
  402864:	ret
  402868:	adrp	x0, 454000 <warn@@Base+0x4640>
  40286c:	add	x0, x0, #0x128
  402870:	ret
  402874:	adrp	x0, 454000 <warn@@Base+0x4640>
  402878:	add	x0, x0, #0x110
  40287c:	ret
  402880:	adrp	x0, 454000 <warn@@Base+0x4640>
  402884:	add	x0, x0, #0xf8
  402888:	ret
  40288c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402890:	add	x0, x0, #0xe0
  402894:	ret
  402898:	adrp	x0, 454000 <warn@@Base+0x4640>
  40289c:	add	x0, x0, #0xc8
  4028a0:	ret
  4028a4:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028a8:	add	x0, x0, #0xb0
  4028ac:	ret
  4028b0:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028b4:	add	x0, x0, #0xa0
  4028b8:	ret
  4028bc:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028c0:	add	x0, x0, #0x90
  4028c4:	ret
  4028c8:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028cc:	add	x0, x0, #0x80
  4028d0:	ret
  4028d4:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028d8:	add	x0, x0, #0x70
  4028dc:	ret
  4028e0:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028e4:	add	x0, x0, #0x60
  4028e8:	ret
  4028ec:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028f0:	add	x0, x0, #0x50
  4028f4:	ret
  4028f8:	adrp	x0, 454000 <warn@@Base+0x4640>
  4028fc:	add	x0, x0, #0x40
  402900:	ret
  402904:	adrp	x0, 454000 <warn@@Base+0x4640>
  402908:	add	x0, x0, #0x30
  40290c:	ret
  402910:	adrp	x0, 454000 <warn@@Base+0x4640>
  402914:	add	x0, x0, #0x20
  402918:	ret
  40291c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402920:	add	x0, x0, #0x10
  402924:	ret
  402928:	adrp	x0, 453000 <warn@@Base+0x3640>
  40292c:	add	x0, x0, #0xff8
  402930:	ret
  402934:	adrp	x0, 453000 <warn@@Base+0x3640>
  402938:	add	x0, x0, #0xfe8
  40293c:	ret
  402940:	adrp	x0, 453000 <warn@@Base+0x3640>
  402944:	add	x0, x0, #0xfd8
  402948:	ret
  40294c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402950:	add	x0, x0, #0xfc8
  402954:	ret
  402958:	adrp	x0, 453000 <warn@@Base+0x3640>
  40295c:	add	x0, x0, #0xfb8
  402960:	ret
  402964:	adrp	x0, 453000 <warn@@Base+0x3640>
  402968:	add	x0, x0, #0xfa8
  40296c:	ret
  402970:	adrp	x0, 453000 <warn@@Base+0x3640>
  402974:	add	x0, x0, #0xf98
  402978:	ret
  40297c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402980:	add	x0, x0, #0xf88
  402984:	ret
  402988:	adrp	x0, 453000 <warn@@Base+0x3640>
  40298c:	add	x0, x0, #0xf78
  402990:	ret
  402994:	adrp	x0, 453000 <warn@@Base+0x3640>
  402998:	add	x0, x0, #0xf60
  40299c:	ret
  4029a0:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029a4:	add	x0, x0, #0xf48
  4029a8:	ret
  4029ac:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029b0:	add	x0, x0, #0xf30
  4029b4:	ret
  4029b8:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029bc:	add	x0, x0, #0xf18
  4029c0:	ret
  4029c4:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029c8:	add	x0, x0, #0xf00
  4029cc:	ret
  4029d0:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029d4:	add	x0, x0, #0xee8
  4029d8:	ret
  4029dc:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029e0:	add	x0, x0, #0xed0
  4029e4:	ret
  4029e8:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029ec:	add	x0, x0, #0xeb8
  4029f0:	ret
  4029f4:	adrp	x0, 453000 <warn@@Base+0x3640>
  4029f8:	add	x0, x0, #0xea0
  4029fc:	ret
  402a00:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a04:	add	x0, x0, #0xe88
  402a08:	ret
  402a0c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a10:	add	x0, x0, #0xe70
  402a14:	ret
  402a18:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a1c:	add	x0, x0, #0xe58
  402a20:	ret
  402a24:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a28:	add	x0, x0, #0xe40
  402a2c:	ret
  402a30:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a34:	add	x0, x0, #0xe28
  402a38:	ret
  402a3c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a40:	add	x0, x0, #0xe10
  402a44:	ret
  402a48:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a4c:	add	x0, x0, #0xdf8
  402a50:	ret
  402a54:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a58:	add	x0, x0, #0xde0
  402a5c:	ret
  402a60:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a64:	add	x0, x0, #0xdc8
  402a68:	ret
  402a6c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a70:	add	x0, x0, #0xdb8
  402a74:	ret
  402a78:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a7c:	add	x0, x0, #0xda8
  402a80:	ret
  402a84:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a88:	add	x0, x0, #0xd98
  402a8c:	ret
  402a90:	adrp	x0, 453000 <warn@@Base+0x3640>
  402a94:	add	x0, x0, #0xd88
  402a98:	ret
  402a9c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402aa0:	add	x0, x0, #0xd70
  402aa4:	ret
  402aa8:	adrp	x0, 453000 <warn@@Base+0x3640>
  402aac:	add	x0, x0, #0xd58
  402ab0:	ret
  402ab4:	adrp	x0, 453000 <warn@@Base+0x3640>
  402ab8:	add	x0, x0, #0xd40
  402abc:	ret
  402ac0:	adrp	x0, 453000 <warn@@Base+0x3640>
  402ac4:	add	x0, x0, #0xd28
  402ac8:	ret
  402acc:	adrp	x0, 453000 <warn@@Base+0x3640>
  402ad0:	add	x0, x0, #0xd18
  402ad4:	ret
  402ad8:	adrp	x0, 453000 <warn@@Base+0x3640>
  402adc:	add	x0, x0, #0xd00
  402ae0:	ret
  402ae4:	adrp	x0, 453000 <warn@@Base+0x3640>
  402ae8:	add	x0, x0, #0xce8
  402aec:	ret
  402af0:	adrp	x0, 453000 <warn@@Base+0x3640>
  402af4:	add	x0, x0, #0xcd0
  402af8:	ret
  402afc:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b00:	add	x0, x0, #0xcc0
  402b04:	ret
  402b08:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b0c:	add	x0, x0, #0xcb0
  402b10:	ret
  402b14:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b18:	add	x0, x0, #0xca0
  402b1c:	ret
  402b20:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b24:	add	x0, x0, #0xc88
  402b28:	ret
  402b2c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b30:	add	x0, x0, #0xc70
  402b34:	ret
  402b38:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b3c:	add	x0, x0, #0xc58
  402b40:	ret
  402b44:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b48:	add	x0, x0, #0xc40
  402b4c:	ret
  402b50:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b54:	add	x0, x0, #0xc30
  402b58:	ret
  402b5c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b60:	add	x0, x0, #0xc20
  402b64:	ret
  402b68:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b6c:	add	x0, x0, #0xc10
  402b70:	ret
  402b74:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b78:	add	x0, x0, #0xc00
  402b7c:	ret
  402b80:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b84:	add	x0, x0, #0xbf0
  402b88:	ret
  402b8c:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b90:	add	x0, x0, #0xbe0
  402b94:	ret
  402b98:	adrp	x0, 453000 <warn@@Base+0x3640>
  402b9c:	add	x0, x0, #0xbd0
  402ba0:	ret
  402ba4:	adrp	x0, 453000 <warn@@Base+0x3640>
  402ba8:	add	x0, x0, #0xbc0
  402bac:	ret
  402bb0:	mov	x0, #0x0                   	// #0
  402bb4:	ret
  402bb8:	mov	x2, #0x4f                  	// #79
  402bbc:	mov	x1, x0
  402bc0:	movk	x2, #0x6000, lsl #16
  402bc4:	cmp	x0, x2
  402bc8:	b.hi	402c30 <ferror@plt+0xef0>  // b.pmore
  402bcc:	mov	x0, #0xc                   	// #12
  402bd0:	movk	x0, #0x6000, lsl #16
  402bd4:	cmp	x1, x0
  402bd8:	b.ls	402bf0 <ferror@plt+0xeb0>  // b.plast
  402bdc:	mov	x0, #0xfffffffffffffff3    	// #-13
  402be0:	movk	x0, #0x9fff, lsl #16
  402be4:	add	x1, x1, x0
  402be8:	cmp	x1, #0x42
  402bec:	b.ls	402bf8 <ferror@plt+0xeb8>  // b.plast
  402bf0:	mov	x0, #0x0                   	// #0
  402bf4:	ret
  402bf8:	cmp	w1, #0x42
  402bfc:	b.hi	402bf0 <ferror@plt+0xeb0>  // b.pmore
  402c00:	adrp	x0, 474000 <warn@@Base+0x24640>
  402c04:	add	x0, x0, #0x910
  402c08:	ldrb	w0, [x0, w1, uxtw]
  402c0c:	adr	x1, 402c18 <ferror@plt+0xed8>
  402c10:	add	x0, x1, w0, sxtb #2
  402c14:	br	x0
  402c18:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c1c:	add	x0, x0, #0x430
  402c20:	ret
  402c24:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c28:	add	x0, x0, #0x420
  402c2c:	ret
  402c30:	mov	x2, #0x70000000            	// #1879048192
  402c34:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c38:	cmp	x1, x2
  402c3c:	add	x0, x0, #0x680
  402c40:	csel	x0, x0, xzr, eq  // eq = none
  402c44:	ret
  402c48:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c4c:	add	x0, x0, #0x670
  402c50:	ret
  402c54:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c58:	add	x0, x0, #0x660
  402c5c:	ret
  402c60:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c64:	add	x0, x0, #0x648
  402c68:	ret
  402c6c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c70:	add	x0, x0, #0x630
  402c74:	ret
  402c78:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c7c:	add	x0, x0, #0x618
  402c80:	ret
  402c84:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c88:	add	x0, x0, #0x600
  402c8c:	ret
  402c90:	adrp	x0, 454000 <warn@@Base+0x4640>
  402c94:	add	x0, x0, #0x5e8
  402c98:	ret
  402c9c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ca0:	add	x0, x0, #0x5d0
  402ca4:	ret
  402ca8:	adrp	x0, 454000 <warn@@Base+0x4640>
  402cac:	add	x0, x0, #0x5c0
  402cb0:	ret
  402cb4:	adrp	x0, 454000 <warn@@Base+0x4640>
  402cb8:	add	x0, x0, #0x5a8
  402cbc:	ret
  402cc0:	adrp	x0, 454000 <warn@@Base+0x4640>
  402cc4:	add	x0, x0, #0x598
  402cc8:	ret
  402ccc:	adrp	x0, 454000 <warn@@Base+0x4640>
  402cd0:	add	x0, x0, #0x580
  402cd4:	ret
  402cd8:	adrp	x0, 454000 <warn@@Base+0x4640>
  402cdc:	add	x0, x0, #0x570
  402ce0:	ret
  402ce4:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ce8:	add	x0, x0, #0x560
  402cec:	ret
  402cf0:	adrp	x0, 454000 <warn@@Base+0x4640>
  402cf4:	add	x0, x0, #0x548
  402cf8:	ret
  402cfc:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d00:	add	x0, x0, #0x530
  402d04:	ret
  402d08:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d0c:	add	x0, x0, #0x520
  402d10:	ret
  402d14:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d18:	add	x0, x0, #0x510
  402d1c:	ret
  402d20:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d24:	add	x0, x0, #0x500
  402d28:	ret
  402d2c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d30:	add	x0, x0, #0x4f0
  402d34:	ret
  402d38:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d3c:	add	x0, x0, #0x4d8
  402d40:	ret
  402d44:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d48:	add	x0, x0, #0x4c0
  402d4c:	ret
  402d50:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d54:	add	x0, x0, #0x4a8
  402d58:	ret
  402d5c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d60:	add	x0, x0, #0x490
  402d64:	ret
  402d68:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d6c:	add	x0, x0, #0x478
  402d70:	ret
  402d74:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d78:	add	x0, x0, #0x468
  402d7c:	ret
  402d80:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d84:	add	x0, x0, #0x450
  402d88:	ret
  402d8c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402d90:	add	x0, x0, #0x440
  402d94:	ret
  402d98:	mov	x2, #0x2b                  	// #43
  402d9c:	mov	x1, x0
  402da0:	movk	x2, #0x6000, lsl #16
  402da4:	cmp	x0, x2
  402da8:	b.hi	402e10 <ferror@plt+0x10d0>  // b.pmore
  402dac:	mov	x0, #0xc                   	// #12
  402db0:	movk	x0, #0x6000, lsl #16
  402db4:	cmp	x1, x0
  402db8:	b.ls	402e08 <ferror@plt+0x10c8>  // b.plast
  402dbc:	mov	x0, #0xfffffffffffffff3    	// #-13
  402dc0:	movk	x0, #0x9fff, lsl #16
  402dc4:	add	x1, x1, x0
  402dc8:	cmp	x1, #0x1e
  402dcc:	b.hi	402e08 <ferror@plt+0x10c8>  // b.pmore
  402dd0:	cmp	w1, #0x1e
  402dd4:	b.hi	402e08 <ferror@plt+0x10c8>  // b.pmore
  402dd8:	adrp	x0, 474000 <warn@@Base+0x24640>
  402ddc:	add	x0, x0, #0x954
  402de0:	ldrb	w0, [x0, w1, uxtw]
  402de4:	adr	x1, 402df0 <ferror@plt+0x10b0>
  402de8:	add	x0, x1, w0, sxtb #2
  402dec:	br	x0
  402df0:	adrp	x0, 454000 <warn@@Base+0x4640>
  402df4:	add	x0, x0, #0x808
  402df8:	ret
  402dfc:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e00:	add	x0, x0, #0x698
  402e04:	ret
  402e08:	mov	x0, #0x0                   	// #0
  402e0c:	ret
  402e10:	mov	x0, #0x7ffffffe            	// #2147483646
  402e14:	cmp	x1, x0
  402e18:	b.eq	402e70 <ferror@plt+0x1130>  // b.none
  402e1c:	b.ls	402e38 <ferror@plt+0x10f8>  // b.plast
  402e20:	mov	x2, #0x7fffffff            	// #2147483647
  402e24:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e28:	cmp	x1, x2
  402e2c:	add	x0, x0, #0x828
  402e30:	csel	x0, x0, xzr, eq  // eq = none
  402e34:	ret
  402e38:	mov	x0, #0x1                   	// #1
  402e3c:	movk	x0, #0x7000, lsl #16
  402e40:	cmp	x1, x0
  402e44:	b.eq	402e64 <ferror@plt+0x1124>  // b.none
  402e48:	mov	x0, #0xfffd                	// #65533
  402e4c:	movk	x0, #0x7fff, lsl #16
  402e50:	cmp	x1, x0
  402e54:	b.ne	402e08 <ferror@plt+0x10c8>  // b.any
  402e58:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e5c:	add	x0, x0, #0x818
  402e60:	ret
  402e64:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e68:	add	x0, x0, #0x7f8
  402e6c:	ret
  402e70:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e74:	add	x0, x0, #0x7f0
  402e78:	ret
  402e7c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e80:	add	x0, x0, #0x7e0
  402e84:	ret
  402e88:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e8c:	add	x0, x0, #0x7d0
  402e90:	ret
  402e94:	adrp	x0, 454000 <warn@@Base+0x4640>
  402e98:	add	x0, x0, #0x7c0
  402e9c:	ret
  402ea0:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ea4:	add	x0, x0, #0x7b0
  402ea8:	ret
  402eac:	adrp	x0, 454000 <warn@@Base+0x4640>
  402eb0:	add	x0, x0, #0x7a0
  402eb4:	ret
  402eb8:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ebc:	add	x0, x0, #0x790
  402ec0:	ret
  402ec4:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ec8:	add	x0, x0, #0x778
  402ecc:	ret
  402ed0:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ed4:	add	x0, x0, #0x768
  402ed8:	ret
  402edc:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ee0:	add	x0, x0, #0x758
  402ee4:	ret
  402ee8:	adrp	x0, 454000 <warn@@Base+0x4640>
  402eec:	add	x0, x0, #0x748
  402ef0:	ret
  402ef4:	adrp	x0, 454000 <warn@@Base+0x4640>
  402ef8:	add	x0, x0, #0x738
  402efc:	ret
  402f00:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f04:	add	x0, x0, #0x728
  402f08:	ret
  402f0c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f10:	add	x0, x0, #0x718
  402f14:	ret
  402f18:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f1c:	add	x0, x0, #0x708
  402f20:	ret
  402f24:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f28:	add	x0, x0, #0x6f8
  402f2c:	ret
  402f30:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f34:	add	x0, x0, #0x6e8
  402f38:	ret
  402f3c:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f40:	add	x0, x0, #0x6d8
  402f44:	ret
  402f48:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f4c:	add	x0, x0, #0x6c8
  402f50:	ret
  402f54:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f58:	add	x0, x0, #0x6b8
  402f5c:	ret
  402f60:	adrp	x0, 454000 <warn@@Base+0x4640>
  402f64:	add	x0, x0, #0x6a8
  402f68:	ret
  402f6c:	nop
  402f70:	ldr	x2, [x0]
  402f74:	mov	w3, #0x1                   	// #1
  402f78:	ldr	x1, [x1]
  402f7c:	cmp	x2, x1
  402f80:	csetm	w0, cc  // cc = lo, ul, last
  402f84:	csel	w0, w0, w3, ls  // ls = plast
  402f88:	ret
  402f8c:	nop
  402f90:	stp	x29, x30, [sp, #-48]!
  402f94:	adrp	x3, 4ac000 <warn@@Base+0x5c640>
  402f98:	mov	x29, sp
  402f9c:	ldr	w3, [x3, #1184]
  402fa0:	stp	x19, x20, [sp, #16]
  402fa4:	mov	x19, x0
  402fa8:	mov	x20, x1
  402fac:	cbz	w3, 40303c <ferror@plt+0x12fc>
  402fb0:	cmp	x2, #0xb
  402fb4:	b.ls	403014 <ferror@plt+0x12d4>  // b.plast
  402fb8:	str	x21, [sp, #32]
  402fbc:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  402fc0:	mov	x0, x20
  402fc4:	mov	w1, #0x4                   	// #4
  402fc8:	ldr	x2, [x21, #920]
  402fcc:	blr	x2
  402fd0:	ldr	x2, [x21, #920]
  402fd4:	str	w0, [x19]
  402fd8:	mov	w1, #0x4                   	// #4
  402fdc:	add	x0, x20, #0x4
  402fe0:	blr	x2
  402fe4:	str	x0, [x19, #8]
  402fe8:	ldr	x2, [x21, #920]
  402fec:	mov	w1, #0x4                   	// #4
  402ff0:	add	x0, x20, #0x8
  402ff4:	blr	x2
  402ff8:	mov	x1, x0
  402ffc:	ldr	x21, [sp, #32]
  403000:	str	x1, [x19, #16]
  403004:	mov	w0, #0xc                   	// #12
  403008:	ldp	x19, x20, [sp, #16]
  40300c:	ldp	x29, x30, [sp], #48
  403010:	ret
  403014:	adrp	x1, 454000 <warn@@Base+0x4640>
  403018:	add	x1, x1, #0x830
  40301c:	mov	w2, #0x5                   	// #5
  403020:	mov	x0, #0x0                   	// #0
  403024:	bl	401c70 <dcgettext@plt>
  403028:	bl	44f3e8 <error@@Base>
  40302c:	mov	w0, #0x0                   	// #0
  403030:	ldp	x19, x20, [sp, #16]
  403034:	ldp	x29, x30, [sp], #48
  403038:	ret
  40303c:	cmp	x2, #0x17
  403040:	b.ls	403014 <ferror@plt+0x12d4>  // b.plast
  403044:	str	x21, [sp, #32]
  403048:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  40304c:	mov	x0, x20
  403050:	mov	w1, #0x4                   	// #4
  403054:	ldr	x2, [x21, #920]
  403058:	blr	x2
  40305c:	ldr	x2, [x21, #920]
  403060:	str	w0, [x19]
  403064:	mov	w1, #0x8                   	// #8
  403068:	add	x0, x20, #0x8
  40306c:	blr	x2
  403070:	str	x0, [x19, #8]
  403074:	ldr	x2, [x21, #920]
  403078:	mov	w1, #0x8                   	// #8
  40307c:	add	x0, x20, #0x10
  403080:	blr	x2
  403084:	mov	x1, x0
  403088:	ldr	x21, [sp, #32]
  40308c:	str	x1, [x19, #16]
  403090:	mov	w0, #0x18                  	// #24
  403094:	ldp	x19, x20, [sp, #16]
  403098:	ldp	x29, x30, [sp], #48
  40309c:	ret
  4030a0:	adrp	x4, 4ac000 <warn@@Base+0x5c640>
  4030a4:	add	x4, x4, #0x4a0
  4030a8:	stp	x29, x30, [sp, #-64]!
  4030ac:	mov	x3, x0
  4030b0:	adrp	x2, 490000 <warn@@Base+0x40640>
  4030b4:	mov	x29, sp
  4030b8:	ldr	w5, [x4, #4]
  4030bc:	add	x0, sp, #0x20
  4030c0:	stp	x19, x20, [sp, #16]
  4030c4:	add	x19, x4, #0x8
  4030c8:	add	w6, w5, #0x1
  4030cc:	and	w6, w6, #0x3
  4030d0:	sbfiz	x5, x5, #6, #32
  4030d4:	add	x19, x19, x5
  4030d8:	mov	x20, x1
  4030dc:	add	x2, x2, #0xb30
  4030e0:	adrp	x1, 454000 <warn@@Base+0x4640>
  4030e4:	add	x1, x1, #0x870
  4030e8:	str	w6, [x4, #4]
  4030ec:	bl	401980 <sprintf@plt>
  4030f0:	mov	x3, x20
  4030f4:	add	x2, sp, #0x20
  4030f8:	mov	x0, x19
  4030fc:	mov	x1, #0x40                  	// #64
  403100:	bl	4019e0 <snprintf@plt>
  403104:	mov	x0, x19
  403108:	ldp	x19, x20, [sp, #16]
  40310c:	ldp	x29, x30, [sp], #64
  403110:	ret
  403114:	nop
  403118:	cmp	w0, #0x2
  40311c:	b.eq	403188 <ferror@plt+0x1448>  // b.none
  403120:	stp	x29, x30, [sp, #-32]!
  403124:	mov	x29, sp
  403128:	stp	x19, x20, [sp, #16]
  40312c:	mov	w19, w0
  403130:	b.ls	403160 <ferror@plt+0x1420>  // b.plast
  403134:	cmp	w0, #0x3
  403138:	b.eq	40319c <ferror@plt+0x145c>  // b.none
  40313c:	cmp	w0, #0x4
  403140:	b.ne	4031b8 <ferror@plt+0x1478>  // b.any
  403144:	ldp	x19, x20, [sp, #16]
  403148:	adrp	x1, 454000 <warn@@Base+0x4640>
  40314c:	ldp	x29, x30, [sp], #32
  403150:	add	x1, x1, #0x8d8
  403154:	mov	w2, #0x5                   	// #5
  403158:	mov	x0, #0x0                   	// #0
  40315c:	b	401c70 <dcgettext@plt>
  403160:	cbz	w0, 40321c <ferror@plt+0x14dc>
  403164:	cmp	w0, #0x1
  403168:	b.ne	4031c8 <ferror@plt+0x1488>  // b.any
  40316c:	ldp	x19, x20, [sp, #16]
  403170:	adrp	x1, 454000 <warn@@Base+0x4640>
  403174:	ldp	x29, x30, [sp], #32
  403178:	add	x1, x1, #0x888
  40317c:	mov	w2, #0x5                   	// #5
  403180:	mov	x0, #0x0                   	// #0
  403184:	b	401c70 <dcgettext@plt>
  403188:	adrp	x1, 454000 <warn@@Base+0x4640>
  40318c:	mov	w2, #0x5                   	// #5
  403190:	add	x1, x1, #0x8a0
  403194:	mov	x0, #0x0                   	// #0
  403198:	b	401c70 <dcgettext@plt>
  40319c:	ldp	x19, x20, [sp, #16]
  4031a0:	adrp	x1, 454000 <warn@@Base+0x4640>
  4031a4:	ldp	x29, x30, [sp], #32
  4031a8:	add	x1, x1, #0x8b8
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	mov	x0, #0x0                   	// #0
  4031b4:	b	401c70 <dcgettext@plt>
  4031b8:	mov	w1, #0xffff0100            	// #-65280
  4031bc:	add	w0, w0, w1
  4031c0:	cmp	w0, #0xff
  4031c4:	b.ls	403248 <ferror@plt+0x1508>  // b.plast
  4031c8:	mov	w0, #0xffff0200            	// #-65024
  4031cc:	add	w0, w19, w0
  4031d0:	cmp	w0, #0xff
  4031d4:	b.hi	403238 <ferror@plt+0x14f8>  // b.pmore
  4031d8:	adrp	x1, 454000 <warn@@Base+0x4640>
  4031dc:	add	x1, x1, #0x910
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  4031e8:	add	x20, x20, #0x4a0
  4031ec:	add	x20, x20, #0x110
  4031f0:	mov	x0, #0x0                   	// #0
  4031f4:	bl	401c70 <dcgettext@plt>
  4031f8:	mov	x2, x0
  4031fc:	mov	w3, w19
  403200:	mov	x0, x20
  403204:	mov	x1, #0x20                  	// #32
  403208:	bl	4019e0 <snprintf@plt>
  40320c:	mov	x0, x20
  403210:	ldp	x19, x20, [sp, #16]
  403214:	ldp	x29, x30, [sp], #32
  403218:	ret
  40321c:	ldp	x19, x20, [sp, #16]
  403220:	adrp	x1, 454000 <warn@@Base+0x4640>
  403224:	ldp	x29, x30, [sp], #32
  403228:	add	x1, x1, #0x878
  40322c:	mov	w2, #0x5                   	// #5
  403230:	mov	x0, #0x0                   	// #0
  403234:	b	401c70 <dcgettext@plt>
  403238:	adrp	x1, 454000 <warn@@Base+0x4640>
  40323c:	mov	w2, #0x5                   	// #5
  403240:	add	x1, x1, #0x928
  403244:	b	4031e4 <ferror@plt+0x14a4>
  403248:	adrp	x1, 454000 <warn@@Base+0x4640>
  40324c:	mov	w2, #0x5                   	// #5
  403250:	add	x1, x1, #0x8f0
  403254:	b	4031e4 <ferror@plt+0x14a4>
  403258:	stp	x29, x30, [sp, #-32]!
  40325c:	cmp	w0, #0xfc
  403260:	mov	x29, sp
  403264:	stp	x19, x20, [sp, #16]
  403268:	mov	w20, w0
  40326c:	b.hi	4033b4 <ferror@plt+0x1674>  // b.pmore
  403270:	adrp	x0, 474000 <warn@@Base+0x24640>
  403274:	add	x0, x0, #0x974
  403278:	ldrh	w0, [x0, w20, uxtw #1]
  40327c:	adr	x1, 403288 <ferror@plt+0x1548>
  403280:	add	x0, x1, w0, sxth #2
  403284:	br	x0
  403288:	adrp	x0, 455000 <warn@@Base+0x5640>
  40328c:	add	x0, x0, #0x878
  403290:	ldp	x19, x20, [sp, #16]
  403294:	ldp	x29, x30, [sp], #32
  403298:	ret
  40329c:	adrp	x0, 455000 <warn@@Base+0x5640>
  4032a0:	add	x0, x0, #0x350
  4032a4:	ldp	x19, x20, [sp, #16]
  4032a8:	ldp	x29, x30, [sp], #32
  4032ac:	ret
  4032b0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4032b4:	add	x0, x0, #0x158
  4032b8:	ldp	x19, x20, [sp, #16]
  4032bc:	ldp	x29, x30, [sp], #32
  4032c0:	ret
  4032c4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4032c8:	add	x0, x0, #0x50
  4032cc:	ldp	x19, x20, [sp, #16]
  4032d0:	ldp	x29, x30, [sp], #32
  4032d4:	ret
  4032d8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4032dc:	add	x0, x0, #0x18
  4032e0:	ldp	x19, x20, [sp, #16]
  4032e4:	ldp	x29, x30, [sp], #32
  4032e8:	ret
  4032ec:	adrp	x0, 455000 <warn@@Base+0x5640>
  4032f0:	add	x0, x0, #0x10
  4032f4:	ldp	x19, x20, [sp, #16]
  4032f8:	ldp	x29, x30, [sp], #32
  4032fc:	ret
  403300:	adrp	x0, 454000 <warn@@Base+0x4640>
  403304:	add	x0, x0, #0xfe8
  403308:	ldp	x19, x20, [sp, #16]
  40330c:	ldp	x29, x30, [sp], #32
  403310:	ret
  403314:	adrp	x0, 454000 <warn@@Base+0x4640>
  403318:	add	x0, x0, #0xfd8
  40331c:	ldp	x19, x20, [sp, #16]
  403320:	ldp	x29, x30, [sp], #32
  403324:	ret
  403328:	adrp	x0, 454000 <warn@@Base+0x4640>
  40332c:	add	x0, x0, #0xfd0
  403330:	ldp	x19, x20, [sp, #16]
  403334:	ldp	x29, x30, [sp], #32
  403338:	ret
  40333c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403340:	add	x0, x0, #0xfc8
  403344:	ldp	x19, x20, [sp, #16]
  403348:	ldp	x29, x30, [sp], #32
  40334c:	ret
  403350:	adrp	x0, 454000 <warn@@Base+0x4640>
  403354:	add	x0, x0, #0xfb8
  403358:	ldp	x19, x20, [sp, #16]
  40335c:	ldp	x29, x30, [sp], #32
  403360:	ret
  403364:	adrp	x0, 454000 <warn@@Base+0x4640>
  403368:	add	x0, x0, #0xf98
  40336c:	ldp	x19, x20, [sp, #16]
  403370:	ldp	x29, x30, [sp], #32
  403374:	ret
  403378:	adrp	x0, 454000 <warn@@Base+0x4640>
  40337c:	add	x0, x0, #0xa18
  403380:	ldp	x19, x20, [sp, #16]
  403384:	ldp	x29, x30, [sp], #32
  403388:	ret
  40338c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403390:	add	x0, x0, #0xdd0
  403394:	ldp	x19, x20, [sp, #16]
  403398:	ldp	x29, x30, [sp], #32
  40339c:	ret
  4033a0:	adrp	x0, 454000 <warn@@Base+0x4640>
  4033a4:	add	x0, x0, #0x938
  4033a8:	ldp	x19, x20, [sp, #16]
  4033ac:	ldp	x29, x30, [sp], #32
  4033b0:	ret
  4033b4:	mov	w0, #0x8217                	// #33303
  4033b8:	cmp	w20, w0
  4033bc:	b.eq	403ed4 <ferror@plt+0x2194>  // b.none
  4033c0:	b.ls	403480 <ferror@plt+0x1740>  // b.plast
  4033c4:	mov	w0, #0xbaab                	// #47787
  4033c8:	cmp	w20, w0
  4033cc:	b.eq	403ec8 <ferror@plt+0x2188>  // b.none
  4033d0:	b.ls	403444 <ferror@plt+0x1704>  // b.plast
  4033d4:	mov	w0, #0xfeb0                	// #65200
  4033d8:	cmp	w20, w0
  4033dc:	b.eq	403694 <ferror@plt+0x1954>  // b.none
  4033e0:	b.ls	403418 <ferror@plt+0x16d8>  // b.plast
  4033e4:	mov	w0, #0xfeba                	// #65210
  4033e8:	adrp	x1, 455000 <warn@@Base+0x5640>
  4033ec:	cmp	w20, w0
  4033f0:	add	x0, x1, #0xea8
  4033f4:	b.eq	403290 <ferror@plt+0x1550>  // b.none
  4033f8:	mov	w0, #0xfebb                	// #65211
  4033fc:	cmp	w20, w0
  403400:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  403404:	adrp	x0, 455000 <warn@@Base+0x5640>
  403408:	add	x0, x0, #0xe58
  40340c:	ldp	x19, x20, [sp, #16]
  403410:	ldp	x29, x30, [sp], #32
  403414:	ret
  403418:	mov	w0, #0xdead                	// #57005
  40341c:	cmp	w20, w0
  403420:	b.eq	40366c <ferror@plt+0x192c>  // b.none
  403424:	mov	w0, #0xf00d                	// #61453
  403428:	cmp	w20, w0
  40342c:	b.ne	4034cc <ferror@plt+0x178c>  // b.any
  403430:	adrp	x0, 455000 <warn@@Base+0x5640>
  403434:	add	x0, x0, #0xe18
  403438:	ldp	x19, x20, [sp, #16]
  40343c:	ldp	x29, x30, [sp], #32
  403440:	ret
  403444:	mov	w0, #0xa390                	// #41872
  403448:	cmp	w20, w0
  40344c:	b.eq	403680 <ferror@plt+0x1940>  // b.none
  403450:	b.ls	4034ec <ferror@plt+0x17ac>  // b.plast
  403454:	mov	w0, #0xabc7                	// #43975
  403458:	cmp	w20, w0
  40345c:	b.eq	40361c <ferror@plt+0x18dc>  // b.none
  403460:	mov	w0, #0xad45                	// #44357
  403464:	cmp	w20, w0
  403468:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  40346c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403470:	add	x0, x0, #0xe38
  403474:	ldp	x19, x20, [sp, #16]
  403478:	ldp	x29, x30, [sp], #32
  40347c:	ret
  403480:	mov	w0, #0x4688                	// #18056
  403484:	cmp	w20, w0
  403488:	b.eq	4036a8 <ferror@plt+0x1968>  // b.none
  40348c:	b.ls	403544 <ferror@plt+0x1804>  // b.plast
  403490:	mov	w0, #0x5aa5                	// #23205
  403494:	cmp	w20, w0
  403498:	b.eq	403658 <ferror@plt+0x1918>  // b.none
  40349c:	b.ls	403518 <ferror@plt+0x17d8>  // b.plast
  4034a0:	mov	w0, #0x7650                	// #30288
  4034a4:	cmp	w20, w0
  4034a8:	b.eq	4035e0 <ferror@plt+0x18a0>  // b.none
  4034ac:	mov	w0, #0x7676                	// #30326
  4034b0:	cmp	w20, w0
  4034b4:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  4034b8:	adrp	x0, 454000 <warn@@Base+0x4640>
  4034bc:	add	x0, x0, #0xfd0
  4034c0:	ldp	x19, x20, [sp, #16]
  4034c4:	ldp	x29, x30, [sp], #32
  4034c8:	ret
  4034cc:	mov	w0, #0xbeef                	// #48879
  4034d0:	cmp	w20, w0
  4034d4:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  4034d8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4034dc:	add	x0, x0, #0x10
  4034e0:	ldp	x19, x20, [sp, #16]
  4034e4:	ldp	x29, x30, [sp], #32
  4034e8:	ret
  4034ec:	mov	w0, #0x9041                	// #36929
  4034f0:	cmp	w20, w0
  4034f4:	b.eq	403644 <ferror@plt+0x1904>  // b.none
  4034f8:	mov	w0, #0x9080                	// #36992
  4034fc:	cmp	w20, w0
  403500:	b.ne	403580 <ferror@plt+0x1840>  // b.any
  403504:	adrp	x0, 454000 <warn@@Base+0x4640>
  403508:	add	x0, x0, #0xfd8
  40350c:	ldp	x19, x20, [sp, #16]
  403510:	ldp	x29, x30, [sp], #32
  403514:	ret
  403518:	mov	w0, #0x4def                	// #19951
  40351c:	cmp	w20, w0
  403520:	b.eq	4035cc <ferror@plt+0x188c>  // b.none
  403524:	mov	w0, #0x5441                	// #21569
  403528:	cmp	w20, w0
  40352c:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  403530:	adrp	x0, 455000 <warn@@Base+0x5640>
  403534:	add	x0, x0, #0xdd8
  403538:	ldp	x19, x20, [sp, #16]
  40353c:	ldp	x29, x30, [sp], #32
  403540:	ret
  403544:	mov	w0, #0x2530                	// #9520
  403548:	cmp	w20, w0
  40354c:	b.eq	403630 <ferror@plt+0x18f0>  // b.none
  403550:	b.ls	4035a0 <ferror@plt+0x1860>  // b.plast
  403554:	mov	w0, #0x3330                	// #13104
  403558:	cmp	w20, w0
  40355c:	b.eq	403608 <ferror@plt+0x18c8>  // b.none
  403560:	mov	w0, #0x4157                	// #16727
  403564:	cmp	w20, w0
  403568:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  40356c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403570:	add	x0, x0, #0xe00
  403574:	ldp	x19, x20, [sp, #16]
  403578:	ldp	x29, x30, [sp], #32
  40357c:	ret
  403580:	mov	w0, #0x9026                	// #36902
  403584:	cmp	w20, w0
  403588:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  40358c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403590:	add	x0, x0, #0xe10
  403594:	ldp	x19, x20, [sp, #16]
  403598:	ldp	x29, x30, [sp], #32
  40359c:	ret
  4035a0:	mov	w0, #0x1057                	// #4183
  4035a4:	cmp	w20, w0
  4035a8:	b.eq	4035f4 <ferror@plt+0x18b4>  // b.none
  4035ac:	mov	w0, #0x1223                	// #4643
  4035b0:	cmp	w20, w0
  4035b4:	b.ne	403e8c <ferror@plt+0x214c>  // b.any
  4035b8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4035bc:	add	x0, x0, #0xde8
  4035c0:	ldp	x19, x20, [sp, #16]
  4035c4:	ldp	x29, x30, [sp], #32
  4035c8:	ret
  4035cc:	adrp	x0, 455000 <warn@@Base+0x5640>
  4035d0:	add	x0, x0, #0xe88
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x29, x30, [sp], #32
  4035dc:	ret
  4035e0:	adrp	x0, 454000 <warn@@Base+0x4640>
  4035e4:	add	x0, x0, #0xfc8
  4035e8:	ldp	x19, x20, [sp, #16]
  4035ec:	ldp	x29, x30, [sp], #32
  4035f0:	ret
  4035f4:	adrp	x0, 454000 <warn@@Base+0x4640>
  4035f8:	add	x0, x0, #0xf98
  4035fc:	ldp	x19, x20, [sp, #16]
  403600:	ldp	x29, x30, [sp], #32
  403604:	ret
  403608:	adrp	x0, 454000 <warn@@Base+0x4640>
  40360c:	add	x0, x0, #0xfb8
  403610:	ldp	x19, x20, [sp, #16]
  403614:	ldp	x29, x30, [sp], #32
  403618:	ret
  40361c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403620:	add	x0, x0, #0x50
  403624:	ldp	x19, x20, [sp, #16]
  403628:	ldp	x29, x30, [sp], #32
  40362c:	ret
  403630:	adrp	x0, 455000 <warn@@Base+0x5640>
  403634:	add	x0, x0, #0xe68
  403638:	ldp	x19, x20, [sp, #16]
  40363c:	ldp	x29, x30, [sp], #32
  403640:	ret
  403644:	adrp	x0, 454000 <warn@@Base+0x4640>
  403648:	add	x0, x0, #0xfe8
  40364c:	ldp	x19, x20, [sp, #16]
  403650:	ldp	x29, x30, [sp], #32
  403654:	ret
  403658:	adrp	x0, 455000 <warn@@Base+0x5640>
  40365c:	add	x0, x0, #0xe98
  403660:	ldp	x19, x20, [sp, #16]
  403664:	ldp	x29, x30, [sp], #32
  403668:	ret
  40366c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403670:	add	x0, x0, #0x18
  403674:	ldp	x19, x20, [sp, #16]
  403678:	ldp	x29, x30, [sp], #32
  40367c:	ret
  403680:	adrp	x0, 454000 <warn@@Base+0x4640>
  403684:	add	x0, x0, #0xa18
  403688:	ldp	x19, x20, [sp, #16]
  40368c:	ldp	x29, x30, [sp], #32
  403690:	ret
  403694:	adrp	x0, 455000 <warn@@Base+0x5640>
  403698:	add	x0, x0, #0xe58
  40369c:	ldp	x19, x20, [sp, #16]
  4036a0:	ldp	x29, x30, [sp], #32
  4036a4:	ret
  4036a8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4036ac:	add	x0, x0, #0x350
  4036b0:	b	403290 <ferror@plt+0x1550>
  4036b4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4036b8:	add	x0, x0, #0xea0
  4036bc:	b	403290 <ferror@plt+0x1550>
  4036c0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4036c4:	add	x0, x0, #0xdb0
  4036c8:	b	403290 <ferror@plt+0x1550>
  4036cc:	adrp	x0, 455000 <warn@@Base+0x5640>
  4036d0:	add	x0, x0, #0xda0
  4036d4:	b	403290 <ferror@plt+0x1550>
  4036d8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4036dc:	add	x0, x0, #0xd88
  4036e0:	b	403290 <ferror@plt+0x1550>
  4036e4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4036e8:	add	x0, x0, #0xd80
  4036ec:	b	403290 <ferror@plt+0x1550>
  4036f0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4036f4:	add	x0, x0, #0xd78
  4036f8:	b	403290 <ferror@plt+0x1550>
  4036fc:	adrp	x0, 455000 <warn@@Base+0x5640>
  403700:	add	x0, x0, #0xd70
  403704:	b	403290 <ferror@plt+0x1550>
  403708:	adrp	x0, 455000 <warn@@Base+0x5640>
  40370c:	add	x0, x0, #0xd60
  403710:	b	403290 <ferror@plt+0x1550>
  403714:	adrp	x0, 455000 <warn@@Base+0x5640>
  403718:	add	x0, x0, #0xd40
  40371c:	b	403290 <ferror@plt+0x1550>
  403720:	adrp	x0, 455000 <warn@@Base+0x5640>
  403724:	add	x0, x0, #0xd30
  403728:	b	403290 <ferror@plt+0x1550>
  40372c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403730:	add	x0, x0, #0xd10
  403734:	b	403290 <ferror@plt+0x1550>
  403738:	adrp	x0, 455000 <warn@@Base+0x5640>
  40373c:	add	x0, x0, #0xcf0
  403740:	b	403290 <ferror@plt+0x1550>
  403744:	adrp	x0, 455000 <warn@@Base+0x5640>
  403748:	add	x0, x0, #0xcd0
  40374c:	b	403290 <ferror@plt+0x1550>
  403750:	adrp	x0, 455000 <warn@@Base+0x5640>
  403754:	add	x0, x0, #0xca8
  403758:	b	403290 <ferror@plt+0x1550>
  40375c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403760:	add	x0, x0, #0xc88
  403764:	b	403290 <ferror@plt+0x1550>
  403768:	adrp	x0, 455000 <warn@@Base+0x5640>
  40376c:	add	x0, x0, #0xc70
  403770:	b	403290 <ferror@plt+0x1550>
  403774:	adrp	x0, 455000 <warn@@Base+0x5640>
  403778:	add	x0, x0, #0xc50
  40377c:	b	403290 <ferror@plt+0x1550>
  403780:	adrp	x0, 455000 <warn@@Base+0x5640>
  403784:	add	x0, x0, #0xc30
  403788:	b	403290 <ferror@plt+0x1550>
  40378c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403790:	add	x0, x0, #0xc10
  403794:	b	403290 <ferror@plt+0x1550>
  403798:	adrp	x0, 455000 <warn@@Base+0x5640>
  40379c:	add	x0, x0, #0xbf0
  4037a0:	b	403290 <ferror@plt+0x1550>
  4037a4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037a8:	add	x0, x0, #0xbd0
  4037ac:	b	403290 <ferror@plt+0x1550>
  4037b0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037b4:	add	x0, x0, #0xbb0
  4037b8:	b	403290 <ferror@plt+0x1550>
  4037bc:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037c0:	add	x0, x0, #0xb90
  4037c4:	b	403290 <ferror@plt+0x1550>
  4037c8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037cc:	add	x0, x0, #0xb70
  4037d0:	b	403290 <ferror@plt+0x1550>
  4037d4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037d8:	add	x0, x0, #0xb38
  4037dc:	b	403290 <ferror@plt+0x1550>
  4037e0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037e4:	add	x0, x0, #0xb28
  4037e8:	b	403290 <ferror@plt+0x1550>
  4037ec:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037f0:	add	x0, x0, #0xb08
  4037f4:	b	403290 <ferror@plt+0x1550>
  4037f8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4037fc:	add	x0, x0, #0xaf8
  403800:	b	403290 <ferror@plt+0x1550>
  403804:	adrp	x0, 455000 <warn@@Base+0x5640>
  403808:	add	x0, x0, #0xad0
  40380c:	b	403290 <ferror@plt+0x1550>
  403810:	adrp	x0, 455000 <warn@@Base+0x5640>
  403814:	add	x0, x0, #0xac8
  403818:	b	403290 <ferror@plt+0x1550>
  40381c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403820:	add	x0, x0, #0xa90
  403824:	b	403290 <ferror@plt+0x1550>
  403828:	adrp	x0, 455000 <warn@@Base+0x5640>
  40382c:	add	x0, x0, #0xa58
  403830:	b	403290 <ferror@plt+0x1550>
  403834:	adrp	x0, 455000 <warn@@Base+0x5640>
  403838:	add	x0, x0, #0xa38
  40383c:	b	403290 <ferror@plt+0x1550>
  403840:	adrp	x0, 455000 <warn@@Base+0x5640>
  403844:	add	x0, x0, #0xa08
  403848:	b	403290 <ferror@plt+0x1550>
  40384c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403850:	add	x0, x0, #0x9e8
  403854:	b	403290 <ferror@plt+0x1550>
  403858:	adrp	x0, 455000 <warn@@Base+0x5640>
  40385c:	add	x0, x0, #0x9b8
  403860:	b	403290 <ferror@plt+0x1550>
  403864:	adrp	x0, 455000 <warn@@Base+0x5640>
  403868:	add	x0, x0, #0x988
  40386c:	b	403290 <ferror@plt+0x1550>
  403870:	adrp	x0, 455000 <warn@@Base+0x5640>
  403874:	add	x0, x0, #0x958
  403878:	b	403290 <ferror@plt+0x1550>
  40387c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403880:	add	x0, x0, #0x930
  403884:	b	403290 <ferror@plt+0x1550>
  403888:	adrp	x0, 455000 <warn@@Base+0x5640>
  40388c:	add	x0, x0, #0x920
  403890:	b	403290 <ferror@plt+0x1550>
  403894:	adrp	x0, 455000 <warn@@Base+0x5640>
  403898:	add	x0, x0, #0x918
  40389c:	b	403290 <ferror@plt+0x1550>
  4038a0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038a4:	add	x0, x0, #0x900
  4038a8:	b	403290 <ferror@plt+0x1550>
  4038ac:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038b0:	add	x0, x0, #0x8f0
  4038b4:	b	403290 <ferror@plt+0x1550>
  4038b8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038bc:	add	x0, x0, #0x8e0
  4038c0:	b	403290 <ferror@plt+0x1550>
  4038c4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038c8:	add	x0, x0, #0x8b8
  4038cc:	b	403290 <ferror@plt+0x1550>
  4038d0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038d4:	add	x0, x0, #0x890
  4038d8:	b	403290 <ferror@plt+0x1550>
  4038dc:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038e0:	add	x0, x0, #0x858
  4038e4:	b	403290 <ferror@plt+0x1550>
  4038e8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038ec:	add	x0, x0, #0x820
  4038f0:	b	403290 <ferror@plt+0x1550>
  4038f4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4038f8:	add	x0, x0, #0x7e8
  4038fc:	b	403290 <ferror@plt+0x1550>
  403900:	adrp	x0, 455000 <warn@@Base+0x5640>
  403904:	add	x0, x0, #0x7d8
  403908:	b	403290 <ferror@plt+0x1550>
  40390c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403910:	add	x0, x0, #0x7b0
  403914:	b	403290 <ferror@plt+0x1550>
  403918:	adrp	x0, 455000 <warn@@Base+0x5640>
  40391c:	add	x0, x0, #0x780
  403920:	b	403290 <ferror@plt+0x1550>
  403924:	adrp	x0, 455000 <warn@@Base+0x5640>
  403928:	add	x0, x0, #0x750
  40392c:	b	403290 <ferror@plt+0x1550>
  403930:	adrp	x0, 455000 <warn@@Base+0x5640>
  403934:	add	x0, x0, #0x718
  403938:	b	403290 <ferror@plt+0x1550>
  40393c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403940:	add	x0, x0, #0x6f8
  403944:	b	403290 <ferror@plt+0x1550>
  403948:	adrp	x0, 455000 <warn@@Base+0x5640>
  40394c:	add	x0, x0, #0x6b0
  403950:	b	403290 <ferror@plt+0x1550>
  403954:	adrp	x0, 455000 <warn@@Base+0x5640>
  403958:	add	x0, x0, #0x688
  40395c:	b	403290 <ferror@plt+0x1550>
  403960:	adrp	x0, 455000 <warn@@Base+0x5640>
  403964:	add	x0, x0, #0x670
  403968:	b	403290 <ferror@plt+0x1550>
  40396c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403970:	add	x0, x0, #0x658
  403974:	b	403290 <ferror@plt+0x1550>
  403978:	adrp	x0, 455000 <warn@@Base+0x5640>
  40397c:	add	x0, x0, #0x628
  403980:	b	403290 <ferror@plt+0x1550>
  403984:	adrp	x0, 455000 <warn@@Base+0x5640>
  403988:	add	x0, x0, #0x600
  40398c:	b	403290 <ferror@plt+0x1550>
  403990:	adrp	x0, 455000 <warn@@Base+0x5640>
  403994:	add	x0, x0, #0x5e0
  403998:	b	403290 <ferror@plt+0x1550>
  40399c:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039a0:	add	x0, x0, #0x5a8
  4039a4:	b	403290 <ferror@plt+0x1550>
  4039a8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039ac:	add	x0, x0, #0x590
  4039b0:	b	403290 <ferror@plt+0x1550>
  4039b4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039b8:	add	x0, x0, #0x568
  4039bc:	b	403290 <ferror@plt+0x1550>
  4039c0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039c4:	add	x0, x0, #0x538
  4039c8:	b	403290 <ferror@plt+0x1550>
  4039cc:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039d0:	add	x0, x0, #0x508
  4039d4:	b	403290 <ferror@plt+0x1550>
  4039d8:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039dc:	add	x0, x0, #0x4f0
  4039e0:	b	403290 <ferror@plt+0x1550>
  4039e4:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039e8:	add	x0, x0, #0x4e0
  4039ec:	b	403290 <ferror@plt+0x1550>
  4039f0:	adrp	x0, 455000 <warn@@Base+0x5640>
  4039f4:	add	x0, x0, #0x4b8
  4039f8:	b	403290 <ferror@plt+0x1550>
  4039fc:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a00:	add	x0, x0, #0x488
  403a04:	b	403290 <ferror@plt+0x1550>
  403a08:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a0c:	add	x0, x0, #0x478
  403a10:	b	403290 <ferror@plt+0x1550>
  403a14:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a18:	add	x0, x0, #0x450
  403a1c:	b	403290 <ferror@plt+0x1550>
  403a20:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a24:	add	x0, x0, #0x428
  403a28:	b	403290 <ferror@plt+0x1550>
  403a2c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a30:	add	x0, x0, #0x410
  403a34:	b	403290 <ferror@plt+0x1550>
  403a38:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a3c:	add	x0, x0, #0x400
  403a40:	b	403290 <ferror@plt+0x1550>
  403a44:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a48:	add	x0, x0, #0x3d0
  403a4c:	b	403290 <ferror@plt+0x1550>
  403a50:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a54:	add	x0, x0, #0x398
  403a58:	b	403290 <ferror@plt+0x1550>
  403a5c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a60:	add	x0, x0, #0x370
  403a64:	b	403290 <ferror@plt+0x1550>
  403a68:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a6c:	add	x0, x0, #0x328
  403a70:	b	403290 <ferror@plt+0x1550>
  403a74:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a78:	add	x0, x0, #0x2f8
  403a7c:	b	403290 <ferror@plt+0x1550>
  403a80:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a84:	add	x0, x0, #0x2e8
  403a88:	b	403290 <ferror@plt+0x1550>
  403a8c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a90:	add	x0, x0, #0x2b0
  403a94:	b	403290 <ferror@plt+0x1550>
  403a98:	adrp	x0, 455000 <warn@@Base+0x5640>
  403a9c:	add	x0, x0, #0x280
  403aa0:	b	403290 <ferror@plt+0x1550>
  403aa4:	adrp	x0, 455000 <warn@@Base+0x5640>
  403aa8:	add	x0, x0, #0x278
  403aac:	b	403290 <ferror@plt+0x1550>
  403ab0:	adrp	x0, 455000 <warn@@Base+0x5640>
  403ab4:	add	x0, x0, #0x258
  403ab8:	b	403290 <ferror@plt+0x1550>
  403abc:	adrp	x0, 455000 <warn@@Base+0x5640>
  403ac0:	add	x0, x0, #0x238
  403ac4:	b	403290 <ferror@plt+0x1550>
  403ac8:	adrp	x0, 455000 <warn@@Base+0x5640>
  403acc:	add	x0, x0, #0x210
  403ad0:	b	403290 <ferror@plt+0x1550>
  403ad4:	adrp	x0, 455000 <warn@@Base+0x5640>
  403ad8:	add	x0, x0, #0x1f8
  403adc:	b	403290 <ferror@plt+0x1550>
  403ae0:	adrp	x0, 455000 <warn@@Base+0x5640>
  403ae4:	add	x0, x0, #0x1c8
  403ae8:	b	403290 <ferror@plt+0x1550>
  403aec:	adrp	x0, 455000 <warn@@Base+0x5640>
  403af0:	add	x0, x0, #0x1b8
  403af4:	b	403290 <ferror@plt+0x1550>
  403af8:	adrp	x0, 455000 <warn@@Base+0x5640>
  403afc:	add	x0, x0, #0x190
  403b00:	b	403290 <ferror@plt+0x1550>
  403b04:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b08:	add	x0, x0, #0x180
  403b0c:	b	403290 <ferror@plt+0x1550>
  403b10:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b14:	add	x0, x0, #0x128
  403b18:	b	403290 <ferror@plt+0x1550>
  403b1c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b20:	add	x0, x0, #0x108
  403b24:	b	403290 <ferror@plt+0x1550>
  403b28:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b2c:	add	x0, x0, #0xe8
  403b30:	b	403290 <ferror@plt+0x1550>
  403b34:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b38:	add	x0, x0, #0xc0
  403b3c:	b	403290 <ferror@plt+0x1550>
  403b40:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b44:	add	x0, x0, #0x90
  403b48:	b	403290 <ferror@plt+0x1550>
  403b4c:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b50:	add	x0, x0, #0x70
  403b54:	b	403290 <ferror@plt+0x1550>
  403b58:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b5c:	add	x0, x0, #0x40
  403b60:	b	403290 <ferror@plt+0x1550>
  403b64:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b68:	add	x0, x0, #0x30
  403b6c:	b	403290 <ferror@plt+0x1550>
  403b70:	adrp	x0, 455000 <warn@@Base+0x5640>
  403b74:	add	x0, x0, #0x20
  403b78:	b	403290 <ferror@plt+0x1550>
  403b7c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403b80:	add	x0, x0, #0xf88
  403b84:	b	403290 <ferror@plt+0x1550>
  403b88:	adrp	x0, 454000 <warn@@Base+0x4640>
  403b8c:	add	x0, x0, #0xf50
  403b90:	b	403290 <ferror@plt+0x1550>
  403b94:	adrp	x0, 454000 <warn@@Base+0x4640>
  403b98:	add	x0, x0, #0xf20
  403b9c:	b	403290 <ferror@plt+0x1550>
  403ba0:	adrp	x0, 454000 <warn@@Base+0x4640>
  403ba4:	add	x0, x0, #0xef8
  403ba8:	b	403290 <ferror@plt+0x1550>
  403bac:	adrp	x0, 454000 <warn@@Base+0x4640>
  403bb0:	add	x0, x0, #0xed8
  403bb4:	b	403290 <ferror@plt+0x1550>
  403bb8:	adrp	x0, 454000 <warn@@Base+0x4640>
  403bbc:	add	x0, x0, #0xea8
  403bc0:	b	403290 <ferror@plt+0x1550>
  403bc4:	adrp	x0, 454000 <warn@@Base+0x4640>
  403bc8:	add	x0, x0, #0xe78
  403bcc:	b	403290 <ferror@plt+0x1550>
  403bd0:	adrp	x0, 454000 <warn@@Base+0x4640>
  403bd4:	add	x0, x0, #0xe68
  403bd8:	b	403290 <ferror@plt+0x1550>
  403bdc:	adrp	x0, 454000 <warn@@Base+0x4640>
  403be0:	add	x0, x0, #0xe38
  403be4:	b	403290 <ferror@plt+0x1550>
  403be8:	adrp	x0, 454000 <warn@@Base+0x4640>
  403bec:	add	x0, x0, #0xe20
  403bf0:	b	403290 <ferror@plt+0x1550>
  403bf4:	adrp	x0, 454000 <warn@@Base+0x4640>
  403bf8:	add	x0, x0, #0xdf8
  403bfc:	b	403290 <ferror@plt+0x1550>
  403c00:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c04:	add	x0, x0, #0xdd0
  403c08:	b	403290 <ferror@plt+0x1550>
  403c0c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c10:	add	x0, x0, #0xda8
  403c14:	b	403290 <ferror@plt+0x1550>
  403c18:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c1c:	add	x0, x0, #0xd80
  403c20:	b	403290 <ferror@plt+0x1550>
  403c24:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c28:	add	x0, x0, #0xd50
  403c2c:	b	403290 <ferror@plt+0x1550>
  403c30:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c34:	add	x0, x0, #0xd18
  403c38:	b	403290 <ferror@plt+0x1550>
  403c3c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c40:	add	x0, x0, #0xcf8
  403c44:	b	403290 <ferror@plt+0x1550>
  403c48:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c4c:	add	x0, x0, #0xcd8
  403c50:	b	403290 <ferror@plt+0x1550>
  403c54:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c58:	add	x0, x0, #0xcb8
  403c5c:	b	403290 <ferror@plt+0x1550>
  403c60:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c64:	add	x0, x0, #0xca0
  403c68:	b	403290 <ferror@plt+0x1550>
  403c6c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c70:	add	x0, x0, #0xc80
  403c74:	b	403290 <ferror@plt+0x1550>
  403c78:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c7c:	add	x0, x0, #0xc50
  403c80:	b	403290 <ferror@plt+0x1550>
  403c84:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c88:	add	x0, x0, #0xc28
  403c8c:	b	403290 <ferror@plt+0x1550>
  403c90:	adrp	x0, 454000 <warn@@Base+0x4640>
  403c94:	add	x0, x0, #0xc10
  403c98:	b	403290 <ferror@plt+0x1550>
  403c9c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403ca0:	add	x0, x0, #0xbf0
  403ca4:	b	403290 <ferror@plt+0x1550>
  403ca8:	adrp	x0, 454000 <warn@@Base+0x4640>
  403cac:	add	x0, x0, #0xbd0
  403cb0:	b	403290 <ferror@plt+0x1550>
  403cb4:	adrp	x0, 454000 <warn@@Base+0x4640>
  403cb8:	add	x0, x0, #0xba8
  403cbc:	b	403290 <ferror@plt+0x1550>
  403cc0:	adrp	x0, 454000 <warn@@Base+0x4640>
  403cc4:	add	x0, x0, #0xb98
  403cc8:	b	403290 <ferror@plt+0x1550>
  403ccc:	adrp	x0, 454000 <warn@@Base+0x4640>
  403cd0:	add	x0, x0, #0xb78
  403cd4:	b	403290 <ferror@plt+0x1550>
  403cd8:	adrp	x0, 454000 <warn@@Base+0x4640>
  403cdc:	add	x0, x0, #0xb50
  403ce0:	b	403290 <ferror@plt+0x1550>
  403ce4:	adrp	x0, 454000 <warn@@Base+0x4640>
  403ce8:	add	x0, x0, #0xb38
  403cec:	b	403290 <ferror@plt+0x1550>
  403cf0:	adrp	x0, 454000 <warn@@Base+0x4640>
  403cf4:	add	x0, x0, #0xb28
  403cf8:	b	403290 <ferror@plt+0x1550>
  403cfc:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d00:	add	x0, x0, #0xb18
  403d04:	b	403290 <ferror@plt+0x1550>
  403d08:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d0c:	add	x0, x0, #0xb08
  403d10:	b	403290 <ferror@plt+0x1550>
  403d14:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d18:	add	x0, x0, #0xaf8
  403d1c:	b	403290 <ferror@plt+0x1550>
  403d20:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d24:	add	x0, x0, #0xae8
  403d28:	b	403290 <ferror@plt+0x1550>
  403d2c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d30:	add	x0, x0, #0xad8
  403d34:	b	403290 <ferror@plt+0x1550>
  403d38:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d3c:	add	x0, x0, #0xad0
  403d40:	b	403290 <ferror@plt+0x1550>
  403d44:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d48:	add	x0, x0, #0xac0
  403d4c:	b	403290 <ferror@plt+0x1550>
  403d50:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d54:	add	x0, x0, #0xab0
  403d58:	b	403290 <ferror@plt+0x1550>
  403d5c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d60:	add	x0, x0, #0xa98
  403d64:	b	403290 <ferror@plt+0x1550>
  403d68:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d6c:	add	x0, x0, #0xa80
  403d70:	b	403290 <ferror@plt+0x1550>
  403d74:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d78:	add	x0, x0, #0xa78
  403d7c:	b	403290 <ferror@plt+0x1550>
  403d80:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d84:	add	x0, x0, #0xa70
  403d88:	b	403290 <ferror@plt+0x1550>
  403d8c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d90:	add	x0, x0, #0xa60
  403d94:	b	403290 <ferror@plt+0x1550>
  403d98:	adrp	x0, 454000 <warn@@Base+0x4640>
  403d9c:	add	x0, x0, #0xa50
  403da0:	b	403290 <ferror@plt+0x1550>
  403da4:	adrp	x0, 454000 <warn@@Base+0x4640>
  403da8:	add	x0, x0, #0xa30
  403dac:	b	403290 <ferror@plt+0x1550>
  403db0:	adrp	x0, 454000 <warn@@Base+0x4640>
  403db4:	add	x0, x0, #0xa28
  403db8:	b	403290 <ferror@plt+0x1550>
  403dbc:	adrp	x0, 454000 <warn@@Base+0x4640>
  403dc0:	add	x0, x0, #0xa08
  403dc4:	b	403290 <ferror@plt+0x1550>
  403dc8:	adrp	x0, 454000 <warn@@Base+0x4640>
  403dcc:	add	x0, x0, #0xa00
  403dd0:	b	403290 <ferror@plt+0x1550>
  403dd4:	adrp	x0, 454000 <warn@@Base+0x4640>
  403dd8:	add	x0, x0, #0x9f0
  403ddc:	b	403290 <ferror@plt+0x1550>
  403de0:	adrp	x0, 454000 <warn@@Base+0x4640>
  403de4:	add	x0, x0, #0x9e0
  403de8:	b	403290 <ferror@plt+0x1550>
  403dec:	adrp	x0, 454000 <warn@@Base+0x4640>
  403df0:	add	x0, x0, #0x9d0
  403df4:	b	403290 <ferror@plt+0x1550>
  403df8:	adrp	x0, 454000 <warn@@Base+0x4640>
  403dfc:	add	x0, x0, #0x9c8
  403e00:	b	403290 <ferror@plt+0x1550>
  403e04:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e08:	add	x0, x0, #0x9b8
  403e0c:	b	403290 <ferror@plt+0x1550>
  403e10:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e14:	add	x0, x0, #0x9a0
  403e18:	b	403290 <ferror@plt+0x1550>
  403e1c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e20:	add	x0, x0, #0x990
  403e24:	b	403290 <ferror@plt+0x1550>
  403e28:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e2c:	add	x0, x0, #0x980
  403e30:	b	403290 <ferror@plt+0x1550>
  403e34:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e38:	add	x0, x0, #0x970
  403e3c:	b	403290 <ferror@plt+0x1550>
  403e40:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e44:	add	x0, x0, #0x960
  403e48:	b	403290 <ferror@plt+0x1550>
  403e4c:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e50:	add	x0, x0, #0x958
  403e54:	b	403290 <ferror@plt+0x1550>
  403e58:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e5c:	add	x0, x0, #0x950
  403e60:	b	403290 <ferror@plt+0x1550>
  403e64:	adrp	x0, 454000 <warn@@Base+0x4640>
  403e68:	add	x0, x0, #0x940
  403e6c:	b	403290 <ferror@plt+0x1550>
  403e70:	ldp	x19, x20, [sp, #16]
  403e74:	adrp	x1, 455000 <warn@@Base+0x5640>
  403e78:	ldp	x29, x30, [sp], #32
  403e7c:	add	x1, x1, #0xeb8
  403e80:	mov	w2, #0x5                   	// #5
  403e84:	mov	x0, #0x0                   	// #0
  403e88:	b	401c70 <dcgettext@plt>
  403e8c:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  403e90:	add	x19, x19, #0x4a0
  403e94:	add	x19, x19, #0x130
  403e98:	mov	w2, #0x5                   	// #5
  403e9c:	adrp	x1, 455000 <warn@@Base+0x5640>
  403ea0:	mov	x0, #0x0                   	// #0
  403ea4:	add	x1, x1, #0xec0
  403ea8:	bl	401c70 <dcgettext@plt>
  403eac:	mov	w3, w20
  403eb0:	mov	x2, x0
  403eb4:	mov	x1, #0x40                  	// #64
  403eb8:	mov	x0, x19
  403ebc:	bl	4019e0 <snprintf@plt>
  403ec0:	mov	x0, x19
  403ec4:	b	403290 <ferror@plt+0x1550>
  403ec8:	adrp	x0, 455000 <warn@@Base+0x5640>
  403ecc:	add	x0, x0, #0x878
  403ed0:	b	403290 <ferror@plt+0x1550>
  403ed4:	adrp	x0, 455000 <warn@@Base+0x5640>
  403ed8:	add	x0, x0, #0x158
  403edc:	b	403290 <ferror@plt+0x1550>
  403ee0:	stp	x29, x30, [sp, #-160]!
  403ee4:	mov	x29, sp
  403ee8:	stp	x21, x22, [sp, #32]
  403eec:	mov	x22, x2
  403ef0:	mov	x21, x0
  403ef4:	add	x2, sp, #0x38
  403ef8:	mov	x0, x1
  403efc:	stp	x19, x20, [sp, #16]
  403f00:	mov	x19, x1
  403f04:	stp	xzr, xzr, [sp, #56]
  403f08:	ldr	x1, [x22]
  403f0c:	str	w1, [sp, #56]
  403f10:	ldr	x1, [x21]
  403f14:	stp	xzr, xzr, [sp, #72]
  403f18:	stp	xzr, xzr, [x2, #32]
  403f1c:	stp	xzr, xzr, [x2, #48]
  403f20:	stp	xzr, xzr, [x2, #64]
  403f24:	stp	xzr, xzr, [x2, #80]
  403f28:	str	xzr, [x2, #96]
  403f2c:	str	x1, [sp, #48]
  403f30:	str	w19, [sp, #80]
  403f34:	bl	4539a0 <warn@@Base+0x3fe0>
  403f38:	adrp	x1, 455000 <warn@@Base+0x5640>
  403f3c:	mov	x20, x0
  403f40:	add	x1, x1, #0xed0
  403f44:	add	x0, sp, #0x30
  403f48:	mov	w2, #0x70                  	// #112
  403f4c:	bl	401c00 <inflateInit_@plt>
  403f50:	ldr	w1, [sp, #56]
  403f54:	cbz	w1, 403f94 <ferror@plt+0x2254>
  403f58:	cbnz	w0, 403fc4 <ferror@plt+0x2284>
  403f5c:	ldr	w3, [sp, #80]
  403f60:	add	x0, sp, #0x30
  403f64:	mov	w1, #0x4                   	// #4
  403f68:	sub	x3, x19, x3
  403f6c:	add	x3, x20, x3
  403f70:	str	x3, [sp, #72]
  403f74:	bl	401950 <inflate@plt>
  403f78:	mov	w3, w0
  403f7c:	cmp	w3, #0x1
  403f80:	add	x0, sp, #0x30
  403f84:	b.ne	403fc4 <ferror@plt+0x2284>  // b.any
  403f88:	bl	401c80 <inflateReset@plt>
  403f8c:	ldr	w1, [sp, #56]
  403f90:	cbnz	w1, 403f58 <ferror@plt+0x2218>
  403f94:	add	x0, sp, #0x30
  403f98:	bl	401b60 <inflateEnd@plt>
  403f9c:	ldr	w1, [sp, #80]
  403fa0:	orr	w0, w0, w1
  403fa4:	cbnz	w0, 403fc4 <ferror@plt+0x2284>
  403fa8:	str	x20, [x21]
  403fac:	mov	w0, #0x1                   	// #1
  403fb0:	str	x19, [x22]
  403fb4:	ldp	x19, x20, [sp, #16]
  403fb8:	ldp	x21, x22, [sp, #32]
  403fbc:	ldp	x29, x30, [sp], #160
  403fc0:	ret
  403fc4:	mov	x0, x20
  403fc8:	bl	401bc0 <free@plt>
  403fcc:	str	xzr, [x21]
  403fd0:	mov	w0, #0x0                   	// #0
  403fd4:	ldp	x19, x20, [sp, #16]
  403fd8:	ldp	x21, x22, [sp, #32]
  403fdc:	ldp	x29, x30, [sp], #160
  403fe0:	ret
  403fe4:	nop
  403fe8:	stp	x29, x30, [sp, #-48]!
  403fec:	mov	w2, #0x5                   	// #5
  403ff0:	adrp	x1, 455000 <warn@@Base+0x5640>
  403ff4:	mov	x29, sp
  403ff8:	add	x1, x1, #0xed8
  403ffc:	stp	x19, x20, [sp, #16]
  404000:	mov	x19, x0
  404004:	mov	x0, #0x0                   	// #0
  404008:	str	x21, [sp, #32]
  40400c:	bl	401c70 <dcgettext@plt>
  404010:	mov	x1, x0
  404014:	mov	x0, x19
  404018:	bl	401d20 <fprintf@plt>
  40401c:	mov	w2, #0x5                   	// #5
  404020:	adrp	x1, 455000 <warn@@Base+0x5640>
  404024:	mov	x0, #0x0                   	// #0
  404028:	add	x1, x1, #0xf00
  40402c:	bl	401c70 <dcgettext@plt>
  404030:	mov	x1, x0
  404034:	mov	x0, x19
  404038:	bl	401d20 <fprintf@plt>
  40403c:	mov	w2, #0x5                   	// #5
  404040:	adrp	x1, 455000 <warn@@Base+0x5640>
  404044:	mov	x0, #0x0                   	// #0
  404048:	add	x1, x1, #0xf40
  40404c:	bl	401c70 <dcgettext@plt>
  404050:	mov	x1, x0
  404054:	mov	x0, x19
  404058:	bl	401d20 <fprintf@plt>
  40405c:	mov	w2, #0x5                   	// #5
  404060:	adrp	x1, 456000 <warn@@Base+0x6640>
  404064:	mov	x0, #0x0                   	// #0
  404068:	add	x1, x1, #0x6f8
  40406c:	bl	401c70 <dcgettext@plt>
  404070:	mov	x1, x0
  404074:	mov	x0, x19
  404078:	bl	401d20 <fprintf@plt>
  40407c:	mov	w2, #0x5                   	// #5
  404080:	adrp	x1, 456000 <warn@@Base+0x6640>
  404084:	mov	x0, #0x0                   	// #0
  404088:	add	x1, x1, #0x7a8
  40408c:	bl	401c70 <dcgettext@plt>
  404090:	mov	x1, x0
  404094:	mov	x0, x19
  404098:	bl	401d20 <fprintf@plt>
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  4040a4:	adrp	x1, 456000 <warn@@Base+0x6640>
  4040a8:	mov	x0, #0x0                   	// #0
  4040ac:	add	x1, x1, #0x930
  4040b0:	bl	401c70 <dcgettext@plt>
  4040b4:	mov	x1, x0
  4040b8:	mov	x0, x19
  4040bc:	bl	401d20 <fprintf@plt>
  4040c0:	ldr	x20, [x21, #1160]
  4040c4:	cmp	x20, x19
  4040c8:	b.eq	4040d8 <ferror@plt+0x2398>  // b.none
  4040cc:	cmp	x19, x20
  4040d0:	cset	w0, ne  // ne = any
  4040d4:	bl	401920 <exit@plt>
  4040d8:	mov	w2, #0x5                   	// #5
  4040dc:	adrp	x1, 456000 <warn@@Base+0x6640>
  4040e0:	mov	x0, #0x0                   	// #0
  4040e4:	add	x1, x1, #0xa60
  4040e8:	bl	401c70 <dcgettext@plt>
  4040ec:	mov	x1, x0
  4040f0:	adrp	x2, 456000 <warn@@Base+0x6640>
  4040f4:	mov	x0, x20
  4040f8:	add	x2, x2, #0xa78
  4040fc:	bl	401d20 <fprintf@plt>
  404100:	ldr	x20, [x21, #1160]
  404104:	b	4040cc <ferror@plt+0x238c>
  404108:	cbz	w0, 404354 <ferror@plt+0x2614>
  40410c:	stp	x29, x30, [sp, #-48]!
  404110:	adrp	x1, 456000 <warn@@Base+0x6640>
  404114:	mov	x29, sp
  404118:	stp	x19, x20, [sp, #16]
  40411c:	mov	w20, w0
  404120:	neg	w19, w20
  404124:	stp	x21, x22, [sp, #32]
  404128:	and	w19, w19, w20
  40412c:	adrp	x0, 456000 <warn@@Base+0x6640>
  404130:	add	x22, x1, #0xae8
  404134:	add	x21, x0, #0xb60
  404138:	bic	w20, w20, w19
  40413c:	cmp	w19, #0x200
  404140:	b.eq	4041d0 <ferror@plt+0x2490>  // b.none
  404144:	b.hi	404200 <ferror@plt+0x24c0>  // b.pmore
  404148:	cmp	w19, #0x10
  40414c:	b.eq	404344 <ferror@plt+0x2604>  // b.none
  404150:	b.ls	4041dc <ferror@plt+0x249c>  // b.plast
  404154:	cmp	w19, #0x80
  404158:	b.eq	404334 <ferror@plt+0x25f4>  // b.none
  40415c:	b.ls	40418c <ferror@plt+0x244c>  // b.plast
  404160:	cmp	w19, #0x100
  404164:	b.ne	404318 <ferror@plt+0x25d8>  // b.any
  404168:	adrp	x0, 456000 <warn@@Base+0x6640>
  40416c:	add	x0, x0, #0xae0
  404170:	bl	401cc0 <printf@plt>
  404174:	nop
  404178:	cbnz	w20, 4041b0 <ferror@plt+0x2470>
  40417c:	ldp	x19, x20, [sp, #16]
  404180:	ldp	x21, x22, [sp, #32]
  404184:	ldp	x29, x30, [sp], #48
  404188:	ret
  40418c:	cmp	w19, #0x20
  404190:	b.eq	4042c8 <ferror@plt+0x2588>  // b.none
  404194:	cmp	w19, #0x40
  404198:	b.ne	404318 <ferror@plt+0x25d8>  // b.any
  40419c:	adrp	x0, 456000 <warn@@Base+0x6640>
  4041a0:	add	x0, x0, #0xad0
  4041a4:	bl	401cc0 <printf@plt>
  4041a8:	cbz	w20, 40417c <ferror@plt+0x243c>
  4041ac:	nop
  4041b0:	neg	w19, w20
  4041b4:	adrp	x0, 460000 <warn@@Base+0x10640>
  4041b8:	and	w19, w19, w20
  4041bc:	add	x0, x0, #0x898
  4041c0:	bl	401cc0 <printf@plt>
  4041c4:	bic	w20, w20, w19
  4041c8:	cmp	w19, #0x200
  4041cc:	b.ne	404144 <ferror@plt+0x2404>  // b.any
  4041d0:	mov	x0, x22
  4041d4:	bl	401cc0 <printf@plt>
  4041d8:	b	404178 <ferror@plt+0x2438>
  4041dc:	cmp	w19, #0x4
  4041e0:	b.eq	404308 <ferror@plt+0x25c8>  // b.none
  4041e4:	b.ls	404230 <ferror@plt+0x24f0>  // b.plast
  4041e8:	cmp	w19, #0x8
  4041ec:	b.ne	404318 <ferror@plt+0x25d8>  // b.any
  4041f0:	adrp	x0, 456000 <warn@@Base+0x6640>
  4041f4:	add	x0, x0, #0xab8
  4041f8:	bl	401cc0 <printf@plt>
  4041fc:	b	404178 <ferror@plt+0x2438>
  404200:	cmp	w19, #0x4, lsl #12
  404204:	b.eq	4042f8 <ferror@plt+0x25b8>  // b.none
  404208:	b.hi	404270 <ferror@plt+0x2530>  // b.pmore
  40420c:	cmp	w19, #0x1, lsl #12
  404210:	b.eq	4042e8 <ferror@plt+0x25a8>  // b.none
  404214:	b.ls	404250 <ferror@plt+0x2510>  // b.plast
  404218:	cmp	w19, #0x2, lsl #12
  40421c:	b.ne	404318 <ferror@plt+0x25d8>  // b.any
  404220:	adrp	x0, 456000 <warn@@Base+0x6640>
  404224:	add	x0, x0, #0xb10
  404228:	bl	401cc0 <printf@plt>
  40422c:	b	404178 <ferror@plt+0x2438>
  404230:	cmp	w19, #0x1
  404234:	b.eq	4042b8 <ferror@plt+0x2578>  // b.none
  404238:	cmp	w19, #0x2
  40423c:	b.ne	404318 <ferror@plt+0x25d8>  // b.any
  404240:	adrp	x0, 456000 <warn@@Base+0x6640>
  404244:	add	x0, x0, #0xaa8
  404248:	bl	401cc0 <printf@plt>
  40424c:	b	404178 <ferror@plt+0x2438>
  404250:	cmp	w19, #0x400
  404254:	b.eq	4042a8 <ferror@plt+0x2568>  // b.none
  404258:	cmp	w19, #0x800
  40425c:	b.ne	404318 <ferror@plt+0x25d8>  // b.any
  404260:	adrp	x0, 456000 <warn@@Base+0x6640>
  404264:	add	x0, x0, #0xaf8
  404268:	bl	401cc0 <printf@plt>
  40426c:	b	404178 <ferror@plt+0x2438>
  404270:	cmp	w19, #0x10, lsl #12
  404274:	b.eq	4042d8 <ferror@plt+0x2598>  // b.none
  404278:	cmp	w19, #0x20, lsl #12
  40427c:	b.ne	404290 <ferror@plt+0x2550>  // b.any
  404280:	adrp	x0, 456000 <warn@@Base+0x6640>
  404284:	add	x0, x0, #0xb50
  404288:	bl	401cc0 <printf@plt>
  40428c:	b	404178 <ferror@plt+0x2438>
  404290:	cmp	w19, #0x8, lsl #12
  404294:	b.ne	404318 <ferror@plt+0x25d8>  // b.any
  404298:	adrp	x0, 456000 <warn@@Base+0x6640>
  40429c:	add	x0, x0, #0xb30
  4042a0:	bl	401cc0 <printf@plt>
  4042a4:	b	404178 <ferror@plt+0x2438>
  4042a8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4042ac:	add	x0, x0, #0xaf0
  4042b0:	bl	401cc0 <printf@plt>
  4042b4:	b	404178 <ferror@plt+0x2438>
  4042b8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4042bc:	add	x0, x0, #0xaa0
  4042c0:	bl	401cc0 <printf@plt>
  4042c4:	b	404178 <ferror@plt+0x2438>
  4042c8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4042cc:	add	x0, x0, #0xac8
  4042d0:	bl	401cc0 <printf@plt>
  4042d4:	b	404178 <ferror@plt+0x2438>
  4042d8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4042dc:	add	x0, x0, #0xb40
  4042e0:	bl	401cc0 <printf@plt>
  4042e4:	b	404178 <ferror@plt+0x2438>
  4042e8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4042ec:	add	x0, x0, #0xb00
  4042f0:	bl	401cc0 <printf@plt>
  4042f4:	b	404178 <ferror@plt+0x2438>
  4042f8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4042fc:	add	x0, x0, #0xb20
  404300:	bl	401cc0 <printf@plt>
  404304:	b	404178 <ferror@plt+0x2438>
  404308:	adrp	x0, 456000 <warn@@Base+0x6640>
  40430c:	add	x0, x0, #0xab0
  404310:	bl	401cc0 <printf@plt>
  404314:	b	404178 <ferror@plt+0x2438>
  404318:	mov	w2, #0x5                   	// #5
  40431c:	mov	x1, x21
  404320:	mov	x0, #0x0                   	// #0
  404324:	bl	401c70 <dcgettext@plt>
  404328:	mov	w1, w19
  40432c:	bl	401cc0 <printf@plt>
  404330:	b	404178 <ferror@plt+0x2438>
  404334:	adrp	x0, 456000 <warn@@Base+0x6640>
  404338:	add	x0, x0, #0xad8
  40433c:	bl	401cc0 <printf@plt>
  404340:	b	404178 <ferror@plt+0x2438>
  404344:	adrp	x0, 456000 <warn@@Base+0x6640>
  404348:	add	x0, x0, #0xac0
  40434c:	bl	401cc0 <printf@plt>
  404350:	b	404178 <ferror@plt+0x2438>
  404354:	ret
  404358:	stp	x29, x30, [sp, #-16]!
  40435c:	cmp	w0, #0x4
  404360:	mov	x29, sp
  404364:	b.eq	40441c <ferror@plt+0x26dc>  // b.none
  404368:	b.ls	40439c <ferror@plt+0x265c>  // b.plast
  40436c:	cmp	w0, #0x7
  404370:	b.eq	404438 <ferror@plt+0x26f8>  // b.none
  404374:	b.ls	4043c8 <ferror@plt+0x2688>  // b.plast
  404378:	cmp	w0, #0x8
  40437c:	b.ne	404454 <ferror@plt+0x2714>  // b.any
  404380:	mov	w2, #0x5                   	// #5
  404384:	adrp	x1, 456000 <warn@@Base+0x6640>
  404388:	mov	x0, #0x0                   	// #0
  40438c:	add	x1, x1, #0xc90
  404390:	bl	401c70 <dcgettext@plt>
  404394:	ldp	x29, x30, [sp], #16
  404398:	b	401cc0 <printf@plt>
  40439c:	cmp	w0, #0x2
  4043a0:	b.eq	404468 <ferror@plt+0x2728>  // b.none
  4043a4:	cmp	w0, #0x3
  4043a8:	b.ne	4043f4 <ferror@plt+0x26b4>  // b.any
  4043ac:	mov	w2, #0x5                   	// #5
  4043b0:	adrp	x1, 456000 <warn@@Base+0x6640>
  4043b4:	mov	x0, #0x0                   	// #0
  4043b8:	add	x1, x1, #0xbc8
  4043bc:	bl	401c70 <dcgettext@plt>
  4043c0:	ldp	x29, x30, [sp], #16
  4043c4:	b	401cc0 <printf@plt>
  4043c8:	cmp	w0, #0x5
  4043cc:	b.eq	404484 <ferror@plt+0x2744>  // b.none
  4043d0:	cmp	w0, #0x6
  4043d4:	b.ne	404454 <ferror@plt+0x2714>  // b.any
  4043d8:	mov	w2, #0x5                   	// #5
  4043dc:	adrp	x1, 456000 <warn@@Base+0x6640>
  4043e0:	mov	x0, #0x0                   	// #0
  4043e4:	add	x1, x1, #0xc38
  4043e8:	bl	401c70 <dcgettext@plt>
  4043ec:	ldp	x29, x30, [sp], #16
  4043f0:	b	401cc0 <printf@plt>
  4043f4:	cbz	w0, 4044a0 <ferror@plt+0x2760>
  4043f8:	cmp	w0, #0x1
  4043fc:	b.ne	404454 <ferror@plt+0x2714>  // b.any
  404400:	mov	w2, #0x5                   	// #5
  404404:	adrp	x1, 456000 <warn@@Base+0x6640>
  404408:	mov	x0, #0x0                   	// #0
  40440c:	add	x1, x1, #0xb88
  404410:	bl	401c70 <dcgettext@plt>
  404414:	ldp	x29, x30, [sp], #16
  404418:	b	401cc0 <printf@plt>
  40441c:	mov	w2, #0x5                   	// #5
  404420:	adrp	x1, 456000 <warn@@Base+0x6640>
  404424:	mov	x0, #0x0                   	// #0
  404428:	add	x1, x1, #0xbd8
  40442c:	bl	401c70 <dcgettext@plt>
  404430:	ldp	x29, x30, [sp], #16
  404434:	b	401cc0 <printf@plt>
  404438:	mov	w2, #0x5                   	// #5
  40443c:	adrp	x1, 456000 <warn@@Base+0x6640>
  404440:	mov	x0, #0x0                   	// #0
  404444:	add	x1, x1, #0xc60
  404448:	bl	401c70 <dcgettext@plt>
  40444c:	ldp	x29, x30, [sp], #16
  404450:	b	401cc0 <printf@plt>
  404454:	ldp	x29, x30, [sp], #16
  404458:	mov	w1, w0
  40445c:	adrp	x0, 456000 <warn@@Base+0x6640>
  404460:	add	x0, x0, #0xca8
  404464:	b	401cc0 <printf@plt>
  404468:	mov	w2, #0x5                   	// #5
  40446c:	adrp	x1, 456000 <warn@@Base+0x6640>
  404470:	mov	x0, #0x0                   	// #0
  404474:	add	x1, x1, #0xba8
  404478:	bl	401c70 <dcgettext@plt>
  40447c:	ldp	x29, x30, [sp], #16
  404480:	b	401cc0 <printf@plt>
  404484:	mov	w2, w0
  404488:	adrp	x1, 456000 <warn@@Base+0x6640>
  40448c:	mov	x0, #0x0                   	// #0
  404490:	add	x1, x1, #0xc10
  404494:	bl	401c70 <dcgettext@plt>
  404498:	ldp	x29, x30, [sp], #16
  40449c:	b	401cc0 <printf@plt>
  4044a0:	mov	w2, #0x5                   	// #5
  4044a4:	adrp	x1, 456000 <warn@@Base+0x6640>
  4044a8:	mov	x0, #0x0                   	// #0
  4044ac:	add	x1, x1, #0xb70
  4044b0:	bl	401c70 <dcgettext@plt>
  4044b4:	ldp	x29, x30, [sp], #16
  4044b8:	b	401cc0 <printf@plt>
  4044bc:	nop
  4044c0:	stp	x29, x30, [sp, #-112]!
  4044c4:	mov	x29, sp
  4044c8:	stp	x23, x24, [sp, #48]
  4044cc:	subs	x24, x1, x0
  4044d0:	b.cc	404620 <ferror@plt+0x28e0>  // b.lo, b.ul, b.last
  4044d4:	cbz	x24, 404600 <ferror@plt+0x28c0>
  4044d8:	stp	x21, x22, [sp, #32]
  4044dc:	adrp	x22, 45e000 <warn@@Base+0xe640>
  4044e0:	adrp	x21, 456000 <warn@@Base+0x6640>
  4044e4:	add	x22, x22, #0x360
  4044e8:	add	x21, x21, #0xcf8
  4044ec:	stp	x25, x26, [sp, #64]
  4044f0:	adrp	x26, 456000 <warn@@Base+0x6640>
  4044f4:	add	x26, x26, #0xce8
  4044f8:	mov	x25, #0x0                   	// #0
  4044fc:	stp	x19, x20, [sp, #16]
  404500:	mov	x20, x0
  404504:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  404508:	stp	x27, x28, [sp, #80]
  40450c:	str	x0, [sp, #104]
  404510:	cmp	x24, #0x10
  404514:	mov	x23, #0x10                  	// #16
  404518:	csel	x23, x24, x23, ls  // ls = plast
  40451c:	mov	x1, x25
  404520:	mov	w19, w23
  404524:	mov	x0, x26
  404528:	mov	x28, #0x0                   	// #0
  40452c:	bl	401cc0 <printf@plt>
  404530:	b	404558 <ferror@plt+0x2818>
  404534:	ldrb	w1, [x20, x28]
  404538:	mov	x0, x21
  40453c:	bl	401cc0 <printf@plt>
  404540:	and	w3, w27, #0x3
  404544:	cmp	w3, #0x3
  404548:	b.eq	404578 <ferror@plt+0x2838>  // b.none
  40454c:	add	x28, x28, #0x1
  404550:	cmp	x28, #0x10
  404554:	b.eq	40458c <ferror@plt+0x284c>  // b.none
  404558:	cmp	w19, w28
  40455c:	mov	w27, w28
  404560:	b.gt	404534 <ferror@plt+0x27f4>
  404564:	mov	x0, x22
  404568:	bl	401cc0 <printf@plt>
  40456c:	and	w3, w27, #0x3
  404570:	cmp	w3, #0x3
  404574:	b.ne	40454c <ferror@plt+0x280c>  // b.any
  404578:	add	x28, x28, #0x1
  40457c:	mov	w0, #0x20                  	// #32
  404580:	bl	401cf0 <putchar@plt>
  404584:	cmp	x28, #0x10
  404588:	b.ne	404558 <ferror@plt+0x2818>  // b.any
  40458c:	mov	x28, #0x0                   	// #0
  404590:	ldrb	w0, [x20, x28]
  404594:	sub	w2, w0, #0x20
  404598:	cmp	w2, #0x5e
  40459c:	b.ls	4045a4 <ferror@plt+0x2864>  // b.plast
  4045a0:	mov	w0, #0x2e                  	// #46
  4045a4:	add	x28, x28, #0x1
  4045a8:	bl	401cf0 <putchar@plt>
  4045ac:	cmp	w19, w28
  4045b0:	b.gt	404590 <ferror@plt+0x2850>
  4045b4:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4045b8:	add	x0, x0, #0x488
  4045bc:	add	x20, x20, x23
  4045c0:	add	x25, x25, x23
  4045c4:	ldr	x1, [x0]
  4045c8:	mov	w0, #0xa                   	// #10
  4045cc:	bl	401990 <putc@plt>
  4045d0:	subs	x24, x24, x23
  4045d4:	b.ne	404510 <ferror@plt+0x27d0>  // b.any
  4045d8:	ldr	x0, [sp, #104]
  4045dc:	ldp	x19, x20, [sp, #16]
  4045e0:	ldr	x1, [x0, #1160]
  4045e4:	mov	w0, #0xa                   	// #10
  4045e8:	ldp	x21, x22, [sp, #32]
  4045ec:	ldp	x23, x24, [sp, #48]
  4045f0:	ldp	x25, x26, [sp, #64]
  4045f4:	ldp	x27, x28, [sp, #80]
  4045f8:	ldp	x29, x30, [sp], #112
  4045fc:	b	401990 <putc@plt>
  404600:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  404604:	str	x0, [sp, #104]
  404608:	ldp	x23, x24, [sp, #48]
  40460c:	ldr	x0, [sp, #104]
  404610:	ldr	x1, [x0, #1160]
  404614:	mov	w0, #0xa                   	// #10
  404618:	ldp	x29, x30, [sp], #112
  40461c:	b	401990 <putc@plt>
  404620:	adrp	x3, 475000 <warn@@Base+0x25640>
  404624:	adrp	x1, 456000 <warn@@Base+0x6640>
  404628:	adrp	x0, 456000 <warn@@Base+0x6640>
  40462c:	add	x3, x3, #0xa70
  404630:	add	x1, x1, #0xcb8
  404634:	add	x0, x0, #0xcd8
  404638:	mov	w2, #0x3d70                	// #15728
  40463c:	stp	x19, x20, [sp, #16]
  404640:	stp	x21, x22, [sp, #32]
  404644:	stp	x25, x26, [sp, #64]
  404648:	stp	x27, x28, [sp, #80]
  40464c:	bl	401cd0 <__assert_fail@plt>
  404650:	stp	x29, x30, [sp, #-32]!
  404654:	mov	w2, #0x5                   	// #5
  404658:	mov	x29, sp
  40465c:	stp	x19, x20, [sp, #16]
  404660:	mov	x19, x0
  404664:	mov	x20, x1
  404668:	mov	x0, #0x0                   	// #0
  40466c:	adrp	x1, 456000 <warn@@Base+0x6640>
  404670:	add	x1, x1, #0xd00
  404674:	bl	401c70 <dcgettext@plt>
  404678:	mov	x1, x19
  40467c:	bl	401cc0 <printf@plt>
  404680:	sub	x1, x20, x19
  404684:	mov	x0, x19
  404688:	bl	401940 <strnlen@plt>
  40468c:	add	x0, x19, x0
  404690:	mov	x1, x20
  404694:	bl	4044c0 <ferror@plt+0x2780>
  404698:	mov	x0, x20
  40469c:	ldp	x19, x20, [sp, #16]
  4046a0:	ldp	x29, x30, [sp], #32
  4046a4:	ret
  4046a8:	stp	x29, x30, [sp, #-48]!
  4046ac:	mov	x29, sp
  4046b0:	stp	x19, x20, [sp, #16]
  4046b4:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  4046b8:	add	x19, x19, #0x4a0
  4046bc:	strb	wzr, [x19, #368]
  4046c0:	cbz	w0, 4047b4 <ferror@plt+0x2a74>
  4046c4:	str	x21, [sp, #32]
  4046c8:	mov	w20, w0
  4046cc:	and	w0, w0, #0x2
  4046d0:	tbnz	w20, #0, 404784 <ferror@plt+0x2a44>
  4046d4:	cbz	w0, 404700 <ferror@plt+0x29c0>
  4046d8:	add	x21, x19, #0x170
  4046dc:	mov	x0, x21
  4046e0:	bl	401900 <strlen@plt>
  4046e4:	adrp	x1, 456000 <warn@@Base+0x6640>
  4046e8:	add	x1, x1, #0xd30
  4046ec:	add	x2, x21, x0
  4046f0:	ldr	w3, [x1]
  4046f4:	str	w3, [x21, x0]
  4046f8:	ldrb	w0, [x1, #4]
  4046fc:	strb	w0, [x2, #4]
  404700:	tbz	w20, #2, 404734 <ferror@plt+0x29f4>
  404704:	add	x21, x19, #0x170
  404708:	mov	x0, x21
  40470c:	bl	401900 <strlen@plt>
  404710:	tst	x20, #0x3
  404714:	add	x1, x21, x0
  404718:	b.ne	4047d0 <ferror@plt+0x2a90>  // b.any
  40471c:	adrp	x0, 460000 <warn@@Base+0x10640>
  404720:	add	x0, x0, #0x18
  404724:	ldr	w2, [x0]
  404728:	ldrb	w0, [x0, #4]
  40472c:	str	w2, [x1]
  404730:	strb	w0, [x1, #4]
  404734:	tst	w20, #0xfffffff8
  404738:	add	x21, x19, #0x170
  40473c:	b.eq	404770 <ferror@plt+0x2a30>  // b.none
  404740:	tst	x20, #0x7
  404744:	b.ne	4047e8 <ferror@plt+0x2aa8>  // b.any
  404748:	mov	w2, #0x5                   	// #5
  40474c:	add	x19, x19, #0x170
  404750:	adrp	x1, 456000 <warn@@Base+0x6640>
  404754:	mov	x0, #0x0                   	// #0
  404758:	add	x1, x1, #0xd38
  40475c:	bl	401c70 <dcgettext@plt>
  404760:	mov	x21, x19
  404764:	mov	x1, x0
  404768:	mov	x0, x19
  40476c:	bl	401a80 <strcat@plt>
  404770:	mov	x0, x21
  404774:	ldp	x19, x20, [sp, #16]
  404778:	ldr	x21, [sp, #32]
  40477c:	ldp	x29, x30, [sp], #48
  404780:	ret
  404784:	adrp	x1, 456000 <warn@@Base+0x6640>
  404788:	add	x1, x1, #0xd28
  40478c:	add	x2, x19, #0x170
  404790:	ldr	w3, [x1]
  404794:	ldrb	w1, [x1, #4]
  404798:	strb	w1, [x2, #4]
  40479c:	str	w3, [x19, #368]
  4047a0:	cbz	w0, 404700 <ferror@plt+0x29c0>
  4047a4:	mov	w0, #0x7c20                	// #31776
  4047a8:	movk	w0, #0x20, lsl #16
  4047ac:	str	w0, [x19, #372]
  4047b0:	b	4046d8 <ferror@plt+0x2998>
  4047b4:	ldp	x19, x20, [sp, #16]
  4047b8:	adrp	x1, 456000 <warn@@Base+0x6640>
  4047bc:	ldp	x29, x30, [sp], #48
  4047c0:	add	x1, x1, #0xd20
  4047c4:	mov	w2, #0x5                   	// #5
  4047c8:	mov	x0, #0x0                   	// #0
  4047cc:	b	401c70 <dcgettext@plt>
  4047d0:	add	x1, x0, #0x3
  4047d4:	mov	w2, #0x7c20                	// #31776
  4047d8:	movk	w2, #0x20, lsl #16
  4047dc:	add	x1, x21, x1
  4047e0:	str	w2, [x21, x0]
  4047e4:	b	40471c <ferror@plt+0x29dc>
  4047e8:	mov	x0, x21
  4047ec:	bl	401900 <strlen@plt>
  4047f0:	mov	w1, #0x7c20                	// #31776
  4047f4:	movk	w1, #0x20, lsl #16
  4047f8:	str	w1, [x21, x0]
  4047fc:	b	404748 <ferror@plt+0x2a08>
  404800:	stp	x29, x30, [sp, #-96]!
  404804:	cmp	w0, #0x0
  404808:	mov	x29, sp
  40480c:	stp	x19, x20, [sp, #16]
  404810:	mov	x20, x1
  404814:	stp	x23, x24, [sp, #48]
  404818:	mov	w23, w0
  40481c:	stp	x25, x26, [sp, #64]
  404820:	b.lt	404928 <ferror@plt+0x2be8>  // b.tstop
  404824:	mov	w0, #0x0                   	// #0
  404828:	b.eq	4048b0 <ferror@plt+0x2b70>  // b.none
  40482c:	mov	w25, #0x0                   	// #0
  404830:	stp	x21, x22, [sp, #32]
  404834:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  404838:	mov	w21, #0x7fffffff            	// #2147483647
  40483c:	adrp	x22, 493000 <warn@@Base+0x43640>
  404840:	ldr	w0, [x0, #864]
  404844:	adrp	x24, 456000 <warn@@Base+0x6640>
  404848:	add	x22, x22, #0x7c0
  40484c:	add	x24, x24, #0xd50
  404850:	cmp	w0, #0x0
  404854:	mov	w26, #0x0                   	// #0
  404858:	csel	w21, w23, w21, eq  // eq = none
  40485c:	str	xzr, [sp, #88]
  404860:	mov	x19, x20
  404864:	adrp	x0, 456000 <warn@@Base+0x6640>
  404868:	add	x0, x0, #0xd48
  40486c:	ldrb	w2, [x19], #1
  404870:	add	w1, w2, #0x40
  404874:	cbz	w2, 40489c <ferror@plt+0x2b5c>
  404878:	ldrh	w3, [x22, w2, sxtw #1]
  40487c:	tbz	w3, #1, 4048c4 <ferror@plt+0x2b84>
  404880:	cmp	w21, #0x1
  404884:	b.eq	40489c <ferror@plt+0x2b5c>  // b.none
  404888:	sub	w21, w21, #0x2
  40488c:	add	w26, w26, #0x2
  404890:	mov	x20, x19
  404894:	bl	401cc0 <printf@plt>
  404898:	cbnz	w21, 404860 <ferror@plt+0x2b20>
  40489c:	cmp	w25, #0x0
  4048a0:	ccmp	w26, w23, #0x0, ne  // ne = any
  4048a4:	b.lt	404938 <ferror@plt+0x2bf8>  // b.tstop
  4048a8:	ldp	x21, x22, [sp, #32]
  4048ac:	mov	w0, w26
  4048b0:	ldp	x19, x20, [sp, #16]
  4048b4:	ldp	x23, x24, [sp, #48]
  4048b8:	ldp	x25, x26, [sp, #64]
  4048bc:	ldp	x29, x30, [sp], #96
  4048c0:	ret
  4048c4:	mov	x1, x20
  4048c8:	mov	x0, x24
  4048cc:	sub	w21, w21, #0x1
  4048d0:	add	w26, w26, #0x1
  4048d4:	adrp	x4, 4ac000 <warn@@Base+0x5c640>
  4048d8:	tbz	w3, #4, 4048f4 <ferror@plt+0x2bb4>
  4048dc:	ldr	x1, [x4, #1160]
  4048e0:	mov	x20, x19
  4048e4:	mov	w0, w2
  4048e8:	bl	401990 <putc@plt>
  4048ec:	cbnz	w21, 404860 <ferror@plt+0x2b20>
  4048f0:	b	40489c <ferror@plt+0x2b5c>
  4048f4:	bl	401cc0 <printf@plt>
  4048f8:	bl	401bd0 <__ctype_get_mb_cur_max@plt>
  4048fc:	mov	x2, x0
  404900:	mov	x1, x20
  404904:	add	x3, sp, #0x58
  404908:	add	x0, sp, #0x54
  40490c:	bl	4018c0 <mbrtowc@plt>
  404910:	sub	x1, x0, #0x1
  404914:	add	x20, x20, x0
  404918:	cmn	x1, #0x3
  40491c:	csel	x20, x20, x19, cc  // cc = lo, ul, last
  404920:	cbnz	w21, 404860 <ferror@plt+0x2b20>
  404924:	b	40489c <ferror@plt+0x2b5c>
  404928:	neg	w23, w0
  40492c:	mov	w25, #0x1                   	// #1
  404930:	stp	x21, x22, [sp, #32]
  404934:	b	404834 <ferror@plt+0x2af4>
  404938:	sub	w1, w23, w26
  40493c:	adrp	x2, 460000 <warn@@Base+0x10640>
  404940:	mov	w26, w23
  404944:	add	x2, x2, #0x718
  404948:	adrp	x0, 456000 <warn@@Base+0x6640>
  40494c:	add	x0, x0, #0xd58
  404950:	bl	401cc0 <printf@plt>
  404954:	b	4048a8 <ferror@plt+0x2b68>
  404958:	stp	x29, x30, [sp, #-48]!
  40495c:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  404960:	mov	x29, sp
  404964:	str	x19, [sp, #16]
  404968:	mov	x19, x1
  40496c:	mov	x3, x19
  404970:	add	x1, x0, #0x9f8
  404974:	add	x0, sp, #0x28
  404978:	bl	4019c0 <asprintf@plt>
  40497c:	ldr	x1, [sp, #40]
  404980:	cmp	w0, #0x0
  404984:	csel	x0, x1, x19, ge  // ge = tcont
  404988:	ldr	x19, [sp, #16]
  40498c:	ldp	x29, x30, [sp], #48
  404990:	ret
  404994:	nop
  404998:	and	w2, w0, #0xffff
  40499c:	cmp	w2, #0x5e
  4049a0:	b.hi	4049e4 <ferror@plt+0x2ca4>  // b.pmore
  4049a4:	cmp	w2, #0x1
  4049a8:	mov	w0, #0x0                   	// #0
  4049ac:	b.ls	4049e0 <ferror@plt+0x2ca0>  // b.plast
  4049b0:	sub	w2, w2, #0x2
  4049b4:	cmp	w2, #0x5c
  4049b8:	b.hi	4049dc <ferror@plt+0x2c9c>  // b.pmore
  4049bc:	adrp	x0, 474000 <warn@@Base+0x24640>
  4049c0:	add	x0, x0, #0xb70
  4049c4:	ldrb	w0, [x0, w2, uxtw]
  4049c8:	adr	x2, 4049d4 <ferror@plt+0x2c94>
  4049cc:	add	x0, x2, w0, sxtb #2
  4049d0:	br	x0
  4049d4:	cmp	w2, #0xb3
  4049d8:	b.hi	404a94 <ferror@plt+0x2d54>  // b.pmore
  4049dc:	mov	w0, #0x0                   	// #0
  4049e0:	ret
  4049e4:	cmp	w2, #0xdd
  4049e8:	b.eq	404abc <ferror@plt+0x2d7c>  // b.none
  4049ec:	b.ls	404a24 <ferror@plt+0x2ce4>  // b.plast
  4049f0:	mov	w0, #0x1223                	// #4643
  4049f4:	cmp	w2, w0
  4049f8:	b.eq	404abc <ferror@plt+0x2d7c>  // b.none
  4049fc:	b.ls	404a64 <ferror@plt+0x2d24>  // b.plast
  404a00:	mov	w0, #0xa390                	// #41872
  404a04:	cmp	w2, w0
  404a08:	b.eq	404b04 <ferror@plt+0x2dc4>  // b.none
  404a0c:	mov	w0, #0xabc7                	// #43975
  404a10:	cmp	w2, w0
  404a14:	b.ne	404a4c <ferror@plt+0x2d0c>  // b.any
  404a18:	cmp	w1, #0xe
  404a1c:	cset	w0, eq  // eq = none
  404a20:	ret
  404a24:	cmp	w2, #0xbc
  404a28:	b.eq	404ac8 <ferror@plt+0x2d88>  // b.none
  404a2c:	b.ls	404aa0 <ferror@plt+0x2d60>  // b.plast
  404a30:	cmp	w2, #0xbf
  404a34:	b.eq	404abc <ferror@plt+0x2d7c>  // b.none
  404a38:	cmp	w2, #0xc3
  404a3c:	b.ne	404a8c <ferror@plt+0x2d4c>  // b.any
  404a40:	cmp	w1, #0x31
  404a44:	cset	w0, eq  // eq = none
  404a48:	ret
  404a4c:	mov	w0, #0x9026                	// #36902
  404a50:	cmp	w2, w0
  404a54:	b.ne	4049dc <ferror@plt+0x2c9c>  // b.any
  404a58:	cmp	w1, #0xa
  404a5c:	cset	w0, eq  // eq = none
  404a60:	ret
  404a64:	cmp	w1, #0x39
  404a68:	cset	w0, eq  // eq = none
  404a6c:	cmp	w2, #0xf3
  404a70:	b.eq	4049e0 <ferror@plt+0x2ca0>  // b.none
  404a74:	mov	w0, #0x1057                	// #4183
  404a78:	cmp	w2, w0
  404a7c:	b.ne	4049dc <ferror@plt+0x2c9c>  // b.any
  404a80:	cmp	w1, #0x24
  404a84:	cset	w0, eq  // eq = none
  404a88:	ret
  404a8c:	cmp	w2, #0xbd
  404a90:	b.ne	4049dc <ferror@plt+0x2c9c>  // b.any
  404a94:	cmp	w1, #0x2
  404a98:	cset	w0, eq  // eq = none
  404a9c:	ret
  404aa0:	cmp	w2, #0xb5
  404aa4:	b.ls	4049d4 <ferror@plt+0x2c94>  // b.plast
  404aa8:	cmp	w1, #0x105
  404aac:	cset	w0, eq  // eq = none
  404ab0:	cmp	w2, #0xb7
  404ab4:	csel	w0, w0, wzr, eq  // eq = none
  404ab8:	ret
  404abc:	cmp	w1, #0x6
  404ac0:	cset	w0, eq  // eq = none
  404ac4:	ret
  404ac8:	cmp	w1, #0x4
  404acc:	cset	w0, eq  // eq = none
  404ad0:	ret
  404ad4:	cmp	w1, #0x1a
  404ad8:	cset	w0, eq  // eq = none
  404adc:	ret
  404ae0:	cmp	w1, #0x9
  404ae4:	cset	w0, eq  // eq = none
  404ae8:	ret
  404aec:	cmp	w1, #0x3
  404af0:	cset	w0, eq  // eq = none
  404af4:	ret
  404af8:	cmp	w1, #0xd
  404afc:	cset	w0, eq  // eq = none
  404b00:	ret
  404b04:	cmp	w1, #0x5
  404b08:	cset	w0, eq  // eq = none
  404b0c:	ret
  404b10:	and	w2, w0, #0xffff
  404b14:	cmp	w2, #0x3e
  404b18:	b.eq	404be4 <ferror@plt+0x2ea4>  // b.none
  404b1c:	b.hi	404b64 <ferror@plt+0x2e24>  // b.pmore
  404b20:	cmp	w2, #0x15
  404b24:	b.eq	404bf0 <ferror@plt+0x2eb0>  // b.none
  404b28:	b.ls	404b50 <ferror@plt+0x2e10>  // b.plast
  404b2c:	cmp	w2, #0x32
  404b30:	b.eq	404bfc <ferror@plt+0x2ebc>  // b.none
  404b34:	mov	w0, #0x0                   	// #0
  404b38:	b.hi	404b4c <ferror@plt+0x2e0c>  // b.pmore
  404b3c:	cmp	w2, #0x16
  404b40:	b.ne	404bb4 <ferror@plt+0x2e74>  // b.any
  404b44:	cmp	w1, #0x17
  404b48:	cset	w0, eq  // eq = none
  404b4c:	ret
  404b50:	cmp	w2, #0xf
  404b54:	b.ne	404bc8 <ferror@plt+0x2e88>  // b.any
  404b58:	cmp	w1, #0x48
  404b5c:	cset	w0, eq  // eq = none
  404b60:	ret
  404b64:	cmp	w2, #0xbf
  404b68:	b.eq	404c0c <ferror@plt+0x2ecc>  // b.none
  404b6c:	b.ls	404b98 <ferror@plt+0x2e58>  // b.plast
  404b70:	cmp	w1, #0xb
  404b74:	mov	w3, #0x9026                	// #36902
  404b78:	cset	w0, eq  // eq = none
  404b7c:	cmp	w2, w3
  404b80:	b.eq	404b4c <ferror@plt+0x2e0c>  // b.none
  404b84:	mov	w0, #0xa390                	// #41872
  404b88:	cmp	w2, w0
  404b8c:	b.eq	404b44 <ferror@plt+0x2e04>  // b.none
  404b90:	mov	w0, #0x0                   	// #0
  404b94:	ret
  404b98:	cmp	w2, #0xb5
  404b9c:	b.ls	404bdc <ferror@plt+0x2e9c>  // b.plast
  404ba0:	cmp	w1, #0x104
  404ba4:	cset	w0, eq  // eq = none
  404ba8:	cmp	w2, #0xb7
  404bac:	csel	w0, w0, wzr, eq  // eq = none
  404bb0:	ret
  404bb4:	cmp	w2, #0x2b
  404bb8:	b.ne	404b4c <ferror@plt+0x2e0c>  // b.any
  404bbc:	cmp	w1, #0x2e
  404bc0:	cset	w0, eq  // eq = none
  404bc4:	ret
  404bc8:	and	w2, w2, #0xffffffef
  404bcc:	cmp	w2, #0x2
  404bd0:	b.eq	404bbc <ferror@plt+0x2e7c>  // b.none
  404bd4:	mov	w0, #0x0                   	// #0
  404bd8:	b	404b94 <ferror@plt+0x2e54>
  404bdc:	cmp	w2, #0xb3
  404be0:	b.ls	404b90 <ferror@plt+0x2e50>  // b.plast
  404be4:	cmp	w1, #0x18
  404be8:	cset	w0, eq  // eq = none
  404bec:	ret
  404bf0:	cmp	w1, #0x2c
  404bf4:	cset	w0, eq  // eq = none
  404bf8:	ret
  404bfc:	sub	w1, w1, #0x4e
  404c00:	cmp	w1, #0x1
  404c04:	cset	w0, ls  // ls = plast
  404c08:	ret
  404c0c:	cmp	w1, #0x5
  404c10:	cset	w0, eq  // eq = none
  404c14:	ret
  404c18:	stp	x29, x30, [sp, #-16]!
  404c1c:	mov	x29, sp
  404c20:	cbz	x2, 404d20 <ferror@plt+0x2fe0>
  404c24:	ldr	x0, [x0]
  404c28:	cbz	x0, 404d38 <ferror@plt+0x2ff8>
  404c2c:	ldr	x3, [x1]
  404c30:	ldr	w1, [x2]
  404c34:	add	x0, x0, x1
  404c38:	cmp	x1, x3
  404c3c:	b.cs	404d08 <ferror@plt+0x2fc8>  // b.hs, b.nlast
  404c40:	adrp	x11, 4ac000 <warn@@Base+0x5c640>
  404c44:	adrp	x8, 475000 <warn@@Base+0x25640>
  404c48:	add	x11, x11, #0x4a0
  404c4c:	add	x8, x8, #0xa70
  404c50:	adrp	x7, 493000 <warn@@Base+0x43640>
  404c54:	add	x2, x11, #0x1f0
  404c58:	add	x8, x8, #0x20
  404c5c:	add	x7, x7, #0x7c0
  404c60:	mov	w3, #0x80                  	// #128
  404c64:	mov	w13, #0x3c                  	// #60
  404c68:	mov	w12, #0x3e                  	// #62
  404c6c:	mov	w10, #0x5e                  	// #94
  404c70:	ldrb	w1, [x0], #1
  404c74:	mov	x5, x2
  404c78:	add	w6, w1, #0x40
  404c7c:	cbz	w1, 404ca4 <ferror@plt+0x2f64>
  404c80:	ldrh	w4, [x7, w1, sxtw #1]
  404c84:	tbz	w4, #1, 404cb4 <ferror@plt+0x2f74>
  404c88:	cmp	w3, #0x1
  404c8c:	b.eq	404ca4 <ferror@plt+0x2f64>  // b.none
  404c90:	strb	w10, [x5], #2
  404c94:	sub	w3, w3, #0x2
  404c98:	strb	w6, [x2, #1]
  404c9c:	mov	x2, x5
  404ca0:	cbnz	w3, 404c70 <ferror@plt+0x2f30>
  404ca4:	strb	wzr, [x2]
  404ca8:	add	x0, x11, #0x1f0
  404cac:	ldp	x29, x30, [sp], #16
  404cb0:	ret
  404cb4:	lsr	w9, w1, #4
  404cb8:	and	w6, w1, #0xf
  404cbc:	mov	x5, x2
  404cc0:	tbz	w4, #4, 404cd8 <ferror@plt+0x2f98>
  404cc4:	strb	w1, [x5], #1
  404cc8:	sub	w3, w3, #0x1
  404ccc:	mov	x2, x5
  404cd0:	cbnz	w3, 404c70 <ferror@plt+0x2f30>
  404cd4:	b	404ca4 <ferror@plt+0x2f64>
  404cd8:	cmp	w3, #0x3
  404cdc:	sub	w3, w3, #0x4
  404ce0:	b.ls	404ca4 <ferror@plt+0x2f64>  // b.plast
  404ce4:	ldrb	w4, [x8, w9, sxtw]
  404ce8:	add	x2, x2, #0x4
  404cec:	ldrb	w1, [x8, w6, sxtw]
  404cf0:	sturb	w13, [x2, #-4]
  404cf4:	sturb	w4, [x2, #-3]
  404cf8:	sturb	w1, [x2, #-2]
  404cfc:	sturb	w12, [x2, #-1]
  404d00:	cbnz	w3, 404c70 <ferror@plt+0x2f30>
  404d04:	b	404ca4 <ferror@plt+0x2f64>
  404d08:	adrp	x1, 456000 <warn@@Base+0x6640>
  404d0c:	mov	w2, #0x5                   	// #5
  404d10:	add	x1, x1, #0xd78
  404d14:	mov	x0, #0x0                   	// #0
  404d18:	bl	401c70 <dcgettext@plt>
  404d1c:	b	404c40 <ferror@plt+0x2f00>
  404d20:	adrp	x1, 456000 <warn@@Base+0x6640>
  404d24:	mov	w2, #0x5                   	// #5
  404d28:	add	x1, x1, #0xd60
  404d2c:	mov	x0, #0x0                   	// #0
  404d30:	bl	401c70 <dcgettext@plt>
  404d34:	b	404c40 <ferror@plt+0x2f00>
  404d38:	adrp	x1, 456000 <warn@@Base+0x6640>
  404d3c:	mov	w2, #0x5                   	// #5
  404d40:	add	x1, x1, #0xd68
  404d44:	bl	401c70 <dcgettext@plt>
  404d48:	b	404c40 <ferror@plt+0x2f00>
  404d4c:	nop
  404d50:	stp	x29, x30, [sp, #-32]!
  404d54:	and	w0, w0, #0xffff
  404d58:	cmp	w0, #0x28
  404d5c:	mov	x29, sp
  404d60:	stp	x19, x20, [sp, #16]
  404d64:	and	w5, w5, #0xffff
  404d68:	mov	x19, x7
  404d6c:	b.eq	404ea0 <ferror@plt+0x3160>  // b.none
  404d70:	add	x2, x1, x2, lsl #5
  404d74:	cmp	x1, x2
  404d78:	b.cs	404e88 <ferror@plt+0x3148>  // b.hs, b.nlast
  404d7c:	mov	x9, #0x0                   	// #0
  404d80:	mov	x20, #0x100000              	// #1048576
  404d84:	cbz	w5, 404e14 <ferror@plt+0x30d4>
  404d88:	sub	x0, x2, x1
  404d8c:	lsr	x7, x0, #63
  404d90:	add	x0, x7, x0, asr #5
  404d94:	asr	x0, x0, #1
  404d98:	lsl	x0, x0, #5
  404d9c:	add	x7, x1, x0
  404da0:	ldr	x0, [x1, x0]
  404da4:	ldr	x8, [x7, #16]
  404da8:	cbz	x8, 404db8 <ferror@plt+0x3078>
  404dac:	ldr	w10, [x7, #28]
  404db0:	cmp	w5, w10
  404db4:	b.eq	404e64 <ferror@plt+0x3124>  // b.none
  404db8:	cmp	x6, x0
  404dbc:	b.cc	404e50 <ferror@plt+0x3110>  // b.lo, b.ul, b.last
  404dc0:	add	x1, x7, #0x20
  404dc4:	cmp	x1, x2
  404dc8:	b.cc	404d88 <ferror@plt+0x3048>  // b.lo, b.ul, b.last
  404dcc:	cbz	x9, 404e88 <ferror@plt+0x3148>
  404dd0:	ldr	x8, [x9, #16]
  404dd4:	add	x3, x3, x8
  404dd8:	cmp	x4, x8
  404ddc:	b.ls	404f94 <ferror@plt+0x3254>  // b.plast
  404de0:	ldr	x0, [sp, #32]
  404de4:	str	x3, [x19]
  404de8:	str	x20, [x0]
  404dec:	ldp	x19, x20, [sp, #16]
  404df0:	ldp	x29, x30, [sp], #32
  404df4:	ret
  404df8:	cbz	x0, 404fb0 <ferror@plt+0x3270>
  404dfc:	mov	x20, x0
  404e00:	mov	x9, x5
  404e04:	nop
  404e08:	add	x1, x5, #0x20
  404e0c:	cmp	x2, x1
  404e10:	b.ls	404dcc <ferror@plt+0x308c>  // b.plast
  404e14:	sub	x0, x2, x1
  404e18:	lsr	x5, x0, #63
  404e1c:	add	x0, x5, x0, asr #5
  404e20:	asr	x0, x0, #1
  404e24:	lsl	x0, x0, #5
  404e28:	add	x5, x1, x0
  404e2c:	ldr	x0, [x1, x0]
  404e30:	ldr	x8, [x5, #16]
  404e34:	cmp	x6, x0
  404e38:	cbz	x8, 404e58 <ferror@plt+0x3118>
  404e3c:	sub	x0, x6, x0
  404e40:	b.cc	404e5c <ferror@plt+0x311c>  // b.lo, b.ul, b.last
  404e44:	cmp	x0, x20
  404e48:	b.cs	404e08 <ferror@plt+0x30c8>  // b.hs, b.nlast
  404e4c:	b	404df8 <ferror@plt+0x30b8>
  404e50:	mov	x2, x7
  404e54:	b	404dc4 <ferror@plt+0x3084>
  404e58:	b.cs	404e08 <ferror@plt+0x30c8>  // b.hs, b.nlast
  404e5c:	mov	x2, x5
  404e60:	b	404e0c <ferror@plt+0x30cc>
  404e64:	cmp	x6, x0
  404e68:	b.cc	404e50 <ferror@plt+0x3110>  // b.lo, b.ul, b.last
  404e6c:	sub	x0, x6, x0
  404e70:	cmp	x20, x0
  404e74:	b.ls	404dc0 <ferror@plt+0x3080>  // b.plast
  404e78:	cbz	x0, 404fb0 <ferror@plt+0x3270>
  404e7c:	mov	x20, x0
  404e80:	mov	x9, x7
  404e84:	b	404dc0 <ferror@plt+0x3080>
  404e88:	ldr	x0, [sp, #32]
  404e8c:	str	xzr, [x19]
  404e90:	ldp	x19, x20, [sp, #16]
  404e94:	str	x6, [x0]
  404e98:	ldp	x29, x30, [sp], #32
  404e9c:	ret
  404ea0:	add	x0, x1, x2, lsl #5
  404ea4:	and	x6, x6, #0xfffffffffffffffe
  404ea8:	cmp	x1, x0
  404eac:	b.cs	404e88 <ferror@plt+0x3148>  // b.hs, b.nlast
  404eb0:	mov	x9, #0x0                   	// #0
  404eb4:	mov	x20, #0x100000              	// #1048576
  404eb8:	cbnz	w5, 404f44 <ferror@plt+0x3204>
  404ebc:	nop
  404ec0:	sub	x2, x0, x1
  404ec4:	lsr	x5, x2, #63
  404ec8:	add	x2, x5, x2, asr #5
  404ecc:	asr	x2, x2, #1
  404ed0:	lsl	x2, x2, #5
  404ed4:	add	x5, x1, x2
  404ed8:	ldr	x2, [x1, x2]
  404edc:	ldr	x8, [x5, #16]
  404ee0:	and	x2, x2, #0xfffffffffffffffe
  404ee4:	cmp	x6, x2
  404ee8:	cbz	x8, 404f88 <ferror@plt+0x3248>
  404eec:	sub	x2, x6, x2
  404ef0:	b.cc	404f8c <ferror@plt+0x324c>  // b.lo, b.ul, b.last
  404ef4:	cmp	x2, x20
  404ef8:	b.cs	404f08 <ferror@plt+0x31c8>  // b.hs, b.nlast
  404efc:	cbz	x2, 404fb0 <ferror@plt+0x3270>
  404f00:	mov	x20, x2
  404f04:	mov	x9, x5
  404f08:	add	x1, x5, #0x20
  404f0c:	cmp	x1, x0
  404f10:	b.cc	404ec0 <ferror@plt+0x3180>  // b.lo, b.ul, b.last
  404f14:	b	404dcc <ferror@plt+0x308c>
  404f18:	cmp	x6, x2
  404f1c:	b.cc	404f80 <ferror@plt+0x3240>  // b.lo, b.ul, b.last
  404f20:	sub	x2, x6, x2
  404f24:	cmp	x20, x2
  404f28:	b.ls	404f38 <ferror@plt+0x31f8>  // b.plast
  404f2c:	cbz	x2, 404fb0 <ferror@plt+0x3270>
  404f30:	mov	x20, x2
  404f34:	mov	x9, x7
  404f38:	add	x1, x7, #0x20
  404f3c:	cmp	x1, x0
  404f40:	b.cs	404dcc <ferror@plt+0x308c>  // b.hs, b.nlast
  404f44:	sub	x2, x0, x1
  404f48:	lsr	x7, x2, #63
  404f4c:	add	x2, x7, x2, asr #5
  404f50:	asr	x2, x2, #1
  404f54:	lsl	x2, x2, #5
  404f58:	add	x7, x1, x2
  404f5c:	ldr	x2, [x1, x2]
  404f60:	ldr	x8, [x7, #16]
  404f64:	and	x2, x2, #0xfffffffffffffffe
  404f68:	cbz	x8, 404f78 <ferror@plt+0x3238>
  404f6c:	ldr	w10, [x7, #28]
  404f70:	cmp	w5, w10
  404f74:	b.eq	404f18 <ferror@plt+0x31d8>  // b.none
  404f78:	cmp	x6, x2
  404f7c:	b.cs	404f38 <ferror@plt+0x31f8>  // b.hs, b.nlast
  404f80:	mov	x0, x7
  404f84:	b	404f3c <ferror@plt+0x31fc>
  404f88:	b.cs	404f08 <ferror@plt+0x31c8>  // b.hs, b.nlast
  404f8c:	mov	x0, x5
  404f90:	b	404f0c <ferror@plt+0x31cc>
  404f94:	adrp	x1, 456000 <warn@@Base+0x6640>
  404f98:	mov	w2, #0x5                   	// #5
  404f9c:	add	x1, x1, #0xd78
  404fa0:	mov	x0, #0x0                   	// #0
  404fa4:	bl	401c70 <dcgettext@plt>
  404fa8:	mov	x3, x0
  404fac:	b	404de0 <ferror@plt+0x30a0>
  404fb0:	mov	x20, #0x0                   	// #0
  404fb4:	b	404dd4 <ferror@plt+0x3094>
  404fb8:	stp	x29, x30, [sp, #-32]!
  404fbc:	mov	x29, sp
  404fc0:	stp	x19, x20, [sp, #16]
  404fc4:	mov	w20, w2
  404fc8:	sub	w2, w2, #0xd
  404fcc:	cmp	w2, #0x2
  404fd0:	b.hi	405004 <ferror@plt+0x32c4>  // b.pmore
  404fd4:	ldrh	w0, [x1]
  404fd8:	cmp	w0, #0x28
  404fdc:	b.eq	405084 <ferror@plt+0x3344>  // b.none
  404fe0:	cmp	w0, #0x2b
  404fe4:	b.eq	405098 <ferror@plt+0x3358>  // b.none
  404fe8:	cmp	w0, #0xf
  404fec:	ccmp	w20, #0xd, #0x0, eq  // eq = none
  404ff0:	b.eq	4050d8 <ferror@plt+0x3398>  // b.none
  404ff4:	adrp	x1, 456000 <warn@@Base+0x6640>
  404ff8:	mov	w2, #0x5                   	// #5
  404ffc:	add	x1, x1, #0xdc8
  405000:	b	40504c <ferror@plt+0x330c>
  405004:	sub	w2, w20, #0xa
  405008:	cmp	w2, #0x2
  40500c:	b.hi	4050ac <ferror@plt+0x336c>  // b.pmore
  405010:	ldrh	w1, [x1]
  405014:	cmp	w1, #0xf
  405018:	b.eq	4050bc <ferror@plt+0x337c>  // b.none
  40501c:	cmp	w20, #0xa
  405020:	b.ne	405040 <ferror@plt+0x3300>  // b.any
  405024:	ldrb	w0, [x0]
  405028:	cmp	w0, #0x3
  40502c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  405030:	b.ne	405040 <ferror@plt+0x3300>  // b.any
  405034:	adrp	x0, 456000 <warn@@Base+0x6640>
  405038:	add	x0, x0, #0xdc0
  40503c:	b	405078 <ferror@plt+0x3338>
  405040:	adrp	x1, 456000 <warn@@Base+0x6640>
  405044:	add	x1, x1, #0xde8
  405048:	mov	w2, #0x5                   	// #5
  40504c:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  405050:	add	x19, x19, #0x4a0
  405054:	add	x19, x19, #0x280
  405058:	mov	x0, #0x0                   	// #0
  40505c:	bl	401c70 <dcgettext@plt>
  405060:	mov	x2, x0
  405064:	mov	w3, w20
  405068:	mov	x0, x19
  40506c:	mov	x1, #0x20                  	// #32
  405070:	bl	4019e0 <snprintf@plt>
  405074:	mov	x0, x19
  405078:	ldp	x19, x20, [sp, #16]
  40507c:	ldp	x29, x30, [sp], #32
  405080:	ret
  405084:	cmp	w20, #0xd
  405088:	b.ne	404ff4 <ferror@plt+0x32b4>  // b.any
  40508c:	adrp	x0, 456000 <warn@@Base+0x6640>
  405090:	add	x0, x0, #0xd90
  405094:	b	405078 <ferror@plt+0x3338>
  405098:	cmp	w20, #0xd
  40509c:	b.ne	404ff4 <ferror@plt+0x32b4>  // b.any
  4050a0:	adrp	x0, 466000 <warn@@Base+0x16640>
  4050a4:	add	x0, x0, #0x3b0
  4050a8:	b	405078 <ferror@plt+0x3338>
  4050ac:	adrp	x1, 456000 <warn@@Base+0x6640>
  4050b0:	mov	w2, #0x5                   	// #5
  4050b4:	add	x1, x1, #0xe00
  4050b8:	b	40504c <ferror@plt+0x330c>
  4050bc:	cmp	w20, #0xb
  4050c0:	b.eq	4050e4 <ferror@plt+0x33a4>  // b.none
  4050c4:	cmp	w20, #0xc
  4050c8:	b.ne	40501c <ferror@plt+0x32dc>  // b.any
  4050cc:	adrp	x0, 456000 <warn@@Base+0x6640>
  4050d0:	add	x0, x0, #0xd88
  4050d4:	b	405078 <ferror@plt+0x3338>
  4050d8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4050dc:	add	x0, x0, #0xda0
  4050e0:	b	405078 <ferror@plt+0x3338>
  4050e4:	adrp	x0, 456000 <warn@@Base+0x6640>
  4050e8:	add	x0, x0, #0xdb0
  4050ec:	b	405078 <ferror@plt+0x3338>
  4050f0:	stp	x29, x30, [sp, #-32]!
  4050f4:	cmp	w1, #0x12
  4050f8:	mov	x29, sp
  4050fc:	stp	x19, x20, [sp, #16]
  405100:	mov	w19, w1
  405104:	b.ls	405144 <ferror@plt+0x3404>  // b.plast
  405108:	cmp	w19, #0x3f
  40510c:	b.ls	405244 <ferror@plt+0x3504>  // b.plast
  405110:	ldrh	w0, [x0]
  405114:	cmp	w0, #0x8c
  405118:	b.eq	4052ac <ferror@plt+0x356c>  // b.none
  40511c:	b.hi	405230 <ferror@plt+0x34f0>  // b.pmore
  405120:	cmp	w0, #0x28
  405124:	b.ne	405280 <ferror@plt+0x3540>  // b.any
  405128:	cmp	w19, #0x41
  40512c:	b.eq	4052c8 <ferror@plt+0x3588>  // b.none
  405130:	cmp	w19, #0x61
  405134:	b.ne	405244 <ferror@plt+0x3504>  // b.any
  405138:	adrp	x0, 454000 <warn@@Base+0x4640>
  40513c:	add	x0, x0, #0xa78
  405140:	b	405164 <ferror@plt+0x3424>
  405144:	adrp	x1, 474000 <warn@@Base+0x24640>
  405148:	add	x1, x1, #0xbd0
  40514c:	ldrb	w1, [x1, w19, uxtw]
  405150:	adr	x2, 40515c <ferror@plt+0x341c>
  405154:	add	x1, x2, w1, sxtb #2
  405158:	br	x1
  40515c:	adrp	x0, 456000 <warn@@Base+0x6640>
  405160:	add	x0, x0, #0xe10
  405164:	ldp	x19, x20, [sp, #16]
  405168:	ldp	x29, x30, [sp], #32
  40516c:	ret
  405170:	adrp	x0, 456000 <warn@@Base+0x6640>
  405174:	add	x0, x0, #0xe20
  405178:	b	405164 <ferror@plt+0x3424>
  40517c:	adrp	x0, 456000 <warn@@Base+0x6640>
  405180:	add	x0, x0, #0xe30
  405184:	b	405164 <ferror@plt+0x3424>
  405188:	adrp	x0, 456000 <warn@@Base+0x6640>
  40518c:	add	x0, x0, #0xe40
  405190:	b	405164 <ferror@plt+0x3424>
  405194:	adrp	x0, 456000 <warn@@Base+0x6640>
  405198:	add	x0, x0, #0xe50
  40519c:	b	405164 <ferror@plt+0x3424>
  4051a0:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051a4:	add	x0, x0, #0xe60
  4051a8:	b	405164 <ferror@plt+0x3424>
  4051ac:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051b0:	add	x0, x0, #0xe70
  4051b4:	b	405164 <ferror@plt+0x3424>
  4051b8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051bc:	add	x0, x0, #0xe80
  4051c0:	b	405164 <ferror@plt+0x3424>
  4051c4:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051c8:	add	x0, x0, #0xe98
  4051cc:	b	405164 <ferror@plt+0x3424>
  4051d0:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051d4:	add	x0, x0, #0xea8
  4051d8:	b	405164 <ferror@plt+0x3424>
  4051dc:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051e0:	add	x0, x0, #0xeb8
  4051e4:	b	405164 <ferror@plt+0x3424>
  4051e8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051ec:	add	x0, x0, #0xed0
  4051f0:	b	405164 <ferror@plt+0x3424>
  4051f4:	adrp	x0, 456000 <warn@@Base+0x6640>
  4051f8:	add	x0, x0, #0xed8
  4051fc:	b	405164 <ferror@plt+0x3424>
  405200:	adrp	x0, 456000 <warn@@Base+0x6640>
  405204:	add	x0, x0, #0xee0
  405208:	b	405164 <ferror@plt+0x3424>
  40520c:	adrp	x0, 456000 <warn@@Base+0x6640>
  405210:	add	x0, x0, #0xef0
  405214:	b	405164 <ferror@plt+0x3424>
  405218:	adrp	x0, 456000 <warn@@Base+0x6640>
  40521c:	add	x0, x0, #0xf10
  405220:	b	405164 <ferror@plt+0x3424>
  405224:	adrp	x0, 456000 <warn@@Base+0x6640>
  405228:	add	x0, x0, #0xf20
  40522c:	b	405164 <ferror@plt+0x3424>
  405230:	cmp	w0, #0xdd
  405234:	b.eq	405288 <ferror@plt+0x3548>  // b.none
  405238:	mov	w1, #0x1059                	// #4185
  40523c:	cmp	w0, w1
  405240:	b.eq	405288 <ferror@plt+0x3548>  // b.none
  405244:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  405248:	add	x20, x20, #0x4a0
  40524c:	add	x20, x20, #0x2a0
  405250:	mov	w2, #0x5                   	// #5
  405254:	adrp	x1, 456000 <warn@@Base+0x6640>
  405258:	mov	x0, #0x0                   	// #0
  40525c:	add	x1, x1, #0xb60
  405260:	bl	401c70 <dcgettext@plt>
  405264:	mov	w3, w19
  405268:	mov	x2, x0
  40526c:	mov	x1, #0x20                  	// #32
  405270:	mov	x0, x20
  405274:	bl	4019e0 <snprintf@plt>
  405278:	mov	x0, x20
  40527c:	b	405164 <ferror@plt+0x3424>
  405280:	cmp	w0, #0x69
  405284:	b.ne	405244 <ferror@plt+0x3504>  // b.any
  405288:	cmp	w19, #0xff
  40528c:	b.ne	405244 <ferror@plt+0x3504>  // b.any
  405290:	ldp	x19, x20, [sp, #16]
  405294:	adrp	x1, 456000 <warn@@Base+0x6640>
  405298:	ldp	x29, x30, [sp], #32
  40529c:	add	x1, x1, #0xf50
  4052a0:	mov	w2, #0x5                   	// #5
  4052a4:	mov	x0, #0x0                   	// #0
  4052a8:	b	401c70 <dcgettext@plt>
  4052ac:	cmp	w19, #0x40
  4052b0:	b.eq	4052d4 <ferror@plt+0x3594>  // b.none
  4052b4:	cmp	w19, #0x41
  4052b8:	b.ne	405244 <ferror@plt+0x3504>  // b.any
  4052bc:	adrp	x0, 456000 <warn@@Base+0x6640>
  4052c0:	add	x0, x0, #0xf40
  4052c4:	b	405164 <ferror@plt+0x3424>
  4052c8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4052cc:	add	x0, x0, #0xf30
  4052d0:	b	405164 <ferror@plt+0x3424>
  4052d4:	ldp	x19, x20, [sp, #16]
  4052d8:	adrp	x1, 456000 <warn@@Base+0x6640>
  4052dc:	ldp	x29, x30, [sp], #32
  4052e0:	add	x1, x1, #0xf60
  4052e4:	mov	w2, #0x5                   	// #5
  4052e8:	mov	x0, #0x0                   	// #0
  4052ec:	b	401c70 <dcgettext@plt>
  4052f0:	mov	x3, x0
  4052f4:	mov	x0, #0xfdf5                	// #65013
  4052f8:	movk	x0, #0x6fff, lsl #16
  4052fc:	cmp	x2, x0
  405300:	b.eq	4059dc <ferror@plt+0x3c9c>  // b.none
  405304:	stp	x29, x30, [sp, #-32]!
  405308:	mov	x29, sp
  40530c:	stp	x19, x20, [sp, #16]
  405310:	mov	x20, x2
  405314:	b.hi	405368 <ferror@plt+0x3628>  // b.pmore
  405318:	cmp	x2, #0x22
  40531c:	b.hi	405554 <ferror@plt+0x3814>  // b.pmore
  405320:	cmp	w2, #0x22
  405324:	b.hi	405554 <ferror@plt+0x3814>  // b.pmore
  405328:	adrp	x2, 474000 <warn@@Base+0x24640>
  40532c:	add	x2, x2, #0xbe4
  405330:	ldrh	w0, [x2, w20, uxtw #1]
  405334:	adr	x2, 405340 <ferror@plt+0x3600>
  405338:	add	x0, x2, w0, sxth #2
  40533c:	br	x0
  405340:	adrp	x0, 457000 <warn@@Base+0x7640>
  405344:	add	x0, x0, #0x100
  405348:	ldp	x19, x20, [sp, #16]
  40534c:	ldp	x29, x30, [sp], #32
  405350:	ret
  405354:	adrp	x0, 457000 <warn@@Base+0x7640>
  405358:	add	x0, x0, #0x210
  40535c:	ldp	x19, x20, [sp, #16]
  405360:	ldp	x29, x30, [sp], #32
  405364:	ret
  405368:	mov	x0, #0xfefa                	// #65274
  40536c:	movk	x0, #0x6fff, lsl #16
  405370:	cmp	x2, x0
  405374:	b.eq	4059d0 <ferror@plt+0x3c90>  // b.none
  405378:	b.ls	4053cc <ferror@plt+0x368c>  // b.plast
  40537c:	mov	x0, #0xfffb                	// #65531
  405380:	movk	x0, #0x6fff, lsl #16
  405384:	cmp	x2, x0
  405388:	b.eq	405838 <ferror@plt+0x3af8>  // b.none
  40538c:	b.ls	4055fc <ferror@plt+0x38bc>  // b.plast
  405390:	mov	w0, #0x6fffffff            	// #1879048191
  405394:	cmp	x2, x0
  405398:	b.eq	4057fc <ferror@plt+0x3abc>  // b.none
  40539c:	b.ls	4055cc <ferror@plt+0x388c>  // b.plast
  4053a0:	mov	x0, #0x7ffffffe            	// #2147483646
  4053a4:	cmp	x2, x0
  4053a8:	b.eq	4057ac <ferror@plt+0x3a6c>  // b.none
  4053ac:	mov	x0, #0x7fffffff            	// #2147483647
  4053b0:	cmp	x2, x0
  4053b4:	b.ne	405424 <ferror@plt+0x36e4>  // b.any
  4053b8:	adrp	x0, 454000 <warn@@Base+0x4640>
  4053bc:	add	x0, x0, #0x828
  4053c0:	ldp	x19, x20, [sp, #16]
  4053c4:	ldp	x29, x30, [sp], #32
  4053c8:	ret
  4053cc:	mov	x0, #0xfdfe                	// #65022
  4053d0:	movk	x0, #0x6fff, lsl #16
  4053d4:	cmp	x2, x0
  4053d8:	b.eq	405844 <ferror@plt+0x3b04>  // b.none
  4053dc:	b.ls	40549c <ferror@plt+0x375c>  // b.plast
  4053e0:	mov	x0, #0xfef6                	// #65270
  4053e4:	movk	x0, #0x6fff, lsl #16
  4053e8:	cmp	x2, x0
  4053ec:	b.eq	4057e8 <ferror@plt+0x3aa8>  // b.none
  4053f0:	b.ls	40546c <ferror@plt+0x372c>  // b.plast
  4053f4:	mov	x0, #0xfef8                	// #65272
  4053f8:	movk	x0, #0x6fff, lsl #16
  4053fc:	cmp	x2, x0
  405400:	b.eq	405798 <ferror@plt+0x3a58>  // b.none
  405404:	add	x0, x0, #0x1
  405408:	cmp	x2, x0
  40540c:	b.ne	405448 <ferror@plt+0x3708>  // b.any
  405410:	adrp	x0, 457000 <warn@@Base+0x7640>
  405414:	add	x0, x0, #0x148
  405418:	ldp	x19, x20, [sp, #16]
  40541c:	ldp	x29, x30, [sp], #32
  405420:	ret
  405424:	mov	x0, #0xfffd                	// #65533
  405428:	movk	x0, #0x7fff, lsl #16
  40542c:	cmp	x2, x0
  405430:	b.ne	405a64 <ferror@plt+0x3d24>  // b.any
  405434:	adrp	x0, 454000 <warn@@Base+0x4640>
  405438:	add	x0, x0, #0x818
  40543c:	ldp	x19, x20, [sp, #16]
  405440:	ldp	x29, x30, [sp], #32
  405444:	ret
  405448:	mov	x0, #0xfef7                	// #65271
  40544c:	movk	x0, #0x6fff, lsl #16
  405450:	cmp	x2, x0
  405454:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  405458:	adrp	x0, 457000 <warn@@Base+0x7640>
  40545c:	add	x0, x0, #0x178
  405460:	ldp	x19, x20, [sp, #16]
  405464:	ldp	x29, x30, [sp], #32
  405468:	ret
  40546c:	mov	x0, #0xfe00                	// #65024
  405470:	movk	x0, #0x6fff, lsl #16
  405474:	cmp	x2, x0
  405478:	b.eq	405784 <ferror@plt+0x3a44>  // b.none
  40547c:	add	x0, x0, #0xf5
  405480:	cmp	x2, x0
  405484:	b.ne	4054e0 <ferror@plt+0x37a0>  // b.any
  405488:	adrp	x0, 457000 <warn@@Base+0x7640>
  40548c:	add	x0, x0, #0xe0
  405490:	ldp	x19, x20, [sp, #16]
  405494:	ldp	x29, x30, [sp], #32
  405498:	ret
  40549c:	mov	x0, #0xfdfa                	// #65018
  4054a0:	movk	x0, #0x6fff, lsl #16
  4054a4:	cmp	x2, x0
  4054a8:	b.eq	405824 <ferror@plt+0x3ae4>  // b.none
  4054ac:	b.ls	405528 <ferror@plt+0x37e8>  // b.plast
  4054b0:	mov	x0, #0xfdfc                	// #65020
  4054b4:	movk	x0, #0x6fff, lsl #16
  4054b8:	cmp	x2, x0
  4054bc:	b.eq	405770 <ferror@plt+0x3a30>  // b.none
  4054c0:	add	x0, x0, #0x1
  4054c4:	cmp	x2, x0
  4054c8:	b.ne	405504 <ferror@plt+0x37c4>  // b.any
  4054cc:	adrp	x0, 457000 <warn@@Base+0x7640>
  4054d0:	add	x0, x0, #0xb0
  4054d4:	ldp	x19, x20, [sp, #16]
  4054d8:	ldp	x29, x30, [sp], #32
  4054dc:	ret
  4054e0:	mov	x0, #0xfdff                	// #65023
  4054e4:	movk	x0, #0x6fff, lsl #16
  4054e8:	cmp	x2, x0
  4054ec:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  4054f0:	adrp	x0, 457000 <warn@@Base+0x7640>
  4054f4:	add	x0, x0, #0x1c0
  4054f8:	ldp	x19, x20, [sp, #16]
  4054fc:	ldp	x29, x30, [sp], #32
  405500:	ret
  405504:	mov	x0, #0xfdfb                	// #65019
  405508:	movk	x0, #0x6fff, lsl #16
  40550c:	cmp	x2, x0
  405510:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  405514:	adrp	x0, 457000 <warn@@Base+0x7640>
  405518:	add	x0, x0, #0x158
  40551c:	ldp	x19, x20, [sp, #16]
  405520:	ldp	x29, x30, [sp], #32
  405524:	ret
  405528:	mov	x0, #0xfdf8                	// #65016
  40552c:	movk	x0, #0x6fff, lsl #16
  405530:	cmp	x2, x0
  405534:	b.eq	4057d4 <ferror@plt+0x3a94>  // b.none
  405538:	b.ls	405640 <ferror@plt+0x3900>  // b.plast
  40553c:	mov	x0, #0xfdf9                	// #65017
  405540:	adrp	x4, 457000 <warn@@Base+0x7640>
  405544:	movk	x0, #0x6fff, lsl #16
  405548:	cmp	x2, x0
  40554c:	add	x0, x4, #0xc0
  405550:	b.eq	405348 <ferror@plt+0x3608>  // b.none
  405554:	ldrh	w0, [x1]
  405558:	mov	x1, #0xfffffffffffffff3    	// #-13
  40555c:	movk	x1, #0x9fff, lsl #16
  405560:	mov	x2, #0xeff3                	// #61427
  405564:	add	x1, x20, x1
  405568:	movk	x2, #0xfff, lsl #16
  40556c:	cmp	x1, x2
  405570:	b.hi	4059e8 <ferror@plt+0x3ca8>  // b.pmore
  405574:	cmp	w0, #0xf
  405578:	b.eq	405a08 <ferror@plt+0x3cc8>  // b.none
  40557c:	cmp	w0, #0x32
  405580:	b.eq	405a44 <ferror@plt+0x3d04>  // b.none
  405584:	ldrb	w0, [x3]
  405588:	cmp	w0, #0x6
  40558c:	b.eq	405a54 <ferror@plt+0x3d14>  // b.none
  405590:	adrp	x1, 457000 <warn@@Base+0x7640>
  405594:	add	x1, x1, #0x260
  405598:	mov	w2, #0x5                   	// #5
  40559c:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  4055a0:	add	x19, x19, #0x4a0
  4055a4:	add	x19, x19, #0x2c0
  4055a8:	mov	x0, #0x0                   	// #0
  4055ac:	bl	401c70 <dcgettext@plt>
  4055b0:	mov	x2, x0
  4055b4:	mov	x3, x20
  4055b8:	mov	x0, x19
  4055bc:	mov	x1, #0x40                  	// #64
  4055c0:	bl	4019e0 <snprintf@plt>
  4055c4:	mov	x0, x19
  4055c8:	b	405348 <ferror@plt+0x3608>
  4055cc:	mov	x0, #0xfffd                	// #65533
  4055d0:	movk	x0, #0x6fff, lsl #16
  4055d4:	cmp	x2, x0
  4055d8:	b.eq	40575c <ferror@plt+0x3a1c>  // b.none
  4055dc:	add	x0, x0, #0x1
  4055e0:	cmp	x2, x0
  4055e4:	b.ne	405670 <ferror@plt+0x3930>  // b.any
  4055e8:	adrp	x0, 457000 <warn@@Base+0x7640>
  4055ec:	add	x0, x0, #0x188
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x29, x30, [sp], #32
  4055f8:	ret
  4055fc:	mov	x0, #0xfeff                	// #65279
  405600:	movk	x0, #0x6fff, lsl #16
  405604:	cmp	x2, x0
  405608:	b.eq	405810 <ferror@plt+0x3ad0>  // b.none
  40560c:	b.ls	4056b8 <ferror@plt+0x3978>  // b.plast
  405610:	mov	x0, #0xfff9                	// #65529
  405614:	movk	x0, #0x6fff, lsl #16
  405618:	cmp	x2, x0
  40561c:	b.eq	405748 <ferror@plt+0x3a08>  // b.none
  405620:	add	x0, x0, #0x1
  405624:	cmp	x2, x0
  405628:	b.ne	405694 <ferror@plt+0x3954>  // b.any
  40562c:	adrp	x0, 457000 <warn@@Base+0x7640>
  405630:	add	x0, x0, #0x138
  405634:	ldp	x19, x20, [sp, #16]
  405638:	ldp	x29, x30, [sp], #32
  40563c:	ret
  405640:	mov	x0, #0xfdf6                	// #65014
  405644:	movk	x0, #0x6fff, lsl #16
  405648:	cmp	x2, x0
  40564c:	b.eq	405734 <ferror@plt+0x39f4>  // b.none
  405650:	add	x0, x0, #0x1
  405654:	cmp	x2, x0
  405658:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  40565c:	adrp	x0, 457000 <warn@@Base+0x7640>
  405660:	add	x0, x0, #0x98
  405664:	ldp	x19, x20, [sp, #16]
  405668:	ldp	x29, x30, [sp], #32
  40566c:	ret
  405670:	mov	x0, #0xfffc                	// #65532
  405674:	movk	x0, #0x6fff, lsl #16
  405678:	cmp	x2, x0
  40567c:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  405680:	adrp	x0, 457000 <warn@@Base+0x7640>
  405684:	add	x0, x0, #0x1b8
  405688:	ldp	x19, x20, [sp, #16]
  40568c:	ldp	x29, x30, [sp], #32
  405690:	ret
  405694:	mov	x0, #0xfff0                	// #65520
  405698:	movk	x0, #0x6fff, lsl #16
  40569c:	cmp	x2, x0
  4056a0:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  4056a4:	adrp	x0, 457000 <warn@@Base+0x7640>
  4056a8:	add	x0, x0, #0x1b0
  4056ac:	ldp	x19, x20, [sp, #16]
  4056b0:	ldp	x29, x30, [sp], #32
  4056b4:	ret
  4056b8:	mov	x0, #0xfefd                	// #65277
  4056bc:	movk	x0, #0x6fff, lsl #16
  4056c0:	cmp	x2, x0
  4056c4:	b.eq	4057c0 <ferror@plt+0x3a80>  // b.none
  4056c8:	b.ls	4056f0 <ferror@plt+0x39b0>  // b.plast
  4056cc:	mov	x0, #0xfefe                	// #65278
  4056d0:	adrp	x4, 457000 <warn@@Base+0x7640>
  4056d4:	movk	x0, #0x6fff, lsl #16
  4056d8:	cmp	x2, x0
  4056dc:	add	x0, x4, #0x160
  4056e0:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  4056e4:	ldp	x19, x20, [sp, #16]
  4056e8:	ldp	x29, x30, [sp], #32
  4056ec:	ret
  4056f0:	mov	x0, #0xfefb                	// #65275
  4056f4:	movk	x0, #0x6fff, lsl #16
  4056f8:	cmp	x2, x0
  4056fc:	b.eq	405720 <ferror@plt+0x39e0>  // b.none
  405700:	add	x0, x0, #0x1
  405704:	cmp	x2, x0
  405708:	b.ne	405554 <ferror@plt+0x3814>  // b.any
  40570c:	adrp	x0, 457000 <warn@@Base+0x7640>
  405710:	add	x0, x0, #0x128
  405714:	ldp	x19, x20, [sp, #16]
  405718:	ldp	x29, x30, [sp], #32
  40571c:	ret
  405720:	adrp	x0, 457000 <warn@@Base+0x7640>
  405724:	add	x0, x0, #0x110
  405728:	ldp	x19, x20, [sp, #16]
  40572c:	ldp	x29, x30, [sp], #32
  405730:	ret
  405734:	adrp	x0, 457000 <warn@@Base+0x7640>
  405738:	add	x0, x0, #0x1f0
  40573c:	ldp	x19, x20, [sp, #16]
  405740:	ldp	x29, x30, [sp], #32
  405744:	ret
  405748:	adrp	x0, 457000 <warn@@Base+0x7640>
  40574c:	add	x0, x0, #0x168
  405750:	ldp	x19, x20, [sp, #16]
  405754:	ldp	x29, x30, [sp], #32
  405758:	ret
  40575c:	adrp	x0, 457000 <warn@@Base+0x7640>
  405760:	add	x0, x0, #0x1a0
  405764:	ldp	x19, x20, [sp, #16]
  405768:	ldp	x29, x30, [sp], #32
  40576c:	ret
  405770:	adrp	x0, 457000 <warn@@Base+0x7640>
  405774:	add	x0, x0, #0xd0
  405778:	ldp	x19, x20, [sp, #16]
  40577c:	ldp	x29, x30, [sp], #32
  405780:	ret
  405784:	adrp	x0, 457000 <warn@@Base+0x7640>
  405788:	add	x0, x0, #0x200
  40578c:	ldp	x19, x20, [sp, #16]
  405790:	ldp	x29, x30, [sp], #32
  405794:	ret
  405798:	adrp	x0, 457000 <warn@@Base+0x7640>
  40579c:	add	x0, x0, #0x1e0
  4057a0:	ldp	x19, x20, [sp, #16]
  4057a4:	ldp	x29, x30, [sp], #32
  4057a8:	ret
  4057ac:	adrp	x0, 454000 <warn@@Base+0x4640>
  4057b0:	add	x0, x0, #0x7f0
  4057b4:	ldp	x19, x20, [sp, #16]
  4057b8:	ldp	x29, x30, [sp], #32
  4057bc:	ret
  4057c0:	adrp	x0, 457000 <warn@@Base+0x7640>
  4057c4:	add	x0, x0, #0x108
  4057c8:	ldp	x19, x20, [sp, #16]
  4057cc:	ldp	x29, x30, [sp], #32
  4057d0:	ret
  4057d4:	adrp	x0, 457000 <warn@@Base+0x7640>
  4057d8:	add	x0, x0, #0x1d0
  4057dc:	ldp	x19, x20, [sp, #16]
  4057e0:	ldp	x29, x30, [sp], #32
  4057e4:	ret
  4057e8:	adrp	x0, 457000 <warn@@Base+0x7640>
  4057ec:	add	x0, x0, #0xf0
  4057f0:	ldp	x19, x20, [sp, #16]
  4057f4:	ldp	x29, x30, [sp], #32
  4057f8:	ret
  4057fc:	adrp	x0, 457000 <warn@@Base+0x7640>
  405800:	add	x0, x0, #0x190
  405804:	ldp	x19, x20, [sp, #16]
  405808:	ldp	x29, x30, [sp], #32
  40580c:	ret
  405810:	adrp	x0, 457000 <warn@@Base+0x7640>
  405814:	add	x0, x0, #0x120
  405818:	ldp	x19, x20, [sp, #16]
  40581c:	ldp	x29, x30, [sp], #32
  405820:	ret
  405824:	adrp	x0, 457000 <warn@@Base+0x7640>
  405828:	add	x0, x0, #0x90
  40582c:	ldp	x19, x20, [sp, #16]
  405830:	ldp	x29, x30, [sp], #32
  405834:	ret
  405838:	adrp	x0, 457000 <warn@@Base+0x7640>
  40583c:	add	x0, x0, #0x130
  405840:	b	405348 <ferror@plt+0x3608>
  405844:	adrp	x0, 457000 <warn@@Base+0x7640>
  405848:	add	x0, x0, #0xa8
  40584c:	b	405348 <ferror@plt+0x3608>
  405850:	adrp	x0, 457000 <warn@@Base+0x7640>
  405854:	add	x0, x0, #0x80
  405858:	b	405348 <ferror@plt+0x3608>
  40585c:	adrp	x0, 457000 <warn@@Base+0x7640>
  405860:	add	x0, x0, #0x70
  405864:	b	405348 <ferror@plt+0x3608>
  405868:	adrp	x0, 457000 <warn@@Base+0x7640>
  40586c:	add	x0, x0, #0x60
  405870:	b	405348 <ferror@plt+0x3608>
  405874:	adrp	x0, 462000 <warn@@Base+0x12640>
  405878:	add	x0, x0, #0x718
  40587c:	b	405348 <ferror@plt+0x3608>
  405880:	adrp	x0, 457000 <warn@@Base+0x7640>
  405884:	add	x0, x0, #0x58
  405888:	b	405348 <ferror@plt+0x3608>
  40588c:	adrp	x0, 457000 <warn@@Base+0x7640>
  405890:	add	x0, x0, #0x48
  405894:	b	405348 <ferror@plt+0x3608>
  405898:	adrp	x0, 457000 <warn@@Base+0x7640>
  40589c:	add	x0, x0, #0x38
  4058a0:	b	405348 <ferror@plt+0x3608>
  4058a4:	adrp	x0, 457000 <warn@@Base+0x7640>
  4058a8:	add	x0, x0, #0x28
  4058ac:	b	405348 <ferror@plt+0x3608>
  4058b0:	adrp	x0, 457000 <warn@@Base+0x7640>
  4058b4:	add	x0, x0, #0x18
  4058b8:	b	405348 <ferror@plt+0x3608>
  4058bc:	adrp	x0, 457000 <warn@@Base+0x7640>
  4058c0:	add	x0, x0, #0x8
  4058c4:	b	405348 <ferror@plt+0x3608>
  4058c8:	adrp	x0, 457000 <warn@@Base+0x7640>
  4058cc:	add	x0, x0, #0x0
  4058d0:	b	405348 <ferror@plt+0x3608>
  4058d4:	adrp	x0, 456000 <warn@@Base+0x6640>
  4058d8:	add	x0, x0, #0xff8
  4058dc:	b	405348 <ferror@plt+0x3608>
  4058e0:	adrp	x0, 456000 <warn@@Base+0x6640>
  4058e4:	add	x0, x0, #0xff0
  4058e8:	b	405348 <ferror@plt+0x3608>
  4058ec:	adrp	x0, 462000 <warn@@Base+0x12640>
  4058f0:	add	x0, x0, #0xb00
  4058f4:	b	405348 <ferror@plt+0x3608>
  4058f8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4058fc:	add	x0, x0, #0xfe8
  405900:	b	405348 <ferror@plt+0x3608>
  405904:	adrp	x0, 456000 <warn@@Base+0x6640>
  405908:	add	x0, x0, #0xfe0
  40590c:	b	405348 <ferror@plt+0x3608>
  405910:	adrp	x0, 471000 <warn@@Base+0x21640>
  405914:	add	x0, x0, #0x598
  405918:	b	405348 <ferror@plt+0x3608>
  40591c:	adrp	x0, 473000 <warn@@Base+0x23640>
  405920:	add	x0, x0, #0x9c8
  405924:	b	405348 <ferror@plt+0x3608>
  405928:	adrp	x0, 456000 <warn@@Base+0x6640>
  40592c:	add	x0, x0, #0xfd8
  405930:	b	405348 <ferror@plt+0x3608>
  405934:	adrp	x0, 456000 <warn@@Base+0x6640>
  405938:	add	x0, x0, #0xfd0
  40593c:	b	405348 <ferror@plt+0x3608>
  405940:	adrp	x0, 456000 <warn@@Base+0x6640>
  405944:	add	x0, x0, #0xfc8
  405948:	b	405348 <ferror@plt+0x3608>
  40594c:	adrp	x0, 462000 <warn@@Base+0x12640>
  405950:	add	x0, x0, #0xa60
  405954:	b	405348 <ferror@plt+0x3608>
  405958:	adrp	x0, 456000 <warn@@Base+0x6640>
  40595c:	add	x0, x0, #0xfc0
  405960:	b	405348 <ferror@plt+0x3608>
  405964:	adrp	x0, 456000 <warn@@Base+0x6640>
  405968:	add	x0, x0, #0xfb8
  40596c:	b	405348 <ferror@plt+0x3608>
  405970:	adrp	x0, 456000 <warn@@Base+0x6640>
  405974:	add	x0, x0, #0xfb0
  405978:	b	405348 <ferror@plt+0x3608>
  40597c:	adrp	x0, 456000 <warn@@Base+0x6640>
  405980:	add	x0, x0, #0xfa8
  405984:	b	405348 <ferror@plt+0x3608>
  405988:	adrp	x0, 46a000 <warn@@Base+0x1a640>
  40598c:	add	x0, x0, #0xb58
  405990:	b	405348 <ferror@plt+0x3608>
  405994:	adrp	x0, 456000 <warn@@Base+0x6640>
  405998:	add	x0, x0, #0xfa0
  40599c:	b	405348 <ferror@plt+0x3608>
  4059a0:	adrp	x0, 456000 <warn@@Base+0x6640>
  4059a4:	add	x0, x0, #0xf98
  4059a8:	b	405348 <ferror@plt+0x3608>
  4059ac:	adrp	x0, 456000 <warn@@Base+0x6640>
  4059b0:	add	x0, x0, #0xf90
  4059b4:	b	405348 <ferror@plt+0x3608>
  4059b8:	adrp	x0, 456000 <warn@@Base+0x6640>
  4059bc:	add	x0, x0, #0xf88
  4059c0:	b	405348 <ferror@plt+0x3608>
  4059c4:	adrp	x0, 462000 <warn@@Base+0x12640>
  4059c8:	add	x0, x0, #0xb10
  4059cc:	b	405348 <ferror@plt+0x3608>
  4059d0:	adrp	x0, 457000 <warn@@Base+0x7640>
  4059d4:	add	x0, x0, #0xd8
  4059d8:	b	405348 <ferror@plt+0x3608>
  4059dc:	adrp	x0, 457000 <warn@@Base+0x7640>
  4059e0:	add	x0, x0, #0x238
  4059e4:	ret
  4059e8:	cmp	w0, #0xf
  4059ec:	b.ne	405a34 <ferror@plt+0x3cf4>  // b.any
  4059f0:	mov	x0, #0xffffffffffff0000    	// #-65536
  4059f4:	mov	x1, #0xfffffff             	// #268435455
  4059f8:	movk	x0, #0xa000, lsl #16
  4059fc:	add	x0, x20, x0
  405a00:	cmp	x0, x1
  405a04:	b.hi	405a34 <ferror@plt+0x3cf4>  // b.pmore
  405a08:	mov	x1, #0xffffffffffff0000    	// #-65536
  405a0c:	movk	x1, #0xa000, lsl #16
  405a10:	add	x1, x20, x1
  405a14:	cmp	x1, #0x17
  405a18:	b.hi	405590 <ferror@plt+0x3850>  // b.pmore
  405a1c:	adrp	x0, 475000 <warn@@Base+0x25640>
  405a20:	add	x0, x0, #0xa70
  405a24:	add	x0, x0, #0x280
  405a28:	ldr	x0, [x0, x1, lsl #3]
  405a2c:	cbnz	x0, 405348 <ferror@plt+0x3608>
  405a30:	b	405590 <ferror@plt+0x3850>
  405a34:	adrp	x1, 457000 <warn@@Base+0x7640>
  405a38:	mov	w2, #0x5                   	// #5
  405a3c:	add	x1, x1, #0x280
  405a40:	b	40559c <ferror@plt+0x385c>
  405a44:	mov	x0, x20
  405a48:	bl	402bb8 <ferror@plt+0xe78>
  405a4c:	cbnz	x0, 405348 <ferror@plt+0x3608>
  405a50:	b	405590 <ferror@plt+0x3850>
  405a54:	mov	x0, x20
  405a58:	bl	402d98 <ferror@plt+0x1058>
  405a5c:	cbnz	x0, 405348 <ferror@plt+0x3608>
  405a60:	b	405590 <ferror@plt+0x3850>
  405a64:	mov	x2, #0xffffffffffff0000    	// #-65536
  405a68:	ldrh	w0, [x1]
  405a6c:	movk	x2, #0x9000, lsl #16
  405a70:	add	x2, x20, x2
  405a74:	mov	x1, #0xfffffff             	// #268435455
  405a78:	cmp	x2, x1
  405a7c:	b.hi	4059e8 <ferror@plt+0x3ca8>  // b.pmore
  405a80:	cmp	w0, #0x71
  405a84:	b.eq	405be4 <ferror@plt+0x3ea4>  // b.none
  405a88:	b.hi	405b1c <ferror@plt+0x3ddc>  // b.pmore
  405a8c:	cmp	w0, #0x15
  405a90:	b.eq	405c00 <ferror@plt+0x3ec0>  // b.none
  405a94:	b.ls	405ac4 <ferror@plt+0x3d84>  // b.plast
  405a98:	cmp	w0, #0x2b
  405a9c:	b.eq	405c1c <ferror@plt+0x3edc>  // b.none
  405aa0:	cmp	w0, #0x32
  405aa4:	b.ne	405ad4 <ferror@plt+0x3d94>  // b.any
  405aa8:	mov	x0, x20
  405aac:	bl	402bb8 <ferror@plt+0xe78>
  405ab0:	cbnz	x0, 405348 <ferror@plt+0x3608>
  405ab4:	adrp	x1, 457000 <warn@@Base+0x7640>
  405ab8:	mov	w2, #0x5                   	// #5
  405abc:	add	x1, x1, #0x248
  405ac0:	b	40559c <ferror@plt+0x385c>
  405ac4:	cmp	w0, #0x14
  405ac8:	b.eq	405bc0 <ferror@plt+0x3e80>  // b.none
  405acc:	cmp	w0, #0x15
  405ad0:	b.ne	405aec <ferror@plt+0x3dac>  // b.any
  405ad4:	ldrb	w0, [x3]
  405ad8:	cmp	w0, #0x6
  405adc:	b.ne	405ab4 <ferror@plt+0x3d74>  // b.any
  405ae0:	mov	x0, x20
  405ae4:	bl	402d98 <ferror@plt+0x1058>
  405ae8:	b	405ab0 <ferror@plt+0x3d70>
  405aec:	and	w0, w0, #0xfffffffd
  405af0:	cmp	w0, #0x8
  405af4:	b.ne	405ad4 <ferror@plt+0x3d94>  // b.any
  405af8:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  405afc:	add	x1, x20, x1
  405b00:	cmp	x1, #0x35
  405b04:	b.hi	405ab4 <ferror@plt+0x3d74>  // b.pmore
  405b08:	adrp	x0, 475000 <warn@@Base+0x25640>
  405b0c:	add	x0, x0, #0xa70
  405b10:	add	x0, x0, #0x60
  405b14:	ldr	x0, [x0, x1, lsl #3]
  405b18:	b	405ab0 <ferror@plt+0x3d70>
  405b1c:	cmp	w0, #0xb7
  405b20:	b.eq	405b78 <ferror@plt+0x3e38>  // b.none
  405b24:	b.ls	405b4c <ferror@plt+0x3e0c>  // b.plast
  405b28:	mov	w1, #0x9026                	// #36902
  405b2c:	cmp	w0, w1
  405b30:	b.ne	405ad4 <ferror@plt+0x3d94>  // b.any
  405b34:	mov	x0, #0x70000000            	// #1879048192
  405b38:	cmp	x20, x0
  405b3c:	b.ne	405ab4 <ferror@plt+0x3d74>  // b.any
  405b40:	adrp	x0, 456000 <warn@@Base+0x6640>
  405b44:	add	x0, x0, #0xf78
  405b48:	b	405348 <ferror@plt+0x3608>
  405b4c:	cmp	w0, #0x87
  405b50:	b.eq	405b9c <ferror@plt+0x3e5c>  // b.none
  405b54:	cmp	w0, #0x8c
  405b58:	b.ne	405ad4 <ferror@plt+0x3d94>  // b.any
  405b5c:	cmp	x2, #0x3
  405b60:	b.hi	405ab4 <ferror@plt+0x3d74>  // b.pmore
  405b64:	adrp	x0, 475000 <warn@@Base+0x25640>
  405b68:	add	x0, x0, #0xa70
  405b6c:	add	x0, x0, #0x260
  405b70:	ldr	x0, [x0, x2, lsl #3]
  405b74:	b	405ab0 <ferror@plt+0x3d70>
  405b78:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  405b7c:	add	x1, x20, x1
  405b80:	cmp	x1, #0x4
  405b84:	b.hi	405ab4 <ferror@plt+0x3d74>  // b.pmore
  405b88:	adrp	x0, 475000 <warn@@Base+0x25640>
  405b8c:	add	x0, x0, #0xa70
  405b90:	add	x0, x0, #0x38
  405b94:	ldr	x0, [x0, x1, lsl #3]
  405b98:	b	405ab0 <ferror@plt+0x3d70>
  405b9c:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  405ba0:	add	x1, x20, x1
  405ba4:	cmp	x1, #0x5
  405ba8:	b.hi	405ab4 <ferror@plt+0x3d74>  // b.pmore
  405bac:	adrp	x0, 475000 <warn@@Base+0x25640>
  405bb0:	add	x0, x0, #0xa70
  405bb4:	add	x0, x0, #0x230
  405bb8:	ldr	x0, [x0, x1, lsl #3]
  405bbc:	b	405ab0 <ferror@plt+0x3d70>
  405bc0:	mov	x0, #0x70000000            	// #1879048192
  405bc4:	cmp	x20, x0
  405bc8:	b.eq	405c38 <ferror@plt+0x3ef8>  // b.none
  405bcc:	add	x0, x0, #0x1
  405bd0:	cmp	x20, x0
  405bd4:	b.ne	405ab4 <ferror@plt+0x3d74>  // b.any
  405bd8:	adrp	x0, 457000 <warn@@Base+0x7640>
  405bdc:	add	x0, x0, #0x218
  405be0:	b	405348 <ferror@plt+0x3608>
  405be4:	mov	x0, #0x2                   	// #2
  405be8:	movk	x0, #0x7000, lsl #16
  405bec:	cmp	x20, x0
  405bf0:	b.ne	405ab4 <ferror@plt+0x3d74>  // b.any
  405bf4:	adrp	x0, 457000 <warn@@Base+0x7640>
  405bf8:	add	x0, x0, #0x228
  405bfc:	b	405348 <ferror@plt+0x3608>
  405c00:	cmp	x2, #0x3
  405c04:	b.hi	405ab4 <ferror@plt+0x3d74>  // b.pmore
  405c08:	adrp	x0, 475000 <warn@@Base+0x25640>
  405c0c:	add	x0, x0, #0xa70
  405c10:	add	x0, x0, #0x210
  405c14:	ldr	x0, [x0, x2, lsl #3]
  405c18:	b	405ab0 <ferror@plt+0x3d70>
  405c1c:	mov	x0, #0x1                   	// #1
  405c20:	movk	x0, #0x7000, lsl #16
  405c24:	cmp	x20, x0
  405c28:	b.ne	405ab4 <ferror@plt+0x3d74>  // b.any
  405c2c:	adrp	x0, 454000 <warn@@Base+0x4640>
  405c30:	add	x0, x0, #0x7f8
  405c34:	b	405348 <ferror@plt+0x3608>
  405c38:	adrp	x0, 457000 <warn@@Base+0x7640>
  405c3c:	add	x0, x0, #0x220
  405c40:	b	405348 <ferror@plt+0x3608>
  405c44:	nop
  405c48:	stp	x29, x30, [sp, #-32]!
  405c4c:	cmp	w1, #0x2
  405c50:	mov	x29, sp
  405c54:	stp	x19, x20, [sp, #16]
  405c58:	mov	w19, w1
  405c5c:	b.hi	405c7c <ferror@plt+0x3f3c>  // b.pmore
  405c60:	adrp	x0, 475000 <warn@@Base+0x25640>
  405c64:	add	x0, x0, #0xa70
  405c68:	add	x0, x0, #0x340
  405c6c:	ldr	x0, [x0, w19, uxtw #3]
  405c70:	ldp	x19, x20, [sp, #16]
  405c74:	ldp	x29, x30, [sp], #32
  405c78:	ret
  405c7c:	sub	w1, w1, #0xd
  405c80:	cmp	w1, #0x2
  405c84:	b.ls	405cec <ferror@plt+0x3fac>  // b.plast
  405c88:	sub	w1, w19, #0xa
  405c8c:	cmp	w1, #0x2
  405c90:	b.hi	405cfc <ferror@plt+0x3fbc>  // b.pmore
  405c94:	cmp	w19, #0xa
  405c98:	b.ne	405ca8 <ferror@plt+0x3f68>  // b.any
  405c9c:	ldrb	w0, [x0]
  405ca0:	cmp	w0, #0x3
  405ca4:	b.eq	405d0c <ferror@plt+0x3fcc>  // b.none
  405ca8:	adrp	x1, 456000 <warn@@Base+0x6640>
  405cac:	add	x1, x1, #0xde8
  405cb0:	mov	w2, #0x5                   	// #5
  405cb4:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  405cb8:	add	x20, x20, #0x4a0
  405cbc:	add	x20, x20, #0x300
  405cc0:	mov	x0, #0x0                   	// #0
  405cc4:	bl	401c70 <dcgettext@plt>
  405cc8:	mov	x2, x0
  405ccc:	mov	w3, w19
  405cd0:	mov	x0, x20
  405cd4:	mov	x1, #0x20                  	// #32
  405cd8:	bl	4019e0 <snprintf@plt>
  405cdc:	mov	x0, x20
  405ce0:	ldp	x19, x20, [sp, #16]
  405ce4:	ldp	x29, x30, [sp], #32
  405ce8:	ret
  405cec:	adrp	x1, 456000 <warn@@Base+0x6640>
  405cf0:	mov	w2, #0x5                   	// #5
  405cf4:	add	x1, x1, #0xdc8
  405cf8:	b	405cb4 <ferror@plt+0x3f74>
  405cfc:	adrp	x1, 456000 <warn@@Base+0x6640>
  405d00:	mov	w2, #0x5                   	// #5
  405d04:	add	x1, x1, #0xe00
  405d08:	b	405cb4 <ferror@plt+0x3f74>
  405d0c:	adrp	x0, 457000 <warn@@Base+0x7640>
  405d10:	add	x0, x0, #0x290
  405d14:	b	405c70 <ferror@plt+0x3f30>
  405d18:	stp	x29, x30, [sp, #-32]!
  405d1c:	and	w0, w0, #0xffff
  405d20:	cmp	w0, #0x4
  405d24:	mov	x29, sp
  405d28:	stp	x19, x20, [sp, #16]
  405d2c:	mov	w19, w1
  405d30:	b.eq	405d90 <ferror@plt+0x4050>  // b.none
  405d34:	cmp	w1, #0x100
  405d38:	b.eq	4061bc <ferror@plt+0x447c>  // b.none
  405d3c:	b.hi	405d6c <ferror@plt+0x402c>  // b.pmore
  405d40:	cmp	w1, #0x1
  405d44:	b.eq	40615c <ferror@plt+0x441c>  // b.none
  405d48:	cmp	w1, #0x2
  405d4c:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405d50:	ldp	x19, x20, [sp, #16]
  405d54:	adrp	x1, 457000 <warn@@Base+0x7640>
  405d58:	ldp	x29, x30, [sp], #32
  405d5c:	add	x1, x1, #0xb00
  405d60:	mov	w2, #0x5                   	// #5
  405d64:	mov	x0, #0x0                   	// #0
  405d68:	b	401c70 <dcgettext@plt>
  405d6c:	cmp	w1, #0x101
  405d70:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405d74:	ldp	x19, x20, [sp, #16]
  405d78:	adrp	x1, 457000 <warn@@Base+0x7640>
  405d7c:	ldp	x29, x30, [sp], #32
  405d80:	add	x1, x1, #0xb20
  405d84:	mov	w2, #0x5                   	// #5
  405d88:	mov	x0, #0x0                   	// #0
  405d8c:	b	401c70 <dcgettext@plt>
  405d90:	cmp	w1, #0x10e
  405d94:	b.eq	406398 <ferror@plt+0x4658>  // b.none
  405d98:	b.ls	405e04 <ferror@plt+0x40c4>  // b.plast
  405d9c:	cmp	w1, #0x308
  405da0:	b.eq	4063b4 <ferror@plt+0x4674>  // b.none
  405da4:	b.ls	405e90 <ferror@plt+0x4150>  // b.plast
  405da8:	cmp	w1, #0x401
  405dac:	b.eq	4064b0 <ferror@plt+0x4770>  // b.none
  405db0:	b.ls	405f64 <ferror@plt+0x4224>  // b.plast
  405db4:	mov	w0, #0x4c45                	// #19525
  405db8:	movk	w0, #0x4649, lsl #16
  405dbc:	cmp	w1, w0
  405dc0:	b.eq	40637c <ferror@plt+0x463c>  // b.none
  405dc4:	b.ls	405fec <ferror@plt+0x42ac>  // b.plast
  405dc8:	mov	w0, #0x2b7f                	// #11135
  405dcc:	movk	w0, #0x46e6, lsl #16
  405dd0:	cmp	w1, w0
  405dd4:	b.eq	4062d4 <ferror@plt+0x4594>  // b.none
  405dd8:	mov	w0, #0x4749                	// #18249
  405ddc:	movk	w0, #0x5349, lsl #16
  405de0:	cmp	w1, w0
  405de4:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405de8:	ldp	x19, x20, [sp, #16]
  405dec:	adrp	x1, 457000 <warn@@Base+0x7640>
  405df0:	ldp	x29, x30, [sp], #32
  405df4:	add	x1, x1, #0xab0
  405df8:	mov	w2, #0x5                   	// #5
  405dfc:	mov	x0, #0x0                   	// #0
  405e00:	b	401c70 <dcgettext@plt>
  405e04:	cmp	w1, #0x102
  405e08:	b.eq	406494 <ferror@plt+0x4754>  // b.none
  405e0c:	b.ls	405e4c <ferror@plt+0x410c>  // b.plast
  405e10:	cmp	w1, #0x108
  405e14:	b.eq	4063d0 <ferror@plt+0x4690>  // b.none
  405e18:	b.ls	4060d4 <ferror@plt+0x4394>  // b.plast
  405e1c:	cmp	w1, #0x10b
  405e20:	b.eq	4063ec <ferror@plt+0x46ac>  // b.none
  405e24:	b.ls	4060a8 <ferror@plt+0x4368>  // b.plast
  405e28:	cmp	w1, #0x10c
  405e2c:	b.eq	406344 <ferror@plt+0x4604>  // b.none
  405e30:	ldp	x19, x20, [sp, #16]
  405e34:	adrp	x1, 457000 <warn@@Base+0x7640>
  405e38:	ldp	x29, x30, [sp], #32
  405e3c:	add	x1, x1, #0x570
  405e40:	mov	w2, #0x5                   	// #5
  405e44:	mov	x0, #0x0                   	// #0
  405e48:	b	401c70 <dcgettext@plt>
  405e4c:	cmp	w1, #0xc
  405e50:	b.eq	406408 <ferror@plt+0x46c8>  // b.none
  405e54:	b.ls	406044 <ferror@plt+0x4304>  // b.plast
  405e58:	cmp	w1, #0x11
  405e5c:	b.eq	406424 <ferror@plt+0x46e4>  // b.none
  405e60:	b.ls	406018 <ferror@plt+0x42d8>  // b.plast
  405e64:	cmp	w1, #0x12
  405e68:	b.eq	406328 <ferror@plt+0x45e8>  // b.none
  405e6c:	cmp	w1, #0x100
  405e70:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405e74:	ldp	x19, x20, [sp, #16]
  405e78:	adrp	x1, 457000 <warn@@Base+0x7640>
  405e7c:	ldp	x29, x30, [sp], #32
  405e80:	add	x1, x1, #0x378
  405e84:	mov	w2, #0x5                   	// #5
  405e88:	mov	x0, #0x0                   	// #0
  405e8c:	b	401c70 <dcgettext@plt>
  405e90:	cmp	w1, #0x302
  405e94:	b.eq	406520 <ferror@plt+0x47e0>  // b.none
  405e98:	b.ls	405f00 <ferror@plt+0x41c0>  // b.plast
  405e9c:	cmp	w1, #0x305
  405ea0:	b.eq	406440 <ferror@plt+0x4700>  // b.none
  405ea4:	b.ls	405ed4 <ferror@plt+0x4194>  // b.plast
  405ea8:	cmp	w1, #0x306
  405eac:	b.eq	4061d8 <ferror@plt+0x4498>  // b.none
  405eb0:	cmp	w1, #0x307
  405eb4:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405eb8:	ldp	x19, x20, [sp, #16]
  405ebc:	adrp	x1, 457000 <warn@@Base+0x7640>
  405ec0:	ldp	x29, x30, [sp], #32
  405ec4:	add	x1, x1, #0x7d0
  405ec8:	mov	w2, #0x5                   	// #5
  405ecc:	mov	x0, #0x0                   	// #0
  405ed0:	b	401c70 <dcgettext@plt>
  405ed4:	cmp	w1, #0x303
  405ed8:	b.eq	4061f4 <ferror@plt+0x44b4>  // b.none
  405edc:	cmp	w1, #0x304
  405ee0:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405ee4:	ldp	x19, x20, [sp, #16]
  405ee8:	adrp	x1, 457000 <warn@@Base+0x7640>
  405eec:	ldp	x29, x30, [sp], #32
  405ef0:	add	x1, x1, #0x748
  405ef4:	mov	w2, #0x5                   	// #5
  405ef8:	mov	x0, #0x0                   	// #0
  405efc:	b	401c70 <dcgettext@plt>
  405f00:	cmp	w1, #0x202
  405f04:	b.eq	406504 <ferror@plt+0x47c4>  // b.none
  405f08:	b.ls	405f38 <ferror@plt+0x41f8>  // b.plast
  405f0c:	cmp	w1, #0x300
  405f10:	b.eq	406210 <ferror@plt+0x44d0>  // b.none
  405f14:	cmp	w1, #0x301
  405f18:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405f1c:	ldp	x19, x20, [sp, #16]
  405f20:	adrp	x1, 457000 <warn@@Base+0x7640>
  405f24:	ldp	x29, x30, [sp], #32
  405f28:	add	x1, x1, #0x6b8
  405f2c:	mov	w2, #0x5                   	// #5
  405f30:	mov	x0, #0x0                   	// #0
  405f34:	b	401c70 <dcgettext@plt>
  405f38:	cmp	w1, #0x200
  405f3c:	b.eq	4064e8 <ferror@plt+0x47a8>  // b.none
  405f40:	cmp	w1, #0x201
  405f44:	b.ne	405fc8 <ferror@plt+0x4288>  // b.any
  405f48:	ldp	x19, x20, [sp, #16]
  405f4c:	adrp	x1, 457000 <warn@@Base+0x7640>
  405f50:	ldp	x29, x30, [sp], #32
  405f54:	add	x1, x1, #0x630
  405f58:	mov	w2, #0x5                   	// #5
  405f5c:	mov	x0, #0x0                   	// #0
  405f60:	b	401c70 <dcgettext@plt>
  405f64:	cmp	w1, #0x30b
  405f68:	b.eq	40645c <ferror@plt+0x471c>  // b.none
  405f6c:	b.ls	405f9c <ferror@plt+0x425c>  // b.plast
  405f70:	cmp	w1, #0x30c
  405f74:	b.eq	40622c <ferror@plt+0x44ec>  // b.none
  405f78:	cmp	w1, #0x400
  405f7c:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405f80:	ldp	x19, x20, [sp, #16]
  405f84:	adrp	x1, 457000 <warn@@Base+0x7640>
  405f88:	ldp	x29, x30, [sp], #32
  405f8c:	add	x1, x1, #0x910
  405f90:	mov	w2, #0x5                   	// #5
  405f94:	mov	x0, #0x0                   	// #0
  405f98:	b	401c70 <dcgettext@plt>
  405f9c:	cmp	w1, #0x309
  405fa0:	b.eq	406248 <ferror@plt+0x4508>  // b.none
  405fa4:	cmp	w1, #0x30a
  405fa8:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405fac:	ldp	x19, x20, [sp, #16]
  405fb0:	adrp	x1, 457000 <warn@@Base+0x7640>
  405fb4:	ldp	x29, x30, [sp], #32
  405fb8:	add	x1, x1, #0x878
  405fbc:	mov	w2, #0x5                   	// #5
  405fc0:	mov	x0, #0x0                   	// #0
  405fc4:	b	401c70 <dcgettext@plt>
  405fc8:	cmp	w1, #0x10f
  405fcc:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405fd0:	ldp	x19, x20, [sp, #16]
  405fd4:	adrp	x1, 457000 <warn@@Base+0x7640>
  405fd8:	ldp	x29, x30, [sp], #32
  405fdc:	add	x1, x1, #0x5d0
  405fe0:	mov	w2, #0x5                   	// #5
  405fe4:	mov	x0, #0x0                   	// #0
  405fe8:	b	401c70 <dcgettext@plt>
  405fec:	cmp	w1, #0x402
  405ff0:	b.eq	406264 <ferror@plt+0x4524>  // b.none
  405ff4:	cmp	w1, #0x403
  405ff8:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  405ffc:	ldp	x19, x20, [sp, #16]
  406000:	adrp	x1, 457000 <warn@@Base+0x7640>
  406004:	ldp	x29, x30, [sp], #32
  406008:	add	x1, x1, #0x990
  40600c:	mov	w2, #0x5                   	// #5
  406010:	mov	x0, #0x0                   	// #0
  406014:	b	401c70 <dcgettext@plt>
  406018:	cmp	w1, #0xd
  40601c:	b.eq	406280 <ferror@plt+0x4540>  // b.none
  406020:	cmp	w1, #0x10
  406024:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  406028:	ldp	x19, x20, [sp, #16]
  40602c:	adrp	x1, 457000 <warn@@Base+0x7640>
  406030:	ldp	x29, x30, [sp], #32
  406034:	add	x1, x1, #0xa30
  406038:	mov	w2, #0x5                   	// #5
  40603c:	mov	x0, #0x0                   	// #0
  406040:	b	401c70 <dcgettext@plt>
  406044:	cmp	w1, #0x4
  406048:	b.eq	406360 <ferror@plt+0x4620>  // b.none
  40604c:	b.ls	40607c <ferror@plt+0x433c>  // b.plast
  406050:	cmp	w1, #0x6
  406054:	b.eq	40629c <ferror@plt+0x455c>  // b.none
  406058:	cmp	w1, #0xa
  40605c:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  406060:	ldp	x19, x20, [sp, #16]
  406064:	adrp	x1, 457000 <warn@@Base+0x7640>
  406068:	ldp	x29, x30, [sp], #32
  40606c:	add	x1, x1, #0x9c8
  406070:	mov	w2, #0x5                   	// #5
  406074:	mov	x0, #0x0                   	// #0
  406078:	b	401c70 <dcgettext@plt>
  40607c:	cmp	w1, #0x2
  406080:	b.eq	4064cc <ferror@plt+0x478c>  // b.none
  406084:	cmp	w1, #0x3
  406088:	b.ne	406138 <ferror@plt+0x43f8>  // b.any
  40608c:	ldp	x19, x20, [sp, #16]
  406090:	adrp	x1, 457000 <warn@@Base+0x7640>
  406094:	ldp	x29, x30, [sp], #32
  406098:	add	x1, x1, #0x308
  40609c:	mov	w2, #0x5                   	// #5
  4060a0:	mov	x0, #0x0                   	// #0
  4060a4:	b	401c70 <dcgettext@plt>
  4060a8:	cmp	w1, #0x109
  4060ac:	b.eq	4062b8 <ferror@plt+0x4578>  // b.none
  4060b0:	cmp	w1, #0x10a
  4060b4:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  4060b8:	ldp	x19, x20, [sp, #16]
  4060bc:	adrp	x1, 457000 <warn@@Base+0x7640>
  4060c0:	ldp	x29, x30, [sp], #32
  4060c4:	add	x1, x1, #0x4d0
  4060c8:	mov	w2, #0x5                   	// #5
  4060cc:	mov	x0, #0x0                   	// #0
  4060d0:	b	401c70 <dcgettext@plt>
  4060d4:	cmp	w1, #0x105
  4060d8:	b.eq	406478 <ferror@plt+0x4738>  // b.none
  4060dc:	b.ls	40610c <ferror@plt+0x43cc>  // b.plast
  4060e0:	cmp	w1, #0x106
  4060e4:	b.eq	4062f0 <ferror@plt+0x45b0>  // b.none
  4060e8:	cmp	w1, #0x107
  4060ec:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  4060f0:	ldp	x19, x20, [sp, #16]
  4060f4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4060f8:	ldp	x29, x30, [sp], #32
  4060fc:	add	x1, x1, #0x440
  406100:	mov	w2, #0x5                   	// #5
  406104:	mov	x0, #0x0                   	// #0
  406108:	b	401c70 <dcgettext@plt>
  40610c:	cmp	w1, #0x103
  406110:	b.eq	40630c <ferror@plt+0x45cc>  // b.none
  406114:	cmp	w1, #0x104
  406118:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  40611c:	ldp	x19, x20, [sp, #16]
  406120:	adrp	x1, 457000 <warn@@Base+0x7640>
  406124:	ldp	x29, x30, [sp], #32
  406128:	add	x1, x1, #0x3e0
  40612c:	mov	w2, #0x5                   	// #5
  406130:	mov	x0, #0x0                   	// #0
  406134:	b	401c70 <dcgettext@plt>
  406138:	cmp	w1, #0x1
  40613c:	b.ne	406178 <ferror@plt+0x4438>  // b.any
  406140:	ldp	x19, x20, [sp, #16]
  406144:	adrp	x1, 457000 <warn@@Base+0x7640>
  406148:	ldp	x29, x30, [sp], #32
  40614c:	add	x1, x1, #0x2b8
  406150:	mov	w2, #0x5                   	// #5
  406154:	mov	x0, #0x0                   	// #0
  406158:	b	401c70 <dcgettext@plt>
  40615c:	ldp	x19, x20, [sp, #16]
  406160:	adrp	x1, 457000 <warn@@Base+0x7640>
  406164:	ldp	x29, x30, [sp], #32
  406168:	add	x1, x1, #0xae8
  40616c:	mov	w2, #0x5                   	// #5
  406170:	mov	x0, #0x0                   	// #0
  406174:	b	401c70 <dcgettext@plt>
  406178:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  40617c:	add	x20, x20, #0x4a0
  406180:	add	x20, x20, #0x320
  406184:	mov	w2, #0x5                   	// #5
  406188:	adrp	x1, 457000 <warn@@Base+0x7640>
  40618c:	mov	x0, #0x0                   	// #0
  406190:	add	x1, x1, #0xb28
  406194:	bl	401c70 <dcgettext@plt>
  406198:	mov	w3, w19
  40619c:	mov	x2, x0
  4061a0:	mov	x1, #0x40                  	// #64
  4061a4:	mov	x0, x20
  4061a8:	bl	4019e0 <snprintf@plt>
  4061ac:	mov	x0, x20
  4061b0:	ldp	x19, x20, [sp, #16]
  4061b4:	ldp	x29, x30, [sp], #32
  4061b8:	ret
  4061bc:	ldp	x19, x20, [sp, #16]
  4061c0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4061c4:	ldp	x29, x30, [sp], #32
  4061c8:	add	x1, x1, #0xb18
  4061cc:	mov	w2, #0x5                   	// #5
  4061d0:	mov	x0, #0x0                   	// #0
  4061d4:	b	401c70 <dcgettext@plt>
  4061d8:	ldp	x19, x20, [sp, #16]
  4061dc:	adrp	x1, 457000 <warn@@Base+0x7640>
  4061e0:	ldp	x29, x30, [sp], #32
  4061e4:	add	x1, x1, #0x798
  4061e8:	mov	w2, #0x5                   	// #5
  4061ec:	mov	x0, #0x0                   	// #0
  4061f0:	b	401c70 <dcgettext@plt>
  4061f4:	ldp	x19, x20, [sp, #16]
  4061f8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4061fc:	ldp	x29, x30, [sp], #32
  406200:	add	x1, x1, #0x710
  406204:	mov	w2, #0x5                   	// #5
  406208:	mov	x0, #0x0                   	// #0
  40620c:	b	401c70 <dcgettext@plt>
  406210:	ldp	x19, x20, [sp, #16]
  406214:	adrp	x1, 457000 <warn@@Base+0x7640>
  406218:	ldp	x29, x30, [sp], #32
  40621c:	add	x1, x1, #0x688
  406220:	mov	w2, #0x5                   	// #5
  406224:	mov	x0, #0x0                   	// #0
  406228:	b	401c70 <dcgettext@plt>
  40622c:	ldp	x19, x20, [sp, #16]
  406230:	adrp	x1, 457000 <warn@@Base+0x7640>
  406234:	ldp	x29, x30, [sp], #32
  406238:	add	x1, x1, #0x8d8
  40623c:	mov	w2, #0x5                   	// #5
  406240:	mov	x0, #0x0                   	// #0
  406244:	b	401c70 <dcgettext@plt>
  406248:	ldp	x19, x20, [sp, #16]
  40624c:	adrp	x1, 457000 <warn@@Base+0x7640>
  406250:	ldp	x29, x30, [sp], #32
  406254:	add	x1, x1, #0x838
  406258:	mov	w2, #0x5                   	// #5
  40625c:	mov	x0, #0x0                   	// #0
  406260:	b	401c70 <dcgettext@plt>
  406264:	ldp	x19, x20, [sp, #16]
  406268:	adrp	x1, 457000 <warn@@Base+0x7640>
  40626c:	ldp	x29, x30, [sp], #32
  406270:	add	x1, x1, #0x958
  406274:	mov	w2, #0x5                   	// #5
  406278:	mov	x0, #0x0                   	// #0
  40627c:	b	401c70 <dcgettext@plt>
  406280:	ldp	x19, x20, [sp, #16]
  406284:	adrp	x1, 457000 <warn@@Base+0x7640>
  406288:	ldp	x29, x30, [sp], #32
  40628c:	add	x1, x1, #0xa10
  406290:	mov	w2, #0x5                   	// #5
  406294:	mov	x0, #0x0                   	// #0
  406298:	b	401c70 <dcgettext@plt>
  40629c:	ldp	x19, x20, [sp, #16]
  4062a0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4062a4:	ldp	x29, x30, [sp], #32
  4062a8:	add	x1, x1, #0x298
  4062ac:	mov	w2, #0x5                   	// #5
  4062b0:	mov	x0, #0x0                   	// #0
  4062b4:	b	401c70 <dcgettext@plt>
  4062b8:	ldp	x19, x20, [sp, #16]
  4062bc:	adrp	x1, 457000 <warn@@Base+0x7640>
  4062c0:	ldp	x29, x30, [sp], #32
  4062c4:	add	x1, x1, #0x490
  4062c8:	mov	w2, #0x5                   	// #5
  4062cc:	mov	x0, #0x0                   	// #0
  4062d0:	b	401c70 <dcgettext@plt>
  4062d4:	ldp	x19, x20, [sp, #16]
  4062d8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4062dc:	ldp	x29, x30, [sp], #32
  4062e0:	add	x1, x1, #0x350
  4062e4:	mov	w2, #0x5                   	// #5
  4062e8:	mov	x0, #0x0                   	// #0
  4062ec:	b	401c70 <dcgettext@plt>
  4062f0:	ldp	x19, x20, [sp, #16]
  4062f4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4062f8:	ldp	x29, x30, [sp], #32
  4062fc:	add	x1, x1, #0x420
  406300:	mov	w2, #0x5                   	// #5
  406304:	mov	x0, #0x0                   	// #0
  406308:	b	401c70 <dcgettext@plt>
  40630c:	ldp	x19, x20, [sp, #16]
  406310:	adrp	x1, 457000 <warn@@Base+0x7640>
  406314:	ldp	x29, x30, [sp], #32
  406318:	add	x1, x1, #0x3c0
  40631c:	mov	w2, #0x5                   	// #5
  406320:	mov	x0, #0x0                   	// #0
  406324:	b	401c70 <dcgettext@plt>
  406328:	ldp	x19, x20, [sp, #16]
  40632c:	adrp	x1, 457000 <warn@@Base+0x7640>
  406330:	ldp	x29, x30, [sp], #32
  406334:	add	x1, x1, #0xa80
  406338:	mov	w2, #0x5                   	// #5
  40633c:	mov	x0, #0x0                   	// #0
  406340:	b	401c70 <dcgettext@plt>
  406344:	ldp	x19, x20, [sp, #16]
  406348:	adrp	x1, 457000 <warn@@Base+0x7640>
  40634c:	ldp	x29, x30, [sp], #32
  406350:	add	x1, x1, #0x538
  406354:	mov	w2, #0x5                   	// #5
  406358:	mov	x0, #0x0                   	// #0
  40635c:	b	401c70 <dcgettext@plt>
  406360:	ldp	x19, x20, [sp, #16]
  406364:	adrp	x1, 457000 <warn@@Base+0x7640>
  406368:	ldp	x29, x30, [sp], #32
  40636c:	add	x1, x1, #0x330
  406370:	mov	w2, #0x5                   	// #5
  406374:	mov	x0, #0x0                   	// #0
  406378:	b	401c70 <dcgettext@plt>
  40637c:	ldp	x19, x20, [sp, #16]
  406380:	adrp	x1, 457000 <warn@@Base+0x7640>
  406384:	ldp	x29, x30, [sp], #32
  406388:	add	x1, x1, #0xad0
  40638c:	mov	w2, #0x5                   	// #5
  406390:	mov	x0, #0x0                   	// #0
  406394:	b	401c70 <dcgettext@plt>
  406398:	ldp	x19, x20, [sp, #16]
  40639c:	adrp	x1, 457000 <warn@@Base+0x7640>
  4063a0:	ldp	x29, x30, [sp], #32
  4063a4:	add	x1, x1, #0x5a0
  4063a8:	mov	w2, #0x5                   	// #5
  4063ac:	mov	x0, #0x0                   	// #0
  4063b0:	b	401c70 <dcgettext@plt>
  4063b4:	ldp	x19, x20, [sp, #16]
  4063b8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4063bc:	ldp	x29, x30, [sp], #32
  4063c0:	add	x1, x1, #0x808
  4063c4:	mov	w2, #0x5                   	// #5
  4063c8:	mov	x0, #0x0                   	// #0
  4063cc:	b	401c70 <dcgettext@plt>
  4063d0:	ldp	x19, x20, [sp, #16]
  4063d4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4063d8:	ldp	x29, x30, [sp], #32
  4063dc:	add	x1, x1, #0x460
  4063e0:	mov	w2, #0x5                   	// #5
  4063e4:	mov	x0, #0x0                   	// #0
  4063e8:	b	401c70 <dcgettext@plt>
  4063ec:	ldp	x19, x20, [sp, #16]
  4063f0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4063f4:	ldp	x29, x30, [sp], #32
  4063f8:	add	x1, x1, #0x508
  4063fc:	mov	w2, #0x5                   	// #5
  406400:	mov	x0, #0x0                   	// #0
  406404:	b	401c70 <dcgettext@plt>
  406408:	ldp	x19, x20, [sp, #16]
  40640c:	adrp	x1, 457000 <warn@@Base+0x7640>
  406410:	ldp	x29, x30, [sp], #32
  406414:	add	x1, x1, #0x9e8
  406418:	mov	w2, #0x5                   	// #5
  40641c:	mov	x0, #0x0                   	// #0
  406420:	b	401c70 <dcgettext@plt>
  406424:	ldp	x19, x20, [sp, #16]
  406428:	adrp	x1, 457000 <warn@@Base+0x7640>
  40642c:	ldp	x29, x30, [sp], #32
  406430:	add	x1, x1, #0xa58
  406434:	mov	w2, #0x5                   	// #5
  406438:	mov	x0, #0x0                   	// #0
  40643c:	b	401c70 <dcgettext@plt>
  406440:	ldp	x19, x20, [sp, #16]
  406444:	adrp	x1, 457000 <warn@@Base+0x7640>
  406448:	ldp	x29, x30, [sp], #32
  40644c:	add	x1, x1, #0x770
  406450:	mov	w2, #0x5                   	// #5
  406454:	mov	x0, #0x0                   	// #0
  406458:	b	401c70 <dcgettext@plt>
  40645c:	ldp	x19, x20, [sp, #16]
  406460:	adrp	x1, 457000 <warn@@Base+0x7640>
  406464:	ldp	x29, x30, [sp], #32
  406468:	add	x1, x1, #0x8a8
  40646c:	mov	w2, #0x5                   	// #5
  406470:	mov	x0, #0x0                   	// #0
  406474:	b	401c70 <dcgettext@plt>
  406478:	ldp	x19, x20, [sp, #16]
  40647c:	adrp	x1, 457000 <warn@@Base+0x7640>
  406480:	ldp	x29, x30, [sp], #32
  406484:	add	x1, x1, #0x400
  406488:	mov	w2, #0x5                   	// #5
  40648c:	mov	x0, #0x0                   	// #0
  406490:	b	401c70 <dcgettext@plt>
  406494:	ldp	x19, x20, [sp, #16]
  406498:	adrp	x1, 457000 <warn@@Base+0x7640>
  40649c:	ldp	x29, x30, [sp], #32
  4064a0:	add	x1, x1, #0x3a0
  4064a4:	mov	w2, #0x5                   	// #5
  4064a8:	mov	x0, #0x0                   	// #0
  4064ac:	b	401c70 <dcgettext@plt>
  4064b0:	ldp	x19, x20, [sp, #16]
  4064b4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4064b8:	ldp	x29, x30, [sp], #32
  4064bc:	add	x1, x1, #0x930
  4064c0:	mov	w2, #0x5                   	// #5
  4064c4:	mov	x0, #0x0                   	// #0
  4064c8:	b	401c70 <dcgettext@plt>
  4064cc:	ldp	x19, x20, [sp, #16]
  4064d0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4064d4:	ldp	x29, x30, [sp], #32
  4064d8:	add	x1, x1, #0x2e0
  4064dc:	mov	w2, #0x5                   	// #5
  4064e0:	mov	x0, #0x0                   	// #0
  4064e4:	b	401c70 <dcgettext@plt>
  4064e8:	ldp	x19, x20, [sp, #16]
  4064ec:	adrp	x1, 457000 <warn@@Base+0x7640>
  4064f0:	ldp	x29, x30, [sp], #32
  4064f4:	add	x1, x1, #0x608
  4064f8:	mov	w2, #0x5                   	// #5
  4064fc:	mov	x0, #0x0                   	// #0
  406500:	b	401c70 <dcgettext@plt>
  406504:	ldp	x19, x20, [sp, #16]
  406508:	adrp	x1, 457000 <warn@@Base+0x7640>
  40650c:	ldp	x29, x30, [sp], #32
  406510:	add	x1, x1, #0x658
  406514:	mov	w2, #0x5                   	// #5
  406518:	mov	x0, #0x0                   	// #0
  40651c:	b	401c70 <dcgettext@plt>
  406520:	ldp	x19, x20, [sp, #16]
  406524:	adrp	x1, 457000 <warn@@Base+0x7640>
  406528:	ldp	x29, x30, [sp], #32
  40652c:	add	x1, x1, #0x6e0
  406530:	mov	w2, #0x5                   	// #5
  406534:	mov	x0, #0x0                   	// #0
  406538:	b	401c70 <dcgettext@plt>
  40653c:	nop
  406540:	stp	x29, x30, [sp, #-80]!
  406544:	mov	x29, sp
  406548:	str	x25, [sp, #64]
  40654c:	mov	x25, x0
  406550:	ldr	w0, [x0, #100]
  406554:	cbz	w0, 406640 <ferror@plt+0x4900>
  406558:	stp	x19, x20, [sp, #16]
  40655c:	mov	x20, x1
  406560:	stp	x21, x22, [sp, #32]
  406564:	adrp	x22, 456000 <warn@@Base+0x6640>
  406568:	mov	w21, #0x50                  	// #80
  40656c:	add	x22, x22, #0xd78
  406570:	stp	x23, x24, [sp, #48]
  406574:	adrp	x23, 456000 <warn@@Base+0x6640>
  406578:	mov	w24, #0x0                   	// #0
  40657c:	add	x23, x23, #0xd68
  406580:	b	4065a0 <ferror@plt+0x4860>
  406584:	add	w24, w24, #0x1
  406588:	mov	x1, x20
  40658c:	bl	401ba0 <strcmp@plt>
  406590:	cbz	w0, 4065ec <ferror@plt+0x48ac>
  406594:	ldr	w0, [x25, #100]
  406598:	cmp	w24, w0
  40659c:	b.cs	406634 <ferror@plt+0x48f4>  // b.hs, b.nlast
  4065a0:	ldr	x1, [x25, #112]
  4065a4:	umull	x19, w24, w21
  4065a8:	cmn	x1, x19
  4065ac:	b.eq	40660c <ferror@plt+0x48cc>  // b.none
  4065b0:	ldr	x0, [x25, #128]
  4065b4:	cbz	x0, 406624 <ferror@plt+0x48e4>
  4065b8:	ldr	x2, [x25, #136]
  4065bc:	ldr	w1, [x1, x19]
  4065c0:	add	x0, x0, x1
  4065c4:	cmp	x1, x2
  4065c8:	b.cc	406584 <ferror@plt+0x4844>  // b.lo, b.ul, b.last
  4065cc:	mov	w2, #0x5                   	// #5
  4065d0:	mov	x1, x22
  4065d4:	mov	x0, #0x0                   	// #0
  4065d8:	bl	401c70 <dcgettext@plt>
  4065dc:	add	w24, w24, #0x1
  4065e0:	mov	x1, x20
  4065e4:	bl	401ba0 <strcmp@plt>
  4065e8:	cbnz	w0, 406594 <ferror@plt+0x4854>
  4065ec:	ldr	x0, [x25, #112]
  4065f0:	ldp	x21, x22, [sp, #32]
  4065f4:	add	x0, x0, x19
  4065f8:	ldp	x19, x20, [sp, #16]
  4065fc:	ldp	x23, x24, [sp, #48]
  406600:	ldr	x25, [sp, #64]
  406604:	ldp	x29, x30, [sp], #80
  406608:	ret
  40660c:	adrp	x1, 456000 <warn@@Base+0x6640>
  406610:	mov	w2, #0x5                   	// #5
  406614:	add	x1, x1, #0xd60
  406618:	mov	x0, #0x0                   	// #0
  40661c:	bl	401c70 <dcgettext@plt>
  406620:	b	406584 <ferror@plt+0x4844>
  406624:	mov	x1, x23
  406628:	mov	w2, #0x5                   	// #5
  40662c:	bl	401c70 <dcgettext@plt>
  406630:	b	406584 <ferror@plt+0x4844>
  406634:	ldp	x19, x20, [sp, #16]
  406638:	ldp	x21, x22, [sp, #32]
  40663c:	ldp	x23, x24, [sp, #48]
  406640:	mov	x0, #0x0                   	// #0
  406644:	ldr	x25, [sp, #64]
  406648:	ldp	x29, x30, [sp], #80
  40664c:	ret
  406650:	stp	x29, x30, [sp, #-80]!
  406654:	mov	x29, sp
  406658:	stp	x23, x24, [sp, #48]
  40665c:	ldr	x24, [x0, #112]
  406660:	cbz	x24, 406764 <ferror@plt+0x4a24>
  406664:	stp	x19, x20, [sp, #16]
  406668:	mov	x20, x1
  40666c:	stp	x25, x26, [sp, #64]
  406670:	mov	x25, x0
  406674:	mov	x26, x2
  406678:	cbz	x2, 40673c <ferror@plt+0x49fc>
  40667c:	ldr	w2, [x26], #4
  406680:	cbz	w2, 40673c <ferror@plt+0x49fc>
  406684:	adrp	x23, 456000 <warn@@Base+0x6640>
  406688:	add	x23, x23, #0xd68
  40668c:	stp	x21, x22, [sp, #32]
  406690:	adrp	x22, 456000 <warn@@Base+0x6640>
  406694:	mov	w21, #0x50                  	// #80
  406698:	add	x22, x22, #0xd78
  40669c:	b	4066b4 <ferror@plt+0x4974>
  4066a0:	mov	x1, x20
  4066a4:	bl	401ba0 <strcmp@plt>
  4066a8:	cbz	w0, 406700 <ferror@plt+0x49c0>
  4066ac:	ldr	w2, [x26], #4
  4066b0:	cbz	w2, 406734 <ferror@plt+0x49f4>
  4066b4:	ldr	w0, [x25, #100]
  4066b8:	umull	x19, w2, w21
  4066bc:	cmp	w0, w2
  4066c0:	b.ls	4066ac <ferror@plt+0x496c>  // b.plast
  4066c4:	ldr	x2, [x25, #128]
  4066c8:	cbz	x2, 40671c <ferror@plt+0x49dc>
  4066cc:	ldr	x1, [x25, #136]
  4066d0:	ldr	w0, [x24, x19]
  4066d4:	cmp	x0, x1
  4066d8:	add	x0, x2, x0
  4066dc:	b.cc	4066a0 <ferror@plt+0x4960>  // b.lo, b.ul, b.last
  4066e0:	mov	w2, #0x5                   	// #5
  4066e4:	mov	x1, x22
  4066e8:	mov	x0, #0x0                   	// #0
  4066ec:	bl	401c70 <dcgettext@plt>
  4066f0:	mov	x1, x20
  4066f4:	ldr	x24, [x25, #112]
  4066f8:	bl	401ba0 <strcmp@plt>
  4066fc:	cbnz	w0, 4066ac <ferror@plt+0x496c>
  406700:	add	x0, x24, x19
  406704:	ldp	x19, x20, [sp, #16]
  406708:	ldp	x21, x22, [sp, #32]
  40670c:	ldp	x23, x24, [sp, #48]
  406710:	ldp	x25, x26, [sp, #64]
  406714:	ldp	x29, x30, [sp], #80
  406718:	ret
  40671c:	mov	x1, x23
  406720:	mov	w2, #0x5                   	// #5
  406724:	mov	x0, #0x0                   	// #0
  406728:	bl	401c70 <dcgettext@plt>
  40672c:	ldr	x24, [x25, #112]
  406730:	b	4066a0 <ferror@plt+0x4960>
  406734:	cbz	x24, 406758 <ferror@plt+0x4a18>
  406738:	ldp	x21, x22, [sp, #32]
  40673c:	mov	x1, x20
  406740:	mov	x0, x25
  406744:	ldp	x19, x20, [sp, #16]
  406748:	ldp	x23, x24, [sp, #48]
  40674c:	ldp	x25, x26, [sp, #64]
  406750:	ldp	x29, x30, [sp], #80
  406754:	b	406540 <ferror@plt+0x4800>
  406758:	ldp	x19, x20, [sp, #16]
  40675c:	ldp	x21, x22, [sp, #32]
  406760:	ldp	x25, x26, [sp, #64]
  406764:	mov	x0, #0x0                   	// #0
  406768:	ldp	x23, x24, [sp, #48]
  40676c:	ldp	x29, x30, [sp], #80
  406770:	ret
  406774:	nop
  406778:	stp	x29, x30, [sp, #-32]!
  40677c:	mov	x29, sp
  406780:	stp	x19, x20, [sp, #16]
  406784:	mov	x19, x0
  406788:	ldr	x20, [x0, #16]
  40678c:	cmp	x20, #0x1
  406790:	b.eq	4067c0 <ferror@plt+0x4a80>  // b.none
  406794:	cmp	x20, #0x5
  406798:	b.eq	406884 <ferror@plt+0x4b44>  // b.none
  40679c:	ldr	x1, [x19, #8]
  4067a0:	mov	x2, x20
  4067a4:	adrp	x0, 457000 <warn@@Base+0x7640>
  4067a8:	add	x0, x0, #0xbc0
  4067ac:	bl	401cc0 <printf@plt>
  4067b0:	mov	w0, #0x0                   	// #0
  4067b4:	ldp	x19, x20, [sp, #16]
  4067b8:	ldp	x29, x30, [sp], #32
  4067bc:	ret
  4067c0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4067c4:	mov	w1, #0x4                   	// #4
  4067c8:	ldr	x0, [x0, #32]
  4067cc:	ldr	x2, [x2, #920]
  4067d0:	blr	x2
  4067d4:	mov	w6, #0x1759                	// #5977
  4067d8:	mov	w7, #0x851f                	// #34079
  4067dc:	movk	w6, #0xd1b7, lsl #16
  4067e0:	movk	w7, #0x51eb, lsl #16
  4067e4:	mov	w4, #0x64                  	// #100
  4067e8:	umull	x6, w0, w6
  4067ec:	lsr	x6, x6, #45
  4067f0:	umull	x1, w6, w7
  4067f4:	lsr	x1, x1, #37
  4067f8:	msub	w1, w1, w4, w6
  4067fc:	cbz	w1, 4068a8 <ferror@plt+0x4b68>
  406800:	mov	w8, #0xde83                	// #56963
  406804:	mov	w2, #0xec4f                	// #60495
  406808:	movk	w8, #0x431b, lsl #16
  40680c:	movk	w2, #0x4ec4, lsl #16
  406810:	mov	w3, #0x3b89                	// #15241
  406814:	mov	w10, #0x1a                  	// #26
  406818:	umull	x8, w0, w8
  40681c:	movk	w3, #0x55e6, lsl #16
  406820:	umull	x2, w6, w2
  406824:	cmp	w1, w10
  406828:	ldr	x1, [x19, #8]
  40682c:	lsr	x8, x8, #50
  406830:	lsr	x2, x2, #35
  406834:	umull	x3, w0, w3
  406838:	adrp	x9, 484000 <warn@@Base+0x34640>
  40683c:	add	x9, x9, #0x810
  406840:	umull	x7, w8, w7
  406844:	adrp	x5, 457000 <warn@@Base+0x7640>
  406848:	msub	w6, w2, w10, w6
  40684c:	add	x5, x5, #0xb48
  406850:	mov	w2, w0
  406854:	csel	x5, x5, x9, hi  // hi = pmore
  406858:	lsr	x7, x7, #37
  40685c:	lsr	x3, x3, #57
  406860:	add	w6, w6, #0x41
  406864:	adrp	x0, 457000 <warn@@Base+0x7640>
  406868:	add	x0, x0, #0xb50
  40686c:	msub	w4, w7, w4, w8
  406870:	bl	401cc0 <printf@plt>
  406874:	mov	w0, w20
  406878:	ldp	x19, x20, [sp, #16]
  40687c:	ldp	x29, x30, [sp], #32
  406880:	ret
  406884:	ldr	x1, [x19, #8]
  406888:	adrp	x0, 457000 <warn@@Base+0x7640>
  40688c:	ldr	x2, [x19, #32]
  406890:	add	x0, x0, #0xba0
  406894:	bl	401cc0 <printf@plt>
  406898:	mov	w0, #0x1                   	// #1
  40689c:	ldp	x19, x20, [sp, #16]
  4068a0:	ldp	x29, x30, [sp], #32
  4068a4:	ret
  4068a8:	mov	w6, #0xde83                	// #56963
  4068ac:	umull	x5, w0, w7
  4068b0:	movk	w6, #0x431b, lsl #16
  4068b4:	mov	w3, #0x3b89                	// #15241
  4068b8:	movk	w3, #0x55e6, lsl #16
  4068bc:	adrp	x9, 457000 <warn@@Base+0x7640>
  4068c0:	umull	x6, w0, w6
  4068c4:	lsr	x5, x5, #37
  4068c8:	ldr	x1, [x19, #8]
  4068cc:	umull	x3, w0, w3
  4068d0:	lsr	x6, x6, #50
  4068d4:	umull	x8, w5, w7
  4068d8:	mov	w2, w0
  4068dc:	add	x0, x9, #0xb78
  4068e0:	lsr	x3, x3, #57
  4068e4:	umull	x7, w6, w7
  4068e8:	lsr	x8, x8, #37
  4068ec:	lsr	x7, x7, #37
  4068f0:	msub	w5, w8, w4, w5
  4068f4:	msub	w4, w7, w4, w6
  4068f8:	bl	401cc0 <printf@plt>
  4068fc:	mov	w0, w20
  406900:	ldp	x19, x20, [sp, #16]
  406904:	ldp	x29, x30, [sp], #32
  406908:	ret
  40690c:	nop
  406910:	stp	x29, x30, [sp, #-48]!
  406914:	mov	x29, sp
  406918:	cbz	w0, 406c0c <ferror@plt+0x4ecc>
  40691c:	stp	x19, x20, [sp, #16]
  406920:	mov	w20, w0
  406924:	neg	w19, w20
  406928:	stp	x21, x22, [sp, #32]
  40692c:	and	w19, w19, w20
  406930:	adrp	x1, 456000 <warn@@Base+0x6640>
  406934:	adrp	x0, 456000 <warn@@Base+0x6640>
  406938:	add	x22, x1, #0xb10
  40693c:	add	x21, x0, #0xb60
  406940:	bic	w20, w20, w19
  406944:	cmp	w19, #0x1, lsl #12
  406948:	b.eq	4069e0 <ferror@plt+0x4ca0>  // b.none
  40694c:	b.hi	406a18 <ferror@plt+0x4cd8>  // b.pmore
  406950:	cmp	w19, #0x40
  406954:	b.eq	406bfc <ferror@plt+0x4ebc>  // b.none
  406958:	b.hi	4069ec <ferror@plt+0x4cac>  // b.pmore
  40695c:	cmp	w19, #0x8
  406960:	b.eq	406bec <ferror@plt+0x4eac>  // b.none
  406964:	b.ls	40699c <ferror@plt+0x4c5c>  // b.plast
  406968:	cmp	w19, #0x10
  40696c:	b.eq	406b20 <ferror@plt+0x4de0>  // b.none
  406970:	cmp	w19, #0x20
  406974:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406978:	adrp	x0, 456000 <warn@@Base+0x6640>
  40697c:	add	x0, x0, #0xad8
  406980:	bl	401cc0 <printf@plt>
  406984:	nop
  406988:	cbnz	w20, 4069c0 <ferror@plt+0x4c80>
  40698c:	ldp	x19, x20, [sp, #16]
  406990:	ldp	x21, x22, [sp, #32]
  406994:	ldp	x29, x30, [sp], #48
  406998:	ret
  40699c:	cmp	w19, #0x2
  4069a0:	b.eq	406bc0 <ferror@plt+0x4e80>  // b.none
  4069a4:	cmp	w19, #0x4
  4069a8:	b.ne	406a50 <ferror@plt+0x4d10>  // b.any
  4069ac:	adrp	x0, 456000 <warn@@Base+0x6640>
  4069b0:	add	x0, x0, #0xac0
  4069b4:	bl	401cc0 <printf@plt>
  4069b8:	cbz	w20, 40698c <ferror@plt+0x4c4c>
  4069bc:	nop
  4069c0:	neg	w19, w20
  4069c4:	adrp	x0, 460000 <warn@@Base+0x10640>
  4069c8:	and	w19, w19, w20
  4069cc:	add	x0, x0, #0x898
  4069d0:	bl	401cc0 <printf@plt>
  4069d4:	bic	w20, w20, w19
  4069d8:	cmp	w19, #0x1, lsl #12
  4069dc:	b.ne	40694c <ferror@plt+0x4c0c>  // b.any
  4069e0:	mov	x0, x22
  4069e4:	bl	401cc0 <printf@plt>
  4069e8:	b	406988 <ferror@plt+0x4c48>
  4069ec:	cmp	w19, #0x200
  4069f0:	b.eq	406bb0 <ferror@plt+0x4e70>  // b.none
  4069f4:	b.ls	406af0 <ferror@plt+0x4db0>  // b.plast
  4069f8:	cmp	w19, #0x400
  4069fc:	b.eq	406b40 <ferror@plt+0x4e00>  // b.none
  406a00:	cmp	w19, #0x800
  406a04:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406a08:	adrp	x0, 456000 <warn@@Base+0x6640>
  406a0c:	add	x0, x0, #0xb00
  406a10:	bl	401cc0 <printf@plt>
  406a14:	b	406988 <ferror@plt+0x4c48>
  406a18:	cmp	w19, #0x80, lsl #12
  406a1c:	b.eq	406ba0 <ferror@plt+0x4e60>  // b.none
  406a20:	b.hi	406a88 <ferror@plt+0x4d48>  // b.pmore
  406a24:	cmp	w19, #0x10, lsl #12
  406a28:	b.eq	406b90 <ferror@plt+0x4e50>  // b.none
  406a2c:	b.ls	406a68 <ferror@plt+0x4d28>  // b.plast
  406a30:	cmp	w19, #0x20, lsl #12
  406a34:	b.eq	406b60 <ferror@plt+0x4e20>  // b.none
  406a38:	cmp	w19, #0x40, lsl #12
  406a3c:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406a40:	adrp	x0, 457000 <warn@@Base+0x7640>
  406a44:	add	x0, x0, #0xc10
  406a48:	bl	401cc0 <printf@plt>
  406a4c:	b	406988 <ferror@plt+0x4c48>
  406a50:	cmp	w19, #0x1
  406a54:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406a58:	adrp	x0, 457000 <warn@@Base+0x7640>
  406a5c:	add	x0, x0, #0xbf8
  406a60:	bl	401cc0 <printf@plt>
  406a64:	b	406988 <ferror@plt+0x4c48>
  406a68:	cmp	w19, #0x4, lsl #12
  406a6c:	b.eq	406b80 <ferror@plt+0x4e40>  // b.none
  406a70:	cmp	w19, #0x8, lsl #12
  406a74:	b.ne	406ab8 <ferror@plt+0x4d78>  // b.any
  406a78:	adrp	x0, 456000 <warn@@Base+0x6640>
  406a7c:	add	x0, x0, #0xb40
  406a80:	bl	401cc0 <printf@plt>
  406a84:	b	406988 <ferror@plt+0x4c48>
  406a88:	cmp	w19, #0x400, lsl #12
  406a8c:	b.eq	406b70 <ferror@plt+0x4e30>  // b.none
  406a90:	b.ls	406ad0 <ferror@plt+0x4d90>  // b.plast
  406a94:	cmp	w19, #0x800, lsl #12
  406a98:	b.eq	406b50 <ferror@plt+0x4e10>  // b.none
  406a9c:	mov	w0, #0x1000000             	// #16777216
  406aa0:	cmp	w19, w0
  406aa4:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406aa8:	adrp	x0, 457000 <warn@@Base+0x7640>
  406aac:	add	x0, x0, #0xc70
  406ab0:	bl	401cc0 <printf@plt>
  406ab4:	b	406988 <ferror@plt+0x4c48>
  406ab8:	cmp	w19, #0x2, lsl #12
  406abc:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406ac0:	adrp	x0, 456000 <warn@@Base+0x6640>
  406ac4:	add	x0, x0, #0xb20
  406ac8:	bl	401cc0 <printf@plt>
  406acc:	b	406988 <ferror@plt+0x4c48>
  406ad0:	cmp	w19, #0x100, lsl #12
  406ad4:	b.eq	406b30 <ferror@plt+0x4df0>  // b.none
  406ad8:	cmp	w19, #0x200, lsl #12
  406adc:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406ae0:	adrp	x0, 457000 <warn@@Base+0x7640>
  406ae4:	add	x0, x0, #0xc40
  406ae8:	bl	401cc0 <printf@plt>
  406aec:	b	406988 <ferror@plt+0x4c48>
  406af0:	cmp	w19, #0x80
  406af4:	b.eq	406b10 <ferror@plt+0x4dd0>  // b.none
  406af8:	cmp	w19, #0x100
  406afc:	b.ne	406bd0 <ferror@plt+0x4e90>  // b.any
  406b00:	adrp	x0, 456000 <warn@@Base+0x6640>
  406b04:	add	x0, x0, #0xaf0
  406b08:	bl	401cc0 <printf@plt>
  406b0c:	b	406988 <ferror@plt+0x4c48>
  406b10:	adrp	x0, 456000 <warn@@Base+0x6640>
  406b14:	add	x0, x0, #0xae8
  406b18:	bl	401cc0 <printf@plt>
  406b1c:	b	406988 <ferror@plt+0x4c48>
  406b20:	adrp	x0, 456000 <warn@@Base+0x6640>
  406b24:	add	x0, x0, #0xad0
  406b28:	bl	401cc0 <printf@plt>
  406b2c:	b	406988 <ferror@plt+0x4c48>
  406b30:	adrp	x0, 457000 <warn@@Base+0x7640>
  406b34:	add	x0, x0, #0xc30
  406b38:	bl	401cc0 <printf@plt>
  406b3c:	b	406988 <ferror@plt+0x4c48>
  406b40:	adrp	x0, 456000 <warn@@Base+0x6640>
  406b44:	add	x0, x0, #0xaf8
  406b48:	bl	401cc0 <printf@plt>
  406b4c:	b	406988 <ferror@plt+0x4c48>
  406b50:	adrp	x0, 457000 <warn@@Base+0x7640>
  406b54:	add	x0, x0, #0xc60
  406b58:	bl	401cc0 <printf@plt>
  406b5c:	b	406988 <ferror@plt+0x4c48>
  406b60:	adrp	x0, 457000 <warn@@Base+0x7640>
  406b64:	add	x0, x0, #0xc00
  406b68:	bl	401cc0 <printf@plt>
  406b6c:	b	406988 <ferror@plt+0x4c48>
  406b70:	adrp	x0, 457000 <warn@@Base+0x7640>
  406b74:	add	x0, x0, #0xc50
  406b78:	bl	401cc0 <printf@plt>
  406b7c:	b	406988 <ferror@plt+0x4c48>
  406b80:	adrp	x0, 456000 <warn@@Base+0x6640>
  406b84:	add	x0, x0, #0xb30
  406b88:	bl	401cc0 <printf@plt>
  406b8c:	b	406988 <ferror@plt+0x4c48>
  406b90:	adrp	x0, 456000 <warn@@Base+0x6640>
  406b94:	add	x0, x0, #0xb50
  406b98:	bl	401cc0 <printf@plt>
  406b9c:	b	406988 <ferror@plt+0x4c48>
  406ba0:	adrp	x0, 457000 <warn@@Base+0x7640>
  406ba4:	add	x0, x0, #0xc20
  406ba8:	bl	401cc0 <printf@plt>
  406bac:	b	406988 <ferror@plt+0x4c48>
  406bb0:	adrp	x0, 457000 <warn@@Base+0x7640>
  406bb4:	add	x0, x0, #0xc38
  406bb8:	bl	401cc0 <printf@plt>
  406bbc:	b	406988 <ferror@plt+0x4c48>
  406bc0:	adrp	x0, 456000 <warn@@Base+0x6640>
  406bc4:	add	x0, x0, #0xab8
  406bc8:	bl	401cc0 <printf@plt>
  406bcc:	b	406988 <ferror@plt+0x4c48>
  406bd0:	mov	w2, #0x5                   	// #5
  406bd4:	mov	x1, x21
  406bd8:	mov	x0, #0x0                   	// #0
  406bdc:	bl	401c70 <dcgettext@plt>
  406be0:	mov	w1, w19
  406be4:	bl	401cc0 <printf@plt>
  406be8:	b	406988 <ferror@plt+0x4c48>
  406bec:	adrp	x0, 456000 <warn@@Base+0x6640>
  406bf0:	add	x0, x0, #0xac8
  406bf4:	bl	401cc0 <printf@plt>
  406bf8:	b	406988 <ferror@plt+0x4c48>
  406bfc:	adrp	x0, 456000 <warn@@Base+0x6640>
  406c00:	add	x0, x0, #0xae0
  406c04:	bl	401cc0 <printf@plt>
  406c08:	b	406988 <ferror@plt+0x4c48>
  406c0c:	mov	w2, #0x5                   	// #5
  406c10:	adrp	x1, 457000 <warn@@Base+0x7640>
  406c14:	mov	x0, #0x0                   	// #0
  406c18:	add	x1, x1, #0xbf0
  406c1c:	bl	401c70 <dcgettext@plt>
  406c20:	ldp	x29, x30, [sp], #48
  406c24:	b	401cc0 <printf@plt>
  406c28:	stp	x29, x30, [sp, #-48]!
  406c2c:	mov	x29, sp
  406c30:	cbz	w0, 406da4 <ferror@plt+0x5064>
  406c34:	stp	x19, x20, [sp, #16]
  406c38:	mov	w20, w0
  406c3c:	neg	w19, w20
  406c40:	stp	x21, x22, [sp, #32]
  406c44:	and	w19, w19, w20
  406c48:	adrp	x0, 457000 <warn@@Base+0x7640>
  406c4c:	adrp	x1, 456000 <warn@@Base+0x6640>
  406c50:	add	x22, x0, #0xca8
  406c54:	add	x21, x1, #0xb60
  406c58:	bic	w20, w20, w19
  406c5c:	cmp	w19, #0x20
  406c60:	b.eq	406ce8 <ferror@plt+0x4fa8>  // b.none
  406c64:	b.hi	406cf4 <ferror@plt+0x4fb4>  // b.pmore
  406c68:	cmp	w19, #0x4
  406c6c:	b.eq	406d84 <ferror@plt+0x5044>  // b.none
  406c70:	b.ls	406ca4 <ferror@plt+0x4f64>  // b.plast
  406c74:	cmp	w19, #0x8
  406c78:	b.eq	406d64 <ferror@plt+0x5024>  // b.none
  406c7c:	cmp	w19, #0x10
  406c80:	b.ne	406d48 <ferror@plt+0x5008>  // b.any
  406c84:	adrp	x0, 457000 <warn@@Base+0x7640>
  406c88:	add	x0, x0, #0xca0
  406c8c:	bl	401cc0 <printf@plt>
  406c90:	cbnz	w20, 406cc8 <ferror@plt+0x4f88>
  406c94:	ldp	x19, x20, [sp, #16]
  406c98:	ldp	x21, x22, [sp, #32]
  406c9c:	ldp	x29, x30, [sp], #48
  406ca0:	ret
  406ca4:	cmp	w19, #0x1
  406ca8:	b.eq	406d74 <ferror@plt+0x5034>  // b.none
  406cac:	cmp	w19, #0x2
  406cb0:	b.ne	406d48 <ferror@plt+0x5008>  // b.any
  406cb4:	adrp	x0, 457000 <warn@@Base+0x7640>
  406cb8:	add	x0, x0, #0xc88
  406cbc:	bl	401cc0 <printf@plt>
  406cc0:	cbz	w20, 406c94 <ferror@plt+0x4f54>
  406cc4:	nop
  406cc8:	neg	w19, w20
  406ccc:	adrp	x0, 460000 <warn@@Base+0x10640>
  406cd0:	and	w19, w19, w20
  406cd4:	add	x0, x0, #0x898
  406cd8:	bl	401cc0 <printf@plt>
  406cdc:	bic	w20, w20, w19
  406ce0:	cmp	w19, #0x20
  406ce4:	b.ne	406c64 <ferror@plt+0x4f24>  // b.any
  406ce8:	mov	x0, x22
  406cec:	bl	401cc0 <printf@plt>
  406cf0:	b	406c90 <ferror@plt+0x4f50>
  406cf4:	cmp	w19, #0x100
  406cf8:	b.eq	406d38 <ferror@plt+0x4ff8>  // b.none
  406cfc:	b.ls	406d18 <ferror@plt+0x4fd8>  // b.plast
  406d00:	cmp	w19, #0x200
  406d04:	b.ne	406d48 <ferror@plt+0x5008>  // b.any
  406d08:	adrp	x0, 457000 <warn@@Base+0x7640>
  406d0c:	add	x0, x0, #0xcd0
  406d10:	bl	401cc0 <printf@plt>
  406d14:	b	406c90 <ferror@plt+0x4f50>
  406d18:	cmp	w19, #0x40
  406d1c:	b.eq	406d94 <ferror@plt+0x5054>  // b.none
  406d20:	cmp	w19, #0x80
  406d24:	b.ne	406d48 <ferror@plt+0x5008>  // b.any
  406d28:	adrp	x0, 457000 <warn@@Base+0x7640>
  406d2c:	add	x0, x0, #0xcb8
  406d30:	bl	401cc0 <printf@plt>
  406d34:	b	406c90 <ferror@plt+0x4f50>
  406d38:	adrp	x0, 457000 <warn@@Base+0x7640>
  406d3c:	add	x0, x0, #0xcc0
  406d40:	bl	401cc0 <printf@plt>
  406d44:	b	406c90 <ferror@plt+0x4f50>
  406d48:	mov	w2, #0x5                   	// #5
  406d4c:	mov	x1, x21
  406d50:	mov	x0, #0x0                   	// #0
  406d54:	bl	401c70 <dcgettext@plt>
  406d58:	mov	w1, w19
  406d5c:	bl	401cc0 <printf@plt>
  406d60:	b	406c90 <ferror@plt+0x4f50>
  406d64:	adrp	x0, 457000 <warn@@Base+0x7640>
  406d68:	add	x0, x0, #0xc98
  406d6c:	bl	401cc0 <printf@plt>
  406d70:	b	406c90 <ferror@plt+0x4f50>
  406d74:	adrp	x0, 457000 <warn@@Base+0x7640>
  406d78:	add	x0, x0, #0xc80
  406d7c:	bl	401cc0 <printf@plt>
  406d80:	b	406c90 <ferror@plt+0x4f50>
  406d84:	adrp	x0, 457000 <warn@@Base+0x7640>
  406d88:	add	x0, x0, #0xc90
  406d8c:	bl	401cc0 <printf@plt>
  406d90:	b	406c90 <ferror@plt+0x4f50>
  406d94:	adrp	x0, 457000 <warn@@Base+0x7640>
  406d98:	add	x0, x0, #0xcb0
  406d9c:	bl	401cc0 <printf@plt>
  406da0:	b	406c90 <ferror@plt+0x4f50>
  406da4:	mov	w2, #0x5                   	// #5
  406da8:	adrp	x1, 457000 <warn@@Base+0x7640>
  406dac:	mov	x0, #0x0                   	// #0
  406db0:	add	x1, x1, #0xbf0
  406db4:	bl	401c70 <dcgettext@plt>
  406db8:	ldp	x29, x30, [sp], #48
  406dbc:	b	401cc0 <printf@plt>
  406dc0:	stp	x29, x30, [sp, #-48]!
  406dc4:	mov	x29, sp
  406dc8:	ldrh	w2, [x0, #82]
  406dcc:	stp	x21, x22, [sp, #32]
  406dd0:	mov	w22, w1
  406dd4:	cmp	w2, #0x32
  406dd8:	b.eq	406ef8 <ferror@plt+0x51b8>  // b.none
  406ddc:	b.ls	406e84 <ferror@plt+0x5144>  // b.plast
  406de0:	cmp	w2, #0xb7
  406de4:	b.eq	406f88 <ferror@plt+0x5248>  // b.none
  406de8:	mov	w0, #0x9026                	// #36902
  406dec:	cmp	w2, w0
  406df0:	b.ne	406e38 <ferror@plt+0x50f8>  // b.any
  406df4:	cmp	w1, #0x80
  406df8:	b.eq	406eec <ferror@plt+0x51ac>  // b.none
  406dfc:	cmp	w1, #0x88
  406e00:	b.eq	407030 <ferror@plt+0x52f0>  // b.none
  406e04:	mov	w2, #0x5                   	// #5
  406e08:	adrp	x1, 457000 <warn@@Base+0x7640>
  406e0c:	mov	x0, #0x0                   	// #0
  406e10:	add	x1, x1, #0xd50
  406e14:	bl	401c70 <dcgettext@plt>
  406e18:	mov	w1, w22
  406e1c:	bl	44f3e8 <error@@Base>
  406e20:	adrp	x1, 456000 <warn@@Base+0x6640>
  406e24:	mov	w2, #0x5                   	// #5
  406e28:	add	x1, x1, #0xd38
  406e2c:	mov	x0, #0x0                   	// #0
  406e30:	bl	401c70 <dcgettext@plt>
  406e34:	cbnz	x0, 406e78 <ferror@plt+0x5138>
  406e38:	stp	x19, x20, [sp, #16]
  406e3c:	mov	w2, #0x5                   	// #5
  406e40:	adrp	x1, 457000 <warn@@Base+0x7640>
  406e44:	mov	x0, #0x0                   	// #0
  406e48:	add	x1, x1, #0xdd8
  406e4c:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  406e50:	bl	401c70 <dcgettext@plt>
  406e54:	add	x19, x19, #0x4a0
  406e58:	add	x19, x19, #0x360
  406e5c:	mov	x2, x0
  406e60:	mov	w3, w22
  406e64:	mov	x0, x19
  406e68:	mov	x1, #0x20                  	// #32
  406e6c:	bl	4019e0 <snprintf@plt>
  406e70:	mov	x0, x19
  406e74:	ldp	x19, x20, [sp, #16]
  406e78:	ldp	x21, x22, [sp, #32]
  406e7c:	ldp	x29, x30, [sp], #48
  406e80:	ret
  406e84:	cmp	w2, #0x8
  406e88:	b.eq	406fcc <ferror@plt+0x528c>  // b.none
  406e8c:	stp	x19, x20, [sp, #16]
  406e90:	cmp	w2, #0x15
  406e94:	b.ne	406e3c <ferror@plt+0x50fc>  // b.any
  406e98:	tst	w1, #0xffffff1f
  406e9c:	b.ne	406e3c <ferror@plt+0x50fc>  // b.any
  406ea0:	lsr	w20, w1, #5
  406ea4:	cmp	w20, #0x7
  406ea8:	b.eq	406e3c <ferror@plt+0x50fc>  // b.none
  406eac:	cmp	w20, #0x1
  406eb0:	mov	w0, #0x1                   	// #1
  406eb4:	lsl	w0, w0, w20
  406eb8:	and	w0, w0, #0xfffffffc
  406ebc:	csel	w20, w0, w20, hi  // hi = pmore
  406ec0:	mov	w2, #0x5                   	// #5
  406ec4:	adrp	x1, 457000 <warn@@Base+0x7640>
  406ec8:	mov	x0, #0x0                   	// #0
  406ecc:	add	x1, x1, #0xdc0
  406ed0:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  406ed4:	bl	401c70 <dcgettext@plt>
  406ed8:	add	x19, x19, #0x4a0
  406edc:	mov	w3, w20
  406ee0:	add	x19, x19, #0x3a0
  406ee4:	mov	x2, x0
  406ee8:	b	406e64 <ferror@plt+0x5124>
  406eec:	adrp	x0, 457000 <warn@@Base+0x7640>
  406ef0:	add	x0, x0, #0xd28
  406ef4:	b	406e78 <ferror@plt+0x5138>
  406ef8:	stp	x19, x20, [sp, #16]
  406efc:	ldrb	w1, [x0, #31]
  406f00:	cmp	w1, #0xd
  406f04:	b.ne	406e3c <ferror@plt+0x50fc>  // b.any
  406f08:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  406f0c:	add	x19, x19, #0x4a0
  406f10:	ldrh	w0, [x0, #80]
  406f14:	add	x1, x19, #0x3c0
  406f18:	strb	wzr, [x19, #960]
  406f1c:	sub	w0, w0, #0x2
  406f20:	cmp	w0, #0x1
  406f24:	b.ls	407048 <ferror@plt+0x5308>  // b.plast
  406f28:	add	x21, x19, #0x3c0
  406f2c:	lsr	w22, w22, #6
  406f30:	mov	x0, x21
  406f34:	bl	401900 <strlen@plt>
  406f38:	cmp	w22, #0x2
  406f3c:	add	x1, x21, x0
  406f40:	b.eq	4070a8 <ferror@plt+0x5368>  // b.none
  406f44:	cmp	w22, #0x3
  406f48:	b.eq	40708c <ferror@plt+0x534c>  // b.none
  406f4c:	cmp	w22, #0x1
  406f50:	b.eq	4070c4 <ferror@plt+0x5384>  // b.none
  406f54:	adrp	x2, 457000 <warn@@Base+0x7640>
  406f58:	add	x2, x2, #0xda8
  406f5c:	ldr	w3, [x2]
  406f60:	str	w3, [x21, x0]
  406f64:	ldrb	w0, [x2, #4]
  406f68:	strb	w0, [x1, #4]
  406f6c:	ldrb	w2, [x19, #960]
  406f70:	add	x1, x19, #0x3c0
  406f74:	add	x0, x19, #0x3c1
  406f78:	cmp	w2, #0x0
  406f7c:	csel	x0, x0, x1, ne  // ne = any
  406f80:	ldp	x19, x20, [sp, #16]
  406f84:	b	406e78 <ferror@plt+0x5138>
  406f88:	tbz	w22, #7, 406e38 <ferror@plt+0x50f8>
  406f8c:	adrp	x0, 462000 <warn@@Base+0x12640>
  406f90:	ands	w3, w1, #0xffffff7f
  406f94:	add	x0, x0, #0xf60
  406f98:	b.eq	406e78 <ferror@plt+0x5138>  // b.none
  406f9c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  406fa0:	add	x0, x0, #0x4a0
  406fa4:	stp	x19, x20, [sp, #16]
  406fa8:	add	x19, x0, #0x380
  406fac:	mov	x0, x19
  406fb0:	adrp	x2, 457000 <warn@@Base+0x7640>
  406fb4:	mov	x1, #0x20                  	// #32
  406fb8:	add	x2, x2, #0xd80
  406fbc:	bl	4019e0 <snprintf@plt>
  406fc0:	mov	x0, x19
  406fc4:	ldp	x19, x20, [sp, #16]
  406fc8:	b	406e78 <ferror@plt+0x5138>
  406fcc:	cmp	w1, #0x80
  406fd0:	b.eq	407080 <ferror@plt+0x5340>  // b.none
  406fd4:	b.hi	40700c <ferror@plt+0x52cc>  // b.pmore
  406fd8:	cmp	w1, #0x8
  406fdc:	b.eq	407074 <ferror@plt+0x5334>  // b.none
  406fe0:	adrp	x0, 457000 <warn@@Base+0x7640>
  406fe4:	cmp	w1, #0x20
  406fe8:	add	x0, x0, #0xce0
  406fec:	b.eq	406e78 <ferror@plt+0x5138>  // b.none
  406ff0:	adrp	x0, 457000 <warn@@Base+0x7640>
  406ff4:	cmp	w1, #0x4
  406ff8:	add	x0, x0, #0xd08
  406ffc:	b.ne	406e38 <ferror@plt+0x50f8>  // b.any
  407000:	ldp	x21, x22, [sp, #32]
  407004:	ldp	x29, x30, [sp], #48
  407008:	ret
  40700c:	cmp	w1, #0xa0
  407010:	b.eq	40703c <ferror@plt+0x52fc>  // b.none
  407014:	cmp	w1, #0xf0
  407018:	b.ne	406e38 <ferror@plt+0x50f8>  // b.any
  40701c:	adrp	x0, 457000 <warn@@Base+0x7640>
  407020:	add	x0, x0, #0xcd8
  407024:	ldp	x21, x22, [sp, #32]
  407028:	ldp	x29, x30, [sp], #48
  40702c:	ret
  407030:	adrp	x0, 457000 <warn@@Base+0x7640>
  407034:	add	x0, x0, #0xd30
  407038:	b	406e78 <ferror@plt+0x5138>
  40703c:	adrp	x0, 457000 <warn@@Base+0x7640>
  407040:	add	x0, x0, #0xcf0
  407044:	b	406e78 <ferror@plt+0x5138>
  407048:	ubfx	x0, x22, #4, #2
  40704c:	cmp	w0, #0x2
  407050:	b.eq	407118 <ferror@plt+0x53d8>  // b.none
  407054:	cmp	w0, #0x3
  407058:	b.eq	4070fc <ferror@plt+0x53bc>  // b.none
  40705c:	cmp	w0, #0x1
  407060:	b.eq	4070e0 <ferror@plt+0x53a0>  // b.none
  407064:	mov	w0, #0x4320                	// #17184
  407068:	movk	w0, #0x41, lsl #16
  40706c:	str	w0, [x19, #960]
  407070:	b	406f28 <ferror@plt+0x51e8>
  407074:	adrp	x0, 457000 <warn@@Base+0x7640>
  407078:	add	x0, x0, #0xd18
  40707c:	b	406e78 <ferror@plt+0x5138>
  407080:	adrp	x0, 457000 <warn@@Base+0x7640>
  407084:	add	x0, x0, #0xd40
  407088:	b	406e78 <ferror@plt+0x5138>
  40708c:	adrp	x2, 457000 <warn@@Base+0x7640>
  407090:	add	x2, x2, #0xdb8
  407094:	ldr	w3, [x2]
  407098:	str	w3, [x21, x0]
  40709c:	ldrb	w0, [x2, #4]
  4070a0:	strb	w0, [x1, #4]
  4070a4:	b	406f6c <ferror@plt+0x522c>
  4070a8:	adrp	x2, 457000 <warn@@Base+0x7640>
  4070ac:	add	x2, x2, #0xdb0
  4070b0:	ldr	w3, [x2]
  4070b4:	str	w3, [x21, x0]
  4070b8:	ldrb	w0, [x2, #4]
  4070bc:	strb	w0, [x1, #4]
  4070c0:	b	406f6c <ferror@plt+0x522c>
  4070c4:	adrp	x2, 457000 <warn@@Base+0x7640>
  4070c8:	add	x2, x2, #0xda0
  4070cc:	ldr	w3, [x2]
  4070d0:	str	w3, [x21, x0]
  4070d4:	ldrb	w0, [x2, #4]
  4070d8:	strb	w0, [x1, #4]
  4070dc:	b	406f6c <ferror@plt+0x522c>
  4070e0:	adrp	x0, 457000 <warn@@Base+0x7640>
  4070e4:	add	x0, x0, #0xd98
  4070e8:	ldr	w2, [x0]
  4070ec:	ldrb	w0, [x0, #4]
  4070f0:	strb	w0, [x1, #4]
  4070f4:	str	w2, [x19, #960]
  4070f8:	b	406f28 <ferror@plt+0x51e8>
  4070fc:	adrp	x0, 457000 <warn@@Base+0x7640>
  407100:	add	x0, x0, #0xda0
  407104:	ldr	w2, [x0]
  407108:	ldrb	w0, [x0, #4]
  40710c:	strb	w0, [x1, #4]
  407110:	str	w2, [x19, #960]
  407114:	b	406f28 <ferror@plt+0x51e8>
  407118:	mov	w0, #0x4620                	// #17952
  40711c:	movk	w0, #0x44, lsl #16
  407120:	str	w0, [x19, #960]
  407124:	b	406f28 <ferror@plt+0x51e8>
  407128:	cbz	w0, 4071f8 <ferror@plt+0x54b8>
  40712c:	stp	x29, x30, [sp, #-48]!
  407130:	mov	x29, sp
  407134:	stp	x19, x20, [sp, #16]
  407138:	and	w20, w0, #0x4
  40713c:	and	w19, w0, #0x8
  407140:	stp	x21, x22, [sp, #32]
  407144:	and	w21, w0, #0x2
  407148:	and	w22, w0, #0x10
  40714c:	tbnz	w0, #0, 4071a8 <ferror@plt+0x5468>
  407150:	cbz	w21, 407230 <ferror@plt+0x54f0>
  407154:	adrp	x1, 484000 <warn@@Base+0x34640>
  407158:	adrp	x0, 457000 <warn@@Base+0x7640>
  40715c:	add	x1, x1, #0x810
  407160:	add	x0, x0, #0xdf8
  407164:	bl	401cc0 <printf@plt>
  407168:	cbz	w20, 4071e0 <ferror@plt+0x54a0>
  40716c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407170:	add	x1, x1, #0xde8
  407174:	adrp	x0, 457000 <warn@@Base+0x7640>
  407178:	add	x0, x0, #0xe00
  40717c:	bl	401cc0 <printf@plt>
  407180:	cbnz	w19, 407208 <ferror@plt+0x54c8>
  407184:	cbz	w22, 4071e8 <ferror@plt+0x54a8>
  407188:	adrp	x1, 457000 <warn@@Base+0x7640>
  40718c:	add	x1, x1, #0xde8
  407190:	ldp	x19, x20, [sp, #16]
  407194:	adrp	x0, 457000 <warn@@Base+0x7640>
  407198:	ldp	x21, x22, [sp, #32]
  40719c:	add	x0, x0, #0xe10
  4071a0:	ldp	x29, x30, [sp], #48
  4071a4:	b	401cc0 <printf@plt>
  4071a8:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  4071ac:	adrp	x0, 457000 <warn@@Base+0x7640>
  4071b0:	mov	x2, #0x4                   	// #4
  4071b4:	add	x0, x0, #0xdf0
  4071b8:	ldr	x3, [x1, #1160]
  4071bc:	mov	x1, #0x1                   	// #1
  4071c0:	bl	401c10 <fwrite@plt>
  4071c4:	cbz	w21, 407248 <ferror@plt+0x5508>
  4071c8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4071cc:	adrp	x0, 457000 <warn@@Base+0x7640>
  4071d0:	add	x1, x1, #0xde8
  4071d4:	add	x0, x0, #0xdf8
  4071d8:	bl	401cc0 <printf@plt>
  4071dc:	cbnz	w20, 40716c <ferror@plt+0x542c>
  4071e0:	cbnz	w19, 407208 <ferror@plt+0x54c8>
  4071e4:	cbnz	w22, 407188 <ferror@plt+0x5448>
  4071e8:	ldp	x19, x20, [sp, #16]
  4071ec:	ldp	x21, x22, [sp, #32]
  4071f0:	ldp	x29, x30, [sp], #48
  4071f4:	ret
  4071f8:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  4071fc:	mov	w0, #0x30                  	// #48
  407200:	ldr	x1, [x1, #1160]
  407204:	b	4019a0 <fputc@plt>
  407208:	adrp	x1, 457000 <warn@@Base+0x7640>
  40720c:	add	x1, x1, #0xde8
  407210:	adrp	x0, 457000 <warn@@Base+0x7640>
  407214:	add	x0, x0, #0xe08
  407218:	bl	401cc0 <printf@plt>
  40721c:	cbnz	w22, 407188 <ferror@plt+0x5448>
  407220:	ldp	x19, x20, [sp, #16]
  407224:	ldp	x21, x22, [sp, #32]
  407228:	ldp	x29, x30, [sp], #48
  40722c:	ret
  407230:	adrp	x1, 484000 <warn@@Base+0x34640>
  407234:	add	x1, x1, #0x810
  407238:	cbnz	w20, 407174 <ferror@plt+0x5434>
  40723c:	cbnz	w19, 407210 <ferror@plt+0x54d0>
  407240:	cbnz	w22, 407190 <ferror@plt+0x5450>
  407244:	b	4071e8 <ferror@plt+0x54a8>
  407248:	cbz	w20, 407180 <ferror@plt+0x5440>
  40724c:	b	40716c <ferror@plt+0x542c>
  407250:	stp	x29, x30, [sp, #-160]!
  407254:	adrp	x3, 4ac000 <warn@@Base+0x5c640>
  407258:	mov	x7, #0x12                  	// #18
  40725c:	mov	x29, sp
  407260:	stp	x19, x20, [sp, #16]
  407264:	add	x20, x3, #0x4a0
  407268:	ldr	w3, [x3, #1184]
  40726c:	stp	x27, x28, [sp, #80]
  407270:	mov	x4, #0x1a                  	// #26
  407274:	cmp	w3, #0x0
  407278:	ldr	w28, [x20, #2016]
  40727c:	csel	x4, x7, x4, ne  // ne = any
  407280:	mov	x5, #0xf                   	// #15
  407284:	mov	w8, #0xffffffe6            	// #-26
  407288:	stp	x21, x22, [sp, #32]
  40728c:	mov	x27, x2
  407290:	mov	x22, #0xc                   	// #12
  407294:	stp	x23, x24, [sp, #48]
  407298:	mov	w21, #0x8                   	// #8
  40729c:	mov	x23, x1
  4072a0:	stp	x25, x26, [sp, #64]
  4072a4:	mov	w25, #0xffffffee            	// #-18
  4072a8:	csel	w6, w25, w8, ne  // ne = any
  4072ac:	str	w6, [sp, #132]
  4072b0:	stp	x4, x0, [sp, #144]
  4072b4:	mov	x4, #0x17                  	// #23
  4072b8:	csel	x4, x5, x4, ne  // ne = any
  4072bc:	str	x4, [sp, #136]
  4072c0:	mov	w0, #0x10                  	// #16
  4072c4:	mov	x4, #0x14                  	// #20
  4072c8:	csel	w21, w21, w0, ne  // ne = any
  4072cc:	csel	x22, x22, x4, ne  // ne = any
  4072d0:	mov	w5, #0x3f3                 	// #1011
  4072d4:	mov	w4, #0x3eb                 	// #1003
  4072d8:	add	x0, x20, #0x3e0
  4072dc:	csel	w25, w5, w4, ne  // ne = any
  4072e0:	cbnz	w28, 4076bc <ferror@plt+0x597c>
  4072e4:	cbz	x27, 407384 <ferror@plt+0x5644>
  4072e8:	adrp	x24, 457000 <warn@@Base+0x7640>
  4072ec:	add	x19, x20, #0x3e0
  4072f0:	add	x1, x24, #0xf28
  4072f4:	add	x19, x19, x22
  4072f8:	mov	x24, #0x84c                 	// #2124
  4072fc:	mov	x26, #0x0                   	// #0
  407300:	movk	x24, #0x4, lsl #16
  407304:	stp	xzr, xzr, [sp, #104]
  407308:	str	x1, [sp, #120]
  40730c:	nop
  407310:	neg	x1, x27
  407314:	and	x1, x1, x27
  407318:	bic	x27, x27, x1
  40731c:	cmp	x1, #0x80
  407320:	cbz	w28, 40741c <ferror@plt+0x56dc>
  407324:	b.eq	4076e4 <ferror@plt+0x59a4>  // b.none
  407328:	b.hi	4073f0 <ferror@plt+0x56b0>  // b.pmore
  40732c:	cmp	x1, #0x10
  407330:	b.eq	40757c <ferror@plt+0x583c>  // b.none
  407334:	b.hi	4073d0 <ferror@plt+0x5690>  // b.pmore
  407338:	cmp	x1, #0x2
  40733c:	b.eq	40755c <ferror@plt+0x581c>  // b.none
  407340:	cmp	x1, #0x4
  407344:	b.ne	4073ac <ferror@plt+0x566c>  // b.any
  407348:	mov	w3, w1
  40734c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407350:	add	x1, x1, #0xe38
  407354:	cmp	x0, x19
  407358:	b.eq	4073c8 <ferror@plt+0x5688>  // b.none
  40735c:	nop
  407360:	cmp	w25, #0xb
  407364:	b.ls	4078c0 <ferror@plt+0x5b80>  // b.plast
  407368:	sub	w25, w25, #0x2
  40736c:	mov	w7, #0x202c                	// #8236
  407370:	strh	w7, [x0], #2
  407374:	sub	w25, w25, w3
  407378:	bl	4019f0 <stpcpy@plt>
  40737c:	cbnz	x27, 407310 <ferror@plt+0x55d0>
  407380:	cbnz	w28, 40759c <ferror@plt+0x585c>
  407384:	strb	wzr, [x0]
  407388:	add	x20, x20, #0x3e0
  40738c:	mov	x0, x20
  407390:	ldp	x19, x20, [sp, #16]
  407394:	ldp	x21, x22, [sp, #32]
  407398:	ldp	x23, x24, [sp, #48]
  40739c:	ldp	x25, x26, [sp, #64]
  4073a0:	ldp	x27, x28, [sp, #80]
  4073a4:	ldp	x29, x30, [sp], #160
  4073a8:	ret
  4073ac:	cmp	x1, #0x1
  4073b0:	b.ne	407ac8 <ferror@plt+0x5d88>  // b.any
  4073b4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4073b8:	cmp	x0, x19
  4073bc:	add	x1, x1, #0xf20
  4073c0:	mov	w3, #0x5                   	// #5
  4073c4:	b.ne	407360 <ferror@plt+0x5620>  // b.any
  4073c8:	mov	x0, x19
  4073cc:	b	407374 <ferror@plt+0x5634>
  4073d0:	cmp	x1, #0x20
  4073d4:	b.eq	40754c <ferror@plt+0x580c>  // b.none
  4073d8:	cmp	x1, #0x40
  4073dc:	b.ne	407ac8 <ferror@plt+0x5d88>  // b.any
  4073e0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4073e4:	mov	w3, #0x9                   	// #9
  4073e8:	add	x1, x1, #0xed0
  4073ec:	b	407354 <ferror@plt+0x5614>
  4073f0:	cmp	x1, #0x800
  4073f4:	b.eq	40758c <ferror@plt+0x584c>  // b.none
  4073f8:	b.hi	4074d4 <ferror@plt+0x5794>  // b.pmore
  4073fc:	cmp	x1, #0x200
  407400:	b.eq	40756c <ferror@plt+0x582c>  // b.none
  407404:	cmp	x1, #0x400
  407408:	b.ne	4074bc <ferror@plt+0x577c>  // b.any
  40740c:	adrp	x1, 468000 <warn@@Base+0x18640>
  407410:	mov	w3, #0x3                   	// #3
  407414:	add	x1, x1, #0x860
  407418:	b	407354 <ferror@plt+0x5614>
  40741c:	b.eq	40784c <ferror@plt+0x5b0c>  // b.none
  407420:	b.hi	407490 <ferror@plt+0x5750>  // b.pmore
  407424:	cmp	x1, #0x10
  407428:	b.eq	40783c <ferror@plt+0x5afc>  // b.none
  40742c:	b.hi	407470 <ferror@plt+0x5730>  // b.pmore
  407430:	cmp	x1, #0x2
  407434:	b.eq	40782c <ferror@plt+0x5aec>  // b.none
  407438:	cmp	x1, #0x4
  40743c:	b.ne	407458 <ferror@plt+0x5718>  // b.any
  407440:	mov	w1, #0x58                  	// #88
  407444:	add	x0, x0, #0x1
  407448:	sturb	w1, [x0, #-1]
  40744c:	nop
  407450:	cbnz	x27, 407310 <ferror@plt+0x55d0>
  407454:	b	407380 <ferror@plt+0x5640>
  407458:	cmp	x1, #0x1
  40745c:	b.ne	407914 <ferror@plt+0x5bd4>  // b.any
  407460:	mov	w1, #0x57                  	// #87
  407464:	add	x0, x0, #0x1
  407468:	sturb	w1, [x0, #-1]
  40746c:	b	407450 <ferror@plt+0x5710>
  407470:	cmp	x1, #0x20
  407474:	b.eq	407700 <ferror@plt+0x59c0>  // b.none
  407478:	cmp	x1, #0x40
  40747c:	b.ne	407914 <ferror@plt+0x5bd4>  // b.any
  407480:	mov	w1, #0x49                  	// #73
  407484:	add	x0, x0, #0x1
  407488:	sturb	w1, [x0, #-1]
  40748c:	b	407450 <ferror@plt+0x5710>
  407490:	cmp	x1, #0x800
  407494:	b.eq	40785c <ferror@plt+0x5b1c>  // b.none
  407498:	b.hi	407514 <ferror@plt+0x57d4>  // b.pmore
  40749c:	cmp	x1, #0x200
  4074a0:	b.eq	40781c <ferror@plt+0x5adc>  // b.none
  4074a4:	cmp	x1, #0x400
  4074a8:	b.ne	4074fc <ferror@plt+0x57bc>  // b.any
  4074ac:	mov	w1, #0x54                  	// #84
  4074b0:	add	x0, x0, #0x1
  4074b4:	sturb	w1, [x0, #-1]
  4074b8:	b	407450 <ferror@plt+0x5710>
  4074bc:	cmp	x1, #0x100
  4074c0:	b.ne	407ac8 <ferror@plt+0x5d88>  // b.any
  4074c4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4074c8:	mov	w3, #0xa                   	// #10
  4074cc:	add	x1, x1, #0xe28
  4074d0:	b	407354 <ferror@plt+0x5614>
  4074d4:	mov	x3, #0x1000000             	// #16777216
  4074d8:	cmp	x1, x3
  4074dc:	b.eq	40753c <ferror@plt+0x57fc>  // b.none
  4074e0:	mov	x3, #0x80000000            	// #2147483648
  4074e4:	cmp	x1, x3
  4074e8:	b.ne	407758 <ferror@plt+0x5a18>  // b.any
  4074ec:	adrp	x1, 457000 <warn@@Base+0x7640>
  4074f0:	mov	w3, #0x7                   	// #7
  4074f4:	add	x1, x1, #0xe40
  4074f8:	b	407354 <ferror@plt+0x5614>
  4074fc:	cmp	x1, #0x100
  407500:	b.ne	407914 <ferror@plt+0x5bd4>  // b.any
  407504:	mov	w1, #0x4f                  	// #79
  407508:	add	x0, x0, #0x1
  40750c:	sturb	w1, [x0, #-1]
  407510:	b	407450 <ferror@plt+0x5710>
  407514:	mov	x3, #0x1000000             	// #16777216
  407518:	cmp	x1, x3
  40751c:	b.eq	4076f0 <ferror@plt+0x59b0>  // b.none
  407520:	mov	x3, #0x80000000            	// #2147483648
  407524:	cmp	x1, x3
  407528:	b.ne	407710 <ferror@plt+0x59d0>  // b.any
  40752c:	mov	w1, #0x45                  	// #69
  407530:	add	x0, x0, #0x1
  407534:	sturb	w1, [x0, #-1]
  407538:	b	407450 <ferror@plt+0x5710>
  40753c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407540:	mov	w3, #0x9                   	// #9
  407544:	add	x1, x1, #0xee0
  407548:	b	407354 <ferror@plt+0x5614>
  40754c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407550:	mov	w3, #0x7                   	// #7
  407554:	add	x1, x1, #0xf18
  407558:	b	407354 <ferror@plt+0x5614>
  40755c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407560:	mov	w3, #0x5                   	// #5
  407564:	add	x1, x1, #0xf38
  407568:	b	407354 <ferror@plt+0x5614>
  40756c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407570:	mov	w3, #0x5                   	// #5
  407574:	add	x1, x1, #0xef0
  407578:	b	407354 <ferror@plt+0x5614>
  40757c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407580:	mov	w3, #0x5                   	// #5
  407584:	add	x1, x1, #0xe18
  407588:	b	407354 <ferror@plt+0x5614>
  40758c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407590:	mov	w3, #0xa                   	// #10
  407594:	add	x1, x1, #0xef8
  407598:	b	407354 <ferror@plt+0x5614>
  40759c:	cbz	x26, 4075f4 <ferror@plt+0x58b4>
  4075a0:	add	x1, x20, #0x3e0
  4075a4:	sub	w2, w25, w21
  4075a8:	add	x1, x1, x22
  4075ac:	sub	w25, w2, #0x5
  4075b0:	cmp	x0, x1
  4075b4:	b.eq	407a20 <ferror@plt+0x5ce0>  // b.none
  4075b8:	cmp	w25, #0x2
  4075bc:	b.ls	4078c0 <ferror@plt+0x5b80>  // b.plast
  4075c0:	mov	x19, x0
  4075c4:	sub	w25, w2, #0x7
  4075c8:	mov	w0, #0x202c                	// #8236
  4075cc:	strh	w0, [x19], #2
  4075d0:	mov	x4, x26
  4075d4:	mov	w3, w21
  4075d8:	mov	w2, w21
  4075dc:	mov	x0, x19
  4075e0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4075e4:	add	x1, x1, #0xf98
  4075e8:	bl	401980 <sprintf@plt>
  4075ec:	add	w0, w21, #0x5
  4075f0:	add	x0, x19, x0
  4075f4:	ldr	x1, [sp, #104]
  4075f8:	cbz	x1, 407650 <ferror@plt+0x5910>
  4075fc:	add	x1, x20, #0x3e0
  407600:	sub	w2, w25, w21
  407604:	add	x1, x1, x22
  407608:	sub	w25, w2, #0x7
  40760c:	cmp	x0, x1
  407610:	b.eq	407a38 <ferror@plt+0x5cf8>  // b.none
  407614:	cmp	w25, #0x2
  407618:	b.ls	4078c0 <ferror@plt+0x5b80>  // b.plast
  40761c:	mov	x19, x0
  407620:	sub	w25, w2, #0x9
  407624:	mov	w0, #0x202c                	// #8236
  407628:	strh	w0, [x19], #2
  40762c:	ldr	x4, [sp, #104]
  407630:	mov	w3, w21
  407634:	mov	w2, w21
  407638:	mov	x0, x19
  40763c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407640:	add	x1, x1, #0xfa8
  407644:	bl	401980 <sprintf@plt>
  407648:	ldr	x0, [sp, #136]
  40764c:	add	x0, x19, x0
  407650:	ldr	x1, [sp, #112]
  407654:	cbz	x1, 407384 <ferror@plt+0x5644>
  407658:	ldr	w2, [sp, #132]
  40765c:	add	x1, x20, #0x3e0
  407660:	add	x22, x1, x22
  407664:	cmp	x0, x22
  407668:	add	w5, w25, w2
  40766c:	b.eq	407a40 <ferror@plt+0x5d00>  // b.none
  407670:	cmp	w5, #0x2
  407674:	b.ls	4078c0 <ferror@plt+0x5b80>  // b.plast
  407678:	mov	x19, x0
  40767c:	mov	w0, #0x202c                	// #8236
  407680:	strh	w0, [x19], #2
  407684:	mov	w2, #0x5                   	// #5
  407688:	adrp	x1, 457000 <warn@@Base+0x7640>
  40768c:	mov	x0, #0x0                   	// #0
  407690:	add	x1, x1, #0xfb8
  407694:	bl	401c70 <dcgettext@plt>
  407698:	mov	x1, x0
  40769c:	ldr	x4, [sp, #112]
  4076a0:	mov	w3, w21
  4076a4:	mov	w2, w21
  4076a8:	mov	x0, x19
  4076ac:	bl	401980 <sprintf@plt>
  4076b0:	ldr	x0, [sp, #144]
  4076b4:	add	x0, x19, x0
  4076b8:	b	407384 <ferror@plt+0x5644>
  4076bc:	mov	x19, x0
  4076c0:	mov	x4, x2
  4076c4:	mov	w3, w21
  4076c8:	mov	w2, w21
  4076cc:	adrp	x1, 457000 <warn@@Base+0x7640>
  4076d0:	add	x1, x1, #0xf48
  4076d4:	bl	401980 <sprintf@plt>
  4076d8:	ldr	w28, [x20, #2016]
  4076dc:	add	x0, x19, x22
  4076e0:	b	4072e4 <ferror@plt+0x55a4>
  4076e4:	mov	w3, #0xa                   	// #10
  4076e8:	ldr	x1, [sp, #120]
  4076ec:	b	407354 <ferror@plt+0x5614>
  4076f0:	mov	w1, #0x44                  	// #68
  4076f4:	add	x0, x0, #0x1
  4076f8:	sturb	w1, [x0, #-1]
  4076fc:	b	407450 <ferror@plt+0x5710>
  407700:	mov	w1, #0x53                  	// #83
  407704:	add	x0, x0, #0x1
  407708:	sturb	w1, [x0, #-1]
  40770c:	b	407450 <ferror@plt+0x5710>
  407710:	ldrh	w3, [x23]
  407714:	sub	w7, w3, #0xb4
  407718:	cmp	w3, #0x3e
  40771c:	and	w7, w7, #0xffff
  407720:	ccmp	w7, #0x1, #0x0, ne  // ne = any
  407724:	b.hi	407930 <ferror@plt+0x5bf0>  // b.pmore
  407728:	mov	x7, #0x10000000            	// #268435456
  40772c:	cmp	x1, x7
  407730:	b.eq	407904 <ferror@plt+0x5bc4>  // b.none
  407734:	cmp	w3, #0x28
  407738:	b.eq	407974 <ferror@plt+0x5c34>  // b.none
  40773c:	tst	x1, #0xff00000
  407740:	b.eq	407958 <ferror@plt+0x5c18>  // b.none
  407744:	mov	w1, #0x6f                  	// #111
  407748:	and	x27, x27, #0xfffffffff00fffff
  40774c:	add	x0, x0, #0x1
  407750:	sturb	w1, [x0, #-1]
  407754:	b	407450 <ferror@plt+0x5710>
  407758:	ldrh	w7, [x23]
  40775c:	cmp	w7, #0x28
  407760:	b.eq	4079ac <ferror@plt+0x5c6c>  // b.none
  407764:	cmp	w7, #0x28
  407768:	b.hi	4077b4 <ferror@plt+0x5a74>  // b.pmore
  40776c:	sub	w3, w7, #0x2
  407770:	and	w3, w3, #0xffff
  407774:	cmp	w3, #0x12
  407778:	b.hi	407790 <ferror@plt+0x5a50>  // b.pmore
  40777c:	mov	x3, #0x1                   	// #1
  407780:	lsl	x3, x3, x7
  407784:	tst	x3, x24
  407788:	b.ne	407888 <ferror@plt+0x5b48>  // b.any
  40778c:	tbnz	w3, #20, 407990 <ferror@plt+0x5c50>
  407790:	tst	x1, #0xff00000
  407794:	b.ne	4078b4 <ferror@plt+0x5b74>  // b.any
  407798:	tst	x1, #0xf0000000
  40779c:	b.eq	4079ec <ferror@plt+0x5cac>  // b.none
  4077a0:	ldr	x2, [sp, #104]
  4077a4:	orr	x1, x2, x1
  4077a8:	str	x1, [sp, #104]
  4077ac:	cbnz	x27, 407310 <ferror@plt+0x55d0>
  4077b0:	b	407380 <ferror@plt+0x5640>
  4077b4:	cmp	w7, #0x32
  4077b8:	b.ne	40786c <ferror@plt+0x5b2c>  // b.any
  4077bc:	mov	x3, #0x10000000            	// #268435456
  4077c0:	cmp	x1, x3
  4077c4:	b.eq	407a00 <ferror@plt+0x5cc0>  // b.none
  4077c8:	mov	x3, #0x20000000            	// #536870912
  4077cc:	cmp	x1, x3
  4077d0:	b.eq	407a10 <ferror@plt+0x5cd0>  // b.none
  4077d4:	ldr	x2, [sp, #152]
  4077d8:	ldrb	w3, [x2]
  4077dc:	cmp	w3, #0xd
  4077e0:	b.ne	407790 <ferror@plt+0x5a50>  // b.any
  4077e4:	mov	x7, #0x800000000           	// #34359738368
  4077e8:	cmp	x1, x7
  4077ec:	b.eq	407ab8 <ferror@plt+0x5d78>  // b.none
  4077f0:	b.hi	407a74 <ferror@plt+0x5d34>  // b.pmore
  4077f4:	mov	x3, #0x200000000           	// #8589934592
  4077f8:	cmp	x1, x3
  4077fc:	b.eq	407aa8 <ferror@plt+0x5d68>  // b.none
  407800:	mov	x3, #0x400000000           	// #17179869184
  407804:	cmp	x1, x3
  407808:	b.ne	407a58 <ferror@plt+0x5d18>  // b.any
  40780c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407810:	mov	w3, #0xa                   	// #10
  407814:	add	x1, x1, #0xe98
  407818:	b	407354 <ferror@plt+0x5614>
  40781c:	mov	w1, #0x47                  	// #71
  407820:	add	x0, x0, #0x1
  407824:	sturb	w1, [x0, #-1]
  407828:	b	407450 <ferror@plt+0x5710>
  40782c:	mov	w1, #0x41                  	// #65
  407830:	add	x0, x0, #0x1
  407834:	sturb	w1, [x0, #-1]
  407838:	b	407450 <ferror@plt+0x5710>
  40783c:	mov	w1, #0x4d                  	// #77
  407840:	add	x0, x0, #0x1
  407844:	sturb	w1, [x0, #-1]
  407848:	b	407450 <ferror@plt+0x5710>
  40784c:	mov	w1, #0x4c                  	// #76
  407850:	add	x0, x0, #0x1
  407854:	sturb	w1, [x0, #-1]
  407858:	b	407450 <ferror@plt+0x5710>
  40785c:	mov	w1, #0x43                  	// #67
  407860:	add	x0, x0, #0x1
  407864:	sturb	w1, [x0, #-1]
  407868:	b	407450 <ferror@plt+0x5710>
  40786c:	b.ls	4078a4 <ferror@plt+0x5b64>  // b.plast
  407870:	cmp	w7, #0x3e
  407874:	b.eq	407888 <ferror@plt+0x5b48>  // b.none
  407878:	sub	w3, w7, #0xb4
  40787c:	and	w3, w3, #0xffff
  407880:	cmp	w3, #0x1
  407884:	b.hi	407790 <ferror@plt+0x5a50>  // b.pmore
  407888:	mov	x3, #0x40000000            	// #1073741824
  40788c:	cmp	x1, x3
  407890:	b.ne	407790 <ferror@plt+0x5a50>  // b.any
  407894:	adrp	x1, 457000 <warn@@Base+0x7640>
  407898:	mov	w3, #0x7                   	// #7
  40789c:	add	x1, x1, #0xeb8
  4078a0:	b	407354 <ferror@plt+0x5614>
  4078a4:	cmp	w7, #0x2b
  4078a8:	b.eq	407888 <ferror@plt+0x5b48>  // b.none
  4078ac:	tst	x1, #0xff00000
  4078b0:	b.eq	407798 <ferror@plt+0x5a58>  // b.none
  4078b4:	orr	x26, x26, x1
  4078b8:	cbnz	x27, 407310 <ferror@plt+0x55d0>
  4078bc:	b	407380 <ferror@plt+0x5640>
  4078c0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4078c4:	add	x1, x1, #0xf58
  4078c8:	mov	w2, #0x5                   	// #5
  4078cc:	mov	x0, #0x0                   	// #0
  4078d0:	bl	401c70 <dcgettext@plt>
  4078d4:	bl	44f9c0 <warn@@Base>
  4078d8:	ldp	x19, x20, [sp, #16]
  4078dc:	adrp	x1, 456000 <warn@@Base+0x6640>
  4078e0:	ldp	x21, x22, [sp, #32]
  4078e4:	add	x1, x1, #0xd38
  4078e8:	ldp	x23, x24, [sp, #48]
  4078ec:	mov	w2, #0x5                   	// #5
  4078f0:	ldp	x25, x26, [sp, #64]
  4078f4:	mov	x0, #0x0                   	// #0
  4078f8:	ldp	x27, x28, [sp, #80]
  4078fc:	ldp	x29, x30, [sp], #160
  407900:	b	401c70 <dcgettext@plt>
  407904:	mov	w1, #0x6c                  	// #108
  407908:	add	x0, x0, #0x1
  40790c:	sturb	w1, [x0, #-1]
  407910:	b	407450 <ferror@plt+0x5710>
  407914:	ldrh	w3, [x23]
  407918:	sub	w7, w3, #0xb4
  40791c:	cmp	w3, #0x3e
  407920:	and	w7, w7, #0xffff
  407924:	ccmp	w7, #0x1, #0x0, ne  // ne = any
  407928:	b.ls	407734 <ferror@plt+0x59f4>  // b.plast
  40792c:	nop
  407930:	cmp	w3, #0x28
  407934:	b.eq	407974 <ferror@plt+0x5c34>  // b.none
  407938:	mov	x7, #0x10000000            	// #268435456
  40793c:	cmp	x1, x7
  407940:	ccmp	w3, #0x14, #0x0, eq  // eq = none
  407944:	b.ne	40773c <ferror@plt+0x59fc>  // b.any
  407948:	mov	w1, #0x76                  	// #118
  40794c:	add	x0, x0, #0x1
  407950:	sturb	w1, [x0, #-1]
  407954:	b	407450 <ferror@plt+0x5710>
  407958:	tst	x1, #0xf0000000
  40795c:	b.eq	4079dc <ferror@plt+0x5c9c>  // b.none
  407960:	mov	w1, #0x70                  	// #112
  407964:	and	x27, x27, #0xfffffff
  407968:	add	x0, x0, #0x1
  40796c:	sturb	w1, [x0, #-1]
  407970:	b	407450 <ferror@plt+0x5710>
  407974:	mov	x3, #0x20000000            	// #536870912
  407978:	cmp	x1, x3
  40797c:	b.ne	40773c <ferror@plt+0x59fc>  // b.any
  407980:	mov	w1, #0x79                  	// #121
  407984:	add	x0, x0, #0x1
  407988:	sturb	w1, [x0, #-1]
  40798c:	b	407450 <ferror@plt+0x5710>
  407990:	mov	x3, #0x10000000            	// #268435456
  407994:	cmp	x1, x3
  407998:	b.ne	407790 <ferror@plt+0x5a50>  // b.any
  40799c:	adrp	x1, 457000 <warn@@Base+0x7640>
  4079a0:	mov	w3, #0x3                   	// #3
  4079a4:	add	x1, x1, #0xf40
  4079a8:	b	407354 <ferror@plt+0x5614>
  4079ac:	mov	x7, #0x20000000            	// #536870912
  4079b0:	cmp	x1, x7
  4079b4:	b.eq	407a48 <ferror@plt+0x5d08>  // b.none
  4079b8:	cmp	x1, x3
  4079bc:	b.eq	407a28 <ferror@plt+0x5ce8>  // b.none
  4079c0:	mov	x3, #0x10000000            	// #268435456
  4079c4:	cmp	x1, x3
  4079c8:	b.ne	407790 <ferror@plt+0x5a50>  // b.any
  4079cc:	adrp	x1, 457000 <warn@@Base+0x7640>
  4079d0:	mov	w3, #0x9                   	// #9
  4079d4:	add	x1, x1, #0xf08
  4079d8:	b	407354 <ferror@plt+0x5614>
  4079dc:	mov	w1, #0x78                  	// #120
  4079e0:	add	x0, x0, #0x1
  4079e4:	sturb	w1, [x0, #-1]
  4079e8:	b	407450 <ferror@plt+0x5710>
  4079ec:	ldr	x2, [sp, #112]
  4079f0:	orr	x1, x2, x1
  4079f4:	str	x1, [sp, #112]
  4079f8:	cbnz	x27, 407310 <ferror@plt+0x55d0>
  4079fc:	b	407380 <ferror@plt+0x5640>
  407a00:	adrp	x1, 457000 <warn@@Base+0x7640>
  407a04:	mov	w3, #0x5                   	// #5
  407a08:	add	x1, x1, #0xe80
  407a0c:	b	407354 <ferror@plt+0x5614>
  407a10:	adrp	x1, 457000 <warn@@Base+0x7640>
  407a14:	mov	w3, #0x7                   	// #7
  407a18:	add	x1, x1, #0xe58
  407a1c:	b	407354 <ferror@plt+0x5614>
  407a20:	mov	x19, x0
  407a24:	b	4075d0 <ferror@plt+0x5890>
  407a28:	adrp	x1, 457000 <warn@@Base+0x7640>
  407a2c:	mov	w3, #0x6                   	// #6
  407a30:	add	x1, x1, #0xe20
  407a34:	b	407354 <ferror@plt+0x5614>
  407a38:	mov	x19, x0
  407a3c:	b	40762c <ferror@plt+0x58ec>
  407a40:	mov	x19, x0
  407a44:	b	407684 <ferror@plt+0x5944>
  407a48:	adrp	x1, 457000 <warn@@Base+0x7640>
  407a4c:	mov	w3, #0xc                   	// #12
  407a50:	add	x1, x1, #0xec0
  407a54:	b	407354 <ferror@plt+0x5614>
  407a58:	mov	x3, #0x100000000           	// #4294967296
  407a5c:	cmp	x1, x3
  407a60:	b.ne	407790 <ferror@plt+0x5a50>  // b.any
  407a64:	adrp	x1, 457000 <warn@@Base+0x7640>
  407a68:	mov	w3, #0xa                   	// #10
  407a6c:	add	x1, x1, #0xe60
  407a70:	b	407354 <ferror@plt+0x5614>
  407a74:	mov	x7, #0x1000000000          	// #68719476736
  407a78:	cmp	x1, x7
  407a7c:	b.eq	407a98 <ferror@plt+0x5d58>  // b.none
  407a80:	mov	x7, #0x2000000000          	// #137438953472
  407a84:	cmp	x1, x7
  407a88:	b.ne	407790 <ferror@plt+0x5a50>  // b.any
  407a8c:	adrp	x1, 457000 <warn@@Base+0x7640>
  407a90:	add	x1, x1, #0xea8
  407a94:	b	407354 <ferror@plt+0x5614>
  407a98:	adrp	x1, 457000 <warn@@Base+0x7640>
  407a9c:	mov	w3, #0xf                   	// #15
  407aa0:	add	x1, x1, #0xe70
  407aa4:	b	407354 <ferror@plt+0x5614>
  407aa8:	adrp	x1, 457000 <warn@@Base+0x7640>
  407aac:	mov	w3, #0xc                   	// #12
  407ab0:	add	x1, x1, #0xe48
  407ab4:	b	407354 <ferror@plt+0x5614>
  407ab8:	adrp	x1, 457000 <warn@@Base+0x7640>
  407abc:	mov	w3, #0xa                   	// #10
  407ac0:	add	x1, x1, #0xe88
  407ac4:	b	407354 <ferror@plt+0x5614>
  407ac8:	ldrh	w7, [x23]
  407acc:	cmp	w7, #0x28
  407ad0:	b.ne	407764 <ferror@plt+0x5a24>  // b.any
  407ad4:	b	407790 <ferror@plt+0x5a50>
  407ad8:	stp	x29, x30, [sp, #-80]!
  407adc:	mov	x29, sp
  407ae0:	stp	x19, x20, [sp, #16]
  407ae4:	mov	x20, x0
  407ae8:	stp	x23, x24, [sp, #48]
  407aec:	adrp	x23, 493000 <warn@@Base+0x43640>
  407af0:	adrp	x24, 456000 <warn@@Base+0x6640>
  407af4:	add	x23, x23, #0x7c0
  407af8:	add	x24, x24, #0xd50
  407afc:	stp	x21, x22, [sp, #32]
  407b00:	mov	w22, #0x0                   	// #0
  407b04:	mov	w21, #0x7fffffff            	// #2147483647
  407b08:	str	xzr, [sp, #72]
  407b0c:	nop
  407b10:	mov	x19, x20
  407b14:	adrp	x0, 456000 <warn@@Base+0x6640>
  407b18:	add	x0, x0, #0xd48
  407b1c:	ldrb	w2, [x19], #1
  407b20:	add	w1, w2, #0x40
  407b24:	cbz	w2, 407b4c <ferror@plt+0x5e0c>
  407b28:	ldrh	w3, [x23, w2, sxtw #1]
  407b2c:	tbz	w3, #1, 407b64 <ferror@plt+0x5e24>
  407b30:	cmp	w21, #0x1
  407b34:	b.eq	407b4c <ferror@plt+0x5e0c>  // b.none
  407b38:	sub	w21, w21, #0x2
  407b3c:	add	w22, w22, #0x2
  407b40:	mov	x20, x19
  407b44:	bl	401cc0 <printf@plt>
  407b48:	cbnz	w21, 407b10 <ferror@plt+0x5dd0>
  407b4c:	mov	w0, w22
  407b50:	ldp	x19, x20, [sp, #16]
  407b54:	ldp	x21, x22, [sp, #32]
  407b58:	ldp	x23, x24, [sp, #48]
  407b5c:	ldp	x29, x30, [sp], #80
  407b60:	ret
  407b64:	mov	x1, x20
  407b68:	mov	x0, x24
  407b6c:	sub	w21, w21, #0x1
  407b70:	add	w22, w22, #0x1
  407b74:	adrp	x4, 4ac000 <warn@@Base+0x5c640>
  407b78:	tbz	w3, #4, 407b94 <ferror@plt+0x5e54>
  407b7c:	ldr	x1, [x4, #1160]
  407b80:	mov	x20, x19
  407b84:	mov	w0, w2
  407b88:	bl	401990 <putc@plt>
  407b8c:	cbnz	w21, 407b10 <ferror@plt+0x5dd0>
  407b90:	b	407b4c <ferror@plt+0x5e0c>
  407b94:	bl	401cc0 <printf@plt>
  407b98:	bl	401bd0 <__ctype_get_mb_cur_max@plt>
  407b9c:	mov	x2, x0
  407ba0:	mov	x1, x20
  407ba4:	add	x3, sp, #0x48
  407ba8:	add	x0, sp, #0x44
  407bac:	bl	4018c0 <mbrtowc@plt>
  407bb0:	sub	x1, x0, #0x1
  407bb4:	add	x20, x20, x0
  407bb8:	cmn	x1, #0x3
  407bbc:	csel	x20, x20, x19, cc  // cc = lo, ul, last
  407bc0:	cbnz	w21, 407b10 <ferror@plt+0x5dd0>
  407bc4:	b	407b4c <ferror@plt+0x5e0c>
  407bc8:	sub	sp, sp, #0x40
  407bcc:	mov	x8, x1
  407bd0:	ands	w5, w3, #0xffff
  407bd4:	add	x9, sp, #0x38
  407bd8:	csel	x6, x4, x2, ne  // ne = any
  407bdc:	add	x7, sp, #0x30
  407be0:	stp	x29, x30, [sp, #16]
  407be4:	add	x29, sp, #0x10
  407be8:	ldp	x3, x4, [x8, #40]
  407bec:	ldrh	w0, [x0, #82]
  407bf0:	ldr	x1, [x1, #24]
  407bf4:	str	x19, [sp, #32]
  407bf8:	mov	x19, x2
  407bfc:	ldr	x2, [x8, #32]
  407c00:	str	x9, [sp]
  407c04:	bl	404d50 <ferror@plt+0x3010>
  407c08:	adrp	x0, 457000 <warn@@Base+0x7640>
  407c0c:	add	x0, x0, #0xfd0
  407c10:	bl	401cc0 <printf@plt>
  407c14:	mov	x1, x19
  407c18:	adrp	x0, 45d000 <warn@@Base+0xd640>
  407c1c:	add	x0, x0, #0x4d0
  407c20:	bl	401cc0 <printf@plt>
  407c24:	ldr	x0, [sp, #48]
  407c28:	cbz	x0, 407c6c <ferror@plt+0x5f2c>
  407c2c:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  407c30:	mov	x2, #0x2                   	// #2
  407c34:	mov	x1, #0x1                   	// #1
  407c38:	adrp	x0, 457000 <warn@@Base+0x7640>
  407c3c:	ldr	x3, [x19, #1160]
  407c40:	add	x0, x0, #0xfd8
  407c44:	bl	401c10 <fwrite@plt>
  407c48:	ldr	x1, [x19, #1160]
  407c4c:	ldr	x0, [sp, #48]
  407c50:	bl	401910 <fputs@plt>
  407c54:	ldr	x1, [sp, #56]
  407c58:	cbnz	x1, 407c7c <ferror@plt+0x5f3c>
  407c5c:	ldr	x1, [x19, #1160]
  407c60:	mov	w0, #0x3e                  	// #62
  407c64:	bl	4019a0 <fputc@plt>
  407c68:	ldr	x0, [sp, #48]
  407c6c:	ldp	x29, x30, [sp, #16]
  407c70:	ldr	x19, [sp, #32]
  407c74:	add	sp, sp, #0x40
  407c78:	ret
  407c7c:	adrp	x0, 457000 <warn@@Base+0x7640>
  407c80:	add	x0, x0, #0xfe0
  407c84:	bl	401cc0 <printf@plt>
  407c88:	b	407c5c <ferror@plt+0x5f1c>
  407c8c:	nop
  407c90:	cmn	w1, #0xf
  407c94:	b.eq	407d3c <ferror@plt+0x5ffc>  // b.none
  407c98:	stp	x29, x30, [sp, #-32]!
  407c9c:	cmn	w1, #0xe
  407ca0:	mov	x29, sp
  407ca4:	stp	x19, x20, [sp, #16]
  407ca8:	mov	w19, w1
  407cac:	b.eq	407d28 <ferror@plt+0x5fe8>  // b.none
  407cb0:	cbz	w1, 407d14 <ferror@plt+0x5fd4>
  407cb4:	ldrh	w2, [x0, #82]
  407cb8:	cmn	w1, #0x100
  407cbc:	b.eq	407d48 <ferror@plt+0x6008>  // b.none
  407cc0:	sub	w1, w2, #0xb4
  407cc4:	cmp	w2, #0x3e
  407cc8:	and	w1, w1, #0xffff
  407ccc:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  407cd0:	b.hi	407cdc <ferror@plt+0x5f9c>  // b.pmore
  407cd4:	cmn	w19, #0xfe
  407cd8:	b.eq	407e24 <ferror@plt+0x60e4>  // b.none
  407cdc:	cmn	w19, #0xfd
  407ce0:	b.ne	407d64 <ferror@plt+0x6024>  // b.any
  407ce4:	cmp	w2, #0x8
  407ce8:	b.eq	407d58 <ferror@plt+0x6018>  // b.none
  407cec:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  407cf0:	add	x0, x0, #0x4a0
  407cf4:	add	x20, x0, #0x7f0
  407cf8:	and	w2, w19, #0xffff
  407cfc:	mov	x0, x20
  407d00:	adrp	x1, 458000 <warn@@Base+0x8640>
  407d04:	add	x1, x1, #0x30
  407d08:	bl	401980 <sprintf@plt>
  407d0c:	mov	x0, x20
  407d10:	b	407d1c <ferror@plt+0x5fdc>
  407d14:	adrp	x0, 458000 <warn@@Base+0x8640>
  407d18:	add	x0, x0, #0x18
  407d1c:	ldp	x19, x20, [sp, #16]
  407d20:	ldp	x29, x30, [sp], #32
  407d24:	ret
  407d28:	adrp	x0, 458000 <warn@@Base+0x8640>
  407d2c:	add	x0, x0, #0x28
  407d30:	ldp	x19, x20, [sp, #16]
  407d34:	ldp	x29, x30, [sp], #32
  407d38:	ret
  407d3c:	adrp	x0, 458000 <warn@@Base+0x8640>
  407d40:	add	x0, x0, #0x0
  407d44:	ret
  407d48:	cmp	w2, #0x32
  407d4c:	b.eq	407e30 <ferror@plt+0x60f0>  // b.none
  407d50:	cmp	w2, #0x8c
  407d54:	b.ne	407cec <ferror@plt+0x5fac>  // b.any
  407d58:	adrp	x0, 458000 <warn@@Base+0x8640>
  407d5c:	add	x0, x0, #0x20
  407d60:	b	407d1c <ferror@plt+0x5fdc>
  407d64:	cmn	w19, #0xfc
  407d68:	ccmp	w2, #0x8, #0x0, eq  // eq = none
  407d6c:	b.eq	407e70 <ferror@plt+0x6130>  // b.none
  407d70:	add	w1, w19, #0x100
  407d74:	cmp	w1, #0x1f
  407d78:	b.ls	407cec <ferror@plt+0x5fac>  // b.plast
  407d7c:	add	w1, w19, #0xe0
  407d80:	cmp	w1, #0x1f
  407d84:	b.ls	407dfc <ferror@plt+0x60bc>  // b.plast
  407d88:	cmn	w19, #0x101
  407d8c:	b.hi	407e48 <ferror@plt+0x6108>  // b.pmore
  407d90:	ldr	w0, [x0, #100]
  407d94:	cmp	w19, w0
  407d98:	b.cc	407dd4 <ferror@plt+0x6094>  // b.lo, b.ul, b.last
  407d9c:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  407da0:	add	x20, x20, #0x4a0
  407da4:	add	x20, x20, #0x7f0
  407da8:	mov	w2, #0x5                   	// #5
  407dac:	adrp	x1, 458000 <warn@@Base+0x8640>
  407db0:	mov	x0, #0x0                   	// #0
  407db4:	add	x1, x1, #0x60
  407db8:	bl	401c70 <dcgettext@plt>
  407dbc:	mov	w2, w19
  407dc0:	mov	x1, x0
  407dc4:	mov	x0, x20
  407dc8:	bl	401980 <sprintf@plt>
  407dcc:	mov	x0, x20
  407dd0:	b	407d1c <ferror@plt+0x5fdc>
  407dd4:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  407dd8:	add	x0, x0, #0x4a0
  407ddc:	add	x20, x0, #0x7f0
  407de0:	mov	w2, w19
  407de4:	mov	x0, x20
  407de8:	adrp	x1, 458000 <warn@@Base+0x8640>
  407dec:	add	x1, x1, #0x78
  407df0:	bl	401980 <sprintf@plt>
  407df4:	mov	x0, x20
  407df8:	b	407d1c <ferror@plt+0x5fdc>
  407dfc:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  407e00:	add	x0, x0, #0x4a0
  407e04:	add	x20, x0, #0x7f0
  407e08:	and	w2, w19, #0xffff
  407e0c:	mov	x0, x20
  407e10:	adrp	x1, 458000 <warn@@Base+0x8640>
  407e14:	add	x1, x1, #0x40
  407e18:	bl	401980 <sprintf@plt>
  407e1c:	mov	x0, x20
  407e20:	b	407d1c <ferror@plt+0x5fdc>
  407e24:	adrp	x0, 457000 <warn@@Base+0x7640>
  407e28:	add	x0, x0, #0xfe8
  407e2c:	b	407d1c <ferror@plt+0x5fdc>
  407e30:	ldrb	w0, [x0, #31]
  407e34:	cmp	w0, #0x1
  407e38:	b.ne	407cec <ferror@plt+0x5fac>  // b.any
  407e3c:	adrp	x0, 458000 <warn@@Base+0x8640>
  407e40:	add	x0, x0, #0x8
  407e44:	b	407d1c <ferror@plt+0x5fdc>
  407e48:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  407e4c:	add	x0, x0, #0x4a0
  407e50:	add	x20, x0, #0x7f0
  407e54:	and	w2, w19, #0xffff
  407e58:	mov	x0, x20
  407e5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  407e60:	add	x1, x1, #0x50
  407e64:	bl	401980 <sprintf@plt>
  407e68:	mov	x0, x20
  407e6c:	b	407d1c <ferror@plt+0x5fdc>
  407e70:	adrp	x0, 457000 <warn@@Base+0x7640>
  407e74:	add	x0, x0, #0xff8
  407e78:	b	407d1c <ferror@plt+0x5fdc>
  407e7c:	nop
  407e80:	stp	x29, x30, [sp, #-48]!
  407e84:	mov	x29, sp
  407e88:	stp	x21, x22, [sp, #32]
  407e8c:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  407e90:	mov	x22, x0
  407e94:	adrp	x0, 45e000 <warn@@Base+0xe640>
  407e98:	add	x0, x0, #0x360
  407e9c:	stp	x19, x20, [sp, #16]
  407ea0:	mov	x20, x1
  407ea4:	mov	x19, x2
  407ea8:	bl	401cc0 <printf@plt>
  407eac:	ldr	w3, [x21, #1184]
  407eb0:	cbnz	w3, 407f5c <ferror@plt+0x621c>
  407eb4:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  407eb8:	mov	x2, x19
  407ebc:	adrp	x1, 458000 <warn@@Base+0x8640>
  407ec0:	add	x1, x1, #0x88
  407ec4:	ldr	x0, [x0, #1160]
  407ec8:	bl	401d20 <fprintf@plt>
  407ecc:	mov	w0, #0x20                  	// #32
  407ed0:	bl	401cf0 <putchar@plt>
  407ed4:	cbz	x22, 407f78 <ferror@plt+0x6238>
  407ed8:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  407edc:	ldr	w2, [x21, #1184]
  407ee0:	mov	w4, #0x4                   	// #4
  407ee4:	sub	x0, x19, x20
  407ee8:	ldr	x3, [x1, #920]
  407eec:	cmp	w2, #0x0
  407ef0:	add	x0, x22, x0
  407ef4:	mov	w1, #0x8                   	// #8
  407ef8:	csel	w1, w4, w1, ne  // ne = any
  407efc:	blr	x3
  407f00:	mov	x2, x0
  407f04:	ldr	w1, [x21, #1184]
  407f08:	cbnz	w1, 407f48 <ferror@plt+0x6208>
  407f0c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  407f10:	adrp	x1, 458000 <warn@@Base+0x8640>
  407f14:	add	x1, x1, #0x88
  407f18:	ldr	x0, [x0, #1160]
  407f1c:	bl	401d20 <fprintf@plt>
  407f20:	ldr	w2, [x21, #1184]
  407f24:	mov	x1, #0x8                   	// #8
  407f28:	mov	x0, #0x4                   	// #4
  407f2c:	cmp	w2, #0x0
  407f30:	csel	x0, x0, x1, ne  // ne = any
  407f34:	add	x0, x0, x19
  407f38:	ldp	x19, x20, [sp, #16]
  407f3c:	ldp	x21, x22, [sp, #32]
  407f40:	ldp	x29, x30, [sp], #48
  407f44:	ret
  407f48:	mov	x1, x0
  407f4c:	adrp	x0, 458000 <warn@@Base+0x8640>
  407f50:	add	x0, x0, #0x80
  407f54:	bl	401cc0 <printf@plt>
  407f58:	b	407f20 <ferror@plt+0x61e0>
  407f5c:	mov	x1, x19
  407f60:	adrp	x0, 458000 <warn@@Base+0x8640>
  407f64:	add	x0, x0, #0x80
  407f68:	bl	401cc0 <printf@plt>
  407f6c:	mov	w0, #0x20                  	// #32
  407f70:	bl	401cf0 <putchar@plt>
  407f74:	cbnz	x22, 407ed8 <ferror@plt+0x6198>
  407f78:	ldr	w2, [x21, #1184]
  407f7c:	mov	w0, #0x10                  	// #16
  407f80:	mov	w20, #0x8                   	// #8
  407f84:	adrp	x1, 456000 <warn@@Base+0x6640>
  407f88:	cmp	w2, #0x0
  407f8c:	add	x1, x1, #0xd38
  407f90:	csel	w20, w20, w0, ne  // ne = any
  407f94:	mov	w2, #0x5                   	// #5
  407f98:	mov	x0, #0x0                   	// #0
  407f9c:	bl	401c70 <dcgettext@plt>
  407fa0:	mov	x2, x0
  407fa4:	mov	w1, w20
  407fa8:	adrp	x0, 458000 <warn@@Base+0x8640>
  407fac:	add	x0, x0, #0x90
  407fb0:	bl	401cc0 <printf@plt>
  407fb4:	b	407f20 <ferror@plt+0x61e0>
  407fb8:	stp	x29, x30, [sp, #-64]!
  407fbc:	cmp	w0, #0x0
  407fc0:	mov	x29, sp
  407fc4:	stp	x19, x20, [sp, #16]
  407fc8:	mov	x19, x1
  407fcc:	mov	x20, x2
  407fd0:	str	x21, [sp, #32]
  407fd4:	mov	w21, w0
  407fd8:	b.le	407fec <ferror@plt+0x62ac>
  407fdc:	adrp	x0, 458000 <warn@@Base+0x8640>
  407fe0:	mov	w1, w21
  407fe4:	add	x0, x0, #0x98
  407fe8:	bl	401cc0 <printf@plt>
  407fec:	cmp	x19, x20
  407ff0:	b.cs	40809c <ferror@plt+0x635c>  // b.hs, b.nlast
  407ff4:	tbnz	w21, #0, 408054 <ferror@plt+0x6314>
  407ff8:	mov	x1, x20
  407ffc:	mov	x0, x19
  408000:	mov	w2, #0x0                   	// #0
  408004:	add	x4, sp, #0x3c
  408008:	add	x3, sp, #0x38
  40800c:	bl	44e590 <ferror@plt+0x4c850>
  408010:	ldp	w2, w1, [sp, #56]
  408014:	mov	x21, x0
  408018:	add	x19, x19, x2
  40801c:	tbnz	w1, #0, 4080f8 <ferror@plt+0x63b8>
  408020:	tbnz	w1, #1, 4080dc <ferror@plt+0x639c>
  408024:	adrp	x0, 458000 <warn@@Base+0x8640>
  408028:	mov	x2, x21
  40802c:	add	x0, x0, #0x110
  408030:	mov	x1, x21
  408034:	bl	401cc0 <printf@plt>
  408038:	cmp	x19, x20
  40803c:	b.hi	408114 <ferror@plt+0x63d4>  // b.pmore
  408040:	mov	x0, x19
  408044:	ldp	x19, x20, [sp, #16]
  408048:	ldr	x21, [sp, #32]
  40804c:	ldp	x29, x30, [sp], #64
  408050:	ret
  408054:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  408058:	sub	x21, x20, x19
  40805c:	sub	x21, x21, #0x1
  408060:	mov	w0, #0x22                  	// #34
  408064:	ldr	x1, [x1, #1160]
  408068:	bl	401990 <putc@plt>
  40806c:	cbnz	x21, 4080b8 <ferror@plt+0x6378>
  408070:	adrp	x1, 458000 <warn@@Base+0x8640>
  408074:	add	x1, x1, #0xc0
  408078:	mov	w2, #0x5                   	// #5
  40807c:	mov	x19, x20
  408080:	mov	x0, #0x0                   	// #0
  408084:	bl	401c70 <dcgettext@plt>
  408088:	bl	401cc0 <printf@plt>
  40808c:	adrp	x0, 458000 <warn@@Base+0x8640>
  408090:	add	x0, x0, #0xd8
  408094:	bl	401b70 <puts@plt>
  408098:	b	408038 <ferror@plt+0x62f8>
  40809c:	adrp	x1, 458000 <warn@@Base+0x8640>
  4080a0:	add	x1, x1, #0xb0
  4080a4:	mov	w2, #0x5                   	// #5
  4080a8:	mov	x0, #0x0                   	// #0
  4080ac:	bl	401c70 <dcgettext@plt>
  4080b0:	bl	44f9c0 <warn@@Base>
  4080b4:	b	408038 <ferror@plt+0x62f8>
  4080b8:	mov	x1, x19
  4080bc:	mov	w0, w21
  4080c0:	bl	404800 <ferror@plt+0x2ac0>
  4080c4:	mov	x0, x19
  4080c8:	mov	x1, x21
  4080cc:	bl	401940 <strnlen@plt>
  4080d0:	add	x0, x0, #0x1
  4080d4:	add	x19, x19, x0
  4080d8:	b	40808c <ferror@plt+0x634c>
  4080dc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4080e0:	add	x1, x1, #0xf8
  4080e4:	mov	w2, #0x5                   	// #5
  4080e8:	mov	x0, #0x0                   	// #0
  4080ec:	bl	401c70 <dcgettext@plt>
  4080f0:	bl	44f3e8 <error@@Base>
  4080f4:	b	408024 <ferror@plt+0x62e4>
  4080f8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4080fc:	add	x1, x1, #0xe0
  408100:	mov	w2, #0x5                   	// #5
  408104:	mov	x0, #0x0                   	// #0
  408108:	bl	401c70 <dcgettext@plt>
  40810c:	bl	44f3e8 <error@@Base>
  408110:	b	408024 <ferror@plt+0x62e4>
  408114:	adrp	x3, 475000 <warn@@Base+0x25640>
  408118:	add	x3, x3, #0xa70
  40811c:	adrp	x1, 456000 <warn@@Base+0x6640>
  408120:	adrp	x0, 458000 <warn@@Base+0x8640>
  408124:	add	x3, x3, #0x358
  408128:	add	x1, x1, #0xcb8
  40812c:	add	x0, x0, #0x120
  408130:	mov	w2, #0x3941                	// #14657
  408134:	bl	401cd0 <__assert_fail@plt>
  408138:	stp	x29, x30, [sp, #-64]!
  40813c:	mov	x29, sp
  408140:	stp	x21, x22, [sp, #32]
  408144:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  408148:	mov	x21, x0
  40814c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  408150:	add	x0, x0, #0x360
  408154:	stp	x19, x20, [sp, #16]
  408158:	mov	x19, x1
  40815c:	mov	x20, x2
  408160:	str	x23, [sp, #48]
  408164:	mov	x23, x3
  408168:	bl	401cc0 <printf@plt>
  40816c:	ldr	w0, [x22, #1184]
  408170:	cbnz	w0, 4082e4 <ferror@plt+0x65a4>
  408174:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  408178:	adrp	x1, 458000 <warn@@Base+0x8640>
  40817c:	mov	x2, x20
  408180:	add	x1, x1, #0x88
  408184:	ldr	x0, [x0, #1160]
  408188:	bl	401d20 <fprintf@plt>
  40818c:	mov	w0, #0x20                  	// #32
  408190:	bl	401cf0 <putchar@plt>
  408194:	mov	x3, #0xfff0                	// #65520
  408198:	add	x0, x19, x3
  40819c:	cmp	x0, x20
  4081a0:	b.ls	408244 <ferror@plt+0x6504>  // b.plast
  4081a4:	sub	w1, w20, w19
  4081a8:	mov	w2, #0xffff8010            	// #-32752
  4081ac:	add	w1, w1, w2
  4081b0:	adrp	x0, 458000 <warn@@Base+0x8640>
  4081b4:	add	x0, x0, #0x130
  4081b8:	bl	401cc0 <printf@plt>
  4081bc:	mov	w0, #0x20                  	// #32
  4081c0:	bl	401cf0 <putchar@plt>
  4081c4:	cbz	x21, 408264 <ferror@plt+0x6524>
  4081c8:	ldr	w1, [x22, #1184]
  4081cc:	sub	x19, x20, x19
  4081d0:	add	x0, x21, x19
  4081d4:	cbnz	w1, 4082a4 <ferror@plt+0x6564>
  4081d8:	add	x19, x19, #0x8
  4081dc:	add	x19, x21, x19
  4081e0:	cmp	x23, x19
  4081e4:	b.cc	4082f8 <ferror@plt+0x65b8>  // b.lo, b.ul, b.last
  4081e8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4081ec:	mov	w1, #0x8                   	// #8
  4081f0:	ldr	x2, [x2, #920]
  4081f4:	blr	x2
  4081f8:	mov	x2, x0
  4081fc:	ldr	w1, [x22, #1184]
  408200:	cbnz	w1, 4082d0 <ferror@plt+0x6590>
  408204:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  408208:	adrp	x1, 458000 <warn@@Base+0x8640>
  40820c:	add	x1, x1, #0x88
  408210:	ldr	x0, [x0, #1160]
  408214:	bl	401d20 <fprintf@plt>
  408218:	ldr	w1, [x22, #1184]
  40821c:	mov	x0, #0x4                   	// #4
  408220:	mov	x2, #0x8                   	// #8
  408224:	cmp	w1, #0x0
  408228:	csel	x0, x0, x2, ne  // ne = any
  40822c:	add	x0, x0, x20
  408230:	ldp	x19, x20, [sp, #16]
  408234:	ldp	x21, x22, [sp, #32]
  408238:	ldr	x23, [sp, #48]
  40823c:	ldp	x29, x30, [sp], #64
  408240:	ret
  408244:	adrp	x1, 484000 <warn@@Base+0x34640>
  408248:	add	x1, x1, #0x810
  40824c:	adrp	x0, 458000 <warn@@Base+0x8640>
  408250:	add	x0, x0, #0x138
  408254:	bl	401cc0 <printf@plt>
  408258:	mov	w0, #0x20                  	// #32
  40825c:	bl	401cf0 <putchar@plt>
  408260:	cbnz	x21, 4081c8 <ferror@plt+0x6488>
  408264:	ldr	w2, [x22, #1184]
  408268:	mov	w0, #0x10                  	// #16
  40826c:	mov	w19, #0x8                   	// #8
  408270:	adrp	x1, 456000 <warn@@Base+0x6640>
  408274:	cmp	w2, #0x0
  408278:	add	x1, x1, #0xd38
  40827c:	csel	w19, w19, w0, ne  // ne = any
  408280:	mov	w2, #0x5                   	// #5
  408284:	mov	x0, #0x0                   	// #0
  408288:	bl	401c70 <dcgettext@plt>
  40828c:	mov	x2, x0
  408290:	mov	w1, w19
  408294:	adrp	x0, 458000 <warn@@Base+0x8640>
  408298:	add	x0, x0, #0x90
  40829c:	bl	401cc0 <printf@plt>
  4082a0:	b	408218 <ferror@plt+0x64d8>
  4082a4:	add	x19, x19, #0x4
  4082a8:	add	x19, x21, x19
  4082ac:	cmp	x23, x19
  4082b0:	b.cc	4082f8 <ferror@plt+0x65b8>  // b.lo, b.ul, b.last
  4082b4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4082b8:	mov	w1, #0x4                   	// #4
  4082bc:	ldr	x2, [x2, #920]
  4082c0:	blr	x2
  4082c4:	mov	x2, x0
  4082c8:	ldr	w1, [x22, #1184]
  4082cc:	cbz	w1, 408204 <ferror@plt+0x64c4>
  4082d0:	mov	x1, x0
  4082d4:	adrp	x0, 458000 <warn@@Base+0x8640>
  4082d8:	add	x0, x0, #0x80
  4082dc:	bl	401cc0 <printf@plt>
  4082e0:	b	408218 <ferror@plt+0x64d8>
  4082e4:	mov	x1, x20
  4082e8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4082ec:	add	x0, x0, #0x80
  4082f0:	bl	401cc0 <printf@plt>
  4082f4:	b	40818c <ferror@plt+0x644c>
  4082f8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4082fc:	add	x1, x1, #0x140
  408300:	mov	w2, #0x5                   	// #5
  408304:	mov	x0, #0x0                   	// #0
  408308:	bl	401c70 <dcgettext@plt>
  40830c:	mov	w19, #0x8                   	// #8
  408310:	bl	44f9c0 <warn@@Base>
  408314:	ldr	w1, [x22, #1184]
  408318:	mov	w0, #0x10                  	// #16
  40831c:	mov	w2, #0x5                   	// #5
  408320:	cmp	w1, #0x0
  408324:	adrp	x1, 456000 <warn@@Base+0x6640>
  408328:	csel	w19, w19, w0, ne  // ne = any
  40832c:	add	x1, x1, #0xd78
  408330:	mov	x0, #0x0                   	// #0
  408334:	bl	401c70 <dcgettext@plt>
  408338:	mov	x2, x0
  40833c:	mov	w1, w19
  408340:	adrp	x0, 458000 <warn@@Base+0x8640>
  408344:	add	x0, x0, #0x90
  408348:	bl	401cc0 <printf@plt>
  40834c:	mov	x0, #0xffffffffffffffff    	// #-1
  408350:	b	408230 <ferror@plt+0x64f0>
  408354:	nop
  408358:	stp	x29, x30, [sp, #-144]!
  40835c:	mov	w3, w1
  408360:	cmp	w1, #0x4
  408364:	mov	x29, sp
  408368:	stp	x19, x20, [sp, #16]
  40836c:	mov	x1, x2
  408370:	mov	x19, x0
  408374:	b.eq	4084b8 <ferror@plt+0x6778>  // b.none
  408378:	cmp	w3, #0x8
  40837c:	b.eq	4083a0 <ferror@plt+0x6660>  // b.none
  408380:	mov	x1, x0
  408384:	mov	w0, w3
  408388:	bl	407fb8 <ferror@plt+0x6278>
  40838c:	mov	x19, x0
  408390:	mov	x0, x19
  408394:	ldp	x19, x20, [sp, #16]
  408398:	ldp	x29, x30, [sp], #144
  40839c:	ret
  4083a0:	add	x4, sp, #0x8c
  4083a4:	add	x3, sp, #0x88
  4083a8:	mov	w2, #0x0                   	// #0
  4083ac:	bl	44e590 <ferror@plt+0x4c850>
  4083b0:	mov	x20, x0
  4083b4:	tst	x0, #0xffffffff00000000
  4083b8:	ldp	w1, w0, [sp, #136]
  4083bc:	add	x19, x19, x1
  4083c0:	b.eq	408648 <ferror@plt+0x6908>  // b.none
  4083c4:	orr	w1, w0, #0x2
  4083c8:	str	w1, [sp, #140]
  4083cc:	tbz	w0, #0, 408650 <ferror@plt+0x6910>
  4083d0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4083d4:	add	x1, x1, #0xe0
  4083d8:	mov	w2, #0x5                   	// #5
  4083dc:	mov	x0, #0x0                   	// #0
  4083e0:	bl	401c70 <dcgettext@plt>
  4083e4:	bl	44f3e8 <error@@Base>
  4083e8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4083ec:	add	x0, x0, #0x250
  4083f0:	bl	401cc0 <printf@plt>
  4083f4:	cbz	w20, 40861c <ferror@plt+0x68dc>
  4083f8:	stp	x21, x22, [sp, #32]
  4083fc:	and	w4, w20, #0x2
  408400:	and	w5, w20, #0x4
  408404:	stp	x23, x24, [sp, #48]
  408408:	and	w21, w20, #0x2000
  40840c:	and	w24, w20, #0x80
  408410:	stp	x25, x26, [sp, #64]
  408414:	and	w23, w20, #0x1000
  408418:	and	w26, w20, #0x20
  40841c:	stp	x27, x28, [sp, #80]
  408420:	and	w25, w20, #0x40
  408424:	and	w28, w20, #0x8
  408428:	and	w27, w20, #0x10
  40842c:	and	w22, w20, #0x10000
  408430:	tbnz	w20, #0, 4087e8 <ferror@plt+0x6aa8>
  408434:	cbz	w4, 40866c <ferror@plt+0x692c>
  408438:	adrp	x1, 484000 <warn@@Base+0x34640>
  40843c:	add	x1, x1, #0x810
  408440:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408444:	adrp	x0, 458000 <warn@@Base+0x8640>
  408448:	add	x0, x0, #0x280
  40844c:	str	w5, [sp, #100]
  408450:	bl	401cc0 <printf@plt>
  408454:	ldr	w5, [sp, #100]
  408458:	cbnz	w5, 40887c <ferror@plt+0x6b3c>
  40845c:	cbnz	w28, 40884c <ferror@plt+0x6b0c>
  408460:	cbnz	w27, 4087c8 <ferror@plt+0x6a88>
  408464:	cbz	w26, 408ad8 <ferror@plt+0x6d98>
  408468:	adrp	x1, 457000 <warn@@Base+0x7640>
  40846c:	add	x1, x1, #0xde8
  408470:	adrp	x0, 458000 <warn@@Base+0x8640>
  408474:	add	x0, x0, #0x2a8
  408478:	bl	401cc0 <printf@plt>
  40847c:	cbz	w25, 40886c <ferror@plt+0x6b2c>
  408480:	adrp	x1, 457000 <warn@@Base+0x7640>
  408484:	add	x1, x1, #0xde8
  408488:	adrp	x0, 458000 <warn@@Base+0x8640>
  40848c:	add	x0, x0, #0x2b8
  408490:	bl	401cc0 <printf@plt>
  408494:	cbnz	w24, 408828 <ferror@plt+0x6ae8>
  408498:	cbnz	w23, 4086a0 <ferror@plt+0x6960>
  40849c:	cbnz	w21, 4086b8 <ferror@plt+0x6978>
  4084a0:	cbz	w22, 4086d0 <ferror@plt+0x6990>
  4084a4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4084a8:	add	x1, x1, #0xde8
  4084ac:	adrp	x0, 458000 <warn@@Base+0x8640>
  4084b0:	add	x0, x0, #0x2e8
  4084b4:	b	4087b0 <ferror@plt+0x6a70>
  4084b8:	add	x4, sp, #0x8c
  4084bc:	add	x3, sp, #0x88
  4084c0:	mov	w2, #0x0                   	// #0
  4084c4:	bl	44e590 <ferror@plt+0x4c850>
  4084c8:	mov	x20, x0
  4084cc:	tst	x0, #0xffffffff00000000
  4084d0:	ldp	w1, w0, [sp, #136]
  4084d4:	add	x19, x19, x1
  4084d8:	b.eq	408888 <ferror@plt+0x6b48>  // b.none
  4084dc:	orr	w1, w0, #0x2
  4084e0:	str	w1, [sp, #140]
  4084e4:	tbz	w0, #0, 408890 <ferror@plt+0x6b50>
  4084e8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4084ec:	add	x1, x1, #0xe0
  4084f0:	mov	w2, #0x5                   	// #5
  4084f4:	mov	x0, #0x0                   	// #0
  4084f8:	bl	401c70 <dcgettext@plt>
  4084fc:	bl	44f3e8 <error@@Base>
  408500:	adrp	x0, 458000 <warn@@Base+0x8640>
  408504:	add	x0, x0, #0x180
  408508:	bl	401cc0 <printf@plt>
  40850c:	cbz	w20, 40861c <ferror@plt+0x68dc>
  408510:	and	w0, w20, #0x8
  408514:	str	w0, [sp, #112]
  408518:	and	w0, w20, #0x10
  40851c:	str	w0, [sp, #116]
  408520:	and	w0, w20, #0x20
  408524:	str	w0, [sp, #108]
  408528:	and	w0, w20, #0x40
  40852c:	stp	x21, x22, [sp, #32]
  408530:	and	w4, w20, #0x2
  408534:	stp	x23, x24, [sp, #48]
  408538:	and	w5, w20, #0x4
  40853c:	and	w21, w20, #0x400
  408540:	stp	x25, x26, [sp, #64]
  408544:	and	w22, w20, #0x800
  408548:	and	w23, w20, #0x1000
  40854c:	stp	x27, x28, [sp, #80]
  408550:	and	w24, w20, #0x2000
  408554:	and	w28, w20, #0x100
  408558:	str	w0, [sp, #104]
  40855c:	and	w0, w20, #0x80
  408560:	str	w0, [sp, #100]
  408564:	and	w25, w20, #0x4000
  408568:	and	w26, w20, #0x8000
  40856c:	and	w27, w20, #0x10000
  408570:	tbnz	w20, #0, 408928 <ferror@plt+0x6be8>
  408574:	cbnz	w4, 4086e4 <ferror@plt+0x69a4>
  408578:	cbz	w5, 408a2c <ferror@plt+0x6cec>
  40857c:	adrp	x1, 484000 <warn@@Base+0x34640>
  408580:	add	x1, x1, #0x810
  408584:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408588:	adrp	x0, 458000 <warn@@Base+0x8640>
  40858c:	add	x0, x0, #0x1b0
  408590:	bl	401cc0 <printf@plt>
  408594:	ldr	w0, [sp, #112]
  408598:	cbnz	w0, 4089a4 <ferror@plt+0x6c64>
  40859c:	ldr	w0, [sp, #116]
  4085a0:	cbnz	w0, 4088ac <ferror@plt+0x6b6c>
  4085a4:	ldr	w0, [sp, #108]
  4085a8:	cbnz	w0, 408720 <ferror@plt+0x69e0>
  4085ac:	ldr	w0, [sp, #104]
  4085b0:	cbz	w0, 408b00 <ferror@plt+0x6dc0>
  4085b4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4085b8:	add	x1, x1, #0xde8
  4085bc:	adrp	x0, 458000 <warn@@Base+0x8640>
  4085c0:	add	x0, x0, #0x1e0
  4085c4:	bl	401cc0 <printf@plt>
  4085c8:	ldr	w0, [sp, #100]
  4085cc:	cbnz	w0, 408980 <ferror@plt+0x6c40>
  4085d0:	cbnz	w28, 4088e0 <ferror@plt+0x6ba0>
  4085d4:	cbnz	w21, 40874c <ferror@plt+0x6a0c>
  4085d8:	cbz	w22, 408b84 <ferror@plt+0x6e44>
  4085dc:	adrp	x1, 457000 <warn@@Base+0x7640>
  4085e0:	add	x1, x1, #0xde8
  4085e4:	adrp	x0, 458000 <warn@@Base+0x8640>
  4085e8:	add	x0, x0, #0x208
  4085ec:	bl	401cc0 <printf@plt>
  4085f0:	cbz	w23, 408900 <ferror@plt+0x6bc0>
  4085f4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4085f8:	add	x1, x1, #0xde8
  4085fc:	adrp	x0, 458000 <warn@@Base+0x8640>
  408600:	add	x0, x0, #0x210
  408604:	bl	401cc0 <printf@plt>
  408608:	cbnz	w24, 408904 <ferror@plt+0x6bc4>
  40860c:	cbnz	w25, 408770 <ferror@plt+0x6a30>
  408610:	cbnz	w26, 408788 <ferror@plt+0x6a48>
  408614:	cbnz	w27, 4087a0 <ferror@plt+0x6a60>
  408618:	b	4086d0 <ferror@plt+0x6990>
  40861c:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408620:	mov	w0, #0x30                  	// #48
  408624:	ldr	x1, [x20, #1160]
  408628:	bl	4019a0 <fputc@plt>
  40862c:	ldr	x1, [x20, #1160]
  408630:	mov	w0, #0xa                   	// #10
  408634:	bl	4019a0 <fputc@plt>
  408638:	mov	x0, x19
  40863c:	ldp	x19, x20, [sp, #16]
  408640:	ldp	x29, x30, [sp], #144
  408644:	ret
  408648:	tbnz	w0, #0, 4083d0 <ferror@plt+0x6690>
  40864c:	tbz	w0, #1, 4083e8 <ferror@plt+0x66a8>
  408650:	adrp	x1, 458000 <warn@@Base+0x8640>
  408654:	add	x1, x1, #0xf8
  408658:	mov	w2, #0x5                   	// #5
  40865c:	mov	x0, #0x0                   	// #0
  408660:	bl	401c70 <dcgettext@plt>
  408664:	bl	44f3e8 <error@@Base>
  408668:	b	4083e8 <ferror@plt+0x66a8>
  40866c:	cbz	w5, 408a0c <ferror@plt+0x6ccc>
  408670:	adrp	x1, 484000 <warn@@Base+0x34640>
  408674:	add	x1, x1, #0x810
  408678:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  40867c:	adrp	x0, 458000 <warn@@Base+0x8640>
  408680:	add	x0, x0, #0x288
  408684:	bl	401cc0 <printf@plt>
  408688:	cbnz	w28, 40884c <ferror@plt+0x6b0c>
  40868c:	cbnz	w27, 4087c8 <ferror@plt+0x6a88>
  408690:	cbnz	w26, 408468 <ferror@plt+0x6728>
  408694:	cbnz	w25, 408480 <ferror@plt+0x6740>
  408698:	cbnz	w24, 408828 <ferror@plt+0x6ae8>
  40869c:	cbz	w23, 408840 <ferror@plt+0x6b00>
  4086a0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4086a4:	add	x1, x1, #0xde8
  4086a8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4086ac:	add	x0, x0, #0x2d0
  4086b0:	bl	401cc0 <printf@plt>
  4086b4:	cbz	w21, 4084a0 <ferror@plt+0x6760>
  4086b8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4086bc:	add	x1, x1, #0xde8
  4086c0:	adrp	x0, 458000 <warn@@Base+0x8640>
  4086c4:	add	x0, x0, #0x2e0
  4086c8:	bl	401cc0 <printf@plt>
  4086cc:	cbnz	w22, 4084a4 <ferror@plt+0x6764>
  4086d0:	ldp	x21, x22, [sp, #32]
  4086d4:	ldp	x23, x24, [sp, #48]
  4086d8:	ldp	x25, x26, [sp, #64]
  4086dc:	ldp	x27, x28, [sp, #80]
  4086e0:	b	40862c <ferror@plt+0x68ec>
  4086e4:	adrp	x1, 484000 <warn@@Base+0x34640>
  4086e8:	add	x1, x1, #0x810
  4086ec:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  4086f0:	adrp	x0, 458000 <warn@@Base+0x8640>
  4086f4:	add	x0, x0, #0x1a8
  4086f8:	str	w5, [sp, #120]
  4086fc:	bl	401cc0 <printf@plt>
  408700:	ldr	w5, [sp, #120]
  408704:	cbnz	w5, 408a00 <ferror@plt+0x6cc0>
  408708:	ldr	w0, [sp, #112]
  40870c:	cbnz	w0, 4089a4 <ferror@plt+0x6c64>
  408710:	ldr	w0, [sp, #116]
  408714:	cbnz	w0, 4088ac <ferror@plt+0x6b6c>
  408718:	ldr	w0, [sp, #108]
  40871c:	cbz	w0, 408b54 <ferror@plt+0x6e14>
  408720:	adrp	x1, 457000 <warn@@Base+0x7640>
  408724:	add	x1, x1, #0xde8
  408728:	adrp	x0, 458000 <warn@@Base+0x8640>
  40872c:	add	x0, x0, #0x1d8
  408730:	bl	401cc0 <printf@plt>
  408734:	ldr	w0, [sp, #104]
  408738:	cbnz	w0, 4085b4 <ferror@plt+0x6874>
  40873c:	ldr	w0, [sp, #100]
  408740:	cbnz	w0, 408980 <ferror@plt+0x6c40>
  408744:	cbnz	w28, 4088e0 <ferror@plt+0x6ba0>
  408748:	cbz	w21, 408bac <ferror@plt+0x6e6c>
  40874c:	adrp	x1, 457000 <warn@@Base+0x7640>
  408750:	add	x1, x1, #0xde8
  408754:	adrp	x0, 458000 <warn@@Base+0x8640>
  408758:	add	x0, x0, #0x200
  40875c:	bl	401cc0 <printf@plt>
  408760:	cbnz	w22, 4085dc <ferror@plt+0x689c>
  408764:	cbnz	w23, 4085f4 <ferror@plt+0x68b4>
  408768:	cbnz	w24, 408904 <ferror@plt+0x6bc4>
  40876c:	cbz	w25, 40891c <ferror@plt+0x6bdc>
  408770:	adrp	x1, 457000 <warn@@Base+0x7640>
  408774:	add	x1, x1, #0xde8
  408778:	adrp	x0, 458000 <warn@@Base+0x8640>
  40877c:	add	x0, x0, #0x228
  408780:	bl	401cc0 <printf@plt>
  408784:	cbz	w26, 408614 <ferror@plt+0x68d4>
  408788:	adrp	x1, 457000 <warn@@Base+0x7640>
  40878c:	add	x1, x1, #0xde8
  408790:	adrp	x0, 458000 <warn@@Base+0x8640>
  408794:	add	x0, x0, #0x238
  408798:	bl	401cc0 <printf@plt>
  40879c:	cbz	w27, 4086d0 <ferror@plt+0x6990>
  4087a0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4087a4:	add	x1, x1, #0xde8
  4087a8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4087ac:	add	x0, x0, #0x240
  4087b0:	bl	401cc0 <printf@plt>
  4087b4:	ldp	x21, x22, [sp, #32]
  4087b8:	ldp	x23, x24, [sp, #48]
  4087bc:	ldp	x25, x26, [sp, #64]
  4087c0:	ldp	x27, x28, [sp, #80]
  4087c4:	b	40862c <ferror@plt+0x68ec>
  4087c8:	adrp	x0, 457000 <warn@@Base+0x7640>
  4087cc:	add	x0, x0, #0xde8
  4087d0:	mov	x1, x0
  4087d4:	adrp	x0, 458000 <warn@@Base+0x8640>
  4087d8:	add	x0, x0, #0x2a0
  4087dc:	bl	401cc0 <printf@plt>
  4087e0:	cbnz	w26, 408468 <ferror@plt+0x6728>
  4087e4:	b	408694 <ferror@plt+0x6954>
  4087e8:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  4087ec:	adrp	x0, 458000 <warn@@Base+0x8640>
  4087f0:	mov	x2, #0x9                   	// #9
  4087f4:	add	x0, x0, #0x270
  4087f8:	ldr	x3, [x20, #1160]
  4087fc:	mov	x1, #0x1                   	// #1
  408800:	stp	w4, w5, [sp, #100]
  408804:	bl	401c10 <fwrite@plt>
  408808:	ldp	w4, w5, [sp, #100]
  40880c:	cbnz	w4, 408a20 <ferror@plt+0x6ce0>
  408810:	cbnz	w5, 40887c <ferror@plt+0x6b3c>
  408814:	cbnz	w28, 40884c <ferror@plt+0x6b0c>
  408818:	cbnz	w27, 4087c8 <ferror@plt+0x6a88>
  40881c:	cbnz	w26, 408468 <ferror@plt+0x6728>
  408820:	cbnz	w25, 408480 <ferror@plt+0x6740>
  408824:	cbz	w24, 408bd4 <ferror@plt+0x6e94>
  408828:	adrp	x0, 457000 <warn@@Base+0x7640>
  40882c:	add	x1, x0, #0xde8
  408830:	adrp	x0, 458000 <warn@@Base+0x8640>
  408834:	add	x0, x0, #0x2c8
  408838:	bl	401cc0 <printf@plt>
  40883c:	cbnz	w23, 4086a0 <ferror@plt+0x6960>
  408840:	cbnz	w21, 4086b8 <ferror@plt+0x6978>
  408844:	cbz	w22, 4086d0 <ferror@plt+0x6990>
  408848:	b	4084a4 <ferror@plt+0x6764>
  40884c:	adrp	x1, 457000 <warn@@Base+0x7640>
  408850:	add	x1, x1, #0xde8
  408854:	adrp	x0, 458000 <warn@@Base+0x8640>
  408858:	add	x0, x0, #0x290
  40885c:	bl	401cc0 <printf@plt>
  408860:	cbnz	w27, 4087c8 <ferror@plt+0x6a88>
  408864:	cbnz	w26, 408468 <ferror@plt+0x6728>
  408868:	cbnz	w25, 408480 <ferror@plt+0x6740>
  40886c:	cbnz	w24, 408828 <ferror@plt+0x6ae8>
  408870:	cbnz	w23, 4086a0 <ferror@plt+0x6960>
  408874:	cbnz	w21, 4086b8 <ferror@plt+0x6978>
  408878:	b	4084a0 <ferror@plt+0x6760>
  40887c:	adrp	x1, 457000 <warn@@Base+0x7640>
  408880:	add	x1, x1, #0xde8
  408884:	b	40867c <ferror@plt+0x693c>
  408888:	tbnz	w0, #0, 4084e8 <ferror@plt+0x67a8>
  40888c:	tbz	w0, #1, 408500 <ferror@plt+0x67c0>
  408890:	adrp	x1, 458000 <warn@@Base+0x8640>
  408894:	add	x1, x1, #0xf8
  408898:	mov	w2, #0x5                   	// #5
  40889c:	mov	x0, #0x0                   	// #0
  4088a0:	bl	401c70 <dcgettext@plt>
  4088a4:	bl	44f3e8 <error@@Base>
  4088a8:	b	408500 <ferror@plt+0x67c0>
  4088ac:	adrp	x0, 457000 <warn@@Base+0x7640>
  4088b0:	add	x0, x0, #0xde8
  4088b4:	mov	x1, x0
  4088b8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4088bc:	add	x0, x0, #0x1d0
  4088c0:	bl	401cc0 <printf@plt>
  4088c4:	ldr	w0, [sp, #108]
  4088c8:	cbnz	w0, 408720 <ferror@plt+0x69e0>
  4088cc:	ldr	w0, [sp, #104]
  4088d0:	cbnz	w0, 4085b4 <ferror@plt+0x6874>
  4088d4:	ldr	w0, [sp, #100]
  4088d8:	cbnz	w0, 408980 <ferror@plt+0x6c40>
  4088dc:	cbz	w28, 408b2c <ferror@plt+0x6dec>
  4088e0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4088e4:	add	x1, x1, #0xde8
  4088e8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4088ec:	add	x0, x0, #0x1f8
  4088f0:	bl	401cc0 <printf@plt>
  4088f4:	cbnz	w21, 40874c <ferror@plt+0x6a0c>
  4088f8:	cbnz	w22, 4085dc <ferror@plt+0x689c>
  4088fc:	cbnz	w23, 4085f4 <ferror@plt+0x68b4>
  408900:	cbz	w24, 408a50 <ferror@plt+0x6d10>
  408904:	adrp	x1, 457000 <warn@@Base+0x7640>
  408908:	add	x1, x1, #0xde8
  40890c:	adrp	x0, 458000 <warn@@Base+0x8640>
  408910:	add	x0, x0, #0x220
  408914:	bl	401cc0 <printf@plt>
  408918:	cbnz	w25, 408770 <ferror@plt+0x6a30>
  40891c:	cbnz	w26, 408788 <ferror@plt+0x6a48>
  408920:	cbz	w27, 4086d0 <ferror@plt+0x6990>
  408924:	b	4087a0 <ferror@plt+0x6a60>
  408928:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  40892c:	adrp	x0, 458000 <warn@@Base+0x8640>
  408930:	mov	x2, #0x5                   	// #5
  408934:	add	x0, x0, #0x1a0
  408938:	ldr	x3, [x20, #1160]
  40893c:	mov	x1, #0x1                   	// #1
  408940:	stp	w4, w5, [sp, #120]
  408944:	bl	401c10 <fwrite@plt>
  408948:	ldp	w4, w5, [sp, #120]
  40894c:	cbnz	w4, 408a44 <ferror@plt+0x6d04>
  408950:	cbnz	w5, 408a00 <ferror@plt+0x6cc0>
  408954:	ldr	w0, [sp, #112]
  408958:	cbnz	w0, 4089a4 <ferror@plt+0x6c64>
  40895c:	ldr	w0, [sp, #116]
  408960:	cbnz	w0, 4088ac <ferror@plt+0x6b6c>
  408964:	ldr	w0, [sp, #108]
  408968:	cbnz	w0, 408720 <ferror@plt+0x69e0>
  40896c:	ldr	w0, [sp, #104]
  408970:	cbnz	w0, 4085b4 <ferror@plt+0x6874>
  408974:	ldr	w0, [sp, #100]
  408978:	cbz	w0, 408bf0 <ferror@plt+0x6eb0>
  40897c:	nop
  408980:	adrp	x0, 457000 <warn@@Base+0x7640>
  408984:	add	x1, x0, #0xde8
  408988:	adrp	x0, 458000 <warn@@Base+0x8640>
  40898c:	add	x0, x0, #0x1e8
  408990:	bl	401cc0 <printf@plt>
  408994:	cbnz	w28, 4088e0 <ferror@plt+0x6ba0>
  408998:	cbnz	w21, 40874c <ferror@plt+0x6a0c>
  40899c:	cbz	w22, 408764 <ferror@plt+0x6a24>
  4089a0:	b	4085dc <ferror@plt+0x689c>
  4089a4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4089a8:	add	x1, x1, #0xde8
  4089ac:	adrp	x0, 458000 <warn@@Base+0x8640>
  4089b0:	add	x0, x0, #0x1c0
  4089b4:	bl	401cc0 <printf@plt>
  4089b8:	ldr	w0, [sp, #116]
  4089bc:	cbnz	w0, 4088ac <ferror@plt+0x6b6c>
  4089c0:	ldr	w0, [sp, #108]
  4089c4:	cbnz	w0, 408720 <ferror@plt+0x69e0>
  4089c8:	ldr	w0, [sp, #104]
  4089cc:	cbnz	w0, 4085b4 <ferror@plt+0x6874>
  4089d0:	ldr	w0, [sp, #100]
  4089d4:	cbnz	w0, 408980 <ferror@plt+0x6c40>
  4089d8:	cbnz	w28, 4088e0 <ferror@plt+0x6ba0>
  4089dc:	cbnz	w21, 40874c <ferror@plt+0x6a0c>
  4089e0:	cbnz	w22, 4085dc <ferror@plt+0x689c>
  4089e4:	mov	w0, #0x0                   	// #0
  4089e8:	cbnz	w23, 4085f4 <ferror@plt+0x68b4>
  4089ec:	cbz	w24, 408b40 <ferror@plt+0x6e00>
  4089f0:	cbz	w0, 408904 <ferror@plt+0x6bc4>
  4089f4:	adrp	x1, 484000 <warn@@Base+0x34640>
  4089f8:	add	x1, x1, #0x810
  4089fc:	b	40890c <ferror@plt+0x6bcc>
  408a00:	adrp	x1, 457000 <warn@@Base+0x7640>
  408a04:	add	x1, x1, #0xde8
  408a08:	b	408588 <ferror@plt+0x6848>
  408a0c:	cbz	w28, 408a60 <ferror@plt+0x6d20>
  408a10:	adrp	x1, 484000 <warn@@Base+0x34640>
  408a14:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408a18:	add	x1, x1, #0x810
  408a1c:	b	408854 <ferror@plt+0x6b14>
  408a20:	adrp	x1, 457000 <warn@@Base+0x7640>
  408a24:	add	x1, x1, #0xde8
  408a28:	b	408444 <ferror@plt+0x6704>
  408a2c:	ldr	w0, [sp, #112]
  408a30:	cbz	w0, 408a94 <ferror@plt+0x6d54>
  408a34:	adrp	x1, 484000 <warn@@Base+0x34640>
  408a38:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408a3c:	add	x1, x1, #0x810
  408a40:	b	4089ac <ferror@plt+0x6c6c>
  408a44:	adrp	x1, 457000 <warn@@Base+0x7640>
  408a48:	add	x1, x1, #0xde8
  408a4c:	b	4086f0 <ferror@plt+0x69b0>
  408a50:	cbnz	w25, 408770 <ferror@plt+0x6a30>
  408a54:	cbnz	w26, 408788 <ferror@plt+0x6a48>
  408a58:	cbnz	w27, 4087a0 <ferror@plt+0x6a60>
  408a5c:	b	4086d0 <ferror@plt+0x6990>
  408a60:	adrp	x0, 484000 <warn@@Base+0x34640>
  408a64:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408a68:	add	x0, x0, #0x810
  408a6c:	cbnz	w27, 4087d0 <ferror@plt+0x6a90>
  408a70:	mov	x1, x0
  408a74:	cbnz	w26, 408470 <ferror@plt+0x6730>
  408a78:	cbnz	w25, 408488 <ferror@plt+0x6748>
  408a7c:	cbnz	w24, 408830 <ferror@plt+0x6af0>
  408a80:	cbz	w23, 408c18 <ferror@plt+0x6ed8>
  408a84:	adrp	x1, 484000 <warn@@Base+0x34640>
  408a88:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408a8c:	add	x1, x1, #0x810
  408a90:	b	4086a8 <ferror@plt+0x6968>
  408a94:	ldr	w1, [sp, #116]
  408a98:	adrp	x0, 484000 <warn@@Base+0x34640>
  408a9c:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408aa0:	add	x0, x0, #0x810
  408aa4:	cbnz	w1, 4088b4 <ferror@plt+0x6b74>
  408aa8:	ldr	w2, [sp, #108]
  408aac:	mov	x1, x0
  408ab0:	cbnz	w2, 408728 <ferror@plt+0x69e8>
  408ab4:	ldr	w2, [sp, #104]
  408ab8:	cbnz	w2, 4085bc <ferror@plt+0x687c>
  408abc:	ldr	w0, [sp, #100]
  408ac0:	cbnz	w0, 408988 <ferror@plt+0x6c48>
  408ac4:	cbz	w28, 408c0c <ferror@plt+0x6ecc>
  408ac8:	adrp	x1, 484000 <warn@@Base+0x34640>
  408acc:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408ad0:	add	x1, x1, #0x810
  408ad4:	b	4088e8 <ferror@plt+0x6ba8>
  408ad8:	cbnz	w25, 408480 <ferror@plt+0x6740>
  408adc:	cbnz	w24, 408828 <ferror@plt+0x6ae8>
  408ae0:	cbnz	w23, 4086a0 <ferror@plt+0x6960>
  408ae4:	mov	w0, #0x0                   	// #0
  408ae8:	cbnz	w21, 4086b8 <ferror@plt+0x6978>
  408aec:	cbz	w22, 4086d0 <ferror@plt+0x6990>
  408af0:	cbz	w0, 4084a4 <ferror@plt+0x6764>
  408af4:	adrp	x1, 484000 <warn@@Base+0x34640>
  408af8:	add	x1, x1, #0x810
  408afc:	b	4084ac <ferror@plt+0x676c>
  408b00:	ldr	w0, [sp, #100]
  408b04:	cbnz	w0, 408980 <ferror@plt+0x6c40>
  408b08:	cbnz	w28, 4088e0 <ferror@plt+0x6ba0>
  408b0c:	cbnz	w21, 40874c <ferror@plt+0x6a0c>
  408b10:	mov	w0, #0x0                   	// #0
  408b14:	cbnz	w22, 4085dc <ferror@plt+0x689c>
  408b18:	cbz	w23, 4089ec <ferror@plt+0x6cac>
  408b1c:	cbz	w0, 4085f4 <ferror@plt+0x68b4>
  408b20:	adrp	x1, 484000 <warn@@Base+0x34640>
  408b24:	add	x1, x1, #0x810
  408b28:	b	4085fc <ferror@plt+0x68bc>
  408b2c:	cbnz	w21, 40874c <ferror@plt+0x6a0c>
  408b30:	cbnz	w22, 4085dc <ferror@plt+0x689c>
  408b34:	cbnz	w23, 4085f4 <ferror@plt+0x68b4>
  408b38:	mov	w0, #0x0                   	// #0
  408b3c:	cbnz	w24, 408904 <ferror@plt+0x6bc4>
  408b40:	cbz	w25, 408bc0 <ferror@plt+0x6e80>
  408b44:	cbz	w0, 408770 <ferror@plt+0x6a30>
  408b48:	adrp	x1, 484000 <warn@@Base+0x34640>
  408b4c:	add	x1, x1, #0x810
  408b50:	b	408778 <ferror@plt+0x6a38>
  408b54:	ldr	w0, [sp, #104]
  408b58:	cbnz	w0, 4085b4 <ferror@plt+0x6874>
  408b5c:	ldr	w0, [sp, #100]
  408b60:	cbnz	w0, 408980 <ferror@plt+0x6c40>
  408b64:	cbnz	w28, 4088e0 <ferror@plt+0x6ba0>
  408b68:	mov	w0, #0x0                   	// #0
  408b6c:	cbnz	w21, 40874c <ferror@plt+0x6a0c>
  408b70:	cbz	w22, 408b18 <ferror@plt+0x6dd8>
  408b74:	cbz	w0, 4085dc <ferror@plt+0x689c>
  408b78:	adrp	x1, 484000 <warn@@Base+0x34640>
  408b7c:	add	x1, x1, #0x810
  408b80:	b	4085e4 <ferror@plt+0x68a4>
  408b84:	cbnz	w23, 4085f4 <ferror@plt+0x68b4>
  408b88:	cbnz	w24, 408904 <ferror@plt+0x6bc4>
  408b8c:	cbnz	w25, 408770 <ferror@plt+0x6a30>
  408b90:	mov	w0, #0x0                   	// #0
  408b94:	cbnz	w26, 408788 <ferror@plt+0x6a48>
  408b98:	cbz	w27, 4086d0 <ferror@plt+0x6990>
  408b9c:	cbz	w0, 4087a0 <ferror@plt+0x6a60>
  408ba0:	adrp	x1, 484000 <warn@@Base+0x34640>
  408ba4:	add	x1, x1, #0x810
  408ba8:	b	4087a8 <ferror@plt+0x6a68>
  408bac:	cbnz	w22, 4085dc <ferror@plt+0x689c>
  408bb0:	cbnz	w23, 4085f4 <ferror@plt+0x68b4>
  408bb4:	cbnz	w24, 408904 <ferror@plt+0x6bc4>
  408bb8:	mov	w0, #0x0                   	// #0
  408bbc:	cbnz	w25, 408770 <ferror@plt+0x6a30>
  408bc0:	cbz	w26, 408b98 <ferror@plt+0x6e58>
  408bc4:	cbz	w0, 408788 <ferror@plt+0x6a48>
  408bc8:	adrp	x1, 484000 <warn@@Base+0x34640>
  408bcc:	add	x1, x1, #0x810
  408bd0:	b	408790 <ferror@plt+0x6a50>
  408bd4:	mov	w0, #0x0                   	// #0
  408bd8:	cbnz	w23, 4086a0 <ferror@plt+0x6960>
  408bdc:	cbz	w21, 408aec <ferror@plt+0x6dac>
  408be0:	cbz	w0, 4086b8 <ferror@plt+0x6978>
  408be4:	adrp	x1, 484000 <warn@@Base+0x34640>
  408be8:	add	x1, x1, #0x810
  408bec:	b	4086c0 <ferror@plt+0x6980>
  408bf0:	mov	w0, #0x0                   	// #0
  408bf4:	cbnz	w28, 4088e0 <ferror@plt+0x6ba0>
  408bf8:	cbz	w21, 408b70 <ferror@plt+0x6e30>
  408bfc:	cbz	w0, 40874c <ferror@plt+0x6a0c>
  408c00:	adrp	x1, 484000 <warn@@Base+0x34640>
  408c04:	add	x1, x1, #0x810
  408c08:	b	408754 <ferror@plt+0x6a14>
  408c0c:	mov	w0, #0x1                   	// #1
  408c10:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408c14:	b	408bf8 <ferror@plt+0x6eb8>
  408c18:	mov	w0, #0x1                   	// #1
  408c1c:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  408c20:	b	408bdc <ferror@plt+0x6e9c>
  408c24:	nop
  408c28:	stp	x29, x30, [sp, #-48]!
  408c2c:	cmp	w1, #0x4
  408c30:	mov	x29, sp
  408c34:	stp	x19, x20, [sp, #16]
  408c38:	mov	x19, x0
  408c3c:	mov	x20, x2
  408c40:	b.eq	408cec <ferror@plt+0x6fac>  // b.none
  408c44:	mov	w3, w1
  408c48:	cmp	w1, #0x8
  408c4c:	b.eq	408c70 <ferror@plt+0x6f30>  // b.none
  408c50:	mov	x1, x0
  408c54:	and	w0, w3, #0x1
  408c58:	bl	407fb8 <ferror@plt+0x6278>
  408c5c:	mov	x19, x0
  408c60:	mov	x0, x19
  408c64:	ldp	x19, x20, [sp, #16]
  408c68:	ldp	x29, x30, [sp], #48
  408c6c:	ret
  408c70:	adrp	x0, 458000 <warn@@Base+0x8640>
  408c74:	add	x0, x0, #0x308
  408c78:	bl	401cc0 <printf@plt>
  408c7c:	mov	x1, x20
  408c80:	mov	x0, x19
  408c84:	add	x4, sp, #0x2c
  408c88:	add	x3, sp, #0x28
  408c8c:	mov	w2, #0x0                   	// #0
  408c90:	bl	44e590 <ferror@plt+0x4c850>
  408c94:	mov	x20, x0
  408c98:	tst	x0, #0xffffffff00000000
  408c9c:	ldp	w1, w0, [sp, #40]
  408ca0:	add	x19, x19, x1
  408ca4:	b.eq	408d60 <ferror@plt+0x7020>  // b.none
  408ca8:	orr	w1, w0, #0x2
  408cac:	str	w1, [sp, #44]
  408cb0:	tbz	w0, #0, 408d68 <ferror@plt+0x7028>
  408cb4:	adrp	x1, 458000 <warn@@Base+0x8640>
  408cb8:	add	x1, x1, #0xe0
  408cbc:	mov	w2, #0x5                   	// #5
  408cc0:	mov	x0, #0x0                   	// #0
  408cc4:	bl	401c70 <dcgettext@plt>
  408cc8:	bl	44f3e8 <error@@Base>
  408ccc:	cbz	w20, 408da0 <ferror@plt+0x7060>
  408cd0:	cmp	w20, #0x1
  408cd4:	b.eq	408d84 <ferror@plt+0x7044>  // b.none
  408cd8:	mov	w1, w20
  408cdc:	adrp	x0, 456000 <warn@@Base+0x6640>
  408ce0:	add	x0, x0, #0xca8
  408ce4:	bl	401cc0 <printf@plt>
  408ce8:	b	408c60 <ferror@plt+0x6f20>
  408cec:	adrp	x0, 458000 <warn@@Base+0x8640>
  408cf0:	add	x0, x0, #0x2f0
  408cf4:	bl	401cc0 <printf@plt>
  408cf8:	mov	x1, x20
  408cfc:	mov	x0, x19
  408d00:	add	x4, sp, #0x2c
  408d04:	add	x3, sp, #0x28
  408d08:	mov	w2, #0x0                   	// #0
  408d0c:	bl	44e590 <ferror@plt+0x4c850>
  408d10:	mov	x20, x0
  408d14:	tst	x0, #0xffffffff00000000
  408d18:	ldp	w1, w0, [sp, #40]
  408d1c:	add	x19, x19, x1
  408d20:	b.eq	408dbc <ferror@plt+0x707c>  // b.none
  408d24:	orr	w1, w0, #0x2
  408d28:	str	w1, [sp, #44]
  408d2c:	tbz	w0, #0, 408dc8 <ferror@plt+0x7088>
  408d30:	adrp	x1, 458000 <warn@@Base+0x8640>
  408d34:	add	x1, x1, #0xe0
  408d38:	mov	w2, #0x5                   	// #5
  408d3c:	mov	x0, #0x0                   	// #0
  408d40:	bl	401c70 <dcgettext@plt>
  408d44:	bl	44f3e8 <error@@Base>
  408d48:	mov	w0, w20
  408d4c:	bl	404358 <ferror@plt+0x2618>
  408d50:	mov	x0, x19
  408d54:	ldp	x19, x20, [sp, #16]
  408d58:	ldp	x29, x30, [sp], #48
  408d5c:	ret
  408d60:	tbnz	w0, #0, 408cb4 <ferror@plt+0x6f74>
  408d64:	tbz	w0, #1, 408ccc <ferror@plt+0x6f8c>
  408d68:	adrp	x1, 458000 <warn@@Base+0x8640>
  408d6c:	add	x1, x1, #0xf8
  408d70:	mov	w2, #0x5                   	// #5
  408d74:	mov	x0, #0x0                   	// #0
  408d78:	bl	401c70 <dcgettext@plt>
  408d7c:	bl	44f3e8 <error@@Base>
  408d80:	b	408ccc <ferror@plt+0x6f8c>
  408d84:	adrp	x1, 458000 <warn@@Base+0x8640>
  408d88:	add	x1, x1, #0x338
  408d8c:	mov	w2, #0x5                   	// #5
  408d90:	mov	x0, #0x0                   	// #0
  408d94:	bl	401c70 <dcgettext@plt>
  408d98:	bl	401cc0 <printf@plt>
  408d9c:	b	408c60 <ferror@plt+0x6f20>
  408da0:	adrp	x1, 458000 <warn@@Base+0x8640>
  408da4:	add	x1, x1, #0x328
  408da8:	mov	w2, #0x5                   	// #5
  408dac:	mov	x0, #0x0                   	// #0
  408db0:	bl	401c70 <dcgettext@plt>
  408db4:	bl	401cc0 <printf@plt>
  408db8:	b	408c60 <ferror@plt+0x6f20>
  408dbc:	tbnz	w0, #0, 408d30 <ferror@plt+0x6ff0>
  408dc0:	tbz	w0, #1, 408d48 <ferror@plt+0x7008>
  408dc4:	nop
  408dc8:	adrp	x1, 458000 <warn@@Base+0x8640>
  408dcc:	add	x1, x1, #0xf8
  408dd0:	mov	w2, #0x5                   	// #5
  408dd4:	mov	x0, #0x0                   	// #0
  408dd8:	bl	401c70 <dcgettext@plt>
  408ddc:	bl	44f3e8 <error@@Base>
  408de0:	b	408d48 <ferror@plt+0x7008>
  408de4:	nop
  408de8:	stp	x29, x30, [sp, #-192]!
  408dec:	mov	w1, #0x457f                	// #17791
  408df0:	movk	w1, #0x464c, lsl #16
  408df4:	mov	x29, sp
  408df8:	stp	x19, x20, [sp, #16]
  408dfc:	mov	x20, x0
  408e00:	add	x19, x0, #0x18
  408e04:	ldr	w0, [x0, #24]
  408e08:	cmp	w0, w1
  408e0c:	b.eq	408e38 <ferror@plt+0x70f8>  // b.none
  408e10:	adrp	x1, 458000 <warn@@Base+0x8640>
  408e14:	add	x1, x1, #0x3a8
  408e18:	mov	w2, #0x5                   	// #5
  408e1c:	mov	x0, #0x0                   	// #0
  408e20:	bl	401c70 <dcgettext@plt>
  408e24:	bl	44f3e8 <error@@Base>
  408e28:	mov	w0, #0x0                   	// #0
  408e2c:	ldp	x19, x20, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #192
  408e34:	ret
  408e38:	ldrh	w0, [x19, #58]
  408e3c:	stp	x21, x22, [sp, #32]
  408e40:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  408e44:	add	x21, x21, #0x4a0
  408e48:	bl	44e628 <ferror@plt+0x4c8e8>
  408e4c:	ldr	w0, [x21, #3152]
  408e50:	cbnz	w0, 408ec8 <ferror@plt+0x7188>
  408e54:	ldr	x1, [x20, #112]
  408e58:	mov	w0, #0x1                   	// #1
  408e5c:	cbz	x1, 4091f8 <ferror@plt+0x74b8>
  408e60:	ldr	w2, [x19, #68]
  408e64:	mov	w0, #0xffff                	// #65535
  408e68:	cmp	w2, w0
  408e6c:	b.eq	409434 <ferror@plt+0x76f4>  // b.none
  408e70:	ldr	w0, [x19, #76]
  408e74:	cbz	w0, 408ebc <ferror@plt+0x717c>
  408e78:	ldr	w2, [x19, #80]
  408e7c:	mov	w3, #0xffff                	// #65535
  408e80:	cmp	w2, w3
  408e84:	b.ne	408e90 <ferror@plt+0x7150>  // b.any
  408e88:	ldr	w2, [x1, #40]
  408e8c:	str	w2, [x19, #80]
  408e90:	cmp	w2, w0
  408e94:	b.cc	408e9c <ferror@plt+0x715c>  // b.lo, b.ul, b.last
  408e98:	str	wzr, [x19, #80]
  408e9c:	mov	x0, x1
  408ea0:	bl	401bc0 <free@plt>
  408ea4:	ldp	x21, x22, [sp, #32]
  408ea8:	str	xzr, [x20, #112]
  408eac:	mov	w0, #0x1                   	// #1
  408eb0:	ldp	x19, x20, [sp, #16]
  408eb4:	ldp	x29, x30, [sp], #192
  408eb8:	ret
  408ebc:	ldr	x0, [x1, #32]
  408ec0:	str	w0, [x19, #76]
  408ec4:	b	408e78 <ferror@plt+0x7138>
  408ec8:	adrp	x1, 458000 <warn@@Base+0x8640>
  408ecc:	add	x1, x1, #0x3e8
  408ed0:	mov	w2, #0x5                   	// #5
  408ed4:	mov	x0, #0x0                   	// #0
  408ed8:	stp	x23, x24, [sp, #48]
  408edc:	bl	401c70 <dcgettext@plt>
  408ee0:	bl	401cc0 <printf@plt>
  408ee4:	adrp	x1, 458000 <warn@@Base+0x8640>
  408ee8:	adrp	x23, 458000 <warn@@Base+0x8640>
  408eec:	add	x1, x1, #0x3f8
  408ef0:	mov	x22, x19
  408ef4:	add	x24, x20, #0x28
  408ef8:	add	x23, x23, #0x408
  408efc:	mov	w2, #0x5                   	// #5
  408f00:	mov	x0, #0x0                   	// #0
  408f04:	bl	401c70 <dcgettext@plt>
  408f08:	bl	401cc0 <printf@plt>
  408f0c:	nop
  408f10:	ldrb	w1, [x22], #1
  408f14:	mov	x0, x23
  408f18:	bl	401cc0 <printf@plt>
  408f1c:	cmp	x24, x22
  408f20:	b.ne	408f10 <ferror@plt+0x71d0>  // b.any
  408f24:	mov	w0, #0xa                   	// #10
  408f28:	bl	401cf0 <putchar@plt>
  408f2c:	mov	w2, #0x5                   	// #5
  408f30:	adrp	x1, 458000 <warn@@Base+0x8640>
  408f34:	mov	x0, #0x0                   	// #0
  408f38:	add	x1, x1, #0x410
  408f3c:	bl	401c70 <dcgettext@plt>
  408f40:	ldrb	w23, [x19, #4]
  408f44:	mov	x24, x0
  408f48:	cmp	w23, #0x1
  408f4c:	b.eq	40a790 <ferror@plt+0x8a50>  // b.none
  408f50:	cmp	w23, #0x2
  408f54:	b.eq	409594 <ferror@plt+0x7854>  // b.none
  408f58:	cbz	w23, 40a7d4 <ferror@plt+0x8a94>
  408f5c:	add	x22, x21, #0x810
  408f60:	mov	w2, #0x5                   	// #5
  408f64:	adrp	x1, 456000 <warn@@Base+0x6640>
  408f68:	mov	x0, #0x0                   	// #0
  408f6c:	add	x1, x1, #0xb60
  408f70:	bl	401c70 <dcgettext@plt>
  408f74:	mov	x1, #0x20                  	// #32
  408f78:	mov	x2, x0
  408f7c:	mov	w3, w23
  408f80:	mov	x0, x22
  408f84:	bl	4019e0 <snprintf@plt>
  408f88:	mov	x1, x22
  408f8c:	mov	x0, x24
  408f90:	bl	401cc0 <printf@plt>
  408f94:	adrp	x1, 458000 <warn@@Base+0x8640>
  408f98:	mov	w2, #0x5                   	// #5
  408f9c:	add	x1, x1, #0x440
  408fa0:	mov	x0, #0x0                   	// #0
  408fa4:	bl	401c70 <dcgettext@plt>
  408fa8:	ldrb	w23, [x19, #5]
  408fac:	mov	x24, x0
  408fb0:	cmp	w23, #0x1
  408fb4:	b.eq	40a774 <ferror@plt+0x8a34>  // b.none
  408fb8:	cmp	w23, #0x2
  408fbc:	b.eq	40a7b8 <ferror@plt+0x8a78>  // b.none
  408fc0:	cbz	w23, 40a79c <ferror@plt+0x8a5c>
  408fc4:	add	x22, x21, #0x830
  408fc8:	mov	w2, #0x5                   	// #5
  408fcc:	adrp	x1, 456000 <warn@@Base+0x6640>
  408fd0:	mov	x0, #0x0                   	// #0
  408fd4:	add	x1, x1, #0xb60
  408fd8:	bl	401c70 <dcgettext@plt>
  408fdc:	mov	x1, #0x20                  	// #32
  408fe0:	mov	x2, x0
  408fe4:	mov	w3, w23
  408fe8:	mov	x0, x22
  408fec:	bl	4019e0 <snprintf@plt>
  408ff0:	mov	x1, x22
  408ff4:	mov	x0, x24
  408ff8:	bl	401cc0 <printf@plt>
  408ffc:	adrp	x1, 458000 <warn@@Base+0x8640>
  409000:	mov	w2, #0x5                   	// #5
  409004:	add	x1, x1, #0x4b0
  409008:	mov	x0, #0x0                   	// #0
  40900c:	bl	401c70 <dcgettext@plt>
  409010:	ldrb	w23, [x19, #6]
  409014:	mov	x22, x0
  409018:	cmp	w23, #0x1
  40901c:	b.eq	40a824 <ferror@plt+0x8ae4>  // b.none
  409020:	adrp	x2, 484000 <warn@@Base+0x34640>
  409024:	add	x2, x2, #0x810
  409028:	cbnz	w23, 40a758 <ferror@plt+0x8a18>
  40902c:	mov	w1, w23
  409030:	mov	x0, x22
  409034:	bl	401cc0 <printf@plt>
  409038:	mov	w2, #0x5                   	// #5
  40903c:	adrp	x1, 458000 <warn@@Base+0x8640>
  409040:	mov	x0, #0x0                   	// #0
  409044:	add	x1, x1, #0x500
  409048:	bl	401c70 <dcgettext@plt>
  40904c:	mov	x22, x0
  409050:	ldrb	w1, [x19, #7]
  409054:	add	x0, x20, #0x52
  409058:	bl	4050f0 <ferror@plt+0x33b0>
  40905c:	mov	x1, x0
  409060:	mov	x0, x22
  409064:	bl	401cc0 <printf@plt>
  409068:	mov	w2, #0x5                   	// #5
  40906c:	adrp	x1, 458000 <warn@@Base+0x8640>
  409070:	mov	x0, #0x0                   	// #0
  409074:	add	x1, x1, #0x530
  409078:	bl	401c70 <dcgettext@plt>
  40907c:	ldrb	w1, [x19, #8]
  409080:	bl	401cc0 <printf@plt>
  409084:	mov	w2, #0x5                   	// #5
  409088:	adrp	x1, 458000 <warn@@Base+0x8640>
  40908c:	mov	x0, #0x0                   	// #0
  409090:	add	x1, x1, #0x560
  409094:	bl	401c70 <dcgettext@plt>
  409098:	mov	x22, x0
  40909c:	ldrh	w0, [x19, #56]
  4090a0:	bl	403118 <ferror@plt+0x13d8>
  4090a4:	mov	x1, x0
  4090a8:	mov	x0, x22
  4090ac:	bl	401cc0 <printf@plt>
  4090b0:	mov	w2, #0x5                   	// #5
  4090b4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4090b8:	mov	x0, #0x0                   	// #0
  4090bc:	add	x1, x1, #0x590
  4090c0:	bl	401c70 <dcgettext@plt>
  4090c4:	mov	x22, x0
  4090c8:	ldrh	w0, [x19, #58]
  4090cc:	bl	403258 <ferror@plt+0x1518>
  4090d0:	mov	x1, x0
  4090d4:	mov	x0, x22
  4090d8:	bl	401cc0 <printf@plt>
  4090dc:	mov	w2, #0x5                   	// #5
  4090e0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4090e4:	mov	x0, #0x0                   	// #0
  4090e8:	add	x1, x1, #0x5c0
  4090ec:	bl	401c70 <dcgettext@plt>
  4090f0:	ldr	x1, [x19, #40]
  4090f4:	bl	401cc0 <printf@plt>
  4090f8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4090fc:	add	x1, x1, #0x5f0
  409100:	mov	w2, #0x5                   	// #5
  409104:	mov	x0, #0x0                   	// #0
  409108:	bl	401c70 <dcgettext@plt>
  40910c:	bl	401cc0 <printf@plt>
  409110:	ldr	x22, [x19, #16]
  409114:	adrp	x0, 457000 <warn@@Base+0x7640>
  409118:	add	x0, x0, #0xfd0
  40911c:	bl	401cc0 <printf@plt>
  409120:	mov	x1, x22
  409124:	adrp	x0, 45d000 <warn@@Base+0xd640>
  409128:	add	x0, x0, #0x4d0
  40912c:	bl	401cc0 <printf@plt>
  409130:	adrp	x1, 458000 <warn@@Base+0x8640>
  409134:	add	x1, x1, #0x618
  409138:	mov	w2, #0x5                   	// #5
  40913c:	mov	x0, #0x0                   	// #0
  409140:	bl	401c70 <dcgettext@plt>
  409144:	adrp	x22, 458000 <warn@@Base+0x8640>
  409148:	bl	401cc0 <printf@plt>
  40914c:	add	x22, x22, #0x640
  409150:	ldr	x1, [x19, #24]
  409154:	mov	x0, x22
  409158:	bl	401cc0 <printf@plt>
  40915c:	adrp	x1, 458000 <warn@@Base+0x8640>
  409160:	add	x1, x1, #0x648
  409164:	mov	w2, #0x5                   	// #5
  409168:	mov	x0, #0x0                   	// #0
  40916c:	bl	401c70 <dcgettext@plt>
  409170:	bl	401cc0 <printf@plt>
  409174:	ldr	x1, [x19, #32]
  409178:	mov	x0, x22
  40917c:	bl	401cc0 <printf@plt>
  409180:	adrp	x1, 458000 <warn@@Base+0x8640>
  409184:	add	x1, x1, #0x688
  409188:	mov	w2, #0x5                   	// #5
  40918c:	mov	x0, #0x0                   	// #0
  409190:	bl	401c70 <dcgettext@plt>
  409194:	bl	401cc0 <printf@plt>
  409198:	mov	w2, #0x5                   	// #5
  40919c:	adrp	x1, 458000 <warn@@Base+0x8640>
  4091a0:	mov	x0, #0x0                   	// #0
  4091a4:	add	x1, x1, #0x6a0
  4091a8:	bl	401c70 <dcgettext@plt>
  4091ac:	mov	x23, x0
  4091b0:	ldr	x22, [x19, #48]
  4091b4:	add	x0, x21, #0x850
  4091b8:	ldrh	w2, [x19, #58]
  4091bc:	strb	wzr, [x21, #2128]
  4091c0:	cbz	w22, 4092f0 <ferror@plt+0x75b0>
  4091c4:	cmp	w2, #0xfa
  4091c8:	b.hi	409444 <ferror@plt+0x7704>  // b.pmore
  4091cc:	cmp	w2, #0x3
  4091d0:	b.ls	4092f0 <ferror@plt+0x75b0>  // b.plast
  4091d4:	sub	w1, w2, #0x4
  4091d8:	cmp	w1, #0xf6
  4091dc:	b.hi	4092f0 <ferror@plt+0x75b0>  // b.pmore
  4091e0:	adrp	x0, 474000 <warn@@Base+0x24640>
  4091e4:	add	x0, x0, #0xc2c
  4091e8:	ldrh	w0, [x0, w1, uxtw #1]
  4091ec:	adr	x1, 4091f8 <ferror@plt+0x74b8>
  4091f0:	add	x0, x1, w0, sxth #2
  4091f4:	br	x0
  4091f8:	ldp	x19, x20, [sp, #16]
  4091fc:	ldp	x21, x22, [sp, #32]
  409200:	ldp	x29, x30, [sp], #192
  409204:	ret
  409208:	add	x0, x21, #0x850
  40920c:	and	w24, w22, #0xf0
  409210:	mov	x2, #0x400                 	// #1024
  409214:	mov	w1, #0x0                   	// #0
  409218:	stp	x25, x26, [sp, #64]
  40921c:	and	w25, w22, #0xf0000000
  409220:	stp	x27, x28, [sp, #80]
  409224:	bl	401a90 <memset@plt>
  409228:	cmp	w24, #0x50
  40922c:	and	w27, w22, #0xf
  409230:	b.hi	409244 <ferror@plt+0x7504>  // b.pmore
  409234:	cmp	w24, #0x1f
  409238:	b.hi	40a714 <ferror@plt+0x89d4>  // b.pmore
  40923c:	tst	x22, #0xe0
  409240:	b.eq	40a728 <ferror@plt+0x89e8>  // b.none
  409244:	adrp	x0, 459000 <warn@@Base+0x9640>
  409248:	add	x0, x0, #0xe0
  40924c:	add	x1, x21, #0x850
  409250:	add	x4, x21, #0x85d
  409254:	mov	w26, #0x14                  	// #20
  409258:	ldp	x2, x3, [x0]
  40925c:	stp	x2, x3, [x1]
  409260:	ldur	x0, [x0, #13]
  409264:	str	x0, [x4]
  409268:	mov	w2, w26
  40926c:	add	x0, x21, #0x850
  409270:	mov	x1, #0x400                 	// #1024
  409274:	cmp	w27, #0x2
  409278:	add	x0, x0, x2
  40927c:	sub	x1, x1, x2
  409280:	b.hi	40b548 <ferror@plt+0x9808>  // b.pmore
  409284:	adrp	x3, 475000 <warn@@Base+0x25640>
  409288:	add	x3, x3, #0xa70
  40928c:	add	x3, x3, #0x410
  409290:	adrp	x2, 459000 <warn@@Base+0x9640>
  409294:	add	x2, x2, #0xd8
  409298:	ldr	x3, [x3, x27, lsl #3]
  40929c:	bl	4019e0 <snprintf@plt>
  4092a0:	add	w26, w0, w26
  4092a4:	mov	w1, w26
  4092a8:	add	x27, x21, #0x850
  4092ac:	add	x0, x27, x1
  4092b0:	mov	x28, #0x400                 	// #1024
  4092b4:	sub	x1, x28, x1
  4092b8:	cbz	w24, 40ba90 <ferror@plt+0x9d50>
  4092bc:	mov	w2, #0x30000000            	// #805306368
  4092c0:	cmp	w25, w2
  4092c4:	b.eq	40b1ac <ferror@plt+0x946c>  // b.none
  4092c8:	b.hi	40b1a0 <ferror@plt+0x9460>  // b.pmore
  4092cc:	mov	w2, #0xf0000000            	// #-268435456
  4092d0:	add	w2, w25, w2
  4092d4:	tst	w2, #0xe0000000
  4092d8:	b.eq	40c1c0 <ferror@plt+0xa480>  // b.none
  4092dc:	adrp	x2, 459000 <warn@@Base+0x9640>
  4092e0:	add	x2, x2, #0x150
  4092e4:	bl	4019e0 <snprintf@plt>
  4092e8:	ldp	x25, x26, [sp, #64]
  4092ec:	ldp	x27, x28, [sp, #80]
  4092f0:	add	x2, x21, #0x850
  4092f4:	mov	x1, x22
  4092f8:	mov	x0, x23
  4092fc:	bl	401cc0 <printf@plt>
  409300:	mov	w2, #0x5                   	// #5
  409304:	adrp	x1, 459000 <warn@@Base+0x9640>
  409308:	mov	x0, #0x0                   	// #0
  40930c:	add	x1, x1, #0x828
  409310:	bl	401c70 <dcgettext@plt>
  409314:	ldr	w1, [x19, #60]
  409318:	bl	401cc0 <printf@plt>
  40931c:	mov	w2, #0x5                   	// #5
  409320:	adrp	x1, 459000 <warn@@Base+0x9640>
  409324:	mov	x0, #0x0                   	// #0
  409328:	add	x1, x1, #0x860
  40932c:	bl	401c70 <dcgettext@plt>
  409330:	ldr	w1, [x19, #64]
  409334:	bl	401cc0 <printf@plt>
  409338:	mov	w2, #0x5                   	// #5
  40933c:	adrp	x1, 459000 <warn@@Base+0x9640>
  409340:	mov	x0, #0x0                   	// #0
  409344:	add	x1, x1, #0x898
  409348:	bl	401c70 <dcgettext@plt>
  40934c:	ldr	w1, [x19, #68]
  409350:	bl	401cc0 <printf@plt>
  409354:	ldr	x0, [x20, #112]
  409358:	cbz	x0, 40936c <ferror@plt+0x762c>
  40935c:	ldr	w2, [x19, #68]
  409360:	mov	w1, #0xffff                	// #65535
  409364:	cmp	w2, w1
  409368:	b.eq	40a7f0 <ferror@plt+0x8ab0>  // b.none
  40936c:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  409370:	mov	w0, #0xa                   	// #10
  409374:	ldr	x1, [x21, #1160]
  409378:	bl	401990 <putc@plt>
  40937c:	mov	w2, #0x5                   	// #5
  409380:	adrp	x1, 459000 <warn@@Base+0x9640>
  409384:	mov	x0, #0x0                   	// #0
  409388:	add	x1, x1, #0x8c8
  40938c:	bl	401c70 <dcgettext@plt>
  409390:	ldr	w1, [x19, #72]
  409394:	bl	401cc0 <printf@plt>
  409398:	mov	w2, #0x5                   	// #5
  40939c:	adrp	x1, 459000 <warn@@Base+0x9640>
  4093a0:	mov	x0, #0x0                   	// #0
  4093a4:	add	x1, x1, #0x900
  4093a8:	bl	401c70 <dcgettext@plt>
  4093ac:	ldr	w1, [x19, #76]
  4093b0:	bl	401cc0 <printf@plt>
  4093b4:	ldr	x0, [x20, #112]
  4093b8:	cbz	x0, 4093c4 <ferror@plt+0x7684>
  4093bc:	ldr	w1, [x19, #76]
  4093c0:	cbz	w1, 40a80c <ferror@plt+0x8acc>
  4093c4:	ldr	x1, [x21, #1160]
  4093c8:	mov	w0, #0xa                   	// #10
  4093cc:	bl	401990 <putc@plt>
  4093d0:	mov	w2, #0x5                   	// #5
  4093d4:	adrp	x1, 459000 <warn@@Base+0x9640>
  4093d8:	mov	x0, #0x0                   	// #0
  4093dc:	add	x1, x1, #0x928
  4093e0:	bl	401c70 <dcgettext@plt>
  4093e4:	ldr	w1, [x19, #80]
  4093e8:	bl	401cc0 <printf@plt>
  4093ec:	ldr	x1, [x20, #112]
  4093f0:	ldr	w0, [x19, #80]
  4093f4:	cbz	x1, 409404 <ferror@plt+0x76c4>
  4093f8:	mov	w2, #0xffff                	// #65535
  4093fc:	cmp	w0, w2
  409400:	b.eq	40a0a4 <ferror@plt+0x8364>  // b.none
  409404:	cbz	w0, 409414 <ferror@plt+0x76d4>
  409408:	ldr	w1, [x19, #76]
  40940c:	cmp	w1, w0
  409410:	b.ls	40a840 <ferror@plt+0x8b00>  // b.plast
  409414:	ldr	x1, [x21, #1160]
  409418:	mov	w0, #0xa                   	// #10
  40941c:	bl	401990 <putc@plt>
  409420:	ldr	x1, [x20, #112]
  409424:	mov	w0, #0x1                   	// #1
  409428:	ldp	x23, x24, [sp, #48]
  40942c:	cbnz	x1, 408e60 <ferror@plt+0x7120>
  409430:	b	4091f8 <ferror@plt+0x74b8>
  409434:	ldr	w0, [x1, #44]
  409438:	cbz	w0, 408e70 <ferror@plt+0x7130>
  40943c:	str	w0, [x19, #68]
  409440:	b	408e70 <ferror@plt+0x7130>
  409444:	mov	w1, #0x9080                	// #36992
  409448:	cmp	w2, w1
  40944c:	b.eq	4095a0 <ferror@plt+0x7860>  // b.none
  409450:	b.ls	409508 <ferror@plt+0x77c8>  // b.plast
  409454:	mov	w1, #0xf00d                	// #61453
  409458:	cmp	w2, w1
  40945c:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  409460:	stp	x25, x26, [sp, #64]
  409464:	and	w1, w22, #0xff000000
  409468:	mov	w2, #0x4000000             	// #67108864
  40946c:	cmp	w1, w2
  409470:	b.eq	40a6f8 <ferror@plt+0x89b8>  // b.none
  409474:	b.hi	40aad8 <ferror@plt+0x8d98>  // b.pmore
  409478:	mov	w2, #0x1000000             	// #16777216
  40947c:	cmp	w1, w2
  409480:	b.eq	40c14c <ferror@plt+0xa40c>  // b.none
  409484:	mov	w2, #0x2000000             	// #33554432
  409488:	cmp	w1, w2
  40948c:	b.ne	40aab4 <ferror@plt+0x8d74>  // b.any
  409490:	adrp	x1, 458000 <warn@@Base+0x8640>
  409494:	add	x1, x1, #0xb58
  409498:	ldr	x2, [x1]
  40949c:	str	x2, [x21, #2128]
  4094a0:	ldrb	w1, [x1, #8]
  4094a4:	strb	w1, [x0, #8]
  4094a8:	and	w0, w22, #0xff0000
  4094ac:	cmp	w0, #0x20, lsl #12
  4094b0:	b.eq	40bb54 <ferror@plt+0x9e14>  // b.none
  4094b4:	b.hi	40af34 <ferror@plt+0x91f4>  // b.pmore
  4094b8:	cbz	w0, 4094ec <ferror@plt+0x77ac>
  4094bc:	cmp	w0, #0x10, lsl #12
  4094c0:	b.ne	40bb84 <ferror@plt+0x9e44>  // b.any
  4094c4:	add	x24, x21, #0x850
  4094c8:	mov	x0, x24
  4094cc:	bl	401900 <strlen@plt>
  4094d0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4094d4:	add	x1, x1, #0xbb8
  4094d8:	add	x24, x24, x0
  4094dc:	ldrh	w0, [x1, #16]
  4094e0:	ldp	x2, x3, [x1]
  4094e4:	stp	x2, x3, [x24]
  4094e8:	strh	w0, [x24, #16]
  4094ec:	tbnz	w22, #8, 40b784 <ferror@plt+0x9a44>
  4094f0:	ands	w25, w22, #0xff
  4094f4:	b.ne	40b760 <ferror@plt+0x9a20>  // b.any
  4094f8:	ands	w26, w22, #0xfe00
  4094fc:	b.ne	40b724 <ferror@plt+0x99e4>  // b.any
  409500:	ldp	x25, x26, [sp, #64]
  409504:	b	4092f0 <ferror@plt+0x75b0>
  409508:	mov	w1, #0x5441                	// #21569
  40950c:	cmp	w2, w1
  409510:	b.ne	409560 <ferror@plt+0x7820>  // b.any
  409514:	and	w1, w22, #0xff000000
  409518:	mov	w2, #0x4000000             	// #67108864
  40951c:	cmp	w1, w2
  409520:	b.eq	40bd80 <ferror@plt+0xa040>  // b.none
  409524:	b.hi	40ab98 <ferror@plt+0x8e58>  // b.pmore
  409528:	mov	w0, #0x2000000             	// #33554432
  40952c:	cmp	w1, w0
  409530:	b.eq	40c0f8 <ferror@plt+0xa3b8>  // b.none
  409534:	b.ls	40ab0c <ferror@plt+0x8dcc>  // b.plast
  409538:	mov	w0, #0x3000000             	// #50331648
  40953c:	cmp	w1, w0
  409540:	b.ne	40be74 <ferror@plt+0xa134>  // b.any
  409544:	adrp	x0, 458000 <warn@@Base+0x8640>
  409548:	add	x0, x0, #0xad0
  40954c:	ldr	x1, [x0]
  409550:	str	x1, [x21, #2128]
  409554:	ldrb	w0, [x0, #8]
  409558:	strb	w0, [x21, #2136]
  40955c:	b	4092f0 <ferror@plt+0x75b0>
  409560:	mov	w0, #0x9041                	// #36929
  409564:	cmp	w2, w0
  409568:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  40956c:	tst	x22, #0x30000000
  409570:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  409574:	adrp	x0, 458000 <warn@@Base+0x8640>
  409578:	add	x0, x0, #0xe90
  40957c:	add	x1, x21, #0x850
  409580:	ldr	w2, [x0]
  409584:	ldur	w0, [x0, #3]
  409588:	str	w2, [x21, #2128]
  40958c:	stur	w0, [x1, #3]
  409590:	b	4092f0 <ferror@plt+0x75b0>
  409594:	adrp	x1, 458000 <warn@@Base+0x8640>
  409598:	add	x1, x1, #0x350
  40959c:	b	408f8c <ferror@plt+0x724c>
  4095a0:	and	w0, w22, #0xf0000000
  4095a4:	mov	w1, #0x30000000            	// #805306368
  4095a8:	cmp	w0, w1
  4095ac:	b.eq	40c020 <ferror@plt+0xa2e0>  // b.none
  4095b0:	b.hi	40aa48 <ferror@plt+0x8d08>  // b.pmore
  4095b4:	mov	w1, #0x10000000            	// #268435456
  4095b8:	cmp	w0, w1
  4095bc:	b.eq	40bffc <ferror@plt+0xa2bc>  // b.none
  4095c0:	mov	w1, #0x20000000            	// #536870912
  4095c4:	cmp	w0, w1
  4095c8:	b.ne	40aa24 <ferror@plt+0x8ce4>  // b.any
  4095cc:	adrp	x0, 458000 <warn@@Base+0x8640>
  4095d0:	add	x0, x0, #0xe50
  4095d4:	ldr	x1, [x0]
  4095d8:	str	x1, [x21, #2128]
  4095dc:	ldrb	w0, [x0, #8]
  4095e0:	strb	w0, [x21, #2136]
  4095e4:	b	4092f0 <ferror@plt+0x75b0>
  4095e8:	and	w0, w22, #0x7f
  4095ec:	sub	w0, w0, #0x1
  4095f0:	cmp	w0, #0x6a
  4095f4:	b.ls	40b530 <ferror@plt+0x97f0>  // b.plast
  4095f8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4095fc:	add	x0, x0, #0xa88
  409600:	add	x1, x21, #0x850
  409604:	ldp	x2, x3, [x0]
  409608:	stp	x2, x3, [x1]
  40960c:	tbz	w22, #7, 4092f0 <ferror@plt+0x75b0>
  409610:	add	x24, x21, #0x850
  409614:	mov	x0, x24
  409618:	bl	401900 <strlen@plt>
  40961c:	mov	x1, x0
  409620:	mov	x2, #0x3ff                 	// #1023
  409624:	mov	x0, x24
  409628:	sub	x2, x2, x1
  40962c:	adrp	x1, 458000 <warn@@Base+0x8640>
  409630:	add	x1, x1, #0xa98
  409634:	bl	401c50 <strncat@plt>
  409638:	b	4092f0 <ferror@plt+0x75b0>
  40963c:	tbnz	w22, #0, 40a54c <ferror@plt+0x880c>
  409640:	tbnz	w22, #8, 40a300 <ferror@plt+0x85c0>
  409644:	tbz	w22, #9, 4092f0 <ferror@plt+0x75b0>
  409648:	add	x24, x21, #0x850
  40964c:	mov	x0, x24
  409650:	bl	401900 <strlen@plt>
  409654:	adrp	x1, 459000 <warn@@Base+0x9640>
  409658:	add	x1, x1, #0x608
  40965c:	add	x2, x24, x0
  409660:	ldr	x3, [x1]
  409664:	str	x3, [x24, x0]
  409668:	ldrh	w0, [x1, #8]
  40966c:	strh	w0, [x2, #8]
  409670:	b	4092f0 <ferror@plt+0x75b0>
  409674:	tbz	w22, #4, 40b55c <ferror@plt+0x981c>
  409678:	adrp	x0, 459000 <warn@@Base+0x9640>
  40967c:	add	x0, x0, #0x548
  409680:	ldr	x1, [x0]
  409684:	str	x1, [x21, #2128]
  409688:	ldrb	w0, [x0, #8]
  40968c:	strb	w0, [x21, #2136]
  409690:	tbnz	w22, #5, 40a1a8 <ferror@plt+0x8468>
  409694:	tbnz	w22, #7, 40b924 <ferror@plt+0x9be4>
  409698:	tbnz	w22, #6, 40a694 <ferror@plt+0x8954>
  40969c:	tbnz	w22, #8, 40b59c <ferror@plt+0x985c>
  4096a0:	ldrb	w0, [x20, #31]
  4096a4:	cmp	w0, #0xd
  4096a8:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  4096ac:	tbnz	w22, #2, 40c18c <ferror@plt+0xa44c>
  4096b0:	and	w0, w22, #0x3
  4096b4:	cmp	w0, #0x2
  4096b8:	b.eq	40c358 <ferror@plt+0xa618>  // b.none
  4096bc:	cmp	w0, #0x3
  4096c0:	b.eq	40c334 <ferror@plt+0xa5f4>  // b.none
  4096c4:	cmp	w0, #0x1
  4096c8:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  4096cc:	add	x24, x21, #0x850
  4096d0:	mov	x0, x24
  4096d4:	bl	401900 <strlen@plt>
  4096d8:	adrp	x1, 459000 <warn@@Base+0x9640>
  4096dc:	add	x1, x1, #0x5d8
  4096e0:	add	x2, x24, x0
  4096e4:	ldr	x3, [x1]
  4096e8:	str	x3, [x24, x0]
  4096ec:	ldrh	w0, [x1, #8]
  4096f0:	strh	w0, [x2, #8]
  4096f4:	b	4092f0 <ferror@plt+0x75b0>
  4096f8:	tbnz	w22, #8, 40a52c <ferror@plt+0x87ec>
  4096fc:	tbnz	w22, #9, 40a4fc <ferror@plt+0x87bc>
  409700:	tbnz	w22, #11, 40a4d4 <ferror@plt+0x8794>
  409704:	tbnz	w22, #10, 40a4b0 <ferror@plt+0x8770>
  409708:	tbnz	w22, #23, 40b990 <ferror@plt+0x9c50>
  40970c:	ands	w0, w22, #0x3
  409710:	b.eq	40b964 <ferror@plt+0x9c24>  // b.none
  409714:	cmp	w0, #0x1
  409718:	b.eq	40bab4 <ferror@plt+0x9d74>  // b.none
  40971c:	cmp	w0, #0x2
  409720:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  409724:	add	x24, x21, #0x850
  409728:	mov	x0, x24
  40972c:	bl	401900 <strlen@plt>
  409730:	adrp	x1, 459000 <warn@@Base+0x9640>
  409734:	add	x1, x1, #0x488
  409738:	add	x2, x24, x0
  40973c:	ldr	w3, [x1]
  409740:	str	w3, [x24, x0]
  409744:	ldrh	w0, [x1, #4]
  409748:	strh	w0, [x2, #4]
  40974c:	b	4092f0 <ferror@plt+0x75b0>
  409750:	and	w0, w22, #0x1f
  409754:	sub	w0, w0, #0x1
  409758:	cmp	w0, #0x17
  40975c:	b.ls	40b518 <ferror@plt+0x97d8>  // b.plast
  409760:	mov	w2, #0x5                   	// #5
  409764:	adrp	x1, 459000 <warn@@Base+0x9640>
  409768:	mov	x0, #0x0                   	// #0
  40976c:	add	x1, x1, #0xc8
  409770:	bl	401c70 <dcgettext@plt>
  409774:	mov	x1, x0
  409778:	add	x0, x21, #0x850
  40977c:	bl	401a80 <strcat@plt>
  409780:	tbnz	w22, #8, 40a8ec <ferror@plt+0x8bac>
  409784:	tbz	w22, #15, 4092f0 <ferror@plt+0x75b0>
  409788:	add	x24, x21, #0x850
  40978c:	mov	x0, x24
  409790:	bl	401900 <strlen@plt>
  409794:	mov	x1, #0x202c                	// #8236
  409798:	movk	x1, #0x6466, lsl #16
  40979c:	movk	x1, #0x6970, lsl #32
  4097a0:	movk	x1, #0x63, lsl #48
  4097a4:	str	x1, [x24, x0]
  4097a8:	b	4092f0 <ferror@plt+0x75b0>
  4097ac:	stp	x25, x26, [sp, #64]
  4097b0:	and	w25, w22, #0xff000000
  4097b4:	tbnz	w22, #0, 40b9bc <ferror@plt+0x9c7c>
  4097b8:	and	w24, w22, #0xffffff
  4097bc:	add	x1, x21, #0x850
  4097c0:	tbnz	w24, #5, 40b7b0 <ferror@plt+0x9a70>
  4097c4:	mov	w0, #0x3000000             	// #50331648
  4097c8:	cmp	w25, w0
  4097cc:	b.eq	40bf3c <ferror@plt+0xa1fc>  // b.none
  4097d0:	b.hi	40ae5c <ferror@plt+0x911c>  // b.pmore
  4097d4:	mov	w0, #0x1000000             	// #16777216
  4097d8:	cmp	w25, w0
  4097dc:	b.eq	40c554 <ferror@plt+0xa814>  // b.none
  4097e0:	mov	w0, #0x2000000             	// #33554432
  4097e4:	cmp	w25, w0
  4097e8:	b.ne	40af70 <ferror@plt+0x9230>  // b.any
  4097ec:	adrp	x0, 458000 <warn@@Base+0x8640>
  4097f0:	add	x0, x0, #0x840
  4097f4:	ldp	x2, x3, [x0]
  4097f8:	stp	x2, x3, [x1]
  4097fc:	cbz	w24, 40ca14 <ferror@plt+0xacd4>
  409800:	add	x26, x21, #0x850
  409804:	stp	x27, x28, [sp, #80]
  409808:	adrp	x28, 458000 <warn@@Base+0x8640>
  40980c:	adrp	x27, 458000 <warn@@Base+0x8640>
  409810:	add	x28, x28, #0x878
  409814:	add	x27, x27, #0x828
  409818:	mov	w25, #0x0                   	// #0
  40981c:	neg	w0, w24
  409820:	and	w0, w0, w24
  409824:	bic	w24, w24, w0
  409828:	cmp	w0, #0x8
  40982c:	b.eq	40b6d0 <ferror@plt+0x9990>  // b.none
  409830:	cmp	w0, #0x10
  409834:	b.eq	40b6a4 <ferror@plt+0x9964>  // b.none
  409838:	cmp	w0, #0x4
  40983c:	b.eq	40b900 <ferror@plt+0x9bc0>  // b.none
  409840:	mov	w25, #0x1                   	// #1
  409844:	cbnz	w24, 40981c <ferror@plt+0x7adc>
  409848:	cbz	w25, 40b958 <ferror@plt+0x9c18>
  40984c:	ldp	x27, x28, [sp, #80]
  409850:	mov	w2, #0x5                   	// #5
  409854:	adrp	x1, 458000 <warn@@Base+0x8640>
  409858:	mov	x0, #0x0                   	// #0
  40985c:	add	x1, x1, #0x808
  409860:	bl	401c70 <dcgettext@plt>
  409864:	mov	x1, x0
  409868:	add	x0, x21, #0x850
  40986c:	bl	401a80 <strcat@plt>
  409870:	ldp	x25, x26, [sp, #64]
  409874:	b	4092f0 <ferror@plt+0x75b0>
  409878:	stp	x25, x26, [sp, #64]
  40987c:	and	w1, w22, #0xf0000000
  409880:	mov	w0, #0xf0000000            	// #-268435456
  409884:	cmp	w1, w0
  409888:	b.eq	40a678 <ferror@plt+0x8938>  // b.none
  40988c:	tbnz	w22, #20, 40b808 <ferror@plt+0x9ac8>
  409890:	tst	x22, #0x3
  409894:	b.eq	40b8b8 <ferror@plt+0x9b78>  // b.none
  409898:	tst	x22, #0x60
  40989c:	b.eq	40b88c <ferror@plt+0x9b4c>  // b.none
  4098a0:	tst	x22, #0x300
  4098a4:	b.eq	40b860 <ferror@plt+0x9b20>  // b.none
  4098a8:	tst	x22, #0xc00
  4098ac:	b.eq	40b834 <ferror@plt+0x9af4>  // b.none
  4098b0:	tst	x22, #0x3000
  4098b4:	b.eq	40b64c <ferror@plt+0x990c>  // b.none
  4098b8:	tst	x22, #0xc000
  4098bc:	b.eq	40b620 <ferror@plt+0x98e0>  // b.none
  4098c0:	ands	w25, w22, #0xffff
  4098c4:	b.eq	40c1b8 <ferror@plt+0xa478>  // b.none
  4098c8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4098cc:	add	x0, x0, #0xe10
  4098d0:	adrp	x24, 458000 <warn@@Base+0x8640>
  4098d4:	add	x1, x24, #0xdd0
  4098d8:	stp	x0, x1, [sp, #104]
  4098dc:	adrp	x0, 458000 <warn@@Base+0x8640>
  4098e0:	add	x0, x0, #0xde0
  4098e4:	adrp	x2, 458000 <warn@@Base+0x8640>
  4098e8:	add	x1, x2, #0xd90
  4098ec:	stp	x0, x1, [sp, #120]
  4098f0:	adrp	x0, 458000 <warn@@Base+0x8640>
  4098f4:	add	x0, x0, #0xda0
  4098f8:	adrp	x2, 458000 <warn@@Base+0x8640>
  4098fc:	add	x1, x2, #0xdb0
  409900:	stp	x0, x1, [sp, #136]
  409904:	adrp	x0, 458000 <warn@@Base+0x8640>
  409908:	add	x0, x0, #0xd68
  40990c:	adrp	x26, 458000 <warn@@Base+0x8640>
  409910:	adrp	x2, 458000 <warn@@Base+0x8640>
  409914:	add	x26, x26, #0xe00
  409918:	add	x1, x2, #0xd80
  40991c:	add	x24, x21, #0x850
  409920:	stp	x27, x28, [sp, #80]
  409924:	adrp	x28, 458000 <warn@@Base+0x8640>
  409928:	adrp	x27, 458000 <warn@@Base+0x8640>
  40992c:	add	x28, x28, #0xdc0
  409930:	add	x27, x27, #0xdf0
  409934:	stp	x0, x1, [sp, #152]
  409938:	adrp	x0, 458000 <warn@@Base+0x8640>
  40993c:	add	x0, x0, #0xd50
  409940:	str	x0, [sp, #168]
  409944:	b	409984 <ferror@plt+0x7c44>
  409948:	cmp	w0, #0x2
  40994c:	b.eq	40b490 <ferror@plt+0x9750>  // b.none
  409950:	cmp	w0, #0x20
  409954:	b.ne	40a860 <ferror@plt+0x8b20>  // b.any
  409958:	mov	x0, x24
  40995c:	bl	401900 <strlen@plt>
  409960:	ldr	x1, [sp, #160]
  409964:	add	x3, x24, x0
  409968:	ldr	x4, [x1]
  40996c:	str	x4, [x24, x0]
  409970:	ldur	x0, [x1, #5]
  409974:	stur	x0, [x3, #5]
  409978:	sub	w0, w25, #0x1
  40997c:	ands	w25, w25, w0
  409980:	b.eq	40b194 <ferror@plt+0x9454>  // b.none
  409984:	neg	w0, w25
  409988:	and	w0, w0, w25
  40998c:	cmp	w0, #0x400
  409990:	b.eq	40b470 <ferror@plt+0x9730>  // b.none
  409994:	b.hi	40a88c <ferror@plt+0x8b4c>  // b.pmore
  409998:	cmp	w0, #0x40
  40999c:	b.eq	40b4b4 <ferror@plt+0x9774>  // b.none
  4099a0:	b.ls	409948 <ferror@plt+0x7c08>  // b.plast
  4099a4:	cmp	w0, #0x100
  4099a8:	b.eq	40b450 <ferror@plt+0x9710>  // b.none
  4099ac:	cmp	w0, #0x200
  4099b0:	b.ne	409978 <ferror@plt+0x7c38>  // b.any
  4099b4:	mov	x0, x24
  4099b8:	bl	401900 <strlen@plt>
  4099bc:	ldr	x1, [sp, #144]
  4099c0:	add	x3, x24, x0
  4099c4:	ldr	x5, [x1]
  4099c8:	str	x5, [x24, x0]
  4099cc:	ldrh	w4, [x1, #8]
  4099d0:	strh	w4, [x3, #8]
  4099d4:	b	409978 <ferror@plt+0x7c38>
  4099d8:	ubfx	w0, w22, #8, #16
  4099dc:	mov	w1, #0x3200                	// #12800
  4099e0:	cmp	w0, w1
  4099e4:	b.eq	40b704 <ferror@plt+0x99c4>  // b.none
  4099e8:	cmp	w0, #0x6, lsl #12
  4099ec:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  4099f0:	adrp	x0, 459000 <warn@@Base+0x9640>
  4099f4:	add	x0, x0, #0x298
  4099f8:	add	x1, x21, #0x850
  4099fc:	ldr	x2, [x0]
  409a00:	str	x2, [x21, #2128]
  409a04:	ldur	w0, [x0, #7]
  409a08:	stur	w0, [x1, #7]
  409a0c:	b	4092f0 <ferror@plt+0x75b0>
  409a10:	tbnz	w22, #31, 40a6d8 <ferror@plt+0x8998>
  409a14:	tbnz	w22, #16, 40a614 <ferror@plt+0x88d4>
  409a18:	tbz	w22, #15, 4092f0 <ferror@plt+0x75b0>
  409a1c:	mov	w2, #0x5                   	// #5
  409a20:	adrp	x1, 458000 <warn@@Base+0x8640>
  409a24:	mov	x0, #0x0                   	// #0
  409a28:	add	x1, x1, #0xca8
  409a2c:	bl	401c70 <dcgettext@plt>
  409a30:	mov	x1, x0
  409a34:	add	x0, x21, #0x850
  409a38:	bl	401a80 <strcat@plt>
  409a3c:	b	4092f0 <ferror@plt+0x75b0>
  409a40:	tbnz	w22, #0, 40a1d4 <ferror@plt+0x8494>
  409a44:	tbnz	w22, #1, 40a178 <ferror@plt+0x8438>
  409a48:	tbnz	w22, #2, 40a148 <ferror@plt+0x8408>
  409a4c:	tbnz	w22, #3, 40a11c <ferror@plt+0x83dc>
  409a50:	tbz	w22, #6, 409a9c <ferror@plt+0x7d5c>
  409a54:	tst	x22, #0x80
  409a58:	adrp	x1, 458000 <warn@@Base+0x8640>
  409a5c:	add	x1, x1, #0x388
  409a60:	add	x0, x21, #0x850
  409a64:	stp	x25, x26, [sp, #64]
  409a68:	adrp	x25, 458000 <warn@@Base+0x8640>
  409a6c:	add	x25, x25, #0x368
  409a70:	csel	x25, x25, x1, ne  // ne = any
  409a74:	mov	x24, x0
  409a78:	bl	401900 <strlen@plt>
  409a7c:	add	x0, x24, x0
  409a80:	ldr	x1, [x25, #16]
  409a84:	str	x1, [x0, #16]
  409a88:	ldur	w1, [x25, #23]
  409a8c:	ldp	x2, x3, [x25]
  409a90:	stp	x2, x3, [x0]
  409a94:	stur	w1, [x0, #23]
  409a98:	ldp	x25, x26, [sp, #64]
  409a9c:	tbnz	w22, #8, 40a1f8 <ferror@plt+0x84b8>
  409aa0:	tbz	w22, #9, 4092f0 <ferror@plt+0x75b0>
  409aa4:	add	x24, x21, #0x850
  409aa8:	mov	x0, x24
  409aac:	bl	401900 <strlen@plt>
  409ab0:	adrp	x1, 459000 <warn@@Base+0x9640>
  409ab4:	add	x1, x1, #0x680
  409ab8:	add	x2, x24, x0
  409abc:	ldr	w3, [x1]
  409ac0:	str	w3, [x24, x0]
  409ac4:	ldrb	w0, [x1, #4]
  409ac8:	strb	w0, [x2, #4]
  409acc:	b	4092f0 <ferror@plt+0x75b0>
  409ad0:	tbz	w22, #0, 4092f0 <ferror@plt+0x75b0>
  409ad4:	adrp	x0, 459000 <warn@@Base+0x9640>
  409ad8:	add	x0, x0, #0x688
  409adc:	add	x1, x21, #0x850
  409ae0:	ldr	x2, [x0]
  409ae4:	str	x2, [x21, #2128]
  409ae8:	ldur	w0, [x0, #7]
  409aec:	stur	w0, [x1, #7]
  409af0:	b	4092f0 <ferror@plt+0x75b0>
  409af4:	tbnz	w22, #0, 40a490 <ferror@plt+0x8750>
  409af8:	tbnz	w22, #1, 40a460 <ferror@plt+0x8720>
  409afc:	tbnz	w22, #2, 40a430 <ferror@plt+0x86f0>
  409b00:	tbnz	w22, #4, 40a408 <ferror@plt+0x86c8>
  409b04:	tbnz	w22, #5, 40a3d8 <ferror@plt+0x8698>
  409b08:	tbnz	w22, #7, 40a3a8 <ferror@plt+0x8668>
  409b0c:	tbnz	w22, #8, 40a378 <ferror@plt+0x8638>
  409b10:	tbnz	w22, #10, 40a34c <ferror@plt+0x860c>
  409b14:	tbnz	w22, #9, 40b5c8 <ferror@plt+0x9888>
  409b18:	and	w0, w22, #0xff0000
  409b1c:	cmp	w0, #0x8e0, lsl #12
  409b20:	b.eq	40c9c4 <ferror@plt+0xac84>  // b.none
  409b24:	b.hi	40ad90 <ferror@plt+0x9050>  // b.pmore
  409b28:	cmp	w0, #0x870, lsl #12
  409b2c:	b.eq	40c630 <ferror@plt+0xa8f0>  // b.none
  409b30:	b.ls	40ad48 <ferror@plt+0x9008>  // b.plast
  409b34:	cmp	w0, #0x8b0, lsl #12
  409b38:	b.eq	40c600 <ferror@plt+0xa8c0>  // b.none
  409b3c:	b.ls	40ad0c <ferror@plt+0x8fcc>  // b.plast
  409b40:	cmp	w0, #0x8c0, lsl #12
  409b44:	b.eq	40c690 <ferror@plt+0xa950>  // b.none
  409b48:	cmp	w0, #0x8d0, lsl #12
  409b4c:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  409b50:	add	x24, x21, #0x850
  409b54:	mov	x0, x24
  409b58:	bl	401900 <strlen@plt>
  409b5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  409b60:	add	x1, x1, #0xfb0
  409b64:	add	x2, x24, x0
  409b68:	ldr	x3, [x1]
  409b6c:	str	x3, [x24, x0]
  409b70:	ldrh	w0, [x1, #8]
  409b74:	strh	w0, [x2, #8]
  409b78:	and	w0, w22, #0xf000
  409b7c:	cmp	w0, #0x2, lsl #12
  409b80:	b.eq	40bbc4 <ferror@plt+0x9e84>  // b.none
  409b84:	b.hi	40a918 <ferror@plt+0x8bd8>  // b.pmore
  409b88:	cbz	w0, 409bbc <ferror@plt+0x7e7c>
  409b8c:	cmp	w0, #0x1, lsl #12
  409b90:	b.ne	40b9ec <ferror@plt+0x9cac>  // b.any
  409b94:	add	x24, x21, #0x850
  409b98:	mov	x0, x24
  409b9c:	bl	401900 <strlen@plt>
  409ba0:	adrp	x1, 459000 <warn@@Base+0x9640>
  409ba4:	add	x1, x1, #0x0
  409ba8:	add	x2, x24, x0
  409bac:	ldr	w3, [x1]
  409bb0:	str	w3, [x24, x0]
  409bb4:	ldrh	w0, [x1, #4]
  409bb8:	strh	w0, [x2, #4]
  409bbc:	tbnz	w22, #27, 40a0ec <ferror@plt+0x83ac>
  409bc0:	tbnz	w22, #26, 40a0c0 <ferror@plt+0x8380>
  409bc4:	tbnz	w22, #25, 40b678 <ferror@plt+0x9938>
  409bc8:	and	w0, w22, #0xf0000000
  409bcc:	mov	w1, #0x50000000            	// #1342177280
  409bd0:	cmp	w0, w1
  409bd4:	b.eq	40bf10 <ferror@plt+0xa1d0>  // b.none
  409bd8:	b.hi	40a98c <ferror@plt+0x8c4c>  // b.pmore
  409bdc:	mov	w1, #0x20000000            	// #536870912
  409be0:	cmp	w0, w1
  409be4:	b.eq	40c250 <ferror@plt+0xa510>  // b.none
  409be8:	b.ls	40a958 <ferror@plt+0x8c18>  // b.plast
  409bec:	mov	w1, #0x30000000            	// #805306368
  409bf0:	cmp	w0, w1
  409bf4:	b.eq	40c22c <ferror@plt+0xa4ec>  // b.none
  409bf8:	mov	w1, #0x40000000            	// #1073741824
  409bfc:	cmp	w0, w1
  409c00:	b.ne	40c298 <ferror@plt+0xa558>  // b.any
  409c04:	add	x24, x21, #0x850
  409c08:	mov	x0, x24
  409c0c:	bl	401900 <strlen@plt>
  409c10:	mov	x1, #0x202c                	// #8236
  409c14:	movk	x1, #0x696d, lsl #16
  409c18:	movk	x1, #0x7370, lsl #32
  409c1c:	movk	x1, #0x35, lsl #48
  409c20:	str	x1, [x24, x0]
  409c24:	b	4092f0 <ferror@plt+0x75b0>
  409c28:	and	w0, w22, #0x3ff8000
  409c2c:	mov	w1, #0x1000000             	// #16777216
  409c30:	and	w0, w0, #0xff81ffff
  409c34:	cmp	w0, w1
  409c38:	b.eq	40bd24 <ferror@plt+0x9fe4>  // b.none
  409c3c:	cmp	w0, #0x810, lsl #12
  409c40:	b.eq	40bd0c <ferror@plt+0x9fcc>  // b.none
  409c44:	mov	w1, #0x2000000             	// #33554432
  409c48:	cmp	w0, w1
  409c4c:	b.eq	40bcf0 <ferror@plt+0x9fb0>  // b.none
  409c50:	mov	w2, #0x5                   	// #5
  409c54:	adrp	x1, 458000 <warn@@Base+0x8640>
  409c58:	mov	x0, #0x0                   	// #0
  409c5c:	add	x1, x1, #0xb10
  409c60:	stp	x25, x26, [sp, #64]
  409c64:	bl	401c70 <dcgettext@plt>
  409c68:	mov	w2, #0x5                   	// #5
  409c6c:	mov	x25, x0
  409c70:	adrp	x1, 458000 <warn@@Base+0x8640>
  409c74:	mov	x0, #0x0                   	// #0
  409c78:	add	x1, x1, #0xb18
  409c7c:	bl	401c70 <dcgettext@plt>
  409c80:	mov	x24, x0
  409c84:	and	w2, w22, #0xf
  409c88:	sub	w2, w2, #0x1
  409c8c:	cmp	w2, #0x6
  409c90:	b.ls	40bc84 <ferror@plt+0x9f44>  // b.plast
  409c94:	add	x26, x21, #0x850
  409c98:	mov	x0, x26
  409c9c:	bl	401900 <strlen@plt>
  409ca0:	adrp	x3, 458000 <warn@@Base+0x8640>
  409ca4:	add	x3, x3, #0xb28
  409ca8:	mov	x2, x0
  409cac:	add	x4, x26, x0
  409cb0:	add	x0, x0, #0xa
  409cb4:	mov	x1, x25
  409cb8:	ldr	x5, [x3]
  409cbc:	str	x5, [x26, x2]
  409cc0:	ldrh	w2, [x3, #8]
  409cc4:	add	x0, x26, x0
  409cc8:	strh	w2, [x4, #8]
  409ccc:	bl	401c40 <strcpy@plt>
  409cd0:	tbnz	w22, #6, 40c46c <ferror@plt+0xa72c>
  409cd4:	and	w0, w22, #0x30
  409cd8:	cmp	w0, #0x20
  409cdc:	b.eq	40c460 <ferror@plt+0xa720>  // b.none
  409ce0:	b.hi	40b588 <ferror@plt+0x9848>  // b.pmore
  409ce4:	cbz	w0, 40ba88 <ferror@plt+0x9d48>
  409ce8:	cmp	w0, #0x10
  409cec:	b.ne	40c014 <ferror@plt+0xa2d4>  // b.any
  409cf0:	adrp	x24, 458000 <warn@@Base+0x8640>
  409cf4:	add	x24, x24, #0xb20
  409cf8:	add	x25, x21, #0x850
  409cfc:	mov	x0, x25
  409d00:	bl	401900 <strlen@plt>
  409d04:	mov	x2, x0
  409d08:	mov	w3, #0x202c                	// #8236
  409d0c:	add	x0, x0, #0x2
  409d10:	mov	x1, x24
  409d14:	add	x0, x25, x0
  409d18:	strh	w3, [x25, x2]
  409d1c:	bl	401c40 <strcpy@plt>
  409d20:	ldp	x25, x26, [sp, #64]
  409d24:	b	4092f0 <ferror@plt+0x75b0>
  409d28:	and	w0, w22, #0xffff
  409d2c:	cmp	w0, #0x210
  409d30:	b.eq	40bb78 <ferror@plt+0x9e38>  // b.none
  409d34:	cmp	w0, #0x214
  409d38:	b.eq	40bb6c <ferror@plt+0x9e2c>  // b.none
  409d3c:	cmp	w0, #0x20b
  409d40:	b.eq	40a638 <ferror@plt+0x88f8>  // b.none
  409d44:	tbnz	w22, #16, 40a59c <ferror@plt+0x885c>
  409d48:	tbnz	w22, #17, 40a56c <ferror@plt+0x882c>
  409d4c:	tbnz	w22, #18, 40a2d0 <ferror@plt+0x8590>
  409d50:	tbnz	w22, #19, 40a2a0 <ferror@plt+0x8560>
  409d54:	tbnz	w22, #20, 40a5cc <ferror@plt+0x888c>
  409d58:	tbz	w22, #22, 4092f0 <ferror@plt+0x75b0>
  409d5c:	add	x24, x21, #0x850
  409d60:	mov	x0, x24
  409d64:	bl	401900 <strlen@plt>
  409d68:	adrp	x1, 459000 <warn@@Base+0x9640>
  409d6c:	add	x1, x1, #0x4f8
  409d70:	add	x2, x24, x0
  409d74:	ldr	x3, [x1]
  409d78:	str	x3, [x24, x0]
  409d7c:	ldur	w0, [x1, #7]
  409d80:	stur	w0, [x2, #7]
  409d84:	b	4092f0 <ferror@plt+0x75b0>
  409d88:	tbnz	w22, #0, 40a5f8 <ferror@plt+0x88b8>
  409d8c:	tbnz	w22, #3, 40b5f4 <ferror@plt+0x98b4>
  409d90:	and	w0, w22, #0x6
  409d94:	cmp	w0, #0x4
  409d98:	b.eq	40bafc <ferror@plt+0x9dbc>  // b.none
  409d9c:	b.hi	40aa80 <ferror@plt+0x8d40>  // b.pmore
  409da0:	cbz	w0, 40bb28 <ferror@plt+0x9de8>
  409da4:	cmp	w0, #0x2
  409da8:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  409dac:	add	x24, x21, #0x850
  409db0:	mov	x0, x24
  409db4:	bl	401900 <strlen@plt>
  409db8:	adrp	x1, 459000 <warn@@Base+0x9640>
  409dbc:	add	x1, x1, #0x2b8
  409dc0:	add	x24, x24, x0
  409dc4:	ldp	x2, x3, [x1]
  409dc8:	stp	x2, x3, [x24]
  409dcc:	ldur	w0, [x1, #15]
  409dd0:	stur	w0, [x24, #15]
  409dd4:	b	4092f0 <ferror@plt+0x75b0>
  409dd8:	tbnz	w22, #0, 40b8e4 <ferror@plt+0x9ba4>
  409ddc:	tbnz	w22, #1, 40a6c0 <ferror@plt+0x8980>
  409de0:	tbz	w22, #2, 4092f0 <ferror@plt+0x75b0>
  409de4:	add	x24, x21, #0x850
  409de8:	mov	x0, x24
  409dec:	bl	401900 <strlen@plt>
  409df0:	adrp	x1, 459000 <warn@@Base+0x9640>
  409df4:	add	x1, x1, #0x620
  409df8:	add	x2, x24, x0
  409dfc:	ldr	w3, [x1]
  409e00:	str	w3, [x24, x0]
  409e04:	ldrh	w0, [x1, #4]
  409e08:	strh	w0, [x2, #4]
  409e0c:	b	4092f0 <ferror@plt+0x75b0>
  409e10:	ands	w0, w22, #0x3
  409e14:	b.eq	4092f0 <ferror@plt+0x75b0>  // b.none
  409e18:	mov	x1, #0x202c                	// #8236
  409e1c:	add	w0, w0, #0x30
  409e20:	movk	x1, #0x6261, lsl #16
  409e24:	movk	x1, #0x7669, lsl #32
  409e28:	movk	x1, #0x30, lsl #48
  409e2c:	str	x1, [sp, #184]
  409e30:	strb	w0, [sp, #190]
  409e34:	ldr	x0, [sp, #184]
  409e38:	str	x0, [x21, #2128]
  409e3c:	b	4092f0 <ferror@plt+0x75b0>
  409e40:	and	w0, w22, #0xff
  409e44:	cmp	w0, #0x4
  409e48:	b.eq	40bfc0 <ferror@plt+0xa280>  // b.none
  409e4c:	b.hi	40b168 <ferror@plt+0x9428>  // b.pmore
  409e50:	cmp	w0, #0x2
  409e54:	b.eq	40bf78 <ferror@plt+0xa238>  // b.none
  409e58:	cmp	w0, #0x3
  409e5c:	b.ne	40b110 <ferror@plt+0x93d0>  // b.any
  409e60:	adrp	x0, 459000 <warn@@Base+0x9640>
  409e64:	add	x0, x0, #0x7f8
  409e68:	add	x1, x21, #0x850
  409e6c:	ldr	w2, [x0]
  409e70:	ldur	w0, [x0, #3]
  409e74:	str	w2, [x21, #2128]
  409e78:	stur	w0, [x1, #3]
  409e7c:	b	4092f0 <ferror@plt+0x75b0>
  409e80:	and	w0, w22, #0xc
  409e84:	cmp	w0, #0x8
  409e88:	b.eq	40ba54 <ferror@plt+0x9d14>  // b.none
  409e8c:	cmp	w0, #0xc
  409e90:	b.eq	40ba38 <ferror@plt+0x9cf8>  // b.none
  409e94:	cmp	w0, #0x4
  409e98:	b.eq	40a65c <ferror@plt+0x891c>  // b.none
  409e9c:	tbz	w22, #0, 4092f0 <ferror@plt+0x75b0>
  409ea0:	add	x24, x21, #0x850
  409ea4:	mov	x0, x24
  409ea8:	bl	401900 <strlen@plt>
  409eac:	adrp	x1, 459000 <warn@@Base+0x9640>
  409eb0:	add	x1, x1, #0x640
  409eb4:	add	x24, x24, x0
  409eb8:	ldrb	w0, [x1, #16]
  409ebc:	ldp	x2, x3, [x1]
  409ec0:	stp	x2, x3, [x24]
  409ec4:	strb	w0, [x24, #16]
  409ec8:	b	4092f0 <ferror@plt+0x75b0>
  409ecc:	adrp	x1, 459000 <warn@@Base+0x9640>
  409ed0:	add	x1, x1, #0x6b0
  409ed4:	mov	w2, #0x5                   	// #5
  409ed8:	add	x24, x21, #0x850
  409edc:	mov	x0, #0x0                   	// #0
  409ee0:	stp	x25, x26, [sp, #64]
  409ee4:	bl	401c70 <dcgettext@plt>
  409ee8:	mov	x25, x0
  409eec:	mov	x0, x24
  409ef0:	bl	401900 <strlen@plt>
  409ef4:	add	x0, x24, x0
  409ef8:	mov	x1, x25
  409efc:	bl	4019f0 <stpcpy@plt>
  409f00:	and	w1, w22, #0xff
  409f04:	cmp	w1, #0x20
  409f08:	b.eq	40c0dc <ferror@plt+0xa39c>  // b.none
  409f0c:	b.hi	40ab60 <ferror@plt+0x8e20>  // b.pmore
  409f10:	cmp	w1, #0xe
  409f14:	b.eq	40c0c0 <ferror@plt+0xa380>  // b.none
  409f18:	b.ls	40ab34 <ferror@plt+0x8df4>  // b.plast
  409f1c:	cmp	w1, #0x10
  409f20:	b.eq	40bfe0 <ferror@plt+0xa2a0>  // b.none
  409f24:	cmp	w1, #0x1f
  409f28:	b.ne	40ace8 <ferror@plt+0x8fa8>  // b.any
  409f2c:	adrp	x1, 459000 <warn@@Base+0x9640>
  409f30:	add	x1, x1, #0x740
  409f34:	ldr	x2, [x1]
  409f38:	str	x2, [x0]
  409f3c:	ldrh	w1, [x1, #8]
  409f40:	strh	w1, [x0, #8]
  409f44:	tst	w22, #0xffffff00
  409f48:	b.ne	40b7e0 <ferror@plt+0x9aa0>  // b.any
  409f4c:	ldp	x25, x26, [sp, #64]
  409f50:	b	4092f0 <ferror@plt+0x75b0>
  409f54:	stp	x25, x26, [sp, #64]
  409f58:	and	w0, w22, #0xff
  409f5c:	cmp	w0, #0x4
  409f60:	b.eq	40bba8 <ferror@plt+0x9e68>  // b.none
  409f64:	b.hi	40ac68 <ferror@plt+0x8f28>  // b.pmore
  409f68:	cmp	w0, #0x2
  409f6c:	b.eq	40bc04 <ferror@plt+0x9ec4>  // b.none
  409f70:	cmp	w0, #0x3
  409f74:	b.ne	40bbdc <ferror@plt+0x9e9c>  // b.any
  409f78:	adrp	x0, 458000 <warn@@Base+0x8640>
  409f7c:	add	x0, x0, #0x710
  409f80:	ldr	x1, [x0]
  409f84:	str	x1, [x21, #2128]
  409f88:	ldrb	w0, [x0, #8]
  409f8c:	strb	w0, [x21, #2136]
  409f90:	add	x24, x21, #0x850
  409f94:	and	w25, w22, #0xf00
  409f98:	mov	x0, x24
  409f9c:	bl	401900 <strlen@plt>
  409fa0:	cmp	w25, #0x300
  409fa4:	mov	x1, x0
  409fa8:	add	x0, x24, x0
  409fac:	b.eq	40bd58 <ferror@plt+0xa018>  // b.none
  409fb0:	b.hi	40abcc <ferror@plt+0x8e8c>  // b.pmore
  409fb4:	cbz	w25, 40bc48 <ferror@plt+0x9f08>
  409fb8:	cmp	w25, #0x200
  409fbc:	b.ne	40bc20 <ferror@plt+0x9ee0>  // b.any
  409fc0:	adrp	x2, 458000 <warn@@Base+0x8640>
  409fc4:	add	x2, x2, #0x758
  409fc8:	ldr	x3, [x2]
  409fcc:	str	x3, [x24, x1]
  409fd0:	ldur	w1, [x2, #7]
  409fd4:	stur	w1, [x0, #7]
  409fd8:	ldp	x25, x26, [sp, #64]
  409fdc:	b	4092f0 <ferror@plt+0x75b0>
  409fe0:	tbz	w22, #0, 4092f0 <ferror@plt+0x75b0>
  409fe4:	adrp	x0, 459000 <warn@@Base+0x9640>
  409fe8:	add	x0, x0, #0x430
  409fec:	add	x1, x21, #0x850
  409ff0:	ldr	x2, [x0]
  409ff4:	str	x2, [x21, #2128]
  409ff8:	ldur	w0, [x0, #7]
  409ffc:	stur	w0, [x1, #7]
  40a000:	b	4092f0 <ferror@plt+0x75b0>
  40a004:	tbnz	w22, #4, 40a224 <ferror@plt+0x84e4>
  40a008:	tbz	w22, #5, 4092f0 <ferror@plt+0x75b0>
  40a00c:	add	x24, x21, #0x850
  40a010:	mov	x0, x24
  40a014:	bl	401900 <strlen@plt>
  40a018:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a01c:	add	x1, x1, #0x528
  40a020:	add	x0, x24, x0
  40a024:	ldp	x2, x3, [x1]
  40a028:	stp	x2, x3, [x0]
  40a02c:	ldrb	w2, [x1, #24]
  40a030:	ldr	x1, [x1, #16]
  40a034:	str	x1, [x0, #16]
  40a038:	strb	w2, [x0, #24]
  40a03c:	b	4092f0 <ferror@plt+0x75b0>
  40a040:	tbz	w22, #0, 4092f0 <ferror@plt+0x75b0>
  40a044:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a048:	add	x0, x0, #0x698
  40a04c:	add	x1, x21, #0x850
  40a050:	add	x2, x21, #0x85d
  40a054:	ldp	x4, x5, [x0]
  40a058:	stp	x4, x5, [x1]
  40a05c:	ldur	x0, [x0, #13]
  40a060:	str	x0, [x2]
  40a064:	b	4092f0 <ferror@plt+0x75b0>
  40a068:	tbnz	w22, #0, 40a32c <ferror@plt+0x85ec>
  40a06c:	tbnz	w22, #1, 40a278 <ferror@plt+0x8538>
  40a070:	tbnz	w22, #4, 40a24c <ferror@plt+0x850c>
  40a074:	tbz	w22, #5, 4092f0 <ferror@plt+0x75b0>
  40a078:	add	x24, x21, #0x850
  40a07c:	mov	x0, x24
  40a080:	bl	401900 <strlen@plt>
  40a084:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a088:	add	x1, x1, #0xac0
  40a08c:	add	x2, x24, x0
  40a090:	ldr	x3, [x1]
  40a094:	str	x3, [x24, x0]
  40a098:	ldur	x0, [x1, #5]
  40a09c:	stur	x0, [x2, #5]
  40a0a0:	b	4092f0 <ferror@plt+0x75b0>
  40a0a4:	ldr	w1, [x1, #40]
  40a0a8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a0ac:	str	w1, [x19, #80]
  40a0b0:	add	x0, x0, #0x8c0
  40a0b4:	bl	401cc0 <printf@plt>
  40a0b8:	ldr	w0, [x19, #80]
  40a0bc:	b	409404 <ferror@plt+0x76c4>
  40a0c0:	add	x24, x21, #0x850
  40a0c4:	mov	x0, x24
  40a0c8:	bl	401900 <strlen@plt>
  40a0cc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a0d0:	add	x1, x1, #0x48
  40a0d4:	add	x2, x24, x0
  40a0d8:	ldr	x3, [x1]
  40a0dc:	str	x3, [x24, x0]
  40a0e0:	ldrb	w0, [x1, #8]
  40a0e4:	strb	w0, [x2, #8]
  40a0e8:	b	409bc4 <ferror@plt+0x7e84>
  40a0ec:	add	x24, x21, #0x850
  40a0f0:	mov	x0, x24
  40a0f4:	bl	401900 <strlen@plt>
  40a0f8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a0fc:	add	x1, x1, #0x40
  40a100:	add	x2, x24, x0
  40a104:	ldr	w3, [x1]
  40a108:	str	w3, [x24, x0]
  40a10c:	ldur	w0, [x1, #3]
  40a110:	stur	w0, [x2, #3]
  40a114:	tbz	w22, #26, 409bc4 <ferror@plt+0x7e84>
  40a118:	b	40a0c0 <ferror@plt+0x8380>
  40a11c:	add	x24, x21, #0x850
  40a120:	mov	x0, x24
  40a124:	bl	401900 <strlen@plt>
  40a128:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a12c:	add	x1, x1, #0x668
  40a130:	add	x2, x24, x0
  40a134:	ldr	x3, [x1]
  40a138:	str	x3, [x24, x0]
  40a13c:	ldrb	w0, [x1, #8]
  40a140:	strb	w0, [x2, #8]
  40a144:	b	409a50 <ferror@plt+0x7d10>
  40a148:	add	x24, x21, #0x850
  40a14c:	mov	x0, x24
  40a150:	bl	401900 <strlen@plt>
  40a154:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a158:	add	x1, x1, #0x660
  40a15c:	add	x2, x24, x0
  40a160:	ldr	w3, [x1]
  40a164:	str	w3, [x24, x0]
  40a168:	ldrh	w0, [x1, #4]
  40a16c:	strh	w0, [x2, #4]
  40a170:	tbz	w22, #3, 409a50 <ferror@plt+0x7d10>
  40a174:	b	40a11c <ferror@plt+0x83dc>
  40a178:	add	x24, x21, #0x850
  40a17c:	mov	x0, x24
  40a180:	bl	401900 <strlen@plt>
  40a184:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a188:	add	x1, x1, #0x658
  40a18c:	add	x2, x24, x0
  40a190:	ldr	w3, [x1]
  40a194:	str	w3, [x24, x0]
  40a198:	ldrh	w0, [x1, #4]
  40a19c:	strh	w0, [x2, #4]
  40a1a0:	tbz	w22, #2, 409a4c <ferror@plt+0x7d0c>
  40a1a4:	b	40a148 <ferror@plt+0x8408>
  40a1a8:	add	x24, x21, #0x850
  40a1ac:	mov	x0, x24
  40a1b0:	bl	401900 <strlen@plt>
  40a1b4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a1b8:	add	x1, x1, #0x568
  40a1bc:	add	x24, x24, x0
  40a1c0:	ldp	x2, x3, [x1]
  40a1c4:	stp	x2, x3, [x24]
  40a1c8:	ldur	w0, [x1, #15]
  40a1cc:	stur	w0, [x24, #15]
  40a1d0:	b	409694 <ferror@plt+0x7954>
  40a1d4:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a1d8:	add	x0, x0, #0x640
  40a1dc:	add	x1, x21, #0x850
  40a1e0:	ldp	x2, x3, [x0]
  40a1e4:	stp	x2, x3, [x1]
  40a1e8:	ldrb	w0, [x0, #16]
  40a1ec:	strb	w0, [x21, #2144]
  40a1f0:	tbz	w22, #1, 409a48 <ferror@plt+0x7d08>
  40a1f4:	b	40a178 <ferror@plt+0x8438>
  40a1f8:	add	x24, x21, #0x850
  40a1fc:	mov	x0, x24
  40a200:	bl	401900 <strlen@plt>
  40a204:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a208:	add	x1, x1, #0x678
  40a20c:	add	x2, x24, x0
  40a210:	ldr	w3, [x1]
  40a214:	str	w3, [x24, x0]
  40a218:	ldrb	w0, [x1, #4]
  40a21c:	strb	w0, [x2, #4]
  40a220:	b	409aa0 <ferror@plt+0x7d60>
  40a224:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a228:	add	x0, x0, #0x508
  40a22c:	add	x1, x21, #0x850
  40a230:	ldp	x2, x3, [x0]
  40a234:	stp	x2, x3, [x1]
  40a238:	ldrb	w2, [x0, #24]
  40a23c:	ldr	x0, [x0, #16]
  40a240:	str	x0, [x21, #2144]
  40a244:	strb	w2, [x21, #2152]
  40a248:	b	40a008 <ferror@plt+0x82c8>
  40a24c:	add	x24, x21, #0x850
  40a250:	mov	x0, x24
  40a254:	bl	401900 <strlen@plt>
  40a258:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a25c:	add	x1, x1, #0xab0
  40a260:	add	x2, x24, x0
  40a264:	ldr	x3, [x1]
  40a268:	str	x3, [x24, x0]
  40a26c:	ldur	x0, [x1, #5]
  40a270:	stur	x0, [x2, #5]
  40a274:	b	40a074 <ferror@plt+0x8334>
  40a278:	add	x24, x21, #0x850
  40a27c:	mov	x0, x24
  40a280:	bl	401900 <strlen@plt>
  40a284:	mov	x1, #0x202c                	// #8236
  40a288:	movk	x1, #0x4446, lsl #16
  40a28c:	movk	x1, #0x4950, lsl #32
  40a290:	movk	x1, #0x43, lsl #48
  40a294:	str	x1, [x24, x0]
  40a298:	tbz	w22, #4, 40a074 <ferror@plt+0x8334>
  40a29c:	b	40a24c <ferror@plt+0x850c>
  40a2a0:	add	x24, x21, #0x850
  40a2a4:	mov	x0, x24
  40a2a8:	bl	401900 <strlen@plt>
  40a2ac:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a2b0:	add	x1, x1, #0x4e0
  40a2b4:	add	x2, x24, x0
  40a2b8:	ldr	w3, [x1]
  40a2bc:	str	w3, [x24, x0]
  40a2c0:	ldur	w0, [x1, #3]
  40a2c4:	stur	w0, [x2, #3]
  40a2c8:	tbz	w22, #20, 409d58 <ferror@plt+0x8018>
  40a2cc:	b	40a5cc <ferror@plt+0x888c>
  40a2d0:	add	x24, x21, #0x850
  40a2d4:	mov	x0, x24
  40a2d8:	bl	401900 <strlen@plt>
  40a2dc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a2e0:	add	x1, x1, #0x4d8
  40a2e4:	add	x2, x24, x0
  40a2e8:	ldr	w3, [x1]
  40a2ec:	str	w3, [x24, x0]
  40a2f0:	ldrh	w0, [x1, #4]
  40a2f4:	strh	w0, [x2, #4]
  40a2f8:	tbz	w22, #19, 409d54 <ferror@plt+0x8014>
  40a2fc:	b	40a2a0 <ferror@plt+0x8560>
  40a300:	add	x24, x21, #0x850
  40a304:	mov	x0, x24
  40a308:	bl	401900 <strlen@plt>
  40a30c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a310:	add	x1, x1, #0x5f8
  40a314:	add	x2, x24, x0
  40a318:	ldr	x3, [x1]
  40a31c:	str	x3, [x24, x0]
  40a320:	ldrh	w0, [x1, #8]
  40a324:	strh	w0, [x2, #8]
  40a328:	b	409644 <ferror@plt+0x7904>
  40a32c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40a330:	add	x0, x0, #0xaa8
  40a334:	ldr	w1, [x0]
  40a338:	ldrh	w0, [x0, #4]
  40a33c:	str	w1, [x21, #2128]
  40a340:	strh	w0, [x21, #2132]
  40a344:	tbz	w22, #1, 40a070 <ferror@plt+0x8330>
  40a348:	b	40a278 <ferror@plt+0x8538>
  40a34c:	add	x24, x21, #0x850
  40a350:	mov	x0, x24
  40a354:	bl	401900 <strlen@plt>
  40a358:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a35c:	add	x1, x1, #0xef0
  40a360:	add	x2, x24, x0
  40a364:	ldr	x3, [x1]
  40a368:	str	x3, [x24, x0]
  40a36c:	ldrh	w0, [x1, #8]
  40a370:	strh	w0, [x2, #8]
  40a374:	b	409b14 <ferror@plt+0x7dd4>
  40a378:	add	x24, x21, #0x850
  40a37c:	mov	x0, x24
  40a380:	bl	401900 <strlen@plt>
  40a384:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a388:	add	x1, x1, #0xee0
  40a38c:	add	x2, x24, x0
  40a390:	ldr	x3, [x1]
  40a394:	str	x3, [x24, x0]
  40a398:	ldr	w0, [x1, #8]
  40a39c:	str	w0, [x2, #8]
  40a3a0:	tbz	w22, #10, 409b14 <ferror@plt+0x7dd4>
  40a3a4:	b	40a34c <ferror@plt+0x860c>
  40a3a8:	add	x24, x21, #0x850
  40a3ac:	mov	x0, x24
  40a3b0:	bl	401900 <strlen@plt>
  40a3b4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a3b8:	add	x1, x1, #0xed0
  40a3bc:	add	x2, x24, x0
  40a3c0:	ldr	x3, [x1]
  40a3c4:	str	x3, [x24, x0]
  40a3c8:	ldr	w0, [x1, #8]
  40a3cc:	str	w0, [x2, #8]
  40a3d0:	tbz	w22, #8, 409b10 <ferror@plt+0x7dd0>
  40a3d4:	b	40a378 <ferror@plt+0x8638>
  40a3d8:	add	x24, x21, #0x850
  40a3dc:	mov	x0, x24
  40a3e0:	bl	401900 <strlen@plt>
  40a3e4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a3e8:	add	x1, x1, #0xec8
  40a3ec:	add	x2, x24, x0
  40a3f0:	ldr	w3, [x1]
  40a3f4:	str	w3, [x24, x0]
  40a3f8:	ldur	w0, [x1, #3]
  40a3fc:	stur	w0, [x2, #3]
  40a400:	tbz	w22, #7, 409b0c <ferror@plt+0x7dcc>
  40a404:	b	40a3a8 <ferror@plt+0x8668>
  40a408:	add	x24, x21, #0x850
  40a40c:	mov	x0, x24
  40a410:	bl	401900 <strlen@plt>
  40a414:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a418:	add	x1, x1, #0xeb8
  40a41c:	add	x24, x24, x0
  40a420:	ldp	x0, x1, [x1]
  40a424:	stp	x0, x1, [x24]
  40a428:	tbz	w22, #5, 409b08 <ferror@plt+0x7dc8>
  40a42c:	b	40a3d8 <ferror@plt+0x8698>
  40a430:	add	x24, x21, #0x850
  40a434:	mov	x0, x24
  40a438:	bl	401900 <strlen@plt>
  40a43c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a440:	add	x1, x1, #0xeb0
  40a444:	add	x2, x24, x0
  40a448:	ldr	w3, [x1]
  40a44c:	str	w3, [x24, x0]
  40a450:	ldur	w0, [x1, #3]
  40a454:	stur	w0, [x2, #3]
  40a458:	tbz	w22, #4, 409b04 <ferror@plt+0x7dc4>
  40a45c:	b	40a408 <ferror@plt+0x86c8>
  40a460:	add	x24, x21, #0x850
  40a464:	mov	x0, x24
  40a468:	bl	401900 <strlen@plt>
  40a46c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a470:	add	x1, x1, #0xea8
  40a474:	add	x2, x24, x0
  40a478:	ldr	w3, [x1]
  40a47c:	str	w3, [x24, x0]
  40a480:	ldrh	w0, [x1, #4]
  40a484:	strh	w0, [x2, #4]
  40a488:	tbz	w22, #2, 409b00 <ferror@plt+0x7dc0>
  40a48c:	b	40a430 <ferror@plt+0x86f0>
  40a490:	adrp	x0, 458000 <warn@@Base+0x8640>
  40a494:	add	x0, x0, #0xe98
  40a498:	ldr	x1, [x0]
  40a49c:	str	x1, [x21, #2128]
  40a4a0:	ldr	w0, [x0, #8]
  40a4a4:	str	w0, [x21, #2136]
  40a4a8:	tbz	w22, #1, 409afc <ferror@plt+0x7dbc>
  40a4ac:	b	40a460 <ferror@plt+0x8720>
  40a4b0:	add	x24, x21, #0x850
  40a4b4:	mov	x0, x24
  40a4b8:	bl	401900 <strlen@plt>
  40a4bc:	mov	x1, #0x202c                	// #8236
  40a4c0:	movk	x1, #0x6168, lsl #16
  40a4c4:	movk	x1, #0x726c, lsl #32
  40a4c8:	movk	x1, #0x31, lsl #48
  40a4cc:	str	x1, [x24, x0]
  40a4d0:	b	409708 <ferror@plt+0x79c8>
  40a4d4:	add	x24, x21, #0x850
  40a4d8:	mov	x0, x24
  40a4dc:	bl	401900 <strlen@plt>
  40a4e0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a4e4:	add	x1, x1, #0x458
  40a4e8:	add	x24, x24, x0
  40a4ec:	ldp	x0, x1, [x1]
  40a4f0:	stp	x0, x1, [x24]
  40a4f4:	tbz	w22, #10, 409708 <ferror@plt+0x79c8>
  40a4f8:	b	40a4b0 <ferror@plt+0x8770>
  40a4fc:	add	x24, x21, #0x850
  40a500:	mov	x0, x24
  40a504:	bl	401900 <strlen@plt>
  40a508:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a50c:	add	x1, x1, #0x448
  40a510:	add	x2, x24, x0
  40a514:	ldr	x3, [x1]
  40a518:	str	x3, [x24, x0]
  40a51c:	ldur	x0, [x1, #6]
  40a520:	stur	x0, [x2, #6]
  40a524:	tbz	w22, #11, 409704 <ferror@plt+0x79c4>
  40a528:	b	40a4d4 <ferror@plt+0x8794>
  40a52c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a530:	add	x0, x0, #0x440
  40a534:	ldr	w1, [x0]
  40a538:	ldrh	w0, [x0, #4]
  40a53c:	str	w1, [x21, #2128]
  40a540:	strh	w0, [x21, #2132]
  40a544:	tbz	w22, #9, 409700 <ferror@plt+0x79c0>
  40a548:	b	40a4fc <ferror@plt+0x87bc>
  40a54c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a550:	add	x0, x0, #0x5e8
  40a554:	ldr	x1, [x0]
  40a558:	str	x1, [x21, #2128]
  40a55c:	ldrh	w0, [x0, #8]
  40a560:	strh	w0, [x21, #2136]
  40a564:	tbz	w22, #8, 409644 <ferror@plt+0x7904>
  40a568:	b	40a300 <ferror@plt+0x85c0>
  40a56c:	add	x24, x21, #0x850
  40a570:	mov	x0, x24
  40a574:	bl	401900 <strlen@plt>
  40a578:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a57c:	add	x1, x1, #0x4d0
  40a580:	add	x2, x24, x0
  40a584:	ldr	w3, [x1]
  40a588:	str	w3, [x24, x0]
  40a58c:	ldrh	w0, [x1, #4]
  40a590:	strh	w0, [x2, #4]
  40a594:	tbz	w22, #18, 409d50 <ferror@plt+0x8010>
  40a598:	b	40a2d0 <ferror@plt+0x8590>
  40a59c:	add	x24, x21, #0x850
  40a5a0:	mov	x0, x24
  40a5a4:	bl	401900 <strlen@plt>
  40a5a8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a5ac:	add	x1, x1, #0x4c0
  40a5b0:	add	x2, x24, x0
  40a5b4:	ldr	x3, [x1]
  40a5b8:	str	x3, [x24, x0]
  40a5bc:	ldrh	w0, [x1, #8]
  40a5c0:	strh	w0, [x2, #8]
  40a5c4:	tbz	w22, #17, 409d4c <ferror@plt+0x800c>
  40a5c8:	b	40a56c <ferror@plt+0x882c>
  40a5cc:	add	x24, x21, #0x850
  40a5d0:	mov	x0, x24
  40a5d4:	bl	401900 <strlen@plt>
  40a5d8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a5dc:	add	x1, x1, #0x4e8
  40a5e0:	add	x2, x24, x0
  40a5e4:	ldr	x3, [x1]
  40a5e8:	str	x3, [x24, x0]
  40a5ec:	ldrh	w0, [x1, #8]
  40a5f0:	strh	w0, [x2, #8]
  40a5f4:	b	409d58 <ferror@plt+0x8018>
  40a5f8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a5fc:	add	x0, x0, #0x2a8
  40a600:	ldr	w1, [x0]
  40a604:	ldrh	w0, [x0, #4]
  40a608:	str	w1, [x21, #2128]
  40a60c:	strh	w0, [x21, #2132]
  40a610:	b	409d8c <ferror@plt+0x804c>
  40a614:	mov	w2, #0x5                   	// #5
  40a618:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a61c:	mov	x0, #0x0                   	// #0
  40a620:	add	x1, x1, #0xc98
  40a624:	bl	401c70 <dcgettext@plt>
  40a628:	mov	x1, x0
  40a62c:	add	x0, x21, #0x850
  40a630:	bl	401a80 <strcat@plt>
  40a634:	b	409a18 <ferror@plt+0x7cd8>
  40a638:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a63c:	add	x0, x0, #0x490
  40a640:	add	x1, x21, #0x850
  40a644:	ldr	x2, [x0]
  40a648:	str	x2, [x21, #2128]
  40a64c:	ldur	x0, [x0, #6]
  40a650:	stur	x0, [x1, #6]
  40a654:	tbz	w22, #16, 409d48 <ferror@plt+0x8008>
  40a658:	b	40a59c <ferror@plt+0x885c>
  40a65c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a660:	add	x0, x0, #0x628
  40a664:	ldr	w1, [x0]
  40a668:	ldrh	w0, [x0, #4]
  40a66c:	str	w1, [x21, #2128]
  40a670:	strh	w0, [x21, #2132]
  40a674:	b	409e9c <ferror@plt+0x815c>
  40a678:	adrp	x0, 458000 <warn@@Base+0x8640>
  40a67c:	add	x0, x0, #0xcc0
  40a680:	ldr	x1, [x0]
  40a684:	str	x1, [x21, #2128]
  40a688:	ldr	w0, [x0, #8]
  40a68c:	str	w0, [x21, #2136]
  40a690:	b	40988c <ferror@plt+0x7b4c>
  40a694:	add	x24, x21, #0x850
  40a698:	mov	x0, x24
  40a69c:	bl	401900 <strlen@plt>
  40a6a0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a6a4:	add	x1, x1, #0x5a8
  40a6a8:	add	x2, x24, x0
  40a6ac:	ldr	x3, [x1]
  40a6b0:	str	x3, [x24, x0]
  40a6b4:	ldur	x0, [x1, #6]
  40a6b8:	stur	x0, [x2, #6]
  40a6bc:	b	40969c <ferror@plt+0x795c>
  40a6c0:	mov	x0, #0x202c                	// #8236
  40a6c4:	movk	x0, #0x636d, lsl #16
  40a6c8:	movk	x0, #0x326d, lsl #32
  40a6cc:	movk	x0, #0x34, lsl #48
  40a6d0:	str	x0, [x21, #2128]
  40a6d4:	b	409de0 <ferror@plt+0x80a0>
  40a6d8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40a6dc:	add	x0, x0, #0xc90
  40a6e0:	ldr	w1, [x0]
  40a6e4:	ldrh	w0, [x0, #4]
  40a6e8:	str	w1, [x21, #2128]
  40a6ec:	strh	w0, [x21, #2132]
  40a6f0:	tbz	w22, #16, 409a18 <ferror@plt+0x7cd8>
  40a6f4:	b	40a614 <ferror@plt+0x88d4>
  40a6f8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a6fc:	add	x1, x1, #0xb68
  40a700:	ldr	x2, [x1]
  40a704:	str	x2, [x21, #2128]
  40a708:	ldrb	w1, [x1, #8]
  40a70c:	strb	w1, [x0, #8]
  40a710:	b	4094a8 <ferror@plt+0x7768>
  40a714:	sub	w1, w24, #0x20
  40a718:	mov	x0, #0x1                   	// #1
  40a71c:	lsl	x0, x0, x1
  40a720:	tst	x0, #0x1000100010001
  40a724:	b.eq	409244 <ferror@plt+0x7504>  // b.none
  40a728:	adrp	x3, 475000 <warn@@Base+0x25640>
  40a72c:	add	x3, x3, #0xa70
  40a730:	ubfx	x4, x24, #4, #4
  40a734:	add	x3, x3, #0x3e0
  40a738:	add	x0, x21, #0x850
  40a73c:	adrp	x2, 459000 <warn@@Base+0x9640>
  40a740:	mov	x1, #0x400                 	// #1024
  40a744:	add	x2, x2, #0xd8
  40a748:	ldr	x3, [x3, x4, lsl #3]
  40a74c:	bl	4019e0 <snprintf@plt>
  40a750:	mov	w26, w0
  40a754:	b	409268 <ferror@plt+0x7528>
  40a758:	mov	w2, #0x5                   	// #5
  40a75c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a760:	mov	x0, #0x0                   	// #0
  40a764:	add	x1, x1, #0x4f0
  40a768:	bl	401c70 <dcgettext@plt>
  40a76c:	mov	x2, x0
  40a770:	b	40902c <ferror@plt+0x72ec>
  40a774:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a778:	add	x1, x1, #0x470
  40a77c:	mov	w2, #0x5                   	// #5
  40a780:	mov	x0, #0x0                   	// #0
  40a784:	bl	401c70 <dcgettext@plt>
  40a788:	mov	x1, x0
  40a78c:	b	408ff4 <ferror@plt+0x72b4>
  40a790:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a794:	add	x1, x1, #0x348
  40a798:	b	408f8c <ferror@plt+0x724c>
  40a79c:	adrp	x1, 456000 <warn@@Base+0x6640>
  40a7a0:	add	x1, x1, #0xd20
  40a7a4:	mov	w2, #0x5                   	// #5
  40a7a8:	mov	x0, #0x0                   	// #0
  40a7ac:	bl	401c70 <dcgettext@plt>
  40a7b0:	mov	x1, x0
  40a7b4:	b	408ff4 <ferror@plt+0x72b4>
  40a7b8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a7bc:	add	x1, x1, #0x490
  40a7c0:	mov	w2, #0x5                   	// #5
  40a7c4:	mov	x0, #0x0                   	// #0
  40a7c8:	bl	401c70 <dcgettext@plt>
  40a7cc:	mov	x1, x0
  40a7d0:	b	408ff4 <ferror@plt+0x72b4>
  40a7d4:	adrp	x1, 456000 <warn@@Base+0x6640>
  40a7d8:	add	x1, x1, #0xd20
  40a7dc:	mov	w2, #0x5                   	// #5
  40a7e0:	mov	x0, #0x0                   	// #0
  40a7e4:	bl	401c70 <dcgettext@plt>
  40a7e8:	mov	x1, x0
  40a7ec:	b	408f8c <ferror@plt+0x724c>
  40a7f0:	ldr	w1, [x0, #44]
  40a7f4:	cbz	w1, 40936c <ferror@plt+0x762c>
  40a7f8:	str	w1, [x19, #68]
  40a7fc:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a800:	add	x0, x0, #0x8c0
  40a804:	bl	401cc0 <printf@plt>
  40a808:	b	40936c <ferror@plt+0x762c>
  40a80c:	ldr	x1, [x0, #32]
  40a810:	str	w1, [x19, #76]
  40a814:	adrp	x0, 459000 <warn@@Base+0x9640>
  40a818:	add	x0, x0, #0x8c0
  40a81c:	bl	401cc0 <printf@plt>
  40a820:	b	4093c4 <ferror@plt+0x7684>
  40a824:	mov	w2, #0x5                   	// #5
  40a828:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a82c:	mov	x0, #0x0                   	// #0
  40a830:	add	x1, x1, #0x4e0
  40a834:	bl	401c70 <dcgettext@plt>
  40a838:	mov	x2, x0
  40a83c:	b	40902c <ferror@plt+0x72ec>
  40a840:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a844:	add	x1, x1, #0x950
  40a848:	mov	w2, #0x5                   	// #5
  40a84c:	str	wzr, [x19, #80]
  40a850:	mov	x0, #0x0                   	// #0
  40a854:	bl	401c70 <dcgettext@plt>
  40a858:	bl	401cc0 <printf@plt>
  40a85c:	b	409414 <ferror@plt+0x76d4>
  40a860:	cmp	w0, #0x1
  40a864:	b.ne	409978 <ferror@plt+0x7c38>  // b.any
  40a868:	mov	x0, x24
  40a86c:	bl	401900 <strlen@plt>
  40a870:	ldr	x1, [sp, #168]
  40a874:	add	x0, x24, x0
  40a878:	ldp	x4, x5, [x1]
  40a87c:	stp	x4, x5, [x0]
  40a880:	ldur	x3, [x1, #15]
  40a884:	stur	x3, [x0, #15]
  40a888:	b	409978 <ferror@plt+0x7c38>
  40a88c:	cmp	w0, #0x2, lsl #12
  40a890:	b.eq	40b4d8 <ferror@plt+0x9798>  // b.none
  40a894:	b.ls	40a8b8 <ferror@plt+0x8b78>  // b.plast
  40a898:	cmp	w0, #0x4, lsl #12
  40a89c:	b.eq	40b4f8 <ferror@plt+0x97b8>  // b.none
  40a8a0:	cmp	w0, #0x8, lsl #12
  40a8a4:	b.ne	409978 <ferror@plt+0x7c38>  // b.any
  40a8a8:	mov	x0, x24
  40a8ac:	bl	401900 <strlen@plt>
  40a8b0:	ldr	x1, [sp, #104]
  40a8b4:	b	4099c0 <ferror@plt+0x7c80>
  40a8b8:	cmp	w0, #0x800
  40a8bc:	b.eq	40b460 <ferror@plt+0x9720>  // b.none
  40a8c0:	cmp	w0, #0x1, lsl #12
  40a8c4:	b.ne	409978 <ferror@plt+0x7c38>  // b.any
  40a8c8:	mov	x0, x24
  40a8cc:	bl	401900 <strlen@plt>
  40a8d0:	ldr	x1, [sp, #120]
  40a8d4:	add	x3, x24, x0
  40a8d8:	ldr	x5, [x1]
  40a8dc:	str	x5, [x24, x0]
  40a8e0:	ldur	w4, [x1, #7]
  40a8e4:	stur	w4, [x3, #7]
  40a8e8:	b	409978 <ferror@plt+0x7c38>
  40a8ec:	add	x24, x21, #0x850
  40a8f0:	mov	x0, x24
  40a8f4:	bl	401900 <strlen@plt>
  40a8f8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40a8fc:	add	x1, x1, #0xea8
  40a900:	add	x2, x24, x0
  40a904:	ldr	w3, [x1]
  40a908:	str	w3, [x24, x0]
  40a90c:	ldrh	w0, [x1, #4]
  40a910:	strh	w0, [x2, #4]
  40a914:	b	409784 <ferror@plt+0x7a44>
  40a918:	cmp	w0, #0x3, lsl #12
  40a91c:	b.eq	40ba70 <ferror@plt+0x9d30>  // b.none
  40a920:	cmp	w0, #0x4, lsl #12
  40a924:	b.ne	40b9ec <ferror@plt+0x9cac>  // b.any
  40a928:	add	x24, x21, #0x850
  40a92c:	mov	x0, x24
  40a930:	bl	401900 <strlen@plt>
  40a934:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a938:	add	x1, x1, #0x20
  40a93c:	add	x2, x24, x0
  40a940:	ldr	x3, [x1]
  40a944:	str	x3, [x24, x0]
  40a948:	ldrb	w0, [x1, #8]
  40a94c:	strb	w0, [x2, #8]
  40a950:	tbz	w22, #27, 409bc0 <ferror@plt+0x7e80>
  40a954:	b	40a0ec <ferror@plt+0x83ac>
  40a958:	cbz	w0, 40c274 <ferror@plt+0xa534>
  40a95c:	mov	w1, #0x10000000            	// #268435456
  40a960:	cmp	w0, w1
  40a964:	b.ne	40c298 <ferror@plt+0xa558>  // b.any
  40a968:	add	x24, x21, #0x850
  40a96c:	mov	x0, x24
  40a970:	bl	401900 <strlen@plt>
  40a974:	mov	x1, #0x202c                	// #8236
  40a978:	movk	x1, #0x696d, lsl #16
  40a97c:	movk	x1, #0x7370, lsl #32
  40a980:	movk	x1, #0x32, lsl #48
  40a984:	str	x1, [x24, x0]
  40a988:	b	4092f0 <ferror@plt+0x75b0>
  40a98c:	mov	w1, #0x80000000            	// #-2147483648
  40a990:	cmp	w0, w1
  40a994:	b.eq	40be1c <ferror@plt+0xa0dc>  // b.none
  40a998:	b.ls	40a9e0 <ferror@plt+0x8ca0>  // b.plast
  40a99c:	mov	w1, #0x90000000            	// #-1879048192
  40a9a0:	cmp	w0, w1
  40a9a4:	b.eq	40be48 <ferror@plt+0xa108>  // b.none
  40a9a8:	mov	w1, #0xa0000000            	// #-1610612736
  40a9ac:	cmp	w0, w1
  40a9b0:	b.ne	40c298 <ferror@plt+0xa558>  // b.any
  40a9b4:	add	x24, x21, #0x850
  40a9b8:	mov	x0, x24
  40a9bc:	bl	401900 <strlen@plt>
  40a9c0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40a9c4:	add	x1, x1, #0xb8
  40a9c8:	add	x2, x24, x0
  40a9cc:	ldr	x3, [x1]
  40a9d0:	str	x3, [x24, x0]
  40a9d4:	ldur	w0, [x1, #7]
  40a9d8:	stur	w0, [x2, #7]
  40a9dc:	b	4092f0 <ferror@plt+0x75b0>
  40a9e0:	mov	w1, #0x60000000            	// #1610612736
  40a9e4:	cmp	w0, w1
  40a9e8:	b.eq	40c094 <ferror@plt+0xa354>  // b.none
  40a9ec:	mov	w1, #0x70000000            	// #1879048192
  40a9f0:	cmp	w0, w1
  40a9f4:	b.ne	40c298 <ferror@plt+0xa558>  // b.any
  40a9f8:	add	x24, x21, #0x850
  40a9fc:	mov	x0, x24
  40aa00:	bl	401900 <strlen@plt>
  40aa04:	adrp	x1, 459000 <warn@@Base+0x9640>
  40aa08:	add	x1, x1, #0x78
  40aa0c:	add	x2, x24, x0
  40aa10:	ldr	x3, [x1]
  40aa14:	str	x3, [x24, x0]
  40aa18:	ldur	w0, [x1, #7]
  40aa1c:	stur	w0, [x2, #7]
  40aa20:	b	4092f0 <ferror@plt+0x75b0>
  40aa24:	cbnz	w0, 40c03c <ferror@plt+0xa2fc>
  40aa28:	adrp	x0, 458000 <warn@@Base+0x8640>
  40aa2c:	add	x0, x0, #0xe60
  40aa30:	add	x1, x21, #0x850
  40aa34:	ldr	w2, [x0]
  40aa38:	ldur	w0, [x0, #3]
  40aa3c:	str	w2, [x21, #2128]
  40aa40:	stur	w0, [x1, #3]
  40aa44:	b	4092f0 <ferror@plt+0x75b0>
  40aa48:	mov	w1, #0x40000000            	// #1073741824
  40aa4c:	cmp	w0, w1
  40aa50:	b.eq	40c12c <ferror@plt+0xa3ec>  // b.none
  40aa54:	mov	w1, #0x60000000            	// #1610612736
  40aa58:	cmp	w0, w1
  40aa5c:	b.ne	40c03c <ferror@plt+0xa2fc>  // b.any
  40aa60:	adrp	x0, 458000 <warn@@Base+0x8640>
  40aa64:	add	x0, x0, #0xe20
  40aa68:	add	x1, x21, #0x850
  40aa6c:	ldr	x2, [x0]
  40aa70:	str	x2, [x21, #2128]
  40aa74:	ldur	w0, [x0, #7]
  40aa78:	stur	w0, [x1, #7]
  40aa7c:	b	4092f0 <ferror@plt+0x75b0>
  40aa80:	cmp	w0, #0x6
  40aa84:	b.ne	4092f0 <ferror@plt+0x75b0>  // b.any
  40aa88:	add	x24, x21, #0x850
  40aa8c:	mov	x0, x24
  40aa90:	bl	401900 <strlen@plt>
  40aa94:	adrp	x1, 459000 <warn@@Base+0x9640>
  40aa98:	add	x1, x1, #0x2e8
  40aa9c:	add	x24, x24, x0
  40aaa0:	ldrb	w0, [x1, #16]
  40aaa4:	ldp	x2, x3, [x1]
  40aaa8:	stp	x2, x3, [x24]
  40aaac:	strb	w0, [x24, #16]
  40aab0:	b	4092f0 <ferror@plt+0x75b0>
  40aab4:	cbnz	w1, 40c168 <ferror@plt+0xa428>
  40aab8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40aabc:	add	x0, x0, #0xb38
  40aac0:	add	x1, x21, #0x850
  40aac4:	ldr	x2, [x0]
  40aac8:	str	x2, [x21, #2128]
  40aacc:	ldur	x0, [x0, #6]
  40aad0:	stur	x0, [x1, #6]
  40aad4:	b	4094a8 <ferror@plt+0x7768>
  40aad8:	mov	w2, #0x8000000             	// #134217728
  40aadc:	cmp	w1, w2
  40aae0:	b.eq	40c110 <ferror@plt+0xa3d0>  // b.none
  40aae4:	mov	w2, #0x10000000            	// #268435456
  40aae8:	cmp	w1, w2
  40aaec:	b.ne	40c168 <ferror@plt+0xa428>  // b.any
  40aaf0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40aaf4:	add	x1, x1, #0xb88
  40aaf8:	ldr	x2, [x1]
  40aafc:	str	x2, [x21, #2128]
  40ab00:	ldrb	w1, [x1, #8]
  40ab04:	strb	w1, [x0, #8]
  40ab08:	b	4094a8 <ferror@plt+0x7768>
  40ab0c:	cbz	w1, 4092f0 <ferror@plt+0x75b0>
  40ab10:	mov	w0, #0x1000000             	// #16777216
  40ab14:	cmp	w1, w0
  40ab18:	b.ne	40be74 <ferror@plt+0xa134>  // b.any
  40ab1c:	mov	x0, #0x202c                	// #8236
  40ab20:	movk	x0, #0x7266, lsl #16
  40ab24:	movk	x0, #0x3035, lsl #32
  40ab28:	movk	x0, #0x30, lsl #48
  40ab2c:	str	x0, [x21, #2128]
  40ab30:	b	4092f0 <ferror@plt+0x75b0>
  40ab34:	cmp	w1, #0xc
  40ab38:	b.eq	40bef4 <ferror@plt+0xa1b4>  // b.none
  40ab3c:	cmp	w1, #0xd
  40ab40:	b.ne	40ac44 <ferror@plt+0x8f04>  // b.any
  40ab44:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ab48:	add	x1, x1, #0x700
  40ab4c:	ldr	x2, [x1]
  40ab50:	str	x2, [x0]
  40ab54:	ldrh	w1, [x1, #8]
  40ab58:	strh	w1, [x0, #8]
  40ab5c:	b	409f44 <ferror@plt+0x8204>
  40ab60:	cmp	w1, #0x2b
  40ab64:	b.eq	40bd9c <ferror@plt+0xa05c>  // b.none
  40ab68:	b.ls	40ac18 <ferror@plt+0x8ed8>  // b.plast
  40ab6c:	cmp	w1, #0x2d
  40ab70:	b.eq	40bedc <ferror@plt+0xa19c>  // b.none
  40ab74:	cmp	w1, #0x6e
  40ab78:	b.ne	40abf4 <ferror@plt+0x8eb4>  // b.any
  40ab7c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ab80:	add	x1, x1, #0x6e0
  40ab84:	ldr	x2, [x1]
  40ab88:	str	x2, [x0]
  40ab8c:	ldur	x1, [x1, #5]
  40ab90:	stur	x1, [x0, #5]
  40ab94:	b	409f44 <ferror@plt+0x8204>
  40ab98:	mov	w0, #0x7000000             	// #117440512
  40ab9c:	cmp	w1, w0
  40aba0:	b.eq	40bec4 <ferror@plt+0xa184>  // b.none
  40aba4:	b.ls	40ac94 <ferror@plt+0x8f54>  // b.plast
  40aba8:	mov	w0, #0x8000000             	// #134217728
  40abac:	cmp	w1, w0
  40abb0:	b.ne	40be74 <ferror@plt+0xa134>  // b.any
  40abb4:	mov	x0, #0x202c                	// #8236
  40abb8:	movk	x0, #0x7266, lsl #16
  40abbc:	movk	x0, #0x3534, lsl #32
  40abc0:	movk	x0, #0x30, lsl #48
  40abc4:	str	x0, [x21, #2128]
  40abc8:	b	4092f0 <ferror@plt+0x75b0>
  40abcc:	cmp	w25, #0x400
  40abd0:	b.ne	40bc20 <ferror@plt+0x9ee0>  // b.any
  40abd4:	adrp	x2, 458000 <warn@@Base+0x8640>
  40abd8:	add	x2, x2, #0x788
  40abdc:	ldr	x3, [x2]
  40abe0:	str	x3, [x24, x1]
  40abe4:	ldrb	w1, [x2, #8]
  40abe8:	strb	w1, [x0, #8]
  40abec:	ldp	x25, x26, [sp, #64]
  40abf0:	b	4092f0 <ferror@plt+0x75b0>
  40abf4:	cmp	w1, #0x2c
  40abf8:	b.ne	40bdb8 <ferror@plt+0xa078>  // b.any
  40abfc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ac00:	add	x1, x1, #0x7a0
  40ac04:	ldr	x2, [x1]
  40ac08:	str	x2, [x0]
  40ac0c:	ldrh	w1, [x1, #8]
  40ac10:	strh	w1, [x0, #8]
  40ac14:	b	409f44 <ferror@plt+0x8204>
  40ac18:	cmp	w1, #0x29
  40ac1c:	b.eq	40c060 <ferror@plt+0xa320>  // b.none
  40ac20:	cmp	w1, #0x2a
  40ac24:	b.ne	40acc4 <ferror@plt+0x8f84>  // b.any
  40ac28:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ac2c:	add	x1, x1, #0x780
  40ac30:	ldr	x2, [x1]
  40ac34:	str	x2, [x0]
  40ac38:	ldrh	w1, [x1, #8]
  40ac3c:	strh	w1, [x0, #8]
  40ac40:	b	409f44 <ferror@plt+0x8204>
  40ac44:	cmp	w1, #0xb
  40ac48:	b.ne	40bdb8 <ferror@plt+0xa078>  // b.any
  40ac4c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ac50:	add	x1, x1, #0x6d0
  40ac54:	ldr	x2, [x1]
  40ac58:	str	x2, [x0]
  40ac5c:	ldrh	w1, [x1, #8]
  40ac60:	strh	w1, [x0, #8]
  40ac64:	b	409f44 <ferror@plt+0x8204>
  40ac68:	cmp	w0, #0x5
  40ac6c:	b.eq	40bc68 <ferror@plt+0x9f28>  // b.none
  40ac70:	cmp	w0, #0x6
  40ac74:	b.ne	40bbdc <ferror@plt+0x9e9c>  // b.any
  40ac78:	adrp	x0, 458000 <warn@@Base+0x8640>
  40ac7c:	add	x0, x0, #0x6e0
  40ac80:	ldr	x1, [x0]
  40ac84:	str	x1, [x21, #2128]
  40ac88:	ldrb	w0, [x0, #8]
  40ac8c:	strb	w0, [x21, #2136]
  40ac90:	b	409f90 <ferror@plt+0x8250>
  40ac94:	mov	w0, #0x5000000             	// #83886080
  40ac98:	cmp	w1, w0
  40ac9c:	b.eq	40c07c <ferror@plt+0xa33c>  // b.none
  40aca0:	mov	w0, #0x6000000             	// #100663296
  40aca4:	cmp	w1, w0
  40aca8:	b.ne	40be74 <ferror@plt+0xa134>  // b.any
  40acac:	mov	x0, #0x202c                	// #8236
  40acb0:	movk	x0, #0x7266, lsl #16
  40acb4:	movk	x0, #0x3535, lsl #32
  40acb8:	movk	x0, #0x30, lsl #48
  40acbc:	str	x0, [x21, #2128]
  40acc0:	b	4092f0 <ferror@plt+0x75b0>
  40acc4:	cmp	w1, #0x21
  40acc8:	b.ne	40bdb8 <ferror@plt+0xa078>  // b.any
  40accc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40acd0:	add	x1, x1, #0x760
  40acd4:	ldr	x2, [x1]
  40acd8:	str	x2, [x0]
  40acdc:	ldrh	w1, [x1, #8]
  40ace0:	strh	w1, [x0, #8]
  40ace4:	b	409f44 <ferror@plt+0x8204>
  40ace8:	cmp	w1, #0xf
  40acec:	b.ne	40bdb8 <ferror@plt+0xa078>  // b.any
  40acf0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40acf4:	add	x1, x1, #0x720
  40acf8:	ldr	x2, [x1]
  40acfc:	str	x2, [x0]
  40ad00:	ldrh	w1, [x1, #8]
  40ad04:	strh	w1, [x0, #8]
  40ad08:	b	409f44 <ferror@plt+0x8204>
  40ad0c:	cmp	w0, #0x880, lsl #12
  40ad10:	b.eq	40c618 <ferror@plt+0xa8d8>  // b.none
  40ad14:	cmp	w0, #0x8a0, lsl #12
  40ad18:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  40ad1c:	add	x24, x21, #0x850
  40ad20:	mov	x0, x24
  40ad24:	bl	401900 <strlen@plt>
  40ad28:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ad2c:	add	x1, x1, #0xf50
  40ad30:	add	x2, x24, x0
  40ad34:	ldr	w3, [x1]
  40ad38:	str	w3, [x24, x0]
  40ad3c:	ldrh	w0, [x1, #4]
  40ad40:	strh	w0, [x2, #4]
  40ad44:	b	409b78 <ferror@plt+0x7e38>
  40ad48:	cmp	w0, #0x820, lsl #12
  40ad4c:	b.eq	40c660 <ferror@plt+0xa920>  // b.none
  40ad50:	b.ls	40add0 <ferror@plt+0x9090>  // b.plast
  40ad54:	cmp	w0, #0x830, lsl #12
  40ad58:	b.eq	40c648 <ferror@plt+0xa908>  // b.none
  40ad5c:	cmp	w0, #0x850, lsl #12
  40ad60:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  40ad64:	add	x24, x21, #0x850
  40ad68:	mov	x0, x24
  40ad6c:	bl	401900 <strlen@plt>
  40ad70:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ad74:	add	x1, x1, #0xf30
  40ad78:	add	x2, x24, x0
  40ad7c:	ldr	w3, [x1]
  40ad80:	str	w3, [x24, x0]
  40ad84:	ldur	w0, [x1, #3]
  40ad88:	stur	w0, [x2, #3]
  40ad8c:	b	409b78 <ferror@plt+0x7e38>
  40ad90:	cmp	w0, #0xa00, lsl #12
  40ad94:	b.eq	40c6d4 <ferror@plt+0xa994>  // b.none
  40ad98:	b.hi	40ae1c <ferror@plt+0x90dc>  // b.pmore
  40ad9c:	cmp	w0, #0x930, lsl #12
  40ada0:	b.eq	40c6a8 <ferror@plt+0xa968>  // b.none
  40ada4:	b.ls	40adf4 <ferror@plt+0x90b4>  // b.plast
  40ada8:	cmp	w0, #0x980, lsl #12
  40adac:	b.eq	40c678 <ferror@plt+0xa938>  // b.none
  40adb0:	cmp	w0, #0x990, lsl #12
  40adb4:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  40adb8:	add	x24, x21, #0x850
  40adbc:	mov	x0, x24
  40adc0:	bl	401900 <strlen@plt>
  40adc4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40adc8:	add	x1, x1, #0xf58
  40adcc:	b	40ad78 <ferror@plt+0x9038>
  40add0:	cbz	w0, 409b78 <ferror@plt+0x7e38>
  40add4:	cmp	w0, #0x810, lsl #12
  40add8:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  40addc:	add	x24, x21, #0x850
  40ade0:	mov	x0, x24
  40ade4:	bl	401900 <strlen@plt>
  40ade8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40adec:	add	x1, x1, #0xf08
  40adf0:	b	40ad78 <ferror@plt+0x9038>
  40adf4:	cmp	w0, #0x910, lsl #12
  40adf8:	b.eq	40c700 <ferror@plt+0xa9c0>  // b.none
  40adfc:	cmp	w0, #0x920, lsl #12
  40ae00:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  40ae04:	add	x24, x21, #0x850
  40ae08:	mov	x0, x24
  40ae0c:	bl	401900 <strlen@plt>
  40ae10:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ae14:	add	x1, x1, #0xf48
  40ae18:	b	40ad78 <ferror@plt+0x9038>
  40ae1c:	cmp	w0, #0xa30, lsl #12
  40ae20:	b.eq	40c9dc <ferror@plt+0xac9c>  // b.none
  40ae24:	b.ls	40b134 <ferror@plt+0x93f4>  // b.plast
  40ae28:	cmp	w0, #0xa40, lsl #12
  40ae2c:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  40ae30:	add	x24, x21, #0x850
  40ae34:	mov	x0, x24
  40ae38:	bl	401900 <strlen@plt>
  40ae3c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ae40:	add	x1, x1, #0xf90
  40ae44:	add	x2, x24, x0
  40ae48:	ldr	x3, [x1]
  40ae4c:	str	x3, [x24, x0]
  40ae50:	ldrb	w0, [x1, #8]
  40ae54:	strb	w0, [x2, #8]
  40ae58:	b	409b78 <ferror@plt+0x7e38>
  40ae5c:	mov	w0, #0x4000000             	// #67108864
  40ae60:	cmp	w25, w0
  40ae64:	b.eq	40c4b4 <ferror@plt+0xa774>  // b.none
  40ae68:	mov	w0, #0x5000000             	// #83886080
  40ae6c:	cmp	w25, w0
  40ae70:	b.ne	40c490 <ferror@plt+0xa750>  // b.any
  40ae74:	adrp	x0, 458000 <warn@@Base+0x8640>
  40ae78:	add	x0, x0, #0x8d0
  40ae7c:	ldp	x2, x3, [x0]
  40ae80:	stp	x2, x3, [x1]
  40ae84:	cbz	w24, 40c5d0 <ferror@plt+0xa890>
  40ae88:	adrp	x26, 458000 <warn@@Base+0x8640>
  40ae8c:	add	x1, x26, #0x8e0
  40ae90:	add	x26, x21, #0x850
  40ae94:	stp	x27, x28, [sp, #80]
  40ae98:	adrp	x28, 458000 <warn@@Base+0x8640>
  40ae9c:	adrp	x27, 458000 <warn@@Base+0x8640>
  40aea0:	add	x28, x28, #0x8c8
  40aea4:	add	x27, x27, #0x8c0
  40aea8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40aeac:	mov	w25, #0x0                   	// #0
  40aeb0:	add	x0, x0, #0x8f8
  40aeb4:	stp	x1, x0, [sp, #104]
  40aeb8:	neg	w0, w24
  40aebc:	and	w0, w0, w24
  40aec0:	bic	w24, w24, w0
  40aec4:	cmp	w0, #0x400, lsl #12
  40aec8:	b.eq	40ba14 <ferror@plt+0x9cd4>  // b.none
  40aecc:	b.hi	40af08 <ferror@plt+0x91c8>  // b.pmore
  40aed0:	cmp	w0, #0x200
  40aed4:	b.eq	40bae0 <ferror@plt+0x9da0>  // b.none
  40aed8:	cmp	w0, #0x400
  40aedc:	b.ne	40b57c <ferror@plt+0x983c>  // b.any
  40aee0:	mov	x0, x26
  40aee4:	bl	401900 <strlen@plt>
  40aee8:	ldr	x1, [sp, #112]
  40aeec:	add	x0, x26, x0
  40aef0:	ldrb	w2, [x1, #16]
  40aef4:	ldp	x4, x5, [x1]
  40aef8:	stp	x4, x5, [x0]
  40aefc:	strb	w2, [x0, #16]
  40af00:	cbnz	w24, 40aeb8 <ferror@plt+0x9178>
  40af04:	b	409848 <ferror@plt+0x7b08>
  40af08:	cmp	w0, #0x800, lsl #12
  40af0c:	b.ne	40b57c <ferror@plt+0x983c>  // b.any
  40af10:	mov	x0, x26
  40af14:	bl	401900 <strlen@plt>
  40af18:	add	x2, x26, x0
  40af1c:	ldr	w4, [x27]
  40af20:	ldrh	w3, [x27, #4]
  40af24:	str	w4, [x26, x0]
  40af28:	strh	w3, [x2, #4]
  40af2c:	cbnz	w24, 40aeb8 <ferror@plt+0x9178>
  40af30:	b	409848 <ferror@plt+0x7b08>
  40af34:	cmp	w0, #0x30, lsl #12
  40af38:	b.eq	40bd40 <ferror@plt+0xa000>  // b.none
  40af3c:	cmp	w0, #0x60, lsl #12
  40af40:	b.ne	40bb84 <ferror@plt+0x9e44>  // b.any
  40af44:	add	x24, x21, #0x850
  40af48:	mov	x0, x24
  40af4c:	bl	401900 <strlen@plt>
  40af50:	adrp	x1, 458000 <warn@@Base+0x8640>
  40af54:	add	x1, x1, #0xc00
  40af58:	add	x24, x24, x0
  40af5c:	ldur	w0, [x1, #15]
  40af60:	ldp	x2, x3, [x1]
  40af64:	stp	x2, x3, [x24]
  40af68:	stur	w0, [x24, #15]
  40af6c:	b	4094ec <ferror@plt+0x77ac>
  40af70:	cbnz	w25, 40c490 <ferror@plt+0xa750>
  40af74:	adrp	x0, 458000 <warn@@Base+0x8640>
  40af78:	add	x0, x0, #0x910
  40af7c:	ldr	x2, [x0]
  40af80:	str	x2, [x1]
  40af84:	ldur	w0, [x0, #7]
  40af88:	stur	w0, [x1, #7]
  40af8c:	cbz	w24, 40c5f8 <ferror@plt+0xa8b8>
  40af90:	stp	x27, x28, [sp, #80]
  40af94:	adrp	x27, 458000 <warn@@Base+0x8640>
  40af98:	add	x0, x27, #0x9b0
  40af9c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40afa0:	add	x1, x1, #0x9b8
  40afa4:	stp	x0, x1, [sp, #104]
  40afa8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40afac:	add	x0, x0, #0x990
  40afb0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40afb4:	add	x1, x1, #0x9a0
  40afb8:	stp	x0, x1, [sp, #120]
  40afbc:	adrp	x0, 458000 <warn@@Base+0x8640>
  40afc0:	add	x0, x0, #0x948
  40afc4:	adrp	x28, 458000 <warn@@Base+0x8640>
  40afc8:	adrp	x26, 458000 <warn@@Base+0x8640>
  40afcc:	add	x28, x28, #0x980
  40afd0:	add	x26, x26, #0x960
  40afd4:	add	x27, x21, #0x850
  40afd8:	str	x0, [sp, #136]
  40afdc:	adrp	x0, 458000 <warn@@Base+0x8640>
  40afe0:	add	x0, x0, #0x7d8
  40afe4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40afe8:	mov	w25, #0x0                   	// #0
  40afec:	add	x1, x1, #0x920
  40aff0:	str	x0, [sp, #144]
  40aff4:	adrp	x0, 458000 <warn@@Base+0x8640>
  40aff8:	add	x0, x0, #0x938
  40affc:	str	x1, [sp, #152]
  40b000:	str	x0, [sp, #160]
  40b004:	neg	w0, w24
  40b008:	and	w0, w0, w24
  40b00c:	bic	w24, w24, w0
  40b010:	cmp	w0, #0x80
  40b014:	b.eq	40c37c <ferror@plt+0xa63c>  // b.none
  40b018:	b.hi	40b09c <ferror@plt+0x935c>  // b.pmore
  40b01c:	cmp	w0, #0x10
  40b020:	b.eq	40c2e4 <ferror@plt+0xa5a4>  // b.none
  40b024:	b.ls	40b064 <ferror@plt+0x9324>  // b.plast
  40b028:	cmp	w0, #0x20
  40b02c:	b.eq	40c2bc <ferror@plt+0xa57c>  // b.none
  40b030:	cmp	w0, #0x40
  40b034:	b.ne	40baf0 <ferror@plt+0x9db0>  // b.any
  40b038:	mov	x0, x27
  40b03c:	bl	401900 <strlen@plt>
  40b040:	add	x0, x27, x0
  40b044:	ldr	w2, [x26, #24]
  40b048:	ldp	x4, x5, [x26]
  40b04c:	ldr	x3, [x26, #16]
  40b050:	stp	x4, x5, [x0]
  40b054:	str	x3, [x0, #16]
  40b058:	str	w2, [x0, #24]
  40b05c:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40b060:	b	409848 <ferror@plt+0x7b08>
  40b064:	cmp	w0, #0x4
  40b068:	b.eq	40c30c <ferror@plt+0xa5cc>  // b.none
  40b06c:	cmp	w0, #0x8
  40b070:	b.ne	40baf0 <ferror@plt+0x9db0>  // b.any
  40b074:	mov	x0, x27
  40b078:	bl	401900 <strlen@plt>
  40b07c:	ldr	x1, [sp, #160]
  40b080:	add	x2, x27, x0
  40b084:	ldr	x3, [x1]
  40b088:	str	x3, [x27, x0]
  40b08c:	ldur	x0, [x1, #7]
  40b090:	stur	x0, [x2, #7]
  40b094:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40b098:	b	409848 <ferror@plt+0x7b08>
  40b09c:	cmp	w0, #0x400
  40b0a0:	b.eq	40bddc <ferror@plt+0xa09c>  // b.none
  40b0a4:	b.ls	40b0d8 <ferror@plt+0x9398>  // b.plast
  40b0a8:	cmp	w0, #0x800
  40b0ac:	b.ne	40baf0 <ferror@plt+0x9db0>  // b.any
  40b0b0:	mov	x0, x27
  40b0b4:	bl	401900 <strlen@plt>
  40b0b8:	ldr	x1, [sp, #112]
  40b0bc:	add	x2, x27, x0
  40b0c0:	ldr	x3, [x1]
  40b0c4:	str	x3, [x27, x0]
  40b0c8:	ldur	x0, [x1, #6]
  40b0cc:	stur	x0, [x2, #6]
  40b0d0:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40b0d4:	b	409848 <ferror@plt+0x7b08>
  40b0d8:	cmp	w0, #0x100
  40b0dc:	b.eq	40bf98 <ferror@plt+0xa258>  // b.none
  40b0e0:	cmp	w0, #0x200
  40b0e4:	b.ne	40baf0 <ferror@plt+0x9db0>  // b.any
  40b0e8:	mov	x0, x27
  40b0ec:	bl	401900 <strlen@plt>
  40b0f0:	ldr	x1, [sp, #128]
  40b0f4:	add	x2, x27, x0
  40b0f8:	ldr	x3, [x1]
  40b0fc:	str	x3, [x27, x0]
  40b100:	ldur	x0, [x1, #6]
  40b104:	stur	x0, [x2, #6]
  40b108:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40b10c:	b	409848 <ferror@plt+0x7b08>
  40b110:	cmp	w0, #0x1
  40b114:	b.ne	40bf54 <ferror@plt+0xa214>  // b.any
  40b118:	adrp	x0, 459000 <warn@@Base+0x9640>
  40b11c:	add	x0, x0, #0x7e8
  40b120:	ldr	w1, [x0]
  40b124:	ldrh	w0, [x0, #4]
  40b128:	str	w1, [x21, #2128]
  40b12c:	strh	w0, [x21, #2132]
  40b130:	b	4092f0 <ferror@plt+0x75b0>
  40b134:	cmp	w0, #0xa10, lsl #12
  40b138:	b.eq	40c9f4 <ferror@plt+0xacb4>  // b.none
  40b13c:	cmp	w0, #0xa20, lsl #12
  40b140:	b.ne	40c958 <ferror@plt+0xac18>  // b.any
  40b144:	add	x24, x21, #0x850
  40b148:	mov	x0, x24
  40b14c:	bl	401900 <strlen@plt>
  40b150:	mov	x1, #0x202c                	// #8236
  40b154:	movk	x1, #0x7367, lsl #16
  40b158:	movk	x1, #0x3634, lsl #32
  40b15c:	movk	x1, #0x34, lsl #48
  40b160:	str	x1, [x24, x0]
  40b164:	b	409b78 <ferror@plt+0x7e38>
  40b168:	cmp	w0, #0x5
  40b16c:	b.eq	40be8c <ferror@plt+0xa14c>  // b.none
  40b170:	cmp	w0, #0x84
  40b174:	b.ne	40bf54 <ferror@plt+0xa214>  // b.any
  40b178:	adrp	x0, 459000 <warn@@Base+0x9640>
  40b17c:	add	x0, x0, #0x808
  40b180:	ldr	x1, [x0]
  40b184:	str	x1, [x21, #2128]
  40b188:	ldr	w0, [x0, #8]
  40b18c:	str	w0, [x21, #2136]
  40b190:	b	4092f0 <ferror@plt+0x75b0>
  40b194:	ldp	x25, x26, [sp, #64]
  40b198:	ldp	x27, x28, [sp, #80]
  40b19c:	b	4092f0 <ferror@plt+0x75b0>
  40b1a0:	mov	w2, #0x40000000            	// #1073741824
  40b1a4:	cmp	w25, w2
  40b1a8:	b.ne	4092dc <ferror@plt+0x759c>  // b.any
  40b1ac:	adrp	x3, 475000 <warn@@Base+0x25640>
  40b1b0:	add	x3, x3, #0xa70
  40b1b4:	lsr	w25, w25, #28
  40b1b8:	add	x3, x3, #0x430
  40b1bc:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b1c0:	add	x2, x2, #0xd8
  40b1c4:	ldr	x3, [x3, x25, lsl #3]
  40b1c8:	bl	4019e0 <snprintf@plt>
  40b1cc:	add	w24, w0, w26
  40b1d0:	and	w0, w22, #0x100
  40b1d4:	cbz	w0, 40b200 <ferror@plt+0x94c0>
  40b1d8:	add	x0, x21, #0x850
  40b1dc:	mov	x1, #0x400                 	// #1024
  40b1e0:	tst	x22, #0xe
  40b1e4:	add	x0, x0, w24, uxtw
  40b1e8:	sub	x1, x1, w24, uxtw
  40b1ec:	b.ne	40be04 <ferror@plt+0xa0c4>  // b.any
  40b1f0:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b1f4:	add	w24, w24, #0x6
  40b1f8:	add	x2, x2, #0x190
  40b1fc:	bl	4019e0 <snprintf@plt>
  40b200:	tbnz	w22, #20, 40b428 <ferror@plt+0x96e8>
  40b204:	tbnz	w22, #13, 40b404 <ferror@plt+0x96c4>
  40b208:	tbz	w22, #14, 40b234 <ferror@plt+0x94f4>
  40b20c:	add	x0, x21, #0x850
  40b210:	mov	x1, #0x400                 	// #1024
  40b214:	add	x0, x0, w24, uxtw
  40b218:	sub	x1, x1, w24, uxtw
  40b21c:	tst	x22, #0xe
  40b220:	add	w24, w24, #0x5
  40b224:	b.ne	40c404 <ferror@plt+0xa6c4>  // b.any
  40b228:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b22c:	add	x2, x2, #0x148
  40b230:	bl	4019e0 <snprintf@plt>
  40b234:	tbnz	w22, #9, 40b3e0 <ferror@plt+0x96a0>
  40b238:	tbnz	w22, #10, 40c3e0 <ferror@plt+0xa6a0>
  40b23c:	and	w26, w22, #0x80000
  40b240:	and	w25, w22, #0x1000000
  40b244:	tbnz	w22, #11, 40b334 <ferror@plt+0x95f4>
  40b248:	cbnz	w26, 40b358 <ferror@plt+0x9618>
  40b24c:	cbnz	w25, 40b37c <ferror@plt+0x963c>
  40b250:	tbnz	w22, #12, 40b30c <ferror@plt+0x95cc>
  40b254:	tbnz	w22, #15, 40b2e4 <ferror@plt+0x95a4>
  40b258:	tbnz	w22, #16, 40b2c0 <ferror@plt+0x9580>
  40b25c:	tbz	w22, #17, 40b288 <ferror@plt+0x9548>
  40b260:	add	x0, x21, #0x850
  40b264:	mov	x1, #0x400                 	// #1024
  40b268:	tst	x22, #0xe
  40b26c:	add	x0, x0, w24, uxtw
  40b270:	sub	x1, x1, w24, uxtw
  40b274:	b.ne	40c3c8 <ferror@plt+0xa688>  // b.any
  40b278:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b27c:	add	w24, w24, #0x7
  40b280:	add	x2, x2, #0x260
  40b284:	bl	4019e0 <snprintf@plt>
  40b288:	tbnz	w22, #18, 40b29c <ferror@plt+0x955c>
  40b28c:	tbnz	w22, #21, 40c3a0 <ferror@plt+0xa660>
  40b290:	ldp	x25, x26, [sp, #64]
  40b294:	ldp	x27, x28, [sp, #80]
  40b298:	b	4092f0 <ferror@plt+0x75b0>
  40b29c:	add	x0, x21, #0x850
  40b2a0:	mov	x1, #0x400                 	// #1024
  40b2a4:	sub	x1, x1, w24, uxtw
  40b2a8:	add	x0, x0, w24, uxtw
  40b2ac:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b2b0:	add	w24, w24, #0x7
  40b2b4:	add	x2, x2, #0x278
  40b2b8:	bl	4019e0 <snprintf@plt>
  40b2bc:	b	40b28c <ferror@plt+0x954c>
  40b2c0:	add	x0, x21, #0x850
  40b2c4:	mov	x1, #0x400                 	// #1024
  40b2c8:	sub	x1, x1, w24, uxtw
  40b2cc:	add	x0, x0, w24, uxtw
  40b2d0:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b2d4:	add	w24, w24, #0x7
  40b2d8:	add	x2, x2, #0x258
  40b2dc:	bl	4019e0 <snprintf@plt>
  40b2e0:	b	40b25c <ferror@plt+0x951c>
  40b2e4:	add	x0, x21, #0x850
  40b2e8:	mov	x1, #0x400                 	// #1024
  40b2ec:	sub	x1, x1, w24, uxtw
  40b2f0:	add	x0, x0, w24, uxtw
  40b2f4:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b2f8:	add	w24, w24, #0x5
  40b2fc:	add	x2, x2, #0x250
  40b300:	bl	4019e0 <snprintf@plt>
  40b304:	tbz	w22, #16, 40b25c <ferror@plt+0x951c>
  40b308:	b	40b2c0 <ferror@plt+0x9580>
  40b30c:	add	x0, x21, #0x850
  40b310:	mov	x1, #0x400                 	// #1024
  40b314:	sub	x1, x1, w24, uxtw
  40b318:	add	x0, x0, w24, uxtw
  40b31c:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b320:	add	w24, w24, #0x7
  40b324:	add	x2, x2, #0x248
  40b328:	bl	4019e0 <snprintf@plt>
  40b32c:	tbz	w22, #15, 40b258 <ferror@plt+0x9518>
  40b330:	b	40b2e4 <ferror@plt+0x95a4>
  40b334:	add	x0, x21, #0x850
  40b338:	mov	x1, #0x400                 	// #1024
  40b33c:	sub	x1, x1, w24, uxtw
  40b340:	add	x0, x0, w24, uxtw
  40b344:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b348:	add	w24, w24, #0x8
  40b34c:	add	x2, x2, #0x1d8
  40b350:	bl	4019e0 <snprintf@plt>
  40b354:	cbz	w26, 40b378 <ferror@plt+0x9638>
  40b358:	add	x0, x21, #0x850
  40b35c:	mov	x1, #0x400                 	// #1024
  40b360:	sub	x1, x1, w24, uxtw
  40b364:	add	x0, x0, w24, uxtw
  40b368:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b36c:	add	w24, w24, #0x8
  40b370:	add	x2, x2, #0x1e8
  40b374:	bl	4019e0 <snprintf@plt>
  40b378:	cbz	w25, 40b39c <ferror@plt+0x965c>
  40b37c:	add	x0, x21, #0x850
  40b380:	mov	x1, #0x400                 	// #1024
  40b384:	sub	x1, x1, w24, uxtw
  40b388:	add	x0, x0, w24, uxtw
  40b38c:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b390:	add	w24, w24, #0x9
  40b394:	add	x2, x2, #0x1f8
  40b398:	bl	4019e0 <snprintf@plt>
  40b39c:	ubfx	w2, w22, #22, #2
  40b3a0:	add	x0, x21, #0x850
  40b3a4:	mov	x1, #0x400                 	// #1024
  40b3a8:	cmp	w2, #0x2
  40b3ac:	add	x0, x0, w24, uxtw
  40b3b0:	sub	x1, x1, w24, uxtw
  40b3b4:	b.eq	40c448 <ferror@plt+0xa708>  // b.none
  40b3b8:	cmp	w2, #0x3
  40b3bc:	b.eq	40c430 <ferror@plt+0xa6f0>  // b.none
  40b3c0:	cmp	w2, #0x1
  40b3c4:	b.eq	40c418 <ferror@plt+0xa6d8>  // b.none
  40b3c8:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b3cc:	add	w24, w24, #0xd
  40b3d0:	add	x2, x2, #0x208
  40b3d4:	bl	4019e0 <snprintf@plt>
  40b3d8:	tbz	w22, #12, 40b254 <ferror@plt+0x9514>
  40b3dc:	b	40b30c <ferror@plt+0x95cc>
  40b3e0:	add	x0, x21, #0x850
  40b3e4:	mov	x1, #0x400                 	// #1024
  40b3e8:	sub	x1, x1, w24, uxtw
  40b3ec:	add	x0, x0, w24, uxtw
  40b3f0:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b3f4:	add	w24, w24, #0x7
  40b3f8:	add	x2, x2, #0x1c8
  40b3fc:	bl	4019e0 <snprintf@plt>
  40b400:	b	40b238 <ferror@plt+0x94f8>
  40b404:	add	x0, x21, #0x850
  40b408:	mov	x1, #0x400                 	// #1024
  40b40c:	sub	x1, x1, w24, uxtw
  40b410:	add	x0, x0, w24, uxtw
  40b414:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b418:	add	w24, w24, #0x8
  40b41c:	add	x2, x2, #0x1b0
  40b420:	bl	4019e0 <snprintf@plt>
  40b424:	b	40b208 <ferror@plt+0x94c8>
  40b428:	add	x0, x21, #0x850
  40b42c:	mov	x1, #0x400                 	// #1024
  40b430:	sub	x1, x1, w24, uxtw
  40b434:	add	x0, x0, w24, uxtw
  40b438:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b43c:	add	w24, w24, #0x8
  40b440:	add	x2, x2, #0x1a0
  40b444:	bl	4019e0 <snprintf@plt>
  40b448:	tbz	w22, #13, 40b208 <ferror@plt+0x94c8>
  40b44c:	b	40b404 <ferror@plt+0x96c4>
  40b450:	mov	x0, x24
  40b454:	bl	401900 <strlen@plt>
  40b458:	ldr	x1, [sp, #136]
  40b45c:	b	40a8d4 <ferror@plt+0x8b94>
  40b460:	mov	x0, x24
  40b464:	bl	401900 <strlen@plt>
  40b468:	ldr	x1, [sp, #112]
  40b46c:	b	40a8d4 <ferror@plt+0x8b94>
  40b470:	mov	x0, x24
  40b474:	bl	401900 <strlen@plt>
  40b478:	add	x3, x24, x0
  40b47c:	ldr	w4, [x28, #8]
  40b480:	ldr	x5, [x28]
  40b484:	str	x5, [x24, x0]
  40b488:	str	w4, [x3, #8]
  40b48c:	b	409978 <ferror@plt+0x7c38>
  40b490:	mov	x0, x24
  40b494:	bl	401900 <strlen@plt>
  40b498:	ldr	x1, [sp, #152]
  40b49c:	add	x0, x24, x0
  40b4a0:	ldp	x4, x5, [x1]
  40b4a4:	stp	x4, x5, [x0]
  40b4a8:	ldur	x3, [x1, #15]
  40b4ac:	stur	x3, [x0, #15]
  40b4b0:	b	409978 <ferror@plt+0x7c38>
  40b4b4:	mov	x0, x24
  40b4b8:	bl	401900 <strlen@plt>
  40b4bc:	ldr	x1, [sp, #128]
  40b4c0:	add	x3, x24, x0
  40b4c4:	ldr	x4, [x1]
  40b4c8:	str	x4, [x24, x0]
  40b4cc:	ldur	x0, [x1, #5]
  40b4d0:	stur	x0, [x3, #5]
  40b4d4:	b	409978 <ferror@plt+0x7c38>
  40b4d8:	mov	x0, x24
  40b4dc:	bl	401900 <strlen@plt>
  40b4e0:	add	x3, x24, x0
  40b4e4:	ldrh	w4, [x27, #8]
  40b4e8:	ldr	x5, [x27]
  40b4ec:	str	x5, [x24, x0]
  40b4f0:	strh	w4, [x3, #8]
  40b4f4:	b	409978 <ferror@plt+0x7c38>
  40b4f8:	mov	x0, x24
  40b4fc:	bl	401900 <strlen@plt>
  40b500:	add	x3, x24, x0
  40b504:	ldur	w4, [x26, #7]
  40b508:	ldr	x5, [x26]
  40b50c:	str	x5, [x24, x0]
  40b510:	stur	w4, [x3, #7]
  40b514:	b	409978 <ferror@plt+0x7c38>
  40b518:	adrp	x1, 474000 <warn@@Base+0x24640>
  40b51c:	add	x1, x1, #0xe1c
  40b520:	ldrh	w0, [x1, w0, uxtw #1]
  40b524:	adr	x1, 40b530 <ferror@plt+0x97f0>
  40b528:	add	x0, x1, w0, sxth #2
  40b52c:	br	x0
  40b530:	adrp	x1, 474000 <warn@@Base+0x24640>
  40b534:	add	x1, x1, #0xe4c
  40b538:	ldrh	w0, [x1, w0, uxtw #1]
  40b53c:	adr	x1, 40b548 <ferror@plt+0x9808>
  40b540:	add	x0, x1, w0, sxth #2
  40b544:	br	x0
  40b548:	add	w26, w26, #0x23
  40b54c:	adrp	x2, 459000 <warn@@Base+0x9640>
  40b550:	add	x2, x2, #0xf8
  40b554:	bl	4019e0 <snprintf@plt>
  40b558:	b	4092a4 <ferror@plt+0x7564>
  40b55c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40b560:	add	x0, x0, #0x558
  40b564:	ldr	x1, [x0]
  40b568:	str	x1, [x21, #2128]
  40b56c:	ldrb	w0, [x0, #8]
  40b570:	strb	w0, [x21, #2136]
  40b574:	tbz	w22, #5, 409694 <ferror@plt+0x7954>
  40b578:	b	40a1a8 <ferror@plt+0x8468>
  40b57c:	mov	w25, #0x1                   	// #1
  40b580:	cbnz	w24, 40aeb8 <ferror@plt+0x9178>
  40b584:	b	409848 <ferror@plt+0x7b08>
  40b588:	cmp	w0, #0x30
  40b58c:	b.ne	40c014 <ferror@plt+0xa2d4>  // b.any
  40b590:	adrp	x24, 458000 <warn@@Base+0x8640>
  40b594:	add	x24, x24, #0x360
  40b598:	b	409cf8 <ferror@plt+0x7fb8>
  40b59c:	add	x24, x21, #0x850
  40b5a0:	mov	x0, x24
  40b5a4:	bl	401900 <strlen@plt>
  40b5a8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b5ac:	add	x1, x1, #0x5b8
  40b5b0:	add	x2, x24, x0
  40b5b4:	ldr	x3, [x1]
  40b5b8:	str	x3, [x24, x0]
  40b5bc:	ldur	w0, [x1, #7]
  40b5c0:	stur	w0, [x2, #7]
  40b5c4:	b	4096a0 <ferror@plt+0x7960>
  40b5c8:	add	x24, x21, #0x850
  40b5cc:	mov	x0, x24
  40b5d0:	bl	401900 <strlen@plt>
  40b5d4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b5d8:	add	x1, x1, #0xf00
  40b5dc:	add	x2, x24, x0
  40b5e0:	ldr	w3, [x1]
  40b5e4:	str	w3, [x24, x0]
  40b5e8:	ldur	w0, [x1, #3]
  40b5ec:	stur	w0, [x2, #3]
  40b5f0:	b	409b18 <ferror@plt+0x7dd8>
  40b5f4:	add	x24, x21, #0x850
  40b5f8:	mov	x0, x24
  40b5fc:	bl	401900 <strlen@plt>
  40b600:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b604:	add	x1, x1, #0x2b0
  40b608:	add	x2, x24, x0
  40b60c:	ldr	w3, [x1]
  40b610:	str	w3, [x24, x0]
  40b614:	ldrh	w0, [x1, #4]
  40b618:	strh	w0, [x2, #4]
  40b61c:	b	409d90 <ferror@plt+0x8050>
  40b620:	add	x24, x21, #0x850
  40b624:	mov	x0, x24
  40b628:	bl	401900 <strlen@plt>
  40b62c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b630:	add	x1, x1, #0xd40
  40b634:	add	x2, x24, x0
  40b638:	ldr	x3, [x1]
  40b63c:	str	x3, [x24, x0]
  40b640:	ldur	x0, [x1, #6]
  40b644:	stur	x0, [x2, #6]
  40b648:	b	4098c0 <ferror@plt+0x7b80>
  40b64c:	add	x24, x21, #0x850
  40b650:	mov	x0, x24
  40b654:	bl	401900 <strlen@plt>
  40b658:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b65c:	add	x1, x1, #0xd30
  40b660:	add	x2, x24, x0
  40b664:	ldr	x3, [x1]
  40b668:	str	x3, [x24, x0]
  40b66c:	ldur	x0, [x1, #6]
  40b670:	stur	x0, [x2, #6]
  40b674:	b	4098b8 <ferror@plt+0x7b78>
  40b678:	add	x24, x21, #0x850
  40b67c:	mov	x0, x24
  40b680:	bl	401900 <strlen@plt>
  40b684:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b688:	add	x1, x1, #0x58
  40b68c:	add	x2, x24, x0
  40b690:	ldr	x3, [x1]
  40b694:	str	x3, [x24, x0]
  40b698:	ldr	w0, [x1, #8]
  40b69c:	str	w0, [x2, #8]
  40b6a0:	b	409bc8 <ferror@plt+0x7e88>
  40b6a4:	mov	x0, x26
  40b6a8:	bl	401900 <strlen@plt>
  40b6ac:	add	x5, x26, x0
  40b6b0:	ldrb	w6, [x28, #32]
  40b6b4:	ldp	x2, x3, [x28]
  40b6b8:	ldp	x0, x1, [x28, #16]
  40b6bc:	stp	x2, x3, [x5]
  40b6c0:	stp	x0, x1, [x5, #16]
  40b6c4:	strb	w6, [x5, #32]
  40b6c8:	cbnz	w24, 40981c <ferror@plt+0x7adc>
  40b6cc:	b	409848 <ferror@plt+0x7b08>
  40b6d0:	mov	x0, x26
  40b6d4:	bl	401900 <strlen@plt>
  40b6d8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b6dc:	add	x4, x1, #0x850
  40b6e0:	add	x5, x26, x0
  40b6e4:	ldr	w6, [x4, #32]
  40b6e8:	ldp	x2, x3, [x4]
  40b6ec:	stp	x2, x3, [x5]
  40b6f0:	ldp	x0, x1, [x4, #16]
  40b6f4:	stp	x0, x1, [x5, #16]
  40b6f8:	str	w6, [x5, #32]
  40b6fc:	cbnz	w24, 40981c <ferror@plt+0x7adc>
  40b700:	b	409848 <ferror@plt+0x7b08>
  40b704:	adrp	x0, 459000 <warn@@Base+0x9640>
  40b708:	add	x0, x0, #0x288
  40b70c:	add	x1, x21, #0x850
  40b710:	ldr	x2, [x0]
  40b714:	str	x2, [x21, #2128]
  40b718:	ldur	w0, [x0, #7]
  40b71c:	stur	w0, [x1, #7]
  40b720:	b	4092f0 <ferror@plt+0x75b0>
  40b724:	add	x25, x21, #0x850
  40b728:	mov	x0, x25
  40b72c:	bl	401900 <strlen@plt>
  40b730:	mov	w2, #0x5                   	// #5
  40b734:	mov	x24, x0
  40b738:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b73c:	mov	x0, #0x0                   	// #0
  40b740:	add	x1, x1, #0xc70
  40b744:	bl	401c70 <dcgettext@plt>
  40b748:	mov	w2, w26
  40b74c:	mov	x1, x0
  40b750:	add	x0, x25, x24
  40b754:	bl	401980 <sprintf@plt>
  40b758:	ldp	x25, x26, [sp, #64]
  40b75c:	b	4092f0 <ferror@plt+0x75b0>
  40b760:	add	x24, x21, #0x850
  40b764:	mov	x0, x24
  40b768:	bl	401900 <strlen@plt>
  40b76c:	mov	w2, w25
  40b770:	add	x0, x24, x0
  40b774:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b778:	add	x1, x1, #0xc50
  40b77c:	bl	401980 <sprintf@plt>
  40b780:	b	4094f8 <ferror@plt+0x77b8>
  40b784:	add	x24, x21, #0x850
  40b788:	mov	x0, x24
  40b78c:	bl	401900 <strlen@plt>
  40b790:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b794:	add	x1, x1, #0xc38
  40b798:	add	x24, x24, x0
  40b79c:	ldr	w0, [x1, #16]
  40b7a0:	ldp	x2, x3, [x1]
  40b7a4:	stp	x2, x3, [x24]
  40b7a8:	str	w0, [x24, #16]
  40b7ac:	b	4094f0 <ferror@plt+0x77b0>
  40b7b0:	adrp	x4, 458000 <warn@@Base+0x8640>
  40b7b4:	add	x4, x4, #0x7d8
  40b7b8:	add	x26, x21, #0x850
  40b7bc:	and	w24, w24, #0xffffffdf
  40b7c0:	mov	x0, x26
  40b7c4:	ldp	x2, x3, [x4]
  40b7c8:	stp	x2, x3, [x1]
  40b7cc:	ldur	x2, [x4, #15]
  40b7d0:	stur	x2, [x1, #15]
  40b7d4:	bl	401900 <strlen@plt>
  40b7d8:	add	x1, x26, x0
  40b7dc:	b	4097c4 <ferror@plt+0x7a84>
  40b7e0:	mov	w2, #0x5                   	// #5
  40b7e4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b7e8:	mov	x0, #0x0                   	// #0
  40b7ec:	add	x1, x1, #0x7c0
  40b7f0:	bl	401c70 <dcgettext@plt>
  40b7f4:	mov	x1, x0
  40b7f8:	add	x0, x21, #0x850
  40b7fc:	bl	401a80 <strcat@plt>
  40b800:	ldp	x25, x26, [sp, #64]
  40b804:	b	4092f0 <ferror@plt+0x75b0>
  40b808:	add	x24, x21, #0x850
  40b80c:	mov	x0, x24
  40b810:	bl	401900 <strlen@plt>
  40b814:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b818:	add	x1, x1, #0xcd0
  40b81c:	add	x24, x24, x0
  40b820:	ldrh	w0, [x1, #16]
  40b824:	ldp	x2, x3, [x1]
  40b828:	stp	x2, x3, [x24]
  40b82c:	strh	w0, [x24, #16]
  40b830:	b	409890 <ferror@plt+0x7b50>
  40b834:	add	x24, x21, #0x850
  40b838:	mov	x0, x24
  40b83c:	bl	401900 <strlen@plt>
  40b840:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b844:	add	x1, x1, #0xd20
  40b848:	add	x2, x24, x0
  40b84c:	ldr	x3, [x1]
  40b850:	str	x3, [x24, x0]
  40b854:	ldur	x0, [x1, #7]
  40b858:	stur	x0, [x2, #7]
  40b85c:	b	4098b0 <ferror@plt+0x7b70>
  40b860:	add	x24, x21, #0x850
  40b864:	mov	x0, x24
  40b868:	bl	401900 <strlen@plt>
  40b86c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b870:	add	x1, x1, #0xd10
  40b874:	add	x2, x24, x0
  40b878:	ldr	x3, [x1]
  40b87c:	str	x3, [x24, x0]
  40b880:	ldur	x0, [x1, #6]
  40b884:	stur	x0, [x2, #6]
  40b888:	b	4098a8 <ferror@plt+0x7b68>
  40b88c:	add	x24, x21, #0x850
  40b890:	mov	x0, x24
  40b894:	bl	401900 <strlen@plt>
  40b898:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b89c:	add	x1, x1, #0xcf8
  40b8a0:	add	x24, x24, x0
  40b8a4:	ldrh	w0, [x1, #16]
  40b8a8:	ldp	x2, x3, [x1]
  40b8ac:	stp	x2, x3, [x24]
  40b8b0:	strh	w0, [x24, #16]
  40b8b4:	b	4098a0 <ferror@plt+0x7b60>
  40b8b8:	add	x24, x21, #0x850
  40b8bc:	mov	x0, x24
  40b8c0:	bl	401900 <strlen@plt>
  40b8c4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40b8c8:	add	x1, x1, #0xce8
  40b8cc:	add	x2, x24, x0
  40b8d0:	ldr	x3, [x1]
  40b8d4:	str	x3, [x24, x0]
  40b8d8:	ldur	x0, [x1, #7]
  40b8dc:	stur	x0, [x2, #7]
  40b8e0:	b	409898 <ferror@plt+0x7b58>
  40b8e4:	adrp	x0, 459000 <warn@@Base+0x9640>
  40b8e8:	add	x0, x0, #0x618
  40b8ec:	ldr	w1, [x0]
  40b8f0:	ldrh	w0, [x0, #4]
  40b8f4:	str	w1, [x21, #2128]
  40b8f8:	strh	w0, [x21, #2132]
  40b8fc:	b	409de0 <ferror@plt+0x80a0>
  40b900:	mov	x0, x26
  40b904:	bl	401900 <strlen@plt>
  40b908:	add	x0, x26, x0
  40b90c:	ldp	x2, x3, [x27]
  40b910:	stp	x2, x3, [x0]
  40b914:	ldur	x1, [x27, #15]
  40b918:	stur	x1, [x0, #15]
  40b91c:	cbnz	w24, 40981c <ferror@plt+0x7adc>
  40b920:	b	409848 <ferror@plt+0x7b08>
  40b924:	add	x24, x21, #0x850
  40b928:	mov	x0, x24
  40b92c:	bl	401900 <strlen@plt>
  40b930:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b934:	add	x1, x1, #0x580
  40b938:	add	x0, x24, x0
  40b93c:	ldp	x2, x3, [x1, #16]
  40b940:	stp	x2, x3, [x0, #16]
  40b944:	ldp	x2, x3, [x1]
  40b948:	stp	x2, x3, [x0]
  40b94c:	ldur	x1, [x1, #31]
  40b950:	stur	x1, [x0, #31]
  40b954:	b	40969c <ferror@plt+0x795c>
  40b958:	ldp	x25, x26, [sp, #64]
  40b95c:	ldp	x27, x28, [sp, #80]
  40b960:	b	4092f0 <ferror@plt+0x75b0>
  40b964:	add	x24, x21, #0x850
  40b968:	mov	x0, x24
  40b96c:	bl	401900 <strlen@plt>
  40b970:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b974:	add	x1, x1, #0x478
  40b978:	add	x2, x24, x0
  40b97c:	ldr	w3, [x1]
  40b980:	str	w3, [x24, x0]
  40b984:	ldrh	w0, [x1, #4]
  40b988:	strh	w0, [x2, #4]
  40b98c:	b	4092f0 <ferror@plt+0x75b0>
  40b990:	add	x24, x21, #0x850
  40b994:	mov	x0, x24
  40b998:	bl	401900 <strlen@plt>
  40b99c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b9a0:	add	x1, x1, #0x468
  40b9a4:	add	x2, x24, x0
  40b9a8:	ldr	x3, [x1]
  40b9ac:	str	x3, [x24, x0]
  40b9b0:	ldrb	w0, [x1, #8]
  40b9b4:	strb	w0, [x2, #8]
  40b9b8:	b	40970c <ferror@plt+0x79cc>
  40b9bc:	adrp	x0, 458000 <warn@@Base+0x8640>
  40b9c0:	add	x0, x0, #0x7b8
  40b9c4:	add	x2, x21, #0x850
  40b9c8:	and	w24, w22, #0xfffffe
  40b9cc:	add	x1, x21, #0x868
  40b9d0:	ldp	x4, x5, [x0]
  40b9d4:	stp	x4, x5, [x2]
  40b9d8:	ldrb	w3, [x0, #24]
  40b9dc:	ldr	x0, [x0, #16]
  40b9e0:	str	x0, [x21, #2144]
  40b9e4:	strb	w3, [x21, #2152]
  40b9e8:	b	4097c0 <ferror@plt+0x7a80>
  40b9ec:	mov	w2, #0x5                   	// #5
  40b9f0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40b9f4:	mov	x0, #0x0                   	// #0
  40b9f8:	add	x1, x1, #0x30
  40b9fc:	bl	401c70 <dcgettext@plt>
  40ba00:	mov	x1, x0
  40ba04:	add	x0, x21, #0x850
  40ba08:	bl	401a80 <strcat@plt>
  40ba0c:	tbz	w22, #27, 409bc0 <ferror@plt+0x7e80>
  40ba10:	b	40a0ec <ferror@plt+0x83ac>
  40ba14:	mov	x0, x26
  40ba18:	bl	401900 <strlen@plt>
  40ba1c:	add	x2, x26, x0
  40ba20:	ldr	w4, [x28]
  40ba24:	ldrh	w3, [x28, #4]
  40ba28:	str	w4, [x26, x0]
  40ba2c:	strh	w3, [x2, #4]
  40ba30:	cbnz	w24, 40aeb8 <ferror@plt+0x9178>
  40ba34:	b	409848 <ferror@plt+0x7b08>
  40ba38:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ba3c:	add	x0, x0, #0x638
  40ba40:	ldr	w1, [x0]
  40ba44:	ldrh	w0, [x0, #4]
  40ba48:	str	w1, [x21, #2128]
  40ba4c:	strh	w0, [x21, #2132]
  40ba50:	b	409e9c <ferror@plt+0x815c>
  40ba54:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ba58:	add	x0, x0, #0x630
  40ba5c:	ldr	w1, [x0]
  40ba60:	ldrh	w0, [x0, #4]
  40ba64:	str	w1, [x21, #2128]
  40ba68:	strh	w0, [x21, #2132]
  40ba6c:	b	409e9c <ferror@plt+0x815c>
  40ba70:	add	x24, x21, #0x850
  40ba74:	mov	x0, x24
  40ba78:	bl	401900 <strlen@plt>
  40ba7c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ba80:	add	x1, x1, #0x10
  40ba84:	b	40a93c <ferror@plt+0x8bfc>
  40ba88:	ldp	x25, x26, [sp, #64]
  40ba8c:	b	4092f0 <ferror@plt+0x75b0>
  40ba90:	adrp	x2, 459000 <warn@@Base+0x9640>
  40ba94:	add	x2, x2, #0x120
  40ba98:	bl	4019e0 <snprintf@plt>
  40ba9c:	mov	w0, #0x10000000            	// #268435456
  40baa0:	cmp	w25, w0
  40baa4:	b.eq	40c9a0 <ferror@plt+0xac60>  // b.none
  40baa8:	ldp	x25, x26, [sp, #64]
  40baac:	ldp	x27, x28, [sp, #80]
  40bab0:	b	4092f0 <ferror@plt+0x75b0>
  40bab4:	add	x24, x21, #0x850
  40bab8:	mov	x0, x24
  40babc:	bl	401900 <strlen@plt>
  40bac0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bac4:	add	x1, x1, #0x480
  40bac8:	add	x2, x24, x0
  40bacc:	ldr	w3, [x1]
  40bad0:	str	w3, [x24, x0]
  40bad4:	ldrh	w0, [x1, #4]
  40bad8:	strh	w0, [x2, #4]
  40badc:	b	4092f0 <ferror@plt+0x75b0>
  40bae0:	mov	x0, x26
  40bae4:	bl	401900 <strlen@plt>
  40bae8:	ldr	x1, [sp, #104]
  40baec:	b	40aeec <ferror@plt+0x91ac>
  40baf0:	mov	w25, #0x1                   	// #1
  40baf4:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40baf8:	b	409848 <ferror@plt+0x7b08>
  40bafc:	add	x24, x21, #0x850
  40bb00:	mov	x0, x24
  40bb04:	bl	401900 <strlen@plt>
  40bb08:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bb0c:	add	x1, x1, #0x2d0
  40bb10:	add	x24, x24, x0
  40bb14:	ldp	x2, x3, [x1]
  40bb18:	stp	x2, x3, [x24]
  40bb1c:	ldur	w0, [x1, #15]
  40bb20:	stur	w0, [x24, #15]
  40bb24:	b	4092f0 <ferror@plt+0x75b0>
  40bb28:	add	x24, x21, #0x850
  40bb2c:	mov	x0, x24
  40bb30:	bl	401900 <strlen@plt>
  40bb34:	adrp	x1, 458000 <warn@@Base+0x8640>
  40bb38:	add	x1, x1, #0x8e0
  40bb3c:	add	x24, x24, x0
  40bb40:	ldrb	w0, [x1, #16]
  40bb44:	ldp	x2, x3, [x1]
  40bb48:	stp	x2, x3, [x24]
  40bb4c:	strb	w0, [x24, #16]
  40bb50:	b	4092f0 <ferror@plt+0x75b0>
  40bb54:	add	x24, x21, #0x850
  40bb58:	mov	x0, x24
  40bb5c:	bl	401900 <strlen@plt>
  40bb60:	adrp	x1, 458000 <warn@@Base+0x8640>
  40bb64:	add	x1, x1, #0xbd0
  40bb68:	b	40af58 <ferror@plt+0x9218>
  40bb6c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40bb70:	add	x0, x0, #0x4b0
  40bb74:	b	40a640 <ferror@plt+0x8900>
  40bb78:	adrp	x0, 459000 <warn@@Base+0x9640>
  40bb7c:	add	x0, x0, #0x4a0
  40bb80:	b	40a640 <ferror@plt+0x8900>
  40bb84:	mov	w2, #0x5                   	// #5
  40bb88:	adrp	x1, 458000 <warn@@Base+0x8640>
  40bb8c:	mov	x0, #0x0                   	// #0
  40bb90:	add	x1, x1, #0xc18
  40bb94:	bl	401c70 <dcgettext@plt>
  40bb98:	mov	x1, x0
  40bb9c:	add	x0, x21, #0x850
  40bba0:	bl	401a80 <strcat@plt>
  40bba4:	b	4094ec <ferror@plt+0x77ac>
  40bba8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bbac:	add	x0, x0, #0x700
  40bbb0:	ldr	x1, [x0]
  40bbb4:	str	x1, [x21, #2128]
  40bbb8:	ldrb	w0, [x0, #8]
  40bbbc:	strb	w0, [x21, #2136]
  40bbc0:	b	409f90 <ferror@plt+0x8250>
  40bbc4:	add	x24, x21, #0x850
  40bbc8:	mov	x0, x24
  40bbcc:	bl	401900 <strlen@plt>
  40bbd0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bbd4:	add	x1, x1, #0x8
  40bbd8:	b	409ba8 <ferror@plt+0x7e68>
  40bbdc:	cmp	w2, #0x5d
  40bbe0:	b.eq	40bea4 <ferror@plt+0xa164>  // b.none
  40bbe4:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bbe8:	add	x0, x0, #0x738
  40bbec:	add	x1, x21, #0x850
  40bbf0:	ldr	x2, [x0]
  40bbf4:	str	x2, [x21, #2128]
  40bbf8:	ldur	x0, [x0, #6]
  40bbfc:	stur	x0, [x1, #6]
  40bc00:	b	409f90 <ferror@plt+0x8250>
  40bc04:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bc08:	add	x0, x0, #0x6f0
  40bc0c:	ldr	x1, [x0]
  40bc10:	str	x1, [x21, #2128]
  40bc14:	ldrb	w0, [x0, #8]
  40bc18:	strb	w0, [x21, #2136]
  40bc1c:	b	409f90 <ferror@plt+0x8250>
  40bc20:	adrp	x1, 458000 <warn@@Base+0x8640>
  40bc24:	add	x1, x1, #0x798
  40bc28:	ldr	x2, [x1, #16]
  40bc2c:	str	x2, [x0, #16]
  40bc30:	ldp	x2, x3, [x1]
  40bc34:	stp	x2, x3, [x0]
  40bc38:	ldur	x1, [x1, #22]
  40bc3c:	stur	x1, [x0, #22]
  40bc40:	ldp	x25, x26, [sp, #64]
  40bc44:	b	4092f0 <ferror@plt+0x75b0>
  40bc48:	adrp	x2, 458000 <warn@@Base+0x8640>
  40bc4c:	add	x2, x2, #0x748
  40bc50:	ldr	x3, [x2]
  40bc54:	str	x3, [x24, x1]
  40bc58:	ldur	x1, [x2, #7]
  40bc5c:	stur	x1, [x0, #7]
  40bc60:	ldp	x25, x26, [sp, #64]
  40bc64:	b	4092f0 <ferror@plt+0x75b0>
  40bc68:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bc6c:	add	x0, x0, #0x6d0
  40bc70:	ldr	x1, [x0]
  40bc74:	str	x1, [x21, #2128]
  40bc78:	ldrb	w0, [x0, #8]
  40bc7c:	strb	w0, [x21, #2136]
  40bc80:	b	409f90 <ferror@plt+0x8250>
  40bc84:	adrp	x0, 475000 <warn@@Base+0x25640>
  40bc88:	add	x0, x0, #0xa70
  40bc8c:	add	x1, x0, #0x370
  40bc90:	add	x3, x0, #0x3a8
  40bc94:	add	x25, x21, #0x850
  40bc98:	stp	x27, x28, [sp, #80]
  40bc9c:	mov	x0, x25
  40bca0:	ldr	x26, [x3, x2, lsl #3]
  40bca4:	ldr	x27, [x1, x2, lsl #3]
  40bca8:	bl	401900 <strlen@plt>
  40bcac:	adrp	x3, 458000 <warn@@Base+0x8640>
  40bcb0:	add	x3, x3, #0xb28
  40bcb4:	mov	x2, x0
  40bcb8:	add	x4, x25, x0
  40bcbc:	add	x0, x0, #0xa
  40bcc0:	mov	x1, x27
  40bcc4:	ldr	x5, [x3]
  40bcc8:	str	x5, [x25, x2]
  40bccc:	ldrh	w2, [x3, #8]
  40bcd0:	add	x0, x25, x0
  40bcd4:	strh	w2, [x4, #8]
  40bcd8:	bl	4019f0 <stpcpy@plt>
  40bcdc:	cbz	x26, 40ca0c <ferror@plt+0xaccc>
  40bce0:	mov	x1, x26
  40bce4:	bl	401c40 <strcpy@plt>
  40bce8:	ldp	x27, x28, [sp, #80]
  40bcec:	b	409cd0 <ferror@plt+0x7f90>
  40bcf0:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bcf4:	add	x0, x0, #0xb00
  40bcf8:	ldr	x1, [x0]
  40bcfc:	str	x1, [x21, #2128]
  40bd00:	ldrb	w0, [x0, #8]
  40bd04:	strb	w0, [x21, #2136]
  40bd08:	b	4092f0 <ferror@plt+0x75b0>
  40bd0c:	mov	x0, #0x202c                	// #8236
  40bd10:	movk	x0, #0x7063, lsl #16
  40bd14:	movk	x0, #0x3375, lsl #32
  40bd18:	movk	x0, #0x32, lsl #48
  40bd1c:	str	x0, [x21, #2128]
  40bd20:	b	4092f0 <ferror@plt+0x75b0>
  40bd24:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bd28:	add	x0, x0, #0xaf0
  40bd2c:	ldr	x1, [x0]
  40bd30:	str	x1, [x21, #2128]
  40bd34:	ldrb	w0, [x0, #8]
  40bd38:	strb	w0, [x21, #2136]
  40bd3c:	b	4092f0 <ferror@plt+0x75b0>
  40bd40:	add	x24, x21, #0x850
  40bd44:	mov	x0, x24
  40bd48:	bl	401900 <strlen@plt>
  40bd4c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40bd50:	add	x1, x1, #0xbe8
  40bd54:	b	40af58 <ferror@plt+0x9218>
  40bd58:	adrp	x1, 458000 <warn@@Base+0x8640>
  40bd5c:	add	x1, x1, #0x768
  40bd60:	ldp	x2, x3, [x1]
  40bd64:	stp	x2, x3, [x0]
  40bd68:	ldr	w2, [x1, #24]
  40bd6c:	ldr	x1, [x1, #16]
  40bd70:	str	x1, [x0, #16]
  40bd74:	str	w2, [x0, #24]
  40bd78:	ldp	x25, x26, [sp, #64]
  40bd7c:	b	4092f0 <ferror@plt+0x75b0>
  40bd80:	adrp	x1, 458000 <warn@@Base+0x8640>
  40bd84:	add	x1, x1, #0xae0
  40bd88:	ldr	x2, [x1]
  40bd8c:	str	x2, [x21, #2128]
  40bd90:	ldrb	w1, [x1, #8]
  40bd94:	strb	w1, [x0, #8]
  40bd98:	b	4092f0 <ferror@plt+0x75b0>
  40bd9c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bda0:	add	x1, x1, #0x790
  40bda4:	ldr	x2, [x1]
  40bda8:	str	x2, [x0]
  40bdac:	ldrh	w1, [x1, #8]
  40bdb0:	strh	w1, [x0, #8]
  40bdb4:	b	409f44 <ferror@plt+0x8204>
  40bdb8:	mov	w2, #0x5                   	// #5
  40bdbc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bdc0:	mov	x0, #0x0                   	// #0
  40bdc4:	add	x1, x1, #0x7b0
  40bdc8:	bl	401c70 <dcgettext@plt>
  40bdcc:	mov	x1, x0
  40bdd0:	add	x0, x21, #0x850
  40bdd4:	bl	401a80 <strcat@plt>
  40bdd8:	b	409f44 <ferror@plt+0x8204>
  40bddc:	mov	x0, x27
  40bde0:	bl	401900 <strlen@plt>
  40bde4:	ldr	x1, [sp, #104]
  40bde8:	add	x2, x27, x0
  40bdec:	ldr	w4, [x1]
  40bdf0:	ldrh	w3, [x1, #4]
  40bdf4:	str	w4, [x27, x0]
  40bdf8:	strh	w3, [x2, #4]
  40bdfc:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40be00:	b	409848 <ferror@plt+0x7b08>
  40be04:	adrp	x2, 459000 <warn@@Base+0x9640>
  40be08:	add	w24, w24, #0x5
  40be0c:	add	x2, x2, #0x198
  40be10:	bl	4019e0 <snprintf@plt>
  40be14:	tbz	w22, #20, 40b204 <ferror@plt+0x94c4>
  40be18:	b	40b428 <ferror@plt+0x96e8>
  40be1c:	add	x24, x21, #0x850
  40be20:	mov	x0, x24
  40be24:	bl	401900 <strlen@plt>
  40be28:	adrp	x1, 459000 <warn@@Base+0x9640>
  40be2c:	add	x1, x1, #0xa8
  40be30:	add	x2, x24, x0
  40be34:	ldr	x3, [x1]
  40be38:	str	x3, [x24, x0]
  40be3c:	ldur	w0, [x1, #7]
  40be40:	stur	w0, [x2, #7]
  40be44:	b	4092f0 <ferror@plt+0x75b0>
  40be48:	add	x24, x21, #0x850
  40be4c:	mov	x0, x24
  40be50:	bl	401900 <strlen@plt>
  40be54:	adrp	x1, 459000 <warn@@Base+0x9640>
  40be58:	add	x1, x1, #0x88
  40be5c:	add	x2, x24, x0
  40be60:	ldr	x3, [x1]
  40be64:	str	x3, [x24, x0]
  40be68:	ldur	w0, [x1, #7]
  40be6c:	stur	w0, [x2, #7]
  40be70:	b	4092f0 <ferror@plt+0x75b0>
  40be74:	mov	x0, #0x202c                	// #8236
  40be78:	movk	x0, #0x7266, lsl #16
  40be7c:	movk	x0, #0x3f3f, lsl #32
  40be80:	movk	x0, #0x3f, lsl #48
  40be84:	str	x0, [x21, #2128]
  40be88:	b	4092f0 <ferror@plt+0x75b0>
  40be8c:	mov	x0, #0x202c                	// #8236
  40be90:	movk	x0, #0x4247, lsl #16
  40be94:	movk	x0, #0x385a, lsl #32
  40be98:	movk	x0, #0x30, lsl #48
  40be9c:	str	x0, [x21, #2128]
  40bea0:	b	4092f0 <ferror@plt+0x75b0>
  40bea4:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bea8:	add	x0, x0, #0x720
  40beac:	add	x1, x21, #0x850
  40beb0:	ldp	x2, x3, [x0]
  40beb4:	stp	x2, x3, [x1]
  40beb8:	ldr	w0, [x0, #16]
  40bebc:	str	w0, [x21, #2144]
  40bec0:	b	409f90 <ferror@plt+0x8250>
  40bec4:	mov	x0, #0x202c                	// #8236
  40bec8:	movk	x0, #0x7266, lsl #16
  40becc:	movk	x0, #0x3034, lsl #32
  40bed0:	movk	x0, #0x35, lsl #48
  40bed4:	str	x0, [x21, #2128]
  40bed8:	b	4092f0 <ferror@plt+0x75b0>
  40bedc:	mov	x1, #0x534d                	// #21325
  40bee0:	movk	x1, #0x3450, lsl #16
  40bee4:	movk	x1, #0x3033, lsl #32
  40bee8:	movk	x1, #0x58, lsl #48
  40beec:	str	x1, [x0]
  40bef0:	b	409f44 <ferror@plt+0x8204>
  40bef4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bef8:	add	x1, x1, #0x6f0
  40befc:	ldr	x2, [x1]
  40bf00:	str	x2, [x0]
  40bf04:	ldrh	w1, [x1, #8]
  40bf08:	strh	w1, [x0, #8]
  40bf0c:	b	409f44 <ferror@plt+0x8204>
  40bf10:	add	x24, x21, #0x850
  40bf14:	mov	x0, x24
  40bf18:	bl	401900 <strlen@plt>
  40bf1c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bf20:	add	x1, x1, #0x68
  40bf24:	add	x2, x24, x0
  40bf28:	ldr	x3, [x1]
  40bf2c:	str	x3, [x24, x0]
  40bf30:	ldrb	w0, [x1, #8]
  40bf34:	strb	w0, [x2, #8]
  40bf38:	b	4092f0 <ferror@plt+0x75b0>
  40bf3c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40bf40:	add	x0, x0, #0x8a0
  40bf44:	ldp	x2, x3, [x0]
  40bf48:	stp	x2, x3, [x1]
  40bf4c:	ldp	x25, x26, [sp, #64]
  40bf50:	b	4092f0 <ferror@plt+0x75b0>
  40bf54:	mov	w2, #0x5                   	// #5
  40bf58:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bf5c:	mov	x0, #0x0                   	// #0
  40bf60:	add	x1, x1, #0x818
  40bf64:	bl	401c70 <dcgettext@plt>
  40bf68:	mov	x1, x0
  40bf6c:	add	x0, x21, #0x850
  40bf70:	bl	401a80 <strcat@plt>
  40bf74:	b	4092f0 <ferror@plt+0x75b0>
  40bf78:	adrp	x0, 459000 <warn@@Base+0x9640>
  40bf7c:	add	x0, x0, #0x7f0
  40bf80:	add	x1, x21, #0x850
  40bf84:	ldr	w2, [x0]
  40bf88:	ldur	w0, [x0, #3]
  40bf8c:	str	w2, [x21, #2128]
  40bf90:	stur	w0, [x1, #3]
  40bf94:	b	4092f0 <ferror@plt+0x75b0>
  40bf98:	mov	x0, x27
  40bf9c:	bl	401900 <strlen@plt>
  40bfa0:	ldr	x1, [sp, #120]
  40bfa4:	add	x2, x27, x0
  40bfa8:	ldr	x3, [x1]
  40bfac:	str	x3, [x27, x0]
  40bfb0:	ldur	x0, [x1, #7]
  40bfb4:	stur	x0, [x2, #7]
  40bfb8:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40bfbc:	b	409848 <ferror@plt+0x7b08>
  40bfc0:	adrp	x0, 459000 <warn@@Base+0x9640>
  40bfc4:	add	x0, x0, #0x800
  40bfc8:	add	x1, x21, #0x850
  40bfcc:	ldr	w2, [x0]
  40bfd0:	ldur	w0, [x0, #3]
  40bfd4:	str	w2, [x21, #2128]
  40bfd8:	stur	w0, [x1, #3]
  40bfdc:	b	4092f0 <ferror@plt+0x75b0>
  40bfe0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40bfe4:	add	x1, x1, #0x730
  40bfe8:	ldr	x2, [x1]
  40bfec:	str	x2, [x0]
  40bff0:	ldrh	w1, [x1, #8]
  40bff4:	strh	w1, [x0, #8]
  40bff8:	b	409f44 <ferror@plt+0x8204>
  40bffc:	mov	x0, #0x202c                	// #8236
  40c000:	movk	x0, #0x3876, lsl #16
  40c004:	movk	x0, #0x3035, lsl #32
  40c008:	movk	x0, #0x65, lsl #48
  40c00c:	str	x0, [x21, #2128]
  40c010:	b	4092f0 <ferror@plt+0x75b0>
  40c014:	cbnz	x24, 409cf8 <ferror@plt+0x7fb8>
  40c018:	ldp	x25, x26, [sp, #64]
  40c01c:	b	4092f0 <ferror@plt+0x75b0>
  40c020:	adrp	x0, 458000 <warn@@Base+0x8640>
  40c024:	add	x0, x0, #0xe40
  40c028:	ldr	x1, [x0]
  40c02c:	str	x1, [x21, #2128]
  40c030:	ldrb	w0, [x0, #8]
  40c034:	strb	w0, [x21, #2136]
  40c038:	b	4092f0 <ferror@plt+0x75b0>
  40c03c:	mov	w2, #0x5                   	// #5
  40c040:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c044:	mov	x0, #0x0                   	// #0
  40c048:	add	x1, x1, #0xe68
  40c04c:	bl	401c70 <dcgettext@plt>
  40c050:	mov	x1, x0
  40c054:	add	x0, x21, #0x850
  40c058:	bl	401a80 <strcat@plt>
  40c05c:	b	4092f0 <ferror@plt+0x75b0>
  40c060:	adrp	x1, 459000 <warn@@Base+0x9640>
  40c064:	add	x1, x1, #0x770
  40c068:	ldr	x2, [x1]
  40c06c:	str	x2, [x0]
  40c070:	ldrh	w1, [x1, #8]
  40c074:	strh	w1, [x0, #8]
  40c078:	b	409f44 <ferror@plt+0x8204>
  40c07c:	mov	x0, #0x202c                	// #8236
  40c080:	movk	x0, #0x7266, lsl #16
  40c084:	movk	x0, #0x3034, lsl #32
  40c088:	movk	x0, #0x30, lsl #48
  40c08c:	str	x0, [x21, #2128]
  40c090:	b	4092f0 <ferror@plt+0x75b0>
  40c094:	add	x24, x21, #0x850
  40c098:	mov	x0, x24
  40c09c:	bl	401900 <strlen@plt>
  40c0a0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40c0a4:	add	x1, x1, #0x98
  40c0a8:	add	x2, x24, x0
  40c0ac:	ldr	x3, [x1]
  40c0b0:	str	x3, [x24, x0]
  40c0b4:	ldrb	w0, [x1, #8]
  40c0b8:	strb	w0, [x2, #8]
  40c0bc:	b	4092f0 <ferror@plt+0x75b0>
  40c0c0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40c0c4:	add	x1, x1, #0x710
  40c0c8:	ldr	x2, [x1]
  40c0cc:	str	x2, [x0]
  40c0d0:	ldrh	w1, [x1, #8]
  40c0d4:	strh	w1, [x0, #8]
  40c0d8:	b	409f44 <ferror@plt+0x8204>
  40c0dc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40c0e0:	add	x1, x1, #0x750
  40c0e4:	ldr	x2, [x1]
  40c0e8:	str	x2, [x0]
  40c0ec:	ldrh	w1, [x1, #8]
  40c0f0:	strh	w1, [x0, #8]
  40c0f4:	b	409f44 <ferror@plt+0x8204>
  40c0f8:	mov	x0, #0x202c                	// #8236
  40c0fc:	movk	x0, #0x7266, lsl #16
  40c100:	movk	x0, #0x3033, lsl #32
  40c104:	movk	x0, #0x30, lsl #48
  40c108:	str	x0, [x21, #2128]
  40c10c:	b	4092f0 <ferror@plt+0x75b0>
  40c110:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c114:	add	x1, x1, #0xb78
  40c118:	ldr	x2, [x1]
  40c11c:	str	x2, [x21, #2128]
  40c120:	ldrb	w1, [x1, #8]
  40c124:	strb	w1, [x0, #8]
  40c128:	b	4094a8 <ferror@plt+0x7768>
  40c12c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40c130:	add	x0, x0, #0xe30
  40c134:	add	x1, x21, #0x850
  40c138:	ldr	x2, [x0]
  40c13c:	str	x2, [x21, #2128]
  40c140:	ldur	w0, [x0, #7]
  40c144:	stur	w0, [x1, #7]
  40c148:	b	4092f0 <ferror@plt+0x75b0>
  40c14c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c150:	add	x1, x1, #0xb48
  40c154:	ldr	x2, [x1]
  40c158:	str	x2, [x21, #2128]
  40c15c:	ldrb	w1, [x1, #8]
  40c160:	strb	w1, [x0, #8]
  40c164:	b	4094a8 <ferror@plt+0x7768>
  40c168:	mov	w2, #0x5                   	// #5
  40c16c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c170:	mov	x0, #0x0                   	// #0
  40c174:	add	x1, x1, #0xb98
  40c178:	bl	401c70 <dcgettext@plt>
  40c17c:	mov	x1, x0
  40c180:	add	x0, x21, #0x850
  40c184:	bl	401a80 <strcat@plt>
  40c188:	b	4094a8 <ferror@plt+0x7768>
  40c18c:	add	x24, x21, #0x850
  40c190:	mov	x0, x24
  40c194:	bl	401900 <strlen@plt>
  40c198:	adrp	x1, 459000 <warn@@Base+0x9640>
  40c19c:	add	x1, x1, #0x5c8
  40c1a0:	add	x2, x24, x0
  40c1a4:	ldr	x3, [x1]
  40c1a8:	str	x3, [x24, x0]
  40c1ac:	ldur	x0, [x1, #7]
  40c1b0:	stur	x0, [x2, #7]
  40c1b4:	b	4096b0 <ferror@plt+0x7970>
  40c1b8:	ldp	x25, x26, [sp, #64]
  40c1bc:	b	4092f0 <ferror@plt+0x75b0>
  40c1c0:	adrp	x3, 475000 <warn@@Base+0x25640>
  40c1c4:	add	x3, x3, #0xa70
  40c1c8:	lsr	w4, w25, #28
  40c1cc:	add	x3, x3, #0x430
  40c1d0:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c1d4:	add	x2, x2, #0xd8
  40c1d8:	ldr	x3, [x3, x4, lsl #3]
  40c1dc:	bl	4019e0 <snprintf@plt>
  40c1e0:	add	w24, w0, w26
  40c1e4:	mov	w1, #0x10000000            	// #268435456
  40c1e8:	and	w0, w22, #0x100
  40c1ec:	cmp	w25, w1
  40c1f0:	b.ne	40b1d4 <ferror@plt+0x9494>  // b.any
  40c1f4:	cbnz	w0, 40c5d8 <ferror@plt+0xa898>
  40c1f8:	tbz	w22, #20, 40c8f8 <ferror@plt+0xabb8>
  40c1fc:	tbnz	w22, #13, 40c8d4 <ferror@plt+0xab94>
  40c200:	tbz	w22, #14, 40b234 <ferror@plt+0x94f4>
  40c204:	add	x0, x21, #0x850
  40c208:	mov	x1, #0x400                 	// #1024
  40c20c:	sub	x1, x1, w24, uxtw
  40c210:	add	x0, x0, w24, uxtw
  40c214:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c218:	add	w24, w24, #0x5
  40c21c:	add	x2, x2, #0x148
  40c220:	bl	4019e0 <snprintf@plt>
  40c224:	tbz	w22, #9, 40b238 <ferror@plt+0x94f8>
  40c228:	b	40b3e0 <ferror@plt+0x96a0>
  40c22c:	add	x24, x21, #0x850
  40c230:	mov	x0, x24
  40c234:	bl	401900 <strlen@plt>
  40c238:	mov	x1, #0x202c                	// #8236
  40c23c:	movk	x1, #0x696d, lsl #16
  40c240:	movk	x1, #0x7370, lsl #32
  40c244:	movk	x1, #0x34, lsl #48
  40c248:	str	x1, [x24, x0]
  40c24c:	b	4092f0 <ferror@plt+0x75b0>
  40c250:	add	x24, x21, #0x850
  40c254:	mov	x0, x24
  40c258:	bl	401900 <strlen@plt>
  40c25c:	mov	x1, #0x202c                	// #8236
  40c260:	movk	x1, #0x696d, lsl #16
  40c264:	movk	x1, #0x7370, lsl #32
  40c268:	movk	x1, #0x33, lsl #48
  40c26c:	str	x1, [x24, x0]
  40c270:	b	4092f0 <ferror@plt+0x75b0>
  40c274:	add	x24, x21, #0x850
  40c278:	mov	x0, x24
  40c27c:	bl	401900 <strlen@plt>
  40c280:	mov	x1, #0x202c                	// #8236
  40c284:	movk	x1, #0x696d, lsl #16
  40c288:	movk	x1, #0x7370, lsl #32
  40c28c:	movk	x1, #0x31, lsl #48
  40c290:	str	x1, [x24, x0]
  40c294:	b	4092f0 <ferror@plt+0x75b0>
  40c298:	mov	w2, #0x5                   	// #5
  40c29c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40c2a0:	mov	x0, #0x0                   	// #0
  40c2a4:	add	x1, x1, #0xc8
  40c2a8:	bl	401c70 <dcgettext@plt>
  40c2ac:	mov	x1, x0
  40c2b0:	add	x0, x21, #0x850
  40c2b4:	bl	401a80 <strcat@plt>
  40c2b8:	b	4092f0 <ferror@plt+0x75b0>
  40c2bc:	mov	x0, x27
  40c2c0:	bl	401900 <strlen@plt>
  40c2c4:	ldr	x1, [sp, #144]
  40c2c8:	add	x0, x27, x0
  40c2cc:	ldp	x2, x3, [x1]
  40c2d0:	stp	x2, x3, [x0]
  40c2d4:	ldur	x2, [x1, #15]
  40c2d8:	stur	x2, [x0, #15]
  40c2dc:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40c2e0:	b	409848 <ferror@plt+0x7b08>
  40c2e4:	mov	x0, x27
  40c2e8:	bl	401900 <strlen@plt>
  40c2ec:	ldr	x1, [sp, #136]
  40c2f0:	add	x0, x27, x0
  40c2f4:	ldrh	w2, [x1, #16]
  40c2f8:	ldp	x4, x5, [x1]
  40c2fc:	stp	x4, x5, [x0]
  40c300:	strh	w2, [x0, #16]
  40c304:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40c308:	b	409848 <ferror@plt+0x7b08>
  40c30c:	mov	x0, x27
  40c310:	bl	401900 <strlen@plt>
  40c314:	ldr	x1, [sp, #152]
  40c318:	add	x0, x27, x0
  40c31c:	ldp	x2, x3, [x1]
  40c320:	stp	x2, x3, [x0]
  40c324:	ldur	x2, [x1, #15]
  40c328:	stur	x2, [x0, #15]
  40c32c:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40c330:	b	409848 <ferror@plt+0x7b08>
  40c334:	add	x24, x21, #0x850
  40c338:	mov	x0, x24
  40c33c:	bl	401900 <strlen@plt>
  40c340:	mov	x1, #0x202c                	// #8236
  40c344:	movk	x1, #0x6261, lsl #16
  40c348:	movk	x1, #0x726f, lsl #32
  40c34c:	movk	x1, #0x74, lsl #48
  40c350:	str	x1, [x24, x0]
  40c354:	b	4092f0 <ferror@plt+0x75b0>
  40c358:	add	x24, x21, #0x850
  40c35c:	mov	x0, x24
  40c360:	bl	401900 <strlen@plt>
  40c364:	mov	x1, #0x202c                	// #8236
  40c368:	movk	x1, #0x7265, lsl #16
  40c36c:	movk	x1, #0x6f72, lsl #32
  40c370:	movk	x1, #0x72, lsl #48
  40c374:	str	x1, [x24, x0]
  40c378:	b	4092f0 <ferror@plt+0x75b0>
  40c37c:	mov	x0, x27
  40c380:	bl	401900 <strlen@plt>
  40c384:	add	x2, x27, x0
  40c388:	ldr	x3, [x28]
  40c38c:	str	x3, [x27, x0]
  40c390:	ldur	x0, [x28, #7]
  40c394:	stur	x0, [x2, #7]
  40c398:	cbnz	w24, 40b004 <ferror@plt+0x92c4>
  40c39c:	b	409848 <ferror@plt+0x7b08>
  40c3a0:	add	x0, x21, #0x850
  40c3a4:	mov	x1, #0x400                 	// #1024
  40c3a8:	sub	x1, x1, w24, uxtw
  40c3ac:	add	x0, x0, w24, uxtw
  40c3b0:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c3b4:	add	x2, x2, #0x280
  40c3b8:	bl	4019e0 <snprintf@plt>
  40c3bc:	ldp	x25, x26, [sp, #64]
  40c3c0:	ldp	x27, x28, [sp, #80]
  40c3c4:	b	4092f0 <ferror@plt+0x75b0>
  40c3c8:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c3cc:	add	w24, w24, #0xc
  40c3d0:	add	x2, x2, #0x268
  40c3d4:	bl	4019e0 <snprintf@plt>
  40c3d8:	tbz	w22, #18, 40b28c <ferror@plt+0x954c>
  40c3dc:	b	40b29c <ferror@plt+0x955c>
  40c3e0:	add	x0, x21, #0x850
  40c3e4:	mov	x1, #0x400                 	// #1024
  40c3e8:	sub	x1, x1, w24, uxtw
  40c3ec:	add	x0, x0, w24, uxtw
  40c3f0:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c3f4:	add	w24, w24, #0x7
  40c3f8:	add	x2, x2, #0x1d0
  40c3fc:	bl	4019e0 <snprintf@plt>
  40c400:	b	40b23c <ferror@plt+0x94fc>
  40c404:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c408:	add	x2, x2, #0x1c0
  40c40c:	bl	4019e0 <snprintf@plt>
  40c410:	tbz	w22, #9, 40b238 <ferror@plt+0x94f8>
  40c414:	b	40b3e0 <ferror@plt+0x96a0>
  40c418:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c41c:	add	w24, w24, #0xe
  40c420:	add	x2, x2, #0x218
  40c424:	bl	4019e0 <snprintf@plt>
  40c428:	tbz	w22, #12, 40b254 <ferror@plt+0x9514>
  40c42c:	b	40b30c <ferror@plt+0x95cc>
  40c430:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c434:	add	w24, w24, #0xf
  40c438:	add	x2, x2, #0x238
  40c43c:	bl	4019e0 <snprintf@plt>
  40c440:	tbz	w22, #12, 40b254 <ferror@plt+0x9514>
  40c444:	b	40b30c <ferror@plt+0x95cc>
  40c448:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c44c:	add	w24, w24, #0xf
  40c450:	add	x2, x2, #0x228
  40c454:	bl	4019e0 <snprintf@plt>
  40c458:	tbz	w22, #12, 40b254 <ferror@plt+0x9514>
  40c45c:	b	40b30c <ferror@plt+0x95cc>
  40c460:	adrp	x24, 458000 <warn@@Base+0x8640>
  40c464:	add	x24, x24, #0x358
  40c468:	b	409cf8 <ferror@plt+0x7fb8>
  40c46c:	add	x25, x21, #0x850
  40c470:	mov	x0, x25
  40c474:	bl	401900 <strlen@plt>
  40c478:	mov	x1, #0x202c                	// #8236
  40c47c:	movk	x1, #0x6c66, lsl #16
  40c480:	movk	x1, #0x616f, lsl #32
  40c484:	movk	x1, #0x74, lsl #48
  40c488:	str	x1, [x25, x0]
  40c48c:	b	409cd4 <ferror@plt+0x7f94>
  40c490:	adrp	x0, 458000 <warn@@Base+0x8640>
  40c494:	add	x0, x0, #0x7f0
  40c498:	ldp	x2, x3, [x0]
  40c49c:	stp	x2, x3, [x1]
  40c4a0:	ldur	x0, [x0, #14]
  40c4a4:	stur	x0, [x1, #14]
  40c4a8:	cbnz	w24, 409850 <ferror@plt+0x7b10>
  40c4ac:	ldp	x25, x26, [sp, #64]
  40c4b0:	b	4092f0 <ferror@plt+0x75b0>
  40c4b4:	adrp	x0, 458000 <warn@@Base+0x8640>
  40c4b8:	add	x0, x0, #0x8b0
  40c4bc:	ldp	x2, x3, [x0]
  40c4c0:	stp	x2, x3, [x1]
  40c4c4:	cbz	w24, 40c5c8 <ferror@plt+0xa888>
  40c4c8:	add	x26, x21, #0x850
  40c4cc:	stp	x27, x28, [sp, #80]
  40c4d0:	adrp	x28, 458000 <warn@@Base+0x8640>
  40c4d4:	adrp	x27, 458000 <warn@@Base+0x8640>
  40c4d8:	add	x28, x28, #0x8c8
  40c4dc:	add	x27, x27, #0x8c0
  40c4e0:	mov	w25, #0x0                   	// #0
  40c4e4:	neg	w0, w24
  40c4e8:	and	w0, w0, w24
  40c4ec:	bic	w24, w24, w0
  40c4f0:	cmp	w0, #0x400, lsl #12
  40c4f4:	b.eq	40c530 <ferror@plt+0xa7f0>  // b.none
  40c4f8:	cmp	w0, #0x800, lsl #12
  40c4fc:	b.ne	40c524 <ferror@plt+0xa7e4>  // b.any
  40c500:	mov	x0, x26
  40c504:	bl	401900 <strlen@plt>
  40c508:	add	x1, x26, x0
  40c50c:	ldr	w3, [x27]
  40c510:	ldrh	w2, [x27, #4]
  40c514:	str	w3, [x26, x0]
  40c518:	strh	w2, [x1, #4]
  40c51c:	cbnz	w24, 40c4e4 <ferror@plt+0xa7a4>
  40c520:	b	409848 <ferror@plt+0x7b08>
  40c524:	mov	w25, #0x1                   	// #1
  40c528:	cbnz	w24, 40c4e4 <ferror@plt+0xa7a4>
  40c52c:	b	409848 <ferror@plt+0x7b08>
  40c530:	mov	x0, x26
  40c534:	bl	401900 <strlen@plt>
  40c538:	add	x1, x26, x0
  40c53c:	ldr	w3, [x28]
  40c540:	ldrh	w2, [x28, #4]
  40c544:	str	w3, [x26, x0]
  40c548:	strh	w2, [x1, #4]
  40c54c:	cbnz	w24, 40c4e4 <ferror@plt+0xa7a4>
  40c550:	b	409848 <ferror@plt+0x7b08>
  40c554:	adrp	x0, 458000 <warn@@Base+0x8640>
  40c558:	add	x0, x0, #0x818
  40c55c:	ldp	x2, x3, [x0]
  40c560:	stp	x2, x3, [x1]
  40c564:	cbz	w24, 40c5c0 <ferror@plt+0xa880>
  40c568:	adrp	x26, 458000 <warn@@Base+0x8640>
  40c56c:	add	x26, x26, #0x828
  40c570:	stp	x27, x28, [sp, #80]
  40c574:	add	x27, x21, #0x850
  40c578:	mov	w25, #0x0                   	// #0
  40c57c:	neg	w0, w24
  40c580:	and	w0, w0, w24
  40c584:	bic	w24, w24, w0
  40c588:	cmp	w0, #0x4
  40c58c:	b.eq	40c59c <ferror@plt+0xa85c>  // b.none
  40c590:	mov	w25, #0x1                   	// #1
  40c594:	cbnz	w24, 40c57c <ferror@plt+0xa83c>
  40c598:	b	409848 <ferror@plt+0x7b08>
  40c59c:	mov	x0, x27
  40c5a0:	bl	401900 <strlen@plt>
  40c5a4:	add	x0, x27, x0
  40c5a8:	ldp	x2, x3, [x26]
  40c5ac:	stp	x2, x3, [x0]
  40c5b0:	ldur	x1, [x26, #15]
  40c5b4:	stur	x1, [x0, #15]
  40c5b8:	cbnz	w24, 40c57c <ferror@plt+0xa83c>
  40c5bc:	b	409848 <ferror@plt+0x7b08>
  40c5c0:	ldp	x25, x26, [sp, #64]
  40c5c4:	b	4092f0 <ferror@plt+0x75b0>
  40c5c8:	ldp	x25, x26, [sp, #64]
  40c5cc:	b	4092f0 <ferror@plt+0x75b0>
  40c5d0:	ldp	x25, x26, [sp, #64]
  40c5d4:	b	4092f0 <ferror@plt+0x75b0>
  40c5d8:	sub	x1, x28, w24, uxtw
  40c5dc:	add	x0, x27, w24, uxtw
  40c5e0:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c5e4:	add	w24, w24, #0xa
  40c5e8:	add	x2, x2, #0x170
  40c5ec:	bl	4019e0 <snprintf@plt>
  40c5f0:	tbnz	w22, #20, 40c1fc <ferror@plt+0xa4bc>
  40c5f4:	b	40c8f8 <ferror@plt+0xabb8>
  40c5f8:	ldp	x25, x26, [sp, #64]
  40c5fc:	b	4092f0 <ferror@plt+0x75b0>
  40c600:	add	x24, x21, #0x850
  40c604:	mov	x0, x24
  40c608:	bl	401900 <strlen@plt>
  40c60c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c610:	add	x1, x1, #0xfa0
  40c614:	b	40ae44 <ferror@plt+0x9104>
  40c618:	add	x24, x21, #0x850
  40c61c:	mov	x0, x24
  40c620:	bl	401900 <strlen@plt>
  40c624:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c628:	add	x1, x1, #0xf20
  40c62c:	b	40ad78 <ferror@plt+0x9038>
  40c630:	add	x24, x21, #0x850
  40c634:	mov	x0, x24
  40c638:	bl	401900 <strlen@plt>
  40c63c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c640:	add	x1, x1, #0xf28
  40c644:	b	40ad78 <ferror@plt+0x9038>
  40c648:	add	x24, x21, #0x850
  40c64c:	mov	x0, x24
  40c650:	bl	401900 <strlen@plt>
  40c654:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c658:	add	x1, x1, #0xf18
  40c65c:	b	40ad78 <ferror@plt+0x9038>
  40c660:	add	x24, x21, #0x850
  40c664:	mov	x0, x24
  40c668:	bl	401900 <strlen@plt>
  40c66c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c670:	add	x1, x1, #0xf10
  40c674:	b	40ad78 <ferror@plt+0x9038>
  40c678:	add	x24, x21, #0x850
  40c67c:	mov	x0, x24
  40c680:	bl	401900 <strlen@plt>
  40c684:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c688:	add	x1, x1, #0xf40
  40c68c:	b	40ad78 <ferror@plt+0x9038>
  40c690:	add	x24, x21, #0x850
  40c694:	mov	x0, x24
  40c698:	bl	401900 <strlen@plt>
  40c69c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c6a0:	add	x1, x1, #0xfd0
  40c6a4:	b	40ad30 <ferror@plt+0x8ff0>
  40c6a8:	add	x24, x21, #0x850
  40c6ac:	mov	x0, x24
  40c6b0:	bl	401900 <strlen@plt>
  40c6b4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c6b8:	add	x1, x1, #0xfd8
  40c6bc:	add	x24, x24, x0
  40c6c0:	ldrb	w0, [x1, #16]
  40c6c4:	ldp	x2, x3, [x1]
  40c6c8:	stp	x2, x3, [x24]
  40c6cc:	strb	w0, [x24, #16]
  40c6d0:	b	409b78 <ferror@plt+0x7e38>
  40c6d4:	add	x24, x21, #0x850
  40c6d8:	mov	x0, x24
  40c6dc:	bl	401900 <strlen@plt>
  40c6e0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c6e4:	add	x1, x1, #0xf60
  40c6e8:	add	x2, x24, x0
  40c6ec:	ldr	x3, [x1]
  40c6f0:	str	x3, [x24, x0]
  40c6f4:	ldur	x0, [x1, #6]
  40c6f8:	stur	x0, [x2, #6]
  40c6fc:	b	409b78 <ferror@plt+0x7e38>
  40c700:	add	x24, x21, #0x850
  40c704:	mov	x0, x24
  40c708:	bl	401900 <strlen@plt>
  40c70c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c710:	add	x1, x1, #0xf38
  40c714:	b	40ad78 <ferror@plt+0x9038>
  40c718:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c71c:	add	x0, x0, #0x398
  40c720:	add	x1, x21, #0x850
  40c724:	ldr	x2, [x0]
  40c728:	str	x2, [x21, #2128]
  40c72c:	ldur	x0, [x0, #5]
  40c730:	stur	x0, [x1, #5]
  40c734:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c738:	b	40a8ec <ferror@plt+0x8bac>
  40c73c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c740:	add	x0, x0, #0x3b8
  40c744:	add	x1, x21, #0x850
  40c748:	ldp	x2, x3, [x0]
  40c74c:	stp	x2, x3, [x1]
  40c750:	ldrh	w0, [x0, #16]
  40c754:	strh	w0, [x21, #2144]
  40c758:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c75c:	b	40a8ec <ferror@plt+0x8bac>
  40c760:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c764:	add	x0, x0, #0x388
  40c768:	b	40c720 <ferror@plt+0xa9e0>
  40c76c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c770:	add	x0, x0, #0x378
  40c774:	ldr	x1, [x0]
  40c778:	str	x1, [x21, #2128]
  40c77c:	ldr	w0, [x0, #8]
  40c780:	str	w0, [x21, #2136]
  40c784:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c788:	b	40a8ec <ferror@plt+0x8bac>
  40c78c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c790:	add	x0, x0, #0x370
  40c794:	add	x1, x21, #0x850
  40c798:	ldr	w2, [x0]
  40c79c:	ldur	w0, [x0, #3]
  40c7a0:	str	w2, [x21, #2128]
  40c7a4:	stur	w0, [x1, #3]
  40c7a8:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c7ac:	b	40a8ec <ferror@plt+0x8bac>
  40c7b0:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c7b4:	add	x0, x0, #0x368
  40c7b8:	b	40c794 <ferror@plt+0xaa54>
  40c7bc:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c7c0:	add	x0, x0, #0x360
  40c7c4:	b	40c794 <ferror@plt+0xaa54>
  40c7c8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c7cc:	add	x0, x0, #0x358
  40c7d0:	ldr	w1, [x0]
  40c7d4:	ldrh	w0, [x0, #4]
  40c7d8:	str	w1, [x21, #2128]
  40c7dc:	strh	w0, [x21, #2132]
  40c7e0:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c7e4:	b	40a8ec <ferror@plt+0x8bac>
  40c7e8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c7ec:	add	x0, x0, #0x350
  40c7f0:	ldr	w1, [x0]
  40c7f4:	ldrh	w0, [x0, #4]
  40c7f8:	str	w1, [x21, #2128]
  40c7fc:	strh	w0, [x21, #2132]
  40c800:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c804:	b	40a8ec <ferror@plt+0x8bac>
  40c808:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c80c:	add	x0, x0, #0x348
  40c810:	b	40c794 <ferror@plt+0xaa54>
  40c814:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c818:	add	x0, x0, #0x338
  40c81c:	ldr	x1, [x0]
  40c820:	str	x1, [x21, #2128]
  40c824:	ldr	w0, [x0, #8]
  40c828:	str	w0, [x21, #2136]
  40c82c:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c830:	b	40a8ec <ferror@plt+0x8bac>
  40c834:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c838:	add	x0, x0, #0x328
  40c83c:	ldr	x1, [x0]
  40c840:	str	x1, [x21, #2128]
  40c844:	ldrh	w0, [x0, #8]
  40c848:	strh	w0, [x21, #2136]
  40c84c:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c850:	b	40a8ec <ferror@plt+0x8bac>
  40c854:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c858:	add	x0, x0, #0x318
  40c85c:	ldr	x1, [x0]
  40c860:	str	x1, [x21, #2128]
  40c864:	ldrb	w0, [x0, #8]
  40c868:	strb	w0, [x21, #2136]
  40c86c:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c870:	b	40a8ec <ferror@plt+0x8bac>
  40c874:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c878:	add	x0, x0, #0x310
  40c87c:	ldr	w1, [x0]
  40c880:	ldrh	w0, [x0, #4]
  40c884:	str	w1, [x21, #2128]
  40c888:	strh	w0, [x21, #2132]
  40c88c:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c890:	b	40a8ec <ferror@plt+0x8bac>
  40c894:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c898:	add	x0, x0, #0x308
  40c89c:	ldr	w1, [x0]
  40c8a0:	ldrh	w0, [x0, #4]
  40c8a4:	str	w1, [x21, #2128]
  40c8a8:	strh	w0, [x21, #2132]
  40c8ac:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c8b0:	b	40a8ec <ferror@plt+0x8bac>
  40c8b4:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c8b8:	add	x0, x0, #0x300
  40c8bc:	ldr	w1, [x0]
  40c8c0:	ldrh	w0, [x0, #4]
  40c8c4:	str	w1, [x21, #2128]
  40c8c8:	strh	w0, [x21, #2132]
  40c8cc:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c8d0:	b	40a8ec <ferror@plt+0x8bac>
  40c8d4:	add	x0, x21, #0x850
  40c8d8:	mov	x1, #0x400                 	// #1024
  40c8dc:	sub	x1, x1, w24, uxtw
  40c8e0:	add	x0, x0, w24, uxtw
  40c8e4:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c8e8:	add	w24, w24, #0x5
  40c8ec:	add	x2, x2, #0x188
  40c8f0:	bl	4019e0 <snprintf@plt>
  40c8f4:	b	40c200 <ferror@plt+0xa4c0>
  40c8f8:	add	x0, x21, #0x850
  40c8fc:	mov	x1, #0x400                 	// #1024
  40c900:	sub	x1, x1, w24, uxtw
  40c904:	add	x0, x0, w24, uxtw
  40c908:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c90c:	add	w24, w24, #0x5
  40c910:	add	x2, x2, #0x180
  40c914:	bl	4019e0 <snprintf@plt>
  40c918:	tbz	w22, #13, 40c200 <ferror@plt+0xa4c0>
  40c91c:	b	40c8d4 <ferror@plt+0xab94>
  40c920:	adrp	x0, 458000 <warn@@Base+0x8640>
  40c924:	add	x0, x0, #0xa78
  40c928:	ldr	x1, [x0]
  40c92c:	str	x1, [x21, #2128]
  40c930:	ldrh	w0, [x0, #8]
  40c934:	strh	w0, [x21, #2136]
  40c938:	b	40960c <ferror@plt+0x78cc>
  40c93c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40c940:	add	x0, x0, #0xa68
  40c944:	ldr	x1, [x0]
  40c948:	str	x1, [x21, #2128]
  40c94c:	ldrh	w0, [x0, #8]
  40c950:	strh	w0, [x21, #2136]
  40c954:	b	40960c <ferror@plt+0x78cc>
  40c958:	mov	w2, #0x5                   	// #5
  40c95c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c960:	mov	x0, #0x0                   	// #0
  40c964:	add	x1, x1, #0xff0
  40c968:	bl	401c70 <dcgettext@plt>
  40c96c:	mov	x1, x0
  40c970:	add	x0, x21, #0x850
  40c974:	bl	401a80 <strcat@plt>
  40c978:	b	409b78 <ferror@plt+0x7e38>
  40c97c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40c980:	add	x0, x0, #0x420
  40c984:	add	x1, x21, #0x850
  40c988:	ldr	x2, [x0]
  40c98c:	str	x2, [x21, #2128]
  40c990:	ldur	x0, [x0, #7]
  40c994:	stur	x0, [x1, #7]
  40c998:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40c99c:	b	40a8ec <ferror@plt+0x8bac>
  40c9a0:	add	w0, w26, #0x26
  40c9a4:	adrp	x2, 459000 <warn@@Base+0x9640>
  40c9a8:	sub	x1, x28, x0
  40c9ac:	add	x2, x2, #0x148
  40c9b0:	add	x0, x27, x0
  40c9b4:	bl	4019e0 <snprintf@plt>
  40c9b8:	ldp	x25, x26, [sp, #64]
  40c9bc:	ldp	x27, x28, [sp, #80]
  40c9c0:	b	4092f0 <ferror@plt+0x75b0>
  40c9c4:	add	x24, x21, #0x850
  40c9c8:	mov	x0, x24
  40c9cc:	bl	401900 <strlen@plt>
  40c9d0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c9d4:	add	x1, x1, #0xfc0
  40c9d8:	b	409b64 <ferror@plt+0x7e24>
  40c9dc:	add	x24, x21, #0x850
  40c9e0:	mov	x0, x24
  40c9e4:	bl	401900 <strlen@plt>
  40c9e8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40c9ec:	add	x1, x1, #0xf80
  40c9f0:	b	40ae44 <ferror@plt+0x9104>
  40c9f4:	add	x24, x21, #0x850
  40c9f8:	mov	x0, x24
  40c9fc:	bl	401900 <strlen@plt>
  40ca00:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ca04:	add	x1, x1, #0xf70
  40ca08:	b	40c6e8 <ferror@plt+0xa9a8>
  40ca0c:	ldp	x27, x28, [sp, #80]
  40ca10:	b	409cd0 <ferror@plt+0x7f90>
  40ca14:	ldp	x25, x26, [sp, #64]
  40ca18:	b	4092f0 <ferror@plt+0x75b0>
  40ca1c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ca20:	add	x0, x0, #0x410
  40ca24:	add	x1, x21, #0x850
  40ca28:	ldr	x2, [x0]
  40ca2c:	str	x2, [x21, #2128]
  40ca30:	ldur	x0, [x0, #6]
  40ca34:	stur	x0, [x1, #6]
  40ca38:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40ca3c:	b	40a8ec <ferror@plt+0x8bac>
  40ca40:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ca44:	add	x0, x0, #0x3f0
  40ca48:	add	x1, x21, #0x850
  40ca4c:	ldp	x2, x3, [x0]
  40ca50:	stp	x2, x3, [x1]
  40ca54:	ldrh	w2, [x0, #24]
  40ca58:	ldr	x0, [x0, #16]
  40ca5c:	str	x0, [x21, #2144]
  40ca60:	strh	w2, [x21, #2152]
  40ca64:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40ca68:	b	40a8ec <ferror@plt+0x8bac>
  40ca6c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ca70:	add	x0, x0, #0x3d0
  40ca74:	add	x1, x21, #0x850
  40ca78:	ldp	x2, x3, [x0]
  40ca7c:	stp	x2, x3, [x1]
  40ca80:	ldp	x2, x3, [x0, #16]
  40ca84:	stp	x2, x3, [x1, #16]
  40ca88:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40ca8c:	b	40a8ec <ferror@plt+0x8bac>
  40ca90:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ca94:	add	x0, x0, #0x3a8
  40ca98:	ldr	x1, [x0]
  40ca9c:	str	x1, [x21, #2128]
  40caa0:	ldr	w0, [x0, #8]
  40caa4:	str	w0, [x21, #2136]
  40caa8:	tbz	w22, #8, 409784 <ferror@plt+0x7a44>
  40caac:	b	40a8ec <ferror@plt+0x8bac>
  40cab0:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cab4:	add	x0, x0, #0xa58
  40cab8:	ldr	x1, [x0]
  40cabc:	str	x1, [x21, #2128]
  40cac0:	ldrh	w0, [x0, #8]
  40cac4:	strh	w0, [x21, #2136]
  40cac8:	b	40960c <ferror@plt+0x78cc>
  40cacc:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cad0:	add	x0, x0, #0xa48
  40cad4:	ldr	x1, [x0]
  40cad8:	str	x1, [x21, #2128]
  40cadc:	ldrh	w0, [x0, #8]
  40cae0:	strh	w0, [x21, #2136]
  40cae4:	b	40960c <ferror@plt+0x78cc>
  40cae8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40caec:	add	x0, x0, #0xa38
  40caf0:	ldr	x1, [x0]
  40caf4:	str	x1, [x21, #2128]
  40caf8:	ldrh	w0, [x0, #8]
  40cafc:	strh	w0, [x21, #2136]
  40cb00:	b	40960c <ferror@plt+0x78cc>
  40cb04:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cb08:	add	x0, x0, #0xa28
  40cb0c:	ldr	x1, [x0]
  40cb10:	str	x1, [x21, #2128]
  40cb14:	ldrh	w0, [x0, #8]
  40cb18:	strh	w0, [x21, #2136]
  40cb1c:	b	40960c <ferror@plt+0x78cc>
  40cb20:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cb24:	add	x0, x0, #0xa18
  40cb28:	ldr	x1, [x0]
  40cb2c:	str	x1, [x21, #2128]
  40cb30:	ldrh	w0, [x0, #8]
  40cb34:	strh	w0, [x21, #2136]
  40cb38:	b	40960c <ferror@plt+0x78cc>
  40cb3c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cb40:	add	x0, x0, #0xa08
  40cb44:	ldr	x1, [x0]
  40cb48:	str	x1, [x21, #2128]
  40cb4c:	ldrh	w0, [x0, #8]
  40cb50:	strh	w0, [x21, #2136]
  40cb54:	b	40960c <ferror@plt+0x78cc>
  40cb58:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cb5c:	add	x0, x0, #0x9f8
  40cb60:	ldr	x1, [x0]
  40cb64:	str	x1, [x21, #2128]
  40cb68:	ldrb	w0, [x0, #8]
  40cb6c:	strb	w0, [x21, #2136]
  40cb70:	b	40960c <ferror@plt+0x78cc>
  40cb74:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cb78:	add	x0, x0, #0x9e8
  40cb7c:	ldr	x1, [x0]
  40cb80:	str	x1, [x21, #2128]
  40cb84:	ldrb	w0, [x0, #8]
  40cb88:	strb	w0, [x21, #2136]
  40cb8c:	b	40960c <ferror@plt+0x78cc>
  40cb90:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cb94:	add	x0, x0, #0x9d8
  40cb98:	ldr	x1, [x0]
  40cb9c:	str	x1, [x21, #2128]
  40cba0:	ldrb	w0, [x0, #8]
  40cba4:	strb	w0, [x21, #2136]
  40cba8:	b	40960c <ferror@plt+0x78cc>
  40cbac:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cbb0:	add	x0, x0, #0x9c8
  40cbb4:	ldr	x1, [x0]
  40cbb8:	str	x1, [x21, #2128]
  40cbbc:	ldrb	w0, [x0, #8]
  40cbc0:	strb	w0, [x21, #2136]
  40cbc4:	b	40960c <ferror@plt+0x78cc>
  40cbc8:	mov	x0, #0x202c                	// #8236
  40cbcc:	movk	x0, #0x7661, lsl #16
  40cbd0:	movk	x0, #0x3a72, lsl #32
  40cbd4:	movk	x0, #0x36, lsl #48
  40cbd8:	str	x0, [x21, #2128]
  40cbdc:	b	40960c <ferror@plt+0x78cc>
  40cbe0:	mov	x0, #0x202c                	// #8236
  40cbe4:	movk	x0, #0x7661, lsl #16
  40cbe8:	movk	x0, #0x3a72, lsl #32
  40cbec:	movk	x0, #0x35, lsl #48
  40cbf0:	str	x0, [x21, #2128]
  40cbf4:	b	40960c <ferror@plt+0x78cc>
  40cbf8:	mov	x0, #0x202c                	// #8236
  40cbfc:	movk	x0, #0x7661, lsl #16
  40cc00:	movk	x0, #0x3a72, lsl #32
  40cc04:	movk	x0, #0x34, lsl #48
  40cc08:	str	x0, [x21, #2128]
  40cc0c:	b	40960c <ferror@plt+0x78cc>
  40cc10:	mov	x0, #0x202c                	// #8236
  40cc14:	movk	x0, #0x7661, lsl #16
  40cc18:	movk	x0, #0x3a72, lsl #32
  40cc1c:	movk	x0, #0x33, lsl #48
  40cc20:	str	x0, [x21, #2128]
  40cc24:	b	40960c <ferror@plt+0x78cc>
  40cc28:	mov	x0, #0x202c                	// #8236
  40cc2c:	movk	x0, #0x7661, lsl #16
  40cc30:	movk	x0, #0x3a72, lsl #32
  40cc34:	movk	x0, #0x32, lsl #48
  40cc38:	str	x0, [x21, #2128]
  40cc3c:	b	40960c <ferror@plt+0x78cc>
  40cc40:	mov	x0, #0x202c                	// #8236
  40cc44:	movk	x0, #0x7661, lsl #16
  40cc48:	movk	x0, #0x3a72, lsl #32
  40cc4c:	movk	x0, #0x31, lsl #48
  40cc50:	str	x0, [x21, #2128]
  40cc54:	b	40960c <ferror@plt+0x78cc>
  40cc58:	stp	x29, x30, [sp, #-64]!
  40cc5c:	mov	x29, sp
  40cc60:	stp	x19, x20, [sp, #16]
  40cc64:	mov	x20, x0
  40cc68:	mov	x0, #0x869f                	// #34463
  40cc6c:	stp	x21, x22, [sp, #32]
  40cc70:	movk	x0, #0x1, lsl #16
  40cc74:	mov	x19, x1
  40cc78:	stp	x23, x24, [sp, #48]
  40cc7c:	cmp	x1, x0
  40cc80:	mov	x23, x2
  40cc84:	b.ls	40cf50 <ferror@plt+0xb210>  // b.plast
  40cc88:	adrp	x0, 457000 <warn@@Base+0x7640>
  40cc8c:	add	x0, x0, #0xfd0
  40cc90:	bl	401cc0 <printf@plt>
  40cc94:	mov	w21, w0
  40cc98:	mov	x1, x19
  40cc9c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  40cca0:	add	x0, x0, #0x4d0
  40cca4:	bl	401cc0 <printf@plt>
  40cca8:	add	w0, w21, w0
  40ccac:	cmp	w0, #0x4
  40ccb0:	b.le	40cee4 <ferror@plt+0xb1a4>
  40ccb4:	mov	x1, x23
  40ccb8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ccbc:	add	x0, x0, #0x9b8
  40ccc0:	bl	401cc0 <printf@plt>
  40ccc4:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40ccc8:	add	x21, x1, #0x4a0
  40cccc:	ldr	x0, [x21, #3160]
  40ccd0:	cbz	x0, 40cce0 <ferror@plt+0xafa0>
  40ccd4:	ldr	x2, [x21, #3168]
  40ccd8:	cmp	x2, x19
  40ccdc:	b.hi	40cd0c <ferror@plt+0xafcc>  // b.pmore
  40cce0:	mov	w2, #0x5                   	// #5
  40cce4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cce8:	mov	x0, #0x0                   	// #0
  40ccec:	add	x1, x1, #0x9c0
  40ccf0:	bl	401c70 <dcgettext@plt>
  40ccf4:	mov	x1, x19
  40ccf8:	ldp	x19, x20, [sp, #16]
  40ccfc:	ldp	x21, x22, [sp, #32]
  40cd00:	ldp	x23, x24, [sp, #48]
  40cd04:	ldp	x29, x30, [sp], #64
  40cd08:	b	401cc0 <printf@plt>
  40cd0c:	ldr	w1, [x1, #1184]
  40cd10:	lsl	x19, x19, #5
  40cd14:	add	x23, x0, x19
  40cd18:	ldr	x2, [x0, x19]
  40cd1c:	cbnz	w1, 40cf8c <ferror@plt+0xb24c>
  40cd20:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  40cd24:	adrp	x1, 458000 <warn@@Base+0x8640>
  40cd28:	add	x1, x1, #0x88
  40cd2c:	ldr	x0, [x22, #1160]
  40cd30:	bl	401d20 <fprintf@plt>
  40cd34:	ldr	x1, [x22, #1160]
  40cd38:	mov	w0, #0x20                  	// #32
  40cd3c:	bl	401990 <putc@plt>
  40cd40:	ldr	x19, [x23, #8]
  40cd44:	mov	x0, #0x869f                	// #34463
  40cd48:	movk	x0, #0x1, lsl #16
  40cd4c:	cmp	x19, x0
  40cd50:	b.ls	40cfe4 <ferror@plt+0xb2a4>  // b.plast
  40cd54:	adrp	x0, 457000 <warn@@Base+0x7640>
  40cd58:	add	x0, x0, #0xfd0
  40cd5c:	bl	401cc0 <printf@plt>
  40cd60:	adrp	x0, 45d000 <warn@@Base+0xd640>
  40cd64:	mov	x1, x19
  40cd68:	add	x0, x0, #0x4d0
  40cd6c:	bl	401cc0 <printf@plt>
  40cd70:	ldrb	w2, [x23, #24]
  40cd74:	add	x24, x20, #0x1f
  40cd78:	and	w2, w2, #0xf
  40cd7c:	cmp	w2, #0x4
  40cd80:	b.eq	40cff8 <ferror@plt+0xb2b8>  // b.none
  40cd84:	b.hi	40ce80 <ferror@plt+0xb140>  // b.pmore
  40cd88:	cmp	w2, #0x2
  40cd8c:	b.eq	40cfcc <ferror@plt+0xb28c>  // b.none
  40cd90:	b.ls	40ceb0 <ferror@plt+0xb170>  // b.plast
  40cd94:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cd98:	cmp	w2, #0x3
  40cd9c:	add	x1, x1, #0x9a0
  40cda0:	b.ne	40ce9c <ferror@plt+0xb15c>  // b.any
  40cda4:	nop
  40cda8:	adrp	x19, 459000 <warn@@Base+0x9640>
  40cdac:	add	x19, x19, #0x9f8
  40cdb0:	mov	x0, x19
  40cdb4:	bl	401cc0 <printf@plt>
  40cdb8:	ldrb	w1, [x23, #24]
  40cdbc:	mov	x0, x24
  40cdc0:	lsr	w1, w1, #4
  40cdc4:	bl	405c48 <ferror@plt+0x3f08>
  40cdc8:	adrp	x2, 459000 <warn@@Base+0x9640>
  40cdcc:	mov	x1, x0
  40cdd0:	add	x0, x2, #0xa00
  40cdd4:	bl	401cc0 <printf@plt>
  40cdd8:	ldrb	w0, [x20, #31]
  40cddc:	cmp	w0, #0x6
  40cde0:	b.ne	40cf00 <ferror@plt+0xb1c0>  // b.any
  40cde4:	ldrb	w24, [x23, #25]
  40cde8:	sub	w1, w24, #0x4
  40cdec:	cmp	w1, #0x2
  40cdf0:	b.ls	40cf60 <ferror@plt+0xb220>  // b.plast
  40cdf4:	cmp	w24, #0x3
  40cdf8:	b.hi	40d004 <ferror@plt+0xb2c4>  // b.pmore
  40cdfc:	adrp	x0, 475000 <warn@@Base+0x25640>
  40ce00:	add	x0, x0, #0xa70
  40ce04:	add	x0, x0, #0x470
  40ce08:	ldr	x1, [x0, x24, lsl #3]
  40ce0c:	mov	x0, x19
  40ce10:	bl	401cc0 <printf@plt>
  40ce14:	ldr	w1, [x23, #28]
  40ce18:	mov	x0, x20
  40ce1c:	bl	407c90 <ferror@plt+0x5f50>
  40ce20:	mov	x1, x0
  40ce24:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ce28:	add	x0, x0, #0xa38
  40ce2c:	bl	401cc0 <printf@plt>
  40ce30:	ldr	x0, [x21, #3176]
  40ce34:	cbz	x0, 40ce48 <ferror@plt+0xb108>
  40ce38:	ldr	x1, [x23, #16]
  40ce3c:	ldr	x2, [x21, #3184]
  40ce40:	cmp	x1, x2
  40ce44:	b.cc	40cfa4 <ferror@plt+0xb264>  // b.lo, b.ul, b.last
  40ce48:	mov	w2, #0x5                   	// #5
  40ce4c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ce50:	mov	x0, #0x0                   	// #0
  40ce54:	add	x1, x1, #0xa40
  40ce58:	bl	401c70 <dcgettext@plt>
  40ce5c:	ldr	x1, [x23, #16]
  40ce60:	bl	401cc0 <printf@plt>
  40ce64:	ldr	x1, [x22, #1160]
  40ce68:	mov	w0, #0xa                   	// #10
  40ce6c:	ldp	x19, x20, [sp, #16]
  40ce70:	ldp	x21, x22, [sp, #32]
  40ce74:	ldp	x23, x24, [sp, #48]
  40ce78:	ldp	x29, x30, [sp], #64
  40ce7c:	b	401990 <putc@plt>
  40ce80:	cmp	w2, #0x8
  40ce84:	b.eq	40cfd8 <ferror@plt+0xb298>  // b.none
  40ce88:	b.ls	40cec8 <ferror@plt+0xb188>  // b.plast
  40ce8c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ce90:	cmp	w2, #0x9
  40ce94:	add	x1, x1, #0x9a8
  40ce98:	b.eq	40cda8 <ferror@plt+0xb068>  // b.none
  40ce9c:	add	x1, x20, #0x52
  40cea0:	mov	x0, x24
  40cea4:	bl	404fb8 <ferror@plt+0x3278>
  40cea8:	mov	x1, x0
  40ceac:	b	40cda8 <ferror@plt+0xb068>
  40ceb0:	cbz	w2, 40cf80 <ferror@plt+0xb240>
  40ceb4:	cmp	w2, #0x1
  40ceb8:	b.ne	40ce9c <ferror@plt+0xb15c>  // b.any
  40cebc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cec0:	add	x1, x1, #0x980
  40cec4:	b	40cda8 <ferror@plt+0xb068>
  40cec8:	cmp	w2, #0x5
  40cecc:	b.eq	40cf74 <ferror@plt+0xb234>  // b.none
  40ced0:	cmp	w2, #0x6
  40ced4:	b.ne	40ce9c <ferror@plt+0xb15c>  // b.any
  40ced8:	adrp	x1, 468000 <warn@@Base+0x18640>
  40cedc:	add	x1, x1, #0x860
  40cee0:	b	40cda8 <ferror@plt+0xb068>
  40cee4:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  40cee8:	adrp	x2, 458000 <warn@@Base+0x8640>
  40ceec:	add	x2, x2, #0x610
  40cef0:	ldr	x1, [x22, #1160]
  40cef4:	add	x0, x2, w0, sxtw
  40cef8:	bl	401910 <fputs@plt>
  40cefc:	b	40ccb4 <ferror@plt+0xaf74>
  40cf00:	ldrb	w2, [x23, #25]
  40cf04:	adrp	x1, 475000 <warn@@Base+0x25640>
  40cf08:	add	x1, x1, #0xa70
  40cf0c:	mov	x0, x19
  40cf10:	and	x3, x2, #0x3
  40cf14:	add	x1, x1, #0x470
  40cf18:	and	w19, w2, #0x3
  40cf1c:	ldr	x1, [x1, x3, lsl #3]
  40cf20:	bl	401cc0 <printf@plt>
  40cf24:	ldrb	w1, [x23, #25]
  40cf28:	cmp	w1, w19
  40cf2c:	b.eq	40ce14 <ferror@plt+0xb0d4>  // b.none
  40cf30:	eor	w1, w1, w19
  40cf34:	mov	x0, x20
  40cf38:	bl	406dc0 <ferror@plt+0x5080>
  40cf3c:	mov	x1, x0
  40cf40:	adrp	x0, 459000 <warn@@Base+0x9640>
  40cf44:	add	x0, x0, #0xa30
  40cf48:	bl	401cc0 <printf@plt>
  40cf4c:	b	40ce14 <ferror@plt+0xb0d4>
  40cf50:	adrp	x0, 459000 <warn@@Base+0x9640>
  40cf54:	add	x0, x0, #0x9b0
  40cf58:	bl	401cc0 <printf@plt>
  40cf5c:	b	40ccac <ferror@plt+0xaf6c>
  40cf60:	adrp	x0, 475000 <warn@@Base+0x25640>
  40cf64:	add	x0, x0, #0xa70
  40cf68:	add	x0, x0, #0x458
  40cf6c:	ldr	x1, [x0, w1, uxtw #3]
  40cf70:	b	40ce0c <ferror@plt+0xb0cc>
  40cf74:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cf78:	add	x1, x1, #0x998
  40cf7c:	b	40cda8 <ferror@plt+0xb068>
  40cf80:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cf84:	add	x1, x1, #0x970
  40cf88:	b	40cda8 <ferror@plt+0xb068>
  40cf8c:	mov	x1, x2
  40cf90:	adrp	x0, 458000 <warn@@Base+0x8640>
  40cf94:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  40cf98:	add	x0, x0, #0x80
  40cf9c:	bl	401cc0 <printf@plt>
  40cfa0:	b	40cd34 <ferror@plt+0xaff4>
  40cfa4:	add	x1, x0, x1
  40cfa8:	mov	w0, #0x19                  	// #25
  40cfac:	bl	404800 <ferror@plt+0x2ac0>
  40cfb0:	ldr	x1, [x22, #1160]
  40cfb4:	mov	w0, #0xa                   	// #10
  40cfb8:	ldp	x19, x20, [sp, #16]
  40cfbc:	ldp	x21, x22, [sp, #32]
  40cfc0:	ldp	x23, x24, [sp, #48]
  40cfc4:	ldp	x29, x30, [sp], #64
  40cfc8:	b	401990 <putc@plt>
  40cfcc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cfd0:	add	x1, x1, #0x988
  40cfd4:	b	40cda8 <ferror@plt+0xb068>
  40cfd8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cfdc:	add	x1, x1, #0x990
  40cfe0:	b	40cda8 <ferror@plt+0xb068>
  40cfe4:	mov	x1, x19
  40cfe8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40cfec:	add	x0, x0, #0x9b0
  40cff0:	bl	401cc0 <printf@plt>
  40cff4:	b	40cd70 <ferror@plt+0xb030>
  40cff8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40cffc:	add	x1, x1, #0x978
  40d000:	b	40cda8 <ferror@plt+0xb068>
  40d004:	mov	w2, #0x5                   	// #5
  40d008:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d00c:	mov	x0, #0x0                   	// #0
  40d010:	add	x1, x1, #0xa08
  40d014:	bl	401c70 <dcgettext@plt>
  40d018:	mov	w1, w24
  40d01c:	bl	44f3e8 <error@@Base>
  40d020:	adrp	x1, 456000 <warn@@Base+0x6640>
  40d024:	add	x1, x1, #0xd38
  40d028:	mov	w2, #0x5                   	// #5
  40d02c:	mov	x0, #0x0                   	// #0
  40d030:	bl	401c70 <dcgettext@plt>
  40d034:	mov	x1, x0
  40d038:	b	40ce0c <ferror@plt+0xb0cc>
  40d03c:	nop
  40d040:	stp	x29, x30, [sp, #-64]!
  40d044:	mov	w2, #0x0                   	// #0
  40d048:	mov	x29, sp
  40d04c:	add	x4, sp, #0x3c
  40d050:	add	x3, sp, #0x38
  40d054:	stp	x19, x20, [sp, #16]
  40d058:	mov	x20, x0
  40d05c:	str	x21, [sp, #32]
  40d060:	mov	x21, x1
  40d064:	bl	44e590 <ferror@plt+0x4c850>
  40d068:	mov	x19, x0
  40d06c:	tst	x0, #0xffffffff00000000
  40d070:	ldp	w1, w0, [sp, #56]
  40d074:	add	x20, x20, x1
  40d078:	b.eq	40d11c <ferror@plt+0xb3dc>  // b.none
  40d07c:	orr	w1, w0, #0x2
  40d080:	str	w1, [sp, #60]
  40d084:	tbz	w0, #0, 40d128 <ferror@plt+0xb3e8>
  40d088:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d08c:	add	x1, x1, #0xe0
  40d090:	mov	w2, #0x5                   	// #5
  40d094:	mov	x0, #0x0                   	// #0
  40d098:	bl	401c70 <dcgettext@plt>
  40d09c:	bl	44f3e8 <error@@Base>
  40d0a0:	adrp	x2, 4aa000 <warn@@Base+0x5a640>
  40d0a4:	add	x2, x2, #0x260
  40d0a8:	ldr	w0, [x2, #8]
  40d0ac:	cmp	w0, w19
  40d0b0:	b.eq	40d39c <ferror@plt+0xb65c>  // b.none
  40d0b4:	ldr	w0, [x2, #24]
  40d0b8:	cmp	w19, w0
  40d0bc:	b.eq	40d144 <ferror@plt+0xb404>  // b.none
  40d0c0:	ldr	w0, [x2, #40]
  40d0c4:	cmp	w19, w0
  40d0c8:	b.eq	40d3c0 <ferror@plt+0xb680>  // b.none
  40d0cc:	ldr	w0, [x2, #56]
  40d0d0:	cmp	w19, w0
  40d0d4:	b.eq	40d3c8 <ferror@plt+0xb688>  // b.none
  40d0d8:	ldr	w0, [x2, #72]
  40d0dc:	cmp	w19, w0
  40d0e0:	b.eq	40d3d0 <ferror@plt+0xb690>  // b.none
  40d0e4:	ldr	w0, [x2, #88]
  40d0e8:	mov	w1, #0x5                   	// #5
  40d0ec:	cmp	w0, w19
  40d0f0:	b.eq	40d148 <ferror@plt+0xb408>  // b.none
  40d0f4:	mov	x1, x20
  40d0f8:	mov	x2, x21
  40d0fc:	mov	w0, w19
  40d100:	bl	407fb8 <ferror@plt+0x6278>
  40d104:	mov	x20, x0
  40d108:	mov	x0, x20
  40d10c:	ldp	x19, x20, [sp, #16]
  40d110:	ldr	x21, [sp, #32]
  40d114:	ldp	x29, x30, [sp], #64
  40d118:	ret
  40d11c:	tbnz	w0, #0, 40d088 <ferror@plt+0xb348>
  40d120:	tbz	w0, #1, 40d0a0 <ferror@plt+0xb360>
  40d124:	nop
  40d128:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d12c:	add	x1, x1, #0xf8
  40d130:	mov	w2, #0x5                   	// #5
  40d134:	mov	x0, #0x0                   	// #0
  40d138:	bl	401c70 <dcgettext@plt>
  40d13c:	bl	44f3e8 <error@@Base>
  40d140:	b	40d0a0 <ferror@plt+0xb360>
  40d144:	mov	w1, #0x1                   	// #1
  40d148:	ubfiz	x1, x1, #4, #3
  40d14c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40d150:	add	x0, x0, #0xa58
  40d154:	ldr	x1, [x2, x1]
  40d158:	bl	401cc0 <printf@plt>
  40d15c:	cmp	w19, #0x6
  40d160:	b.eq	40d2dc <ferror@plt+0xb59c>  // b.none
  40d164:	b.hi	40d1a0 <ferror@plt+0xb460>  // b.pmore
  40d168:	cmp	w19, #0x4
  40d16c:	b.eq	40d25c <ferror@plt+0xb51c>  // b.none
  40d170:	cmp	w19, #0x5
  40d174:	b.ne	40d0f4 <ferror@plt+0xb3b4>  // b.any
  40d178:	mov	x2, x21
  40d17c:	mov	x1, x20
  40d180:	mov	w0, #0xffffffff            	// #-1
  40d184:	bl	407fb8 <ferror@plt+0x6278>
  40d188:	mov	x20, x0
  40d18c:	mov	x0, x20
  40d190:	ldp	x19, x20, [sp, #16]
  40d194:	ldr	x21, [sp, #32]
  40d198:	ldp	x29, x30, [sp], #64
  40d19c:	ret
  40d1a0:	cmp	w19, #0xc
  40d1a4:	b.ne	40d228 <ferror@plt+0xb4e8>  // b.any
  40d1a8:	mov	x1, x21
  40d1ac:	mov	x0, x20
  40d1b0:	add	x4, sp, #0x3c
  40d1b4:	add	x3, sp, #0x38
  40d1b8:	mov	w2, #0x0                   	// #0
  40d1bc:	bl	44e590 <ferror@plt+0x4c850>
  40d1c0:	mov	x19, x0
  40d1c4:	tst	x0, #0xffffffff00000000
  40d1c8:	ldp	w1, w0, [sp, #56]
  40d1cc:	add	x20, x20, x1
  40d1d0:	b.eq	40d238 <ferror@plt+0xb4f8>  // b.none
  40d1d4:	orr	w1, w0, #0x2
  40d1d8:	str	w1, [sp, #60]
  40d1dc:	tbz	w0, #0, 40d240 <ferror@plt+0xb500>
  40d1e0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d1e4:	add	x1, x1, #0xe0
  40d1e8:	mov	w2, #0x5                   	// #5
  40d1ec:	mov	x0, #0x0                   	// #0
  40d1f0:	bl	401c70 <dcgettext@plt>
  40d1f4:	bl	44f3e8 <error@@Base>
  40d1f8:	mov	w2, #0x5                   	// #5
  40d1fc:	adrp	x1, 486000 <warn@@Base+0x36640>
  40d200:	mov	x0, #0x0                   	// #0
  40d204:	add	x1, x1, #0xa80
  40d208:	bl	401c70 <dcgettext@plt>
  40d20c:	mov	w1, w19
  40d210:	bl	401cc0 <printf@plt>
  40d214:	mov	x0, x20
  40d218:	ldp	x19, x20, [sp, #16]
  40d21c:	ldr	x21, [sp, #32]
  40d220:	ldp	x29, x30, [sp], #64
  40d224:	ret
  40d228:	and	w0, w19, #0xfffffffd
  40d22c:	cmp	w0, #0x8
  40d230:	b.eq	40d1a8 <ferror@plt+0xb468>  // b.none
  40d234:	b	40d0f4 <ferror@plt+0xb3b4>
  40d238:	tbnz	w0, #0, 40d1e0 <ferror@plt+0xb4a0>
  40d23c:	tbz	w0, #1, 40d1f8 <ferror@plt+0xb4b8>
  40d240:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d244:	add	x1, x1, #0xf8
  40d248:	mov	w2, #0x5                   	// #5
  40d24c:	mov	x0, #0x0                   	// #0
  40d250:	bl	401c70 <dcgettext@plt>
  40d254:	bl	44f3e8 <error@@Base>
  40d258:	b	40d1f8 <ferror@plt+0xb4b8>
  40d25c:	mov	x1, x21
  40d260:	mov	x0, x20
  40d264:	add	x4, sp, #0x3c
  40d268:	add	x3, sp, #0x38
  40d26c:	mov	w2, #0x0                   	// #0
  40d270:	bl	44e590 <ferror@plt+0x4c850>
  40d274:	mov	x19, x0
  40d278:	tst	x0, #0xffffffff00000000
  40d27c:	ldp	w1, w0, [sp, #56]
  40d280:	add	x20, x20, x1
  40d284:	b.eq	40d378 <ferror@plt+0xb638>  // b.none
  40d288:	orr	w1, w0, #0x2
  40d28c:	str	w1, [sp, #60]
  40d290:	tbz	w0, #0, 40d380 <ferror@plt+0xb640>
  40d294:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d298:	add	x1, x1, #0xe0
  40d29c:	mov	w2, #0x5                   	// #5
  40d2a0:	mov	x0, #0x0                   	// #0
  40d2a4:	bl	401c70 <dcgettext@plt>
  40d2a8:	bl	44f3e8 <error@@Base>
  40d2ac:	mov	w2, #0x5                   	// #5
  40d2b0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d2b4:	mov	x0, #0x0                   	// #0
  40d2b8:	add	x1, x1, #0xa90
  40d2bc:	bl	401c70 <dcgettext@plt>
  40d2c0:	mov	w1, w19
  40d2c4:	bl	401cc0 <printf@plt>
  40d2c8:	mov	x0, x20
  40d2cc:	ldp	x19, x20, [sp, #16]
  40d2d0:	ldr	x21, [sp, #32]
  40d2d4:	ldp	x29, x30, [sp], #64
  40d2d8:	ret
  40d2dc:	mov	x1, x21
  40d2e0:	mov	x0, x20
  40d2e4:	add	x4, sp, #0x3c
  40d2e8:	add	x3, sp, #0x38
  40d2ec:	mov	w2, #0x0                   	// #0
  40d2f0:	bl	44e590 <ferror@plt+0x4c850>
  40d2f4:	mov	x19, x0
  40d2f8:	tst	x0, #0xffffffff00000000
  40d2fc:	ldp	w1, w0, [sp, #56]
  40d300:	add	x20, x20, x1
  40d304:	b.eq	40d354 <ferror@plt+0xb614>  // b.none
  40d308:	orr	w1, w0, #0x2
  40d30c:	str	w1, [sp, #60]
  40d310:	tbz	w0, #0, 40d35c <ferror@plt+0xb61c>
  40d314:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d318:	add	x1, x1, #0xe0
  40d31c:	mov	w2, #0x5                   	// #5
  40d320:	mov	x0, #0x0                   	// #0
  40d324:	bl	401c70 <dcgettext@plt>
  40d328:	bl	44f3e8 <error@@Base>
  40d32c:	cbz	w19, 40d3a4 <ferror@plt+0xb664>
  40d330:	cmp	w19, #0x1
  40d334:	b.ne	40d108 <ferror@plt+0xb3c8>  // b.any
  40d338:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d33c:	add	x1, x1, #0xa78
  40d340:	mov	w2, #0x5                   	// #5
  40d344:	mov	x0, #0x0                   	// #0
  40d348:	bl	401c70 <dcgettext@plt>
  40d34c:	bl	401cc0 <printf@plt>
  40d350:	b	40d108 <ferror@plt+0xb3c8>
  40d354:	tbnz	w0, #0, 40d314 <ferror@plt+0xb5d4>
  40d358:	tbz	w0, #1, 40d32c <ferror@plt+0xb5ec>
  40d35c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d360:	add	x1, x1, #0xf8
  40d364:	mov	w2, #0x5                   	// #5
  40d368:	mov	x0, #0x0                   	// #0
  40d36c:	bl	401c70 <dcgettext@plt>
  40d370:	bl	44f3e8 <error@@Base>
  40d374:	b	40d32c <ferror@plt+0xb5ec>
  40d378:	tbnz	w0, #0, 40d294 <ferror@plt+0xb554>
  40d37c:	tbz	w0, #1, 40d2ac <ferror@plt+0xb56c>
  40d380:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d384:	add	x1, x1, #0xf8
  40d388:	mov	w2, #0x5                   	// #5
  40d38c:	mov	x0, #0x0                   	// #0
  40d390:	bl	401c70 <dcgettext@plt>
  40d394:	bl	44f3e8 <error@@Base>
  40d398:	b	40d2ac <ferror@plt+0xb56c>
  40d39c:	mov	w1, #0x0                   	// #0
  40d3a0:	b	40d148 <ferror@plt+0xb408>
  40d3a4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d3a8:	add	x1, x1, #0xa60
  40d3ac:	mov	w2, #0x5                   	// #5
  40d3b0:	mov	x0, #0x0                   	// #0
  40d3b4:	bl	401c70 <dcgettext@plt>
  40d3b8:	bl	401cc0 <printf@plt>
  40d3bc:	b	40d108 <ferror@plt+0xb3c8>
  40d3c0:	mov	w1, #0x2                   	// #2
  40d3c4:	b	40d148 <ferror@plt+0xb408>
  40d3c8:	mov	w1, #0x3                   	// #3
  40d3cc:	b	40d148 <ferror@plt+0xb408>
  40d3d0:	mov	w1, #0x4                   	// #4
  40d3d4:	b	40d148 <ferror@plt+0xb408>
  40d3d8:	stp	x29, x30, [sp, #-64]!
  40d3dc:	mov	x29, sp
  40d3e0:	add	x4, sp, #0x3c
  40d3e4:	add	x3, sp, #0x38
  40d3e8:	stp	x19, x20, [sp, #16]
  40d3ec:	mov	x19, x0
  40d3f0:	stp	x21, x22, [sp, #32]
  40d3f4:	mov	x21, x2
  40d3f8:	mov	x22, x1
  40d3fc:	mov	x1, x2
  40d400:	mov	w2, #0x0                   	// #0
  40d404:	bl	44e590 <ferror@plt+0x4c850>
  40d408:	mov	x20, x0
  40d40c:	tst	x0, #0xffffffff00000000
  40d410:	ldp	w2, w0, [sp, #56]
  40d414:	add	x19, x19, x2
  40d418:	b.eq	40d474 <ferror@plt+0xb734>  // b.none
  40d41c:	orr	w1, w0, #0x2
  40d420:	str	w1, [sp, #60]
  40d424:	tbz	w0, #0, 40d480 <ferror@plt+0xb740>
  40d428:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d42c:	add	x1, x1, #0xe0
  40d430:	mov	w2, #0x5                   	// #5
  40d434:	mov	x0, #0x0                   	// #0
  40d438:	bl	401c70 <dcgettext@plt>
  40d43c:	bl	44f3e8 <error@@Base>
  40d440:	cmp	w20, #0x20
  40d444:	b.eq	40d4a0 <ferror@plt+0xb760>  // b.none
  40d448:	mov	x2, x21
  40d44c:	tbnz	w20, #1, 40d550 <ferror@plt+0xb810>
  40d450:	mov	x0, x19
  40d454:	mov	w1, w20
  40d458:	blr	x22
  40d45c:	mov	x19, x0
  40d460:	mov	x0, x19
  40d464:	ldp	x19, x20, [sp, #16]
  40d468:	ldp	x21, x22, [sp, #32]
  40d46c:	ldp	x29, x30, [sp], #64
  40d470:	ret
  40d474:	tbnz	w0, #0, 40d428 <ferror@plt+0xb6e8>
  40d478:	tbz	w0, #1, 40d440 <ferror@plt+0xb700>
  40d47c:	nop
  40d480:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d484:	add	x1, x1, #0xf8
  40d488:	mov	w2, #0x5                   	// #5
  40d48c:	mov	x0, #0x0                   	// #0
  40d490:	bl	401c70 <dcgettext@plt>
  40d494:	bl	44f3e8 <error@@Base>
  40d498:	cmp	w20, #0x20
  40d49c:	b.ne	40d448 <ferror@plt+0xb708>  // b.any
  40d4a0:	mov	x1, x21
  40d4a4:	mov	x0, x19
  40d4a8:	add	x4, sp, #0x3c
  40d4ac:	add	x3, sp, #0x38
  40d4b0:	mov	w2, #0x0                   	// #0
  40d4b4:	bl	44e590 <ferror@plt+0x4c850>
  40d4b8:	mov	x20, x0
  40d4bc:	tst	x0, #0xffffffff00000000
  40d4c0:	ldp	w1, w0, [sp, #56]
  40d4c4:	add	x19, x19, x1
  40d4c8:	b.eq	40d5a0 <ferror@plt+0xb860>  // b.none
  40d4cc:	orr	w1, w0, #0x2
  40d4d0:	str	w1, [sp, #60]
  40d4d4:	tbz	w0, #0, 40d5a8 <ferror@plt+0xb868>
  40d4d8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d4dc:	add	x1, x1, #0xe0
  40d4e0:	mov	w2, #0x5                   	// #5
  40d4e4:	mov	x0, #0x0                   	// #0
  40d4e8:	bl	401c70 <dcgettext@plt>
  40d4ec:	bl	44f3e8 <error@@Base>
  40d4f0:	mov	w2, #0x5                   	// #5
  40d4f4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d4f8:	mov	x0, #0x0                   	// #0
  40d4fc:	add	x1, x1, #0xaa0
  40d500:	bl	401c70 <dcgettext@plt>
  40d504:	mov	w1, w20
  40d508:	bl	401cc0 <printf@plt>
  40d50c:	cmp	x21, x19
  40d510:	b.eq	40d5c4 <ferror@plt+0xb884>  // b.none
  40d514:	sub	x0, x21, #0x1
  40d518:	cmp	x19, x0
  40d51c:	b.cc	40d574 <ferror@plt+0xb834>  // b.lo, b.ul, b.last
  40d520:	adrp	x1, 456000 <warn@@Base+0x6640>
  40d524:	add	x1, x1, #0xd78
  40d528:	mov	w2, #0x5                   	// #5
  40d52c:	mov	x19, x21
  40d530:	mov	x0, #0x0                   	// #0
  40d534:	bl	401c70 <dcgettext@plt>
  40d538:	bl	401cc0 <printf@plt>
  40d53c:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40d540:	mov	w0, #0xa                   	// #10
  40d544:	ldr	x1, [x1, #1160]
  40d548:	bl	401990 <putc@plt>
  40d54c:	b	40d460 <ferror@plt+0xb720>
  40d550:	mov	x1, x19
  40d554:	mov	w0, w20
  40d558:	bl	407fb8 <ferror@plt+0x6278>
  40d55c:	mov	x19, x0
  40d560:	mov	x0, x19
  40d564:	ldp	x19, x20, [sp, #16]
  40d568:	ldp	x21, x22, [sp, #32]
  40d56c:	ldp	x29, x30, [sp], #64
  40d570:	ret
  40d574:	sub	x21, x21, x19
  40d578:	mov	x1, x19
  40d57c:	sub	x21, x21, #0x1
  40d580:	mov	w0, w21
  40d584:	bl	404800 <ferror@plt+0x2ac0>
  40d588:	mov	x0, x19
  40d58c:	mov	x1, x21
  40d590:	bl	401940 <strnlen@plt>
  40d594:	add	x0, x0, #0x1
  40d598:	add	x19, x19, x0
  40d59c:	b	40d53c <ferror@plt+0xb7fc>
  40d5a0:	tbnz	w0, #0, 40d4d8 <ferror@plt+0xb798>
  40d5a4:	tbz	w0, #1, 40d4f0 <ferror@plt+0xb7b0>
  40d5a8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d5ac:	add	x1, x1, #0xf8
  40d5b0:	mov	w2, #0x5                   	// #5
  40d5b4:	mov	x0, #0x0                   	// #0
  40d5b8:	bl	401c70 <dcgettext@plt>
  40d5bc:	bl	44f3e8 <error@@Base>
  40d5c0:	b	40d4f0 <ferror@plt+0xb7b0>
  40d5c4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d5c8:	add	x1, x1, #0xab8
  40d5cc:	mov	w2, #0x5                   	// #5
  40d5d0:	mov	x0, #0x0                   	// #0
  40d5d4:	bl	401c70 <dcgettext@plt>
  40d5d8:	bl	401cc0 <printf@plt>
  40d5dc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d5e0:	add	x1, x1, #0xac8
  40d5e4:	mov	w2, #0x5                   	// #5
  40d5e8:	mov	x0, #0x0                   	// #0
  40d5ec:	bl	401c70 <dcgettext@plt>
  40d5f0:	bl	44f9c0 <warn@@Base>
  40d5f4:	b	40d460 <ferror@plt+0xb720>
  40d5f8:	stp	x29, x30, [sp, #-96]!
  40d5fc:	mov	w2, #0x0                   	// #0
  40d600:	mov	x29, sp
  40d604:	stp	x19, x20, [sp, #16]
  40d608:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  40d60c:	add	x19, x19, #0x4a0
  40d610:	stp	x21, x22, [sp, #32]
  40d614:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  40d618:	and	w21, w0, #0xff
  40d61c:	ldr	w3, [x19, #3192]
  40d620:	add	x1, sp, #0x58
  40d624:	ldr	x0, [x22, #1144]
  40d628:	add	w3, w3, #0x1
  40d62c:	str	w3, [x19, #3192]
  40d630:	bl	4018f0 <strtoul@plt>
  40d634:	mov	x20, x0
  40d638:	ldr	x1, [sp, #88]
  40d63c:	ldrb	w0, [x1]
  40d640:	cmp	w0, #0x0
  40d644:	ccmp	w20, #0x0, #0x1, eq  // eq = none
  40d648:	b.ge	40d690 <ferror@plt+0xb950>  // b.tcont
  40d64c:	ldr	x22, [x22, #1144]
  40d650:	mov	x0, #0x18                  	// #24
  40d654:	bl	401a30 <malloc@plt>
  40d658:	mov	x20, x0
  40d65c:	cbz	x0, 40d738 <ferror@plt+0xb9f8>
  40d660:	mov	x0, x22
  40d664:	bl	401af0 <strdup@plt>
  40d668:	str	x0, [x20]
  40d66c:	cbz	x0, 40d720 <ferror@plt+0xb9e0>
  40d670:	ldr	x0, [x19, #3360]
  40d674:	strb	w21, [x20, #8]
  40d678:	str	x0, [x20, #16]
  40d67c:	str	x20, [x19, #3360]
  40d680:	ldp	x19, x20, [sp, #16]
  40d684:	ldp	x21, x22, [sp, #32]
  40d688:	ldp	x29, x30, [sp], #96
  40d68c:	ret
  40d690:	stp	x23, x24, [sp, #48]
  40d694:	add	x23, x19, #0xc80
  40d698:	ldr	w24, [x23, #152]
  40d69c:	cmp	w20, w24
  40d6a0:	b.cs	40d6d0 <ferror@plt+0xb990>  // b.hs, b.nlast
  40d6a4:	ldr	x22, [x19, #3344]
  40d6a8:	cbz	x22, 40d718 <ferror@plt+0xb9d8>
  40d6ac:	and	x20, x20, #0xffffffff
  40d6b0:	ldrb	w0, [x22, x20]
  40d6b4:	orr	w21, w21, w0
  40d6b8:	strb	w21, [x22, x20]
  40d6bc:	ldp	x19, x20, [sp, #16]
  40d6c0:	ldp	x21, x22, [sp, #32]
  40d6c4:	ldp	x23, x24, [sp, #48]
  40d6c8:	ldp	x29, x30, [sp], #96
  40d6cc:	ret
  40d6d0:	add	w0, w20, #0x1
  40d6d4:	mov	x1, #0x1                   	// #1
  40d6d8:	str	x25, [sp, #64]
  40d6dc:	bl	401aa0 <calloc@plt>
  40d6e0:	add	w25, w20, #0x1
  40d6e4:	mov	x22, x0
  40d6e8:	cbz	x0, 40d750 <ferror@plt+0xba10>
  40d6ec:	ldr	x23, [x23, #144]
  40d6f0:	cbz	x23, 40d708 <ferror@plt+0xb9c8>
  40d6f4:	mov	w2, w24
  40d6f8:	mov	x1, x23
  40d6fc:	bl	4018d0 <memcpy@plt>
  40d700:	mov	x0, x23
  40d704:	bl	401bc0 <free@plt>
  40d708:	str	x22, [x19, #3344]
  40d70c:	str	w25, [x19, #3352]
  40d710:	ldr	x25, [sp, #64]
  40d714:	b	40d6ac <ferror@plt+0xb96c>
  40d718:	ldp	x23, x24, [sp, #48]
  40d71c:	b	40d680 <ferror@plt+0xb940>
  40d720:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d724:	add	x1, x1, #0xae8
  40d728:	mov	w2, #0x5                   	// #5
  40d72c:	bl	401c70 <dcgettext@plt>
  40d730:	bl	44f3e8 <error@@Base>
  40d734:	b	40d670 <ferror@plt+0xb930>
  40d738:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d73c:	add	x1, x1, #0xae8
  40d740:	mov	w2, #0x5                   	// #5
  40d744:	bl	401c70 <dcgettext@plt>
  40d748:	bl	44f3e8 <error@@Base>
  40d74c:	b	40d660 <ferror@plt+0xb920>
  40d750:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d754:	add	x1, x1, #0xae8
  40d758:	mov	w2, #0x5                   	// #5
  40d75c:	bl	401c70 <dcgettext@plt>
  40d760:	bl	44f3e8 <error@@Base>
  40d764:	ldr	x25, [sp, #64]
  40d768:	b	40d6a4 <ferror@plt+0xb964>
  40d76c:	nop
  40d770:	stp	x29, x30, [sp, #-64]!
  40d774:	mov	w2, #0x0                   	// #0
  40d778:	mov	x29, sp
  40d77c:	add	x4, sp, #0x3c
  40d780:	add	x3, sp, #0x38
  40d784:	stp	x19, x20, [sp, #16]
  40d788:	mov	x20, x0
  40d78c:	str	x21, [sp, #32]
  40d790:	mov	x21, x1
  40d794:	bl	44e590 <ferror@plt+0x4c850>
  40d798:	mov	x19, x0
  40d79c:	tst	x0, #0xffffffff00000000
  40d7a0:	ldp	w1, w0, [sp, #56]
  40d7a4:	add	x20, x20, x1
  40d7a8:	b.eq	40d870 <ferror@plt+0xbb30>  // b.none
  40d7ac:	orr	w1, w0, #0x2
  40d7b0:	str	w1, [sp, #60]
  40d7b4:	tbz	w0, #0, 40d878 <ferror@plt+0xbb38>
  40d7b8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d7bc:	add	x1, x1, #0xe0
  40d7c0:	mov	w2, #0x5                   	// #5
  40d7c4:	mov	x0, #0x0                   	// #0
  40d7c8:	bl	401c70 <dcgettext@plt>
  40d7cc:	bl	44f3e8 <error@@Base>
  40d7d0:	cmp	w19, #0x6
  40d7d4:	b.eq	40d898 <ferror@plt+0xbb58>  // b.none
  40d7d8:	cmp	w19, #0x8
  40d7dc:	b.eq	40d9bc <ferror@plt+0xbc7c>  // b.none
  40d7e0:	cmp	w19, #0x4
  40d7e4:	b.eq	40d934 <ferror@plt+0xbbf4>  // b.none
  40d7e8:	mov	w2, #0x5                   	// #5
  40d7ec:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d7f0:	mov	x0, #0x0                   	// #0
  40d7f4:	add	x1, x1, #0xba0
  40d7f8:	bl	401c70 <dcgettext@plt>
  40d7fc:	mov	w1, w19
  40d800:	bl	401cc0 <printf@plt>
  40d804:	tbnz	w19, #0, 40da44 <ferror@plt+0xbd04>
  40d808:	mov	x1, x21
  40d80c:	mov	x0, x20
  40d810:	add	x4, sp, #0x3c
  40d814:	add	x3, sp, #0x38
  40d818:	mov	w2, #0x0                   	// #0
  40d81c:	bl	44e590 <ferror@plt+0x4c850>
  40d820:	mov	x19, x0
  40d824:	tst	x0, #0xffffffff00000000
  40d828:	ldp	w1, w0, [sp, #56]
  40d82c:	add	x20, x20, x1
  40d830:	b.eq	40dba4 <ferror@plt+0xbe64>  // b.none
  40d834:	orr	w1, w0, #0x2
  40d838:	str	w1, [sp, #60]
  40d83c:	tbz	w0, #0, 40dbb0 <ferror@plt+0xbe70>
  40d840:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d844:	add	x1, x1, #0xe0
  40d848:	mov	w2, #0x5                   	// #5
  40d84c:	mov	x0, #0x0                   	// #0
  40d850:	bl	401c70 <dcgettext@plt>
  40d854:	bl	44f3e8 <error@@Base>
  40d858:	mov	w2, w19
  40d85c:	mov	w1, w19
  40d860:	adrp	x0, 459000 <warn@@Base+0x9640>
  40d864:	add	x0, x0, #0xbb8
  40d868:	bl	401cc0 <printf@plt>
  40d86c:	b	40d918 <ferror@plt+0xbbd8>
  40d870:	tbnz	w0, #0, 40d7b8 <ferror@plt+0xba78>
  40d874:	tbz	w0, #1, 40d7d0 <ferror@plt+0xba90>
  40d878:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d87c:	add	x1, x1, #0xf8
  40d880:	mov	w2, #0x5                   	// #5
  40d884:	mov	x0, #0x0                   	// #0
  40d888:	bl	401c70 <dcgettext@plt>
  40d88c:	bl	44f3e8 <error@@Base>
  40d890:	cmp	w19, #0x6
  40d894:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40d898:	adrp	x0, 459000 <warn@@Base+0x9640>
  40d89c:	add	x0, x0, #0xb48
  40d8a0:	bl	401cc0 <printf@plt>
  40d8a4:	mov	x1, x21
  40d8a8:	mov	x0, x20
  40d8ac:	add	x4, sp, #0x3c
  40d8b0:	add	x3, sp, #0x38
  40d8b4:	mov	w2, #0x0                   	// #0
  40d8b8:	bl	44e590 <ferror@plt+0x4c850>
  40d8bc:	mov	x19, x0
  40d8c0:	tst	x0, #0xffffffff00000000
  40d8c4:	ldp	w1, w0, [sp, #56]
  40d8c8:	add	x20, x20, x1
  40d8cc:	b.eq	40da98 <ferror@plt+0xbd58>  // b.none
  40d8d0:	orr	w1, w0, #0x2
  40d8d4:	str	w1, [sp, #60]
  40d8d8:	tbz	w0, #0, 40daa0 <ferror@plt+0xbd60>
  40d8dc:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d8e0:	add	x1, x1, #0xe0
  40d8e4:	mov	w2, #0x5                   	// #5
  40d8e8:	mov	x0, #0x0                   	// #0
  40d8ec:	bl	401c70 <dcgettext@plt>
  40d8f0:	bl	44f3e8 <error@@Base>
  40d8f4:	cmp	w19, #0x1
  40d8f8:	b.eq	40da28 <ferror@plt+0xbce8>  // b.none
  40d8fc:	cmp	w19, #0x2
  40d900:	b.eq	40db0c <ferror@plt+0xbdcc>  // b.none
  40d904:	cbz	w19, 40db4c <ferror@plt+0xbe0c>
  40d908:	adrp	x0, 456000 <warn@@Base+0x6640>
  40d90c:	mov	w1, w19
  40d910:	add	x0, x0, #0xca8
  40d914:	bl	401cc0 <printf@plt>
  40d918:	cmp	x20, x21
  40d91c:	b.hi	40dbcc <ferror@plt+0xbe8c>  // b.pmore
  40d920:	mov	x0, x20
  40d924:	ldp	x19, x20, [sp, #16]
  40d928:	ldr	x21, [sp, #32]
  40d92c:	ldp	x29, x30, [sp], #64
  40d930:	ret
  40d934:	adrp	x0, 459000 <warn@@Base+0x9640>
  40d938:	add	x0, x0, #0xb18
  40d93c:	bl	401cc0 <printf@plt>
  40d940:	mov	x1, x21
  40d944:	mov	x0, x20
  40d948:	add	x4, sp, #0x3c
  40d94c:	add	x3, sp, #0x38
  40d950:	mov	w2, #0x0                   	// #0
  40d954:	bl	44e590 <ferror@plt+0x4c850>
  40d958:	mov	x19, x0
  40d95c:	tst	x0, #0xffffffff00000000
  40d960:	ldp	w1, w0, [sp, #56]
  40d964:	add	x20, x20, x1
  40d968:	b.eq	40dabc <ferror@plt+0xbd7c>  // b.none
  40d96c:	orr	w1, w0, #0x2
  40d970:	str	w1, [sp, #60]
  40d974:	tbz	w0, #0, 40dac8 <ferror@plt+0xbd88>
  40d978:	adrp	x1, 458000 <warn@@Base+0x8640>
  40d97c:	add	x1, x1, #0xe0
  40d980:	mov	w2, #0x5                   	// #5
  40d984:	mov	x0, #0x0                   	// #0
  40d988:	bl	401c70 <dcgettext@plt>
  40d98c:	bl	44f3e8 <error@@Base>
  40d990:	cmp	w19, #0x1
  40d994:	b.eq	40db88 <ferror@plt+0xbe48>  // b.none
  40d998:	cmp	w19, #0x2
  40d99c:	b.ne	40d904 <ferror@plt+0xbbc4>  // b.any
  40d9a0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40d9a4:	add	x1, x1, #0xb38
  40d9a8:	mov	w2, #0x5                   	// #5
  40d9ac:	mov	x0, #0x0                   	// #0
  40d9b0:	bl	401c70 <dcgettext@plt>
  40d9b4:	bl	401cc0 <printf@plt>
  40d9b8:	b	40d918 <ferror@plt+0xbbd8>
  40d9bc:	adrp	x0, 459000 <warn@@Base+0x9640>
  40d9c0:	add	x0, x0, #0xb70
  40d9c4:	bl	401cc0 <printf@plt>
  40d9c8:	mov	x1, x21
  40d9cc:	mov	x0, x20
  40d9d0:	add	x4, sp, #0x3c
  40d9d4:	add	x3, sp, #0x38
  40d9d8:	mov	w2, #0x0                   	// #0
  40d9dc:	bl	44e590 <ferror@plt+0x4c850>
  40d9e0:	mov	x19, x0
  40d9e4:	tst	x0, #0xffffffff00000000
  40d9e8:	ldp	w1, w0, [sp, #56]
  40d9ec:	add	x20, x20, x1
  40d9f0:	b.eq	40dae4 <ferror@plt+0xbda4>  // b.none
  40d9f4:	orr	w1, w0, #0x2
  40d9f8:	str	w1, [sp, #60]
  40d9fc:	tbz	w0, #0, 40daf0 <ferror@plt+0xbdb0>
  40da00:	adrp	x1, 458000 <warn@@Base+0x8640>
  40da04:	add	x1, x1, #0xe0
  40da08:	mov	w2, #0x5                   	// #5
  40da0c:	mov	x0, #0x0                   	// #0
  40da10:	bl	401c70 <dcgettext@plt>
  40da14:	bl	44f3e8 <error@@Base>
  40da18:	cmp	w19, #0x2
  40da1c:	b.eq	40db0c <ferror@plt+0xbdcc>  // b.none
  40da20:	b.hi	40db28 <ferror@plt+0xbde8>  // b.pmore
  40da24:	cbz	w19, 40db4c <ferror@plt+0xbe0c>
  40da28:	adrp	x1, 459000 <warn@@Base+0x9640>
  40da2c:	add	x1, x1, #0xb60
  40da30:	mov	w2, #0x5                   	// #5
  40da34:	mov	x0, #0x0                   	// #0
  40da38:	bl	401c70 <dcgettext@plt>
  40da3c:	bl	401cc0 <printf@plt>
  40da40:	b	40d918 <ferror@plt+0xbbd8>
  40da44:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40da48:	mov	w0, #0x22                  	// #34
  40da4c:	ldr	x1, [x1, #1160]
  40da50:	bl	401990 <putc@plt>
  40da54:	sub	x0, x21, #0x1
  40da58:	cmp	x20, x0
  40da5c:	b.cs	40db68 <ferror@plt+0xbe28>  // b.hs, b.nlast
  40da60:	sub	x19, x21, x20
  40da64:	mov	x1, x20
  40da68:	sub	x19, x19, #0x1
  40da6c:	mov	w0, w19
  40da70:	bl	404800 <ferror@plt+0x2ac0>
  40da74:	mov	x0, x20
  40da78:	mov	x1, x19
  40da7c:	bl	401940 <strnlen@plt>
  40da80:	add	x0, x0, #0x1
  40da84:	add	x20, x20, x0
  40da88:	adrp	x0, 458000 <warn@@Base+0x8640>
  40da8c:	add	x0, x0, #0xd8
  40da90:	bl	401b70 <puts@plt>
  40da94:	b	40d918 <ferror@plt+0xbbd8>
  40da98:	tbnz	w0, #0, 40d8dc <ferror@plt+0xbb9c>
  40da9c:	tbz	w0, #1, 40d8f4 <ferror@plt+0xbbb4>
  40daa0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40daa4:	add	x1, x1, #0xf8
  40daa8:	mov	w2, #0x5                   	// #5
  40daac:	mov	x0, #0x0                   	// #0
  40dab0:	bl	401c70 <dcgettext@plt>
  40dab4:	bl	44f3e8 <error@@Base>
  40dab8:	b	40d8f4 <ferror@plt+0xbbb4>
  40dabc:	tbnz	w0, #0, 40d978 <ferror@plt+0xbc38>
  40dac0:	tbz	w0, #1, 40d990 <ferror@plt+0xbc50>
  40dac4:	nop
  40dac8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40dacc:	add	x1, x1, #0xf8
  40dad0:	mov	w2, #0x5                   	// #5
  40dad4:	mov	x0, #0x0                   	// #0
  40dad8:	bl	401c70 <dcgettext@plt>
  40dadc:	bl	44f3e8 <error@@Base>
  40dae0:	b	40d990 <ferror@plt+0xbc50>
  40dae4:	tbnz	w0, #0, 40da00 <ferror@plt+0xbcc0>
  40dae8:	tbz	w0, #1, 40da18 <ferror@plt+0xbcd8>
  40daec:	nop
  40daf0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40daf4:	add	x1, x1, #0xf8
  40daf8:	mov	w2, #0x5                   	// #5
  40dafc:	mov	x0, #0x0                   	// #0
  40db00:	bl	401c70 <dcgettext@plt>
  40db04:	bl	44f3e8 <error@@Base>
  40db08:	b	40da18 <ferror@plt+0xbcd8>
  40db0c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40db10:	add	x1, x1, #0xb68
  40db14:	mov	w2, #0x5                   	// #5
  40db18:	mov	x0, #0x0                   	// #0
  40db1c:	bl	401c70 <dcgettext@plt>
  40db20:	bl	401cc0 <printf@plt>
  40db24:	b	40d918 <ferror@plt+0xbbd8>
  40db28:	cmp	w19, #0x3
  40db2c:	b.ne	40d908 <ferror@plt+0xbbc8>  // b.any
  40db30:	adrp	x1, 459000 <warn@@Base+0x9640>
  40db34:	add	x1, x1, #0xb88
  40db38:	mov	w2, #0x5                   	// #5
  40db3c:	mov	x0, #0x0                   	// #0
  40db40:	bl	401c70 <dcgettext@plt>
  40db44:	bl	401cc0 <printf@plt>
  40db48:	b	40d918 <ferror@plt+0xbbd8>
  40db4c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40db50:	add	x1, x1, #0xb28
  40db54:	mov	w2, #0x5                   	// #5
  40db58:	mov	x0, #0x0                   	// #0
  40db5c:	bl	401c70 <dcgettext@plt>
  40db60:	bl	401cc0 <printf@plt>
  40db64:	b	40d918 <ferror@plt+0xbbd8>
  40db68:	adrp	x1, 456000 <warn@@Base+0x6640>
  40db6c:	add	x1, x1, #0xd78
  40db70:	mov	w2, #0x5                   	// #5
  40db74:	mov	x20, x21
  40db78:	mov	x0, #0x0                   	// #0
  40db7c:	bl	401c70 <dcgettext@plt>
  40db80:	bl	401cc0 <printf@plt>
  40db84:	b	40da88 <ferror@plt+0xbd48>
  40db88:	adrp	x1, 459000 <warn@@Base+0x9640>
  40db8c:	add	x1, x1, #0xb30
  40db90:	mov	w2, #0x5                   	// #5
  40db94:	mov	x0, #0x0                   	// #0
  40db98:	bl	401c70 <dcgettext@plt>
  40db9c:	bl	401cc0 <printf@plt>
  40dba0:	b	40d918 <ferror@plt+0xbbd8>
  40dba4:	tbnz	w0, #0, 40d840 <ferror@plt+0xbb00>
  40dba8:	tbz	w0, #1, 40d858 <ferror@plt+0xbb18>
  40dbac:	nop
  40dbb0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40dbb4:	add	x1, x1, #0xf8
  40dbb8:	mov	w2, #0x5                   	// #5
  40dbbc:	mov	x0, #0x0                   	// #0
  40dbc0:	bl	401c70 <dcgettext@plt>
  40dbc4:	bl	44f3e8 <error@@Base>
  40dbc8:	b	40d858 <ferror@plt+0xbb18>
  40dbcc:	adrp	x3, 475000 <warn@@Base+0x25640>
  40dbd0:	add	x3, x3, #0xa70
  40dbd4:	adrp	x1, 456000 <warn@@Base+0x6640>
  40dbd8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40dbdc:	add	x3, x3, #0x490
  40dbe0:	add	x1, x1, #0xcb8
  40dbe4:	add	x0, x0, #0x120
  40dbe8:	mov	w2, #0x3de3                	// #15843
  40dbec:	bl	401cd0 <__assert_fail@plt>
  40dbf0:	stp	x29, x30, [sp, #-48]!
  40dbf4:	cmp	w1, #0x4
  40dbf8:	mov	x29, sp
  40dbfc:	stp	x19, x20, [sp, #16]
  40dc00:	mov	x19, x0
  40dc04:	mov	x20, x2
  40dc08:	b.eq	40dce4 <ferror@plt+0xbfa4>  // b.none
  40dc0c:	mov	w3, w1
  40dc10:	cmp	w1, #0x8
  40dc14:	b.eq	40dde4 <ferror@plt+0xc0a4>  // b.none
  40dc18:	cmp	w1, #0xc
  40dc1c:	b.eq	40dc40 <ferror@plt+0xbf00>  // b.none
  40dc20:	mov	x1, x0
  40dc24:	and	w0, w3, #0x1
  40dc28:	bl	407fb8 <ferror@plt+0x6278>
  40dc2c:	mov	x19, x0
  40dc30:	mov	x0, x19
  40dc34:	ldp	x19, x20, [sp, #16]
  40dc38:	ldp	x29, x30, [sp], #48
  40dc3c:	ret
  40dc40:	adrp	x0, 459000 <warn@@Base+0x9640>
  40dc44:	add	x0, x0, #0xd18
  40dc48:	bl	401cc0 <printf@plt>
  40dc4c:	cmp	x19, x20
  40dc50:	b.eq	40ddbc <ferror@plt+0xc07c>  // b.none
  40dc54:	mov	x1, x20
  40dc58:	mov	x0, x19
  40dc5c:	add	x4, sp, #0x2c
  40dc60:	add	x3, sp, #0x28
  40dc64:	mov	w2, #0x0                   	// #0
  40dc68:	bl	44e590 <ferror@plt+0x4c850>
  40dc6c:	mov	x20, x0
  40dc70:	tst	x0, #0xffffffff00000000
  40dc74:	ldp	w1, w0, [sp, #40]
  40dc78:	add	x19, x19, x1
  40dc7c:	b.eq	40deac <ferror@plt+0xc16c>  // b.none
  40dc80:	orr	w1, w0, #0x2
  40dc84:	str	w1, [sp, #44]
  40dc88:	tbz	w0, #0, 40deb8 <ferror@plt+0xc178>
  40dc8c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40dc90:	add	x1, x1, #0xe0
  40dc94:	mov	w2, #0x5                   	// #5
  40dc98:	mov	x0, #0x0                   	// #0
  40dc9c:	bl	401c70 <dcgettext@plt>
  40dca0:	bl	44f3e8 <error@@Base>
  40dca4:	cmp	w20, #0x2
  40dca8:	b.hi	40defc <ferror@plt+0xc1bc>  // b.pmore
  40dcac:	and	w20, w20, #0x3
  40dcb0:	cmp	w20, #0x2
  40dcb4:	b.eq	40df48 <ferror@plt+0xc208>  // b.none
  40dcb8:	cmp	w20, #0x3
  40dcbc:	b.eq	40df64 <ferror@plt+0xc224>  // b.none
  40dcc0:	cmp	w20, #0x1
  40dcc4:	b.eq	40df74 <ferror@plt+0xc234>  // b.none
  40dcc8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40dccc:	add	x1, x1, #0xce8
  40dcd0:	mov	w2, #0x5                   	// #5
  40dcd4:	mov	x0, #0x0                   	// #0
  40dcd8:	bl	401c70 <dcgettext@plt>
  40dcdc:	bl	401cc0 <printf@plt>
  40dce0:	b	40dc30 <ferror@plt+0xbef0>
  40dce4:	adrp	x0, 459000 <warn@@Base+0x9640>
  40dce8:	add	x0, x0, #0xbc8
  40dcec:	bl	401cc0 <printf@plt>
  40dcf0:	cmp	x19, x20
  40dcf4:	b.eq	40ddbc <ferror@plt+0xc07c>  // b.none
  40dcf8:	mov	x1, x20
  40dcfc:	mov	x0, x19
  40dd00:	add	x4, sp, #0x2c
  40dd04:	add	x3, sp, #0x28
  40dd08:	mov	w2, #0x0                   	// #0
  40dd0c:	bl	44e590 <ferror@plt+0x4c850>
  40dd10:	mov	x20, x0
  40dd14:	tst	x0, #0xffffffff00000000
  40dd18:	ldp	w1, w0, [sp, #40]
  40dd1c:	add	x19, x19, x1
  40dd20:	b.eq	40df10 <ferror@plt+0xc1d0>  // b.none
  40dd24:	orr	w1, w0, #0x2
  40dd28:	str	w1, [sp, #44]
  40dd2c:	tbz	w0, #0, 40df18 <ferror@plt+0xc1d8>
  40dd30:	adrp	x1, 458000 <warn@@Base+0x8640>
  40dd34:	add	x1, x1, #0xe0
  40dd38:	mov	w2, #0x5                   	// #5
  40dd3c:	mov	x0, #0x0                   	// #0
  40dd40:	bl	401c70 <dcgettext@plt>
  40dd44:	bl	44f3e8 <error@@Base>
  40dd48:	cmp	w20, #0xf
  40dd4c:	b.hi	40df34 <ferror@plt+0xc1f4>  // b.pmore
  40dd50:	and	w0, w20, #0x3
  40dd54:	cmp	w0, #0x2
  40dd58:	b.eq	40dfb4 <ferror@plt+0xc274>  // b.none
  40dd5c:	cmp	w0, #0x3
  40dd60:	b.eq	40df98 <ferror@plt+0xc258>  // b.none
  40dd64:	cmp	w0, #0x1
  40dd68:	b.eq	40dfd0 <ferror@plt+0xc290>  // b.none
  40dd6c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40dd70:	add	x1, x1, #0xbf0
  40dd74:	mov	w2, #0x5                   	// #5
  40dd78:	mov	x0, #0x0                   	// #0
  40dd7c:	bl	401c70 <dcgettext@plt>
  40dd80:	bl	401cc0 <printf@plt>
  40dd84:	and	w20, w20, #0xc
  40dd88:	cmp	w20, #0x8
  40dd8c:	b.eq	40dfec <ferror@plt+0xc2ac>  // b.none
  40dd90:	b.hi	40de88 <ferror@plt+0xc148>  // b.pmore
  40dd94:	cbz	w20, 40e018 <ferror@plt+0xc2d8>
  40dd98:	cmp	w20, #0x4
  40dd9c:	b.ne	40dc30 <ferror@plt+0xbef0>  // b.any
  40dda0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40dda4:	add	x1, x1, #0xc70
  40dda8:	mov	w2, #0x5                   	// #5
  40ddac:	mov	x0, #0x0                   	// #0
  40ddb0:	bl	401c70 <dcgettext@plt>
  40ddb4:	bl	401cc0 <printf@plt>
  40ddb8:	b	40dc30 <ferror@plt+0xbef0>
  40ddbc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ddc0:	add	x1, x1, #0xab8
  40ddc4:	mov	w2, #0x5                   	// #5
  40ddc8:	mov	x0, #0x0                   	// #0
  40ddcc:	bl	401c70 <dcgettext@plt>
  40ddd0:	bl	401cc0 <printf@plt>
  40ddd4:	mov	x0, x19
  40ddd8:	ldp	x19, x20, [sp, #16]
  40dddc:	ldp	x29, x30, [sp], #48
  40dde0:	ret
  40dde4:	adrp	x0, 459000 <warn@@Base+0x9640>
  40dde8:	add	x0, x0, #0xcc8
  40ddec:	bl	401cc0 <printf@plt>
  40ddf0:	cmp	x19, x20
  40ddf4:	b.eq	40ddbc <ferror@plt+0xc07c>  // b.none
  40ddf8:	mov	x1, x20
  40ddfc:	mov	x0, x19
  40de00:	add	x4, sp, #0x2c
  40de04:	add	x3, sp, #0x28
  40de08:	mov	w2, #0x0                   	// #0
  40de0c:	bl	44e590 <ferror@plt+0x4c850>
  40de10:	mov	x20, x0
  40de14:	tst	x0, #0xffffffff00000000
  40de18:	ldp	w1, w0, [sp, #40]
  40de1c:	add	x19, x19, x1
  40de20:	b.eq	40ded4 <ferror@plt+0xc194>  // b.none
  40de24:	orr	w1, w0, #0x2
  40de28:	str	w1, [sp, #44]
  40de2c:	tbz	w0, #0, 40dee0 <ferror@plt+0xc1a0>
  40de30:	adrp	x1, 458000 <warn@@Base+0x8640>
  40de34:	add	x1, x1, #0xe0
  40de38:	mov	w2, #0x5                   	// #5
  40de3c:	mov	x0, #0x0                   	// #0
  40de40:	bl	401c70 <dcgettext@plt>
  40de44:	bl	44f3e8 <error@@Base>
  40de48:	cmp	w20, #0x3
  40de4c:	b.hi	40df84 <ferror@plt+0xc244>  // b.pmore
  40de50:	and	w20, w20, #0x3
  40de54:	cmp	w20, #0x2
  40de58:	b.eq	40e034 <ferror@plt+0xc2f4>  // b.none
  40de5c:	cmp	w20, #0x3
  40de60:	b.eq	40e008 <ferror@plt+0xc2c8>  // b.none
  40de64:	cmp	w20, #0x1
  40de68:	b.ne	40dcc8 <ferror@plt+0xbf88>  // b.any
  40de6c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40de70:	add	x1, x1, #0xcf8
  40de74:	mov	w2, #0x5                   	// #5
  40de78:	mov	x0, #0x0                   	// #0
  40de7c:	bl	401c70 <dcgettext@plt>
  40de80:	bl	401cc0 <printf@plt>
  40de84:	b	40dc30 <ferror@plt+0xbef0>
  40de88:	cmp	w20, #0xc
  40de8c:	b.ne	40dc30 <ferror@plt+0xbef0>  // b.any
  40de90:	adrp	x1, 459000 <warn@@Base+0x9640>
  40de94:	add	x1, x1, #0xca8
  40de98:	mov	w2, #0x5                   	// #5
  40de9c:	mov	x0, #0x0                   	// #0
  40dea0:	bl	401c70 <dcgettext@plt>
  40dea4:	bl	401cc0 <printf@plt>
  40dea8:	b	40dc30 <ferror@plt+0xbef0>
  40deac:	tbnz	w0, #0, 40dc8c <ferror@plt+0xbf4c>
  40deb0:	tbz	w0, #1, 40dca4 <ferror@plt+0xbf64>
  40deb4:	nop
  40deb8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40debc:	add	x1, x1, #0xf8
  40dec0:	mov	w2, #0x5                   	// #5
  40dec4:	mov	x0, #0x0                   	// #0
  40dec8:	bl	401c70 <dcgettext@plt>
  40decc:	bl	44f3e8 <error@@Base>
  40ded0:	b	40dca4 <ferror@plt+0xbf64>
  40ded4:	tbnz	w0, #0, 40de30 <ferror@plt+0xc0f0>
  40ded8:	tbz	w0, #1, 40de48 <ferror@plt+0xc108>
  40dedc:	nop
  40dee0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40dee4:	add	x1, x1, #0xf8
  40dee8:	mov	w2, #0x5                   	// #5
  40deec:	mov	x0, #0x0                   	// #0
  40def0:	bl	401c70 <dcgettext@plt>
  40def4:	bl	44f3e8 <error@@Base>
  40def8:	b	40de48 <ferror@plt+0xc108>
  40defc:	mov	w1, w20
  40df00:	adrp	x0, 459000 <warn@@Base+0x9640>
  40df04:	add	x0, x0, #0xbe8
  40df08:	bl	401cc0 <printf@plt>
  40df0c:	b	40dcac <ferror@plt+0xbf6c>
  40df10:	tbnz	w0, #0, 40dd30 <ferror@plt+0xbff0>
  40df14:	tbz	w0, #1, 40dd48 <ferror@plt+0xc008>
  40df18:	adrp	x1, 458000 <warn@@Base+0x8640>
  40df1c:	add	x1, x1, #0xf8
  40df20:	mov	w2, #0x5                   	// #5
  40df24:	mov	x0, #0x0                   	// #0
  40df28:	bl	401c70 <dcgettext@plt>
  40df2c:	bl	44f3e8 <error@@Base>
  40df30:	b	40dd48 <ferror@plt+0xc008>
  40df34:	mov	w1, w20
  40df38:	adrp	x0, 459000 <warn@@Base+0x9640>
  40df3c:	add	x0, x0, #0xbe8
  40df40:	bl	401cc0 <printf@plt>
  40df44:	b	40dd50 <ferror@plt+0xc010>
  40df48:	adrp	x1, 459000 <warn@@Base+0x9640>
  40df4c:	add	x1, x1, #0xd48
  40df50:	mov	w2, #0x5                   	// #5
  40df54:	mov	x0, #0x0                   	// #0
  40df58:	bl	401c70 <dcgettext@plt>
  40df5c:	bl	401cc0 <printf@plt>
  40df60:	b	40dc30 <ferror@plt+0xbef0>
  40df64:	adrp	x0, 459000 <warn@@Base+0x9640>
  40df68:	add	x0, x0, #0xd50
  40df6c:	bl	401b70 <puts@plt>
  40df70:	b	40dc30 <ferror@plt+0xbef0>
  40df74:	adrp	x0, 459000 <warn@@Base+0x9640>
  40df78:	add	x0, x0, #0xd40
  40df7c:	bl	401b70 <puts@plt>
  40df80:	b	40dc30 <ferror@plt+0xbef0>
  40df84:	mov	w1, w20
  40df88:	adrp	x0, 459000 <warn@@Base+0x9640>
  40df8c:	add	x0, x0, #0xbe8
  40df90:	bl	401cc0 <printf@plt>
  40df94:	b	40de50 <ferror@plt+0xc110>
  40df98:	adrp	x1, 459000 <warn@@Base+0x9640>
  40df9c:	add	x1, x1, #0xc30
  40dfa0:	mov	w2, #0x5                   	// #5
  40dfa4:	mov	x0, #0x0                   	// #0
  40dfa8:	bl	401c70 <dcgettext@plt>
  40dfac:	bl	401cc0 <printf@plt>
  40dfb0:	b	40dd84 <ferror@plt+0xc044>
  40dfb4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40dfb8:	add	x1, x1, #0xc20
  40dfbc:	mov	w2, #0x5                   	// #5
  40dfc0:	mov	x0, #0x0                   	// #0
  40dfc4:	bl	401c70 <dcgettext@plt>
  40dfc8:	bl	401cc0 <printf@plt>
  40dfcc:	b	40dd84 <ferror@plt+0xc044>
  40dfd0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40dfd4:	add	x1, x1, #0xc10
  40dfd8:	mov	w2, #0x5                   	// #5
  40dfdc:	mov	x0, #0x0                   	// #0
  40dfe0:	bl	401c70 <dcgettext@plt>
  40dfe4:	bl	401cc0 <printf@plt>
  40dfe8:	b	40dd84 <ferror@plt+0xc044>
  40dfec:	adrp	x1, 459000 <warn@@Base+0x9640>
  40dff0:	add	x1, x1, #0xc90
  40dff4:	mov	w2, #0x5                   	// #5
  40dff8:	mov	x0, #0x0                   	// #0
  40dffc:	bl	401c70 <dcgettext@plt>
  40e000:	bl	401cc0 <printf@plt>
  40e004:	b	40dc30 <ferror@plt+0xbef0>
  40e008:	adrp	x0, 459000 <warn@@Base+0x9640>
  40e00c:	add	x0, x0, #0xd10
  40e010:	bl	401b70 <puts@plt>
  40e014:	b	40dc30 <ferror@plt+0xbef0>
  40e018:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e01c:	add	x1, x1, #0xc50
  40e020:	mov	w2, #0x5                   	// #5
  40e024:	mov	x0, #0x0                   	// #0
  40e028:	bl	401c70 <dcgettext@plt>
  40e02c:	bl	401cc0 <printf@plt>
  40e030:	b	40dc30 <ferror@plt+0xbef0>
  40e034:	adrp	x0, 459000 <warn@@Base+0x9640>
  40e038:	add	x0, x0, #0xd08
  40e03c:	bl	401b70 <puts@plt>
  40e040:	b	40dc30 <ferror@plt+0xbef0>
  40e044:	nop
  40e048:	stp	x29, x30, [sp, #-64]!
  40e04c:	cmp	w1, #0x4
  40e050:	mov	x29, sp
  40e054:	stp	x19, x20, [sp, #16]
  40e058:	mov	x20, x2
  40e05c:	mov	x19, x0
  40e060:	b.eq	40e150 <ferror@plt+0xc410>  // b.none
  40e064:	tbnz	w1, #0, 40e0b8 <ferror@plt+0xc378>
  40e068:	cmp	x0, x2
  40e06c:	b.cs	40e120 <ferror@plt+0xc3e0>  // b.hs, b.nlast
  40e070:	mov	x1, x20
  40e074:	add	x4, sp, #0x3c
  40e078:	add	x3, sp, #0x38
  40e07c:	mov	w2, #0x0                   	// #0
  40e080:	str	x21, [sp, #32]
  40e084:	bl	44e590 <ferror@plt+0x4c850>
  40e088:	mov	x21, x0
  40e08c:	ldp	w0, w1, [sp, #56]
  40e090:	add	x19, x19, x0
  40e094:	tbnz	w1, #0, 40e1fc <ferror@plt+0xc4bc>
  40e098:	tbnz	w1, #1, 40e26c <ferror@plt+0xc52c>
  40e09c:	mov	x2, x21
  40e0a0:	mov	x1, x21
  40e0a4:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e0a8:	add	x0, x0, #0x110
  40e0ac:	bl	401cc0 <printf@plt>
  40e0b0:	ldr	x21, [sp, #32]
  40e0b4:	b	40e138 <ferror@plt+0xc3f8>
  40e0b8:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e0bc:	mov	w1, #0x1                   	// #1
  40e0c0:	add	x0, x0, #0x98
  40e0c4:	bl	401cc0 <printf@plt>
  40e0c8:	cmp	x19, x20
  40e0cc:	b.cs	40e120 <ferror@plt+0xc3e0>  // b.hs, b.nlast
  40e0d0:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40e0d4:	str	x21, [sp, #32]
  40e0d8:	sub	x21, x20, x19
  40e0dc:	mov	w0, #0x22                  	// #34
  40e0e0:	ldr	x1, [x1, #1160]
  40e0e4:	sub	x21, x21, #0x1
  40e0e8:	bl	401990 <putc@plt>
  40e0ec:	cbnz	x21, 40e1d8 <ferror@plt+0xc498>
  40e0f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e0f4:	add	x1, x1, #0xc0
  40e0f8:	mov	w2, #0x5                   	// #5
  40e0fc:	mov	x19, x20
  40e100:	mov	x0, #0x0                   	// #0
  40e104:	bl	401c70 <dcgettext@plt>
  40e108:	bl	401cc0 <printf@plt>
  40e10c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e110:	add	x0, x0, #0xd8
  40e114:	bl	401b70 <puts@plt>
  40e118:	ldr	x21, [sp, #32]
  40e11c:	b	40e138 <ferror@plt+0xc3f8>
  40e120:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e124:	add	x1, x1, #0xb0
  40e128:	mov	w2, #0x5                   	// #5
  40e12c:	mov	x0, #0x0                   	// #0
  40e130:	bl	401c70 <dcgettext@plt>
  40e134:	bl	44f9c0 <warn@@Base>
  40e138:	cmp	x20, x19
  40e13c:	b.cc	40e288 <ferror@plt+0xc548>  // b.lo, b.ul, b.last
  40e140:	mov	x0, x19
  40e144:	ldp	x19, x20, [sp, #16]
  40e148:	ldp	x29, x30, [sp], #64
  40e14c:	ret
  40e150:	adrp	x0, 459000 <warn@@Base+0x9640>
  40e154:	add	x0, x0, #0xd58
  40e158:	bl	401cc0 <printf@plt>
  40e15c:	mov	x1, x20
  40e160:	mov	x0, x19
  40e164:	add	x4, sp, #0x3c
  40e168:	add	x3, sp, #0x38
  40e16c:	mov	w2, #0x0                   	// #0
  40e170:	bl	44e590 <ferror@plt+0x4c850>
  40e174:	mov	x20, x0
  40e178:	tst	x0, #0xffffffff00000000
  40e17c:	ldp	w1, w0, [sp, #56]
  40e180:	add	x19, x19, x1
  40e184:	b.eq	40e218 <ferror@plt+0xc4d8>  // b.none
  40e188:	orr	w1, w0, #0x2
  40e18c:	str	w1, [sp, #60]
  40e190:	tbz	w0, #0, 40e220 <ferror@plt+0xc4e0>
  40e194:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e198:	add	x1, x1, #0xe0
  40e19c:	mov	w2, #0x5                   	// #5
  40e1a0:	mov	x0, #0x0                   	// #0
  40e1a4:	bl	401c70 <dcgettext@plt>
  40e1a8:	bl	44f3e8 <error@@Base>
  40e1ac:	cmp	w20, #0x1
  40e1b0:	b.eq	40e250 <ferror@plt+0xc510>  // b.none
  40e1b4:	cmp	w20, #0x2
  40e1b8:	b.ne	40e23c <ferror@plt+0xc4fc>  // b.any
  40e1bc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e1c0:	add	x1, x1, #0xd78
  40e1c4:	mov	w2, #0x5                   	// #5
  40e1c8:	mov	x0, #0x0                   	// #0
  40e1cc:	bl	401c70 <dcgettext@plt>
  40e1d0:	bl	401cc0 <printf@plt>
  40e1d4:	b	40e140 <ferror@plt+0xc400>
  40e1d8:	mov	x1, x19
  40e1dc:	mov	w0, w21
  40e1e0:	bl	404800 <ferror@plt+0x2ac0>
  40e1e4:	mov	x0, x19
  40e1e8:	mov	x1, x21
  40e1ec:	bl	401940 <strnlen@plt>
  40e1f0:	add	x0, x0, #0x1
  40e1f4:	add	x19, x19, x0
  40e1f8:	b	40e10c <ferror@plt+0xc3cc>
  40e1fc:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e200:	add	x1, x1, #0xe0
  40e204:	mov	w2, #0x5                   	// #5
  40e208:	mov	x0, #0x0                   	// #0
  40e20c:	bl	401c70 <dcgettext@plt>
  40e210:	bl	44f3e8 <error@@Base>
  40e214:	b	40e09c <ferror@plt+0xc35c>
  40e218:	tbnz	w0, #0, 40e194 <ferror@plt+0xc454>
  40e21c:	tbz	w0, #1, 40e1ac <ferror@plt+0xc46c>
  40e220:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e224:	add	x1, x1, #0xf8
  40e228:	mov	w2, #0x5                   	// #5
  40e22c:	mov	x0, #0x0                   	// #0
  40e230:	bl	401c70 <dcgettext@plt>
  40e234:	bl	44f3e8 <error@@Base>
  40e238:	b	40e1ac <ferror@plt+0xc46c>
  40e23c:	mov	w1, w20
  40e240:	adrp	x0, 459000 <warn@@Base+0x9640>
  40e244:	add	x0, x0, #0xda0
  40e248:	bl	401cc0 <printf@plt>
  40e24c:	b	40e140 <ferror@plt+0xc400>
  40e250:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e254:	add	x1, x1, #0xd88
  40e258:	mov	w2, #0x5                   	// #5
  40e25c:	mov	x0, #0x0                   	// #0
  40e260:	bl	401c70 <dcgettext@plt>
  40e264:	bl	401cc0 <printf@plt>
  40e268:	b	40e140 <ferror@plt+0xc400>
  40e26c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e270:	add	x1, x1, #0xf8
  40e274:	mov	w2, #0x5                   	// #5
  40e278:	mov	x0, #0x0                   	// #0
  40e27c:	bl	401c70 <dcgettext@plt>
  40e280:	bl	44f3e8 <error@@Base>
  40e284:	b	40e09c <ferror@plt+0xc35c>
  40e288:	adrp	x3, 475000 <warn@@Base+0x25640>
  40e28c:	add	x3, x3, #0xa70
  40e290:	adrp	x1, 456000 <warn@@Base+0x6640>
  40e294:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e298:	add	x3, x3, #0x358
  40e29c:	add	x1, x1, #0xcb8
  40e2a0:	add	x0, x0, #0x120
  40e2a4:	mov	w2, #0x3941                	// #14657
  40e2a8:	str	x21, [sp, #32]
  40e2ac:	bl	401cd0 <__assert_fail@plt>
  40e2b0:	stp	x29, x30, [sp, #-64]!
  40e2b4:	cmp	w1, #0x8
  40e2b8:	mov	x29, sp
  40e2bc:	stp	x19, x20, [sp, #16]
  40e2c0:	mov	x20, x2
  40e2c4:	mov	x19, x0
  40e2c8:	b.eq	40e3b8 <ferror@plt+0xc678>  // b.none
  40e2cc:	tbnz	w1, #0, 40e320 <ferror@plt+0xc5e0>
  40e2d0:	cmp	x0, x2
  40e2d4:	b.cs	40e388 <ferror@plt+0xc648>  // b.hs, b.nlast
  40e2d8:	mov	x1, x20
  40e2dc:	add	x4, sp, #0x3c
  40e2e0:	add	x3, sp, #0x38
  40e2e4:	mov	w2, #0x0                   	// #0
  40e2e8:	str	x21, [sp, #32]
  40e2ec:	bl	44e590 <ferror@plt+0x4c850>
  40e2f0:	mov	x21, x0
  40e2f4:	ldp	w0, w1, [sp, #56]
  40e2f8:	add	x19, x19, x0
  40e2fc:	tbnz	w1, #0, 40e460 <ferror@plt+0xc720>
  40e300:	tbnz	w1, #1, 40e4a4 <ferror@plt+0xc764>
  40e304:	mov	x2, x21
  40e308:	mov	x1, x21
  40e30c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e310:	add	x0, x0, #0x110
  40e314:	bl	401cc0 <printf@plt>
  40e318:	ldr	x21, [sp, #32]
  40e31c:	b	40e3a0 <ferror@plt+0xc660>
  40e320:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e324:	mov	w1, #0x1                   	// #1
  40e328:	add	x0, x0, #0x98
  40e32c:	bl	401cc0 <printf@plt>
  40e330:	cmp	x19, x20
  40e334:	b.cs	40e388 <ferror@plt+0xc648>  // b.hs, b.nlast
  40e338:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40e33c:	str	x21, [sp, #32]
  40e340:	sub	x21, x20, x19
  40e344:	mov	w0, #0x22                  	// #34
  40e348:	ldr	x1, [x1, #1160]
  40e34c:	sub	x21, x21, #0x1
  40e350:	bl	401990 <putc@plt>
  40e354:	cbnz	x21, 40e43c <ferror@plt+0xc6fc>
  40e358:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e35c:	add	x1, x1, #0xc0
  40e360:	mov	w2, #0x5                   	// #5
  40e364:	mov	x19, x20
  40e368:	mov	x0, #0x0                   	// #0
  40e36c:	bl	401c70 <dcgettext@plt>
  40e370:	bl	401cc0 <printf@plt>
  40e374:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e378:	add	x0, x0, #0xd8
  40e37c:	bl	401b70 <puts@plt>
  40e380:	ldr	x21, [sp, #32]
  40e384:	b	40e3a0 <ferror@plt+0xc660>
  40e388:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e38c:	add	x1, x1, #0xb0
  40e390:	mov	w2, #0x5                   	// #5
  40e394:	mov	x0, #0x0                   	// #0
  40e398:	bl	401c70 <dcgettext@plt>
  40e39c:	bl	44f9c0 <warn@@Base>
  40e3a0:	cmp	x20, x19
  40e3a4:	b.cc	40e514 <ferror@plt+0xc7d4>  // b.lo, b.ul, b.last
  40e3a8:	mov	x0, x19
  40e3ac:	ldp	x19, x20, [sp, #16]
  40e3b0:	ldp	x29, x30, [sp], #64
  40e3b4:	ret
  40e3b8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40e3bc:	add	x0, x0, #0xdb0
  40e3c0:	bl	401cc0 <printf@plt>
  40e3c4:	mov	x1, x20
  40e3c8:	mov	x0, x19
  40e3cc:	add	x4, sp, #0x3c
  40e3d0:	add	x3, sp, #0x38
  40e3d4:	mov	w2, #0x0                   	// #0
  40e3d8:	bl	44e590 <ferror@plt+0x4c850>
  40e3dc:	mov	x20, x0
  40e3e0:	tst	x0, #0xffffffff00000000
  40e3e4:	ldp	w1, w0, [sp, #56]
  40e3e8:	add	x19, x19, x1
  40e3ec:	b.eq	40e47c <ferror@plt+0xc73c>  // b.none
  40e3f0:	orr	w1, w0, #0x2
  40e3f4:	str	w1, [sp, #60]
  40e3f8:	tbz	w0, #0, 40e488 <ferror@plt+0xc748>
  40e3fc:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e400:	add	x1, x1, #0xe0
  40e404:	mov	w2, #0x5                   	// #5
  40e408:	mov	x0, #0x0                   	// #0
  40e40c:	bl	401c70 <dcgettext@plt>
  40e410:	bl	44f3e8 <error@@Base>
  40e414:	cmp	w20, #0x1
  40e418:	b.eq	40e4f8 <ferror@plt+0xc7b8>  // b.none
  40e41c:	cmp	w20, #0x2
  40e420:	b.eq	40e4dc <ferror@plt+0xc79c>  // b.none
  40e424:	cbz	w20, 40e4c0 <ferror@plt+0xc780>
  40e428:	mov	w1, w20
  40e42c:	adrp	x0, 456000 <warn@@Base+0x6640>
  40e430:	add	x0, x0, #0xca8
  40e434:	bl	401cc0 <printf@plt>
  40e438:	b	40e3a8 <ferror@plt+0xc668>
  40e43c:	mov	x1, x19
  40e440:	mov	w0, w21
  40e444:	bl	404800 <ferror@plt+0x2ac0>
  40e448:	mov	x0, x19
  40e44c:	mov	x1, x21
  40e450:	bl	401940 <strnlen@plt>
  40e454:	add	x0, x0, #0x1
  40e458:	add	x19, x19, x0
  40e45c:	b	40e374 <ferror@plt+0xc634>
  40e460:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e464:	add	x1, x1, #0xe0
  40e468:	mov	w2, #0x5                   	// #5
  40e46c:	mov	x0, #0x0                   	// #0
  40e470:	bl	401c70 <dcgettext@plt>
  40e474:	bl	44f3e8 <error@@Base>
  40e478:	b	40e304 <ferror@plt+0xc5c4>
  40e47c:	tbnz	w0, #0, 40e3fc <ferror@plt+0xc6bc>
  40e480:	tbz	w0, #1, 40e414 <ferror@plt+0xc6d4>
  40e484:	nop
  40e488:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e48c:	add	x1, x1, #0xf8
  40e490:	mov	w2, #0x5                   	// #5
  40e494:	mov	x0, #0x0                   	// #0
  40e498:	bl	401c70 <dcgettext@plt>
  40e49c:	bl	44f3e8 <error@@Base>
  40e4a0:	b	40e414 <ferror@plt+0xc6d4>
  40e4a4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e4a8:	add	x1, x1, #0xf8
  40e4ac:	mov	w2, #0x5                   	// #5
  40e4b0:	mov	x0, #0x0                   	// #0
  40e4b4:	bl	401c70 <dcgettext@plt>
  40e4b8:	bl	44f3e8 <error@@Base>
  40e4bc:	b	40e304 <ferror@plt+0xc5c4>
  40e4c0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e4c4:	add	x1, x1, #0xdd0
  40e4c8:	mov	w2, #0x5                   	// #5
  40e4cc:	mov	x0, #0x0                   	// #0
  40e4d0:	bl	401c70 <dcgettext@plt>
  40e4d4:	bl	401cc0 <printf@plt>
  40e4d8:	b	40e3a8 <ferror@plt+0xc668>
  40e4dc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e4e0:	add	x1, x1, #0xde8
  40e4e4:	mov	w2, #0x5                   	// #5
  40e4e8:	mov	x0, #0x0                   	// #0
  40e4ec:	bl	401c70 <dcgettext@plt>
  40e4f0:	bl	401cc0 <printf@plt>
  40e4f4:	b	40e3a8 <ferror@plt+0xc668>
  40e4f8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e4fc:	add	x1, x1, #0xdd8
  40e500:	mov	w2, #0x5                   	// #5
  40e504:	mov	x0, #0x0                   	// #0
  40e508:	bl	401c70 <dcgettext@plt>
  40e50c:	bl	401cc0 <printf@plt>
  40e510:	b	40e3a8 <ferror@plt+0xc668>
  40e514:	adrp	x3, 475000 <warn@@Base+0x25640>
  40e518:	add	x3, x3, #0xa70
  40e51c:	adrp	x1, 456000 <warn@@Base+0x6640>
  40e520:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e524:	add	x3, x3, #0x358
  40e528:	add	x1, x1, #0xcb8
  40e52c:	add	x0, x0, #0x120
  40e530:	mov	w2, #0x3941                	// #14657
  40e534:	str	x21, [sp, #32]
  40e538:	bl	401cd0 <__assert_fail@plt>
  40e53c:	nop
  40e540:	stp	x29, x30, [sp, #-64]!
  40e544:	mov	x29, sp
  40e548:	stp	x19, x20, [sp, #16]
  40e54c:	mov	x19, x2
  40e550:	cbnz	w1, 40e564 <ferror@plt+0xc824>
  40e554:	mov	x0, x19
  40e558:	ldp	x19, x20, [sp, #16]
  40e55c:	ldp	x29, x30, [sp], #64
  40e560:	ret
  40e564:	str	x21, [sp, #32]
  40e568:	mov	x20, x0
  40e56c:	cmp	w1, #0x0
  40e570:	mov	w21, w1
  40e574:	b.le	40e584 <ferror@plt+0xc844>
  40e578:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e57c:	add	x0, x0, #0x98
  40e580:	bl	401cc0 <printf@plt>
  40e584:	cmp	x20, x19
  40e588:	b.cs	40e63c <ferror@plt+0xc8fc>  // b.hs, b.nlast
  40e58c:	tbnz	w21, #0, 40e5f0 <ferror@plt+0xc8b0>
  40e590:	mov	x1, x19
  40e594:	mov	x0, x20
  40e598:	mov	w2, #0x0                   	// #0
  40e59c:	add	x4, sp, #0x3c
  40e5a0:	add	x3, sp, #0x38
  40e5a4:	bl	44e590 <ferror@plt+0x4c850>
  40e5a8:	ldp	w2, w1, [sp, #56]
  40e5ac:	mov	x21, x0
  40e5b0:	add	x20, x20, x2
  40e5b4:	tbnz	w1, #0, 40e678 <ferror@plt+0xc938>
  40e5b8:	tbnz	w1, #1, 40e694 <ferror@plt+0xc954>
  40e5bc:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e5c0:	mov	x2, x21
  40e5c4:	add	x0, x0, #0x110
  40e5c8:	mov	x1, x21
  40e5cc:	bl	401cc0 <printf@plt>
  40e5d0:	cmp	x19, x20
  40e5d4:	b.cc	40e6b0 <ferror@plt+0xc970>  // b.lo, b.ul, b.last
  40e5d8:	mov	x19, x20
  40e5dc:	mov	x0, x19
  40e5e0:	ldp	x19, x20, [sp, #16]
  40e5e4:	ldr	x21, [sp, #32]
  40e5e8:	ldp	x29, x30, [sp], #64
  40e5ec:	ret
  40e5f0:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40e5f4:	sub	x21, x19, x20
  40e5f8:	sub	x21, x21, #0x1
  40e5fc:	mov	w0, #0x22                  	// #34
  40e600:	ldr	x1, [x1, #1160]
  40e604:	bl	401990 <putc@plt>
  40e608:	cbz	x21, 40e658 <ferror@plt+0xc918>
  40e60c:	mov	x1, x20
  40e610:	mov	w0, w21
  40e614:	bl	404800 <ferror@plt+0x2ac0>
  40e618:	mov	x0, x20
  40e61c:	mov	x1, x21
  40e620:	bl	401940 <strnlen@plt>
  40e624:	add	x0, x0, #0x1
  40e628:	add	x20, x20, x0
  40e62c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e630:	add	x0, x0, #0xd8
  40e634:	bl	401b70 <puts@plt>
  40e638:	b	40e5d0 <ferror@plt+0xc890>
  40e63c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e640:	add	x1, x1, #0xb0
  40e644:	mov	w2, #0x5                   	// #5
  40e648:	mov	x0, #0x0                   	// #0
  40e64c:	bl	401c70 <dcgettext@plt>
  40e650:	bl	44f9c0 <warn@@Base>
  40e654:	b	40e5d0 <ferror@plt+0xc890>
  40e658:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e65c:	add	x1, x1, #0xc0
  40e660:	mov	w2, #0x5                   	// #5
  40e664:	mov	x20, x19
  40e668:	mov	x0, #0x0                   	// #0
  40e66c:	bl	401c70 <dcgettext@plt>
  40e670:	bl	401cc0 <printf@plt>
  40e674:	b	40e62c <ferror@plt+0xc8ec>
  40e678:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e67c:	add	x1, x1, #0xe0
  40e680:	mov	w2, #0x5                   	// #5
  40e684:	mov	x0, #0x0                   	// #0
  40e688:	bl	401c70 <dcgettext@plt>
  40e68c:	bl	44f3e8 <error@@Base>
  40e690:	b	40e5bc <ferror@plt+0xc87c>
  40e694:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e698:	add	x1, x1, #0xf8
  40e69c:	mov	w2, #0x5                   	// #5
  40e6a0:	mov	x0, #0x0                   	// #0
  40e6a4:	bl	401c70 <dcgettext@plt>
  40e6a8:	bl	44f3e8 <error@@Base>
  40e6ac:	b	40e5bc <ferror@plt+0xc87c>
  40e6b0:	adrp	x3, 475000 <warn@@Base+0x25640>
  40e6b4:	add	x3, x3, #0xa70
  40e6b8:	adrp	x1, 456000 <warn@@Base+0x6640>
  40e6bc:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e6c0:	add	x3, x3, #0x358
  40e6c4:	add	x1, x1, #0xcb8
  40e6c8:	add	x0, x0, #0x120
  40e6cc:	mov	w2, #0x3941                	// #14657
  40e6d0:	bl	401cd0 <__assert_fail@plt>
  40e6d4:	nop
  40e6d8:	stp	x29, x30, [sp, #-64]!
  40e6dc:	mov	w2, #0x0                   	// #0
  40e6e0:	mov	x29, sp
  40e6e4:	add	x4, sp, #0x3c
  40e6e8:	add	x3, sp, #0x38
  40e6ec:	stp	x19, x20, [sp, #16]
  40e6f0:	stp	x21, x22, [sp, #32]
  40e6f4:	mov	x22, x0
  40e6f8:	mov	x21, x1
  40e6fc:	bl	44e590 <ferror@plt+0x4c850>
  40e700:	mov	x19, x0
  40e704:	tst	x0, #0xffffffff00000000
  40e708:	ldp	w20, w0, [sp, #56]
  40e70c:	add	x20, x22, x20
  40e710:	b.eq	40e7e4 <ferror@plt+0xcaa4>  // b.none
  40e714:	orr	w1, w0, #0x2
  40e718:	str	w1, [sp, #60]
  40e71c:	tbz	w0, #0, 40e7f0 <ferror@plt+0xcab0>
  40e720:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e724:	add	x1, x1, #0xe0
  40e728:	mov	w2, #0x5                   	// #5
  40e72c:	mov	x0, #0x0                   	// #0
  40e730:	bl	401c70 <dcgettext@plt>
  40e734:	bl	44f3e8 <error@@Base>
  40e738:	cmp	w19, #0xe
  40e73c:	b.eq	40ec8c <ferror@plt+0xcf4c>  // b.none
  40e740:	b.hi	40e8b0 <ferror@plt+0xcb70>  // b.pmore
  40e744:	cmp	w19, #0x8
  40e748:	b.eq	40ec2c <ferror@plt+0xceec>  // b.none
  40e74c:	b.ls	40e80c <ferror@plt+0xcacc>  // b.plast
  40e750:	cmp	w19, #0xa
  40e754:	b.eq	40eac0 <ferror@plt+0xcd80>  // b.none
  40e758:	cmp	w19, #0xc
  40e75c:	b.ne	40ec04 <ferror@plt+0xcec4>  // b.any
  40e760:	mov	x1, x21
  40e764:	mov	x0, x20
  40e768:	add	x4, sp, #0x3c
  40e76c:	add	x3, sp, #0x38
  40e770:	mov	w2, #0x0                   	// #0
  40e774:	bl	44e590 <ferror@plt+0x4c850>
  40e778:	mov	x19, x0
  40e77c:	tst	x0, #0xffffffff00000000
  40e780:	ldp	w21, w0, [sp, #56]
  40e784:	add	x20, x20, x21
  40e788:	b.eq	40ee0c <ferror@plt+0xd0cc>  // b.none
  40e78c:	orr	w1, w0, #0x2
  40e790:	str	w1, [sp, #60]
  40e794:	tbz	w0, #0, 40ee18 <ferror@plt+0xd0d8>
  40e798:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e79c:	add	x1, x1, #0xe0
  40e7a0:	mov	w2, #0x5                   	// #5
  40e7a4:	mov	x0, #0x0                   	// #0
  40e7a8:	bl	401c70 <dcgettext@plt>
  40e7ac:	bl	44f3e8 <error@@Base>
  40e7b0:	adrp	x0, 459000 <warn@@Base+0x9640>
  40e7b4:	add	x0, x0, #0xed0
  40e7b8:	bl	401cc0 <printf@plt>
  40e7bc:	cbz	w19, 40efe0 <ferror@plt+0xd2a0>
  40e7c0:	cmp	w19, #0x1
  40e7c4:	b.ne	40e88c <ferror@plt+0xcb4c>  // b.any
  40e7c8:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e7cc:	add	x1, x1, #0xf08
  40e7d0:	mov	w2, #0x5                   	// #5
  40e7d4:	mov	x0, #0x0                   	// #0
  40e7d8:	bl	401c70 <dcgettext@plt>
  40e7dc:	bl	401cc0 <printf@plt>
  40e7e0:	b	40ec18 <ferror@plt+0xced8>
  40e7e4:	tbnz	w0, #0, 40e720 <ferror@plt+0xc9e0>
  40e7e8:	tbz	w0, #1, 40e738 <ferror@plt+0xc9f8>
  40e7ec:	nop
  40e7f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e7f4:	add	x1, x1, #0xf8
  40e7f8:	mov	w2, #0x5                   	// #5
  40e7fc:	mov	x0, #0x0                   	// #0
  40e800:	bl	401c70 <dcgettext@plt>
  40e804:	bl	44f3e8 <error@@Base>
  40e808:	b	40e738 <ferror@plt+0xc9f8>
  40e80c:	cmp	w19, #0x4
  40e810:	b.eq	40ea38 <ferror@plt+0xccf8>  // b.none
  40e814:	cmp	w19, #0x6
  40e818:	b.ne	40ec04 <ferror@plt+0xcec4>  // b.any
  40e81c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40e820:	add	x0, x0, #0xe28
  40e824:	bl	401cc0 <printf@plt>
  40e828:	mov	x1, x21
  40e82c:	mov	x0, x20
  40e830:	add	x4, sp, #0x3c
  40e834:	add	x3, sp, #0x38
  40e838:	mov	w2, #0x0                   	// #0
  40e83c:	bl	44e590 <ferror@plt+0x4c850>
  40e840:	mov	x19, x0
  40e844:	tst	x0, #0xffffffff00000000
  40e848:	ldp	w21, w0, [sp, #56]
  40e84c:	add	x20, x20, x21
  40e850:	b.eq	40edbc <ferror@plt+0xd07c>  // b.none
  40e854:	orr	w1, w0, #0x2
  40e858:	str	w1, [sp, #60]
  40e85c:	tbz	w0, #0, 40edc8 <ferror@plt+0xd088>
  40e860:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e864:	add	x1, x1, #0xe0
  40e868:	mov	w2, #0x5                   	// #5
  40e86c:	mov	x0, #0x0                   	// #0
  40e870:	bl	401c70 <dcgettext@plt>
  40e874:	bl	44f3e8 <error@@Base>
  40e878:	cmp	w19, #0x1
  40e87c:	b.eq	40effc <ferror@plt+0xd2bc>  // b.none
  40e880:	cmp	w19, #0x2
  40e884:	b.eq	40f034 <ferror@plt+0xd2f4>  // b.none
  40e888:	cbz	w19, 40f018 <ferror@plt+0xd2d8>
  40e88c:	mov	w1, w19
  40e890:	adrp	x0, 456000 <warn@@Base+0x6640>
  40e894:	add	x0, x0, #0xca8
  40e898:	bl	401cc0 <printf@plt>
  40e89c:	mov	x0, x20
  40e8a0:	ldp	x19, x20, [sp, #16]
  40e8a4:	ldp	x21, x22, [sp, #32]
  40e8a8:	ldp	x29, x30, [sp], #64
  40e8ac:	ret
  40e8b0:	cmp	w19, #0x14
  40e8b4:	b.eq	40e9b8 <ferror@plt+0xcc78>  // b.none
  40e8b8:	b.ls	40e91c <ferror@plt+0xcbdc>  // b.plast
  40e8bc:	cmp	w19, #0x20
  40e8c0:	b.eq	40eb44 <ferror@plt+0xce04>  // b.none
  40e8c4:	cmp	w19, #0x43
  40e8c8:	b.ne	40ec04 <ferror@plt+0xcec4>  // b.any
  40e8cc:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40e8d0:	add	x0, x0, #0xa0
  40e8d4:	bl	401cc0 <printf@plt>
  40e8d8:	sub	x0, x21, #0x1
  40e8dc:	cmp	x20, x0
  40e8e0:	b.cs	40ed9c <ferror@plt+0xd05c>  // b.hs, b.nlast
  40e8e4:	sub	x21, x21, x20
  40e8e8:	mov	x1, x20
  40e8ec:	sub	x21, x21, #0x1
  40e8f0:	mov	w0, w21
  40e8f4:	bl	404800 <ferror@plt+0x2ac0>
  40e8f8:	mov	x1, x21
  40e8fc:	mov	x0, x20
  40e900:	bl	401940 <strnlen@plt>
  40e904:	add	x21, x0, #0x1
  40e908:	add	x20, x20, x21
  40e90c:	adrp	x0, 458000 <warn@@Base+0x8640>
  40e910:	add	x0, x0, #0xd8
  40e914:	bl	401b70 <puts@plt>
  40e918:	b	40ec18 <ferror@plt+0xced8>
  40e91c:	cmp	w19, #0x10
  40e920:	b.eq	40ed18 <ferror@plt+0xcfd8>  // b.none
  40e924:	cmp	w19, #0x12
  40e928:	b.ne	40ec04 <ferror@plt+0xcec4>  // b.any
  40e92c:	mov	x1, x21
  40e930:	mov	x0, x20
  40e934:	add	x4, sp, #0x3c
  40e938:	add	x3, sp, #0x38
  40e93c:	mov	w2, #0x0                   	// #0
  40e940:	bl	44e590 <ferror@plt+0x4c850>
  40e944:	mov	x19, x0
  40e948:	tst	x0, #0xffffffff00000000
  40e94c:	ldp	w21, w0, [sp, #56]
  40e950:	add	x20, x20, x21
  40e954:	b.eq	40ede4 <ferror@plt+0xd0a4>  // b.none
  40e958:	orr	w1, w0, #0x2
  40e95c:	str	w1, [sp, #60]
  40e960:	tbz	w0, #0, 40edf0 <ferror@plt+0xd0b0>
  40e964:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e968:	add	x1, x1, #0xe0
  40e96c:	mov	w2, #0x5                   	// #5
  40e970:	mov	x0, #0x0                   	// #0
  40e974:	bl	401c70 <dcgettext@plt>
  40e978:	bl	44f3e8 <error@@Base>
  40e97c:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40e980:	add	x0, x0, #0x28
  40e984:	bl	401cc0 <printf@plt>
  40e988:	cmp	w19, #0x1
  40e98c:	b.eq	40ea1c <ferror@plt+0xccdc>  // b.none
  40e990:	cmp	w19, #0x2
  40e994:	b.eq	40eb28 <ferror@plt+0xcde8>  // b.none
  40e998:	cbnz	w19, 40e88c <ferror@plt+0xcb4c>
  40e99c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40e9a0:	add	x1, x1, #0xe90
  40e9a4:	mov	w2, #0x5                   	// #5
  40e9a8:	mov	x0, #0x0                   	// #0
  40e9ac:	bl	401c70 <dcgettext@plt>
  40e9b0:	bl	401cc0 <printf@plt>
  40e9b4:	b	40ec18 <ferror@plt+0xced8>
  40e9b8:	mov	x1, x21
  40e9bc:	mov	x0, x20
  40e9c0:	add	x4, sp, #0x3c
  40e9c4:	add	x3, sp, #0x38
  40e9c8:	mov	w2, #0x0                   	// #0
  40e9cc:	bl	44e590 <ferror@plt+0x4c850>
  40e9d0:	mov	x19, x0
  40e9d4:	tst	x0, #0xffffffff00000000
  40e9d8:	ldp	w21, w0, [sp, #56]
  40e9dc:	add	x20, x20, x21
  40e9e0:	b.eq	40ef24 <ferror@plt+0xd1e4>  // b.none
  40e9e4:	orr	w1, w0, #0x2
  40e9e8:	str	w1, [sp, #60]
  40e9ec:	tbz	w0, #0, 40ef30 <ferror@plt+0xd1f0>
  40e9f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40e9f4:	add	x1, x1, #0xe0
  40e9f8:	mov	w2, #0x5                   	// #5
  40e9fc:	mov	x0, #0x0                   	// #0
  40ea00:	bl	401c70 <dcgettext@plt>
  40ea04:	bl	44f3e8 <error@@Base>
  40ea08:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40ea0c:	add	x0, x0, #0x58
  40ea10:	bl	401cc0 <printf@plt>
  40ea14:	cmp	w19, #0x1
  40ea18:	b.ne	40e990 <ferror@plt+0xcc50>  // b.any
  40ea1c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40ea20:	add	x1, x1, #0x50
  40ea24:	mov	w2, #0x5                   	// #5
  40ea28:	mov	x0, #0x0                   	// #0
  40ea2c:	bl	401c70 <dcgettext@plt>
  40ea30:	bl	401cc0 <printf@plt>
  40ea34:	b	40ec18 <ferror@plt+0xced8>
  40ea38:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ea3c:	add	x0, x0, #0xb18
  40ea40:	bl	401cc0 <printf@plt>
  40ea44:	mov	x1, x21
  40ea48:	mov	x0, x20
  40ea4c:	add	x4, sp, #0x3c
  40ea50:	add	x3, sp, #0x38
  40ea54:	mov	w2, #0x0                   	// #0
  40ea58:	bl	44e590 <ferror@plt+0x4c850>
  40ea5c:	mov	x19, x0
  40ea60:	tst	x0, #0xffffffff00000000
  40ea64:	ldp	w21, w0, [sp, #56]
  40ea68:	add	x20, x20, x21
  40ea6c:	b.eq	40eeac <ferror@plt+0xd16c>  // b.none
  40ea70:	orr	w1, w0, #0x2
  40ea74:	str	w1, [sp, #60]
  40ea78:	tbz	w0, #0, 40eeb8 <ferror@plt+0xd178>
  40ea7c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ea80:	add	x1, x1, #0xe0
  40ea84:	mov	w2, #0x5                   	// #5
  40ea88:	mov	x0, #0x0                   	// #0
  40ea8c:	bl	401c70 <dcgettext@plt>
  40ea90:	bl	44f3e8 <error@@Base>
  40ea94:	cmp	w19, #0x4
  40ea98:	b.eq	40f0a8 <ferror@plt+0xd368>  // b.none
  40ea9c:	b.hi	40ef6c <ferror@plt+0xd22c>  // b.pmore
  40eaa0:	cmp	w19, #0x1
  40eaa4:	b.eq	40f088 <ferror@plt+0xd348>  // b.none
  40eaa8:	cmp	w19, #0x3
  40eaac:	b.ne	40ef4c <ferror@plt+0xd20c>  // b.any
  40eab0:	adrp	x0, 459000 <warn@@Base+0x9640>
  40eab4:	add	x0, x0, #0xe00
  40eab8:	bl	401b70 <puts@plt>
  40eabc:	b	40ec18 <ferror@plt+0xced8>
  40eac0:	mov	x1, x21
  40eac4:	mov	x0, x20
  40eac8:	add	x4, sp, #0x3c
  40eacc:	add	x3, sp, #0x38
  40ead0:	mov	w2, #0x0                   	// #0
  40ead4:	bl	44e590 <ferror@plt+0x4c850>
  40ead8:	mov	x19, x0
  40eadc:	tst	x0, #0xffffffff00000000
  40eae0:	ldp	w21, w0, [sp, #56]
  40eae4:	add	x20, x20, x21
  40eae8:	b.eq	40eed4 <ferror@plt+0xd194>  // b.none
  40eaec:	orr	w1, w0, #0x2
  40eaf0:	str	w1, [sp, #60]
  40eaf4:	tbz	w0, #0, 40eee0 <ferror@plt+0xd1a0>
  40eaf8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40eafc:	add	x1, x1, #0xe0
  40eb00:	mov	w2, #0x5                   	// #5
  40eb04:	mov	x0, #0x0                   	// #0
  40eb08:	bl	401c70 <dcgettext@plt>
  40eb0c:	bl	44f3e8 <error@@Base>
  40eb10:	adrp	x0, 459000 <warn@@Base+0x9640>
  40eb14:	add	x0, x0, #0xea8
  40eb18:	bl	401cc0 <printf@plt>
  40eb1c:	cbz	w19, 40e99c <ferror@plt+0xcc5c>
  40eb20:	cmp	w19, #0x1
  40eb24:	b.ne	40e88c <ferror@plt+0xcb4c>  // b.any
  40eb28:	adrp	x1, 459000 <warn@@Base+0x9640>
  40eb2c:	add	x1, x1, #0xe98
  40eb30:	mov	w2, #0x5                   	// #5
  40eb34:	mov	x0, #0x0                   	// #0
  40eb38:	bl	401c70 <dcgettext@plt>
  40eb3c:	bl	401cc0 <printf@plt>
  40eb40:	b	40ec18 <ferror@plt+0xced8>
  40eb44:	mov	x1, x21
  40eb48:	mov	x0, x20
  40eb4c:	add	x4, sp, #0x3c
  40eb50:	add	x3, sp, #0x38
  40eb54:	mov	w2, #0x0                   	// #0
  40eb58:	bl	44e590 <ferror@plt+0x4c850>
  40eb5c:	mov	x19, x0
  40eb60:	tst	x0, #0xffffffff00000000
  40eb64:	ldp	w1, w0, [sp, #56]
  40eb68:	add	x20, x20, x1
  40eb6c:	b.eq	40eefc <ferror@plt+0xd1bc>  // b.none
  40eb70:	orr	w1, w0, #0x2
  40eb74:	str	w1, [sp, #60]
  40eb78:	tbz	w0, #0, 40ef08 <ferror@plt+0xd1c8>
  40eb7c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40eb80:	add	x1, x1, #0xe0
  40eb84:	mov	w2, #0x5                   	// #5
  40eb88:	mov	x0, #0x0                   	// #0
  40eb8c:	bl	401c70 <dcgettext@plt>
  40eb90:	bl	44f3e8 <error@@Base>
  40eb94:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40eb98:	add	x0, x0, #0x80
  40eb9c:	bl	401cc0 <printf@plt>
  40eba0:	mov	w2, #0x5                   	// #5
  40eba4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40eba8:	mov	x0, #0x0                   	// #0
  40ebac:	add	x1, x1, #0xaa0
  40ebb0:	bl	401c70 <dcgettext@plt>
  40ebb4:	mov	w1, w19
  40ebb8:	bl	401cc0 <printf@plt>
  40ebbc:	sub	x0, x21, #0x1
  40ebc0:	cmp	x20, x0
  40ebc4:	b.cs	40efa4 <ferror@plt+0xd264>  // b.hs, b.nlast
  40ebc8:	sub	x21, x21, x20
  40ebcc:	mov	x1, x20
  40ebd0:	sub	x21, x21, #0x1
  40ebd4:	mov	w0, w21
  40ebd8:	bl	404800 <ferror@plt+0x2ac0>
  40ebdc:	mov	x1, x21
  40ebe0:	mov	x0, x20
  40ebe4:	bl	401940 <strnlen@plt>
  40ebe8:	add	x21, x0, #0x1
  40ebec:	add	x20, x20, x21
  40ebf0:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  40ebf4:	mov	w0, #0xa                   	// #10
  40ebf8:	ldr	x1, [x1, #1160]
  40ebfc:	bl	401990 <putc@plt>
  40ec00:	b	40ec18 <ferror@plt+0xced8>
  40ec04:	mov	x1, x20
  40ec08:	mov	x2, x21
  40ec0c:	mov	w0, w19
  40ec10:	bl	407fb8 <ferror@plt+0x6278>
  40ec14:	mov	x20, x0
  40ec18:	mov	x0, x20
  40ec1c:	ldp	x19, x20, [sp, #16]
  40ec20:	ldp	x21, x22, [sp, #32]
  40ec24:	ldp	x29, x30, [sp], #64
  40ec28:	ret
  40ec2c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ec30:	add	x0, x0, #0xe70
  40ec34:	bl	401cc0 <printf@plt>
  40ec38:	mov	x1, x21
  40ec3c:	mov	x0, x20
  40ec40:	add	x4, sp, #0x3c
  40ec44:	add	x3, sp, #0x38
  40ec48:	mov	w2, #0x0                   	// #0
  40ec4c:	bl	44e590 <ferror@plt+0x4c850>
  40ec50:	mov	x19, x0
  40ec54:	tst	x0, #0xffffffff00000000
  40ec58:	ldp	w21, w0, [sp, #56]
  40ec5c:	add	x20, x20, x21
  40ec60:	b.eq	40ee5c <ferror@plt+0xd11c>  // b.none
  40ec64:	orr	w1, w0, #0x2
  40ec68:	str	w1, [sp, #60]
  40ec6c:	tbz	w0, #0, 40ee68 <ferror@plt+0xd128>
  40ec70:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ec74:	add	x1, x1, #0xe0
  40ec78:	mov	w2, #0x5                   	// #5
  40ec7c:	mov	x0, #0x0                   	// #0
  40ec80:	bl	401c70 <dcgettext@plt>
  40ec84:	bl	44f3e8 <error@@Base>
  40ec88:	b	40eb1c <ferror@plt+0xcddc>
  40ec8c:	mov	x1, x21
  40ec90:	mov	x0, x20
  40ec94:	add	x4, sp, #0x3c
  40ec98:	add	x3, sp, #0x38
  40ec9c:	mov	w2, #0x0                   	// #0
  40eca0:	bl	44e590 <ferror@plt+0x4c850>
  40eca4:	mov	x19, x0
  40eca8:	tst	x0, #0xffffffff00000000
  40ecac:	ldp	w21, w0, [sp, #56]
  40ecb0:	add	x20, x20, x21
  40ecb4:	b.eq	40ee84 <ferror@plt+0xd144>  // b.none
  40ecb8:	orr	w1, w0, #0x2
  40ecbc:	str	w1, [sp, #60]
  40ecc0:	tbz	w0, #0, 40ee90 <ferror@plt+0xd150>
  40ecc4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ecc8:	add	x1, x1, #0xe0
  40eccc:	mov	w2, #0x5                   	// #5
  40ecd0:	mov	x0, #0x0                   	// #0
  40ecd4:	bl	401c70 <dcgettext@plt>
  40ecd8:	bl	44f3e8 <error@@Base>
  40ecdc:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ece0:	add	x0, x0, #0xf20
  40ece4:	bl	401cc0 <printf@plt>
  40ece8:	cmp	w19, #0x1
  40ecec:	b.eq	40f06c <ferror@plt+0xd32c>  // b.none
  40ecf0:	cmp	w19, #0x2
  40ecf4:	b.eq	40f050 <ferror@plt+0xd310>  // b.none
  40ecf8:	cbnz	w19, 40e88c <ferror@plt+0xcb4c>
  40ecfc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ed00:	add	x1, x1, #0xf30
  40ed04:	mov	w2, #0x5                   	// #5
  40ed08:	mov	x0, #0x0                   	// #0
  40ed0c:	bl	401c70 <dcgettext@plt>
  40ed10:	bl	401cc0 <printf@plt>
  40ed14:	b	40ec18 <ferror@plt+0xced8>
  40ed18:	mov	x1, x21
  40ed1c:	mov	x0, x20
  40ed20:	add	x4, sp, #0x3c
  40ed24:	add	x3, sp, #0x38
  40ed28:	mov	w2, #0x0                   	// #0
  40ed2c:	bl	44e590 <ferror@plt+0x4c850>
  40ed30:	mov	x19, x0
  40ed34:	tst	x0, #0xffffffff00000000
  40ed38:	ldp	w21, w0, [sp, #56]
  40ed3c:	add	x20, x20, x21
  40ed40:	b.eq	40ee34 <ferror@plt+0xd0f4>  // b.none
  40ed44:	orr	w1, w0, #0x2
  40ed48:	str	w1, [sp, #60]
  40ed4c:	tbz	w0, #0, 40ee40 <ferror@plt+0xd100>
  40ed50:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ed54:	add	x1, x1, #0xe0
  40ed58:	mov	w2, #0x5                   	// #5
  40ed5c:	mov	x0, #0x0                   	// #0
  40ed60:	bl	401c70 <dcgettext@plt>
  40ed64:	bl	44f3e8 <error@@Base>
  40ed68:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ed6c:	add	x0, x0, #0xfc8
  40ed70:	bl	401cc0 <printf@plt>
  40ed74:	cbz	w19, 40efc4 <ferror@plt+0xd284>
  40ed78:	cmp	w19, #0x1
  40ed7c:	b.ne	40e88c <ferror@plt+0xcb4c>  // b.any
  40ed80:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40ed84:	add	x1, x1, #0x0
  40ed88:	mov	w2, #0x5                   	// #5
  40ed8c:	mov	x0, #0x0                   	// #0
  40ed90:	bl	401c70 <dcgettext@plt>
  40ed94:	bl	401cc0 <printf@plt>
  40ed98:	b	40ec18 <ferror@plt+0xced8>
  40ed9c:	adrp	x1, 456000 <warn@@Base+0x6640>
  40eda0:	add	x1, x1, #0xd78
  40eda4:	mov	w2, #0x5                   	// #5
  40eda8:	mov	x20, x21
  40edac:	mov	x0, #0x0                   	// #0
  40edb0:	bl	401c70 <dcgettext@plt>
  40edb4:	bl	401cc0 <printf@plt>
  40edb8:	b	40e90c <ferror@plt+0xcbcc>
  40edbc:	tbnz	w0, #0, 40e860 <ferror@plt+0xcb20>
  40edc0:	tbz	w0, #1, 40e878 <ferror@plt+0xcb38>
  40edc4:	nop
  40edc8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40edcc:	add	x1, x1, #0xf8
  40edd0:	mov	w2, #0x5                   	// #5
  40edd4:	mov	x0, #0x0                   	// #0
  40edd8:	bl	401c70 <dcgettext@plt>
  40eddc:	bl	44f3e8 <error@@Base>
  40ede0:	b	40e878 <ferror@plt+0xcb38>
  40ede4:	tbnz	w0, #0, 40e964 <ferror@plt+0xcc24>
  40ede8:	tbz	w0, #1, 40e97c <ferror@plt+0xcc3c>
  40edec:	nop
  40edf0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40edf4:	add	x1, x1, #0xf8
  40edf8:	mov	w2, #0x5                   	// #5
  40edfc:	mov	x0, #0x0                   	// #0
  40ee00:	bl	401c70 <dcgettext@plt>
  40ee04:	bl	44f3e8 <error@@Base>
  40ee08:	b	40e97c <ferror@plt+0xcc3c>
  40ee0c:	tbnz	w0, #0, 40e798 <ferror@plt+0xca58>
  40ee10:	tbz	w0, #1, 40e7b0 <ferror@plt+0xca70>
  40ee14:	nop
  40ee18:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ee1c:	add	x1, x1, #0xf8
  40ee20:	mov	w2, #0x5                   	// #5
  40ee24:	mov	x0, #0x0                   	// #0
  40ee28:	bl	401c70 <dcgettext@plt>
  40ee2c:	bl	44f3e8 <error@@Base>
  40ee30:	b	40e7b0 <ferror@plt+0xca70>
  40ee34:	tbnz	w0, #0, 40ed50 <ferror@plt+0xd010>
  40ee38:	tbz	w0, #1, 40ed68 <ferror@plt+0xd028>
  40ee3c:	nop
  40ee40:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ee44:	add	x1, x1, #0xf8
  40ee48:	mov	w2, #0x5                   	// #5
  40ee4c:	mov	x0, #0x0                   	// #0
  40ee50:	bl	401c70 <dcgettext@plt>
  40ee54:	bl	44f3e8 <error@@Base>
  40ee58:	b	40ed68 <ferror@plt+0xd028>
  40ee5c:	tbnz	w0, #0, 40ec70 <ferror@plt+0xcf30>
  40ee60:	tbz	w0, #1, 40eb1c <ferror@plt+0xcddc>
  40ee64:	nop
  40ee68:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ee6c:	add	x1, x1, #0xf8
  40ee70:	mov	w2, #0x5                   	// #5
  40ee74:	mov	x0, #0x0                   	// #0
  40ee78:	bl	401c70 <dcgettext@plt>
  40ee7c:	bl	44f3e8 <error@@Base>
  40ee80:	b	40eb1c <ferror@plt+0xcddc>
  40ee84:	tbnz	w0, #0, 40ecc4 <ferror@plt+0xcf84>
  40ee88:	tbz	w0, #1, 40ecdc <ferror@plt+0xcf9c>
  40ee8c:	nop
  40ee90:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ee94:	add	x1, x1, #0xf8
  40ee98:	mov	w2, #0x5                   	// #5
  40ee9c:	mov	x0, #0x0                   	// #0
  40eea0:	bl	401c70 <dcgettext@plt>
  40eea4:	bl	44f3e8 <error@@Base>
  40eea8:	b	40ecdc <ferror@plt+0xcf9c>
  40eeac:	tbnz	w0, #0, 40ea7c <ferror@plt+0xcd3c>
  40eeb0:	tbz	w0, #1, 40ea94 <ferror@plt+0xcd54>
  40eeb4:	nop
  40eeb8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40eebc:	add	x1, x1, #0xf8
  40eec0:	mov	w2, #0x5                   	// #5
  40eec4:	mov	x0, #0x0                   	// #0
  40eec8:	bl	401c70 <dcgettext@plt>
  40eecc:	bl	44f3e8 <error@@Base>
  40eed0:	b	40ea94 <ferror@plt+0xcd54>
  40eed4:	tbnz	w0, #0, 40eaf8 <ferror@plt+0xcdb8>
  40eed8:	tbz	w0, #1, 40eb10 <ferror@plt+0xcdd0>
  40eedc:	nop
  40eee0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40eee4:	add	x1, x1, #0xf8
  40eee8:	mov	w2, #0x5                   	// #5
  40eeec:	mov	x0, #0x0                   	// #0
  40eef0:	bl	401c70 <dcgettext@plt>
  40eef4:	bl	44f3e8 <error@@Base>
  40eef8:	b	40eb10 <ferror@plt+0xcdd0>
  40eefc:	tbnz	w0, #0, 40eb7c <ferror@plt+0xce3c>
  40ef00:	tbz	w0, #1, 40eb94 <ferror@plt+0xce54>
  40ef04:	nop
  40ef08:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ef0c:	add	x1, x1, #0xf8
  40ef10:	mov	w2, #0x5                   	// #5
  40ef14:	mov	x0, #0x0                   	// #0
  40ef18:	bl	401c70 <dcgettext@plt>
  40ef1c:	bl	44f3e8 <error@@Base>
  40ef20:	b	40eb94 <ferror@plt+0xce54>
  40ef24:	tbnz	w0, #0, 40e9f0 <ferror@plt+0xccb0>
  40ef28:	tbz	w0, #1, 40ea08 <ferror@plt+0xccc8>
  40ef2c:	nop
  40ef30:	adrp	x1, 458000 <warn@@Base+0x8640>
  40ef34:	add	x1, x1, #0xf8
  40ef38:	mov	w2, #0x5                   	// #5
  40ef3c:	mov	x0, #0x0                   	// #0
  40ef40:	bl	401c70 <dcgettext@plt>
  40ef44:	bl	44f3e8 <error@@Base>
  40ef48:	b	40ea08 <ferror@plt+0xccc8>
  40ef4c:	cbnz	w19, 40e88c <ferror@plt+0xcb4c>
  40ef50:	adrp	x1, 459000 <warn@@Base+0x9640>
  40ef54:	add	x1, x1, #0xb28
  40ef58:	mov	w2, #0x5                   	// #5
  40ef5c:	mov	x0, #0x0                   	// #0
  40ef60:	bl	401c70 <dcgettext@plt>
  40ef64:	bl	401cc0 <printf@plt>
  40ef68:	b	40ec18 <ferror@plt+0xced8>
  40ef6c:	cmp	w19, #0x7
  40ef70:	b.eq	40f098 <ferror@plt+0xd358>  // b.none
  40ef74:	cmp	w19, #0x8
  40ef78:	b.ne	40ef8c <ferror@plt+0xd24c>  // b.any
  40ef7c:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ef80:	add	x0, x0, #0xe20
  40ef84:	bl	401b70 <puts@plt>
  40ef88:	b	40ec18 <ferror@plt+0xced8>
  40ef8c:	cmp	w19, #0x6
  40ef90:	b.ne	40e88c <ferror@plt+0xcb4c>  // b.any
  40ef94:	adrp	x0, 459000 <warn@@Base+0x9640>
  40ef98:	add	x0, x0, #0xe10
  40ef9c:	bl	401b70 <puts@plt>
  40efa0:	b	40ec18 <ferror@plt+0xced8>
  40efa4:	adrp	x1, 456000 <warn@@Base+0x6640>
  40efa8:	add	x1, x1, #0xd78
  40efac:	mov	w2, #0x5                   	// #5
  40efb0:	mov	x20, x21
  40efb4:	mov	x0, #0x0                   	// #0
  40efb8:	bl	401c70 <dcgettext@plt>
  40efbc:	bl	401cc0 <printf@plt>
  40efc0:	b	40ebf0 <ferror@plt+0xceb0>
  40efc4:	adrp	x1, 459000 <warn@@Base+0x9640>
  40efc8:	add	x1, x1, #0xfd8
  40efcc:	mov	w2, #0x5                   	// #5
  40efd0:	mov	x0, #0x0                   	// #0
  40efd4:	bl	401c70 <dcgettext@plt>
  40efd8:	bl	401cc0 <printf@plt>
  40efdc:	b	40ec18 <ferror@plt+0xced8>
  40efe0:	adrp	x1, 459000 <warn@@Base+0x9640>
  40efe4:	add	x1, x1, #0xee8
  40efe8:	mov	w2, #0x5                   	// #5
  40efec:	mov	x0, #0x0                   	// #0
  40eff0:	bl	401c70 <dcgettext@plt>
  40eff4:	bl	401cc0 <printf@plt>
  40eff8:	b	40ec18 <ferror@plt+0xced8>
  40effc:	adrp	x1, 459000 <warn@@Base+0x9640>
  40f000:	add	x1, x1, #0xe50
  40f004:	mov	w2, #0x5                   	// #5
  40f008:	mov	x0, #0x0                   	// #0
  40f00c:	bl	401c70 <dcgettext@plt>
  40f010:	bl	401cc0 <printf@plt>
  40f014:	b	40ec18 <ferror@plt+0xced8>
  40f018:	adrp	x1, 459000 <warn@@Base+0x9640>
  40f01c:	add	x1, x1, #0xe40
  40f020:	mov	w2, #0x5                   	// #5
  40f024:	mov	x0, #0x0                   	// #0
  40f028:	bl	401c70 <dcgettext@plt>
  40f02c:	bl	401cc0 <printf@plt>
  40f030:	b	40ec18 <ferror@plt+0xced8>
  40f034:	adrp	x1, 459000 <warn@@Base+0x9640>
  40f038:	add	x1, x1, #0xe60
  40f03c:	mov	w2, #0x5                   	// #5
  40f040:	mov	x0, #0x0                   	// #0
  40f044:	bl	401c70 <dcgettext@plt>
  40f048:	bl	401cc0 <printf@plt>
  40f04c:	b	40ec18 <ferror@plt+0xced8>
  40f050:	adrp	x1, 459000 <warn@@Base+0x9640>
  40f054:	add	x1, x1, #0xf90
  40f058:	mov	w2, #0x5                   	// #5
  40f05c:	mov	x0, #0x0                   	// #0
  40f060:	bl	401c70 <dcgettext@plt>
  40f064:	bl	401cc0 <printf@plt>
  40f068:	b	40ec18 <ferror@plt+0xced8>
  40f06c:	adrp	x1, 459000 <warn@@Base+0x9640>
  40f070:	add	x1, x1, #0xf58
  40f074:	mov	w2, #0x5                   	// #5
  40f078:	mov	x0, #0x0                   	// #0
  40f07c:	bl	401c70 <dcgettext@plt>
  40f080:	bl	401cc0 <printf@plt>
  40f084:	b	40ec18 <ferror@plt+0xced8>
  40f088:	adrp	x0, 459000 <warn@@Base+0x9640>
  40f08c:	add	x0, x0, #0xdf8
  40f090:	bl	401b70 <puts@plt>
  40f094:	b	40ec18 <ferror@plt+0xced8>
  40f098:	adrp	x0, 459000 <warn@@Base+0x9640>
  40f09c:	add	x0, x0, #0xe18
  40f0a0:	bl	401b70 <puts@plt>
  40f0a4:	b	40ec18 <ferror@plt+0xced8>
  40f0a8:	adrp	x0, 459000 <warn@@Base+0x9640>
  40f0ac:	add	x0, x0, #0xe08
  40f0b0:	bl	401b70 <puts@plt>
  40f0b4:	b	40ec18 <ferror@plt+0xced8>
  40f0b8:	stp	x29, x30, [sp, #-64]!
  40f0bc:	mov	w2, #0x0                   	// #0
  40f0c0:	mov	x29, sp
  40f0c4:	add	x4, sp, #0x3c
  40f0c8:	add	x3, sp, #0x38
  40f0cc:	stp	x19, x20, [sp, #16]
  40f0d0:	mov	x20, x0
  40f0d4:	str	x21, [sp, #32]
  40f0d8:	mov	x21, x1
  40f0dc:	bl	44e590 <ferror@plt+0x4c850>
  40f0e0:	mov	x19, x0
  40f0e4:	tst	x0, #0xffffffff00000000
  40f0e8:	ldp	w1, w0, [sp, #56]
  40f0ec:	add	x20, x20, x1
  40f0f0:	b.eq	40f1dc <ferror@plt+0xd49c>  // b.none
  40f0f4:	orr	w1, w0, #0x2
  40f0f8:	str	w1, [sp, #60]
  40f0fc:	tbz	w0, #0, 40f1e8 <ferror@plt+0xd4a8>
  40f100:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f104:	add	x1, x1, #0xe0
  40f108:	mov	w2, #0x5                   	// #5
  40f10c:	mov	x0, #0x0                   	// #0
  40f110:	bl	401c70 <dcgettext@plt>
  40f114:	bl	44f3e8 <error@@Base>
  40f118:	cmp	w19, #0xc
  40f11c:	b.eq	40f574 <ferror@plt+0xd834>  // b.none
  40f120:	b.hi	40f318 <ferror@plt+0xd5d8>  // b.pmore
  40f124:	cmp	w19, #0x7
  40f128:	b.eq	40f5ec <ferror@plt+0xd8ac>  // b.none
  40f12c:	b.ls	40f288 <ferror@plt+0xd548>  // b.plast
  40f130:	cmp	w19, #0x9
  40f134:	b.eq	40f68c <ferror@plt+0xd94c>  // b.none
  40f138:	b.ls	40f204 <ferror@plt+0xd4c4>  // b.plast
  40f13c:	mov	x1, x21
  40f140:	mov	x0, x20
  40f144:	add	x4, sp, #0x3c
  40f148:	add	x3, sp, #0x38
  40f14c:	mov	w2, #0x0                   	// #0
  40f150:	bl	44e590 <ferror@plt+0x4c850>
  40f154:	ldr	w1, [sp, #56]
  40f158:	mov	x21, x0
  40f15c:	tst	x0, #0xffffffff00000000
  40f160:	add	x20, x20, x1
  40f164:	b.eq	40f984 <ferror@plt+0xdc44>  // b.none
  40f168:	ldr	w0, [sp, #60]
  40f16c:	orr	w1, w0, #0x2
  40f170:	str	w1, [sp, #60]
  40f174:	tbz	w0, #0, 40f990 <ferror@plt+0xdc50>
  40f178:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f17c:	add	x1, x1, #0xe0
  40f180:	mov	w2, #0x5                   	// #5
  40f184:	mov	x0, #0x0                   	// #0
  40f188:	bl	401c70 <dcgettext@plt>
  40f18c:	bl	44f3e8 <error@@Base>
  40f190:	cmp	w19, #0xa
  40f194:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f198:	add	x1, x1, #0xc0
  40f19c:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f1a0:	add	x0, x0, #0xd8
  40f1a4:	csel	x0, x1, x0, eq  // eq = none
  40f1a8:	bl	401cc0 <printf@plt>
  40f1ac:	cmp	w21, #0x1
  40f1b0:	b.eq	40fa80 <ferror@plt+0xdd40>  // b.none
  40f1b4:	cmp	w21, #0x2
  40f1b8:	b.eq	40fa70 <ferror@plt+0xdd30>  // b.none
  40f1bc:	cbz	w21, 40f9f0 <ferror@plt+0xdcb0>
  40f1c0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f1c4:	add	x1, x1, #0x178
  40f1c8:	mov	w2, #0x5                   	// #5
  40f1cc:	mov	x0, #0x0                   	// #0
  40f1d0:	bl	401c70 <dcgettext@plt>
  40f1d4:	bl	401cc0 <printf@plt>
  40f1d8:	b	40f450 <ferror@plt+0xd710>
  40f1dc:	tbnz	w0, #0, 40f100 <ferror@plt+0xd3c0>
  40f1e0:	tbz	w0, #1, 40f118 <ferror@plt+0xd3d8>
  40f1e4:	nop
  40f1e8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f1ec:	add	x1, x1, #0xf8
  40f1f0:	mov	w2, #0x5                   	// #5
  40f1f4:	mov	x0, #0x0                   	// #0
  40f1f8:	bl	401c70 <dcgettext@plt>
  40f1fc:	bl	44f3e8 <error@@Base>
  40f200:	b	40f118 <ferror@plt+0xd3d8>
  40f204:	cmp	w19, #0x8
  40f208:	b.ne	40f55c <ferror@plt+0xd81c>  // b.any
  40f20c:	mov	x1, x21
  40f210:	mov	x0, x20
  40f214:	add	x4, sp, #0x3c
  40f218:	add	x3, sp, #0x38
  40f21c:	mov	w2, #0x0                   	// #0
  40f220:	bl	44e590 <ferror@plt+0x4c850>
  40f224:	mov	x19, x0
  40f228:	tst	x0, #0xffffffff00000000
  40f22c:	ldp	w1, w0, [sp, #56]
  40f230:	add	x20, x20, x1
  40f234:	b.eq	40f90c <ferror@plt+0xdbcc>  // b.none
  40f238:	orr	w1, w0, #0x2
  40f23c:	str	w1, [sp, #60]
  40f240:	tbz	w0, #0, 40f918 <ferror@plt+0xdbd8>
  40f244:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f248:	add	x1, x1, #0xe0
  40f24c:	mov	w2, #0x5                   	// #5
  40f250:	mov	x0, #0x0                   	// #0
  40f254:	bl	401c70 <dcgettext@plt>
  40f258:	bl	44f3e8 <error@@Base>
  40f25c:	cbz	w19, 40fa28 <ferror@plt+0xdce8>
  40f260:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f264:	add	x1, x1, #0x210
  40f268:	mov	w2, #0x5                   	// #5
  40f26c:	mov	x0, #0x0                   	// #0
  40f270:	bl	401c70 <dcgettext@plt>
  40f274:	mov	x1, x0
  40f278:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f27c:	add	x0, x0, #0x220
  40f280:	bl	401cc0 <printf@plt>
  40f284:	b	40f450 <ferror@plt+0xd710>
  40f288:	cmp	w19, #0x5
  40f28c:	b.eq	40f604 <ferror@plt+0xd8c4>  // b.none
  40f290:	cmp	w19, #0x6
  40f294:	b.ne	40f398 <ferror@plt+0xd658>  // b.any
  40f298:	mov	x1, x21
  40f29c:	mov	x0, x20
  40f2a0:	add	x4, sp, #0x3c
  40f2a4:	add	x3, sp, #0x38
  40f2a8:	mov	w2, #0x0                   	// #0
  40f2ac:	bl	44e590 <ferror@plt+0x4c850>
  40f2b0:	mov	x19, x0
  40f2b4:	tst	x0, #0xffffffff00000000
  40f2b8:	ldp	w1, w0, [sp, #56]
  40f2bc:	add	x20, x20, x1
  40f2c0:	b.eq	40f95c <ferror@plt+0xdc1c>  // b.none
  40f2c4:	orr	w1, w0, #0x2
  40f2c8:	str	w1, [sp, #60]
  40f2cc:	tbz	w0, #0, 40f968 <ferror@plt+0xdc28>
  40f2d0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f2d4:	add	x1, x1, #0xe0
  40f2d8:	mov	w2, #0x5                   	// #5
  40f2dc:	mov	x0, #0x0                   	// #0
  40f2e0:	bl	401c70 <dcgettext@plt>
  40f2e4:	bl	44f3e8 <error@@Base>
  40f2e8:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f2ec:	add	x0, x0, #0x1c8
  40f2f0:	bl	401cc0 <printf@plt>
  40f2f4:	cbz	w19, 40f9f0 <ferror@plt+0xdcb0>
  40f2f8:	sub	w0, w19, #0x1
  40f2fc:	cmp	w0, #0xe
  40f300:	b.hi	40fa60 <ferror@plt+0xdd20>  // b.pmore
  40f304:	mov	w1, w19
  40f308:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f30c:	add	x0, x0, #0x1e8
  40f310:	bl	401cc0 <printf@plt>
  40f314:	b	40f450 <ferror@plt+0xd710>
  40f318:	cmp	w19, #0x10
  40f31c:	b.eq	40f5f8 <ferror@plt+0xd8b8>  // b.none
  40f320:	b.ls	40f464 <ferror@plt+0xd724>  // b.plast
  40f324:	cmp	w19, #0x12
  40f328:	b.eq	40f6f0 <ferror@plt+0xd9b0>  // b.none
  40f32c:	cmp	w19, #0x14
  40f330:	b.ne	40f428 <ferror@plt+0xd6e8>  // b.any
  40f334:	mov	x1, x21
  40f338:	mov	x0, x20
  40f33c:	add	x4, sp, #0x3c
  40f340:	add	x3, sp, #0x38
  40f344:	mov	w2, #0x0                   	// #0
  40f348:	bl	44e590 <ferror@plt+0x4c850>
  40f34c:	mov	x19, x0
  40f350:	tst	x0, #0xffffffff00000000
  40f354:	ldp	w1, w0, [sp, #56]
  40f358:	add	x20, x20, x1
  40f35c:	b.eq	40f934 <ferror@plt+0xdbf4>  // b.none
  40f360:	orr	w1, w0, #0x2
  40f364:	str	w1, [sp, #60]
  40f368:	tbz	w0, #0, 40f940 <ferror@plt+0xdc00>
  40f36c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f370:	add	x1, x1, #0xe0
  40f374:	mov	w2, #0x5                   	// #5
  40f378:	mov	x0, #0x0                   	// #0
  40f37c:	bl	401c70 <dcgettext@plt>
  40f380:	bl	44f3e8 <error@@Base>
  40f384:	mov	w1, w19
  40f388:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f38c:	add	x0, x0, #0x350
  40f390:	bl	401cc0 <printf@plt>
  40f394:	b	40f450 <ferror@plt+0xd710>
  40f398:	cmp	w19, #0x4
  40f39c:	b.ne	40f55c <ferror@plt+0xd81c>  // b.any
  40f3a0:	mov	x1, x21
  40f3a4:	mov	x0, x20
  40f3a8:	add	x4, sp, #0x3c
  40f3ac:	add	x3, sp, #0x38
  40f3b0:	mov	w2, #0x0                   	// #0
  40f3b4:	bl	44e590 <ferror@plt+0x4c850>
  40f3b8:	mov	x19, x0
  40f3bc:	tst	x0, #0xffffffff00000000
  40f3c0:	ldp	w1, w0, [sp, #56]
  40f3c4:	add	x20, x20, x1
  40f3c8:	b.eq	40f8e4 <ferror@plt+0xdba4>  // b.none
  40f3cc:	orr	w1, w0, #0x2
  40f3d0:	str	w1, [sp, #60]
  40f3d4:	tbz	w0, #0, 40f8f0 <ferror@plt+0xdbb0>
  40f3d8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f3dc:	add	x1, x1, #0xe0
  40f3e0:	mov	w2, #0x5                   	// #5
  40f3e4:	mov	x0, #0x0                   	// #0
  40f3e8:	bl	401c70 <dcgettext@plt>
  40f3ec:	bl	44f3e8 <error@@Base>
  40f3f0:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f3f4:	add	x0, x0, #0xf8
  40f3f8:	bl	401cc0 <printf@plt>
  40f3fc:	cmp	w19, #0x2
  40f400:	b.eq	40fae8 <ferror@plt+0xdda8>  // b.none
  40f404:	b.hi	40f9ac <ferror@plt+0xdc6c>  // b.pmore
  40f408:	cbz	w19, 40facc <ferror@plt+0xdd8c>
  40f40c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f410:	add	x1, x1, #0x128
  40f414:	mov	w2, #0x5                   	// #5
  40f418:	mov	x0, #0x0                   	// #0
  40f41c:	bl	401c70 <dcgettext@plt>
  40f420:	bl	401cc0 <printf@plt>
  40f424:	b	40f450 <ferror@plt+0xd710>
  40f428:	cmp	w19, #0x11
  40f42c:	b.ne	40f55c <ferror@plt+0xd81c>  // b.any
  40f430:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f434:	add	x0, x0, #0x318
  40f438:	bl	401cc0 <printf@plt>
  40f43c:	mov	x1, x20
  40f440:	mov	x2, x21
  40f444:	mov	w0, #0xffffffff            	// #-1
  40f448:	bl	407fb8 <ferror@plt+0x6278>
  40f44c:	mov	x20, x0
  40f450:	mov	x0, x20
  40f454:	ldp	x19, x20, [sp, #16]
  40f458:	ldr	x21, [sp, #32]
  40f45c:	ldp	x29, x30, [sp], #64
  40f460:	ret
  40f464:	cmp	w19, #0xe
  40f468:	b.eq	40f754 <ferror@plt+0xda14>  // b.none
  40f46c:	cmp	w19, #0xf
  40f470:	b.ne	40f4d8 <ferror@plt+0xd798>  // b.any
  40f474:	mov	x1, x21
  40f478:	mov	x0, x20
  40f47c:	add	x4, sp, #0x3c
  40f480:	add	x3, sp, #0x38
  40f484:	mov	w2, #0x0                   	// #0
  40f488:	bl	44e590 <ferror@plt+0x4c850>
  40f48c:	mov	x19, x0
  40f490:	tst	x0, #0xffffffff00000000
  40f494:	ldp	w1, w0, [sp, #56]
  40f498:	add	x20, x20, x1
  40f49c:	b.eq	40f7d0 <ferror@plt+0xda90>  // b.none
  40f4a0:	orr	w1, w0, #0x2
  40f4a4:	str	w1, [sp, #60]
  40f4a8:	tbz	w0, #0, 40f7d8 <ferror@plt+0xda98>
  40f4ac:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f4b0:	add	x1, x1, #0xe0
  40f4b4:	mov	w2, #0x5                   	// #5
  40f4b8:	mov	x0, #0x0                   	// #0
  40f4bc:	bl	401c70 <dcgettext@plt>
  40f4c0:	bl	44f3e8 <error@@Base>
  40f4c4:	mov	w1, w19
  40f4c8:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f4cc:	add	x0, x0, #0x2e0
  40f4d0:	bl	401cc0 <printf@plt>
  40f4d4:	b	40f450 <ferror@plt+0xd710>
  40f4d8:	cmp	w19, #0xd
  40f4dc:	b.ne	40f55c <ferror@plt+0xd81c>  // b.any
  40f4e0:	mov	x1, x21
  40f4e4:	mov	x0, x20
  40f4e8:	add	x4, sp, #0x3c
  40f4ec:	add	x3, sp, #0x38
  40f4f0:	mov	w2, #0x0                   	// #0
  40f4f4:	bl	44e590 <ferror@plt+0x4c850>
  40f4f8:	mov	x19, x0
  40f4fc:	tst	x0, #0xffffffff00000000
  40f500:	ldp	w1, w0, [sp, #56]
  40f504:	add	x20, x20, x1
  40f508:	b.eq	40f8bc <ferror@plt+0xdb7c>  // b.none
  40f50c:	orr	w1, w0, #0x2
  40f510:	str	w1, [sp, #60]
  40f514:	tbz	w0, #0, 40f8c8 <ferror@plt+0xdb88>
  40f518:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f51c:	add	x1, x1, #0xe0
  40f520:	mov	w2, #0x5                   	// #5
  40f524:	mov	x0, #0x0                   	// #0
  40f528:	bl	401c70 <dcgettext@plt>
  40f52c:	bl	44f3e8 <error@@Base>
  40f530:	cbz	w19, 40fa44 <ferror@plt+0xdd04>
  40f534:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f538:	add	x1, x1, #0x280
  40f53c:	mov	w2, #0x5                   	// #5
  40f540:	mov	x0, #0x0                   	// #0
  40f544:	bl	401c70 <dcgettext@plt>
  40f548:	mov	x1, x0
  40f54c:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f550:	add	x0, x0, #0x298
  40f554:	bl	401cc0 <printf@plt>
  40f558:	b	40f450 <ferror@plt+0xd710>
  40f55c:	mov	x1, x20
  40f560:	mov	x2, x21
  40f564:	and	w0, w19, #0x1
  40f568:	bl	407fb8 <ferror@plt+0x6278>
  40f56c:	mov	x20, x0
  40f570:	b	40f450 <ferror@plt+0xd710>
  40f574:	mov	x1, x21
  40f578:	mov	x0, x20
  40f57c:	add	x4, sp, #0x3c
  40f580:	add	x3, sp, #0x38
  40f584:	mov	w2, #0x0                   	// #0
  40f588:	bl	44e590 <ferror@plt+0x4c850>
  40f58c:	mov	x19, x0
  40f590:	tst	x0, #0xffffffff00000000
  40f594:	ldp	w1, w0, [sp, #56]
  40f598:	add	x20, x20, x1
  40f59c:	b.eq	40f86c <ferror@plt+0xdb2c>  // b.none
  40f5a0:	orr	w1, w0, #0x2
  40f5a4:	str	w1, [sp, #60]
  40f5a8:	tbz	w0, #0, 40f878 <ferror@plt+0xdb38>
  40f5ac:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f5b0:	add	x1, x1, #0xe0
  40f5b4:	mov	w2, #0x5                   	// #5
  40f5b8:	mov	x0, #0x0                   	// #0
  40f5bc:	bl	401c70 <dcgettext@plt>
  40f5c0:	bl	44f3e8 <error@@Base>
  40f5c4:	cmp	w19, #0x0
  40f5c8:	adrp	x2, 45a000 <warn@@Base+0xa640>
  40f5cc:	add	x2, x2, #0xf0
  40f5d0:	adrp	x1, 456000 <warn@@Base+0x6640>
  40f5d4:	add	x1, x1, #0xd20
  40f5d8:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f5dc:	csel	x1, x2, x1, ne  // ne = any
  40f5e0:	add	x0, x0, #0x268
  40f5e4:	bl	401cc0 <printf@plt>
  40f5e8:	b	40f450 <ferror@plt+0xd710>
  40f5ec:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f5f0:	add	x0, x0, #0x1f8
  40f5f4:	b	40f438 <ferror@plt+0xd6f8>
  40f5f8:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f5fc:	add	x0, x0, #0x300
  40f600:	b	40f438 <ferror@plt+0xd6f8>
  40f604:	mov	x1, x21
  40f608:	mov	x0, x20
  40f60c:	add	x4, sp, #0x3c
  40f610:	add	x3, sp, #0x38
  40f614:	mov	w2, #0x0                   	// #0
  40f618:	bl	44e590 <ferror@plt+0x4c850>
  40f61c:	mov	x19, x0
  40f620:	tst	x0, #0xffffffff00000000
  40f624:	ldp	w1, w0, [sp, #56]
  40f628:	add	x20, x20, x1
  40f62c:	b.eq	40f81c <ferror@plt+0xdadc>  // b.none
  40f630:	orr	w1, w0, #0x2
  40f634:	str	w1, [sp, #60]
  40f638:	tbz	w0, #0, 40f828 <ferror@plt+0xdae8>
  40f63c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f640:	add	x1, x1, #0xe0
  40f644:	mov	w2, #0x5                   	// #5
  40f648:	mov	x0, #0x0                   	// #0
  40f64c:	bl	401c70 <dcgettext@plt>
  40f650:	bl	44f3e8 <error@@Base>
  40f654:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f658:	add	x0, x0, #0x188
  40f65c:	bl	401cc0 <printf@plt>
  40f660:	cmp	w19, #0x3
  40f664:	b.eq	40fa90 <ferror@plt+0xdd50>  // b.none
  40f668:	b.hi	40f9d8 <ferror@plt+0xdc98>  // b.pmore
  40f66c:	cmp	w19, #0x1
  40f670:	b.eq	40faa0 <ferror@plt+0xdd60>  // b.none
  40f674:	cmp	w19, #0x2
  40f678:	b.ne	40f9f0 <ferror@plt+0xdcb0>  // b.any
  40f67c:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f680:	add	x0, x0, #0x1b0
  40f684:	bl	401b70 <puts@plt>
  40f688:	b	40f450 <ferror@plt+0xd710>
  40f68c:	mov	x1, x21
  40f690:	mov	x0, x20
  40f694:	add	x4, sp, #0x3c
  40f698:	add	x3, sp, #0x38
  40f69c:	mov	w2, #0x0                   	// #0
  40f6a0:	bl	44e590 <ferror@plt+0x4c850>
  40f6a4:	mov	x19, x0
  40f6a8:	tst	x0, #0xffffffff00000000
  40f6ac:	ldp	w1, w0, [sp, #56]
  40f6b0:	add	x20, x20, x1
  40f6b4:	b.eq	40f7f4 <ferror@plt+0xdab4>  // b.none
  40f6b8:	orr	w1, w0, #0x2
  40f6bc:	str	w1, [sp, #60]
  40f6c0:	tbz	w0, #0, 40f800 <ferror@plt+0xdac0>
  40f6c4:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f6c8:	add	x1, x1, #0xe0
  40f6cc:	mov	w2, #0x5                   	// #5
  40f6d0:	mov	x0, #0x0                   	// #0
  40f6d4:	bl	401c70 <dcgettext@plt>
  40f6d8:	bl	44f3e8 <error@@Base>
  40f6dc:	mov	w1, w19
  40f6e0:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f6e4:	add	x0, x0, #0x238
  40f6e8:	bl	401cc0 <printf@plt>
  40f6ec:	b	40f450 <ferror@plt+0xd710>
  40f6f0:	mov	x1, x21
  40f6f4:	mov	x0, x20
  40f6f8:	add	x4, sp, #0x3c
  40f6fc:	add	x3, sp, #0x38
  40f700:	mov	w2, #0x0                   	// #0
  40f704:	bl	44e590 <ferror@plt+0x4c850>
  40f708:	mov	x19, x0
  40f70c:	tst	x0, #0xffffffff00000000
  40f710:	ldp	w1, w0, [sp, #56]
  40f714:	add	x20, x20, x1
  40f718:	b.eq	40f844 <ferror@plt+0xdb04>  // b.none
  40f71c:	orr	w1, w0, #0x2
  40f720:	str	w1, [sp, #60]
  40f724:	tbz	w0, #0, 40f850 <ferror@plt+0xdb10>
  40f728:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f72c:	add	x1, x1, #0xe0
  40f730:	mov	w2, #0x5                   	// #5
  40f734:	mov	x0, #0x0                   	// #0
  40f738:	bl	401c70 <dcgettext@plt>
  40f73c:	bl	44f3e8 <error@@Base>
  40f740:	mov	w1, w19
  40f744:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f748:	add	x0, x0, #0x330
  40f74c:	bl	401cc0 <printf@plt>
  40f750:	b	40f450 <ferror@plt+0xd710>
  40f754:	mov	x1, x21
  40f758:	mov	x0, x20
  40f75c:	add	x4, sp, #0x3c
  40f760:	add	x3, sp, #0x38
  40f764:	mov	w2, #0x0                   	// #0
  40f768:	bl	44e590 <ferror@plt+0x4c850>
  40f76c:	mov	x19, x0
  40f770:	tst	x0, #0xffffffff00000000
  40f774:	ldp	w1, w0, [sp, #56]
  40f778:	add	x20, x20, x1
  40f77c:	b.eq	40f894 <ferror@plt+0xdb54>  // b.none
  40f780:	orr	w1, w0, #0x2
  40f784:	str	w1, [sp, #60]
  40f788:	tbz	w0, #0, 40f8a0 <ferror@plt+0xdb60>
  40f78c:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f790:	add	x1, x1, #0xe0
  40f794:	mov	w2, #0x5                   	// #5
  40f798:	mov	x0, #0x0                   	// #0
  40f79c:	bl	401c70 <dcgettext@plt>
  40f7a0:	bl	44f3e8 <error@@Base>
  40f7a4:	cbz	w19, 40fa0c <ferror@plt+0xdccc>
  40f7a8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f7ac:	add	x1, x1, #0x2b8
  40f7b0:	mov	w2, #0x5                   	// #5
  40f7b4:	mov	x0, #0x0                   	// #0
  40f7b8:	bl	401c70 <dcgettext@plt>
  40f7bc:	mov	x1, x0
  40f7c0:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f7c4:	add	x0, x0, #0x2c0
  40f7c8:	bl	401cc0 <printf@plt>
  40f7cc:	b	40f450 <ferror@plt+0xd710>
  40f7d0:	tbnz	w0, #0, 40f4ac <ferror@plt+0xd76c>
  40f7d4:	tbz	w0, #1, 40f4c4 <ferror@plt+0xd784>
  40f7d8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f7dc:	add	x1, x1, #0xf8
  40f7e0:	mov	w2, #0x5                   	// #5
  40f7e4:	mov	x0, #0x0                   	// #0
  40f7e8:	bl	401c70 <dcgettext@plt>
  40f7ec:	bl	44f3e8 <error@@Base>
  40f7f0:	b	40f4c4 <ferror@plt+0xd784>
  40f7f4:	tbnz	w0, #0, 40f6c4 <ferror@plt+0xd984>
  40f7f8:	tbz	w0, #1, 40f6dc <ferror@plt+0xd99c>
  40f7fc:	nop
  40f800:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f804:	add	x1, x1, #0xf8
  40f808:	mov	w2, #0x5                   	// #5
  40f80c:	mov	x0, #0x0                   	// #0
  40f810:	bl	401c70 <dcgettext@plt>
  40f814:	bl	44f3e8 <error@@Base>
  40f818:	b	40f6dc <ferror@plt+0xd99c>
  40f81c:	tbnz	w0, #0, 40f63c <ferror@plt+0xd8fc>
  40f820:	tbz	w0, #1, 40f654 <ferror@plt+0xd914>
  40f824:	nop
  40f828:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f82c:	add	x1, x1, #0xf8
  40f830:	mov	w2, #0x5                   	// #5
  40f834:	mov	x0, #0x0                   	// #0
  40f838:	bl	401c70 <dcgettext@plt>
  40f83c:	bl	44f3e8 <error@@Base>
  40f840:	b	40f654 <ferror@plt+0xd914>
  40f844:	tbnz	w0, #0, 40f728 <ferror@plt+0xd9e8>
  40f848:	tbz	w0, #1, 40f740 <ferror@plt+0xda00>
  40f84c:	nop
  40f850:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f854:	add	x1, x1, #0xf8
  40f858:	mov	w2, #0x5                   	// #5
  40f85c:	mov	x0, #0x0                   	// #0
  40f860:	bl	401c70 <dcgettext@plt>
  40f864:	bl	44f3e8 <error@@Base>
  40f868:	b	40f740 <ferror@plt+0xda00>
  40f86c:	tbnz	w0, #0, 40f5ac <ferror@plt+0xd86c>
  40f870:	tbz	w0, #1, 40f5c4 <ferror@plt+0xd884>
  40f874:	nop
  40f878:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f87c:	add	x1, x1, #0xf8
  40f880:	mov	w2, #0x5                   	// #5
  40f884:	mov	x0, #0x0                   	// #0
  40f888:	bl	401c70 <dcgettext@plt>
  40f88c:	bl	44f3e8 <error@@Base>
  40f890:	b	40f5c4 <ferror@plt+0xd884>
  40f894:	tbnz	w0, #0, 40f78c <ferror@plt+0xda4c>
  40f898:	tbz	w0, #1, 40f7a4 <ferror@plt+0xda64>
  40f89c:	nop
  40f8a0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f8a4:	add	x1, x1, #0xf8
  40f8a8:	mov	w2, #0x5                   	// #5
  40f8ac:	mov	x0, #0x0                   	// #0
  40f8b0:	bl	401c70 <dcgettext@plt>
  40f8b4:	bl	44f3e8 <error@@Base>
  40f8b8:	b	40f7a4 <ferror@plt+0xda64>
  40f8bc:	tbnz	w0, #0, 40f518 <ferror@plt+0xd7d8>
  40f8c0:	tbz	w0, #1, 40f530 <ferror@plt+0xd7f0>
  40f8c4:	nop
  40f8c8:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f8cc:	add	x1, x1, #0xf8
  40f8d0:	mov	w2, #0x5                   	// #5
  40f8d4:	mov	x0, #0x0                   	// #0
  40f8d8:	bl	401c70 <dcgettext@plt>
  40f8dc:	bl	44f3e8 <error@@Base>
  40f8e0:	b	40f530 <ferror@plt+0xd7f0>
  40f8e4:	tbnz	w0, #0, 40f3d8 <ferror@plt+0xd698>
  40f8e8:	tbz	w0, #1, 40f3f0 <ferror@plt+0xd6b0>
  40f8ec:	nop
  40f8f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f8f4:	add	x1, x1, #0xf8
  40f8f8:	mov	w2, #0x5                   	// #5
  40f8fc:	mov	x0, #0x0                   	// #0
  40f900:	bl	401c70 <dcgettext@plt>
  40f904:	bl	44f3e8 <error@@Base>
  40f908:	b	40f3f0 <ferror@plt+0xd6b0>
  40f90c:	tbnz	w0, #0, 40f244 <ferror@plt+0xd504>
  40f910:	tbz	w0, #1, 40f25c <ferror@plt+0xd51c>
  40f914:	nop
  40f918:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f91c:	add	x1, x1, #0xf8
  40f920:	mov	w2, #0x5                   	// #5
  40f924:	mov	x0, #0x0                   	// #0
  40f928:	bl	401c70 <dcgettext@plt>
  40f92c:	bl	44f3e8 <error@@Base>
  40f930:	b	40f25c <ferror@plt+0xd51c>
  40f934:	tbnz	w0, #0, 40f36c <ferror@plt+0xd62c>
  40f938:	tbz	w0, #1, 40f384 <ferror@plt+0xd644>
  40f93c:	nop
  40f940:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f944:	add	x1, x1, #0xf8
  40f948:	mov	w2, #0x5                   	// #5
  40f94c:	mov	x0, #0x0                   	// #0
  40f950:	bl	401c70 <dcgettext@plt>
  40f954:	bl	44f3e8 <error@@Base>
  40f958:	b	40f384 <ferror@plt+0xd644>
  40f95c:	tbnz	w0, #0, 40f2d0 <ferror@plt+0xd590>
  40f960:	tbz	w0, #1, 40f2e8 <ferror@plt+0xd5a8>
  40f964:	nop
  40f968:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f96c:	add	x1, x1, #0xf8
  40f970:	mov	w2, #0x5                   	// #5
  40f974:	mov	x0, #0x0                   	// #0
  40f978:	bl	401c70 <dcgettext@plt>
  40f97c:	bl	44f3e8 <error@@Base>
  40f980:	b	40f2e8 <ferror@plt+0xd5a8>
  40f984:	ldr	w0, [sp, #60]
  40f988:	tbnz	w0, #0, 40f178 <ferror@plt+0xd438>
  40f98c:	tbz	w0, #1, 40f190 <ferror@plt+0xd450>
  40f990:	adrp	x1, 458000 <warn@@Base+0x8640>
  40f994:	add	x1, x1, #0xf8
  40f998:	mov	w2, #0x5                   	// #5
  40f99c:	mov	x0, #0x0                   	// #0
  40f9a0:	bl	401c70 <dcgettext@plt>
  40f9a4:	bl	44f3e8 <error@@Base>
  40f9a8:	b	40f190 <ferror@plt+0xd450>
  40f9ac:	cmp	w19, #0x3
  40f9b0:	b.eq	40fab0 <ferror@plt+0xdd70>  // b.none
  40f9b4:	cmp	w19, #0x4
  40f9b8:	b.ne	40f1c0 <ferror@plt+0xd480>  // b.any
  40f9bc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f9c0:	add	x1, x1, #0x168
  40f9c4:	mov	w2, #0x5                   	// #5
  40f9c8:	mov	x0, #0x0                   	// #0
  40f9cc:	bl	401c70 <dcgettext@plt>
  40f9d0:	bl	401cc0 <printf@plt>
  40f9d4:	b	40f450 <ferror@plt+0xd710>
  40f9d8:	cmp	w19, #0x4
  40f9dc:	b.ne	40f9f0 <ferror@plt+0xdcb0>  // b.any
  40f9e0:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40f9e4:	add	x0, x0, #0x1c0
  40f9e8:	bl	401b70 <puts@plt>
  40f9ec:	b	40f450 <ferror@plt+0xd710>
  40f9f0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40f9f4:	add	x1, x1, #0x1a0
  40f9f8:	mov	w2, #0x5                   	// #5
  40f9fc:	mov	x0, #0x0                   	// #0
  40fa00:	bl	401c70 <dcgettext@plt>
  40fa04:	bl	401cc0 <printf@plt>
  40fa08:	b	40f450 <ferror@plt+0xd710>
  40fa0c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fa10:	add	x1, x1, #0x280
  40fa14:	mov	w2, #0x5                   	// #5
  40fa18:	mov	x0, #0x0                   	// #0
  40fa1c:	bl	401c70 <dcgettext@plt>
  40fa20:	mov	x1, x0
  40fa24:	b	40f7c0 <ferror@plt+0xda80>
  40fa28:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fa2c:	add	x1, x1, #0x218
  40fa30:	mov	w2, #0x5                   	// #5
  40fa34:	mov	x0, #0x0                   	// #0
  40fa38:	bl	401c70 <dcgettext@plt>
  40fa3c:	mov	x1, x0
  40fa40:	b	40f278 <ferror@plt+0xd538>
  40fa44:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fa48:	add	x1, x1, #0x288
  40fa4c:	mov	w2, #0x5                   	// #5
  40fa50:	mov	x0, #0x0                   	// #0
  40fa54:	bl	401c70 <dcgettext@plt>
  40fa58:	mov	x1, x0
  40fa5c:	b	40f54c <ferror@plt+0xd80c>
  40fa60:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40fa64:	add	x0, x0, #0x1f0
  40fa68:	bl	401b70 <puts@plt>
  40fa6c:	b	40f450 <ferror@plt+0xd710>
  40fa70:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40fa74:	add	x0, x0, #0x260
  40fa78:	bl	401b70 <puts@plt>
  40fa7c:	b	40f450 <ferror@plt+0xd710>
  40fa80:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40fa84:	add	x0, x0, #0x258
  40fa88:	bl	401b70 <puts@plt>
  40fa8c:	b	40f450 <ferror@plt+0xd710>
  40fa90:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40fa94:	add	x0, x0, #0x1b8
  40fa98:	bl	401b70 <puts@plt>
  40fa9c:	b	40f450 <ferror@plt+0xd710>
  40faa0:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40faa4:	add	x0, x0, #0x1a8
  40faa8:	bl	401b70 <puts@plt>
  40faac:	b	40f450 <ferror@plt+0xd710>
  40fab0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fab4:	add	x1, x1, #0x158
  40fab8:	mov	w2, #0x5                   	// #5
  40fabc:	mov	x0, #0x0                   	// #0
  40fac0:	bl	401c70 <dcgettext@plt>
  40fac4:	bl	401cc0 <printf@plt>
  40fac8:	b	40f450 <ferror@plt+0xd710>
  40facc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fad0:	add	x1, x1, #0x110
  40fad4:	mov	w2, #0x5                   	// #5
  40fad8:	mov	x0, #0x0                   	// #0
  40fadc:	bl	401c70 <dcgettext@plt>
  40fae0:	bl	401cc0 <printf@plt>
  40fae4:	b	40f450 <ferror@plt+0xd710>
  40fae8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40faec:	add	x1, x1, #0x140
  40faf0:	mov	w2, #0x5                   	// #5
  40faf4:	mov	x0, #0x0                   	// #0
  40faf8:	bl	401c70 <dcgettext@plt>
  40fafc:	bl	401cc0 <printf@plt>
  40fb00:	b	40f450 <ferror@plt+0xd710>
  40fb04:	nop
  40fb08:	stp	x29, x30, [sp, #-80]!
  40fb0c:	mov	x29, sp
  40fb10:	stp	x21, x22, [sp, #32]
  40fb14:	ldr	x21, [x0, #8]
  40fb18:	cmp	w21, #0x1
  40fb1c:	b.le	40fbc8 <ferror@plt+0xde88>
  40fb20:	cmp	x21, w21, sxtw
  40fb24:	b.ne	40fbc8 <ferror@plt+0xde88>  // b.any
  40fb28:	stp	x19, x20, [sp, #16]
  40fb2c:	mov	x20, x0
  40fb30:	ldr	x19, [x0, #16]
  40fb34:	cmp	x19, #0x67
  40fb38:	b.eq	40fdb4 <ferror@plt+0xe074>  // b.none
  40fb3c:	b.hi	40fb90 <ferror@plt+0xde50>  // b.pmore
  40fb40:	cmp	x19, #0x6
  40fb44:	b.eq	40fdc4 <ferror@plt+0xe084>  // b.none
  40fb48:	b.ls	40fc08 <ferror@plt+0xdec8>  // b.plast
  40fb4c:	cmp	x19, #0x65
  40fb50:	b.eq	40fe14 <ferror@plt+0xe0d4>  // b.none
  40fb54:	cmp	x19, #0x66
  40fb58:	b.ne	40fc48 <ferror@plt+0xdf08>  // b.any
  40fb5c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fb60:	add	x1, x1, #0x540
  40fb64:	mov	w2, #0x5                   	// #5
  40fb68:	mov	x0, #0x0                   	// #0
  40fb6c:	bl	401c70 <dcgettext@plt>
  40fb70:	ldr	x2, [x20, #32]
  40fb74:	mov	w1, w21
  40fb78:	bl	401cc0 <printf@plt>
  40fb7c:	mov	w0, #0x1                   	// #1
  40fb80:	ldp	x19, x20, [sp, #16]
  40fb84:	ldp	x21, x22, [sp, #32]
  40fb88:	ldp	x29, x30, [sp], #80
  40fb8c:	ret
  40fb90:	cmp	x19, #0x6b
  40fb94:	b.eq	40fe20 <ferror@plt+0xe0e0>  // b.none
  40fb98:	b.ls	40fc28 <ferror@plt+0xdee8>  // b.plast
  40fb9c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fba0:	cmp	x19, #0x6c
  40fba4:	add	x1, x1, #0x4a8
  40fba8:	b.ne	40fc48 <ferror@plt+0xdf08>  // b.any
  40fbac:	mov	w2, #0x5                   	// #5
  40fbb0:	mov	x0, #0x0                   	// #0
  40fbb4:	bl	401c70 <dcgettext@plt>
  40fbb8:	bl	401cc0 <printf@plt>
  40fbbc:	cmp	w21, #0x7
  40fbc0:	b.gt	40fc54 <ferror@plt+0xdf14>
  40fbc4:	ldp	x19, x20, [sp, #16]
  40fbc8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fbcc:	add	x1, x1, #0x5b0
  40fbd0:	mov	w2, #0x5                   	// #5
  40fbd4:	mov	x0, #0x0                   	// #0
  40fbd8:	bl	401c70 <dcgettext@plt>
  40fbdc:	bl	401cc0 <printf@plt>
  40fbe0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fbe4:	add	x1, x1, #0x5d8
  40fbe8:	mov	w2, #0x5                   	// #5
  40fbec:	mov	x0, #0x0                   	// #0
  40fbf0:	bl	401c70 <dcgettext@plt>
  40fbf4:	bl	44f3e8 <error@@Base>
  40fbf8:	mov	w0, #0x0                   	// #0
  40fbfc:	ldp	x21, x22, [sp, #32]
  40fc00:	ldp	x29, x30, [sp], #80
  40fc04:	ret
  40fc08:	cmp	x19, #0x1
  40fc0c:	b.eq	40fce0 <ferror@plt+0xdfa0>  // b.none
  40fc10:	cmp	x19, #0x2
  40fc14:	b.ne	40fc48 <ferror@plt+0xdf08>  // b.any
  40fc18:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fc1c:	mov	w2, #0x5                   	// #5
  40fc20:	add	x1, x1, #0x430
  40fc24:	b	40fb68 <ferror@plt+0xde28>
  40fc28:	cmp	x19, #0x68
  40fc2c:	b.eq	40fda4 <ferror@plt+0xe064>  // b.none
  40fc30:	cmp	x19, #0x6a
  40fc34:	b.ne	40fc48 <ferror@plt+0xdf08>  // b.any
  40fc38:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fc3c:	mov	w2, #0x5                   	// #5
  40fc40:	add	x1, x1, #0x558
  40fc44:	b	40fb68 <ferror@plt+0xde28>
  40fc48:	mov	w0, #0x0                   	// #0
  40fc4c:	ldp	x19, x20, [sp, #16]
  40fc50:	b	40fbfc <ferror@plt+0xdebc>
  40fc54:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  40fc58:	mov	w1, #0x8                   	// #8
  40fc5c:	ldr	x0, [x20, #32]
  40fc60:	ldr	x2, [x2, #920]
  40fc64:	blr	x2
  40fc68:	mov	x1, #0xc000                	// #49152
  40fc6c:	mov	x2, #0x42bd                	// #17085
  40fc70:	movk	x1, #0xb414, lsl #16
  40fc74:	movk	x2, #0xe57a, lsl #16
  40fc78:	movk	x1, #0x6a98, lsl #32
  40fc7c:	movk	x2, #0x94d5, lsl #32
  40fc80:	movk	x1, #0xff83, lsl #48
  40fc84:	add	x1, x0, x1
  40fc88:	movk	x2, #0xd6bf, lsl #48
  40fc8c:	add	x0, sp, #0x48
  40fc90:	smulh	x2, x1, x2
  40fc94:	add	x2, x2, x1
  40fc98:	asr	x2, x2, #23
  40fc9c:	sub	x1, x2, x1, asr #63
  40fca0:	str	x1, [sp, #72]
  40fca4:	bl	401ab0 <gmtime@plt>
  40fca8:	mov	x1, x0
  40fcac:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40fcb0:	add	x0, x0, #0x488
  40fcb4:	ldp	w6, w5, [x1]
  40fcb8:	ldp	w4, w3, [x1, #8]
  40fcbc:	ldp	w2, w1, [x1, #16]
  40fcc0:	add	w2, w2, #0x1
  40fcc4:	add	w1, w1, #0x76c
  40fcc8:	bl	401cc0 <printf@plt>
  40fccc:	mov	w0, #0xa                   	// #10
  40fcd0:	bl	401cf0 <putchar@plt>
  40fcd4:	mov	w0, #0x1                   	// #1
  40fcd8:	ldp	x19, x20, [sp, #16]
  40fcdc:	b	40fbfc <ferror@plt+0xdebc>
  40fce0:	cmp	w21, #0x24
  40fce4:	b.le	40fbc4 <ferror@plt+0xde84>
  40fce8:	ldr	x0, [x0, #32]
  40fcec:	sub	w1, w21, #0x22
  40fcf0:	add	x0, x0, #0x22
  40fcf4:	sxtw	x1, w1
  40fcf8:	bl	401940 <strnlen@plt>
  40fcfc:	mov	x22, x0
  40fd00:	mov	w2, #0x5                   	// #5
  40fd04:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fd08:	mov	x0, #0x0                   	// #0
  40fd0c:	add	x1, x1, #0x370
  40fd10:	bl	401c70 <dcgettext@plt>
  40fd14:	ldr	x1, [x20, #32]
  40fd18:	bl	401cc0 <printf@plt>
  40fd1c:	mov	w2, #0x5                   	// #5
  40fd20:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fd24:	mov	x0, #0x0                   	// #0
  40fd28:	add	x1, x1, #0x390
  40fd2c:	bl	401c70 <dcgettext@plt>
  40fd30:	ldr	x1, [x20, #32]
  40fd34:	add	x1, x1, #0x11
  40fd38:	bl	401cc0 <printf@plt>
  40fd3c:	add	w0, w22, #0x22
  40fd40:	cmp	w0, w21
  40fd44:	b.ge	40ffb8 <ferror@plt+0xe278>  // b.tcont
  40fd48:	mov	w2, #0x5                   	// #5
  40fd4c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fd50:	mov	x0, #0x0                   	// #0
  40fd54:	add	x1, x1, #0x3b0
  40fd58:	bl	401c70 <dcgettext@plt>
  40fd5c:	ldr	x1, [x20, #32]
  40fd60:	add	x1, x1, #0x22
  40fd64:	bl	401cc0 <printf@plt>
  40fd68:	add	w0, w22, #0x23
  40fd6c:	cmp	w0, w21
  40fd70:	b.ge	40fff4 <ferror@plt+0xe2b4>  // b.tcont
  40fd74:	mov	w2, #0x5                   	// #5
  40fd78:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fd7c:	mov	x0, #0x0                   	// #0
  40fd80:	add	x1, x1, #0x3d0
  40fd84:	bl	401c70 <dcgettext@plt>
  40fd88:	add	x22, x22, #0x23
  40fd8c:	ldr	x1, [x20, #32]
  40fd90:	add	x1, x1, x22
  40fd94:	bl	401cc0 <printf@plt>
  40fd98:	mov	w0, #0x1                   	// #1
  40fd9c:	ldp	x19, x20, [sp, #16]
  40fda0:	b	40fbfc <ferror@plt+0xdebc>
  40fda4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fda8:	mov	w2, #0x5                   	// #5
  40fdac:	add	x1, x1, #0x598
  40fdb0:	b	40fb68 <ferror@plt+0xde28>
  40fdb4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fdb8:	mov	w2, #0x5                   	// #5
  40fdbc:	add	x1, x1, #0x580
  40fdc0:	b	40fb68 <ferror@plt+0xde28>
  40fdc4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fdc8:	add	x1, x1, #0x448
  40fdcc:	mov	w2, #0x5                   	// #5
  40fdd0:	mov	x0, #0x0                   	// #0
  40fdd4:	bl	401c70 <dcgettext@plt>
  40fdd8:	bl	401cc0 <printf@plt>
  40fddc:	cmp	w21, #0x7
  40fde0:	b.le	40fbc4 <ferror@plt+0xde84>
  40fde4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  40fde8:	mov	w1, #0x8                   	// #8
  40fdec:	ldr	x0, [x20, #32]
  40fdf0:	ldr	x2, [x2, #920]
  40fdf4:	blr	x2
  40fdf8:	mov	x1, x0
  40fdfc:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40fe00:	add	x0, x0, #0x468
  40fe04:	bl	401cc0 <printf@plt>
  40fe08:	mov	w0, #0x1                   	// #1
  40fe0c:	ldp	x19, x20, [sp, #16]
  40fe10:	b	40fbfc <ferror@plt+0xdebc>
  40fe14:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fe18:	add	x1, x1, #0x478
  40fe1c:	b	40fbac <ferror@plt+0xde6c>
  40fe20:	cmp	w21, #0x21
  40fe24:	b.le	40fbc4 <ferror@plt+0xde84>
  40fe28:	adrp	x19, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  40fe2c:	mov	w2, #0x5                   	// #5
  40fe30:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fe34:	mov	x0, #0x0                   	// #0
  40fe38:	add	x1, x1, #0x4b8
  40fe3c:	str	x23, [sp, #48]
  40fe40:	bl	401c70 <dcgettext@plt>
  40fe44:	mov	x22, x0
  40fe48:	ldr	x2, [x19, #920]
  40fe4c:	mov	w1, #0x4                   	// #4
  40fe50:	ldr	x0, [x20, #32]
  40fe54:	blr	x2
  40fe58:	mov	x23, x0
  40fe5c:	ldr	x2, [x19, #920]
  40fe60:	mov	w1, #0x4                   	// #4
  40fe64:	ldr	x0, [x20, #32]
  40fe68:	add	x0, x0, #0x4
  40fe6c:	blr	x2
  40fe70:	mov	w1, w23
  40fe74:	mov	w2, w0
  40fe78:	mov	x0, x22
  40fe7c:	bl	401cc0 <printf@plt>
  40fe80:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fe84:	add	x1, x1, #0x4d8
  40fe88:	mov	w2, #0x5                   	// #5
  40fe8c:	mov	x0, #0x0                   	// #0
  40fe90:	bl	401c70 <dcgettext@plt>
  40fe94:	bl	401cc0 <printf@plt>
  40fe98:	ldr	x2, [x19, #920]
  40fe9c:	mov	w1, #0x8                   	// #8
  40fea0:	ldr	x0, [x20, #32]
  40fea4:	add	x0, x0, #0x8
  40fea8:	blr	x2
  40feac:	mov	x1, #0xc000                	// #49152
  40feb0:	mov	x2, #0x42bd                	// #17085
  40feb4:	movk	x1, #0xb414, lsl #16
  40feb8:	movk	x2, #0xe57a, lsl #16
  40febc:	movk	x1, #0x6a98, lsl #32
  40fec0:	movk	x2, #0x94d5, lsl #32
  40fec4:	movk	x1, #0xff83, lsl #48
  40fec8:	add	x1, x0, x1
  40fecc:	movk	x2, #0xd6bf, lsl #48
  40fed0:	add	x0, sp, #0x48
  40fed4:	smulh	x2, x1, x2
  40fed8:	add	x2, x2, x1
  40fedc:	asr	x2, x2, #23
  40fee0:	sub	x1, x2, x1, asr #63
  40fee4:	str	x1, [sp, #72]
  40fee8:	bl	401ab0 <gmtime@plt>
  40feec:	mov	x1, x0
  40fef0:	adrp	x0, 45a000 <warn@@Base+0xa640>
  40fef4:	add	x0, x0, #0x488
  40fef8:	ldp	w6, w5, [x1]
  40fefc:	ldp	w4, w3, [x1, #8]
  40ff00:	ldp	w2, w1, [x1, #16]
  40ff04:	add	w2, w2, #0x1
  40ff08:	add	w1, w1, #0x76c
  40ff0c:	bl	401cc0 <printf@plt>
  40ff10:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40ff14:	add	x1, x1, #0x4f0
  40ff18:	mov	w2, #0x5                   	// #5
  40ff1c:	mov	x0, #0x0                   	// #0
  40ff20:	bl	401c70 <dcgettext@plt>
  40ff24:	bl	401cc0 <printf@plt>
  40ff28:	ldr	x2, [x19, #920]
  40ff2c:	mov	w1, #0x8                   	// #8
  40ff30:	ldr	x0, [x20, #32]
  40ff34:	add	x0, x0, #0x10
  40ff38:	blr	x2
  40ff3c:	adrp	x2, 45a000 <warn@@Base+0xa640>
  40ff40:	mov	x1, x0
  40ff44:	add	x0, x2, #0x468
  40ff48:	bl	401cc0 <printf@plt>
  40ff4c:	mov	w2, #0x5                   	// #5
  40ff50:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40ff54:	mov	x0, #0x0                   	// #0
  40ff58:	add	x1, x1, #0x508
  40ff5c:	bl	401c70 <dcgettext@plt>
  40ff60:	ldr	x2, [x19, #920]
  40ff64:	mov	x19, x0
  40ff68:	ldr	x0, [x20, #32]
  40ff6c:	mov	w1, #0x4                   	// #4
  40ff70:	add	x0, x0, #0x18
  40ff74:	blr	x2
  40ff78:	mov	w1, w0
  40ff7c:	mov	x0, x19
  40ff80:	bl	401cc0 <printf@plt>
  40ff84:	mov	w2, #0x5                   	// #5
  40ff88:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40ff8c:	mov	x0, #0x0                   	// #0
  40ff90:	add	x1, x1, #0x528
  40ff94:	bl	401c70 <dcgettext@plt>
  40ff98:	ldr	x2, [x20, #32]
  40ff9c:	sub	w1, w21, #0x20
  40ffa0:	add	x2, x2, #0x20
  40ffa4:	bl	401cc0 <printf@plt>
  40ffa8:	mov	w0, #0x1                   	// #1
  40ffac:	ldp	x19, x20, [sp, #16]
  40ffb0:	ldr	x23, [sp, #48]
  40ffb4:	b	40fbfc <ferror@plt+0xdebc>
  40ffb8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40ffbc:	add	x1, x1, #0x410
  40ffc0:	mov	w2, #0x5                   	// #5
  40ffc4:	mov	x0, #0x0                   	// #0
  40ffc8:	bl	401c70 <dcgettext@plt>
  40ffcc:	bl	401cc0 <printf@plt>
  40ffd0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40ffd4:	add	x1, x1, #0x3f0
  40ffd8:	mov	w2, #0x5                   	// #5
  40ffdc:	mov	x0, #0x0                   	// #0
  40ffe0:	bl	401c70 <dcgettext@plt>
  40ffe4:	bl	401cc0 <printf@plt>
  40ffe8:	mov	w0, w19
  40ffec:	ldp	x19, x20, [sp, #16]
  40fff0:	b	40fbfc <ferror@plt+0xdebc>
  40fff4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  40fff8:	add	x1, x1, #0x3f0
  40fffc:	mov	w2, #0x5                   	// #5
  410000:	mov	x0, #0x0                   	// #0
  410004:	bl	401c70 <dcgettext@plt>
  410008:	bl	401cc0 <printf@plt>
  41000c:	mov	w0, #0x1                   	// #1
  410010:	ldp	x19, x20, [sp, #16]
  410014:	b	40fbfc <ferror@plt+0xdebc>
  410018:	stp	x29, x30, [sp, #-128]!
  41001c:	cmp	x4, #0x0
  410020:	ccmp	x5, #0x0, #0x4, ne  // ne = any
  410024:	mov	x29, sp
  410028:	stp	x23, x24, [sp, #48]
  41002c:	mul	x23, x4, x5
  410030:	b.eq	410228 <ferror@plt+0xe4e8>  // b.none
  410034:	stp	x25, x26, [sp, #64]
  410038:	mov	x25, x0
  41003c:	udiv	x0, x23, x4
  410040:	stp	x19, x20, [sp, #16]
  410044:	mov	x19, x5
  410048:	stp	x21, x22, [sp, #32]
  41004c:	mov	x21, x6
  410050:	stp	x27, x28, [sp, #80]
  410054:	cmp	x0, x5
  410058:	mov	x27, x4
  41005c:	ccmn	x23, #0x1, #0x4, eq  // eq = none
  410060:	b.eq	41023c <ferror@plt+0xe4fc>  // b.none
  410064:	adrp	x26, 4ac000 <warn@@Base+0x5c640>
  410068:	add	x26, x26, #0x4a0
  41006c:	mov	x22, x1
  410070:	ldr	x2, [x2]
  410074:	ldr	x1, [x26, #3368]
  410078:	cmp	x2, x1
  41007c:	b.cc	4100f4 <ferror@plt+0xe3b4>  // b.lo, b.ul, b.last
  410080:	sub	x2, x2, x1
  410084:	mov	x20, x3
  410088:	cmp	x2, x3
  41008c:	b.cc	4100f4 <ferror@plt+0xe3b4>  // b.lo, b.ul, b.last
  410090:	sub	x2, x2, x3
  410094:	cmp	x23, x2
  410098:	b.hi	4100f4 <ferror@plt+0xe3b4>  // b.pmore
  41009c:	ldr	x0, [x22]
  4100a0:	add	x1, x1, x3
  4100a4:	mov	w2, #0x0                   	// #0
  4100a8:	bl	401b30 <fseek@plt>
  4100ac:	cbnz	w0, 41036c <ferror@plt+0xe62c>
  4100b0:	mov	x24, x25
  4100b4:	cbz	x25, 410334 <ferror@plt+0xe5f4>
  4100b8:	ldr	x3, [x22]
  4100bc:	mov	x1, x27
  4100c0:	mov	x2, x19
  4100c4:	mov	x0, x24
  4100c8:	bl	401bb0 <fread@plt>
  4100cc:	cmp	x19, x0
  4100d0:	b.ne	410194 <ferror@plt+0xe454>  // b.any
  4100d4:	mov	x0, x24
  4100d8:	ldp	x19, x20, [sp, #16]
  4100dc:	ldp	x21, x22, [sp, #32]
  4100e0:	ldp	x23, x24, [sp, #48]
  4100e4:	ldp	x25, x26, [sp, #64]
  4100e8:	ldp	x27, x28, [sp, #80]
  4100ec:	ldp	x29, x30, [sp], #128
  4100f0:	ret
  4100f4:	cbz	x21, 410218 <ferror@plt+0xe4d8>
  4100f8:	mov	w2, #0x5                   	// #5
  4100fc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410100:	mov	x0, #0x0                   	// #0
  410104:	add	x1, x1, #0x648
  410108:	bl	401c70 <dcgettext@plt>
  41010c:	add	x19, x26, #0x8
  410110:	ldr	w1, [x26, #4]
  410114:	mov	x20, x0
  410118:	adrp	x3, 459000 <warn@@Base+0x9640>
  41011c:	add	x0, sp, #0x60
  410120:	add	w4, w1, #0x1
  410124:	add	x3, x3, #0xa28
  410128:	and	w4, w4, #0x3
  41012c:	sbfiz	x1, x1, #6, #32
  410130:	add	x19, x19, x1
  410134:	adrp	x2, 490000 <warn@@Base+0x40640>
  410138:	adrp	x1, 454000 <warn@@Base+0x4640>
  41013c:	add	x2, x2, #0xb30
  410140:	add	x1, x1, #0x870
  410144:	str	w4, [x26, #4]
  410148:	bl	401980 <sprintf@plt>
  41014c:	mov	x24, #0x0                   	// #0
  410150:	add	x2, sp, #0x60
  410154:	mov	x1, #0x40                  	// #64
  410158:	mov	x3, x23
  41015c:	mov	x0, x19
  410160:	bl	4019e0 <snprintf@plt>
  410164:	mov	x2, x21
  410168:	mov	x1, x19
  41016c:	mov	x0, x20
  410170:	bl	44f3e8 <error@@Base>
  410174:	mov	x0, x24
  410178:	ldp	x19, x20, [sp, #16]
  41017c:	ldp	x21, x22, [sp, #32]
  410180:	ldp	x23, x24, [sp, #48]
  410184:	ldp	x25, x26, [sp, #64]
  410188:	ldp	x27, x28, [sp, #80]
  41018c:	ldp	x29, x30, [sp], #128
  410190:	ret
  410194:	cbz	x21, 410210 <ferror@plt+0xe4d0>
  410198:	mov	w2, #0x5                   	// #5
  41019c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4101a0:	mov	x0, #0x0                   	// #0
  4101a4:	add	x1, x1, #0x6d0
  4101a8:	bl	401c70 <dcgettext@plt>
  4101ac:	add	x19, x26, #0x8
  4101b0:	ldr	w1, [x26, #4]
  4101b4:	mov	x20, x0
  4101b8:	adrp	x3, 459000 <warn@@Base+0x9640>
  4101bc:	add	x0, sp, #0x60
  4101c0:	add	w4, w1, #0x1
  4101c4:	add	x3, x3, #0xa28
  4101c8:	and	w4, w4, #0x3
  4101cc:	sbfiz	x1, x1, #6, #32
  4101d0:	add	x19, x19, x1
  4101d4:	adrp	x2, 490000 <warn@@Base+0x40640>
  4101d8:	adrp	x1, 454000 <warn@@Base+0x4640>
  4101dc:	add	x2, x2, #0xb30
  4101e0:	add	x1, x1, #0x870
  4101e4:	str	w4, [x26, #4]
  4101e8:	bl	401980 <sprintf@plt>
  4101ec:	mov	x3, x23
  4101f0:	add	x2, sp, #0x60
  4101f4:	mov	x1, #0x40                  	// #64
  4101f8:	mov	x0, x19
  4101fc:	bl	4019e0 <snprintf@plt>
  410200:	mov	x2, x21
  410204:	mov	x1, x19
  410208:	mov	x0, x20
  41020c:	bl	44f3e8 <error@@Base>
  410210:	cmp	x25, x24
  410214:	b.ne	41034c <ferror@plt+0xe60c>  // b.any
  410218:	ldp	x19, x20, [sp, #16]
  41021c:	ldp	x21, x22, [sp, #32]
  410220:	ldp	x25, x26, [sp, #64]
  410224:	ldp	x27, x28, [sp, #80]
  410228:	mov	x24, #0x0                   	// #0
  41022c:	mov	x0, x24
  410230:	ldp	x23, x24, [sp, #48]
  410234:	ldp	x29, x30, [sp], #128
  410238:	ret
  41023c:	cbz	x6, 410218 <ferror@plt+0xe4d8>
  410240:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  410244:	add	x22, x22, #0x4a0
  410248:	mov	w2, #0x5                   	// #5
  41024c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410250:	mov	x0, #0x0                   	// #0
  410254:	add	x1, x1, #0x608
  410258:	bl	401c70 <dcgettext@plt>
  41025c:	ldr	w20, [x22, #4]
  410260:	add	x23, x22, #0x8
  410264:	adrp	x26, 459000 <warn@@Base+0x9640>
  410268:	add	w4, w20, #0x1
  41026c:	add	x26, x26, #0xa28
  410270:	and	w4, w4, #0x3
  410274:	sbfiz	x20, x20, #6, #32
  410278:	adrp	x25, 490000 <warn@@Base+0x40640>
  41027c:	adrp	x24, 454000 <warn@@Base+0x4640>
  410280:	add	x25, x25, #0xb30
  410284:	add	x24, x24, #0x870
  410288:	add	x20, x23, x20
  41028c:	mov	x28, x0
  410290:	mov	x3, x26
  410294:	mov	x2, x25
  410298:	mov	x1, x24
  41029c:	add	x0, sp, #0x60
  4102a0:	str	w4, [x22, #4]
  4102a4:	bl	401980 <sprintf@plt>
  4102a8:	mov	x3, x19
  4102ac:	add	x2, sp, #0x60
  4102b0:	mov	x0, x20
  4102b4:	mov	x1, #0x40                  	// #64
  4102b8:	bl	4019e0 <snprintf@plt>
  4102bc:	ldr	w4, [x22, #4]
  4102c0:	mov	x3, x26
  4102c4:	mov	x2, x25
  4102c8:	mov	x1, x24
  4102cc:	add	w5, w4, #0x1
  4102d0:	add	x0, sp, #0x60
  4102d4:	sbfiz	x4, x4, #6, #32
  4102d8:	and	w5, w5, #0x3
  4102dc:	add	x23, x23, x4
  4102e0:	str	w5, [x22, #4]
  4102e4:	mov	x24, #0x0                   	// #0
  4102e8:	bl	401980 <sprintf@plt>
  4102ec:	mov	x3, x27
  4102f0:	add	x2, sp, #0x60
  4102f4:	mov	x0, x23
  4102f8:	mov	x1, #0x40                  	// #64
  4102fc:	bl	4019e0 <snprintf@plt>
  410300:	mov	x3, x21
  410304:	mov	x2, x23
  410308:	mov	x1, x20
  41030c:	mov	x0, x28
  410310:	bl	44f3e8 <error@@Base>
  410314:	mov	x0, x24
  410318:	ldp	x19, x20, [sp, #16]
  41031c:	ldp	x21, x22, [sp, #32]
  410320:	ldp	x23, x24, [sp, #48]
  410324:	ldp	x25, x26, [sp, #64]
  410328:	ldp	x27, x28, [sp, #80]
  41032c:	ldp	x29, x30, [sp], #128
  410330:	ret
  410334:	add	x0, x23, #0x1
  410338:	bl	401a30 <malloc@plt>
  41033c:	mov	x24, x0
  410340:	cbz	x0, 410398 <ferror@plt+0xe658>
  410344:	strb	wzr, [x0, x23]
  410348:	b	4100b8 <ferror@plt+0xe378>
  41034c:	mov	x0, x24
  410350:	mov	x24, #0x0                   	// #0
  410354:	bl	401bc0 <free@plt>
  410358:	ldp	x19, x20, [sp, #16]
  41035c:	ldp	x21, x22, [sp, #32]
  410360:	ldp	x25, x26, [sp, #64]
  410364:	ldp	x27, x28, [sp, #80]
  410368:	b	41022c <ferror@plt+0xe4ec>
  41036c:	cbz	x21, 410218 <ferror@plt+0xe4d8>
  410370:	mov	w2, #0x5                   	// #5
  410374:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410378:	mov	x0, #0x0                   	// #0
  41037c:	add	x1, x1, #0x680
  410380:	bl	401c70 <dcgettext@plt>
  410384:	mov	x24, #0x0                   	// #0
  410388:	ldr	x1, [x26, #3368]
  41038c:	mov	x2, x21
  410390:	add	x1, x20, x1
  410394:	b	410170 <ferror@plt+0xe430>
  410398:	cbz	x21, 410218 <ferror@plt+0xe4d8>
  41039c:	mov	w2, #0x5                   	// #5
  4103a0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4103a4:	add	x1, x1, #0x6a0
  4103a8:	bl	401c70 <dcgettext@plt>
  4103ac:	mov	x1, x23
  4103b0:	mov	x19, x0
  4103b4:	adrp	x0, 459000 <warn@@Base+0x9640>
  4103b8:	add	x0, x0, #0xa28
  4103bc:	bl	4030a0 <ferror@plt+0x1360>
  4103c0:	mov	x1, x0
  4103c4:	mov	x2, x21
  4103c8:	mov	x0, x19
  4103cc:	b	410170 <ferror@plt+0xe430>
  4103d0:	stp	x29, x30, [sp, #-128]!
  4103d4:	cmp	x3, #0x0
  4103d8:	ccmp	x4, #0x0, #0x4, ne  // ne = any
  4103dc:	mov	x29, sp
  4103e0:	stp	x21, x22, [sp, #32]
  4103e4:	mul	x22, x3, x4
  4103e8:	stp	x23, x24, [sp, #48]
  4103ec:	b.eq	410550 <ferror@plt+0xe810>  // b.none
  4103f0:	mov	x23, x0
  4103f4:	stp	x19, x20, [sp, #16]
  4103f8:	mov	x21, x5
  4103fc:	udiv	x0, x22, x3
  410400:	stp	x25, x26, [sp, #64]
  410404:	mov	x19, x4
  410408:	mov	x26, x3
  41040c:	cmp	x0, x4
  410410:	ccmn	x22, #0x1, #0x4, eq  // eq = none
  410414:	b.eq	410544 <ferror@plt+0xe804>  // b.none
  410418:	adrp	x25, 4ac000 <warn@@Base+0x5c640>
  41041c:	add	x25, x25, #0x4a0
  410420:	ldr	x0, [x1]
  410424:	ldr	x1, [x25, #3368]
  410428:	cmp	x0, x1
  41042c:	b.cc	4104a8 <ferror@plt+0xe768>  // b.lo, b.ul, b.last
  410430:	sub	x0, x0, x1
  410434:	mov	x20, x2
  410438:	cmp	x0, x2
  41043c:	b.cc	4104a8 <ferror@plt+0xe768>  // b.lo, b.ul, b.last
  410440:	sub	x0, x0, x2
  410444:	cmp	x22, x0
  410448:	b.hi	4104a8 <ferror@plt+0xe768>  // b.pmore
  41044c:	ldr	x0, [x23]
  410450:	add	x1, x1, x2
  410454:	mov	w2, #0x0                   	// #0
  410458:	bl	401b30 <fseek@plt>
  41045c:	cbnz	w0, 4106f4 <ferror@plt+0xe9b4>
  410460:	add	x0, x22, #0x1
  410464:	bl	401a30 <malloc@plt>
  410468:	mov	x24, x0
  41046c:	cbz	x0, 41072c <ferror@plt+0xe9ec>
  410470:	ldr	x3, [x23]
  410474:	strb	wzr, [x0, x22]
  410478:	mov	x1, x26
  41047c:	mov	x2, x19
  410480:	bl	401bb0 <fread@plt>
  410484:	cmp	x19, x0
  410488:	b.ne	410660 <ferror@plt+0xe920>  // b.any
  41048c:	mov	x0, x24
  410490:	ldp	x19, x20, [sp, #16]
  410494:	ldp	x21, x22, [sp, #32]
  410498:	ldp	x23, x24, [sp, #48]
  41049c:	ldp	x25, x26, [sp, #64]
  4104a0:	ldp	x29, x30, [sp], #128
  4104a4:	ret
  4104a8:	cbz	x21, 410548 <ferror@plt+0xe808>
  4104ac:	mov	w2, #0x5                   	// #5
  4104b0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4104b4:	mov	x0, #0x0                   	// #0
  4104b8:	add	x1, x1, #0x648
  4104bc:	bl	401c70 <dcgettext@plt>
  4104c0:	add	x19, x25, #0x8
  4104c4:	ldr	w1, [x25, #4]
  4104c8:	mov	x20, x0
  4104cc:	adrp	x3, 459000 <warn@@Base+0x9640>
  4104d0:	add	x0, sp, #0x60
  4104d4:	add	w4, w1, #0x1
  4104d8:	add	x3, x3, #0xa28
  4104dc:	and	w4, w4, #0x3
  4104e0:	sbfiz	x1, x1, #6, #32
  4104e4:	add	x19, x19, x1
  4104e8:	adrp	x2, 490000 <warn@@Base+0x40640>
  4104ec:	adrp	x1, 454000 <warn@@Base+0x4640>
  4104f0:	add	x2, x2, #0xb30
  4104f4:	add	x1, x1, #0x870
  4104f8:	str	w4, [x25, #4]
  4104fc:	bl	401980 <sprintf@plt>
  410500:	mov	x24, #0x0                   	// #0
  410504:	mov	x3, x22
  410508:	add	x2, sp, #0x60
  41050c:	mov	x0, x19
  410510:	mov	x1, #0x40                  	// #64
  410514:	bl	4019e0 <snprintf@plt>
  410518:	mov	x2, x21
  41051c:	mov	x1, x19
  410520:	mov	x0, x20
  410524:	bl	44f3e8 <error@@Base>
  410528:	mov	x0, x24
  41052c:	ldp	x19, x20, [sp, #16]
  410530:	ldp	x21, x22, [sp, #32]
  410534:	ldp	x23, x24, [sp, #48]
  410538:	ldp	x25, x26, [sp, #64]
  41053c:	ldp	x29, x30, [sp], #128
  410540:	ret
  410544:	cbnz	x5, 410568 <ferror@plt+0xe828>
  410548:	ldp	x19, x20, [sp, #16]
  41054c:	ldp	x25, x26, [sp, #64]
  410550:	mov	x24, #0x0                   	// #0
  410554:	mov	x0, x24
  410558:	ldp	x21, x22, [sp, #32]
  41055c:	ldp	x23, x24, [sp, #48]
  410560:	ldp	x29, x30, [sp], #128
  410564:	ret
  410568:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  41056c:	add	x22, x22, #0x4a0
  410570:	mov	w2, #0x5                   	// #5
  410574:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410578:	mov	x0, #0x0                   	// #0
  41057c:	add	x1, x1, #0x608
  410580:	stp	x27, x28, [sp, #80]
  410584:	bl	401c70 <dcgettext@plt>
  410588:	ldr	w20, [x22, #4]
  41058c:	add	x23, x22, #0x8
  410590:	adrp	x27, 459000 <warn@@Base+0x9640>
  410594:	add	w4, w20, #0x1
  410598:	add	x27, x27, #0xa28
  41059c:	and	w4, w4, #0x3
  4105a0:	sbfiz	x20, x20, #6, #32
  4105a4:	adrp	x25, 490000 <warn@@Base+0x40640>
  4105a8:	adrp	x24, 454000 <warn@@Base+0x4640>
  4105ac:	add	x25, x25, #0xb30
  4105b0:	add	x24, x24, #0x870
  4105b4:	add	x20, x23, x20
  4105b8:	mov	x28, x0
  4105bc:	mov	x3, x27
  4105c0:	mov	x2, x25
  4105c4:	mov	x1, x24
  4105c8:	add	x0, sp, #0x60
  4105cc:	str	w4, [x22, #4]
  4105d0:	bl	401980 <sprintf@plt>
  4105d4:	mov	x3, x19
  4105d8:	add	x2, sp, #0x60
  4105dc:	mov	x0, x20
  4105e0:	mov	x1, #0x40                  	// #64
  4105e4:	bl	4019e0 <snprintf@plt>
  4105e8:	ldr	w4, [x22, #4]
  4105ec:	mov	x3, x27
  4105f0:	mov	x2, x25
  4105f4:	mov	x1, x24
  4105f8:	add	w5, w4, #0x1
  4105fc:	add	x0, sp, #0x60
  410600:	sbfiz	x4, x4, #6, #32
  410604:	and	w5, w5, #0x3
  410608:	add	x23, x23, x4
  41060c:	str	w5, [x22, #4]
  410610:	mov	x24, #0x0                   	// #0
  410614:	bl	401980 <sprintf@plt>
  410618:	mov	x3, x26
  41061c:	add	x2, sp, #0x60
  410620:	mov	x0, x23
  410624:	mov	x1, #0x40                  	// #64
  410628:	bl	4019e0 <snprintf@plt>
  41062c:	mov	x3, x21
  410630:	mov	x2, x23
  410634:	mov	x1, x20
  410638:	mov	x0, x28
  41063c:	bl	44f3e8 <error@@Base>
  410640:	mov	x0, x24
  410644:	ldp	x19, x20, [sp, #16]
  410648:	ldp	x21, x22, [sp, #32]
  41064c:	ldp	x23, x24, [sp, #48]
  410650:	ldp	x25, x26, [sp, #64]
  410654:	ldp	x27, x28, [sp, #80]
  410658:	ldp	x29, x30, [sp], #128
  41065c:	ret
  410660:	cbz	x21, 4106dc <ferror@plt+0xe99c>
  410664:	mov	w2, #0x5                   	// #5
  410668:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41066c:	mov	x0, #0x0                   	// #0
  410670:	add	x1, x1, #0x6d0
  410674:	bl	401c70 <dcgettext@plt>
  410678:	add	x19, x25, #0x8
  41067c:	ldr	w1, [x25, #4]
  410680:	mov	x20, x0
  410684:	adrp	x3, 459000 <warn@@Base+0x9640>
  410688:	add	x0, sp, #0x60
  41068c:	add	w4, w1, #0x1
  410690:	add	x3, x3, #0xa28
  410694:	and	w4, w4, #0x3
  410698:	sbfiz	x1, x1, #6, #32
  41069c:	add	x19, x19, x1
  4106a0:	adrp	x2, 490000 <warn@@Base+0x40640>
  4106a4:	adrp	x1, 454000 <warn@@Base+0x4640>
  4106a8:	add	x2, x2, #0xb30
  4106ac:	add	x1, x1, #0x870
  4106b0:	str	w4, [x25, #4]
  4106b4:	bl	401980 <sprintf@plt>
  4106b8:	mov	x3, x22
  4106bc:	add	x2, sp, #0x60
  4106c0:	mov	x1, #0x40                  	// #64
  4106c4:	mov	x0, x19
  4106c8:	bl	4019e0 <snprintf@plt>
  4106cc:	mov	x2, x21
  4106d0:	mov	x1, x19
  4106d4:	mov	x0, x20
  4106d8:	bl	44f3e8 <error@@Base>
  4106dc:	mov	x0, x24
  4106e0:	mov	x24, #0x0                   	// #0
  4106e4:	bl	401bc0 <free@plt>
  4106e8:	ldp	x19, x20, [sp, #16]
  4106ec:	ldp	x25, x26, [sp, #64]
  4106f0:	b	410554 <ferror@plt+0xe814>
  4106f4:	cbz	x21, 410548 <ferror@plt+0xe808>
  4106f8:	mov	w2, #0x5                   	// #5
  4106fc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410700:	mov	x0, #0x0                   	// #0
  410704:	add	x1, x1, #0x680
  410708:	bl	401c70 <dcgettext@plt>
  41070c:	mov	x24, #0x0                   	// #0
  410710:	ldr	x1, [x25, #3368]
  410714:	mov	x2, x21
  410718:	add	x1, x20, x1
  41071c:	bl	44f3e8 <error@@Base>
  410720:	ldp	x19, x20, [sp, #16]
  410724:	ldp	x25, x26, [sp, #64]
  410728:	b	410554 <ferror@plt+0xe814>
  41072c:	cbz	x21, 410548 <ferror@plt+0xe808>
  410730:	mov	w2, #0x5                   	// #5
  410734:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410738:	add	x1, x1, #0x6a0
  41073c:	bl	401c70 <dcgettext@plt>
  410740:	mov	x1, x22
  410744:	mov	x19, x0
  410748:	adrp	x0, 459000 <warn@@Base+0x9640>
  41074c:	add	x0, x0, #0xa28
  410750:	bl	4030a0 <ferror@plt+0x1360>
  410754:	mov	x1, x0
  410758:	mov	x2, x21
  41075c:	mov	x0, x19
  410760:	bl	44f3e8 <error@@Base>
  410764:	ldp	x19, x20, [sp, #16]
  410768:	ldp	x25, x26, [sp, #64]
  41076c:	b	410554 <ferror@plt+0xe814>
  410770:	stp	x29, x30, [sp, #-112]!
  410774:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  410778:	mov	x29, sp
  41077c:	stp	x21, x22, [sp, #32]
  410780:	add	x21, x0, #0x8
  410784:	ldr	w22, [x5, #1184]
  410788:	stp	x19, x20, [sp, #16]
  41078c:	mov	x20, x1
  410790:	mov	x19, x2
  410794:	stp	x23, x24, [sp, #48]
  410798:	add	x23, x0, #0x10
  41079c:	stp	x25, x26, [sp, #64]
  4107a0:	mov	x25, x3
  4107a4:	stp	x27, x28, [sp, #80]
  4107a8:	str	x4, [sp, #104]
  4107ac:	cbz	w22, 4108b4 <ferror@plt+0xeb74>
  4107b0:	mov	w2, #0x5                   	// #5
  4107b4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4107b8:	mov	x0, #0x0                   	// #0
  4107bc:	add	x1, x1, #0x6f8
  4107c0:	bl	401c70 <dcgettext@plt>
  4107c4:	mov	x5, x0
  4107c8:	mov	x4, x19
  4107cc:	mov	x2, x20
  4107d0:	mov	x1, x23
  4107d4:	mov	x0, x21
  4107d8:	mov	x3, #0x1                   	// #1
  4107dc:	bl	4103d0 <ferror@plt+0xe690>
  4107e0:	mov	x27, x0
  4107e4:	cbz	x0, 4109d8 <ferror@plt+0xec98>
  4107e8:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4107ec:	mov	x1, #0x18                  	// #24
  4107f0:	movk	x23, #0xaaab
  4107f4:	umulh	x23, x19, x23
  4107f8:	lsr	x23, x23, #3
  4107fc:	mov	x0, x23
  410800:	bl	44e9c0 <ferror@plt+0x4cc80>
  410804:	mov	x21, x0
  410808:	cbz	x0, 410a20 <ferror@plt+0xece0>
  41080c:	cmp	x19, #0xb
  410810:	b.ls	41087c <ferror@plt+0xeb3c>  // b.plast
  410814:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  410818:	add	x22, x22, #0x398
  41081c:	mov	w20, #0x0                   	// #0
  410820:	mov	x19, #0x0                   	// #0
  410824:	nop
  410828:	ldr	x2, [x22]
  41082c:	add	x19, x19, x19, lsl #1
  410830:	mov	w1, #0x4                   	// #4
  410834:	add	w20, w20, #0x1
  410838:	add	x26, x27, x19, lsl #2
  41083c:	add	x28, x21, x19, lsl #3
  410840:	mov	x0, x26
  410844:	blr	x2
  410848:	ldr	x2, [x22]
  41084c:	str	x0, [x21, x19, lsl #3]
  410850:	mov	w1, #0x4                   	// #4
  410854:	add	x0, x26, #0x4
  410858:	mov	w19, w20
  41085c:	blr	x2
  410860:	str	x0, [x28, #8]
  410864:	mov	w1, #0x4                   	// #4
  410868:	add	x0, x26, #0x8
  41086c:	bl	44fd98 <warn@@Base+0x3d8>
  410870:	str	x0, [x28, #16]
  410874:	cmp	x23, w20, uxtw
  410878:	b.hi	410828 <ferror@plt+0xeae8>  // b.pmore
  41087c:	mov	x0, x27
  410880:	bl	401bc0 <free@plt>
  410884:	ldr	x0, [sp, #104]
  410888:	str	x21, [x25]
  41088c:	mov	w22, #0x1                   	// #1
  410890:	str	x23, [x0]
  410894:	mov	w0, w22
  410898:	ldp	x19, x20, [sp, #16]
  41089c:	ldp	x21, x22, [sp, #32]
  4108a0:	ldp	x23, x24, [sp, #48]
  4108a4:	ldp	x25, x26, [sp, #64]
  4108a8:	ldp	x27, x28, [sp, #80]
  4108ac:	ldp	x29, x30, [sp], #112
  4108b0:	ret
  4108b4:	mov	w2, #0x5                   	// #5
  4108b8:	mov	x26, x0
  4108bc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4108c0:	mov	x0, #0x0                   	// #0
  4108c4:	add	x1, x1, #0x730
  4108c8:	bl	401c70 <dcgettext@plt>
  4108cc:	mov	x4, x19
  4108d0:	mov	x5, x0
  4108d4:	mov	x2, x20
  4108d8:	mov	x1, x23
  4108dc:	mov	x0, x21
  4108e0:	mov	x3, #0x1                   	// #1
  4108e4:	bl	4103d0 <ferror@plt+0xe690>
  4108e8:	mov	x27, x0
  4108ec:	cbz	x0, 4109d8 <ferror@plt+0xec98>
  4108f0:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4108f4:	mov	x1, #0x18                  	// #24
  4108f8:	movk	x23, #0xaaab
  4108fc:	umulh	x23, x19, x23
  410900:	lsr	x23, x23, #4
  410904:	mov	x0, x23
  410908:	bl	44e9c0 <ferror@plt+0x4cc80>
  41090c:	mov	x21, x0
  410910:	cbz	x0, 4109fc <ferror@plt+0xecbc>
  410914:	cmp	x19, #0x17
  410918:	b.ls	41087c <ferror@plt+0xeb3c>  // b.plast
  41091c:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  410920:	mov	w28, #0x0                   	// #0
  410924:	add	x22, x22, #0x398
  410928:	mov	x1, #0x0                   	// #0
  41092c:	b	410938 <ferror@plt+0xebf8>
  410930:	cmp	x23, w28, uxtw
  410934:	b.ls	41087c <ferror@plt+0xeb3c>  // b.plast
  410938:	add	x20, x1, x1, lsl #1
  41093c:	mov	w1, #0x8                   	// #8
  410940:	ldr	x3, [x22]
  410944:	lsl	x19, x20, #3
  410948:	add	x24, x27, x19
  41094c:	add	x19, x21, x19
  410950:	mov	x0, x24
  410954:	add	w28, w28, #0x1
  410958:	blr	x3
  41095c:	ldr	x3, [x22]
  410960:	str	x0, [x21, x20, lsl #3]
  410964:	mov	w1, #0x8                   	// #8
  410968:	add	x0, x24, #0x8
  41096c:	blr	x3
  410970:	str	x0, [x19, #8]
  410974:	mov	w1, #0x8                   	// #8
  410978:	add	x0, x24, #0x10
  41097c:	bl	44fd98 <warn@@Base+0x3d8>
  410980:	ldrh	w2, [x26, #82]
  410984:	mov	w1, w28
  410988:	str	x0, [x19, #16]
  41098c:	cmp	w2, #0x8
  410990:	b.ne	410930 <ferror@plt+0xebf0>  // b.any
  410994:	ldrb	w0, [x26, #29]
  410998:	cmp	w0, #0x2
  41099c:	b.eq	410930 <ferror@plt+0xebf0>  // b.none
  4109a0:	ldr	x0, [x19, #8]
  4109a4:	lsr	x2, x0, #40
  4109a8:	lsr	x4, x0, #24
  4109ac:	lsr	x3, x0, #56
  4109b0:	and	x2, x2, #0xff00
  4109b4:	and	x4, x4, #0xff0000
  4109b8:	orr	x3, x3, x0, lsl #32
  4109bc:	orr	x2, x2, x4
  4109c0:	lsr	x0, x0, #8
  4109c4:	orr	x2, x2, x3
  4109c8:	and	x0, x0, #0xff000000
  4109cc:	orr	x0, x0, x2
  4109d0:	str	x0, [x19, #8]
  4109d4:	b	410930 <ferror@plt+0xebf0>
  4109d8:	mov	w22, #0x0                   	// #0
  4109dc:	mov	w0, w22
  4109e0:	ldp	x19, x20, [sp, #16]
  4109e4:	ldp	x21, x22, [sp, #32]
  4109e8:	ldp	x23, x24, [sp, #48]
  4109ec:	ldp	x25, x26, [sp, #64]
  4109f0:	ldp	x27, x28, [sp, #80]
  4109f4:	ldp	x29, x30, [sp], #112
  4109f8:	ret
  4109fc:	mov	x0, x27
  410a00:	bl	401bc0 <free@plt>
  410a04:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410a08:	add	x1, x1, #0x710
  410a0c:	mov	w2, #0x5                   	// #5
  410a10:	mov	x0, #0x0                   	// #0
  410a14:	bl	401c70 <dcgettext@plt>
  410a18:	bl	44f3e8 <error@@Base>
  410a1c:	b	410894 <ferror@plt+0xeb54>
  410a20:	mov	x0, x27
  410a24:	bl	401bc0 <free@plt>
  410a28:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410a2c:	add	x1, x1, #0x710
  410a30:	mov	w2, #0x5                   	// #5
  410a34:	mov	w22, #0x0                   	// #0
  410a38:	mov	x0, #0x0                   	// #0
  410a3c:	bl	401c70 <dcgettext@plt>
  410a40:	bl	44f3e8 <error@@Base>
  410a44:	b	410894 <ferror@plt+0xeb54>
  410a48:	stp	x29, x30, [sp, #-112]!
  410a4c:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  410a50:	mov	x29, sp
  410a54:	stp	x21, x22, [sp, #32]
  410a58:	mov	x21, x2
  410a5c:	ldr	w22, [x5, #1184]
  410a60:	stp	x19, x20, [sp, #16]
  410a64:	mov	x19, x1
  410a68:	add	x20, x0, #0x8
  410a6c:	stp	x23, x24, [sp, #48]
  410a70:	mov	x24, x3
  410a74:	stp	x25, x26, [sp, #64]
  410a78:	add	x26, x0, #0x10
  410a7c:	str	x4, [sp, #104]
  410a80:	cbz	w22, 410b6c <ferror@plt+0xee2c>
  410a84:	mov	w2, #0x5                   	// #5
  410a88:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410a8c:	mov	x0, #0x0                   	// #0
  410a90:	add	x1, x1, #0x6f8
  410a94:	stp	x27, x28, [sp, #80]
  410a98:	bl	401c70 <dcgettext@plt>
  410a9c:	mov	x4, x21
  410aa0:	mov	x5, x0
  410aa4:	mov	x2, x19
  410aa8:	mov	x1, x26
  410aac:	mov	x0, x20
  410ab0:	mov	x3, #0x1                   	// #1
  410ab4:	bl	4103d0 <ferror@plt+0xe690>
  410ab8:	mov	x27, x0
  410abc:	cbz	x0, 410c80 <ferror@plt+0xef40>
  410ac0:	lsr	x21, x21, #3
  410ac4:	mov	x1, #0x18                  	// #24
  410ac8:	mov	x0, x21
  410acc:	bl	44e9c0 <ferror@plt+0x4cc80>
  410ad0:	mov	x20, x0
  410ad4:	cbz	x0, 410ca4 <ferror@plt+0xef64>
  410ad8:	cbz	x21, 410b34 <ferror@plt+0xedf4>
  410adc:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  410ae0:	add	x22, x22, #0x398
  410ae4:	mov	w25, #0x0                   	// #0
  410ae8:	mov	x1, #0x0                   	// #0
  410aec:	nop
  410af0:	ldr	x2, [x22]
  410af4:	add	x28, x27, x1, lsl #3
  410af8:	add	x19, x1, x1, lsl #1
  410afc:	mov	x0, x28
  410b00:	mov	w1, #0x4                   	// #4
  410b04:	add	w25, w25, #0x1
  410b08:	blr	x2
  410b0c:	add	x26, x20, x19, lsl #3
  410b10:	ldr	x2, [x22]
  410b14:	str	x0, [x20, x19, lsl #3]
  410b18:	mov	w1, #0x4                   	// #4
  410b1c:	add	x0, x28, #0x4
  410b20:	blr	x2
  410b24:	stp	x0, xzr, [x26, #8]
  410b28:	cmp	x21, w25, uxtw
  410b2c:	mov	w1, w25
  410b30:	b.hi	410af0 <ferror@plt+0xedb0>  // b.pmore
  410b34:	mov	x0, x27
  410b38:	bl	401bc0 <free@plt>
  410b3c:	ldp	x27, x28, [sp, #80]
  410b40:	str	x20, [x24]
  410b44:	ldr	x0, [sp, #104]
  410b48:	mov	w22, #0x1                   	// #1
  410b4c:	str	x21, [x0]
  410b50:	mov	w0, w22
  410b54:	ldp	x19, x20, [sp, #16]
  410b58:	ldp	x21, x22, [sp, #32]
  410b5c:	ldp	x23, x24, [sp, #48]
  410b60:	ldp	x25, x26, [sp, #64]
  410b64:	ldp	x29, x30, [sp], #112
  410b68:	ret
  410b6c:	mov	w2, #0x5                   	// #5
  410b70:	mov	x25, x0
  410b74:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410b78:	mov	x0, #0x0                   	// #0
  410b7c:	add	x1, x1, #0x730
  410b80:	bl	401c70 <dcgettext@plt>
  410b84:	mov	x1, x26
  410b88:	mov	x5, x0
  410b8c:	mov	x4, x21
  410b90:	mov	x2, x19
  410b94:	mov	x0, x20
  410b98:	mov	x3, #0x1                   	// #1
  410b9c:	bl	4103d0 <ferror@plt+0xe690>
  410ba0:	mov	x26, x0
  410ba4:	cbz	x0, 410c84 <ferror@plt+0xef44>
  410ba8:	lsr	x21, x21, #4
  410bac:	mov	x1, #0x18                  	// #24
  410bb0:	mov	x0, x21
  410bb4:	bl	44e9c0 <ferror@plt+0x4cc80>
  410bb8:	mov	x20, x0
  410bbc:	cbz	x0, 410cd0 <ferror@plt+0xef90>
  410bc0:	cbz	x21, 410c74 <ferror@plt+0xef34>
  410bc4:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  410bc8:	mov	x1, #0x0                   	// #0
  410bcc:	add	x22, x22, #0x398
  410bd0:	stp	x27, x28, [sp, #80]
  410bd4:	mov	w27, #0x0                   	// #0
  410bd8:	b	410be4 <ferror@plt+0xeea4>
  410bdc:	cmp	x21, w27, uxtw
  410be0:	b.ls	410c70 <ferror@plt+0xef30>  // b.plast
  410be4:	ldr	x3, [x22]
  410be8:	add	x23, x26, x1, lsl #4
  410bec:	add	x19, x1, x1, lsl #1
  410bf0:	mov	x0, x23
  410bf4:	mov	w1, #0x8                   	// #8
  410bf8:	add	w27, w27, #0x1
  410bfc:	blr	x3
  410c00:	add	x28, x20, x19, lsl #3
  410c04:	ldr	x3, [x22]
  410c08:	str	x0, [x20, x19, lsl #3]
  410c0c:	mov	w1, #0x8                   	// #8
  410c10:	add	x0, x23, #0x8
  410c14:	blr	x3
  410c18:	ldrh	w2, [x25, #82]
  410c1c:	mov	w1, w27
  410c20:	stp	x0, xzr, [x28, #8]
  410c24:	cmp	w2, #0x8
  410c28:	b.ne	410bdc <ferror@plt+0xee9c>  // b.any
  410c2c:	lsr	x2, x0, #40
  410c30:	lsr	x4, x0, #24
  410c34:	lsr	x3, x0, #56
  410c38:	and	x2, x2, #0xff00
  410c3c:	and	x4, x4, #0xff0000
  410c40:	orr	x3, x3, x0, lsl #32
  410c44:	orr	x2, x2, x4
  410c48:	lsr	x0, x0, #8
  410c4c:	orr	x2, x2, x3
  410c50:	ldrb	w3, [x25, #29]
  410c54:	and	x0, x0, #0xff000000
  410c58:	orr	x0, x2, x0
  410c5c:	cmp	w3, #0x2
  410c60:	b.eq	410bdc <ferror@plt+0xee9c>  // b.none
  410c64:	str	x0, [x28, #8]
  410c68:	cmp	x21, w27, uxtw
  410c6c:	b.hi	410be4 <ferror@plt+0xeea4>  // b.pmore
  410c70:	ldp	x27, x28, [sp, #80]
  410c74:	mov	x0, x26
  410c78:	bl	401bc0 <free@plt>
  410c7c:	b	410b40 <ferror@plt+0xee00>
  410c80:	ldp	x27, x28, [sp, #80]
  410c84:	mov	w22, #0x0                   	// #0
  410c88:	mov	w0, w22
  410c8c:	ldp	x19, x20, [sp, #16]
  410c90:	ldp	x21, x22, [sp, #32]
  410c94:	ldp	x23, x24, [sp, #48]
  410c98:	ldp	x25, x26, [sp, #64]
  410c9c:	ldp	x29, x30, [sp], #112
  410ca0:	ret
  410ca4:	mov	x0, x27
  410ca8:	bl	401bc0 <free@plt>
  410cac:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410cb0:	add	x1, x1, #0x710
  410cb4:	mov	w2, #0x5                   	// #5
  410cb8:	mov	x0, #0x0                   	// #0
  410cbc:	mov	w22, #0x0                   	// #0
  410cc0:	bl	401c70 <dcgettext@plt>
  410cc4:	bl	44f3e8 <error@@Base>
  410cc8:	ldp	x27, x28, [sp, #80]
  410ccc:	b	410b50 <ferror@plt+0xee10>
  410cd0:	mov	x0, x26
  410cd4:	bl	401bc0 <free@plt>
  410cd8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410cdc:	add	x1, x1, #0x710
  410ce0:	mov	w2, #0x5                   	// #5
  410ce4:	mov	x0, #0x0                   	// #0
  410ce8:	bl	401c70 <dcgettext@plt>
  410cec:	bl	44f3e8 <error@@Base>
  410cf0:	b	410b50 <ferror@plt+0xee10>
  410cf4:	nop
  410cf8:	stp	x29, x30, [sp, #-80]!
  410cfc:	mov	x2, #0x38                  	// #56
  410d00:	mov	x1, #0x20                  	// #32
  410d04:	mov	x29, sp
  410d08:	stp	x19, x20, [sp, #16]
  410d0c:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  410d10:	stp	x21, x22, [sp, #32]
  410d14:	mov	x22, x0
  410d18:	ldr	w0, [x19, #1184]
  410d1c:	cmp	w0, #0x0
  410d20:	ldr	w0, [x22, #92]
  410d24:	csel	x1, x1, x2, ne  // ne = any
  410d28:	ldr	x2, [x22, #16]
  410d2c:	mul	x1, x0, x1
  410d30:	cmp	x1, x2
  410d34:	b.cs	411050 <ferror@plt+0xf310>  // b.hs, b.nlast
  410d38:	mov	x1, #0x40                  	// #64
  410d3c:	stp	x23, x24, [sp, #48]
  410d40:	bl	44e9c0 <ferror@plt+0x4cc80>
  410d44:	mov	x23, x0
  410d48:	cbz	x0, 41109c <ferror@plt+0xf35c>
  410d4c:	ldr	w1, [x19, #1184]
  410d50:	ldp	w19, w20, [x22, #88]
  410d54:	cmp	w19, #0x0
  410d58:	cset	w0, eq  // eq = none
  410d5c:	cmp	w20, #0x0
  410d60:	csinc	w0, w0, wzr, ne  // ne = any
  410d64:	cbz	w1, 410ed0 <ferror@plt+0xf190>
  410d68:	cbnz	w0, 411030 <ferror@plt+0xf2f0>
  410d6c:	cmp	w19, #0x1f
  410d70:	b.ls	411080 <ferror@plt+0xf340>  // b.plast
  410d74:	str	x25, [sp, #64]
  410d78:	cmp	w19, #0x20
  410d7c:	b.eq	410d98 <ferror@plt+0xf058>  // b.none
  410d80:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410d84:	add	x1, x1, #0x810
  410d88:	mov	w2, #0x5                   	// #5
  410d8c:	mov	x0, #0x0                   	// #0
  410d90:	bl	401c70 <dcgettext@plt>
  410d94:	bl	44f9c0 <warn@@Base>
  410d98:	ldr	x21, [x22, #48]
  410d9c:	mov	w2, #0x5                   	// #5
  410da0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410da4:	mov	x0, #0x0                   	// #0
  410da8:	add	x1, x1, #0x870
  410dac:	bl	401c70 <dcgettext@plt>
  410db0:	mov	x2, x21
  410db4:	mov	x5, x0
  410db8:	mov	w4, w20
  410dbc:	mov	w3, w19
  410dc0:	add	x1, x22, #0x10
  410dc4:	add	x0, x22, #0x8
  410dc8:	bl	4103d0 <ferror@plt+0xe690>
  410dcc:	mov	x25, x0
  410dd0:	cbz	x0, 41102c <ferror@plt+0xf2ec>
  410dd4:	ldr	w0, [x22, #92]
  410dd8:	cbz	w0, 410ea8 <ferror@plt+0xf168>
  410ddc:	adrp	x19, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  410de0:	mov	x21, x23
  410de4:	add	x19, x19, #0x398
  410de8:	mov	x20, x25
  410dec:	mov	w24, #0x0                   	// #0
  410df0:	ldr	x2, [x19]
  410df4:	mov	x0, x20
  410df8:	mov	w1, #0x4                   	// #4
  410dfc:	add	w24, w24, #0x1
  410e00:	add	x21, x21, #0x40
  410e04:	blr	x2
  410e08:	ldr	x2, [x19]
  410e0c:	stur	x0, [x21, #-64]
  410e10:	mov	w1, #0x4                   	// #4
  410e14:	add	x0, x20, #0x4
  410e18:	blr	x2
  410e1c:	ldr	x2, [x19]
  410e20:	stur	x0, [x21, #-48]
  410e24:	mov	w1, #0x4                   	// #4
  410e28:	add	x0, x20, #0x8
  410e2c:	blr	x2
  410e30:	ldr	x2, [x19]
  410e34:	stur	x0, [x21, #-40]
  410e38:	mov	w1, #0x4                   	// #4
  410e3c:	add	x0, x20, #0xc
  410e40:	blr	x2
  410e44:	ldr	x2, [x19]
  410e48:	stur	x0, [x21, #-32]
  410e4c:	mov	w1, #0x4                   	// #4
  410e50:	add	x0, x20, #0x10
  410e54:	blr	x2
  410e58:	ldr	x2, [x19]
  410e5c:	stur	x0, [x21, #-24]
  410e60:	mov	w1, #0x4                   	// #4
  410e64:	add	x0, x20, #0x14
  410e68:	blr	x2
  410e6c:	ldr	x2, [x19]
  410e70:	stur	x0, [x21, #-16]
  410e74:	mov	w1, #0x4                   	// #4
  410e78:	add	x0, x20, #0x18
  410e7c:	blr	x2
  410e80:	ldr	x2, [x19]
  410e84:	stur	x0, [x21, #-56]
  410e88:	mov	w1, #0x4                   	// #4
  410e8c:	add	x0, x20, #0x1c
  410e90:	add	x20, x20, #0x20
  410e94:	blr	x2
  410e98:	ldr	w1, [x22, #92]
  410e9c:	stur	x0, [x21, #-8]
  410ea0:	cmp	w24, w1
  410ea4:	b.cc	410df0 <ferror@plt+0xf0b0>  // b.lo, b.ul, b.last
  410ea8:	mov	x0, x25
  410eac:	bl	401bc0 <free@plt>
  410eb0:	ldr	x25, [sp, #64]
  410eb4:	str	x23, [x22, #120]
  410eb8:	ldp	x23, x24, [sp, #48]
  410ebc:	mov	w0, #0x1                   	// #1
  410ec0:	ldp	x19, x20, [sp, #16]
  410ec4:	ldp	x21, x22, [sp, #32]
  410ec8:	ldp	x29, x30, [sp], #80
  410ecc:	ret
  410ed0:	cbnz	w0, 411030 <ferror@plt+0xf2f0>
  410ed4:	cmp	w19, #0x37
  410ed8:	b.ls	411080 <ferror@plt+0xf340>  // b.plast
  410edc:	str	x25, [sp, #64]
  410ee0:	cmp	w19, #0x38
  410ee4:	b.eq	410f00 <ferror@plt+0xf1c0>  // b.none
  410ee8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410eec:	add	x1, x1, #0x810
  410ef0:	mov	w2, #0x5                   	// #5
  410ef4:	mov	x0, #0x0                   	// #0
  410ef8:	bl	401c70 <dcgettext@plt>
  410efc:	bl	44f9c0 <warn@@Base>
  410f00:	ldr	x21, [x22, #48]
  410f04:	mov	w2, #0x5                   	// #5
  410f08:	adrp	x1, 45a000 <warn@@Base+0xa640>
  410f0c:	mov	x0, #0x0                   	// #0
  410f10:	add	x1, x1, #0x870
  410f14:	bl	401c70 <dcgettext@plt>
  410f18:	mov	x2, x21
  410f1c:	mov	x5, x0
  410f20:	mov	w4, w20
  410f24:	mov	w3, w19
  410f28:	add	x1, x22, #0x10
  410f2c:	add	x0, x22, #0x8
  410f30:	bl	4103d0 <ferror@plt+0xe690>
  410f34:	mov	x25, x0
  410f38:	cbz	x0, 41102c <ferror@plt+0xf2ec>
  410f3c:	ldr	w0, [x22, #92]
  410f40:	cbz	w0, 410ea8 <ferror@plt+0xf168>
  410f44:	adrp	x19, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  410f48:	mov	x21, x23
  410f4c:	add	x19, x19, #0x398
  410f50:	mov	x20, x25
  410f54:	mov	w24, #0x0                   	// #0
  410f58:	ldr	x2, [x19]
  410f5c:	mov	x0, x20
  410f60:	mov	w1, #0x4                   	// #4
  410f64:	add	w24, w24, #0x1
  410f68:	add	x21, x21, #0x40
  410f6c:	blr	x2
  410f70:	ldr	x2, [x19]
  410f74:	stur	x0, [x21, #-64]
  410f78:	mov	w1, #0x4                   	// #4
  410f7c:	add	x0, x20, #0x4
  410f80:	blr	x2
  410f84:	ldr	x2, [x19]
  410f88:	stur	x0, [x21, #-56]
  410f8c:	mov	w1, #0x8                   	// #8
  410f90:	add	x0, x20, #0x8
  410f94:	blr	x2
  410f98:	ldr	x2, [x19]
  410f9c:	stur	x0, [x21, #-48]
  410fa0:	mov	w1, #0x8                   	// #8
  410fa4:	add	x0, x20, #0x10
  410fa8:	blr	x2
  410fac:	ldr	x2, [x19]
  410fb0:	stur	x0, [x21, #-40]
  410fb4:	mov	w1, #0x8                   	// #8
  410fb8:	add	x0, x20, #0x18
  410fbc:	blr	x2
  410fc0:	ldr	x2, [x19]
  410fc4:	stur	x0, [x21, #-32]
  410fc8:	mov	w1, #0x8                   	// #8
  410fcc:	add	x0, x20, #0x20
  410fd0:	blr	x2
  410fd4:	ldr	x2, [x19]
  410fd8:	stur	x0, [x21, #-24]
  410fdc:	mov	w1, #0x8                   	// #8
  410fe0:	add	x0, x20, #0x28
  410fe4:	blr	x2
  410fe8:	ldr	x2, [x19]
  410fec:	stur	x0, [x21, #-16]
  410ff0:	mov	w1, #0x8                   	// #8
  410ff4:	add	x0, x20, #0x30
  410ff8:	add	x20, x20, #0x38
  410ffc:	blr	x2
  411000:	ldr	w1, [x22, #92]
  411004:	stur	x0, [x21, #-8]
  411008:	cmp	w24, w1
  41100c:	b.cc	410f58 <ferror@plt+0xf218>  // b.lo, b.ul, b.last
  411010:	mov	x0, x25
  411014:	bl	401bc0 <free@plt>
  411018:	mov	w0, #0x1                   	// #1
  41101c:	ldr	x25, [sp, #64]
  411020:	str	x23, [x22, #120]
  411024:	ldp	x23, x24, [sp, #48]
  411028:	b	410ec0 <ferror@plt+0xf180>
  41102c:	ldr	x25, [sp, #64]
  411030:	mov	x0, x23
  411034:	bl	401bc0 <free@plt>
  411038:	ldp	x23, x24, [sp, #48]
  41103c:	mov	w0, #0x0                   	// #0
  411040:	ldp	x19, x20, [sp, #16]
  411044:	ldp	x21, x22, [sp, #32]
  411048:	ldp	x29, x30, [sp], #80
  41104c:	ret
  411050:	mov	w2, #0x5                   	// #5
  411054:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411058:	mov	x0, #0x0                   	// #0
  41105c:	add	x1, x1, #0x748
  411060:	bl	401c70 <dcgettext@plt>
  411064:	ldr	w1, [x22, #92]
  411068:	bl	44f3e8 <error@@Base>
  41106c:	mov	w0, #0x0                   	// #0
  411070:	ldp	x19, x20, [sp, #16]
  411074:	ldp	x21, x22, [sp, #32]
  411078:	ldp	x29, x30, [sp], #80
  41107c:	ret
  411080:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411084:	add	x1, x1, #0x7b8
  411088:	mov	w2, #0x5                   	// #5
  41108c:	mov	x0, #0x0                   	// #0
  411090:	bl	401c70 <dcgettext@plt>
  411094:	bl	44f3e8 <error@@Base>
  411098:	b	411030 <ferror@plt+0xf2f0>
  41109c:	mov	w2, #0x5                   	// #5
  4110a0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4110a4:	add	x1, x1, #0x788
  4110a8:	bl	401c70 <dcgettext@plt>
  4110ac:	ldr	w1, [x22, #92]
  4110b0:	bl	44f3e8 <error@@Base>
  4110b4:	mov	w0, #0x0                   	// #0
  4110b8:	ldp	x23, x24, [sp, #48]
  4110bc:	b	411040 <ferror@plt+0xf300>
  4110c0:	stp	x29, x30, [sp, #-48]!
  4110c4:	mov	x29, sp
  4110c8:	ldr	x3, [x0, #120]
  4110cc:	stp	x19, x20, [sp, #16]
  4110d0:	mov	x19, x1
  4110d4:	str	x21, [sp, #32]
  4110d8:	mov	x20, x2
  4110dc:	mov	x21, x0
  4110e0:	cbz	x3, 411168 <ferror@plt+0xf428>
  4110e4:	ldr	w5, [x21, #92]
  4110e8:	add	x5, x3, x5, lsl #6
  4110ec:	cmp	x5, x3
  4110f0:	b.ls	411138 <ferror@plt+0xf3f8>  // b.plast
  4110f4:	add	x1, x19, x20
  4110f8:	ldr	x2, [x3]
  4110fc:	cmp	x2, #0x1
  411100:	b.ne	41112c <ferror@plt+0xf3ec>  // b.any
  411104:	ldr	x2, [x3, #56]
  411108:	ldr	x4, [x3, #24]
  41110c:	neg	x2, x2
  411110:	and	x2, x2, x4
  411114:	cmp	x2, x19
  411118:	b.hi	41112c <ferror@plt+0xf3ec>  // b.pmore
  41111c:	ldr	x0, [x3, #40]
  411120:	add	x0, x4, x0
  411124:	cmp	x1, x0
  411128:	b.ls	411178 <ferror@plt+0xf438>  // b.plast
  41112c:	add	x3, x3, #0x40
  411130:	cmp	x3, x5
  411134:	b.cc	4110f8 <ferror@plt+0xf3b8>  // b.lo, b.ul, b.last
  411138:	mov	w2, #0x5                   	// #5
  41113c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411140:	mov	x0, #0x0                   	// #0
  411144:	add	x1, x1, #0x8c0
  411148:	bl	401c70 <dcgettext@plt>
  41114c:	mov	x1, x19
  411150:	bl	44f9c0 <warn@@Base>
  411154:	mov	x0, x19
  411158:	ldp	x19, x20, [sp, #16]
  41115c:	ldr	x21, [sp, #32]
  411160:	ldp	x29, x30, [sp], #48
  411164:	ret
  411168:	bl	410cf8 <ferror@plt+0xefb8>
  41116c:	cbz	w0, 411194 <ferror@plt+0xf454>
  411170:	ldr	x3, [x21, #120]
  411174:	b	4110e4 <ferror@plt+0xf3a4>
  411178:	ldr	x0, [x3, #16]
  41117c:	ldr	x21, [sp, #32]
  411180:	sub	x0, x0, x4
  411184:	add	x0, x0, x19
  411188:	ldp	x19, x20, [sp, #16]
  41118c:	ldp	x29, x30, [sp], #48
  411190:	ret
  411194:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411198:	add	x1, x1, #0x880
  41119c:	mov	w2, #0x5                   	// #5
  4111a0:	mov	x0, #0x0                   	// #0
  4111a4:	bl	401c70 <dcgettext@plt>
  4111a8:	bl	44f9c0 <warn@@Base>
  4111ac:	mov	x0, x19
  4111b0:	b	411158 <ferror@plt+0xf418>
  4111b4:	nop
  4111b8:	stp	x29, x30, [sp, #-96]!
  4111bc:	mov	x29, sp
  4111c0:	stp	x19, x20, [sp, #16]
  4111c4:	mov	x20, x0
  4111c8:	ldr	w3, [x0, #96]
  4111cc:	stp	x21, x22, [sp, #32]
  4111d0:	mov	w22, w1
  4111d4:	stp	x23, x24, [sp, #48]
  4111d8:	cbnz	w1, 4113e8 <ferror@plt+0xf6a8>
  4111dc:	ldr	w24, [x0, #100]
  4111e0:	cmp	w24, #0x0
  4111e4:	cset	w0, eq  // eq = none
  4111e8:	cmp	w3, #0x0
  4111ec:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4111f0:	b.ne	4113d0 <ferror@plt+0xf690>  // b.any
  4111f4:	cmp	w3, #0x27
  4111f8:	b.ls	4113b4 <ferror@plt+0xf674>  // b.plast
  4111fc:	cmp	w3, #0x28
  411200:	stp	x25, x26, [sp, #64]
  411204:	eor	w0, w22, #0x1
  411208:	cset	w1, hi  // hi = pmore
  41120c:	mov	w19, w3
  411210:	tst	w0, w1
  411214:	mov	w21, w24
  411218:	b.ne	41143c <ferror@plt+0xf6fc>  // b.any
  41121c:	mov	x5, #0x0                   	// #0
  411220:	ldr	x23, [x20, #56]
  411224:	cbz	w22, 411458 <ferror@plt+0xf718>
  411228:	mov	x3, x19
  41122c:	mov	x2, x23
  411230:	mov	x4, x21
  411234:	add	x1, x20, #0x10
  411238:	add	x0, x20, #0x8
  41123c:	bl	4103d0 <ferror@plt+0xe690>
  411240:	mov	x25, x0
  411244:	cbz	x0, 411490 <ferror@plt+0xf750>
  411248:	ldr	x0, [x20, #112]
  41124c:	bl	401bc0 <free@plt>
  411250:	mov	x0, x21
  411254:	mov	x1, #0x50                  	// #80
  411258:	bl	44e9c0 <ferror@plt+0x4cc80>
  41125c:	str	x0, [x20, #112]
  411260:	mov	x19, x0
  411264:	cbz	x0, 411498 <ferror@plt+0xf758>
  411268:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41126c:	adrp	x26, 45a000 <warn@@Base+0xa640>
  411270:	add	x21, x21, #0x398
  411274:	mov	x20, x25
  411278:	add	x26, x26, #0x9f8
  41127c:	mov	w23, #0x0                   	// #0
  411280:	str	x27, [sp, #80]
  411284:	adrp	x27, 45a000 <warn@@Base+0xa640>
  411288:	add	x27, x27, #0xa30
  41128c:	b	4112bc <ferror@plt+0xf57c>
  411290:	ldr	x0, [x19, #8]
  411294:	tbz	w0, #6, 4112a8 <ferror@plt+0xf568>
  411298:	ldr	w0, [x19, #44]
  41129c:	cmp	w0, w24
  4112a0:	b.hi	41141c <ferror@plt+0xf6dc>  // b.pmore
  4112a4:	nop
  4112a8:	add	w23, w23, #0x1
  4112ac:	add	x19, x19, #0x50
  4112b0:	cmp	w24, w23
  4112b4:	add	x20, x20, #0x28
  4112b8:	b.ls	4113f4 <ferror@plt+0xf6b4>  // b.plast
  4112bc:	ldr	x2, [x21]
  4112c0:	mov	w1, #0x4                   	// #4
  4112c4:	mov	x0, x20
  4112c8:	blr	x2
  4112cc:	ldr	x2, [x21]
  4112d0:	str	w0, [x19]
  4112d4:	mov	w1, #0x4                   	// #4
  4112d8:	add	x0, x20, #0x4
  4112dc:	blr	x2
  4112e0:	ldr	x2, [x21]
  4112e4:	str	w0, [x19, #4]
  4112e8:	mov	w1, #0x4                   	// #4
  4112ec:	add	x0, x20, #0x8
  4112f0:	blr	x2
  4112f4:	ldr	x2, [x21]
  4112f8:	str	x0, [x19, #8]
  4112fc:	mov	w1, #0x4                   	// #4
  411300:	add	x0, x20, #0xc
  411304:	blr	x2
  411308:	ldr	x2, [x21]
  41130c:	str	x0, [x19, #16]
  411310:	mov	w1, #0x4                   	// #4
  411314:	add	x0, x20, #0x10
  411318:	blr	x2
  41131c:	ldr	x2, [x21]
  411320:	str	x0, [x19, #24]
  411324:	mov	w1, #0x4                   	// #4
  411328:	add	x0, x20, #0x14
  41132c:	blr	x2
  411330:	ldr	x2, [x21]
  411334:	str	x0, [x19, #32]
  411338:	mov	w1, #0x4                   	// #4
  41133c:	add	x0, x20, #0x18
  411340:	blr	x2
  411344:	ldr	x2, [x21]
  411348:	str	w0, [x19, #40]
  41134c:	mov	w1, #0x4                   	// #4
  411350:	add	x0, x20, #0x1c
  411354:	blr	x2
  411358:	ldr	x2, [x21]
  41135c:	str	w0, [x19, #44]
  411360:	mov	w1, #0x4                   	// #4
  411364:	add	x0, x20, #0x20
  411368:	blr	x2
  41136c:	ldr	x2, [x21]
  411370:	str	x0, [x19, #48]
  411374:	mov	w1, #0x4                   	// #4
  411378:	add	x0, x20, #0x24
  41137c:	blr	x2
  411380:	str	x0, [x19, #56]
  411384:	cbnz	w22, 4112a8 <ferror@plt+0xf568>
  411388:	ldr	w0, [x19, #40]
  41138c:	cmp	w0, w24
  411390:	b.ls	411290 <ferror@plt+0xf550>  // b.plast
  411394:	mov	x1, x26
  411398:	mov	w2, #0x5                   	// #5
  41139c:	mov	x0, #0x0                   	// #0
  4113a0:	bl	401c70 <dcgettext@plt>
  4113a4:	ldr	w2, [x19, #40]
  4113a8:	mov	w1, w23
  4113ac:	bl	44f9c0 <warn@@Base>
  4113b0:	b	411290 <ferror@plt+0xf550>
  4113b4:	cbnz	w22, 4113d0 <ferror@plt+0xf690>
  4113b8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4113bc:	add	x1, x1, #0x900
  4113c0:	mov	w2, #0x5                   	// #5
  4113c4:	mov	x0, #0x0                   	// #0
  4113c8:	bl	401c70 <dcgettext@plt>
  4113cc:	bl	44f3e8 <error@@Base>
  4113d0:	mov	w0, #0x0                   	// #0
  4113d4:	ldp	x19, x20, [sp, #16]
  4113d8:	ldp	x21, x22, [sp, #32]
  4113dc:	ldp	x23, x24, [sp, #48]
  4113e0:	ldp	x29, x30, [sp], #96
  4113e4:	ret
  4113e8:	mov	w0, #0x0                   	// #0
  4113ec:	mov	w24, #0x1                   	// #1
  4113f0:	b	4111e8 <ferror@plt+0xf4a8>
  4113f4:	mov	x0, x25
  4113f8:	bl	401bc0 <free@plt>
  4113fc:	mov	w0, #0x1                   	// #1
  411400:	ldp	x19, x20, [sp, #16]
  411404:	ldp	x21, x22, [sp, #32]
  411408:	ldp	x23, x24, [sp, #48]
  41140c:	ldp	x25, x26, [sp, #64]
  411410:	ldr	x27, [sp, #80]
  411414:	ldp	x29, x30, [sp], #96
  411418:	ret
  41141c:	mov	x1, x27
  411420:	mov	w2, #0x5                   	// #5
  411424:	mov	x0, #0x0                   	// #0
  411428:	bl	401c70 <dcgettext@plt>
  41142c:	ldr	w2, [x19, #44]
  411430:	mov	w1, w23
  411434:	bl	44f9c0 <warn@@Base>
  411438:	b	4112a8 <ferror@plt+0xf568>
  41143c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411440:	add	x1, x1, #0x958
  411444:	mov	w2, #0x5                   	// #5
  411448:	mov	x0, #0x0                   	// #0
  41144c:	bl	401c70 <dcgettext@plt>
  411450:	bl	44f9c0 <warn@@Base>
  411454:	ldr	x23, [x20, #56]
  411458:	mov	w2, #0x5                   	// #5
  41145c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411460:	mov	x0, #0x0                   	// #0
  411464:	add	x1, x1, #0x9b8
  411468:	bl	401c70 <dcgettext@plt>
  41146c:	mov	x3, x19
  411470:	mov	x5, x0
  411474:	mov	x2, x23
  411478:	mov	x4, x21
  41147c:	add	x1, x20, #0x10
  411480:	add	x0, x20, #0x8
  411484:	bl	4103d0 <ferror@plt+0xe690>
  411488:	mov	x25, x0
  41148c:	cbnz	x0, 411248 <ferror@plt+0xf508>
  411490:	ldp	x25, x26, [sp, #64]
  411494:	b	4113d0 <ferror@plt+0xf690>
  411498:	cbz	w22, 4114b0 <ferror@plt+0xf770>
  41149c:	mov	x0, x25
  4114a0:	bl	401bc0 <free@plt>
  4114a4:	mov	w0, #0x0                   	// #0
  4114a8:	ldp	x25, x26, [sp, #64]
  4114ac:	b	4113d4 <ferror@plt+0xf694>
  4114b0:	mov	w2, #0x5                   	// #5
  4114b4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4114b8:	add	x1, x1, #0x9c8
  4114bc:	bl	401c70 <dcgettext@plt>
  4114c0:	mov	w1, w24
  4114c4:	bl	44f3e8 <error@@Base>
  4114c8:	b	41149c <ferror@plt+0xf75c>
  4114cc:	nop
  4114d0:	stp	x29, x30, [sp, #-80]!
  4114d4:	mov	x29, sp
  4114d8:	stp	x19, x20, [sp, #16]
  4114dc:	mov	x20, x0
  4114e0:	ldr	w3, [x0, #96]
  4114e4:	stp	x21, x22, [sp, #32]
  4114e8:	mov	w22, w1
  4114ec:	stp	x23, x24, [sp, #48]
  4114f0:	cbnz	w1, 4116f8 <ferror@plt+0xf9b8>
  4114f4:	ldr	w24, [x0, #100]
  4114f8:	cmp	w24, #0x0
  4114fc:	cset	w0, eq  // eq = none
  411500:	cmp	w3, #0x0
  411504:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  411508:	b.ne	4116e0 <ferror@plt+0xf9a0>  // b.any
  41150c:	cmp	w3, #0x3f
  411510:	b.ls	4116c0 <ferror@plt+0xf980>  // b.plast
  411514:	cmp	w3, #0x40
  411518:	stp	x25, x26, [sp, #64]
  41151c:	eor	w0, w22, #0x1
  411520:	cset	w1, hi  // hi = pmore
  411524:	mov	w19, w3
  411528:	tst	w0, w1
  41152c:	mov	w21, w24
  411530:	b.ne	411748 <ferror@plt+0xfa08>  // b.any
  411534:	mov	x5, #0x0                   	// #0
  411538:	ldr	x23, [x20, #56]
  41153c:	cbz	w22, 411764 <ferror@plt+0xfa24>
  411540:	mov	x3, x19
  411544:	mov	x2, x23
  411548:	mov	x4, x21
  41154c:	add	x1, x20, #0x10
  411550:	add	x0, x20, #0x8
  411554:	bl	4103d0 <ferror@plt+0xe690>
  411558:	mov	x25, x0
  41155c:	cbz	x0, 41179c <ferror@plt+0xfa5c>
  411560:	ldr	x0, [x20, #112]
  411564:	bl	401bc0 <free@plt>
  411568:	mov	x0, x21
  41156c:	mov	x1, #0x50                  	// #80
  411570:	bl	44e9c0 <ferror@plt+0x4cc80>
  411574:	str	x0, [x20, #112]
  411578:	mov	x19, x0
  41157c:	cbz	x0, 4117a4 <ferror@plt+0xfa64>
  411580:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  411584:	adrp	x26, 45a000 <warn@@Base+0xa640>
  411588:	add	x21, x21, #0x398
  41158c:	add	x26, x26, #0xa30
  411590:	mov	x20, x25
  411594:	mov	w23, #0x0                   	// #0
  411598:	b	4115c4 <ferror@plt+0xf884>
  41159c:	ldr	x0, [x19, #8]
  4115a0:	tbz	w0, #6, 4115b0 <ferror@plt+0xf870>
  4115a4:	ldr	w0, [x19, #44]
  4115a8:	cmp	w0, w24
  4115ac:	b.hi	411728 <ferror@plt+0xf9e8>  // b.pmore
  4115b0:	add	w23, w23, #0x1
  4115b4:	add	x19, x19, #0x50
  4115b8:	cmp	w24, w23
  4115bc:	add	x20, x20, #0x40
  4115c0:	b.ls	411704 <ferror@plt+0xf9c4>  // b.plast
  4115c4:	ldr	x2, [x21]
  4115c8:	mov	w1, #0x4                   	// #4
  4115cc:	mov	x0, x20
  4115d0:	blr	x2
  4115d4:	ldr	x2, [x21]
  4115d8:	str	w0, [x19]
  4115dc:	mov	w1, #0x4                   	// #4
  4115e0:	add	x0, x20, #0x4
  4115e4:	blr	x2
  4115e8:	ldr	x2, [x21]
  4115ec:	str	w0, [x19, #4]
  4115f0:	mov	w1, #0x8                   	// #8
  4115f4:	add	x0, x20, #0x8
  4115f8:	blr	x2
  4115fc:	ldr	x2, [x21]
  411600:	str	x0, [x19, #8]
  411604:	mov	w1, #0x8                   	// #8
  411608:	add	x0, x20, #0x10
  41160c:	blr	x2
  411610:	ldr	x2, [x21]
  411614:	str	x0, [x19, #16]
  411618:	mov	w1, #0x8                   	// #8
  41161c:	add	x0, x20, #0x20
  411620:	blr	x2
  411624:	ldr	x2, [x21]
  411628:	str	x0, [x19, #32]
  41162c:	mov	w1, #0x8                   	// #8
  411630:	add	x0, x20, #0x38
  411634:	blr	x2
  411638:	ldr	x2, [x21]
  41163c:	str	x0, [x19, #56]
  411640:	mov	w1, #0x4                   	// #4
  411644:	add	x0, x20, #0x28
  411648:	blr	x2
  41164c:	ldr	x2, [x21]
  411650:	str	w0, [x19, #40]
  411654:	mov	w1, #0x4                   	// #4
  411658:	add	x0, x20, #0x2c
  41165c:	blr	x2
  411660:	ldr	x2, [x21]
  411664:	str	w0, [x19, #44]
  411668:	mov	w1, #0x8                   	// #8
  41166c:	add	x0, x20, #0x18
  411670:	blr	x2
  411674:	ldr	x2, [x21]
  411678:	str	x0, [x19, #24]
  41167c:	mov	w1, #0x8                   	// #8
  411680:	add	x0, x20, #0x30
  411684:	blr	x2
  411688:	str	x0, [x19, #48]
  41168c:	cbnz	w22, 4115b0 <ferror@plt+0xf870>
  411690:	ldr	w0, [x19, #40]
  411694:	cmp	w0, w24
  411698:	b.ls	41159c <ferror@plt+0xf85c>  // b.plast
  41169c:	mov	w2, #0x5                   	// #5
  4116a0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4116a4:	mov	x0, #0x0                   	// #0
  4116a8:	add	x1, x1, #0x9f8
  4116ac:	bl	401c70 <dcgettext@plt>
  4116b0:	ldr	w2, [x19, #40]
  4116b4:	mov	w1, w23
  4116b8:	bl	44f9c0 <warn@@Base>
  4116bc:	b	41159c <ferror@plt+0xf85c>
  4116c0:	cbnz	w22, 4116e0 <ferror@plt+0xf9a0>
  4116c4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4116c8:	add	x1, x1, #0x900
  4116cc:	mov	w2, #0x5                   	// #5
  4116d0:	mov	x0, #0x0                   	// #0
  4116d4:	bl	401c70 <dcgettext@plt>
  4116d8:	bl	44f3e8 <error@@Base>
  4116dc:	nop
  4116e0:	mov	w0, #0x0                   	// #0
  4116e4:	ldp	x19, x20, [sp, #16]
  4116e8:	ldp	x21, x22, [sp, #32]
  4116ec:	ldp	x23, x24, [sp, #48]
  4116f0:	ldp	x29, x30, [sp], #80
  4116f4:	ret
  4116f8:	mov	w0, #0x0                   	// #0
  4116fc:	mov	w24, #0x1                   	// #1
  411700:	b	411500 <ferror@plt+0xf7c0>
  411704:	mov	x0, x25
  411708:	bl	401bc0 <free@plt>
  41170c:	mov	w0, #0x1                   	// #1
  411710:	ldp	x19, x20, [sp, #16]
  411714:	ldp	x21, x22, [sp, #32]
  411718:	ldp	x23, x24, [sp, #48]
  41171c:	ldp	x25, x26, [sp, #64]
  411720:	ldp	x29, x30, [sp], #80
  411724:	ret
  411728:	mov	x1, x26
  41172c:	mov	w2, #0x5                   	// #5
  411730:	mov	x0, #0x0                   	// #0
  411734:	bl	401c70 <dcgettext@plt>
  411738:	ldr	w2, [x19, #44]
  41173c:	mov	w1, w23
  411740:	bl	44f9c0 <warn@@Base>
  411744:	b	4115b0 <ferror@plt+0xf870>
  411748:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41174c:	add	x1, x1, #0x958
  411750:	mov	w2, #0x5                   	// #5
  411754:	mov	x0, #0x0                   	// #0
  411758:	bl	401c70 <dcgettext@plt>
  41175c:	bl	44f9c0 <warn@@Base>
  411760:	ldr	x23, [x20, #56]
  411764:	mov	w2, #0x5                   	// #5
  411768:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41176c:	mov	x0, #0x0                   	// #0
  411770:	add	x1, x1, #0x9b8
  411774:	bl	401c70 <dcgettext@plt>
  411778:	mov	x3, x19
  41177c:	mov	x5, x0
  411780:	mov	x2, x23
  411784:	mov	x4, x21
  411788:	add	x1, x20, #0x10
  41178c:	add	x0, x20, #0x8
  411790:	bl	4103d0 <ferror@plt+0xe690>
  411794:	mov	x25, x0
  411798:	cbnz	x0, 411560 <ferror@plt+0xf820>
  41179c:	ldp	x25, x26, [sp, #64]
  4117a0:	b	4116e0 <ferror@plt+0xf9a0>
  4117a4:	cbz	w22, 4117bc <ferror@plt+0xfa7c>
  4117a8:	mov	x0, x25
  4117ac:	bl	401bc0 <free@plt>
  4117b0:	mov	w0, #0x0                   	// #0
  4117b4:	ldp	x25, x26, [sp, #64]
  4117b8:	b	4116e4 <ferror@plt+0xf9a4>
  4117bc:	mov	w2, #0x5                   	// #5
  4117c0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4117c4:	add	x1, x1, #0x9c8
  4117c8:	bl	401c70 <dcgettext@plt>
  4117cc:	mov	w1, w24
  4117d0:	bl	44f3e8 <error@@Base>
  4117d4:	b	4117a8 <ferror@plt+0xfa68>
  4117d8:	stp	x29, x30, [sp, #-128]!
  4117dc:	mov	x29, sp
  4117e0:	stp	x19, x20, [sp, #16]
  4117e4:	mov	x19, x0
  4117e8:	stp	x21, x22, [sp, #32]
  4117ec:	ldrb	w0, [x0, #29]
  4117f0:	cmp	w0, #0x2
  4117f4:	b.eq	411ae8 <ferror@plt+0xfda8>  // b.none
  4117f8:	adrp	x1, 44f000 <ferror@plt+0x4d2c0>
  4117fc:	adrp	x0, 44f000 <ferror@plt+0x4d2c0>
  411800:	add	x1, x1, #0xa90
  411804:	add	x0, x0, #0xc00
  411808:	ldrb	w21, [x19, #28]
  41180c:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  411810:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  411814:	adrp	x20, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  411818:	cmp	w21, #0x2
  41181c:	str	x1, [x3, #928]
  411820:	cset	w2, ne  // ne = any
  411824:	str	x0, [x20, #920]
  411828:	str	w2, [x22, #1184]
  41182c:	ldr	x3, [x19, #8]
  411830:	b.eq	411868 <ferror@plt+0xfb28>  // b.none
  411834:	add	x21, sp, #0x50
  411838:	mov	x2, #0x1                   	// #1
  41183c:	mov	x0, x21
  411840:	mov	x1, #0x24                  	// #36
  411844:	bl	401bb0 <fread@plt>
  411848:	cmp	x0, #0x1
  41184c:	b.eq	4119e0 <ferror@plt+0xfca0>  // b.none
  411850:	mov	w20, #0x0                   	// #0
  411854:	mov	w0, w20
  411858:	ldp	x19, x20, [sp, #16]
  41185c:	ldp	x21, x22, [sp, #32]
  411860:	ldp	x29, x30, [sp], #128
  411864:	ret
  411868:	str	x23, [sp, #48]
  41186c:	add	x23, sp, #0x50
  411870:	mov	x0, x23
  411874:	mov	x2, #0x1                   	// #1
  411878:	mov	x1, #0x30                  	// #48
  41187c:	bl	401bb0 <fread@plt>
  411880:	cmp	x0, #0x1
  411884:	b.ne	4119c4 <ferror@plt+0xfc84>  // b.any
  411888:	ldr	x2, [x20, #920]
  41188c:	mov	x0, x23
  411890:	mov	w1, w21
  411894:	blr	x2
  411898:	strh	w0, [x19, #80]
  41189c:	ldr	x2, [x20, #920]
  4118a0:	mov	w1, w21
  4118a4:	add	x0, sp, #0x52
  4118a8:	blr	x2
  4118ac:	strh	w0, [x19, #82]
  4118b0:	ldr	x2, [x20, #920]
  4118b4:	mov	w1, #0x4                   	// #4
  4118b8:	add	x0, sp, #0x54
  4118bc:	blr	x2
  4118c0:	str	x0, [x19, #64]
  4118c4:	ldr	x2, [x20, #920]
  4118c8:	mov	w1, #0x8                   	// #8
  4118cc:	add	x0, sp, #0x58
  4118d0:	blr	x2
  4118d4:	str	x0, [x19, #40]
  4118d8:	ldr	x2, [x20, #920]
  4118dc:	mov	w1, #0x8                   	// #8
  4118e0:	add	x0, sp, #0x60
  4118e4:	blr	x2
  4118e8:	str	x0, [x19, #48]
  4118ec:	ldr	x2, [x20, #920]
  4118f0:	mov	w1, #0x8                   	// #8
  4118f4:	add	x0, sp, #0x68
  4118f8:	blr	x2
  4118fc:	str	x0, [x19, #56]
  411900:	ldr	x2, [x20, #920]
  411904:	mov	w1, #0x4                   	// #4
  411908:	add	x0, sp, #0x70
  41190c:	blr	x2
  411910:	str	x0, [x19, #72]
  411914:	ldr	x2, [x20, #920]
  411918:	mov	w1, w21
  41191c:	add	x0, sp, #0x74
  411920:	blr	x2
  411924:	str	w0, [x19, #84]
  411928:	ldr	x2, [x20, #920]
  41192c:	mov	w1, w21
  411930:	add	x0, sp, #0x76
  411934:	blr	x2
  411938:	str	w0, [x19, #88]
  41193c:	ldr	x2, [x20, #920]
  411940:	mov	w1, w21
  411944:	add	x0, sp, #0x78
  411948:	blr	x2
  41194c:	str	w0, [x19, #92]
  411950:	ldr	x2, [x20, #920]
  411954:	mov	w1, w21
  411958:	add	x0, sp, #0x7a
  41195c:	blr	x2
  411960:	str	w0, [x19, #96]
  411964:	ldr	x2, [x20, #920]
  411968:	mov	w1, w21
  41196c:	add	x0, sp, #0x7c
  411970:	blr	x2
  411974:	str	w0, [x19, #100]
  411978:	ldr	x2, [x20, #920]
  41197c:	mov	w1, w21
  411980:	add	x0, sp, #0x7e
  411984:	blr	x2
  411988:	ldr	x23, [sp, #48]
  41198c:	str	w0, [x19, #104]
  411990:	ldr	x0, [x19, #56]
  411994:	mov	w20, #0x1                   	// #1
  411998:	cbz	x0, 4119cc <ferror@plt+0xfc8c>
  41199c:	ldr	w0, [x22, #1184]
  4119a0:	cbz	w0, 411afc <ferror@plt+0xfdbc>
  4119a4:	mov	w1, w20
  4119a8:	mov	x0, x19
  4119ac:	bl	4111b8 <ferror@plt+0xf478>
  4119b0:	mov	w0, w20
  4119b4:	ldp	x19, x20, [sp, #16]
  4119b8:	ldp	x21, x22, [sp, #32]
  4119bc:	ldp	x29, x30, [sp], #128
  4119c0:	ret
  4119c4:	ldr	x23, [sp, #48]
  4119c8:	mov	w20, #0x0                   	// #0
  4119cc:	mov	w0, w20
  4119d0:	ldp	x19, x20, [sp, #16]
  4119d4:	ldp	x21, x22, [sp, #32]
  4119d8:	ldp	x29, x30, [sp], #128
  4119dc:	ret
  4119e0:	ldr	x2, [x20, #920]
  4119e4:	mov	w1, #0x2                   	// #2
  4119e8:	mov	x0, x21
  4119ec:	blr	x2
  4119f0:	strh	w0, [x19, #80]
  4119f4:	ldr	x2, [x20, #920]
  4119f8:	mov	w1, #0x2                   	// #2
  4119fc:	add	x0, sp, #0x52
  411a00:	blr	x2
  411a04:	strh	w0, [x19, #82]
  411a08:	ldr	x2, [x20, #920]
  411a0c:	mov	w1, #0x4                   	// #4
  411a10:	add	x0, sp, #0x54
  411a14:	blr	x2
  411a18:	str	x0, [x19, #64]
  411a1c:	ldr	x2, [x20, #920]
  411a20:	mov	w1, #0x4                   	// #4
  411a24:	add	x0, sp, #0x58
  411a28:	blr	x2
  411a2c:	str	x0, [x19, #40]
  411a30:	ldr	x2, [x20, #920]
  411a34:	mov	w1, #0x4                   	// #4
  411a38:	add	x0, sp, #0x5c
  411a3c:	blr	x2
  411a40:	str	x0, [x19, #48]
  411a44:	ldr	x2, [x20, #920]
  411a48:	mov	w1, #0x4                   	// #4
  411a4c:	add	x0, sp, #0x60
  411a50:	blr	x2
  411a54:	str	x0, [x19, #56]
  411a58:	ldr	x2, [x20, #920]
  411a5c:	mov	w1, #0x4                   	// #4
  411a60:	add	x0, sp, #0x64
  411a64:	blr	x2
  411a68:	str	x0, [x19, #72]
  411a6c:	ldr	x2, [x20, #920]
  411a70:	mov	w1, #0x2                   	// #2
  411a74:	add	x0, sp, #0x68
  411a78:	blr	x2
  411a7c:	str	w0, [x19, #84]
  411a80:	ldr	x2, [x20, #920]
  411a84:	mov	w1, #0x2                   	// #2
  411a88:	add	x0, sp, #0x6a
  411a8c:	blr	x2
  411a90:	str	w0, [x19, #88]
  411a94:	ldr	x2, [x20, #920]
  411a98:	mov	w1, #0x2                   	// #2
  411a9c:	add	x0, sp, #0x6c
  411aa0:	blr	x2
  411aa4:	str	w0, [x19, #92]
  411aa8:	ldr	x2, [x20, #920]
  411aac:	mov	w1, #0x2                   	// #2
  411ab0:	add	x0, sp, #0x6e
  411ab4:	blr	x2
  411ab8:	str	w0, [x19, #96]
  411abc:	ldr	x2, [x20, #920]
  411ac0:	mov	w1, #0x2                   	// #2
  411ac4:	add	x0, sp, #0x70
  411ac8:	blr	x2
  411acc:	str	w0, [x19, #100]
  411ad0:	ldr	x2, [x20, #920]
  411ad4:	add	x0, sp, #0x72
  411ad8:	mov	w1, #0x2                   	// #2
  411adc:	blr	x2
  411ae0:	str	w0, [x19, #104]
  411ae4:	b	411990 <ferror@plt+0xfc50>
  411ae8:	adrp	x1, 44f000 <ferror@plt+0x4d2c0>
  411aec:	adrp	x0, 44f000 <ferror@plt+0x4d2c0>
  411af0:	add	x1, x1, #0xb50
  411af4:	add	x0, x0, #0x4b8
  411af8:	b	411808 <ferror@plt+0xfac8>
  411afc:	mov	w1, w20
  411b00:	mov	x0, x19
  411b04:	bl	4114d0 <ferror@plt+0xf790>
  411b08:	mov	w0, w20
  411b0c:	ldp	x19, x20, [sp, #16]
  411b10:	ldp	x21, x22, [sp, #32]
  411b14:	ldp	x29, x30, [sp], #128
  411b18:	ret
  411b1c:	nop
  411b20:	stp	x29, x30, [sp, #-128]!
  411b24:	mov	x29, sp
  411b28:	stp	x19, x20, [sp, #16]
  411b2c:	ldr	x20, [x1, #32]
  411b30:	stp	x23, x24, [sp, #48]
  411b34:	str	x2, [sp, #112]
  411b38:	cbz	x20, 411df0 <ferror@plt+0x100b0>
  411b3c:	ldr	x19, [x1, #56]
  411b40:	stp	x21, x22, [sp, #32]
  411b44:	mov	x22, x0
  411b48:	stp	x27, x28, [sp, #80]
  411b4c:	cmp	x19, #0x0
  411b50:	mov	x28, x1
  411b54:	ccmp	x20, x19, #0x0, ne  // ne = any
  411b58:	b.cc	411d80 <ferror@plt+0x10040>  // b.lo, b.ul, b.last
  411b5c:	ldr	x0, [x0, #16]
  411b60:	cmp	x20, x0
  411b64:	b.hi	411e58 <ferror@plt+0x10118>  // b.pmore
  411b68:	udiv	x19, x20, x19
  411b6c:	add	x0, x20, #0x1
  411b70:	cmp	x0, x19, lsl #4
  411b74:	b.cc	411e0c <ferror@plt+0x100cc>  // b.lo, b.ul, b.last
  411b78:	ldr	x21, [x28, #24]
  411b7c:	mov	w2, #0x5                   	// #5
  411b80:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411b84:	mov	x0, #0x0                   	// #0
  411b88:	add	x1, x1, #0xb10
  411b8c:	stp	x25, x26, [sp, #64]
  411b90:	bl	401c70 <dcgettext@plt>
  411b94:	add	x25, x22, #0x8
  411b98:	add	x26, x22, #0x10
  411b9c:	mov	x5, x0
  411ba0:	mov	x2, x21
  411ba4:	mov	x4, x20
  411ba8:	mov	x0, x25
  411bac:	mov	x1, x26
  411bb0:	mov	x3, #0x1                   	// #1
  411bb4:	bl	4103d0 <ferror@plt+0xe690>
  411bb8:	mov	x24, x0
  411bbc:	cbz	x0, 411e9c <ferror@plt+0x1015c>
  411bc0:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  411bc4:	ldr	x27, [x0, #464]
  411bc8:	cbz	x27, 411f28 <ferror@plt+0x101e8>
  411bcc:	adrp	x21, 45a000 <warn@@Base+0xa640>
  411bd0:	mov	x20, #0xcccccccccccccccc    	// #-3689348814741910324
  411bd4:	add	x21, x21, #0xb18
  411bd8:	adrp	x0, 45a000 <warn@@Base+0xa640>
  411bdc:	mov	x23, #0x0                   	// #0
  411be0:	add	x0, x0, #0xb68
  411be4:	movk	x20, #0xcccd
  411be8:	str	x0, [sp, #120]
  411bec:	nop
  411bf0:	ldr	x2, [x22, #112]
  411bf4:	ldr	x3, [x27]
  411bf8:	sub	x2, x28, x2
  411bfc:	asr	x2, x2, #4
  411c00:	ldr	w1, [x3, #40]
  411c04:	mul	x2, x2, x20
  411c08:	cmp	x1, x2
  411c0c:	b.ne	411c80 <ferror@plt+0xff40>  // b.any
  411c10:	mov	x1, x21
  411c14:	mov	w2, #0x5                   	// #5
  411c18:	mov	x0, #0x0                   	// #0
  411c1c:	cbz	x23, 411c34 <ferror@plt+0xfef4>
  411c20:	bl	401c70 <dcgettext@plt>
  411c24:	bl	44f3e8 <error@@Base>
  411c28:	mov	x0, x23
  411c2c:	bl	401bc0 <free@plt>
  411c30:	ldr	x3, [x27]
  411c34:	mov	w2, #0x5                   	// #5
  411c38:	ldp	x23, x4, [x3, #24]
  411c3c:	mov	x0, #0x0                   	// #0
  411c40:	ldr	x1, [sp, #120]
  411c44:	str	x4, [sp, #104]
  411c48:	bl	401c70 <dcgettext@plt>
  411c4c:	mov	x5, x0
  411c50:	ldr	x4, [sp, #104]
  411c54:	mov	x2, x23
  411c58:	mov	x1, x26
  411c5c:	mov	x0, x25
  411c60:	mov	x3, #0x1                   	// #1
  411c64:	bl	4103d0 <ferror@plt+0xe690>
  411c68:	mov	x23, x0
  411c6c:	cbz	x0, 411f30 <ferror@plt+0x101f0>
  411c70:	ldr	x0, [x27]
  411c74:	ldr	x0, [x0, #32]
  411c78:	cmp	x19, x0, lsr #2
  411c7c:	b.hi	411ea8 <ferror@plt+0x10168>  // b.pmore
  411c80:	ldr	x27, [x27, #8]
  411c84:	cbnz	x27, 411bf0 <ferror@plt+0xfeb0>
  411c88:	mov	x0, x19
  411c8c:	mov	x1, #0x20                  	// #32
  411c90:	bl	44e9c0 <ferror@plt+0x4cc80>
  411c94:	str	x0, [sp, #104]
  411c98:	cbz	x0, 411f08 <ferror@plt+0x101c8>
  411c9c:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  411ca0:	mov	x20, x0
  411ca4:	add	x22, x22, #0x398
  411ca8:	mov	w25, #0x0                   	// #0
  411cac:	mov	x26, #0x0                   	// #0
  411cb0:	mov	w27, #0xffff                	// #65535
  411cb4:	mov	w28, #0xfeff                	// #65279
  411cb8:	b	411d00 <ferror@plt+0xffc0>
  411cbc:	cmp	w0, w28
  411cc0:	ldr	x3, [x22]
  411cc4:	b.hi	411de4 <ferror@plt+0x100a4>  // b.pmore
  411cc8:	mov	w1, #0x1                   	// #1
  411ccc:	add	x0, x21, #0xc
  411cd0:	add	w26, w25, w1
  411cd4:	blr	x3
  411cd8:	strb	w0, [x20, #24]
  411cdc:	mov	w1, #0x1                   	// #1
  411ce0:	add	x0, x21, #0xd
  411ce4:	mov	x25, x26
  411ce8:	ldr	x2, [x22]
  411cec:	add	x20, x20, #0x20
  411cf0:	blr	x2
  411cf4:	sturb	w0, [x20, #-7]
  411cf8:	cmp	x19, w26, uxtw
  411cfc:	b.ls	411f48 <ferror@plt+0x10208>  // b.plast
  411d00:	ldr	x2, [x22]
  411d04:	add	x21, x24, x26, lsl #4
  411d08:	mov	w1, #0x4                   	// #4
  411d0c:	mov	x0, x21
  411d10:	blr	x2
  411d14:	ldr	x2, [x22]
  411d18:	str	x0, [x20, #16]
  411d1c:	mov	w1, #0x4                   	// #4
  411d20:	add	x0, x21, #0x4
  411d24:	blr	x2
  411d28:	ldr	x2, [x22]
  411d2c:	str	x0, [x20]
  411d30:	mov	w1, #0x4                   	// #4
  411d34:	add	x0, x21, #0x8
  411d38:	blr	x2
  411d3c:	ldr	x2, [x22]
  411d40:	str	x0, [x20, #8]
  411d44:	mov	w1, #0x2                   	// #2
  411d48:	add	x0, x21, #0xe
  411d4c:	blr	x2
  411d50:	str	w0, [x20, #28]
  411d54:	mov	x2, x0
  411d58:	cmp	w0, w27
  411d5c:	b.ne	411cbc <ferror@plt+0xff7c>  // b.any
  411d60:	add	x0, x23, x26, lsl #2
  411d64:	mov	w1, #0x4                   	// #4
  411d68:	ldr	x3, [x22]
  411d6c:	cbz	x23, 411de4 <ferror@plt+0x100a4>
  411d70:	blr	x3
  411d74:	ldr	x3, [x22]
  411d78:	str	w0, [x20, #28]
  411d7c:	b	411cc8 <ferror@plt+0xff88>
  411d80:	mov	w2, #0x5                   	// #5
  411d84:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411d88:	mov	x0, #0x0                   	// #0
  411d8c:	add	x1, x1, #0xa68
  411d90:	bl	401c70 <dcgettext@plt>
  411d94:	mov	x19, x0
  411d98:	mov	x2, x28
  411d9c:	add	x1, x22, #0x88
  411da0:	add	x0, x22, #0x80
  411da4:	bl	404c18 <ferror@plt+0x2ed8>
  411da8:	ldr	x2, [x28, #56]
  411dac:	mov	x1, x0
  411db0:	mov	x24, #0x0                   	// #0
  411db4:	mov	x0, x19
  411db8:	mov	x19, #0x0                   	// #0
  411dbc:	bl	44f3e8 <error@@Base>
  411dc0:	ldr	x0, [sp, #112]
  411dc4:	ldp	x21, x22, [sp, #32]
  411dc8:	ldp	x27, x28, [sp, #80]
  411dcc:	str	x19, [x0]
  411dd0:	mov	x0, x24
  411dd4:	ldp	x19, x20, [sp, #16]
  411dd8:	ldp	x23, x24, [sp, #48]
  411ddc:	ldp	x29, x30, [sp], #128
  411de0:	ret
  411de4:	sub	w2, w2, #0x10, lsl #12
  411de8:	str	w2, [x20, #28]
  411dec:	b	411cc8 <ferror@plt+0xff88>
  411df0:	str	xzr, [x2]
  411df4:	mov	x24, #0x0                   	// #0
  411df8:	mov	x0, x24
  411dfc:	ldp	x19, x20, [sp, #16]
  411e00:	ldp	x23, x24, [sp, #48]
  411e04:	ldp	x29, x30, [sp], #128
  411e08:	ret
  411e0c:	mov	w2, #0x5                   	// #5
  411e10:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411e14:	mov	x0, #0x0                   	// #0
  411e18:	add	x1, x1, #0xac8
  411e1c:	bl	401c70 <dcgettext@plt>
  411e20:	mov	x19, x0
  411e24:	mov	x2, x28
  411e28:	add	x1, x22, #0x88
  411e2c:	add	x0, x22, #0x80
  411e30:	mov	x24, #0x0                   	// #0
  411e34:	ldr	x20, [x28, #32]
  411e38:	bl	404c18 <ferror@plt+0x2ed8>
  411e3c:	ldr	x3, [x28, #56]
  411e40:	mov	x2, x0
  411e44:	mov	x1, x20
  411e48:	mov	x0, x19
  411e4c:	mov	x19, #0x0                   	// #0
  411e50:	bl	44f3e8 <error@@Base>
  411e54:	b	411dc0 <ferror@plt+0x10080>
  411e58:	mov	w2, #0x5                   	// #5
  411e5c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411e60:	mov	x0, #0x0                   	// #0
  411e64:	add	x1, x1, #0xa98
  411e68:	bl	401c70 <dcgettext@plt>
  411e6c:	mov	x19, x0
  411e70:	mov	x2, x28
  411e74:	add	x1, x22, #0x88
  411e78:	add	x0, x22, #0x80
  411e7c:	bl	404c18 <ferror@plt+0x2ed8>
  411e80:	ldr	x2, [x28, #32]
  411e84:	mov	x1, x0
  411e88:	mov	x24, #0x0                   	// #0
  411e8c:	mov	x0, x19
  411e90:	mov	x19, #0x0                   	// #0
  411e94:	bl	44f3e8 <error@@Base>
  411e98:	b	411dc0 <ferror@plt+0x10080>
  411e9c:	mov	x19, #0x0                   	// #0
  411ea0:	ldp	x25, x26, [sp, #64]
  411ea4:	b	411dc0 <ferror@plt+0x10080>
  411ea8:	mov	w2, #0x5                   	// #5
  411eac:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411eb0:	mov	x0, #0x0                   	// #0
  411eb4:	add	x1, x1, #0xb88
  411eb8:	bl	401c70 <dcgettext@plt>
  411ebc:	mov	x20, x0
  411ec0:	ldr	x2, [x27]
  411ec4:	add	x1, x22, #0x88
  411ec8:	add	x0, x22, #0x80
  411ecc:	mov	x19, #0x0                   	// #0
  411ed0:	bl	404c18 <ferror@plt+0x2ed8>
  411ed4:	mov	x1, x0
  411ed8:	ldr	x2, [x27]
  411edc:	mov	x0, x20
  411ee0:	ldr	x3, [x28, #32]
  411ee4:	ldr	x2, [x2, #32]
  411ee8:	bl	44f3e8 <error@@Base>
  411eec:	mov	x0, x23
  411ef0:	bl	401bc0 <free@plt>
  411ef4:	mov	x0, x24
  411ef8:	mov	x24, #0x0                   	// #0
  411efc:	bl	401bc0 <free@plt>
  411f00:	ldp	x25, x26, [sp, #64]
  411f04:	b	411dc0 <ferror@plt+0x10080>
  411f08:	mov	w2, #0x5                   	// #5
  411f0c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411f10:	add	x1, x1, #0xbc8
  411f14:	bl	401c70 <dcgettext@plt>
  411f18:	mov	x1, x19
  411f1c:	mov	x19, #0x0                   	// #0
  411f20:	bl	44f3e8 <error@@Base>
  411f24:	b	411eec <ferror@plt+0x101ac>
  411f28:	mov	x23, #0x0                   	// #0
  411f2c:	b	411c88 <ferror@plt+0xff48>
  411f30:	mov	x0, x24
  411f34:	mov	x19, #0x0                   	// #0
  411f38:	bl	401bc0 <free@plt>
  411f3c:	mov	x24, #0x0                   	// #0
  411f40:	ldp	x25, x26, [sp, #64]
  411f44:	b	411dc0 <ferror@plt+0x10080>
  411f48:	mov	x0, x23
  411f4c:	bl	401bc0 <free@plt>
  411f50:	mov	x0, x24
  411f54:	ldr	x24, [sp, #104]
  411f58:	bl	401bc0 <free@plt>
  411f5c:	ldp	x25, x26, [sp, #64]
  411f60:	b	411dc0 <ferror@plt+0x10080>
  411f64:	nop
  411f68:	stp	x29, x30, [sp, #-128]!
  411f6c:	mov	x29, sp
  411f70:	stp	x21, x22, [sp, #32]
  411f74:	ldr	x21, [x1, #32]
  411f78:	str	x2, [sp, #112]
  411f7c:	cbz	x21, 41223c <ferror@plt+0x104fc>
  411f80:	stp	x19, x20, [sp, #16]
  411f84:	ldr	x19, [x1, #56]
  411f88:	stp	x23, x24, [sp, #48]
  411f8c:	mov	x23, x0
  411f90:	stp	x27, x28, [sp, #80]
  411f94:	cmp	x19, #0x0
  411f98:	mov	x28, x1
  411f9c:	ccmp	x21, x19, #0x0, ne  // ne = any
  411fa0:	b.cc	4121cc <ferror@plt+0x1048c>  // b.lo, b.ul, b.last
  411fa4:	ldr	x0, [x0, #16]
  411fa8:	cmp	x21, x0
  411fac:	b.hi	41229c <ferror@plt+0x1055c>  // b.pmore
  411fb0:	udiv	x19, x21, x19
  411fb4:	add	x0, x21, #0x1
  411fb8:	add	x1, x19, x19, lsl #1
  411fbc:	cmp	x0, x1, lsl #3
  411fc0:	b.cc	412250 <ferror@plt+0x10510>  // b.lo, b.ul, b.last
  411fc4:	ldr	x22, [x28, #24]
  411fc8:	mov	w2, #0x5                   	// #5
  411fcc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  411fd0:	mov	x0, #0x0                   	// #0
  411fd4:	add	x1, x1, #0xb10
  411fd8:	stp	x25, x26, [sp, #64]
  411fdc:	bl	401c70 <dcgettext@plt>
  411fe0:	add	x25, x23, #0x8
  411fe4:	add	x26, x23, #0x10
  411fe8:	mov	x5, x0
  411fec:	mov	x4, x21
  411ff0:	mov	x2, x22
  411ff4:	mov	x0, x25
  411ff8:	mov	x1, x26
  411ffc:	mov	x3, #0x1                   	// #1
  412000:	bl	4103d0 <ferror@plt+0xe690>
  412004:	mov	x21, x0
  412008:	cbz	x0, 4122e0 <ferror@plt+0x105a0>
  41200c:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  412010:	ldr	x27, [x0, #464]
  412014:	cbz	x27, 41236c <ferror@plt+0x1062c>
  412018:	adrp	x24, 45a000 <warn@@Base+0xa640>
  41201c:	mov	x22, #0xcccccccccccccccc    	// #-3689348814741910324
  412020:	add	x24, x24, #0xb68
  412024:	adrp	x0, 45a000 <warn@@Base+0xa640>
  412028:	mov	x20, #0x0                   	// #0
  41202c:	add	x0, x0, #0xb18
  412030:	movk	x22, #0xcccd
  412034:	str	x0, [sp, #120]
  412038:	ldr	x3, [x23, #112]
  41203c:	ldr	x5, [x27]
  412040:	sub	x3, x28, x3
  412044:	asr	x3, x3, #4
  412048:	ldr	w0, [x5, #40]
  41204c:	mul	x3, x3, x22
  412050:	cmp	x0, x3
  412054:	b.ne	4120c8 <ferror@plt+0x10388>  // b.any
  412058:	mov	w2, #0x5                   	// #5
  41205c:	mov	x0, #0x0                   	// #0
  412060:	ldr	x1, [sp, #120]
  412064:	cbz	x20, 41207c <ferror@plt+0x1033c>
  412068:	bl	401c70 <dcgettext@plt>
  41206c:	bl	44f3e8 <error@@Base>
  412070:	mov	x0, x20
  412074:	bl	401bc0 <free@plt>
  412078:	ldr	x5, [x27]
  41207c:	mov	x1, x24
  412080:	ldp	x20, x4, [x5, #24]
  412084:	mov	w2, #0x5                   	// #5
  412088:	mov	x0, #0x0                   	// #0
  41208c:	str	x4, [sp, #104]
  412090:	bl	401c70 <dcgettext@plt>
  412094:	mov	x5, x0
  412098:	ldr	x4, [sp, #104]
  41209c:	mov	x2, x20
  4120a0:	mov	x1, x26
  4120a4:	mov	x0, x25
  4120a8:	mov	x3, #0x1                   	// #1
  4120ac:	bl	4103d0 <ferror@plt+0xe690>
  4120b0:	mov	x20, x0
  4120b4:	cbz	x0, 412374 <ferror@plt+0x10634>
  4120b8:	ldr	x0, [x27]
  4120bc:	ldr	x0, [x0, #32]
  4120c0:	cmp	x19, x0, lsr #2
  4120c4:	b.hi	4122ec <ferror@plt+0x105ac>  // b.pmore
  4120c8:	ldr	x27, [x27, #8]
  4120cc:	cbnz	x27, 412038 <ferror@plt+0x102f8>
  4120d0:	mov	x0, x19
  4120d4:	mov	x1, #0x20                  	// #32
  4120d8:	bl	44e9c0 <ferror@plt+0x4cc80>
  4120dc:	mov	x28, x0
  4120e0:	cbz	x0, 41234c <ferror@plt+0x1060c>
  4120e4:	adrp	x24, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4120e8:	mov	x23, x0
  4120ec:	add	x24, x24, #0x398
  4120f0:	mov	w25, #0x0                   	// #0
  4120f4:	mov	x26, #0x0                   	// #0
  4120f8:	mov	w27, #0xffff                	// #65535
  4120fc:	b	412144 <ferror@plt+0x10404>
  412100:	cmp	w2, w0
  412104:	ldr	x3, [x24]
  412108:	b.hi	412230 <ferror@plt+0x104f0>  // b.pmore
  41210c:	mov	w1, #0x8                   	// #8
  412110:	add	x0, x22, #0x8
  412114:	blr	x3
  412118:	add	w26, w25, #0x1
  41211c:	ldr	x2, [x24]
  412120:	str	x0, [x23]
  412124:	mov	w1, #0x8                   	// #8
  412128:	add	x0, x22, #0x10
  41212c:	mov	x25, x26
  412130:	add	x23, x23, #0x20
  412134:	blr	x2
  412138:	stur	x0, [x23, #-24]
  41213c:	cmp	x19, w26, uxtw
  412140:	b.ls	41238c <ferror@plt+0x1064c>  // b.plast
  412144:	ldr	x2, [x24]
  412148:	add	x22, x26, x26, lsl #1
  41214c:	mov	w1, #0x4                   	// #4
  412150:	add	x22, x21, x22, lsl #3
  412154:	mov	x0, x22
  412158:	blr	x2
  41215c:	ldr	x2, [x24]
  412160:	str	x0, [x23, #16]
  412164:	mov	w1, #0x1                   	// #1
  412168:	add	x0, x22, #0x4
  41216c:	blr	x2
  412170:	strb	w0, [x23, #24]
  412174:	mov	w1, #0x1                   	// #1
  412178:	add	x0, x22, #0x5
  41217c:	ldr	x2, [x24]
  412180:	blr	x2
  412184:	strb	w0, [x23, #25]
  412188:	mov	w1, #0x2                   	// #2
  41218c:	add	x0, x22, #0x6
  412190:	ldr	x2, [x24]
  412194:	blr	x2
  412198:	mov	x2, x0
  41219c:	str	w2, [x23, #28]
  4121a0:	cmp	w0, w27
  4121a4:	mov	w0, #0xfeff                	// #65279
  4121a8:	b.ne	412100 <ferror@plt+0x103c0>  // b.any
  4121ac:	add	x0, x20, x26, lsl #2
  4121b0:	mov	w1, #0x4                   	// #4
  4121b4:	ldr	x3, [x24]
  4121b8:	cbz	x20, 412230 <ferror@plt+0x104f0>
  4121bc:	blr	x3
  4121c0:	ldr	x3, [x24]
  4121c4:	str	w0, [x23, #28]
  4121c8:	b	41210c <ferror@plt+0x103cc>
  4121cc:	mov	w2, #0x5                   	// #5
  4121d0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4121d4:	mov	x0, #0x0                   	// #0
  4121d8:	add	x1, x1, #0xa68
  4121dc:	bl	401c70 <dcgettext@plt>
  4121e0:	mov	x19, x0
  4121e4:	mov	x2, x28
  4121e8:	add	x1, x23, #0x88
  4121ec:	add	x0, x23, #0x80
  4121f0:	bl	404c18 <ferror@plt+0x2ed8>
  4121f4:	ldr	x2, [x28, #56]
  4121f8:	mov	x1, x0
  4121fc:	mov	x21, #0x0                   	// #0
  412200:	mov	x0, x19
  412204:	mov	x19, #0x0                   	// #0
  412208:	bl	44f3e8 <error@@Base>
  41220c:	ldr	x0, [sp, #112]
  412210:	ldp	x23, x24, [sp, #48]
  412214:	ldp	x27, x28, [sp, #80]
  412218:	str	x19, [x0]
  41221c:	mov	x0, x21
  412220:	ldp	x19, x20, [sp, #16]
  412224:	ldp	x21, x22, [sp, #32]
  412228:	ldp	x29, x30, [sp], #128
  41222c:	ret
  412230:	sub	w2, w2, #0x10, lsl #12
  412234:	str	w2, [x23, #28]
  412238:	b	41210c <ferror@plt+0x103cc>
  41223c:	str	xzr, [x2]
  412240:	mov	x0, x21
  412244:	ldp	x21, x22, [sp, #32]
  412248:	ldp	x29, x30, [sp], #128
  41224c:	ret
  412250:	mov	w2, #0x5                   	// #5
  412254:	adrp	x1, 45a000 <warn@@Base+0xa640>
  412258:	mov	x0, #0x0                   	// #0
  41225c:	add	x1, x1, #0xac8
  412260:	bl	401c70 <dcgettext@plt>
  412264:	mov	x19, x0
  412268:	mov	x2, x28
  41226c:	add	x1, x23, #0x88
  412270:	add	x0, x23, #0x80
  412274:	mov	x21, #0x0                   	// #0
  412278:	ldr	x22, [x28, #32]
  41227c:	bl	404c18 <ferror@plt+0x2ed8>
  412280:	ldr	x3, [x28, #56]
  412284:	mov	x2, x0
  412288:	mov	x1, x22
  41228c:	mov	x0, x19
  412290:	mov	x19, #0x0                   	// #0
  412294:	bl	44f3e8 <error@@Base>
  412298:	b	41220c <ferror@plt+0x104cc>
  41229c:	mov	w2, #0x5                   	// #5
  4122a0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4122a4:	mov	x0, #0x0                   	// #0
  4122a8:	add	x1, x1, #0xa98
  4122ac:	bl	401c70 <dcgettext@plt>
  4122b0:	mov	x19, x0
  4122b4:	mov	x2, x28
  4122b8:	add	x1, x23, #0x88
  4122bc:	add	x0, x23, #0x80
  4122c0:	bl	404c18 <ferror@plt+0x2ed8>
  4122c4:	ldr	x2, [x28, #32]
  4122c8:	mov	x1, x0
  4122cc:	mov	x21, #0x0                   	// #0
  4122d0:	mov	x0, x19
  4122d4:	mov	x19, #0x0                   	// #0
  4122d8:	bl	44f3e8 <error@@Base>
  4122dc:	b	41220c <ferror@plt+0x104cc>
  4122e0:	mov	x19, #0x0                   	// #0
  4122e4:	ldp	x25, x26, [sp, #64]
  4122e8:	b	41220c <ferror@plt+0x104cc>
  4122ec:	mov	w2, #0x5                   	// #5
  4122f0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4122f4:	mov	x0, #0x0                   	// #0
  4122f8:	add	x1, x1, #0xb88
  4122fc:	bl	401c70 <dcgettext@plt>
  412300:	mov	x22, x0
  412304:	ldr	x2, [x27]
  412308:	add	x1, x23, #0x88
  41230c:	add	x0, x23, #0x80
  412310:	mov	x19, #0x0                   	// #0
  412314:	bl	404c18 <ferror@plt+0x2ed8>
  412318:	mov	x1, x0
  41231c:	ldr	x2, [x27]
  412320:	mov	x0, x22
  412324:	ldr	x3, [x28, #32]
  412328:	ldr	x2, [x2, #32]
  41232c:	bl	44f3e8 <error@@Base>
  412330:	mov	x0, x20
  412334:	bl	401bc0 <free@plt>
  412338:	mov	x0, x21
  41233c:	mov	x21, #0x0                   	// #0
  412340:	bl	401bc0 <free@plt>
  412344:	ldp	x25, x26, [sp, #64]
  412348:	b	41220c <ferror@plt+0x104cc>
  41234c:	mov	w2, #0x5                   	// #5
  412350:	adrp	x1, 45a000 <warn@@Base+0xa640>
  412354:	add	x1, x1, #0xbc8
  412358:	bl	401c70 <dcgettext@plt>
  41235c:	mov	x1, x19
  412360:	mov	x19, #0x0                   	// #0
  412364:	bl	44f3e8 <error@@Base>
  412368:	b	412330 <ferror@plt+0x105f0>
  41236c:	mov	x20, #0x0                   	// #0
  412370:	b	4120d0 <ferror@plt+0x10390>
  412374:	mov	x0, x21
  412378:	mov	x19, #0x0                   	// #0
  41237c:	bl	401bc0 <free@plt>
  412380:	mov	x21, #0x0                   	// #0
  412384:	ldp	x25, x26, [sp, #64]
  412388:	b	41220c <ferror@plt+0x104cc>
  41238c:	mov	x0, x20
  412390:	bl	401bc0 <free@plt>
  412394:	mov	x0, x21
  412398:	mov	x21, x28
  41239c:	bl	401bc0 <free@plt>
  4123a0:	ldp	x25, x26, [sp, #64]
  4123a4:	b	41220c <ferror@plt+0x104cc>
  4123a8:	stp	x29, x30, [sp, #-208]!
  4123ac:	mov	x29, sp
  4123b0:	stp	x19, x20, [sp, #16]
  4123b4:	mov	x20, x1
  4123b8:	mov	x19, x4
  4123bc:	stp	x21, x22, [sp, #32]
  4123c0:	mov	x22, x3
  4123c4:	stp	x23, x24, [sp, #48]
  4123c8:	mov	x23, x5
  4123cc:	stp	x27, x28, [sp, #80]
  4123d0:	mov	x27, x0
  4123d4:	str	x2, [sp, #104]
  4123d8:	cbz	x4, 4123e4 <ferror@plt+0x106a4>
  4123dc:	str	xzr, [x4]
  4123e0:	str	xzr, [x5]
  4123e4:	ldrh	w0, [x27, #80]
  4123e8:	cmp	w0, #0x1
  4123ec:	b.ne	4125ac <ferror@plt+0x1086c>  // b.any
  4123f0:	ldr	w8, [x27, #100]
  4123f4:	mov	w7, #0x50                  	// #80
  4123f8:	ldr	x4, [x27, #112]
  4123fc:	umaddl	x0, w8, w7, x4
  412400:	cmp	x4, x0
  412404:	b.cs	4125ac <ferror@plt+0x1086c>  // b.hs, b.nlast
  412408:	mov	x21, x4
  41240c:	stp	x25, x26, [sp, #64]
  412410:	b	412420 <ferror@plt+0x106e0>
  412414:	add	x21, x21, #0x50
  412418:	cmp	x21, x0
  41241c:	b.cs	4125a8 <ferror@plt+0x10868>  // b.hs, b.nlast
  412420:	ldr	w25, [x21, #4]
  412424:	cmp	w25, #0x4
  412428:	ccmp	w25, #0x9, #0x4, ne  // ne = any
  41242c:	b.ne	412414 <ferror@plt+0x106d4>  // b.any
  412430:	ldr	w1, [x21, #44]
  412434:	cmp	w1, w8
  412438:	b.cs	412414 <ferror@plt+0x106d4>  // b.hs, b.nlast
  41243c:	umaddl	x1, w1, w7, x4
  412440:	cmp	x20, x1
  412444:	b.ne	412414 <ferror@plt+0x106d4>  // b.any
  412448:	ldr	x2, [x21, #32]
  41244c:	cbz	x2, 412414 <ferror@plt+0x106d4>
  412450:	ldr	w1, [x21, #40]
  412454:	cmp	w1, w8
  412458:	b.cs	412414 <ferror@plt+0x106d4>  // b.hs, b.nlast
  41245c:	umaddl	x26, w1, w7, x4
  412460:	ldr	w0, [x26, #4]
  412464:	cmp	w0, #0x2
  412468:	cset	w24, ne  // ne = any
  41246c:	cmp	w0, #0xb
  412470:	csel	w0, w24, wzr, ne  // ne = any
  412474:	str	w0, [sp, #160]
  412478:	cbnz	w0, 4125dc <ferror@plt+0x1089c>
  41247c:	add	x4, sp, #0xb8
  412480:	add	x3, sp, #0xc0
  412484:	mov	x0, x27
  412488:	cmp	w25, #0x4
  41248c:	ldr	x1, [x21, #24]
  412490:	b.eq	4125d4 <ferror@plt+0x10894>  // b.none
  412494:	bl	410a48 <ferror@plt+0xed08>
  412498:	cbz	w0, 4125dc <ferror@plt+0x1089c>
  41249c:	ldrh	w0, [x27, #82]
  4124a0:	cmp	w0, #0x2a
  4124a4:	b.eq	4124b4 <ferror@plt+0x10774>  // b.none
  4124a8:	cmp	w25, #0x4
  4124ac:	cset	w0, eq  // eq = none
  4124b0:	str	w0, [sp, #160]
  4124b4:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4124b8:	mov	x1, x26
  4124bc:	add	x2, sp, #0xc8
  4124c0:	ldr	w0, [x0, #1184]
  4124c4:	cbz	w0, 413004 <ferror@plt+0x112c4>
  4124c8:	mov	x0, x27
  4124cc:	bl	411b20 <ferror@plt+0xfde0>
  4124d0:	str	x0, [sp, #120]
  4124d4:	ldp	x2, x11, [sp, #184]
  4124d8:	lsl	x12, x2, #1
  4124dc:	add	x0, x12, x2
  4124e0:	add	x0, x11, x0, lsl #3
  4124e4:	cmp	x11, x0
  4124e8:	b.cs	412734 <ferror@plt+0x109f4>  // b.hs, b.nlast
  4124ec:	ldr	x0, [sp, #104]
  4124f0:	adrp	x10, 4ac000 <warn@@Base+0x5c640>
  4124f4:	adrp	x9, 475000 <warn@@Base+0x25640>
  4124f8:	adrp	x8, 474000 <warn@@Base+0x24640>
  4124fc:	add	x0, x0, x22
  412500:	add	x28, x10, #0x4a0
  412504:	add	x24, x8, #0xf24
  412508:	mov	x25, x11
  41250c:	add	x22, x9, #0x300
  412510:	str	x0, [sp, #112]
  412514:	add	x0, x27, #0x52
  412518:	str	x0, [sp, #168]
  41251c:	nop
  412520:	ldr	w3, [x28]
  412524:	ldr	x1, [x25, #8]
  412528:	ldrh	w4, [x27, #82]
  41252c:	mov	w0, w1
  412530:	ldr	x13, [sp, #200]
  412534:	cbnz	w3, 412bc4 <ferror@plt+0x10e84>
  412538:	cmp	w4, #0x8
  41253c:	b.eq	4125c8 <ferror@plt+0x10888>  // b.none
  412540:	mov	w3, w1
  412544:	cmp	w4, #0x2b
  412548:	b.eq	4125c8 <ferror@plt+0x10888>  // b.none
  41254c:	lsr	x26, x1, #32
  412550:	cmp	w4, #0xc5
  412554:	b.eq	412bd8 <ferror@plt+0x10e98>  // b.none
  412558:	b.hi	4125fc <ferror@plt+0x108bc>  // b.pmore
  41255c:	cmp	w4, #0x59
  412560:	b.eq	412614 <ferror@plt+0x108d4>  // b.none
  412564:	cmp	w4, #0x69
  412568:	b.ne	4126e8 <ferror@plt+0x109a8>  // b.any
  41256c:	cmp	w0, #0x9
  412570:	b.eq	4128f4 <ferror@plt+0x10bb4>  // b.none
  412574:	cmp	w0, #0x9
  412578:	b.ls	4128d8 <ferror@plt+0x10b98>  // b.plast
  41257c:	cmp	w0, #0xf
  412580:	b.eq	412e24 <ferror@plt+0x110e4>  // b.none
  412584:	cmp	w0, #0x15
  412588:	b.ne	412dec <ferror@plt+0x110ac>  // b.any
  41258c:	cmp	x13, x26
  412590:	b.ls	413210 <ferror@plt+0x114d0>  // b.plast
  412594:	ldr	x0, [sp, #120]
  412598:	lsl	x12, x2, #1
  41259c:	add	x1, x0, x26, lsl #5
  4125a0:	str	x1, [x28, #3384]
  4125a4:	b	412720 <ferror@plt+0x109e0>
  4125a8:	ldp	x25, x26, [sp, #64]
  4125ac:	mov	w0, #0x1                   	// #1
  4125b0:	ldp	x19, x20, [sp, #16]
  4125b4:	ldp	x21, x22, [sp, #32]
  4125b8:	ldp	x23, x24, [sp, #48]
  4125bc:	ldp	x27, x28, [sp, #80]
  4125c0:	ldp	x29, x30, [sp], #208
  4125c4:	ret
  4125c8:	and	w3, w1, #0xff
  4125cc:	mov	w0, w3
  4125d0:	b	41254c <ferror@plt+0x1080c>
  4125d4:	bl	410770 <ferror@plt+0xea30>
  4125d8:	cbnz	w0, 41249c <ferror@plt+0x1075c>
  4125dc:	mov	w0, #0x0                   	// #0
  4125e0:	ldp	x19, x20, [sp, #16]
  4125e4:	ldp	x21, x22, [sp, #32]
  4125e8:	ldp	x23, x24, [sp, #48]
  4125ec:	ldp	x25, x26, [sp, #64]
  4125f0:	ldp	x27, x28, [sp, #80]
  4125f4:	ldp	x29, x30, [sp], #208
  4125f8:	ret
  4125fc:	mov	w1, #0x1059                	// #4185
  412600:	cmp	w4, w1
  412604:	b.eq	413180 <ferror@plt+0x11440>  // b.none
  412608:	mov	w1, #0xbeef                	// #48879
  41260c:	cmp	w4, w1
  412610:	b.ne	412a80 <ferror@plt+0x10d40>  // b.any
  412614:	cmp	w0, #0x21
  412618:	b.eq	413014 <ferror@plt+0x112d4>  // b.none
  41261c:	b.hi	4126ac <ferror@plt+0x1096c>  // b.pmore
  412620:	sub	w1, w0, #0x1
  412624:	cmp	w1, #0x1
  412628:	b.hi	4126b4 <ferror@plt+0x10974>  // b.pmore
  41262c:	ldr	x11, [x28, #3392]
  412630:	cbz	x11, 4126e0 <ferror@plt+0x109a0>
  412634:	cmp	w0, #0x1
  412638:	b.eq	413728 <ferror@plt+0x119e8>  // b.none
  41263c:	mov	x3, #0x2                   	// #2
  412640:	mov	w2, w3
  412644:	cmp	x13, x26
  412648:	b.ls	413734 <ferror@plt+0x119f4>  // b.plast
  41264c:	ldr	x1, [x25]
  412650:	tbnz	x1, #63, 4133fc <ferror@plt+0x116bc>
  412654:	ldp	x4, x5, [sp, #104]
  412658:	add	x0, x4, x1
  41265c:	cmp	x5, x0
  412660:	b.ls	4133fc <ferror@plt+0x116bc>  // b.plast
  412664:	add	x1, x1, x3
  412668:	add	x1, x4, x1
  41266c:	cmp	x5, x1
  412670:	b.cc	4133fc <ferror@plt+0x116bc>  // b.lo, b.ul, b.last
  412674:	ldr	x5, [sp, #120]
  412678:	lsl	x26, x26, #5
  41267c:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  412680:	ldr	x1, [x11]
  412684:	ldr	x4, [x3, #928]
  412688:	ldr	x11, [x5, x26]
  41268c:	ldr	x3, [x25, #16]
  412690:	sub	x1, x3, x1
  412694:	add	x1, x1, x11
  412698:	blr	x4
  41269c:	ldp	x2, x11, [sp, #184]
  4126a0:	str	xzr, [x28, #3392]
  4126a4:	lsl	x12, x2, #1
  4126a8:	b	412720 <ferror@plt+0x109e0>
  4126ac:	cmp	w0, #0x22
  4126b0:	b.eq	412720 <ferror@plt+0x109e0>  // b.none
  4126b4:	ldr	x0, [x28, #3392]
  4126b8:	cbz	x0, 4126e0 <ferror@plt+0x109a0>
  4126bc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4126c0:	add	x1, x1, #0xd80
  4126c4:	str	w3, [sp, #128]
  4126c8:	mov	w2, #0x5                   	// #5
  4126cc:	mov	x0, #0x0                   	// #0
  4126d0:	bl	401c70 <dcgettext@plt>
  4126d4:	bl	44f3e8 <error@@Base>
  4126d8:	ldrh	w4, [x27, #82]
  4126dc:	ldr	w3, [sp, #128]
  4126e0:	cmp	w4, #0xf3
  4126e4:	b.hi	412a88 <ferror@plt+0x10d48>  // b.pmore
  4126e8:	cmp	w4, #0x1
  4126ec:	b.ls	412d04 <ferror@plt+0x10fc4>  // b.plast
  4126f0:	sub	w1, w4, #0x2
  4126f4:	cmp	w1, #0xf1
  4126f8:	b.hi	4128b0 <ferror@plt+0x10b70>  // b.pmore
  4126fc:	ldrh	w0, [x24, w1, uxtw #1]
  412700:	adr	x2, 41270c <ferror@plt+0x109cc>
  412704:	add	x0, x2, w0, sxth #2
  412708:	br	x0
  41270c:	tst	w3, #0xfffffeff
  412710:	b.ne	413094 <ferror@plt+0x11354>  // b.any
  412714:	nop
  412718:	ldp	x2, x11, [sp, #184]
  41271c:	lsl	x12, x2, #1
  412720:	add	x0, x12, x2
  412724:	add	x25, x25, #0x18
  412728:	add	x0, x11, x0, lsl #3
  41272c:	cmp	x25, x0
  412730:	b.cc	412520 <ferror@plt+0x107e0>  // b.lo, b.ul, b.last
  412734:	ldr	x0, [sp, #120]
  412738:	bl	401bc0 <free@plt>
  41273c:	ldrh	w0, [x27, #82]
  412740:	cmp	w0, #0xc5
  412744:	b.eq	413340 <ferror@plt+0x11600>  // b.none
  412748:	b.hi	412ea0 <ferror@plt+0x11160>  // b.pmore
  41274c:	cmp	w0, #0x59
  412750:	b.eq	412eb8 <ferror@plt+0x11178>  // b.none
  412754:	cmp	w0, #0x69
  412758:	b.ne	412768 <ferror@plt+0x10a28>  // b.any
  41275c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  412760:	add	x27, x0, #0x4a0
  412764:	str	xzr, [x27, #3384]
  412768:	ldr	x0, [sp, #192]
  41276c:	cbz	x19, 413354 <ferror@plt+0x11614>
  412770:	str	x0, [x19]
  412774:	ldr	x0, [sp, #184]
  412778:	str	x0, [x23]
  41277c:	mov	w0, #0x1                   	// #1
  412780:	ldp	x19, x20, [sp, #16]
  412784:	ldp	x21, x22, [sp, #32]
  412788:	ldp	x23, x24, [sp, #48]
  41278c:	ldp	x25, x26, [sp, #64]
  412790:	ldp	x27, x28, [sp, #80]
  412794:	ldp	x29, x30, [sp], #208
  412798:	ret
  41279c:	cmp	w3, #0x3
  4127a0:	b.eq	412718 <ferror@plt+0x109d8>  // b.none
  4127a4:	cmp	w3, #0x2
  4127a8:	mov	w4, #0xae                  	// #174
  4127ac:	cset	w0, eq  // eq = none
  4127b0:	cbnz	w0, 412878 <ferror@plt+0x10b38>
  4127b4:	mov	w1, w3
  4127b8:	mov	w0, w4
  4127bc:	str	w3, [sp, #128]
  4127c0:	bl	404998 <ferror@plt+0x2c58>
  4127c4:	ldr	w3, [sp, #128]
  4127c8:	cbnz	w0, 412878 <ferror@plt+0x10b38>
  4127cc:	cmp	w4, #0x3e
  4127d0:	b.eq	412ee0 <ferror@plt+0x111a0>  // b.none
  4127d4:	b.hi	412a20 <ferror@plt+0x10ce0>  // b.pmore
  4127d8:	cmp	w4, #0x15
  4127dc:	b.eq	413754 <ferror@plt+0x11a14>  // b.none
  4127e0:	b.ls	41292c <ferror@plt+0x10bec>  // b.plast
  4127e4:	cmp	w4, #0x32
  4127e8:	b.eq	4130e0 <ferror@plt+0x113a0>  // b.none
  4127ec:	b.ls	412918 <ferror@plt+0x10bd8>  // b.plast
  4127f0:	mov	w1, w3
  4127f4:	mov	w0, w4
  4127f8:	str	w3, [sp, #128]
  4127fc:	bl	404b10 <ferror@plt+0x2dd0>
  412800:	ldr	w3, [sp, #128]
  412804:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  412808:	cmp	w4, #0xde
  41280c:	b.eq	4137ac <ferror@plt+0x11a6c>  // b.none
  412810:	b.ls	413538 <ferror@plt+0x117f8>  // b.plast
  412814:	mov	w0, #0xdead                	// #57005
  412818:	cmp	w4, w0
  41281c:	b.ne	413598 <ferror@plt+0x11858>  // b.any
  412820:	cmp	w3, #0x4
  412824:	b.eq	413918 <ferror@plt+0x11bd8>  // b.none
  412828:	cmp	w3, #0x2
  41282c:	cset	w0, eq  // eq = none
  412830:	cbnz	w0, 413564 <ferror@plt+0x11824>
  412834:	cmp	w4, #0xdc
  412838:	b.ne	4137f8 <ferror@plt+0x11ab8>  // b.any
  41283c:	cmp	w3, #0x1
  412840:	b.ne	4135dc <ferror@plt+0x1189c>  // b.any
  412844:	mov	w2, #0x1                   	// #1
  412848:	mov	x1, #0x1                   	// #1
  41284c:	mov	w0, #0x0                   	// #0
  412850:	str	wzr, [sp, #128]
  412854:	b	412968 <ferror@plt+0x10c28>
  412858:	cmp	w3, #0x0
  41285c:	sub	w0, w3, #0xcc
  412860:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  412864:	b.ls	412718 <ferror@plt+0x109d8>  // b.plast
  412868:	cmp	w3, #0x14
  41286c:	mov	w4, #0xa7                  	// #167
  412870:	cset	w0, eq  // eq = none
  412874:	cbz	w0, 4127b4 <ferror@plt+0x10a74>
  412878:	mov	w2, #0x4                   	// #4
  41287c:	mov	x1, #0x4                   	// #4
  412880:	mov	w0, #0x0                   	// #0
  412884:	str	wzr, [sp, #128]
  412888:	b	412968 <ferror@plt+0x10c28>
  41288c:	cmp	w3, #0x0
  412890:	sub	w0, w3, #0x41
  412894:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  412898:	b.ls	412718 <ferror@plt+0x109d8>  // b.plast
  41289c:	cmp	w3, #0xb
  4128a0:	mov	w4, #0x90                  	// #144
  4128a4:	cset	w0, eq  // eq = none
  4128a8:	b	4127b0 <ferror@plt+0x10a70>
  4128ac:	cbz	w3, 412718 <ferror@plt+0x109d8>
  4128b0:	cmp	w4, #0x1
  4128b4:	b.ls	412d04 <ferror@plt+0x10fc4>  // b.plast
  4128b8:	cmp	w1, #0xfa
  4128bc:	b.hi	412d04 <ferror@plt+0x10fc4>  // b.pmore
  4128c0:	adrp	x2, 475000 <warn@@Base+0x25640>
  4128c4:	add	x2, x2, #0x108
  4128c8:	ldrh	w0, [x2, w1, uxtw #1]
  4128cc:	adr	x1, 4128d8 <ferror@plt+0x10b98>
  4128d0:	add	x0, x1, w0, sxth #2
  4128d4:	br	x0
  4128d8:	cmp	w0, #0x3
  4128dc:	b.eq	41324c <ferror@plt+0x1150c>  // b.none
  4128e0:	b.ls	412e14 <ferror@plt+0x110d4>  // b.plast
  4128e4:	cmp	w0, #0x5
  4128e8:	b.ne	41331c <ferror@plt+0x115dc>  // b.any
  4128ec:	cmp	w4, #0x69
  4128f0:	b.ne	413188 <ferror@plt+0x11448>  // b.any
  4128f4:	ldrb	w1, [x27, #72]
  4128f8:	cmp	x1, #0x2d
  4128fc:	b.eq	412908 <ferror@plt+0x10bc8>  // b.none
  412900:	ldrb	w1, [x27, #31]
  412904:	cbnz	w1, 412e40 <ferror@plt+0x11100>
  412908:	mov	w4, #0x69                  	// #105
  41290c:	cmp	w3, #0x1
  412910:	cset	w0, eq  // eq = none
  412914:	b	4127b0 <ferror@plt+0x10a70>
  412918:	cmp	w4, #0x16
  41291c:	b.eq	412a4c <ferror@plt+0x10d0c>  // b.none
  412920:	cmp	w4, #0x2b
  412924:	b.eq	412940 <ferror@plt+0x10c00>  // b.none
  412928:	b	4127f0 <ferror@plt+0x10ab0>
  41292c:	cmp	w4, #0xf
  412930:	b.eq	413784 <ferror@plt+0x11a44>  // b.none
  412934:	b.ls	412ef0 <ferror@plt+0x111b0>  // b.plast
  412938:	cmp	w4, #0x12
  41293c:	b.ne	4127f0 <ferror@plt+0x10ab0>  // b.any
  412940:	cmp	w3, #0x20
  412944:	mov	w0, #0x36                  	// #54
  412948:	ccmp	w3, w0, #0x4, ne  // ne = any
  41294c:	cset	w0, eq  // eq = none
  412950:	cbz	w0, 4127f0 <ferror@plt+0x10ab0>
  412954:	nop
  412958:	mov	w2, #0x8                   	// #8
  41295c:	mov	x1, #0x8                   	// #8
  412960:	mov	w0, #0x0                   	// #0
  412964:	str	wzr, [sp, #128]
  412968:	ldr	x11, [x25]
  41296c:	ldr	x4, [sp, #104]
  412970:	adds	x12, x4, x11
  412974:	ldr	x4, [sp, #112]
  412978:	ccmp	x4, x12, #0x0, cc  // cc = lo, ul, last
  41297c:	b.ls	412e50 <ferror@plt+0x11110>  // b.plast
  412980:	add	x1, x12, x1
  412984:	cmp	x4, x1
  412988:	b.cc	412e50 <ferror@plt+0x11110>  // b.lo, b.ul, b.last
  41298c:	ldr	x1, [x25, #8]
  412990:	ldr	w13, [x28]
  412994:	ldr	x4, [sp, #200]
  412998:	cmp	w13, #0x0
  41299c:	lsr	x26, x1, #8
  4129a0:	lsr	x1, x1, #32
  4129a4:	csel	x26, x1, x26, eq  // eq = none
  4129a8:	cmp	x4, x26
  4129ac:	b.ls	4132d0 <ferror@plt+0x11590>  // b.plast
  4129b0:	ldr	x1, [sp, #120]
  4129b4:	add	x4, x1, x26, lsl #5
  4129b8:	cmp	x1, x4
  4129bc:	b.eq	4129d8 <ferror@plt+0x10c98>  // b.none
  4129c0:	ldrb	w1, [x4, #24]
  4129c4:	and	w13, w1, #0xf
  4129c8:	cmp	w13, #0x5
  4129cc:	b.eq	4129d8 <ferror@plt+0x10c98>  // b.none
  4129d0:	tst	w1, #0xc
  4129d4:	b.ne	413430 <ferror@plt+0x116f0>  // b.any
  4129d8:	ldr	w1, [sp, #160]
  4129dc:	ldrh	w13, [x27, #82]
  4129e0:	cbz	w1, 412f10 <ferror@plt+0x111d0>
  4129e4:	cmp	w13, #0x5e
  4129e8:	ldr	x26, [x25, #16]
  4129ec:	b.eq	413144 <ferror@plt+0x11404>  // b.none
  4129f0:	sub	w1, w13, #0x5b
  4129f4:	mov	w11, #0xfff7                	// #65527
  4129f8:	tst	w1, w11
  4129fc:	ccmp	w3, #0x1, #0x0, eq  // eq = none
  412a00:	b.eq	413334 <ferror@plt+0x115f4>  // b.none
  412a04:	cmp	w13, #0x56
  412a08:	mov	w1, #0x7676                	// #30326
  412a0c:	ccmp	w13, w1, #0x4, ne  // ne = any
  412a10:	ccmp	w3, #0xc, #0x0, eq  // eq = none
  412a14:	b.eq	413334 <ferror@plt+0x115f4>  // b.none
  412a18:	cbnz	w0, 412f14 <ferror@plt+0x111d4>
  412a1c:	b	412f60 <ferror@plt+0x11220>
  412a20:	cmp	w4, #0xf3
  412a24:	b.eq	413774 <ferror@plt+0x11a34>  // b.none
  412a28:	b.ls	412a5c <ferror@plt+0x10d1c>  // b.plast
  412a2c:	cmp	w3, #0x2
  412a30:	mov	w1, #0x9026                	// #36902
  412a34:	cset	w0, eq  // eq = none
  412a38:	cmp	w4, w1
  412a3c:	b.eq	412950 <ferror@plt+0x10c10>  // b.none
  412a40:	mov	w0, #0xa390                	// #41872
  412a44:	cmp	w4, w0
  412a48:	b.ne	41392c <ferror@plt+0x11bec>  // b.any
  412a4c:	cmp	w3, #0x16
  412a50:	cset	w0, eq  // eq = none
  412a54:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  412a58:	b	4127f0 <ferror@plt+0x10ab0>
  412a5c:	cmp	w4, #0xb7
  412a60:	b.eq	413764 <ferror@plt+0x11a24>  // b.none
  412a64:	b.ls	412ed0 <ferror@plt+0x11190>  // b.plast
  412a68:	cmp	w3, #0x1
  412a6c:	cset	w0, eq  // eq = none
  412a70:	cmp	w4, #0xbf
  412a74:	b.ne	4127f0 <ferror@plt+0x10ab0>  // b.any
  412a78:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  412a7c:	b	4127f0 <ferror@plt+0x10ab0>
  412a80:	cmp	w4, #0xf3
  412a84:	b.ls	4126f0 <ferror@plt+0x109b0>  // b.plast
  412a88:	mov	w0, #0x9026                	// #36902
  412a8c:	cmp	w4, w0
  412a90:	b.eq	4139d8 <ferror@plt+0x11c98>  // b.none
  412a94:	b.ls	412ab8 <ferror@plt+0x10d78>  // b.plast
  412a98:	mov	w0, #0xabc7                	// #43975
  412a9c:	cmp	w4, w0
  412aa0:	b.ne	412ad8 <ferror@plt+0x10d98>  // b.any
  412aa4:	cmp	w3, #0x0
  412aa8:	sub	w0, w3, #0x11
  412aac:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  412ab0:	b.ls	412718 <ferror@plt+0x109d8>  // b.plast
  412ab4:	b	41290c <ferror@plt+0x10bcc>
  412ab8:	mov	w0, #0x1057                	// #4183
  412abc:	cmp	w4, w0
  412ac0:	b.ne	412b28 <ferror@plt+0x10de8>  // b.any
  412ac4:	cmp	w3, #0x0
  412ac8:	sub	w0, w3, #0x1e
  412acc:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  412ad0:	b.ls	412718 <ferror@plt+0x109d8>  // b.plast
  412ad4:	b	41290c <ferror@plt+0x10bcc>
  412ad8:	mov	w0, #0xfebb                	// #65211
  412adc:	cmp	w4, w0
  412ae0:	b.eq	413950 <ferror@plt+0x11c10>  // b.none
  412ae4:	mov	w0, #0xa390                	// #41872
  412ae8:	cmp	w4, w0
  412aec:	b.eq	412ec8 <ferror@plt+0x11188>  // b.none
  412af0:	mov	w0, #0xbeef                	// #48879
  412af4:	cmp	w4, w0
  412af8:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412afc:	b.ls	412cdc <ferror@plt+0x10f9c>  // b.plast
  412b00:	mov	w0, #0xfeb0                	// #65200
  412b04:	cmp	w4, w0
  412b08:	b.eq	412c90 <ferror@plt+0x10f50>  // b.none
  412b0c:	b.ls	412cb8 <ferror@plt+0x10f78>  // b.plast
  412b10:	mov	w0, #0xfeba                	// #65210
  412b14:	cmp	w4, w0
  412b18:	b.ne	412c9c <ferror@plt+0x10f5c>  // b.any
  412b1c:	cmp	w3, #0x2
  412b20:	cset	w0, eq  // eq = none
  412b24:	b	4127b0 <ferror@plt+0x10a70>
  412b28:	mov	w0, #0x1056                	// #4182
  412b2c:	cmp	w4, w0
  412b30:	b.hi	412b44 <ferror@plt+0x10e04>  // b.pmore
  412b34:	cmp	w4, #0xfc
  412b38:	b.hi	412b68 <ferror@plt+0x10e28>  // b.pmore
  412b3c:	sub	w1, w4, #0x2
  412b40:	b	4128b8 <ferror@plt+0x10b78>
  412b44:	mov	w0, #0x4157                	// #16727
  412b48:	cmp	w4, w0
  412b4c:	b.eq	4137cc <ferror@plt+0x11a8c>  // b.none
  412b50:	mov	w0, #0x4688                	// #18056
  412b54:	cmp	w4, w0
  412b58:	b.eq	413948 <ferror@plt+0x11c08>  // b.none
  412b5c:	mov	w0, #0x1223                	// #4643
  412b60:	cmp	w4, w0
  412b64:	b.eq	4137e0 <ferror@plt+0x11aa0>  // b.none
  412b68:	mov	w0, #0x7676                	// #30326
  412b6c:	cmp	w4, w0
  412b70:	b.eq	413030 <ferror@plt+0x112f0>  // b.none
  412b74:	b.hi	412af0 <ferror@plt+0x10db0>  // b.pmore
  412b78:	mov	w0, #0x4157                	// #16727
  412b7c:	cmp	w4, w0
  412b80:	b.eq	4137d0 <ferror@plt+0x11a90>  // b.none
  412b84:	b.ls	412c60 <ferror@plt+0x10f20>  // b.plast
  412b88:	mov	w0, #0x5441                	// #21569
  412b8c:	cmp	w4, w0
  412b90:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412b94:	b.ls	412c38 <ferror@plt+0x10ef8>  // b.plast
  412b98:	cmp	w3, #0x3
  412b9c:	mov	w1, #0x5aa5                	// #23205
  412ba0:	cset	w0, eq  // eq = none
  412ba4:	cmp	w4, w1
  412ba8:	b.eq	4127b0 <ferror@plt+0x10a70>  // b.none
  412bac:	mov	w0, #0x7650                	// #30288
  412bb0:	cmp	w4, w0
  412bb4:	b.ne	412d04 <ferror@plt+0x10fc4>  // b.any
  412bb8:	cmp	w3, #0x6
  412bbc:	cset	w0, eq  // eq = none
  412bc0:	b	4127b0 <ferror@plt+0x10a70>
  412bc4:	and	w0, w1, #0xff
  412bc8:	lsr	x26, x1, #8
  412bcc:	mov	w3, w0
  412bd0:	cmp	w4, #0xc5
  412bd4:	b.ne	412558 <ferror@plt+0x10818>  // b.any
  412bd8:	cmp	w0, #0x80
  412bdc:	b.eq	4132a0 <ferror@plt+0x11560>  // b.none
  412be0:	b.hi	412dc4 <ferror@plt+0x11084>  // b.pmore
  412be4:	cmp	w0, #0x41
  412be8:	b.eq	413260 <ferror@plt+0x11520>  // b.none
  412bec:	cmp	w0, #0x43
  412bf0:	mov	w1, #0xc3                  	// #195
  412bf4:	b.ne	4128c0 <ferror@plt+0x10b80>  // b.any
  412bf8:	ldr	x1, [x25]
  412bfc:	tbnz	x1, #63, 412d98 <ferror@plt+0x11058>
  412c00:	ldp	x2, x3, [sp, #104]
  412c04:	add	x0, x2, x1
  412c08:	cmp	x3, x0
  412c0c:	b.ls	412d98 <ferror@plt+0x11058>  // b.plast
  412c10:	add	x1, x1, #0x2
  412c14:	add	x1, x2, x1
  412c18:	cmp	x3, x1
  412c1c:	b.cc	412d98 <ferror@plt+0x11058>  // b.lo, b.ul, b.last
  412c20:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  412c24:	mov	w2, #0x2                   	// #2
  412c28:	ldr	x1, [x28, #3416]
  412c2c:	ldr	x3, [x3, #928]
  412c30:	blr	x3
  412c34:	b	412db4 <ferror@plt+0x11074>
  412c38:	mov	w0, #0x4688                	// #18056
  412c3c:	cmp	w4, w0
  412c40:	b.eq	412c90 <ferror@plt+0x10f50>  // b.none
  412c44:	mov	w0, #0x4def                	// #19951
  412c48:	cmp	w4, w0
  412c4c:	b.ne	412d04 <ferror@plt+0x10fc4>  // b.any
  412c50:	sub	w0, w3, #0x6
  412c54:	cmp	w0, #0x1
  412c58:	cset	w0, ls  // ls = plast
  412c5c:	b	4127b0 <ferror@plt+0x10a70>
  412c60:	mov	w0, #0x1223                	// #4643
  412c64:	cmp	w4, w0
  412c68:	b.eq	4137e8 <ferror@plt+0x11aa8>  // b.none
  412c6c:	b.ls	412d44 <ferror@plt+0x11004>  // b.plast
  412c70:	cmp	w3, #0x2
  412c74:	mov	w1, #0x2530                	// #9520
  412c78:	cset	w0, eq  // eq = none
  412c7c:	cmp	w4, w1
  412c80:	b.eq	4127b0 <ferror@plt+0x10a70>  // b.none
  412c84:	mov	w0, #0x3330                	// #13104
  412c88:	cmp	w4, w0
  412c8c:	b.ne	412d04 <ferror@plt+0x10fc4>  // b.any
  412c90:	cmp	w3, #0x3
  412c94:	cset	w0, eq  // eq = none
  412c98:	b	4127b0 <ferror@plt+0x10a70>
  412c9c:	mov	w0, #0xfebb                	// #65211
  412ca0:	cmp	w4, w0
  412ca4:	b.ne	412d04 <ferror@plt+0x10fc4>  // b.any
  412ca8:	cmp	w3, #0x1
  412cac:	mov	w4, #0xfebb                	// #65211
  412cb0:	cset	w0, eq  // eq = none
  412cb4:	b	4127b0 <ferror@plt+0x10a70>
  412cb8:	mov	w0, #0xdead                	// #57005
  412cbc:	cmp	w4, w0
  412cc0:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412cc4:	mov	w0, #0xf00d                	// #61453
  412cc8:	cmp	w4, w0
  412ccc:	b.ne	412d04 <ferror@plt+0x10fc4>  // b.any
  412cd0:	cmp	w3, #0x4
  412cd4:	cset	w0, eq  // eq = none
  412cd8:	b	4127b0 <ferror@plt+0x10a70>
  412cdc:	mov	w0, #0xa390                	// #41872
  412ce0:	cmp	w4, w0
  412ce4:	b.eq	412cd0 <ferror@plt+0x10f90>  // b.none
  412ce8:	b.ls	412d60 <ferror@plt+0x11020>  // b.plast
  412cec:	mov	w0, #0xabc7                	// #43975
  412cf0:	cmp	w4, w0
  412cf4:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412cf8:	mov	w0, #0xad45                	// #44357
  412cfc:	cmp	w4, w0
  412d00:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412d04:	ldr	w0, [x28, #3424]
  412d08:	cmp	w4, w0
  412d0c:	b.eq	412d3c <ferror@plt+0x10ffc>  // b.none
  412d10:	mov	w2, #0x5                   	// #5
  412d14:	adrp	x1, 45a000 <warn@@Base+0xa640>
  412d18:	mov	x0, #0x0                   	// #0
  412d1c:	add	x1, x1, #0xe30
  412d20:	str	w3, [sp, #128]
  412d24:	bl	401c70 <dcgettext@plt>
  412d28:	ldrh	w1, [x27, #82]
  412d2c:	bl	44f3e8 <error@@Base>
  412d30:	ldrh	w4, [x27, #82]
  412d34:	ldr	w3, [sp, #128]
  412d38:	mov	w0, w4
  412d3c:	str	w0, [x28, #3424]
  412d40:	b	4127b4 <ferror@plt+0x10a74>
  412d44:	mov	w0, #0x1057                	// #4183
  412d48:	cmp	w4, w0
  412d4c:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412d50:	mov	w0, #0x1059                	// #4185
  412d54:	cmp	w4, w0
  412d58:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412d5c:	b	412d04 <ferror@plt+0x10fc4>
  412d60:	mov	w0, #0x9026                	// #36902
  412d64:	cmp	w4, w0
  412d68:	b.ne	412d7c <ferror@plt+0x1103c>  // b.any
  412d6c:	cmp	w3, #0x1
  412d70:	mov	w4, #0x9026                	// #36902
  412d74:	cset	w0, eq  // eq = none
  412d78:	b	4127b0 <ferror@plt+0x10a70>
  412d7c:	mov	w0, #0x9080                	// #36992
  412d80:	cmp	w4, w0
  412d84:	b.eq	412bb8 <ferror@plt+0x10e78>  // b.none
  412d88:	mov	w0, #0x8217                	// #33303
  412d8c:	cmp	w4, w0
  412d90:	b.eq	412b1c <ferror@plt+0x10ddc>  // b.none
  412d94:	b	412d04 <ferror@plt+0x10fc4>
  412d98:	adrp	x1, 45a000 <warn@@Base+0xa640>
  412d9c:	mov	w2, #0x5                   	// #5
  412da0:	add	x1, x1, #0xdf8
  412da4:	mov	x0, #0x0                   	// #0
  412da8:	bl	401c70 <dcgettext@plt>
  412dac:	ldr	x1, [x25]
  412db0:	bl	44f3e8 <error@@Base>
  412db4:	ldp	x2, x11, [sp, #184]
  412db8:	str	xzr, [x28, #3416]
  412dbc:	lsl	x12, x2, #1
  412dc0:	b	412720 <ferror@plt+0x109e0>
  412dc4:	cmp	w0, #0x83
  412dc8:	b.ne	41303c <ferror@plt+0x112fc>  // b.any
  412dcc:	ldr	x0, [x28, #3400]
  412dd0:	lsl	x12, x2, #1
  412dd4:	ldr	x1, [x28, #3408]
  412dd8:	str	xzr, [x28, #3400]
  412ddc:	str	xzr, [x28, #3408]
  412de0:	sub	x0, x0, x1
  412de4:	str	x0, [x28, #3416]
  412de8:	b	412720 <ferror@plt+0x109e0>
  412dec:	cmp	w0, #0xa
  412df0:	b.ne	41331c <ferror@plt+0x115dc>  // b.any
  412df4:	cmp	w4, #0x69
  412df8:	b.ne	41258c <ferror@plt+0x1084c>  // b.any
  412dfc:	ldrb	w0, [x27, #72]
  412e00:	cmp	x0, #0x2d
  412e04:	b.eq	41290c <ferror@plt+0x10bcc>  // b.none
  412e08:	ldrb	w0, [x27, #31]
  412e0c:	cbz	w0, 412908 <ferror@plt+0x10bc8>
  412e10:	b	41258c <ferror@plt+0x1084c>
  412e14:	cmp	w0, #0x1
  412e18:	b.eq	4133e8 <ferror@plt+0x116a8>  // b.none
  412e1c:	cmp	w0, #0x2
  412e20:	b.ne	41331c <ferror@plt+0x115dc>  // b.any
  412e24:	cmp	w4, #0x69
  412e28:	b.ne	4126e0 <ferror@plt+0x109a0>  // b.any
  412e2c:	ldrb	w1, [x27, #72]
  412e30:	cmp	x1, #0x2d
  412e34:	b.eq	412e40 <ferror@plt+0x11100>  // b.none
  412e38:	ldrb	w1, [x27, #31]
  412e3c:	cbnz	w1, 41290c <ferror@plt+0x10bcc>
  412e40:	ldr	x11, [x28, #3384]
  412e44:	cbnz	x11, 413190 <ferror@plt+0x11450>
  412e48:	mov	w1, #0x67                  	// #103
  412e4c:	b	4128c0 <ferror@plt+0x10b80>
  412e50:	mov	w2, #0x5                   	// #5
  412e54:	adrp	x1, 45a000 <warn@@Base+0xa640>
  412e58:	mov	x0, #0x0                   	// #0
  412e5c:	add	x1, x1, #0xec8
  412e60:	bl	401c70 <dcgettext@plt>
  412e64:	mov	x26, x0
  412e68:	ldr	x3, [x25]
  412e6c:	mov	x2, x20
  412e70:	add	x1, x27, #0x88
  412e74:	add	x0, x27, #0x80
  412e78:	str	x3, [sp, #128]
  412e7c:	bl	404c18 <ferror@plt+0x2ed8>
  412e80:	mov	x2, x0
  412e84:	ldr	x3, [sp, #128]
  412e88:	mov	x0, x26
  412e8c:	mov	x1, x3
  412e90:	bl	44f9c0 <warn@@Base>
  412e94:	ldp	x2, x11, [sp, #184]
  412e98:	lsl	x12, x2, #1
  412e9c:	b	412720 <ferror@plt+0x109e0>
  412ea0:	mov	w1, #0x1059                	// #4185
  412ea4:	cmp	w0, w1
  412ea8:	b.eq	41275c <ferror@plt+0x10a1c>  // b.none
  412eac:	mov	w1, #0xbeef                	// #48879
  412eb0:	cmp	w0, w1
  412eb4:	b.ne	412768 <ferror@plt+0x10a28>  // b.any
  412eb8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  412ebc:	add	x27, x0, #0x4a0
  412ec0:	str	xzr, [x27, #3392]
  412ec4:	b	412768 <ferror@plt+0x10a28>
  412ec8:	cbz	w3, 412718 <ferror@plt+0x109d8>
  412ecc:	b	412cd0 <ferror@plt+0x10f90>
  412ed0:	sub	w0, w4, #0xb4
  412ed4:	and	w0, w0, #0xffff
  412ed8:	cmp	w0, #0x1
  412edc:	b.hi	4133b8 <ferror@plt+0x11678>  // b.pmore
  412ee0:	cmp	w3, #0x1
  412ee4:	cset	w0, eq  // eq = none
  412ee8:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  412eec:	b	4127f0 <ferror@plt+0x10ab0>
  412ef0:	cmp	w4, #0x2
  412ef4:	b.eq	412940 <ferror@plt+0x10c00>  // b.none
  412ef8:	cmp	w4, #0x8
  412efc:	b.ne	4127f0 <ferror@plt+0x10ab0>  // b.any
  412f00:	cmp	w3, #0x12
  412f04:	cset	w0, eq  // eq = none
  412f08:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  412f0c:	b	4127f0 <ferror@plt+0x10ab0>
  412f10:	mov	x26, #0x0                   	// #0
  412f14:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  412f18:	cmp	w3, #0x34
  412f1c:	mov	w1, #0xf3                  	// #243
  412f20:	ccmp	w13, w1, #0x0, eq  // eq = none
  412f24:	ldr	x11, [x0, #920]
  412f28:	b.eq	41337c <ferror@plt+0x1163c>  // b.none
  412f2c:	mov	w1, w2
  412f30:	mov	x0, x12
  412f34:	str	x12, [sp, #136]
  412f38:	str	w2, [sp, #144]
  412f3c:	str	x4, [sp, #152]
  412f40:	str	w3, [sp, #164]
  412f44:	blr	x11
  412f48:	ldrh	w13, [x27, #82]
  412f4c:	add	x26, x26, x0
  412f50:	ldr	w2, [sp, #144]
  412f54:	ldr	w3, [sp, #164]
  412f58:	ldr	x12, [sp, #136]
  412f5c:	ldr	x4, [sp, #152]
  412f60:	mov	w1, w3
  412f64:	mov	w0, w13
  412f68:	str	w3, [sp, #136]
  412f6c:	stp	x12, x4, [sp, #144]
  412f70:	str	w2, [sp, #164]
  412f74:	bl	404998 <ferror@plt+0x2c58>
  412f78:	ldp	x12, x4, [sp, #144]
  412f7c:	ldr	w3, [sp, #136]
  412f80:	ldr	w2, [sp, #164]
  412f84:	ldr	x4, [x4]
  412f88:	cbnz	w0, 412fd8 <ferror@plt+0x11298>
  412f8c:	mov	w1, w3
  412f90:	mov	w0, w13
  412f94:	str	w3, [sp, #136]
  412f98:	str	x12, [sp, #144]
  412f9c:	str	w2, [sp, #152]
  412fa0:	bl	404b10 <ferror@plt+0x2dd0>
  412fa4:	ldr	w3, [sp, #136]
  412fa8:	ldr	w2, [sp, #152]
  412fac:	ldr	x12, [sp, #144]
  412fb0:	cbnz	w0, 412fd8 <ferror@plt+0x11298>
  412fb4:	cmp	w13, #0xf3
  412fb8:	b.eq	4136cc <ferror@plt+0x1198c>  // b.none
  412fbc:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  412fc0:	sub	x1, x26, x4
  412fc4:	ldr	x3, [x0, #928]
  412fc8:	ldr	w0, [sp, #128]
  412fcc:	cbnz	w0, 412ff8 <ferror@plt+0x112b8>
  412fd0:	add	x1, x26, x4
  412fd4:	b	412ff8 <ferror@plt+0x112b8>
  412fd8:	cmp	w13, #0xf
  412fdc:	ldr	x11, [x25]
  412fe0:	b.ne	412fe8 <ferror@plt+0x112a8>  // b.any
  412fe4:	sub	x26, x26, #0x8
  412fe8:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  412fec:	sub	x1, x4, x11
  412ff0:	add	x1, x1, x26
  412ff4:	ldr	x3, [x0, #928]
  412ff8:	mov	x0, x12
  412ffc:	blr	x3
  413000:	b	412718 <ferror@plt+0x109d8>
  413004:	mov	x0, x27
  413008:	bl	411f68 <ferror@plt+0x10228>
  41300c:	str	x0, [sp, #120]
  413010:	b	4124d4 <ferror@plt+0x10794>
  413014:	cmp	x13, x26
  413018:	b.ls	413238 <ferror@plt+0x114f8>  // b.plast
  41301c:	ldr	x0, [sp, #120]
  413020:	lsl	x12, x2, #1
  413024:	add	x1, x0, x26, lsl #5
  413028:	str	x1, [x28, #3392]
  41302c:	b	412720 <ferror@plt+0x109e0>
  413030:	cmp	w3, #0xc
  413034:	cset	w0, eq  // eq = none
  413038:	b	4127b0 <ferror@plt+0x10a70>
  41303c:	cmp	w3, #0x1
  413040:	mov	w4, #0xc5                  	// #197
  413044:	cset	w0, eq  // eq = none
  413048:	b	4127b0 <ferror@plt+0x10a70>
  41304c:	sub	w0, w3, #0x1
  413050:	cmp	w3, #0x29
  413054:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  413058:	cset	w0, ls  // ls = plast
  41305c:	b	4127b0 <ferror@plt+0x10a70>
  413060:	cmp	w3, #0x8
  413064:	cset	w0, eq  // eq = none
  413068:	b	4127b0 <ferror@plt+0x10a70>
  41306c:	cmp	w3, #0x33
  413070:	cset	w0, eq  // eq = none
  413074:	b	4127b0 <ferror@plt+0x10a70>
  413078:	cmp	w3, #0xb
  41307c:	cset	w0, eq  // eq = none
  413080:	b	4127b0 <ferror@plt+0x10a70>
  413084:	cmp	w3, #0x3
  413088:	ccmp	w3, #0x17, #0x4, ne  // ne = any
  41308c:	cset	w0, eq  // eq = none
  413090:	b	4127b0 <ferror@plt+0x10a70>
  413094:	cmp	w3, #0x102
  413098:	mov	w4, #0xb7                  	// #183
  41309c:	ccmp	w3, #0x1, #0x4, ne  // ne = any
  4130a0:	cset	w0, eq  // eq = none
  4130a4:	b	4127b0 <ferror@plt+0x10a70>
  4130a8:	cmp	w3, #0xf
  4130ac:	cset	w0, eq  // eq = none
  4130b0:	b	4127b0 <ferror@plt+0x10a70>
  4130b4:	mov	w0, #0xffffffbe            	// #-66
  4130b8:	and	w0, w3, w0
  4130bc:	cmp	w0, #0x24
  4130c0:	b.eq	412878 <ferror@plt+0x10b38>  // b.none
  4130c4:	mov	w1, w3
  4130c8:	mov	w0, #0x32                  	// #50
  4130cc:	str	w3, [sp, #128]
  4130d0:	bl	404998 <ferror@plt+0x2c58>
  4130d4:	ldr	w3, [sp, #128]
  4130d8:	cbnz	w0, 412878 <ferror@plt+0x10b38>
  4130dc:	nop
  4130e0:	sub	w0, w3, #0x26
  4130e4:	mov	w4, #0x32                  	// #50
  4130e8:	cmp	w0, #0x1
  4130ec:	cset	w0, ls  // ls = plast
  4130f0:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  4130f4:	b	4127f0 <ferror@plt+0x10ab0>
  4130f8:	cmp	w3, #0x12
  4130fc:	cset	w0, eq  // eq = none
  413100:	b	4127b0 <ferror@plt+0x10a70>
  413104:	cmp	w3, #0x22
  413108:	cset	w0, eq  // eq = none
  41310c:	b	4127b0 <ferror@plt+0x10a70>
  413110:	cmp	w3, #0xa
  413114:	cset	w0, eq  // eq = none
  413118:	b	4127b0 <ferror@plt+0x10a70>
  41311c:	cmp	w3, #0x0
  413120:	sub	w0, w3, #0x11
  413124:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  413128:	b.ls	412718 <ferror@plt+0x109d8>  // b.plast
  41312c:	b	4128b0 <ferror@plt+0x10b70>
  413130:	cmp	w3, #0x0
  413134:	sub	w0, w3, #0x1e
  413138:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  41313c:	b.ls	412718 <ferror@plt+0x109d8>  // b.plast
  413140:	b	4128b0 <ferror@plt+0x10b70>
  413144:	cmp	w3, #0x1
  413148:	b.eq	413334 <ferror@plt+0x115f4>  // b.none
  41314c:	cbnz	w0, 413334 <ferror@plt+0x115f4>
  413150:	mov	w1, w3
  413154:	mov	w0, w13
  413158:	str	w3, [sp, #136]
  41315c:	stp	x12, x4, [sp, #144]
  413160:	str	w2, [sp, #164]
  413164:	bl	404998 <ferror@plt+0x2c58>
  413168:	ldp	x12, x4, [sp, #144]
  41316c:	ldr	w3, [sp, #136]
  413170:	ldr	w2, [sp, #164]
  413174:	ldr	x4, [x4]
  413178:	cbz	w0, 412f8c <ferror@plt+0x1124c>
  41317c:	b	412fe8 <ferror@plt+0x112a8>
  413180:	cmp	w0, #0x9
  413184:	b.ne	412574 <ferror@plt+0x10834>  // b.any
  413188:	ldr	x11, [x28, #3384]
  41318c:	cbz	x11, 4126e0 <ferror@plt+0x109a0>
  413190:	mov	x1, #0x4                   	// #4
  413194:	cmp	w0, #0x1
  413198:	mov	w2, w1
  41319c:	b.eq	4131a8 <ferror@plt+0x11468>  // b.none
  4131a0:	mov	x1, #0x2                   	// #2
  4131a4:	mov	w2, w1
  4131a8:	cmp	x13, x26
  4131ac:	b.ls	413578 <ferror@plt+0x11838>  // b.plast
  4131b0:	ldr	x3, [x25]
  4131b4:	tbnz	x3, #63, 41335c <ferror@plt+0x1161c>
  4131b8:	ldp	x4, x5, [sp, #104]
  4131bc:	add	x0, x4, x3
  4131c0:	cmp	x5, x0
  4131c4:	b.ls	41335c <ferror@plt+0x1161c>  // b.plast
  4131c8:	add	x1, x3, x1
  4131cc:	add	x1, x4, x1
  4131d0:	cmp	x5, x1
  4131d4:	b.cc	41335c <ferror@plt+0x1161c>  // b.lo, b.ul, b.last
  4131d8:	ldr	x5, [sp, #120]
  4131dc:	lsl	x26, x26, #5
  4131e0:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4131e4:	ldr	x1, [x11]
  4131e8:	ldr	x4, [x3, #928]
  4131ec:	ldr	x11, [x5, x26]
  4131f0:	ldr	x3, [x25, #16]
  4131f4:	sub	x1, x3, x1
  4131f8:	add	x1, x1, x11
  4131fc:	blr	x4
  413200:	ldp	x2, x11, [sp, #184]
  413204:	str	xzr, [x28, #3384]
  413208:	lsl	x12, x2, #1
  41320c:	b	412720 <ferror@plt+0x109e0>
  413210:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413214:	add	x1, x1, #0xbf0
  413218:	mov	w2, #0x5                   	// #5
  41321c:	mov	x0, #0x0                   	// #0
  413220:	bl	401c70 <dcgettext@plt>
  413224:	mov	x1, x26
  413228:	bl	44f3e8 <error@@Base>
  41322c:	ldp	x2, x11, [sp, #184]
  413230:	lsl	x12, x2, #1
  413234:	b	412720 <ferror@plt+0x109e0>
  413238:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41323c:	mov	w2, #0x5                   	// #5
  413240:	add	x1, x1, #0xcd0
  413244:	mov	x0, #0x0                   	// #0
  413248:	b	413220 <ferror@plt+0x114e0>
  41324c:	ldr	x11, [x28, #3384]
  413250:	mov	x1, #0x2                   	// #2
  413254:	mov	w2, w1
  413258:	cbnz	x11, 4131a8 <ferror@plt+0x11468>
  41325c:	b	4126e0 <ferror@plt+0x109a0>
  413260:	ldr	x1, [x25]
  413264:	tbnz	x1, #63, 412d98 <ferror@plt+0x11058>
  413268:	ldp	x2, x3, [sp, #104]
  41326c:	add	x0, x2, x1
  413270:	cmp	x3, x0
  413274:	b.ls	412d98 <ferror@plt+0x11058>  // b.plast
  413278:	add	x1, x1, #0x4
  41327c:	add	x1, x2, x1
  413280:	cmp	x3, x1
  413284:	b.cc	412d98 <ferror@plt+0x11058>  // b.lo, b.ul, b.last
  413288:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41328c:	mov	w2, #0x4                   	// #4
  413290:	ldr	x1, [x28, #3416]
  413294:	ldr	x3, [x3, #928]
  413298:	blr	x3
  41329c:	b	412db4 <ferror@plt+0x11074>
  4132a0:	ldr	x0, [x28, #3408]
  4132a4:	str	x0, [x28, #3400]
  4132a8:	cmp	x13, x26
  4132ac:	b.ls	41341c <ferror@plt+0x116dc>  // b.plast
  4132b0:	ldr	x0, [sp, #120]
  4132b4:	lsl	x1, x26, #5
  4132b8:	ldr	x3, [x25, #16]
  4132bc:	lsl	x12, x2, #1
  4132c0:	ldr	x0, [x0, x1]
  4132c4:	add	x0, x0, x3
  4132c8:	str	x0, [x28, #3408]
  4132cc:	b	412720 <ferror@plt+0x109e0>
  4132d0:	mov	w2, #0x5                   	// #5
  4132d4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4132d8:	mov	x0, #0x0                   	// #0
  4132dc:	add	x1, x1, #0xf00
  4132e0:	bl	401c70 <dcgettext@plt>
  4132e4:	mov	x3, x0
  4132e8:	mov	x2, x20
  4132ec:	add	x1, x27, #0x88
  4132f0:	add	x0, x27, #0x80
  4132f4:	str	x3, [sp, #128]
  4132f8:	bl	404c18 <ferror@plt+0x2ed8>
  4132fc:	mov	x2, x0
  413300:	ldr	x3, [sp, #128]
  413304:	mov	x1, x26
  413308:	mov	x0, x3
  41330c:	bl	44f9c0 <warn@@Base>
  413310:	ldp	x2, x11, [sp, #184]
  413314:	lsl	x12, x2, #1
  413318:	b	412720 <ferror@plt+0x109e0>
  41331c:	ldr	x0, [x28, #3384]
  413320:	cbz	x0, 4126e0 <ferror@plt+0x109a0>
  413324:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413328:	add	x1, x1, #0xc98
  41332c:	str	w3, [sp, #128]
  413330:	b	4126c8 <ferror@plt+0x10988>
  413334:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  413338:	ldr	x11, [x0, #920]
  41333c:	b	412f2c <ferror@plt+0x111ec>
  413340:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  413344:	add	x27, x0, #0x4a0
  413348:	str	xzr, [x27, #3400]
  41334c:	str	xzr, [x27, #3408]
  413350:	b	412768 <ferror@plt+0x10a28>
  413354:	bl	401bc0 <free@plt>
  413358:	b	41277c <ferror@plt+0x10a3c>
  41335c:	mov	w2, #0x5                   	// #5
  413360:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413364:	mov	x0, #0x0                   	// #0
  413368:	add	x1, x1, #0xc60
  41336c:	bl	401c70 <dcgettext@plt>
  413370:	ldr	x1, [x25]
  413374:	bl	44f3e8 <error@@Base>
  413378:	b	413200 <ferror@plt+0x114c0>
  41337c:	mov	w1, w2
  413380:	mov	x0, x12
  413384:	str	x12, [sp, #136]
  413388:	str	w2, [sp, #144]
  41338c:	str	x4, [sp, #152]
  413390:	str	w3, [sp, #164]
  413394:	blr	x11
  413398:	and	x0, x0, #0x3f
  41339c:	ldrh	w13, [x27, #82]
  4133a0:	ldr	w2, [sp, #144]
  4133a4:	add	x26, x26, x0
  4133a8:	ldr	w3, [sp, #164]
  4133ac:	ldr	x12, [sp, #136]
  4133b0:	ldr	x4, [sp, #152]
  4133b4:	b	412f60 <ferror@plt+0x11220>
  4133b8:	mov	w1, w3
  4133bc:	mov	w0, w4
  4133c0:	str	w3, [sp, #128]
  4133c4:	bl	404b10 <ferror@plt+0x2dd0>
  4133c8:	ldr	w3, [sp, #128]
  4133cc:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  4133d0:	cmp	w4, #0x5a
  4133d4:	b.ne	413958 <ferror@plt+0x11c18>  // b.any
  4133d8:	cmp	w3, #0x4
  4133dc:	b.eq	413918 <ferror@plt+0x11bd8>  // b.none
  4133e0:	mov	w4, #0x5a                  	// #90
  4133e4:	b	412828 <ferror@plt+0x10ae8>
  4133e8:	ldr	x11, [x28, #3384]
  4133ec:	mov	x1, #0x4                   	// #4
  4133f0:	mov	w2, w1
  4133f4:	cbnz	x11, 4131a8 <ferror@plt+0x11468>
  4133f8:	b	4126e0 <ferror@plt+0x109a0>
  4133fc:	mov	w2, #0x5                   	// #5
  413400:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413404:	mov	x0, #0x0                   	// #0
  413408:	add	x1, x1, #0xd48
  41340c:	bl	401c70 <dcgettext@plt>
  413410:	ldr	x1, [x25]
  413414:	bl	44f3e8 <error@@Base>
  413418:	b	41269c <ferror@plt+0x1095c>
  41341c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413420:	mov	w2, #0x5                   	// #5
  413424:	add	x1, x1, #0xdc0
  413428:	mov	x0, #0x0                   	// #0
  41342c:	b	413220 <ferror@plt+0x114e0>
  413430:	mov	w2, #0x5                   	// #5
  413434:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413438:	mov	x0, #0x0                   	// #0
  41343c:	add	x1, x1, #0xf40
  413440:	str	x4, [sp, #128]
  413444:	bl	401c70 <dcgettext@plt>
  413448:	ldr	x4, [sp, #128]
  41344c:	ldrb	w2, [x4, #24]
  413450:	mov	x4, x0
  413454:	and	w2, w2, #0xf
  413458:	cmp	w2, #0x4
  41345c:	b.eq	413850 <ferror@plt+0x11b10>  // b.none
  413460:	b.hi	4134cc <ferror@plt+0x1178c>  // b.pmore
  413464:	cmp	w2, #0x2
  413468:	b.eq	413838 <ferror@plt+0x11af8>  // b.none
  41346c:	b.ls	413520 <ferror@plt+0x117e0>  // b.plast
  413470:	adrp	x26, 459000 <warn@@Base+0x9640>
  413474:	cmp	w2, #0x3
  413478:	add	x26, x26, #0x9a0
  41347c:	b.ne	4134e8 <ferror@plt+0x117a8>  // b.any
  413480:	mov	x2, x21
  413484:	add	x1, x27, #0x88
  413488:	add	x0, x27, #0x80
  41348c:	str	x4, [sp, #128]
  413490:	bl	404c18 <ferror@plt+0x2ed8>
  413494:	mov	x2, x0
  413498:	ldr	x3, [sp, #192]
  41349c:	mov	x1, x26
  4134a0:	ldr	x4, [sp, #128]
  4134a4:	sub	x3, x25, x3
  4134a8:	mov	x0, x4
  4134ac:	asr	x3, x3, #3
  4134b0:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4134b4:	movk	x4, #0xaaab
  4134b8:	mul	x3, x3, x4
  4134bc:	bl	44f9c0 <warn@@Base>
  4134c0:	ldp	x2, x11, [sp, #184]
  4134c4:	lsl	x12, x2, #1
  4134c8:	b	412720 <ferror@plt+0x109e0>
  4134cc:	cmp	w2, #0x8
  4134d0:	b.eq	413844 <ferror@plt+0x11b04>  // b.none
  4134d4:	b.ls	413504 <ferror@plt+0x117c4>  // b.plast
  4134d8:	adrp	x26, 459000 <warn@@Base+0x9640>
  4134dc:	cmp	w2, #0x9
  4134e0:	add	x26, x26, #0x9a8
  4134e4:	b.eq	413480 <ferror@plt+0x11740>  // b.none
  4134e8:	ldr	x1, [sp, #168]
  4134ec:	add	x0, x27, #0x1f
  4134f0:	str	x4, [sp, #128]
  4134f4:	bl	404fb8 <ferror@plt+0x3278>
  4134f8:	mov	x26, x0
  4134fc:	ldr	x4, [sp, #128]
  413500:	b	413480 <ferror@plt+0x11740>
  413504:	cmp	w2, #0x5
  413508:	b.eq	4137a0 <ferror@plt+0x11a60>  // b.none
  41350c:	cmp	w2, #0x6
  413510:	b.ne	4134e8 <ferror@plt+0x117a8>  // b.any
  413514:	adrp	x26, 468000 <warn@@Base+0x18640>
  413518:	add	x26, x26, #0x860
  41351c:	b	413480 <ferror@plt+0x11740>
  413520:	cbz	w2, 413794 <ferror@plt+0x11a54>
  413524:	cmp	w2, #0x1
  413528:	b.ne	4134e8 <ferror@plt+0x117a8>  // b.any
  41352c:	adrp	x26, 459000 <warn@@Base+0x9640>
  413530:	add	x26, x26, #0x980
  413534:	b	413480 <ferror@plt+0x11740>
  413538:	cmp	w4, #0x5a
  41353c:	b.eq	4133d8 <ferror@plt+0x11698>  // b.none
  413540:	cmp	w4, #0xdc
  413544:	b.ne	413958 <ferror@plt+0x11c18>  // b.any
  413548:	str	wzr, [sp, #128]
  41354c:	cmp	w3, #0x5
  413550:	mov	w2, #0x3                   	// #3
  413554:	mov	x1, #0x3                   	// #3
  413558:	b.eq	412968 <ferror@plt+0x10c28>  // b.none
  41355c:	cmp	w3, #0x4
  413560:	b.ne	41283c <ferror@plt+0x10afc>  // b.any
  413564:	mov	w2, #0x2                   	// #2
  413568:	mov	x1, #0x2                   	// #2
  41356c:	mov	w0, #0x0                   	// #0
  413570:	str	wzr, [sp, #128]
  413574:	b	412968 <ferror@plt+0x10c28>
  413578:	mov	w2, #0x5                   	// #5
  41357c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413580:	mov	x0, #0x0                   	// #0
  413584:	add	x1, x1, #0xc30
  413588:	bl	401c70 <dcgettext@plt>
  41358c:	mov	x1, x26
  413590:	bl	44f3e8 <error@@Base>
  413594:	b	413200 <ferror@plt+0x114c0>
  413598:	mov	w1, #0x1223                	// #4643
  41359c:	cmp	w4, w1
  4135a0:	b.eq	4138cc <ferror@plt+0x11b8c>  // b.none
  4135a4:	b.ls	413670 <ferror@plt+0x11930>  // b.plast
  4135a8:	mov	w1, #0xbeef                	// #48879
  4135ac:	cmp	w4, w1
  4135b0:	b.eq	412828 <ferror@plt+0x10ae8>  // b.none
  4135b4:	b.ls	41364c <ferror@plt+0x1190c>  // b.plast
  4135b8:	mov	w1, #0xfeb0                	// #65200
  4135bc:	cmp	w4, w1
  4135c0:	b.eq	413664 <ferror@plt+0x11924>  // b.none
  4135c4:	mov	w1, #0xfebb                	// #65211
  4135c8:	cmp	w4, w1
  4135cc:	b.ne	413640 <ferror@plt+0x11900>  // b.any
  4135d0:	cmp	w3, #0x9
  4135d4:	cset	w0, eq  // eq = none
  4135d8:	cbnz	w0, 413564 <ferror@plt+0x11824>
  4135dc:	ldr	w0, [x28, #3428]
  4135e0:	cmp	w0, w3
  4135e4:	b.eq	413630 <ferror@plt+0x118f0>  // b.none
  4135e8:	mov	w2, #0x5                   	// #5
  4135ec:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4135f0:	mov	x0, #0x0                   	// #0
  4135f4:	add	x1, x1, #0xe88
  4135f8:	str	w3, [sp, #128]
  4135fc:	bl	401c70 <dcgettext@plt>
  413600:	mov	x2, x20
  413604:	mov	x26, x0
  413608:	add	x1, x27, #0x88
  41360c:	add	x0, x27, #0x80
  413610:	bl	404c18 <ferror@plt+0x2ed8>
  413614:	mov	x2, x0
  413618:	ldr	w3, [sp, #128]
  41361c:	mov	x0, x26
  413620:	str	w3, [sp, #128]
  413624:	mov	w1, w3
  413628:	bl	44f9c0 <warn@@Base>
  41362c:	ldr	w3, [sp, #128]
  413630:	ldp	x2, x11, [sp, #184]
  413634:	str	w3, [x28, #3428]
  413638:	lsl	x12, x2, #1
  41363c:	b	412720 <ferror@plt+0x109e0>
  413640:	cmp	w4, w0
  413644:	b.eq	412828 <ferror@plt+0x10ae8>  // b.none
  413648:	b	4135dc <ferror@plt+0x1189c>
  41364c:	mov	w0, #0x7650                	// #30288
  413650:	cmp	w4, w0
  413654:	b.eq	413890 <ferror@plt+0x11b50>  // b.none
  413658:	mov	w0, #0x8217                	// #33303
  41365c:	cmp	w4, w0
  413660:	b.ne	4136a0 <ferror@plt+0x11960>  // b.any
  413664:	cmp	w3, #0x1
  413668:	cset	w0, eq  // eq = none
  41366c:	b	412830 <ferror@plt+0x10af0>
  413670:	cmp	w4, #0xf3
  413674:	b.eq	413884 <ferror@plt+0x11b44>  // b.none
  413678:	b.ls	4136c0 <ferror@plt+0x11980>  // b.plast
  41367c:	mov	w0, #0x1057                	// #4183
  413680:	cmp	w4, w0
  413684:	b.eq	41389c <ferror@plt+0x11b5c>  // b.none
  413688:	mov	w0, #0x1059                	// #4185
  41368c:	cmp	w4, w0
  413690:	b.ne	4135dc <ferror@plt+0x1189c>  // b.any
  413694:	cmp	w3, #0x5
  413698:	cset	w0, eq  // eq = none
  41369c:	b	412830 <ferror@plt+0x10af0>
  4136a0:	mov	w0, #0x4688                	// #18056
  4136a4:	cmp	w4, w0
  4136a8:	b.eq	412828 <ferror@plt+0x10ae8>  // b.none
  4136ac:	b	4135dc <ferror@plt+0x1189c>
  4136b0:	cmp	w3, #0x2
  4136b4:	cset	w0, eq  // eq = none
  4136b8:	cmp	w4, #0xdd
  4136bc:	b.eq	4135d8 <ferror@plt+0x11898>  // b.none
  4136c0:	cmp	w4, #0xdc
  4136c4:	b.ne	4135dc <ferror@plt+0x1189c>  // b.any
  4136c8:	b	41355c <ferror@plt+0x1181c>
  4136cc:	sub	w3, w3, #0x34
  4136d0:	cmp	w3, #0x1
  4136d4:	b.hi	412fbc <ferror@plt+0x1127c>  // b.pmore
  4136d8:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4136dc:	ldr	w0, [sp, #128]
  4136e0:	str	x12, [sp, #128]
  4136e4:	ldr	x3, [x1, #920]
  4136e8:	cmp	w0, #0x0
  4136ec:	sub	x0, x26, x4
  4136f0:	add	x26, x26, x4
  4136f4:	mov	w1, w2
  4136f8:	csel	x26, x26, x0, eq  // eq = none
  4136fc:	mov	x0, x12
  413700:	str	w2, [sp, #136]
  413704:	blr	x3
  413708:	and	x26, x26, #0x3f
  41370c:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  413710:	and	x1, x0, #0xc0
  413714:	ldr	w2, [sp, #136]
  413718:	orr	x1, x1, x26
  41371c:	ldr	x3, [x3, #928]
  413720:	ldr	x12, [sp, #128]
  413724:	b	412ff8 <ferror@plt+0x112b8>
  413728:	mov	x3, #0x4                   	// #4
  41372c:	mov	w2, w3
  413730:	b	412644 <ferror@plt+0x10904>
  413734:	mov	w2, #0x5                   	// #5
  413738:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41373c:	mov	x0, #0x0                   	// #0
  413740:	add	x1, x1, #0xd10
  413744:	bl	401c70 <dcgettext@plt>
  413748:	mov	x1, x26
  41374c:	bl	44f3e8 <error@@Base>
  413750:	b	41269c <ferror@plt+0x1095c>
  413754:	cmp	w3, #0x26
  413758:	cset	w0, eq  // eq = none
  41375c:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  413760:	b	4127f0 <ferror@plt+0x10ab0>
  413764:	cmp	w3, #0x101
  413768:	cset	w0, eq  // eq = none
  41376c:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  413770:	b	4127f0 <ferror@plt+0x10ab0>
  413774:	cmp	w3, #0x2
  413778:	cset	w0, eq  // eq = none
  41377c:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  413780:	b	4127f0 <ferror@plt+0x10ab0>
  413784:	cmp	w3, #0x50
  413788:	cset	w0, eq  // eq = none
  41378c:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  413790:	b	4127f0 <ferror@plt+0x10ab0>
  413794:	adrp	x26, 459000 <warn@@Base+0x9640>
  413798:	add	x26, x26, #0x970
  41379c:	b	413480 <ferror@plt+0x11740>
  4137a0:	adrp	x26, 459000 <warn@@Base+0x9640>
  4137a4:	add	x26, x26, #0x998
  4137a8:	b	413480 <ferror@plt+0x11740>
  4137ac:	str	wzr, [sp, #128]
  4137b0:	cmp	w3, #0x5
  4137b4:	mov	w2, #0x3                   	// #3
  4137b8:	mov	x1, #0x3                   	// #3
  4137bc:	b.eq	412968 <ferror@plt+0x10c28>  // b.none
  4137c0:	cmp	w3, #0x2
  4137c4:	cset	w0, eq  // eq = none
  4137c8:	b	4135d8 <ferror@plt+0x11898>
  4137cc:	cbz	w3, 412718 <ferror@plt+0x109d8>
  4137d0:	cmp	w3, #0x1
  4137d4:	mov	w4, #0x4157                	// #16727
  4137d8:	cset	w0, eq  // eq = none
  4137dc:	b	4127b0 <ferror@plt+0x10a70>
  4137e0:	cbz	w3, 412718 <ferror@plt+0x109d8>
  4137e4:	nop
  4137e8:	cmp	w3, #0x3
  4137ec:	mov	w4, #0x1223                	// #4643
  4137f0:	cset	w0, eq  // eq = none
  4137f4:	b	4127b0 <ferror@plt+0x10a70>
  4137f8:	cmp	w4, #0xf3
  4137fc:	b.ne	4135dc <ferror@plt+0x1189c>  // b.any
  413800:	cmp	w3, #0x36
  413804:	b.eq	412844 <ferror@plt+0x10b04>  // b.none
  413808:	cmp	w3, #0x35
  41380c:	b.eq	412844 <ferror@plt+0x10b04>  // b.none
  413810:	and	w0, w3, #0xfffffffb
  413814:	cmp	w0, #0x23
  413818:	b.ne	41385c <ferror@plt+0x11b1c>  // b.any
  41381c:	cmp	w3, #0x27
  413820:	mov	w2, #0x4                   	// #4
  413824:	cset	w0, eq  // eq = none
  413828:	mov	x1, #0x4                   	// #4
  41382c:	str	w0, [sp, #128]
  413830:	mov	w0, #0x1                   	// #1
  413834:	b	412968 <ferror@plt+0x10c28>
  413838:	adrp	x26, 459000 <warn@@Base+0x9640>
  41383c:	add	x26, x26, #0x988
  413840:	b	413480 <ferror@plt+0x11740>
  413844:	adrp	x26, 459000 <warn@@Base+0x9640>
  413848:	add	x26, x26, #0x990
  41384c:	b	413480 <ferror@plt+0x11740>
  413850:	adrp	x26, 459000 <warn@@Base+0x9640>
  413854:	add	x26, x26, #0x978
  413858:	b	413480 <ferror@plt+0x11740>
  41385c:	cmp	w3, #0x28
  413860:	sub	w1, w3, #0x24
  413864:	cset	w2, eq  // eq = none
  413868:	str	w2, [sp, #128]
  41386c:	tst	w1, #0xfffffffb
  413870:	b.ne	4138a8 <ferror@plt+0x11b68>  // b.any
  413874:	mov	w2, #0x8                   	// #8
  413878:	mov	x1, #0x8                   	// #8
  41387c:	mov	w0, #0x1                   	// #1
  413880:	b	412968 <ferror@plt+0x10c28>
  413884:	cmp	w3, #0x37
  413888:	b.ne	413800 <ferror@plt+0x11ac0>  // b.any
  41388c:	b	413564 <ferror@plt+0x11824>
  413890:	cmp	w3, #0x3
  413894:	cset	w0, eq  // eq = none
  413898:	b	412830 <ferror@plt+0x10af0>
  41389c:	cmp	w3, #0x4
  4138a0:	cset	w0, eq  // eq = none
  4138a4:	b	412830 <ferror@plt+0x10af0>
  4138a8:	cmp	w0, #0x22
  4138ac:	b.ne	4138d8 <ferror@plt+0x11b98>  // b.any
  4138b0:	cmp	w3, #0x26
  4138b4:	mov	w2, #0x2                   	// #2
  4138b8:	cset	w0, eq  // eq = none
  4138bc:	mov	x1, #0x2                   	// #2
  4138c0:	str	w0, [sp, #128]
  4138c4:	mov	w0, #0x1                   	// #1
  4138c8:	b	412968 <ferror@plt+0x10c28>
  4138cc:	cmp	w3, #0x5
  4138d0:	cset	w0, eq  // eq = none
  4138d4:	b	4135d8 <ferror@plt+0x11898>
  4138d8:	cmp	w0, #0x21
  4138dc:	b.ne	4138fc <ferror@plt+0x11bbc>  // b.any
  4138e0:	cmp	w3, #0x25
  4138e4:	mov	x1, #0x1                   	// #1
  4138e8:	cset	w0, eq  // eq = none
  4138ec:	mov	w2, #0x1                   	// #1
  4138f0:	str	w0, [sp, #128]
  4138f4:	mov	w0, w1
  4138f8:	b	412968 <ferror@plt+0x10c28>
  4138fc:	cmp	w3, #0x34
  413900:	b.ne	4135dc <ferror@plt+0x1189c>  // b.any
  413904:	mov	w2, #0x1                   	// #1
  413908:	mov	x1, #0x1                   	// #1
  41390c:	mov	w0, w2
  413910:	str	w1, [sp, #128]
  413914:	b	412968 <ferror@plt+0x10c28>
  413918:	mov	w2, #0x3                   	// #3
  41391c:	mov	x1, #0x3                   	// #3
  413920:	mov	w0, #0x0                   	// #0
  413924:	str	wzr, [sp, #128]
  413928:	b	412968 <ferror@plt+0x10c28>
  41392c:	mov	w1, w3
  413930:	mov	w0, w4
  413934:	str	w3, [sp, #128]
  413938:	bl	404b10 <ferror@plt+0x2dd0>
  41393c:	ldr	w3, [sp, #128]
  413940:	cbnz	w0, 412958 <ferror@plt+0x10c18>
  413944:	b	412814 <ferror@plt+0x10ad4>
  413948:	cbnz	w3, 412c90 <ferror@plt+0x10f50>
  41394c:	b	412718 <ferror@plt+0x109d8>
  413950:	cbnz	w3, 412ca8 <ferror@plt+0x10f68>
  413954:	b	412718 <ferror@plt+0x109d8>
  413958:	cmp	w4, #0xc3
  41395c:	b.hi	4136b0 <ferror@plt+0x11970>  // b.pmore
  413960:	cmp	w4, #0x2c
  413964:	b.ls	4135dc <ferror@plt+0x1189c>  // b.plast
  413968:	sub	w1, w4, #0x2d
  41396c:	cmp	w1, #0x96
  413970:	b.hi	4137f8 <ferror@plt+0x11ab8>  // b.pmore
  413974:	ldrh	w0, [x22, w1, uxtw #1]
  413978:	adr	x1, 413984 <ferror@plt+0x11c44>
  41397c:	add	x0, x1, w0, sxth #2
  413980:	br	x0
  413984:	cmp	w3, #0x3
  413988:	cset	w0, eq  // eq = none
  41398c:	b	4135d8 <ferror@plt+0x11898>
  413990:	cmp	w3, #0xd
  413994:	cset	w0, eq  // eq = none
  413998:	b	4135d8 <ferror@plt+0x11898>
  41399c:	cmp	w3, #0x8
  4139a0:	cset	w0, eq  // eq = none
  4139a4:	b	4135d8 <ferror@plt+0x11898>
  4139a8:	cmp	w3, #0x13
  4139ac:	cset	w0, eq  // eq = none
  4139b0:	b	4135d8 <ferror@plt+0x11898>
  4139b4:	cmp	w3, #0x11
  4139b8:	cset	w0, eq  // eq = none
  4139bc:	b	4135d8 <ferror@plt+0x11898>
  4139c0:	ldrb	w0, [x27, #72]
  4139c4:	cmp	x0, #0x2d
  4139c8:	b.eq	4137c0 <ferror@plt+0x11a80>  // b.none
  4139cc:	ldrb	w0, [x27, #31]
  4139d0:	cbnz	w0, 413694 <ferror@plt+0x11954>
  4139d4:	b	4137c0 <ferror@plt+0x11a80>
  4139d8:	cbnz	w3, 412d6c <ferror@plt+0x1102c>
  4139dc:	b	412718 <ferror@plt+0x109d8>
  4139e0:	stp	x29, x30, [sp, #-224]!
  4139e4:	adrp	x7, 4ac000 <warn@@Base+0x5c640>
  4139e8:	mov	x29, sp
  4139ec:	stp	x23, x24, [sp, #48]
  4139f0:	add	x23, x7, #0x4a0
  4139f4:	stp	x27, x28, [sp, #80]
  4139f8:	mov	x28, x0
  4139fc:	ldr	w0, [x23, #3568]
  413a00:	stp	x19, x20, [sp, #16]
  413a04:	cbnz	w0, 413df0 <ferror@plt+0x120b0>
  413a08:	ldr	w0, [x23, #3572]
  413a0c:	cbz	w0, 413e18 <ferror@plt+0x120d8>
  413a10:	ldr	w19, [x28, #100]
  413a14:	cbz	w19, 413e00 <ferror@plt+0x120c0>
  413a18:	stp	x25, x26, [sp, #64]
  413a1c:	ldr	x25, [x28, #112]
  413a20:	cbz	x25, 413eb0 <ferror@plt+0x12170>
  413a24:	mov	w0, w19
  413a28:	mov	x1, #0x8                   	// #8
  413a2c:	bl	401aa0 <calloc@plt>
  413a30:	str	x0, [x23, #3576]
  413a34:	cbz	x0, 414354 <ferror@plt+0x12614>
  413a38:	mov	x2, x25
  413a3c:	mov	w0, #0x0                   	// #0
  413a40:	mov	w1, #0x0                   	// #0
  413a44:	stp	x21, x22, [sp, #32]
  413a48:	mov	x21, #0x0                   	// #0
  413a4c:	str	xzr, [x23, #3584]
  413a50:	ldr	w3, [x2, #4]
  413a54:	add	w1, w1, #0x1
  413a58:	add	x2, x2, #0x50
  413a5c:	cmp	w3, #0x11
  413a60:	b.ne	413a6c <ferror@plt+0x11d2c>  // b.any
  413a64:	add	x21, x21, #0x1
  413a68:	mov	w0, #0x1                   	// #1
  413a6c:	cmp	w19, w1
  413a70:	b.hi	413a50 <ferror@plt+0x11d10>  // b.pmore
  413a74:	cbz	w0, 413e9c <ferror@plt+0x1215c>
  413a78:	str	x21, [x23, #3584]
  413a7c:	cbz	x21, 413e9c <ferror@plt+0x1215c>
  413a80:	mov	x0, x21
  413a84:	mov	x1, #0x10                  	// #16
  413a88:	bl	401aa0 <calloc@plt>
  413a8c:	str	x0, [x23, #3592]
  413a90:	mov	x20, x0
  413a94:	cbz	x0, 414378 <ferror@plt+0x12638>
  413a98:	adrp	x24, 45b000 <warn@@Base+0xb640>
  413a9c:	mov	x22, #0x0                   	// #0
  413aa0:	add	x1, x24, #0x70
  413aa4:	mov	w24, #0x0                   	// #0
  413aa8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  413aac:	mov	x27, #0x0                   	// #0
  413ab0:	add	x0, x0, #0x300
  413ab4:	stp	x22, xzr, [sp, #96]
  413ab8:	mov	x22, x28
  413abc:	mov	w28, w24
  413ac0:	mov	x24, x20
  413ac4:	stp	x1, xzr, [sp, #112]
  413ac8:	stp	xzr, x0, [sp, #128]
  413acc:	str	xzr, [sp, #216]
  413ad0:	b	413ae4 <ferror@plt+0x11da4>
  413ad4:	add	w28, w28, #0x1
  413ad8:	add	x25, x25, #0x50
  413adc:	cmp	w28, w19
  413ae0:	b.cs	413e60 <ferror@plt+0x12120>  // b.hs, b.nlast
  413ae4:	ldr	w0, [x25, #4]
  413ae8:	cmp	w0, #0x11
  413aec:	b.ne	413ad4 <ferror@plt+0x11d94>  // b.any
  413af0:	add	x26, x22, #0x80
  413af4:	add	x20, x22, #0x88
  413af8:	mov	x1, x20
  413afc:	mov	x0, x26
  413b00:	mov	x2, x25
  413b04:	bl	404c18 <ferror@plt+0x2ed8>
  413b08:	ldr	w1, [x22, #100]
  413b0c:	mov	x21, x0
  413b10:	ldr	w19, [x25, #40]
  413b14:	cmp	w19, w1
  413b18:	b.cs	413e30 <ferror@plt+0x120f0>  // b.hs, b.nlast
  413b1c:	ldr	x0, [x22, #112]
  413b20:	mov	w1, #0x50                  	// #80
  413b24:	umaddl	x19, w19, w1, x0
  413b28:	ldr	w0, [x19, #4]
  413b2c:	cmp	w0, #0x2
  413b30:	b.ne	413e30 <ferror@plt+0x120f0>  // b.any
  413b34:	cmp	x19, x27
  413b38:	b.eq	413b64 <ferror@plt+0x11e24>  // b.none
  413b3c:	ldr	x0, [sp, #96]
  413b40:	cbz	x0, 413b48 <ferror@plt+0x11e08>
  413b44:	bl	401bc0 <free@plt>
  413b48:	ldr	w0, [x23]
  413b4c:	add	x2, sp, #0xd8
  413b50:	mov	x1, x19
  413b54:	cbz	w0, 413efc <ferror@plt+0x121bc>
  413b58:	mov	x0, x22
  413b5c:	bl	411b20 <ferror@plt+0xfde0>
  413b60:	str	x0, [sp, #96]
  413b64:	ldr	x0, [sp, #96]
  413b68:	cbz	x0, 414120 <ferror@plt+0x123e0>
  413b6c:	ldr	x1, [sp, #216]
  413b70:	ldr	w0, [x25, #44]
  413b74:	cmp	x0, x1
  413b78:	b.cs	414008 <ferror@plt+0x122c8>  // b.hs, b.nlast
  413b7c:	ldr	x1, [sp, #96]
  413b80:	add	x6, x1, x0, lsl #5
  413b84:	ldrb	w0, [x6, #24]
  413b88:	and	w0, w0, #0xf
  413b8c:	cmp	w0, #0x3
  413b90:	b.eq	414030 <ferror@plt+0x122f0>  // b.none
  413b94:	ldr	w27, [x19, #40]
  413b98:	ldr	w0, [x22, #100]
  413b9c:	cmp	w27, w0
  413ba0:	b.cs	413f0c <ferror@plt+0x121cc>  // b.hs, b.nlast
  413ba4:	ldr	x0, [x22, #112]
  413ba8:	mov	w1, #0x50                  	// #80
  413bac:	umaddl	x27, w27, w1, x0
  413bb0:	ldr	x0, [sp, #120]
  413bb4:	cmp	x27, x0
  413bb8:	b.eq	413c28 <ferror@plt+0x11ee8>  // b.none
  413bbc:	ldr	x0, [sp, #104]
  413bc0:	cbz	x0, 413bd0 <ferror@plt+0x11e90>
  413bc4:	str	x6, [sp, #104]
  413bc8:	bl	401bc0 <free@plt>
  413bcc:	ldr	x6, [sp, #104]
  413bd0:	mov	w2, #0x5                   	// #5
  413bd4:	ldp	x3, x4, [x27, #24]
  413bd8:	adrp	x1, 45e000 <warn@@Base+0xe640>
  413bdc:	mov	x0, #0x0                   	// #0
  413be0:	add	x1, x1, #0x7a0
  413be4:	str	x3, [sp, #104]
  413be8:	str	x4, [sp, #120]
  413bec:	str	x6, [sp, #144]
  413bf0:	bl	401c70 <dcgettext@plt>
  413bf4:	mov	x5, x0
  413bf8:	ldr	x4, [sp, #120]
  413bfc:	add	x1, x22, #0x10
  413c00:	ldr	x3, [sp, #104]
  413c04:	add	x0, x22, #0x8
  413c08:	mov	x2, x3
  413c0c:	mov	x3, #0x1                   	// #1
  413c10:	bl	4103d0 <ferror@plt+0xe690>
  413c14:	str	x0, [sp, #104]
  413c18:	cbz	x0, 414110 <ferror@plt+0x123d0>
  413c1c:	ldr	x6, [sp, #144]
  413c20:	ldr	x0, [x27, #32]
  413c24:	str	x0, [sp, #128]
  413c28:	ldr	x0, [x6, #16]
  413c2c:	ldr	x1, [sp, #128]
  413c30:	cmp	x0, x1
  413c34:	b.cs	414348 <ferror@plt+0x12608>  // b.hs, b.nlast
  413c38:	ldr	x1, [sp, #104]
  413c3c:	str	x27, [sp, #120]
  413c40:	add	x0, x1, x0
  413c44:	str	x0, [sp, #160]
  413c48:	ldr	x27, [x25, #32]
  413c4c:	ldr	x0, [x25, #56]
  413c50:	cmp	x0, x27
  413c54:	b.hi	4140c8 <ferror@plt+0x12388>  // b.pmore
  413c58:	ldr	x3, [x25, #24]
  413c5c:	mov	w2, #0x5                   	// #5
  413c60:	adrp	x1, 460000 <warn@@Base+0x10640>
  413c64:	mov	x0, #0x0                   	// #0
  413c68:	add	x1, x1, #0xe60
  413c6c:	str	x3, [sp, #144]
  413c70:	bl	401c70 <dcgettext@plt>
  413c74:	mov	x5, x0
  413c78:	ldr	x3, [sp, #144]
  413c7c:	mov	x4, x27
  413c80:	add	x1, x22, #0x10
  413c84:	add	x0, x22, #0x8
  413c88:	mov	x2, x3
  413c8c:	mov	x3, #0x1                   	// #1
  413c90:	bl	4103d0 <ferror@plt+0xe690>
  413c94:	str	x0, [sp, #144]
  413c98:	cbz	x0, 413f64 <ferror@plt+0x12224>
  413c9c:	ldr	x4, [x25, #32]
  413ca0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  413ca4:	ldr	x3, [x25, #56]
  413ca8:	mov	w1, #0x4                   	// #4
  413cac:	ldr	x2, [x2, #920]
  413cb0:	add	x27, x0, #0x4
  413cb4:	udiv	x3, x4, x3
  413cb8:	str	x3, [sp, #152]
  413cbc:	blr	x2
  413cc0:	ldr	w1, [x23, #3572]
  413cc4:	mov	x4, x0
  413cc8:	ldr	w0, [sp, #152]
  413ccc:	sub	w5, w0, #0x1
  413cd0:	cbnz	w1, 414144 <ferror@plt+0x12404>
  413cd4:	str	w28, [x24, #8]
  413cd8:	cbz	w5, 413f58 <ferror@plt+0x12218>
  413cdc:	ldr	w0, [sp, #152]
  413ce0:	str	x25, [sp, #168]
  413ce4:	sub	w21, w0, #0x2
  413ce8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  413cec:	add	x0, x0, #0x2d8
  413cf0:	stp	x0, x19, [sp, #152]
  413cf4:	add	x21, x21, #0x2
  413cf8:	ldr	x0, [sp, #144]
  413cfc:	mov	x19, x27
  413d00:	mov	x27, x20
  413d04:	add	x0, x0, x21, lsl #2
  413d08:	mov	x20, x0
  413d0c:	b	413d60 <ferror@plt+0x12020>
  413d10:	ldr	x4, [x23, #3576]
  413d14:	and	x25, x0, #0xffffffff
  413d18:	ubfiz	x6, x0, #3, #32
  413d1c:	add	x0, x4, x6
  413d20:	ldr	x1, [x4, x25, lsl #3]
  413d24:	cbz	x1, 413d34 <ferror@plt+0x11ff4>
  413d28:	cbnz	w21, 413f9c <ferror@plt+0x1225c>
  413d2c:	ldr	w1, [x23, #3608]
  413d30:	cbz	w1, 41408c <ferror@plt+0x1234c>
  413d34:	ldr	w1, [x23, #3572]
  413d38:	str	x24, [x0]
  413d3c:	cbnz	w1, 413f70 <ferror@plt+0x12230>
  413d40:	mov	x0, #0x10                  	// #16
  413d44:	bl	4539a0 <warn@@Base+0x3fe0>
  413d48:	ldr	x1, [x24]
  413d4c:	str	x1, [x0]
  413d50:	str	x0, [x24]
  413d54:	str	w21, [x0, #8]
  413d58:	cmp	x19, x20
  413d5c:	b.eq	413f54 <ferror@plt+0x12214>  // b.none
  413d60:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  413d64:	add	x0, x0, #0x398
  413d68:	mov	w1, #0x4                   	// #4
  413d6c:	ldr	x2, [x0]
  413d70:	mov	x0, x19
  413d74:	add	x19, x19, #0x4
  413d78:	blr	x2
  413d7c:	mov	x21, x0
  413d80:	ldr	w1, [x22, #100]
  413d84:	cmp	w1, w0
  413d88:	b.hi	413d10 <ferror@plt+0x11fd0>  // b.pmore
  413d8c:	ldr	w0, [x23, #3600]
  413d90:	add	w1, w0, #0x1
  413d94:	str	w1, [x23, #3600]
  413d98:	cmp	w0, #0x9
  413d9c:	b.hi	413d58 <ferror@plt+0x12018>  // b.pmore
  413da0:	mov	w2, #0x5                   	// #5
  413da4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  413da8:	mov	x0, #0x0                   	// #0
  413dac:	add	x1, x1, #0x1b0
  413db0:	bl	401c70 <dcgettext@plt>
  413db4:	ldr	w3, [x22, #100]
  413db8:	mov	w1, w21
  413dbc:	mov	w2, w28
  413dc0:	sub	w3, w3, #0x1
  413dc4:	bl	44f3e8 <error@@Base>
  413dc8:	ldr	w0, [x23, #3600]
  413dcc:	cmp	w0, #0xa
  413dd0:	b.ne	413d58 <ferror@plt+0x12018>  // b.any
  413dd4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  413dd8:	add	x1, x1, #0x1f0
  413ddc:	mov	w2, #0x5                   	// #5
  413de0:	mov	x0, #0x0                   	// #0
  413de4:	bl	401c70 <dcgettext@plt>
  413de8:	bl	44f9c0 <warn@@Base>
  413dec:	b	413d58 <ferror@plt+0x12018>
  413df0:	ldr	w19, [x28, #100]
  413df4:	cbnz	w19, 413a18 <ferror@plt+0x11cd8>
  413df8:	ldr	w0, [x23, #3572]
  413dfc:	cbz	w0, 413e18 <ferror@plt+0x120d8>
  413e00:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413e04:	add	x1, x1, #0xf90
  413e08:	mov	w2, #0x5                   	// #5
  413e0c:	mov	x0, #0x0                   	// #0
  413e10:	bl	401c70 <dcgettext@plt>
  413e14:	bl	401cc0 <printf@plt>
  413e18:	mov	w0, #0x1                   	// #1
  413e1c:	ldp	x19, x20, [sp, #16]
  413e20:	ldp	x23, x24, [sp, #48]
  413e24:	ldp	x27, x28, [sp, #80]
  413e28:	ldp	x29, x30, [sp], #224
  413e2c:	ret
  413e30:	ldr	x1, [sp, #112]
  413e34:	mov	w2, #0x5                   	// #5
  413e38:	mov	x0, #0x0                   	// #0
  413e3c:	add	w28, w28, #0x1
  413e40:	add	x25, x25, #0x50
  413e44:	bl	401c70 <dcgettext@plt>
  413e48:	mov	x1, x21
  413e4c:	bl	44f3e8 <error@@Base>
  413e50:	ldr	w19, [x22, #100]
  413e54:	cmp	w28, w19
  413e58:	b.cc	413ae4 <ferror@plt+0x11da4>  // b.lo, b.ul, b.last
  413e5c:	nop
  413e60:	ldr	x22, [sp, #96]
  413e64:	cbz	x22, 413e70 <ferror@plt+0x12130>
  413e68:	mov	x0, x22
  413e6c:	bl	401bc0 <free@plt>
  413e70:	ldr	x0, [sp, #104]
  413e74:	cbz	x0, 413ea4 <ferror@plt+0x12164>
  413e78:	bl	401bc0 <free@plt>
  413e7c:	mov	w0, #0x1                   	// #1
  413e80:	ldp	x19, x20, [sp, #16]
  413e84:	ldp	x21, x22, [sp, #32]
  413e88:	ldp	x23, x24, [sp, #48]
  413e8c:	ldp	x25, x26, [sp, #64]
  413e90:	ldp	x27, x28, [sp, #80]
  413e94:	ldp	x29, x30, [sp], #224
  413e98:	ret
  413e9c:	ldr	w0, [x23, #3572]
  413ea0:	cbnz	w0, 413ed4 <ferror@plt+0x12194>
  413ea4:	ldp	x21, x22, [sp, #32]
  413ea8:	ldp	x25, x26, [sp, #64]
  413eac:	b	413e18 <ferror@plt+0x120d8>
  413eb0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  413eb4:	add	x1, x1, #0xfc0
  413eb8:	mov	w2, #0x5                   	// #5
  413ebc:	mov	x0, #0x0                   	// #0
  413ec0:	bl	401c70 <dcgettext@plt>
  413ec4:	bl	44f3e8 <error@@Base>
  413ec8:	mov	w0, #0x0                   	// #0
  413ecc:	ldp	x25, x26, [sp, #64]
  413ed0:	b	413e1c <ferror@plt+0x120dc>
  413ed4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  413ed8:	add	x1, x1, #0x18
  413edc:	mov	w2, #0x5                   	// #5
  413ee0:	mov	x0, #0x0                   	// #0
  413ee4:	bl	401c70 <dcgettext@plt>
  413ee8:	bl	401cc0 <printf@plt>
  413eec:	mov	w0, #0x1                   	// #1
  413ef0:	ldp	x21, x22, [sp, #32]
  413ef4:	ldp	x25, x26, [sp, #64]
  413ef8:	b	413e1c <ferror@plt+0x120dc>
  413efc:	mov	x0, x22
  413f00:	bl	411f68 <ferror@plt+0x10228>
  413f04:	str	x0, [sp, #96]
  413f08:	b	413b64 <ferror@plt+0x11e24>
  413f0c:	ldr	x0, [sp, #104]
  413f10:	cbz	x0, 414114 <ferror@plt+0x123d4>
  413f14:	str	xzr, [sp, #128]
  413f18:	bl	401bc0 <free@plt>
  413f1c:	mov	x3, #0x0                   	// #0
  413f20:	str	xzr, [sp, #104]
  413f24:	adrp	x1, 456000 <warn@@Base+0x6640>
  413f28:	mov	w2, #0x5                   	// #5
  413f2c:	add	x1, x1, #0xd78
  413f30:	mov	x0, #0x0                   	// #0
  413f34:	str	x3, [sp, #144]
  413f38:	bl	401c70 <dcgettext@plt>
  413f3c:	ldr	x1, [sp, #104]
  413f40:	str	x1, [sp, #120]
  413f44:	ldr	x3, [sp, #144]
  413f48:	str	x3, [sp, #104]
  413f4c:	str	x0, [sp, #160]
  413f50:	b	413c48 <ferror@plt+0x11f08>
  413f54:	ldp	x19, x25, [sp, #160]
  413f58:	add	x24, x24, #0x10
  413f5c:	ldr	x0, [sp, #144]
  413f60:	bl	401bc0 <free@plt>
  413f64:	mov	x27, x19
  413f68:	ldr	w19, [x22, #100]
  413f6c:	b	413ad4 <ferror@plt+0x11d94>
  413f70:	ldr	x2, [x22, #112]
  413f74:	add	x3, x25, x25, lsl #2
  413f78:	mov	x1, x27
  413f7c:	mov	x0, x26
  413f80:	add	x2, x2, x3, lsl #4
  413f84:	bl	404c18 <ferror@plt+0x2ed8>
  413f88:	mov	x2, x0
  413f8c:	mov	w1, w21
  413f90:	ldr	x0, [sp, #136]
  413f94:	bl	401cc0 <printf@plt>
  413f98:	b	413d40 <ferror@plt+0x12000>
  413f9c:	ldr	w0, [x23, #3604]
  413fa0:	add	w1, w0, #0x1
  413fa4:	str	w1, [x23, #3604]
  413fa8:	cmp	w0, #0x9
  413fac:	b.hi	413d58 <ferror@plt+0x12018>  // b.pmore
  413fb0:	mov	w2, #0x5                   	// #5
  413fb4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  413fb8:	mov	x0, #0x0                   	// #0
  413fbc:	add	x1, x1, #0x240
  413fc0:	str	x4, [sp, #176]
  413fc4:	bl	401c70 <dcgettext@plt>
  413fc8:	ldr	x4, [sp, #176]
  413fcc:	mov	w1, w21
  413fd0:	mov	w2, w28
  413fd4:	ldr	x3, [x4, x25, lsl #3]
  413fd8:	ldr	w3, [x3, #8]
  413fdc:	bl	44f3e8 <error@@Base>
  413fe0:	ldr	w0, [x23, #3604]
  413fe4:	cmp	w0, #0xa
  413fe8:	b.ne	413d58 <ferror@plt+0x12018>  // b.any
  413fec:	adrp	x1, 45b000 <warn@@Base+0xb640>
  413ff0:	add	x1, x1, #0x288
  413ff4:	mov	w2, #0x5                   	// #5
  413ff8:	mov	x0, #0x0                   	// #0
  413ffc:	bl	401c70 <dcgettext@plt>
  414000:	bl	44f9c0 <warn@@Base>
  414004:	b	413d58 <ferror@plt+0x12018>
  414008:	mov	w2, #0x5                   	// #5
  41400c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414010:	mov	x0, #0x0                   	// #0
  414014:	add	x1, x1, #0xc0
  414018:	bl	401c70 <dcgettext@plt>
  41401c:	mov	x27, x19
  414020:	mov	x1, x21
  414024:	bl	44f3e8 <error@@Base>
  414028:	ldr	w19, [x22, #100]
  41402c:	b	413ad4 <ferror@plt+0x11d94>
  414030:	ldr	w0, [x6, #28]
  414034:	cbz	w0, 414008 <ferror@plt+0x122c8>
  414038:	ldr	w1, [x22, #100]
  41403c:	cmp	w0, w1
  414040:	b.cs	414008 <ferror@plt+0x122c8>  // b.hs, b.nlast
  414044:	ldr	x3, [x22, #128]
  414048:	mov	w1, #0x50                  	// #80
  41404c:	ldr	x2, [x22, #112]
  414050:	umull	x0, w0, w1
  414054:	cbz	x3, 414298 <ferror@plt+0x12558>
  414058:	ldr	w0, [x2, x0]
  41405c:	ldr	x1, [x22, #136]
  414060:	add	x2, x3, x0
  414064:	str	x2, [sp, #160]
  414068:	cmp	x0, x1
  41406c:	b.cs	414270 <ferror@plt+0x12530>  // b.hs, b.nlast
  414070:	ldr	x0, [sp, #104]
  414074:	cbz	x0, 414268 <ferror@plt+0x12528>
  414078:	str	xzr, [sp, #128]
  41407c:	bl	401bc0 <free@plt>
  414080:	str	xzr, [sp, #104]
  414084:	str	xzr, [sp, #120]
  414088:	b	413c48 <ferror@plt+0x11f08>
  41408c:	ldr	x1, [sp, #152]
  414090:	mov	w2, #0x5                   	// #5
  414094:	mov	x0, #0x0                   	// #0
  414098:	stp	x6, x4, [sp, #176]
  41409c:	bl	401c70 <dcgettext@plt>
  4140a0:	ldr	x4, [sp, #184]
  4140a4:	ldr	x1, [x4, x25, lsl #3]
  4140a8:	ldr	w1, [x1, #8]
  4140ac:	bl	44f3e8 <error@@Base>
  4140b0:	ldr	x6, [sp, #176]
  4140b4:	mov	w1, #0x1                   	// #1
  4140b8:	ldr	x0, [x23, #3576]
  4140bc:	str	w1, [x23, #3608]
  4140c0:	add	x0, x0, x6
  4140c4:	b	413d34 <ferror@plt+0x11ff4>
  4140c8:	mov	w2, #0x5                   	// #5
  4140cc:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4140d0:	mov	x0, #0x0                   	// #0
  4140d4:	add	x1, x1, #0xe8
  4140d8:	bl	401c70 <dcgettext@plt>
  4140dc:	mov	x21, x0
  4140e0:	mov	x1, x20
  4140e4:	mov	x2, x25
  4140e8:	mov	x0, x26
  4140ec:	bl	404c18 <ferror@plt+0x2ed8>
  4140f0:	ldr	x3, [x25, #32]
  4140f4:	mov	x1, x0
  4140f8:	ldr	x2, [x25, #56]
  4140fc:	mov	x27, x19
  414100:	mov	x0, x21
  414104:	bl	44f3e8 <error@@Base>
  414108:	ldr	w19, [x22, #100]
  41410c:	b	413ad4 <ferror@plt+0x11d94>
  414110:	str	x27, [sp, #104]
  414114:	mov	x3, #0x0                   	// #0
  414118:	str	xzr, [sp, #128]
  41411c:	b	413f24 <ferror@plt+0x121e4>
  414120:	mov	w2, #0x5                   	// #5
  414124:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414128:	add	x1, x1, #0x98
  41412c:	bl	401c70 <dcgettext@plt>
  414130:	mov	x27, x19
  414134:	mov	x1, x21
  414138:	bl	44f3e8 <error@@Base>
  41413c:	ldr	w19, [x22, #100]
  414140:	b	413ad4 <ferror@plt+0x11d94>
  414144:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414148:	mov	w2, #0x5                   	// #5
  41414c:	add	x1, x1, #0x138
  414150:	mov	x0, #0x0                   	// #0
  414154:	str	x4, [sp, #176]
  414158:	str	w5, [sp, #184]
  41415c:	bl	401c70 <dcgettext@plt>
  414160:	ldr	x4, [sp, #176]
  414164:	str	x0, [sp, #168]
  414168:	ldr	w5, [sp, #184]
  41416c:	cbz	w4, 41428c <ferror@plt+0x1254c>
  414170:	cmp	w4, #0x1
  414174:	b.eq	4142b4 <ferror@plt+0x12574>  // b.none
  414178:	add	x10, x23, #0xd70
  41417c:	mov	w2, #0x5                   	// #5
  414180:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414184:	mov	x0, #0x0                   	// #0
  414188:	add	x1, x1, #0x170
  41418c:	str	x10, [sp, #192]
  414190:	str	w5, [sp, #204]
  414194:	bl	401c70 <dcgettext@plt>
  414198:	ldr	x4, [sp, #176]
  41419c:	mov	x2, x0
  4141a0:	ldr	x10, [sp, #192]
  4141a4:	mov	w3, w4
  4141a8:	mov	x1, #0xe                   	// #14
  4141ac:	stp	x10, x4, [sp, #176]
  4141b0:	mov	x0, x10
  4141b4:	bl	4019e0 <snprintf@plt>
  4141b8:	ldp	x10, x4, [sp, #176]
  4141bc:	ldr	w5, [sp, #204]
  4141c0:	tst	x4, #0xff00000
  4141c4:	and	w2, w4, #0xf0000000
  4141c8:	b.ne	4142c0 <ferror@plt+0x12580>  // b.any
  4141cc:	and	w4, w4, #0xfffffffe
  4141d0:	cbnz	w2, 414304 <ferror@plt+0x125c4>
  4141d4:	add	x2, x23, #0xd70
  4141d8:	str	x2, [sp, #176]
  4141dc:	mov	x0, x2
  4141e0:	str	w5, [sp, #184]
  4141e4:	bl	401900 <strlen@plt>
  4141e8:	ldr	x2, [sp, #176]
  4141ec:	adrp	x1, 456000 <warn@@Base+0x6640>
  4141f0:	add	x1, x1, #0xd38
  4141f4:	ldr	w5, [sp, #184]
  4141f8:	add	x3, x2, x0
  4141fc:	ldr	x4, [x1]
  414200:	str	x4, [x2, x0]
  414204:	ldrh	w0, [x1, #8]
  414208:	strh	w0, [x3, #8]
  41420c:	add	x2, x23, #0xd70
  414210:	str	x2, [sp, #176]
  414214:	mov	x0, x2
  414218:	str	w5, [sp, #184]
  41421c:	bl	401900 <strlen@plt>
  414220:	ldr	x2, [sp, #176]
  414224:	mov	w3, #0x5d                  	// #93
  414228:	ldr	w5, [sp, #184]
  41422c:	mov	x1, x2
  414230:	strh	w3, [x2, x0]
  414234:	ldp	x4, x0, [sp, #160]
  414238:	mov	x3, x21
  41423c:	mov	w2, w28
  414240:	str	w5, [sp, #160]
  414244:	bl	401cc0 <printf@plt>
  414248:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41424c:	add	x1, x1, #0x198
  414250:	mov	w2, #0x5                   	// #5
  414254:	mov	x0, #0x0                   	// #0
  414258:	bl	401c70 <dcgettext@plt>
  41425c:	bl	401cc0 <printf@plt>
  414260:	ldr	w5, [sp, #160]
  414264:	b	413cd4 <ferror@plt+0x11f94>
  414268:	stp	xzr, xzr, [sp, #120]
  41426c:	b	413c48 <ferror@plt+0x11f08>
  414270:	adrp	x1, 456000 <warn@@Base+0x6640>
  414274:	mov	w2, #0x5                   	// #5
  414278:	add	x1, x1, #0xd78
  41427c:	mov	x0, #0x0                   	// #0
  414280:	bl	401c70 <dcgettext@plt>
  414284:	str	x0, [sp, #160]
  414288:	b	414070 <ferror@plt+0x12330>
  41428c:	adrp	x1, 484000 <warn@@Base+0x34640>
  414290:	add	x1, x1, #0x810
  414294:	b	414234 <ferror@plt+0x124f4>
  414298:	adrp	x1, 456000 <warn@@Base+0x6640>
  41429c:	mov	w2, #0x5                   	// #5
  4142a0:	add	x1, x1, #0xd68
  4142a4:	mov	x0, #0x0                   	// #0
  4142a8:	bl	401c70 <dcgettext@plt>
  4142ac:	str	x0, [sp, #160]
  4142b0:	b	414070 <ferror@plt+0x12330>
  4142b4:	adrp	x1, 45a000 <warn@@Base+0xa640>
  4142b8:	add	x1, x1, #0xf88
  4142bc:	b	414234 <ferror@plt+0x124f4>
  4142c0:	mov	x0, x10
  4142c4:	str	w2, [sp, #192]
  4142c8:	str	w5, [sp, #204]
  4142cc:	bl	401900 <strlen@plt>
  4142d0:	ldp	x10, x4, [sp, #176]
  4142d4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4142d8:	add	x1, x1, #0x178
  4142dc:	ldr	w2, [sp, #192]
  4142e0:	ldr	w5, [sp, #204]
  4142e4:	ldr	x11, [x1]
  4142e8:	add	x3, x10, x0
  4142ec:	str	x11, [x10, x0]
  4142f0:	and	w4, w4, #0xfffffffe
  4142f4:	ldur	x0, [x1, #6]
  4142f8:	stur	x0, [x3, #6]
  4142fc:	and	w4, w4, #0xf00fffff
  414300:	cbz	w2, 414340 <ferror@plt+0x12600>
  414304:	add	x1, x23, #0xd70
  414308:	and	w4, w4, #0xfffffff
  41430c:	mov	x0, x1
  414310:	str	x1, [sp, #176]
  414314:	str	w4, [sp, #184]
  414318:	str	w5, [sp, #192]
  41431c:	bl	401900 <strlen@plt>
  414320:	ldr	x1, [sp, #176]
  414324:	adrp	x3, 45b000 <warn@@Base+0xb640>
  414328:	add	x3, x3, #0x188
  41432c:	ldr	w4, [sp, #184]
  414330:	add	x2, x1, x0
  414334:	ldr	w5, [sp, #192]
  414338:	ldp	x0, x1, [x3]
  41433c:	stp	x0, x1, [x2]
  414340:	cbz	w4, 41420c <ferror@plt+0x124cc>
  414344:	b	4141d4 <ferror@plt+0x12494>
  414348:	ldr	x3, [sp, #104]
  41434c:	str	x27, [sp, #104]
  414350:	b	413f24 <ferror@plt+0x121e4>
  414354:	mov	w2, #0x5                   	// #5
  414358:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41435c:	add	x1, x1, #0xfe8
  414360:	bl	401c70 <dcgettext@plt>
  414364:	ldr	w1, [x28, #100]
  414368:	bl	44f3e8 <error@@Base>
  41436c:	mov	w0, #0x0                   	// #0
  414370:	ldp	x25, x26, [sp, #64]
  414374:	b	413e1c <ferror@plt+0x120dc>
  414378:	mov	w2, #0x5                   	// #5
  41437c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414380:	add	x1, x1, #0x48
  414384:	bl	401c70 <dcgettext@plt>
  414388:	mov	x1, x21
  41438c:	bl	44f3e8 <error@@Base>
  414390:	mov	w0, #0x0                   	// #0
  414394:	ldp	x21, x22, [sp, #32]
  414398:	ldp	x25, x26, [sp, #64]
  41439c:	b	413e1c <ferror@plt+0x120dc>
  4143a0:	sub	sp, sp, #0x140
  4143a4:	stp	x29, x30, [sp, #16]
  4143a8:	add	x29, sp, #0x10
  4143ac:	stp	x27, x28, [sp, #96]
  4143b0:	ldr	w28, [x0, #100]
  4143b4:	stp	x19, x20, [sp, #32]
  4143b8:	stp	xzr, xzr, [sp, #224]
  4143bc:	stp	xzr, xzr, [sp, #240]
  4143c0:	stp	xzr, xzr, [sp, #256]
  4143c4:	stp	xzr, xzr, [sp, #272]
  4143c8:	stp	xzr, xzr, [sp, #288]
  4143cc:	stp	xzr, xzr, [sp, #304]
  4143d0:	ldr	x19, [x0, #112]
  4143d4:	cbz	w28, 415484 <ferror@plt+0x13744>
  4143d8:	stp	x23, x24, [sp, #64]
  4143dc:	mov	w23, #0x1                   	// #1
  4143e0:	adrp	x24, 45e000 <warn@@Base+0xe640>
  4143e4:	mov	x20, #0x0                   	// #0
  4143e8:	add	x24, x24, #0x7a0
  4143ec:	movk	w23, #0x7000, lsl #16
  4143f0:	stp	x21, x22, [sp, #48]
  4143f4:	mov	x21, x0
  4143f8:	mov	x22, #0x0                   	// #0
  4143fc:	mov	w0, #0x1                   	// #1
  414400:	stp	x25, x26, [sp, #80]
  414404:	str	w0, [sp, #188]
  414408:	b	414428 <ferror@plt+0x126e8>
  41440c:	cmp	w0, w23
  414410:	cinc	x22, x22, eq  // eq = none
  414414:	add	x20, x20, #0x1
  414418:	add	x19, x19, #0x50
  41441c:	cmp	x20, w28, uxtw
  414420:	mov	w1, w28
  414424:	b.cs	4144f8 <ferror@plt+0x127b8>  // b.hs, b.nlast
  414428:	ldr	w0, [x19, #4]
  41442c:	cmp	w0, #0x2
  414430:	b.ne	41440c <ferror@plt+0x126cc>  // b.any
  414434:	ldr	w0, [x19, #40]
  414438:	cmp	w0, w28
  41443c:	b.cs	414414 <ferror@plt+0x126d4>  // b.hs, b.nlast
  414440:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  414444:	add	x2, sp, #0x118
  414448:	mov	x1, x19
  41444c:	ldr	w0, [x27, #1184]
  414450:	cbz	w0, 415420 <ferror@plt+0x136e0>
  414454:	mov	x0, x21
  414458:	bl	411b20 <ferror@plt+0xfde0>
  41445c:	ldr	w25, [x19, #40]
  414460:	mov	w3, #0x50                  	// #80
  414464:	ldr	x2, [x21, #112]
  414468:	str	x0, [sp, #272]
  41446c:	ldr	x1, [sp, #304]
  414470:	umaddl	x25, w25, w3, x2
  414474:	cbz	x1, 41449c <ferror@plt+0x1275c>
  414478:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41447c:	add	x1, x1, #0x330
  414480:	mov	w2, #0x5                   	// #5
  414484:	mov	x0, #0x0                   	// #0
  414488:	bl	401c70 <dcgettext@plt>
  41448c:	str	wzr, [sp, #188]
  414490:	bl	44f3e8 <error@@Base>
  414494:	ldr	x0, [sp, #304]
  414498:	bl	401bc0 <free@plt>
  41449c:	ldp	x26, x27, [x25, #24]
  4144a0:	mov	x1, x24
  4144a4:	mov	w2, #0x5                   	// #5
  4144a8:	mov	x0, #0x0                   	// #0
  4144ac:	bl	401c70 <dcgettext@plt>
  4144b0:	mov	x5, x0
  4144b4:	add	x1, x21, #0x10
  4144b8:	add	x0, x21, #0x8
  4144bc:	mov	x3, #0x1                   	// #1
  4144c0:	mov	x4, x27
  4144c4:	mov	x2, x26
  4144c8:	bl	4103d0 <ferror@plt+0xe690>
  4144cc:	str	x0, [sp, #304]
  4144d0:	mov	x1, #0x0                   	// #0
  4144d4:	cbz	x0, 4144dc <ferror@plt+0x1279c>
  4144d8:	ldr	x1, [x25, #32]
  4144dc:	str	x1, [sp, #312]
  4144e0:	ldr	w28, [x21, #100]
  4144e4:	add	x20, x20, #0x1
  4144e8:	add	x19, x19, #0x50
  4144ec:	mov	w1, w28
  4144f0:	cmp	x20, w28, uxtw
  4144f4:	b.cc	414428 <ferror@plt+0x126e8>  // b.lo, b.ul, b.last
  4144f8:	cbz	x22, 41545c <ferror@plt+0x1371c>
  4144fc:	ldr	x25, [x21, #112]
  414500:	sub	x0, x22, #0x1
  414504:	mov	x20, #0x0                   	// #0
  414508:	adrp	x26, 45b000 <warn@@Base+0xb640>
  41450c:	add	x19, x20, x20, lsl #2
  414510:	str	x0, [sp, #144]
  414514:	add	x0, x26, #0x458
  414518:	str	x0, [sp, #136]
  41451c:	mov	w23, #0x1                   	// #1
  414520:	cmp	x1, x20
  414524:	mov	x22, x25
  414528:	add	x19, x25, x19, lsl #4
  41452c:	movk	w23, #0x7000, lsl #16
  414530:	b.hi	414544 <ferror@plt+0x12804>  // b.pmore
  414534:	b	4145f0 <ferror@plt+0x128b0>
  414538:	add	x19, x19, #0x50
  41453c:	cmp	x1, x20
  414540:	b.eq	4145f0 <ferror@plt+0x128b0>  // b.none
  414544:	ldr	w0, [x19, #4]
  414548:	mov	x26, x20
  41454c:	add	x20, x20, #0x1
  414550:	cmp	w0, w23
  414554:	b.ne	414538 <ferror@plt+0x127f8>  // b.any
  414558:	ldr	x0, [x19, #8]
  41455c:	and	x24, x0, #0x200
  414560:	tbz	w0, #9, 414614 <ferror@plt+0x128d4>
  414564:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  414568:	ldr	x0, [x0, #664]
  41456c:	cbz	x0, 414578 <ferror@plt+0x12838>
  414570:	ldr	x0, [x0, x26, lsl #3]
  414574:	cbnz	x0, 414f1c <ferror@plt+0x131dc>
  414578:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41457c:	add	x1, x1, #0x5d0
  414580:	mov	w2, #0x5                   	// #5
  414584:	mov	x0, #0x0                   	// #0
  414588:	bl	401c70 <dcgettext@plt>
  41458c:	bl	401cc0 <printf@plt>
  414590:	ldr	x0, [x21, #128]
  414594:	cbz	x0, 41538c <ferror@plt+0x1364c>
  414598:	mov	x2, x19
  41459c:	add	x1, x21, #0x88
  4145a0:	add	x0, x21, #0x80
  4145a4:	bl	404c18 <ferror@plt+0x2ed8>
  4145a8:	adrp	x2, 45b000 <warn@@Base+0xb640>
  4145ac:	mov	x1, x0
  4145b0:	add	x0, x2, #0x3f0
  4145b4:	bl	401cc0 <printf@plt>
  4145b8:	ldr	x0, [sp, #144]
  4145bc:	sub	x0, x0, #0x1
  4145c0:	str	x0, [sp, #144]
  4145c4:	cmn	x0, #0x1
  4145c8:	b.eq	4149e0 <ferror@plt+0x12ca0>  // b.none
  4145cc:	ldr	x25, [x21, #112]
  4145d0:	add	x19, x20, x20, lsl #2
  4145d4:	ldr	w28, [x21, #100]
  4145d8:	mov	x22, x25
  4145dc:	mov	w1, w28
  4145e0:	add	x19, x25, x19, lsl #4
  4145e4:	cmp	x1, x20
  4145e8:	b.hi	414544 <ferror@plt+0x12804>  // b.pmore
  4145ec:	nop
  4145f0:	adrp	x3, 475000 <warn@@Base+0x25640>
  4145f4:	add	x3, x3, #0xa70
  4145f8:	adrp	x1, 456000 <warn@@Base+0x6640>
  4145fc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  414600:	add	x3, x3, #0x4b0
  414604:	add	x1, x1, #0xcb8
  414608:	add	x0, x0, #0x5c0
  41460c:	mov	w2, #0x1e9d                	// #7837
  414610:	bl	401cd0 <__assert_fail@plt>
  414614:	ldr	x22, [x21, #128]
  414618:	cbz	x22, 4153a0 <ferror@plt+0x13660>
  41461c:	ldr	x3, [x21, #136]
  414620:	ldr	w26, [x19]
  414624:	cmp	x26, x3
  414628:	b.cs	414d08 <ferror@plt+0x12fc8>  // b.hs, b.nlast
  41462c:	add	x27, x22, x26
  414630:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414634:	mov	x0, x27
  414638:	add	x1, x1, #0x3a8
  41463c:	mov	x2, #0x16                  	// #22
  414640:	str	x3, [sp, #120]
  414644:	bl	401a50 <strncmp@plt>
  414648:	cbz	w0, 414d68 <ferror@plt+0x13028>
  41464c:	ldr	x3, [sp, #120]
  414650:	cmp	x26, x3
  414654:	b.cs	414fd8 <ferror@plt+0x13298>  // b.hs, b.nlast
  414658:	add	x22, x22, x26
  41465c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414660:	mov	x0, x22
  414664:	add	x1, x1, #0x3d8
  414668:	mov	x2, #0xd                   	// #13
  41466c:	bl	401a50 <strncmp@plt>
  414670:	cbz	w0, 415034 <ferror@plt+0x132f4>
  414674:	adrp	x27, 484000 <warn@@Base+0x34640>
  414678:	add	x27, x27, #0x810
  41467c:	ldr	w0, [x21, #100]
  414680:	ldr	x22, [x21, #112]
  414684:	cbz	w0, 414578 <ferror@plt+0x12838>
  414688:	adrp	x25, 45b000 <warn@@Base+0xb640>
  41468c:	adrp	x28, 456000 <warn@@Base+0x6640>
  414690:	add	x25, x25, #0x390
  414694:	add	x28, x28, #0xd78
  414698:	adrp	x0, 456000 <warn@@Base+0x6640>
  41469c:	add	x0, x0, #0xd68
  4146a0:	str	x0, [sp, #120]
  4146a4:	nop
  4146a8:	cbz	x22, 414a74 <ferror@plt+0x12d34>
  4146ac:	ldr	x0, [x21, #128]
  4146b0:	cbz	x0, 414ab0 <ferror@plt+0x12d70>
  4146b4:	ldr	x1, [x21, #136]
  4146b8:	ldr	w3, [x22]
  4146bc:	cmp	x3, x1
  4146c0:	b.cs	414a24 <ferror@plt+0x12ce4>  // b.hs, b.nlast
  4146c4:	add	x26, x0, x3
  4146c8:	mov	x1, x25
  4146cc:	mov	x0, x26
  4146d0:	mov	x2, #0x12                  	// #18
  4146d4:	bl	401a50 <strncmp@plt>
  4146d8:	cbnz	w0, 4146f0 <ferror@plt+0x129b0>
  4146dc:	mov	x0, x26
  4146e0:	add	x0, x0, #0x12
  4146e4:	mov	x1, x27
  4146e8:	bl	401ba0 <strcmp@plt>
  4146ec:	cbz	w0, 414a1c <ferror@plt+0x12cdc>
  4146f0:	ldr	w0, [x21, #100]
  4146f4:	add	x24, x24, #0x1
  4146f8:	add	x22, x22, #0x50
  4146fc:	cmp	x0, x24
  414700:	b.hi	4146a8 <ferror@plt+0x12968>  // b.pmore
  414704:	cmp	x24, x0
  414708:	b.eq	414578 <ferror@plt+0x12838>  // b.none
  41470c:	ldp	x3, x24, [x22, #16]
  414710:	mov	w2, #0x5                   	// #5
  414714:	ldr	x25, [x22, #32]
  414718:	add	x27, x21, #0x8
  41471c:	add	x28, x21, #0x10
  414720:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414724:	mov	x0, #0x0                   	// #0
  414728:	add	x1, x1, #0x3f8
  41472c:	str	x3, [sp, #256]
  414730:	bl	401c70 <dcgettext@plt>
  414734:	mov	x3, #0x1                   	// #1
  414738:	mov	x5, x0
  41473c:	mov	x4, x25
  414740:	mov	x2, x24
  414744:	mov	x0, x27
  414748:	mov	x1, x28
  41474c:	bl	4103d0 <ferror@plt+0xe690>
  414750:	str	x0, [sp, #240]
  414754:	mov	x3, #0x0                   	// #0
  414758:	cbz	x0, 414760 <ferror@plt+0x12a20>
  41475c:	ldr	x3, [x22, #32]
  414760:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414764:	add	x1, x1, #0x408
  414768:	mov	w2, #0x5                   	// #5
  41476c:	mov	x0, #0x0                   	// #0
  414770:	str	x3, [sp, #248]
  414774:	bl	401c70 <dcgettext@plt>
  414778:	bl	401cc0 <printf@plt>
  41477c:	ldr	x0, [x21, #128]
  414780:	cbz	x0, 414f08 <ferror@plt+0x131c8>
  414784:	mov	x2, x19
  414788:	add	x1, x21, #0x88
  41478c:	add	x0, x21, #0x80
  414790:	bl	404c18 <ferror@plt+0x2ed8>
  414794:	adrp	x2, 45b000 <warn@@Base+0xb640>
  414798:	mov	x1, x0
  41479c:	add	x0, x2, #0x3f0
  4147a0:	bl	401cc0 <printf@plt>
  4147a4:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4147a8:	mov	w2, #0x5                   	// #5
  4147ac:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4147b0:	mov	x0, #0x0                   	// #0
  4147b4:	add	x1, x1, #0x8b0
  4147b8:	bl	401c70 <dcgettext@plt>
  4147bc:	ldr	w1, [x25, #868]
  4147c0:	add	x22, x25, #0x364
  4147c4:	add	w2, w1, w1, lsl #1
  4147c8:	ldp	x1, x3, [x19, #24]
  4147cc:	udiv	x2, x3, x2
  4147d0:	bl	401cc0 <printf@plt>
  4147d4:	str	xzr, [sp, #232]
  4147d8:	ldr	w2, [x21, #92]
  4147dc:	cbz	w2, 414ec4 <ferror@plt+0x13184>
  4147e0:	ldr	x0, [x21, #120]
  4147e4:	cbz	x0, 414ef0 <ferror@plt+0x131b0>
  4147e8:	ubfiz	x2, x2, #6, #32
  4147ec:	add	x2, x0, x2
  4147f0:	cmp	x2, x0
  4147f4:	ldr	x24, [x19, #32]
  4147f8:	b.ls	41483c <ferror@plt+0x12afc>  // b.plast
  4147fc:	nop
  414800:	ldr	x1, [x0]
  414804:	cmp	x1, #0x1
  414808:	b.ne	414830 <ferror@plt+0x12af0>  // b.any
  41480c:	ldr	x1, [x19, #16]
  414810:	ldr	x3, [x0, #24]
  414814:	cmp	x1, x3
  414818:	b.cc	414830 <ferror@plt+0x12af0>  // b.lo, b.ul, b.last
  41481c:	ldr	x4, [x0, #48]
  414820:	add	x1, x1, x24
  414824:	add	x4, x3, x4
  414828:	cmp	x1, x4
  41482c:	b.ls	4153b8 <ferror@plt+0x13678>  // b.plast
  414830:	add	x0, x0, #0x40
  414834:	cmp	x0, x2
  414838:	b.cc	414800 <ferror@plt+0x12ac0>  // b.lo, b.ul, b.last
  41483c:	ldr	x26, [x19, #24]
  414840:	mov	w2, #0x5                   	// #5
  414844:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414848:	mov	x0, #0x0                   	// #0
  41484c:	add	x1, x1, #0x420
  414850:	bl	401c70 <dcgettext@plt>
  414854:	mov	x4, x24
  414858:	mov	x5, x0
  41485c:	mov	x2, x26
  414860:	mov	x0, x27
  414864:	mov	x1, x28
  414868:	mov	x3, #0x1                   	// #1
  41486c:	bl	4103d0 <ferror@plt+0xe690>
  414870:	mov	x27, x0
  414874:	cbz	x0, 4149ac <ferror@plt+0x12c6c>
  414878:	ldr	w0, [x25, #868]
  41487c:	mov	x1, #0x30                  	// #48
  414880:	mov	x26, x27
  414884:	add	w0, w0, w0, lsl #1
  414888:	udiv	x0, x24, x0
  41488c:	str	x0, [sp, #232]
  414890:	bl	44e9e0 <ferror@plt+0x4cca0>
  414894:	ldr	w1, [x25, #868]
  414898:	mov	x28, x0
  41489c:	str	x28, [sp, #224]
  4148a0:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4148a4:	add	x25, x4, #0x398
  4148a8:	add	w0, w1, w1, lsl #1
  4148ac:	sub	x0, x24, x0
  4148b0:	cmn	x27, x0
  4148b4:	b.cs	414944 <ferror@plt+0x12c04>  // b.hs, b.nlast
  4148b8:	ldr	x3, [x25]
  4148bc:	strh	wzr, [x28]
  4148c0:	strh	wzr, [x28, #16]
  4148c4:	mov	x0, x26
  4148c8:	strh	wzr, [x28, #32]
  4148cc:	add	x28, x28, #0x30
  4148d0:	blr	x3
  4148d4:	ldr	w1, [x22]
  4148d8:	ldr	x3, [x25]
  4148dc:	stur	x0, [x28, #-40]
  4148e0:	add	x26, x26, w1, uxtw
  4148e4:	mov	x0, x26
  4148e8:	blr	x3
  4148ec:	ldr	w1, [x22]
  4148f0:	ldr	x3, [x25]
  4148f4:	stur	x0, [x28, #-24]
  4148f8:	add	x26, x26, w1, uxtw
  4148fc:	mov	x0, x26
  414900:	blr	x3
  414904:	ldr	w1, [x22]
  414908:	ldur	x5, [x28, #-40]
  41490c:	ldur	x4, [x28, #-24]
  414910:	add	w3, w1, w1, lsl #1
  414914:	ldr	x6, [sp, #264]
  414918:	sub	x3, x24, x3
  41491c:	add	x26, x26, w1, uxtw
  414920:	add	x3, x27, x3
  414924:	add	x0, x0, x6
  414928:	add	x5, x5, x6
  41492c:	add	x4, x4, x6
  414930:	stur	x5, [x28, #-40]
  414934:	stur	x4, [x28, #-24]
  414938:	cmp	x26, x3
  41493c:	stur	x0, [x28, #-8]
  414940:	b.ls	4148b8 <ferror@plt+0x12b78>  // b.plast
  414944:	mov	x0, x27
  414948:	bl	401bc0 <free@plt>
  41494c:	ldr	w1, [x21, #100]
  414950:	mov	w0, #0x50                  	// #80
  414954:	ldr	x2, [x21, #112]
  414958:	mov	x26, x2
  41495c:	umaddl	x0, w1, w0, x2
  414960:	cmp	x2, x0
  414964:	b.cs	4149a4 <ferror@plt+0x12c64>  // b.hs, b.nlast
  414968:	ldr	w0, [x26, #4]
  41496c:	cmp	w0, #0x4
  414970:	b.ne	414990 <ferror@plt+0x12c50>  // b.any
  414974:	ldr	w0, [x26, #44]
  414978:	cmp	w0, w1
  41497c:	b.cs	414990 <ferror@plt+0x12c50>  // b.hs, b.nlast
  414980:	mov	w3, #0x50                  	// #80
  414984:	umaddl	x0, w0, w3, x2
  414988:	cmp	x19, x0
  41498c:	b.eq	414ac0 <ferror@plt+0x12d80>  // b.none
  414990:	mov	w0, #0x50                  	// #80
  414994:	add	x26, x26, #0x50
  414998:	umaddl	x0, w1, w0, x2
  41499c:	cmp	x26, x0
  4149a0:	b.cc	414968 <ferror@plt+0x12c28>  // b.lo, b.ul, b.last
  4149a4:	ldr	x0, [sp, #232]
  4149a8:	cbnz	x0, 41504c <ferror@plt+0x1330c>
  4149ac:	ldr	x0, [sp, #224]
  4149b0:	cbz	x0, 4149b8 <ferror@plt+0x12c78>
  4149b4:	bl	401bc0 <free@plt>
  4149b8:	ldr	x0, [sp, #240]
  4149bc:	cbz	x0, 4149c4 <ferror@plt+0x12c84>
  4149c0:	bl	401bc0 <free@plt>
  4149c4:	ldr	x0, [sp, #144]
  4149c8:	str	xzr, [sp, #224]
  4149cc:	str	xzr, [sp, #240]
  4149d0:	sub	x0, x0, #0x1
  4149d4:	str	x0, [sp, #144]
  4149d8:	cmn	x0, #0x1
  4149dc:	b.ne	4145cc <ferror@plt+0x1288c>  // b.any
  4149e0:	ldp	x21, x22, [sp, #48]
  4149e4:	ldp	x23, x24, [sp, #64]
  4149e8:	ldp	x25, x26, [sp, #80]
  4149ec:	ldr	x0, [sp, #272]
  4149f0:	cbz	x0, 4149f8 <ferror@plt+0x12cb8>
  4149f4:	bl	401bc0 <free@plt>
  4149f8:	ldr	x0, [sp, #304]
  4149fc:	cbz	x0, 414a04 <ferror@plt+0x12cc4>
  414a00:	bl	401bc0 <free@plt>
  414a04:	ldr	w0, [sp, #188]
  414a08:	ldp	x29, x30, [sp, #16]
  414a0c:	ldp	x19, x20, [sp, #32]
  414a10:	ldp	x27, x28, [sp, #96]
  414a14:	add	sp, sp, #0x140
  414a18:	ret
  414a1c:	ldr	w0, [x21, #100]
  414a20:	b	414704 <ferror@plt+0x129c4>
  414a24:	mov	x1, x28
  414a28:	mov	w2, #0x5                   	// #5
  414a2c:	mov	x0, #0x0                   	// #0
  414a30:	bl	401c70 <dcgettext@plt>
  414a34:	mov	x1, x25
  414a38:	mov	x2, #0x12                  	// #18
  414a3c:	bl	401a50 <strncmp@plt>
  414a40:	cbnz	w0, 4146f0 <ferror@plt+0x129b0>
  414a44:	ldr	x0, [x21, #128]
  414a48:	cbz	x0, 414ecc <ferror@plt+0x1318c>
  414a4c:	ldr	x1, [x21, #136]
  414a50:	ldr	w3, [x22]
  414a54:	add	x26, x0, x3
  414a58:	cmp	x3, x1
  414a5c:	b.cc	4146dc <ferror@plt+0x1299c>  // b.lo, b.ul, b.last
  414a60:	mov	x1, x28
  414a64:	mov	w2, #0x5                   	// #5
  414a68:	mov	x0, #0x0                   	// #0
  414a6c:	bl	401c70 <dcgettext@plt>
  414a70:	b	4146e0 <ferror@plt+0x129a0>
  414a74:	adrp	x3, 456000 <warn@@Base+0x6640>
  414a78:	add	x26, x3, #0xd60
  414a7c:	mov	x1, x26
  414a80:	mov	w2, #0x5                   	// #5
  414a84:	mov	x0, #0x0                   	// #0
  414a88:	bl	401c70 <dcgettext@plt>
  414a8c:	mov	x1, x25
  414a90:	mov	x2, #0x12                  	// #18
  414a94:	bl	401a50 <strncmp@plt>
  414a98:	cbnz	w0, 4146f0 <ferror@plt+0x129b0>
  414a9c:	mov	x1, x26
  414aa0:	mov	w2, #0x5                   	// #5
  414aa4:	mov	x0, #0x0                   	// #0
  414aa8:	bl	401c70 <dcgettext@plt>
  414aac:	b	4146e0 <ferror@plt+0x129a0>
  414ab0:	ldr	x1, [sp, #120]
  414ab4:	mov	w2, #0x5                   	// #5
  414ab8:	bl	401c70 <dcgettext@plt>
  414abc:	b	414a34 <ferror@plt+0x12cf4>
  414ac0:	ldp	x1, x2, [x26, #24]
  414ac4:	add	x4, sp, #0xd0
  414ac8:	add	x3, sp, #0xd8
  414acc:	mov	x0, x21
  414ad0:	bl	410770 <ferror@plt+0xea30>
  414ad4:	cbz	w0, 41544c <ferror@plt+0x1370c>
  414ad8:	ldp	x0, x25, [sp, #208]
  414adc:	add	x0, x0, x0, lsl #1
  414ae0:	mov	x28, x25
  414ae4:	add	x0, x25, x0, lsl #3
  414ae8:	cmp	x25, x0
  414aec:	b.cs	414c68 <ferror@plt+0x12f28>  // b.hs, b.nlast
  414af0:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  414af4:	adrp	x0, 45b000 <warn@@Base+0xb640>
  414af8:	add	x1, x27, #0x4a0
  414afc:	add	x0, x0, #0x4c8
  414b00:	str	x1, [sp, #128]
  414b04:	str	x0, [sp, #152]
  414b08:	b	414c00 <ferror@plt+0x12ec0>
  414b0c:	ldrh	w0, [x21, #82]
  414b10:	cmp	w0, #0x8
  414b14:	b.eq	414c10 <ferror@plt+0x12ed0>  // b.none
  414b18:	cmp	w0, #0x2b
  414b1c:	and	w0, w27, #0xff
  414b20:	csel	w7, w0, w27, eq  // eq = none
  414b24:	str	w7, [sp, #120]
  414b28:	mov	w0, w7
  414b2c:	bl	402670 <ferror@plt+0x930>
  414b30:	ldr	w7, [sp, #120]
  414b34:	cbz	x0, 414c28 <ferror@plt+0x12ee8>
  414b38:	ldr	x1, [sp, #136]
  414b3c:	mov	x2, #0xd                   	// #13
  414b40:	str	x0, [sp, #120]
  414b44:	bl	401a50 <strncmp@plt>
  414b48:	cbnz	w0, 414cb0 <ferror@plt+0x12f70>
  414b4c:	ldr	w1, [x22]
  414b50:	ldr	x0, [x28]
  414b54:	add	w4, w1, w1, lsl #1
  414b58:	ldr	x2, [sp, #232]
  414b5c:	udiv	x4, x0, x4
  414b60:	cmp	x4, x2
  414b64:	b.cs	414cf0 <ferror@plt+0x12fb0>  // b.hs, b.nlast
  414b68:	cbz	w24, 414c7c <ferror@plt+0x12f3c>
  414b6c:	ldr	x2, [sp, #280]
  414b70:	ubfx	x3, x27, #8, #32
  414b74:	lsr	x24, x27, #8
  414b78:	cmp	x2, x3
  414b7c:	b.ls	414c90 <ferror@plt+0x12f50>  // b.plast
  414b80:	mov	w1, w1
  414b84:	lsl	x3, x3, #5
  414b88:	ldr	x2, [sp, #272]
  414b8c:	add	x4, x4, x4, lsl #1
  414b90:	udiv	x0, x0, x1
  414b94:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  414b98:	movk	x1, #0xaaab
  414b9c:	add	x8, x2, x3
  414ba0:	ldr	x9, [x2, x3]
  414ba4:	lsl	x4, x4, #4
  414ba8:	umulh	x1, x0, x1
  414bac:	ldrh	w8, [x8, #28]
  414bb0:	ldr	x2, [x28, #16]
  414bb4:	and	x3, x1, #0xfffffffffffffffe
  414bb8:	ldr	x7, [sp, #224]
  414bbc:	add	x1, x3, x1, lsr #1
  414bc0:	sub	x0, x0, x1
  414bc4:	add	x1, x2, x9
  414bc8:	add	x3, x7, x4
  414bcc:	cmp	x0, #0x1
  414bd0:	b.eq	414ce4 <ferror@plt+0x12fa4>  // b.none
  414bd4:	cmp	x0, #0x2
  414bd8:	b.eq	414cd8 <ferror@plt+0x12f98>  // b.none
  414bdc:	strh	w8, [x7, x4]
  414be0:	str	x1, [x3, #8]
  414be4:	nop
  414be8:	ldr	x0, [sp, #208]
  414bec:	add	x28, x28, #0x18
  414bf0:	add	x0, x0, x0, lsl #1
  414bf4:	add	x0, x25, x0, lsl #3
  414bf8:	cmp	x28, x0
  414bfc:	b.cs	414c68 <ferror@plt+0x12f28>  // b.hs, b.nlast
  414c00:	ldr	x0, [sp, #128]
  414c04:	ldr	x27, [x28, #8]
  414c08:	ldr	w24, [x0]
  414c0c:	cbz	w24, 414b0c <ferror@plt+0x12dcc>
  414c10:	and	w7, w27, #0xff
  414c14:	str	w7, [sp, #120]
  414c18:	mov	w0, w7
  414c1c:	bl	402670 <ferror@plt+0x930>
  414c20:	ldr	w7, [sp, #120]
  414c24:	cbnz	x0, 414b38 <ferror@plt+0x12df8>
  414c28:	mov	w2, #0x5                   	// #5
  414c2c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414c30:	add	x1, x1, #0x430
  414c34:	str	w7, [sp, #120]
  414c38:	bl	401c70 <dcgettext@plt>
  414c3c:	add	x28, x28, #0x18
  414c40:	ldr	w7, [sp, #120]
  414c44:	mov	w1, w7
  414c48:	bl	44f9c0 <warn@@Base>
  414c4c:	ldr	x0, [sp, #208]
  414c50:	ldr	x25, [sp, #216]
  414c54:	add	x0, x0, x0, lsl #1
  414c58:	add	x0, x25, x0, lsl #3
  414c5c:	cmp	x28, x0
  414c60:	b.cc	414c00 <ferror@plt+0x12ec0>  // b.lo, b.ul, b.last
  414c64:	nop
  414c68:	mov	x0, x25
  414c6c:	bl	401bc0 <free@plt>
  414c70:	ldr	w1, [x21, #100]
  414c74:	ldr	x2, [x21, #112]
  414c78:	b	414990 <ferror@plt+0x12c50>
  414c7c:	ldr	x2, [sp, #280]
  414c80:	lsr	x24, x27, #32
  414c84:	mov	x3, x24
  414c88:	cmp	x2, x3
  414c8c:	b.hi	414b80 <ferror@plt+0x12e40>  // b.pmore
  414c90:	ldr	x1, [sp, #152]
  414c94:	mov	w2, #0x5                   	// #5
  414c98:	mov	x0, #0x0                   	// #0
  414c9c:	bl	401c70 <dcgettext@plt>
  414ca0:	mov	w1, w24
  414ca4:	bl	44f9c0 <warn@@Base>
  414ca8:	ldr	x25, [sp, #216]
  414cac:	b	414be8 <ferror@plt+0x12ea8>
  414cb0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414cb4:	add	x1, x1, #0x468
  414cb8:	mov	w2, #0x5                   	// #5
  414cbc:	mov	x0, #0x0                   	// #0
  414cc0:	bl	401c70 <dcgettext@plt>
  414cc4:	ldr	x4, [sp, #120]
  414cc8:	mov	x1, x4
  414ccc:	bl	44f9c0 <warn@@Base>
  414cd0:	ldr	x25, [sp, #216]
  414cd4:	b	414be8 <ferror@plt+0x12ea8>
  414cd8:	strh	w8, [x3, #32]
  414cdc:	str	x1, [x3, #40]
  414ce0:	b	414be8 <ferror@plt+0x12ea8>
  414ce4:	strh	w8, [x3, #16]
  414ce8:	str	x1, [x3, #24]
  414cec:	b	414be8 <ferror@plt+0x12ea8>
  414cf0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414cf4:	mov	w2, #0x5                   	// #5
  414cf8:	add	x1, x1, #0x498
  414cfc:	mov	x0, #0x0                   	// #0
  414d00:	str	x4, [sp, #120]
  414d04:	b	414cc0 <ferror@plt+0x12f80>
  414d08:	adrp	x1, 456000 <warn@@Base+0x6640>
  414d0c:	mov	w2, #0x5                   	// #5
  414d10:	add	x1, x1, #0xd78
  414d14:	mov	x0, #0x0                   	// #0
  414d18:	bl	401c70 <dcgettext@plt>
  414d1c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414d20:	mov	x2, #0x16                  	// #22
  414d24:	add	x1, x1, #0x3a8
  414d28:	bl	401a50 <strncmp@plt>
  414d2c:	ldr	x22, [x21, #128]
  414d30:	cbnz	w0, 41503c <ferror@plt+0x132fc>
  414d34:	cbz	x22, 4153f8 <ferror@plt+0x136b8>
  414d38:	ldr	x0, [x21, #136]
  414d3c:	ldr	w27, [x19]
  414d40:	cmp	x27, x0
  414d44:	b.cc	41549c <ferror@plt+0x1375c>  // b.lo, b.ul, b.last
  414d48:	adrp	x1, 456000 <warn@@Base+0x6640>
  414d4c:	add	x1, x1, #0xd78
  414d50:	mov	w2, #0x5                   	// #5
  414d54:	mov	x0, #0x0                   	// #0
  414d58:	bl	401c70 <dcgettext@plt>
  414d5c:	ldr	w28, [x21, #100]
  414d60:	mov	x27, x0
  414d64:	ldr	x25, [x21, #112]
  414d68:	add	x27, x27, #0x16
  414d6c:	mov	x22, x25
  414d70:	cbz	w28, 414578 <ferror@plt+0x12838>
  414d74:	adrp	x0, 456000 <warn@@Base+0x6640>
  414d78:	add	x0, x0, #0xd78
  414d7c:	str	x0, [sp, #120]
  414d80:	adrp	x0, 456000 <warn@@Base+0x6640>
  414d84:	add	x0, x0, #0xd68
  414d88:	str	x0, [sp, #128]
  414d8c:	adrp	x25, 45b000 <warn@@Base+0xb640>
  414d90:	add	x25, x25, #0x3c0
  414d94:	cbz	x22, 414df4 <ferror@plt+0x130b4>
  414d98:	ldr	x0, [x21, #128]
  414d9c:	cbz	x0, 414eb4 <ferror@plt+0x13174>
  414da0:	ldr	x1, [x21, #136]
  414da4:	ldr	w3, [x22]
  414da8:	cmp	x3, x1
  414dac:	b.cs	414e48 <ferror@plt+0x13108>  // b.hs, b.nlast
  414db0:	add	x26, x0, x3
  414db4:	mov	x1, x25
  414db8:	mov	x0, x26
  414dbc:	mov	x2, #0x17                  	// #23
  414dc0:	bl	401a50 <strncmp@plt>
  414dc4:	cbnz	w0, 414ddc <ferror@plt+0x1309c>
  414dc8:	mov	x0, x26
  414dcc:	add	x0, x0, #0x17
  414dd0:	mov	x1, x27
  414dd4:	bl	401ba0 <strcmp@plt>
  414dd8:	cbz	w0, 414e40 <ferror@plt+0x13100>
  414ddc:	add	x24, x24, #0x1
  414de0:	add	x22, x22, #0x50
  414de4:	cmp	x24, w28, uxtw
  414de8:	mov	w0, w28
  414dec:	b.cs	414704 <ferror@plt+0x129c4>  // b.hs, b.nlast
  414df0:	cbnz	x22, 414d98 <ferror@plt+0x13058>
  414df4:	adrp	x3, 456000 <warn@@Base+0x6640>
  414df8:	add	x26, x3, #0xd60
  414dfc:	mov	x1, x26
  414e00:	mov	w2, #0x5                   	// #5
  414e04:	mov	x0, #0x0                   	// #0
  414e08:	bl	401c70 <dcgettext@plt>
  414e0c:	mov	x1, x25
  414e10:	mov	x2, #0x17                  	// #23
  414e14:	bl	401a50 <strncmp@plt>
  414e18:	cbnz	w0, 414e98 <ferror@plt+0x13158>
  414e1c:	mov	w2, #0x5                   	// #5
  414e20:	mov	x1, x26
  414e24:	mov	x0, #0x0                   	// #0
  414e28:	bl	401c70 <dcgettext@plt>
  414e2c:	mov	x1, x27
  414e30:	ldr	w28, [x21, #100]
  414e34:	add	x0, x0, #0x17
  414e38:	bl	401ba0 <strcmp@plt>
  414e3c:	cbnz	w0, 414ddc <ferror@plt+0x1309c>
  414e40:	mov	w0, w28
  414e44:	b	414704 <ferror@plt+0x129c4>
  414e48:	ldr	x1, [sp, #120]
  414e4c:	mov	w2, #0x5                   	// #5
  414e50:	mov	x0, #0x0                   	// #0
  414e54:	bl	401c70 <dcgettext@plt>
  414e58:	mov	x1, x25
  414e5c:	mov	x2, #0x17                  	// #23
  414e60:	bl	401a50 <strncmp@plt>
  414e64:	cbnz	w0, 414e98 <ferror@plt+0x13158>
  414e68:	ldr	x0, [x21, #128]
  414e6c:	cbz	x0, 414edc <ferror@plt+0x1319c>
  414e70:	ldr	x1, [x21, #136]
  414e74:	ldr	w3, [x22]
  414e78:	cmp	x3, x1
  414e7c:	b.cc	415490 <ferror@plt+0x13750>  // b.lo, b.ul, b.last
  414e80:	ldr	x1, [sp, #120]
  414e84:	mov	w2, #0x5                   	// #5
  414e88:	mov	x0, #0x0                   	// #0
  414e8c:	bl	401c70 <dcgettext@plt>
  414e90:	ldr	w28, [x21, #100]
  414e94:	b	414dcc <ferror@plt+0x1308c>
  414e98:	ldr	w28, [x21, #100]
  414e9c:	add	x24, x24, #0x1
  414ea0:	add	x22, x22, #0x50
  414ea4:	mov	w0, w28
  414ea8:	cmp	x24, w28, uxtw
  414eac:	b.cc	414df0 <ferror@plt+0x130b0>  // b.lo, b.ul, b.last
  414eb0:	b	414704 <ferror@plt+0x129c4>
  414eb4:	ldr	x1, [sp, #128]
  414eb8:	mov	w2, #0x5                   	// #5
  414ebc:	bl	401c70 <dcgettext@plt>
  414ec0:	b	414e58 <ferror@plt+0x13118>
  414ec4:	ldr	x24, [x19, #32]
  414ec8:	b	41483c <ferror@plt+0x12afc>
  414ecc:	ldr	x1, [sp, #120]
  414ed0:	mov	w2, #0x5                   	// #5
  414ed4:	bl	401c70 <dcgettext@plt>
  414ed8:	b	4146e0 <ferror@plt+0x129a0>
  414edc:	ldr	x1, [sp, #128]
  414ee0:	mov	w2, #0x5                   	// #5
  414ee4:	bl	401c70 <dcgettext@plt>
  414ee8:	ldr	w28, [x21, #100]
  414eec:	b	414dcc <ferror@plt+0x1308c>
  414ef0:	mov	x0, x21
  414ef4:	bl	410cf8 <ferror@plt+0xefb8>
  414ef8:	cbz	w0, 4149ac <ferror@plt+0x12c6c>
  414efc:	ldr	w2, [x21, #92]
  414f00:	ldr	x0, [x21, #120]
  414f04:	b	4147e8 <ferror@plt+0x12aa8>
  414f08:	ldr	w1, [x19]
  414f0c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  414f10:	add	x0, x0, #0x3e8
  414f14:	bl	401cc0 <printf@plt>
  414f18:	b	4147a4 <ferror@plt+0x12a64>
  414f1c:	ldr	x28, [x0]
  414f20:	cbz	x28, 414578 <ferror@plt+0x12838>
  414f24:	adrp	x25, 45b000 <warn@@Base+0xb640>
  414f28:	adrp	x27, 456000 <warn@@Base+0x6640>
  414f2c:	adrp	x0, 456000 <warn@@Base+0x6640>
  414f30:	add	x25, x25, #0x390
  414f34:	add	x0, x0, #0xd68
  414f38:	add	x27, x27, #0xd78
  414f3c:	mov	w24, #0x50                  	// #80
  414f40:	str	x0, [sp, #120]
  414f44:	b	414f60 <ferror@plt+0x13220>
  414f48:	mov	x1, x25
  414f4c:	bl	401ba0 <strcmp@plt>
  414f50:	cbz	w0, 414fa4 <ferror@plt+0x13264>
  414f54:	ldr	x28, [x28]
  414f58:	cbz	x28, 414578 <ferror@plt+0x12838>
  414f5c:	ldr	x22, [x21, #112]
  414f60:	ldr	w0, [x28, #8]
  414f64:	umaddl	x22, w0, w24, x22
  414f68:	cbz	x22, 414fb0 <ferror@plt+0x13270>
  414f6c:	ldr	x0, [x21, #128]
  414f70:	cbz	x0, 414fc8 <ferror@plt+0x13288>
  414f74:	ldr	x2, [x21, #136]
  414f78:	ldr	w1, [x22]
  414f7c:	add	x0, x0, x1
  414f80:	cmp	x1, x2
  414f84:	b.cc	414f48 <ferror@plt+0x13208>  // b.lo, b.ul, b.last
  414f88:	mov	w2, #0x5                   	// #5
  414f8c:	mov	x1, x27
  414f90:	mov	x0, #0x0                   	// #0
  414f94:	bl	401c70 <dcgettext@plt>
  414f98:	mov	x1, x25
  414f9c:	bl	401ba0 <strcmp@plt>
  414fa0:	cbnz	w0, 414f54 <ferror@plt+0x13214>
  414fa4:	ldr	w0, [x21, #100]
  414fa8:	mov	x24, x26
  414fac:	b	414704 <ferror@plt+0x129c4>
  414fb0:	adrp	x1, 456000 <warn@@Base+0x6640>
  414fb4:	mov	w2, #0x5                   	// #5
  414fb8:	add	x1, x1, #0xd60
  414fbc:	mov	x0, #0x0                   	// #0
  414fc0:	bl	401c70 <dcgettext@plt>
  414fc4:	b	414f48 <ferror@plt+0x13208>
  414fc8:	ldr	x1, [sp, #120]
  414fcc:	mov	w2, #0x5                   	// #5
  414fd0:	bl	401c70 <dcgettext@plt>
  414fd4:	b	414f48 <ferror@plt+0x13208>
  414fd8:	adrp	x1, 456000 <warn@@Base+0x6640>
  414fdc:	mov	w2, #0x5                   	// #5
  414fe0:	add	x1, x1, #0xd78
  414fe4:	mov	x0, #0x0                   	// #0
  414fe8:	bl	401c70 <dcgettext@plt>
  414fec:	adrp	x1, 45b000 <warn@@Base+0xb640>
  414ff0:	mov	x2, #0xd                   	// #13
  414ff4:	add	x1, x1, #0x3d8
  414ff8:	bl	401a50 <strncmp@plt>
  414ffc:	cbnz	w0, 414674 <ferror@plt+0x12934>
  415000:	ldr	x22, [x21, #128]
  415004:	cbz	x22, 41542c <ferror@plt+0x136ec>
  415008:	ldr	x1, [x21, #136]
  41500c:	ldr	w0, [x19]
  415010:	add	x22, x22, x0
  415014:	cmp	x0, x1
  415018:	b.cc	415034 <ferror@plt+0x132f4>  // b.lo, b.ul, b.last
  41501c:	adrp	x1, 456000 <warn@@Base+0x6640>
  415020:	mov	w2, #0x5                   	// #5
  415024:	add	x1, x1, #0xd78
  415028:	mov	x0, #0x0                   	// #0
  41502c:	bl	401c70 <dcgettext@plt>
  415030:	mov	x22, x0
  415034:	add	x27, x22, #0xd
  415038:	b	41467c <ferror@plt+0x1293c>
  41503c:	cbz	x22, 415408 <ferror@plt+0x136c8>
  415040:	ldr	w26, [x19]
  415044:	ldr	x3, [x21, #136]
  415048:	b	414650 <ferror@plt+0x12910>
  41504c:	ldr	x0, [sp, #280]
  415050:	lsl	x0, x0, #5
  415054:	bl	4539a0 <warn@@Base+0x3fe0>
  415058:	ldr	x1, [sp, #280]
  41505c:	str	x0, [sp, #288]
  415060:	cbz	x1, 4150ac <ferror@plt+0x1336c>
  415064:	ldr	x2, [sp, #272]
  415068:	add	x4, x2, x1, lsl #5
  41506c:	mov	x1, #0x0                   	// #0
  415070:	ldr	x3, [x2]
  415074:	cbz	x3, 4150a0 <ferror@plt+0x13360>
  415078:	ldrb	w3, [x2, #24]
  41507c:	and	w3, w3, #0xf
  415080:	cmp	w3, #0x2
  415084:	b.ne	4150a0 <ferror@plt+0x13360>  // b.any
  415088:	add	x3, x0, x1, lsl #5
  41508c:	add	x1, x1, #0x1
  415090:	ldp	x6, x7, [x2]
  415094:	stp	x6, x7, [x3]
  415098:	ldp	x6, x7, [x2, #16]
  41509c:	stp	x6, x7, [x3, #16]
  4150a0:	add	x2, x2, #0x20
  4150a4:	cmp	x4, x2
  4150a8:	b.ne	415070 <ferror@plt+0x13330>  // b.any
  4150ac:	adrp	x3, 402000 <ferror@plt+0x2c0>
  4150b0:	mov	x2, #0x20                  	// #32
  4150b4:	add	x3, x3, #0xf70
  4150b8:	str	x1, [sp, #296]
  4150bc:	bl	4019b0 <qsort@plt>
  4150c0:	ldp	x19, x0, [sp, #224]
  4150c4:	add	x0, x0, x0, lsl #1
  4150c8:	add	x0, x19, x0, lsl #4
  4150cc:	cmp	x19, x0
  4150d0:	b.cs	415324 <ferror@plt+0x135e4>  // b.hs, b.nlast
  4150d4:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4150d8:	add	x0, x0, #0x508
  4150dc:	str	x0, [sp, #120]
  4150e0:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4150e4:	add	x0, x0, #0x510
  4150e8:	adrp	x24, 4ac000 <warn@@Base+0x5c640>
  4150ec:	adrp	x28, 45b000 <warn@@Base+0xb640>
  4150f0:	adrp	x27, 457000 <warn@@Base+0x7640>
  4150f4:	adrp	x25, 45d000 <warn@@Base+0xd640>
  4150f8:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4150fc:	add	x24, x24, #0x488
  415100:	add	x1, x1, #0x500
  415104:	add	x28, x28, #0x4f8
  415108:	add	x27, x27, #0xfd0
  41510c:	add	x25, x25, #0x4d0
  415110:	str	x0, [sp, #128]
  415114:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415118:	add	x0, x0, #0x550
  41511c:	str	x0, [sp, #168]
  415120:	str	x1, [sp, #176]
  415124:	b	4151cc <ferror@plt+0x1348c>
  415128:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41512c:	add	x26, x3, x2
  415130:	mov	w1, #0x8                   	// #8
  415134:	mov	x0, x26
  415138:	ldr	x2, [x4, #920]
  41513c:	blr	x2
  415140:	and	x7, x0, #0xffffffff
  415144:	ldr	w5, [x22]
  415148:	tst	x0, #0x100000000
  41514c:	adrp	x1, 484000 <warn@@Base+0x34640>
  415150:	adrp	x3, 45b000 <warn@@Base+0xb640>
  415154:	add	x1, x1, #0x810
  415158:	add	x3, x3, #0x310
  41515c:	lsr	x8, x0, #48
  415160:	csel	x3, x3, x1, ne  // ne = any
  415164:	mul	x5, x5, x7
  415168:	tst	x0, #0x200000000
  41516c:	adrp	x4, 45b000 <warn@@Base+0xb640>
  415170:	add	x4, x4, #0x320
  415174:	csel	x4, x4, x1, ne  // ne = any
  415178:	ubfx	x2, x0, #32, #16
  41517c:	mov	w1, w8
  415180:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415184:	add	x0, x0, #0x578
  415188:	stp	x8, x7, [sp, #152]
  41518c:	bl	401cc0 <printf@plt>
  415190:	ldp	x8, x7, [sp, #152]
  415194:	cmp	x8, #0x1
  415198:	b.eq	415330 <ferror@plt+0x135f0>  // b.none
  41519c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4151a0:	add	x1, x1, #0x5a8
  4151a4:	mov	w2, #0x5                   	// #5
  4151a8:	mov	x0, #0x0                   	// #0
  4151ac:	bl	401c70 <dcgettext@plt>
  4151b0:	bl	401cc0 <printf@plt>
  4151b4:	ldp	x1, x0, [sp, #224]
  4151b8:	add	x19, x19, #0x30
  4151bc:	add	x0, x0, x0, lsl #1
  4151c0:	add	x0, x1, x0, lsl #4
  4151c4:	cmp	x19, x0
  4151c8:	b.cs	415324 <ferror@plt+0x135e4>  // b.hs, b.nlast
  4151cc:	ldp	x1, x2, [sp, #288]
  4151d0:	add	x8, sp, #0xd0
  4151d4:	ldp	x3, x4, [sp, #304]
  4151d8:	add	x7, sp, #0xd8
  4151dc:	ldrh	w0, [x21, #82]
  4151e0:	ldrh	w5, [x19]
  4151e4:	ldr	x6, [x19, #8]
  4151e8:	str	x8, [sp]
  4151ec:	bl	404d50 <ferror@plt+0x3010>
  4151f0:	ldr	x3, [x24]
  4151f4:	mov	x0, x28
  4151f8:	mov	x2, #0x2                   	// #2
  4151fc:	mov	x1, #0x1                   	// #1
  415200:	bl	401c10 <fwrite@plt>
  415204:	ldr	x0, [sp, #216]
  415208:	cbz	x0, 41521c <ferror@plt+0x134dc>
  41520c:	ldr	x1, [x24]
  415210:	bl	401910 <fputs@plt>
  415214:	ldr	x1, [sp, #208]
  415218:	cbnz	x1, 415380 <ferror@plt+0x13640>
  41521c:	ldr	x3, [x24]
  415220:	mov	x2, #0x4                   	// #4
  415224:	ldr	x0, [sp, #120]
  415228:	mov	x1, #0x1                   	// #1
  41522c:	bl	401c10 <fwrite@plt>
  415230:	ldr	x26, [x19, #8]
  415234:	mov	x0, x27
  415238:	bl	401cc0 <printf@plt>
  41523c:	mov	x1, x26
  415240:	mov	x0, x25
  415244:	bl	401cc0 <printf@plt>
  415248:	ldr	x1, [x24]
  41524c:	mov	w0, #0x2d                  	// #45
  415250:	bl	4019a0 <fputc@plt>
  415254:	ldr	x26, [x19, #24]
  415258:	mov	x0, x27
  41525c:	bl	401cc0 <printf@plt>
  415260:	mov	x1, x26
  415264:	mov	x0, x25
  415268:	bl	401cc0 <printf@plt>
  41526c:	ldr	x2, [x19, #40]
  415270:	ldr	x0, [sp, #128]
  415274:	ldr	x1, [sp, #264]
  415278:	sub	x1, x2, x1
  41527c:	bl	401cc0 <printf@plt>
  415280:	ldr	x3, [sp, #240]
  415284:	cbz	x3, 4151b4 <ferror@plt+0x13474>
  415288:	ldrh	w0, [x19, #32]
  41528c:	ldr	x1, [x19, #40]
  415290:	str	x1, [sp, #208]
  415294:	cbz	w0, 4152b8 <ferror@plt+0x13578>
  415298:	ldr	w2, [x21, #100]
  41529c:	cmp	w0, w2
  4152a0:	b.cs	4153c0 <ferror@plt+0x13680>  // b.hs, b.nlast
  4152a4:	ldr	x2, [x21, #112]
  4152a8:	mov	w4, #0x50                  	// #80
  4152ac:	umaddl	x0, w0, w4, x2
  4152b0:	ldr	x0, [x0, #16]
  4152b4:	add	x1, x1, x0
  4152b8:	ldp	x4, x0, [sp, #248]
  4152bc:	sub	x2, x1, x0
  4152c0:	str	x2, [sp, #208]
  4152c4:	cmp	x2, x4
  4152c8:	b.cs	4152dc <ferror@plt+0x1359c>  // b.hs, b.nlast
  4152cc:	add	x0, x0, x4
  4152d0:	sub	x0, x0, x1
  4152d4:	cmp	x0, #0x7
  4152d8:	b.hi	415128 <ferror@plt+0x133e8>  // b.pmore
  4152dc:	ldr	x1, [sp, #168]
  4152e0:	mov	w2, #0x5                   	// #5
  4152e4:	mov	x0, #0x0                   	// #0
  4152e8:	bl	401c70 <dcgettext@plt>
  4152ec:	ldr	x2, [sp, #224]
  4152f0:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4152f4:	movk	x3, #0xaaab
  4152f8:	sub	x2, x19, x2
  4152fc:	add	x19, x19, #0x30
  415300:	ldur	x1, [x19, #-8]
  415304:	asr	x2, x2, #4
  415308:	mul	x2, x2, x3
  41530c:	bl	44f9c0 <warn@@Base>
  415310:	ldp	x1, x0, [sp, #224]
  415314:	add	x0, x0, x0, lsl #1
  415318:	add	x0, x1, x0, lsl #4
  41531c:	cmp	x19, x0
  415320:	b.cc	4151cc <ferror@plt+0x1348c>  // b.lo, b.ul, b.last
  415324:	ldr	x0, [sp, #288]
  415328:	bl	401bc0 <free@plt>
  41532c:	b	4149ac <ferror@plt+0x12c6c>
  415330:	ldr	w3, [x22]
  415334:	add	x0, x26, #0x8
  415338:	ldp	x1, x2, [sp, #240]
  41533c:	str	wzr, [sp, #204]
  415340:	madd	x3, x3, x7, x26
  415344:	add	x3, x3, #0x8
  415348:	add	x1, x1, x2
  41534c:	cmp	x3, x1
  415350:	csel	x26, x3, x1, cc  // cc = lo, ul, last
  415354:	cmp	x26, x0
  415358:	b.ls	4151b4 <ferror@plt+0x13474>  // b.plast
  41535c:	mov	w1, #0x0                   	// #0
  415360:	b	415368 <ferror@plt+0x13628>
  415364:	ldr	w1, [sp, #204]
  415368:	mov	x3, x26
  41536c:	add	x2, sp, #0xcc
  415370:	bl	42f550 <ferror@plt+0x2d810>
  415374:	cmp	x26, x0
  415378:	b.hi	415364 <ferror@plt+0x13624>  // b.pmore
  41537c:	b	4151b4 <ferror@plt+0x13474>
  415380:	ldr	x0, [sp, #176]
  415384:	bl	401cc0 <printf@plt>
  415388:	b	41521c <ferror@plt+0x134dc>
  41538c:	ldr	w1, [x19]
  415390:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415394:	add	x0, x0, #0x3e8
  415398:	bl	401cc0 <printf@plt>
  41539c:	b	4145b8 <ferror@plt+0x12878>
  4153a0:	adrp	x1, 456000 <warn@@Base+0x6640>
  4153a4:	mov	w2, #0x5                   	// #5
  4153a8:	add	x1, x1, #0xd68
  4153ac:	mov	x0, #0x0                   	// #0
  4153b0:	bl	401c70 <dcgettext@plt>
  4153b4:	b	414d1c <ferror@plt+0x12fdc>
  4153b8:	str	x3, [sp, #264]
  4153bc:	b	41483c <ferror@plt+0x12afc>
  4153c0:	mov	w2, #0x5                   	// #5
  4153c4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4153c8:	mov	x0, #0x0                   	// #0
  4153cc:	add	x1, x1, #0x528
  4153d0:	bl	401c70 <dcgettext@plt>
  4153d4:	ldr	x2, [sp, #224]
  4153d8:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4153dc:	movk	x3, #0xaaab
  4153e0:	ldrh	w1, [x19, #32]
  4153e4:	sub	x2, x19, x2
  4153e8:	asr	x2, x2, #4
  4153ec:	mul	x2, x2, x3
  4153f0:	bl	44f9c0 <warn@@Base>
  4153f4:	b	4151b4 <ferror@plt+0x13474>
  4153f8:	adrp	x1, 456000 <warn@@Base+0x6640>
  4153fc:	mov	w2, #0x5                   	// #5
  415400:	add	x1, x1, #0xd68
  415404:	b	414d54 <ferror@plt+0x13014>
  415408:	adrp	x1, 456000 <warn@@Base+0x6640>
  41540c:	mov	w2, #0x5                   	// #5
  415410:	add	x1, x1, #0xd68
  415414:	mov	x0, #0x0                   	// #0
  415418:	bl	401c70 <dcgettext@plt>
  41541c:	b	414fec <ferror@plt+0x132ac>
  415420:	mov	x0, x21
  415424:	bl	411f68 <ferror@plt+0x10228>
  415428:	b	41445c <ferror@plt+0x1271c>
  41542c:	adrp	x1, 456000 <warn@@Base+0x6640>
  415430:	mov	w2, #0x5                   	// #5
  415434:	add	x1, x1, #0xd68
  415438:	mov	x0, #0x0                   	// #0
  41543c:	bl	401c70 <dcgettext@plt>
  415440:	mov	x22, x0
  415444:	add	x27, x22, #0xd
  415448:	b	41467c <ferror@plt+0x1293c>
  41544c:	ldr	x0, [sp, #224]
  415450:	bl	401bc0 <free@plt>
  415454:	str	xzr, [sp, #232]
  415458:	b	4149b8 <ferror@plt+0x12c78>
  41545c:	ldp	x21, x22, [sp, #48]
  415460:	ldp	x23, x24, [sp, #64]
  415464:	ldp	x25, x26, [sp, #80]
  415468:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41546c:	add	x1, x1, #0x360
  415470:	mov	w2, #0x5                   	// #5
  415474:	mov	x0, #0x0                   	// #0
  415478:	bl	401c70 <dcgettext@plt>
  41547c:	bl	401cc0 <printf@plt>
  415480:	b	4149ec <ferror@plt+0x12cac>
  415484:	mov	w0, #0x1                   	// #1
  415488:	str	w0, [sp, #188]
  41548c:	b	415468 <ferror@plt+0x13728>
  415490:	ldr	w28, [x21, #100]
  415494:	add	x26, x0, x3
  415498:	b	414dc8 <ferror@plt+0x13088>
  41549c:	ldr	w28, [x21, #100]
  4154a0:	add	x27, x22, x27
  4154a4:	ldr	x25, [x21, #112]
  4154a8:	b	414d68 <ferror@plt+0x13028>
  4154ac:	nop
  4154b0:	sub	sp, sp, #0x110
  4154b4:	stp	x29, x30, [sp, #16]
  4154b8:	add	x29, sp, #0x10
  4154bc:	stp	x19, x20, [sp, #32]
  4154c0:	mov	x19, x0
  4154c4:	ldr	x0, [x0, #128]
  4154c8:	cbz	x0, 415d54 <ferror@plt+0x14014>
  4154cc:	ldr	w20, [x19, #100]
  4154d0:	stp	x21, x22, [sp, #48]
  4154d4:	stp	x23, x24, [sp, #64]
  4154d8:	stp	x25, x26, [sp, #80]
  4154dc:	stp	x27, x28, [sp, #96]
  4154e0:	stp	xzr, xzr, [sp, #200]
  4154e4:	stp	xzr, xzr, [sp, #216]
  4154e8:	stp	xzr, xzr, [sp, #232]
  4154ec:	stp	xzr, xzr, [sp, #248]
  4154f0:	str	xzr, [sp, #264]
  4154f4:	ldr	x21, [x19, #112]
  4154f8:	cbz	w20, 416210 <ferror@plt+0x144d0>
  4154fc:	adrp	x24, 45b000 <warn@@Base+0xb640>
  415500:	mov	w0, #0x1                   	// #1
  415504:	add	x24, x24, #0x600
  415508:	mov	x23, #0x0                   	// #0
  41550c:	mov	x22, #0x0                   	// #0
  415510:	adrp	x25, 456000 <warn@@Base+0x6640>
  415514:	str	w0, [sp, #156]
  415518:	b	415558 <ferror@plt+0x13818>
  41551c:	ldr	x0, [x19, #128]
  415520:	cbz	x0, 4156e4 <ferror@plt+0x139a4>
  415524:	ldr	x2, [x19, #136]
  415528:	ldr	w1, [x21]
  41552c:	add	x0, x0, x1
  415530:	cmp	x1, x2
  415534:	b.cs	4156cc <ferror@plt+0x1398c>  // b.hs, b.nlast
  415538:	mov	x1, x24
  41553c:	add	x22, x22, #0x1
  415540:	bl	401ba0 <strcmp@plt>
  415544:	cmp	w0, #0x0
  415548:	csel	x23, x23, x21, ne  // ne = any
  41554c:	add	x21, x21, #0x50
  415550:	cmp	x22, w20, uxtw
  415554:	b.cs	415628 <ferror@plt+0x138e8>  // b.hs, b.nlast
  415558:	ldr	w0, [x21, #4]
  41555c:	cmp	w0, #0x2
  415560:	b.ne	41551c <ferror@plt+0x137dc>  // b.any
  415564:	ldr	w0, [x21, #40]
  415568:	cmp	w0, w20
  41556c:	b.cs	41551c <ferror@plt+0x137dc>  // b.hs, b.nlast
  415570:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  415574:	add	x2, sp, #0xe8
  415578:	mov	x1, x21
  41557c:	ldr	w0, [x20, #1184]
  415580:	cbnz	w0, 415c9c <ferror@plt+0x13f5c>
  415584:	mov	x0, x19
  415588:	bl	411f68 <ferror@plt+0x10228>
  41558c:	ldr	w20, [x21, #40]
  415590:	mov	w3, #0x50                  	// #80
  415594:	ldr	x2, [x19, #112]
  415598:	str	x0, [sp, #224]
  41559c:	ldr	x1, [sp, #256]
  4155a0:	umaddl	x20, w20, w3, x2
  4155a4:	cbz	x1, 4155cc <ferror@plt+0x1388c>
  4155a8:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4155ac:	add	x1, x1, #0x330
  4155b0:	mov	w2, #0x5                   	// #5
  4155b4:	mov	x0, #0x0                   	// #0
  4155b8:	bl	401c70 <dcgettext@plt>
  4155bc:	str	wzr, [sp, #156]
  4155c0:	bl	44f3e8 <error@@Base>
  4155c4:	ldr	x0, [sp, #256]
  4155c8:	bl	401bc0 <free@plt>
  4155cc:	ldp	x26, x28, [x20, #24]
  4155d0:	mov	w2, #0x5                   	// #5
  4155d4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4155d8:	mov	x0, #0x0                   	// #0
  4155dc:	add	x1, x1, #0x7a0
  4155e0:	bl	401c70 <dcgettext@plt>
  4155e4:	add	x1, x19, #0x10
  4155e8:	mov	x5, x0
  4155ec:	mov	x3, #0x1                   	// #1
  4155f0:	add	x0, x19, #0x8
  4155f4:	mov	x4, x28
  4155f8:	mov	x2, x26
  4155fc:	bl	4103d0 <ferror@plt+0xe690>
  415600:	str	x0, [sp, #256]
  415604:	mov	x1, #0x0                   	// #0
  415608:	cbz	x0, 415610 <ferror@plt+0x138d0>
  41560c:	ldr	x1, [x20, #32]
  415610:	str	x1, [sp, #264]
  415614:	ldr	w20, [x19, #100]
  415618:	add	x22, x22, #0x1
  41561c:	add	x21, x21, #0x50
  415620:	cmp	x22, w20, uxtw
  415624:	b.cc	415558 <ferror@plt+0x13818>  // b.lo, b.ul, b.last
  415628:	cbz	x23, 416218 <ferror@plt+0x144d8>
  41562c:	ldr	x21, [x19, #112]
  415630:	cbz	w20, 415690 <ferror@plt+0x13950>
  415634:	adrp	x0, 475000 <warn@@Base+0x25640>
  415638:	adrp	x26, 45b000 <warn@@Base+0xb640>
  41563c:	add	x0, x0, #0xa70
  415640:	add	x26, x26, #0x600
  415644:	add	x0, x0, #0x4c8
  415648:	mov	x24, #0x0                   	// #0
  41564c:	str	x0, [sp, #160]
  415650:	cbz	x21, 415a34 <ferror@plt+0x13cf4>
  415654:	ldr	x0, [x19, #128]
  415658:	cbz	x0, 415c2c <ferror@plt+0x13eec>
  41565c:	ldr	x2, [x19, #136]
  415660:	ldr	w1, [x21]
  415664:	add	x0, x0, x1
  415668:	cmp	x1, x2
  41566c:	b.cs	415a1c <ferror@plt+0x13cdc>  // b.hs, b.nlast
  415670:	mov	x1, x26
  415674:	bl	401ba0 <strcmp@plt>
  415678:	cbz	w0, 4156fc <ferror@plt+0x139bc>
  41567c:	ldr	w0, [x19, #100]
  415680:	add	x24, x24, #0x1
  415684:	add	x21, x21, #0x50
  415688:	cmp	x24, x0
  41568c:	b.cc	415650 <ferror@plt+0x13910>  // b.lo, b.ul, b.last
  415690:	ldr	x0, [sp, #224]
  415694:	cbz	x0, 41569c <ferror@plt+0x1395c>
  415698:	bl	401bc0 <free@plt>
  41569c:	ldr	x0, [sp, #256]
  4156a0:	cbz	x0, 415cb4 <ferror@plt+0x13f74>
  4156a4:	bl	401bc0 <free@plt>
  4156a8:	ldr	w0, [sp, #156]
  4156ac:	ldp	x29, x30, [sp, #16]
  4156b0:	ldp	x19, x20, [sp, #32]
  4156b4:	ldp	x21, x22, [sp, #48]
  4156b8:	ldp	x23, x24, [sp, #64]
  4156bc:	ldp	x25, x26, [sp, #80]
  4156c0:	ldp	x27, x28, [sp, #96]
  4156c4:	add	sp, sp, #0x110
  4156c8:	ret
  4156cc:	add	x1, x25, #0xd78
  4156d0:	mov	w2, #0x5                   	// #5
  4156d4:	mov	x0, #0x0                   	// #0
  4156d8:	bl	401c70 <dcgettext@plt>
  4156dc:	ldr	w20, [x19, #100]
  4156e0:	b	415538 <ferror@plt+0x137f8>
  4156e4:	adrp	x1, 456000 <warn@@Base+0x6640>
  4156e8:	mov	w2, #0x5                   	// #5
  4156ec:	add	x1, x1, #0xd68
  4156f0:	bl	401c70 <dcgettext@plt>
  4156f4:	ldr	w20, [x19, #100]
  4156f8:	b	415538 <ferror@plt+0x137f8>
  4156fc:	ldr	x20, [x21, #32]
  415700:	mov	w4, #0x5                   	// #5
  415704:	adrp	x2, 45b000 <warn@@Base+0xb640>
  415708:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41570c:	add	x2, x2, #0x610
  415710:	add	x1, x1, #0x650
  415714:	lsr	x20, x20, #4
  415718:	mov	x0, #0x0                   	// #0
  41571c:	mov	x3, x20
  415720:	bl	401c20 <dcngettext@plt>
  415724:	mov	x2, x21
  415728:	mov	x22, x0
  41572c:	add	x1, x19, #0x88
  415730:	add	x0, x19, #0x80
  415734:	bl	404c18 <ferror@plt+0x2ed8>
  415738:	mov	x1, x0
  41573c:	ldr	x2, [x21, #24]
  415740:	mov	x3, x20
  415744:	mov	x0, x22
  415748:	bl	401cc0 <printf@plt>
  41574c:	ldr	w3, [x19, #92]
  415750:	cbz	w3, 415c54 <ferror@plt+0x13f14>
  415754:	ldr	x0, [x19, #120]
  415758:	cbz	x0, 415c40 <ferror@plt+0x13f00>
  41575c:	ubfiz	x3, x3, #6, #32
  415760:	add	x3, x0, x3
  415764:	cmp	x3, x0
  415768:	ldr	x23, [x21, #32]
  41576c:	b.ls	4157ac <ferror@plt+0x13a6c>  // b.plast
  415770:	ldr	x1, [x0]
  415774:	cmp	x1, #0x1
  415778:	b.ne	4157a0 <ferror@plt+0x13a60>  // b.any
  41577c:	ldr	x1, [x21, #16]
  415780:	ldr	x2, [x0, #24]
  415784:	add	x4, x1, x23
  415788:	cmp	x1, x2
  41578c:	b.cc	4157a0 <ferror@plt+0x13a60>  // b.lo, b.ul, b.last
  415790:	ldr	x1, [x0, #48]
  415794:	add	x1, x2, x1
  415798:	cmp	x4, x1
  41579c:	b.ls	415d6c <ferror@plt+0x1402c>  // b.plast
  4157a0:	add	x0, x0, #0x40
  4157a4:	cmp	x0, x3
  4157a8:	b.cc	415770 <ferror@plt+0x13a30>  // b.lo, b.ul, b.last
  4157ac:	ldr	x20, [x21, #24]
  4157b0:	mov	w2, #0x5                   	// #5
  4157b4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4157b8:	mov	x0, #0x0                   	// #0
  4157bc:	add	x1, x1, #0x420
  4157c0:	bl	401c70 <dcgettext@plt>
  4157c4:	mov	x4, x23
  4157c8:	mov	x5, x0
  4157cc:	mov	x2, x20
  4157d0:	add	x1, x19, #0x10
  4157d4:	add	x0, x19, #0x8
  4157d8:	mov	x3, #0x1                   	// #1
  4157dc:	bl	4103d0 <ferror@plt+0xe690>
  4157e0:	mov	x25, x0
  4157e4:	cbz	x0, 415c4c <ferror@plt+0x13f0c>
  4157e8:	lsr	x0, x23, #4
  4157ec:	mov	x1, #0x28                  	// #40
  4157f0:	and	x23, x23, #0xfffffffffffffff0
  4157f4:	str	x0, [sp, #168]
  4157f8:	bl	44e9e0 <ferror@plt+0x4cca0>
  4157fc:	str	x0, [sp, #200]
  415800:	add	x23, x25, x23
  415804:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  415808:	mov	x20, x25
  41580c:	add	x22, x22, #0x398
  415810:	mov	x28, x0
  415814:	cmp	x25, x23
  415818:	b.cs	415988 <ferror@plt+0x13c48>  // b.hs, b.nlast
  41581c:	nop
  415820:	ldr	x2, [x22]
  415824:	strh	wzr, [x28]
  415828:	strh	wzr, [x28, #16]
  41582c:	mov	x0, x20
  415830:	mov	w1, #0x4                   	// #4
  415834:	blr	x2
  415838:	ldr	x2, [x22]
  41583c:	str	x0, [x28, #8]
  415840:	mov	w1, #0x4                   	// #4
  415844:	add	x0, x20, #0x4
  415848:	blr	x2
  41584c:	ldr	x2, [x22]
  415850:	str	x0, [x28, #24]
  415854:	mov	w1, #0x4                   	// #4
  415858:	add	x0, x20, #0x8
  41585c:	blr	x2
  415860:	mov	x27, x0
  415864:	ldr	x4, [x22]
  415868:	add	x0, x20, #0xc
  41586c:	mov	w1, #0x4                   	// #4
  415870:	add	x20, x20, #0x10
  415874:	blr	x4
  415878:	ubfx	x4, x27, #30, #1
  41587c:	lsr	w1, w27, #31
  415880:	ubfx	x7, x27, #29, #1
  415884:	ubfx	x5, x27, #27, #2
  415888:	bfi	x1, x4, #1, #63
  41588c:	ubfx	x4, x27, #26, #1
  415890:	orr	x1, x1, x7, lsl #2
  415894:	ubfx	x6, x27, #25, #1
  415898:	orr	x1, x1, x5, lsl #3
  41589c:	ubfx	x5, x27, #21, #4
  4158a0:	orr	x4, x1, x4, lsl #5
  4158a4:	ubfx	x1, x27, #16, #5
  4158a8:	orr	x6, x4, x6, lsl #6
  4158ac:	ubfx	x4, x27, #15, #1
  4158b0:	orr	x5, x6, x5, lsl #7
  4158b4:	ubfx	x6, x27, #14, #1
  4158b8:	orr	x1, x5, x1, lsl #11
  4158bc:	ubfx	x5, x27, #13, #1
  4158c0:	orr	x4, x1, x4, lsl #16
  4158c4:	ubfx	x1, x27, #12, #1
  4158c8:	orr	x6, x4, x6, lsl #17
  4158cc:	ubfx	x4, x27, #11, #1
  4158d0:	orr	x5, x6, x5, lsl #18
  4158d4:	ubfx	x6, x27, #10, #1
  4158d8:	orr	x1, x5, x1, lsl #19
  4158dc:	ubfx	x5, x27, #9, #1
  4158e0:	orr	x4, x1, x4, lsl #20
  4158e4:	ubfx	x1, x27, #8, #1
  4158e8:	orr	x6, x4, x6, lsl #21
  4158ec:	ubfx	x4, x27, #7, #1
  4158f0:	orr	x5, x6, x5, lsl #22
  4158f4:	ubfx	x6, x27, #6, #1
  4158f8:	orr	x1, x5, x1, lsl #23
  4158fc:	ubfx	x5, x27, #5, #1
  415900:	orr	x4, x1, x4, lsl #24
  415904:	ubfx	x1, x27, #4, #1
  415908:	orr	x6, x4, x6, lsl #25
  41590c:	ubfx	x4, x27, #3, #1
  415910:	orr	x5, x6, x5, lsl #26
  415914:	lsl	w2, w27, #31
  415918:	orr	x1, x5, x1, lsl #27
  41591c:	ubfx	x5, x27, #2, #1
  415920:	orr	x1, x1, x4, lsl #28
  415924:	ubfx	x4, x27, #1, #1
  415928:	orr	x5, x1, x5, lsl #29
  41592c:	lsr	w1, w0, #31
  415930:	orr	x4, x5, x4, lsl #30
  415934:	ubfx	x6, x0, #29, #1
  415938:	orr	x2, x4, x2
  41593c:	ubfx	x4, x0, #30, #1
  415940:	orr	x2, x2, x1, lsl #32
  415944:	ubfx	x5, x0, #28, #1
  415948:	orr	x2, x2, x4, lsl #33
  41594c:	ubfx	x4, x0, #27, #1
  415950:	orr	x2, x2, x6, lsl #34
  415954:	cmp	x20, x23
  415958:	orr	x5, x2, x5, lsl #35
  41595c:	ldr	x2, [x28, #8]
  415960:	orr	x4, x5, x4, lsl #36
  415964:	ldr	x1, [x28, #24]
  415968:	orr	x0, x4, x0, lsl #37
  41596c:	ldr	x6, [sp, #216]
  415970:	add	x2, x2, x6
  415974:	add	x1, x1, x6
  415978:	str	x2, [x28, #8]
  41597c:	stp	x1, x0, [x28, #24]
  415980:	add	x28, x28, #0x28
  415984:	b.cc	415820 <ferror@plt+0x13ae0>  // b.lo, b.ul, b.last
  415988:	mov	x0, x25
  41598c:	bl	401bc0 <free@plt>
  415990:	ldr	w2, [x19, #100]
  415994:	mov	w0, #0x50                  	// #80
  415998:	ldr	x1, [x19, #112]
  41599c:	mov	x23, x1
  4159a0:	umaddl	x0, w2, w0, x1
  4159a4:	cmp	x1, x0
  4159a8:	b.cs	4159ec <ferror@plt+0x13cac>  // b.hs, b.nlast
  4159ac:	nop
  4159b0:	ldr	w0, [x23, #4]
  4159b4:	cmp	w0, #0x4
  4159b8:	b.ne	4159d8 <ferror@plt+0x13c98>  // b.any
  4159bc:	ldr	w0, [x23, #44]
  4159c0:	cmp	w0, w2
  4159c4:	b.cs	4159d8 <ferror@plt+0x13c98>  // b.hs, b.nlast
  4159c8:	mov	w3, #0x50                  	// #80
  4159cc:	umaddl	x0, w0, w3, x1
  4159d0:	cmp	x21, x0
  4159d4:	b.eq	415a4c <ferror@plt+0x13d0c>  // b.none
  4159d8:	mov	w0, #0x50                  	// #80
  4159dc:	add	x23, x23, #0x50
  4159e0:	umaddl	x0, w2, w0, x1
  4159e4:	cmp	x23, x0
  4159e8:	b.cc	4159b0 <ferror@plt+0x13c70>  // b.lo, b.ul, b.last
  4159ec:	ldr	x0, [sp, #168]
  4159f0:	str	x0, [sp, #208]
  4159f4:	ldr	w0, [sp, #156]
  4159f8:	cbz	w0, 415a08 <ferror@plt+0x13cc8>
  4159fc:	ldr	x0, [sp, #168]
  415a00:	cbnz	x0, 415d74 <ferror@plt+0x14034>
  415a04:	nop
  415a08:	ldr	x0, [sp, #200]
  415a0c:	cbz	x0, 415a14 <ferror@plt+0x13cd4>
  415a10:	bl	401bc0 <free@plt>
  415a14:	str	xzr, [sp, #200]
  415a18:	b	41567c <ferror@plt+0x1393c>
  415a1c:	adrp	x1, 456000 <warn@@Base+0x6640>
  415a20:	mov	w2, #0x5                   	// #5
  415a24:	add	x1, x1, #0xd78
  415a28:	mov	x0, #0x0                   	// #0
  415a2c:	bl	401c70 <dcgettext@plt>
  415a30:	b	415670 <ferror@plt+0x13930>
  415a34:	adrp	x1, 456000 <warn@@Base+0x6640>
  415a38:	mov	w2, #0x5                   	// #5
  415a3c:	add	x1, x1, #0xd60
  415a40:	mov	x0, #0x0                   	// #0
  415a44:	bl	401c70 <dcgettext@plt>
  415a48:	b	415670 <ferror@plt+0x13930>
  415a4c:	ldp	x1, x2, [x23, #24]
  415a50:	add	x4, sp, #0xb8
  415a54:	add	x3, sp, #0xc0
  415a58:	mov	x0, x19
  415a5c:	bl	410770 <ferror@plt+0xea30>
  415a60:	cbz	w0, 415c4c <ferror@plt+0x13f0c>
  415a64:	ldp	x5, x28, [sp, #184]
  415a68:	lsl	x8, x5, #1
  415a6c:	add	x0, x8, x5
  415a70:	add	x0, x28, x0, lsl #3
  415a74:	cmp	x28, x0
  415a78:	b.cs	415b80 <ferror@plt+0x13e40>  // b.hs, b.nlast
  415a7c:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  415a80:	adrp	x22, 45b000 <warn@@Base+0xb640>
  415a84:	add	x20, x20, #0x4a0
  415a88:	add	x22, x22, #0x430
  415a8c:	mov	x27, x28
  415a90:	ldr	w7, [x20]
  415a94:	ldr	x3, [x27, #8]
  415a98:	cbnz	w7, 415bcc <ferror@plt+0x13e8c>
  415a9c:	ldrh	w0, [x19, #82]
  415aa0:	cmp	w0, #0x8
  415aa4:	b.eq	415bcc <ferror@plt+0x13e8c>  // b.none
  415aa8:	cmp	w0, #0x2b
  415aac:	and	w0, w3, #0xff
  415ab0:	csel	w25, w0, w3, eq  // eq = none
  415ab4:	cmp	w25, #0xf5
  415ab8:	b.hi	415b94 <ferror@plt+0x13e54>  // b.pmore
  415abc:	ldr	x0, [sp, #160]
  415ac0:	ldr	x9, [x0, w25, uxtw #3]
  415ac4:	cbz	x9, 415b94 <ferror@plt+0x13e54>
  415ac8:	mov	x0, x9
  415acc:	adrp	x1, 45b000 <warn@@Base+0xb640>
  415ad0:	mov	x2, #0xf                   	// #15
  415ad4:	add	x1, x1, #0x690
  415ad8:	stp	x9, x3, [sp, #112]
  415adc:	str	w7, [sp, #128]
  415ae0:	stp	x5, x8, [sp, #136]
  415ae4:	bl	401a50 <strncmp@plt>
  415ae8:	ldr	w7, [sp, #128]
  415aec:	ldr	x3, [sp, #120]
  415af0:	ldp	x5, x8, [sp, #136]
  415af4:	cbnz	w0, 415c5c <ferror@plt+0x13f1c>
  415af8:	ldr	x0, [x27]
  415afc:	ldr	x1, [sp, #208]
  415b00:	lsr	x25, x0, #4
  415b04:	cmp	x1, x0, lsr #4
  415b08:	b.ls	415d18 <ferror@plt+0x13fd8>  // b.plast
  415b0c:	cbz	w7, 415bd4 <ferror@plt+0x13e94>
  415b10:	ldr	x1, [sp, #232]
  415b14:	lsr	x7, x3, #8
  415b18:	ubfx	x3, x3, #8, #32
  415b1c:	cmp	x1, x3
  415b20:	b.ls	415be8 <ferror@plt+0x13ea8>  // b.plast
  415b24:	ldr	x1, [sp, #224]
  415b28:	lsl	x3, x3, #5
  415b2c:	tst	x0, #0xc
  415b30:	ubfx	x0, x0, #2, #2
  415b34:	add	x2, x1, x3
  415b38:	b.eq	415cd8 <ferror@plt+0x13f98>  // b.none
  415b3c:	cmp	x0, #0x1
  415b40:	b.ne	415b68 <ferror@plt+0x13e28>  // b.any
  415b44:	ldr	x7, [sp, #200]
  415b48:	add	x25, x25, x25, lsl #2
  415b4c:	ldr	x0, [x1, x3]
  415b50:	add	x25, x7, x25, lsl #3
  415b54:	ldr	w2, [x2, #28]
  415b58:	ldr	x1, [x27, #16]
  415b5c:	strh	w2, [x25, #16]
  415b60:	add	x0, x0, x1
  415b64:	str	x0, [x25, #24]
  415b68:	add	x0, x8, x5
  415b6c:	add	x27, x27, #0x18
  415b70:	add	x0, x28, x0, lsl #3
  415b74:	cmp	x27, x0
  415b78:	b.cc	415a90 <ferror@plt+0x13d50>  // b.lo, b.ul, b.last
  415b7c:	nop
  415b80:	mov	x0, x28
  415b84:	bl	401bc0 <free@plt>
  415b88:	ldr	w2, [x19, #100]
  415b8c:	ldr	x1, [x19, #112]
  415b90:	b	4159d8 <ferror@plt+0x13c98>
  415b94:	mov	w2, #0x5                   	// #5
  415b98:	mov	x1, x22
  415b9c:	mov	x0, #0x0                   	// #0
  415ba0:	bl	401c70 <dcgettext@plt>
  415ba4:	mov	w1, w25
  415ba8:	bl	44f9c0 <warn@@Base>
  415bac:	ldp	x5, x28, [sp, #184]
  415bb0:	add	x27, x27, #0x18
  415bb4:	lsl	x8, x5, #1
  415bb8:	add	x0, x8, x5
  415bbc:	add	x0, x28, x0, lsl #3
  415bc0:	cmp	x27, x0
  415bc4:	b.cc	415a90 <ferror@plt+0x13d50>  // b.lo, b.ul, b.last
  415bc8:	b	415b80 <ferror@plt+0x13e40>
  415bcc:	and	w25, w3, #0xff
  415bd0:	b	415ab4 <ferror@plt+0x13d74>
  415bd4:	ldr	x1, [sp, #232]
  415bd8:	lsr	x7, x3, #32
  415bdc:	mov	x3, x7
  415be0:	cmp	x1, x3
  415be4:	b.hi	415b24 <ferror@plt+0x13de4>  // b.pmore
  415be8:	mov	w2, #0x5                   	// #5
  415bec:	adrp	x1, 45b000 <warn@@Base+0xb640>
  415bf0:	mov	x0, #0x0                   	// #0
  415bf4:	add	x1, x1, #0x4c8
  415bf8:	str	x7, [sp, #112]
  415bfc:	bl	401c70 <dcgettext@plt>
  415c00:	ldr	x7, [sp, #112]
  415c04:	add	x27, x27, #0x18
  415c08:	mov	w1, w7
  415c0c:	bl	44f9c0 <warn@@Base>
  415c10:	ldp	x5, x28, [sp, #184]
  415c14:	lsl	x8, x5, #1
  415c18:	add	x0, x8, x5
  415c1c:	add	x0, x28, x0, lsl #3
  415c20:	cmp	x27, x0
  415c24:	b.cc	415a90 <ferror@plt+0x13d50>  // b.lo, b.ul, b.last
  415c28:	b	415b80 <ferror@plt+0x13e40>
  415c2c:	adrp	x1, 456000 <warn@@Base+0x6640>
  415c30:	mov	w2, #0x5                   	// #5
  415c34:	add	x1, x1, #0xd68
  415c38:	bl	401c70 <dcgettext@plt>
  415c3c:	b	415670 <ferror@plt+0x13930>
  415c40:	mov	x0, x19
  415c44:	bl	410cf8 <ferror@plt+0xefb8>
  415c48:	cbnz	w0, 415ca8 <ferror@plt+0x13f68>
  415c4c:	str	wzr, [sp, #156]
  415c50:	b	415a08 <ferror@plt+0x13cc8>
  415c54:	ldr	x23, [x21, #32]
  415c58:	b	4157ac <ferror@plt+0x13a6c>
  415c5c:	mov	w2, #0x5                   	// #5
  415c60:	adrp	x1, 45b000 <warn@@Base+0xb640>
  415c64:	mov	x0, #0x0                   	// #0
  415c68:	add	x1, x1, #0x468
  415c6c:	bl	401c70 <dcgettext@plt>
  415c70:	add	x27, x27, #0x18
  415c74:	ldr	x9, [sp, #112]
  415c78:	mov	x1, x9
  415c7c:	bl	44f9c0 <warn@@Base>
  415c80:	ldp	x5, x28, [sp, #184]
  415c84:	lsl	x8, x5, #1
  415c88:	add	x0, x8, x5
  415c8c:	add	x0, x28, x0, lsl #3
  415c90:	cmp	x27, x0
  415c94:	b.cc	415a90 <ferror@plt+0x13d50>  // b.lo, b.ul, b.last
  415c98:	b	415b80 <ferror@plt+0x13e40>
  415c9c:	mov	x0, x19
  415ca0:	bl	411b20 <ferror@plt+0xfde0>
  415ca4:	b	41558c <ferror@plt+0x1384c>
  415ca8:	ldr	w3, [x19, #92]
  415cac:	ldr	x0, [x19, #120]
  415cb0:	b	41575c <ferror@plt+0x13a1c>
  415cb4:	ldr	w0, [sp, #156]
  415cb8:	ldp	x29, x30, [sp, #16]
  415cbc:	ldp	x19, x20, [sp, #32]
  415cc0:	ldp	x21, x22, [sp, #48]
  415cc4:	ldp	x23, x24, [sp, #64]
  415cc8:	ldp	x25, x26, [sp, #80]
  415ccc:	ldp	x27, x28, [sp, #96]
  415cd0:	add	sp, sp, #0x110
  415cd4:	ret
  415cd8:	ldr	w7, [x2, #28]
  415cdc:	add	x25, x25, x25, lsl #2
  415ce0:	ldr	x2, [sp, #200]
  415ce4:	lsl	x25, x25, #3
  415ce8:	ldr	x0, [x1, x3]
  415cec:	add	x1, x2, x25
  415cf0:	ldr	x3, [x27, #16]
  415cf4:	strh	w7, [x2, x25]
  415cf8:	add	x27, x27, #0x18
  415cfc:	add	x0, x0, x3
  415d00:	str	x0, [x1, #8]
  415d04:	add	x0, x8, x5
  415d08:	add	x0, x28, x0, lsl #3
  415d0c:	cmp	x27, x0
  415d10:	b.cc	415a90 <ferror@plt+0x13d50>  // b.lo, b.ul, b.last
  415d14:	b	415b80 <ferror@plt+0x13e40>
  415d18:	mov	w2, #0x5                   	// #5
  415d1c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  415d20:	mov	x0, #0x0                   	// #0
  415d24:	add	x1, x1, #0x498
  415d28:	bl	401c70 <dcgettext@plt>
  415d2c:	add	x27, x27, #0x18
  415d30:	mov	x1, x25
  415d34:	bl	44f9c0 <warn@@Base>
  415d38:	ldp	x5, x28, [sp, #184]
  415d3c:	lsl	x8, x5, #1
  415d40:	add	x0, x8, x5
  415d44:	add	x0, x28, x0, lsl #3
  415d48:	cmp	x27, x0
  415d4c:	b.cc	415a90 <ferror@plt+0x13d50>  // b.lo, b.ul, b.last
  415d50:	b	415b80 <ferror@plt+0x13e40>
  415d54:	str	wzr, [sp, #156]
  415d58:	ldp	x29, x30, [sp, #16]
  415d5c:	ldr	w0, [sp, #156]
  415d60:	ldp	x19, x20, [sp, #32]
  415d64:	add	sp, sp, #0x110
  415d68:	ret
  415d6c:	str	x2, [sp, #216]
  415d70:	b	4157ac <ferror@plt+0x13a6c>
  415d74:	ldr	x0, [sp, #232]
  415d78:	lsl	x0, x0, #5
  415d7c:	bl	4539a0 <warn@@Base+0x3fe0>
  415d80:	ldr	x1, [sp, #232]
  415d84:	str	x0, [sp, #240]
  415d88:	cbz	x1, 415dd4 <ferror@plt+0x14094>
  415d8c:	ldr	x2, [sp, #224]
  415d90:	add	x4, x2, x1, lsl #5
  415d94:	mov	x1, #0x0                   	// #0
  415d98:	ldr	x3, [x2]
  415d9c:	cbz	x3, 415dc8 <ferror@plt+0x14088>
  415da0:	ldrb	w3, [x2, #24]
  415da4:	and	w3, w3, #0xf
  415da8:	cmp	w3, #0x2
  415dac:	b.ne	415dc8 <ferror@plt+0x14088>  // b.any
  415db0:	add	x3, x0, x1, lsl #5
  415db4:	add	x1, x1, #0x1
  415db8:	ldp	x6, x7, [x2]
  415dbc:	stp	x6, x7, [x3]
  415dc0:	ldp	x6, x7, [x2, #16]
  415dc4:	stp	x6, x7, [x3, #16]
  415dc8:	add	x2, x2, #0x20
  415dcc:	cmp	x4, x2
  415dd0:	b.ne	415d98 <ferror@plt+0x14058>  // b.any
  415dd4:	adrp	x3, 402000 <ferror@plt+0x2c0>
  415dd8:	mov	x2, #0x20                  	// #32
  415ddc:	add	x3, x3, #0xf70
  415de0:	str	x1, [sp, #248]
  415de4:	bl	4019b0 <qsort@plt>
  415de8:	ldp	x20, x0, [sp, #200]
  415dec:	add	x0, x0, x0, lsl #2
  415df0:	add	x0, x20, x0, lsl #3
  415df4:	cmp	x20, x0
  415df8:	b.cs	415fa8 <ferror@plt+0x14268>  // b.hs, b.nlast
  415dfc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415e00:	add	x0, x0, #0x508
  415e04:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  415e08:	adrp	x28, 45b000 <warn@@Base+0xb640>
  415e0c:	adrp	x25, 457000 <warn@@Base+0x7640>
  415e10:	adrp	x23, 45d000 <warn@@Base+0xd640>
  415e14:	add	x22, x22, #0x488
  415e18:	add	x28, x28, #0x4f8
  415e1c:	add	x25, x25, #0xfd0
  415e20:	add	x23, x23, #0x4d0
  415e24:	str	x0, [sp, #120]
  415e28:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415e2c:	add	x0, x0, #0x6a0
  415e30:	adrp	x1, 45b000 <warn@@Base+0xb640>
  415e34:	mov	x27, x0
  415e38:	add	x1, x1, #0x500
  415e3c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415e40:	add	x0, x0, #0x6a8
  415e44:	str	x0, [sp, #128]
  415e48:	str	x1, [sp, #136]
  415e4c:	nop
  415e50:	ldp	x1, x2, [sp, #240]
  415e54:	add	x8, sp, #0xb8
  415e58:	ldp	x3, x4, [sp, #256]
  415e5c:	add	x7, sp, #0xc0
  415e60:	ldrh	w0, [x19, #82]
  415e64:	ldrh	w5, [x20]
  415e68:	ldr	x6, [x20, #8]
  415e6c:	str	x8, [sp]
  415e70:	bl	404d50 <ferror@plt+0x3010>
  415e74:	ldr	x3, [x22]
  415e78:	mov	x0, x28
  415e7c:	mov	x2, #0x2                   	// #2
  415e80:	mov	x1, #0x1                   	// #1
  415e84:	bl	401c10 <fwrite@plt>
  415e88:	ldr	x0, [sp, #192]
  415e8c:	cbz	x0, 415ea0 <ferror@plt+0x14160>
  415e90:	ldr	x1, [x22]
  415e94:	bl	401910 <fputs@plt>
  415e98:	ldr	x1, [sp, #184]
  415e9c:	cbnz	x1, 416204 <ferror@plt+0x144c4>
  415ea0:	ldr	x3, [x22]
  415ea4:	mov	x2, #0x4                   	// #4
  415ea8:	ldr	x0, [sp, #120]
  415eac:	mov	x1, #0x1                   	// #1
  415eb0:	bl	401c10 <fwrite@plt>
  415eb4:	ldr	x1, [x20, #8]
  415eb8:	mov	x0, x25
  415ebc:	str	x1, [sp, #112]
  415ec0:	bl	401cc0 <printf@plt>
  415ec4:	ldr	x1, [sp, #112]
  415ec8:	mov	x0, x23
  415ecc:	bl	401cc0 <printf@plt>
  415ed0:	ldr	x1, [x22]
  415ed4:	mov	w0, #0x2d                  	// #45
  415ed8:	bl	4019a0 <fputc@plt>
  415edc:	ldr	x1, [x20, #24]
  415ee0:	mov	x0, x25
  415ee4:	str	x1, [sp, #112]
  415ee8:	bl	401cc0 <printf@plt>
  415eec:	ldr	x1, [sp, #112]
  415ef0:	mov	x0, x23
  415ef4:	bl	401cc0 <printf@plt>
  415ef8:	mov	x0, x27
  415efc:	bl	401cc0 <printf@plt>
  415f00:	ldrb	w0, [x20, #32]
  415f04:	tbnz	w0, #0, 4161f0 <ferror@plt+0x144b0>
  415f08:	tbnz	w0, #1, 4161d8 <ferror@plt+0x14498>
  415f0c:	tbnz	w0, #2, 41617c <ferror@plt+0x1443c>
  415f10:	tbnz	w0, #6, 416190 <ferror@plt+0x14450>
  415f14:	ldrh	w1, [x20, #32]
  415f18:	tst	w1, #0x780
  415f1c:	b.ne	4161a8 <ferror@plt+0x14468>  // b.any
  415f20:	ldrb	w1, [x20, #33]
  415f24:	tst	w1, #0xf8
  415f28:	b.ne	4161c4 <ferror@plt+0x14484>  // b.any
  415f2c:	ldrb	w0, [x20, #34]
  415f30:	tbnz	w0, #0, 416164 <ferror@plt+0x14424>
  415f34:	tbnz	w0, #1, 41614c <ferror@plt+0x1440c>
  415f38:	tbnz	w0, #2, 416134 <ferror@plt+0x143f4>
  415f3c:	tbnz	w0, #3, 41611c <ferror@plt+0x143dc>
  415f40:	tbnz	w0, #4, 416104 <ferror@plt+0x143c4>
  415f44:	tbnz	w0, #5, 4160ec <ferror@plt+0x143ac>
  415f48:	tbnz	w0, #6, 4160c8 <ferror@plt+0x14388>
  415f4c:	tbnz	w0, #7, 4160dc <ferror@plt+0x1439c>
  415f50:	ldrb	w0, [x20, #35]
  415f54:	tbnz	w0, #0, 4160b0 <ferror@plt+0x14370>
  415f58:	tbnz	w0, #1, 416098 <ferror@plt+0x14358>
  415f5c:	tbnz	w0, #3, 416080 <ferror@plt+0x14340>
  415f60:	tbnz	w0, #4, 416068 <ferror@plt+0x14328>
  415f64:	tbnz	w0, #5, 416050 <ferror@plt+0x14310>
  415f68:	tbnz	w0, #6, 41602c <ferror@plt+0x142ec>
  415f6c:	tbnz	w0, #7, 416040 <ferror@plt+0x14300>
  415f70:	ldrb	w0, [x20, #36]
  415f74:	tbnz	w0, #0, 416014 <ferror@plt+0x142d4>
  415f78:	tbnz	w0, #1, 415ffc <ferror@plt+0x142bc>
  415f7c:	tbnz	w0, #2, 415fbc <ferror@plt+0x1427c>
  415f80:	tbnz	w0, #3, 415fd0 <ferror@plt+0x14290>
  415f84:	ldr	w1, [x20, #36]
  415f88:	tst	w1, #0xffffffe0
  415f8c:	b.ne	415fe8 <ferror@plt+0x142a8>  // b.any
  415f90:	ldp	x1, x0, [sp, #200]
  415f94:	add	x20, x20, #0x28
  415f98:	add	x0, x0, x0, lsl #2
  415f9c:	add	x0, x1, x0, lsl #3
  415fa0:	cmp	x20, x0
  415fa4:	b.cc	415e50 <ferror@plt+0x14110>  // b.lo, b.ul, b.last
  415fa8:	mov	w0, #0xa                   	// #10
  415fac:	bl	401cf0 <putchar@plt>
  415fb0:	ldr	x0, [sp, #240]
  415fb4:	bl	401bc0 <free@plt>
  415fb8:	b	415a08 <ferror@plt+0x13cc8>
  415fbc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415fc0:	add	x0, x0, #0x878
  415fc4:	bl	401cc0 <printf@plt>
  415fc8:	ldrb	w0, [x20, #36]
  415fcc:	tbz	w0, #3, 415f84 <ferror@plt+0x14244>
  415fd0:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415fd4:	add	x0, x0, #0x888
  415fd8:	bl	401cc0 <printf@plt>
  415fdc:	ldr	w1, [x20, #36]
  415fe0:	tst	w1, #0xffffffe0
  415fe4:	b.eq	415f90 <ferror@plt+0x14250>  // b.none
  415fe8:	lsr	w1, w1, #5
  415fec:	adrp	x0, 45b000 <warn@@Base+0xb640>
  415ff0:	add	x0, x0, #0x898
  415ff4:	bl	401cc0 <printf@plt>
  415ff8:	b	415f90 <ferror@plt+0x14250>
  415ffc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416000:	add	x0, x0, #0x860
  416004:	bl	401cc0 <printf@plt>
  416008:	ldrb	w0, [x20, #36]
  41600c:	tbz	w0, #2, 415f80 <ferror@plt+0x14240>
  416010:	b	415fbc <ferror@plt+0x1427c>
  416014:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416018:	add	x0, x0, #0x840
  41601c:	bl	401cc0 <printf@plt>
  416020:	ldrb	w0, [x20, #36]
  416024:	tbz	w0, #1, 415f7c <ferror@plt+0x1423c>
  416028:	b	415ffc <ferror@plt+0x142bc>
  41602c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416030:	add	x0, x0, #0x810
  416034:	bl	401cc0 <printf@plt>
  416038:	ldrb	w0, [x20, #35]
  41603c:	tbz	w0, #7, 415f70 <ferror@plt+0x14230>
  416040:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416044:	add	x0, x0, #0x828
  416048:	bl	401cc0 <printf@plt>
  41604c:	b	415f70 <ferror@plt+0x14230>
  416050:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416054:	add	x0, x0, #0x7f8
  416058:	bl	401cc0 <printf@plt>
  41605c:	ldrb	w0, [x20, #35]
  416060:	tbz	w0, #6, 415f6c <ferror@plt+0x1422c>
  416064:	b	41602c <ferror@plt+0x142ec>
  416068:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41606c:	add	x0, x0, #0x7e8
  416070:	bl	401cc0 <printf@plt>
  416074:	ldrb	w0, [x20, #35]
  416078:	tbz	w0, #5, 415f68 <ferror@plt+0x14228>
  41607c:	b	416050 <ferror@plt+0x14310>
  416080:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416084:	add	x0, x0, #0x7d8
  416088:	bl	401cc0 <printf@plt>
  41608c:	ldrb	w0, [x20, #35]
  416090:	tbz	w0, #4, 415f64 <ferror@plt+0x14224>
  416094:	b	416068 <ferror@plt+0x14328>
  416098:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41609c:	add	x0, x0, #0x7c0
  4160a0:	bl	401cc0 <printf@plt>
  4160a4:	ldrb	w0, [x20, #35]
  4160a8:	tbz	w0, #3, 415f60 <ferror@plt+0x14220>
  4160ac:	b	416080 <ferror@plt+0x14340>
  4160b0:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4160b4:	add	x0, x0, #0x7b0
  4160b8:	bl	401cc0 <printf@plt>
  4160bc:	ldrb	w0, [x20, #35]
  4160c0:	tbz	w0, #1, 415f5c <ferror@plt+0x1421c>
  4160c4:	b	416098 <ferror@plt+0x14358>
  4160c8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4160cc:	add	x0, x0, #0x790
  4160d0:	bl	401cc0 <printf@plt>
  4160d4:	ldrb	w0, [x20, #34]
  4160d8:	tbz	w0, #7, 415f50 <ferror@plt+0x14210>
  4160dc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4160e0:	add	x0, x0, #0x7a0
  4160e4:	bl	401cc0 <printf@plt>
  4160e8:	b	415f50 <ferror@plt+0x14210>
  4160ec:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4160f0:	add	x0, x0, #0x770
  4160f4:	bl	401cc0 <printf@plt>
  4160f8:	ldrb	w0, [x20, #34]
  4160fc:	tbz	w0, #6, 415f4c <ferror@plt+0x1420c>
  416100:	b	4160c8 <ferror@plt+0x14388>
  416104:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416108:	add	x0, x0, #0x758
  41610c:	bl	401cc0 <printf@plt>
  416110:	ldrb	w0, [x20, #34]
  416114:	tbz	w0, #5, 415f48 <ferror@plt+0x14208>
  416118:	b	4160ec <ferror@plt+0x143ac>
  41611c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416120:	add	x0, x0, #0x738
  416124:	bl	401cc0 <printf@plt>
  416128:	ldrb	w0, [x20, #34]
  41612c:	tbz	w0, #4, 415f44 <ferror@plt+0x14204>
  416130:	b	416104 <ferror@plt+0x143c4>
  416134:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416138:	add	x0, x0, #0x720
  41613c:	bl	401cc0 <printf@plt>
  416140:	ldrb	w0, [x20, #34]
  416144:	tbz	w0, #3, 415f40 <ferror@plt+0x14200>
  416148:	b	41611c <ferror@plt+0x143dc>
  41614c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416150:	add	x0, x0, #0x710
  416154:	bl	401cc0 <printf@plt>
  416158:	ldrb	w0, [x20, #34]
  41615c:	tbz	w0, #2, 415f3c <ferror@plt+0x141fc>
  416160:	b	416134 <ferror@plt+0x143f4>
  416164:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416168:	add	x0, x0, #0x700
  41616c:	bl	401cc0 <printf@plt>
  416170:	ldrb	w0, [x20, #34]
  416174:	tbz	w0, #1, 415f38 <ferror@plt+0x141f8>
  416178:	b	41614c <ferror@plt+0x1440c>
  41617c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416180:	add	x0, x0, #0x6b8
  416184:	bl	401cc0 <printf@plt>
  416188:	ldrb	w0, [x20, #32]
  41618c:	tbz	w0, #6, 415f14 <ferror@plt+0x141d4>
  416190:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416194:	add	x0, x0, #0x6d0
  416198:	bl	401cc0 <printf@plt>
  41619c:	ldrh	w1, [x20, #32]
  4161a0:	tst	w1, #0x780
  4161a4:	b.eq	415f20 <ferror@plt+0x141e0>  // b.none
  4161a8:	ubfx	x1, x1, #7, #4
  4161ac:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4161b0:	add	x0, x0, #0x6e0
  4161b4:	bl	401cc0 <printf@plt>
  4161b8:	ldrb	w1, [x20, #33]
  4161bc:	tst	w1, #0xf8
  4161c0:	b.eq	415f2c <ferror@plt+0x141ec>  // b.none
  4161c4:	ubfx	x1, x1, #3, #5
  4161c8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4161cc:	add	x0, x0, #0x6f0
  4161d0:	bl	401cc0 <printf@plt>
  4161d4:	b	415f2c <ferror@plt+0x141ec>
  4161d8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4161dc:	add	x0, x0, #0x748
  4161e0:	bl	401cc0 <printf@plt>
  4161e4:	ldrb	w0, [x20, #32]
  4161e8:	tbz	w0, #2, 415f10 <ferror@plt+0x141d0>
  4161ec:	b	41617c <ferror@plt+0x1443c>
  4161f0:	ldr	x0, [sp, #128]
  4161f4:	bl	401cc0 <printf@plt>
  4161f8:	ldrb	w0, [x20, #32]
  4161fc:	tbz	w0, #1, 415f0c <ferror@plt+0x141cc>
  416200:	b	4161d8 <ferror@plt+0x14498>
  416204:	ldr	x0, [sp, #136]
  416208:	bl	401cc0 <printf@plt>
  41620c:	b	415ea0 <ferror@plt+0x14160>
  416210:	mov	w0, #0x1                   	// #1
  416214:	str	w0, [sp, #156]
  416218:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41621c:	add	x1, x1, #0x360
  416220:	mov	w2, #0x5                   	// #5
  416224:	mov	x0, #0x0                   	// #0
  416228:	bl	401c70 <dcgettext@plt>
  41622c:	bl	401cc0 <printf@plt>
  416230:	ldr	w20, [x19, #100]
  416234:	b	41562c <ferror@plt+0x138ec>
  416238:	stp	x29, x30, [sp, #-176]!
  41623c:	mov	x29, sp
  416240:	stp	x21, x22, [sp, #32]
  416244:	mov	x21, x0
  416248:	mov	x22, x7
  41624c:	ldr	x0, [sp, #176]
  416250:	strh	wzr, [x6]
  416254:	stp	x19, x20, [sp, #16]
  416258:	mov	x20, x1
  41625c:	mov	x19, x4
  416260:	stp	x23, x24, [sp, #48]
  416264:	mov	x23, x6
  416268:	mov	x24, x5
  41626c:	stp	x25, x26, [sp, #64]
  416270:	mov	x25, x2
  416274:	stp	x27, x28, [sp, #80]
  416278:	mov	x27, x3
  41627c:	str	xzr, [x7]
  416280:	cbz	x0, 416290 <ferror@plt+0x14550>
  416284:	mov	x1, x0
  416288:	mov	x0, #0xffffffffffffffff    	// #-1
  41628c:	str	x0, [x1]
  416290:	ldp	x0, x1, [x25]
  416294:	cmp	x1, x27
  416298:	b.eq	416348 <ferror@plt+0x14608>  // b.none
  41629c:	add	x26, x25, #0x10
  4162a0:	cbz	x0, 4162a8 <ferror@plt+0x14568>
  4162a4:	bl	401bc0 <free@plt>
  4162a8:	ldr	x0, [x25, #16]
  4162ac:	cbz	x0, 4162b4 <ferror@plt+0x14574>
  4162b0:	bl	401bc0 <free@plt>
  4162b4:	ldp	x3, x4, [x27, #24]
  4162b8:	mov	w2, #0x5                   	// #5
  4162bc:	ldr	x28, [x20]
  4162c0:	str	x27, [x25, #8]
  4162c4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4162c8:	mov	x0, #0x0                   	// #0
  4162cc:	add	x1, x1, #0x8b0
  4162d0:	stp	x3, x4, [sp, #96]
  4162d4:	bl	401c70 <dcgettext@plt>
  4162d8:	ldp	x3, x4, [sp, #96]
  4162dc:	mov	x5, x0
  4162e0:	add	x1, x28, #0x10
  4162e4:	add	x0, x28, #0x8
  4162e8:	mov	x2, x3
  4162ec:	mov	x3, #0x1                   	// #1
  4162f0:	bl	4103d0 <ferror@plt+0xe690>
  4162f4:	ldr	w5, [x21, #100]
  4162f8:	mov	w4, #0x50                  	// #80
  4162fc:	ldr	x3, [x21, #112]
  416300:	str	x0, [x25]
  416304:	stp	xzr, xzr, [x25, #16]
  416308:	umaddl	x7, w5, w4, x3
  41630c:	cmp	x3, x7
  416310:	b.cs	41633c <ferror@plt+0x145fc>  // b.hs, b.nlast
  416314:	mov	x2, x3
  416318:	ldr	w1, [x2, #44]
  41631c:	cmp	w1, w5
  416320:	b.cs	416330 <ferror@plt+0x145f0>  // b.hs, b.nlast
  416324:	umaddl	x1, w1, w4, x3
  416328:	cmp	x27, x1
  41632c:	b.eq	41640c <ferror@plt+0x146cc>  // b.none
  416330:	add	x2, x2, #0x50
  416334:	cmp	x2, x7
  416338:	b.cc	416318 <ferror@plt+0x145d8>  // b.lo, b.ul, b.last
  41633c:	mov	x1, #0x0                   	// #0
  416340:	str	x1, [x25, #40]
  416344:	nop
  416348:	cbz	x0, 416440 <ferror@plt+0x14700>
  41634c:	ldr	x1, [x27, #32]
  416350:	cmp	x1, #0x3
  416354:	b.ls	416440 <ferror@plt+0x14700>  // b.plast
  416358:	sub	x1, x1, #0x4
  41635c:	cmp	x1, x19
  416360:	b.cc	416440 <ferror@plt+0x14700>  // b.lo, b.ul, b.last
  416364:	tbnz	x19, #63, 416440 <ferror@plt+0x14700>
  416368:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41636c:	add	x0, x0, x19
  416370:	mov	w1, #0x4                   	// #4
  416374:	ldr	x2, [x2, #920]
  416378:	blr	x2
  41637c:	str	w0, [sp, #116]
  416380:	ldr	x2, [x25, #16]
  416384:	mov	x27, x0
  416388:	cbz	x2, 4166ac <ferror@plt+0x1496c>
  41638c:	ldr	x4, [x25, #24]
  416390:	ldr	x28, [x25, #40]
  416394:	add	x0, x4, x4, lsl #1
  416398:	add	x0, x2, x0, lsl #3
  41639c:	cmp	x28, x0
  4163a0:	b.eq	4163e0 <ferror@plt+0x146a0>  // b.none
  4163a4:	adrp	x0, 476000 <warn@@Base+0x26640>
  4163a8:	add	x0, x0, #0xb70
  4163ac:	add	x0, x0, #0x378
  4163b0:	and	x1, x27, #0x40000000
  4163b4:	str	wzr, [sp, #96]
  4163b8:	str	x0, [sp, #128]
  4163bc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4163c0:	add	x0, x0, #0xa08
  4163c4:	str	x0, [sp, #136]
  4163c8:	str	x1, [sp, #168]
  4163cc:	ldr	x0, [x28]
  4163d0:	cmp	x19, x0
  4163d4:	b.cs	416490 <ferror@plt+0x14750>  // b.hs, b.nlast
  4163d8:	ldr	w0, [sp, #96]
  4163dc:	cbz	w0, 416478 <ferror@plt+0x14738>
  4163e0:	ldr	w0, [sp, #116]
  4163e4:	str	w0, [x24]
  4163e8:	str	x28, [x25, #40]
  4163ec:	mov	w0, #0x1                   	// #1
  4163f0:	ldp	x19, x20, [sp, #16]
  4163f4:	ldp	x21, x22, [sp, #32]
  4163f8:	ldp	x23, x24, [sp, #48]
  4163fc:	ldp	x25, x26, [sp, #64]
  416400:	ldp	x27, x28, [sp, #80]
  416404:	ldp	x29, x30, [sp], #176
  416408:	ret
  41640c:	ldr	w1, [x2, #4]
  416410:	cmp	w1, #0x9
  416414:	ccmp	w1, #0x4, #0x4, ne  // ne = any
  416418:	b.ne	416330 <ferror@plt+0x145f0>  // b.any
  41641c:	ldr	x0, [x20]
  416420:	str	w1, [x25, #32]
  416424:	cmp	w1, #0x9
  416428:	mov	x3, x26
  41642c:	add	x4, x25, #0x18
  416430:	ldp	x1, x2, [x2, #24]
  416434:	b.eq	416460 <ferror@plt+0x14720>  // b.none
  416438:	bl	410770 <ferror@plt+0xea30>
  41643c:	cbnz	w0, 416468 <ferror@plt+0x14728>
  416440:	mov	w0, #0x0                   	// #0
  416444:	ldp	x19, x20, [sp, #16]
  416448:	ldp	x21, x22, [sp, #32]
  41644c:	ldp	x23, x24, [sp, #48]
  416450:	ldp	x25, x26, [sp, #64]
  416454:	ldp	x27, x28, [sp, #80]
  416458:	ldp	x29, x30, [sp], #176
  41645c:	ret
  416460:	bl	410a48 <ferror@plt+0xed08>
  416464:	cbz	w0, 416440 <ferror@plt+0x14700>
  416468:	ldr	x1, [x25, #16]
  41646c:	str	x1, [x25, #40]
  416470:	ldr	x0, [x25]
  416474:	b	416348 <ferror@plt+0x14608>
  416478:	ldr	x0, [x2]
  41647c:	mov	x28, x2
  416480:	cmp	x19, x0
  416484:	b.cc	4163e0 <ferror@plt+0x146a0>  // b.lo, b.ul, b.last
  416488:	mov	w1, #0x1                   	// #1
  41648c:	str	w1, [sp, #96]
  416490:	tst	x0, #0x3
  416494:	b.ne	4165d8 <ferror@plt+0x14898>  // b.any
  416498:	cmp	x19, x0
  41649c:	b.hi	4165c0 <ferror@plt+0x14880>  // b.pmore
  4164a0:	ldr	x7, [x20, #8]
  4164a4:	cbz	x7, 4165c0 <ferror@plt+0x14880>
  4164a8:	ldr	w1, [x25, #32]
  4164ac:	cmp	w1, #0x9
  4164b0:	b.eq	416610 <ferror@plt+0x148d0>  // b.none
  4164b4:	cmp	w1, #0x4
  4164b8:	b.ne	416708 <ferror@plt+0x149c8>  // b.any
  4164bc:	ldr	x26, [x28, #16]
  4164c0:	ldr	x1, [x28, #8]
  4164c4:	ldr	x8, [x20, #16]
  4164c8:	lsr	x5, x1, #8
  4164cc:	cmp	x8, x1, lsr #8
  4164d0:	b.ls	4166e0 <ferror@plt+0x149a0>  // b.plast
  4164d4:	ldr	x10, [x25, #8]
  4164d8:	lsl	x5, x5, #5
  4164dc:	add	x3, x7, x5
  4164e0:	ldrh	w8, [x21, #82]
  4164e4:	str	x3, [sp, #120]
  4164e8:	ldr	x9, [x7, x5]
  4164ec:	cmp	w8, #0x28
  4164f0:	ldr	x5, [x10, #16]
  4164f4:	add	x26, x26, x9
  4164f8:	add	x0, x0, x5
  4164fc:	sub	x0, x26, x0
  416500:	str	x0, [sp, #104]
  416504:	b.eq	416628 <ferror@plt+0x148e8>  // b.none
  416508:	cmp	w8, #0x8c
  41650c:	b.ne	416728 <ferror@plt+0x149e8>  // b.any
  416510:	ldr	x0, [sp, #128]
  416514:	and	x1, x1, #0xff
  416518:	ldr	x5, [x0, x1, lsl #3]
  41651c:	cbz	x5, 4165a0 <ferror@plt+0x14860>
  416520:	ldr	x1, [sp, #136]
  416524:	mov	x0, x5
  416528:	stp	x2, x4, [sp, #144]
  41652c:	str	x5, [sp, #160]
  416530:	bl	401ba0 <strcmp@plt>
  416534:	ldp	x2, x4, [sp, #144]
  416538:	cbz	w0, 4165c0 <ferror@plt+0x14880>
  41653c:	ldr	x5, [sp, #160]
  416540:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416544:	add	x1, x1, #0xa18
  416548:	str	x5, [sp, #144]
  41654c:	mov	x0, x5
  416550:	bl	401ba0 <strcmp@plt>
  416554:	ldr	x5, [sp, #144]
  416558:	cbnz	w0, 4166b8 <ferror@plt+0x14978>
  41655c:	ldr	x0, [sp, #104]
  416560:	lsr	x0, x0, #1
  416564:	str	x0, [sp, #104]
  416568:	ldr	x2, [sp, #120]
  41656c:	mov	w1, w27
  416570:	ldr	w3, [sp, #104]
  416574:	ldr	w0, [x2, #28]
  416578:	strh	w0, [x23]
  41657c:	bfxil	w1, w3, #0, #31
  416580:	ldr	x0, [sp, #176]
  416584:	str	x26, [x22]
  416588:	str	w1, [sp, #116]
  41658c:	cbz	x0, 4163e0 <ferror@plt+0x146a0>
  416590:	mov	x1, x0
  416594:	ldr	x0, [x2, #16]
  416598:	str	x0, [x1]
  41659c:	b	4163e0 <ferror@plt+0x146a0>
  4165a0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4165a4:	add	x1, x1, #0x9d8
  4165a8:	mov	w2, #0x5                   	// #5
  4165ac:	mov	x0, #0x0                   	// #0
  4165b0:	bl	401c70 <dcgettext@plt>
  4165b4:	ldrb	w1, [x28, #8]
  4165b8:	bl	44f9c0 <warn@@Base>
  4165bc:	ldp	x2, x4, [x25, #16]
  4165c0:	add	x0, x4, x4, lsl #1
  4165c4:	add	x28, x28, #0x18
  4165c8:	add	x0, x2, x0, lsl #3
  4165cc:	cmp	x28, x0
  4165d0:	b.ne	4163cc <ferror@plt+0x1468c>  // b.any
  4165d4:	b	4163e0 <ferror@plt+0x146a0>
  4165d8:	mov	w2, #0x5                   	// #5
  4165dc:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4165e0:	mov	x0, #0x0                   	// #0
  4165e4:	add	x1, x1, #0x8c0
  4165e8:	bl	401c70 <dcgettext@plt>
  4165ec:	add	x28, x28, #0x18
  4165f0:	ldur	x1, [x28, #-24]
  4165f4:	bl	44f9c0 <warn@@Base>
  4165f8:	ldp	x2, x4, [x25, #16]
  4165fc:	add	x0, x4, x4, lsl #1
  416600:	add	x0, x2, x0, lsl #3
  416604:	cmp	x28, x0
  416608:	b.ne	4163cc <ferror@plt+0x1468c>  // b.any
  41660c:	b	4163e0 <ferror@plt+0x146a0>
  416610:	ldr	x1, [sp, #168]
  416614:	and	x26, x27, #0x7fffffff
  416618:	cmp	x1, #0x0
  41661c:	orr	x1, x27, #0xffffffff80000000
  416620:	csel	x26, x1, x26, ne  // ne = any
  416624:	b	4164c0 <ferror@plt+0x14780>
  416628:	adrp	x0, 475000 <warn@@Base+0x25640>
  41662c:	add	x0, x0, #0xa70
  416630:	and	x1, x1, #0xff
  416634:	add	x0, x0, #0xc78
  416638:	ldr	x5, [x0, x1, lsl #3]
  41663c:	cbz	x5, 4166d0 <ferror@plt+0x14990>
  416640:	mov	x0, x5
  416644:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416648:	add	x1, x1, #0x988
  41664c:	stp	x2, x4, [sp, #144]
  416650:	str	x5, [sp, #160]
  416654:	bl	401ba0 <strcmp@plt>
  416658:	ldp	x2, x4, [sp, #144]
  41665c:	cbz	w0, 4165c0 <ferror@plt+0x14880>
  416660:	ldr	x5, [sp, #160]
  416664:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416668:	add	x1, x1, #0x998
  41666c:	str	x5, [sp, #144]
  416670:	mov	x0, x5
  416674:	bl	401ba0 <strcmp@plt>
  416678:	ldr	x5, [sp, #144]
  41667c:	cbz	w0, 416568 <ferror@plt+0x14828>
  416680:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416684:	add	x1, x1, #0x9a8
  416688:	mov	w2, #0x5                   	// #5
  41668c:	mov	x0, #0x0                   	// #0
  416690:	str	x5, [sp, #104]
  416694:	bl	401c70 <dcgettext@plt>
  416698:	ldr	x5, [sp, #104]
  41669c:	mov	x1, x5
  4166a0:	bl	44f9c0 <warn@@Base>
  4166a4:	ldp	x2, x4, [x25, #16]
  4166a8:	b	4165c0 <ferror@plt+0x14880>
  4166ac:	mov	w0, #0x1                   	// #1
  4166b0:	str	w27, [x24]
  4166b4:	b	416444 <ferror@plt+0x14704>
  4166b8:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4166bc:	mov	w2, #0x5                   	// #5
  4166c0:	add	x1, x1, #0xa28
  4166c4:	mov	x0, #0x0                   	// #0
  4166c8:	str	x5, [sp, #104]
  4166cc:	b	416694 <ferror@plt+0x14954>
  4166d0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4166d4:	mov	w2, #0x5                   	// #5
  4166d8:	add	x1, x1, #0x958
  4166dc:	b	4165ac <ferror@plt+0x1486c>
  4166e0:	mov	w2, #0x5                   	// #5
  4166e4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4166e8:	mov	x0, #0x0                   	// #0
  4166ec:	add	x1, x1, #0x920
  4166f0:	bl	401c70 <dcgettext@plt>
  4166f4:	ldr	x1, [x28, #8]
  4166f8:	ldr	x2, [x20, #16]
  4166fc:	lsr	x1, x1, #8
  416700:	bl	44f3e8 <error@@Base>
  416704:	b	4163e0 <ferror@plt+0x146a0>
  416708:	mov	w2, #0x5                   	// #5
  41670c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416710:	mov	x0, #0x0                   	// #0
  416714:	add	x1, x1, #0x8f0
  416718:	bl	401c70 <dcgettext@plt>
  41671c:	ldr	w1, [x25, #32]
  416720:	bl	44f3e8 <error@@Base>
  416724:	b	4163e0 <ferror@plt+0x146a0>
  416728:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41672c:	add	x1, x1, #0xa58
  416730:	mov	w2, #0x5                   	// #5
  416734:	mov	x0, #0x0                   	// #0
  416738:	bl	401c70 <dcgettext@plt>
  41673c:	bl	44f9c0 <warn@@Base>
  416740:	b	4163e0 <ferror@plt+0x146a0>
  416744:	nop
  416748:	sub	sp, sp, #0x160
  41674c:	mov	x7, #0xffffffffffffffff    	// #-1
  416750:	stp	x29, x30, [sp, #16]
  416754:	add	x29, sp, #0x10
  416758:	stp	x19, x20, [sp, #32]
  41675c:	mov	x20, x0
  416760:	stp	x21, x22, [sp, #48]
  416764:	mov	x21, x5
  416768:	mov	x22, x6
  41676c:	stp	x23, x24, [sp, #64]
  416770:	mov	x24, x1
  416774:	mov	x23, x4
  416778:	stp	x25, x26, [sp, #80]
  41677c:	str	w2, [sp, #172]
  416780:	str	x7, [sp, #184]
  416784:	cbnz	w3, 4167e4 <ferror@plt+0x14aa4>
  416788:	cmp	x5, #0x0
  41678c:	ccmp	x6, #0x0, #0x4, ne  // ne = any
  416790:	b.eq	4167c0 <ferror@plt+0x14a80>  // b.none
  416794:	add	x2, sp, #0xb8
  416798:	str	x2, [sp]
  41679c:	add	x2, sp, #0xc0
  4167a0:	add	x5, sp, #0xac
  4167a4:	mov	x6, x2
  4167a8:	add	x7, sp, #0xc8
  4167ac:	mov	x3, x21
  4167b0:	mov	x2, x22
  4167b4:	mov	w19, #0x4                   	// #4
  4167b8:	bl	416238 <ferror@plt+0x144f8>
  4167bc:	cbnz	w0, 4167f0 <ferror@plt+0x14ab0>
  4167c0:	mov	w25, #0x0                   	// #0
  4167c4:	mov	w0, w25
  4167c8:	ldp	x29, x30, [sp, #16]
  4167cc:	ldp	x19, x20, [sp, #32]
  4167d0:	ldp	x21, x22, [sp, #48]
  4167d4:	ldp	x23, x24, [sp, #64]
  4167d8:	ldp	x25, x26, [sp, #80]
  4167dc:	add	sp, sp, #0x160
  4167e0:	ret
  4167e4:	mov	w19, w3
  4167e8:	strh	wzr, [sp, #192]
  4167ec:	str	xzr, [sp, #200]
  4167f0:	ldr	w1, [sp, #172]
  4167f4:	ldrh	w2, [x20, #82]
  4167f8:	tbnz	w1, #31, 4168dc <ferror@plt+0x14b9c>
  4167fc:	tst	x1, #0x40000000
  416800:	orr	x0, x1, #0xffffffff80000000
  416804:	mov	w3, w1
  416808:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41680c:	csel	x3, x0, x3, ne  // ne = any
  416810:	cmp	w2, #0x8c
  416814:	ldr	x19, [x21, #16]
  416818:	lsl	x0, x3, #1
  41681c:	csel	x3, x0, x3, eq  // eq = none
  416820:	add	x1, x1, #0xa90
  416824:	mov	w2, #0x5                   	// #5
  416828:	add	x19, x23, x19
  41682c:	add	x19, x19, x3
  416830:	mov	x0, #0x0                   	// #0
  416834:	bl	401c70 <dcgettext@plt>
  416838:	bl	401cc0 <printf@plt>
  41683c:	ldrh	w3, [sp, #192]
  416840:	cbnz	w3, 41696c <ferror@plt+0x14c2c>
  416844:	ldr	x4, [sp, #200]
  416848:	orr	x0, x4, x19
  41684c:	cbnz	x0, 416ad8 <ferror@plt+0x14d98>
  416850:	ldr	x1, [sp, #184]
  416854:	cmn	x1, #0x1
  416858:	b.eq	416f60 <ferror@plt+0x15220>  // b.none
  41685c:	ldr	x0, [x24, #48]
  416860:	mov	x4, #0x0                   	// #0
  416864:	cmp	x1, x0
  416868:	b.cs	416ad8 <ferror@plt+0x14d98>  // b.hs, b.nlast
  41686c:	ldr	x19, [x24, #40]
  416870:	adrp	x0, 457000 <warn@@Base+0x7640>
  416874:	add	x0, x0, #0xfd0
  416878:	add	x19, x19, x1
  41687c:	bl	401cc0 <printf@plt>
  416880:	adrp	x0, 45d000 <warn@@Base+0xd640>
  416884:	mov	x1, #0x0                   	// #0
  416888:	add	x0, x0, #0x4d0
  41688c:	bl	401cc0 <printf@plt>
  416890:	cbz	x19, 4176dc <ferror@plt+0x1599c>
  416894:	stp	x27, x28, [sp, #96]
  416898:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  41689c:	mov	x2, #0x2                   	// #2
  4168a0:	ldr	x3, [x27, #1160]
  4168a4:	mov	x1, #0x1                   	// #1
  4168a8:	adrp	x0, 457000 <warn@@Base+0x7640>
  4168ac:	add	x0, x0, #0xfd8
  4168b0:	bl	401c10 <fwrite@plt>
  4168b4:	ldr	x1, [x27, #1160]
  4168b8:	mov	x0, x19
  4168bc:	bl	401910 <fputs@plt>
  4168c0:	ldr	x1, [x27, #1160]
  4168c4:	mov	w0, #0x3e                  	// #62
  4168c8:	bl	4019a0 <fputc@plt>
  4168cc:	ldr	x1, [x27, #1160]
  4168d0:	mov	w0, #0xa                   	// #10
  4168d4:	bl	4019a0 <fputc@plt>
  4168d8:	b	41699c <ferror@plt+0x14c5c>
  4168dc:	cmp	w2, #0x28
  4168e0:	mov	w25, #0x1                   	// #1
  4168e4:	b.eq	416a94 <ferror@plt+0x14d54>  // b.none
  4168e8:	mov	w2, #0x5                   	// #5
  4168ec:	ubfx	x26, x1, #24, #7
  4168f0:	mov	x0, #0x0                   	// #0
  4168f4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4168f8:	add	x1, x1, #0xb40
  4168fc:	bl	401c70 <dcgettext@plt>
  416900:	mov	w1, w26
  416904:	bl	401cc0 <printf@plt>
  416908:	cbnz	w26, 416a5c <ferror@plt+0x14d1c>
  41690c:	ldr	w0, [sp, #172]
  416910:	lsl	w1, w0, #8
  416914:	str	w1, [sp, #172]
  416918:	ldrh	w0, [x20, #82]
  41691c:	cmp	w0, #0x28
  416920:	b.eq	416d8c <ferror@plt+0x1504c>  // b.none
  416924:	cmp	w0, #0x8c
  416928:	b.eq	416ae0 <ferror@plt+0x14da0>  // b.none
  41692c:	mov	w2, #0x5                   	// #5
  416930:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416934:	mov	x0, #0x0                   	// #0
  416938:	add	x1, x1, #0xe28
  41693c:	bl	401c70 <dcgettext@plt>
  416940:	mov	w25, #0x0                   	// #0
  416944:	ldrh	w1, [x20, #82]
  416948:	bl	44f3e8 <error@@Base>
  41694c:	mov	w0, w25
  416950:	ldp	x29, x30, [sp, #16]
  416954:	ldp	x19, x20, [sp, #32]
  416958:	ldp	x21, x22, [sp, #48]
  41695c:	ldp	x23, x24, [sp, #64]
  416960:	ldp	x25, x26, [sp, #80]
  416964:	add	sp, sp, #0x160
  416968:	ret
  41696c:	ldr	x4, [sp, #200]
  416970:	stp	x27, x28, [sp, #96]
  416974:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  416978:	mov	x2, x19
  41697c:	mov	x1, x24
  416980:	mov	x0, x20
  416984:	bl	407bc8 <ferror@plt+0x5e88>
  416988:	ldr	x1, [x27, #1160]
  41698c:	mov	x19, x0
  416990:	mov	w0, #0xa                   	// #10
  416994:	bl	4019a0 <fputc@plt>
  416998:	cbz	x19, 416a50 <ferror@plt+0x14d10>
  41699c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4169a0:	mov	x0, x19
  4169a4:	add	x1, x1, #0xaa8
  4169a8:	mov	x2, #0x14                  	// #20
  4169ac:	bl	401a50 <strncmp@plt>
  4169b0:	cbnz	w0, 416a08 <ferror@plt+0x14cc8>
  4169b4:	cbz	x22, 416ad0 <ferror@plt+0x14d90>
  4169b8:	str	xzr, [sp]
  4169bc:	add	x0, sp, #0xc0
  4169c0:	add	x23, x23, #0x4
  4169c4:	mov	x6, x0
  4169c8:	mov	x4, x23
  4169cc:	add	x7, sp, #0xc8
  4169d0:	add	x5, sp, #0xac
  4169d4:	mov	x3, x21
  4169d8:	mov	x2, x22
  4169dc:	mov	x1, x24
  4169e0:	mov	x0, x20
  4169e4:	bl	416238 <ferror@plt+0x144f8>
  4169e8:	cbz	w0, 416ad0 <ferror@plt+0x14d90>
  4169ec:	ldr	w0, [sp, #172]
  4169f0:	mov	w25, #0x1                   	// #1
  4169f4:	ldp	x27, x28, [sp, #96]
  4169f8:	lsl	w1, w0, #8
  4169fc:	lsr	w26, w0, #24
  416a00:	str	w1, [sp, #172]
  416a04:	b	416918 <ferror@plt+0x14bd8>
  416a08:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416a0c:	mov	x0, x19
  416a10:	add	x1, x1, #0xac0
  416a14:	mov	x2, #0x14                  	// #20
  416a18:	bl	401a50 <strncmp@plt>
  416a1c:	cbz	w0, 4169b4 <ferror@plt+0x14c74>
  416a20:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416a24:	mov	x0, x19
  416a28:	add	x1, x1, #0xad8
  416a2c:	mov	x2, #0x14                  	// #20
  416a30:	bl	401a50 <strncmp@plt>
  416a34:	cbz	w0, 4169b4 <ferror@plt+0x14c74>
  416a38:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416a3c:	mov	x0, x19
  416a40:	add	x1, x1, #0xaf0
  416a44:	mov	x2, #0x19                  	// #25
  416a48:	bl	401a50 <strncmp@plt>
  416a4c:	cbz	w0, 4169b4 <ferror@plt+0x14c74>
  416a50:	mov	w25, #0x1                   	// #1
  416a54:	ldp	x27, x28, [sp, #96]
  416a58:	b	4167c4 <ferror@plt+0x14a84>
  416a5c:	ldrh	w2, [x20, #82]
  416a60:	cmp	w26, #0x2
  416a64:	b.gt	416c58 <ferror@plt+0x14f18>
  416a68:	ldr	w0, [sp, #172]
  416a6c:	sub	w19, w19, #0x2
  416a70:	cmp	w2, #0x28
  416a74:	lsl	w1, w0, #16
  416a78:	str	w1, [sp, #172]
  416a7c:	ubfx	x26, x0, #16, #8
  416a80:	b.eq	417db0 <ferror@plt+0x16070>  // b.none
  416a84:	cmp	w2, #0x8c
  416a88:	b.ne	41692c <ferror@plt+0x14bec>  // b.any
  416a8c:	stp	x27, x28, [sp, #96]
  416a90:	b	416ae8 <ferror@plt+0x14da8>
  416a94:	tst	w1, #0x70000000
  416a98:	b.eq	4168e8 <ferror@plt+0x14ba8>  // b.none
  416a9c:	mov	w2, #0x5                   	// #5
  416aa0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416aa4:	mov	x0, #0x0                   	// #0
  416aa8:	add	x1, x1, #0xb10
  416aac:	bl	401c70 <dcgettext@plt>
  416ab0:	mov	w25, #0x0                   	// #0
  416ab4:	ldr	w1, [sp, #172]
  416ab8:	bl	44f9c0 <warn@@Base>
  416abc:	ldr	w1, [sp, #172]
  416ac0:	b	4168e8 <ferror@plt+0x14ba8>
  416ac4:	ldr	w0, [sp, #120]
  416ac8:	cbnz	w0, 41725c <ferror@plt+0x1551c>
  416acc:	nop
  416ad0:	ldp	x27, x28, [sp, #96]
  416ad4:	b	4167c0 <ferror@plt+0x14a80>
  416ad8:	stp	x27, x28, [sp, #96]
  416adc:	b	416974 <ferror@plt+0x14c34>
  416ae0:	mov	w19, #0x3                   	// #3
  416ae4:	stp	x27, x28, [sp, #96]
  416ae8:	cmp	x21, #0x0
  416aec:	adrp	x0, 476000 <warn@@Base+0x26640>
  416af0:	add	x0, x0, #0xb70
  416af4:	cset	w28, eq  // eq = none
  416af8:	cmp	x22, #0x0
  416afc:	str	x0, [sp, #120]
  416b00:	add	x0, x0, #0xba0
  416b04:	str	x0, [sp, #128]
  416b08:	csinc	w0, w28, wzr, ne  // ne = any
  416b0c:	str	w0, [sp, #168]
  416b10:	str	w1, [sp, #176]
  416b14:	cmp	w26, #0x0
  416b18:	cset	w27, ne  // ne = any
  416b1c:	cmp	w19, #0x0
  416b20:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  416b24:	b.eq	416c48 <ferror@plt+0x14f08>  // b.none
  416b28:	ldr	w0, [sp, #168]
  416b2c:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  416b30:	str	xzr, [sp]
  416b34:	add	x0, sp, #0xd0
  416b38:	add	x23, x23, #0x4
  416b3c:	mov	x6, x0
  416b40:	mov	x4, x23
  416b44:	add	x7, sp, #0xd8
  416b48:	add	x5, sp, #0xb0
  416b4c:	mov	x3, x21
  416b50:	mov	x2, x22
  416b54:	mov	x1, x24
  416b58:	mov	x0, x20
  416b5c:	bl	416238 <ferror@plt+0x144f8>
  416b60:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  416b64:	sub	w26, w26, #0x1
  416b68:	mov	w27, #0x0                   	// #0
  416b6c:	mov	w19, #0x3                   	// #3
  416b70:	ldr	w1, [sp, #176]
  416b74:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416b78:	add	x0, x0, #0xb60
  416b7c:	lsl	w2, w1, #8
  416b80:	lsr	w28, w1, #24
  416b84:	mov	w1, w28
  416b88:	str	w2, [sp, #176]
  416b8c:	bl	401cc0 <printf@plt>
  416b90:	ands	w0, w28, #0xc0
  416b94:	b.eq	4171b0 <ferror@plt+0x15470>  // b.none
  416b98:	cmp	w0, #0x80
  416b9c:	b.eq	41729c <ferror@plt+0x1555c>  // b.none
  416ba0:	and	w0, w28, #0xf0
  416ba4:	cmp	w0, #0xc0
  416ba8:	b.eq	416fa4 <ferror@plt+0x15264>  // b.none
  416bac:	cmp	w28, #0xd0
  416bb0:	b.eq	41750c <ferror@plt+0x157cc>  // b.none
  416bb4:	cmp	w28, #0xd1
  416bb8:	b.eq	4175b8 <ferror@plt+0x15878>  // b.none
  416bbc:	cmp	w28, #0xd2
  416bc0:	b.eq	417714 <ferror@plt+0x159d4>  // b.none
  416bc4:	cmp	w0, #0xe0
  416bc8:	b.ne	4174e8 <ferror@plt+0x157a8>  // b.any
  416bcc:	and	w8, w28, #0xf
  416bd0:	cmp	w8, #0x7
  416bd4:	b.eq	417878 <ferror@plt+0x15b38>  // b.none
  416bd8:	ldr	x1, [sp, #128]
  416bdc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416be0:	add	x0, x0, #0xd80
  416be4:	ldr	x1, [x1, x8, lsl #3]
  416be8:	bl	401cc0 <printf@plt>
  416bec:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  416bf0:	add	x27, x5, #0x488
  416bf4:	nop
  416bf8:	ldr	x1, [x27]
  416bfc:	mov	w0, #0xa                   	// #10
  416c00:	bl	401990 <putc@plt>
  416c04:	b	416b14 <ferror@plt+0x14dd4>
  416c08:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416c0c:	add	x1, x1, #0xba8
  416c10:	mov	w2, #0x5                   	// #5
  416c14:	mov	x0, #0x0                   	// #0
  416c18:	bl	401c70 <dcgettext@plt>
  416c1c:	bl	401cc0 <printf@plt>
  416c20:	mov	w25, #0x0                   	// #0
  416c24:	mov	w0, w25
  416c28:	ldp	x29, x30, [sp, #16]
  416c2c:	ldp	x19, x20, [sp, #32]
  416c30:	ldp	x21, x22, [sp, #48]
  416c34:	ldp	x23, x24, [sp, #64]
  416c38:	ldp	x25, x26, [sp, #80]
  416c3c:	ldp	x27, x28, [sp, #96]
  416c40:	add	sp, sp, #0x160
  416c44:	ret
  416c48:	cbz	w19, 41725c <ferror@plt+0x1551c>
  416c4c:	subs	w19, w19, #0x1
  416c50:	csel	w27, w27, wzr, eq  // eq = none
  416c54:	b	416b70 <ferror@plt+0x14e30>
  416c58:	cmp	w2, #0x28
  416c5c:	b.ne	416c98 <ferror@plt+0x14f58>  // b.any
  416c60:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416c64:	add	x1, x1, #0xcc8
  416c68:	mov	w2, #0x5                   	// #5
  416c6c:	mov	x0, #0x0                   	// #0
  416c70:	bl	401c70 <dcgettext@plt>
  416c74:	mov	w25, #0x0                   	// #0
  416c78:	bl	44f9c0 <warn@@Base>
  416c7c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416c80:	add	x1, x1, #0xcf8
  416c84:	mov	w2, #0x5                   	// #5
  416c88:	mov	x0, #0x0                   	// #0
  416c8c:	bl	401c70 <dcgettext@plt>
  416c90:	bl	401cc0 <printf@plt>
  416c94:	b	4167c4 <ferror@plt+0x14a84>
  416c98:	cmp	w2, #0x8c
  416c9c:	b.ne	41692c <ferror@plt+0x14bec>  // b.any
  416ca0:	cmp	w26, #0x4
  416ca4:	b.gt	417264 <ferror@plt+0x15524>
  416ca8:	ldr	w0, [sp, #172]
  416cac:	stp	x27, x28, [sp, #96]
  416cb0:	ubfx	x0, x0, #17, #7
  416cb4:	cmp	w0, #0x7f
  416cb8:	b.eq	416f6c <ferror@plt+0x1522c>  // b.none
  416cbc:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416cc0:	mov	w2, #0x5                   	// #5
  416cc4:	add	x1, x1, #0xdb8
  416cc8:	mov	x0, #0x0                   	// #0
  416ccc:	bl	401c70 <dcgettext@plt>
  416cd0:	ldr	w1, [sp, #172]
  416cd4:	lsr	w1, w1, #14
  416cd8:	and	w1, w1, #0x1fc
  416cdc:	bl	401cc0 <printf@plt>
  416ce0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416ce4:	add	x1, x1, #0xdd0
  416ce8:	mov	w2, #0x5                   	// #5
  416cec:	mov	x0, #0x0                   	// #0
  416cf0:	bl	401c70 <dcgettext@plt>
  416cf4:	bl	401cc0 <printf@plt>
  416cf8:	cmp	w26, #0x4
  416cfc:	b.eq	4174d8 <ferror@plt+0x15798>  // b.none
  416d00:	ldr	w19, [sp, #172]
  416d04:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  416d08:	adrp	x21, 476000 <warn@@Base+0x26640>
  416d0c:	add	x21, x21, #0xb70
  416d10:	adrp	x22, 460000 <warn@@Base+0x10640>
  416d14:	add	x20, x21, #0xba0
  416d18:	ldr	x1, [x27, #1160]
  416d1c:	ubfx	x19, x19, #4, #13
  416d20:	add	x22, x22, #0x898
  416d24:	cbz	w19, 416d54 <ferror@plt+0x15014>
  416d28:	tbnz	w19, #0, 416d40 <ferror@plt+0x15000>
  416d2c:	nop
  416d30:	lsr	w19, w19, #1
  416d34:	cbz	w19, 416d54 <ferror@plt+0x15014>
  416d38:	sub	x20, x20, #0x8
  416d3c:	tbz	w19, #0, 416d30 <ferror@plt+0x14ff0>
  416d40:	ldr	x0, [x20, #96]
  416d44:	bl	401910 <fputs@plt>
  416d48:	cmp	w19, #0x1
  416d4c:	b.ne	41718c <ferror@plt+0x1544c>  // b.any
  416d50:	ldr	x1, [x27, #1160]
  416d54:	mov	w0, #0xa                   	// #10
  416d58:	bl	401990 <putc@plt>
  416d5c:	add	x21, x21, #0xba0
  416d60:	mov	w2, #0x5                   	// #5
  416d64:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416d68:	mov	x0, #0x0                   	// #0
  416d6c:	add	x1, x1, #0xdf8
  416d70:	bl	401c70 <dcgettext@plt>
  416d74:	ldr	w1, [sp, #172]
  416d78:	and	x1, x1, #0xf
  416d7c:	ldr	x1, [x21, x1, lsl #3]
  416d80:	bl	401cc0 <printf@plt>
  416d84:	ldp	x27, x28, [sp, #96]
  416d88:	b	4167c4 <ferror@plt+0x14a84>
  416d8c:	mov	w19, #0x3                   	// #3
  416d90:	stp	x27, x28, [sp, #96]
  416d94:	cmp	x21, #0x0
  416d98:	cset	w0, eq  // eq = none
  416d9c:	cmp	x22, #0x0
  416da0:	csinc	w0, w0, wzr, ne  // ne = any
  416da4:	str	w0, [sp, #168]
  416da8:	add	x0, sp, #0xe8
  416dac:	str	x0, [sp, #112]
  416db0:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416db4:	add	x0, x0, #0xca0
  416db8:	str	x0, [sp, #128]
  416dbc:	mov	w0, #0x1                   	// #1
  416dc0:	str	w0, [sp, #120]
  416dc4:	str	w1, [sp, #176]
  416dc8:	cmp	w26, #0x0
  416dcc:	cset	w27, ne  // ne = any
  416dd0:	cmp	w19, #0x0
  416dd4:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  416dd8:	b.eq	416f30 <ferror@plt+0x151f0>  // b.none
  416ddc:	ldr	w0, [sp, #168]
  416de0:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  416de4:	ldr	x7, [sp, #112]
  416de8:	str	xzr, [sp]
  416dec:	add	x23, x23, #0x4
  416df0:	add	x6, sp, #0xe0
  416df4:	mov	x4, x23
  416df8:	add	x5, sp, #0xb0
  416dfc:	mov	x3, x21
  416e00:	mov	x2, x22
  416e04:	mov	x1, x24
  416e08:	mov	x0, x20
  416e0c:	bl	416238 <ferror@plt+0x144f8>
  416e10:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  416e14:	sub	w26, w26, #0x1
  416e18:	mov	w27, #0x0                   	// #0
  416e1c:	mov	w19, #0x3                   	// #3
  416e20:	ldr	w1, [sp, #176]
  416e24:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416e28:	add	x0, x0, #0xb60
  416e2c:	lsl	w2, w1, #8
  416e30:	lsr	w28, w1, #24
  416e34:	mov	w1, w28
  416e38:	str	w2, [sp, #176]
  416e3c:	bl	401cc0 <printf@plt>
  416e40:	ands	w0, w28, #0xc0
  416e44:	b.eq	416f40 <ferror@plt+0x15200>  // b.none
  416e48:	cmp	w0, #0x40
  416e4c:	b.eq	417284 <ferror@plt+0x15544>  // b.none
  416e50:	and	w0, w28, #0xf0
  416e54:	cmp	w0, #0x80
  416e58:	b.eq	4171d0 <ferror@plt+0x15490>  // b.none
  416e5c:	cmp	w0, #0x90
  416e60:	b.eq	4173a8 <ferror@plt+0x15668>  // b.none
  416e64:	cmp	w0, #0xa0
  416e68:	b.eq	4177e8 <ferror@plt+0x15aa8>  // b.none
  416e6c:	cmp	w28, #0xb0
  416e70:	b.eq	416f88 <ferror@plt+0x15248>  // b.none
  416e74:	cmp	w28, #0xb1
  416e78:	b.eq	417440 <ferror@plt+0x15700>  // b.none
  416e7c:	cmp	w28, #0xb2
  416e80:	b.eq	417890 <ferror@plt+0x15b50>  // b.none
  416e84:	cmp	w28, #0xb3
  416e88:	sub	w0, w28, #0xc8
  416e8c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  416e90:	b.hi	4175dc <ferror@plt+0x1589c>  // b.pmore
  416e94:	cbz	w27, 4175d0 <ferror@plt+0x15890>
  416e98:	ldr	w0, [sp, #168]
  416e9c:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  416ea0:	ldr	x7, [sp, #112]
  416ea4:	str	xzr, [sp]
  416ea8:	add	x23, x23, #0x4
  416eac:	add	x6, sp, #0xe0
  416eb0:	mov	x4, x23
  416eb4:	add	x5, sp, #0xb0
  416eb8:	mov	x3, x21
  416ebc:	mov	x2, x22
  416ec0:	mov	x1, x24
  416ec4:	mov	x0, x20
  416ec8:	bl	416238 <ferror@plt+0x144f8>
  416ecc:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  416ed0:	sub	w26, w26, #0x1
  416ed4:	mov	w19, #0x3                   	// #3
  416ed8:	ldr	w27, [sp, #176]
  416edc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416ee0:	add	x0, x0, #0xba0
  416ee4:	lsl	w2, w27, #8
  416ee8:	lsr	w1, w27, #24
  416eec:	str	w1, [sp, #136]
  416ef0:	lsr	w27, w27, #28
  416ef4:	str	w2, [sp, #176]
  416ef8:	bl	401cc0 <printf@plt>
  416efc:	cmp	w28, #0xc8
  416f00:	ldr	w1, [sp, #136]
  416f04:	add	w0, w27, #0x10
  416f08:	csel	w27, w0, w27, eq  // eq = none
  416f0c:	and	w28, w1, #0xf
  416f10:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416f14:	mov	w1, w27
  416f18:	add	x0, x0, #0xc58
  416f1c:	bl	401cc0 <printf@plt>
  416f20:	cbnz	w28, 41795c <ferror@plt+0x15c1c>
  416f24:	mov	w0, #0x7d                  	// #125
  416f28:	bl	401cf0 <putchar@plt>
  416f2c:	b	416f54 <ferror@plt+0x15214>
  416f30:	cbz	w19, 416ac4 <ferror@plt+0x14d84>
  416f34:	subs	w19, w19, #0x1
  416f38:	csel	w27, w27, wzr, eq  // eq = none
  416f3c:	b	416e20 <ferror@plt+0x150e0>
  416f40:	ubfiz	w1, w28, #2, #6
  416f44:	adrp	x0, 45b000 <warn@@Base+0xb640>
  416f48:	add	w1, w1, #0x4
  416f4c:	add	x0, x0, #0xb70
  416f50:	bl	401cc0 <printf@plt>
  416f54:	mov	w0, #0xa                   	// #10
  416f58:	bl	401cf0 <putchar@plt>
  416f5c:	b	416dc8 <ferror@plt+0x15088>
  416f60:	mov	x4, #0x0                   	// #0
  416f64:	stp	x27, x28, [sp, #96]
  416f68:	b	416974 <ferror@plt+0x14c34>
  416f6c:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416f70:	add	x1, x1, #0xd90
  416f74:	mov	w2, #0x5                   	// #5
  416f78:	mov	x0, #0x0                   	// #0
  416f7c:	bl	401c70 <dcgettext@plt>
  416f80:	bl	401cc0 <printf@plt>
  416f84:	b	416ce0 <ferror@plt+0x14fa0>
  416f88:	adrp	x1, 45b000 <warn@@Base+0xb640>
  416f8c:	add	x1, x1, #0xc20
  416f90:	mov	w2, #0x5                   	// #5
  416f94:	mov	x0, #0x0                   	// #0
  416f98:	bl	401c70 <dcgettext@plt>
  416f9c:	bl	401cc0 <printf@plt>
  416fa0:	b	416f54 <ferror@plt+0x15214>
  416fa4:	ands	w0, w28, #0xf
  416fa8:	str	w0, [sp, #152]
  416fac:	b.eq	4173d0 <ferror@plt+0x15690>  // b.none
  416fb0:	ldr	w0, [sp, #168]
  416fb4:	cbnz	w0, 417970 <ferror@plt+0x15c30>
  416fb8:	adrp	x27, 45b000 <warn@@Base+0xb640>
  416fbc:	add	x0, sp, #0xd8
  416fc0:	add	x28, x27, #0xba0
  416fc4:	mov	w8, #0x0                   	// #0
  416fc8:	mov	w27, #0x0                   	// #0
  416fcc:	str	x0, [sp, #160]
  416fd0:	cmp	w26, #0x0
  416fd4:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  416fd8:	b.ne	4174cc <ferror@plt+0x1578c>  // b.any
  416fdc:	ldr	x7, [sp, #160]
  416fe0:	str	xzr, [sp]
  416fe4:	add	x23, x23, #0x4
  416fe8:	add	x6, sp, #0xd0
  416fec:	mov	x4, x23
  416ff0:	add	x5, sp, #0xb0
  416ff4:	mov	x3, x21
  416ff8:	mov	x2, x22
  416ffc:	mov	x1, x24
  417000:	mov	x0, x20
  417004:	str	w8, [sp, #112]
  417008:	bl	416238 <ferror@plt+0x144f8>
  41700c:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  417010:	ldr	w8, [sp, #112]
  417014:	sub	w26, w26, #0x1
  417018:	mov	w19, #0x3                   	// #3
  41701c:	ldr	w2, [sp, #176]
  417020:	mov	x0, x28
  417024:	str	w2, [sp, #136]
  417028:	str	w8, [sp, #144]
  41702c:	lsl	w3, w2, #8
  417030:	lsr	w1, w2, #24
  417034:	str	w1, [sp, #112]
  417038:	str	w3, [sp, #176]
  41703c:	bl	401cc0 <printf@plt>
  417040:	ldr	w2, [sp, #136]
  417044:	ldr	w1, [sp, #112]
  417048:	ldr	w8, [sp, #144]
  41704c:	lsr	w2, w2, #28
  417050:	cmp	w2, #0xf
  417054:	b.eq	417074 <ferror@plt+0x15334>  // b.none
  417058:	ubfiz	x0, x8, #3, #32
  41705c:	add	x3, sp, #0xe0
  417060:	add	x4, sp, #0xe4
  417064:	lsl	w5, w27, #1
  417068:	add	w8, w8, #0x1
  41706c:	str	w5, [x3, x0]
  417070:	str	w2, [x4, x0]
  417074:	and	w1, w1, #0xf
  417078:	cmp	w1, #0xf
  41707c:	b.eq	4176f4 <ferror@plt+0x159b4>  // b.none
  417080:	ubfiz	x2, x8, #3, #32
  417084:	add	x3, sp, #0xe0
  417088:	add	x4, sp, #0xe4
  41708c:	lsl	w0, w27, #1
  417090:	add	w0, w0, #0x1
  417094:	add	w8, w8, #0x1
  417098:	str	w0, [x3, x2]
  41709c:	add	w27, w27, #0x1
  4170a0:	ldr	w0, [sp, #152]
  4170a4:	str	w1, [x4, x2]
  4170a8:	cmp	w8, w0
  4170ac:	b.cc	416fd0 <ferror@plt+0x15290>  // b.lo, b.ul, b.last
  4170b0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4170b4:	add	x1, x1, #0xec0
  4170b8:	mov	w2, #0x5                   	// #5
  4170bc:	mov	x0, #0x0                   	// #0
  4170c0:	str	w8, [sp, #112]
  4170c4:	bl	401c70 <dcgettext@plt>
  4170c8:	bl	401cc0 <printf@plt>
  4170cc:	lsl	w28, w27, #1
  4170d0:	ldr	w8, [sp, #112]
  4170d4:	cmp	wzr, w27, lsl #1
  4170d8:	sub	w0, w8, #0x1
  4170dc:	str	w0, [sp, #112]
  4170e0:	b.eq	417400 <ferror@plt+0x156c0>  // b.none
  4170e4:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  4170e8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4170ec:	add	x27, x27, #0x488
  4170f0:	add	x0, x0, #0xd30
  4170f4:	add	x3, sp, #0xe0
  4170f8:	str	x0, [sp, #152]
  4170fc:	b	417150 <ferror@plt+0x15410>
  417100:	add	x1, sp, #0xe4
  417104:	cmp	w5, #0x0
  417108:	cset	w2, ne  // ne = any
  41710c:	sub	w2, w5, w2
  417110:	str	w2, [sp, #112]
  417114:	ldr	w0, [x1, x0]
  417118:	ldr	x1, [sp, #128]
  41711c:	ldr	x0, [x1, x0, lsl #3]
  417120:	str	w4, [sp, #136]
  417124:	ldr	x1, [x27]
  417128:	str	x3, [sp, #144]
  41712c:	bl	401910 <fputs@plt>
  417130:	cmp	w28, #0x1
  417134:	b.ls	417408 <ferror@plt+0x156c8>  // b.plast
  417138:	ldr	w4, [sp, #136]
  41713c:	adrp	x0, 460000 <warn@@Base+0x10640>
  417140:	add	x0, x0, #0x898
  417144:	mov	w28, w4
  417148:	bl	401cc0 <printf@plt>
  41714c:	ldr	x3, [sp, #144]
  417150:	sub	w4, w28, #0x1
  417154:	ldr	w5, [sp, #112]
  417158:	ubfiz	x0, x5, #3, #32
  41715c:	ldr	w1, [x3, x0]
  417160:	cmp	w1, w4
  417164:	b.eq	417100 <ferror@plt+0x153c0>  // b.none
  417168:	ldr	x1, [sp, #152]
  41716c:	mov	w2, #0x5                   	// #5
  417170:	mov	x0, #0x0                   	// #0
  417174:	str	w4, [sp, #136]
  417178:	str	x3, [sp, #144]
  41717c:	bl	401c70 <dcgettext@plt>
  417180:	ldr	w4, [sp, #136]
  417184:	ldr	x3, [sp, #144]
  417188:	b	417120 <ferror@plt+0x153e0>
  41718c:	ldr	x3, [x27, #1160]
  417190:	mov	x1, #0x1                   	// #1
  417194:	mov	x0, x22
  417198:	mov	x2, #0x2                   	// #2
  41719c:	lsr	w19, w19, #1
  4171a0:	sub	x20, x20, #0x8
  4171a4:	bl	401c10 <fwrite@plt>
  4171a8:	ldr	x1, [x27, #1160]
  4171ac:	b	416d3c <ferror@plt+0x14ffc>
  4171b0:	ubfiz	w1, w28, #3, #6
  4171b4:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4171b8:	add	w1, w1, #0x8
  4171bc:	add	x0, x0, #0xd08
  4171c0:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  4171c4:	bl	401cc0 <printf@plt>
  4171c8:	add	x27, x27, #0x488
  4171cc:	b	416bf8 <ferror@plt+0x14eb8>
  4171d0:	cbz	w27, 417414 <ferror@plt+0x156d4>
  4171d4:	ldr	w0, [sp, #168]
  4171d8:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  4171dc:	ldr	x7, [sp, #112]
  4171e0:	str	xzr, [sp]
  4171e4:	add	x23, x23, #0x4
  4171e8:	add	x6, sp, #0xe0
  4171ec:	mov	x4, x23
  4171f0:	add	x5, sp, #0xb0
  4171f4:	mov	x3, x21
  4171f8:	mov	x2, x22
  4171fc:	mov	x1, x24
  417200:	mov	x0, x20
  417204:	bl	416238 <ferror@plt+0x144f8>
  417208:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  41720c:	sub	w26, w26, #0x1
  417210:	mov	w19, #0x3                   	// #3
  417214:	ldr	w2, [sp, #176]
  417218:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41721c:	add	x0, x0, #0xba0
  417220:	lsr	w27, w2, #24
  417224:	lsl	w2, w2, #8
  417228:	mov	w1, w27
  41722c:	str	w2, [sp, #176]
  417230:	bl	401cc0 <printf@plt>
  417234:	cmp	w28, #0x80
  417238:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  41723c:	b.ne	417524 <ferror@plt+0x157e4>  // b.any
  417240:	adrp	x1, 45b000 <warn@@Base+0xb640>
  417244:	add	x1, x1, #0xbc0
  417248:	mov	w2, #0x5                   	// #5
  41724c:	mov	x0, #0x0                   	// #0
  417250:	bl	401c70 <dcgettext@plt>
  417254:	bl	401cc0 <printf@plt>
  417258:	b	416f54 <ferror@plt+0x15214>
  41725c:	ldp	x27, x28, [sp, #96]
  417260:	b	4167c4 <ferror@plt+0x14a84>
  417264:	mov	w2, #0x5                   	// #5
  417268:	adrp	x1, 45b000 <warn@@Base+0xb640>
  41726c:	mov	x0, #0x0                   	// #0
  417270:	add	x1, x1, #0xe10
  417274:	bl	401c70 <dcgettext@plt>
  417278:	mov	w1, w26
  41727c:	bl	401cc0 <printf@plt>
  417280:	b	4167c4 <ferror@plt+0x14a84>
  417284:	ubfiz	w1, w28, #2, #6
  417288:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41728c:	add	w1, w1, #0x4
  417290:	add	x0, x0, #0xb88
  417294:	bl	401cc0 <printf@plt>
  417298:	b	416f54 <ferror@plt+0x15214>
  41729c:	cbz	w27, 417420 <ferror@plt+0x156e0>
  4172a0:	ldr	w0, [sp, #168]
  4172a4:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  4172a8:	str	xzr, [sp]
  4172ac:	add	x0, sp, #0xd0
  4172b0:	add	x23, x23, #0x4
  4172b4:	mov	x6, x0
  4172b8:	mov	x4, x23
  4172bc:	add	x7, sp, #0xd8
  4172c0:	add	x5, sp, #0xb0
  4172c4:	mov	x3, x21
  4172c8:	mov	x2, x22
  4172cc:	mov	x1, x24
  4172d0:	mov	x0, x20
  4172d4:	bl	416238 <ferror@plt+0x144f8>
  4172d8:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  4172dc:	sub	w26, w26, #0x1
  4172e0:	mov	w19, #0x3                   	// #3
  4172e4:	ldr	w2, [sp, #176]
  4172e8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4172ec:	add	x0, x0, #0xba0
  4172f0:	lsr	w27, w2, #24
  4172f4:	lsl	w2, w2, #8
  4172f8:	mov	w1, w27
  4172fc:	str	w2, [sp, #176]
  417300:	bl	401cc0 <printf@plt>
  417304:	cmp	w28, #0x80
  417308:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  41730c:	b.eq	4175ac <ferror@plt+0x1586c>  // b.none
  417310:	ubfiz	w4, w28, #8, #5
  417314:	orr	w4, w4, w27
  417318:	str	w4, [sp, #112]
  41731c:	tbz	w28, #5, 417598 <ferror@plt+0x15858>
  417320:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417324:	add	x0, x0, #0xd20
  417328:	bl	401cc0 <printf@plt>
  41732c:	ldr	w4, [sp, #112]
  417330:	cbz	w4, 417400 <ferror@plt+0x156c0>
  417334:	adrp	x0, 460000 <warn@@Base+0x10640>
  417338:	add	x0, x0, #0x898
  41733c:	str	x0, [sp, #136]
  417340:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  417344:	ldr	x0, [sp, #120]
  417348:	add	x27, x27, #0x488
  41734c:	add	x28, x0, #0xba0
  417350:	tbnz	w4, #0, 417364 <ferror@plt+0x15624>
  417354:	lsr	w4, w4, #1
  417358:	cbz	w4, 417408 <ferror@plt+0x156c8>
  41735c:	sub	x28, x28, #0x8
  417360:	b	417350 <ferror@plt+0x15610>
  417364:	ldr	x1, [x27]
  417368:	str	w4, [sp, #112]
  41736c:	ldr	x0, [x28, #96]
  417370:	bl	401910 <fputs@plt>
  417374:	ldr	w4, [sp, #112]
  417378:	cmp	w4, #0x1
  41737c:	b.eq	417408 <ferror@plt+0x156c8>  // b.none
  417380:	ldr	x3, [x27]
  417384:	lsr	w4, w4, #1
  417388:	ldr	x0, [sp, #136]
  41738c:	mov	x2, #0x2                   	// #2
  417390:	mov	x1, #0x1                   	// #1
  417394:	str	w4, [sp, #112]
  417398:	sub	x28, x28, #0x8
  41739c:	bl	401c10 <fwrite@plt>
  4173a0:	ldr	w4, [sp, #112]
  4173a4:	b	417350 <ferror@plt+0x15610>
  4173a8:	and	w0, w28, #0xfffffffd
  4173ac:	cmp	w0, #0x9d
  4173b0:	b.ne	41742c <ferror@plt+0x156ec>  // b.any
  4173b4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4173b8:	add	x1, x1, #0xbe8
  4173bc:	mov	w2, #0x5                   	// #5
  4173c0:	mov	x0, #0x0                   	// #0
  4173c4:	bl	401c70 <dcgettext@plt>
  4173c8:	bl	401cc0 <printf@plt>
  4173cc:	b	416f54 <ferror@plt+0x15214>
  4173d0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4173d4:	add	x1, x1, #0xec0
  4173d8:	mov	w2, #0x5                   	// #5
  4173dc:	mov	x0, #0x0                   	// #0
  4173e0:	bl	401c70 <dcgettext@plt>
  4173e4:	bl	401cc0 <printf@plt>
  4173e8:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4173ec:	add	x1, x1, #0xed0
  4173f0:	mov	w2, #0x5                   	// #5
  4173f4:	mov	x0, #0x0                   	// #0
  4173f8:	bl	401c70 <dcgettext@plt>
  4173fc:	bl	401cc0 <printf@plt>
  417400:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  417404:	add	x27, x5, #0x488
  417408:	mov	w0, #0x7d                  	// #125
  41740c:	bl	401cf0 <putchar@plt>
  417410:	b	416bf8 <ferror@plt+0x14eb8>
  417414:	cbz	w19, 417ad0 <ferror@plt+0x15d90>
  417418:	sub	w19, w19, #0x1
  41741c:	b	417214 <ferror@plt+0x154d4>
  417420:	cbz	w19, 417ad0 <ferror@plt+0x15d90>
  417424:	sub	w19, w19, #0x1
  417428:	b	4172e4 <ferror@plt+0x155a4>
  41742c:	and	w1, w28, #0xf
  417430:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417434:	add	x0, x0, #0xbf8
  417438:	bl	401cc0 <printf@plt>
  41743c:	b	416f54 <ferror@plt+0x15214>
  417440:	cbz	w27, 417708 <ferror@plt+0x159c8>
  417444:	ldr	w0, [sp, #168]
  417448:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  41744c:	ldr	x7, [sp, #112]
  417450:	str	xzr, [sp]
  417454:	add	x23, x23, #0x4
  417458:	add	x6, sp, #0xe0
  41745c:	mov	x4, x23
  417460:	add	x5, sp, #0xb0
  417464:	mov	x3, x21
  417468:	mov	x2, x22
  41746c:	mov	x1, x24
  417470:	mov	x0, x20
  417474:	bl	416238 <ferror@plt+0x144f8>
  417478:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  41747c:	sub	w26, w26, #0x1
  417480:	mov	w19, #0x3                   	// #3
  417484:	ldr	w2, [sp, #176]
  417488:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41748c:	add	x0, x0, #0xba0
  417490:	lsr	w27, w2, #24
  417494:	lsl	w2, w2, #8
  417498:	mov	w1, w27
  41749c:	str	w2, [sp, #176]
  4174a0:	bl	401cc0 <printf@plt>
  4174a4:	cbz	w27, 4174b0 <ferror@plt+0x15770>
  4174a8:	tst	w27, #0xf0
  4174ac:	b.eq	417c94 <ferror@plt+0x15f54>  // b.none
  4174b0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4174b4:	add	x1, x1, #0xc30
  4174b8:	mov	w2, #0x5                   	// #5
  4174bc:	mov	x0, #0x0                   	// #0
  4174c0:	bl	401c70 <dcgettext@plt>
  4174c4:	bl	401cc0 <printf@plt>
  4174c8:	b	416f54 <ferror@plt+0x15214>
  4174cc:	cbz	w19, 416c08 <ferror@plt+0x14ec8>
  4174d0:	sub	w19, w19, #0x1
  4174d4:	b	41701c <ferror@plt+0x152dc>
  4174d8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4174dc:	add	x0, x0, #0xde8
  4174e0:	bl	401cc0 <printf@plt>
  4174e4:	b	416d00 <ferror@plt+0x14fc0>
  4174e8:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4174ec:	add	x1, x1, #0xca8
  4174f0:	mov	w2, #0x5                   	// #5
  4174f4:	mov	x0, #0x0                   	// #0
  4174f8:	bl	401c70 <dcgettext@plt>
  4174fc:	bl	401cc0 <printf@plt>
  417500:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  417504:	add	x27, x5, #0x488
  417508:	b	416bf8 <ferror@plt+0x14eb8>
  41750c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417510:	add	x0, x0, #0xd38
  417514:	bl	401cc0 <printf@plt>
  417518:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  41751c:	add	x27, x5, #0x488
  417520:	b	416bf8 <ferror@plt+0x14eb8>
  417524:	ubfiz	w8, w28, #8, #4
  417528:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41752c:	orr	w27, w8, w27
  417530:	add	x0, x0, #0xbd8
  417534:	mov	w28, #0x0                   	// #0
  417538:	bl	401cc0 <printf@plt>
  41753c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417540:	add	x0, x0, #0xbe0
  417544:	mov	w1, #0x1                   	// #1
  417548:	str	x0, [sp, #136]
  41754c:	adrp	x0, 460000 <warn@@Base+0x10640>
  417550:	add	x0, x0, #0x898
  417554:	str	x0, [sp, #144]
  417558:	b	417578 <ferror@plt+0x15838>
  41755c:	ldr	x0, [sp, #136]
  417560:	add	w1, w28, #0x4
  417564:	bl	401cc0 <printf@plt>
  417568:	mov	w1, #0x0                   	// #0
  41756c:	add	w28, w28, #0x1
  417570:	cmp	w28, #0xc
  417574:	b.eq	416f24 <ferror@plt+0x151e4>  // b.none
  417578:	mov	w0, #0x1                   	// #1
  41757c:	lsl	w0, w0, w28
  417580:	tst	w0, w27
  417584:	b.eq	41756c <ferror@plt+0x1582c>  // b.none
  417588:	cbnz	w1, 41755c <ferror@plt+0x1581c>
  41758c:	ldr	x0, [sp, #144]
  417590:	bl	401cc0 <printf@plt>
  417594:	b	41755c <ferror@plt+0x1581c>
  417598:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41759c:	add	x0, x0, #0xbd8
  4175a0:	bl	401cc0 <printf@plt>
  4175a4:	ldr	w4, [sp, #112]
  4175a8:	b	417330 <ferror@plt+0x155f0>
  4175ac:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4175b0:	add	x1, x1, #0xbc0
  4175b4:	b	4174f0 <ferror@plt+0x157b0>
  4175b8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4175bc:	add	x0, x0, #0xd48
  4175c0:	bl	401cc0 <printf@plt>
  4175c4:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  4175c8:	add	x27, x5, #0x488
  4175cc:	b	416bf8 <ferror@plt+0x14eb8>
  4175d0:	cbz	w19, 417ad0 <ferror@plt+0x15d90>
  4175d4:	sub	w19, w19, #0x1
  4175d8:	b	416ed8 <ferror@plt+0x15198>
  4175dc:	and	w0, w28, #0xf8
  4175e0:	mov	w1, #0xd0                  	// #208
  4175e4:	cmp	w0, #0xb8
  4175e8:	ccmp	w0, w1, #0x4, ne  // ne = any
  4175ec:	b.eq	417a44 <ferror@plt+0x15d04>  // b.none
  4175f0:	sub	w0, w28, #0xc0
  4175f4:	cmp	w0, #0x5
  4175f8:	b.ls	417b7c <ferror@plt+0x15e3c>  // b.plast
  4175fc:	cmp	w28, #0xc6
  417600:	b.eq	417d04 <ferror@plt+0x15fc4>  // b.none
  417604:	cmp	w28, #0xc7
  417608:	b.ne	417c74 <ferror@plt+0x15f34>  // b.any
  41760c:	cbz	w27, 417acc <ferror@plt+0x15d8c>
  417610:	ldr	w0, [sp, #168]
  417614:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  417618:	ldr	x7, [sp, #112]
  41761c:	str	xzr, [sp]
  417620:	add	x23, x23, #0x4
  417624:	add	x6, sp, #0xe0
  417628:	mov	x4, x23
  41762c:	add	x5, sp, #0xb0
  417630:	mov	x3, x21
  417634:	mov	x2, x22
  417638:	mov	x1, x24
  41763c:	mov	x0, x20
  417640:	bl	416238 <ferror@plt+0x144f8>
  417644:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  417648:	sub	w26, w26, #0x1
  41764c:	mov	w19, #0x4                   	// #4
  417650:	ldr	w1, [sp, #176]
  417654:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417658:	sub	w19, w19, #0x1
  41765c:	add	x0, x0, #0xba0
  417660:	lsl	w2, w1, #8
  417664:	lsr	w27, w1, #24
  417668:	mov	w1, w27
  41766c:	str	w2, [sp, #176]
  417670:	bl	401cc0 <printf@plt>
  417674:	cbz	w27, 4174b0 <ferror@plt+0x15770>
  417678:	tst	w27, #0xf0
  41767c:	b.ne	4174b0 <ferror@plt+0x15770>  // b.any
  417680:	and	w0, w27, #0xf
  417684:	adrp	x27, 460000 <warn@@Base+0x10640>
  417688:	add	x27, x27, #0x898
  41768c:	str	w0, [sp, #136]
  417690:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417694:	add	x0, x0, #0xbd8
  417698:	bl	401cc0 <printf@plt>
  41769c:	mov	w28, #0x0                   	// #0
  4176a0:	mov	w0, #0x1                   	// #1
  4176a4:	mov	w1, #0x1                   	// #1
  4176a8:	lsl	w2, w1, w28
  4176ac:	ldr	w1, [sp, #136]
  4176b0:	tst	w2, w1
  4176b4:	b.eq	4176cc <ferror@plt+0x1598c>  // b.none
  4176b8:	cbz	w0, 417da4 <ferror@plt+0x16064>
  4176bc:	ldr	x0, [sp, #128]
  4176c0:	mov	w1, w28
  4176c4:	bl	401cc0 <printf@plt>
  4176c8:	mov	w0, #0x0                   	// #0
  4176cc:	add	w28, w28, #0x1
  4176d0:	cmp	w28, #0x4
  4176d4:	b.ne	4176a4 <ferror@plt+0x15964>  // b.any
  4176d8:	b	416f24 <ferror@plt+0x151e4>
  4176dc:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  4176e0:	mov	w25, #0x1                   	// #1
  4176e4:	mov	w0, #0xa                   	// #10
  4176e8:	ldr	x1, [x1, #1160]
  4176ec:	bl	4019a0 <fputc@plt>
  4176f0:	b	4167c4 <ferror@plt+0x14a84>
  4176f4:	ldr	w0, [sp, #152]
  4176f8:	add	w27, w27, #0x1
  4176fc:	cmp	w8, w0
  417700:	b.cc	416fd0 <ferror@plt+0x15290>  // b.lo, b.ul, b.last
  417704:	b	4170b0 <ferror@plt+0x15370>
  417708:	cbz	w19, 417ad0 <ferror@plt+0x15d90>
  41770c:	sub	w19, w19, #0x1
  417710:	b	417484 <ferror@plt+0x15744>
  417714:	ldr	w0, [sp, #168]
  417718:	cbnz	w0, 417af4 <ferror@plt+0x15db4>
  41771c:	add	x9, sp, #0xe0
  417720:	add	x0, sp, #0xd8
  417724:	mov	x28, #0x0                   	// #0
  417728:	str	x0, [sp, #144]
  41772c:	cmp	w26, #0x0
  417730:	mov	w27, w28
  417734:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  417738:	b.ne	4177dc <ferror@plt+0x15a9c>  // b.any
  41773c:	ldr	x7, [sp, #144]
  417740:	str	xzr, [sp]
  417744:	add	x23, x23, #0x4
  417748:	add	x6, sp, #0xd0
  41774c:	mov	x4, x23
  417750:	add	x5, sp, #0xb0
  417754:	mov	x3, x21
  417758:	mov	x2, x22
  41775c:	mov	x1, x24
  417760:	mov	x0, x20
  417764:	bl	416238 <ferror@plt+0x144f8>
  417768:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  41776c:	sub	w26, w26, #0x1
  417770:	add	x9, sp, #0xe0
  417774:	mov	w19, #0x3                   	// #3
  417778:	ldr	w2, [sp, #176]
  41777c:	add	w1, w27, #0x1
  417780:	str	w1, [sp, #112]
  417784:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417788:	add	x0, x0, #0xba0
  41778c:	str	x9, [sp, #136]
  417790:	lsr	w1, w2, #24
  417794:	lsl	w2, w2, #8
  417798:	strb	w1, [x9, x28]
  41779c:	str	w2, [sp, #176]
  4177a0:	bl	401cc0 <printf@plt>
  4177a4:	add	x9, sp, #0xe0
  4177a8:	ldr	x3, [sp, #136]
  4177ac:	ldrsb	w0, [x9, x28]
  4177b0:	tbz	w0, #31, 417a6c <ferror@plt+0x15d2c>
  4177b4:	add	x28, x28, #0x1
  4177b8:	cmp	x28, #0x9
  4177bc:	b.ne	41772c <ferror@plt+0x159ec>  // b.any
  4177c0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4177c4:	add	x1, x1, #0xe90
  4177c8:	mov	w2, #0x5                   	// #5
  4177cc:	mov	x0, #0x0                   	// #0
  4177d0:	bl	401c70 <dcgettext@plt>
  4177d4:	bl	44f9c0 <warn@@Base>
  4177d8:	b	416c20 <ferror@plt+0x14ee0>
  4177dc:	cbz	w19, 416c08 <ferror@plt+0x14ec8>
  4177e0:	sub	w19, w19, #0x1
  4177e4:	b	417778 <ferror@plt+0x15a38>
  4177e8:	and	w1, w28, #0x7
  4177ec:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4177f0:	add	w1, w1, #0x4
  4177f4:	add	x0, x0, #0xc08
  4177f8:	str	w1, [sp, #136]
  4177fc:	mov	w27, #0x4                   	// #4
  417800:	bl	401cc0 <printf@plt>
  417804:	adrp	x1, 45b000 <warn@@Base+0xb640>
  417808:	adrp	x0, 460000 <warn@@Base+0x10640>
  41780c:	add	x1, x1, #0xbe0
  417810:	add	x0, x0, #0x898
  417814:	stp	x1, x0, [sp, #144]
  417818:	mov	w1, w27
  41781c:	add	w27, w27, #0x1
  417820:	ldr	x0, [sp, #144]
  417824:	bl	401cc0 <printf@plt>
  417828:	ldr	w0, [sp, #136]
  41782c:	cmp	w0, w27
  417830:	b.lt	417858 <ferror@plt+0x15b18>  // b.tstop
  417834:	ldr	x0, [sp, #152]
  417838:	bl	401cc0 <printf@plt>
  41783c:	ldr	x0, [sp, #144]
  417840:	mov	w1, w27
  417844:	add	w27, w27, #0x1
  417848:	bl	401cc0 <printf@plt>
  41784c:	ldr	w0, [sp, #136]
  417850:	cmp	w0, w27
  417854:	b.ge	417834 <ferror@plt+0x15af4>  // b.tcont
  417858:	tbz	w28, #3, 416f24 <ferror@plt+0x151e4>
  41785c:	adrp	x0, 460000 <warn@@Base+0x10640>
  417860:	add	x0, x0, #0x898
  417864:	bl	401cc0 <printf@plt>
  417868:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41786c:	add	x0, x0, #0xc18
  417870:	bl	401cc0 <printf@plt>
  417874:	b	416f24 <ferror@plt+0x151e4>
  417878:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41787c:	add	x0, x0, #0xd70
  417880:	bl	401cc0 <printf@plt>
  417884:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  417888:	add	x27, x5, #0x488
  41788c:	b	416bf8 <ferror@plt+0x14eb8>
  417890:	ldr	w0, [sp, #168]
  417894:	cbnz	w0, 417ba4 <ferror@plt+0x15e64>
  417898:	add	x9, sp, #0xd0
  41789c:	mov	x28, #0x0                   	// #0
  4178a0:	cmp	w26, #0x0
  4178a4:	mov	w27, w28
  4178a8:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  4178ac:	b.ne	417950 <ferror@plt+0x15c10>  // b.any
  4178b0:	ldr	x7, [sp, #112]
  4178b4:	str	xzr, [sp]
  4178b8:	add	x23, x23, #0x4
  4178bc:	add	x6, sp, #0xe0
  4178c0:	mov	x4, x23
  4178c4:	add	x5, sp, #0xb0
  4178c8:	mov	x3, x21
  4178cc:	mov	x2, x22
  4178d0:	mov	x1, x24
  4178d4:	mov	x0, x20
  4178d8:	bl	416238 <ferror@plt+0x144f8>
  4178dc:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  4178e0:	sub	w26, w26, #0x1
  4178e4:	add	x9, sp, #0xd0
  4178e8:	mov	w19, #0x3                   	// #3
  4178ec:	ldr	w2, [sp, #176]
  4178f0:	add	w1, w27, #0x1
  4178f4:	str	w1, [sp, #136]
  4178f8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4178fc:	add	x0, x0, #0xba0
  417900:	str	x9, [sp, #144]
  417904:	lsr	w1, w2, #24
  417908:	lsl	w2, w2, #8
  41790c:	strb	w1, [x9, x28]
  417910:	str	w2, [sp, #176]
  417914:	bl	401cc0 <printf@plt>
  417918:	add	x9, sp, #0xd0
  41791c:	ldrsb	w0, [x9, x28]
  417920:	tbz	w0, #31, 417c28 <ferror@plt+0x15ee8>
  417924:	add	x28, x28, #0x1
  417928:	cmp	x28, #0x9
  41792c:	b.ne	4178a0 <ferror@plt+0x15b60>  // b.any
  417930:	adrp	x1, 45b000 <warn@@Base+0xb640>
  417934:	add	x1, x1, #0xe78
  417938:	mov	w2, #0x5                   	// #5
  41793c:	mov	x0, #0x0                   	// #0
  417940:	str	wzr, [sp, #120]
  417944:	bl	401c70 <dcgettext@plt>
  417948:	bl	44f3e8 <error@@Base>
  41794c:	b	416f54 <ferror@plt+0x15214>
  417950:	cbz	w19, 416c08 <ferror@plt+0x14ec8>
  417954:	sub	w19, w19, #0x1
  417958:	b	4178ec <ferror@plt+0x15bac>
  41795c:	add	w1, w28, w27
  417960:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417964:	add	x0, x0, #0xc68
  417968:	bl	401cc0 <printf@plt>
  41796c:	b	416f24 <ferror@plt+0x151e4>
  417970:	adrp	x4, 45b000 <warn@@Base+0xb640>
  417974:	add	x4, x4, #0xba0
  417978:	mov	w8, #0x0                   	// #0
  41797c:	mov	w27, #0x0                   	// #0
  417980:	str	w8, [sp, #112]
  417984:	cmp	w19, #0x0
  417988:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  41798c:	b.ne	416c20 <ferror@plt+0x14ee0>  // b.any
  417990:	cbz	w19, 416c08 <ferror@plt+0x14ec8>
  417994:	ldr	w2, [sp, #176]
  417998:	mov	x0, x4
  41799c:	str	w2, [sp, #136]
  4179a0:	sub	w19, w19, #0x1
  4179a4:	lsl	w3, w2, #8
  4179a8:	lsr	w28, w2, #24
  4179ac:	mov	w1, w28
  4179b0:	str	w3, [sp, #176]
  4179b4:	bl	401cc0 <printf@plt>
  4179b8:	ldr	w2, [sp, #136]
  4179bc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4179c0:	ldr	w8, [sp, #112]
  4179c4:	add	x4, x0, #0xba0
  4179c8:	lsr	w2, w2, #28
  4179cc:	cmp	w2, #0xf
  4179d0:	b.eq	4179f0 <ferror@plt+0x15cb0>  // b.none
  4179d4:	ubfiz	x0, x8, #3, #32
  4179d8:	add	x1, sp, #0xe4
  4179dc:	add	w8, w8, #0x1
  4179e0:	lsl	w3, w27, #1
  4179e4:	str	w2, [x1, x0]
  4179e8:	add	x1, sp, #0xe0
  4179ec:	str	w3, [x1, x0]
  4179f0:	and	w1, w28, #0xf
  4179f4:	cmp	w1, #0xf
  4179f8:	b.eq	417a30 <ferror@plt+0x15cf0>  // b.none
  4179fc:	ldr	w3, [sp, #152]
  417a00:	ubfiz	x2, x8, #3, #32
  417a04:	add	w8, w8, #0x1
  417a08:	lsl	w0, w27, #1
  417a0c:	cmp	w8, w3
  417a10:	add	x3, sp, #0xe4
  417a14:	add	w0, w0, #0x1
  417a18:	add	w27, w27, #0x1
  417a1c:	str	w1, [x3, x2]
  417a20:	add	x1, sp, #0xe0
  417a24:	str	w0, [x1, x2]
  417a28:	b.cc	417980 <ferror@plt+0x15c40>  // b.lo, b.ul, b.last
  417a2c:	b	4170b0 <ferror@plt+0x15370>
  417a30:	ldr	w0, [sp, #152]
  417a34:	add	w27, w27, #0x1
  417a38:	cmp	w8, w0
  417a3c:	b.cc	417980 <ferror@plt+0x15c40>  // b.lo, b.ul, b.last
  417a40:	b	4170b0 <ferror@plt+0x15370>
  417a44:	and	w28, w28, #0x7
  417a48:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417a4c:	add	x0, x0, #0xc70
  417a50:	bl	401cc0 <printf@plt>
  417a54:	cbz	w28, 416f24 <ferror@plt+0x151e4>
  417a58:	add	w1, w28, #0x8
  417a5c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417a60:	add	x0, x0, #0xc68
  417a64:	bl	401cc0 <printf@plt>
  417a68:	b	416f24 <ferror@plt+0x151e4>
  417a6c:	mov	w1, w27
  417a70:	mov	x0, x3
  417a74:	add	x1, x1, #0x1
  417a78:	mov	x4, #0x0                   	// #0
  417a7c:	add	x1, x3, x1
  417a80:	mov	w2, #0x0                   	// #0
  417a84:	add	x3, sp, #0xb4
  417a88:	bl	44e590 <ferror@plt+0x4c850>
  417a8c:	ldr	w1, [sp, #180]
  417a90:	mov	x27, x0
  417a94:	ldr	w0, [sp, #112]
  417a98:	cmp	w1, w0
  417a9c:	b.ne	417db8 <ferror@plt+0x16078>  // b.any
  417aa0:	add	x27, x27, #0x81
  417aa4:	mov	w2, #0x5                   	// #5
  417aa8:	adrp	x1, 45b000 <warn@@Base+0xb640>
  417aac:	mov	x0, #0x0                   	// #0
  417ab0:	add	x1, x1, #0xd60
  417ab4:	bl	401c70 <dcgettext@plt>
  417ab8:	lsl	x1, x27, #3
  417abc:	bl	401cc0 <printf@plt>
  417ac0:	adrp	x5, 4ac000 <warn@@Base+0x5c640>
  417ac4:	add	x27, x5, #0x488
  417ac8:	b	416bf8 <ferror@plt+0x14eb8>
  417acc:	cbnz	w19, 417650 <ferror@plt+0x15910>
  417ad0:	adrp	x1, 45b000 <warn@@Base+0xb640>
  417ad4:	add	x1, x1, #0xba8
  417ad8:	mov	w2, #0x5                   	// #5
  417adc:	mov	x0, #0x0                   	// #0
  417ae0:	mov	w25, #0x0                   	// #0
  417ae4:	bl	401c70 <dcgettext@plt>
  417ae8:	bl	401cc0 <printf@plt>
  417aec:	ldp	x27, x28, [sp, #96]
  417af0:	b	4167c4 <ferror@plt+0x14a84>
  417af4:	add	x3, sp, #0xe0
  417af8:	str	x3, [sp, #136]
  417afc:	cmp	w19, #0x0
  417b00:	adrp	x5, 45b000 <warn@@Base+0xb640>
  417b04:	mov	x4, x3
  417b08:	add	x28, x5, #0xba0
  417b0c:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  417b10:	mov	w27, #0x0                   	// #0
  417b14:	b.ne	416c20 <ferror@plt+0x14ee0>  // b.any
  417b18:	cbz	w19, 416c08 <ferror@plt+0x14ec8>
  417b1c:	ldr	w2, [sp, #176]
  417b20:	add	w1, w27, #0x1
  417b24:	str	w1, [sp, #112]
  417b28:	mov	x0, x28
  417b2c:	str	x4, [sp, #144]
  417b30:	sub	w19, w19, #0x1
  417b34:	lsr	w1, w2, #24
  417b38:	lsl	w2, w2, #8
  417b3c:	strb	w1, [x4]
  417b40:	str	w2, [sp, #176]
  417b44:	bl	401cc0 <printf@plt>
  417b48:	ldp	x3, x4, [sp, #136]
  417b4c:	ldrsb	w0, [x4]
  417b50:	tbz	w0, #31, 417a6c <ferror@plt+0x15d2c>
  417b54:	ldr	w0, [sp, #112]
  417b58:	add	x4, x4, #0x1
  417b5c:	cmp	w0, #0x9
  417b60:	b.eq	4177c0 <ferror@plt+0x15a80>  // b.none
  417b64:	str	x3, [sp, #136]
  417b68:	cmp	w19, #0x0
  417b6c:	ldr	w27, [sp, #112]
  417b70:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  417b74:	b.ne	416c20 <ferror@plt+0x14ee0>  // b.any
  417b78:	b	417b18 <ferror@plt+0x15dd8>
  417b7c:	and	w28, w28, #0x7
  417b80:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417b84:	add	x0, x0, #0xc78
  417b88:	bl	401cc0 <printf@plt>
  417b8c:	cbz	w28, 416f24 <ferror@plt+0x151e4>
  417b90:	add	w1, w28, #0xa
  417b94:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417b98:	add	x0, x0, #0xc88
  417b9c:	bl	401cc0 <printf@plt>
  417ba0:	b	416f24 <ferror@plt+0x151e4>
  417ba4:	add	x0, sp, #0xd0
  417ba8:	str	x0, [sp, #144]
  417bac:	cmp	w19, #0x0
  417bb0:	adrp	x4, 45b000 <warn@@Base+0xb640>
  417bb4:	mov	x3, x0
  417bb8:	add	x28, x4, #0xba0
  417bbc:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  417bc0:	mov	w27, #0x0                   	// #0
  417bc4:	b.ne	416c20 <ferror@plt+0x14ee0>  // b.any
  417bc8:	cbz	w19, 416c08 <ferror@plt+0x14ec8>
  417bcc:	ldr	w2, [sp, #176]
  417bd0:	add	w1, w27, #0x1
  417bd4:	str	w1, [sp, #136]
  417bd8:	mov	x0, x28
  417bdc:	str	x3, [sp, #152]
  417be0:	sub	w19, w19, #0x1
  417be4:	lsr	w1, w2, #24
  417be8:	lsl	w2, w2, #8
  417bec:	strb	w1, [x3]
  417bf0:	str	w2, [sp, #176]
  417bf4:	bl	401cc0 <printf@plt>
  417bf8:	ldr	x3, [sp, #152]
  417bfc:	ldrsb	w0, [x3]
  417c00:	tbz	w0, #31, 417c28 <ferror@plt+0x15ee8>
  417c04:	ldr	w0, [sp, #136]
  417c08:	add	x3, x3, #0x1
  417c0c:	cmp	w0, #0x9
  417c10:	b.eq	417930 <ferror@plt+0x15bf0>  // b.none
  417c14:	cmp	w19, #0x0
  417c18:	ldr	w27, [sp, #136]
  417c1c:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  417c20:	b.ne	416c20 <ferror@plt+0x14ee0>  // b.any
  417c24:	b	417bc8 <ferror@plt+0x15e88>
  417c28:	ldr	x0, [sp, #144]
  417c2c:	mov	w1, w27
  417c30:	add	x1, x1, #0x1
  417c34:	mov	w2, #0x0                   	// #0
  417c38:	add	x1, x0, x1
  417c3c:	add	x3, sp, #0xb4
  417c40:	mov	x4, #0x0                   	// #0
  417c44:	bl	44e590 <ferror@plt+0x4c850>
  417c48:	ldr	w2, [sp, #180]
  417c4c:	mov	x1, x0
  417c50:	ldr	w0, [sp, #136]
  417c54:	cmp	w2, w0
  417c58:	b.ne	417ddc <ferror@plt+0x1609c>  // b.any
  417c5c:	add	x1, x1, #0x81
  417c60:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417c64:	add	x0, x0, #0xc48
  417c68:	lsl	x1, x1, #2
  417c6c:	bl	401cc0 <printf@plt>
  417c70:	b	416f54 <ferror@plt+0x15214>
  417c74:	adrp	x1, 45b000 <warn@@Base+0xb640>
  417c78:	add	x1, x1, #0xca8
  417c7c:	mov	w2, #0x5                   	// #5
  417c80:	mov	x0, #0x0                   	// #0
  417c84:	str	wzr, [sp, #120]
  417c88:	bl	401c70 <dcgettext@plt>
  417c8c:	bl	401cc0 <printf@plt>
  417c90:	b	416f54 <ferror@plt+0x15214>
  417c94:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417c98:	add	x0, x0, #0xbd8
  417c9c:	bl	401cc0 <printf@plt>
  417ca0:	and	w27, w27, #0xf
  417ca4:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417ca8:	add	x0, x0, #0xbe0
  417cac:	mov	w2, #0x1                   	// #1
  417cb0:	mov	w28, #0x0                   	// #0
  417cb4:	str	x0, [sp, #136]
  417cb8:	adrp	x0, 460000 <warn@@Base+0x10640>
  417cbc:	add	x0, x0, #0x898
  417cc0:	str	x0, [sp, #144]
  417cc4:	b	417ce4 <ferror@plt+0x15fa4>
  417cc8:	ldr	x0, [sp, #136]
  417ccc:	mov	w1, w28
  417cd0:	bl	401cc0 <printf@plt>
  417cd4:	mov	w2, #0x0                   	// #0
  417cd8:	add	w28, w28, #0x1
  417cdc:	cmp	w28, #0xc
  417ce0:	b.eq	416f24 <ferror@plt+0x151e4>  // b.none
  417ce4:	mov	w0, #0x1                   	// #1
  417ce8:	lsl	w0, w0, w28
  417cec:	tst	w0, w27
  417cf0:	b.eq	417cd8 <ferror@plt+0x15f98>  // b.none
  417cf4:	cbnz	w2, 417cc8 <ferror@plt+0x15f88>
  417cf8:	ldr	x0, [sp, #144]
  417cfc:	bl	401cc0 <printf@plt>
  417d00:	b	417cc8 <ferror@plt+0x15f88>
  417d04:	cbz	w27, 417d9c <ferror@plt+0x1605c>
  417d08:	ldr	w0, [sp, #168]
  417d0c:	cbnz	w0, 416c20 <ferror@plt+0x14ee0>
  417d10:	ldr	x7, [sp, #112]
  417d14:	str	xzr, [sp]
  417d18:	add	x23, x23, #0x4
  417d1c:	add	x6, sp, #0xe0
  417d20:	mov	x4, x23
  417d24:	add	x5, sp, #0xb0
  417d28:	mov	x3, x21
  417d2c:	mov	x2, x22
  417d30:	mov	x1, x24
  417d34:	mov	x0, x20
  417d38:	bl	416238 <ferror@plt+0x144f8>
  417d3c:	cbz	w0, 416c20 <ferror@plt+0x14ee0>
  417d40:	sub	w26, w26, #0x1
  417d44:	mov	w19, #0x4                   	// #4
  417d48:	ldr	w27, [sp, #176]
  417d4c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417d50:	add	x0, x0, #0xba0
  417d54:	sub	w19, w19, #0x1
  417d58:	lsl	w2, w27, #8
  417d5c:	lsr	w28, w27, #24
  417d60:	mov	w1, w28
  417d64:	lsr	w27, w27, #28
  417d68:	str	w2, [sp, #176]
  417d6c:	and	w28, w28, #0xf
  417d70:	bl	401cc0 <printf@plt>
  417d74:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417d78:	mov	w1, w27
  417d7c:	add	x0, x0, #0xc90
  417d80:	bl	401cc0 <printf@plt>
  417d84:	cbz	w28, 416f24 <ferror@plt+0x151e4>
  417d88:	add	w1, w27, w28
  417d8c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417d90:	add	x0, x0, #0xc88
  417d94:	bl	401cc0 <printf@plt>
  417d98:	b	416f24 <ferror@plt+0x151e4>
  417d9c:	cbnz	w19, 417d48 <ferror@plt+0x16008>
  417da0:	b	417ad0 <ferror@plt+0x15d90>
  417da4:	mov	x0, x27
  417da8:	bl	401cc0 <printf@plt>
  417dac:	b	4176bc <ferror@plt+0x1597c>
  417db0:	stp	x27, x28, [sp, #96]
  417db4:	b	416d94 <ferror@plt+0x15054>
  417db8:	adrp	x3, 476000 <warn@@Base+0x26640>
  417dbc:	add	x3, x3, #0xb70
  417dc0:	adrp	x1, 456000 <warn@@Base+0x6640>
  417dc4:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417dc8:	add	x3, x3, #0xc20
  417dcc:	add	x1, x1, #0xcb8
  417dd0:	add	x0, x0, #0xc38
  417dd4:	mov	w2, #0x2336                	// #9014
  417dd8:	bl	401cd0 <__assert_fail@plt>
  417ddc:	adrp	x3, 476000 <warn@@Base+0x26640>
  417de0:	add	x3, x3, #0xb70
  417de4:	adrp	x1, 456000 <warn@@Base+0x6640>
  417de8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  417dec:	add	x3, x3, #0xb78
  417df0:	add	x1, x1, #0xcb8
  417df4:	add	x0, x0, #0xc38
  417df8:	mov	w2, #0x225b                	// #8795
  417dfc:	bl	401cd0 <__assert_fail@plt>
  417e00:	sub	sp, sp, #0x160
  417e04:	stp	x29, x30, [sp, #16]
  417e08:	add	x29, sp, #0x10
  417e0c:	stp	x19, x20, [sp, #32]
  417e10:	mov	x20, x0
  417e14:	ldrh	w0, [x0, #82]
  417e18:	cmp	w0, #0x28
  417e1c:	b.eq	417e28 <ferror@plt+0x160e8>  // b.none
  417e20:	cmp	w0, #0x8c
  417e24:	b.ne	4184a0 <ferror@plt+0x16760>  // b.any
  417e28:	ldr	x0, [x20, #128]
  417e2c:	str	wzr, [sp, #124]
  417e30:	cbz	x0, 418378 <ferror@plt+0x16638>
  417e34:	ldr	w0, [x20, #100]
  417e38:	str	x20, [sp, #296]
  417e3c:	stp	xzr, xzr, [sp, #304]
  417e40:	stp	xzr, xzr, [sp, #320]
  417e44:	stp	xzr, xzr, [sp, #336]
  417e48:	ldr	x19, [x20, #112]
  417e4c:	cbz	w0, 41852c <ferror@plt+0x167ec>
  417e50:	stp	x21, x22, [sp, #48]
  417e54:	mov	w22, #0x1                   	// #1
  417e58:	mov	w1, #0x1                   	// #1
  417e5c:	mov	x21, #0x0                   	// #0
  417e60:	movk	w22, #0x7000, lsl #16
  417e64:	stp	x23, x24, [sp, #64]
  417e68:	adrp	x23, 45e000 <warn@@Base+0xe640>
  417e6c:	adrp	x24, 45b000 <warn@@Base+0xb640>
  417e70:	add	x23, x23, #0x7a0
  417e74:	add	x24, x24, #0xf48
  417e78:	stp	x25, x26, [sp, #80]
  417e7c:	mov	x25, #0x0                   	// #0
  417e80:	stp	x27, x28, [sp, #96]
  417e84:	str	w1, [sp, #124]
  417e88:	b	417ea8 <ferror@plt+0x16168>
  417e8c:	cmp	w1, w22
  417e90:	csel	x25, x25, x19, ne  // ne = any
  417e94:	add	x21, x21, #0x1
  417e98:	add	x19, x19, #0x50
  417e9c:	cmp	x21, w0, uxtw
  417ea0:	mov	w1, w0
  417ea4:	b.cs	417f78 <ferror@plt+0x16238>  // b.hs, b.nlast
  417ea8:	ldr	w1, [x19, #4]
  417eac:	cmp	w1, #0x2
  417eb0:	b.ne	417e8c <ferror@plt+0x1614c>  // b.any
  417eb4:	ldr	w1, [x19, #40]
  417eb8:	cmp	w1, w0
  417ebc:	b.cs	417e94 <ferror@plt+0x16154>  // b.hs, b.nlast
  417ec0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  417ec4:	add	x2, sp, #0x138
  417ec8:	mov	x1, x19
  417ecc:	ldr	w0, [x0, #1184]
  417ed0:	cbz	w0, 4184d4 <ferror@plt+0x16794>
  417ed4:	mov	x0, x20
  417ed8:	bl	411b20 <ferror@plt+0xfde0>
  417edc:	ldr	w26, [x19, #40]
  417ee0:	mov	w3, #0x50                  	// #80
  417ee4:	ldr	x2, [x20, #112]
  417ee8:	str	x0, [sp, #304]
  417eec:	ldr	x1, [sp, #336]
  417ef0:	umaddl	x26, w26, w3, x2
  417ef4:	cbz	x1, 417f18 <ferror@plt+0x161d8>
  417ef8:	mov	x1, x24
  417efc:	mov	w2, #0x5                   	// #5
  417f00:	mov	x0, #0x0                   	// #0
  417f04:	bl	401c70 <dcgettext@plt>
  417f08:	str	wzr, [sp, #124]
  417f0c:	bl	44f3e8 <error@@Base>
  417f10:	ldr	x0, [sp, #336]
  417f14:	bl	401bc0 <free@plt>
  417f18:	ldp	x27, x28, [x26, #24]
  417f1c:	mov	x1, x23
  417f20:	mov	w2, #0x5                   	// #5
  417f24:	mov	x0, #0x0                   	// #0
  417f28:	bl	401c70 <dcgettext@plt>
  417f2c:	mov	x5, x0
  417f30:	add	x1, x20, #0x10
  417f34:	add	x0, x20, #0x8
  417f38:	mov	x3, #0x1                   	// #1
  417f3c:	mov	x4, x28
  417f40:	mov	x2, x27
  417f44:	bl	4103d0 <ferror@plt+0xe690>
  417f48:	str	x0, [sp, #336]
  417f4c:	mov	x1, #0x0                   	// #0
  417f50:	cbz	x0, 417f58 <ferror@plt+0x16218>
  417f54:	ldr	x1, [x26, #32]
  417f58:	str	x1, [sp, #344]
  417f5c:	ldr	w0, [x20, #100]
  417f60:	add	x21, x21, #0x1
  417f64:	add	x19, x19, #0x50
  417f68:	mov	w1, w0
  417f6c:	cmp	x21, w0, uxtw
  417f70:	b.cc	417ea8 <ferror@plt+0x16168>  // b.lo, b.ul, b.last
  417f74:	nop
  417f78:	cbz	x25, 418550 <ferror@plt+0x16810>
  417f7c:	ldr	x21, [x20, #112]
  417f80:	cbz	x1, 418350 <ferror@plt+0x16610>
  417f84:	add	x27, sp, #0xb0
  417f88:	add	x26, sp, #0xc0
  417f8c:	mov	x24, #0x0                   	// #0
  417f90:	b	417fa4 <ferror@plt+0x16264>
  417f94:	add	x24, x24, #0x1
  417f98:	add	x21, x21, #0x50
  417f9c:	cmp	x24, x1
  417fa0:	b.cs	418350 <ferror@plt+0x16610>  // b.hs, b.nlast
  417fa4:	ldr	w2, [x21, #4]
  417fa8:	mov	w0, #0x1                   	// #1
  417fac:	movk	w0, #0x7000, lsl #16
  417fb0:	cmp	w2, w0
  417fb4:	b.ne	417f94 <ferror@plt+0x16254>  // b.any
  417fb8:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  417fbc:	mov	w4, #0x5                   	// #5
  417fc0:	ldr	x19, [x21, #32]
  417fc4:	add	x22, x20, #0x88
  417fc8:	ldr	w3, [x0, #868]
  417fcc:	add	x23, x20, #0x80
  417fd0:	adrp	x2, 45b000 <warn@@Base+0xb640>
  417fd4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  417fd8:	add	x2, x2, #0x610
  417fdc:	add	x1, x1, #0x650
  417fe0:	lsl	w3, w3, #1
  417fe4:	mov	x0, #0x0                   	// #0
  417fe8:	stp	x23, x22, [sp, #136]
  417fec:	udiv	x19, x19, x3
  417ff0:	mov	x3, x19
  417ff4:	bl	401c20 <dcngettext@plt>
  417ff8:	mov	x1, x22
  417ffc:	mov	x2, x21
  418000:	mov	x22, x0
  418004:	mov	x0, x23
  418008:	bl	404c18 <ferror@plt+0x2ed8>
  41800c:	mov	x1, x0
  418010:	ldr	x2, [x21, #24]
  418014:	mov	x3, x19
  418018:	mov	x0, x22
  41801c:	bl	401cc0 <printf@plt>
  418020:	stp	xzr, xzr, [sp, #248]
  418024:	add	x0, sp, #0x200
  418028:	stp	xzr, xzr, [sp, #200]
  41802c:	stp	xzr, xzr, [x0, #-248]
  418030:	stp	xzr, xzr, [x0, #-232]
  418034:	ldr	x0, [sp, #312]
  418038:	stp	xzr, xzr, [sp, #216]
  41803c:	stp	xzr, xzr, [sp, #232]
  418040:	lsl	x0, x0, #5
  418044:	ldr	x19, [x21, #32]
  418048:	bl	4539a0 <warn@@Base+0x3fe0>
  41804c:	ldr	x1, [sp, #312]
  418050:	str	x0, [sp, #320]
  418054:	lsr	x19, x19, #3
  418058:	str	w19, [sp, #120]
  41805c:	cbz	x1, 4180ac <ferror@plt+0x1636c>
  418060:	ldr	x2, [sp, #304]
  418064:	add	x4, x2, x1, lsl #5
  418068:	mov	x1, #0x0                   	// #0
  41806c:	nop
  418070:	ldr	x3, [x2]
  418074:	cbz	x3, 4180a0 <ferror@plt+0x16360>
  418078:	ldrb	w3, [x2, #24]
  41807c:	and	w3, w3, #0xf
  418080:	cmp	w3, #0x2
  418084:	b.ne	4180a0 <ferror@plt+0x16360>  // b.any
  418088:	add	x3, x0, x1, lsl #5
  41808c:	add	x1, x1, #0x1
  418090:	ldp	x6, x7, [x2]
  418094:	stp	x6, x7, [x3]
  418098:	ldp	x6, x7, [x2, #16]
  41809c:	stp	x6, x7, [x3, #16]
  4180a0:	add	x2, x2, #0x20
  4180a4:	cmp	x4, x2
  4180a8:	b.ne	418070 <ferror@plt+0x16330>  // b.any
  4180ac:	adrp	x3, 402000 <ferror@plt+0x2c0>
  4180b0:	mov	x2, #0x20                  	// #32
  4180b4:	add	x3, x3, #0xf70
  4180b8:	str	x1, [sp, #328]
  4180bc:	bl	4019b0 <qsort@plt>
  4180c0:	cbz	w19, 418564 <ferror@plt+0x16824>
  4180c4:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  4180c8:	adrp	x0, 45b000 <warn@@Base+0xb640>
  4180cc:	add	x23, x23, #0x488
  4180d0:	add	x0, x0, #0xf70
  4180d4:	mov	w25, #0x1                   	// #1
  4180d8:	mov	w22, #0x0                   	// #0
  4180dc:	str	x0, [sp, #128]
  4180e0:	b	4181ac <ferror@plt+0x1646c>
  4180e4:	ldr	x1, [x23]
  4180e8:	mov	w0, #0x40                  	// #64
  4180ec:	bl	4019a0 <fputc@plt>
  4180f0:	ldr	w1, [sp, #164]
  4180f4:	adrp	x0, 457000 <warn@@Base+0x7640>
  4180f8:	ldrh	w2, [x20, #82]
  4180fc:	add	x0, x0, #0xfd0
  418100:	orr	x3, x1, #0xffffffff80000000
  418104:	and	x4, x1, #0x7fffffff
  418108:	tst	x1, #0x40000000
  41810c:	csel	x4, x3, x4, ne  // ne = any
  418110:	cmp	w2, #0x8c
  418114:	ldr	x1, [x21, #16]
  418118:	lsl	x2, x4, #1
  41811c:	csel	x4, x2, x4, eq  // eq = none
  418120:	add	x19, x19, x4
  418124:	add	x4, x1, #0x4
  418128:	add	x19, x19, x4
  41812c:	bl	401cc0 <printf@plt>
  418130:	mov	x1, x19
  418134:	adrp	x0, 45d000 <warn@@Base+0xd640>
  418138:	add	x0, x0, #0x4d0
  41813c:	bl	401cc0 <printf@plt>
  418140:	mov	w0, #0xa                   	// #10
  418144:	bl	401cf0 <putchar@plt>
  418148:	ldrh	w5, [sp, #184]
  41814c:	ldr	w1, [x20, #100]
  418150:	ldr	x0, [x20, #112]
  418154:	cbz	w5, 41838c <ferror@plt+0x1664c>
  418158:	cmp	w5, w1
  41815c:	b.cs	41838c <ferror@plt+0x1664c>  // b.hs, b.nlast
  418160:	mov	w1, #0x50                  	// #80
  418164:	ldr	x4, [sp, #192]
  418168:	umaddl	x5, w5, w1, x0
  41816c:	ldr	x0, [x5, #32]
  418170:	cmp	x4, x0
  418174:	b.hi	4184e0 <ferror@plt+0x167a0>  // b.pmore
  418178:	tbnz	x4, #63, 4184e0 <ferror@plt+0x167a0>
  41817c:	add	x6, sp, #0xf8
  418180:	add	x1, sp, #0x128
  418184:	mov	x0, x20
  418188:	mov	w3, #0x0                   	// #0
  41818c:	mov	w2, #0x0                   	// #0
  418190:	bl	416748 <ferror@plt+0x14a08>
  418194:	cmp	w0, #0x0
  418198:	csel	w25, w25, wzr, ne  // ne = any
  41819c:	ldr	w0, [sp, #120]
  4181a0:	add	w22, w22, #0x1
  4181a4:	cmp	w0, w22
  4181a8:	b.eq	4182e8 <ferror@plt+0x165a8>  // b.none
  4181ac:	ldr	x1, [x23]
  4181b0:	mov	w0, #0xa                   	// #10
  4181b4:	lsl	w19, w22, #3
  4181b8:	lsl	w28, w22, #3
  4181bc:	bl	4019a0 <fputc@plt>
  4181c0:	str	xzr, [sp]
  4181c4:	mov	x4, x19
  4181c8:	mov	x7, x27
  4181cc:	add	x6, sp, #0xa8
  4181d0:	add	x5, sp, #0xa0
  4181d4:	mov	x3, x21
  4181d8:	add	x2, sp, #0xc8
  4181dc:	add	x1, sp, #0x128
  4181e0:	mov	x0, x20
  4181e4:	bl	416238 <ferror@plt+0x144f8>
  4181e8:	cbz	w0, 41845c <ferror@plt+0x1671c>
  4181ec:	str	xzr, [sp]
  4181f0:	add	w4, w28, #0x4
  4181f4:	mov	x7, x26
  4181f8:	add	x6, sp, #0xb8
  4181fc:	add	x5, sp, #0xa4
  418200:	mov	x3, x21
  418204:	add	x2, sp, #0xc8
  418208:	add	x1, sp, #0x128
  41820c:	mov	x0, x20
  418210:	bl	416238 <ferror@plt+0x144f8>
  418214:	cbz	w0, 41845c <ferror@plt+0x1671c>
  418218:	ldr	w0, [sp, #160]
  41821c:	tbnz	w0, #31, 4183f8 <ferror@plt+0x166b8>
  418220:	tst	x0, #0x40000000
  418224:	and	x5, x0, #0x7fffffff
  418228:	orr	x0, x0, #0xffffffff80000000
  41822c:	ldrh	w1, [x20, #82]
  418230:	csel	x5, x0, x5, ne  // ne = any
  418234:	ldrh	w3, [sp, #168]
  418238:	cmp	w1, #0x8c
  41823c:	add	x1, sp, #0x128
  418240:	lsl	x0, x5, #1
  418244:	ldr	x2, [x21, #16]
  418248:	csel	x5, x0, x5, eq  // eq = none
  41824c:	ldr	x4, [sp, #176]
  418250:	add	x2, x19, x2
  418254:	add	x2, x2, x5
  418258:	mov	x0, x20
  41825c:	bl	407bc8 <ferror@plt+0x5e88>
  418260:	ldr	x3, [x23]
  418264:	mov	x1, #0x1                   	// #1
  418268:	adrp	x0, 45a000 <warn@@Base+0xa640>
  41826c:	mov	x2, #0x2                   	// #2
  418270:	add	x0, x0, #0x500
  418274:	bl	401c10 <fwrite@plt>
  418278:	ldr	w1, [sp, #164]
  41827c:	cmp	w1, #0x1
  418280:	b.eq	418424 <ferror@plt+0x166e4>  // b.none
  418284:	str	w1, [sp, #112]
  418288:	tbz	w1, #31, 4180e4 <ferror@plt+0x163a4>
  41828c:	adrp	x0, 457000 <warn@@Base+0x7640>
  418290:	add	x0, x0, #0xfd0
  418294:	bl	401cc0 <printf@plt>
  418298:	add	w22, w22, #0x1
  41829c:	ldr	w1, [sp, #112]
  4182a0:	adrp	x0, 45d000 <warn@@Base+0xd640>
  4182a4:	add	x0, x0, #0x4d0
  4182a8:	mov	w1, w1
  4182ac:	bl	401cc0 <printf@plt>
  4182b0:	ldr	x1, [x23]
  4182b4:	mov	w0, #0xa                   	// #10
  4182b8:	bl	4019a0 <fputc@plt>
  4182bc:	ldr	w2, [sp, #164]
  4182c0:	add	x1, sp, #0x128
  4182c4:	mov	x0, x20
  4182c8:	mov	x6, #0x0                   	// #0
  4182cc:	mov	x5, #0x0                   	// #0
  4182d0:	mov	x4, #0x0                   	// #0
  4182d4:	mov	w3, #0x4                   	// #4
  4182d8:	bl	416748 <ferror@plt+0x14a08>
  4182dc:	ldr	w0, [sp, #120]
  4182e0:	cmp	w0, w22
  4182e4:	b.ne	4181ac <ferror@plt+0x1646c>  // b.any
  4182e8:	mov	w0, #0xa                   	// #10
  4182ec:	bl	401cf0 <putchar@plt>
  4182f0:	ldr	x0, [sp, #320]
  4182f4:	bl	401bc0 <free@plt>
  4182f8:	ldr	x0, [sp, #200]
  4182fc:	cbz	x0, 418304 <ferror@plt+0x165c4>
  418300:	bl	401bc0 <free@plt>
  418304:	ldr	x0, [sp, #216]
  418308:	cbz	x0, 418310 <ferror@plt+0x165d0>
  41830c:	bl	401bc0 <free@plt>
  418310:	ldr	x0, [sp, #248]
  418314:	cbz	x0, 41831c <ferror@plt+0x165dc>
  418318:	bl	401bc0 <free@plt>
  41831c:	ldr	x0, [sp, #264]
  418320:	cbz	x0, 418328 <ferror@plt+0x165e8>
  418324:	bl	401bc0 <free@plt>
  418328:	ldr	w2, [sp, #124]
  41832c:	cmp	w25, #0x0
  418330:	ldr	w1, [x20, #100]
  418334:	mov	w0, #0x0                   	// #0
  418338:	csel	w0, w2, w0, ne  // ne = any
  41833c:	str	w0, [sp, #124]
  418340:	add	x24, x24, #0x1
  418344:	add	x21, x21, #0x50
  418348:	cmp	x24, x1
  41834c:	b.cc	417fa4 <ferror@plt+0x16264>  // b.lo, b.ul, b.last
  418350:	ldp	x21, x22, [sp, #48]
  418354:	ldp	x23, x24, [sp, #64]
  418358:	ldp	x25, x26, [sp, #80]
  41835c:	ldp	x27, x28, [sp, #96]
  418360:	ldr	x0, [sp, #304]
  418364:	cbz	x0, 41836c <ferror@plt+0x1662c>
  418368:	bl	401bc0 <free@plt>
  41836c:	ldr	x0, [sp, #336]
  418370:	cbz	x0, 418378 <ferror@plt+0x16638>
  418374:	bl	401bc0 <free@plt>
  418378:	ldr	w0, [sp, #124]
  41837c:	ldp	x29, x30, [sp, #16]
  418380:	ldp	x19, x20, [sp, #32]
  418384:	add	sp, sp, #0x160
  418388:	ret
  41838c:	cbz	x0, 4183d4 <ferror@plt+0x16694>
  418390:	cbz	w1, 4183d4 <ferror@plt+0x16694>
  418394:	sub	w1, w1, #0x1
  418398:	add	x2, x0, #0x50
  41839c:	mov	w3, #0x50                  	// #80
  4183a0:	umaddl	x2, w1, w3, x2
  4183a4:	nop
  4183a8:	ldr	x4, [x0, #16]
  4183ac:	mov	x5, x0
  4183b0:	cmp	x19, x4
  4183b4:	b.cc	4183c8 <ferror@plt+0x16688>  // b.lo, b.ul, b.last
  4183b8:	ldr	x1, [x0, #32]
  4183bc:	add	x1, x4, x1
  4183c0:	cmp	x19, x1
  4183c4:	b.cc	41841c <ferror@plt+0x166dc>  // b.lo, b.ul, b.last
  4183c8:	add	x0, x0, #0x50
  4183cc:	cmp	x2, x0
  4183d0:	b.ne	4183a8 <ferror@plt+0x16668>  // b.any
  4183d4:	mov	w2, #0x5                   	// #5
  4183d8:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4183dc:	mov	x0, #0x0                   	// #0
  4183e0:	add	x1, x1, #0xfe0
  4183e4:	bl	401c70 <dcgettext@plt>
  4183e8:	mov	w25, #0x0                   	// #0
  4183ec:	mov	x1, x19
  4183f0:	bl	44f9c0 <warn@@Base>
  4183f4:	b	41819c <ferror@plt+0x1645c>
  4183f8:	ldr	x1, [sp, #128]
  4183fc:	mov	w2, #0x5                   	// #5
  418400:	mov	x0, #0x0                   	// #0
  418404:	mov	w25, #0x0                   	// #0
  418408:	bl	401c70 <dcgettext@plt>
  41840c:	ldr	w1, [sp, #160]
  418410:	bl	44f9c0 <warn@@Base>
  418414:	ldr	w0, [sp, #160]
  418418:	b	418220 <ferror@plt+0x164e0>
  41841c:	sub	x4, x19, x4
  418420:	b	41817c <ferror@plt+0x1643c>
  418424:	adrp	x0, 457000 <warn@@Base+0x7640>
  418428:	add	x0, x0, #0xfd0
  41842c:	bl	401cc0 <printf@plt>
  418430:	mov	x1, #0x1                   	// #1
  418434:	adrp	x0, 45d000 <warn@@Base+0xd640>
  418438:	add	x0, x0, #0x4d0
  41843c:	bl	401cc0 <printf@plt>
  418440:	ldr	x3, [x23]
  418444:	adrp	x0, 45b000 <warn@@Base+0xb640>
  418448:	mov	x2, #0xe                   	// #14
  41844c:	mov	x1, #0x1                   	// #1
  418450:	add	x0, x0, #0xf90
  418454:	bl	401c10 <fwrite@plt>
  418458:	b	41819c <ferror@plt+0x1645c>
  41845c:	ldr	x0, [sp, #320]
  418460:	bl	401bc0 <free@plt>
  418464:	ldr	x0, [sp, #200]
  418468:	cbz	x0, 418470 <ferror@plt+0x16730>
  41846c:	bl	401bc0 <free@plt>
  418470:	ldr	x0, [sp, #216]
  418474:	cbz	x0, 41847c <ferror@plt+0x1673c>
  418478:	bl	401bc0 <free@plt>
  41847c:	ldr	x0, [sp, #248]
  418480:	cbz	x0, 418488 <ferror@plt+0x16748>
  418484:	bl	401bc0 <free@plt>
  418488:	ldr	x0, [sp, #264]
  41848c:	cbz	x0, 418494 <ferror@plt+0x16754>
  418490:	bl	401bc0 <free@plt>
  418494:	ldr	w1, [x20, #100]
  418498:	str	wzr, [sp, #124]
  41849c:	b	417f94 <ferror@plt+0x16254>
  4184a0:	mov	w2, #0x5                   	// #5
  4184a4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4184a8:	mov	x0, #0x0                   	// #0
  4184ac:	add	x1, x1, #0xef8
  4184b0:	bl	401c70 <dcgettext@plt>
  4184b4:	str	wzr, [sp, #124]
  4184b8:	ldrh	w1, [x20, #82]
  4184bc:	bl	44f3e8 <error@@Base>
  4184c0:	ldr	w0, [sp, #124]
  4184c4:	ldp	x29, x30, [sp, #16]
  4184c8:	ldp	x19, x20, [sp, #32]
  4184cc:	add	sp, sp, #0x160
  4184d0:	ret
  4184d4:	mov	x0, x20
  4184d8:	bl	411f68 <ferror@plt+0x10228>
  4184dc:	b	417edc <ferror@plt+0x1619c>
  4184e0:	mov	w2, #0x5                   	// #5
  4184e4:	adrp	x1, 45b000 <warn@@Base+0xb640>
  4184e8:	mov	x0, #0x0                   	// #0
  4184ec:	add	x1, x1, #0xfa0
  4184f0:	str	x5, [sp, #112]
  4184f4:	mov	w25, #0x0                   	// #0
  4184f8:	str	x4, [sp, #152]
  4184fc:	bl	401c70 <dcgettext@plt>
  418500:	mov	x19, x0
  418504:	ldp	x0, x1, [sp, #136]
  418508:	ldr	x5, [sp, #112]
  41850c:	mov	x2, x5
  418510:	bl	404c18 <ferror@plt+0x2ed8>
  418514:	mov	x2, x0
  418518:	ldr	x4, [sp, #152]
  41851c:	mov	x0, x19
  418520:	mov	x1, x4
  418524:	bl	44f9c0 <warn@@Base>
  418528:	b	41819c <ferror@plt+0x1645c>
  41852c:	mov	w0, #0x1                   	// #1
  418530:	str	w0, [sp, #124]
  418534:	adrp	x1, 45b000 <warn@@Base+0xb640>
  418538:	add	x1, x1, #0x360
  41853c:	mov	w2, #0x5                   	// #5
  418540:	mov	x0, #0x0                   	// #0
  418544:	bl	401c70 <dcgettext@plt>
  418548:	bl	401cc0 <printf@plt>
  41854c:	b	418360 <ferror@plt+0x16620>
  418550:	ldp	x21, x22, [sp, #48]
  418554:	ldp	x23, x24, [sp, #64]
  418558:	ldp	x25, x26, [sp, #80]
  41855c:	ldp	x27, x28, [sp, #96]
  418560:	b	418534 <ferror@plt+0x167f4>
  418564:	mov	w25, #0x1                   	// #1
  418568:	b	4182e8 <ferror@plt+0x165a8>
  41856c:	nop
  418570:	stp	x29, x30, [sp, #-192]!
  418574:	mov	x29, sp
  418578:	stp	x23, x24, [sp, #48]
  41857c:	mov	w23, w0
  418580:	adrp	x24, 4ab000 <warn@@Base+0x5b640>
  418584:	stp	x19, x20, [sp, #16]
  418588:	ubfiz	x19, x23, #3, #32
  41858c:	sub	x19, x19, x23
  418590:	add	x24, x24, #0x198
  418594:	mov	x20, x1
  418598:	add	x19, x24, x19, lsl #4
  41859c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4185a0:	mov	x0, #0x0                   	// #0
  4185a4:	add	x1, x1, #0x18
  4185a8:	stp	x21, x22, [sp, #32]
  4185ac:	mov	x22, x2
  4185b0:	mov	w2, #0x5                   	// #5
  4185b4:	bl	401c70 <dcgettext@plt>
  4185b8:	mov	x2, x0
  4185bc:	ldr	x3, [x19, #16]
  4185c0:	mov	x1, #0x40                  	// #64
  4185c4:	add	x0, sp, #0x80
  4185c8:	bl	4019e0 <snprintf@plt>
  4185cc:	mov	x1, x22
  4185d0:	add	x5, sp, #0x80
  4185d4:	ldr	x0, [x20, #16]
  4185d8:	str	x0, [x19, #40]
  4185dc:	str	xzr, [x19, #80]
  4185e0:	add	x0, x22, #0x8
  4185e4:	mov	x3, #0x1                   	// #1
  4185e8:	ldr	x2, [x1], #16
  4185ec:	str	x2, [x19, #24]
  4185f0:	ldp	x2, x4, [x20, #24]
  4185f4:	bl	4103d0 <ferror@plt+0xe690>
  4185f8:	str	x0, [x19, #32]
  4185fc:	cbz	x0, 418750 <ferror@plt+0x16a10>
  418600:	ldr	x1, [x20, #8]
  418604:	str	x25, [sp, #64]
  418608:	ldr	x25, [x20, #32]
  41860c:	str	x0, [sp, #88]
  418610:	str	x25, [sp, #96]
  418614:	mov	x21, x0
  418618:	tbz	w1, #11, 4186ec <ferror@plt+0x169ac>
  41861c:	adrp	x2, 4ac000 <warn@@Base+0x5c640>
  418620:	mov	x0, #0xc                   	// #12
  418624:	mov	x1, #0x18                  	// #24
  418628:	ldr	w2, [x2, #1184]
  41862c:	cmp	w2, #0x0
  418630:	csel	x0, x0, x1, ne  // ne = any
  418634:	cmp	x25, x0
  418638:	b.cc	418820 <ferror@plt+0x16ae0>  // b.lo, b.ul, b.last
  41863c:	mov	x1, x21
  418640:	mov	x2, x25
  418644:	add	x0, sp, #0x68
  418648:	bl	402f90 <ferror@plt+0x1250>
  41864c:	ldr	w1, [sp, #104]
  418650:	cmp	w1, #0x1
  418654:	b.ne	4187fc <ferror@plt+0x16abc>  // b.any
  418658:	ldp	x1, x25, [sp, #88]
  41865c:	mov	w2, w0
  418660:	add	x0, x1, x2
  418664:	sub	x25, x25, x2
  418668:	ldr	x1, [sp, #112]
  41866c:	stp	x0, x25, [sp, #88]
  418670:	cbz	x1, 4186a8 <ferror@plt+0x16968>
  418674:	add	x2, sp, #0x60
  418678:	add	x0, sp, #0x58
  41867c:	bl	403ee0 <ferror@plt+0x21a0>
  418680:	cbz	w0, 41876c <ferror@plt+0x16a2c>
  418684:	lsl	x19, x23, #3
  418688:	sub	x19, x19, x23
  41868c:	add	x19, x24, x19, lsl #4
  418690:	ldr	x0, [x19, #32]
  418694:	bl	401bc0 <free@plt>
  418698:	ldr	x0, [sp, #88]
  41869c:	str	x0, [x19, #32]
  4186a0:	ldr	x25, [sp, #96]
  4186a4:	nop
  4186a8:	lsl	x4, x23, #3
  4186ac:	sub	x4, x4, x23
  4186b0:	lsl	x4, x4, #4
  4186b4:	add	x1, x24, x4
  4186b8:	ldr	x2, [x1, #32]
  4186bc:	str	x25, [x1, #48]
  4186c0:	cbz	x2, 4187a0 <ferror@plt+0x16a60>
  4186c4:	ldr	w0, [x1, #104]
  4186c8:	cbnz	w0, 4187bc <ferror@plt+0x16a7c>
  4186cc:	ldr	x25, [sp, #64]
  4186d0:	stp	xzr, xzr, [x1, #64]
  4186d4:	mov	w0, #0x1                   	// #1
  4186d8:	ldp	x19, x20, [sp, #16]
  4186dc:	ldp	x21, x22, [sp, #32]
  4186e0:	ldp	x23, x24, [sp, #48]
  4186e4:	ldp	x29, x30, [sp], #192
  4186e8:	ret
  4186ec:	cmp	x25, #0xc
  4186f0:	b.ls	4186a8 <ferror@plt+0x16968>  // b.plast
  4186f4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4186f8:	add	x1, x1, #0xa0
  4186fc:	bl	401ba0 <strcmp@plt>
  418700:	cbnz	w0, 4186a8 <ferror@plt+0x16968>
  418704:	ldrb	w2, [x21, #5]
  418708:	sub	x25, x25, #0xc
  41870c:	ldrb	w1, [x21, #4]
  418710:	add	x5, x21, #0xc
  418714:	ldrb	w0, [x21, #6]
  418718:	ldrb	w6, [x21, #7]
  41871c:	add	x1, x2, x1, lsl #8
  418720:	ldrb	w4, [x21, #8]
  418724:	ldrb	w3, [x21, #9]
  418728:	add	x1, x0, x1, lsl #8
  41872c:	ldrb	w2, [x21, #10]
  418730:	ldrb	w0, [x21, #11]
  418734:	add	x1, x6, x1, lsl #8
  418738:	stp	x5, x25, [sp, #88]
  41873c:	add	x1, x4, x1, lsl #8
  418740:	add	x1, x3, x1, lsl #8
  418744:	add	x1, x2, x1, lsl #8
  418748:	add	x1, x0, x1, lsl #8
  41874c:	b	418670 <ferror@plt+0x16930>
  418750:	str	xzr, [x19, #48]
  418754:	mov	w0, #0x0                   	// #0
  418758:	ldp	x19, x20, [sp, #16]
  41875c:	ldp	x21, x22, [sp, #32]
  418760:	ldp	x23, x24, [sp, #48]
  418764:	ldp	x29, x30, [sp], #192
  418768:	ret
  41876c:	mov	w2, #0x5                   	// #5
  418770:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418774:	mov	x0, #0x0                   	// #0
  418778:	add	x1, x1, #0xa8
  41877c:	bl	401c70 <dcgettext@plt>
  418780:	mov	x19, x0
  418784:	mov	x2, x20
  418788:	add	x1, x22, #0x88
  41878c:	add	x0, x22, #0x80
  418790:	bl	404c18 <ferror@plt+0x2ed8>
  418794:	mov	x1, x0
  418798:	mov	x0, x19
  41879c:	bl	44f3e8 <error@@Base>
  4187a0:	ldr	x25, [sp, #64]
  4187a4:	mov	w0, #0x0                   	// #0
  4187a8:	ldp	x19, x20, [sp, #16]
  4187ac:	ldp	x21, x22, [sp, #32]
  4187b0:	ldp	x23, x24, [sp, #48]
  4187b4:	ldp	x29, x30, [sp], #192
  4187b8:	ret
  4187bc:	add	x5, x4, #0x48
  4187c0:	add	x4, x4, #0x40
  4187c4:	mov	x3, x25
  4187c8:	mov	x1, x20
  4187cc:	add	x5, x24, x5
  4187d0:	add	x4, x24, x4
  4187d4:	mov	x0, x22
  4187d8:	bl	4123a8 <ferror@plt+0x10668>
  4187dc:	cmp	w0, #0x0
  4187e0:	cset	w0, ne  // ne = any
  4187e4:	ldp	x19, x20, [sp, #16]
  4187e8:	ldp	x21, x22, [sp, #32]
  4187ec:	ldp	x23, x24, [sp, #48]
  4187f0:	ldr	x25, [sp, #64]
  4187f4:	ldp	x29, x30, [sp], #192
  4187f8:	ret
  4187fc:	mov	w2, #0x5                   	// #5
  418800:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418804:	mov	x0, #0x0                   	// #0
  418808:	add	x1, x1, #0x70
  41880c:	bl	401c70 <dcgettext@plt>
  418810:	ldr	w2, [sp, #104]
  418814:	ldr	x1, [x19, #16]
  418818:	bl	44f9c0 <warn@@Base>
  41881c:	b	4187a0 <ferror@plt+0x16a60>
  418820:	mov	w2, #0x5                   	// #5
  418824:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418828:	mov	x0, #0x0                   	// #0
  41882c:	add	x1, x1, #0x28
  418830:	bl	401c70 <dcgettext@plt>
  418834:	ldr	x1, [x19, #16]
  418838:	bl	44f9c0 <warn@@Base>
  41883c:	mov	w0, #0x0                   	// #0
  418840:	ldr	x25, [sp, #64]
  418844:	b	4187a8 <ferror@plt+0x16a68>
  418848:	stp	x29, x30, [sp, #-176]!
  41884c:	mov	x29, sp
  418850:	str	w2, [sp, #156]
  418854:	ldr	w2, [x0, #100]
  418858:	stp	x23, x24, [sp, #48]
  41885c:	stp	x1, x0, [sp, #136]
  418860:	ldr	x23, [x0, #112]
  418864:	cbz	w2, 418e3c <ferror@plt+0x170fc>
  418868:	stp	x27, x28, [sp, #80]
  41886c:	adrp	x28, 458000 <warn@@Base+0x8640>
  418870:	add	x0, x28, #0xf8
  418874:	stp	x19, x20, [sp, #16]
  418878:	stp	x21, x22, [sp, #32]
  41887c:	mov	x22, x3
  418880:	stp	x25, x26, [sp, #64]
  418884:	mov	x25, x4
  418888:	str	x0, [sp, #104]
  41888c:	mov	w0, #0x1                   	// #1
  418890:	str	w0, [sp, #124]
  418894:	str	wzr, [sp, #152]
  418898:	b	4188e8 <ferror@plt+0x16ba8>
  41889c:	mov	w2, #0x5                   	// #5
  4188a0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4188a4:	mov	x0, #0x0                   	// #0
  4188a8:	add	x1, x1, #0xe0
  4188ac:	bl	401c70 <dcgettext@plt>
  4188b0:	str	wzr, [sp, #124]
  4188b4:	ldrb	w2, [x24]
  4188b8:	mov	w1, w2
  4188bc:	bl	401cc0 <printf@plt>
  4188c0:	mov	x0, x24
  4188c4:	bl	401bc0 <free@plt>
  4188c8:	ldr	x0, [sp, #144]
  4188cc:	ldr	w2, [x0, #100]
  4188d0:	ldr	w0, [sp, #152]
  4188d4:	add	x23, x23, #0x50
  4188d8:	add	w0, w0, #0x1
  4188dc:	str	w0, [sp, #152]
  4188e0:	cmp	w2, w0
  4188e4:	b.ls	418dd4 <ferror@plt+0x17094>  // b.plast
  4188e8:	ldr	w0, [x23, #4]
  4188ec:	mov	w1, #0xfff5                	// #65525
  4188f0:	movk	w1, #0x6fff, lsl #16
  4188f4:	cmp	w0, w1
  4188f8:	ldr	w1, [sp, #156]
  4188fc:	ccmp	w0, w1, #0x4, ne  // ne = any
  418900:	b.ne	4188d0 <ferror@plt+0x16b90>  // b.any
  418904:	ldp	x19, x20, [x23, #24]
  418908:	mov	w2, #0x5                   	// #5
  41890c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418910:	mov	x0, #0x0                   	// #0
  418914:	add	x1, x1, #0xd0
  418918:	bl	401c70 <dcgettext@plt>
  41891c:	mov	x5, x0
  418920:	mov	x3, #0x1                   	// #1
  418924:	ldr	x0, [sp, #144]
  418928:	mov	x4, x20
  41892c:	mov	x2, x19
  418930:	add	x1, x0, #0x10
  418934:	add	x0, x0, #0x8
  418938:	bl	4103d0 <ferror@plt+0xe690>
  41893c:	mov	x24, x0
  418940:	cbz	x0, 418db0 <ferror@plt+0x17070>
  418944:	ldrb	w0, [x0]
  418948:	cmp	w0, #0x41
  41894c:	b.ne	41889c <ferror@plt+0x16b5c>  // b.any
  418950:	ldr	x0, [x23, #32]
  418954:	add	x26, x24, #0x1
  418958:	subs	x0, x0, #0x1
  41895c:	str	x0, [sp, #112]
  418960:	b.eq	4188c0 <ferror@plt+0x16b80>  // b.none
  418964:	cmp	x0, #0x4
  418968:	b.ls	418b04 <ferror@plt+0x16dc4>  // b.plast
  41896c:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  418970:	add	x27, x27, #0x398
  418974:	nop
  418978:	ldr	x2, [x27]
  41897c:	mov	x0, x26
  418980:	mov	w1, #0x4                   	// #4
  418984:	add	x26, x26, #0x4
  418988:	blr	x2
  41898c:	mov	x20, x0
  418990:	ldr	x0, [sp, #112]
  418994:	cmp	x20, x0
  418998:	b.hi	418d2c <ferror@plt+0x16fec>  // b.pmore
  41899c:	cmp	x20, #0x4
  4189a0:	b.ls	418df4 <ferror@plt+0x170b4>  // b.plast
  4189a4:	sub	x0, x0, x20
  4189a8:	sub	x20, x20, #0x4
  4189ac:	mov	x1, x20
  4189b0:	str	x0, [sp, #112]
  4189b4:	mov	x0, x26
  4189b8:	bl	401940 <strnlen@plt>
  4189bc:	adds	w21, w0, #0x1
  4189c0:	b.eq	418d74 <ferror@plt+0x17034>  // b.none
  4189c4:	cmp	x20, w21, uxtw
  4189c8:	mov	w21, w21
  4189cc:	b.ls	418d74 <ferror@plt+0x17034>  // b.plast
  4189d0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4189d4:	add	x1, x1, #0x1a0
  4189d8:	mov	w2, #0x5                   	// #5
  4189dc:	mov	x0, #0x0                   	// #0
  4189e0:	bl	401c70 <dcgettext@plt>
  4189e4:	str	wzr, [sp, #100]
  4189e8:	bl	401cc0 <printf@plt>
  4189ec:	mov	x0, x26
  4189f0:	bl	407ad8 <ferror@plt+0x5d98>
  4189f4:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  4189f8:	mov	w0, #0xa                   	// #10
  4189fc:	ldr	x1, [x1, #1160]
  418a00:	bl	401990 <putc@plt>
  418a04:	ldr	x0, [sp, #136]
  418a08:	cbz	x0, 418a24 <ferror@plt+0x16ce4>
  418a0c:	mov	x1, x0
  418a10:	mov	x0, x26
  418a14:	bl	401ba0 <strcmp@plt>
  418a18:	cmp	w0, #0x0
  418a1c:	cset	w0, eq  // eq = none
  418a20:	str	w0, [sp, #100]
  418a24:	mov	x0, x26
  418a28:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418a2c:	add	x1, x1, #0x1b8
  418a30:	bl	401ba0 <strcmp@plt>
  418a34:	str	w0, [sp, #120]
  418a38:	add	x26, x26, x21
  418a3c:	subs	x20, x20, x21
  418a40:	b.eq	418af4 <ferror@plt+0x16db4>  // b.none
  418a44:	adrp	x0, 45c000 <warn@@Base+0xc640>
  418a48:	add	x0, x0, #0x1e0
  418a4c:	str	x0, [sp, #128]
  418a50:	ldr	x0, [x23, #32]
  418a54:	add	x0, x24, x0
  418a58:	cmp	x26, x0
  418a5c:	b.cs	418af4 <ferror@plt+0x16db4>  // b.hs, b.nlast
  418a60:	cmp	x20, #0x5
  418a64:	b.ls	418d80 <ferror@plt+0x17040>  // b.plast
  418a68:	mov	x0, x26
  418a6c:	mov	w1, #0x4                   	// #4
  418a70:	ldr	x2, [x27]
  418a74:	ldrb	w21, [x0], #1
  418a78:	blr	x2
  418a7c:	mov	x19, x0
  418a80:	cmp	x0, x20
  418a84:	b.hi	418b70 <ferror@plt+0x16e30>  // b.pmore
  418a88:	cmp	x0, #0x5
  418a8c:	b.ls	418d8c <ferror@plt+0x1704c>  // b.plast
  418a90:	sub	x20, x20, x0
  418a94:	add	x19, x26, x19
  418a98:	ldr	x0, [x23, #32]
  418a9c:	add	x0, x24, x0
  418aa0:	cmp	x19, x0
  418aa4:	b.hi	418bac <ferror@plt+0x16e6c>  // b.pmore
  418aa8:	add	x26, x26, #0x5
  418aac:	cmp	w21, #0x2
  418ab0:	b.eq	418bd0 <ferror@plt+0x16e90>  // b.none
  418ab4:	cmp	w21, #0x3
  418ab8:	b.eq	418ce8 <ferror@plt+0x16fa8>  // b.none
  418abc:	cmp	w21, #0x1
  418ac0:	b.eq	418ccc <ferror@plt+0x16f8c>  // b.none
  418ac4:	mov	w2, #0x5                   	// #5
  418ac8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418acc:	mov	x0, #0x0                   	// #0
  418ad0:	add	x1, x1, #0x290
  418ad4:	str	wzr, [sp, #100]
  418ad8:	bl	401c70 <dcgettext@plt>
  418adc:	mov	w1, w21
  418ae0:	bl	401cc0 <printf@plt>
  418ae4:	ldr	w0, [sp, #120]
  418ae8:	cmp	x19, x26
  418aec:	cbz	w0, 418b24 <ferror@plt+0x16de4>
  418af0:	b.hi	418d04 <ferror@plt+0x16fc4>  // b.pmore
  418af4:	ldr	x0, [sp, #112]
  418af8:	cbz	x0, 4188c0 <ferror@plt+0x16b80>
  418afc:	cmp	x0, #0x4
  418b00:	b.hi	418978 <ferror@plt+0x16c38>  // b.pmore
  418b04:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418b08:	add	x1, x1, #0x118
  418b0c:	mov	w2, #0x5                   	// #5
  418b10:	mov	x0, #0x0                   	// #0
  418b14:	str	wzr, [sp, #124]
  418b18:	bl	401c70 <dcgettext@plt>
  418b1c:	bl	44f3e8 <error@@Base>
  418b20:	b	4188c0 <ferror@plt+0x16b80>
  418b24:	b.ls	418b44 <ferror@plt+0x16e04>  // b.plast
  418b28:	mov	x0, x26
  418b2c:	mov	x2, x19
  418b30:	mov	x1, x25
  418b34:	bl	40d3d8 <ferror@plt+0xb698>
  418b38:	mov	x26, x0
  418b3c:	cmp	x19, x0
  418b40:	b.hi	418b28 <ferror@plt+0x16de8>  // b.pmore
  418b44:	cmp	x19, x26
  418b48:	b.eq	418cc0 <ferror@plt+0x16f80>  // b.none
  418b4c:	adrp	x3, 476000 <warn@@Base+0x26640>
  418b50:	add	x3, x3, #0xb70
  418b54:	adrp	x1, 456000 <warn@@Base+0x6640>
  418b58:	adrp	x0, 45c000 <warn@@Base+0xc640>
  418b5c:	add	x3, x3, #0xc40
  418b60:	add	x1, x1, #0xcb8
  418b64:	add	x0, x0, #0x2a8
  418b68:	mov	w2, #0x3f07                	// #16135
  418b6c:	bl	401cd0 <__assert_fail@plt>
  418b70:	ldr	x1, [sp, #128]
  418b74:	mov	w2, #0x5                   	// #5
  418b78:	mov	x0, #0x0                   	// #0
  418b7c:	str	wzr, [sp, #124]
  418b80:	bl	401c70 <dcgettext@plt>
  418b84:	mov	w2, w20
  418b88:	mov	w1, w19
  418b8c:	bl	44f3e8 <error@@Base>
  418b90:	mov	x19, x20
  418b94:	ldr	x0, [x23, #32]
  418b98:	add	x19, x26, x19
  418b9c:	mov	x20, #0x0                   	// #0
  418ba0:	add	x0, x24, x0
  418ba4:	cmp	x19, x0
  418ba8:	b.ls	418aa8 <ferror@plt+0x16d68>  // b.plast
  418bac:	adrp	x3, 476000 <warn@@Base+0x26640>
  418bb0:	add	x3, x3, #0xb70
  418bb4:	adrp	x1, 456000 <warn@@Base+0x6640>
  418bb8:	adrp	x0, 45c000 <warn@@Base+0xc640>
  418bbc:	add	x3, x3, #0xc40
  418bc0:	add	x1, x1, #0xcb8
  418bc4:	add	x0, x0, #0x228
  418bc8:	mov	w2, #0x3edd                	// #16093
  418bcc:	bl	401cd0 <__assert_fail@plt>
  418bd0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418bd4:	add	x1, x1, #0x260
  418bd8:	mov	w2, #0x5                   	// #5
  418bdc:	mov	x0, #0x0                   	// #0
  418be0:	bl	401c70 <dcgettext@plt>
  418be4:	bl	401cc0 <printf@plt>
  418be8:	adrp	x21, 458000 <warn@@Base+0x8640>
  418bec:	add	x21, x21, #0xe0
  418bf0:	mov	x1, x19
  418bf4:	mov	x0, x26
  418bf8:	add	x4, sp, #0xac
  418bfc:	add	x3, sp, #0xa8
  418c00:	mov	w2, #0x0                   	// #0
  418c04:	bl	44e590 <ferror@plt+0x4c850>
  418c08:	mov	x28, x0
  418c0c:	tst	x0, #0xffffffff00000000
  418c10:	ldp	w1, w0, [sp, #168]
  418c14:	add	x26, x26, x1
  418c18:	b.eq	418c54 <ferror@plt+0x16f14>  // b.none
  418c1c:	orr	w1, w0, #0x2
  418c20:	str	w1, [sp, #172]
  418c24:	tbz	w0, #0, 418c60 <ferror@plt+0x16f20>
  418c28:	mov	x1, x21
  418c2c:	mov	w2, #0x5                   	// #5
  418c30:	mov	x0, #0x0                   	// #0
  418c34:	bl	401c70 <dcgettext@plt>
  418c38:	bl	44f3e8 <error@@Base>
  418c3c:	cbz	w28, 418c78 <ferror@plt+0x16f38>
  418c40:	mov	w1, w28
  418c44:	adrp	x0, 45b000 <warn@@Base+0xb640>
  418c48:	add	x0, x0, #0xb80
  418c4c:	bl	401cc0 <printf@plt>
  418c50:	b	418bf0 <ferror@plt+0x16eb0>
  418c54:	tbnz	w0, #0, 418c28 <ferror@plt+0x16ee8>
  418c58:	tbz	w0, #1, 418c3c <ferror@plt+0x16efc>
  418c5c:	nop
  418c60:	ldr	x1, [sp, #104]
  418c64:	mov	w2, #0x5                   	// #5
  418c68:	mov	x0, #0x0                   	// #0
  418c6c:	bl	401c70 <dcgettext@plt>
  418c70:	bl	44f3e8 <error@@Base>
  418c74:	cbnz	w28, 418c40 <ferror@plt+0x16f00>
  418c78:	mov	w0, #0xa                   	// #10
  418c7c:	bl	401cf0 <putchar@plt>
  418c80:	ldr	w0, [sp, #100]
  418c84:	cmp	x22, #0x0
  418c88:	csel	w0, w0, wzr, ne  // ne = any
  418c8c:	cbz	w0, 418ae4 <ferror@plt+0x16da4>
  418c90:	cmp	x26, x19
  418c94:	b.cs	418cb0 <ferror@plt+0x16f70>  // b.hs, b.nlast
  418c98:	mov	x0, x26
  418c9c:	mov	x1, x19
  418ca0:	blr	x22
  418ca4:	mov	x26, x0
  418ca8:	cmp	x19, x0
  418cac:	b.hi	418c98 <ferror@plt+0x16f58>  // b.pmore
  418cb0:	cmp	x26, x19
  418cb4:	b.ne	418e18 <ferror@plt+0x170d8>  // b.any
  418cb8:	mov	w0, #0x1                   	// #1
  418cbc:	str	w0, [sp, #100]
  418cc0:	mov	x26, x19
  418cc4:	cbnz	x20, 418a50 <ferror@plt+0x16d10>
  418cc8:	b	418af4 <ferror@plt+0x16db4>
  418ccc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418cd0:	add	x1, x1, #0x248
  418cd4:	mov	w2, #0x5                   	// #5
  418cd8:	mov	x0, #0x0                   	// #0
  418cdc:	bl	401c70 <dcgettext@plt>
  418ce0:	bl	401cc0 <printf@plt>
  418ce4:	b	418c80 <ferror@plt+0x16f40>
  418ce8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418cec:	add	x1, x1, #0x278
  418cf0:	mov	w2, #0x5                   	// #5
  418cf4:	mov	x0, #0x0                   	// #0
  418cf8:	bl	401c70 <dcgettext@plt>
  418cfc:	bl	401cc0 <printf@plt>
  418d00:	b	418be8 <ferror@plt+0x16ea8>
  418d04:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418d08:	add	x1, x1, #0x2b8
  418d0c:	mov	w2, #0x5                   	// #5
  418d10:	mov	x0, #0x0                   	// #0
  418d14:	bl	401c70 <dcgettext@plt>
  418d18:	bl	401cc0 <printf@plt>
  418d1c:	mov	x1, x19
  418d20:	mov	x0, x26
  418d24:	bl	4044c0 <ferror@plt+0x2780>
  418d28:	b	418cc0 <ferror@plt+0x16f80>
  418d2c:	mov	w2, #0x5                   	// #5
  418d30:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418d34:	mov	x0, #0x0                   	// #0
  418d38:	add	x1, x1, #0x138
  418d3c:	str	wzr, [sp, #124]
  418d40:	bl	401c70 <dcgettext@plt>
  418d44:	ldr	x3, [sp, #112]
  418d48:	mov	w1, w20
  418d4c:	mov	w2, w3
  418d50:	mov	x20, x3
  418d54:	sub	x20, x20, #0x4
  418d58:	bl	44f3e8 <error@@Base>
  418d5c:	mov	x0, x26
  418d60:	mov	x1, x20
  418d64:	str	xzr, [sp, #112]
  418d68:	bl	401940 <strnlen@plt>
  418d6c:	adds	w21, w0, #0x1
  418d70:	b.ne	4189c4 <ferror@plt+0x16c84>  // b.any
  418d74:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418d78:	add	x1, x1, #0x180
  418d7c:	b	418b0c <ferror@plt+0x16dcc>
  418d80:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418d84:	add	x1, x1, #0x1c0
  418d88:	b	418b0c <ferror@plt+0x16dcc>
  418d8c:	mov	w2, #0x5                   	// #5
  418d90:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418d94:	mov	x0, #0x0                   	// #0
  418d98:	add	x1, x1, #0x208
  418d9c:	str	wzr, [sp, #124]
  418da0:	bl	401c70 <dcgettext@plt>
  418da4:	mov	w1, w19
  418da8:	bl	44f3e8 <error@@Base>
  418dac:	b	4188c0 <ferror@plt+0x16b80>
  418db0:	ldr	x0, [sp, #144]
  418db4:	str	wzr, [sp, #124]
  418db8:	add	x23, x23, #0x50
  418dbc:	ldr	w2, [x0, #100]
  418dc0:	ldr	w0, [sp, #152]
  418dc4:	add	w0, w0, #0x1
  418dc8:	str	w0, [sp, #152]
  418dcc:	cmp	w2, w0
  418dd0:	b.hi	4188e8 <ferror@plt+0x16ba8>  // b.pmore
  418dd4:	ldp	x19, x20, [sp, #16]
  418dd8:	ldp	x21, x22, [sp, #32]
  418ddc:	ldp	x25, x26, [sp, #64]
  418de0:	ldp	x27, x28, [sp, #80]
  418de4:	ldr	w0, [sp, #124]
  418de8:	ldp	x23, x24, [sp, #48]
  418dec:	ldp	x29, x30, [sp], #176
  418df0:	ret
  418df4:	mov	w2, #0x5                   	// #5
  418df8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418dfc:	mov	x0, #0x0                   	// #0
  418e00:	add	x1, x1, #0x158
  418e04:	str	wzr, [sp, #124]
  418e08:	bl	401c70 <dcgettext@plt>
  418e0c:	mov	w1, w20
  418e10:	bl	44f3e8 <error@@Base>
  418e14:	b	4188c0 <ferror@plt+0x16b80>
  418e18:	adrp	x3, 476000 <warn@@Base+0x26640>
  418e1c:	add	x3, x3, #0xb70
  418e20:	adrp	x1, 456000 <warn@@Base+0x6640>
  418e24:	adrp	x0, 45c000 <warn@@Base+0xc640>
  418e28:	add	x3, x3, #0xc40
  418e2c:	add	x1, x1, #0xcb8
  418e30:	add	x0, x0, #0x2a8
  418e34:	mov	w2, #0x3eff                	// #16127
  418e38:	bl	401cd0 <__assert_fail@plt>
  418e3c:	mov	w0, #0x1                   	// #1
  418e40:	str	w0, [sp, #124]
  418e44:	b	418de4 <ferror@plt+0x170a4>
  418e48:	stp	x29, x30, [sp, #-160]!
  418e4c:	mov	x29, sp
  418e50:	ldr	w2, [x0, #100]
  418e54:	stp	x21, x22, [sp, #32]
  418e58:	str	x0, [sp, #136]
  418e5c:	ldr	x22, [x0, #112]
  418e60:	cbz	w2, 4193b0 <ferror@plt+0x17670>
  418e64:	mov	w0, #0x1                   	// #1
  418e68:	stp	x19, x20, [sp, #16]
  418e6c:	stp	x23, x24, [sp, #48]
  418e70:	mov	x24, x1
  418e74:	stp	x25, x26, [sp, #64]
  418e78:	stp	x27, x28, [sp, #80]
  418e7c:	adrp	x27, 458000 <warn@@Base+0x8640>
  418e80:	add	x27, x27, #0xf8
  418e84:	stp	w0, wzr, [sp, #128]
  418e88:	b	418ea4 <ferror@plt+0x17164>
  418e8c:	ldr	w0, [sp, #132]
  418e90:	add	x22, x22, #0x50
  418e94:	add	w0, w0, #0x1
  418e98:	str	w0, [sp, #132]
  418e9c:	cmp	w0, w2
  418ea0:	b.cs	418f50 <ferror@plt+0x17210>  // b.hs, b.nlast
  418ea4:	ldr	w1, [x22, #4]
  418ea8:	mov	w0, #0xfff5                	// #65525
  418eac:	movk	w0, #0x6fff, lsl #16
  418eb0:	cmp	w1, w0
  418eb4:	b.ne	418e8c <ferror@plt+0x1714c>  // b.any
  418eb8:	ldp	x19, x20, [x22, #24]
  418ebc:	mov	w2, #0x5                   	// #5
  418ec0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418ec4:	mov	x0, #0x0                   	// #0
  418ec8:	add	x1, x1, #0xd0
  418ecc:	bl	401c70 <dcgettext@plt>
  418ed0:	mov	x5, x0
  418ed4:	mov	x3, #0x1                   	// #1
  418ed8:	ldr	x0, [sp, #136]
  418edc:	mov	x4, x20
  418ee0:	mov	x2, x19
  418ee4:	add	x1, x0, #0x10
  418ee8:	add	x0, x0, #0x8
  418eec:	bl	4103d0 <ferror@plt+0xe690>
  418ef0:	mov	x23, x0
  418ef4:	cbz	x0, 419358 <ferror@plt+0x17618>
  418ef8:	ldrb	w0, [x0]
  418efc:	cmp	w0, #0x41
  418f00:	b.eq	418f70 <ferror@plt+0x17230>  // b.none
  418f04:	mov	w2, #0x5                   	// #5
  418f08:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418f0c:	mov	x0, #0x0                   	// #0
  418f10:	add	x1, x1, #0xe0
  418f14:	bl	401c70 <dcgettext@plt>
  418f18:	str	wzr, [sp, #128]
  418f1c:	ldrb	w2, [x23]
  418f20:	mov	w1, w2
  418f24:	bl	401cc0 <printf@plt>
  418f28:	mov	x0, x23
  418f2c:	bl	401bc0 <free@plt>
  418f30:	ldr	x0, [sp, #136]
  418f34:	add	x22, x22, #0x50
  418f38:	ldr	w2, [x0, #100]
  418f3c:	ldr	w0, [sp, #132]
  418f40:	add	w0, w0, #0x1
  418f44:	str	w0, [sp, #132]
  418f48:	cmp	w0, w2
  418f4c:	b.cc	418ea4 <ferror@plt+0x17164>  // b.lo, b.ul, b.last
  418f50:	ldp	x19, x20, [sp, #16]
  418f54:	ldp	x23, x24, [sp, #48]
  418f58:	ldp	x25, x26, [sp, #64]
  418f5c:	ldp	x27, x28, [sp, #80]
  418f60:	ldr	w0, [sp, #128]
  418f64:	ldp	x21, x22, [sp, #32]
  418f68:	ldp	x29, x30, [sp], #160
  418f6c:	ret
  418f70:	ldr	x0, [x22, #32]
  418f74:	add	x28, x23, #0x1
  418f78:	subs	x0, x0, #0x1
  418f7c:	str	x0, [sp, #112]
  418f80:	b.eq	418f28 <ferror@plt+0x171e8>  // b.none
  418f84:	cmp	x0, #0x4
  418f88:	b.ls	419100 <ferror@plt+0x173c0>  // b.plast
  418f8c:	adrp	x26, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  418f90:	add	x26, x26, #0x398
  418f94:	nop
  418f98:	ldr	x2, [x26]
  418f9c:	mov	x0, x28
  418fa0:	mov	w1, #0x4                   	// #4
  418fa4:	add	x21, x28, #0x4
  418fa8:	blr	x2
  418fac:	mov	x20, x0
  418fb0:	ldr	x0, [sp, #112]
  418fb4:	cmp	x20, x0
  418fb8:	b.hi	4192d4 <ferror@plt+0x17594>  // b.pmore
  418fbc:	cmp	x20, #0x4
  418fc0:	b.ls	419368 <ferror@plt+0x17628>  // b.plast
  418fc4:	sub	x0, x0, x20
  418fc8:	sub	x20, x20, #0x4
  418fcc:	mov	x1, x20
  418fd0:	str	x0, [sp, #112]
  418fd4:	mov	x0, x21
  418fd8:	bl	401940 <strnlen@plt>
  418fdc:	adds	w19, w0, #0x1
  418fe0:	b.eq	41931c <ferror@plt+0x175dc>  // b.none
  418fe4:	cmp	x20, w19, uxtw
  418fe8:	mov	w19, w19
  418fec:	b.ls	41931c <ferror@plt+0x175dc>  // b.plast
  418ff0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  418ff4:	add	x1, x1, #0x1a0
  418ff8:	mov	w2, #0x5                   	// #5
  418ffc:	mov	x0, #0x0                   	// #0
  419000:	bl	401c70 <dcgettext@plt>
  419004:	add	x28, x21, x19
  419008:	bl	401cc0 <printf@plt>
  41900c:	mov	x0, x21
  419010:	bl	407ad8 <ferror@plt+0x5d98>
  419014:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  419018:	mov	w0, #0xa                   	// #10
  41901c:	ldr	x1, [x1, #1160]
  419020:	bl	401990 <putc@plt>
  419024:	mov	x0, x21
  419028:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41902c:	add	x1, x1, #0x1b8
  419030:	bl	401ba0 <strcmp@plt>
  419034:	str	w0, [sp, #108]
  419038:	subs	x20, x20, x19
  41903c:	b.eq	4190f0 <ferror@plt+0x173b0>  // b.none
  419040:	adrp	x0, 45c000 <warn@@Base+0xc640>
  419044:	add	x0, x0, #0x1e0
  419048:	str	x0, [sp, #120]
  41904c:	nop
  419050:	ldr	x0, [x22, #32]
  419054:	add	x0, x23, x0
  419058:	cmp	x28, x0
  41905c:	b.cs	4190f0 <ferror@plt+0x173b0>  // b.hs, b.nlast
  419060:	cmp	x20, #0x5
  419064:	b.ls	419328 <ferror@plt+0x175e8>  // b.plast
  419068:	mov	x0, x28
  41906c:	mov	w1, #0x4                   	// #4
  419070:	ldr	x2, [x26]
  419074:	ldrb	w21, [x0], #1
  419078:	blr	x2
  41907c:	mov	x19, x0
  419080:	cmp	x0, x20
  419084:	b.hi	419154 <ferror@plt+0x17414>  // b.pmore
  419088:	cmp	x0, #0x5
  41908c:	b.ls	419334 <ferror@plt+0x175f4>  // b.plast
  419090:	sub	x20, x20, x0
  419094:	add	x19, x28, x19
  419098:	ldr	x0, [x22, #32]
  41909c:	add	x0, x23, x0
  4190a0:	cmp	x19, x0
  4190a4:	b.hi	419190 <ferror@plt+0x17450>  // b.pmore
  4190a8:	add	x28, x28, #0x5
  4190ac:	cmp	w21, #0x2
  4190b0:	b.eq	4191b4 <ferror@plt+0x17474>  // b.none
  4190b4:	cmp	w21, #0x3
  4190b8:	b.eq	419288 <ferror@plt+0x17548>  // b.none
  4190bc:	cmp	w21, #0x1
  4190c0:	b.eq	41926c <ferror@plt+0x1752c>  // b.none
  4190c4:	mov	w2, #0x5                   	// #5
  4190c8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4190cc:	mov	x0, #0x0                   	// #0
  4190d0:	add	x1, x1, #0x290
  4190d4:	bl	401c70 <dcgettext@plt>
  4190d8:	mov	w1, w21
  4190dc:	bl	401cc0 <printf@plt>
  4190e0:	ldr	w0, [sp, #108]
  4190e4:	cmp	x19, x28
  4190e8:	cbz	w0, 419120 <ferror@plt+0x173e0>
  4190ec:	b.hi	4192a4 <ferror@plt+0x17564>  // b.pmore
  4190f0:	ldr	x0, [sp, #112]
  4190f4:	cbz	x0, 418f28 <ferror@plt+0x171e8>
  4190f8:	cmp	x0, #0x4
  4190fc:	b.hi	418f98 <ferror@plt+0x17258>  // b.pmore
  419100:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419104:	add	x1, x1, #0x118
  419108:	mov	w2, #0x5                   	// #5
  41910c:	mov	x0, #0x0                   	// #0
  419110:	str	wzr, [sp, #128]
  419114:	bl	401c70 <dcgettext@plt>
  419118:	bl	44f3e8 <error@@Base>
  41911c:	b	418f28 <ferror@plt+0x171e8>
  419120:	b.ls	419144 <ferror@plt+0x17404>  // b.plast
  419124:	nop
  419128:	mov	x0, x28
  41912c:	mov	x2, x19
  419130:	mov	x1, x24
  419134:	bl	40d3d8 <ferror@plt+0xb698>
  419138:	mov	x28, x0
  41913c:	cmp	x19, x0
  419140:	b.hi	419128 <ferror@plt+0x173e8>  // b.pmore
  419144:	cmp	x19, x28
  419148:	b.ne	41938c <ferror@plt+0x1764c>  // b.any
  41914c:	cbnz	x20, 419050 <ferror@plt+0x17310>
  419150:	b	4190f0 <ferror@plt+0x173b0>
  419154:	ldr	x1, [sp, #120]
  419158:	mov	w2, #0x5                   	// #5
  41915c:	mov	x0, #0x0                   	// #0
  419160:	str	wzr, [sp, #128]
  419164:	bl	401c70 <dcgettext@plt>
  419168:	mov	w2, w20
  41916c:	mov	w1, w19
  419170:	bl	44f3e8 <error@@Base>
  419174:	mov	x19, x20
  419178:	ldr	x0, [x22, #32]
  41917c:	add	x19, x28, x19
  419180:	mov	x20, #0x0                   	// #0
  419184:	add	x0, x23, x0
  419188:	cmp	x19, x0
  41918c:	b.ls	4190a8 <ferror@plt+0x17368>  // b.plast
  419190:	adrp	x3, 476000 <warn@@Base+0x26640>
  419194:	add	x3, x3, #0xb70
  419198:	adrp	x1, 456000 <warn@@Base+0x6640>
  41919c:	adrp	x0, 45c000 <warn@@Base+0xc640>
  4191a0:	add	x3, x3, #0xc40
  4191a4:	add	x1, x1, #0xcb8
  4191a8:	add	x0, x0, #0x228
  4191ac:	mov	w2, #0x3edd                	// #16093
  4191b0:	bl	401cd0 <__assert_fail@plt>
  4191b4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4191b8:	add	x1, x1, #0x260
  4191bc:	mov	w2, #0x5                   	// #5
  4191c0:	mov	x0, #0x0                   	// #0
  4191c4:	bl	401c70 <dcgettext@plt>
  4191c8:	bl	401cc0 <printf@plt>
  4191cc:	adrp	x21, 458000 <warn@@Base+0x8640>
  4191d0:	add	x21, x21, #0xe0
  4191d4:	nop
  4191d8:	mov	x1, x19
  4191dc:	mov	x0, x28
  4191e0:	add	x4, sp, #0x9c
  4191e4:	add	x3, sp, #0x98
  4191e8:	mov	w2, #0x0                   	// #0
  4191ec:	bl	44e590 <ferror@plt+0x4c850>
  4191f0:	mov	x25, x0
  4191f4:	tst	x0, #0xffffffff00000000
  4191f8:	ldp	w1, w0, [sp, #152]
  4191fc:	add	x28, x28, x1
  419200:	b.eq	41923c <ferror@plt+0x174fc>  // b.none
  419204:	orr	w1, w0, #0x2
  419208:	str	w1, [sp, #156]
  41920c:	tbz	w0, #0, 419248 <ferror@plt+0x17508>
  419210:	mov	x1, x21
  419214:	mov	w2, #0x5                   	// #5
  419218:	mov	x0, #0x0                   	// #0
  41921c:	bl	401c70 <dcgettext@plt>
  419220:	bl	44f3e8 <error@@Base>
  419224:	cbz	w25, 419260 <ferror@plt+0x17520>
  419228:	mov	w1, w25
  41922c:	adrp	x0, 45b000 <warn@@Base+0xb640>
  419230:	add	x0, x0, #0xb80
  419234:	bl	401cc0 <printf@plt>
  419238:	b	4191d8 <ferror@plt+0x17498>
  41923c:	tbnz	w0, #0, 419210 <ferror@plt+0x174d0>
  419240:	tbz	w0, #1, 419224 <ferror@plt+0x174e4>
  419244:	nop
  419248:	mov	x1, x27
  41924c:	mov	w2, #0x5                   	// #5
  419250:	mov	x0, #0x0                   	// #0
  419254:	bl	401c70 <dcgettext@plt>
  419258:	bl	44f3e8 <error@@Base>
  41925c:	cbnz	w25, 419228 <ferror@plt+0x174e8>
  419260:	mov	w0, #0xa                   	// #10
  419264:	bl	401cf0 <putchar@plt>
  419268:	b	4190e0 <ferror@plt+0x173a0>
  41926c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419270:	add	x1, x1, #0x248
  419274:	mov	w2, #0x5                   	// #5
  419278:	mov	x0, #0x0                   	// #0
  41927c:	bl	401c70 <dcgettext@plt>
  419280:	bl	401cc0 <printf@plt>
  419284:	b	4190e0 <ferror@plt+0x173a0>
  419288:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41928c:	add	x1, x1, #0x278
  419290:	mov	w2, #0x5                   	// #5
  419294:	mov	x0, #0x0                   	// #0
  419298:	bl	401c70 <dcgettext@plt>
  41929c:	bl	401cc0 <printf@plt>
  4192a0:	b	4191cc <ferror@plt+0x1748c>
  4192a4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4192a8:	add	x1, x1, #0x2b8
  4192ac:	mov	w2, #0x5                   	// #5
  4192b0:	mov	x0, #0x0                   	// #0
  4192b4:	bl	401c70 <dcgettext@plt>
  4192b8:	bl	401cc0 <printf@plt>
  4192bc:	mov	x0, x28
  4192c0:	mov	x1, x19
  4192c4:	mov	x28, x19
  4192c8:	bl	4044c0 <ferror@plt+0x2780>
  4192cc:	cbnz	x20, 419050 <ferror@plt+0x17310>
  4192d0:	b	4190f0 <ferror@plt+0x173b0>
  4192d4:	mov	w2, #0x5                   	// #5
  4192d8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4192dc:	mov	x0, #0x0                   	// #0
  4192e0:	add	x1, x1, #0x138
  4192e4:	str	wzr, [sp, #128]
  4192e8:	bl	401c70 <dcgettext@plt>
  4192ec:	ldr	x3, [sp, #112]
  4192f0:	mov	w1, w20
  4192f4:	mov	w2, w3
  4192f8:	mov	x20, x3
  4192fc:	sub	x20, x20, #0x4
  419300:	bl	44f3e8 <error@@Base>
  419304:	mov	x0, x21
  419308:	mov	x1, x20
  41930c:	str	xzr, [sp, #112]
  419310:	bl	401940 <strnlen@plt>
  419314:	adds	w19, w0, #0x1
  419318:	b.ne	418fe4 <ferror@plt+0x172a4>  // b.any
  41931c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419320:	add	x1, x1, #0x180
  419324:	b	419108 <ferror@plt+0x173c8>
  419328:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41932c:	add	x1, x1, #0x1c0
  419330:	b	419108 <ferror@plt+0x173c8>
  419334:	mov	w2, #0x5                   	// #5
  419338:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41933c:	mov	x0, #0x0                   	// #0
  419340:	add	x1, x1, #0x208
  419344:	str	wzr, [sp, #128]
  419348:	bl	401c70 <dcgettext@plt>
  41934c:	mov	w1, w19
  419350:	bl	44f3e8 <error@@Base>
  419354:	b	418f28 <ferror@plt+0x171e8>
  419358:	ldr	x0, [sp, #136]
  41935c:	str	wzr, [sp, #128]
  419360:	ldr	w2, [x0, #100]
  419364:	b	418e8c <ferror@plt+0x1714c>
  419368:	mov	w2, #0x5                   	// #5
  41936c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419370:	mov	x0, #0x0                   	// #0
  419374:	add	x1, x1, #0x158
  419378:	str	wzr, [sp, #128]
  41937c:	bl	401c70 <dcgettext@plt>
  419380:	mov	w1, w20
  419384:	bl	44f3e8 <error@@Base>
  419388:	b	418f28 <ferror@plt+0x171e8>
  41938c:	adrp	x3, 476000 <warn@@Base+0x26640>
  419390:	add	x3, x3, #0xb70
  419394:	adrp	x1, 456000 <warn@@Base+0x6640>
  419398:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41939c:	add	x3, x3, #0xc40
  4193a0:	add	x1, x1, #0xcb8
  4193a4:	add	x0, x0, #0x2a8
  4193a8:	mov	w2, #0x3f07                	// #16135
  4193ac:	bl	401cd0 <__assert_fail@plt>
  4193b0:	mov	w0, #0x1                   	// #1
  4193b4:	str	w0, [sp, #128]
  4193b8:	b	418f60 <ferror@plt+0x17220>
  4193bc:	nop
  4193c0:	stp	x29, x30, [sp, #-112]!
  4193c4:	mov	x29, sp
  4193c8:	stp	x21, x22, [sp, #32]
  4193cc:	mov	x21, x0
  4193d0:	mov	x22, x3
  4193d4:	ldr	x0, [x0, #112]
  4193d8:	stp	x19, x20, [sp, #16]
  4193dc:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  4193e0:	stp	x23, x24, [sp, #48]
  4193e4:	add	x20, x20, #0x4a0
  4193e8:	mov	x24, x1
  4193ec:	mov	w23, w2
  4193f0:	cbz	x0, 4194f4 <ferror@plt+0x177b4>
  4193f4:	ldr	x1, [x20, #3616]
  4193f8:	cmp	x1, #0x0
  4193fc:	ccmp	x1, x21, #0x0, ne  // ne = any
  419400:	b.eq	4194f4 <ferror@plt+0x177b4>  // b.none
  419404:	ldr	w1, [x21, #100]
  419408:	mov	x19, x0
  41940c:	stp	x27, x28, [sp, #80]
  419410:	mov	w27, #0x50                  	// #80
  419414:	umaddl	x2, w1, w27, x0
  419418:	cmp	x0, x2
  41941c:	b.cs	4194ec <ferror@plt+0x177ac>  // b.hs, b.nlast
  419420:	stp	x25, x26, [sp, #64]
  419424:	adrp	x25, 45e000 <warn@@Base+0xe640>
  419428:	add	x26, x21, #0x10
  41942c:	add	x25, x25, #0x7a0
  419430:	b	419444 <ferror@plt+0x17704>
  419434:	umaddl	x2, w1, w27, x0
  419438:	add	x19, x19, #0x50
  41943c:	cmp	x19, x2
  419440:	b.cs	4194e8 <ferror@plt+0x177a8>  // b.hs, b.nlast
  419444:	ldr	w2, [x19, #4]
  419448:	cmp	w2, #0x2
  41944c:	b.ne	419434 <ferror@plt+0x176f4>  // b.any
  419450:	ldr	w3, [x20]
  419454:	mov	x1, x19
  419458:	add	x2, x20, #0xe28
  41945c:	mov	x0, x21
  419460:	cbz	w3, 4195fc <ferror@plt+0x178bc>
  419464:	bl	411b20 <ferror@plt+0xfde0>
  419468:	ldr	w3, [x19, #40]
  41946c:	ldr	w1, [x21, #100]
  419470:	str	x0, [x20, #3632]
  419474:	cmp	w3, w1
  419478:	ldr	x0, [x21, #112]
  41947c:	b.cs	419434 <ferror@plt+0x176f4>  // b.hs, b.nlast
  419480:	umaddl	x28, w3, w27, x0
  419484:	mov	x1, x25
  419488:	mov	w2, #0x5                   	// #5
  41948c:	mov	x0, #0x0                   	// #0
  419490:	ldp	x3, x4, [x28, #24]
  419494:	stp	x3, x4, [sp, #96]
  419498:	bl	401c70 <dcgettext@plt>
  41949c:	mov	x5, x0
  4194a0:	ldp	x3, x4, [sp, #96]
  4194a4:	mov	x1, x26
  4194a8:	add	x0, x21, #0x8
  4194ac:	mov	x2, x3
  4194b0:	mov	x3, #0x1                   	// #1
  4194b4:	bl	4103d0 <ferror@plt+0xe690>
  4194b8:	str	x0, [x20, #3640]
  4194bc:	mov	x1, #0x0                   	// #0
  4194c0:	cbz	x0, 4194c8 <ferror@plt+0x17788>
  4194c4:	ldr	x1, [x28, #32]
  4194c8:	str	x1, [x20, #3648]
  4194cc:	ldr	w1, [x21, #100]
  4194d0:	add	x19, x19, #0x50
  4194d4:	ldr	x0, [x21, #112]
  4194d8:	umaddl	x2, w1, w27, x0
  4194dc:	cmp	x19, x2
  4194e0:	b.cc	419444 <ferror@plt+0x17704>  // b.lo, b.ul, b.last
  4194e4:	nop
  4194e8:	ldp	x25, x26, [sp, #64]
  4194ec:	str	x21, [x20, #3616]
  4194f0:	ldp	x27, x28, [sp, #80]
  4194f4:	ldr	x4, [x20, #3632]
  4194f8:	cbz	x4, 419618 <ferror@plt+0x178d8>
  4194fc:	ldr	x1, [x20, #3640]
  419500:	cbz	x1, 419618 <ferror@plt+0x178d8>
  419504:	ldr	x6, [x20, #3624]
  419508:	add	x6, x4, x6, lsl #5
  41950c:	cmp	x4, x6
  419510:	b.cs	419618 <ferror@plt+0x178d8>  // b.hs, b.nlast
  419514:	mov	x0, #0x0                   	// #0
  419518:	ldr	x3, [x20, #3648]
  41951c:	b	41952c <ferror@plt+0x177ec>
  419520:	add	x4, x4, #0x20
  419524:	cmp	x4, x6
  419528:	b.cs	4195e8 <ferror@plt+0x178a8>  // b.hs, b.nlast
  41952c:	ldr	x5, [x4]
  419530:	cmp	x5, x24
  419534:	b.ne	419520 <ferror@plt+0x177e0>  // b.any
  419538:	ldr	x5, [x4, #16]
  41953c:	cmp	x5, x3
  419540:	b.cs	419520 <ferror@plt+0x177e0>  // b.hs, b.nlast
  419544:	ldrb	w2, [x1, x5]
  419548:	add	x5, x1, x5
  41954c:	cbz	w2, 419520 <ferror@plt+0x177e0>
  419550:	cmp	w2, #0x24
  419554:	b.eq	419604 <ferror@plt+0x178c4>  // b.none
  419558:	ldrb	w7, [x4, #24]
  41955c:	and	w2, w7, #0xf
  419560:	cmp	w2, #0x2
  419564:	cbz	w23, 4195a8 <ferror@plt+0x17868>
  419568:	b.eq	419520 <ferror@plt+0x177e0>  // b.none
  41956c:	cmp	w2, #0x4
  419570:	b.eq	4195c8 <ferror@plt+0x17888>  // b.none
  419574:	cmp	w2, #0x1
  419578:	b.eq	4195c8 <ferror@plt+0x17888>  // b.none
  41957c:	cmp	wzr, w7, lsr #4
  419580:	lsr	w7, w7, #4
  419584:	b.eq	419630 <ferror@plt+0x178f0>  // b.none
  419588:	cmp	w7, #0x1
  41958c:	b.ne	419520 <ferror@plt+0x177e0>  // b.any
  419590:	cbz	x0, 41963c <ferror@plt+0x178fc>
  419594:	ldrb	w2, [x0, #24]
  419598:	and	w2, w2, #0xf
  41959c:	cmp	w2, #0x1
  4195a0:	csel	x0, x0, x4, eq  // eq = none
  4195a4:	b	419520 <ferror@plt+0x177e0>
  4195a8:	b.ne	419520 <ferror@plt+0x177e0>  // b.any
  4195ac:	mov	x0, x4
  4195b0:	str	x5, [x22]
  4195b4:	ldp	x19, x20, [sp, #16]
  4195b8:	ldp	x21, x22, [sp, #32]
  4195bc:	ldp	x23, x24, [sp, #48]
  4195c0:	ldp	x29, x30, [sp], #112
  4195c4:	ret
  4195c8:	ldr	x2, [x4, #8]
  4195cc:	mov	x0, x4
  4195d0:	cmp	x2, #0x0
  4195d4:	csel	x4, x4, x6, eq  // eq = none
  4195d8:	add	x4, x4, #0x20
  4195dc:	cmp	x4, x6
  4195e0:	b.cc	41952c <ferror@plt+0x177ec>  // b.lo, b.ul, b.last
  4195e4:	nop
  4195e8:	cbz	x0, 4195b4 <ferror@plt+0x17874>
  4195ec:	ldr	x5, [x0, #16]
  4195f0:	mov	x4, x0
  4195f4:	add	x5, x1, x5
  4195f8:	b	4195ac <ferror@plt+0x1786c>
  4195fc:	bl	411f68 <ferror@plt+0x10228>
  419600:	b	419468 <ferror@plt+0x17728>
  419604:	ldrb	w2, [x5, #1]
  419608:	cbz	w2, 419558 <ferror@plt+0x17818>
  41960c:	ldrb	w2, [x5, #2]
  419610:	cbnz	w2, 419558 <ferror@plt+0x17818>
  419614:	b	419520 <ferror@plt+0x177e0>
  419618:	mov	x0, #0x0                   	// #0
  41961c:	ldp	x19, x20, [sp, #16]
  419620:	ldp	x21, x22, [sp, #32]
  419624:	ldp	x23, x24, [sp, #48]
  419628:	ldp	x29, x30, [sp], #112
  41962c:	ret
  419630:	cmp	x0, #0x0
  419634:	csel	x0, x0, x4, ne  // ne = any
  419638:	b	419520 <ferror@plt+0x177e0>
  41963c:	mov	x0, x4
  419640:	b	419520 <ferror@plt+0x177e0>
  419644:	nop
  419648:	stp	x29, x30, [sp, #-160]!
  41964c:	mov	x29, sp
  419650:	stp	x21, x22, [sp, #32]
  419654:	ldr	x21, [x0, #32]
  419658:	stp	x19, x20, [sp, #16]
  41965c:	mov	x19, x0
  419660:	mov	x20, x1
  419664:	cbz	x21, 41997c <ferror@plt+0x17c3c>
  419668:	ldr	w0, [x0, #4]
  41966c:	cmp	w0, #0x8
  419670:	b.eq	41997c <ferror@plt+0x17c3c>  // b.none
  419674:	stp	x23, x24, [sp, #48]
  419678:	mov	w22, w2
  41967c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419680:	ldr	x23, [x19, #24]
  419684:	add	x1, x1, #0x2f8
  419688:	mov	w2, #0x5                   	// #5
  41968c:	mov	x0, #0x0                   	// #0
  419690:	bl	401c70 <dcgettext@plt>
  419694:	mov	x5, x0
  419698:	mov	x4, x21
  41969c:	mov	x2, x23
  4196a0:	add	x1, x20, #0x10
  4196a4:	add	x0, x20, #0x8
  4196a8:	mov	x3, #0x1                   	// #1
  4196ac:	bl	4103d0 <ferror@plt+0xe690>
  4196b0:	str	x0, [sp, #96]
  4196b4:	str	x0, [sp, #120]
  4196b8:	cbz	x0, 419a14 <ferror@plt+0x17cd4>
  4196bc:	mov	w2, #0x5                   	// #5
  4196c0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4196c4:	mov	x0, #0x0                   	// #0
  4196c8:	add	x1, x1, #0x310
  4196cc:	stp	x25, x26, [sp, #64]
  4196d0:	add	x23, x20, #0x80
  4196d4:	add	x25, x20, #0x88
  4196d8:	ldr	x24, [x19, #32]
  4196dc:	bl	401c70 <dcgettext@plt>
  4196e0:	mov	x2, x19
  4196e4:	mov	x21, x0
  4196e8:	mov	x1, x25
  4196ec:	mov	x0, x23
  4196f0:	bl	404c18 <ferror@plt+0x2ed8>
  4196f4:	mov	x1, x0
  4196f8:	mov	x0, x21
  4196fc:	bl	401cc0 <printf@plt>
  419700:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  419704:	ldr	w0, [x0, #744]
  419708:	cbz	w0, 41978c <ferror@plt+0x17a4c>
  41970c:	ldr	x0, [x19, #8]
  419710:	str	x24, [sp, #128]
  419714:	tbnz	w0, #11, 4199d8 <ferror@plt+0x17c98>
  419718:	cmp	x24, #0xc
  41971c:	b.ls	419784 <ferror@plt+0x17a44>  // b.plast
  419720:	ldr	x21, [sp, #120]
  419724:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419728:	add	x1, x1, #0xa0
  41972c:	mov	x0, x21
  419730:	bl	401ba0 <strcmp@plt>
  419734:	cbnz	w0, 419784 <ferror@plt+0x17a44>
  419738:	ldrb	w3, [x21, #5]
  41973c:	add	x6, x21, #0xc
  419740:	ldrb	w1, [x21, #4]
  419744:	sub	x0, x24, #0xc
  419748:	ldrb	w2, [x21, #6]
  41974c:	ldrb	w7, [x21, #7]
  419750:	add	x1, x3, x1, lsl #8
  419754:	ldrb	w5, [x21, #8]
  419758:	ldrb	w4, [x21, #9]
  41975c:	add	x1, x2, x1, lsl #8
  419760:	ldrb	w3, [x21, #10]
  419764:	ldrb	w2, [x21, #11]
  419768:	add	x1, x7, x1, lsl #8
  41976c:	stp	x6, x0, [sp, #120]
  419770:	add	x1, x5, x1, lsl #8
  419774:	add	x1, x4, x1, lsl #8
  419778:	add	x1, x3, x1, lsl #8
  41977c:	add	x1, x2, x1, lsl #8
  419780:	cbnz	x1, 419a28 <ferror@plt+0x17ce8>
  419784:	ldr	x0, [sp, #96]
  419788:	str	x0, [sp, #120]
  41978c:	cbnz	w22, 419958 <ferror@plt+0x17c18>
  419790:	ldr	w3, [x20, #100]
  419794:	mov	w5, #0x50                  	// #80
  419798:	ldr	x4, [x20, #112]
  41979c:	umaddl	x2, w3, w5, x4
  4197a0:	cmp	x4, x2
  4197a4:	b.cs	419810 <ferror@plt+0x17ad0>  // b.hs, b.nlast
  4197a8:	mov	x1, x4
  4197ac:	b	4197bc <ferror@plt+0x17a7c>
  4197b0:	add	x1, x1, #0x50
  4197b4:	cmp	x1, x2
  4197b8:	b.cs	419810 <ferror@plt+0x17ad0>  // b.hs, b.nlast
  4197bc:	ldr	w0, [x1, #4]
  4197c0:	cmp	w0, #0x4
  4197c4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4197c8:	b.ne	4197b0 <ferror@plt+0x17a70>  // b.any
  4197cc:	ldr	w0, [x1, #44]
  4197d0:	cmp	w0, w3
  4197d4:	b.cs	4197b0 <ferror@plt+0x17a70>  // b.hs, b.nlast
  4197d8:	umaddl	x0, w0, w5, x4
  4197dc:	cmp	x19, x0
  4197e0:	b.ne	4197b0 <ferror@plt+0x17a70>  // b.any
  4197e4:	ldr	x0, [x1, #32]
  4197e8:	cbz	x0, 4197b0 <ferror@plt+0x17a70>
  4197ec:	ldr	w0, [x1, #40]
  4197f0:	cmp	w0, w3
  4197f4:	b.cs	4197b0 <ferror@plt+0x17a70>  // b.hs, b.nlast
  4197f8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4197fc:	add	x1, x1, #0x330
  419800:	mov	w2, #0x5                   	// #5
  419804:	mov	x0, #0x0                   	// #0
  419808:	bl	401c70 <dcgettext@plt>
  41980c:	bl	401cc0 <printf@plt>
  419810:	ldr	x25, [x19, #16]
  419814:	ldr	x20, [sp, #120]
  419818:	cbz	x24, 419a1c <ferror@plt+0x17cdc>
  41981c:	adrp	x26, 456000 <warn@@Base+0x6640>
  419820:	adrp	x22, 45e000 <warn@@Base+0xe640>
  419824:	adrp	x21, 456000 <warn@@Base+0x6640>
  419828:	add	x26, x26, #0xce8
  41982c:	add	x22, x22, #0x360
  419830:	add	x21, x21, #0xcf8
  419834:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  419838:	stp	x27, x28, [sp, #80]
  41983c:	str	x0, [sp, #104]
  419840:	cmp	x24, #0x10
  419844:	mov	x23, #0x10                  	// #16
  419848:	csel	x23, x24, x23, ls  // ls = plast
  41984c:	mov	x1, x25
  419850:	mov	w19, w23
  419854:	mov	x0, x26
  419858:	mov	x28, #0x0                   	// #0
  41985c:	bl	401cc0 <printf@plt>
  419860:	b	419888 <ferror@plt+0x17b48>
  419864:	ldrb	w1, [x20, x28]
  419868:	mov	x0, x21
  41986c:	add	x28, x28, #0x1
  419870:	bl	401cc0 <printf@plt>
  419874:	and	w3, w27, #0x3
  419878:	cmp	w3, #0x3
  41987c:	b.eq	4198ac <ferror@plt+0x17b6c>  // b.none
  419880:	cmp	x28, #0x10
  419884:	b.eq	4198bc <ferror@plt+0x17b7c>  // b.none
  419888:	cmp	w19, w28
  41988c:	mov	w27, w28
  419890:	b.gt	419864 <ferror@plt+0x17b24>
  419894:	mov	x0, x22
  419898:	bl	401cc0 <printf@plt>
  41989c:	and	w3, w27, #0x3
  4198a0:	add	x28, x28, #0x1
  4198a4:	cmp	w3, #0x3
  4198a8:	b.ne	419880 <ferror@plt+0x17b40>  // b.any
  4198ac:	mov	w0, #0x20                  	// #32
  4198b0:	bl	401cf0 <putchar@plt>
  4198b4:	cmp	x28, #0x10
  4198b8:	b.ne	419888 <ferror@plt+0x17b48>  // b.any
  4198bc:	mov	x28, #0x0                   	// #0
  4198c0:	b	4198d8 <ferror@plt+0x17b98>
  4198c4:	mov	w0, w2
  4198c8:	add	x28, x28, #0x1
  4198cc:	bl	401cf0 <putchar@plt>
  4198d0:	cmp	w19, w28
  4198d4:	b.le	4198fc <ferror@plt+0x17bbc>
  4198d8:	ldrb	w2, [x20, x28]
  4198dc:	mov	w0, #0x2e                  	// #46
  4198e0:	sub	w3, w2, #0x20
  4198e4:	cmp	w3, #0x5e
  4198e8:	b.ls	4198c4 <ferror@plt+0x17b84>  // b.plast
  4198ec:	add	x28, x28, #0x1
  4198f0:	bl	401cf0 <putchar@plt>
  4198f4:	cmp	w19, w28
  4198f8:	b.gt	4198d8 <ferror@plt+0x17b98>
  4198fc:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  419900:	add	x0, x0, #0x488
  419904:	add	x20, x20, x23
  419908:	add	x25, x25, x23
  41990c:	ldr	x1, [x0]
  419910:	mov	w0, #0xa                   	// #10
  419914:	bl	401990 <putc@plt>
  419918:	subs	x24, x24, x23
  41991c:	b.ne	419840 <ferror@plt+0x17b00>  // b.any
  419920:	ldp	x27, x28, [sp, #80]
  419924:	ldr	x0, [sp, #96]
  419928:	bl	401bc0 <free@plt>
  41992c:	ldr	x0, [sp, #104]
  419930:	ldr	x1, [x0, #1160]
  419934:	mov	w0, #0xa                   	// #10
  419938:	bl	401990 <putc@plt>
  41993c:	mov	w0, #0x1                   	// #1
  419940:	ldp	x23, x24, [sp, #48]
  419944:	ldp	x25, x26, [sp, #64]
  419948:	ldp	x19, x20, [sp, #16]
  41994c:	ldp	x21, x22, [sp, #32]
  419950:	ldp	x29, x30, [sp], #160
  419954:	ret
  419958:	ldr	x2, [sp, #120]
  41995c:	mov	x0, x20
  419960:	mov	x3, x24
  419964:	mov	x1, x19
  419968:	mov	x5, #0x0                   	// #0
  41996c:	mov	x4, #0x0                   	// #0
  419970:	bl	4123a8 <ferror@plt+0x10668>
  419974:	cbnz	w0, 419810 <ferror@plt+0x17ad0>
  419978:	b	419940 <ferror@plt+0x17c00>
  41997c:	mov	w2, #0x5                   	// #5
  419980:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419984:	mov	x0, #0x0                   	// #0
  419988:	add	x1, x1, #0x2d0
  41998c:	bl	401c70 <dcgettext@plt>
  419990:	mov	x21, x0
  419994:	mov	x2, x19
  419998:	add	x1, x20, #0x88
  41999c:	add	x0, x20, #0x80
  4199a0:	bl	404c18 <ferror@plt+0x2ed8>
  4199a4:	mov	x1, x0
  4199a8:	mov	x0, x21
  4199ac:	bl	401cc0 <printf@plt>
  4199b0:	ldr	x1, [x19, #32]
  4199b4:	mov	w0, #0x1                   	// #1
  4199b8:	cbz	x1, 419948 <ferror@plt+0x17c08>
  4199bc:	ldr	w0, [x19, #4]
  4199c0:	ldp	x19, x20, [sp, #16]
  4199c4:	cmp	w0, #0x8
  4199c8:	cset	w0, eq  // eq = none
  4199cc:	ldp	x21, x22, [sp, #32]
  4199d0:	ldp	x29, x30, [sp], #160
  4199d4:	ret
  4199d8:	ldr	x1, [sp, #120]
  4199dc:	mov	x2, x24
  4199e0:	add	x0, sp, #0x88
  4199e4:	bl	402f90 <ferror@plt+0x1250>
  4199e8:	ldr	w1, [sp, #136]
  4199ec:	cmp	w1, #0x1
  4199f0:	b.ne	419a44 <ferror@plt+0x17d04>  // b.any
  4199f4:	ldp	x2, x1, [sp, #120]
  4199f8:	mov	w0, w0
  4199fc:	add	x2, x2, x0
  419a00:	sub	x0, x1, x0
  419a04:	ldr	x1, [sp, #144]
  419a08:	stp	x2, x0, [sp, #120]
  419a0c:	cbz	x1, 419784 <ferror@plt+0x17a44>
  419a10:	b	419a28 <ferror@plt+0x17ce8>
  419a14:	ldp	x23, x24, [sp, #48]
  419a18:	b	4199b0 <ferror@plt+0x17c70>
  419a1c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  419a20:	str	x0, [sp, #104]
  419a24:	b	419924 <ferror@plt+0x17be4>
  419a28:	add	x2, sp, #0x80
  419a2c:	add	x0, sp, #0x78
  419a30:	bl	403ee0 <ferror@plt+0x21a0>
  419a34:	cbz	w0, 419a8c <ferror@plt+0x17d4c>
  419a38:	ldr	x24, [sp, #128]
  419a3c:	cbz	w22, 419790 <ferror@plt+0x17a50>
  419a40:	b	419958 <ferror@plt+0x17c18>
  419a44:	mov	w2, #0x5                   	// #5
  419a48:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419a4c:	mov	x0, #0x0                   	// #0
  419a50:	add	x1, x1, #0x70
  419a54:	bl	401c70 <dcgettext@plt>
  419a58:	mov	x20, x0
  419a5c:	mov	x2, x19
  419a60:	mov	x1, x25
  419a64:	mov	x0, x23
  419a68:	bl	404c18 <ferror@plt+0x2ed8>
  419a6c:	ldr	w2, [sp, #136]
  419a70:	mov	x1, x0
  419a74:	mov	x0, x20
  419a78:	bl	44f9c0 <warn@@Base>
  419a7c:	mov	w0, #0x0                   	// #0
  419a80:	ldp	x23, x24, [sp, #48]
  419a84:	ldp	x25, x26, [sp, #64]
  419a88:	b	419948 <ferror@plt+0x17c08>
  419a8c:	mov	w2, #0x5                   	// #5
  419a90:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419a94:	mov	x0, #0x0                   	// #0
  419a98:	add	x1, x1, #0xa8
  419a9c:	bl	401c70 <dcgettext@plt>
  419aa0:	mov	x2, x19
  419aa4:	mov	x1, x25
  419aa8:	mov	x19, x0
  419aac:	mov	x0, x23
  419ab0:	bl	404c18 <ferror@plt+0x2ed8>
  419ab4:	mov	x1, x0
  419ab8:	mov	x0, x19
  419abc:	bl	44f3e8 <error@@Base>
  419ac0:	b	419a7c <ferror@plt+0x17d3c>
  419ac4:	nop
  419ac8:	stp	x29, x30, [sp, #-400]!
  419acc:	mov	x29, sp
  419ad0:	stp	x25, x26, [sp, #64]
  419ad4:	adrp	x26, 4ac000 <warn@@Base+0x5c640>
  419ad8:	add	x26, x26, #0x4a0
  419adc:	stp	x21, x22, [sp, #32]
  419ae0:	adrp	x25, 456000 <warn@@Base+0x6640>
  419ae4:	add	x25, x25, #0xd78
  419ae8:	ldr	x22, [x26, #3360]
  419aec:	stp	x19, x20, [sp, #16]
  419af0:	ldr	w20, [x0, #100]
  419af4:	stp	x23, x24, [sp, #48]
  419af8:	mov	x19, x0
  419afc:	cbz	x22, 419bb8 <ferror@plt+0x17e78>
  419b00:	adrp	x24, 456000 <warn@@Base+0x6640>
  419b04:	mov	w23, #0x0                   	// #0
  419b08:	add	x24, x24, #0xd68
  419b0c:	mov	w21, #0x0                   	// #0
  419b10:	cbz	w20, 41a0b0 <ferror@plt+0x18370>
  419b14:	stp	x27, x28, [sp, #80]
  419b18:	b	419b2c <ferror@plt+0x17dec>
  419b1c:	ldr	w20, [x19, #100]
  419b20:	cmp	w20, w27
  419b24:	b.ls	419ba8 <ferror@plt+0x17e68>  // b.plast
  419b28:	mov	w21, w27
  419b2c:	mov	w0, #0x50                  	// #80
  419b30:	mov	w20, w21
  419b34:	ldr	x2, [x19, #112]
  419b38:	umull	x1, w21, w0
  419b3c:	cmn	x2, x1
  419b40:	b.eq	419c8c <ferror@plt+0x17f4c>  // b.none
  419b44:	ldr	x0, [x19, #128]
  419b48:	cbz	x0, 419c7c <ferror@plt+0x17f3c>
  419b4c:	ldr	x3, [x19, #136]
  419b50:	ldr	w1, [x2, x1]
  419b54:	add	x0, x0, x1
  419b58:	cmp	x1, x3
  419b5c:	b.cs	419c68 <ferror@plt+0x17f28>  // b.hs, b.nlast
  419b60:	ldr	x1, [x22]
  419b64:	add	w27, w21, #0x1
  419b68:	bl	401ba0 <strcmp@plt>
  419b6c:	cbnz	w0, 419b1c <ferror@plt+0x17ddc>
  419b70:	ldr	w23, [x19, #152]
  419b74:	ldrb	w28, [x22, #8]
  419b78:	cmp	w23, w21
  419b7c:	b.ls	41a00c <ferror@plt+0x182cc>  // b.plast
  419b80:	ldr	x21, [x19, #144]
  419b84:	mov	w23, #0x1                   	// #1
  419b88:	cbz	x21, 419b1c <ferror@plt+0x17ddc>
  419b8c:	ldrb	w0, [x21, x20]
  419b90:	mov	w23, #0x1                   	// #1
  419b94:	orr	w28, w28, w0
  419b98:	strb	w28, [x21, x20]
  419b9c:	ldr	w20, [x19, #100]
  419ba0:	cmp	w20, w27
  419ba4:	b.hi	419b28 <ferror@plt+0x17de8>  // b.pmore
  419ba8:	ldp	x27, x28, [sp, #80]
  419bac:	cbz	w23, 41a0b0 <ferror@plt+0x18370>
  419bb0:	ldr	x22, [x22, #16]
  419bb4:	cbnz	x22, 419b00 <ferror@plt+0x17dc0>
  419bb8:	ldr	w0, [x19, #152]
  419bbc:	mov	w24, #0x1                   	// #1
  419bc0:	ldr	x21, [x19, #112]
  419bc4:	cbz	w20, 419c24 <ferror@plt+0x17ee4>
  419bc8:	adrp	x1, 493000 <warn@@Base+0x43640>
  419bcc:	mov	w24, #0x1                   	// #1
  419bd0:	add	x1, x1, #0x7c0
  419bd4:	mov	w20, #0x0                   	// #0
  419bd8:	stp	x27, x28, [sp, #80]
  419bdc:	str	x1, [sp, #96]
  419be0:	cmp	w0, w20
  419be4:	b.ls	41a9c4 <ferror@plt+0x18c84>  // b.plast
  419be8:	ldr	x2, [x19, #144]
  419bec:	ldrb	w23, [x2, w20, uxtw]
  419bf0:	tbnz	w23, #0, 419ca4 <ferror@plt+0x17f64>
  419bf4:	tbnz	w23, #4, 419cc0 <ferror@plt+0x17f80>
  419bf8:	and	w25, w23, #0x4
  419bfc:	tbnz	w23, #3, 419ce0 <ferror@plt+0x17fa0>
  419c00:	cbnz	w25, 41a0d4 <ferror@plt+0x18394>
  419c04:	tbnz	w23, #5, 41a318 <ferror@plt+0x185d8>
  419c08:	ldr	w1, [x19, #100]
  419c0c:	add	w20, w20, #0x1
  419c10:	ldr	w0, [x19, #152]
  419c14:	add	x21, x21, #0x50
  419c18:	cmp	w20, w1
  419c1c:	b.cc	419be0 <ferror@plt+0x17ea0>  // b.lo, b.ul, b.last
  419c20:	ldp	x27, x28, [sp, #80]
  419c24:	cmp	w20, w0
  419c28:	b.cs	419c4c <ferror@plt+0x17f0c>  // b.hs, b.nlast
  419c2c:	ldr	x2, [x19, #144]
  419c30:	adrp	x21, 45c000 <warn@@Base+0xc640>
  419c34:	add	x21, x21, #0x610
  419c38:	ldrb	w1, [x2, w20, uxtw]
  419c3c:	cbnz	w1, 41a698 <ferror@plt+0x18958>
  419c40:	add	w20, w20, #0x1
  419c44:	cmp	w20, w0
  419c48:	b.cc	419c38 <ferror@plt+0x17ef8>  // b.lo, b.ul, b.last
  419c4c:	mov	w0, w24
  419c50:	ldp	x19, x20, [sp, #16]
  419c54:	ldp	x21, x22, [sp, #32]
  419c58:	ldp	x23, x24, [sp, #48]
  419c5c:	ldp	x25, x26, [sp, #64]
  419c60:	ldp	x29, x30, [sp], #400
  419c64:	ret
  419c68:	mov	x1, x25
  419c6c:	mov	w2, #0x5                   	// #5
  419c70:	mov	x0, #0x0                   	// #0
  419c74:	bl	401c70 <dcgettext@plt>
  419c78:	b	419b60 <ferror@plt+0x17e20>
  419c7c:	mov	x1, x24
  419c80:	mov	w2, #0x5                   	// #5
  419c84:	bl	401c70 <dcgettext@plt>
  419c88:	b	419b60 <ferror@plt+0x17e20>
  419c8c:	adrp	x1, 456000 <warn@@Base+0x6640>
  419c90:	mov	w2, #0x5                   	// #5
  419c94:	add	x1, x1, #0xd60
  419c98:	mov	x0, #0x0                   	// #0
  419c9c:	bl	401c70 <dcgettext@plt>
  419ca0:	b	419b60 <ferror@plt+0x17e20>
  419ca4:	mov	x1, x19
  419ca8:	mov	x0, x21
  419cac:	mov	w2, #0x0                   	// #0
  419cb0:	bl	419648 <ferror@plt+0x17908>
  419cb4:	cmp	w0, #0x0
  419cb8:	csel	w24, w24, wzr, ne  // ne = any
  419cbc:	tbz	w23, #4, 419bf8 <ferror@plt+0x17eb8>
  419cc0:	mov	x1, x19
  419cc4:	mov	x0, x21
  419cc8:	mov	w2, #0x1                   	// #1
  419ccc:	bl	419648 <ferror@plt+0x17908>
  419cd0:	cmp	w0, #0x0
  419cd4:	and	w25, w23, #0x4
  419cd8:	csel	w24, w24, wzr, ne  // ne = any
  419cdc:	tbz	w23, #3, 419c00 <ferror@plt+0x17ec0>
  419ce0:	ldr	x22, [x21, #32]
  419ce4:	cbz	x22, 41a6cc <ferror@plt+0x1898c>
  419ce8:	ldr	w0, [x21, #4]
  419cec:	cmp	w0, #0x8
  419cf0:	b.eq	41a6cc <ferror@plt+0x1898c>  // b.none
  419cf4:	ldr	x27, [x21, #24]
  419cf8:	mov	w2, #0x5                   	// #5
  419cfc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419d00:	mov	x0, #0x0                   	// #0
  419d04:	add	x1, x1, #0x2f8
  419d08:	bl	401c70 <dcgettext@plt>
  419d0c:	mov	x2, x27
  419d10:	mov	x5, x0
  419d14:	mov	x4, x22
  419d18:	add	x1, x19, #0x10
  419d1c:	add	x0, x19, #0x8
  419d20:	mov	x3, #0x1                   	// #1
  419d24:	bl	4103d0 <ferror@plt+0xe690>
  419d28:	str	x0, [sp, #272]
  419d2c:	mov	x27, x0
  419d30:	cbz	x0, 41a700 <ferror@plt+0x189c0>
  419d34:	mov	w2, #0x5                   	// #5
  419d38:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419d3c:	mov	x0, #0x0                   	// #0
  419d40:	add	x1, x1, #0x3d8
  419d44:	ldr	x22, [x21, #32]
  419d48:	bl	401c70 <dcgettext@plt>
  419d4c:	mov	x3, x0
  419d50:	add	x1, x19, #0x80
  419d54:	add	x28, x19, #0x88
  419d58:	mov	x2, x21
  419d5c:	mov	x0, x1
  419d60:	stp	x3, x1, [sp, #104]
  419d64:	mov	x1, x28
  419d68:	bl	404c18 <ferror@plt+0x2ed8>
  419d6c:	mov	x1, x0
  419d70:	ldr	x3, [sp, #104]
  419d74:	mov	x0, x3
  419d78:	bl	401cc0 <printf@plt>
  419d7c:	ldr	w0, [x26, #3656]
  419d80:	cbz	w0, 419d9c <ferror@plt+0x1805c>
  419d84:	str	x22, [sp, #304]
  419d88:	ldr	x0, [x21, #8]
  419d8c:	tbnz	w0, #11, 41aa84 <ferror@plt+0x18d44>
  419d90:	cmp	x22, #0xc
  419d94:	b.hi	41a8d4 <ferror@plt+0x18b94>  // b.pmore
  419d98:	str	x27, [sp, #272]
  419d9c:	ldr	w2, [x19, #100]
  419da0:	mov	w4, #0x50                  	// #80
  419da4:	ldr	x3, [x19, #112]
  419da8:	umaddl	x5, w2, w4, x3
  419dac:	cmp	x3, x5
  419db0:	b.cs	419e1c <ferror@plt+0x180dc>  // b.hs, b.nlast
  419db4:	mov	x0, x3
  419db8:	b	419dc8 <ferror@plt+0x18088>
  419dbc:	add	x0, x0, #0x50
  419dc0:	cmp	x0, x5
  419dc4:	b.cs	419e1c <ferror@plt+0x180dc>  // b.hs, b.nlast
  419dc8:	ldr	w1, [x0, #4]
  419dcc:	cmp	w1, #0x4
  419dd0:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  419dd4:	b.ne	419dbc <ferror@plt+0x1807c>  // b.any
  419dd8:	ldr	w1, [x0, #44]
  419ddc:	cmp	w1, w2
  419de0:	b.cs	419dbc <ferror@plt+0x1807c>  // b.hs, b.nlast
  419de4:	umaddl	x1, w1, w4, x3
  419de8:	cmp	x21, x1
  419dec:	b.ne	419dbc <ferror@plt+0x1807c>  // b.any
  419df0:	ldr	x1, [x0, #32]
  419df4:	cbz	x1, 419dbc <ferror@plt+0x1807c>
  419df8:	ldr	w1, [x0, #40]
  419dfc:	cmp	w1, w2
  419e00:	b.cs	419dbc <ferror@plt+0x1807c>  // b.hs, b.nlast
  419e04:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419e08:	add	x1, x1, #0x3f8
  419e0c:	mov	w2, #0x5                   	// #5
  419e10:	mov	x0, #0x0                   	// #0
  419e14:	bl	401c70 <dcgettext@plt>
  419e18:	bl	401cc0 <printf@plt>
  419e1c:	ldr	x28, [sp, #272]
  419e20:	adrp	x0, 45c000 <warn@@Base+0xc640>
  419e24:	mov	w1, #0x0                   	// #0
  419e28:	add	x0, x0, #0x458
  419e2c:	add	x22, x28, x22
  419e30:	str	x0, [sp, #104]
  419e34:	nop
  419e38:	cmp	x22, x28
  419e3c:	b.hi	419e50 <ferror@plt+0x18110>  // b.pmore
  419e40:	b	419e68 <ferror@plt+0x18128>
  419e44:	add	x28, x28, #0x1
  419e48:	cmp	x22, x28
  419e4c:	b.eq	41a0a8 <ferror@plt+0x18368>  // b.none
  419e50:	ldrb	w0, [x28]
  419e54:	ldr	x2, [sp, #96]
  419e58:	ldrh	w0, [x2, x0, lsl #1]
  419e5c:	tbz	w0, #4, 419e44 <ferror@plt+0x18104>
  419e60:	cmp	x22, x28
  419e64:	b.hi	41a04c <ferror@plt+0x1830c>  // b.pmore
  419e68:	cbz	w1, 41a7fc <ferror@plt+0x18abc>
  419e6c:	mov	x0, x27
  419e70:	bl	401bc0 <free@plt>
  419e74:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  419e78:	ldr	x1, [x0, #1160]
  419e7c:	mov	w0, #0xa                   	// #10
  419e80:	bl	401990 <putc@plt>
  419e84:	cbnz	w25, 41a0d8 <ferror@plt+0x18398>
  419e88:	tbz	w23, #5, 419c08 <ferror@plt+0x17ec8>
  419e8c:	add	x1, sp, #0x150
  419e90:	adrp	x0, 476000 <warn@@Base+0x26640>
  419e94:	add	x0, x0, #0xb70
  419e98:	str	x1, [sp, #128]
  419e9c:	add	x0, x0, #0xc58
  419ea0:	add	x1, x19, #0x80
  419ea4:	str	x1, [sp, #144]
  419ea8:	add	x1, x19, #0x88
  419eac:	str	x1, [sp, #112]
  419eb0:	ldp	x2, x3, [x0]
  419eb4:	stp	x2, x3, [sp, #336]
  419eb8:	ldp	x2, x3, [x0, #16]
  419ebc:	stp	x2, x3, [sp, #352]
  419ec0:	ldp	x2, x3, [x0, #32]
  419ec4:	stp	x2, x3, [sp, #368]
  419ec8:	ldp	x0, x1, [x0, #48]
  419ecc:	stp	x0, x1, [sp, #384]
  419ed0:	ldr	x0, [x19, #128]
  419ed4:	cbz	x0, 41a9e4 <ferror@plt+0x18ca4>
  419ed8:	ldr	x2, [x19, #136]
  419edc:	ldr	w1, [x21]
  419ee0:	add	x0, x0, x1
  419ee4:	cmp	x1, x2
  419ee8:	b.cs	41a7c8 <ferror@plt+0x18a88>  // b.hs, b.nlast
  419eec:	ldr	x22, [x21, #32]
  419ef0:	str	x22, [sp, #224]
  419ef4:	str	x0, [sp, #208]
  419ef8:	ldr	x0, [x21, #56]
  419efc:	str	x0, [sp, #232]
  419f00:	cbz	x22, 41a390 <ferror@plt+0x18650>
  419f04:	ldr	w0, [x21, #4]
  419f08:	cmp	w0, #0x8
  419f0c:	b.eq	41a390 <ferror@plt+0x18650>  // b.none
  419f10:	ldr	x23, [x21, #24]
  419f14:	mov	w2, #0x5                   	// #5
  419f18:	adrp	x1, 45c000 <warn@@Base+0xc640>
  419f1c:	mov	x0, #0x0                   	// #0
  419f20:	add	x1, x1, #0x2f8
  419f24:	bl	401c70 <dcgettext@plt>
  419f28:	mov	x4, x22
  419f2c:	mov	x5, x0
  419f30:	mov	x2, x23
  419f34:	add	x1, x19, #0x10
  419f38:	add	x0, x19, #0x8
  419f3c:	mov	x3, #0x1                   	// #1
  419f40:	bl	4103d0 <ferror@plt+0xe690>
  419f44:	str	x0, [sp, #136]
  419f48:	ldr	x22, [x26, #3672]
  419f4c:	ldr	x0, [sp, #136]
  419f50:	str	x0, [sp, #216]
  419f54:	cbz	x22, 41a3d8 <ferror@plt+0x18698>
  419f58:	ldr	x0, [x26, #3680]
  419f5c:	cbz	x0, 41aa70 <ferror@plt+0x18d30>
  419f60:	ldrb	w0, [x22]
  419f64:	cbz	w0, 41a4cc <ferror@plt+0x1878c>
  419f68:	ldr	x0, [x19, #112]
  419f6c:	cbz	x0, 41aa3c <ferror@plt+0x18cfc>
  419f70:	mov	x1, x22
  419f74:	mov	x0, x19
  419f78:	bl	406540 <ferror@plt+0x4800>
  419f7c:	mov	x25, x0
  419f80:	cbz	x0, 41aa3c <ferror@plt+0x18cfc>
  419f84:	ldp	x22, x23, [x25, #24]
  419f88:	mov	w2, #0x5                   	// #5
  419f8c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  419f90:	mov	x0, #0x0                   	// #0
  419f94:	add	x1, x1, #0xb10
  419f98:	bl	401c70 <dcgettext@plt>
  419f9c:	add	x1, x19, #0x10
  419fa0:	mov	x5, x0
  419fa4:	mov	x3, #0x1                   	// #1
  419fa8:	add	x0, x19, #0x8
  419fac:	mov	x4, x23
  419fb0:	mov	x2, x22
  419fb4:	bl	4103d0 <ferror@plt+0xe690>
  419fb8:	str	x0, [sp, #176]
  419fbc:	cbz	x0, 41ab30 <ferror@plt+0x18df0>
  419fc0:	ldr	x0, [x19, #128]
  419fc4:	cbz	x0, 41aca4 <ferror@plt+0x18f64>
  419fc8:	ldr	x2, [x19, #136]
  419fcc:	ldr	w1, [x25]
  419fd0:	add	x0, x0, x1
  419fd4:	cmp	x1, x2
  419fd8:	b.cs	41ab44 <ferror@plt+0x18e04>  // b.hs, b.nlast
  419fdc:	ldr	x2, [x25, #32]
  419fe0:	add	x23, sp, #0xf0
  419fe4:	ldr	x1, [x25, #56]
  419fe8:	str	x0, [sp, #240]
  419fec:	ldr	x25, [x26, #3680]
  419ff0:	stp	x2, x1, [sp, #256]
  419ff4:	ldr	x0, [sp, #176]
  419ff8:	str	x0, [sp, #248]
  419ffc:	str	xzr, [sp, #168]
  41a000:	cbz	x25, 41a4d8 <ferror@plt+0x18798>
  41a004:	ldr	x22, [x26, #3672]
  41a008:	b	41a400 <ferror@plt+0x186c0>
  41a00c:	mov	w0, w27
  41a010:	mov	x1, #0x1                   	// #1
  41a014:	bl	401aa0 <calloc@plt>
  41a018:	mov	x21, x0
  41a01c:	cbz	x0, 41ad08 <ferror@plt+0x18fc8>
  41a020:	ldr	x1, [x19, #144]
  41a024:	cbz	x1, 41a040 <ferror@plt+0x18300>
  41a028:	mov	w2, w23
  41a02c:	str	x1, [sp, #96]
  41a030:	bl	4018d0 <memcpy@plt>
  41a034:	ldr	x1, [sp, #96]
  41a038:	mov	x0, x1
  41a03c:	bl	401bc0 <free@plt>
  41a040:	str	x21, [x19, #144]
  41a044:	str	w27, [x19, #152]
  41a048:	b	419b8c <ferror@plt+0x17e4c>
  41a04c:	ldr	x0, [sp, #104]
  41a050:	sub	x2, x22, x28
  41a054:	ldr	x1, [sp, #272]
  41a058:	str	x2, [sp, #112]
  41a05c:	sub	x1, x28, x1
  41a060:	bl	401cc0 <printf@plt>
  41a064:	ldr	x2, [sp, #112]
  41a068:	cbz	x2, 41a718 <ferror@plt+0x189d8>
  41a06c:	mov	x1, x28
  41a070:	mov	w0, w2
  41a074:	bl	404800 <ferror@plt+0x2ac0>
  41a078:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41a07c:	add	x0, x0, #0x488
  41a080:	ldr	x1, [x0]
  41a084:	mov	w0, #0xa                   	// #10
  41a088:	bl	401990 <putc@plt>
  41a08c:	ldr	x2, [sp, #112]
  41a090:	mov	x0, x28
  41a094:	mov	x1, x2
  41a098:	bl	401940 <strnlen@plt>
  41a09c:	add	x28, x28, x0
  41a0a0:	mov	w1, #0x1                   	// #1
  41a0a4:	b	419e38 <ferror@plt+0x180f8>
  41a0a8:	mov	x28, x22
  41a0ac:	b	419e38 <ferror@plt+0x180f8>
  41a0b0:	mov	w2, #0x5                   	// #5
  41a0b4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a0b8:	mov	x0, #0x0                   	// #0
  41a0bc:	add	x1, x1, #0x3a0
  41a0c0:	bl	401c70 <dcgettext@plt>
  41a0c4:	ldr	x1, [x22]
  41a0c8:	bl	44f9c0 <warn@@Base>
  41a0cc:	ldr	w20, [x19, #100]
  41a0d0:	b	419bb0 <ferror@plt+0x17e70>
  41a0d4:	cbz	x21, 41a8b8 <ferror@plt+0x18b78>
  41a0d8:	ldr	x22, [x19, #128]
  41a0dc:	cbz	x22, 41a9f8 <ferror@plt+0x18cb8>
  41a0e0:	ldr	x1, [x19, #136]
  41a0e4:	ldr	w0, [x21]
  41a0e8:	add	x22, x22, x0
  41a0ec:	cmp	x0, x1
  41a0f0:	b.cs	41a7e0 <ferror@plt+0x18aa0>  // b.hs, b.nlast
  41a0f4:	add	x1, x19, #0x88
  41a0f8:	add	x0, x19, #0x80
  41a0fc:	mov	x2, x21
  41a100:	str	x1, [sp, #112]
  41a104:	str	x0, [sp, #144]
  41a108:	bl	404c18 <ferror@plt+0x2ed8>
  41a10c:	ldr	x1, [x21, #32]
  41a110:	str	x0, [sp, #128]
  41a114:	cbz	x1, 41a824 <ferror@plt+0x18ae4>
  41a118:	ldr	w0, [x21, #4]
  41a11c:	cmp	w0, #0x8
  41a120:	b.eq	41ab08 <ferror@plt+0x18dc8>  // b.none
  41a124:	mov	x0, x22
  41a128:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a12c:	mov	x2, #0x11                  	// #17
  41a130:	add	x1, x1, #0x500
  41a134:	bl	401a50 <strncmp@plt>
  41a138:	cmp	w0, #0x0
  41a13c:	adrp	x1, 4ab000 <warn@@Base+0x5b640>
  41a140:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41a144:	add	x1, x1, #0x198
  41a148:	add	x0, x0, #0x390
  41a14c:	csel	x22, x0, x22, eq  // eq = none
  41a150:	mov	x25, x1
  41a154:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41a158:	mov	w28, #0x1                   	// #1
  41a15c:	add	x0, x0, #0x518
  41a160:	mov	w27, #0x0                   	// #0
  41a164:	str	x0, [sp, #104]
  41a168:	str	x1, [sp, #120]
  41a16c:	b	41a194 <ferror@plt+0x18454>
  41a170:	ldr	x0, [x25, #8]
  41a174:	mov	x1, x22
  41a178:	bl	401ba0 <strcmp@plt>
  41a17c:	cbz	w0, 41a1d0 <ferror@plt+0x18490>
  41a180:	cmp	w28, #0x2b
  41a184:	b.eq	41aa14 <ferror@plt+0x18cd4>  // b.none
  41a188:	add	w27, w27, #0x1
  41a18c:	add	x25, x25, #0x70
  41a190:	add	w28, w28, #0x1
  41a194:	ldr	x0, [x25]
  41a198:	mov	x1, x22
  41a19c:	bl	401ba0 <strcmp@plt>
  41a1a0:	cbz	w0, 41a1d0 <ferror@plt+0x18490>
  41a1a4:	cmp	w27, #0x4
  41a1a8:	b.ne	41a170 <ferror@plt+0x18430>  // b.any
  41a1ac:	ldr	x1, [sp, #104]
  41a1b0:	mov	x0, x22
  41a1b4:	mov	x2, #0xc                   	// #12
  41a1b8:	bl	401a50 <strncmp@plt>
  41a1bc:	cbz	w0, 41a1d0 <ferror@plt+0x18490>
  41a1c0:	ldr	x0, [x25, #8]
  41a1c4:	mov	x1, x22
  41a1c8:	bl	401ba0 <strcmp@plt>
  41a1cc:	cbnz	w0, 41a188 <ferror@plt+0x18448>
  41a1d0:	ldr	x28, [x19, #112]
  41a1d4:	cbz	x28, 41a73c <ferror@plt+0x189fc>
  41a1d8:	mov	x1, x22
  41a1dc:	mov	x0, x19
  41a1e0:	bl	406540 <ferror@plt+0x4800>
  41a1e4:	mov	x28, x0
  41a1e8:	cmp	x0, x21
  41a1ec:	b.ne	41a73c <ferror@plt+0x189fc>  // b.any
  41a1f0:	mov	x28, x21
  41a1f4:	mov	w0, w27
  41a1f8:	str	x0, [sp, #104]
  41a1fc:	cmp	w27, #0x4
  41a200:	b.eq	41a7a8 <ferror@plt+0x18a68>  // b.none
  41a204:	ldr	x2, [x25]
  41a208:	mov	x1, x22
  41a20c:	str	x2, [sp, #128]
  41a210:	mov	x0, x2
  41a214:	bl	401ba0 <strcmp@plt>
  41a218:	cbnz	w0, 41a818 <ferror@plt+0x18ad8>
  41a21c:	ldr	x2, [sp, #128]
  41a220:	str	x2, [x25, #16]
  41a224:	ldr	x1, [sp, #104]
  41a228:	lsl	x0, x1, #3
  41a22c:	sub	x0, x0, x1
  41a230:	ldr	x1, [sp, #120]
  41a234:	add	x0, x1, x0, lsl #4
  41a238:	ldr	x22, [x0, #32]
  41a23c:	cbz	x22, 41a258 <ferror@plt+0x18518>
  41a240:	ldr	x1, [x19]
  41a244:	ldr	x0, [x0, #24]
  41a248:	bl	401ba0 <strcmp@plt>
  41a24c:	cbz	w0, 41a288 <ferror@plt+0x18548>
  41a250:	mov	x0, x22
  41a254:	bl	401bc0 <free@plt>
  41a258:	mov	x2, x19
  41a25c:	mov	x1, x21
  41a260:	mov	w0, w27
  41a264:	bl	418570 <ferror@plt+0x16830>
  41a268:	cbnz	w0, 41a288 <ferror@plt+0x18548>
  41a26c:	tbz	w23, #5, 419c08 <ferror@plt+0x17ec8>
  41a270:	adrp	x0, 476000 <warn@@Base+0x26640>
  41a274:	add	x0, x0, #0xb70
  41a278:	add	x1, sp, #0x150
  41a27c:	add	x0, x0, #0xc58
  41a280:	str	x1, [sp, #128]
  41a284:	b	419eb0 <ferror@plt+0x18170>
  41a288:	mov	w1, w20
  41a28c:	mov	x0, x19
  41a290:	bl	44e898 <ferror@plt+0x4cb58>
  41a294:	mov	x3, x0
  41a298:	ldr	x2, [x25, #88]
  41a29c:	mov	x0, x25
  41a2a0:	mov	x1, x19
  41a2a4:	str	x3, [x26, #3664]
  41a2a8:	blr	x2
  41a2ac:	str	xzr, [x26, #3664]
  41a2b0:	and	w25, w0, #0x1
  41a2b4:	cmp	x21, x28
  41a2b8:	b.eq	41a95c <ferror@plt+0x18c1c>  // b.none
  41a2bc:	ldr	x0, [sp, #104]
  41a2c0:	lsl	x22, x0, #3
  41a2c4:	sub	x22, x22, x0
  41a2c8:	ldr	x0, [sp, #120]
  41a2cc:	lsl	x22, x22, #4
  41a2d0:	add	x27, x0, x22
  41a2d4:	ldr	x0, [x27, #32]
  41a2d8:	cbz	x0, 41a308 <ferror@plt+0x185c8>
  41a2dc:	bl	401bc0 <free@plt>
  41a2e0:	add	x22, x22, #0x20
  41a2e4:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  41a2e8:	add	x0, x0, #0x1a0
  41a2ec:	add	x0, x0, x22
  41a2f0:	str	xzr, [x27, #32]
  41a2f4:	stp	xzr, xzr, [x0]
  41a2f8:	ldr	x0, [x27, #64]
  41a2fc:	cbz	x0, 41a308 <ferror@plt+0x185c8>
  41a300:	bl	401bc0 <free@plt>
  41a304:	stp	xzr, xzr, [x27, #64]
  41a308:	cmp	w25, #0x0
  41a30c:	csel	w24, w24, wzr, ne  // ne = any
  41a310:	tbz	w23, #5, 419c08 <ferror@plt+0x17ec8>
  41a314:	b	41a270 <ferror@plt+0x18530>
  41a318:	adrp	x0, 476000 <warn@@Base+0x26640>
  41a31c:	add	x0, x0, #0xb70
  41a320:	add	x0, x0, #0xc58
  41a324:	add	x1, sp, #0x150
  41a328:	str	x1, [sp, #128]
  41a32c:	add	x1, x19, #0x80
  41a330:	str	x1, [sp, #144]
  41a334:	add	x1, x19, #0x88
  41a338:	ldp	x2, x3, [x0]
  41a33c:	stp	x2, x3, [sp, #336]
  41a340:	ldp	x2, x3, [x0, #16]
  41a344:	str	x1, [sp, #112]
  41a348:	stp	x2, x3, [sp, #352]
  41a34c:	ldp	x2, x3, [x0, #32]
  41a350:	stp	x2, x3, [sp, #368]
  41a354:	ldp	x0, x1, [x0, #48]
  41a358:	stp	x0, x1, [sp, #384]
  41a35c:	cbnz	x21, 419ed0 <ferror@plt+0x18190>
  41a360:	adrp	x1, 456000 <warn@@Base+0x6640>
  41a364:	mov	w2, #0x5                   	// #5
  41a368:	add	x1, x1, #0xd60
  41a36c:	mov	x0, #0x0                   	// #0
  41a370:	bl	401c70 <dcgettext@plt>
  41a374:	ldr	x22, [x21, #32]
  41a378:	str	x22, [sp, #224]
  41a37c:	str	x0, [sp, #208]
  41a380:	ldr	x0, [x21, #56]
  41a384:	str	x0, [sp, #232]
  41a388:	cbnz	x22, 419f04 <ferror@plt+0x181c4>
  41a38c:	nop
  41a390:	mov	w2, #0x5                   	// #5
  41a394:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a398:	mov	x0, #0x0                   	// #0
  41a39c:	add	x1, x1, #0x2d0
  41a3a0:	bl	401c70 <dcgettext@plt>
  41a3a4:	mov	x22, x0
  41a3a8:	ldr	x1, [sp, #112]
  41a3ac:	mov	x2, x21
  41a3b0:	ldr	x0, [sp, #144]
  41a3b4:	str	xzr, [sp, #136]
  41a3b8:	bl	404c18 <ferror@plt+0x2ed8>
  41a3bc:	mov	x1, x0
  41a3c0:	mov	x0, x22
  41a3c4:	bl	401cc0 <printf@plt>
  41a3c8:	ldr	x22, [x26, #3672]
  41a3cc:	ldr	x0, [sp, #136]
  41a3d0:	str	x0, [sp, #216]
  41a3d4:	cbnz	x22, 419f58 <ferror@plt+0x18218>
  41a3d8:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41a3dc:	add	x0, x0, #0x528
  41a3e0:	bl	401af0 <strdup@plt>
  41a3e4:	str	x0, [x26, #3672]
  41a3e8:	ldr	x25, [x26, #3680]
  41a3ec:	mov	x22, x0
  41a3f0:	cbz	x25, 41abb4 <ferror@plt+0x18e74>
  41a3f4:	cbnz	x0, 419f60 <ferror@plt+0x18220>
  41a3f8:	mov	x23, #0x0                   	// #0
  41a3fc:	str	xzr, [sp, #176]
  41a400:	ldrb	w0, [x22]
  41a404:	cbz	w0, 41ac48 <ferror@plt+0x18f08>
  41a408:	ldr	x0, [x19, #112]
  41a40c:	cbz	x0, 41aad8 <ferror@plt+0x18d98>
  41a410:	mov	x1, x25
  41a414:	mov	x0, x19
  41a418:	bl	406540 <ferror@plt+0x4800>
  41a41c:	mov	x22, x0
  41a420:	cbz	x0, 41aad8 <ferror@plt+0x18d98>
  41a424:	ldp	x25, x27, [x22, #24]
  41a428:	mov	w2, #0x5                   	// #5
  41a42c:	adrp	x1, 460000 <warn@@Base+0x10640>
  41a430:	mov	x0, #0x0                   	// #0
  41a434:	add	x1, x1, #0x230
  41a438:	bl	401c70 <dcgettext@plt>
  41a43c:	add	x1, x19, #0x10
  41a440:	mov	x5, x0
  41a444:	mov	x3, #0x1                   	// #1
  41a448:	add	x0, x19, #0x8
  41a44c:	mov	x4, x27
  41a450:	mov	x2, x25
  41a454:	bl	4103d0 <ferror@plt+0xe690>
  41a458:	str	x0, [sp, #168]
  41a45c:	cbz	x0, 41ab88 <ferror@plt+0x18e48>
  41a460:	ldr	x0, [x19, #128]
  41a464:	cbz	x0, 41acb8 <ferror@plt+0x18f78>
  41a468:	ldr	x2, [x19, #136]
  41a46c:	ldr	w1, [x22]
  41a470:	add	x0, x0, x1
  41a474:	cmp	x1, x2
  41a478:	b.cs	41ab70 <ferror@plt+0x18e30>  // b.hs, b.nlast
  41a47c:	ldr	x2, [x22, #32]
  41a480:	add	x25, sp, #0x110
  41a484:	ldr	x1, [x22, #56]
  41a488:	str	x0, [sp, #272]
  41a48c:	ldr	x0, [sp, #168]
  41a490:	str	x0, [sp, #280]
  41a494:	ldr	x0, [x26, #3688]
  41a498:	str	x0, [sp, #120]
  41a49c:	stp	x2, x1, [sp, #288]
  41a4a0:	cbnz	x0, 41a4e4 <ferror@plt+0x187a4>
  41a4a4:	nop
  41a4a8:	mov	x1, x23
  41a4ac:	add	x3, sp, #0xc4
  41a4b0:	mov	x2, x25
  41a4b4:	add	x0, sp, #0xd0
  41a4b8:	bl	401b50 <ctf_bufopen@plt>
  41a4bc:	mov	x22, x0
  41a4c0:	cbz	x0, 41ac58 <ferror@plt+0x18f18>
  41a4c4:	str	xzr, [sp, #160]
  41a4c8:	b	41a5b4 <ferror@plt+0x18874>
  41a4cc:	mov	x25, #0x0                   	// #0
  41a4d0:	mov	x23, #0x0                   	// #0
  41a4d4:	stp	xzr, xzr, [sp, #168]
  41a4d8:	ldr	x0, [x26, #3688]
  41a4dc:	str	x0, [sp, #120]
  41a4e0:	cbz	x0, 41a4a8 <ferror@plt+0x18768>
  41a4e4:	ldr	x0, [x19, #112]
  41a4e8:	cbz	x0, 41a848 <ferror@plt+0x18b08>
  41a4ec:	ldr	x1, [sp, #120]
  41a4f0:	mov	x0, x19
  41a4f4:	bl	406540 <ferror@plt+0x4800>
  41a4f8:	mov	x22, x0
  41a4fc:	cbz	x0, 41a848 <ferror@plt+0x18b08>
  41a500:	ldp	x27, x28, [x22, #24]
  41a504:	mov	w2, #0x5                   	// #5
  41a508:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a50c:	mov	x0, #0x0                   	// #0
  41a510:	add	x1, x1, #0x5a0
  41a514:	bl	401c70 <dcgettext@plt>
  41a518:	add	x1, x19, #0x10
  41a51c:	mov	x5, x0
  41a520:	mov	x3, #0x1                   	// #1
  41a524:	add	x0, x19, #0x8
  41a528:	mov	x4, x28
  41a52c:	mov	x2, x27
  41a530:	bl	4103d0 <ferror@plt+0xe690>
  41a534:	str	x0, [sp, #160]
  41a538:	cbz	x0, 41aac8 <ferror@plt+0x18d88>
  41a53c:	ldr	x0, [x19, #128]
  41a540:	cbz	x0, 41ab5c <ferror@plt+0x18e1c>
  41a544:	ldr	x2, [x19, #136]
  41a548:	ldr	w1, [x22]
  41a54c:	add	x0, x0, x1
  41a550:	cmp	x1, x2
  41a554:	b.cs	41ab9c <ferror@plt+0x18e5c>  // b.hs, b.nlast
  41a558:	ldr	x5, [x22, #32]
  41a55c:	add	x3, sp, #0xc4
  41a560:	ldr	x4, [x22, #56]
  41a564:	str	x0, [sp, #304]
  41a568:	ldr	x0, [sp, #160]
  41a56c:	mov	x2, x25
  41a570:	mov	x1, x23
  41a574:	str	x0, [sp, #312]
  41a578:	add	x0, sp, #0xd0
  41a57c:	stp	x5, x4, [sp, #320]
  41a580:	bl	401b50 <ctf_bufopen@plt>
  41a584:	mov	x22, x0
  41a588:	cbz	x0, 41ac54 <ferror@plt+0x18f14>
  41a58c:	mov	x1, x23
  41a590:	add	x3, sp, #0xc4
  41a594:	mov	x2, x25
  41a598:	add	x0, sp, #0x130
  41a59c:	bl	401b50 <ctf_bufopen@plt>
  41a5a0:	str	x0, [sp, #120]
  41a5a4:	mov	x1, x0
  41a5a8:	cbz	x0, 41abd8 <ferror@plt+0x18e98>
  41a5ac:	mov	x0, x22
  41a5b0:	bl	401d10 <ctf_import@plt>
  41a5b4:	mov	w2, #0x5                   	// #5
  41a5b8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a5bc:	mov	x0, #0x0                   	// #0
  41a5c0:	add	x1, x1, #0x5c8
  41a5c4:	bl	401c70 <dcgettext@plt>
  41a5c8:	mov	x23, x0
  41a5cc:	ldr	x1, [sp, #112]
  41a5d0:	mov	x2, x21
  41a5d4:	ldr	x0, [sp, #144]
  41a5d8:	bl	404c18 <ferror@plt+0x2ed8>
  41a5dc:	mov	x1, x0
  41a5e0:	mov	x0, x23
  41a5e4:	bl	401cc0 <printf@plt>
  41a5e8:	ldr	x25, [sp, #336]
  41a5ec:	ldrb	w0, [x25]
  41a5f0:	cbz	w0, 41ac98 <ferror@plt+0x18f58>
  41a5f4:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41a5f8:	add	x0, x0, #0x5e8
  41a5fc:	adrp	x28, 460000 <warn@@Base+0x10640>
  41a600:	str	x0, [sp, #152]
  41a604:	add	x0, x28, #0x810
  41a608:	str	x0, [sp, #112]
  41a60c:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41a610:	add	x0, x0, #0x5f0
  41a614:	adrp	x1, 404000 <ferror@plt+0x22c0>
  41a618:	mov	x23, #0x0                   	// #0
  41a61c:	add	x1, x1, #0x958
  41a620:	str	x1, [sp, #104]
  41a624:	str	x0, [sp, #184]
  41a628:	mov	w0, #0x1                   	// #1
  41a62c:	str	w0, [sp, #144]
  41a630:	ldr	x0, [sp, #152]
  41a634:	mov	x1, x25
  41a638:	mov	w27, w23
  41a63c:	str	xzr, [sp, #200]
  41a640:	bl	401cc0 <printf@plt>
  41a644:	b	41a654 <ferror@plt+0x18914>
  41a648:	bl	401b70 <puts@plt>
  41a64c:	mov	x0, x28
  41a650:	bl	401bc0 <free@plt>
  41a654:	ldp	x3, x4, [sp, #104]
  41a658:	mov	w2, w27
  41a65c:	add	x1, sp, #0xc8
  41a660:	mov	x0, x22
  41a664:	bl	401a00 <ctf_dump@plt>
  41a668:	mov	x28, x0
  41a66c:	cbnz	x0, 41a648 <ferror@plt+0x18908>
  41a670:	mov	x0, x22
  41a674:	bl	401960 <ctf_errno@plt>
  41a678:	cbnz	w0, 41a974 <ferror@plt+0x18c34>
  41a67c:	ldr	x0, [sp, #128]
  41a680:	add	x0, x0, x23, lsl #3
  41a684:	add	x23, x23, #0x1
  41a688:	ldr	x25, [x0, #8]
  41a68c:	ldrb	w0, [x25]
  41a690:	cbnz	w0, 41a630 <ferror@plt+0x188f0>
  41a694:	b	41a878 <ferror@plt+0x18b38>
  41a698:	mov	w2, #0x5                   	// #5
  41a69c:	mov	x1, x21
  41a6a0:	mov	x0, #0x0                   	// #0
  41a6a4:	bl	401c70 <dcgettext@plt>
  41a6a8:	mov	w1, w20
  41a6ac:	bl	44f9c0 <warn@@Base>
  41a6b0:	ldr	w0, [x19, #152]
  41a6b4:	add	w20, w20, #0x1
  41a6b8:	mov	w24, #0x0                   	// #0
  41a6bc:	cmp	w20, w0
  41a6c0:	b.cs	419c4c <ferror@plt+0x17f0c>  // b.hs, b.nlast
  41a6c4:	ldr	x2, [x19, #144]
  41a6c8:	b	419c38 <ferror@plt+0x17ef8>
  41a6cc:	mov	w2, #0x5                   	// #5
  41a6d0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a6d4:	mov	x0, #0x0                   	// #0
  41a6d8:	add	x1, x1, #0x2d0
  41a6dc:	bl	401c70 <dcgettext@plt>
  41a6e0:	mov	x22, x0
  41a6e4:	mov	x2, x21
  41a6e8:	add	x1, x19, #0x88
  41a6ec:	add	x0, x19, #0x80
  41a6f0:	bl	404c18 <ferror@plt+0x2ed8>
  41a6f4:	mov	x1, x0
  41a6f8:	mov	x0, x22
  41a6fc:	bl	401cc0 <printf@plt>
  41a700:	ldr	x0, [x21, #32]
  41a704:	cbz	x0, 419e84 <ferror@plt+0x18144>
  41a708:	ldr	w0, [x21, #4]
  41a70c:	cmp	w0, #0x8
  41a710:	csel	w24, w24, wzr, eq  // eq = none
  41a714:	b	419e84 <ferror@plt+0x18144>
  41a718:	adrp	x1, 459000 <warn@@Base+0x9640>
  41a71c:	add	x1, x1, #0xab8
  41a720:	mov	w2, #0x5                   	// #5
  41a724:	mov	x0, #0x0                   	// #0
  41a728:	bl	401c70 <dcgettext@plt>
  41a72c:	mov	x28, x22
  41a730:	bl	401cc0 <printf@plt>
  41a734:	mov	w1, #0x1                   	// #1
  41a738:	b	419e38 <ferror@plt+0x180f8>
  41a73c:	mov	w0, w27
  41a740:	ubfiz	x1, x27, #3, #32
  41a744:	sub	x1, x1, x0
  41a748:	str	x0, [sp, #104]
  41a74c:	ldr	x0, [sp, #120]
  41a750:	lsl	x1, x1, #4
  41a754:	str	x1, [sp, #136]
  41a758:	add	x2, x0, x1
  41a75c:	ldr	x0, [x2, #32]
  41a760:	str	x2, [sp, #128]
  41a764:	cbz	x0, 41a1fc <ferror@plt+0x184bc>
  41a768:	bl	401bc0 <free@plt>
  41a76c:	ldp	x2, x1, [sp, #128]
  41a770:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  41a774:	add	x0, x0, #0x1a0
  41a778:	str	xzr, [x2, #32]
  41a77c:	add	x1, x1, #0x20
  41a780:	add	x0, x0, x1
  41a784:	stp	xzr, xzr, [x0]
  41a788:	ldr	x0, [x2, #64]
  41a78c:	str	x2, [sp, #128]
  41a790:	cbz	x0, 41a1fc <ferror@plt+0x184bc>
  41a794:	bl	401bc0 <free@plt>
  41a798:	ldr	x2, [sp, #128]
  41a79c:	cmp	w27, #0x4
  41a7a0:	stp	xzr, xzr, [x2, #64]
  41a7a4:	b.ne	41a204 <ferror@plt+0x184c4>  // b.any
  41a7a8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a7ac:	mov	x0, x22
  41a7b0:	add	x1, x1, #0x518
  41a7b4:	mov	x2, #0xc                   	// #12
  41a7b8:	bl	401a50 <strncmp@plt>
  41a7bc:	cbnz	w0, 41a204 <ferror@plt+0x184c4>
  41a7c0:	str	x22, [x25, #16]
  41a7c4:	b	41a224 <ferror@plt+0x184e4>
  41a7c8:	adrp	x1, 456000 <warn@@Base+0x6640>
  41a7cc:	mov	w2, #0x5                   	// #5
  41a7d0:	add	x1, x1, #0xd78
  41a7d4:	mov	x0, #0x0                   	// #0
  41a7d8:	bl	401c70 <dcgettext@plt>
  41a7dc:	b	419eec <ferror@plt+0x181ac>
  41a7e0:	adrp	x1, 456000 <warn@@Base+0x6640>
  41a7e4:	mov	w2, #0x5                   	// #5
  41a7e8:	add	x1, x1, #0xd78
  41a7ec:	mov	x0, #0x0                   	// #0
  41a7f0:	bl	401c70 <dcgettext@plt>
  41a7f4:	mov	x22, x0
  41a7f8:	b	41a0f4 <ferror@plt+0x183b4>
  41a7fc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a800:	add	x1, x1, #0x468
  41a804:	mov	w2, #0x5                   	// #5
  41a808:	mov	x0, #0x0                   	// #0
  41a80c:	bl	401c70 <dcgettext@plt>
  41a810:	bl	401cc0 <printf@plt>
  41a814:	b	419e6c <ferror@plt+0x1812c>
  41a818:	ldr	x0, [x25, #8]
  41a81c:	str	x0, [x25, #16]
  41a820:	b	41a224 <ferror@plt+0x184e4>
  41a824:	mov	w2, #0x5                   	// #5
  41a828:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a82c:	mov	x0, #0x0                   	// #0
  41a830:	add	x1, x1, #0x490
  41a834:	bl	401c70 <dcgettext@plt>
  41a838:	ldr	x1, [sp, #128]
  41a83c:	bl	401cc0 <printf@plt>
  41a840:	tbz	w23, #5, 419c08 <ferror@plt+0x17ec8>
  41a844:	b	41a270 <ferror@plt+0x18530>
  41a848:	mov	w2, #0x5                   	// #5
  41a84c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a850:	mov	x0, #0x0                   	// #0
  41a854:	add	x1, x1, #0x580
  41a858:	str	wzr, [sp, #144]
  41a85c:	bl	401c70 <dcgettext@plt>
  41a860:	ldr	x1, [sp, #120]
  41a864:	mov	x22, #0x0                   	// #0
  41a868:	bl	44f3e8 <error@@Base>
  41a86c:	str	xzr, [sp, #120]
  41a870:	str	xzr, [sp, #160]
  41a874:	nop
  41a878:	mov	x0, x22
  41a87c:	bl	401be0 <ctf_file_close@plt>
  41a880:	ldr	x0, [sp, #120]
  41a884:	bl	401be0 <ctf_file_close@plt>
  41a888:	ldr	x0, [sp, #160]
  41a88c:	bl	401bc0 <free@plt>
  41a890:	ldr	x0, [sp, #136]
  41a894:	bl	401bc0 <free@plt>
  41a898:	ldr	x0, [sp, #176]
  41a89c:	bl	401bc0 <free@plt>
  41a8a0:	ldr	x0, [sp, #168]
  41a8a4:	bl	401bc0 <free@plt>
  41a8a8:	ldr	w0, [sp, #144]
  41a8ac:	cmp	w0, #0x0
  41a8b0:	csel	w24, w24, wzr, ne  // ne = any
  41a8b4:	b	419c08 <ferror@plt+0x17ec8>
  41a8b8:	adrp	x1, 456000 <warn@@Base+0x6640>
  41a8bc:	mov	w2, #0x5                   	// #5
  41a8c0:	add	x1, x1, #0xd60
  41a8c4:	mov	x0, #0x0                   	// #0
  41a8c8:	bl	401c70 <dcgettext@plt>
  41a8cc:	mov	x22, x0
  41a8d0:	b	41a0f4 <ferror@plt+0x183b4>
  41a8d4:	ldr	x2, [sp, #272]
  41a8d8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41a8dc:	add	x1, x1, #0xa0
  41a8e0:	str	x2, [sp, #104]
  41a8e4:	mov	x0, x2
  41a8e8:	bl	401ba0 <strcmp@plt>
  41a8ec:	cbnz	w0, 419d98 <ferror@plt+0x18058>
  41a8f0:	ldr	x2, [sp, #104]
  41a8f4:	sub	x0, x22, #0xc
  41a8f8:	add	x6, x2, #0xc
  41a8fc:	ldrb	w4, [x2, #5]
  41a900:	ldrb	w1, [x2, #4]
  41a904:	ldrb	w3, [x2, #6]
  41a908:	ldrb	w7, [x2, #7]
  41a90c:	add	x1, x4, x1, lsl #8
  41a910:	ldrb	w5, [x2, #8]
  41a914:	ldrb	w4, [x2, #9]
  41a918:	add	x1, x3, x1, lsl #8
  41a91c:	ldrb	w3, [x2, #10]
  41a920:	ldrb	w2, [x2, #11]
  41a924:	add	x1, x7, x1, lsl #8
  41a928:	str	x6, [sp, #272]
  41a92c:	str	x0, [sp, #304]
  41a930:	add	x1, x5, x1, lsl #8
  41a934:	add	x1, x4, x1, lsl #8
  41a938:	add	x1, x3, x1, lsl #8
  41a93c:	add	x1, x2, x1, lsl #8
  41a940:	cbz	x1, 419d98 <ferror@plt+0x18058>
  41a944:	add	x2, sp, #0x130
  41a948:	add	x0, sp, #0x110
  41a94c:	bl	403ee0 <ferror@plt+0x21a0>
  41a950:	cbz	w0, 41accc <ferror@plt+0x18f8c>
  41a954:	ldr	x22, [sp, #304]
  41a958:	b	419d9c <ferror@plt+0x1805c>
  41a95c:	cmp	w27, #0x0
  41a960:	ccmp	w27, #0x3, #0x4, ne  // ne = any
  41a964:	b.ne	41a2bc <ferror@plt+0x1857c>  // b.any
  41a968:	cmp	w25, #0x0
  41a96c:	csel	w24, w24, wzr, ne  // ne = any
  41a970:	b	41a310 <ferror@plt+0x185d0>
  41a974:	ldr	x1, [sp, #184]
  41a978:	mov	w2, #0x5                   	// #5
  41a97c:	mov	x0, #0x0                   	// #0
  41a980:	bl	401c70 <dcgettext@plt>
  41a984:	mov	x27, x0
  41a988:	mov	x0, x22
  41a98c:	bl	401960 <ctf_errno@plt>
  41a990:	bl	4019d0 <ctf_errmsg@plt>
  41a994:	mov	x2, x0
  41a998:	mov	x1, x25
  41a99c:	mov	x0, x27
  41a9a0:	bl	44f3e8 <error@@Base>
  41a9a4:	str	wzr, [sp, #144]
  41a9a8:	ldr	x0, [sp, #128]
  41a9ac:	add	x0, x0, x23, lsl #3
  41a9b0:	add	x23, x23, #0x1
  41a9b4:	ldr	x25, [x0, #8]
  41a9b8:	ldrb	w0, [x25]
  41a9bc:	cbnz	w0, 41a630 <ferror@plt+0x188f0>
  41a9c0:	b	41a878 <ferror@plt+0x18b38>
  41a9c4:	mov	w0, w24
  41a9c8:	ldp	x19, x20, [sp, #16]
  41a9cc:	ldp	x21, x22, [sp, #32]
  41a9d0:	ldp	x23, x24, [sp, #48]
  41a9d4:	ldp	x25, x26, [sp, #64]
  41a9d8:	ldp	x27, x28, [sp, #80]
  41a9dc:	ldp	x29, x30, [sp], #400
  41a9e0:	ret
  41a9e4:	adrp	x1, 456000 <warn@@Base+0x6640>
  41a9e8:	mov	w2, #0x5                   	// #5
  41a9ec:	add	x1, x1, #0xd68
  41a9f0:	bl	401c70 <dcgettext@plt>
  41a9f4:	b	419eec <ferror@plt+0x181ac>
  41a9f8:	adrp	x1, 456000 <warn@@Base+0x6640>
  41a9fc:	mov	w2, #0x5                   	// #5
  41aa00:	add	x1, x1, #0xd68
  41aa04:	mov	x0, #0x0                   	// #0
  41aa08:	bl	401c70 <dcgettext@plt>
  41aa0c:	mov	x22, x0
  41aa10:	b	41a0f4 <ferror@plt+0x183b4>
  41aa14:	mov	w2, #0x5                   	// #5
  41aa18:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41aa1c:	mov	x0, #0x0                   	// #0
  41aa20:	add	x1, x1, #0x648
  41aa24:	bl	401c70 <dcgettext@plt>
  41aa28:	mov	w24, #0x0                   	// #0
  41aa2c:	ldr	x1, [sp, #128]
  41aa30:	bl	401cc0 <printf@plt>
  41aa34:	tbz	w23, #5, 419c08 <ferror@plt+0x17ec8>
  41aa38:	b	41a270 <ferror@plt+0x18530>
  41aa3c:	mov	w2, #0x5                   	// #5
  41aa40:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41aa44:	mov	x0, #0x0                   	// #0
  41aa48:	add	x1, x1, #0x538
  41aa4c:	str	wzr, [sp, #144]
  41aa50:	bl	401c70 <dcgettext@plt>
  41aa54:	mov	x1, x22
  41aa58:	mov	x22, #0x0                   	// #0
  41aa5c:	str	xzr, [sp, #120]
  41aa60:	bl	44f3e8 <error@@Base>
  41aa64:	stp	xzr, xzr, [sp, #160]
  41aa68:	str	xzr, [sp, #176]
  41aa6c:	b	41a878 <ferror@plt+0x18b38>
  41aa70:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41aa74:	add	x0, x0, #0x530
  41aa78:	bl	401af0 <strdup@plt>
  41aa7c:	str	x0, [x26, #3680]
  41aa80:	b	419f60 <ferror@plt+0x18220>
  41aa84:	ldr	x1, [sp, #272]
  41aa88:	mov	x2, x22
  41aa8c:	add	x0, sp, #0x150
  41aa90:	bl	402f90 <ferror@plt+0x1250>
  41aa94:	ldr	w1, [sp, #336]
  41aa98:	cmp	w1, #0x1
  41aa9c:	b.ne	41ac08 <ferror@plt+0x18ec8>  // b.any
  41aaa0:	ldr	x2, [sp, #272]
  41aaa4:	mov	w0, w0
  41aaa8:	ldr	x1, [sp, #304]
  41aaac:	add	x2, x2, x0
  41aab0:	str	x2, [sp, #272]
  41aab4:	sub	x0, x1, x0
  41aab8:	str	x0, [sp, #304]
  41aabc:	ldr	x1, [sp, #344]
  41aac0:	cbz	x1, 419d98 <ferror@plt+0x18058>
  41aac4:	b	41a944 <ferror@plt+0x18c04>
  41aac8:	mov	x22, #0x0                   	// #0
  41aacc:	str	xzr, [sp, #120]
  41aad0:	str	wzr, [sp, #144]
  41aad4:	b	41a878 <ferror@plt+0x18b38>
  41aad8:	mov	w2, #0x5                   	// #5
  41aadc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41aae0:	mov	x0, #0x0                   	// #0
  41aae4:	add	x1, x1, #0x558
  41aae8:	str	wzr, [sp, #144]
  41aaec:	bl	401c70 <dcgettext@plt>
  41aaf0:	mov	x1, x25
  41aaf4:	mov	x22, #0x0                   	// #0
  41aaf8:	str	xzr, [sp, #120]
  41aafc:	bl	44f3e8 <error@@Base>
  41ab00:	stp	xzr, xzr, [sp, #160]
  41ab04:	b	41a878 <ferror@plt+0x18b38>
  41ab08:	mov	w2, #0x5                   	// #5
  41ab0c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ab10:	mov	x0, #0x0                   	// #0
  41ab14:	add	x1, x1, #0x4b8
  41ab18:	bl	401c70 <dcgettext@plt>
  41ab1c:	mov	w24, #0x0                   	// #0
  41ab20:	ldr	x1, [sp, #128]
  41ab24:	bl	401cc0 <printf@plt>
  41ab28:	tbz	w23, #5, 419c08 <ferror@plt+0x17ec8>
  41ab2c:	b	41a270 <ferror@plt+0x18530>
  41ab30:	mov	x22, #0x0                   	// #0
  41ab34:	str	xzr, [sp, #120]
  41ab38:	str	wzr, [sp, #144]
  41ab3c:	stp	xzr, xzr, [sp, #160]
  41ab40:	b	41a878 <ferror@plt+0x18b38>
  41ab44:	adrp	x1, 456000 <warn@@Base+0x6640>
  41ab48:	mov	w2, #0x5                   	// #5
  41ab4c:	add	x1, x1, #0xd78
  41ab50:	mov	x0, #0x0                   	// #0
  41ab54:	bl	401c70 <dcgettext@plt>
  41ab58:	b	419fdc <ferror@plt+0x1829c>
  41ab5c:	adrp	x1, 456000 <warn@@Base+0x6640>
  41ab60:	mov	w2, #0x5                   	// #5
  41ab64:	add	x1, x1, #0xd68
  41ab68:	bl	401c70 <dcgettext@plt>
  41ab6c:	b	41a558 <ferror@plt+0x18818>
  41ab70:	adrp	x1, 456000 <warn@@Base+0x6640>
  41ab74:	mov	w2, #0x5                   	// #5
  41ab78:	add	x1, x1, #0xd78
  41ab7c:	mov	x0, #0x0                   	// #0
  41ab80:	bl	401c70 <dcgettext@plt>
  41ab84:	b	41a47c <ferror@plt+0x1873c>
  41ab88:	mov	x22, #0x0                   	// #0
  41ab8c:	str	xzr, [sp, #120]
  41ab90:	str	wzr, [sp, #144]
  41ab94:	str	xzr, [sp, #160]
  41ab98:	b	41a878 <ferror@plt+0x18b38>
  41ab9c:	adrp	x1, 456000 <warn@@Base+0x6640>
  41aba0:	mov	w2, #0x5                   	// #5
  41aba4:	add	x1, x1, #0xd78
  41aba8:	mov	x0, #0x0                   	// #0
  41abac:	bl	401c70 <dcgettext@plt>
  41abb0:	b	41a558 <ferror@plt+0x18818>
  41abb4:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41abb8:	add	x0, x0, #0x530
  41abbc:	bl	401af0 <strdup@plt>
  41abc0:	str	x0, [x26, #3680]
  41abc4:	mov	x25, x0
  41abc8:	cbnz	x22, 419f60 <ferror@plt+0x18220>
  41abcc:	mov	x23, #0x0                   	// #0
  41abd0:	str	xzr, [sp, #176]
  41abd4:	b	419ffc <ferror@plt+0x182bc>
  41abd8:	mov	w2, #0x5                   	// #5
  41abdc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41abe0:	add	x1, x1, #0x5b0
  41abe4:	bl	401c70 <dcgettext@plt>
  41abe8:	mov	x23, x0
  41abec:	ldr	w0, [sp, #196]
  41abf0:	str	wzr, [sp, #144]
  41abf4:	bl	4019d0 <ctf_errmsg@plt>
  41abf8:	mov	x1, x0
  41abfc:	mov	x0, x23
  41ac00:	bl	44f3e8 <error@@Base>
  41ac04:	b	41a878 <ferror@plt+0x18b38>
  41ac08:	mov	w2, #0x5                   	// #5
  41ac0c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ac10:	mov	x0, #0x0                   	// #0
  41ac14:	add	x1, x1, #0x70
  41ac18:	bl	401c70 <dcgettext@plt>
  41ac1c:	mov	x22, x0
  41ac20:	ldr	x0, [sp, #112]
  41ac24:	mov	x1, x28
  41ac28:	mov	x2, x21
  41ac2c:	mov	w24, #0x0                   	// #0
  41ac30:	bl	404c18 <ferror@plt+0x2ed8>
  41ac34:	mov	x1, x0
  41ac38:	ldr	w2, [sp, #336]
  41ac3c:	mov	x0, x22
  41ac40:	bl	44f9c0 <warn@@Base>
  41ac44:	b	419e84 <ferror@plt+0x18144>
  41ac48:	mov	x25, #0x0                   	// #0
  41ac4c:	str	xzr, [sp, #168]
  41ac50:	b	41a4d8 <ferror@plt+0x18798>
  41ac54:	ldr	x22, [sp, #160]
  41ac58:	mov	w2, #0x5                   	// #5
  41ac5c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ac60:	mov	x0, #0x0                   	// #0
  41ac64:	add	x1, x1, #0x5b0
  41ac68:	bl	401c70 <dcgettext@plt>
  41ac6c:	mov	x23, x0
  41ac70:	ldr	w0, [sp, #196]
  41ac74:	str	xzr, [sp, #120]
  41ac78:	str	wzr, [sp, #144]
  41ac7c:	str	x22, [sp, #160]
  41ac80:	mov	x22, #0x0                   	// #0
  41ac84:	bl	4019d0 <ctf_errmsg@plt>
  41ac88:	mov	x1, x0
  41ac8c:	mov	x0, x23
  41ac90:	bl	44f3e8 <error@@Base>
  41ac94:	b	41a878 <ferror@plt+0x18b38>
  41ac98:	mov	w0, #0x1                   	// #1
  41ac9c:	str	w0, [sp, #144]
  41aca0:	b	41a878 <ferror@plt+0x18b38>
  41aca4:	adrp	x1, 456000 <warn@@Base+0x6640>
  41aca8:	mov	w2, #0x5                   	// #5
  41acac:	add	x1, x1, #0xd68
  41acb0:	bl	401c70 <dcgettext@plt>
  41acb4:	b	419fdc <ferror@plt+0x1829c>
  41acb8:	adrp	x1, 456000 <warn@@Base+0x6640>
  41acbc:	mov	w2, #0x5                   	// #5
  41acc0:	add	x1, x1, #0xd68
  41acc4:	bl	401c70 <dcgettext@plt>
  41acc8:	b	41a47c <ferror@plt+0x1873c>
  41accc:	mov	w2, #0x5                   	// #5
  41acd0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41acd4:	mov	x0, #0x0                   	// #0
  41acd8:	add	x1, x1, #0xa8
  41acdc:	bl	401c70 <dcgettext@plt>
  41ace0:	mov	x22, x0
  41ace4:	ldr	x0, [sp, #112]
  41ace8:	mov	x2, x21
  41acec:	mov	x1, x28
  41acf0:	mov	w24, #0x0                   	// #0
  41acf4:	bl	404c18 <ferror@plt+0x2ed8>
  41acf8:	mov	x1, x0
  41acfc:	mov	x0, x22
  41ad00:	bl	44f3e8 <error@@Base>
  41ad04:	b	419e84 <ferror@plt+0x18144>
  41ad08:	adrp	x1, 459000 <warn@@Base+0x9640>
  41ad0c:	add	x1, x1, #0xae8
  41ad10:	mov	w2, #0x5                   	// #5
  41ad14:	bl	401c70 <dcgettext@plt>
  41ad18:	bl	44f3e8 <error@@Base>
  41ad1c:	b	419b80 <ferror@plt+0x17e40>
  41ad20:	stp	x29, x30, [sp, #-96]!
  41ad24:	mov	x29, sp
  41ad28:	stp	x19, x20, [sp, #16]
  41ad2c:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  41ad30:	add	x19, x19, #0x4a0
  41ad34:	ldr	x5, [x2]
  41ad38:	stp	x21, x22, [sp, #32]
  41ad3c:	ldr	x6, [x19, #3368]
  41ad40:	stp	x23, x24, [sp, #48]
  41ad44:	mov	x23, x4
  41ad48:	cmp	x5, x6
  41ad4c:	b.cc	41adc4 <ferror@plt+0x19084>  // b.lo, b.ul, b.last
  41ad50:	sub	x5, x5, x6
  41ad54:	mov	x20, x3
  41ad58:	cmp	x5, x3
  41ad5c:	b.cc	41adc4 <ferror@plt+0x19084>  // b.lo, b.ul, b.last
  41ad60:	sub	x5, x5, x3
  41ad64:	cmp	x5, #0xf
  41ad68:	b.ls	41adc4 <ferror@plt+0x19084>  // b.plast
  41ad6c:	mov	x21, x1
  41ad70:	mov	x24, x0
  41ad74:	add	x1, x6, x3
  41ad78:	mov	w2, #0x0                   	// #0
  41ad7c:	ldr	x0, [x21]
  41ad80:	bl	401b30 <fseek@plt>
  41ad84:	cbnz	w0, 41af24 <ferror@plt+0x191e4>
  41ad88:	mov	x22, x24
  41ad8c:	cbz	x24, 41aefc <ferror@plt+0x191bc>
  41ad90:	ldr	x3, [x21]
  41ad94:	mov	x0, x22
  41ad98:	mov	x2, #0x1                   	// #1
  41ad9c:	mov	x1, #0x10                  	// #16
  41ada0:	bl	401bb0 <fread@plt>
  41ada4:	cmp	x0, #0x1
  41ada8:	b.ne	41ae5c <ferror@plt+0x1911c>  // b.any
  41adac:	mov	x0, x22
  41adb0:	ldp	x19, x20, [sp, #16]
  41adb4:	ldp	x21, x22, [sp, #32]
  41adb8:	ldp	x23, x24, [sp, #48]
  41adbc:	ldp	x29, x30, [sp], #96
  41adc0:	ret
  41adc4:	cbz	x23, 41aee0 <ferror@plt+0x191a0>
  41adc8:	mov	w2, #0x5                   	// #5
  41adcc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41add0:	mov	x0, #0x0                   	// #0
  41add4:	add	x1, x1, #0x648
  41add8:	bl	401c70 <dcgettext@plt>
  41addc:	add	x20, x19, #0x8
  41ade0:	ldr	w1, [x19, #4]
  41ade4:	mov	x21, x0
  41ade8:	adrp	x3, 459000 <warn@@Base+0x9640>
  41adec:	add	x0, sp, #0x40
  41adf0:	add	w4, w1, #0x1
  41adf4:	add	x3, x3, #0xa28
  41adf8:	and	w4, w4, #0x3
  41adfc:	sbfiz	x1, x1, #6, #32
  41ae00:	add	x20, x20, x1
  41ae04:	adrp	x2, 490000 <warn@@Base+0x40640>
  41ae08:	adrp	x1, 454000 <warn@@Base+0x4640>
  41ae0c:	add	x2, x2, #0xb30
  41ae10:	add	x1, x1, #0x870
  41ae14:	str	w4, [x19, #4]
  41ae18:	bl	401980 <sprintf@plt>
  41ae1c:	mov	x22, #0x0                   	// #0
  41ae20:	mov	x3, #0x10                  	// #16
  41ae24:	add	x2, sp, #0x40
  41ae28:	mov	x0, x20
  41ae2c:	mov	x1, #0x40                  	// #64
  41ae30:	bl	4019e0 <snprintf@plt>
  41ae34:	mov	x2, x23
  41ae38:	mov	x1, x20
  41ae3c:	mov	x0, x21
  41ae40:	bl	44f3e8 <error@@Base>
  41ae44:	mov	x0, x22
  41ae48:	ldp	x19, x20, [sp, #16]
  41ae4c:	ldp	x21, x22, [sp, #32]
  41ae50:	ldp	x23, x24, [sp, #48]
  41ae54:	ldp	x29, x30, [sp], #96
  41ae58:	ret
  41ae5c:	cbz	x23, 41aed8 <ferror@plt+0x19198>
  41ae60:	mov	w2, #0x5                   	// #5
  41ae64:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41ae68:	mov	x0, #0x0                   	// #0
  41ae6c:	add	x1, x1, #0x6d0
  41ae70:	bl	401c70 <dcgettext@plt>
  41ae74:	add	x20, x19, #0x8
  41ae78:	ldr	w1, [x19, #4]
  41ae7c:	mov	x21, x0
  41ae80:	adrp	x3, 459000 <warn@@Base+0x9640>
  41ae84:	add	x0, sp, #0x40
  41ae88:	add	w4, w1, #0x1
  41ae8c:	add	x3, x3, #0xa28
  41ae90:	and	w4, w4, #0x3
  41ae94:	sbfiz	x1, x1, #6, #32
  41ae98:	add	x20, x20, x1
  41ae9c:	adrp	x2, 490000 <warn@@Base+0x40640>
  41aea0:	adrp	x1, 454000 <warn@@Base+0x4640>
  41aea4:	add	x2, x2, #0xb30
  41aea8:	add	x1, x1, #0x870
  41aeac:	str	w4, [x19, #4]
  41aeb0:	bl	401980 <sprintf@plt>
  41aeb4:	mov	x3, #0x10                  	// #16
  41aeb8:	add	x2, sp, #0x40
  41aebc:	mov	x1, #0x40                  	// #64
  41aec0:	mov	x0, x20
  41aec4:	bl	4019e0 <snprintf@plt>
  41aec8:	mov	x2, x23
  41aecc:	mov	x1, x20
  41aed0:	mov	x0, x21
  41aed4:	bl	44f3e8 <error@@Base>
  41aed8:	cmp	x24, x22
  41aedc:	b.ne	41af14 <ferror@plt+0x191d4>  // b.any
  41aee0:	mov	x22, #0x0                   	// #0
  41aee4:	mov	x0, x22
  41aee8:	ldp	x19, x20, [sp, #16]
  41aeec:	ldp	x21, x22, [sp, #32]
  41aef0:	ldp	x23, x24, [sp, #48]
  41aef4:	ldp	x29, x30, [sp], #96
  41aef8:	ret
  41aefc:	mov	x0, #0x11                  	// #17
  41af00:	bl	401a30 <malloc@plt>
  41af04:	mov	x22, x0
  41af08:	cbz	x0, 41af54 <ferror@plt+0x19214>
  41af0c:	strb	wzr, [x0, #16]
  41af10:	b	41ad90 <ferror@plt+0x19050>
  41af14:	mov	x0, x22
  41af18:	mov	x22, #0x0                   	// #0
  41af1c:	bl	401bc0 <free@plt>
  41af20:	b	41adac <ferror@plt+0x1906c>
  41af24:	cbz	x23, 41aee0 <ferror@plt+0x191a0>
  41af28:	mov	w2, #0x5                   	// #5
  41af2c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41af30:	mov	x0, #0x0                   	// #0
  41af34:	add	x1, x1, #0x680
  41af38:	bl	401c70 <dcgettext@plt>
  41af3c:	mov	x22, #0x0                   	// #0
  41af40:	ldr	x1, [x19, #3368]
  41af44:	mov	x2, x23
  41af48:	add	x1, x20, x1
  41af4c:	bl	44f3e8 <error@@Base>
  41af50:	b	41adac <ferror@plt+0x1906c>
  41af54:	cbz	x23, 41aee0 <ferror@plt+0x191a0>
  41af58:	mov	w2, #0x5                   	// #5
  41af5c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41af60:	add	x1, x1, #0x6a0
  41af64:	bl	401c70 <dcgettext@plt>
  41af68:	adrp	x1, 459000 <warn@@Base+0x9640>
  41af6c:	mov	x19, x0
  41af70:	add	x0, x1, #0xa28
  41af74:	mov	x1, #0x10                  	// #16
  41af78:	bl	4030a0 <ferror@plt+0x1360>
  41af7c:	mov	x1, x0
  41af80:	mov	x2, x23
  41af84:	mov	x0, x19
  41af88:	bl	44f3e8 <error@@Base>
  41af8c:	b	41adac <ferror@plt+0x1906c>
  41af90:	stp	x29, x30, [sp, #-288]!
  41af94:	mov	x29, sp
  41af98:	str	x7, [sp, #144]
  41af9c:	stp	x3, x2, [sp, #160]
  41afa0:	cbz	w1, 41b220 <ferror@plt+0x194e0>
  41afa4:	stp	x21, x22, [sp, #32]
  41afa8:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  41afac:	add	x21, x21, #0x4a0
  41afb0:	stp	x19, x20, [sp, #16]
  41afb4:	ldr	x1, [x21, #3816]
  41afb8:	cbz	x1, 41b218 <ferror@plt+0x194d8>
  41afbc:	ubfiz	x4, x4, #1, #32
  41afc0:	stp	x23, x24, [sp, #48]
  41afc4:	add	x24, x4, #0x2
  41afc8:	mov	x23, x5
  41afcc:	mov	x19, x6
  41afd0:	mov	x2, x24
  41afd4:	mov	x22, x0
  41afd8:	stp	x25, x26, [sp, #64]
  41afdc:	add	x26, x0, #0x8
  41afe0:	sub	x24, x24, #0x2
  41afe4:	stp	x27, x28, [sp, #80]
  41afe8:	add	x27, x0, #0x10
  41afec:	str	x26, [sp, #120]
  41aff0:	bl	4110c0 <ferror@plt+0xf380>
  41aff4:	mov	w2, #0x5                   	// #5
  41aff8:	mov	x25, x0
  41affc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b000:	mov	x0, #0x0                   	// #0
  41b004:	add	x1, x1, #0x668
  41b008:	str	x27, [sp, #128]
  41b00c:	bl	401c70 <dcgettext@plt>
  41b010:	mov	x6, x0
  41b014:	add	x3, x24, x25
  41b018:	mov	x1, x26
  41b01c:	mov	x2, x27
  41b020:	add	x0, sp, #0xb0
  41b024:	mov	x5, #0x1                   	// #1
  41b028:	mov	x4, #0x2                   	// #2
  41b02c:	bl	410018 <ferror@plt+0xe2d8>
  41b030:	cbz	x0, 41b22c <ferror@plt+0x194ec>
  41b034:	adrp	x26, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41b038:	add	x0, sp, #0xb0
  41b03c:	mov	w1, #0x2                   	// #2
  41b040:	ldr	x2, [x26, #920]
  41b044:	blr	x2
  41b048:	ands	w24, w0, #0xffff
  41b04c:	b.eq	41b22c <ferror@plt+0x194ec>  // b.none
  41b050:	sxth	w0, w0
  41b054:	str	wzr, [sp, #156]
  41b058:	ldr	x2, [sp, #144]
  41b05c:	mvn	w0, w0
  41b060:	mov	w1, #0x8001                	// #32769
  41b064:	lsr	w0, w0, #31
  41b068:	add	w0, w0, #0x1
  41b06c:	str	w0, [x2]
  41b070:	ldr	w0, [x19]
  41b074:	cmp	w0, #0x0
  41b078:	ccmp	w24, w1, #0x4, ne  // ne = any
  41b07c:	b.ne	41b3c0 <ferror@plt+0x19680>  // b.any
  41b080:	ldr	x1, [x21, #3704]
  41b084:	cbz	x1, 41b22c <ferror@plt+0x194ec>
  41b088:	mov	x0, x22
  41b08c:	mov	x2, #0x10                  	// #16
  41b090:	bl	4110c0 <ferror@plt+0xf380>
  41b094:	adrp	x23, 45c000 <warn@@Base+0xc640>
  41b098:	mov	x25, x0
  41b09c:	add	x23, x23, #0x6a8
  41b0a0:	add	x0, sp, #0xce
  41b0a4:	str	x0, [sp, #104]
  41b0a8:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41b0ac:	add	x0, x0, #0x698
  41b0b0:	str	x0, [sp, #136]
  41b0b4:	nop
  41b0b8:	ldr	x1, [sp, #136]
  41b0bc:	mov	w2, #0x5                   	// #5
  41b0c0:	mov	x0, #0x0                   	// #0
  41b0c4:	bl	401c70 <dcgettext@plt>
  41b0c8:	mov	x4, x0
  41b0cc:	ldp	x1, x2, [sp, #120]
  41b0d0:	mov	x3, x25
  41b0d4:	add	x0, sp, #0xb8
  41b0d8:	bl	41ad20 <ferror@plt+0x18fe0>
  41b0dc:	cbz	x0, 41b1d8 <ferror@plt+0x19498>
  41b0e0:	ldr	x2, [x26, #920]
  41b0e4:	mov	w1, #0x4                   	// #4
  41b0e8:	add	x0, sp, #0xc0
  41b0ec:	add	x20, x26, #0x398
  41b0f0:	blr	x2
  41b0f4:	mov	x19, x0
  41b0f8:	ldr	x2, [x26, #920]
  41b0fc:	add	x19, x25, x19
  41b100:	add	x0, sp, #0xc4
  41b104:	mov	w1, #0x4                   	// #4
  41b108:	blr	x2
  41b10c:	str	x0, [sp, #112]
  41b110:	mov	x1, x23
  41b114:	mov	w2, #0x5                   	// #5
  41b118:	mov	x0, #0x0                   	// #0
  41b11c:	bl	401c70 <dcgettext@plt>
  41b120:	ldr	x3, [x22, #16]
  41b124:	mov	x27, x0
  41b128:	ldr	x1, [x21, #3368]
  41b12c:	mov	w2, #0x0                   	// #0
  41b130:	subs	x4, x3, x1
  41b134:	sub	x0, x4, x19
  41b138:	b.cc	41b244 <ferror@plt+0x19504>  // b.lo, b.ul, b.last
  41b13c:	cmp	x19, x4
  41b140:	b.hi	41b244 <ferror@plt+0x19504>  // b.pmore
  41b144:	cmp	x0, #0xf
  41b148:	b.ls	41b244 <ferror@plt+0x19504>  // b.plast
  41b14c:	ldr	x0, [x22, #8]
  41b150:	add	x1, x19, x1
  41b154:	bl	401b30 <fseek@plt>
  41b158:	mov	w3, w0
  41b15c:	mov	x2, #0x1                   	// #1
  41b160:	add	x0, sp, #0xc8
  41b164:	mov	x1, #0x10                  	// #16
  41b168:	cbnz	w3, 41b360 <ferror@plt+0x19620>
  41b16c:	ldr	x3, [x22, #8]
  41b170:	bl	401bb0 <fread@plt>
  41b174:	cmp	x0, #0x1
  41b178:	mov	w1, #0x2                   	// #2
  41b17c:	ldr	x0, [sp, #104]
  41b180:	b.ne	41b2d8 <ferror@plt+0x19598>  // b.any
  41b184:	ldr	x2, [x20]
  41b188:	blr	x2
  41b18c:	and	w28, w0, #0xffff
  41b190:	ldr	x2, [x20]
  41b194:	mov	w1, #0x4                   	// #4
  41b198:	add	x0, sp, #0xd4
  41b19c:	blr	x2
  41b1a0:	mov	x27, x0
  41b1a4:	ldr	x3, [x20]
  41b1a8:	add	x0, sp, #0xd0
  41b1ac:	mov	w1, #0x4                   	// #4
  41b1b0:	add	x19, x19, x27
  41b1b4:	blr	x3
  41b1b8:	cmp	w24, w28
  41b1bc:	b.eq	41b38c <ferror@plt+0x1964c>  // b.none
  41b1c0:	cbnz	x27, 41b110 <ferror@plt+0x193d0>
  41b1c4:	ldr	x1, [sp, #112]
  41b1c8:	add	x25, x25, x1
  41b1cc:	cbnz	x1, 41b0b8 <ferror@plt+0x19378>
  41b1d0:	cmp	w24, w28
  41b1d4:	b.eq	41b38c <ferror@plt+0x1964c>  // b.none
  41b1d8:	ldr	w0, [sp, #156]
  41b1dc:	and	w24, w24, #0x7fff
  41b1e0:	cbnz	w0, 41b1ec <ferror@plt+0x194ac>
  41b1e4:	cmp	w24, #0x1
  41b1e8:	b.eq	41b1f8 <ferror@plt+0x194b8>  // b.none
  41b1ec:	ldr	w0, [sp, #156]
  41b1f0:	cmp	w0, w24
  41b1f4:	b.cc	41b3a8 <ferror@plt+0x19668>  // b.lo, b.ul, b.last
  41b1f8:	mov	x0, #0x0                   	// #0
  41b1fc:	ldp	x19, x20, [sp, #16]
  41b200:	ldp	x21, x22, [sp, #32]
  41b204:	ldp	x23, x24, [sp, #48]
  41b208:	ldp	x25, x26, [sp, #64]
  41b20c:	ldp	x27, x28, [sp, #80]
  41b210:	ldp	x29, x30, [sp], #288
  41b214:	ret
  41b218:	ldp	x19, x20, [sp, #16]
  41b21c:	ldp	x21, x22, [sp, #32]
  41b220:	mov	x0, #0x0                   	// #0
  41b224:	ldp	x29, x30, [sp], #288
  41b228:	ret
  41b22c:	ldp	x19, x20, [sp, #16]
  41b230:	ldp	x21, x22, [sp, #32]
  41b234:	ldp	x23, x24, [sp, #48]
  41b238:	ldp	x25, x26, [sp, #64]
  41b23c:	ldp	x27, x28, [sp, #80]
  41b240:	b	41b220 <ferror@plt+0x194e0>
  41b244:	cbz	x27, 41b2c0 <ferror@plt+0x19580>
  41b248:	mov	w2, #0x5                   	// #5
  41b24c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41b250:	mov	x0, #0x0                   	// #0
  41b254:	add	x1, x1, #0x648
  41b258:	bl	401c70 <dcgettext@plt>
  41b25c:	add	x19, x21, #0x8
  41b260:	ldr	w1, [x21, #4]
  41b264:	mov	x20, x0
  41b268:	adrp	x3, 459000 <warn@@Base+0x9640>
  41b26c:	add	x0, sp, #0xd8
  41b270:	add	w4, w1, #0x1
  41b274:	add	x3, x3, #0xa28
  41b278:	and	w4, w4, #0x3
  41b27c:	sbfiz	x1, x1, #6, #32
  41b280:	add	x19, x19, x1
  41b284:	adrp	x2, 490000 <warn@@Base+0x40640>
  41b288:	adrp	x1, 454000 <warn@@Base+0x4640>
  41b28c:	add	x2, x2, #0xb30
  41b290:	add	x1, x1, #0x870
  41b294:	str	w4, [x21, #4]
  41b298:	bl	401980 <sprintf@plt>
  41b29c:	mov	x3, #0x10                  	// #16
  41b2a0:	add	x2, sp, #0xd8
  41b2a4:	mov	x1, #0x40                  	// #64
  41b2a8:	mov	x0, x19
  41b2ac:	bl	4019e0 <snprintf@plt>
  41b2b0:	mov	x2, x27
  41b2b4:	mov	x1, x19
  41b2b8:	mov	x0, x20
  41b2bc:	bl	44f3e8 <error@@Base>
  41b2c0:	ldr	x1, [sp, #112]
  41b2c4:	mov	w28, #0x0                   	// #0
  41b2c8:	mov	x0, #0x0                   	// #0
  41b2cc:	add	x25, x25, x1
  41b2d0:	cbnz	x1, 41b0b8 <ferror@plt+0x19378>
  41b2d4:	b	41b1d0 <ferror@plt+0x19490>
  41b2d8:	cbz	x27, 41b2c0 <ferror@plt+0x19580>
  41b2dc:	mov	w2, #0x5                   	// #5
  41b2e0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41b2e4:	mov	x0, #0x0                   	// #0
  41b2e8:	add	x1, x1, #0x6d0
  41b2ec:	bl	401c70 <dcgettext@plt>
  41b2f0:	add	x19, x21, #0x8
  41b2f4:	ldr	w1, [x21, #4]
  41b2f8:	mov	x20, x0
  41b2fc:	adrp	x3, 459000 <warn@@Base+0x9640>
  41b300:	add	x0, sp, #0xd8
  41b304:	add	w4, w1, #0x1
  41b308:	add	x3, x3, #0xa28
  41b30c:	and	w4, w4, #0x3
  41b310:	sbfiz	x1, x1, #6, #32
  41b314:	add	x19, x19, x1
  41b318:	adrp	x2, 490000 <warn@@Base+0x40640>
  41b31c:	adrp	x1, 454000 <warn@@Base+0x4640>
  41b320:	add	x2, x2, #0xb30
  41b324:	add	x1, x1, #0x870
  41b328:	str	w4, [x21, #4]
  41b32c:	bl	401980 <sprintf@plt>
  41b330:	mov	w28, #0x0                   	// #0
  41b334:	mov	x3, #0x10                  	// #16
  41b338:	add	x2, sp, #0xd8
  41b33c:	mov	x1, #0x40                  	// #64
  41b340:	mov	x0, x19
  41b344:	bl	4019e0 <snprintf@plt>
  41b348:	mov	x0, x20
  41b34c:	mov	x2, x27
  41b350:	mov	x1, x19
  41b354:	bl	44f3e8 <error@@Base>
  41b358:	mov	x0, #0x0                   	// #0
  41b35c:	b	41b1c4 <ferror@plt+0x19484>
  41b360:	cbz	x27, 41b2c0 <ferror@plt+0x19580>
  41b364:	mov	w2, #0x5                   	// #5
  41b368:	adrp	x1, 45a000 <warn@@Base+0xa640>
  41b36c:	mov	x0, #0x0                   	// #0
  41b370:	add	x1, x1, #0x680
  41b374:	bl	401c70 <dcgettext@plt>
  41b378:	ldr	x1, [x21, #3368]
  41b37c:	mov	x2, x27
  41b380:	add	x1, x19, x1
  41b384:	bl	44f3e8 <error@@Base>
  41b388:	b	41b2c0 <ferror@plt+0x19580>
  41b38c:	ldr	x1, [sp, #144]
  41b390:	str	wzr, [x1]
  41b394:	ldr	x1, [sp, #160]
  41b398:	cmp	x1, x0
  41b39c:	ldr	x1, [sp, #288]
  41b3a0:	strh	w28, [x1]
  41b3a4:	b.hi	41b538 <ferror@plt+0x197f8>  // b.pmore
  41b3a8:	adrp	x1, 456000 <warn@@Base+0x6640>
  41b3ac:	mov	w2, #0x5                   	// #5
  41b3b0:	add	x1, x1, #0xd78
  41b3b4:	mov	x0, #0x0                   	// #0
  41b3b8:	bl	401c70 <dcgettext@plt>
  41b3bc:	b	41b1fc <ferror@plt+0x194bc>
  41b3c0:	ldr	x1, [x21, #3720]
  41b3c4:	cbz	x1, 41b080 <ferror@plt+0x19340>
  41b3c8:	mov	x0, x22
  41b3cc:	mov	x2, #0x14                  	// #20
  41b3d0:	bl	4110c0 <ferror@plt+0xf380>
  41b3d4:	adrp	x25, 45c000 <warn@@Base+0xc640>
  41b3d8:	mov	x19, x0
  41b3dc:	add	x20, sp, #0xdc
  41b3e0:	and	w0, w24, #0x7fff
  41b3e4:	add	x25, x25, #0x678
  41b3e8:	str	w0, [sp, #104]
  41b3ec:	b	41b464 <ferror@plt+0x19724>
  41b3f0:	ldr	x2, [x26, #920]
  41b3f4:	blr	x2
  41b3f8:	and	w27, w0, #0xffff
  41b3fc:	ldr	x3, [x26, #920]
  41b400:	mov	w1, #0x4                   	// #4
  41b404:	add	x0, sp, #0xe4
  41b408:	blr	x3
  41b40c:	str	x0, [sp, #112]
  41b410:	ldr	x3, [x26, #920]
  41b414:	mov	w1, #0x4                   	// #4
  41b418:	add	x0, sp, #0xe8
  41b41c:	blr	x3
  41b420:	mov	x28, x0
  41b424:	ldr	x4, [x26, #920]
  41b428:	mov	w1, #0x2                   	// #2
  41b42c:	add	x0, sp, #0xda
  41b430:	blr	x4
  41b434:	ldr	w2, [sp, #156]
  41b438:	and	w4, w27, #0x7fff
  41b43c:	cmp	w2, w4
  41b440:	csel	w1, w2, w4, hi  // hi = pmore
  41b444:	add	x4, x19, x28
  41b448:	and	w1, w1, #0xffff
  41b44c:	str	w1, [sp, #156]
  41b450:	ldr	w1, [sp, #104]
  41b454:	cmp	w27, w1
  41b458:	b.eq	41b544 <ferror@plt+0x19804>  // b.none
  41b45c:	mov	x19, x4
  41b460:	cbz	x28, 41b080 <ferror@plt+0x19340>
  41b464:	mov	x1, x25
  41b468:	mov	w2, #0x5                   	// #5
  41b46c:	mov	x0, #0x0                   	// #0
  41b470:	bl	401c70 <dcgettext@plt>
  41b474:	ldp	x1, x2, [sp, #120]
  41b478:	mov	x6, x0
  41b47c:	mov	x3, x19
  41b480:	add	x0, sp, #0xd8
  41b484:	mov	x5, #0x1                   	// #1
  41b488:	mov	x4, #0x14                  	// #20
  41b48c:	bl	410018 <ferror@plt+0xe2d8>
  41b490:	mov	x2, x0
  41b494:	mov	w1, #0x2                   	// #2
  41b498:	mov	x0, x20
  41b49c:	cbnz	x2, 41b3f0 <ferror@plt+0x196b0>
  41b4a0:	ldr	w0, [sp, #104]
  41b4a4:	cbnz	w0, 41b080 <ferror@plt+0x19340>
  41b4a8:	str	xzr, [sp, #112]
  41b4ac:	strh	w0, [sp, #218]
  41b4b0:	mov	x2, #0x10000               	// #65536
  41b4b4:	ldrh	w0, [sp, #104]
  41b4b8:	movk	x2, #0x1, lsl #32
  41b4bc:	strh	w0, [sp, #220]
  41b4c0:	mov	x0, #0x0                   	// #0
  41b4c4:	ldr	x1, [sp, #216]
  41b4c8:	and	x1, x1, #0xffffffff0000
  41b4cc:	cmp	x1, x2
  41b4d0:	b.eq	41b1fc <ferror@plt+0x194bc>  // b.none
  41b4d4:	mov	w2, #0x5                   	// #5
  41b4d8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b4dc:	mov	x0, #0x0                   	// #0
  41b4e0:	add	x1, x1, #0x688
  41b4e4:	bl	401c70 <dcgettext@plt>
  41b4e8:	mov	x6, x0
  41b4ec:	ldr	x1, [sp, #112]
  41b4f0:	add	x0, sp, #0xc8
  41b4f4:	ldr	x2, [sp, #128]
  41b4f8:	add	x3, x19, x1
  41b4fc:	ldr	x1, [sp, #120]
  41b500:	mov	x5, #0x1                   	// #1
  41b504:	mov	x4, #0x8                   	// #8
  41b508:	bl	410018 <ferror@plt+0xe2d8>
  41b50c:	cbz	x0, 41b080 <ferror@plt+0x19340>
  41b510:	ldr	x2, [x26, #920]
  41b514:	mov	w1, #0x4                   	// #4
  41b518:	add	x0, sp, #0xc8
  41b51c:	blr	x2
  41b520:	ldr	x1, [x23]
  41b524:	cmp	x0, x1
  41b528:	b.eq	41b080 <ferror@plt+0x19340>  // b.none
  41b52c:	ldr	x1, [sp, #160]
  41b530:	cmp	x0, x1
  41b534:	b.cs	41b3a8 <ferror@plt+0x19668>  // b.hs, b.nlast
  41b538:	ldr	x1, [sp, #168]
  41b53c:	add	x0, x1, x0
  41b540:	b	41b1fc <ferror@plt+0x194bc>
  41b544:	and	w0, w0, #0xffff
  41b548:	b	41b4ac <ferror@plt+0x1976c>
  41b54c:	nop
  41b550:	sub	sp, sp, #0x110
  41b554:	cmn	w7, #0x1
  41b558:	stp	x29, x30, [sp, #16]
  41b55c:	add	x29, sp, #0x10
  41b560:	stp	x19, x20, [sp, #32]
  41b564:	mov	x20, x0
  41b568:	mov	x19, x1
  41b56c:	stp	x23, x24, [sp, #64]
  41b570:	stp	x27, x28, [sp, #96]
  41b574:	str	x3, [sp, #120]
  41b578:	stp	x5, x4, [sp, #136]
  41b57c:	str	x6, [sp, #152]
  41b580:	str	x2, [sp, #200]
  41b584:	b.eq	41b5e0 <ferror@plt+0x198a0>  // b.none
  41b588:	mov	w24, w7
  41b58c:	cbz	w7, 41b63c <ferror@plt+0x198fc>
  41b590:	ldr	x2, [sp, #200]
  41b594:	mov	x1, x19
  41b598:	add	x4, sp, #0xc8
  41b59c:	add	x3, sp, #0xe0
  41b5a0:	mov	x0, x20
  41b5a4:	bl	410770 <ferror@plt+0xea30>
  41b5a8:	cbz	w0, 41b77c <ferror@plt+0x19a3c>
  41b5ac:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41b5b0:	adrp	x28, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41b5b4:	ldr	w0, [x0, #1184]
  41b5b8:	ldr	w1, [x28, #864]
  41b5bc:	cbz	w0, 41c224 <ferror@plt+0x1a4e4>
  41b5c0:	cbz	w1, 41cb7c <ferror@plt+0x1ae3c>
  41b5c4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b5c8:	add	x1, x1, #0xb30
  41b5cc:	mov	w2, #0x5                   	// #5
  41b5d0:	mov	x0, #0x0                   	// #0
  41b5d4:	bl	401c70 <dcgettext@plt>
  41b5d8:	bl	401cc0 <printf@plt>
  41b5dc:	b	41b690 <ferror@plt+0x19950>
  41b5e0:	ldrh	w0, [x0, #82]
  41b5e4:	cmp	w0, #0xfc
  41b5e8:	b.ls	41b79c <ferror@plt+0x19a5c>  // b.plast
  41b5ec:	mov	w1, #0x8217                	// #33303
  41b5f0:	cmp	w0, w1
  41b5f4:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b5f8:	b.hi	41b7c8 <ferror@plt+0x19a88>  // b.pmore
  41b5fc:	mov	w1, #0x5aa5                	// #23205
  41b600:	cmp	w0, w1
  41b604:	b.eq	41b63c <ferror@plt+0x198fc>  // b.none
  41b608:	b.ls	41b874 <ferror@plt+0x19b34>  // b.plast
  41b60c:	mov	w1, #0x7650                	// #30288
  41b610:	cmp	w0, w1
  41b614:	b.eq	41b63c <ferror@plt+0x198fc>  // b.none
  41b618:	mov	w1, #0x7676                	// #30326
  41b61c:	cmp	w0, w1
  41b620:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b624:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b628:	add	x1, x1, #0xaf0
  41b62c:	mov	w2, #0x5                   	// #5
  41b630:	mov	x0, #0x0                   	// #0
  41b634:	bl	401c70 <dcgettext@plt>
  41b638:	bl	44f9c0 <warn@@Base>
  41b63c:	ldr	x2, [sp, #200]
  41b640:	mov	x1, x19
  41b644:	add	x4, sp, #0xc8
  41b648:	add	x3, sp, #0xe0
  41b64c:	mov	x0, x20
  41b650:	bl	410a48 <ferror@plt+0xed08>
  41b654:	cbz	w0, 41b77c <ferror@plt+0x19a3c>
  41b658:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41b65c:	adrp	x28, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41b660:	ldr	w0, [x0, #1184]
  41b664:	ldr	w24, [x28, #864]
  41b668:	cbnz	w0, 41c244 <ferror@plt+0x1a504>
  41b66c:	cbz	w24, 41cb60 <ferror@plt+0x1ae20>
  41b670:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b674:	add	x1, x1, #0xd10
  41b678:	mov	w2, #0x5                   	// #5
  41b67c:	mov	x0, #0x0                   	// #0
  41b680:	mov	w24, #0x0                   	// #0
  41b684:	bl	401c70 <dcgettext@plt>
  41b688:	bl	401cc0 <printf@plt>
  41b68c:	nop
  41b690:	ldr	x0, [sp, #200]
  41b694:	cbz	x0, 41cb98 <ferror@plt+0x1ae58>
  41b698:	adrp	x0, 47f000 <warn@@Base+0x2f640>
  41b69c:	add	x0, x0, #0x370
  41b6a0:	str	x0, [sp, #176]
  41b6a4:	sub	x0, x0, #0x28
  41b6a8:	str	x0, [sp, #192]
  41b6ac:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41b6b0:	add	x0, x0, #0x488
  41b6b4:	stp	x25, x26, [sp, #80]
  41b6b8:	adrp	x25, 4ac000 <warn@@Base+0x5c640>
  41b6bc:	add	x25, x25, #0x4a0
  41b6c0:	str	x0, [sp, #112]
  41b6c4:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41b6c8:	add	x0, x0, #0xec0
  41b6cc:	mov	x23, #0x0                   	// #0
  41b6d0:	stp	x21, x22, [sp, #48]
  41b6d4:	mov	x21, #0x0                   	// #0
  41b6d8:	str	w24, [sp, #132]
  41b6dc:	str	x0, [sp, #168]
  41b6e0:	mov	w0, #0x1                   	// #1
  41b6e4:	str	w0, [sp, #184]
  41b6e8:	ldr	x0, [sp, #224]
  41b6ec:	ldr	w2, [x25]
  41b6f0:	add	x3, x0, x21
  41b6f4:	ldr	x1, [x0, x21]
  41b6f8:	ldr	x19, [x3, #8]
  41b6fc:	cbnz	w2, 41c538 <ferror@plt+0x1a7f8>
  41b700:	ldrh	w0, [x20, #82]
  41b704:	cmp	w0, #0x8
  41b708:	b.eq	41c7cc <ferror@plt+0x1aa8c>  // b.none
  41b70c:	cmp	w0, #0x2b
  41b710:	and	w0, w19, #0xff
  41b714:	csel	w22, w0, w19, eq  // eq = none
  41b718:	ldr	w3, [x28, #864]
  41b71c:	adrp	x2, 45c000 <warn@@Base+0xc640>
  41b720:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41b724:	add	x2, x2, #0x6d8
  41b728:	cmp	w3, #0x0
  41b72c:	add	x0, x0, #0x6c0
  41b730:	csel	x0, x0, x2, ne  // ne = any
  41b734:	mov	x2, x19
  41b738:	mov	w27, w22
  41b73c:	lsr	x26, x19, #32
  41b740:	bl	401cc0 <printf@plt>
  41b744:	ldrh	w0, [x20, #82]
  41b748:	cmp	w0, #0xfc
  41b74c:	b.hi	41c2cc <ferror@plt+0x1a58c>  // b.pmore
  41b750:	cmp	w0, #0x1
  41b754:	b.ls	41b900 <ferror@plt+0x19bc0>  // b.plast
  41b758:	sub	w0, w0, #0x2
  41b75c:	cmp	w0, #0xfa
  41b760:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41b764:	adrp	x1, 475000 <warn@@Base+0x25640>
  41b768:	add	x1, x1, #0x430
  41b76c:	ldrh	w0, [x1, w0, uxtw #1]
  41b770:	adr	x1, 41b77c <ferror@plt+0x19a3c>
  41b774:	add	x0, x1, w0, sxth #2
  41b778:	br	x0
  41b77c:	str	wzr, [sp, #184]
  41b780:	ldp	x29, x30, [sp, #16]
  41b784:	ldr	w0, [sp, #184]
  41b788:	ldp	x19, x20, [sp, #32]
  41b78c:	ldp	x23, x24, [sp, #64]
  41b790:	ldp	x27, x28, [sp, #96]
  41b794:	add	sp, sp, #0x110
  41b798:	ret
  41b79c:	cmp	w0, #0x1
  41b7a0:	b.ls	41b624 <ferror@plt+0x198e4>  // b.plast
  41b7a4:	sub	w0, w0, #0x2
  41b7a8:	cmp	w0, #0xfa
  41b7ac:	b.hi	41b624 <ferror@plt+0x198e4>  // b.pmore
  41b7b0:	adrp	x2, 475000 <warn@@Base+0x25640>
  41b7b4:	add	x2, x2, #0x628
  41b7b8:	ldrb	w0, [x2, w0, uxtw]
  41b7bc:	adr	x1, 41b7c8 <ferror@plt+0x19a88>
  41b7c0:	add	x0, x1, w0, sxtb #2
  41b7c4:	br	x0
  41b7c8:	mov	w1, #0xabc7                	// #43975
  41b7cc:	cmp	w0, w1
  41b7d0:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b7d4:	b.ls	41b810 <ferror@plt+0x19ad0>  // b.plast
  41b7d8:	mov	w1, #0xdead                	// #57005
  41b7dc:	cmp	w0, w1
  41b7e0:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b7e4:	b.ls	41b8d0 <ferror@plt+0x19b90>  // b.plast
  41b7e8:	mov	w1, #0xfeb0                	// #65200
  41b7ec:	cmp	w0, w1
  41b7f0:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b7f4:	b.ls	41b864 <ferror@plt+0x19b24>  // b.plast
  41b7f8:	add	w0, w0, #0x146
  41b7fc:	and	w0, w0, #0xffff
  41b800:	cmp	w0, #0x1
  41b804:	b.hi	41b624 <ferror@plt+0x198e4>  // b.pmore
  41b808:	mov	w24, #0x1                   	// #1
  41b80c:	b	41b590 <ferror@plt+0x19850>
  41b810:	mov	w1, #0x9041                	// #36929
  41b814:	cmp	w0, w1
  41b818:	b.eq	41b63c <ferror@plt+0x198fc>  // b.none
  41b81c:	b.ls	41b854 <ferror@plt+0x19b14>  // b.plast
  41b820:	mov	w1, #0x9080                	// #36992
  41b824:	cmp	w0, w1
  41b828:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b82c:	mov	w1, #0xa390                	// #41872
  41b830:	cmp	w0, w1
  41b834:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b838:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b83c:	add	x1, x1, #0xaf0
  41b840:	mov	w2, #0x5                   	// #5
  41b844:	mov	x0, #0x0                   	// #0
  41b848:	bl	401c70 <dcgettext@plt>
  41b84c:	bl	44f9c0 <warn@@Base>
  41b850:	b	41b63c <ferror@plt+0x198fc>
  41b854:	mov	w1, #0x9026                	// #36902
  41b858:	cmp	w0, w1
  41b85c:	b.ne	41b624 <ferror@plt+0x198e4>  // b.any
  41b860:	b	41b808 <ferror@plt+0x19ac8>
  41b864:	mov	w1, #0xf00d                	// #61453
  41b868:	cmp	w0, w1
  41b86c:	b.ne	41b624 <ferror@plt+0x198e4>  // b.any
  41b870:	b	41b808 <ferror@plt+0x19ac8>
  41b874:	mov	w1, #0x2530                	// #9520
  41b878:	cmp	w0, w1
  41b87c:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b880:	b.ls	41b8ac <ferror@plt+0x19b6c>  // b.plast
  41b884:	mov	w1, #0x4157                	// #16727
  41b888:	cmp	w0, w1
  41b88c:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b890:	mov	w1, #0x5441                	// #21569
  41b894:	cmp	w0, w1
  41b898:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b89c:	mov	w1, #0x3330                	// #13104
  41b8a0:	cmp	w0, w1
  41b8a4:	b.ne	41b624 <ferror@plt+0x198e4>  // b.any
  41b8a8:	b	41b808 <ferror@plt+0x19ac8>
  41b8ac:	mov	w1, #0x1223                	// #4643
  41b8b0:	cmp	w0, w1
  41b8b4:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b8b8:	mov	w1, #0xffffefa9            	// #-4183
  41b8bc:	add	w0, w0, w1
  41b8c0:	mov	w1, #0xfffd                	// #65533
  41b8c4:	tst	w0, w1
  41b8c8:	b.ne	41b624 <ferror@plt+0x198e4>  // b.any
  41b8cc:	b	41b808 <ferror@plt+0x19ac8>
  41b8d0:	mov	w1, #0xbaab                	// #47787
  41b8d4:	cmp	w0, w1
  41b8d8:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b8dc:	mov	w1, #0xbeef                	// #48879
  41b8e0:	cmp	w0, w1
  41b8e4:	b.eq	41b808 <ferror@plt+0x19ac8>  // b.none
  41b8e8:	mov	w1, #0xad45                	// #44357
  41b8ec:	cmp	w0, w1
  41b8f0:	b.ne	41b624 <ferror@plt+0x198e4>  // b.any
  41b8f4:	b	41b808 <ferror@plt+0x19ac8>
  41b8f8:	cmp	w22, #0xff
  41b8fc:	b.ls	41cd60 <ferror@plt+0x1b020>  // b.plast
  41b900:	mov	w2, #0x5                   	// #5
  41b904:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b908:	mov	x0, #0x0                   	// #0
  41b90c:	add	x1, x1, #0xdd0
  41b910:	bl	401c70 <dcgettext@plt>
  41b914:	mov	w24, #0x0                   	// #0
  41b918:	mov	x1, x27
  41b91c:	mov	x22, #0x0                   	// #0
  41b920:	bl	401cc0 <printf@plt>
  41b924:	cbz	x26, 41c630 <ferror@plt+0x1a8f0>
  41b928:	ldr	x0, [sp, #120]
  41b92c:	cmp	x0, #0x0
  41b930:	ldr	x0, [sp, #144]
  41b934:	ccmp	x0, x26, #0x0, ne  // ne = any
  41b938:	b.hi	41c688 <ferror@plt+0x1a948>  // b.pmore
  41b93c:	mov	w2, #0x5                   	// #5
  41b940:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b944:	mov	x0, #0x0                   	// #0
  41b948:	add	x1, x1, #0xe18
  41b94c:	str	wzr, [sp, #184]
  41b950:	bl	401c70 <dcgettext@plt>
  41b954:	mov	x1, x26
  41b958:	bl	44f3e8 <error@@Base>
  41b95c:	ldrh	w0, [x20, #82]
  41b960:	cmp	w0, #0x2b
  41b964:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  41b968:	b.ne	41ba88 <ferror@plt+0x19d48>  // b.any
  41b96c:	ldr	x0, [sp, #112]
  41b970:	ldr	x1, [x0]
  41b974:	mov	w0, #0xa                   	// #10
  41b978:	bl	401990 <putc@plt>
  41b97c:	ldr	w0, [x25]
  41b980:	cbnz	w0, 41b990 <ferror@plt+0x19c50>
  41b984:	ldrh	w0, [x20, #82]
  41b988:	cmp	w0, #0x8
  41b98c:	b.eq	41c7d4 <ferror@plt+0x1aa94>  // b.none
  41b990:	ldr	x0, [sp, #200]
  41b994:	add	x23, x23, #0x1
  41b998:	add	x21, x21, #0x18
  41b99c:	cmp	x0, x23
  41b9a0:	b.hi	41b6e8 <ferror@plt+0x199a8>  // b.pmore
  41b9a4:	ldp	x21, x22, [sp, #48]
  41b9a8:	ldp	x25, x26, [sp, #80]
  41b9ac:	ldr	x0, [sp, #224]
  41b9b0:	bl	401bc0 <free@plt>
  41b9b4:	ldr	w0, [sp, #184]
  41b9b8:	ldp	x29, x30, [sp, #16]
  41b9bc:	ldp	x19, x20, [sp, #32]
  41b9c0:	ldp	x23, x24, [sp, #64]
  41b9c4:	ldp	x27, x28, [sp, #96]
  41b9c8:	add	sp, sp, #0x110
  41b9cc:	ret
  41b9d0:	cmp	w22, #0x40
  41b9d4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41b9d8:	adrp	x0, 479000 <warn@@Base+0x29640>
  41b9dc:	add	x0, x0, #0xe70
  41b9e0:	add	x0, x0, #0x980
  41b9e4:	ldr	x22, [x0, x27, lsl #3]
  41b9e8:	cbz	x22, 41b900 <ferror@plt+0x19bc0>
  41b9ec:	ldr	w2, [x28, #864]
  41b9f0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41b9f4:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41b9f8:	add	x1, x1, #0xa90
  41b9fc:	cmp	w2, #0x0
  41ba00:	add	x0, x0, #0xa88
  41ba04:	csel	x0, x0, x1, ne  // ne = any
  41ba08:	mov	x1, x22
  41ba0c:	bl	401cc0 <printf@plt>
  41ba10:	ldrh	w1, [x20, #82]
  41ba14:	mov	w0, #0x9026                	// #36902
  41ba18:	cmp	w1, w0
  41ba1c:	b.ne	41c680 <ferror@plt+0x1a940>  // b.any
  41ba20:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ba24:	mov	x0, x22
  41ba28:	add	x1, x1, #0xde8
  41ba2c:	bl	401ba0 <strcmp@plt>
  41ba30:	cbnz	w0, 41c680 <ferror@plt+0x1a940>
  41ba34:	ldr	w0, [sp, #132]
  41ba38:	cbz	w0, 41c974 <ferror@plt+0x1ac34>
  41ba3c:	ldr	x0, [sp, #224]
  41ba40:	add	x0, x0, x21
  41ba44:	ldr	x2, [x0, #16]
  41ba48:	cmp	x2, #0x6
  41ba4c:	b.hi	41ca54 <ferror@plt+0x1ad14>  // b.pmore
  41ba50:	adrp	x1, 481000 <warn@@Base+0x31640>
  41ba54:	add	x1, x1, #0x570
  41ba58:	add	x1, x1, #0x7d0
  41ba5c:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41ba60:	add	x0, x0, #0xdf8
  41ba64:	ldr	x22, [x1, x2, lsl #3]
  41ba68:	mov	x1, x22
  41ba6c:	bl	401cc0 <printf@plt>
  41ba70:	ldrh	w0, [x20, #82]
  41ba74:	cmp	x22, #0x0
  41ba78:	cset	w24, ne  // ne = any
  41ba7c:	cmp	w0, #0x2b
  41ba80:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  41ba84:	b.eq	41b96c <ferror@plt+0x19c2c>  // b.none
  41ba88:	ldr	x1, [sp, #168]
  41ba8c:	mov	x0, x22
  41ba90:	bl	401ba0 <strcmp@plt>
  41ba94:	cbnz	w0, 41b96c <ferror@plt+0x19c2c>
  41ba98:	sbfx	x1, x19, #8, #24
  41ba9c:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41baa0:	add	x0, x0, #0xea8
  41baa4:	bl	401cc0 <printf@plt>
  41baa8:	b	41b96c <ferror@plt+0x19c2c>
  41baac:	cmp	w22, #0x10
  41bab0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bab4:	adrp	x0, 47d000 <warn@@Base+0x2d640>
  41bab8:	add	x0, x0, #0x170
  41babc:	add	x0, x0, #0x708
  41bac0:	ldr	x22, [x0, x27, lsl #3]
  41bac4:	b	41b9e8 <ferror@plt+0x19ca8>
  41bac8:	mov	w1, #0xbeef                	// #48879
  41bacc:	cmp	w0, w1
  41bad0:	b.eq	41bafc <ferror@plt+0x19dbc>  // b.none
  41bad4:	mov	w1, #0xdead                	// #57005
  41bad8:	cmp	w0, w1
  41badc:	b.ne	41c180 <ferror@plt+0x1a440>  // b.any
  41bae0:	cmp	w22, #0x7
  41bae4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bae8:	adrp	x0, 479000 <warn@@Base+0x29640>
  41baec:	add	x0, x0, #0xe70
  41baf0:	add	x0, x0, #0x288
  41baf4:	ldr	x22, [x0, x27, lsl #3]
  41baf8:	b	41b9e8 <ferror@plt+0x19ca8>
  41bafc:	cmp	w22, #0x22
  41bb00:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bb04:	adrp	x0, 479000 <warn@@Base+0x29640>
  41bb08:	add	x0, x0, #0xe70
  41bb0c:	add	x0, x0, #0x170
  41bb10:	ldr	x22, [x0, x27, lsl #3]
  41bb14:	b	41b9e8 <ferror@plt+0x19ca8>
  41bb18:	cmp	w22, #0x40
  41bb1c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bb20:	adrp	x0, 476000 <warn@@Base+0x26640>
  41bb24:	add	x0, x0, #0xb70
  41bb28:	add	x0, x0, #0xc98
  41bb2c:	ldr	x22, [x0, x27, lsl #3]
  41bb30:	b	41b9e8 <ferror@plt+0x19ca8>
  41bb34:	mov	w1, #0x9041                	// #36929
  41bb38:	cmp	w0, w1
  41bb3c:	b.eq	41bb18 <ferror@plt+0x19dd8>  // b.none
  41bb40:	b.ls	41c5dc <ferror@plt+0x1a89c>  // b.plast
  41bb44:	mov	w1, #0xa390                	// #41872
  41bb48:	cmp	w0, w1
  41bb4c:	b.eq	41bdb0 <ferror@plt+0x1a070>  // b.none
  41bb50:	mov	w1, #0xabc7                	// #43975
  41bb54:	cmp	w0, w1
  41bb58:	b.eq	41c068 <ferror@plt+0x1a328>  // b.none
  41bb5c:	mov	w1, #0x9080                	// #36992
  41bb60:	cmp	w0, w1
  41bb64:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41bb68:	cmp	w22, #0x33
  41bb6c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bb70:	adrp	x0, 478000 <warn@@Base+0x28640>
  41bb74:	add	x0, x0, #0xd70
  41bb78:	add	x0, x0, #0x7d0
  41bb7c:	ldr	x22, [x0, x27, lsl #3]
  41bb80:	b	41b9e8 <ferror@plt+0x19ca8>
  41bb84:	cmp	w22, #0xc
  41bb88:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bb8c:	adrp	x0, 478000 <warn@@Base+0x28640>
  41bb90:	add	x0, x0, #0xd70
  41bb94:	add	x0, x0, #0x9b8
  41bb98:	ldr	x22, [x0, x27, lsl #3]
  41bb9c:	b	41b9e8 <ferror@plt+0x19ca8>
  41bba0:	mov	w1, #0x4157                	// #16727
  41bba4:	cmp	w0, w1
  41bba8:	b.eq	41cc10 <ferror@plt+0x1aed0>  // b.none
  41bbac:	b.ls	41bbf4 <ferror@plt+0x19eb4>  // b.plast
  41bbb0:	mov	w1, #0x5441                	// #21569
  41bbb4:	cmp	w0, w1
  41bbb8:	b.eq	41cc28 <ferror@plt+0x1aee8>  // b.none
  41bbbc:	b.ls	41c5f8 <ferror@plt+0x1a8b8>  // b.plast
  41bbc0:	mov	w1, #0x5aa5                	// #23205
  41bbc4:	cmp	w0, w1
  41bbc8:	b.eq	41c3d4 <ferror@plt+0x1a694>  // b.none
  41bbcc:	mov	w1, #0x7650                	// #30288
  41bbd0:	cmp	w0, w1
  41bbd4:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41bbd8:	cmp	w22, #0x8
  41bbdc:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bbe0:	adrp	x0, 478000 <warn@@Base+0x28640>
  41bbe4:	add	x0, x0, #0xd70
  41bbe8:	add	x0, x0, #0x970
  41bbec:	ldr	x22, [x0, x27, lsl #3]
  41bbf0:	b	41b9e8 <ferror@plt+0x19ca8>
  41bbf4:	mov	w1, #0x1223                	// #4643
  41bbf8:	cmp	w0, w1
  41bbfc:	b.eq	41cba4 <ferror@plt+0x1ae64>  // b.none
  41bc00:	b.ls	41c614 <ferror@plt+0x1a8d4>  // b.plast
  41bc04:	mov	w1, #0x2530                	// #9520
  41bc08:	cmp	w0, w1
  41bc0c:	b.eq	41c4d4 <ferror@plt+0x1a794>  // b.none
  41bc10:	mov	w1, #0x3330                	// #13104
  41bc14:	cmp	w0, w1
  41bc18:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41bc1c:	cmp	w22, #0xc
  41bc20:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bc24:	adrp	x0, 479000 <warn@@Base+0x29640>
  41bc28:	add	x0, x0, #0xe70
  41bc2c:	add	x0, x0, #0x2c8
  41bc30:	ldr	x22, [x0, x27, lsl #3]
  41bc34:	b	41b9e8 <ferror@plt+0x19ca8>
  41bc38:	cmp	w22, #0x24
  41bc3c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bc40:	adrp	x0, 477000 <warn@@Base+0x27640>
  41bc44:	add	x0, x0, #0xc70
  41bc48:	add	x0, x0, #0x808
  41bc4c:	ldr	x22, [x0, x27, lsl #3]
  41bc50:	b	41b9e8 <ferror@plt+0x19ca8>
  41bc54:	cmp	w22, #0x24
  41bc58:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bc5c:	adrp	x0, 479000 <warn@@Base+0x29640>
  41bc60:	add	x0, x0, #0xe70
  41bc64:	add	x0, x0, #0xc58
  41bc68:	ldr	x22, [x0, x27, lsl #3]
  41bc6c:	b	41b9e8 <ferror@plt+0x19ca8>
  41bc70:	cmp	w22, #0x1f
  41bc74:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bc78:	adrp	x0, 47d000 <warn@@Base+0x2d640>
  41bc7c:	add	x0, x0, #0x170
  41bc80:	add	x0, x0, #0x790
  41bc84:	ldr	x22, [x0, x27, lsl #3]
  41bc88:	b	41b9e8 <ferror@plt+0x19ca8>
  41bc8c:	cmp	w22, #0x18
  41bc90:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bc94:	ldr	x0, [sp, #176]
  41bc98:	sub	x0, x0, #0xf0
  41bc9c:	ldr	x22, [x0, x27, lsl #3]
  41bca0:	b	41b9e8 <ferror@plt+0x19ca8>
  41bca4:	cmp	w22, #0xfb
  41bca8:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bcac:	adrp	x0, 47d000 <warn@@Base+0x2d640>
  41bcb0:	add	x0, x0, #0x170
  41bcb4:	add	x0, x0, #0xf98
  41bcb8:	ldr	x22, [x0, x27, lsl #3]
  41bcbc:	b	41b9e8 <ferror@plt+0x19ca8>
  41bcc0:	cmp	w22, #0x15
  41bcc4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bcc8:	adrp	x0, 477000 <warn@@Base+0x27640>
  41bccc:	add	x0, x0, #0xc70
  41bcd0:	add	x0, x0, #0x580
  41bcd4:	ldr	x22, [x0, x27, lsl #3]
  41bcd8:	b	41b9e8 <ferror@plt+0x19ca8>
  41bcdc:	mov	x0, x27
  41bce0:	bl	402670 <ferror@plt+0x930>
  41bce4:	mov	x22, x0
  41bce8:	b	41b9e8 <ferror@plt+0x19ca8>
  41bcec:	cmp	w22, #0x8d
  41bcf0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bcf4:	adrp	x0, 47d000 <warn@@Base+0x2d640>
  41bcf8:	add	x0, x0, #0x170
  41bcfc:	add	x0, x0, #0xe8
  41bd00:	ldr	x22, [x0, x27, lsl #3]
  41bd04:	b	41b9e8 <ferror@plt+0x19ca8>
  41bd08:	cmp	w22, #0x69
  41bd0c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bd10:	adrp	x0, 47c000 <warn@@Base+0x2c640>
  41bd14:	add	x0, x0, #0x70
  41bd18:	add	x0, x0, #0xe98
  41bd1c:	ldr	x22, [x0, x27, lsl #3]
  41bd20:	b	41b9e8 <ferror@plt+0x19ca8>
  41bd24:	cmp	w22, #0xff
  41bd28:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bd2c:	adrp	x0, 478000 <warn@@Base+0x28640>
  41bd30:	add	x0, x0, #0xd70
  41bd34:	add	x0, x0, #0xa70
  41bd38:	ldr	x22, [x0, x27, lsl #3]
  41bd3c:	b	41b9e8 <ferror@plt+0x19ca8>
  41bd40:	cmp	w22, #0xff
  41bd44:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bd48:	adrp	x0, 475000 <warn@@Base+0x25640>
  41bd4c:	add	x0, x0, #0xa70
  41bd50:	add	x0, x0, #0xc78
  41bd54:	ldr	x22, [x0, x27, lsl #3]
  41bd58:	b	41b9e8 <ferror@plt+0x19ca8>
  41bd5c:	cmp	w22, #0xc
  41bd60:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bd64:	adrp	x0, 479000 <warn@@Base+0x29640>
  41bd68:	add	x0, x0, #0xe70
  41bd6c:	add	x0, x0, #0xbf0
  41bd70:	ldr	x22, [x0, x27, lsl #3]
  41bd74:	b	41b9e8 <ferror@plt+0x19ca8>
  41bd78:	cmp	w22, #0xe4
  41bd7c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bd80:	adrp	x0, 478000 <warn@@Base+0x28640>
  41bd84:	add	x0, x0, #0xd70
  41bd88:	add	x0, x0, #0xa8
  41bd8c:	ldr	x22, [x0, x27, lsl #3]
  41bd90:	b	41b9e8 <ferror@plt+0x19ca8>
  41bd94:	cmp	w22, #0x11
  41bd98:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bd9c:	adrp	x0, 478000 <warn@@Base+0x28640>
  41bda0:	add	x0, x0, #0xd70
  41bda4:	add	x0, x0, #0x18
  41bda8:	ldr	x22, [x0, x27, lsl #3]
  41bdac:	b	41b9e8 <ferror@plt+0x19ca8>
  41bdb0:	cmp	w22, #0xfb
  41bdb4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bdb8:	adrp	x0, 47e000 <warn@@Base+0x2e640>
  41bdbc:	add	x0, x0, #0x270
  41bdc0:	add	x0, x0, #0x6d8
  41bdc4:	ldr	x22, [x0, x27, lsl #3]
  41bdc8:	b	41b9e8 <ferror@plt+0x19ca8>
  41bdcc:	cmp	w22, #0xfe
  41bdd0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bdd4:	adrp	x0, 47a000 <warn@@Base+0x2a640>
  41bdd8:	add	x0, x0, #0xf70
  41bddc:	add	x0, x0, #0xc88
  41bde0:	ldr	x22, [x0, x27, lsl #3]
  41bde4:	b	41b9e8 <ferror@plt+0x19ca8>
  41bde8:	cmp	w22, #0x7
  41bdec:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bdf0:	adrp	x0, 477000 <warn@@Base+0x27640>
  41bdf4:	add	x0, x0, #0xc70
  41bdf8:	add	x0, x0, #0x7c8
  41bdfc:	ldr	x22, [x0, x27, lsl #3]
  41be00:	b	41b9e8 <ferror@plt+0x19ca8>
  41be04:	cmp	w22, #0xf5
  41be08:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41be0c:	adrp	x0, 475000 <warn@@Base+0x25640>
  41be10:	add	x0, x0, #0xa70
  41be14:	add	x0, x0, #0x4c8
  41be18:	ldr	x22, [x0, x27, lsl #3]
  41be1c:	b	41b9e8 <ferror@plt+0x19ca8>
  41be20:	cmp	w22, #0xb
  41be24:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41be28:	adrp	x0, 47e000 <warn@@Base+0x2e640>
  41be2c:	add	x0, x0, #0x270
  41be30:	add	x0, x0, #0x678
  41be34:	ldr	x22, [x0, x27, lsl #3]
  41be38:	b	41b9e8 <ferror@plt+0x19ca8>
  41be3c:	cmp	w22, #0xfe
  41be40:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41be44:	adrp	x0, 47c000 <warn@@Base+0x2c640>
  41be48:	add	x0, x0, #0x70
  41be4c:	add	x0, x0, #0x380
  41be50:	ldr	x22, [x0, x27, lsl #3]
  41be54:	b	41b9e8 <ferror@plt+0x19ca8>
  41be58:	cmp	w22, #0xe0
  41be5c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41be60:	adrp	x0, 47d000 <warn@@Base+0x2d640>
  41be64:	add	x0, x0, #0x170
  41be68:	add	x0, x0, #0x890
  41be6c:	ldr	x22, [x0, x27, lsl #3]
  41be70:	b	41b9e8 <ferror@plt+0x19ca8>
  41be74:	cmp	w22, #0x2a
  41be78:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41be7c:	adrp	x0, 477000 <warn@@Base+0x27640>
  41be80:	add	x0, x0, #0xc70
  41be84:	add	x0, x0, #0x670
  41be88:	ldr	x22, [x0, x27, lsl #3]
  41be8c:	b	41b9e8 <ferror@plt+0x19ca8>
  41be90:	cmp	w22, #0xfb
  41be94:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41be98:	adrp	x0, 476000 <warn@@Base+0x26640>
  41be9c:	add	x0, x0, #0xb70
  41bea0:	add	x0, x0, #0xea0
  41bea4:	ldr	x22, [x0, x27, lsl #3]
  41bea8:	b	41b9e8 <ferror@plt+0x19ca8>
  41beac:	cmp	w22, #0xfc
  41beb0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41beb4:	adrp	x0, 477000 <warn@@Base+0x27640>
  41beb8:	add	x0, x0, #0xc70
  41bebc:	add	x0, x0, #0x930
  41bec0:	ldr	x22, [x0, x27, lsl #3]
  41bec4:	b	41b9e8 <ferror@plt+0x19ca8>
  41bec8:	cmp	w22, #0x3d
  41becc:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bed0:	adrp	x0, 480000 <warn@@Base+0x30640>
  41bed4:	add	x0, x0, #0x470
  41bed8:	add	x0, x0, #0x6f0
  41bedc:	ldr	x22, [x0, x27, lsl #3]
  41bee0:	b	41b9e8 <ferror@plt+0x19ca8>
  41bee4:	cmp	w22, #0x96
  41bee8:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41beec:	adrp	x0, 480000 <warn@@Base+0x30640>
  41bef0:	add	x0, x0, #0x470
  41bef4:	add	x0, x0, #0x238
  41bef8:	ldr	x22, [x0, x27, lsl #3]
  41befc:	b	41b9e8 <ferror@plt+0x19ca8>
  41bf00:	cmp	w22, #0xdd
  41bf04:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bf08:	adrp	x0, 479000 <warn@@Base+0x29640>
  41bf0c:	add	x0, x0, #0xe70
  41bf10:	add	x0, x0, #0xe98
  41bf14:	ldr	x22, [x0, x27, lsl #3]
  41bf18:	b	41b9e8 <ferror@plt+0x19ca8>
  41bf1c:	cmp	w22, #0x46
  41bf20:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bf24:	adrp	x0, 481000 <warn@@Base+0x31640>
  41bf28:	add	x0, x0, #0x570
  41bf2c:	add	x0, x0, #0x358
  41bf30:	ldr	x22, [x0, x27, lsl #3]
  41bf34:	b	41b9e8 <ferror@plt+0x19ca8>
  41bf38:	cmp	w22, #0xff
  41bf3c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bf40:	adrp	x0, 476000 <warn@@Base+0x26640>
  41bf44:	add	x0, x0, #0xb70
  41bf48:	add	x0, x0, #0x378
  41bf4c:	ldr	x22, [x0, x27, lsl #3]
  41bf50:	b	41b9e8 <ferror@plt+0x19ca8>
  41bf54:	cmp	w22, #0x11
  41bf58:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bf5c:	ldr	x0, [sp, #176]
  41bf60:	add	x0, x0, #0x2f8
  41bf64:	ldr	x22, [x0, x27, lsl #3]
  41bf68:	b	41b9e8 <ferror@plt+0x19ca8>
  41bf6c:	cmp	w22, #0x15
  41bf70:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bf74:	adrp	x0, 47e000 <warn@@Base+0x2e640>
  41bf78:	add	x0, x0, #0x270
  41bf7c:	add	x0, x0, #0xeb8
  41bf80:	ldr	x22, [x0, x27, lsl #3]
  41bf84:	b	41b9e8 <ferror@plt+0x19ca8>
  41bf88:	cmp	w22, #0xc
  41bf8c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bf90:	ldr	x0, [sp, #176]
  41bf94:	add	x0, x0, #0x388
  41bf98:	ldr	x22, [x0, x27, lsl #3]
  41bf9c:	b	41b9e8 <ferror@plt+0x19ca8>
  41bfa0:	cmp	w22, #0x8
  41bfa4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bfa8:	adrp	x0, 480000 <warn@@Base+0x30640>
  41bfac:	add	x0, x0, #0x470
  41bfb0:	add	x0, x0, #0x8e0
  41bfb4:	ldr	x22, [x0, x27, lsl #3]
  41bfb8:	b	41b9e8 <ferror@plt+0x19ca8>
  41bfbc:	cmp	w22, #0x13
  41bfc0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bfc4:	adrp	x0, 481000 <warn@@Base+0x31640>
  41bfc8:	add	x0, x0, #0x570
  41bfcc:	add	x0, x0, #0x48
  41bfd0:	ldr	x22, [x0, x27, lsl #3]
  41bfd4:	b	41b9e8 <ferror@plt+0x19ca8>
  41bfd8:	cmp	w22, #0x14
  41bfdc:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bfe0:	adrp	x0, 47e000 <warn@@Base+0x2e640>
  41bfe4:	add	x0, x0, #0x270
  41bfe8:	add	x0, x0, #0xf68
  41bfec:	ldr	x22, [x0, x27, lsl #3]
  41bff0:	b	41b9e8 <ferror@plt+0x19ca8>
  41bff4:	cmp	w22, #0x4d
  41bff8:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41bffc:	adrp	x0, 481000 <warn@@Base+0x31640>
  41c000:	add	x0, x0, #0x570
  41c004:	add	x0, x0, #0xe8
  41c008:	ldr	x22, [x0, x27, lsl #3]
  41c00c:	b	41b9e8 <ferror@plt+0x19ca8>
  41c010:	cmp	w22, #0xf3
  41c014:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c018:	ldr	x0, [sp, #176]
  41c01c:	add	x0, x0, #0x428
  41c020:	ldr	x22, [x0, x27, lsl #3]
  41c024:	b	41b9e8 <ferror@plt+0x19ca8>
  41c028:	cmp	w22, #0xe
  41c02c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c030:	ldr	x0, [sp, #176]
  41c034:	add	x0, x0, #0xb8
  41c038:	ldr	x22, [x0, x27, lsl #3]
  41c03c:	b	41b9e8 <ferror@plt+0x19ca8>
  41c040:	mov	w1, #0x9041                	// #36929
  41c044:	cmp	w0, w1
  41c048:	b.eq	41bb18 <ferror@plt+0x19dd8>  // b.none
  41c04c:	b.ls	41c484 <ferror@plt+0x1a744>  // b.plast
  41c050:	mov	w1, #0xa390                	// #41872
  41c054:	cmp	w0, w1
  41c058:	b.eq	41bdb0 <ferror@plt+0x1a070>  // b.none
  41c05c:	mov	w1, #0xabc7                	// #43975
  41c060:	cmp	w0, w1
  41c064:	b.ne	41c46c <ferror@plt+0x1a72c>  // b.any
  41c068:	cmp	w22, #0x38
  41c06c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c070:	ldr	x0, [sp, #176]
  41c074:	add	x0, x0, #0x130
  41c078:	ldr	x22, [x0, x27, lsl #3]
  41c07c:	b	41b9e8 <ferror@plt+0x19ca8>
  41c080:	cmp	w22, #0x35
  41c084:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c088:	adrp	x0, 47d000 <warn@@Base+0x2d640>
  41c08c:	add	x0, x0, #0x170
  41c090:	add	x0, x0, #0x558
  41c094:	ldr	x22, [x0, x27, lsl #3]
  41c098:	b	41b9e8 <ferror@plt+0x19ca8>
  41c09c:	cmp	w22, #0x8
  41c0a0:	b.eq	41cf50 <ferror@plt+0x1b210>  // b.none
  41c0a4:	b.hi	41c288 <ferror@plt+0x1a548>  // b.pmore
  41c0a8:	cmp	w22, #0x4
  41c0ac:	b.eq	41cf1c <ferror@plt+0x1b1dc>  // b.none
  41c0b0:	b.ls	41c268 <ferror@plt+0x1a528>  // b.plast
  41c0b4:	cmp	w22, #0x6
  41c0b8:	b.eq	41ce60 <ferror@plt+0x1b120>  // b.none
  41c0bc:	cmp	w22, #0x7
  41c0c0:	b.ne	41cc44 <ferror@plt+0x1af04>  // b.any
  41c0c4:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c0c8:	add	x22, x22, #0x960
  41c0cc:	b	41b9ec <ferror@plt+0x19cac>
  41c0d0:	cmp	w22, #0xc
  41c0d4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c0d8:	adrp	x0, 481000 <warn@@Base+0x31640>
  41c0dc:	add	x0, x0, #0x570
  41c0e0:	add	x0, x0, #0x768
  41c0e4:	ldr	x22, [x0, x27, lsl #3]
  41c0e8:	b	41b9e8 <ferror@plt+0x19ca8>
  41c0ec:	cmp	w22, #0xd
  41c0f0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c0f4:	ldr	x0, [sp, #192]
  41c0f8:	ldr	x22, [x0, x27, lsl #3]
  41c0fc:	b	41b9e8 <ferror@plt+0x19ca8>
  41c100:	cmp	w22, #0x39
  41c104:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c108:	adrp	x0, 47c000 <warn@@Base+0x2c640>
  41c10c:	add	x0, x0, #0x70
  41c110:	add	x0, x0, #0xb78
  41c114:	ldr	x22, [x0, x27, lsl #3]
  41c118:	b	41b9e8 <ferror@plt+0x19ca8>
  41c11c:	cmp	w22, #0x2
  41c120:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c124:	adrp	x0, 479000 <warn@@Base+0x29640>
  41c128:	add	x0, x0, #0xe70
  41c12c:	add	x0, x0, #0xd80
  41c130:	ldr	x22, [x0, x27, lsl #3]
  41c134:	b	41b9e8 <ferror@plt+0x19ca8>
  41c138:	cmp	w22, #0xc
  41c13c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c140:	adrp	x0, 479000 <warn@@Base+0x29640>
  41c144:	add	x0, x0, #0xe70
  41c148:	add	x0, x0, #0xb88
  41c14c:	ldr	x22, [x0, x27, lsl #3]
  41c150:	b	41b9e8 <ferror@plt+0x19ca8>
  41c154:	ldurh	w1, [x20, #73]
  41c158:	mov	x0, #0x3200                	// #12800
  41c15c:	cmp	x1, x0
  41c160:	b.eq	41cdcc <ferror@plt+0x1b08c>  // b.none
  41c164:	cmp	w22, #0x1a
  41c168:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c16c:	adrp	x0, 481000 <warn@@Base+0x31640>
  41c170:	add	x0, x0, #0x570
  41c174:	add	x0, x0, #0x690
  41c178:	ldr	x22, [x0, x27, lsl #3]
  41c17c:	b	41b9e8 <ferror@plt+0x19ca8>
  41c180:	mov	w1, #0xbaab                	// #47787
  41c184:	cmp	w0, w1
  41c188:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c18c:	cmp	w22, #0x20
  41c190:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c194:	ldr	x0, [sp, #176]
  41c198:	add	x0, x0, #0xd78
  41c19c:	ldr	x22, [x0, x27, lsl #3]
  41c1a0:	b	41b9e8 <ferror@plt+0x19ca8>
  41c1a4:	cmp	w22, #0x81
  41c1a8:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c1ac:	adrp	x0, 480000 <warn@@Base+0x30640>
  41c1b0:	add	x0, x0, #0x470
  41c1b4:	add	x0, x0, #0xd38
  41c1b8:	ldr	x22, [x0, x27, lsl #3]
  41c1bc:	b	41b9e8 <ferror@plt+0x19ca8>
  41c1c0:	cmp	w22, #0x408
  41c1c4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c1c8:	adrp	x0, 482000 <warn@@Base+0x32640>
  41c1cc:	add	x0, x0, #0x488
  41c1d0:	ldr	x22, [x0, x27, lsl #3]
  41c1d4:	b	41b9e8 <ferror@plt+0x19ca8>
  41c1d8:	cmp	w22, #0x1f
  41c1dc:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c1e0:	ldr	x0, [sp, #176]
  41c1e4:	add	x0, x0, #0xc78
  41c1e8:	ldr	x22, [x0, x27, lsl #3]
  41c1ec:	b	41b9e8 <ferror@plt+0x19ca8>
  41c1f0:	cmp	w22, #0x96
  41c1f4:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c1f8:	ldr	x0, [sp, #176]
  41c1fc:	add	x0, x0, #0xe80
  41c200:	ldr	x22, [x0, x27, lsl #3]
  41c204:	b	41b9e8 <ferror@plt+0x19ca8>
  41c208:	cmp	w22, #0x81
  41c20c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c210:	adrp	x0, 480000 <warn@@Base+0x30640>
  41c214:	add	x0, x0, #0x470
  41c218:	add	x0, x0, #0x928
  41c21c:	ldr	x22, [x0, x27, lsl #3]
  41c220:	b	41b9e8 <ferror@plt+0x19ca8>
  41c224:	cbz	w1, 41cb44 <ferror@plt+0x1ae04>
  41c228:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c22c:	add	x1, x1, #0xc50
  41c230:	mov	w2, #0x5                   	// #5
  41c234:	mov	x0, #0x0                   	// #0
  41c238:	bl	401c70 <dcgettext@plt>
  41c23c:	bl	401cc0 <printf@plt>
  41c240:	b	41b690 <ferror@plt+0x19950>
  41c244:	cbz	w24, 41cb28 <ferror@plt+0x1ade8>
  41c248:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c24c:	add	x1, x1, #0xbc8
  41c250:	mov	w2, #0x5                   	// #5
  41c254:	mov	w24, #0x0                   	// #0
  41c258:	mov	x0, #0x0                   	// #0
  41c25c:	bl	401c70 <dcgettext@plt>
  41c260:	bl	401cc0 <printf@plt>
  41c264:	b	41b690 <ferror@plt+0x19950>
  41c268:	cmp	w22, #0x2
  41c26c:	b.eq	41ce88 <ferror@plt+0x1b148>  // b.none
  41c270:	b.ls	41cbd0 <ferror@plt+0x1ae90>  // b.plast
  41c274:	cmp	w22, #0x3
  41c278:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c27c:	add	x22, x22, #0x950
  41c280:	b.eq	41b9ec <ferror@plt+0x19cac>  // b.none
  41c284:	b	41b900 <ferror@plt+0x19bc0>
  41c288:	cmp	w22, #0xc
  41c28c:	b.eq	41cef8 <ferror@plt+0x1b1b8>  // b.none
  41c290:	b.ls	41c2b0 <ferror@plt+0x1a570>  // b.plast
  41c294:	cmp	w22, #0xc8
  41c298:	b.eq	41ce54 <ferror@plt+0x1b114>  // b.none
  41c29c:	cmp	w22, #0xc9
  41c2a0:	b.ne	41cc58 <ferror@plt+0x1af18>  // b.any
  41c2a4:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c2a8:	add	x22, x22, #0x8b8
  41c2ac:	b	41b9ec <ferror@plt+0x19cac>
  41c2b0:	cmp	w22, #0xa
  41c2b4:	b.eq	41ce30 <ferror@plt+0x1b0f0>  // b.none
  41c2b8:	cmp	w22, #0xb
  41c2bc:	b.ne	41cbbc <ferror@plt+0x1ae7c>  // b.any
  41c2c0:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c2c4:	add	x22, x22, #0x910
  41c2c8:	b	41b9ec <ferror@plt+0x19cac>
  41c2cc:	mov	w1, #0x7676                	// #30326
  41c2d0:	cmp	w0, w1
  41c2d4:	b.eq	41bb84 <ferror@plt+0x19e44>  // b.none
  41c2d8:	b.ls	41c3a8 <ferror@plt+0x1a668>  // b.plast
  41c2dc:	mov	w1, #0xad45                	// #44357
  41c2e0:	cmp	w0, w1
  41c2e4:	b.eq	41cc6c <ferror@plt+0x1af2c>  // b.none
  41c2e8:	b.ls	41c040 <ferror@plt+0x1a300>  // b.plast
  41c2ec:	mov	w1, #0xf00d                	// #61453
  41c2f0:	cmp	w0, w1
  41c2f4:	b.eq	41cbf8 <ferror@plt+0x1aeb8>  // b.none
  41c2f8:	b.ls	41c3f0 <ferror@plt+0x1a6b0>  // b.plast
  41c2fc:	mov	w1, #0xfeb0                	// #65200
  41c300:	cmp	w0, w1
  41c304:	b.eq	41bf88 <ferror@plt+0x1a248>  // b.none
  41c308:	mov	w1, #0xfeba                	// #65210
  41c30c:	cmp	w0, w1
  41c310:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c314:	cmp	w22, #0x6
  41c318:	b.eq	41cf44 <ferror@plt+0x1b204>  // b.none
  41c31c:	b.ls	41c348 <ferror@plt+0x1a608>  // b.plast
  41c320:	cmp	w22, #0xa
  41c324:	b.eq	41ceec <ferror@plt+0x1b1ac>  // b.none
  41c328:	b.ls	41c38c <ferror@plt+0x1a64c>  // b.plast
  41c32c:	cmp	w22, #0xc8
  41c330:	b.eq	41cdb4 <ferror@plt+0x1b074>  // b.none
  41c334:	cmp	w22, #0xc9
  41c338:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c33c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c340:	add	x22, x22, #0x878
  41c344:	b	41b9ec <ferror@plt+0x19cac>
  41c348:	cmp	w22, #0x3
  41c34c:	b.eq	41cee0 <ferror@plt+0x1b1a0>  // b.none
  41c350:	b.ls	41c370 <ferror@plt+0x1a630>  // b.plast
  41c354:	cmp	w22, #0x4
  41c358:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c35c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c360:	add	x0, x0, #0x7d0
  41c364:	add	x22, x22, #0x838
  41c368:	csel	x22, x22, x0, ne  // ne = any
  41c36c:	b	41b9ec <ferror@plt+0x19cac>
  41c370:	cmp	w22, #0x1
  41c374:	b.eq	41ce3c <ferror@plt+0x1b0fc>  // b.none
  41c378:	cmp	w22, #0x2
  41c37c:	b.ne	41cbe8 <ferror@plt+0x1aea8>  // b.any
  41c380:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c384:	add	x22, x22, #0x770
  41c388:	b	41b9ec <ferror@plt+0x19cac>
  41c38c:	cmp	w22, #0x8
  41c390:	b.eq	41ce48 <ferror@plt+0x1b108>  // b.none
  41c394:	cmp	w22, #0x9
  41c398:	b.ne	41cd00 <ferror@plt+0x1afc0>  // b.any
  41c39c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41c3a0:	add	x22, x22, #0x810
  41c3a4:	b	41b9ec <ferror@plt+0x19cac>
  41c3a8:	mov	w1, #0x4157                	// #16727
  41c3ac:	cmp	w0, w1
  41c3b0:	b.eq	41cc10 <ferror@plt+0x1aed0>  // b.none
  41c3b4:	b.ls	41c4b8 <ferror@plt+0x1a778>  // b.plast
  41c3b8:	mov	w1, #0x5441                	// #21569
  41c3bc:	cmp	w0, w1
  41c3c0:	b.eq	41cc28 <ferror@plt+0x1aee8>  // b.none
  41c3c4:	b.ls	41c420 <ferror@plt+0x1a6e0>  // b.plast
  41c3c8:	mov	w1, #0x5aa5                	// #23205
  41c3cc:	cmp	w0, w1
  41c3d0:	b.ne	41c454 <ferror@plt+0x1a714>  // b.any
  41c3d4:	cmp	w22, #0x9
  41c3d8:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c3dc:	adrp	x0, 478000 <warn@@Base+0x28640>
  41c3e0:	add	x0, x0, #0xd70
  41c3e4:	add	x0, x0, #0xa20
  41c3e8:	ldr	x22, [x0, x27, lsl #3]
  41c3ec:	b	41b9e8 <ferror@plt+0x19ca8>
  41c3f0:	mov	w1, #0xbeef                	// #48879
  41c3f4:	cmp	w0, w1
  41c3f8:	b.eq	41bafc <ferror@plt+0x19dbc>  // b.none
  41c3fc:	mov	w1, #0xdead                	// #57005
  41c400:	cmp	w0, w1
  41c404:	b.eq	41bae0 <ferror@plt+0x19da0>  // b.none
  41c408:	mov	w1, #0xbaab                	// #47787
  41c40c:	cmp	w0, w1
  41c410:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c414:	cmp	w22, #0x20
  41c418:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c41c:	b	41c194 <ferror@plt+0x1a454>
  41c420:	mov	w1, #0x4688                	// #18056
  41c424:	cmp	w0, w1
  41c428:	b.eq	41bfa0 <ferror@plt+0x1a260>  // b.none
  41c42c:	mov	w1, #0x4def                	// #19951
  41c430:	cmp	w0, w1
  41c434:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c438:	cmp	w22, #0x7
  41c43c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c440:	adrp	x0, 477000 <warn@@Base+0x27640>
  41c444:	add	x0, x0, #0xc70
  41c448:	add	x0, x0, #0x630
  41c44c:	ldr	x22, [x0, x27, lsl #3]
  41c450:	b	41b9e8 <ferror@plt+0x19ca8>
  41c454:	mov	w1, #0x7650                	// #30288
  41c458:	cmp	w0, w1
  41c45c:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c460:	cmp	w22, #0x8
  41c464:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c468:	b	41bbe0 <ferror@plt+0x19ea0>
  41c46c:	mov	w1, #0x9080                	// #36992
  41c470:	cmp	w0, w1
  41c474:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c478:	cmp	w22, #0x33
  41c47c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c480:	b	41bb70 <ferror@plt+0x19e30>
  41c484:	mov	w1, #0x8217                	// #33303
  41c488:	cmp	w0, w1
  41c48c:	b.eq	41c028 <ferror@plt+0x1a2e8>  // b.none
  41c490:	mov	w1, #0x9026                	// #36902
  41c494:	cmp	w0, w1
  41c498:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c49c:	cmp	w22, #0x29
  41c4a0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c4a4:	adrp	x0, 47c000 <warn@@Base+0x2c640>
  41c4a8:	add	x0, x0, #0x70
  41c4ac:	add	x0, x0, #0xd48
  41c4b0:	ldr	x22, [x0, x27, lsl #3]
  41c4b4:	b	41b9e8 <ferror@plt+0x19ca8>
  41c4b8:	mov	w1, #0x1223                	// #4643
  41c4bc:	cmp	w0, w1
  41c4c0:	b.eq	41cba4 <ferror@plt+0x1ae64>  // b.none
  41c4c4:	b.ls	41c504 <ferror@plt+0x1a7c4>  // b.plast
  41c4c8:	mov	w1, #0x2530                	// #9520
  41c4cc:	cmp	w0, w1
  41c4d0:	b.ne	41c4ec <ferror@plt+0x1a7ac>  // b.any
  41c4d4:	cmp	w22, #0x6
  41c4d8:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c4dc:	ldr	x0, [sp, #176]
  41c4e0:	add	x0, x0, #0x3f0
  41c4e4:	ldr	x22, [x0, x27, lsl #3]
  41c4e8:	b	41b9e8 <ferror@plt+0x19ca8>
  41c4ec:	mov	w1, #0x3330                	// #13104
  41c4f0:	cmp	w0, w1
  41c4f4:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c4f8:	cmp	w22, #0xc
  41c4fc:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c500:	b	41bc24 <ferror@plt+0x19ee4>
  41c504:	mov	w1, #0x1057                	// #4183
  41c508:	cmp	w0, w1
  41c50c:	b.eq	41bc38 <ferror@plt+0x19ef8>  // b.none
  41c510:	mov	w1, #0x1059                	// #4185
  41c514:	cmp	w0, w1
  41c518:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41c51c:	cmp	w22, #0xa
  41c520:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c524:	adrp	x0, 479000 <warn@@Base+0x29640>
  41c528:	add	x0, x0, #0xe70
  41c52c:	add	x0, x0, #0xe40
  41c530:	ldr	x22, [x0, x27, lsl #3]
  41c534:	b	41b9e8 <ferror@plt+0x19ca8>
  41c538:	mov	w1, w1
  41c53c:	mov	w2, w19
  41c540:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c544:	add	x0, x0, #0xdc0
  41c548:	bl	401cc0 <printf@plt>
  41c54c:	and	w22, w19, #0xff
  41c550:	ldrh	w0, [x20, #82]
  41c554:	and	x27, x19, #0xff
  41c558:	lsr	x26, x19, #8
  41c55c:	cmp	w0, #0xfc
  41c560:	b.hi	41c590 <ferror@plt+0x1a850>  // b.pmore
  41c564:	cmp	w0, #0x1
  41c568:	b.ls	41b900 <ferror@plt+0x19bc0>  // b.plast
  41c56c:	sub	w0, w0, #0x2
  41c570:	cmp	w0, #0xfa
  41c574:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41c578:	adrp	x1, 475000 <warn@@Base+0x25640>
  41c57c:	add	x1, x1, #0x724
  41c580:	ldrh	w0, [x1, w0, uxtw #1]
  41c584:	adr	x1, 41c590 <ferror@plt+0x1a850>
  41c588:	add	x0, x1, w0, sxth #2
  41c58c:	br	x0
  41c590:	mov	w1, #0x7676                	// #30326
  41c594:	cmp	w0, w1
  41c598:	b.eq	41bb84 <ferror@plt+0x19e44>  // b.none
  41c59c:	b.ls	41bba0 <ferror@plt+0x19e60>  // b.plast
  41c5a0:	mov	w1, #0xad45                	// #44357
  41c5a4:	cmp	w0, w1
  41c5a8:	b.eq	41cc6c <ferror@plt+0x1af2c>  // b.none
  41c5ac:	b.ls	41bb34 <ferror@plt+0x19df4>  // b.plast
  41c5b0:	mov	w1, #0xf00d                	// #61453
  41c5b4:	cmp	w0, w1
  41c5b8:	b.eq	41cbf8 <ferror@plt+0x1aeb8>  // b.none
  41c5bc:	b.ls	41bac8 <ferror@plt+0x19d88>  // b.plast
  41c5c0:	mov	w1, #0xfeb0                	// #65200
  41c5c4:	cmp	w0, w1
  41c5c8:	b.eq	41bf88 <ferror@plt+0x1a248>  // b.none
  41c5cc:	mov	w1, #0xfeba                	// #65210
  41c5d0:	cmp	w0, w1
  41c5d4:	b.eq	41c314 <ferror@plt+0x1a5d4>  // b.none
  41c5d8:	b	41b900 <ferror@plt+0x19bc0>
  41c5dc:	mov	w1, #0x8217                	// #33303
  41c5e0:	cmp	w0, w1
  41c5e4:	b.eq	41c028 <ferror@plt+0x1a2e8>  // b.none
  41c5e8:	mov	w1, #0x9026                	// #36902
  41c5ec:	cmp	w0, w1
  41c5f0:	b.eq	41c49c <ferror@plt+0x1a75c>  // b.none
  41c5f4:	b	41b900 <ferror@plt+0x19bc0>
  41c5f8:	mov	w1, #0x4688                	// #18056
  41c5fc:	cmp	w0, w1
  41c600:	b.eq	41bfa0 <ferror@plt+0x1a260>  // b.none
  41c604:	mov	w1, #0x4def                	// #19951
  41c608:	cmp	w0, w1
  41c60c:	b.eq	41c438 <ferror@plt+0x1a6f8>  // b.none
  41c610:	b	41b900 <ferror@plt+0x19bc0>
  41c614:	mov	w1, #0x1057                	// #4183
  41c618:	cmp	w0, w1
  41c61c:	b.eq	41bc38 <ferror@plt+0x19ef8>  // b.none
  41c620:	mov	w1, #0x1059                	// #4185
  41c624:	cmp	w0, w1
  41c628:	b.eq	41c51c <ferror@plt+0x1a7dc>  // b.none
  41c62c:	b	41b900 <ferror@plt+0x19bc0>
  41c630:	ldr	w0, [sp, #132]
  41c634:	cbz	w0, 41b95c <ferror@plt+0x19c1c>
  41c638:	ldr	x3, [sp, #224]
  41c63c:	mov	w2, #0xc                   	// #12
  41c640:	ldr	w4, [x25]
  41c644:	mov	w1, #0x14                  	// #20
  41c648:	add	x3, x3, x21
  41c64c:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c650:	cmp	w4, #0x0
  41c654:	add	x0, x0, #0xeb0
  41c658:	csel	w1, w2, w1, ne  // ne = any
  41c65c:	mov	w2, #0x20                  	// #32
  41c660:	ldr	x26, [x3, #16]
  41c664:	bl	401cc0 <printf@plt>
  41c668:	tbnz	x26, #63, 41c8d4 <ferror@plt+0x1ab94>
  41c66c:	mov	x1, x26
  41c670:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41c674:	add	x0, x0, #0x4d0
  41c678:	bl	401cc0 <printf@plt>
  41c67c:	b	41b95c <ferror@plt+0x19c1c>
  41c680:	mov	w24, #0x1                   	// #1
  41c684:	b	41b924 <ferror@plt+0x19be4>
  41c688:	ldr	x0, [sp, #120]
  41c68c:	lsl	x8, x26, #5
  41c690:	ldr	w1, [sp, #272]
  41c694:	mov	w4, w26
  41c698:	ldr	x2, [sp, #136]
  41c69c:	add	x26, x0, x8
  41c6a0:	ldr	x3, [sp, #152]
  41c6a4:	add	x7, sp, #0xdc
  41c6a8:	add	x0, sp, #0xda
  41c6ac:	add	x6, x26, #0x1c
  41c6b0:	add	x5, x26, #0x10
  41c6b4:	str	x0, [sp]
  41c6b8:	mov	x0, x20
  41c6bc:	str	x8, [sp, #160]
  41c6c0:	bl	41af90 <ferror@plt+0x19250>
  41c6c4:	mov	x27, x0
  41c6c8:	mov	w0, #0x20                  	// #32
  41c6cc:	bl	401cf0 <putchar@plt>
  41c6d0:	ldrb	w0, [x26, #24]
  41c6d4:	ldr	x8, [sp, #160]
  41c6d8:	and	w0, w0, #0xf
  41c6dc:	cmp	w0, #0xa
  41c6e0:	ldr	w0, [x25]
  41c6e4:	b.ne	41c890 <ferror@plt+0x1ab50>  // b.any
  41c6e8:	cbnz	w0, 41c958 <ferror@plt+0x1ac18>
  41c6ec:	ldr	x3, [sp, #136]
  41c6f0:	mov	w0, #0xe                   	// #14
  41c6f4:	str	w0, [sp, #160]
  41c6f8:	cbz	x3, 41c968 <ferror@plt+0x1ac28>
  41c6fc:	ldr	x2, [x26, #16]
  41c700:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c704:	ldr	x4, [sp, #152]
  41c708:	cmp	x2, #0x0
  41c70c:	add	x1, x1, #0xaa0
  41c710:	add	x3, x3, x2
  41c714:	ccmp	x2, x4, #0x2, ne  // ne = any
  41c718:	csel	x1, x1, x3, cs  // cs = hs, nlast
  41c71c:	bl	404800 <ferror@plt+0x2ac0>
  41c720:	mov	w2, w0
  41c724:	cbz	x27, 41c754 <ferror@plt+0x1aa14>
  41c728:	ldr	w3, [sp, #220]
  41c72c:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c730:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c734:	add	x0, x0, #0xab0
  41c738:	cmp	w3, #0x2
  41c73c:	add	x1, x1, #0xaa8
  41c740:	csel	x0, x1, x0, eq  // eq = none
  41c744:	mov	x1, x27
  41c748:	str	w2, [sp, #188]
  41c74c:	bl	401cc0 <printf@plt>
  41c750:	ldr	w2, [sp, #188]
  41c754:	ldr	w0, [sp, #160]
  41c758:	cmp	w0, w2
  41c75c:	add	w1, w0, #0x1
  41c760:	sub	w1, w1, w2
  41c764:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c768:	adrp	x2, 460000 <warn@@Base+0x10640>
  41c76c:	csinc	w1, w1, wzr, cs  // cs = hs, nlast
  41c770:	add	x2, x2, #0x718
  41c774:	add	x0, x0, #0xe40
  41c778:	bl	401cc0 <printf@plt>
  41c77c:	ldr	x1, [x26, #16]
  41c780:	cbnz	x1, 41c858 <ferror@plt+0x1ab18>
  41c784:	ldrb	w0, [x26, #24]
  41c788:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c78c:	add	x1, x1, #0xad8
  41c790:	and	w0, w0, #0xf
  41c794:	cmp	w0, #0x3
  41c798:	b.eq	41c9e4 <ferror@plt+0x1aca4>  // b.none
  41c79c:	mov	w0, #0x16                  	// #22
  41c7a0:	bl	404800 <ferror@plt+0x2ac0>
  41c7a4:	ldr	w0, [sp, #132]
  41c7a8:	cbz	w0, 41b95c <ferror@plt+0x19c1c>
  41c7ac:	ldr	x0, [sp, #224]
  41c7b0:	add	x0, x0, x21
  41c7b4:	ldr	x1, [x0, #16]
  41c7b8:	tbnz	x1, #63, 41c9bc <ferror@plt+0x1ac7c>
  41c7bc:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c7c0:	add	x0, x0, #0xea8
  41c7c4:	bl	401cc0 <printf@plt>
  41c7c8:	b	41b95c <ferror@plt+0x19c1c>
  41c7cc:	and	w22, w19, #0xff
  41c7d0:	b	41b718 <ferror@plt+0x199d8>
  41c7d4:	ubfx	x24, x19, #8, #8
  41c7d8:	ubfx	x19, x19, #16, #8
  41c7dc:	cmp	x24, #0xff
  41c7e0:	b.eq	41c8e8 <ferror@plt+0x1aba8>  // b.none
  41c7e4:	adrp	x0, 47c000 <warn@@Base+0x2c640>
  41c7e8:	add	x0, x0, #0x70
  41c7ec:	add	x0, x0, #0x380
  41c7f0:	cmp	x19, #0xff
  41c7f4:	mov	x22, #0x0                   	// #0
  41c7f8:	ldr	x26, [x0, x24, lsl #3]
  41c7fc:	b.eq	41c804 <ferror@plt+0x1aac4>  // b.none
  41c800:	ldr	x22, [x0, x19, lsl #3]
  41c804:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c808:	add	x0, x0, #0xed0
  41c80c:	bl	401cc0 <printf@plt>
  41c810:	cbz	x26, 41c90c <ferror@plt+0x1abcc>
  41c814:	mov	x1, x26
  41c818:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c81c:	add	x0, x0, #0xa90
  41c820:	bl	401cc0 <printf@plt>
  41c824:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c828:	add	x0, x0, #0xef0
  41c82c:	bl	401cc0 <printf@plt>
  41c830:	cbz	x22, 41c938 <ferror@plt+0x1abf8>
  41c834:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c838:	mov	x1, x22
  41c83c:	add	x0, x0, #0xa90
  41c840:	bl	401cc0 <printf@plt>
  41c844:	ldr	x0, [sp, #112]
  41c848:	ldr	x1, [x0]
  41c84c:	mov	w0, #0xa                   	// #10
  41c850:	bl	401990 <putc@plt>
  41c854:	b	41b990 <ferror@plt+0x19c50>
  41c858:	ldr	x0, [sp, #136]
  41c85c:	cbz	x0, 41ca90 <ferror@plt+0x1ad50>
  41c860:	ldr	x0, [sp, #152]
  41c864:	cmp	x1, x0
  41c868:	b.cc	41c980 <ferror@plt+0x1ac40>  // b.lo, b.ul, b.last
  41c86c:	mov	w2, #0x5                   	// #5
  41c870:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c874:	mov	x0, #0x0                   	// #0
  41c878:	add	x1, x1, #0xe78
  41c87c:	bl	401c70 <dcgettext@plt>
  41c880:	str	wzr, [sp, #184]
  41c884:	ldr	x1, [x26, #16]
  41c888:	bl	44f3e8 <error@@Base>
  41c88c:	b	41c7a4 <ferror@plt+0x1aa64>
  41c890:	ldr	x1, [sp, #120]
  41c894:	ldr	x2, [x1, x8]
  41c898:	cbnz	w0, 41ca40 <ferror@plt+0x1ad00>
  41c89c:	ldr	x0, [sp, #112]
  41c8a0:	adrp	x1, 458000 <warn@@Base+0x8640>
  41c8a4:	add	x1, x1, #0x88
  41c8a8:	ldr	x0, [x0]
  41c8ac:	bl	401d20 <fprintf@plt>
  41c8b0:	ldr	w2, [x25]
  41c8b4:	adrp	x1, 461000 <warn@@Base+0x11640>
  41c8b8:	add	x1, x1, #0x770
  41c8bc:	adrp	x0, 460000 <warn@@Base+0x10640>
  41c8c0:	cmp	w2, #0x0
  41c8c4:	add	x0, x0, #0x718
  41c8c8:	csel	x0, x1, x0, ne  // ne = any
  41c8cc:	bl	401cc0 <printf@plt>
  41c8d0:	b	41c77c <ferror@plt+0x1aa3c>
  41c8d4:	neg	x1, x26
  41c8d8:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c8dc:	add	x0, x0, #0xeb8
  41c8e0:	bl	401cc0 <printf@plt>
  41c8e4:	b	41b95c <ferror@plt+0x19c1c>
  41c8e8:	cmp	x19, #0xff
  41c8ec:	b.eq	41c9d0 <ferror@plt+0x1ac90>  // b.none
  41c8f0:	adrp	x1, 47c000 <warn@@Base+0x2c640>
  41c8f4:	add	x1, x1, #0x70
  41c8f8:	add	x1, x1, #0x380
  41c8fc:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c900:	add	x0, x0, #0xed0
  41c904:	ldr	x22, [x1, x19, lsl #3]
  41c908:	bl	401cc0 <printf@plt>
  41c90c:	mov	w2, #0x5                   	// #5
  41c910:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c914:	mov	x0, #0x0                   	// #0
  41c918:	add	x1, x1, #0xdd0
  41c91c:	bl	401c70 <dcgettext@plt>
  41c920:	mov	x1, x24
  41c924:	bl	401cc0 <printf@plt>
  41c928:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c92c:	add	x0, x0, #0xef0
  41c930:	bl	401cc0 <printf@plt>
  41c934:	cbnz	x22, 41c834 <ferror@plt+0x1aaf4>
  41c938:	mov	w2, #0x5                   	// #5
  41c93c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c940:	mov	x0, #0x0                   	// #0
  41c944:	add	x1, x1, #0xdd0
  41c948:	bl	401c70 <dcgettext@plt>
  41c94c:	mov	x1, x19
  41c950:	bl	401cc0 <printf@plt>
  41c954:	b	41c844 <ferror@plt+0x1ab04>
  41c958:	ldr	x3, [sp, #136]
  41c95c:	mov	w0, #0x8                   	// #8
  41c960:	str	w0, [sp, #160]
  41c964:	cbnz	x3, 41c6fc <ferror@plt+0x1a9bc>
  41c968:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41c96c:	add	x1, x1, #0xaa0
  41c970:	b	41c71c <ferror@plt+0x1a9dc>
  41c974:	mov	w24, #0x1                   	// #1
  41c978:	cbnz	x26, 41b928 <ferror@plt+0x19be8>
  41c97c:	b	41b96c <ferror@plt+0x19c2c>
  41c980:	ldr	x0, [sp, #136]
  41c984:	add	x1, x0, x1
  41c988:	mov	w0, #0x16                  	// #22
  41c98c:	bl	404800 <ferror@plt+0x2ac0>
  41c990:	cbz	x27, 41c7a4 <ferror@plt+0x1aa64>
  41c994:	ldr	w2, [sp, #220]
  41c998:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c99c:	add	x0, x0, #0xab0
  41c9a0:	mov	x1, x27
  41c9a4:	cmp	w2, #0x2
  41c9a8:	adrp	x2, 45c000 <warn@@Base+0xc640>
  41c9ac:	add	x2, x2, #0xaa8
  41c9b0:	csel	x0, x2, x0, eq  // eq = none
  41c9b4:	bl	401cc0 <printf@plt>
  41c9b8:	b	41c7a4 <ferror@plt+0x1aa64>
  41c9bc:	neg	x1, x1
  41c9c0:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c9c4:	add	x0, x0, #0xea0
  41c9c8:	bl	401cc0 <printf@plt>
  41c9cc:	b	41b95c <ferror@plt+0x19c1c>
  41c9d0:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41c9d4:	mov	x22, #0x0                   	// #0
  41c9d8:	add	x0, x0, #0xed0
  41c9dc:	bl	401cc0 <printf@plt>
  41c9e0:	b	41c90c <ferror@plt+0x1abcc>
  41c9e4:	ldr	w0, [x20, #100]
  41c9e8:	ldr	w2, [x26, #28]
  41c9ec:	cmp	w2, w0
  41c9f0:	b.cs	41caac <ferror@plt+0x1ad6c>  // b.hs, b.nlast
  41c9f4:	mov	w1, #0x50                  	// #80
  41c9f8:	ldr	x0, [x20, #112]
  41c9fc:	umull	x2, w2, w1
  41ca00:	cmn	x0, x2
  41ca04:	b.eq	41ce6c <ferror@plt+0x1b12c>  // b.none
  41ca08:	ldr	x1, [x20, #128]
  41ca0c:	cbz	x1, 41ce94 <ferror@plt+0x1b154>
  41ca10:	ldr	x3, [x20, #136]
  41ca14:	ldr	w0, [x0, x2]
  41ca18:	add	x1, x1, x0
  41ca1c:	cmp	x0, x3
  41ca20:	b.cc	41c79c <ferror@plt+0x1aa5c>  // b.lo, b.ul, b.last
  41ca24:	adrp	x1, 456000 <warn@@Base+0x6640>
  41ca28:	add	x1, x1, #0xd78
  41ca2c:	mov	w2, #0x5                   	// #5
  41ca30:	mov	x0, #0x0                   	// #0
  41ca34:	bl	401c70 <dcgettext@plt>
  41ca38:	mov	x1, x0
  41ca3c:	b	41c79c <ferror@plt+0x1aa5c>
  41ca40:	mov	x1, x2
  41ca44:	adrp	x0, 458000 <warn@@Base+0x8640>
  41ca48:	add	x0, x0, #0x80
  41ca4c:	bl	401cc0 <printf@plt>
  41ca50:	b	41c8b0 <ferror@plt+0x1ab70>
  41ca54:	ldr	x0, [sp, #112]
  41ca58:	str	wzr, [sp, #184]
  41ca5c:	ldr	x1, [x0]
  41ca60:	mov	w0, #0x20                  	// #32
  41ca64:	bl	401990 <putc@plt>
  41ca68:	mov	w2, #0x5                   	// #5
  41ca6c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ca70:	mov	x0, #0x0                   	// #0
  41ca74:	add	x1, x1, #0xe00
  41ca78:	bl	401c70 <dcgettext@plt>
  41ca7c:	ldr	x1, [sp, #224]
  41ca80:	add	x1, x1, x21
  41ca84:	ldr	x1, [x1, #16]
  41ca88:	bl	401cc0 <printf@plt>
  41ca8c:	b	41b96c <ferror@plt+0x19c2c>
  41ca90:	mov	w2, #0x5                   	// #5
  41ca94:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ca98:	add	x1, x1, #0xe58
  41ca9c:	bl	401c70 <dcgettext@plt>
  41caa0:	ldr	x1, [x26, #16]
  41caa4:	bl	401cc0 <printf@plt>
  41caa8:	b	41c7a4 <ferror@plt+0x1aa64>
  41caac:	cmn	w2, #0xf
  41cab0:	b.eq	41cdf4 <ferror@plt+0x1b0b4>  // b.none
  41cab4:	cmn	w2, #0xe
  41cab8:	b.eq	41cdc0 <ferror@plt+0x1b080>  // b.none
  41cabc:	ldrh	w0, [x20, #82]
  41cac0:	cmp	w0, #0x8
  41cac4:	b.eq	41ceb0 <ferror@plt+0x1b170>  // b.none
  41cac8:	cmp	w0, #0x8c
  41cacc:	b.eq	41cecc <ferror@plt+0x1b18c>  // b.none
  41cad0:	cmp	w0, #0x3e
  41cad4:	mov	w1, #0xb4                  	// #180
  41cad8:	ccmp	w0, w1, #0x4, ne  // ne = any
  41cadc:	b.ne	41cf28 <ferror@plt+0x1b1e8>  // b.any
  41cae0:	cmn	w2, #0xfe
  41cae4:	b.eq	41cf38 <ferror@plt+0x1b1f8>  // b.none
  41cae8:	cmp	w0, #0x32
  41caec:	b.ne	41cb10 <ferror@plt+0x1add0>  // b.any
  41caf0:	ldrb	w0, [x20, #31]
  41caf4:	mov	w1, #0xffffff00            	// #-256
  41caf8:	cmp	w0, #0x1
  41cafc:	ccmp	w2, w1, #0x0, eq  // eq = none
  41cb00:	b.eq	41cf74 <ferror@plt+0x1b234>  // b.none
  41cb04:	cmn	w2, #0xe0
  41cb08:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  41cb0c:	b.eq	41cf68 <ferror@plt+0x1b228>  // b.none
  41cb10:	add	x0, sp, #0xe8
  41cb14:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cb18:	add	x1, x1, #0xe48
  41cb1c:	bl	401980 <sprintf@plt>
  41cb20:	add	x1, sp, #0xe8
  41cb24:	b	41c79c <ferror@plt+0x1aa5c>
  41cb28:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cb2c:	add	x1, x1, #0xc10
  41cb30:	mov	w2, #0x5                   	// #5
  41cb34:	mov	x0, #0x0                   	// #0
  41cb38:	bl	401c70 <dcgettext@plt>
  41cb3c:	bl	401cc0 <printf@plt>
  41cb40:	b	41b690 <ferror@plt+0x19950>
  41cb44:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cb48:	add	x1, x1, #0xcb8
  41cb4c:	mov	w2, #0x5                   	// #5
  41cb50:	mov	x0, #0x0                   	// #0
  41cb54:	bl	401c70 <dcgettext@plt>
  41cb58:	bl	401cc0 <printf@plt>
  41cb5c:	b	41b690 <ferror@plt+0x19950>
  41cb60:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cb64:	add	x1, x1, #0xd70
  41cb68:	mov	w2, #0x5                   	// #5
  41cb6c:	mov	x0, #0x0                   	// #0
  41cb70:	bl	401c70 <dcgettext@plt>
  41cb74:	bl	401cc0 <printf@plt>
  41cb78:	b	41b690 <ferror@plt+0x19950>
  41cb7c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cb80:	add	x1, x1, #0xb80
  41cb84:	mov	w2, #0x5                   	// #5
  41cb88:	mov	x0, #0x0                   	// #0
  41cb8c:	bl	401c70 <dcgettext@plt>
  41cb90:	bl	401cc0 <printf@plt>
  41cb94:	b	41b690 <ferror@plt+0x19950>
  41cb98:	mov	w0, #0x1                   	// #1
  41cb9c:	str	w0, [sp, #184]
  41cba0:	b	41b9ac <ferror@plt+0x19c6c>
  41cba4:	cmp	w22, #0xd
  41cba8:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41cbac:	ldr	x0, [sp, #176]
  41cbb0:	add	x0, x0, #0x48
  41cbb4:	ldr	x22, [x0, x27, lsl #3]
  41cbb8:	b	41b9e8 <ferror@plt+0x19ca8>
  41cbbc:	cmp	w22, #0x9
  41cbc0:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cbc4:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cbc8:	add	x22, x22, #0x8a8
  41cbcc:	b	41b9ec <ferror@plt+0x19cac>
  41cbd0:	cbz	w22, 41cda8 <ferror@plt+0x1b068>
  41cbd4:	cmp	w22, #0x1
  41cbd8:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cbdc:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cbe0:	add	x22, x22, #0x980
  41cbe4:	b	41b9ec <ferror@plt+0x19cac>
  41cbe8:	cbnz	w22, 41b900 <ferror@plt+0x19bc0>
  41cbec:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cbf0:	add	x22, x22, #0x848
  41cbf4:	b	41b9ec <ferror@plt+0x19cac>
  41cbf8:	cmp	w22, #0x15
  41cbfc:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41cc00:	ldr	x0, [sp, #176]
  41cc04:	add	x0, x0, #0xbc8
  41cc08:	ldr	x22, [x0, x27, lsl #3]
  41cc0c:	b	41b9e8 <ferror@plt+0x19ca8>
  41cc10:	cbz	w22, 41cde8 <ferror@plt+0x1b0a8>
  41cc14:	cmp	w22, #0x1
  41cc18:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cc1c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cc20:	add	x22, x22, #0xa60
  41cc24:	b	41b9ec <ferror@plt+0x19cac>
  41cc28:	cmp	w22, #0xc9
  41cc2c:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41cc30:	adrp	x0, 479000 <warn@@Base+0x29640>
  41cc34:	add	x0, x0, #0xe70
  41cc38:	add	x0, x0, #0x330
  41cc3c:	ldr	x22, [x0, x27, lsl #3]
  41cc40:	b	41b9e8 <ferror@plt+0x19ca8>
  41cc44:	cmp	w22, #0x5
  41cc48:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cc4c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cc50:	add	x22, x22, #0x8d0
  41cc54:	b	41b9ec <ferror@plt+0x19cac>
  41cc58:	cmp	w22, #0xd
  41cc5c:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cc60:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cc64:	add	x22, x22, #0x820
  41cc68:	b	41b9ec <ferror@plt+0x19cac>
  41cc6c:	cmp	w22, #0x7
  41cc70:	b.eq	41cf5c <ferror@plt+0x1b21c>  // b.none
  41cc74:	b.hi	41cca0 <ferror@plt+0x1af60>  // b.pmore
  41cc78:	cmp	w22, #0x3
  41cc7c:	b.eq	41cf10 <ferror@plt+0x1b1d0>  // b.none
  41cc80:	b.ls	41ccc8 <ferror@plt+0x1af88>  // b.plast
  41cc84:	cmp	w22, #0x5
  41cc88:	b.eq	41ce18 <ferror@plt+0x1b0d8>  // b.none
  41cc8c:	cmp	w22, #0x6
  41cc90:	b.ne	41cd14 <ferror@plt+0x1afd4>  // b.any
  41cc94:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cc98:	add	x22, x22, #0x700
  41cc9c:	b	41b9ec <ferror@plt+0x19cac>
  41cca0:	cmp	w22, #0xb
  41cca4:	b.eq	41cf04 <ferror@plt+0x1b1c4>  // b.none
  41cca8:	b.ls	41cce4 <ferror@plt+0x1afa4>  // b.plast
  41ccac:	cmp	w22, #0x80
  41ccb0:	b.eq	41ce24 <ferror@plt+0x1b0e4>  // b.none
  41ccb4:	cmp	w22, #0x81
  41ccb8:	b.ne	41cd38 <ferror@plt+0x1aff8>  // b.any
  41ccbc:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ccc0:	add	x22, x22, #0x9e8
  41ccc4:	b	41b9ec <ferror@plt+0x19cac>
  41ccc8:	cmp	w22, #0x1
  41cccc:	b.eq	41ce0c <ferror@plt+0x1b0cc>  // b.none
  41ccd0:	cmp	w22, #0x2
  41ccd4:	b.ne	41cd28 <ferror@plt+0x1afe8>  // b.any
  41ccd8:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ccdc:	add	x22, x22, #0x790
  41cce0:	b	41b9ec <ferror@plt+0x19cac>
  41cce4:	cmp	w22, #0x9
  41cce8:	b.eq	41ce00 <ferror@plt+0x1b0c0>  // b.none
  41ccec:	cmp	w22, #0xa
  41ccf0:	b.ne	41cd4c <ferror@plt+0x1b00c>  // b.any
  41ccf4:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ccf8:	add	x22, x22, #0xa48
  41ccfc:	b	41b9ec <ferror@plt+0x19cac>
  41cd00:	cmp	w22, #0x7
  41cd04:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cd08:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cd0c:	add	x22, x22, #0x7b8
  41cd10:	b	41b9ec <ferror@plt+0x19cac>
  41cd14:	cmp	w22, #0x4
  41cd18:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cd1c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cd20:	add	x22, x22, #0xa00
  41cd24:	b	41b9ec <ferror@plt+0x19cac>
  41cd28:	cbnz	w22, 41b900 <ferror@plt+0x19bc0>
  41cd2c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cd30:	add	x22, x22, #0x728
  41cd34:	b	41b9ec <ferror@plt+0x19cac>
  41cd38:	cmp	w22, #0xc
  41cd3c:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cd40:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cd44:	add	x22, x22, #0x928
  41cd48:	b	41b9ec <ferror@plt+0x19cac>
  41cd4c:	cmp	w22, #0x8
  41cd50:	b.ne	41b900 <ferror@plt+0x19bc0>  // b.any
  41cd54:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cd58:	add	x22, x22, #0x9d8
  41cd5c:	b	41b9ec <ferror@plt+0x19cac>
  41cd60:	adrp	x0, 47a000 <warn@@Base+0x2a640>
  41cd64:	add	x0, x0, #0xf70
  41cd68:	add	x0, x0, #0x488
  41cd6c:	ldr	x22, [x0, x27, lsl #3]
  41cd70:	b	41b9e8 <ferror@plt+0x19ca8>
  41cd74:	ldrb	w0, [x20, #72]
  41cd78:	cmp	x0, #0x2d
  41cd7c:	b.eq	41cd88 <ferror@plt+0x1b048>  // b.none
  41cd80:	ldrb	w0, [x20, #31]
  41cd84:	cbnz	w0, 41c51c <ferror@plt+0x1a7dc>
  41cd88:	sub	x1, x27, #0x1
  41cd8c:	cmp	x1, #0x14
  41cd90:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41cd94:	adrp	x0, 479000 <warn@@Base+0x29640>
  41cd98:	add	x0, x0, #0xe70
  41cd9c:	add	x0, x0, #0xd98
  41cda0:	ldr	x22, [x0, x1, lsl #3]
  41cda4:	b	41b9e8 <ferror@plt+0x19ca8>
  41cda8:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cdac:	add	x22, x22, #0x760
  41cdb0:	b	41b9ec <ferror@plt+0x19cac>
  41cdb4:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cdb8:	add	x22, x22, #0x7a0
  41cdbc:	b	41b9ec <ferror@plt+0x19cac>
  41cdc0:	adrp	x1, 459000 <warn@@Base+0x9640>
  41cdc4:	add	x1, x1, #0x998
  41cdc8:	b	41c79c <ferror@plt+0x1aa5c>
  41cdcc:	cmp	w22, #0x1f
  41cdd0:	b.hi	41b900 <ferror@plt+0x19bc0>  // b.pmore
  41cdd4:	adrp	x0, 481000 <warn@@Base+0x31640>
  41cdd8:	add	x0, x0, #0x570
  41cddc:	add	x0, x0, #0x590
  41cde0:	ldr	x22, [x0, x27, lsl #3]
  41cde4:	b	41b9e8 <ferror@plt+0x19ca8>
  41cde8:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cdec:	add	x22, x22, #0x9a8
  41cdf0:	b	41b9ec <ferror@plt+0x19cac>
  41cdf4:	adrp	x1, 458000 <warn@@Base+0x8640>
  41cdf8:	add	x1, x1, #0x0
  41cdfc:	b	41c79c <ferror@plt+0x1aa5c>
  41ce00:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce04:	add	x22, x22, #0xa18
  41ce08:	b	41b9ec <ferror@plt+0x19cac>
  41ce0c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce10:	add	x22, x22, #0x750
  41ce14:	b	41b9ec <ferror@plt+0x19cac>
  41ce18:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce1c:	add	x22, x22, #0xa70
  41ce20:	b	41b9ec <ferror@plt+0x19cac>
  41ce24:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce28:	add	x22, x22, #0x9b8
  41ce2c:	b	41b9ec <ferror@plt+0x19cac>
  41ce30:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce34:	add	x22, x22, #0x8e8
  41ce38:	b	41b9ec <ferror@plt+0x19cac>
  41ce3c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce40:	add	x22, x22, #0x868
  41ce44:	b	41b9ec <ferror@plt+0x19cac>
  41ce48:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce4c:	add	x22, x22, #0x7e0
  41ce50:	b	41b9ec <ferror@plt+0x19cac>
  41ce54:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce58:	add	x22, x22, #0x890
  41ce5c:	b	41b9ec <ferror@plt+0x19cac>
  41ce60:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce64:	add	x22, x22, #0x938
  41ce68:	b	41b9ec <ferror@plt+0x19cac>
  41ce6c:	adrp	x1, 456000 <warn@@Base+0x6640>
  41ce70:	add	x1, x1, #0xd60
  41ce74:	mov	w2, #0x5                   	// #5
  41ce78:	mov	x0, #0x0                   	// #0
  41ce7c:	bl	401c70 <dcgettext@plt>
  41ce80:	mov	x1, x0
  41ce84:	b	41c79c <ferror@plt+0x1aa5c>
  41ce88:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41ce8c:	add	x22, x22, #0x780
  41ce90:	b	41b9ec <ferror@plt+0x19cac>
  41ce94:	adrp	x1, 456000 <warn@@Base+0x6640>
  41ce98:	add	x1, x1, #0xd68
  41ce9c:	mov	w2, #0x5                   	// #5
  41cea0:	mov	x0, #0x0                   	// #0
  41cea4:	bl	401c70 <dcgettext@plt>
  41cea8:	mov	x1, x0
  41ceac:	b	41c79c <ferror@plt+0x1aa5c>
  41ceb0:	cmn	w2, #0xfd
  41ceb4:	b.eq	41ced4 <ferror@plt+0x1b194>  // b.none
  41ceb8:	cmn	w2, #0xfc
  41cebc:	b.ne	41cb10 <ferror@plt+0x1add0>  // b.any
  41cec0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cec4:	add	x1, x1, #0xab8
  41cec8:	b	41c79c <ferror@plt+0x1aa5c>
  41cecc:	cmn	w2, #0x100
  41ced0:	b.ne	41cb10 <ferror@plt+0x1add0>  // b.any
  41ced4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ced8:	add	x1, x1, #0xad0
  41cedc:	b	41c79c <ferror@plt+0x1aa5c>
  41cee0:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cee4:	add	x22, x22, #0x6f0
  41cee8:	b	41b9ec <ferror@plt+0x19cac>
  41ceec:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cef0:	add	x22, x22, #0x7f8
  41cef4:	b	41b9ec <ferror@plt+0x19cac>
  41cef8:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cefc:	add	x22, x22, #0x8f8
  41cf00:	b	41b9ec <ferror@plt+0x19cac>
  41cf04:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cf08:	add	x22, x22, #0xa30
  41cf0c:	b	41b9ec <ferror@plt+0x19cac>
  41cf10:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cf14:	add	x22, x22, #0x740
  41cf18:	b	41b9ec <ferror@plt+0x19cac>
  41cf1c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cf20:	add	x22, x22, #0x990
  41cf24:	b	41b9ec <ferror@plt+0x19cac>
  41cf28:	cmp	w0, #0xb5
  41cf2c:	b.ne	41cae8 <ferror@plt+0x1ada8>  // b.any
  41cf30:	cmn	w2, #0xfe
  41cf34:	b.ne	41cb10 <ferror@plt+0x1add0>  // b.any
  41cf38:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cf3c:	add	x1, x1, #0xac0
  41cf40:	b	41c79c <ferror@plt+0x1aa5c>
  41cf44:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cf48:	add	x22, x22, #0x858
  41cf4c:	b	41b9ec <ferror@plt+0x19cac>
  41cf50:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cf54:	add	x22, x22, #0x970
  41cf58:	b	41b9ec <ferror@plt+0x19cac>
  41cf5c:	adrp	x22, 45c000 <warn@@Base+0xc640>
  41cf60:	add	x22, x22, #0x710
  41cf64:	b	41b9ec <ferror@plt+0x19cac>
  41cf68:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41cf6c:	add	x1, x1, #0xae0
  41cf70:	b	41c79c <ferror@plt+0x1aa5c>
  41cf74:	adrp	x1, 458000 <warn@@Base+0x8640>
  41cf78:	add	x1, x1, #0x8
  41cf7c:	b	41c79c <ferror@plt+0x1aa5c>
  41cf80:	sub	sp, sp, #0x110
  41cf84:	stp	x29, x30, [sp, #16]
  41cf88:	add	x29, sp, #0x10
  41cf8c:	stp	x19, x20, [sp, #32]
  41cf90:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  41cf94:	add	x20, x20, #0x4a0
  41cf98:	mov	x19, x0
  41cf9c:	ldr	w0, [x20, #3824]
  41cfa0:	cbz	w0, 41d18c <ferror@plt+0x1b44c>
  41cfa4:	stp	x23, x24, [sp, #64]
  41cfa8:	ldr	w24, [x20, #3828]
  41cfac:	stp	x21, x22, [sp, #48]
  41cfb0:	cbnz	w24, 41d1a0 <ferror@plt+0x1b460>
  41cfb4:	ldr	w3, [x19, #100]
  41cfb8:	mov	x22, #0x0                   	// #0
  41cfbc:	ldr	x21, [x19, #112]
  41cfc0:	cbz	w3, 41d154 <ferror@plt+0x1b414>
  41cfc4:	stp	x25, x26, [sp, #80]
  41cfc8:	adrp	x26, 45d000 <warn@@Base+0xd640>
  41cfcc:	adrp	x25, 45e000 <warn@@Base+0xe640>
  41cfd0:	add	x26, x26, #0x180
  41cfd4:	add	x25, x25, #0x8b0
  41cfd8:	stp	x27, x28, [sp, #96]
  41cfdc:	b	41cff0 <ferror@plt+0x1b2b0>
  41cfe0:	add	x22, x22, #0x1
  41cfe4:	add	x21, x21, #0x50
  41cfe8:	cmp	x22, w3, uxtw
  41cfec:	b.cs	41d148 <ferror@plt+0x1b408>  // b.hs, b.nlast
  41cff0:	ldr	w0, [x21, #4]
  41cff4:	cmp	w0, #0x4
  41cff8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  41cffc:	b.ne	41cfe0 <ferror@plt+0x1b2a0>  // b.any
  41d000:	ldr	x23, [x21, #32]
  41d004:	cbz	x23, 41cfe0 <ferror@plt+0x1b2a0>
  41d008:	mov	x1, x26
  41d00c:	mov	w2, #0x5                   	// #5
  41d010:	mov	x0, #0x0                   	// #0
  41d014:	ldr	x27, [x21, #24]
  41d018:	bl	401c70 <dcgettext@plt>
  41d01c:	bl	401cc0 <printf@plt>
  41d020:	ldr	x0, [x19, #128]
  41d024:	cbz	x0, 41d310 <ferror@plt+0x1b5d0>
  41d028:	mov	x2, x21
  41d02c:	add	x1, x19, #0x88
  41d030:	add	x0, x19, #0x80
  41d034:	bl	404c18 <ferror@plt+0x2ed8>
  41d038:	adrp	x2, 45b000 <warn@@Base+0xb640>
  41d03c:	mov	x1, x0
  41d040:	add	x0, x2, #0x3f0
  41d044:	bl	401cc0 <printf@plt>
  41d048:	ldr	x28, [x21, #56]
  41d04c:	mov	w4, #0x5                   	// #5
  41d050:	mov	x2, x25
  41d054:	adrp	x1, 45e000 <warn@@Base+0xe640>
  41d058:	mov	x0, #0x0                   	// #0
  41d05c:	add	x1, x1, #0x8e8
  41d060:	udiv	x28, x23, x28
  41d064:	mov	x3, x28
  41d068:	bl	401c20 <dcngettext@plt>
  41d06c:	mov	x1, x27
  41d070:	mov	x2, x28
  41d074:	bl	401cc0 <printf@plt>
  41d078:	ldr	w0, [x21, #40]
  41d07c:	ldr	w1, [x21, #4]
  41d080:	cmp	w1, #0x4
  41d084:	cset	w7, eq  // eq = none
  41d088:	cbz	w0, 41d298 <ferror@plt+0x1b558>
  41d08c:	ldr	w3, [x19, #100]
  41d090:	cmp	w0, w3
  41d094:	b.cs	41d298 <ferror@plt+0x1b558>  // b.hs, b.nlast
  41d098:	ldr	x28, [x19, #112]
  41d09c:	mov	w1, #0x50                  	// #80
  41d0a0:	umaddl	x28, w0, w1, x28
  41d0a4:	ldr	w0, [x28, #4]
  41d0a8:	cmp	w0, #0x2
  41d0ac:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  41d0b0:	b.ne	41cfe0 <ferror@plt+0x1b2a0>  // b.any
  41d0b4:	ldr	w0, [x20]
  41d0b8:	add	x2, sp, #0xe8
  41d0bc:	str	w7, [sp, #112]
  41d0c0:	mov	x1, x28
  41d0c4:	cbz	w0, 41d360 <ferror@plt+0x1b620>
  41d0c8:	mov	x0, x19
  41d0cc:	bl	411b20 <ferror@plt+0xfde0>
  41d0d0:	ldr	w7, [sp, #112]
  41d0d4:	mov	x8, x0
  41d0d8:	cbz	x8, 41d134 <ferror@plt+0x1b3f4>
  41d0dc:	ldr	w3, [x28, #40]
  41d0e0:	cbz	w3, 41d0f0 <ferror@plt+0x1b3b0>
  41d0e4:	ldr	w0, [x19, #100]
  41d0e8:	cmp	w3, w0
  41d0ec:	b.cc	41d61c <ferror@plt+0x1b8dc>  // b.lo, b.ul, b.last
  41d0f0:	ldr	w0, [x28, #4]
  41d0f4:	mov	x3, x8
  41d0f8:	ldr	x4, [sp, #232]
  41d0fc:	cmp	w0, #0xb
  41d100:	cset	w0, eq  // eq = none
  41d104:	str	w0, [sp]
  41d108:	mov	x2, x23
  41d10c:	mov	x1, x27
  41d110:	mov	x0, x19
  41d114:	mov	x6, #0x0                   	// #0
  41d118:	mov	x5, #0x0                   	// #0
  41d11c:	str	x8, [sp, #112]
  41d120:	bl	41b550 <ferror@plt+0x19810>
  41d124:	ldr	x8, [sp, #112]
  41d128:	mov	x0, x8
  41d12c:	mov	w24, #0x1                   	// #1
  41d130:	bl	401bc0 <free@plt>
  41d134:	ldr	w3, [x19, #100]
  41d138:	add	x22, x22, #0x1
  41d13c:	add	x21, x21, #0x50
  41d140:	cmp	x22, w3, uxtw
  41d144:	b.cc	41cff0 <ferror@plt+0x1b2b0>  // b.lo, b.ul, b.last
  41d148:	cbnz	w24, 41d274 <ferror@plt+0x1b534>
  41d14c:	ldp	x25, x26, [sp, #80]
  41d150:	ldp	x27, x28, [sp, #96]
  41d154:	ldr	x0, [x20, #3904]
  41d158:	ldr	x2, [x20, #3984]
  41d15c:	ldr	x1, [x20, #3856]
  41d160:	orr	x0, x0, x2
  41d164:	orr	x0, x0, x1
  41d168:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d16c:	add	x1, x1, #0x198
  41d170:	cbnz	x0, 41d988 <ferror@plt+0x1bc48>
  41d174:	mov	w2, #0x5                   	// #5
  41d178:	mov	x0, #0x0                   	// #0
  41d17c:	bl	401c70 <dcgettext@plt>
  41d180:	bl	401cc0 <printf@plt>
  41d184:	ldp	x21, x22, [sp, #48]
  41d188:	ldp	x23, x24, [sp, #64]
  41d18c:	mov	w0, #0x1                   	// #1
  41d190:	ldp	x29, x30, [sp, #16]
  41d194:	ldp	x19, x20, [sp, #32]
  41d198:	add	sp, sp, #0x110
  41d19c:	ret
  41d1a0:	adrp	x23, 481000 <warn@@Base+0x31640>
  41d1a4:	add	x23, x23, #0x570
  41d1a8:	add	x21, x23, #0x808
  41d1ac:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41d1b0:	add	x23, x23, #0x850
  41d1b4:	stp	x25, x26, [sp, #80]
  41d1b8:	add	x26, x20, #0xf00
  41d1bc:	stp	x27, x28, [sp, #96]
  41d1c0:	add	x28, x1, #0xf10
  41d1c4:	mov	w24, #0x0                   	// #0
  41d1c8:	ldrsw	x0, [x21, #12]
  41d1cc:	ldr	w1, [x21, #8]
  41d1d0:	ldr	w25, [x21, #16]
  41d1d4:	ldr	x22, [x26, x0, lsl #3]
  41d1d8:	cbz	x22, 41d2c8 <ferror@plt+0x1b588>
  41d1dc:	cmn	w25, #0x1
  41d1e0:	b.eq	41d2e8 <ferror@plt+0x1b5a8>  // b.none
  41d1e4:	mov	w24, #0x1                   	// #1
  41d1e8:	ldr	x5, [x21]
  41d1ec:	mov	w2, #0x5                   	// #5
  41d1f0:	mov	x0, #0x0                   	// #0
  41d1f4:	str	x5, [sp, #112]
  41d1f8:	ldr	x27, [x26, w1, sxtw #3]
  41d1fc:	mov	x1, x28
  41d200:	bl	401c70 <dcgettext@plt>
  41d204:	ldr	x5, [sp, #112]
  41d208:	mov	x3, x22
  41d20c:	mov	x2, x27
  41d210:	mov	x1, x5
  41d214:	bl	401cc0 <printf@plt>
  41d218:	mov	x2, x22
  41d21c:	mov	x1, x27
  41d220:	mov	x0, x19
  41d224:	bl	4110c0 <ferror@plt+0xf380>
  41d228:	add	x8, x20, #0xc58
  41d22c:	mov	w1, #0x1                   	// #1
  41d230:	mov	w7, w25
  41d234:	mov	x2, x22
  41d238:	ldp	x3, x4, [x8]
  41d23c:	ldp	x5, x6, [x8, #16]
  41d240:	str	w1, [sp]
  41d244:	mov	x1, x0
  41d248:	mov	x0, x19
  41d24c:	bl	41b550 <ferror@plt+0x19810>
  41d250:	add	x21, x21, #0x18
  41d254:	cmp	x23, x21
  41d258:	b.ne	41d1c8 <ferror@plt+0x1b488>  // b.any
  41d25c:	ldrh	w1, [x19, #82]
  41d260:	ldrb	w0, [x19, #31]
  41d264:	cmp	w1, #0x32
  41d268:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  41d26c:	b.eq	41d374 <ferror@plt+0x1b634>  // b.none
  41d270:	cbz	w24, 41d324 <ferror@plt+0x1b5e4>
  41d274:	mov	w0, #0x1                   	// #1
  41d278:	ldp	x29, x30, [sp, #16]
  41d27c:	ldp	x19, x20, [sp, #32]
  41d280:	ldp	x21, x22, [sp, #48]
  41d284:	ldp	x23, x24, [sp, #64]
  41d288:	ldp	x25, x26, [sp, #80]
  41d28c:	ldp	x27, x28, [sp, #96]
  41d290:	add	sp, sp, #0x110
  41d294:	ret
  41d298:	str	wzr, [sp]
  41d29c:	mov	x3, #0x0                   	// #0
  41d2a0:	mov	x2, x23
  41d2a4:	mov	x1, x27
  41d2a8:	mov	x0, x19
  41d2ac:	mov	x6, #0x0                   	// #0
  41d2b0:	mov	x5, #0x0                   	// #0
  41d2b4:	mov	x4, #0x0                   	// #0
  41d2b8:	bl	41b550 <ferror@plt+0x19810>
  41d2bc:	mov	w24, #0x1                   	// #1
  41d2c0:	ldr	w3, [x19, #100]
  41d2c4:	b	41cfe0 <ferror@plt+0x1b2a0>
  41d2c8:	cmn	w25, #0x1
  41d2cc:	b.ne	41d250 <ferror@plt+0x1b510>  // b.any
  41d2d0:	cmp	w1, #0x17
  41d2d4:	b.ne	41d250 <ferror@plt+0x1b510>  // b.any
  41d2d8:	ldr	x0, [x26, #160]
  41d2dc:	cmp	x0, #0x7
  41d2e0:	b.eq	41d250 <ferror@plt+0x1b510>  // b.none
  41d2e4:	b	41d300 <ferror@plt+0x1b5c0>
  41d2e8:	cmp	w1, #0x17
  41d2ec:	b.ne	41d1e4 <ferror@plt+0x1b4a4>  // b.any
  41d2f0:	ldr	x0, [x26, #160]
  41d2f4:	mov	w24, #0x1                   	// #1
  41d2f8:	cmp	x0, #0x7
  41d2fc:	b.eq	41d9f8 <ferror@plt+0x1bcb8>  // b.none
  41d300:	cmp	x0, #0x11
  41d304:	csetm	w25, ne  // ne = any
  41d308:	cbz	x22, 41d250 <ferror@plt+0x1b510>
  41d30c:	b	41d1e8 <ferror@plt+0x1b4a8>
  41d310:	ldr	w1, [x21]
  41d314:	adrp	x0, 45b000 <warn@@Base+0xb640>
  41d318:	add	x0, x0, #0x3e8
  41d31c:	bl	401cc0 <printf@plt>
  41d320:	b	41d048 <ferror@plt+0x1b308>
  41d324:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d328:	add	x1, x1, #0x148
  41d32c:	mov	w2, #0x5                   	// #5
  41d330:	mov	x0, #0x0                   	// #0
  41d334:	bl	401c70 <dcgettext@plt>
  41d338:	bl	401cc0 <printf@plt>
  41d33c:	mov	w0, #0x1                   	// #1
  41d340:	ldp	x29, x30, [sp, #16]
  41d344:	ldp	x19, x20, [sp, #32]
  41d348:	ldp	x21, x22, [sp, #48]
  41d34c:	ldp	x23, x24, [sp, #64]
  41d350:	ldp	x25, x26, [sp, #80]
  41d354:	ldp	x27, x28, [sp, #96]
  41d358:	add	sp, sp, #0x110
  41d35c:	ret
  41d360:	mov	x0, x19
  41d364:	bl	411f68 <ferror@plt+0x10228>
  41d368:	ldr	w7, [sp, #112]
  41d36c:	mov	x8, x0
  41d370:	b	41d0d8 <ferror@plt+0x1b398>
  41d374:	adrp	x27, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  41d378:	add	x27, x27, #0x5a0
  41d37c:	stp	xzr, xzr, [sp, #216]
  41d380:	ldp	x3, x1, [x27, #-256]
  41d384:	stp	xzr, xzr, [sp, #232]
  41d388:	stp	xzr, xzr, [sp, #248]
  41d38c:	str	xzr, [sp, #264]
  41d390:	lsl	x1, x1, #4
  41d394:	add	x0, x3, x1
  41d398:	cmp	x3, x0
  41d39c:	b.cs	41d274 <ferror@plt+0x1b534>  // b.hs, b.nlast
  41d3a0:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41d3a4:	add	x0, x0, #0x138
  41d3a8:	mov	x23, x3
  41d3ac:	stp	x0, xzr, [sp, #152]
  41d3b0:	mov	w0, #0x1                   	// #1
  41d3b4:	str	xzr, [sp, #168]
  41d3b8:	str	w0, [sp, #188]
  41d3bc:	str	xzr, [sp, #200]
  41d3c0:	b	41d408 <ferror@plt+0x1b6c8>
  41d3c4:	mov	x2, #0x1d                  	// #29
  41d3c8:	movk	x2, #0x6000, lsl #16
  41d3cc:	cmp	x0, x2
  41d3d0:	b.eq	41d95c <ferror@plt+0x1bc1c>  // b.none
  41d3d4:	b.ls	41d6e4 <ferror@plt+0x1b9a4>  // b.plast
  41d3d8:	mov	x2, #0x1f                  	// #31
  41d3dc:	movk	x2, #0x6000, lsl #16
  41d3e0:	cmp	x0, x2
  41d3e4:	b.ne	41d3f8 <ferror@plt+0x1b6b8>  // b.any
  41d3e8:	ldp	x3, x1, [x27, #-256]
  41d3ec:	ldr	x0, [x23, #8]
  41d3f0:	str	x0, [sp, #216]
  41d3f4:	lsl	x1, x1, #4
  41d3f8:	add	x23, x23, #0x10
  41d3fc:	add	x0, x3, x1
  41d400:	cmp	x23, x0
  41d404:	b.cs	41d750 <ferror@plt+0x1ba10>  // b.hs, b.nlast
  41d408:	ldr	x0, [x23]
  41d40c:	mov	x2, #0x23                  	// #35
  41d410:	movk	x2, #0x6000, lsl #16
  41d414:	cmp	x0, x2
  41d418:	b.eq	41d768 <ferror@plt+0x1ba28>  // b.none
  41d41c:	b.ls	41d3c4 <ferror@plt+0x1b684>  // b.plast
  41d420:	mov	x2, #0x45                  	// #69
  41d424:	movk	x2, #0x6000, lsl #16
  41d428:	cmp	x0, x2
  41d42c:	b.eq	41d774 <ferror@plt+0x1ba34>  // b.none
  41d430:	b.ls	41d6bc <ferror@plt+0x1b97c>  // b.plast
  41d434:	mov	x2, #0x49                  	// #73
  41d438:	movk	x2, #0x6000, lsl #16
  41d43c:	cmp	x0, x2
  41d440:	b.ne	41d3f8 <ferror@plt+0x1b6b8>  // b.any
  41d444:	ldr	x3, [x23, #8]
  41d448:	mov	w2, #0x5                   	// #5
  41d44c:	ldr	x22, [sp, #256]
  41d450:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41d454:	ldur	x25, [x27, #-240]
  41d458:	add	x1, x1, #0xf68
  41d45c:	lsl	x21, x22, #5
  41d460:	mov	x0, #0x0                   	// #0
  41d464:	add	x25, x3, x25
  41d468:	str	x3, [sp, #264]
  41d46c:	bl	401c70 <dcgettext@plt>
  41d470:	mov	x5, x0
  41d474:	mov	x4, x21
  41d478:	mov	x2, x25
  41d47c:	add	x1, x19, #0x10
  41d480:	add	x0, x19, #0x8
  41d484:	mov	x3, #0x1                   	// #1
  41d488:	bl	4103d0 <ferror@plt+0xe690>
  41d48c:	str	x0, [sp, #192]
  41d490:	cbz	x0, 41d9c0 <ferror@plt+0x1bc80>
  41d494:	ldr	x25, [sp, #240]
  41d498:	ldr	w0, [sp, #168]
  41d49c:	cmp	x25, w0, uxtw
  41d4a0:	b.cs	41d9d0 <ferror@plt+0x1bc90>  // b.hs, b.nlast
  41d4a4:	ldr	x0, [sp, #160]
  41d4a8:	add	x25, x0, x25
  41d4ac:	mov	w2, #0x5                   	// #5
  41d4b0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41d4b4:	mov	x0, #0x0                   	// #0
  41d4b8:	add	x1, x1, #0xfc8
  41d4bc:	bl	401c70 <dcgettext@plt>
  41d4c0:	ldr	w1, [sp, #248]
  41d4c4:	mov	x2, x25
  41d4c8:	ldr	x3, [sp, #232]
  41d4cc:	bl	401cc0 <printf@plt>
  41d4d0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d4d4:	add	x1, x1, #0x0
  41d4d8:	mov	w2, #0x5                   	// #5
  41d4dc:	mov	x0, #0x0                   	// #0
  41d4e0:	bl	401c70 <dcgettext@plt>
  41d4e4:	bl	401cc0 <printf@plt>
  41d4e8:	cmp	x22, #0x0
  41d4ec:	b.le	41d974 <ferror@plt+0x1bc34>
  41d4f0:	ldr	x22, [sp, #192]
  41d4f4:	adrp	x3, 4ac000 <warn@@Base+0x5c640>
  41d4f8:	adrp	x1, 458000 <warn@@Base+0x8640>
  41d4fc:	adrp	x25, 45d000 <warn@@Base+0xd640>
  41d500:	add	x0, x21, x22
  41d504:	str	x0, [sp, #112]
  41d508:	add	x0, x3, #0x488
  41d50c:	str	x0, [sp, #136]
  41d510:	add	x0, x1, #0x88
  41d514:	str	x0, [sp, #128]
  41d518:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41d51c:	add	x0, x0, #0x80
  41d520:	adrp	x28, 45d000 <warn@@Base+0xd640>
  41d524:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41d528:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d52c:	add	x25, x25, #0x48
  41d530:	add	x1, x1, #0x70
  41d534:	add	x28, x28, #0x78
  41d538:	add	x21, x21, #0x398
  41d53c:	str	x0, [sp, #120]
  41d540:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41d544:	add	x0, x0, #0x50
  41d548:	str	x1, [sp, #144]
  41d54c:	str	x0, [sp, #176]
  41d550:	b	41d5a0 <ferror@plt+0x1b860>
  41d554:	bl	401cc0 <printf@plt>
  41d558:	ldr	x2, [x21]
  41d55c:	add	x0, x22, #0x18
  41d560:	mov	w1, #0x4                   	// #4
  41d564:	blr	x2
  41d568:	mov	w1, w0
  41d56c:	mov	x0, x28
  41d570:	bl	401cc0 <printf@plt>
  41d574:	ldr	x2, [x21]
  41d578:	add	x0, x22, #0x1c
  41d57c:	mov	w1, #0x4                   	// #4
  41d580:	add	x22, x22, #0x20
  41d584:	blr	x2
  41d588:	mov	w1, w0
  41d58c:	ldr	x0, [sp, #120]
  41d590:	bl	401cc0 <printf@plt>
  41d594:	ldr	x0, [sp, #112]
  41d598:	cmp	x0, x22
  41d59c:	b.eq	41d974 <ferror@plt+0x1bc34>  // b.none
  41d5a0:	ldr	x2, [x21]
  41d5a4:	mov	w1, #0x4                   	// #4
  41d5a8:	add	x0, x22, #0xc
  41d5ac:	blr	x2
  41d5b0:	mov	w1, w0
  41d5b4:	mov	x0, x25
  41d5b8:	bl	401cc0 <printf@plt>
  41d5bc:	ldr	x2, [x21]
  41d5c0:	mov	w1, #0x8                   	// #8
  41d5c4:	ldr	x0, [sp, #136]
  41d5c8:	ldr	x26, [x0]
  41d5cc:	mov	x0, x22
  41d5d0:	blr	x2
  41d5d4:	mov	x2, x0
  41d5d8:	ldr	x1, [sp, #128]
  41d5dc:	mov	x0, x26
  41d5e0:	bl	401d20 <fprintf@plt>
  41d5e4:	ldr	x2, [x21]
  41d5e8:	mov	w1, #0x4                   	// #4
  41d5ec:	add	x0, x22, #0x8
  41d5f0:	blr	x2
  41d5f4:	mov	x2, x0
  41d5f8:	mov	w0, w0
  41d5fc:	bl	402670 <ferror@plt+0x930>
  41d600:	mov	x1, x0
  41d604:	ldr	x0, [sp, #144]
  41d608:	cbnz	x1, 41d554 <ferror@plt+0x1b814>
  41d60c:	ldr	x0, [sp, #176]
  41d610:	mov	w1, w2
  41d614:	bl	401cc0 <printf@plt>
  41d618:	b	41d558 <ferror@plt+0x1b818>
  41d61c:	ldr	x24, [x19, #112]
  41d620:	mov	w4, #0x50                  	// #80
  41d624:	mov	w2, #0x5                   	// #5
  41d628:	adrp	x1, 45e000 <warn@@Base+0xe640>
  41d62c:	mov	x0, #0x0                   	// #0
  41d630:	add	x1, x1, #0x7a0
  41d634:	umaddl	x24, w3, w4, x24
  41d638:	str	x8, [sp, #128]
  41d63c:	str	w7, [sp, #136]
  41d640:	ldp	x3, x4, [x24, #24]
  41d644:	stp	x3, x4, [sp, #112]
  41d648:	bl	401c70 <dcgettext@plt>
  41d64c:	mov	x5, x0
  41d650:	ldp	x3, x4, [sp, #112]
  41d654:	add	x1, x19, #0x10
  41d658:	add	x0, x19, #0x8
  41d65c:	mov	x2, x3
  41d660:	mov	x3, #0x1                   	// #1
  41d664:	bl	4103d0 <ferror@plt+0xe690>
  41d668:	mov	x5, x0
  41d66c:	ldr	w7, [sp, #136]
  41d670:	ldr	x8, [sp, #128]
  41d674:	cbz	x0, 41d0f0 <ferror@plt+0x1b3b0>
  41d678:	ldr	w0, [x28, #4]
  41d67c:	mov	x3, x8
  41d680:	ldr	x6, [x24, #32]
  41d684:	cmp	w0, #0xb
  41d688:	ldr	x4, [sp, #232]
  41d68c:	cset	w0, eq  // eq = none
  41d690:	str	w0, [sp]
  41d694:	mov	x2, x23
  41d698:	mov	x1, x27
  41d69c:	mov	x0, x19
  41d6a0:	stp	x8, x5, [sp, #112]
  41d6a4:	bl	41b550 <ferror@plt+0x19810>
  41d6a8:	ldr	x5, [sp, #120]
  41d6ac:	mov	x0, x5
  41d6b0:	bl	401bc0 <free@plt>
  41d6b4:	ldr	x8, [sp, #112]
  41d6b8:	b	41d128 <ferror@plt+0x1b3e8>
  41d6bc:	mov	x2, #0x25                  	// #37
  41d6c0:	movk	x2, #0x6000, lsl #16
  41d6c4:	cmp	x0, x2
  41d6c8:	b.eq	41d950 <ferror@plt+0x1bc10>  // b.none
  41d6cc:	add	x2, x2, #0x1c
  41d6d0:	cmp	x0, x2
  41d6d4:	b.ne	41d3f8 <ferror@plt+0x1b6b8>  // b.any
  41d6d8:	ldr	x0, [x23, #8]
  41d6dc:	str	x0, [sp, #200]
  41d6e0:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d6e4:	cmp	x0, #0x1
  41d6e8:	b.eq	41d968 <ferror@plt+0x1bc28>  // b.none
  41d6ec:	cmp	x0, #0xa
  41d6f0:	b.ne	41d3f8 <ferror@plt+0x1b6b8>  // b.any
  41d6f4:	ldr	x0, [x23, #8]
  41d6f8:	str	x0, [sp, #168]
  41d6fc:	ldr	x0, [sp, #160]
  41d700:	cbnz	x0, 41d3f8 <ferror@plt+0x1b6b8>
  41d704:	ldur	x21, [x27, #-240]
  41d708:	mov	w2, #0x5                   	// #5
  41d70c:	ldr	x0, [sp, #200]
  41d710:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41d714:	add	x1, x1, #0xf50
  41d718:	add	x21, x0, x21
  41d71c:	mov	x0, #0x0                   	// #0
  41d720:	bl	401c70 <dcgettext@plt>
  41d724:	mov	x5, x0
  41d728:	ldr	x4, [sp, #168]
  41d72c:	add	x1, x19, #0x10
  41d730:	mov	x3, #0x1                   	// #1
  41d734:	mov	x2, x21
  41d738:	add	x0, x19, #0x8
  41d73c:	bl	4103d0 <ferror@plt+0xe690>
  41d740:	str	x0, [sp, #160]
  41d744:	ldp	x3, x1, [x27, #-256]
  41d748:	lsl	x1, x1, #4
  41d74c:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d750:	ldr	x0, [sp, #160]
  41d754:	cbz	x0, 41d75c <ferror@plt+0x1ba1c>
  41d758:	bl	401bc0 <free@plt>
  41d75c:	ldr	w0, [sp, #188]
  41d760:	cbz	w0, 41d270 <ferror@plt+0x1b530>
  41d764:	b	41d274 <ferror@plt+0x1b534>
  41d768:	ldr	x0, [x23, #8]
  41d76c:	str	x0, [sp, #256]
  41d770:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d774:	ldr	x25, [sp, #216]
  41d778:	mov	w2, #0x5                   	// #5
  41d77c:	ldr	x3, [x23, #8]
  41d780:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d784:	ldur	x22, [x27, #-240]
  41d788:	add	x21, x25, x25, lsl #2
  41d78c:	add	x1, x1, #0x88
  41d790:	mov	x0, #0x0                   	// #0
  41d794:	add	x22, x3, x22
  41d798:	lsl	x21, x21, #3
  41d79c:	str	x3, [sp, #224]
  41d7a0:	bl	401c70 <dcgettext@plt>
  41d7a4:	mov	x4, x21
  41d7a8:	mov	x5, x0
  41d7ac:	mov	x2, x22
  41d7b0:	add	x1, x19, #0x10
  41d7b4:	add	x0, x19, #0x8
  41d7b8:	mov	x3, #0x1                   	// #1
  41d7bc:	bl	4103d0 <ferror@plt+0xe690>
  41d7c0:	str	x0, [sp, #136]
  41d7c4:	cbz	x0, 41d9c0 <ferror@plt+0x1bc80>
  41d7c8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d7cc:	add	x1, x1, #0xb0
  41d7d0:	mov	w2, #0x5                   	// #5
  41d7d4:	mov	x0, #0x0                   	// #0
  41d7d8:	bl	401c70 <dcgettext@plt>
  41d7dc:	bl	401cc0 <printf@plt>
  41d7e0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d7e4:	add	x1, x1, #0xc0
  41d7e8:	mov	w2, #0x5                   	// #5
  41d7ec:	mov	x0, #0x0                   	// #0
  41d7f0:	bl	401c70 <dcgettext@plt>
  41d7f4:	bl	401cc0 <printf@plt>
  41d7f8:	cmp	x25, #0x0
  41d7fc:	b.le	41d9ac <ferror@plt+0x1bc6c>
  41d800:	ldr	x22, [sp, #136]
  41d804:	adrp	x25, 45d000 <warn@@Base+0xd640>
  41d808:	adrp	x28, 45d000 <warn@@Base+0xd640>
  41d80c:	adrp	x26, 457000 <warn@@Base+0x7640>
  41d810:	add	x0, x21, x22
  41d814:	add	x25, x25, #0x48
  41d818:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41d81c:	add	x28, x28, #0x110
  41d820:	add	x26, x26, #0xfd0
  41d824:	add	x21, x21, #0x398
  41d828:	str	x0, [sp, #120]
  41d82c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41d830:	add	x0, x0, #0x140
  41d834:	str	x0, [sp, #128]
  41d838:	b	41d88c <ferror@plt+0x1bb4c>
  41d83c:	ldr	x0, [x3, #1160]
  41d840:	bl	401d20 <fprintf@plt>
  41d844:	ldr	x2, [x21]
  41d848:	add	x0, x22, #0x20
  41d84c:	mov	w1, #0x4                   	// #4
  41d850:	blr	x2
  41d854:	mov	w1, w0
  41d858:	mov	x0, x25
  41d85c:	bl	401cc0 <printf@plt>
  41d860:	ldr	x2, [x21]
  41d864:	add	x0, x22, #0x18
  41d868:	mov	w1, #0x8                   	// #8
  41d86c:	add	x22, x22, #0x28
  41d870:	blr	x2
  41d874:	mov	x1, x0
  41d878:	ldr	x0, [sp, #128]
  41d87c:	bl	401cc0 <printf@plt>
  41d880:	ldr	x0, [sp, #120]
  41d884:	cmp	x0, x22
  41d888:	b.eq	41d9ac <ferror@plt+0x1bc6c>  // b.none
  41d88c:	ldr	x2, [x21]
  41d890:	mov	w1, #0x4                   	// #4
  41d894:	add	x0, x22, #0xc
  41d898:	blr	x2
  41d89c:	mov	w1, w0
  41d8a0:	mov	x0, x25
  41d8a4:	bl	401cc0 <printf@plt>
  41d8a8:	ldr	x2, [x21]
  41d8ac:	mov	w1, #0x8                   	// #8
  41d8b0:	mov	x0, x22
  41d8b4:	blr	x2
  41d8b8:	mov	x1, x0
  41d8bc:	mov	x0, x28
  41d8c0:	bl	401cc0 <printf@plt>
  41d8c4:	ldr	x2, [x21]
  41d8c8:	mov	w1, #0x4                   	// #4
  41d8cc:	add	x0, x22, #0x8
  41d8d0:	blr	x2
  41d8d4:	mov	x2, x0
  41d8d8:	mov	w0, w0
  41d8dc:	bl	402670 <ferror@plt+0x930>
  41d8e0:	mov	x1, x0
  41d8e4:	ldr	x0, [sp, #152]
  41d8e8:	cbz	x1, 41d93c <ferror@plt+0x1bbfc>
  41d8ec:	bl	401cc0 <printf@plt>
  41d8f0:	ldr	x2, [x21]
  41d8f4:	mov	w1, #0x8                   	// #8
  41d8f8:	add	x0, x22, #0x10
  41d8fc:	blr	x2
  41d900:	mov	x2, x0
  41d904:	mov	x0, x26
  41d908:	str	x2, [sp, #112]
  41d90c:	bl	401cc0 <printf@plt>
  41d910:	ldr	w0, [x20]
  41d914:	adrp	x1, 458000 <warn@@Base+0x8640>
  41d918:	adrp	x3, 4ac000 <warn@@Base+0x5c640>
  41d91c:	add	x1, x1, #0x88
  41d920:	ldr	x2, [sp, #112]
  41d924:	cbz	w0, 41d83c <ferror@plt+0x1bafc>
  41d928:	mov	x1, x2
  41d92c:	adrp	x0, 458000 <warn@@Base+0x8640>
  41d930:	add	x0, x0, #0x80
  41d934:	bl	401cc0 <printf@plt>
  41d938:	b	41d844 <ferror@plt+0x1bb04>
  41d93c:	mov	w1, w2
  41d940:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41d944:	add	x0, x0, #0x118
  41d948:	bl	401cc0 <printf@plt>
  41d94c:	b	41d8f0 <ferror@plt+0x1bbb0>
  41d950:	ldr	x0, [x23, #8]
  41d954:	str	x0, [sp, #248]
  41d958:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d95c:	ldr	x0, [x23, #8]
  41d960:	str	x0, [sp, #232]
  41d964:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d968:	ldr	x0, [x23, #8]
  41d96c:	str	x0, [sp, #240]
  41d970:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d974:	ldr	x0, [sp, #192]
  41d978:	bl	401bc0 <free@plt>
  41d97c:	ldp	x3, x1, [x27, #-256]
  41d980:	lsl	x1, x1, #4
  41d984:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d988:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d98c:	add	x1, x1, #0x1c8
  41d990:	mov	w2, #0x5                   	// #5
  41d994:	mov	x0, #0x0                   	// #0
  41d998:	bl	401c70 <dcgettext@plt>
  41d99c:	bl	401cc0 <printf@plt>
  41d9a0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41d9a4:	add	x1, x1, #0x1f8
  41d9a8:	b	41d174 <ferror@plt+0x1b434>
  41d9ac:	ldr	x0, [sp, #136]
  41d9b0:	bl	401bc0 <free@plt>
  41d9b4:	ldp	x3, x1, [x27, #-256]
  41d9b8:	lsl	x1, x1, #4
  41d9bc:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d9c0:	ldp	x3, x1, [x27, #-256]
  41d9c4:	str	wzr, [sp, #188]
  41d9c8:	lsl	x1, x1, #4
  41d9cc:	b	41d3f8 <ferror@plt+0x1b6b8>
  41d9d0:	mov	w2, #0x5                   	// #5
  41d9d4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41d9d8:	mov	x0, #0x0                   	// #0
  41d9dc:	add	x1, x1, #0xf88
  41d9e0:	bl	401c70 <dcgettext@plt>
  41d9e4:	mov	x1, x25
  41d9e8:	adrp	x25, 459000 <warn@@Base+0x9640>
  41d9ec:	bl	44f9c0 <warn@@Base>
  41d9f0:	add	x25, x25, #0xd50
  41d9f4:	b	41d4ac <ferror@plt+0x1b76c>
  41d9f8:	mov	w25, w24
  41d9fc:	b	41d1e8 <ferror@plt+0x1b4a8>
  41da00:	stp	x29, x30, [sp, #-288]!
  41da04:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  41da08:	mov	x2, x0
  41da0c:	mov	x29, sp
  41da10:	str	x0, [sp, #160]
  41da14:	ldr	w0, [x1, #1208]
  41da18:	cbz	w0, 41de08 <ferror@plt+0x1c0c8>
  41da1c:	mov	x0, x2
  41da20:	add	x2, sp, #0x114
  41da24:	str	x2, [sp, #208]
  41da28:	mov	w3, #0x0                   	// #0
  41da2c:	str	wzr, [sp, #224]
  41da30:	ldr	w1, [x0, #100]
  41da34:	ldr	x0, [x0, #112]
  41da38:	str	x0, [sp, #128]
  41da3c:	cbz	w1, 41e6ac <ferror@plt+0x1c96c>
  41da40:	stp	x19, x20, [sp, #16]
  41da44:	stp	x21, x22, [sp, #32]
  41da48:	stp	x23, x24, [sp, #48]
  41da4c:	stp	x25, x26, [sp, #64]
  41da50:	stp	x27, x28, [sp, #80]
  41da54:	b	41da88 <ferror@plt+0x1bd48>
  41da58:	mov	w2, #0xfffd                	// #65533
  41da5c:	movk	w2, #0x6fff, lsl #16
  41da60:	cmp	w0, w2
  41da64:	b.eq	41de14 <ferror@plt+0x1c0d4>  // b.none
  41da68:	ldr	x2, [sp, #128]
  41da6c:	ldr	w0, [sp, #224]
  41da70:	add	x2, x2, #0x50
  41da74:	str	x2, [sp, #128]
  41da78:	add	w0, w0, #0x1
  41da7c:	str	w0, [sp, #224]
  41da80:	cmp	w0, w1
  41da84:	b.cs	41ddf0 <ferror@plt+0x1c0b0>  // b.hs, b.nlast
  41da88:	ldr	x0, [sp, #128]
  41da8c:	mov	w2, #0xfffe                	// #65534
  41da90:	movk	w2, #0x6fff, lsl #16
  41da94:	ldr	w0, [x0, #4]
  41da98:	cmp	w0, w2
  41da9c:	b.eq	41dca0 <ferror@plt+0x1bf60>  // b.none
  41daa0:	mov	w2, #0x6fffffff            	// #1879048191
  41daa4:	cmp	w0, w2
  41daa8:	b.ne	41da58 <ferror@plt+0x1bd18>  // b.any
  41daac:	ldr	x4, [sp, #128]
  41dab0:	ldr	w0, [x4, #40]
  41dab4:	cmp	w0, w1
  41dab8:	b.cs	41da68 <ferror@plt+0x1bd28>  // b.hs, b.nlast
  41dabc:	ldr	x5, [sp, #160]
  41dac0:	mov	w2, #0x50                  	// #80
  41dac4:	ldr	x20, [x5, #112]
  41dac8:	umaddl	x20, w0, w2, x20
  41dacc:	ldr	w0, [x20, #40]
  41dad0:	cmp	w0, w1
  41dad4:	b.cs	41da68 <ferror@plt+0x1bd28>  // b.hs, b.nlast
  41dad8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41dadc:	add	x28, x0, #0x4a0
  41dae0:	ldr	x19, [x4, #32]
  41dae4:	ldr	w0, [x0, #1184]
  41dae8:	cbz	w0, 41e720 <ferror@plt+0x1c9e0>
  41daec:	add	x2, sp, #0xf0
  41daf0:	mov	x1, x20
  41daf4:	mov	x0, x5
  41daf8:	bl	411b20 <ferror@plt+0xfde0>
  41dafc:	str	x0, [sp, #152]
  41db00:	cbz	x0, 41e738 <ferror@plt+0x1c9f8>
  41db04:	ldr	x6, [sp, #160]
  41db08:	mov	w4, #0x50                  	// #80
  41db0c:	ldr	w5, [x20, #40]
  41db10:	mov	w2, #0x5                   	// #5
  41db14:	add	x23, x6, #0x10
  41db18:	add	x27, x6, #0x8
  41db1c:	ldr	x3, [x6, #112]
  41db20:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41db24:	mov	x0, #0x0                   	// #0
  41db28:	add	x1, x1, #0x580
  41db2c:	str	x23, [sp, #120]
  41db30:	umaddl	x3, w5, w4, x3
  41db34:	str	x3, [sp, #232]
  41db38:	ldp	x22, x21, [x3, #24]
  41db3c:	bl	401c70 <dcgettext@plt>
  41db40:	mov	x1, x23
  41db44:	mov	x5, x0
  41db48:	mov	x3, #0x1                   	// #1
  41db4c:	mov	x0, x27
  41db50:	mov	x2, x22
  41db54:	mov	x4, x21
  41db58:	bl	4103d0 <ferror@plt+0xe690>
  41db5c:	str	x0, [sp, #216]
  41db60:	cbz	x0, 41e808 <ferror@plt+0x1cac8>
  41db64:	lsr	x25, x19, #1
  41db68:	mov	w4, #0x5                   	// #5
  41db6c:	ldr	x26, [sp, #160]
  41db70:	mov	x3, x25
  41db74:	adrp	x2, 45d000 <warn@@Base+0xd640>
  41db78:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41db7c:	add	x2, x2, #0x598
  41db80:	add	x1, x1, #0x5d0
  41db84:	mov	x0, #0x0                   	// #0
  41db88:	str	x25, [sp, #104]
  41db8c:	bl	401c20 <dcngettext@plt>
  41db90:	add	x22, x26, #0x88
  41db94:	ldr	x24, [sp, #128]
  41db98:	add	x21, x26, #0x80
  41db9c:	mov	x23, x0
  41dba0:	mov	x1, x22
  41dba4:	mov	x2, x24
  41dba8:	mov	x0, x21
  41dbac:	bl	404c18 <ferror@plt+0x2ed8>
  41dbb0:	mov	x1, x0
  41dbb4:	mov	x2, x25
  41dbb8:	mov	x0, x23
  41dbbc:	bl	401cc0 <printf@plt>
  41dbc0:	mov	x23, x24
  41dbc4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dbc8:	add	x1, x1, #0x2e0
  41dbcc:	mov	w2, #0x5                   	// #5
  41dbd0:	mov	x0, #0x0                   	// #0
  41dbd4:	bl	401c70 <dcgettext@plt>
  41dbd8:	bl	401cc0 <printf@plt>
  41dbdc:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41dbe0:	adrp	x1, 458000 <warn@@Base+0x8640>
  41dbe4:	ldr	x2, [x24, #16]
  41dbe8:	add	x1, x1, #0x88
  41dbec:	ldr	x0, [x0, #1160]
  41dbf0:	bl	401d20 <fprintf@plt>
  41dbf4:	mov	w2, #0x5                   	// #5
  41dbf8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dbfc:	mov	x0, #0x0                   	// #0
  41dc00:	add	x1, x1, #0x2f0
  41dc04:	bl	401c70 <dcgettext@plt>
  41dc08:	ldr	w24, [x24, #40]
  41dc0c:	ldr	x23, [x23, #24]
  41dc10:	mov	x1, x22
  41dc14:	mov	x2, x20
  41dc18:	mov	x22, x0
  41dc1c:	mov	x0, x21
  41dc20:	bl	404c18 <ferror@plt+0x2ed8>
  41dc24:	mov	w2, w24
  41dc28:	mov	x3, x0
  41dc2c:	mov	x1, x23
  41dc30:	mov	x0, x22
  41dc34:	bl	401cc0 <printf@plt>
  41dc38:	ldr	x1, [x28, #3816]
  41dc3c:	and	x2, x19, #0xfffffffffffffffe
  41dc40:	mov	x0, x26
  41dc44:	bl	4110c0 <ferror@plt+0xf380>
  41dc48:	mov	x19, x0
  41dc4c:	mov	w2, #0x5                   	// #5
  41dc50:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dc54:	mov	x0, #0x0                   	// #0
  41dc58:	add	x1, x1, #0x608
  41dc5c:	bl	401c70 <dcgettext@plt>
  41dc60:	mov	x5, x0
  41dc64:	ldr	x1, [sp, #120]
  41dc68:	mov	x2, x19
  41dc6c:	mov	x3, x25
  41dc70:	mov	x0, x27
  41dc74:	mov	x4, #0x2                   	// #2
  41dc78:	bl	4103d0 <ferror@plt+0xe690>
  41dc7c:	mov	x19, x0
  41dc80:	cbnz	x0, 41e840 <ferror@plt+0x1cb00>
  41dc84:	ldr	x0, [sp, #216]
  41dc88:	bl	401bc0 <free@plt>
  41dc8c:	ldr	x0, [sp, #152]
  41dc90:	bl	401bc0 <free@plt>
  41dc94:	ldr	w1, [x26, #100]
  41dc98:	mov	w3, #0x1                   	// #1
  41dc9c:	b	41da68 <ferror@plt+0x1bd28>
  41dca0:	ldr	x20, [sp, #128]
  41dca4:	mov	w4, #0x5                   	// #5
  41dca8:	ldr	x23, [sp, #160]
  41dcac:	adrp	x2, 45d000 <warn@@Base+0xd640>
  41dcb0:	ldr	w3, [x20, #44]
  41dcb4:	add	x2, x2, #0x420
  41dcb8:	add	x21, x23, #0x80
  41dcbc:	add	x22, x23, #0x88
  41dcc0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dcc4:	mov	x0, #0x0                   	// #0
  41dcc8:	add	x1, x1, #0x458
  41dccc:	bl	401c20 <dcngettext@plt>
  41dcd0:	mov	x19, x0
  41dcd4:	mov	x2, x20
  41dcd8:	mov	x1, x22
  41dcdc:	mov	x0, x21
  41dce0:	bl	404c18 <ferror@plt+0x2ed8>
  41dce4:	ldr	w2, [x20, #44]
  41dce8:	mov	x1, x0
  41dcec:	mov	x0, x19
  41dcf0:	bl	401cc0 <printf@plt>
  41dcf4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dcf8:	add	x1, x1, #0x2e0
  41dcfc:	mov	w2, #0x5                   	// #5
  41dd00:	mov	x0, #0x0                   	// #0
  41dd04:	bl	401c70 <dcgettext@plt>
  41dd08:	bl	401cc0 <printf@plt>
  41dd0c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41dd10:	adrp	x1, 458000 <warn@@Base+0x8640>
  41dd14:	ldr	x2, [x20, #16]
  41dd18:	add	x1, x1, #0x88
  41dd1c:	ldr	x0, [x0, #1160]
  41dd20:	bl	401d20 <fprintf@plt>
  41dd24:	mov	w2, #0x5                   	// #5
  41dd28:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dd2c:	mov	x0, #0x0                   	// #0
  41dd30:	add	x1, x1, #0x2f0
  41dd34:	bl	401c70 <dcgettext@plt>
  41dd38:	mov	x19, x0
  41dd3c:	ldr	w1, [x23, #100]
  41dd40:	mov	x2, x20
  41dd44:	ldr	w20, [x20, #40]
  41dd48:	ldr	x23, [x2, #24]
  41dd4c:	cmp	x1, w20, uxtw
  41dd50:	b.ls	41e6ec <ferror@plt+0x1c9ac>  // b.plast
  41dd54:	ldr	x0, [sp, #160]
  41dd58:	mov	w3, #0x50                  	// #80
  41dd5c:	mov	x1, x22
  41dd60:	ldr	x2, [x0, #112]
  41dd64:	mov	x0, x21
  41dd68:	umaddl	x2, w20, w3, x2
  41dd6c:	bl	404c18 <ferror@plt+0x2ed8>
  41dd70:	mov	x3, x0
  41dd74:	mov	w2, w20
  41dd78:	mov	x1, x23
  41dd7c:	mov	x0, x19
  41dd80:	bl	401cc0 <printf@plt>
  41dd84:	ldr	x0, [sp, #128]
  41dd88:	mov	w2, #0x5                   	// #5
  41dd8c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dd90:	add	x1, x1, #0x488
  41dd94:	ldp	x19, x20, [x0, #24]
  41dd98:	mov	x0, #0x0                   	// #0
  41dd9c:	bl	401c70 <dcgettext@plt>
  41dda0:	mov	x5, x0
  41dda4:	mov	x3, #0x1                   	// #1
  41dda8:	mov	x2, x19
  41ddac:	mov	x4, x20
  41ddb0:	ldr	x19, [sp, #160]
  41ddb4:	add	x1, x19, #0x10
  41ddb8:	add	x0, x19, #0x8
  41ddbc:	bl	4103d0 <ferror@plt+0xe690>
  41ddc0:	str	x0, [sp, #176]
  41ddc4:	cbnz	x0, 41e2f4 <ferror@plt+0x1c5b4>
  41ddc8:	ldr	x2, [sp, #128]
  41ddcc:	mov	w3, #0x1                   	// #1
  41ddd0:	ldr	w0, [sp, #224]
  41ddd4:	ldr	w1, [x19, #100]
  41ddd8:	add	x2, x2, #0x50
  41dddc:	add	w0, w0, #0x1
  41dde0:	str	x2, [sp, #128]
  41dde4:	str	w0, [sp, #224]
  41dde8:	cmp	w0, w1
  41ddec:	b.cc	41da88 <ferror@plt+0x1bd48>  // b.lo, b.ul, b.last
  41ddf0:	ldp	x19, x20, [sp, #16]
  41ddf4:	ldp	x21, x22, [sp, #32]
  41ddf8:	ldp	x23, x24, [sp, #48]
  41ddfc:	ldp	x25, x26, [sp, #64]
  41de00:	ldp	x27, x28, [sp, #80]
  41de04:	cbz	w3, 41e6ac <ferror@plt+0x1c96c>
  41de08:	mov	w0, #0x1                   	// #1
  41de0c:	ldp	x29, x30, [sp], #288
  41de10:	ret
  41de14:	ldr	x20, [sp, #128]
  41de18:	mov	w4, #0x5                   	// #5
  41de1c:	ldr	x23, [sp, #160]
  41de20:	adrp	x2, 45d000 <warn@@Base+0xd640>
  41de24:	ldr	w3, [x20, #44]
  41de28:	add	x2, x2, #0x270
  41de2c:	add	x21, x23, #0x80
  41de30:	add	x22, x23, #0x88
  41de34:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41de38:	mov	x0, #0x0                   	// #0
  41de3c:	add	x1, x1, #0x2a8
  41de40:	bl	401c20 <dcngettext@plt>
  41de44:	mov	x19, x0
  41de48:	mov	x2, x20
  41de4c:	mov	x1, x22
  41de50:	mov	x0, x21
  41de54:	bl	404c18 <ferror@plt+0x2ed8>
  41de58:	ldr	w2, [x20, #44]
  41de5c:	mov	x1, x0
  41de60:	mov	x0, x19
  41de64:	bl	401cc0 <printf@plt>
  41de68:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41de6c:	add	x1, x1, #0x2e0
  41de70:	mov	w2, #0x5                   	// #5
  41de74:	mov	x0, #0x0                   	// #0
  41de78:	bl	401c70 <dcgettext@plt>
  41de7c:	bl	401cc0 <printf@plt>
  41de80:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41de84:	adrp	x1, 458000 <warn@@Base+0x8640>
  41de88:	ldr	x2, [x20, #16]
  41de8c:	add	x1, x1, #0x88
  41de90:	ldr	x0, [x0, #1160]
  41de94:	bl	401d20 <fprintf@plt>
  41de98:	mov	w2, #0x5                   	// #5
  41de9c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41dea0:	mov	x0, #0x0                   	// #0
  41dea4:	add	x1, x1, #0x2f0
  41dea8:	bl	401c70 <dcgettext@plt>
  41deac:	mov	x19, x0
  41deb0:	ldr	w1, [x23, #100]
  41deb4:	mov	x2, x20
  41deb8:	ldr	w20, [x20, #40]
  41debc:	ldr	x23, [x2, #24]
  41dec0:	cmp	x1, w20, uxtw
  41dec4:	b.ls	41e6d0 <ferror@plt+0x1c990>  // b.plast
  41dec8:	ldr	x0, [sp, #160]
  41decc:	mov	w3, #0x50                  	// #80
  41ded0:	mov	x1, x22
  41ded4:	ldr	x2, [x0, #112]
  41ded8:	mov	x0, x21
  41dedc:	umaddl	x2, w20, w3, x2
  41dee0:	bl	404c18 <ferror@plt+0x2ed8>
  41dee4:	mov	x3, x0
  41dee8:	mov	w2, w20
  41deec:	mov	x1, x23
  41def0:	mov	x0, x19
  41def4:	bl	401cc0 <printf@plt>
  41def8:	ldr	x0, [sp, #128]
  41defc:	mov	w2, #0x5                   	// #5
  41df00:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41df04:	add	x1, x1, #0x318
  41df08:	ldp	x19, x20, [x0, #24]
  41df0c:	mov	x0, #0x0                   	// #0
  41df10:	bl	401c70 <dcgettext@plt>
  41df14:	mov	x5, x0
  41df18:	mov	x3, #0x1                   	// #1
  41df1c:	mov	x2, x19
  41df20:	mov	x4, x20
  41df24:	ldr	x19, [sp, #160]
  41df28:	add	x1, x19, #0x10
  41df2c:	add	x0, x19, #0x8
  41df30:	bl	4103d0 <ferror@plt+0xe690>
  41df34:	str	x0, [sp, #168]
  41df38:	cbz	x0, 41ddc8 <ferror@plt+0x1c088>
  41df3c:	ldr	x1, [sp, #128]
  41df40:	mov	x19, x0
  41df44:	ldr	w0, [x1, #44]
  41df48:	ldr	x1, [x1, #32]
  41df4c:	str	x1, [sp, #176]
  41df50:	add	x23, x19, x1
  41df54:	cbz	w0, 41e24c <ferror@plt+0x1c50c>
  41df58:	add	x0, x19, #0x14
  41df5c:	cmp	x23, x0
  41df60:	b.cc	41e234 <ferror@plt+0x1c4f4>  // b.lo, b.ul, b.last
  41df64:	adrp	x20, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41df68:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41df6c:	adrp	x26, 45d000 <warn@@Base+0xd640>
  41df70:	add	x0, x0, #0x338
  41df74:	add	x20, x20, #0x398
  41df78:	add	x26, x26, #0x3d8
  41df7c:	str	xzr, [sp, #104]
  41df80:	str	xzr, [sp, #144]
  41df84:	str	x0, [sp, #184]
  41df88:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41df8c:	add	x0, x0, #0x358
  41df90:	str	x0, [sp, #192]
  41df94:	nop
  41df98:	ldr	x3, [sp, #104]
  41df9c:	mov	w1, #0x2                   	// #2
  41dfa0:	ldr	x4, [sp, #176]
  41dfa4:	mov	x0, x19
  41dfa8:	ldr	x2, [x20]
  41dfac:	sub	x3, x4, x3
  41dfb0:	str	x3, [sp, #152]
  41dfb4:	blr	x2
  41dfb8:	mov	x27, x0
  41dfbc:	ldr	x2, [x20]
  41dfc0:	mov	w1, #0x2                   	// #2
  41dfc4:	add	x0, x19, #0x2
  41dfc8:	blr	x2
  41dfcc:	mov	x28, x0
  41dfd0:	ldr	x2, [x20]
  41dfd4:	mov	w1, #0x2                   	// #2
  41dfd8:	add	x0, x19, #0x4
  41dfdc:	blr	x2
  41dfe0:	mov	x21, x0
  41dfe4:	ldr	x2, [x20]
  41dfe8:	mov	w1, #0x2                   	// #2
  41dfec:	add	x0, x19, #0x6
  41dff0:	blr	x2
  41dff4:	and	w25, w0, #0xffff
  41dff8:	ldr	x2, [x20]
  41dffc:	mov	w1, #0x4                   	// #4
  41e000:	add	x0, x19, #0x8
  41e004:	blr	x2
  41e008:	ldr	x2, [x20]
  41e00c:	mov	w1, #0x4                   	// #4
  41e010:	add	x0, x19, #0xc
  41e014:	blr	x2
  41e018:	mov	x22, x0
  41e01c:	ldr	x2, [x20]
  41e020:	mov	w1, #0x4                   	// #4
  41e024:	add	x0, x19, #0x10
  41e028:	blr	x2
  41e02c:	str	x0, [sp, #136]
  41e030:	ldr	x1, [sp, #184]
  41e034:	mov	w2, #0x5                   	// #5
  41e038:	mov	x0, #0x0                   	// #0
  41e03c:	bl	401c70 <dcgettext@plt>
  41e040:	mov	x24, x0
  41e044:	and	w0, w28, #0xffff
  41e048:	bl	4046a8 <ferror@plt+0x2968>
  41e04c:	ldr	x1, [sp, #104]
  41e050:	mov	x3, x0
  41e054:	and	w2, w27, #0xffff
  41e058:	mov	x0, x24
  41e05c:	bl	401cc0 <printf@plt>
  41e060:	ldr	x1, [sp, #192]
  41e064:	mov	w2, #0x5                   	// #5
  41e068:	mov	x0, #0x0                   	// #0
  41e06c:	bl	401c70 <dcgettext@plt>
  41e070:	mov	w2, w25
  41e074:	and	w1, w21, #0xffff
  41e078:	bl	401cc0 <printf@plt>
  41e07c:	ldr	x3, [sp, #152]
  41e080:	cmp	x22, x3
  41e084:	b.hi	41e708 <ferror@plt+0x1c9c8>  // b.pmore
  41e088:	add	x27, x19, x22
  41e08c:	add	x0, x27, #0x8
  41e090:	cmp	x23, x0
  41e094:	b.cc	41e708 <ferror@plt+0x1c9c8>  // b.lo, b.ul, b.last
  41e098:	ldr	x2, [x20]
  41e09c:	mov	w1, #0x4                   	// #4
  41e0a0:	mov	x0, x27
  41e0a4:	adrp	x24, 4ac000 <warn@@Base+0x5c640>
  41e0a8:	add	x24, x24, #0x4a0
  41e0ac:	blr	x2
  41e0b0:	mov	x19, x0
  41e0b4:	ldr	x2, [x20]
  41e0b8:	add	x0, x27, #0x4
  41e0bc:	mov	w1, #0x4                   	// #4
  41e0c0:	blr	x2
  41e0c4:	mov	x28, x0
  41e0c8:	ldr	x21, [x24, #3176]
  41e0cc:	mov	w2, #0x5                   	// #5
  41e0d0:	cbz	x21, 41e0e0 <ferror@plt+0x1c3a0>
  41e0d4:	ldr	x0, [x24, #3184]
  41e0d8:	cmp	x19, x0
  41e0dc:	b.cc	41e2b8 <ferror@plt+0x1c578>  // b.lo, b.ul, b.last
  41e0e0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e0e4:	mov	x0, #0x0                   	// #0
  41e0e8:	add	x1, x1, #0x380
  41e0ec:	bl	401c70 <dcgettext@plt>
  41e0f0:	mov	x1, x19
  41e0f4:	bl	401cc0 <printf@plt>
  41e0f8:	ldr	x0, [sp, #104]
  41e0fc:	cmp	w25, #0x1
  41e100:	mov	w21, #0x1                   	// #1
  41e104:	add	x22, x22, x0
  41e108:	b.ls	41e1dc <ferror@plt+0x1c49c>  // b.plast
  41e10c:	sub	w1, w25, #0x1
  41e110:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41e114:	add	x0, x0, #0x3b8
  41e118:	str	w1, [sp, #96]
  41e11c:	str	x0, [sp, #120]
  41e120:	b	41e1a0 <ferror@plt+0x1c460>
  41e124:	ldr	w3, [sp, #96]
  41e128:	cmp	x28, #0x0
  41e12c:	ccmp	w3, w21, #0x0, eq  // eq = none
  41e130:	b.ne	41e2d4 <ferror@plt+0x1c594>  // b.any
  41e134:	add	x22, x22, x28
  41e138:	cmp	x23, x2
  41e13c:	b.cc	41e1c4 <ferror@plt+0x1c484>  // b.lo, b.ul, b.last
  41e140:	ldr	x2, [x20]
  41e144:	blr	x2
  41e148:	mov	x19, x0
  41e14c:	ldr	x2, [x20]
  41e150:	mov	w1, #0x4                   	// #4
  41e154:	add	x0, x27, #0x4
  41e158:	blr	x2
  41e15c:	mov	x28, x0
  41e160:	ldr	x3, [x24, #3176]
  41e164:	mov	x1, x26
  41e168:	mov	w2, #0x5                   	// #5
  41e16c:	mov	x0, #0x0                   	// #0
  41e170:	cbz	x3, 41e180 <ferror@plt+0x1c440>
  41e174:	ldr	x5, [x24, #3184]
  41e178:	cmp	x19, x5
  41e17c:	b.cc	41e264 <ferror@plt+0x1c524>  // b.lo, b.ul, b.last
  41e180:	bl	401c70 <dcgettext@plt>
  41e184:	mov	x3, x19
  41e188:	mov	w2, w21
  41e18c:	mov	x1, x22
  41e190:	bl	401cc0 <printf@plt>
  41e194:	add	w21, w21, #0x1
  41e198:	cmp	w25, w21
  41e19c:	b.eq	41e1dc <ferror@plt+0x1c49c>  // b.none
  41e1a0:	sub	x3, x23, x27
  41e1a4:	add	x27, x27, x28
  41e1a8:	cmp	x28, #0x7
  41e1ac:	mov	x0, x27
  41e1b0:	add	x2, x27, #0x8
  41e1b4:	mov	w1, #0x4                   	// #4
  41e1b8:	b.ls	41e124 <ferror@plt+0x1c3e4>  // b.plast
  41e1bc:	cmp	x3, x28
  41e1c0:	b.cs	41e134 <ferror@plt+0x1c3f4>  // b.hs, b.nlast
  41e1c4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e1c8:	add	x1, x1, #0x6c0
  41e1cc:	mov	w2, #0x5                   	// #5
  41e1d0:	mov	x0, #0x0                   	// #0
  41e1d4:	bl	401c70 <dcgettext@plt>
  41e1d8:	bl	401cc0 <printf@plt>
  41e1dc:	ldp	x0, x1, [sp, #128]
  41e1e0:	ldr	w0, [x0, #44]
  41e1e4:	cmp	x1, #0x13
  41e1e8:	b.hi	41e288 <ferror@plt+0x1c548>  // b.pmore
  41e1ec:	ldr	x2, [sp, #144]
  41e1f0:	cmp	x1, #0x0
  41e1f4:	sub	w1, w0, #0x1
  41e1f8:	ccmp	x1, x2, #0x0, eq  // eq = none
  41e1fc:	b.ne	41e820 <ferror@plt+0x1cae0>  // b.any
  41e200:	ldp	x3, x1, [sp, #136]
  41e204:	ldr	x2, [sp, #104]
  41e208:	add	x1, x1, #0x1
  41e20c:	add	x2, x2, x3
  41e210:	str	x2, [sp, #104]
  41e214:	cmp	x1, w0, uxtw
  41e218:	str	x1, [sp, #144]
  41e21c:	b.cs	41e24c <ferror@plt+0x1c50c>  // b.hs, b.nlast
  41e220:	ldr	x0, [sp, #168]
  41e224:	add	x19, x0, x2
  41e228:	add	x0, x19, #0x14
  41e22c:	cmp	x23, x0
  41e230:	b.cs	41df98 <ferror@plt+0x1c258>  // b.hs, b.nlast
  41e234:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e238:	add	x1, x1, #0x718
  41e23c:	mov	w2, #0x5                   	// #5
  41e240:	mov	x0, #0x0                   	// #0
  41e244:	bl	401c70 <dcgettext@plt>
  41e248:	bl	401cc0 <printf@plt>
  41e24c:	ldr	x0, [sp, #168]
  41e250:	bl	401bc0 <free@plt>
  41e254:	ldr	x0, [sp, #160]
  41e258:	mov	w3, #0x1                   	// #1
  41e25c:	ldr	w1, [x0, #100]
  41e260:	b	41da68 <ferror@plt+0x1bd28>
  41e264:	ldr	x1, [sp, #120]
  41e268:	str	x3, [sp, #112]
  41e26c:	bl	401c70 <dcgettext@plt>
  41e270:	ldr	x3, [sp, #112]
  41e274:	mov	w2, w21
  41e278:	mov	x1, x22
  41e27c:	add	x3, x3, x19
  41e280:	bl	401cc0 <printf@plt>
  41e284:	b	41e194 <ferror@plt+0x1c454>
  41e288:	ldr	x2, [sp, #152]
  41e28c:	cmp	x1, x2
  41e290:	b.ls	41e200 <ferror@plt+0x1c4c0>  // b.plast
  41e294:	ldr	x1, [sp, #144]
  41e298:	cmp	x1, w0, uxtw
  41e29c:	b.cc	41e234 <ferror@plt+0x1c4f4>  // b.lo, b.ul, b.last
  41e2a0:	ldr	x0, [sp, #168]
  41e2a4:	bl	401bc0 <free@plt>
  41e2a8:	ldr	x0, [sp, #160]
  41e2ac:	mov	w3, #0x1                   	// #1
  41e2b0:	ldr	w1, [x0, #100]
  41e2b4:	b	41da68 <ferror@plt+0x1bd28>
  41e2b8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e2bc:	mov	x0, #0x0                   	// #0
  41e2c0:	add	x1, x1, #0x370
  41e2c4:	bl	401c70 <dcgettext@plt>
  41e2c8:	add	x1, x21, x19
  41e2cc:	bl	401cc0 <printf@plt>
  41e2d0:	b	41e0f8 <ferror@plt+0x1c3b8>
  41e2d4:	mov	w2, #0x5                   	// #5
  41e2d8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e2dc:	mov	x0, #0x0                   	// #0
  41e2e0:	add	x1, x1, #0x398
  41e2e4:	bl	401c70 <dcgettext@plt>
  41e2e8:	mov	x1, x28
  41e2ec:	bl	44f9c0 <warn@@Base>
  41e2f0:	b	41e1dc <ferror@plt+0x1c49c>
  41e2f4:	ldr	x1, [sp, #128]
  41e2f8:	mov	x19, x0
  41e2fc:	ldr	w0, [x1, #44]
  41e300:	ldr	x1, [x1, #32]
  41e304:	str	x1, [sp, #184]
  41e308:	add	x1, x19, x1
  41e30c:	str	x1, [sp, #96]
  41e310:	cbz	w0, 41e604 <ferror@plt+0x1c8c4>
  41e314:	add	x0, x19, #0x10
  41e318:	cmp	x1, x0
  41e31c:	b.cc	41e5ec <ferror@plt+0x1c8ac>  // b.lo, b.ul, b.last
  41e320:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41e324:	adrp	x20, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41e328:	add	x28, x0, #0x4a0
  41e32c:	add	x20, x20, #0x398
  41e330:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41e334:	add	x0, x0, #0x4d8
  41e338:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e33c:	add	x1, x1, #0x4a0
  41e340:	str	xzr, [sp, #136]
  41e344:	str	xzr, [sp, #152]
  41e348:	stp	x1, x0, [sp, #192]
  41e34c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41e350:	add	x0, x0, #0x500
  41e354:	str	x0, [sp, #112]
  41e358:	ldr	x2, [x20]
  41e35c:	mov	w1, #0x2                   	// #2
  41e360:	mov	x0, x19
  41e364:	blr	x2
  41e368:	mov	x22, x0
  41e36c:	ldr	x2, [x20]
  41e370:	mov	w1, #0x2                   	// #2
  41e374:	add	x0, x19, #0x2
  41e378:	blr	x2
  41e37c:	and	w26, w0, #0xffff
  41e380:	ldr	x2, [x20]
  41e384:	mov	w1, #0x4                   	// #4
  41e388:	add	x0, x19, #0x4
  41e38c:	blr	x2
  41e390:	mov	x21, x0
  41e394:	ldr	x2, [x20]
  41e398:	mov	w1, #0x4                   	// #4
  41e39c:	add	x0, x19, #0x8
  41e3a0:	blr	x2
  41e3a4:	mov	x24, x0
  41e3a8:	ldr	x2, [x20]
  41e3ac:	mov	w1, #0x4                   	// #4
  41e3b0:	add	x0, x19, #0xc
  41e3b4:	blr	x2
  41e3b8:	str	x0, [sp, #144]
  41e3bc:	ldr	x1, [sp, #192]
  41e3c0:	mov	w2, #0x5                   	// #5
  41e3c4:	mov	x0, #0x0                   	// #0
  41e3c8:	bl	401c70 <dcgettext@plt>
  41e3cc:	ldr	x1, [sp, #136]
  41e3d0:	and	w2, w22, #0xffff
  41e3d4:	bl	401cc0 <printf@plt>
  41e3d8:	ldr	x22, [x28, #3176]
  41e3dc:	mov	w2, #0x5                   	// #5
  41e3e0:	cbz	x22, 41e3f0 <ferror@plt+0x1c6b0>
  41e3e4:	ldr	x0, [x28, #3184]
  41e3e8:	cmp	x21, x0
  41e3ec:	b.cc	41e670 <ferror@plt+0x1c930>  // b.lo, b.ul, b.last
  41e3f0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e3f4:	mov	x0, #0x0                   	// #0
  41e3f8:	add	x1, x1, #0x4c8
  41e3fc:	bl	401c70 <dcgettext@plt>
  41e400:	mov	x1, x21
  41e404:	bl	401cc0 <printf@plt>
  41e408:	ldr	x22, [sp, #136]
  41e40c:	mov	w2, #0x5                   	// #5
  41e410:	ldr	x3, [sp, #184]
  41e414:	mov	x0, #0x0                   	// #0
  41e418:	ldr	x1, [sp, #200]
  41e41c:	sub	x3, x3, x22
  41e420:	mov	x21, x3
  41e424:	str	x3, [sp, #168]
  41e428:	bl	401c70 <dcgettext@plt>
  41e42c:	mov	w1, w26
  41e430:	bl	401cc0 <printf@plt>
  41e434:	cmp	x24, x21
  41e438:	b.hi	41e748 <ferror@plt+0x1ca08>  // b.pmore
  41e43c:	add	x19, x19, x24
  41e440:	add	x24, x24, x22
  41e444:	cbz	w26, 41e58c <ferror@plt+0x1c84c>
  41e448:	ldr	x1, [sp, #96]
  41e44c:	add	x0, x19, #0x10
  41e450:	cmp	x1, x0
  41e454:	b.cc	41e574 <ferror@plt+0x1c834>  // b.lo, b.ul, b.last
  41e458:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41e45c:	mov	w25, #0x0                   	// #0
  41e460:	add	x0, x0, #0x520
  41e464:	str	x0, [sp, #104]
  41e468:	b	41e498 <ferror@plt+0x1c758>
  41e46c:	cmp	x27, #0x0
  41e470:	ccmp	w1, w25, #0x0, eq  // eq = none
  41e474:	b.ne	41e68c <ferror@plt+0x1c94c>  // b.any
  41e478:	add	w25, w25, #0x1
  41e47c:	add	x19, x19, x27
  41e480:	add	x0, x19, #0x10
  41e484:	cmp	w26, w25
  41e488:	b.eq	41e58c <ferror@plt+0x1c84c>  // b.none
  41e48c:	ldr	x1, [sp, #96]
  41e490:	cmp	x1, x0
  41e494:	b.cc	41e574 <ferror@plt+0x1c834>  // b.lo, b.ul, b.last
  41e498:	ldr	x2, [x20]
  41e49c:	mov	w1, #0x4                   	// #4
  41e4a0:	mov	x0, x19
  41e4a4:	blr	x2
  41e4a8:	ldr	x2, [x20]
  41e4ac:	mov	w1, #0x2                   	// #2
  41e4b0:	add	x0, x19, #0x4
  41e4b4:	blr	x2
  41e4b8:	and	w23, w0, #0xffff
  41e4bc:	ldr	x2, [x20]
  41e4c0:	mov	w1, #0x2                   	// #2
  41e4c4:	add	x0, x19, #0x6
  41e4c8:	blr	x2
  41e4cc:	and	w22, w0, #0xffff
  41e4d0:	ldr	x2, [x20]
  41e4d4:	mov	w1, #0x4                   	// #4
  41e4d8:	add	x0, x19, #0x8
  41e4dc:	blr	x2
  41e4e0:	mov	x21, x0
  41e4e4:	ldr	x2, [x20]
  41e4e8:	mov	w1, #0x4                   	// #4
  41e4ec:	add	x0, x19, #0xc
  41e4f0:	blr	x2
  41e4f4:	mov	x27, x0
  41e4f8:	ldr	x4, [x28, #3176]
  41e4fc:	mov	w2, #0x5                   	// #5
  41e500:	mov	x0, #0x0                   	// #0
  41e504:	ldr	x1, [sp, #112]
  41e508:	cbz	x4, 41e518 <ferror@plt+0x1c7d8>
  41e50c:	ldr	x5, [x28, #3184]
  41e510:	cmp	x21, x5
  41e514:	b.cc	41e61c <ferror@plt+0x1c8dc>  // b.lo, b.ul, b.last
  41e518:	bl	401c70 <dcgettext@plt>
  41e51c:	mov	x2, x21
  41e520:	mov	x1, x24
  41e524:	bl	401cc0 <printf@plt>
  41e528:	ldr	x1, [sp, #104]
  41e52c:	mov	w2, #0x5                   	// #5
  41e530:	mov	x0, #0x0                   	// #0
  41e534:	add	x24, x24, x27
  41e538:	bl	401c70 <dcgettext@plt>
  41e53c:	mov	x21, x0
  41e540:	mov	w0, w23
  41e544:	bl	4046a8 <ferror@plt+0x2968>
  41e548:	mov	w2, w22
  41e54c:	mov	x1, x0
  41e550:	mov	x0, x21
  41e554:	bl	401cc0 <printf@plt>
  41e558:	ldr	x0, [sp, #96]
  41e55c:	sub	w1, w26, #0x1
  41e560:	cmp	x27, #0xf
  41e564:	sub	x0, x0, x19
  41e568:	b.ls	41e46c <ferror@plt+0x1c72c>  // b.plast
  41e56c:	cmp	x27, x0
  41e570:	b.ls	41e478 <ferror@plt+0x1c738>  // b.plast
  41e574:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e578:	add	x1, x1, #0x6e8
  41e57c:	mov	w2, #0x5                   	// #5
  41e580:	mov	x0, #0x0                   	// #0
  41e584:	bl	401c70 <dcgettext@plt>
  41e588:	bl	44f9c0 <warn@@Base>
  41e58c:	ldr	x0, [sp, #128]
  41e590:	ldr	x1, [sp, #144]
  41e594:	ldr	w0, [x0, #44]
  41e598:	cmp	x1, #0xf
  41e59c:	b.hi	41e640 <ferror@plt+0x1c900>  // b.pmore
  41e5a0:	ldr	x2, [sp, #152]
  41e5a4:	cmp	x1, #0x0
  41e5a8:	sub	w1, w0, #0x1
  41e5ac:	ccmp	x1, x2, #0x0, eq  // eq = none
  41e5b0:	b.ne	41e760 <ferror@plt+0x1ca20>  // b.any
  41e5b4:	ldp	x2, x3, [sp, #136]
  41e5b8:	ldr	x1, [sp, #152]
  41e5bc:	add	x1, x1, #0x1
  41e5c0:	str	x1, [sp, #152]
  41e5c4:	add	x2, x2, x3
  41e5c8:	str	x2, [sp, #136]
  41e5cc:	cmp	x1, w0, uxtw
  41e5d0:	b.cs	41e604 <ferror@plt+0x1c8c4>  // b.hs, b.nlast
  41e5d4:	ldr	x0, [sp, #176]
  41e5d8:	ldr	x1, [sp, #96]
  41e5dc:	add	x19, x0, x2
  41e5e0:	add	x0, x19, #0x10
  41e5e4:	cmp	x1, x0
  41e5e8:	b.cs	41e358 <ferror@plt+0x1c618>  // b.hs, b.nlast
  41e5ec:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e5f0:	add	x1, x1, #0x748
  41e5f4:	mov	w2, #0x5                   	// #5
  41e5f8:	mov	x0, #0x0                   	// #0
  41e5fc:	bl	401c70 <dcgettext@plt>
  41e600:	bl	44f9c0 <warn@@Base>
  41e604:	ldr	x0, [sp, #176]
  41e608:	bl	401bc0 <free@plt>
  41e60c:	ldr	x0, [sp, #160]
  41e610:	mov	w3, #0x1                   	// #1
  41e614:	ldr	w1, [x0, #100]
  41e618:	b	41da68 <ferror@plt+0x1bd28>
  41e61c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e620:	add	x1, x1, #0x4e8
  41e624:	str	x4, [sp, #120]
  41e628:	bl	401c70 <dcgettext@plt>
  41e62c:	ldr	x4, [sp, #120]
  41e630:	mov	x1, x24
  41e634:	add	x2, x4, x21
  41e638:	bl	401cc0 <printf@plt>
  41e63c:	b	41e528 <ferror@plt+0x1c7e8>
  41e640:	ldr	x2, [sp, #168]
  41e644:	cmp	x1, x2
  41e648:	b.ls	41e5b4 <ferror@plt+0x1c874>  // b.plast
  41e64c:	ldr	x1, [sp, #152]
  41e650:	cmp	x1, w0, uxtw
  41e654:	b.cc	41e5ec <ferror@plt+0x1c8ac>  // b.lo, b.ul, b.last
  41e658:	ldr	x0, [sp, #176]
  41e65c:	bl	401bc0 <free@plt>
  41e660:	ldr	x0, [sp, #160]
  41e664:	mov	w3, #0x1                   	// #1
  41e668:	ldr	w1, [x0, #100]
  41e66c:	b	41da68 <ferror@plt+0x1bd28>
  41e670:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e674:	mov	x0, #0x0                   	// #0
  41e678:	add	x1, x1, #0x4b8
  41e67c:	bl	401c70 <dcgettext@plt>
  41e680:	add	x1, x22, x21
  41e684:	bl	401cc0 <printf@plt>
  41e688:	b	41e408 <ferror@plt+0x1c6c8>
  41e68c:	mov	w2, #0x5                   	// #5
  41e690:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e694:	mov	x0, #0x0                   	// #0
  41e698:	add	x1, x1, #0x540
  41e69c:	bl	401c70 <dcgettext@plt>
  41e6a0:	mov	x1, x27
  41e6a4:	bl	44f9c0 <warn@@Base>
  41e6a8:	b	41e58c <ferror@plt+0x1c84c>
  41e6ac:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e6b0:	add	x1, x1, #0x240
  41e6b4:	mov	w2, #0x5                   	// #5
  41e6b8:	mov	x0, #0x0                   	// #0
  41e6bc:	bl	401c70 <dcgettext@plt>
  41e6c0:	bl	401cc0 <printf@plt>
  41e6c4:	mov	w0, #0x1                   	// #1
  41e6c8:	ldp	x29, x30, [sp], #288
  41e6cc:	ret
  41e6d0:	adrp	x1, 456000 <warn@@Base+0x6640>
  41e6d4:	mov	w2, #0x5                   	// #5
  41e6d8:	add	x1, x1, #0xd78
  41e6dc:	mov	x0, #0x0                   	// #0
  41e6e0:	bl	401c70 <dcgettext@plt>
  41e6e4:	mov	x3, x0
  41e6e8:	b	41dee8 <ferror@plt+0x1c1a8>
  41e6ec:	adrp	x1, 456000 <warn@@Base+0x6640>
  41e6f0:	mov	w2, #0x5                   	// #5
  41e6f4:	add	x1, x1, #0xd78
  41e6f8:	mov	x0, #0x0                   	// #0
  41e6fc:	bl	401c70 <dcgettext@plt>
  41e700:	mov	x3, x0
  41e704:	b	41dd74 <ferror@plt+0x1c034>
  41e708:	ldr	x0, [sp, #128]
  41e70c:	ldr	x1, [sp, #144]
  41e710:	ldr	w0, [x0, #44]
  41e714:	cmp	x1, w0, uxtw
  41e718:	b.cs	41e2a0 <ferror@plt+0x1c560>  // b.hs, b.nlast
  41e71c:	b	41e234 <ferror@plt+0x1c4f4>
  41e720:	mov	x0, x5
  41e724:	add	x2, sp, #0xf0
  41e728:	mov	x1, x20
  41e72c:	bl	411f68 <ferror@plt+0x10228>
  41e730:	str	x0, [sp, #152]
  41e734:	cbnz	x0, 41db04 <ferror@plt+0x1bdc4>
  41e738:	ldr	x0, [sp, #160]
  41e73c:	mov	w3, #0x1                   	// #1
  41e740:	ldr	w1, [x0, #100]
  41e744:	b	41da68 <ferror@plt+0x1bd28>
  41e748:	ldr	x0, [sp, #128]
  41e74c:	ldr	x1, [sp, #152]
  41e750:	ldr	w0, [x0, #44]
  41e754:	cmp	x1, w0, uxtw
  41e758:	b.cs	41e658 <ferror@plt+0x1c918>  // b.hs, b.nlast
  41e75c:	b	41e5ec <ferror@plt+0x1c8ac>
  41e760:	mov	w2, #0x5                   	// #5
  41e764:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e768:	mov	x0, #0x0                   	// #0
  41e76c:	add	x1, x1, #0x560
  41e770:	bl	401c70 <dcgettext@plt>
  41e774:	ldr	x1, [sp, #144]
  41e778:	bl	44f9c0 <warn@@Base>
  41e77c:	ldr	x0, [sp, #176]
  41e780:	bl	401bc0 <free@plt>
  41e784:	ldr	x0, [sp, #160]
  41e788:	mov	w3, #0x1                   	// #1
  41e78c:	ldr	w1, [x0, #100]
  41e790:	b	41da68 <ferror@plt+0x1bd28>
  41e794:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e798:	add	x1, x1, #0x650
  41e79c:	mov	w2, #0x5                   	// #5
  41e7a0:	mov	x0, #0x0                   	// #0
  41e7a4:	bl	401c70 <dcgettext@plt>
  41e7a8:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  41e7ac:	add	x1, x1, #0x488
  41e7b0:	ldr	x1, [x1]
  41e7b4:	bl	401910 <fputs@plt>
  41e7b8:	ldr	w0, [sp, #96]
  41e7bc:	add	w25, w25, #0x1
  41e7c0:	cmp	w0, w25
  41e7c4:	b.ne	41e8e8 <ferror@plt+0x1cba8>  // b.any
  41e7c8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  41e7cc:	add	x0, x0, #0x488
  41e7d0:	ldr	x1, [x0]
  41e7d4:	mov	w0, #0xa                   	// #10
  41e7d8:	bl	401990 <putc@plt>
  41e7dc:	ldr	w1, [sp, #96]
  41e7e0:	ldr	x2, [sp, #104]
  41e7e4:	mov	w0, w1
  41e7e8:	cmp	x0, x2
  41e7ec:	add	w0, w1, #0x4
  41e7f0:	str	w0, [sp, #96]
  41e7f4:	b.cc	41e8c0 <ferror@plt+0x1cb80>  // b.lo, b.ul, b.last
  41e7f8:	ldr	x0, [sp, #112]
  41e7fc:	bl	401bc0 <free@plt>
  41e800:	ldr	x0, [sp, #216]
  41e804:	bl	401bc0 <free@plt>
  41e808:	ldr	x0, [sp, #152]
  41e80c:	bl	401bc0 <free@plt>
  41e810:	ldr	x0, [sp, #160]
  41e814:	mov	w3, #0x1                   	// #1
  41e818:	ldr	w1, [x0, #100]
  41e81c:	b	41da68 <ferror@plt+0x1bd28>
  41e820:	mov	w2, #0x5                   	// #5
  41e824:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e828:	mov	x0, #0x0                   	// #0
  41e82c:	add	x1, x1, #0x400
  41e830:	bl	401c70 <dcgettext@plt>
  41e834:	ldr	x1, [sp, #136]
  41e838:	bl	44f9c0 <warn@@Base>
  41e83c:	b	41e24c <ferror@plt+0x1c50c>
  41e840:	ldr	x20, [sp, #104]
  41e844:	mov	x1, #0x2                   	// #2
  41e848:	mov	x0, x20
  41e84c:	bl	44e9c0 <ferror@plt+0x4cc80>
  41e850:	str	x0, [sp, #112]
  41e854:	sub	w21, w20, #0x1
  41e858:	cbz	w20, 41ed10 <ferror@plt+0x1cfd0>
  41e85c:	adrp	x20, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41e860:	ubfiz	x21, x21, #1, #32
  41e864:	add	x20, x20, #0x398
  41e868:	mov	x22, x0
  41e86c:	ldr	x2, [x20]
  41e870:	add	x0, x19, x21
  41e874:	mov	w1, #0x2                   	// #2
  41e878:	blr	x2
  41e87c:	strh	w0, [x22, x21]
  41e880:	sub	x21, x21, #0x2
  41e884:	cmn	x21, #0x2
  41e888:	b.ne	41e86c <ferror@plt+0x1cb2c>  // b.any
  41e88c:	mov	x0, x19
  41e890:	bl	401bc0 <free@plt>
  41e894:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41e898:	add	x1, x1, #0x620
  41e89c:	stp	x28, x1, [sp, #176]
  41e8a0:	mov	x28, x27
  41e8a4:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41e8a8:	ldr	x27, [sp, #120]
  41e8ac:	add	x0, x0, #0x630
  41e8b0:	ldr	x26, [sp, #208]
  41e8b4:	str	x0, [sp, #192]
  41e8b8:	mov	w0, #0x4                   	// #4
  41e8bc:	str	w0, [sp, #96]
  41e8c0:	ldr	w3, [sp, #96]
  41e8c4:	mov	w2, #0x5                   	// #5
  41e8c8:	ldr	x1, [sp, #184]
  41e8cc:	sub	w25, w3, #0x4
  41e8d0:	mov	x0, #0x0                   	// #0
  41e8d4:	bl	401c70 <dcgettext@plt>
  41e8d8:	str	x0, [sp, #168]
  41e8dc:	ldr	x0, [sp, #192]
  41e8e0:	mov	w1, w25
  41e8e4:	bl	401cc0 <printf@plt>
  41e8e8:	ldr	x0, [sp, #104]
  41e8ec:	mov	w19, w25
  41e8f0:	cmp	x0, w25, uxtw
  41e8f4:	b.ls	41e7c8 <ferror@plt+0x1ca88>  // b.plast
  41e8f8:	ldr	x1, [sp, #112]
  41e8fc:	lsl	x0, x19, #1
  41e900:	str	x0, [sp, #120]
  41e904:	add	x21, x1, x0
  41e908:	ldrh	w1, [x1, x0]
  41e90c:	cbz	w1, 41ea84 <ferror@plt+0x1cd44>
  41e910:	cmp	w1, #0x1
  41e914:	b.eq	41e794 <ferror@plt+0x1ca54>  // b.none
  41e918:	tst	x1, #0x8000
  41e91c:	mov	w0, #0x20                  	// #32
  41e920:	and	w1, w1, #0x7fff
  41e924:	mov	w2, #0x68                  	// #104
  41e928:	csel	w2, w2, w0, ne  // ne = any
  41e92c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41e930:	add	x0, x0, #0x668
  41e934:	bl	401cc0 <printf@plt>
  41e938:	ldr	x1, [sp, #240]
  41e93c:	str	w0, [sp, #136]
  41e940:	cmp	x1, x19
  41e944:	b.ls	41ea94 <ferror@plt+0x1cd54>  // b.plast
  41e948:	ldr	x0, [sp, #176]
  41e94c:	add	x0, x0, #0xe70
  41e950:	ldr	x1, [x0, #8]
  41e954:	cbnz	x1, 41eab0 <ferror@plt+0x1cd70>
  41e958:	ldp	x1, x2, [sp, #112]
  41e95c:	ldrh	w2, [x1, x2]
  41e960:	mov	w1, #0x8001                	// #32769
  41e964:	cmp	w2, w1
  41e968:	b.eq	41ea58 <ferror@plt+0x1cd18>  // b.none
  41e96c:	ldr	x1, [x0, #24]
  41e970:	mov	x23, #0x0                   	// #0
  41e974:	cbz	x1, 41ea58 <ferror@plt+0x1cd18>
  41e978:	ldr	x0, [sp, #160]
  41e97c:	mov	x2, #0x14                  	// #20
  41e980:	add	x20, sp, #0x118
  41e984:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41e988:	bl	4110c0 <ferror@plt+0xf380>
  41e98c:	mov	x19, x0
  41e990:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41e994:	add	x0, x1, #0x678
  41e998:	str	x0, [sp, #120]
  41e99c:	str	x23, [sp, #144]
  41e9a0:	b	41e9dc <ferror@plt+0x1cc9c>
  41e9a4:	ldr	x2, [x22, #920]
  41e9a8:	add	x23, x22, #0x398
  41e9ac:	blr	x2
  41e9b0:	mov	x24, x0
  41e9b4:	ldr	x3, [x22, #920]
  41e9b8:	mov	w1, #0x2                   	// #2
  41e9bc:	add	x0, sp, #0x10c
  41e9c0:	add	x19, x19, x24
  41e9c4:	blr	x3
  41e9c8:	ldrh	w1, [x21]
  41e9cc:	and	w1, w1, #0x7fff
  41e9d0:	cmp	w1, w0, uxth
  41e9d4:	b.eq	41ec38 <ferror@plt+0x1cef8>  // b.none
  41e9d8:	cbz	x24, 41ea1c <ferror@plt+0x1ccdc>
  41e9dc:	ldr	x1, [sp, #120]
  41e9e0:	mov	w2, #0x5                   	// #5
  41e9e4:	mov	x0, #0x0                   	// #0
  41e9e8:	bl	401c70 <dcgettext@plt>
  41e9ec:	mov	x6, x0
  41e9f0:	mov	x2, x27
  41e9f4:	mov	x1, x28
  41e9f8:	mov	x3, x19
  41e9fc:	add	x0, sp, #0x108
  41ea00:	mov	x5, #0x1                   	// #1
  41ea04:	mov	x4, #0x14                  	// #20
  41ea08:	bl	410018 <ferror@plt+0xe2d8>
  41ea0c:	mov	x2, x0
  41ea10:	mov	w1, #0x4                   	// #4
  41ea14:	mov	x0, x20
  41ea18:	cbnz	x2, 41e9a4 <ferror@plt+0x1cc64>
  41ea1c:	ldr	x23, [sp, #144]
  41ea20:	cbz	x23, 41ea58 <ferror@plt+0x1cd18>
  41ea24:	mov	x0, x23
  41ea28:	bl	401900 <strlen@plt>
  41ea2c:	mov	x1, x23
  41ea30:	mov	w2, #0xc                   	// #12
  41ea34:	adrp	x3, 455000 <warn@@Base+0x5640>
  41ea38:	sub	w2, w2, w0
  41ea3c:	add	x3, x3, #0xb68
  41ea40:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41ea44:	add	x0, x0, #0x6b8
  41ea48:	bl	401cc0 <printf@plt>
  41ea4c:	ldr	w1, [sp, #136]
  41ea50:	add	w0, w1, w0
  41ea54:	str	w0, [sp, #136]
  41ea58:	ldr	w0, [sp, #136]
  41ea5c:	cmp	w0, #0x11
  41ea60:	b.gt	41e7b8 <ferror@plt+0x1ca78>
  41ea64:	ldr	w2, [sp, #136]
  41ea68:	mov	w1, #0x12                  	// #18
  41ea6c:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41ea70:	add	x0, x0, #0xeb0
  41ea74:	sub	w1, w1, w2
  41ea78:	mov	w2, #0x20                  	// #32
  41ea7c:	bl	401cc0 <printf@plt>
  41ea80:	b	41e7b8 <ferror@plt+0x1ca78>
  41ea84:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41ea88:	mov	w2, #0x5                   	// #5
  41ea8c:	add	x1, x1, #0x638
  41ea90:	b	41e7a0 <ferror@plt+0x1ca60>
  41ea94:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41ea98:	add	x1, x1, #0x670
  41ea9c:	mov	w2, #0x5                   	// #5
  41eaa0:	mov	x0, #0x0                   	// #0
  41eaa4:	bl	401c70 <dcgettext@plt>
  41eaa8:	bl	44f9c0 <warn@@Base>
  41eaac:	b	41e7b8 <ferror@plt+0x1ca78>
  41eab0:	ldr	x0, [sp, #160]
  41eab4:	mov	x2, #0x10                  	// #16
  41eab8:	adrp	x22, 45d000 <warn@@Base+0xd640>
  41eabc:	add	x22, x22, #0x698
  41eac0:	bl	4110c0 <ferror@plt+0xf380>
  41eac4:	str	w25, [sp, #228]
  41eac8:	mov	x25, x0
  41eacc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ead0:	add	x1, x1, #0x698
  41ead4:	str	x1, [sp, #200]
  41ead8:	ldr	x1, [sp, #200]
  41eadc:	mov	w2, #0x5                   	// #5
  41eae0:	mov	x0, #0x0                   	// #0
  41eae4:	bl	401c70 <dcgettext@plt>
  41eae8:	mov	x4, x0
  41eaec:	mov	x3, x25
  41eaf0:	mov	x2, x27
  41eaf4:	mov	x1, x28
  41eaf8:	add	x0, sp, #0xf8
  41eafc:	bl	41ad20 <ferror@plt+0x18fe0>
  41eb00:	cbz	x0, 41ece4 <ferror@plt+0x1cfa4>
  41eb04:	adrp	x19, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41eb08:	mov	w1, #0x4                   	// #4
  41eb0c:	add	x0, sp, #0x100
  41eb10:	add	x20, x19, #0x398
  41eb14:	ldr	x2, [x19, #920]
  41eb18:	add	x23, sp, #0x10e
  41eb1c:	blr	x2
  41eb20:	ldr	x2, [x19, #920]
  41eb24:	mov	x19, x0
  41eb28:	add	x19, x19, x25
  41eb2c:	add	x0, sp, #0x104
  41eb30:	mov	w1, #0x4                   	// #4
  41eb34:	blr	x2
  41eb38:	str	x0, [sp, #144]
  41eb3c:	nop
  41eb40:	mov	x1, x22
  41eb44:	mov	w2, #0x5                   	// #5
  41eb48:	mov	x0, #0x0                   	// #0
  41eb4c:	bl	401c70 <dcgettext@plt>
  41eb50:	mov	x2, x27
  41eb54:	mov	x4, x0
  41eb58:	mov	x1, x28
  41eb5c:	mov	x3, x19
  41eb60:	add	x0, sp, #0x108
  41eb64:	bl	41ad20 <ferror@plt+0x18fe0>
  41eb68:	mov	w1, #0x4                   	// #4
  41eb6c:	mov	x2, x0
  41eb70:	mov	x0, x26
  41eb74:	cbz	x2, 41ebd8 <ferror@plt+0x1ce98>
  41eb78:	ldr	x2, [x20]
  41eb7c:	blr	x2
  41eb80:	mov	x24, x0
  41eb84:	ldr	x2, [x20]
  41eb88:	mov	w1, #0x2                   	// #2
  41eb8c:	mov	x0, x23
  41eb90:	add	x19, x19, x24
  41eb94:	blr	x2
  41eb98:	ldrh	w1, [x21]
  41eb9c:	cmp	w1, w0, uxth
  41eba0:	b.eq	41ebe0 <ferror@plt+0x1cea0>  // b.none
  41eba4:	cbnz	x24, 41eb40 <ferror@plt+0x1ce00>
  41eba8:	ldr	x0, [sp, #144]
  41ebac:	add	x25, x25, x0
  41ebb0:	cbnz	x0, 41ead8 <ferror@plt+0x1cd98>
  41ebb4:	mov	w0, #0x8001                	// #32769
  41ebb8:	ldr	w25, [sp, #228]
  41ebbc:	cmp	w1, w0
  41ebc0:	b.eq	41ea58 <ferror@plt+0x1cd18>  // b.none
  41ebc4:	ldr	x0, [sp, #176]
  41ebc8:	ldr	x1, [x0, #3720]
  41ebcc:	cbz	x1, 41ea58 <ferror@plt+0x1cd18>
  41ebd0:	mov	x23, #0x0                   	// #0
  41ebd4:	b	41e978 <ferror@plt+0x1cc38>
  41ebd8:	ldrh	w1, [x21]
  41ebdc:	cbnz	w1, 41eba8 <ferror@plt+0x1ce68>
  41ebe0:	ldr	x2, [x20]
  41ebe4:	mov	w1, #0x4                   	// #4
  41ebe8:	ldr	w25, [sp, #228]
  41ebec:	add	x0, sp, #0x110
  41ebf0:	blr	x2
  41ebf4:	mov	x7, x0
  41ebf8:	ldr	x1, [sp, #232]
  41ebfc:	ldr	x0, [sp, #112]
  41ec00:	ldr	x1, [x1, #32]
  41ec04:	cmp	x7, x1
  41ec08:	ldr	x1, [sp, #120]
  41ec0c:	ldrh	w1, [x0, x1]
  41ec10:	b.cs	41ed24 <ferror@plt+0x1cfe4>  // b.hs, b.nlast
  41ec14:	ldr	x0, [sp, #216]
  41ec18:	add	x23, x0, x7
  41ec1c:	mov	w0, #0x8001                	// #32769
  41ec20:	cmp	w1, w0
  41ec24:	b.eq	41ea24 <ferror@plt+0x1cce4>  // b.none
  41ec28:	ldr	x0, [sp, #176]
  41ec2c:	ldr	x1, [x0, #3720]
  41ec30:	cbz	x1, 41ea24 <ferror@plt+0x1cce4>
  41ec34:	b	41e978 <ferror@plt+0x1cc38>
  41ec38:	ldr	x2, [x23]
  41ec3c:	mov	w1, #0x4                   	// #4
  41ec40:	mov	x20, x23
  41ec44:	add	x0, sp, #0x114
  41ec48:	ldr	x23, [sp, #144]
  41ec4c:	blr	x2
  41ec50:	mov	x21, x0
  41ec54:	mov	w2, #0x5                   	// #5
  41ec58:	add	x19, x21, x19
  41ec5c:	adrp	x1, 45c000 <warn@@Base+0xc640>
  41ec60:	mov	x0, #0x0                   	// #0
  41ec64:	add	x1, x1, #0x688
  41ec68:	bl	401c70 <dcgettext@plt>
  41ec6c:	mov	x6, x0
  41ec70:	sub	x3, x19, x24
  41ec74:	mov	x2, x27
  41ec78:	mov	x1, x28
  41ec7c:	add	x0, sp, #0xf8
  41ec80:	mov	x5, #0x1                   	// #1
  41ec84:	mov	x4, #0x8                   	// #8
  41ec88:	bl	410018 <ferror@plt+0xe2d8>
  41ec8c:	cbz	x0, 41e7b8 <ferror@plt+0x1ca78>
  41ec90:	ldr	x2, [x20]
  41ec94:	mov	w1, #0x4                   	// #4
  41ec98:	add	x0, sp, #0xf8
  41ec9c:	blr	x2
  41eca0:	ldr	x1, [sp, #232]
  41eca4:	ldr	x1, [x1, #32]
  41eca8:	cmp	x0, x1
  41ecac:	b.cs	41ed44 <ferror@plt+0x1d004>  // b.hs, b.nlast
  41ecb0:	ldr	x1, [sp, #168]
  41ecb4:	cmp	x23, #0x0
  41ecb8:	ccmp	x1, x23, #0x4, ne  // ne = any
  41ecbc:	ldr	x1, [sp, #216]
  41ecc0:	add	x23, x1, x0
  41ecc4:	b.eq	41ea20 <ferror@plt+0x1cce0>  // b.none
  41ecc8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41eccc:	mov	w2, #0x5                   	// #5
  41ecd0:	add	x1, x1, #0x6b0
  41ecd4:	mov	x0, #0x0                   	// #0
  41ecd8:	bl	401c70 <dcgettext@plt>
  41ecdc:	mov	x23, x0
  41ece0:	b	41ea20 <ferror@plt+0x1cce0>
  41ece4:	mov	x23, x0
  41ece8:	ldr	w25, [sp, #228]
  41ecec:	ldp	x0, x1, [sp, #112]
  41ecf0:	ldrh	w1, [x0, x1]
  41ecf4:	mov	w0, #0x8001                	// #32769
  41ecf8:	cmp	w1, w0
  41ecfc:	b.eq	41ea58 <ferror@plt+0x1cd18>  // b.none
  41ed00:	ldr	x0, [sp, #176]
  41ed04:	ldr	x1, [x0, #3720]
  41ed08:	cbz	x1, 41ea58 <ferror@plt+0x1cd18>
  41ed0c:	b	41e978 <ferror@plt+0x1cc38>
  41ed10:	mov	x0, x19
  41ed14:	bl	401bc0 <free@plt>
  41ed18:	ldr	x0, [sp, #104]
  41ed1c:	cbz	x0, 41e7f8 <ferror@plt+0x1cab8>
  41ed20:	b	41e894 <ferror@plt+0x1cb54>
  41ed24:	mov	w0, #0x8001                	// #32769
  41ed28:	cmp	w1, w0
  41ed2c:	ldr	x23, [sp, #168]
  41ed30:	b.eq	41ea20 <ferror@plt+0x1cce0>  // b.none
  41ed34:	ldr	x0, [sp, #176]
  41ed38:	ldr	x1, [x0, #3720]
  41ed3c:	cbz	x1, 41ea20 <ferror@plt+0x1cce0>
  41ed40:	b	41e978 <ferror@plt+0x1cc38>
  41ed44:	ldr	x23, [sp, #168]
  41ed48:	b	41ea20 <ferror@plt+0x1cce0>
  41ed4c:	nop
  41ed50:	stp	x29, x30, [sp, #-112]!
  41ed54:	mov	x29, sp
  41ed58:	stp	x21, x22, [sp, #32]
  41ed5c:	mov	w21, w3
  41ed60:	stp	x19, x20, [sp, #16]
  41ed64:	mov	x20, x2
  41ed68:	stp	x23, x24, [sp, #48]
  41ed6c:	mul	x23, x21, x2
  41ed70:	cmp	x23, x1
  41ed74:	b.hi	41eec4 <ferror@plt+0x1d184>  // b.pmore
  41ed78:	mov	x19, x0
  41ed7c:	mov	x1, x21
  41ed80:	mov	x0, x2
  41ed84:	str	x25, [sp, #64]
  41ed88:	bl	44e9c0 <ferror@plt+0x4cc80>
  41ed8c:	mov	x25, x0
  41ed90:	cbz	x0, 41ef5c <ferror@plt+0x1d21c>
  41ed94:	ldr	x3, [x19]
  41ed98:	mov	x2, x20
  41ed9c:	mov	x1, x21
  41eda0:	bl	401bb0 <fread@plt>
  41eda4:	cmp	x20, x0
  41eda8:	b.ne	41ee20 <ferror@plt+0x1d0e0>  // b.any
  41edac:	mov	x1, #0x8                   	// #8
  41edb0:	bl	44e9c0 <ferror@plt+0x4cc80>
  41edb4:	mov	x23, x0
  41edb8:	cbz	x0, 41efe0 <ferror@plt+0x1d2a0>
  41edbc:	sub	x19, x20, #0x1
  41edc0:	cbz	x20, 41edfc <ferror@plt+0x1d0bc>
  41edc4:	madd	x20, x21, x19, x25
  41edc8:	adrp	x24, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41edcc:	mov	x22, x21
  41edd0:	add	x24, x24, #0x398
  41edd4:	nop
  41edd8:	ldr	x2, [x24]
  41eddc:	mov	x0, x20
  41ede0:	mov	w1, w22
  41ede4:	sub	x20, x20, x21
  41ede8:	blr	x2
  41edec:	str	x0, [x23, x19, lsl #3]
  41edf0:	sub	x19, x19, #0x1
  41edf4:	cmn	x19, #0x1
  41edf8:	b.ne	41edd8 <ferror@plt+0x1d098>  // b.any
  41edfc:	mov	x0, x25
  41ee00:	bl	401bc0 <free@plt>
  41ee04:	ldr	x25, [sp, #64]
  41ee08:	mov	x0, x23
  41ee0c:	ldp	x19, x20, [sp, #16]
  41ee10:	ldp	x21, x22, [sp, #32]
  41ee14:	ldp	x23, x24, [sp, #48]
  41ee18:	ldp	x29, x30, [sp], #112
  41ee1c:	ret
  41ee20:	mov	w2, #0x5                   	// #5
  41ee24:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41ee28:	mov	x0, #0x0                   	// #0
  41ee2c:	add	x1, x1, #0x7c8
  41ee30:	bl	401c70 <dcgettext@plt>
  41ee34:	mov	x20, x0
  41ee38:	adrp	x4, 4ac000 <warn@@Base+0x5c640>
  41ee3c:	add	x4, x4, #0x4a0
  41ee40:	add	x19, x4, #0x8
  41ee44:	add	x0, sp, #0x50
  41ee48:	adrp	x3, 459000 <warn@@Base+0x9640>
  41ee4c:	adrp	x2, 490000 <warn@@Base+0x40640>
  41ee50:	ldr	w1, [x4, #4]
  41ee54:	add	x3, x3, #0xa28
  41ee58:	add	x2, x2, #0xb30
  41ee5c:	add	w5, w1, #0x1
  41ee60:	and	w5, w5, #0x3
  41ee64:	sbfiz	x1, x1, #6, #32
  41ee68:	add	x19, x19, x1
  41ee6c:	adrp	x1, 454000 <warn@@Base+0x4640>
  41ee70:	add	x1, x1, #0x870
  41ee74:	str	w5, [x4, #4]
  41ee78:	bl	401980 <sprintf@plt>
  41ee7c:	mov	x3, x23
  41ee80:	add	x2, sp, #0x50
  41ee84:	mov	x0, x19
  41ee88:	mov	x1, #0x40                  	// #64
  41ee8c:	bl	4019e0 <snprintf@plt>
  41ee90:	mov	x23, #0x0                   	// #0
  41ee94:	mov	x1, x19
  41ee98:	mov	x0, x20
  41ee9c:	bl	44f3e8 <error@@Base>
  41eea0:	mov	x0, x25
  41eea4:	bl	401bc0 <free@plt>
  41eea8:	mov	x0, x23
  41eeac:	ldp	x19, x20, [sp, #16]
  41eeb0:	ldp	x21, x22, [sp, #32]
  41eeb4:	ldp	x23, x24, [sp, #48]
  41eeb8:	ldr	x25, [sp, #64]
  41eebc:	ldp	x29, x30, [sp], #112
  41eec0:	ret
  41eec4:	mov	w2, #0x5                   	// #5
  41eec8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41eecc:	mov	x0, #0x0                   	// #0
  41eed0:	add	x1, x1, #0x770
  41eed4:	bl	401c70 <dcgettext@plt>
  41eed8:	mov	x21, x0
  41eedc:	adrp	x4, 4ac000 <warn@@Base+0x5c640>
  41eee0:	add	x4, x4, #0x4a0
  41eee4:	add	x19, x4, #0x8
  41eee8:	add	x0, sp, #0x50
  41eeec:	adrp	x3, 459000 <warn@@Base+0x9640>
  41eef0:	adrp	x2, 490000 <warn@@Base+0x40640>
  41eef4:	ldr	w1, [x4, #4]
  41eef8:	add	x3, x3, #0xa28
  41eefc:	add	x2, x2, #0xb30
  41ef00:	mov	x23, #0x0                   	// #0
  41ef04:	add	w5, w1, #0x1
  41ef08:	and	w5, w5, #0x3
  41ef0c:	sbfiz	x1, x1, #6, #32
  41ef10:	add	x19, x19, x1
  41ef14:	adrp	x1, 454000 <warn@@Base+0x4640>
  41ef18:	add	x1, x1, #0x870
  41ef1c:	str	w5, [x4, #4]
  41ef20:	bl	401980 <sprintf@plt>
  41ef24:	mov	x3, x20
  41ef28:	add	x2, sp, #0x50
  41ef2c:	mov	x0, x19
  41ef30:	mov	x1, #0x40                  	// #64
  41ef34:	bl	4019e0 <snprintf@plt>
  41ef38:	mov	x1, x19
  41ef3c:	mov	x0, x21
  41ef40:	bl	44f3e8 <error@@Base>
  41ef44:	mov	x0, x23
  41ef48:	ldp	x19, x20, [sp, #16]
  41ef4c:	ldp	x21, x22, [sp, #32]
  41ef50:	ldp	x23, x24, [sp, #48]
  41ef54:	ldp	x29, x30, [sp], #112
  41ef58:	ret
  41ef5c:	mov	w2, #0x5                   	// #5
  41ef60:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41ef64:	add	x1, x1, #0x798
  41ef68:	bl	401c70 <dcgettext@plt>
  41ef6c:	adrp	x4, 4ac000 <warn@@Base+0x5c640>
  41ef70:	add	x4, x4, #0x4a0
  41ef74:	add	x19, x4, #0x8
  41ef78:	mov	x21, x0
  41ef7c:	adrp	x3, 459000 <warn@@Base+0x9640>
  41ef80:	add	x0, sp, #0x50
  41ef84:	ldr	w5, [x4, #4]
  41ef88:	add	x3, x3, #0xa28
  41ef8c:	adrp	x2, 490000 <warn@@Base+0x40640>
  41ef90:	adrp	x1, 454000 <warn@@Base+0x4640>
  41ef94:	add	w6, w5, #0x1
  41ef98:	add	x2, x2, #0xb30
  41ef9c:	sbfiz	x5, x5, #6, #32
  41efa0:	and	w6, w6, #0x3
  41efa4:	add	x19, x19, x5
  41efa8:	add	x1, x1, #0x870
  41efac:	str	w6, [x4, #4]
  41efb0:	mov	x23, #0x0                   	// #0
  41efb4:	bl	401980 <sprintf@plt>
  41efb8:	mov	x3, x20
  41efbc:	add	x2, sp, #0x50
  41efc0:	mov	x1, #0x40                  	// #64
  41efc4:	mov	x0, x19
  41efc8:	bl	4019e0 <snprintf@plt>
  41efcc:	mov	x1, x19
  41efd0:	mov	x0, x21
  41efd4:	bl	44f3e8 <error@@Base>
  41efd8:	ldr	x25, [sp, #64]
  41efdc:	b	41ee08 <ferror@plt+0x1d0c8>
  41efe0:	mov	w2, #0x5                   	// #5
  41efe4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41efe8:	add	x1, x1, #0x7f8
  41efec:	bl	401c70 <dcgettext@plt>
  41eff0:	adrp	x4, 4ac000 <warn@@Base+0x5c640>
  41eff4:	add	x4, x4, #0x4a0
  41eff8:	add	x19, x4, #0x8
  41effc:	mov	x21, x0
  41f000:	adrp	x3, 459000 <warn@@Base+0x9640>
  41f004:	add	x0, sp, #0x50
  41f008:	ldr	w5, [x4, #4]
  41f00c:	add	x3, x3, #0xa28
  41f010:	adrp	x2, 490000 <warn@@Base+0x40640>
  41f014:	adrp	x1, 454000 <warn@@Base+0x4640>
  41f018:	add	w6, w5, #0x1
  41f01c:	add	x2, x2, #0xb30
  41f020:	sbfiz	x5, x5, #6, #32
  41f024:	and	w6, w6, #0x3
  41f028:	add	x19, x19, x5
  41f02c:	add	x1, x1, #0x870
  41f030:	str	w6, [x4, #4]
  41f034:	bl	401980 <sprintf@plt>
  41f038:	mov	x3, x20
  41f03c:	add	x2, sp, #0x50
  41f040:	mov	x0, x19
  41f044:	mov	x1, #0x40                  	// #64
  41f048:	bl	4019e0 <snprintf@plt>
  41f04c:	mov	x1, x19
  41f050:	mov	x0, x21
  41f054:	bl	44f3e8 <error@@Base>
  41f058:	b	41edfc <ferror@plt+0x1d0bc>
  41f05c:	nop
  41f060:	sub	sp, sp, #0x170
  41f064:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  41f068:	stp	x29, x30, [sp, #16]
  41f06c:	add	x29, sp, #0x10
  41f070:	stp	x27, x28, [sp, #96]
  41f074:	add	x27, x1, #0x5a0
  41f078:	stp	x25, x26, [sp, #80]
  41f07c:	mov	x25, x0
  41f080:	ldp	w1, w0, [x27, #-228]
  41f084:	stp	x19, x20, [sp, #32]
  41f088:	stp	x21, x22, [sp, #48]
  41f08c:	orr	w0, w1, w0
  41f090:	stp	x23, x24, [sp, #64]
  41f094:	cbnz	w0, 41f3dc <ferror@plt+0x1d69c>
  41f098:	ldur	w0, [x27, #-220]
  41f09c:	cbz	w0, 41f3b8 <ferror@plt+0x1d678>
  41f0a0:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  41f0a4:	add	x24, x19, #0x4a0
  41f0a8:	ldr	x0, [x24, #3872]
  41f0ac:	str	x0, [sp, #200]
  41f0b0:	cbnz	x0, 41ffe8 <ferror@plt+0x1e2a8>
  41f0b4:	ldur	x26, [x27, #-216]
  41f0b8:	cbz	x26, 41f800 <ferror@plt+0x1dac0>
  41f0bc:	mov	x1, x26
  41f0c0:	mov	x28, #0x0                   	// #0
  41f0c4:	mov	x26, #0x0                   	// #0
  41f0c8:	str	xzr, [sp, #216]
  41f0cc:	mov	x2, #0x10                  	// #16
  41f0d0:	mov	x0, x25
  41f0d4:	ldr	x20, [x25, #8]
  41f0d8:	bl	4110c0 <ferror@plt+0xf380>
  41f0dc:	mov	x3, x0
  41f0e0:	mov	w2, #0x0                   	// #0
  41f0e4:	ldr	x1, [x24, #3368]
  41f0e8:	mov	x0, x20
  41f0ec:	add	x1, x3, x1
  41f0f0:	bl	401b30 <fseek@plt>
  41f0f4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f0f8:	add	x1, x1, #0x850
  41f0fc:	cbnz	w0, 420154 <ferror@plt+0x1e414>
  41f100:	ldr	x3, [x25, #8]
  41f104:	add	x0, sp, #0x160
  41f108:	mov	x2, #0x1                   	// #1
  41f10c:	mov	x1, #0x10                  	// #16
  41f110:	bl	401bb0 <fread@plt>
  41f114:	cmp	x0, #0x1
  41f118:	b.ne	42014c <ferror@plt+0x1e40c>  // b.any
  41f11c:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  41f120:	mov	w1, #0x4                   	// #4
  41f124:	add	x0, sp, #0x160
  41f128:	ldr	x2, [x21, #920]
  41f12c:	blr	x2
  41f130:	mov	x23, x0
  41f134:	ldr	x2, [x21, #920]
  41f138:	mov	w1, #0x4                   	// #4
  41f13c:	add	x0, sp, #0x164
  41f140:	blr	x2
  41f144:	str	x0, [sp, #304]
  41f148:	ldr	x2, [x21, #920]
  41f14c:	mov	w1, #0x4                   	// #4
  41f150:	add	x0, sp, #0x168
  41f154:	blr	x2
  41f158:	mov	x1, x0
  41f15c:	ldur	x20, [x27, #-216]
  41f160:	mov	x2, #0x4                   	// #4
  41f164:	ldr	w3, [x19, #1184]
  41f168:	mov	x0, x25
  41f16c:	add	x20, x20, #0x10
  41f170:	cmp	w3, #0x0
  41f174:	add	x3, x20, x1, lsl #2
  41f178:	add	x1, x20, x1, lsl #3
  41f17c:	csel	x20, x1, x3, eq  // eq = none
  41f180:	mov	x1, x20
  41f184:	ldr	x22, [x25, #8]
  41f188:	bl	4110c0 <ferror@plt+0xf380>
  41f18c:	mov	x3, x0
  41f190:	mov	w2, #0x0                   	// #0
  41f194:	ldr	x1, [x24, #3368]
  41f198:	mov	x0, x22
  41f19c:	add	x1, x3, x1
  41f1a0:	bl	401b30 <fseek@plt>
  41f1a4:	cbnz	w0, 4205c0 <ferror@plt+0x1e880>
  41f1a8:	ldr	x1, [x25, #16]
  41f1ac:	add	x22, x25, #0x8
  41f1b0:	mov	x0, x22
  41f1b4:	mov	x2, x23
  41f1b8:	mov	w3, #0x4                   	// #4
  41f1bc:	bl	41ed50 <ferror@plt+0x1d010>
  41f1c0:	str	x0, [sp, #256]
  41f1c4:	mov	x4, x0
  41f1c8:	cbz	x0, 420168 <ferror@plt+0x1e428>
  41f1cc:	cbz	x23, 4205ec <ferror@plt+0x1e8ac>
  41f1d0:	ldr	x5, [sp, #304]
  41f1d4:	mov	x2, #0xffffffff            	// #4294967295
  41f1d8:	mov	x0, x2
  41f1dc:	mov	x1, #0x0                   	// #0
  41f1e0:	ldr	x3, [x4, x1, lsl #3]
  41f1e4:	add	x1, x1, #0x1
  41f1e8:	cmp	x3, x5
  41f1ec:	cbz	x3, 41f200 <ferror@plt+0x1d4c0>
  41f1f0:	b.cc	4201e8 <ferror@plt+0x1e4a8>  // b.lo, b.ul, b.last
  41f1f4:	cmp	x2, x0
  41f1f8:	ccmp	x3, x2, #0x2, ne  // ne = any
  41f1fc:	csel	x2, x2, x3, ls  // ls = plast
  41f200:	cmp	x23, x1
  41f204:	b.ne	41f1e0 <ferror@plt+0x1d4a0>  // b.any
  41f208:	str	x1, [sp, #264]
  41f20c:	mov	x0, #0xffffffff            	// #4294967295
  41f210:	cmp	x2, x0
  41f214:	b.eq	4205ec <ferror@plt+0x1e8ac>  // b.none
  41f218:	ldr	x0, [sp, #304]
  41f21c:	sub	x0, x2, x0
  41f220:	mov	x2, #0x4                   	// #4
  41f224:	add	x1, x0, x23
  41f228:	str	x0, [sp, #288]
  41f22c:	mov	x0, x25
  41f230:	add	x1, x20, x1, lsl #2
  41f234:	ldr	x23, [x25, #8]
  41f238:	bl	4110c0 <ferror@plt+0xf380>
  41f23c:	mov	x3, x0
  41f240:	mov	w2, #0x0                   	// #0
  41f244:	ldr	x1, [x24, #3368]
  41f248:	mov	x0, x23
  41f24c:	add	x1, x3, x1
  41f250:	bl	401b30 <fseek@plt>
  41f254:	cbnz	w0, 42062c <ferror@plt+0x1e8ec>
  41f258:	ldr	x23, [sp, #288]
  41f25c:	b	41f280 <ferror@plt+0x1d540>
  41f260:	cmn	x23, #0x1
  41f264:	b.eq	4205ec <ferror@plt+0x1e8ac>  // b.none
  41f268:	ldr	x2, [x21, #920]
  41f26c:	add	x23, x23, #0x1
  41f270:	add	x0, sp, #0x160
  41f274:	mov	w1, #0x4                   	// #4
  41f278:	blr	x2
  41f27c:	tbnz	w0, #0, 420638 <ferror@plt+0x1e8f8>
  41f280:	ldr	x3, [x25, #8]
  41f284:	add	x0, sp, #0x160
  41f288:	mov	x2, #0x1                   	// #1
  41f28c:	mov	x1, #0x4                   	// #4
  41f290:	bl	401bb0 <fread@plt>
  41f294:	cmp	x0, #0x1
  41f298:	b.eq	41f260 <ferror@plt+0x1d520>  // b.none
  41f29c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f2a0:	add	x1, x1, #0x8d0
  41f2a4:	mov	w2, #0x5                   	// #5
  41f2a8:	mov	x0, #0x0                   	// #0
  41f2ac:	str	xzr, [sp, #288]
  41f2b0:	bl	401c70 <dcgettext@plt>
  41f2b4:	bl	44f3e8 <error@@Base>
  41f2b8:	ldur	x0, [x27, #-208]
  41f2bc:	str	xzr, [sp, #280]
  41f2c0:	cbnz	x0, 42017c <ferror@plt+0x1e43c>
  41f2c4:	b	420184 <ferror@plt+0x1e444>
  41f2c8:	add	x0, x22, #0x1
  41f2cc:	mov	x1, #0x8                   	// #8
  41f2d0:	bl	401aa0 <calloc@plt>
  41f2d4:	mov	x21, x0
  41f2d8:	cbz	x0, 4206fc <ferror@plt+0x1e9bc>
  41f2dc:	ldr	x0, [sp, #264]
  41f2e0:	mov	x2, x20
  41f2e4:	str	d10, [sp, #128]
  41f2e8:	add	x0, x20, x0, lsl #3
  41f2ec:	nop
  41f2f0:	ldr	x3, [x2], #8
  41f2f4:	cmp	x0, x2
  41f2f8:	ldr	x1, [x21, x3, lsl #3]
  41f2fc:	add	x1, x1, #0x1
  41f300:	str	x1, [x21, x3, lsl #3]
  41f304:	b.ne	41f2f0 <ferror@plt+0x1d5b0>  // b.any
  41f308:	ldr	d0, [sp, #264]
  41f30c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  41f310:	ldr	x1, [x21]
  41f314:	fmov	d9, x0
  41f318:	scvtf	d10, d0
  41f31c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41f320:	ucvtf	d0, x1
  41f324:	add	x0, x0, #0xde8
  41f328:	fmul	d0, d0, d9
  41f32c:	fdiv	d0, d0, d10
  41f330:	bl	401cc0 <printf@plt>
  41f334:	cbz	x22, 41f388 <ferror@plt+0x1d648>
  41f338:	ucvtf	d8, d8
  41f33c:	adrp	x19, 45d000 <warn@@Base+0xd640>
  41f340:	add	x19, x19, #0xcc0
  41f344:	mov	x23, #0x1                   	// #1
  41f348:	mov	x24, #0x0                   	// #0
  41f34c:	nop
  41f350:	ldr	x2, [x21, x23, lsl #3]
  41f354:	mov	x1, x23
  41f358:	mov	x0, x19
  41f35c:	ucvtf	d0, x2
  41f360:	madd	x24, x2, x23, x24
  41f364:	ucvtf	d1, x24
  41f368:	fmul	d0, d0, d9
  41f36c:	fdiv	d0, d0, d10
  41f370:	fmul	d1, d1, d9
  41f374:	fdiv	d1, d1, d8
  41f378:	bl	401cc0 <printf@plt>
  41f37c:	cmp	x22, x23
  41f380:	add	x23, x23, #0x1
  41f384:	b.ne	41f350 <ferror@plt+0x1d610>  // b.any
  41f388:	ldp	d8, d9, [sp, #112]
  41f38c:	ldr	d10, [sp, #128]
  41f390:	mov	x0, x21
  41f394:	bl	401bc0 <free@plt>
  41f398:	mov	x0, x20
  41f39c:	bl	401bc0 <free@plt>
  41f3a0:	ldr	x0, [sp, #256]
  41f3a4:	bl	401bc0 <free@plt>
  41f3a8:	ldr	x0, [sp, #280]
  41f3ac:	bl	401bc0 <free@plt>
  41f3b0:	ldr	x0, [sp, #312]
  41f3b4:	bl	401bc0 <free@plt>
  41f3b8:	mov	w0, #0x1                   	// #1
  41f3bc:	ldp	x29, x30, [sp, #16]
  41f3c0:	ldp	x19, x20, [sp, #32]
  41f3c4:	ldp	x21, x22, [sp, #48]
  41f3c8:	ldp	x23, x24, [sp, #64]
  41f3cc:	ldp	x25, x26, [sp, #80]
  41f3d0:	ldp	x27, x28, [sp, #96]
  41f3d4:	add	sp, sp, #0x170
  41f3d8:	ret
  41f3dc:	adrp	x19, 4ac000 <warn@@Base+0x5c640>
  41f3e0:	add	x24, x19, #0x4a0
  41f3e4:	ldr	x0, [x24, #3872]
  41f3e8:	str	x0, [sp, #200]
  41f3ec:	cbnz	x0, 41f43c <ferror@plt+0x1d6fc>
  41f3f0:	mov	x26, #0x0                   	// #0
  41f3f4:	mov	x28, #0x0                   	// #0
  41f3f8:	str	xzr, [sp, #216]
  41f3fc:	ldur	x1, [x27, #-216]
  41f400:	cbz	x1, 41f810 <ferror@plt+0x1dad0>
  41f404:	ldur	w0, [x27, #-220]
  41f408:	cbnz	w0, 41f0cc <ferror@plt+0x1d38c>
  41f40c:	ldr	w0, [x24, #3828]
  41f410:	cbz	w0, 41f428 <ferror@plt+0x1d6e8>
  41f414:	ldur	w0, [x27, #-228]
  41f418:	cbnz	w0, 41f428 <ferror@plt+0x1d6e8>
  41f41c:	ldr	x0, [x24, #3176]
  41f420:	cbnz	x0, 41f0cc <ferror@plt+0x1d38c>
  41f424:	nop
  41f428:	stp	xzr, xzr, [sp, #256]
  41f42c:	stp	xzr, xzr, [sp, #280]
  41f430:	stp	xzr, xzr, [sp, #304]
  41f434:	ldr	x2, [x24, #3872]
  41f438:	b	41f488 <ferror@plt+0x1d748>
  41f43c:	ldur	w0, [x27, #-220]
  41f440:	cbnz	w0, 41ffe8 <ferror@plt+0x1e2a8>
  41f444:	ldr	w0, [x24, #3828]
  41f448:	cbnz	w0, 41ffd8 <ferror@plt+0x1e298>
  41f44c:	ldur	x0, [x27, #-216]
  41f450:	str	x0, [sp, #264]
  41f454:	cbnz	x0, 4203a4 <ferror@plt+0x1e664>
  41f458:	ldr	x2, [sp, #200]
  41f45c:	mov	x1, #0x0                   	// #0
  41f460:	str	xzr, [sp, #288]
  41f464:	str	xzr, [sp, #304]
  41f468:	mov	x26, #0x0                   	// #0
  41f46c:	mov	x28, #0x0                   	// #0
  41f470:	str	xzr, [sp, #200]
  41f474:	str	xzr, [sp, #216]
  41f478:	str	xzr, [sp, #256]
  41f47c:	str	xzr, [sp, #280]
  41f480:	str	xzr, [sp, #312]
  41f484:	nop
  41f488:	ldur	w0, [x27, #-224]
  41f48c:	cbz	w0, 41f828 <ferror@plt+0x1dae8>
  41f490:	ldr	w0, [x24, #3828]
  41f494:	cbz	w0, 42023c <ferror@plt+0x1e4fc>
  41f498:	ldr	x0, [x24, #3176]
  41f49c:	cbz	x0, 41f880 <ferror@plt+0x1db40>
  41f4a0:	ldr	x0, [x24, #3160]
  41f4a4:	cbz	x0, 41f880 <ferror@plt+0x1db40>
  41f4a8:	cbnz	x2, 4203d0 <ferror@plt+0x1e690>
  41f4ac:	cbnz	x1, 4204b8 <ferror@plt+0x1e778>
  41f4b0:	ldur	w19, [x27, #-220]
  41f4b4:	ldr	x0, [sp, #216]
  41f4b8:	cbz	w19, 41f868 <ferror@plt+0x1db28>
  41f4bc:	cbz	x0, 41f6ec <ferror@plt+0x1d9ac>
  41f4c0:	ldr	x19, [sp, #200]
  41f4c4:	adrp	x2, 45d000 <warn@@Base+0xd640>
  41f4c8:	add	x2, x2, #0xba0
  41f4cc:	mov	w4, #0x5                   	// #5
  41f4d0:	mov	x3, x19
  41f4d4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f4d8:	mov	x0, #0x0                   	// #0
  41f4dc:	add	x1, x1, #0xbe0
  41f4e0:	bl	401c20 <dcngettext@plt>
  41f4e4:	mov	x1, x19
  41f4e8:	bl	401cc0 <printf@plt>
  41f4ec:	mov	x0, x19
  41f4f0:	mov	x1, #0x8                   	// #8
  41f4f4:	bl	401aa0 <calloc@plt>
  41f4f8:	mov	x25, x0
  41f4fc:	cbz	x0, 420728 <ferror@plt+0x1e9e8>
  41f500:	mov	x1, #0x1                   	// #1
  41f504:	mov	x0, x26
  41f508:	bl	44e9e0 <ferror@plt+0x4cca0>
  41f50c:	mov	x22, x0
  41f510:	mov	x2, x26
  41f514:	mov	w1, #0x0                   	// #0
  41f518:	bl	401a90 <memset@plt>
  41f51c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f520:	add	x1, x1, #0xc58
  41f524:	mov	w2, #0x5                   	// #5
  41f528:	mov	x0, #0x0                   	// #0
  41f52c:	bl	401c70 <dcgettext@plt>
  41f530:	bl	401cc0 <printf@plt>
  41f534:	ldr	x0, [sp, #200]
  41f538:	cbz	x0, 420588 <ferror@plt+0x1e848>
  41f53c:	mov	x0, x26
  41f540:	adrp	x19, 45d000 <warn@@Base+0xd640>
  41f544:	mov	x26, x25
  41f548:	add	x19, x19, #0x9a0
  41f54c:	mov	x25, x0
  41f550:	mov	x20, #0x0                   	// #0
  41f554:	mov	x24, #0x0                   	// #0
  41f558:	mov	w23, #0x1                   	// #1
  41f55c:	stp	d8, d9, [sp, #112]
  41f560:	fmov	d8, xzr
  41f564:	nop
  41f568:	add	x21, x20, #0x1
  41f56c:	ldr	x0, [sp, #216]
  41f570:	ldr	x0, [x0, x24, lsl #3]
  41f574:	cbz	x0, 41f5e8 <ferror@plt+0x1d8a8>
  41f578:	fmov	x2, d8
  41f57c:	ldr	x4, [x26, x24, lsl #3]
  41f580:	add	x1, x4, #0x1
  41f584:	sub	x4, x2, x4
  41f588:	b	41f5a8 <ferror@plt+0x1d868>
  41f58c:	ldrb	w2, [x22, x0]
  41f590:	add	x3, x1, #0x1
  41f594:	cbnz	w2, 41f5cc <ferror@plt+0x1d88c>
  41f598:	strb	w23, [x22, x0]
  41f59c:	ldr	x0, [x28, x0, lsl #3]
  41f5a0:	cbz	x0, 42020c <ferror@plt+0x1e4cc>
  41f5a4:	mov	x1, x3
  41f5a8:	add	x2, x20, #0x2
  41f5ac:	cmp	x20, x1
  41f5b0:	add	x5, x4, x1
  41f5b4:	add	x21, x20, #0x1
  41f5b8:	b.cs	41f5c4 <ferror@plt+0x1d884>  // b.hs, b.nlast
  41f5bc:	mov	x20, x21
  41f5c0:	mov	x21, x2
  41f5c4:	cmp	x0, x25
  41f5c8:	b.cc	41f58c <ferror@plt+0x1d84c>  // b.lo, b.ul, b.last
  41f5cc:	str	x1, [x26, x24, lsl #3]
  41f5d0:	mov	x1, x19
  41f5d4:	mov	w2, #0x5                   	// #5
  41f5d8:	fmov	d8, x5
  41f5dc:	mov	x0, #0x0                   	// #0
  41f5e0:	bl	401c70 <dcgettext@plt>
  41f5e4:	bl	44f3e8 <error@@Base>
  41f5e8:	ldr	x0, [sp, #200]
  41f5ec:	add	x24, x24, #0x1
  41f5f0:	cmp	x24, x0
  41f5f4:	b.ne	41f568 <ferror@plt+0x1d828>  // b.any
  41f5f8:	mov	x0, x22
  41f5fc:	bl	401bc0 <free@plt>
  41f600:	mov	x0, x21
  41f604:	mov	x1, #0x8                   	// #8
  41f608:	mov	x25, x26
  41f60c:	bl	401aa0 <calloc@plt>
  41f610:	mov	x21, x0
  41f614:	cbz	x0, 420704 <ferror@plt+0x1e9c4>
  41f618:	ldr	x0, [sp, #200]
  41f61c:	mov	x2, x26
  41f620:	str	d10, [sp, #128]
  41f624:	add	x0, x26, x0, lsl #3
  41f628:	ldr	x3, [x2], #8
  41f62c:	cmp	x0, x2
  41f630:	ldr	x1, [x21, x3, lsl #3]
  41f634:	add	x1, x1, #0x1
  41f638:	str	x1, [x21, x3, lsl #3]
  41f63c:	b.ne	41f628 <ferror@plt+0x1d8e8>  // b.any
  41f640:	ldr	d0, [sp, #200]
  41f644:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  41f648:	ldr	x1, [x21]
  41f64c:	fmov	d9, x0
  41f650:	scvtf	d10, d0
  41f654:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41f658:	ucvtf	d0, x1
  41f65c:	add	x0, x0, #0xde8
  41f660:	fmul	d0, d0, d9
  41f664:	fdiv	d0, d0, d10
  41f668:	bl	401cc0 <printf@plt>
  41f66c:	cbz	x20, 41f6c0 <ferror@plt+0x1d980>
  41f670:	ucvtf	d8, d8
  41f674:	adrp	x19, 45d000 <warn@@Base+0xd640>
  41f678:	add	x19, x19, #0xcc0
  41f67c:	mov	x22, #0x1                   	// #1
  41f680:	mov	x23, #0x0                   	// #0
  41f684:	nop
  41f688:	ldr	x2, [x21, x22, lsl #3]
  41f68c:	mov	x1, x22
  41f690:	mov	x0, x19
  41f694:	ucvtf	d0, x2
  41f698:	madd	x23, x2, x22, x23
  41f69c:	ucvtf	d1, x23
  41f6a0:	fmul	d0, d0, d9
  41f6a4:	fdiv	d0, d0, d10
  41f6a8:	fmul	d1, d1, d9
  41f6ac:	fdiv	d1, d1, d8
  41f6b0:	bl	401cc0 <printf@plt>
  41f6b4:	cmp	x20, x22
  41f6b8:	add	x22, x22, #0x1
  41f6bc:	b.ne	41f688 <ferror@plt+0x1d948>  // b.any
  41f6c0:	ldp	d8, d9, [sp, #112]
  41f6c4:	ldr	d10, [sp, #128]
  41f6c8:	mov	x0, x21
  41f6cc:	bl	401bc0 <free@plt>
  41f6d0:	mov	x0, x25
  41f6d4:	bl	401bc0 <free@plt>
  41f6d8:	ldr	x0, [sp, #216]
  41f6dc:	ldur	w19, [x27, #-220]
  41f6e0:	bl	401bc0 <free@plt>
  41f6e4:	mov	x0, x28
  41f6e8:	bl	401bc0 <free@plt>
  41f6ec:	ldr	x0, [sp, #256]
  41f6f0:	cmp	x0, #0x0
  41f6f4:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  41f6f8:	b.eq	41f3b8 <ferror@plt+0x1d678>  // b.none
  41f6fc:	ldr	x19, [sp, #264]
  41f700:	mov	w4, #0x5                   	// #5
  41f704:	adrp	x2, 45d000 <warn@@Base+0xd640>
  41f708:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f70c:	add	x2, x2, #0xce8
  41f710:	add	x1, x1, #0xd28
  41f714:	mov	x3, x19
  41f718:	mov	x0, #0x0                   	// #0
  41f71c:	bl	401c20 <dcngettext@plt>
  41f720:	ldur	x4, [x27, #-208]
  41f724:	adrp	x3, 45d000 <warn@@Base+0xd640>
  41f728:	add	x3, x3, #0x830
  41f72c:	mov	x2, x19
  41f730:	cmp	x4, #0x0
  41f734:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f738:	add	x1, x1, #0x840
  41f73c:	csel	x1, x3, x1, ne  // ne = any
  41f740:	bl	401cc0 <printf@plt>
  41f744:	mov	x0, x19
  41f748:	mov	x1, #0x8                   	// #8
  41f74c:	bl	401aa0 <calloc@plt>
  41f750:	mov	x20, x0
  41f754:	cbz	x0, 42070c <ferror@plt+0x1e9cc>
  41f758:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f75c:	add	x1, x1, #0xc58
  41f760:	mov	w2, #0x5                   	// #5
  41f764:	mov	x0, #0x0                   	// #0
  41f768:	bl	401c70 <dcgettext@plt>
  41f76c:	bl	401cc0 <printf@plt>
  41f770:	ldr	x6, [sp, #264]
  41f774:	cbz	x6, 4201b4 <ferror@plt+0x1e474>
  41f778:	ldp	x10, x9, [sp, #280]
  41f77c:	mov	x22, #0x0                   	// #0
  41f780:	mov	x3, #0x0                   	// #0
  41f784:	stp	d8, d9, [sp, #112]
  41f788:	fmov	d8, xzr
  41f78c:	ldr	x7, [sp, #256]
  41f790:	add	x5, x9, #0x1
  41f794:	ldr	x8, [sp, #304]
  41f798:	b	41f7a8 <ferror@plt+0x1da68>
  41f79c:	add	x3, x3, #0x1
  41f7a0:	cmp	x3, x6
  41f7a4:	b.eq	41f2c8 <ferror@plt+0x1d588>  // b.none
  41f7a8:	ldr	x0, [x7, x3, lsl #3]
  41f7ac:	cbz	x0, 41f79c <ferror@plt+0x1da5c>
  41f7b0:	sub	x1, x0, x8
  41f7b4:	cmp	x1, x9
  41f7b8:	b.cs	4205dc <ferror@plt+0x1e89c>  // b.hs, b.nlast
  41f7bc:	sub	x0, x8, x0
  41f7c0:	add	x4, x10, x1, lsl #3
  41f7c4:	sub	x4, x4, #0x8
  41f7c8:	add	x1, x5, x0
  41f7cc:	mov	x0, #0x1                   	// #1
  41f7d0:	b	41f7e0 <ferror@plt+0x1daa0>
  41f7d4:	add	x0, x0, #0x1
  41f7d8:	cmp	x0, x1
  41f7dc:	b.eq	41f7e8 <ferror@plt+0x1daa8>  // b.none
  41f7e0:	ldr	x2, [x4, x0, lsl #3]
  41f7e4:	tbz	w2, #0, 41f7d4 <ferror@plt+0x1da94>
  41f7e8:	fmov	d0, x0
  41f7ec:	cmp	x22, x0
  41f7f0:	csel	x22, x22, x0, cs  // cs = hs, nlast
  41f7f4:	str	x0, [x20, x3, lsl #3]
  41f7f8:	add	d8, d8, d0
  41f7fc:	b	41f79c <ferror@plt+0x1da5c>
  41f800:	mov	x28, #0x0                   	// #0
  41f804:	str	x26, [sp, #200]
  41f808:	str	xzr, [sp, #216]
  41f80c:	nop
  41f810:	ldr	x0, [x24, #3872]
  41f814:	str	x0, [sp, #264]
  41f818:	cbnz	x0, 4202cc <ferror@plt+0x1e58c>
  41f81c:	str	xzr, [sp, #256]
  41f820:	stp	xzr, xzr, [sp, #280]
  41f824:	stp	xzr, xzr, [sp, #304]
  41f828:	ldur	w0, [x27, #-228]
  41f82c:	cbnz	w0, 41f888 <ferror@plt+0x1db48>
  41f830:	ldur	w0, [x27, #-224]
  41f834:	cbz	w0, 41f4b0 <ferror@plt+0x1d770>
  41f838:	ldr	w0, [x24, #3828]
  41f83c:	cbz	w0, 420244 <ferror@plt+0x1e504>
  41f840:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f844:	add	x1, x1, #0xb58
  41f848:	mov	w2, #0x5                   	// #5
  41f84c:	mov	x0, #0x0                   	// #0
  41f850:	bl	401c70 <dcgettext@plt>
  41f854:	bl	401cc0 <printf@plt>
  41f858:	ldur	w19, [x27, #-220]
  41f85c:	ldr	x0, [sp, #216]
  41f860:	cbnz	w19, 41f4bc <ferror@plt+0x1d77c>
  41f864:	nop
  41f868:	cbz	x0, 41f3b8 <ferror@plt+0x1d678>
  41f86c:	ldr	x0, [sp, #216]
  41f870:	bl	401bc0 <free@plt>
  41f874:	mov	x0, x28
  41f878:	bl	401bc0 <free@plt>
  41f87c:	b	41f6ec <ferror@plt+0x1d9ac>
  41f880:	ldur	w0, [x27, #-228]
  41f884:	cbz	w0, 41f840 <ferror@plt+0x1db00>
  41f888:	ldr	x23, [x25, #112]
  41f88c:	cbz	x23, 4202e4 <ferror@plt+0x1e5a4>
  41f890:	ldr	w1, [x25, #100]
  41f894:	cbz	w1, 41f4b0 <ferror@plt+0x1d770>
  41f898:	adrp	x0, 475000 <warn@@Base+0x25640>
  41f89c:	add	x0, x0, #0xa70
  41f8a0:	str	wzr, [sp, #196]
  41f8a4:	str	x0, [sp, #272]
  41f8a8:	add	x0, x0, #0x470
  41f8ac:	str	x0, [sp, #224]
  41f8b0:	stp	x28, x26, [sp, #320]
  41f8b4:	nop
  41f8b8:	ldr	w0, [x23, #4]
  41f8bc:	cmp	w0, #0x2
  41f8c0:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  41f8c4:	b.ne	41fd90 <ferror@plt+0x1e050>  // b.any
  41f8c8:	ldur	w2, [x27, #-224]
  41f8cc:	cmp	w2, #0x0
  41f8d0:	ccmp	w0, #0x2, #0x0, eq  // eq = none
  41f8d4:	b.eq	41fd90 <ferror@plt+0x1e050>  // b.none
  41f8d8:	ldr	x0, [x23, #56]
  41f8dc:	add	x1, x25, #0x80
  41f8e0:	str	x1, [sp, #240]
  41f8e4:	add	x1, x25, #0x88
  41f8e8:	str	x1, [sp, #248]
  41f8ec:	cbz	x0, 41feb0 <ferror@plt+0x1e170>
  41f8f0:	ldr	x3, [x23, #32]
  41f8f4:	mov	w4, #0x5                   	// #5
  41f8f8:	adrp	x2, 45d000 <warn@@Base+0xd640>
  41f8fc:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f900:	add	x2, x2, #0xa18
  41f904:	add	x1, x1, #0xa48
  41f908:	udiv	x3, x3, x0
  41f90c:	mov	x0, #0x0                   	// #0
  41f910:	str	x3, [sp, #352]
  41f914:	bl	401c20 <dcngettext@plt>
  41f918:	mov	x2, x23
  41f91c:	mov	x19, x0
  41f920:	add	x1, x25, #0x88
  41f924:	add	x0, x25, #0x80
  41f928:	bl	404c18 <ferror@plt+0x2ed8>
  41f92c:	mov	x1, x0
  41f930:	ldr	x2, [sp, #352]
  41f934:	mov	x0, x19
  41f938:	bl	401cc0 <printf@plt>
  41f93c:	ldr	w0, [x24]
  41f940:	cbz	w0, 41fe78 <ferror@plt+0x1e138>
  41f944:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f948:	add	x1, x1, #0xa70
  41f94c:	mov	w2, #0x5                   	// #5
  41f950:	mov	x0, #0x0                   	// #0
  41f954:	bl	401c70 <dcgettext@plt>
  41f958:	bl	401cc0 <printf@plt>
  41f95c:	ldr	w0, [x24]
  41f960:	add	x2, sp, #0x160
  41f964:	mov	x1, x23
  41f968:	cbz	w0, 41fea0 <ferror@plt+0x1e160>
  41f96c:	mov	x0, x25
  41f970:	bl	411b20 <ferror@plt+0xfde0>
  41f974:	str	x0, [sp, #232]
  41f978:	cbz	x0, 41fd8c <ferror@plt+0x1e04c>
  41f97c:	ldr	w3, [x23, #40]
  41f980:	ldr	w0, [x25, #104]
  41f984:	cmp	w3, w0
  41f988:	b.eq	4200c0 <ferror@plt+0x1e380>  // b.none
  41f98c:	ldr	w0, [x25, #100]
  41f990:	mov	x26, #0x0                   	// #0
  41f994:	mov	x28, #0x0                   	// #0
  41f998:	cmp	w3, w0
  41f99c:	b.cc	420250 <ferror@plt+0x1e510>  // b.lo, b.ul, b.last
  41f9a0:	ldr	x0, [sp, #352]
  41f9a4:	cbz	x0, 41fd70 <ferror@plt+0x1e030>
  41f9a8:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41f9ac:	add	x0, x0, #0xaf8
  41f9b0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41f9b4:	add	x1, x1, #0xb00
  41f9b8:	stp	x0, x1, [sp, #176]
  41f9bc:	adrp	x0, 459000 <warn@@Base+0x9640>
  41f9c0:	add	x0, x0, #0xa00
  41f9c4:	str	x0, [sp, #168]
  41f9c8:	adrp	x0, 458000 <warn@@Base+0x8640>
  41f9cc:	add	x0, x0, #0x88
  41f9d0:	str	x0, [sp, #208]
  41f9d4:	add	x0, x25, #0x1f
  41f9d8:	str	x0, [sp, #160]
  41f9dc:	add	x0, x25, #0x52
  41f9e0:	str	x0, [sp, #296]
  41f9e4:	ldr	x0, [sp, #232]
  41f9e8:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  41f9ec:	adrp	x22, 459000 <warn@@Base+0x9640>
  41f9f0:	add	x21, x21, #0x488
  41f9f4:	add	x22, x22, #0x9f8
  41f9f8:	add	x19, x0, #0x10
  41f9fc:	mov	w20, #0x0                   	// #0
  41fa00:	b	41fc04 <ferror@plt+0x1dec4>
  41fa04:	cmp	w2, #0x2
  41fa08:	b.eq	41fe6c <ferror@plt+0x1e12c>  // b.none
  41fa0c:	b.ls	41fcc8 <ferror@plt+0x1df88>  // b.plast
  41fa10:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fa14:	cmp	w2, #0x3
  41fa18:	add	x1, x1, #0x9a0
  41fa1c:	b.ne	41fc98 <ferror@plt+0x1df58>  // b.any
  41fa20:	mov	x0, x22
  41fa24:	bl	401cc0 <printf@plt>
  41fa28:	ldr	x0, [sp, #160]
  41fa2c:	ldrb	w1, [x19, #8]
  41fa30:	lsr	w1, w1, #4
  41fa34:	bl	405c48 <ferror@plt+0x3f08>
  41fa38:	mov	x1, x0
  41fa3c:	ldr	x0, [sp, #168]
  41fa40:	bl	401cc0 <printf@plt>
  41fa44:	ldrb	w0, [x25, #31]
  41fa48:	cmp	w0, #0x6
  41fa4c:	b.ne	41fce0 <ferror@plt+0x1dfa0>  // b.any
  41fa50:	ldrb	w3, [x19, #9]
  41fa54:	sub	w0, w3, #0x4
  41fa58:	cmp	w0, #0x2
  41fa5c:	b.hi	41fe38 <ferror@plt+0x1e0f8>  // b.pmore
  41fa60:	ldr	x1, [sp, #272]
  41fa64:	add	x1, x1, #0x458
  41fa68:	ldr	x1, [x1, w0, uxtw #3]
  41fa6c:	mov	x0, x22
  41fa70:	bl	401cc0 <printf@plt>
  41fa74:	ldr	w3, [x19, #12]
  41fa78:	cmn	w3, #0xf
  41fa7c:	b.eq	41fd38 <ferror@plt+0x1dff8>  // b.none
  41fa80:	cmn	w3, #0xe
  41fa84:	b.eq	41fe2c <ferror@plt+0x1e0ec>  // b.none
  41fa88:	cbz	w3, 41fe20 <ferror@plt+0x1e0e0>
  41fa8c:	ldrh	w1, [x25, #82]
  41fa90:	cmn	w3, #0x100
  41fa94:	b.eq	41ff00 <ferror@plt+0x1e1c0>  // b.none
  41fa98:	sub	w0, w1, #0xb4
  41fa9c:	cmp	w1, #0x3e
  41faa0:	and	w0, w0, #0xffff
  41faa4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  41faa8:	b.hi	41fab4 <ferror@plt+0x1dd74>  // b.pmore
  41faac:	cmn	w3, #0xfe
  41fab0:	b.eq	420218 <ferror@plt+0x1e4d8>  // b.none
  41fab4:	cmn	w3, #0xfd
  41fab8:	b.ne	41ff5c <ferror@plt+0x1e21c>  // b.any
  41fabc:	cmp	w1, #0x8
  41fac0:	b.eq	41ff10 <ferror@plt+0x1e1d0>  // b.none
  41fac4:	add	x1, x24, #0x7f0
  41fac8:	and	w2, w3, #0xffff
  41facc:	mov	x3, x1
  41fad0:	mov	x0, x1
  41fad4:	adrp	x1, 458000 <warn@@Base+0x8640>
  41fad8:	add	x1, x1, #0x30
  41fadc:	str	x3, [sp, #152]
  41fae0:	bl	401980 <sprintf@plt>
  41fae4:	ldr	x3, [sp, #152]
  41fae8:	mov	x1, x3
  41faec:	nop
  41faf0:	ldr	x0, [sp, #184]
  41faf4:	bl	401cc0 <printf@plt>
  41faf8:	ldr	x1, [x19]
  41fafc:	cmp	x1, x26
  41fb00:	b.cs	41fd54 <ferror@plt+0x1e014>  // b.hs, b.nlast
  41fb04:	add	x1, x28, x1
  41fb08:	mov	w0, #0x19                  	// #25
  41fb0c:	bl	404800 <ferror@plt+0x2ac0>
  41fb10:	ldr	w0, [x23, #4]
  41fb14:	add	x1, sp, #0x156
  41fb18:	str	x1, [sp]
  41fb1c:	add	x7, sp, #0x158
  41fb20:	cmp	w0, #0xb
  41fb24:	add	x6, x19, #0xc
  41fb28:	cset	w1, eq  // eq = none
  41fb2c:	mov	x5, x19
  41fb30:	mov	w4, w20
  41fb34:	mov	x3, x26
  41fb38:	mov	x2, x28
  41fb3c:	mov	x0, x25
  41fb40:	bl	41af90 <ferror@plt+0x19250>
  41fb44:	mov	x1, x0
  41fb48:	cbz	x0, 41fb70 <ferror@plt+0x1de30>
  41fb4c:	ldr	w0, [sp, #344]
  41fb50:	cbz	w0, 41fe4c <ferror@plt+0x1e10c>
  41fb54:	cmp	w0, #0x1
  41fb58:	adrp	x2, 45c000 <warn@@Base+0xc640>
  41fb5c:	add	x2, x2, #0xaa8
  41fb60:	adrp	x0, 45c000 <warn@@Base+0xc640>
  41fb64:	add	x0, x0, #0xab0
  41fb68:	csel	x0, x0, x2, eq  // eq = none
  41fb6c:	bl	401cc0 <printf@plt>
  41fb70:	ldr	x1, [x21]
  41fb74:	mov	w0, #0xa                   	// #10
  41fb78:	bl	401990 <putc@plt>
  41fb7c:	ldrb	w0, [x19, #8]
  41fb80:	cmp	wzr, w0, lsr #4
  41fb84:	b.ne	41fbf0 <ferror@plt+0x1deb0>  // b.any
  41fb88:	ldr	w0, [x23, #44]
  41fb8c:	cmp	w0, w20
  41fb90:	b.hi	41fbf0 <ferror@plt+0x1deb0>  // b.pmore
  41fb94:	ldrh	w0, [x25, #82]
  41fb98:	cmp	w0, #0x8
  41fb9c:	b.eq	41fbf0 <ferror@plt+0x1deb0>  // b.none
  41fba0:	ldrb	w0, [x25, #31]
  41fba4:	cmp	w0, #0x6
  41fba8:	b.eq	41fbf0 <ferror@plt+0x1deb0>  // b.none
  41fbac:	mov	w2, #0x5                   	// #5
  41fbb0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41fbb4:	mov	x0, #0x0                   	// #0
  41fbb8:	add	x1, x1, #0xb18
  41fbbc:	bl	401c70 <dcgettext@plt>
  41fbc0:	mov	x4, x0
  41fbc4:	ldp	x0, x1, [sp, #240]
  41fbc8:	mov	x2, x23
  41fbcc:	str	x4, [sp, #152]
  41fbd0:	bl	404c18 <ferror@plt+0x2ed8>
  41fbd4:	mov	x2, x0
  41fbd8:	ldr	w3, [x23, #44]
  41fbdc:	mov	w1, w20
  41fbe0:	ldr	x4, [sp, #152]
  41fbe4:	mov	x0, x4
  41fbe8:	bl	44f9c0 <warn@@Base>
  41fbec:	nop
  41fbf0:	ldr	x0, [sp, #352]
  41fbf4:	add	w20, w20, #0x1
  41fbf8:	add	x19, x19, #0x20
  41fbfc:	cmp	x0, w20, uxtw
  41fc00:	b.ls	41fd70 <ferror@plt+0x1e030>  // b.plast
  41fc04:	ldr	x0, [sp, #176]
  41fc08:	mov	w1, w20
  41fc0c:	bl	401cc0 <printf@plt>
  41fc10:	ldr	w0, [x24]
  41fc14:	ldur	x2, [x19, #-16]
  41fc18:	cbnz	w0, 41fdc8 <ferror@plt+0x1e088>
  41fc1c:	ldr	x0, [x21]
  41fc20:	ldr	x1, [sp, #208]
  41fc24:	bl	401d20 <fprintf@plt>
  41fc28:	ldr	x1, [x21]
  41fc2c:	mov	w0, #0x20                  	// #32
  41fc30:	bl	401990 <putc@plt>
  41fc34:	ldur	x1, [x19, #-8]
  41fc38:	mov	x0, #0x869f                	// #34463
  41fc3c:	movk	x0, #0x1, lsl #16
  41fc40:	cmp	x1, x0
  41fc44:	b.ls	41fdf8 <ferror@plt+0x1e0b8>  // b.plast
  41fc48:	adrp	x0, 457000 <warn@@Base+0x7640>
  41fc4c:	add	x0, x0, #0xfd0
  41fc50:	str	x1, [sp, #152]
  41fc54:	bl	401cc0 <printf@plt>
  41fc58:	ldr	x1, [sp, #152]
  41fc5c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41fc60:	add	x0, x0, #0x4d0
  41fc64:	bl	401cc0 <printf@plt>
  41fc68:	ldrb	w2, [x19, #8]
  41fc6c:	and	w2, w2, #0xf
  41fc70:	cmp	w2, #0x4
  41fc74:	b.eq	41fe14 <ferror@plt+0x1e0d4>  // b.none
  41fc78:	b.ls	41fa04 <ferror@plt+0x1dcc4>  // b.plast
  41fc7c:	cmp	w2, #0x8
  41fc80:	b.eq	41fe60 <ferror@plt+0x1e120>  // b.none
  41fc84:	b.ls	41fcac <ferror@plt+0x1df6c>  // b.plast
  41fc88:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fc8c:	cmp	w2, #0x9
  41fc90:	add	x1, x1, #0x9a8
  41fc94:	b.eq	41fa20 <ferror@plt+0x1dce0>  // b.none
  41fc98:	ldr	x0, [sp, #160]
  41fc9c:	ldr	x1, [sp, #296]
  41fca0:	bl	404fb8 <ferror@plt+0x3278>
  41fca4:	mov	x1, x0
  41fca8:	b	41fa20 <ferror@plt+0x1dce0>
  41fcac:	cmp	w2, #0x5
  41fcb0:	b.eq	41fdb0 <ferror@plt+0x1e070>  // b.none
  41fcb4:	cmp	w2, #0x6
  41fcb8:	b.ne	41fc98 <ferror@plt+0x1df58>  // b.any
  41fcbc:	adrp	x1, 468000 <warn@@Base+0x18640>
  41fcc0:	add	x1, x1, #0x860
  41fcc4:	b	41fa20 <ferror@plt+0x1dce0>
  41fcc8:	cbz	w2, 41fdbc <ferror@plt+0x1e07c>
  41fccc:	cmp	w2, #0x1
  41fcd0:	b.ne	41fc98 <ferror@plt+0x1df58>  // b.any
  41fcd4:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fcd8:	add	x1, x1, #0x980
  41fcdc:	b	41fa20 <ferror@plt+0x1dce0>
  41fce0:	ldrb	w1, [x19, #9]
  41fce4:	mov	x0, x22
  41fce8:	and	w2, w1, #0x3
  41fcec:	and	x3, x1, #0x3
  41fcf0:	ldr	x1, [sp, #224]
  41fcf4:	str	w2, [sp, #152]
  41fcf8:	ldr	x1, [x1, x3, lsl #3]
  41fcfc:	bl	401cc0 <printf@plt>
  41fd00:	ldrb	w1, [x19, #9]
  41fd04:	ldr	w2, [sp, #152]
  41fd08:	cmp	w1, w2
  41fd0c:	b.eq	41fa74 <ferror@plt+0x1dd34>  // b.none
  41fd10:	eor	w1, w1, w2
  41fd14:	mov	x0, x25
  41fd18:	bl	406dc0 <ferror@plt+0x5080>
  41fd1c:	mov	x1, x0
  41fd20:	adrp	x0, 459000 <warn@@Base+0x9640>
  41fd24:	add	x0, x0, #0xa30
  41fd28:	bl	401cc0 <printf@plt>
  41fd2c:	ldr	w3, [x19, #12]
  41fd30:	cmn	w3, #0xf
  41fd34:	b.ne	41fa80 <ferror@plt+0x1dd40>  // b.any
  41fd38:	ldr	x0, [sp, #184]
  41fd3c:	adrp	x1, 458000 <warn@@Base+0x8640>
  41fd40:	add	x1, x1, #0x0
  41fd44:	bl	401cc0 <printf@plt>
  41fd48:	ldr	x1, [x19]
  41fd4c:	cmp	x1, x26
  41fd50:	b.cc	41fb04 <ferror@plt+0x1ddc4>  // b.lo, b.ul, b.last
  41fd54:	adrp	x1, 456000 <warn@@Base+0x6640>
  41fd58:	add	x1, x1, #0xd78
  41fd5c:	mov	w2, #0x5                   	// #5
  41fd60:	mov	x0, #0x0                   	// #0
  41fd64:	bl	401c70 <dcgettext@plt>
  41fd68:	mov	x1, x0
  41fd6c:	b	41fb08 <ferror@plt+0x1ddc8>
  41fd70:	ldr	x0, [sp, #232]
  41fd74:	bl	401bc0 <free@plt>
  41fd78:	ldr	x0, [x25, #128]
  41fd7c:	cmp	x0, x28
  41fd80:	b.eq	41fd8c <ferror@plt+0x1e04c>  // b.none
  41fd84:	mov	x0, x28
  41fd88:	bl	401bc0 <free@plt>
  41fd8c:	ldr	w1, [x25, #100]
  41fd90:	ldr	w0, [sp, #196]
  41fd94:	add	x23, x23, #0x50
  41fd98:	add	w0, w0, #0x1
  41fd9c:	str	w0, [sp, #196]
  41fda0:	cmp	w0, w1
  41fda4:	b.cc	41f8b8 <ferror@plt+0x1db78>  // b.lo, b.ul, b.last
  41fda8:	ldp	x28, x26, [sp, #320]
  41fdac:	b	41f4b0 <ferror@plt+0x1d770>
  41fdb0:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fdb4:	add	x1, x1, #0x998
  41fdb8:	b	41fa20 <ferror@plt+0x1dce0>
  41fdbc:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fdc0:	add	x1, x1, #0x970
  41fdc4:	b	41fa20 <ferror@plt+0x1dce0>
  41fdc8:	mov	x1, x2
  41fdcc:	adrp	x0, 458000 <warn@@Base+0x8640>
  41fdd0:	add	x0, x0, #0x80
  41fdd4:	bl	401cc0 <printf@plt>
  41fdd8:	ldr	x1, [x21]
  41fddc:	mov	w0, #0x20                  	// #32
  41fde0:	bl	401990 <putc@plt>
  41fde4:	ldur	x1, [x19, #-8]
  41fde8:	mov	x0, #0x869f                	// #34463
  41fdec:	movk	x0, #0x1, lsl #16
  41fdf0:	cmp	x1, x0
  41fdf4:	b.hi	41fc48 <ferror@plt+0x1df08>  // b.pmore
  41fdf8:	adrp	x0, 459000 <warn@@Base+0x9640>
  41fdfc:	add	x0, x0, #0x9b0
  41fe00:	bl	401cc0 <printf@plt>
  41fe04:	ldrb	w2, [x19, #8]
  41fe08:	and	w2, w2, #0xf
  41fe0c:	cmp	w2, #0x4
  41fe10:	b.ne	41fc78 <ferror@plt+0x1df38>  // b.any
  41fe14:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fe18:	add	x1, x1, #0x978
  41fe1c:	b	41fa20 <ferror@plt+0x1dce0>
  41fe20:	adrp	x1, 458000 <warn@@Base+0x8640>
  41fe24:	add	x1, x1, #0x18
  41fe28:	b	41faf0 <ferror@plt+0x1ddb0>
  41fe2c:	adrp	x1, 458000 <warn@@Base+0x8640>
  41fe30:	add	x1, x1, #0x28
  41fe34:	b	41faf0 <ferror@plt+0x1ddb0>
  41fe38:	cmp	w3, #0x3
  41fe3c:	b.hi	41ff1c <ferror@plt+0x1e1dc>  // b.pmore
  41fe40:	ldr	x0, [sp, #224]
  41fe44:	ldr	x1, [x0, x3, lsl #3]
  41fe48:	b	41fa6c <ferror@plt+0x1dd2c>
  41fe4c:	ldrh	w2, [sp, #342]
  41fe50:	adrp	x0, 45d000 <warn@@Base+0xd640>
  41fe54:	add	x0, x0, #0xb08
  41fe58:	bl	401cc0 <printf@plt>
  41fe5c:	b	41fb70 <ferror@plt+0x1de30>
  41fe60:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fe64:	add	x1, x1, #0x990
  41fe68:	b	41fa20 <ferror@plt+0x1dce0>
  41fe6c:	adrp	x1, 459000 <warn@@Base+0x9640>
  41fe70:	add	x1, x1, #0x988
  41fe74:	b	41fa20 <ferror@plt+0x1dce0>
  41fe78:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41fe7c:	add	x1, x1, #0xab0
  41fe80:	mov	w2, #0x5                   	// #5
  41fe84:	mov	x0, #0x0                   	// #0
  41fe88:	bl	401c70 <dcgettext@plt>
  41fe8c:	bl	401cc0 <printf@plt>
  41fe90:	ldr	w0, [x24]
  41fe94:	add	x2, sp, #0x160
  41fe98:	mov	x1, x23
  41fe9c:	cbnz	w0, 41f96c <ferror@plt+0x1dc2c>
  41fea0:	mov	x0, x25
  41fea4:	bl	411f68 <ferror@plt+0x10228>
  41fea8:	str	x0, [sp, #232]
  41feac:	b	41f978 <ferror@plt+0x1dc38>
  41feb0:	mov	w2, #0x5                   	// #5
  41feb4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  41feb8:	add	x1, x1, #0x9e8
  41febc:	bl	401c70 <dcgettext@plt>
  41fec0:	mov	x2, x23
  41fec4:	mov	x19, x0
  41fec8:	add	x1, x25, #0x88
  41fecc:	add	x0, x25, #0x80
  41fed0:	bl	404c18 <ferror@plt+0x2ed8>
  41fed4:	mov	x1, x0
  41fed8:	mov	x0, x19
  41fedc:	bl	401cc0 <printf@plt>
  41fee0:	ldr	w0, [sp, #196]
  41fee4:	add	x23, x23, #0x50
  41fee8:	ldr	w1, [x25, #100]
  41feec:	add	w0, w0, #0x1
  41fef0:	str	w0, [sp, #196]
  41fef4:	cmp	w0, w1
  41fef8:	b.cc	41f8b8 <ferror@plt+0x1db78>  // b.lo, b.ul, b.last
  41fefc:	b	41fda8 <ferror@plt+0x1e068>
  41ff00:	cmp	w1, #0x32
  41ff04:	b.eq	420224 <ferror@plt+0x1e4e4>  // b.none
  41ff08:	cmp	w1, #0x8c
  41ff0c:	b.ne	41fac4 <ferror@plt+0x1dd84>  // b.any
  41ff10:	adrp	x1, 458000 <warn@@Base+0x8640>
  41ff14:	add	x1, x1, #0x20
  41ff18:	b	41faf0 <ferror@plt+0x1ddb0>
  41ff1c:	mov	w2, #0x5                   	// #5
  41ff20:	adrp	x1, 459000 <warn@@Base+0x9640>
  41ff24:	mov	x0, #0x0                   	// #0
  41ff28:	add	x1, x1, #0xa08
  41ff2c:	str	w3, [sp, #152]
  41ff30:	bl	401c70 <dcgettext@plt>
  41ff34:	ldr	w3, [sp, #152]
  41ff38:	mov	w1, w3
  41ff3c:	bl	44f3e8 <error@@Base>
  41ff40:	adrp	x1, 456000 <warn@@Base+0x6640>
  41ff44:	add	x1, x1, #0xd38
  41ff48:	mov	w2, #0x5                   	// #5
  41ff4c:	mov	x0, #0x0                   	// #0
  41ff50:	bl	401c70 <dcgettext@plt>
  41ff54:	mov	x1, x0
  41ff58:	b	41fa6c <ferror@plt+0x1dd2c>
  41ff5c:	cmp	w1, #0x8
  41ff60:	mov	w0, #0xffffff04            	// #-252
  41ff64:	ccmp	w3, w0, #0x0, eq  // eq = none
  41ff68:	b.eq	420388 <ferror@plt+0x1e648>  // b.none
  41ff6c:	add	w0, w3, #0x100
  41ff70:	cmp	w0, #0x1f
  41ff74:	b.ls	41fac4 <ferror@plt+0x1dd84>  // b.plast
  41ff78:	add	w0, w3, #0xe0
  41ff7c:	cmp	w0, #0x1f
  41ff80:	b.ls	4200c8 <ferror@plt+0x1e388>  // b.plast
  41ff84:	cmn	w3, #0x101
  41ff88:	b.hi	4202a0 <ferror@plt+0x1e560>  // b.pmore
  41ff8c:	ldr	w0, [x25, #100]
  41ff90:	cmp	w3, w0
  41ff94:	b.cc	4200f4 <ferror@plt+0x1e3b4>  // b.lo, b.ul, b.last
  41ff98:	mov	w2, #0x5                   	// #5
  41ff9c:	adrp	x1, 458000 <warn@@Base+0x8640>
  41ffa0:	mov	x0, #0x0                   	// #0
  41ffa4:	add	x1, x1, #0x60
  41ffa8:	str	w3, [sp, #152]
  41ffac:	bl	401c70 <dcgettext@plt>
  41ffb0:	ldr	w3, [sp, #152]
  41ffb4:	add	x4, x24, #0x7f0
  41ffb8:	mov	x1, x0
  41ffbc:	mov	x0, x4
  41ffc0:	mov	w2, w3
  41ffc4:	str	x4, [sp, #152]
  41ffc8:	bl	401980 <sprintf@plt>
  41ffcc:	ldr	x4, [sp, #152]
  41ffd0:	mov	x1, x4
  41ffd4:	b	41faf0 <ferror@plt+0x1ddb0>
  41ffd8:	cbnz	w1, 420130 <ferror@plt+0x1e3f0>
  41ffdc:	ldr	x0, [x24, #3176]
  41ffe0:	cbz	x0, 420130 <ferror@plt+0x1e3f0>
  41ffe4:	nop
  41ffe8:	ldrh	w0, [x25, #82]
  41ffec:	mov	w2, #0x9026                	// #36902
  41fff0:	mov	w1, #0xa390                	// #41872
  41fff4:	cmp	w0, w2
  41fff8:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  41fffc:	ccmp	w0, w1, #0x4, ne  // ne = any
  420000:	b.ne	420120 <ferror@plt+0x1e3e0>  // b.any
  420004:	ldrb	w0, [x25, #28]
  420008:	cmp	w0, #0x2
  42000c:	b.eq	420394 <ferror@plt+0x1e654>  // b.none
  420010:	mov	x20, #0x4                   	// #4
  420014:	mov	w21, w20
  420018:	mov	w22, #0x4                   	// #4
  42001c:	ldr	x1, [sp, #200]
  420020:	mov	x2, #0x10                  	// #16
  420024:	mov	x0, x25
  420028:	ldr	x23, [x25, #8]
  42002c:	bl	4110c0 <ferror@plt+0xf380>
  420030:	mov	x3, x0
  420034:	mov	w2, #0x0                   	// #0
  420038:	ldr	x1, [x24, #3368]
  42003c:	mov	x0, x23
  420040:	add	x1, x3, x1
  420044:	bl	401b30 <fseek@plt>
  420048:	adrp	x1, 45d000 <warn@@Base+0xd640>
  42004c:	add	x1, x1, #0x850
  420050:	cbnz	w0, 42007c <ferror@plt+0x1e33c>
  420054:	ldr	x3, [x25, #8]
  420058:	mov	x2, #0x1                   	// #1
  42005c:	add	x0, sp, #0x158
  420060:	mov	x1, x20
  420064:	bl	401bb0 <fread@plt>
  420068:	mov	x2, x0
  42006c:	cmp	x0, #0x1
  420070:	b.eq	4202f0 <ferror@plt+0x1e5b0>  // b.none
  420074:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420078:	add	x1, x1, #0x880
  42007c:	mov	w2, #0x5                   	// #5
  420080:	mov	x0, #0x0                   	// #0
  420084:	mov	x28, #0x0                   	// #0
  420088:	bl	401c70 <dcgettext@plt>
  42008c:	str	xzr, [sp, #216]
  420090:	bl	44f3e8 <error@@Base>
  420094:	ldr	w0, [x24, #3828]
  420098:	cbnz	w0, 4201e8 <ferror@plt+0x1e4a8>
  42009c:	ldr	x0, [sp, #216]
  4200a0:	mov	x26, #0x0                   	// #0
  4200a4:	bl	401bc0 <free@plt>
  4200a8:	str	xzr, [sp, #216]
  4200ac:	mov	x0, x28
  4200b0:	mov	x28, #0x0                   	// #0
  4200b4:	bl	401bc0 <free@plt>
  4200b8:	str	xzr, [sp, #200]
  4200bc:	b	41f3fc <ferror@plt+0x1d6bc>
  4200c0:	ldp	x28, x26, [x25, #128]
  4200c4:	b	41f9a0 <ferror@plt+0x1dc60>
  4200c8:	add	x1, x24, #0x7f0
  4200cc:	and	w2, w3, #0xffff
  4200d0:	mov	x3, x1
  4200d4:	mov	x0, x1
  4200d8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4200dc:	add	x1, x1, #0x40
  4200e0:	str	x3, [sp, #152]
  4200e4:	bl	401980 <sprintf@plt>
  4200e8:	ldr	x3, [sp, #152]
  4200ec:	mov	x1, x3
  4200f0:	b	41faf0 <ferror@plt+0x1ddb0>
  4200f4:	add	x1, x24, #0x7f0
  4200f8:	mov	w2, w3
  4200fc:	mov	x3, x1
  420100:	mov	x0, x1
  420104:	adrp	x1, 458000 <warn@@Base+0x8640>
  420108:	add	x1, x1, #0x78
  42010c:	str	x3, [sp, #152]
  420110:	bl	401980 <sprintf@plt>
  420114:	ldr	x3, [sp, #152]
  420118:	mov	x1, x3
  42011c:	b	41faf0 <ferror@plt+0x1ddb0>
  420120:	mov	x20, #0x4                   	// #4
  420124:	mov	w22, #0x4                   	// #4
  420128:	mov	w21, w20
  42012c:	b	42001c <ferror@plt+0x1e2dc>
  420130:	ldur	x1, [x27, #-216]
  420134:	cbnz	x1, 4203bc <ferror@plt+0x1e67c>
  420138:	str	xzr, [sp, #264]
  42013c:	str	xzr, [sp, #288]
  420140:	str	xzr, [sp, #304]
  420144:	ldr	x2, [sp, #200]
  420148:	b	41f468 <ferror@plt+0x1d728>
  42014c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420150:	add	x1, x1, #0x880
  420154:	mov	w2, #0x5                   	// #5
  420158:	mov	x0, #0x0                   	// #0
  42015c:	str	xzr, [sp, #304]
  420160:	bl	401c70 <dcgettext@plt>
  420164:	bl	44f3e8 <error@@Base>
  420168:	ldur	x0, [x27, #-208]
  42016c:	str	x0, [sp, #288]
  420170:	cbz	x0, 4205b8 <ferror@plt+0x1e878>
  420174:	str	xzr, [sp, #256]
  420178:	stp	xzr, xzr, [sp, #280]
  42017c:	ldr	x0, [sp, #280]
  420180:	bl	401bc0 <free@plt>
  420184:	ldr	x0, [sp, #256]
  420188:	bl	401bc0 <free@plt>
  42018c:	ldr	w0, [x24, #3828]
  420190:	cbnz	w0, 4201e8 <ferror@plt+0x1e4a8>
  420194:	stp	xzr, xzr, [sp, #256]
  420198:	str	xzr, [sp, #280]
  42019c:	str	xzr, [sp, #312]
  4201a0:	ldur	x1, [x27, #-216]
  4201a4:	ldr	x2, [x24, #3872]
  4201a8:	orr	x0, x2, x1
  4201ac:	cbnz	x0, 41f488 <ferror@plt+0x1d748>
  4201b0:	b	41f828 <ferror@plt+0x1dae8>
  4201b4:	mov	x1, #0x8                   	// #8
  4201b8:	mov	x0, #0x1                   	// #1
  4201bc:	bl	401aa0 <calloc@plt>
  4201c0:	mov	x21, x0
  4201c4:	cbnz	x0, 41f390 <ferror@plt+0x1d650>
  4201c8:	mov	x0, x20
  4201cc:	bl	401bc0 <free@plt>
  4201d0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4201d4:	add	x1, x1, #0xda8
  4201d8:	mov	w2, #0x5                   	// #5
  4201dc:	mov	x0, #0x0                   	// #0
  4201e0:	bl	401c70 <dcgettext@plt>
  4201e4:	bl	44f3e8 <error@@Base>
  4201e8:	mov	w0, #0x0                   	// #0
  4201ec:	ldp	x29, x30, [sp, #16]
  4201f0:	ldp	x19, x20, [sp, #32]
  4201f4:	ldp	x21, x22, [sp, #48]
  4201f8:	ldp	x23, x24, [sp, #64]
  4201fc:	ldp	x25, x26, [sp, #80]
  420200:	ldp	x27, x28, [sp, #96]
  420204:	add	sp, sp, #0x170
  420208:	ret
  42020c:	fmov	d8, x5
  420210:	str	x1, [x26, x24, lsl #3]
  420214:	b	41f5e8 <ferror@plt+0x1d8a8>
  420218:	adrp	x1, 457000 <warn@@Base+0x7640>
  42021c:	add	x1, x1, #0xfe8
  420220:	b	41faf0 <ferror@plt+0x1ddb0>
  420224:	ldrb	w0, [x25, #31]
  420228:	cmp	w0, #0x1
  42022c:	b.ne	41fac4 <ferror@plt+0x1dd84>  // b.any
  420230:	adrp	x1, 458000 <warn@@Base+0x8640>
  420234:	add	x1, x1, #0x8
  420238:	b	41faf0 <ferror@plt+0x1ddb0>
  42023c:	ldur	w0, [x27, #-228]
  420240:	cbnz	w0, 41f888 <ferror@plt+0x1db48>
  420244:	ldr	x23, [x25, #112]
  420248:	cbnz	x23, 41f890 <ferror@plt+0x1db50>
  42024c:	b	41f840 <ferror@plt+0x1db00>
  420250:	ldr	x19, [x25, #112]
  420254:	mov	w4, #0x50                  	// #80
  420258:	mov	w2, #0x5                   	// #5
  42025c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  420260:	mov	x0, #0x0                   	// #0
  420264:	add	x1, x1, #0x7a0
  420268:	umaddl	x19, w3, w4, x19
  42026c:	ldp	x20, x21, [x19, #24]
  420270:	bl	401c70 <dcgettext@plt>
  420274:	add	x1, x25, #0x10
  420278:	mov	x5, x0
  42027c:	mov	x3, #0x1                   	// #1
  420280:	add	x0, x25, #0x8
  420284:	mov	x4, x21
  420288:	mov	x2, x20
  42028c:	bl	4103d0 <ferror@plt+0xe690>
  420290:	mov	x28, x0
  420294:	cbz	x0, 41f9a0 <ferror@plt+0x1dc60>
  420298:	ldr	x26, [x19, #32]
  42029c:	b	41f9a0 <ferror@plt+0x1dc60>
  4202a0:	add	x1, x24, #0x7f0
  4202a4:	and	w2, w3, #0xffff
  4202a8:	mov	x3, x1
  4202ac:	mov	x0, x1
  4202b0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4202b4:	add	x1, x1, #0x50
  4202b8:	str	x3, [sp, #152]
  4202bc:	bl	401980 <sprintf@plt>
  4202c0:	ldr	x3, [sp, #152]
  4202c4:	mov	x1, x3
  4202c8:	b	41faf0 <ferror@plt+0x1ddb0>
  4202cc:	mov	x2, x0
  4202d0:	mov	x1, #0x0                   	// #0
  4202d4:	stp	xzr, xzr, [sp, #256]
  4202d8:	stp	xzr, xzr, [sp, #280]
  4202dc:	stp	xzr, xzr, [sp, #304]
  4202e0:	b	41f488 <ferror@plt+0x1d748>
  4202e4:	ldur	w0, [x27, #-224]
  4202e8:	cbz	w0, 41f4b0 <ferror@plt+0x1d770>
  4202ec:	b	41f840 <ferror@plt+0x1db00>
  4202f0:	ldr	x3, [x25, #8]
  4202f4:	mov	x1, x20
  4202f8:	add	x0, sp, #0x160
  4202fc:	bl	401bb0 <fread@plt>
  420300:	cmp	x0, #0x1
  420304:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420308:	add	x1, x1, #0x8a8
  42030c:	b.ne	42007c <ferror@plt+0x1e33c>  // b.any
  420310:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  420314:	mov	w1, w22
  420318:	add	x0, sp, #0x158
  42031c:	add	x20, x25, #0x8
  420320:	ldr	x2, [x23, #920]
  420324:	blr	x2
  420328:	ldr	x2, [x23, #920]
  42032c:	mov	w1, w22
  420330:	mov	x23, x0
  420334:	add	x0, sp, #0x160
  420338:	str	x23, [sp, #200]
  42033c:	blr	x2
  420340:	mov	x26, x0
  420344:	ldr	x1, [x25, #16]
  420348:	mov	x2, x23
  42034c:	mov	w3, w21
  420350:	mov	x0, x20
  420354:	bl	41ed50 <ferror@plt+0x1d010>
  420358:	mov	x22, x0
  42035c:	ldr	x1, [x25, #16]
  420360:	mov	x0, x20
  420364:	mov	w3, w21
  420368:	mov	x2, x26
  42036c:	str	x22, [sp, #216]
  420370:	bl	41ed50 <ferror@plt+0x1d010>
  420374:	mov	x28, x0
  420378:	cmp	x22, #0x0
  42037c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  420380:	b.ne	41f3fc <ferror@plt+0x1d6bc>  // b.any
  420384:	b	420094 <ferror@plt+0x1e354>
  420388:	adrp	x1, 457000 <warn@@Base+0x7640>
  42038c:	add	x1, x1, #0xff8
  420390:	b	41faf0 <ferror@plt+0x1ddb0>
  420394:	mov	x20, #0x8                   	// #8
  420398:	mov	w22, #0x8                   	// #8
  42039c:	mov	w21, w20
  4203a0:	b	42001c <ferror@plt+0x1e2dc>
  4203a4:	mov	x1, x0
  4203a8:	mov	x28, #0x0                   	// #0
  4203ac:	mov	x26, #0x0                   	// #0
  4203b0:	str	xzr, [sp, #200]
  4203b4:	str	xzr, [sp, #216]
  4203b8:	b	41f428 <ferror@plt+0x1d6e8>
  4203bc:	mov	x28, #0x0                   	// #0
  4203c0:	mov	x26, #0x0                   	// #0
  4203c4:	str	xzr, [sp, #200]
  4203c8:	str	xzr, [sp, #216]
  4203cc:	b	41f414 <ferror@plt+0x1d6d4>
  4203d0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4203d4:	add	x1, x1, #0x8f8
  4203d8:	mov	w2, #0x5                   	// #5
  4203dc:	mov	x0, #0x0                   	// #0
  4203e0:	bl	401c70 <dcgettext@plt>
  4203e4:	bl	401cc0 <printf@plt>
  4203e8:	ldr	w0, [x19, #1184]
  4203ec:	cbz	w0, 4205f4 <ferror@plt+0x1e8b4>
  4203f0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4203f4:	add	x1, x1, #0x918
  4203f8:	mov	w2, #0x5                   	// #5
  4203fc:	mov	x0, #0x0                   	// #0
  420400:	bl	401c70 <dcgettext@plt>
  420404:	bl	401cc0 <printf@plt>
  420408:	mov	x1, #0x1                   	// #1
  42040c:	mov	x0, x26
  420410:	bl	44e9e0 <ferror@plt+0x4cca0>
  420414:	mov	x20, x0
  420418:	mov	x2, x26
  42041c:	mov	w1, #0x0                   	// #0
  420420:	bl	401a90 <memset@plt>
  420424:	adrp	x22, 45d000 <warn@@Base+0xd640>
  420428:	ldr	x0, [sp, #200]
  42042c:	add	x22, x22, #0x9a0
  420430:	mov	x24, #0x0                   	// #0
  420434:	mov	w21, #0x1                   	// #1
  420438:	cbz	x0, 4204a8 <ferror@plt+0x1e768>
  42043c:	ldr	x23, [sp, #216]
  420440:	str	x19, [sp, #152]
  420444:	nop
  420448:	ldr	x19, [x23, x24, lsl #3]
  42044c:	cbnz	x19, 420468 <ferror@plt+0x1e728>
  420450:	b	420494 <ferror@plt+0x1e754>
  420454:	ldrb	w0, [x20, x19]
  420458:	cbnz	w0, 420480 <ferror@plt+0x1e740>
  42045c:	strb	w21, [x20, x19]
  420460:	ldr	x19, [x28, x19, lsl #3]
  420464:	cbz	x19, 420494 <ferror@plt+0x1e754>
  420468:	mov	x2, x24
  42046c:	mov	x1, x19
  420470:	mov	x0, x25
  420474:	bl	40cc58 <ferror@plt+0xaf18>
  420478:	cmp	x19, x26
  42047c:	b.cc	420454 <ferror@plt+0x1e714>  // b.lo, b.ul, b.last
  420480:	mov	x1, x22
  420484:	mov	w2, #0x5                   	// #5
  420488:	mov	x0, #0x0                   	// #0
  42048c:	bl	401c70 <dcgettext@plt>
  420490:	bl	44f3e8 <error@@Base>
  420494:	ldr	x0, [sp, #200]
  420498:	add	x24, x24, #0x1
  42049c:	cmp	x24, x0
  4204a0:	b.ne	420448 <ferror@plt+0x1e708>  // b.any
  4204a4:	ldr	x19, [sp, #152]
  4204a8:	mov	x0, x20
  4204ac:	bl	401bc0 <free@plt>
  4204b0:	ldur	x1, [x27, #-216]
  4204b4:	cbz	x1, 41f4b0 <ferror@plt+0x1d770>
  4204b8:	mov	w2, #0x5                   	// #5
  4204bc:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4204c0:	mov	x0, #0x0                   	// #0
  4204c4:	add	x1, x1, #0x9c0
  4204c8:	bl	401c70 <dcgettext@plt>
  4204cc:	ldur	x3, [x27, #-208]
  4204d0:	adrp	x2, 45d000 <warn@@Base+0xd640>
  4204d4:	add	x2, x2, #0x830
  4204d8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4204dc:	cmp	x3, #0x0
  4204e0:	add	x1, x1, #0x840
  4204e4:	csel	x1, x2, x1, ne  // ne = any
  4204e8:	bl	401cc0 <printf@plt>
  4204ec:	ldr	w0, [x19, #1184]
  4204f0:	cbz	w0, 420610 <ferror@plt+0x1e8d0>
  4204f4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4204f8:	add	x1, x1, #0x918
  4204fc:	mov	w2, #0x5                   	// #5
  420500:	mov	x0, #0x0                   	// #0
  420504:	bl	401c70 <dcgettext@plt>
  420508:	bl	401cc0 <printf@plt>
  42050c:	ldr	x0, [sp, #264]
  420510:	mov	x20, #0x0                   	// #0
  420514:	cbz	x0, 41f4b0 <ferror@plt+0x1d770>
  420518:	stp	x28, x26, [sp, #152]
  42051c:	mov	x26, x20
  420520:	mov	x28, x25
  420524:	ldp	x25, x20, [sp, #256]
  420528:	ldp	x23, x22, [sp, #280]
  42052c:	ldp	x21, x24, [sp, #304]
  420530:	b	420540 <ferror@plt+0x1e800>
  420534:	add	x26, x26, #0x1
  420538:	cmp	x26, x20
  42053c:	b.eq	4205e4 <ferror@plt+0x1e8a4>  // b.none
  420540:	ldr	x19, [x25, x26, lsl #3]
  420544:	cbz	x19, 420534 <ferror@plt+0x1e7f4>
  420548:	sub	x19, x19, x21
  42054c:	b	42056c <ferror@plt+0x1e82c>
  420550:	ldr	x1, [x24, x19, lsl #3]
  420554:	bl	40cc58 <ferror@plt+0xaf18>
  420558:	cmp	x22, x19
  42055c:	b.ls	420534 <ferror@plt+0x1e7f4>  // b.plast
  420560:	ldr	x0, [x23, x19, lsl #3]
  420564:	add	x19, x19, #0x1
  420568:	tbnz	w0, #0, 420534 <ferror@plt+0x1e7f4>
  42056c:	ldur	x4, [x27, #-208]
  420570:	add	x1, x21, x19
  420574:	mov	x2, x26
  420578:	mov	x0, x28
  42057c:	cbnz	x4, 420550 <ferror@plt+0x1e810>
  420580:	bl	40cc58 <ferror@plt+0xaf18>
  420584:	b	420558 <ferror@plt+0x1e818>
  420588:	mov	x0, x22
  42058c:	bl	401bc0 <free@plt>
  420590:	mov	x1, #0x8                   	// #8
  420594:	mov	x0, #0x1                   	// #1
  420598:	bl	401aa0 <calloc@plt>
  42059c:	mov	x21, x0
  4205a0:	cbnz	x0, 41f6c8 <ferror@plt+0x1d988>
  4205a4:	mov	x0, x25
  4205a8:	bl	401bc0 <free@plt>
  4205ac:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4205b0:	add	x1, x1, #0xc88
  4205b4:	b	4201d8 <ferror@plt+0x1e498>
  4205b8:	str	xzr, [sp, #256]
  4205bc:	b	420184 <ferror@plt+0x1e444>
  4205c0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4205c4:	add	x1, x1, #0x850
  4205c8:	mov	w2, #0x5                   	// #5
  4205cc:	mov	x0, #0x0                   	// #0
  4205d0:	bl	401c70 <dcgettext@plt>
  4205d4:	bl	44f3e8 <error@@Base>
  4205d8:	b	420168 <ferror@plt+0x1e428>
  4205dc:	mov	x0, #0x1                   	// #1
  4205e0:	b	41f7e8 <ferror@plt+0x1daa8>
  4205e4:	ldp	x28, x26, [sp, #152]
  4205e8:	b	41f4b0 <ferror@plt+0x1d770>
  4205ec:	str	xzr, [sp, #288]
  4205f0:	b	41f2b8 <ferror@plt+0x1d578>
  4205f4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4205f8:	add	x1, x1, #0x958
  4205fc:	mov	w2, #0x5                   	// #5
  420600:	mov	x0, #0x0                   	// #0
  420604:	bl	401c70 <dcgettext@plt>
  420608:	bl	401cc0 <printf@plt>
  42060c:	b	420408 <ferror@plt+0x1e6c8>
  420610:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420614:	add	x1, x1, #0x958
  420618:	mov	w2, #0x5                   	// #5
  42061c:	mov	x0, #0x0                   	// #0
  420620:	bl	401c70 <dcgettext@plt>
  420624:	bl	401cc0 <printf@plt>
  420628:	b	42050c <ferror@plt+0x1e7cc>
  42062c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420630:	add	x1, x1, #0x850
  420634:	b	41f2a4 <ferror@plt+0x1d564>
  420638:	ldr	x0, [sp, #264]
  42063c:	mov	x2, #0x4                   	// #4
  420640:	str	x23, [sp, #288]
  420644:	ldr	x21, [x25, #8]
  420648:	add	x1, x20, x0, lsl #2
  42064c:	mov	x0, x25
  420650:	bl	4110c0 <ferror@plt+0xf380>
  420654:	mov	x3, x0
  420658:	mov	w2, #0x0                   	// #0
  42065c:	ldr	x1, [x24, #3368]
  420660:	mov	x0, x21
  420664:	add	x1, x3, x1
  420668:	bl	401b30 <fseek@plt>
  42066c:	cbnz	w0, 42062c <ferror@plt+0x1e8ec>
  420670:	ldr	x1, [x25, #16]
  420674:	mov	x0, x22
  420678:	ldr	x2, [sp, #288]
  42067c:	mov	w3, #0x4                   	// #4
  420680:	bl	41ed50 <ferror@plt+0x1d010>
  420684:	str	x0, [sp, #280]
  420688:	cbz	x0, 41f2b8 <ferror@plt+0x1d578>
  42068c:	ldur	x0, [x27, #-208]
  420690:	str	xzr, [sp, #312]
  420694:	cbz	x0, 4201a0 <ferror@plt+0x1e460>
  420698:	ldr	x1, [sp, #264]
  42069c:	mov	x2, #0x4                   	// #4
  4206a0:	ldr	x0, [sp, #288]
  4206a4:	add	x1, x0, x1
  4206a8:	mov	x0, x25
  4206ac:	add	x1, x20, x1, lsl #2
  4206b0:	ldr	x20, [x25, #8]
  4206b4:	bl	4110c0 <ferror@plt+0xf380>
  4206b8:	mov	x3, x0
  4206bc:	mov	w2, #0x0                   	// #0
  4206c0:	ldr	x1, [x24, #3368]
  4206c4:	mov	x0, x20
  4206c8:	add	x1, x3, x1
  4206cc:	bl	401b30 <fseek@plt>
  4206d0:	cbnz	w0, 420744 <ferror@plt+0x1ea04>
  4206d4:	ldr	x1, [x25, #16]
  4206d8:	mov	x0, x22
  4206dc:	ldr	x2, [sp, #288]
  4206e0:	mov	w3, #0x4                   	// #4
  4206e4:	bl	41ed50 <ferror@plt+0x1d010>
  4206e8:	str	x0, [sp, #312]
  4206ec:	ldur	x1, [x27, #-208]
  4206f0:	cbz	x1, 4201a0 <ferror@plt+0x1e460>
  4206f4:	cbnz	x0, 4201a0 <ferror@plt+0x1e460>
  4206f8:	b	42017c <ferror@plt+0x1e43c>
  4206fc:	ldp	d8, d9, [sp, #112]
  420700:	b	4201c8 <ferror@plt+0x1e488>
  420704:	ldp	d8, d9, [sp, #112]
  420708:	b	4205a4 <ferror@plt+0x1e864>
  42070c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420710:	add	x1, x1, #0xd68
  420714:	mov	w2, #0x5                   	// #5
  420718:	bl	401c70 <dcgettext@plt>
  42071c:	bl	44f3e8 <error@@Base>
  420720:	mov	w0, #0x0                   	// #0
  420724:	b	41f3bc <ferror@plt+0x1d67c>
  420728:	adrp	x1, 45d000 <warn@@Base+0xd640>
  42072c:	add	x1, x1, #0xc20
  420730:	mov	w2, #0x5                   	// #5
  420734:	bl	401c70 <dcgettext@plt>
  420738:	bl	44f3e8 <error@@Base>
  42073c:	mov	w0, #0x0                   	// #0
  420740:	b	41f3bc <ferror@plt+0x1d67c>
  420744:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420748:	add	x1, x1, #0x850
  42074c:	mov	w2, #0x5                   	// #5
  420750:	mov	x0, #0x0                   	// #0
  420754:	bl	401c70 <dcgettext@plt>
  420758:	bl	44f3e8 <error@@Base>
  42075c:	ldur	x0, [x27, #-208]
  420760:	cbz	x0, 4201a0 <ferror@plt+0x1e460>
  420764:	b	42017c <ferror@plt+0x1e43c>
  420768:	stp	x29, x30, [sp, #-80]!
  42076c:	mov	w2, #0x0                   	// #0
  420770:	mov	x29, sp
  420774:	add	x4, sp, #0x4c
  420778:	add	x3, sp, #0x48
  42077c:	stp	x19, x20, [sp, #16]
  420780:	mov	x20, x0
  420784:	stp	x21, x22, [sp, #32]
  420788:	stp	x23, x24, [sp, #48]
  42078c:	mov	x23, x1
  420790:	bl	44e590 <ferror@plt+0x4c850>
  420794:	mov	x21, x0
  420798:	tst	x0, #0xffffffff00000000
  42079c:	mov	w19, w0
  4207a0:	ldp	w1, w0, [sp, #72]
  4207a4:	add	x20, x20, x1
  4207a8:	b.eq	4208bc <ferror@plt+0x1eb7c>  // b.none
  4207ac:	orr	w1, w0, #0x2
  4207b0:	str	w1, [sp, #76]
  4207b4:	tbz	w0, #0, 4208c8 <ferror@plt+0x1eb88>
  4207b8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4207bc:	add	x1, x1, #0xe0
  4207c0:	mov	w2, #0x5                   	// #5
  4207c4:	mov	x0, #0x0                   	// #0
  4207c8:	bl	401c70 <dcgettext@plt>
  4207cc:	bl	44f3e8 <error@@Base>
  4207d0:	adrp	x22, 4aa000 <warn@@Base+0x5a640>
  4207d4:	add	x22, x22, #0x260
  4207d8:	add	x3, x22, #0x60
  4207dc:	mov	w2, #0x0                   	// #0
  4207e0:	b	4207f4 <ferror@plt+0x1eab4>
  4207e4:	add	w2, w2, #0x1
  4207e8:	add	x3, x3, #0x20
  4207ec:	cmp	w2, #0x2a
  4207f0:	b.eq	4208e4 <ferror@plt+0x1eba4>  // b.none
  4207f4:	ldr	w4, [x3]
  4207f8:	cmp	w4, w19
  4207fc:	b.ne	4207e4 <ferror@plt+0x1eaa4>  // b.any
  420800:	ubfiz	x0, x2, #5, #32
  420804:	add	x24, x22, #0x60
  420808:	add	x24, x24, x0
  42080c:	mov	w19, w2
  420810:	adrp	x0, 45d000 <warn@@Base+0xd640>
  420814:	add	x0, x0, #0xe08
  420818:	ldr	x1, [x24, #8]
  42081c:	bl	401cc0 <printf@plt>
  420820:	ldr	w0, [x24, #16]
  420824:	cmp	w0, #0x1
  420828:	b.eq	420910 <ferror@plt+0x1ebd0>  // b.none
  42082c:	cmp	w0, #0x2
  420830:	b.eq	42093c <ferror@plt+0x1ebfc>  // b.none
  420834:	cbz	w0, 420968 <ferror@plt+0x1ec28>
  420838:	tbz	w0, #7, 420f28 <ferror@plt+0x1f1e8>
  42083c:	mov	x1, x23
  420840:	mov	x0, x20
  420844:	add	x4, sp, #0x4c
  420848:	add	x3, sp, #0x48
  42084c:	mov	w2, #0x0                   	// #0
  420850:	bl	44e590 <ferror@plt+0x4c850>
  420854:	mov	x21, x0
  420858:	tst	x0, #0xffffffff00000000
  42085c:	and	x23, x0, #0xffffffff
  420860:	ldp	w1, w0, [sp, #72]
  420864:	add	x20, x20, x1
  420868:	b.eq	420b28 <ferror@plt+0x1ede8>  // b.none
  42086c:	orr	w1, w0, #0x2
  420870:	str	w1, [sp, #76]
  420874:	tbz	w0, #0, 420b30 <ferror@plt+0x1edf0>
  420878:	adrp	x1, 458000 <warn@@Base+0x8640>
  42087c:	add	x1, x1, #0xe0
  420880:	mov	w2, #0x5                   	// #5
  420884:	mov	x0, #0x0                   	// #0
  420888:	bl	401c70 <dcgettext@plt>
  42088c:	bl	44f3e8 <error@@Base>
  420890:	add	x22, x22, #0x60
  420894:	add	x22, x22, x19, lsl #5
  420898:	ldr	w0, [x22, #16]
  42089c:	and	w0, w0, #0x7f
  4208a0:	cmp	w21, w0
  4208a4:	b.cc	420b18 <ferror@plt+0x1edd8>  // b.lo, b.ul, b.last
  4208a8:	mov	w1, w21
  4208ac:	adrp	x0, 456000 <warn@@Base+0x6640>
  4208b0:	add	x0, x0, #0xca8
  4208b4:	bl	401cc0 <printf@plt>
  4208b8:	b	4208f8 <ferror@plt+0x1ebb8>
  4208bc:	tbnz	w0, #0, 4207b8 <ferror@plt+0x1ea78>
  4208c0:	tbz	w0, #1, 4207d0 <ferror@plt+0x1ea90>
  4208c4:	nop
  4208c8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4208cc:	add	x1, x1, #0xf8
  4208d0:	mov	w2, #0x5                   	// #5
  4208d4:	mov	x0, #0x0                   	// #0
  4208d8:	bl	401c70 <dcgettext@plt>
  4208dc:	bl	44f3e8 <error@@Base>
  4208e0:	b	4207d0 <ferror@plt+0x1ea90>
  4208e4:	mov	x1, x20
  4208e8:	mov	x2, x23
  4208ec:	mov	w0, w21
  4208f0:	bl	407fb8 <ferror@plt+0x6278>
  4208f4:	mov	x20, x0
  4208f8:	mov	x0, x20
  4208fc:	ldp	x19, x20, [sp, #16]
  420900:	ldp	x21, x22, [sp, #32]
  420904:	ldp	x23, x24, [sp, #48]
  420908:	ldp	x29, x30, [sp], #80
  42090c:	ret
  420910:	mov	x2, x23
  420914:	mov	x1, x20
  420918:	mov	w0, #0xffffffff            	// #-1
  42091c:	bl	407fb8 <ferror@plt+0x6278>
  420920:	mov	x20, x0
  420924:	mov	x0, x20
  420928:	ldp	x19, x20, [sp, #16]
  42092c:	ldp	x21, x22, [sp, #32]
  420930:	ldp	x23, x24, [sp, #48]
  420934:	ldp	x29, x30, [sp], #80
  420938:	ret
  42093c:	mov	x2, x23
  420940:	mov	x1, x20
  420944:	mov	w0, #0x0                   	// #0
  420948:	bl	407fb8 <ferror@plt+0x6278>
  42094c:	mov	x20, x0
  420950:	mov	x0, x20
  420954:	ldp	x19, x20, [sp, #16]
  420958:	ldp	x21, x22, [sp, #32]
  42095c:	ldp	x23, x24, [sp, #48]
  420960:	ldp	x29, x30, [sp], #80
  420964:	ret
  420968:	cmp	w21, #0x20
  42096c:	b.eq	420cbc <ferror@plt+0x1ef7c>  // b.none
  420970:	b.hi	420a00 <ferror@plt+0x1ecc0>  // b.pmore
  420974:	cmp	w21, #0x18
  420978:	b.eq	420bfc <ferror@plt+0x1eebc>  // b.none
  42097c:	cmp	w21, #0x19
  420980:	b.ne	420a8c <ferror@plt+0x1ed4c>  // b.any
  420984:	mov	x1, x23
  420988:	mov	x0, x20
  42098c:	add	x4, sp, #0x4c
  420990:	add	x3, sp, #0x48
  420994:	mov	w2, #0x0                   	// #0
  420998:	bl	44e590 <ferror@plt+0x4c850>
  42099c:	mov	x19, x0
  4209a0:	tst	x0, #0xffffffff00000000
  4209a4:	ldp	w1, w0, [sp, #72]
  4209a8:	add	x20, x20, x1
  4209ac:	b.eq	420b94 <ferror@plt+0x1ee54>  // b.none
  4209b0:	orr	w1, w0, #0x2
  4209b4:	str	w1, [sp, #76]
  4209b8:	tbz	w0, #0, 420b9c <ferror@plt+0x1ee5c>
  4209bc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4209c0:	add	x1, x1, #0xe0
  4209c4:	mov	w2, #0x5                   	// #5
  4209c8:	mov	x0, #0x0                   	// #0
  4209cc:	bl	401c70 <dcgettext@plt>
  4209d0:	bl	44f3e8 <error@@Base>
  4209d4:	cmp	w19, #0x2
  4209d8:	b.eq	420c5c <ferror@plt+0x1ef1c>  // b.none
  4209dc:	b.hi	420bb8 <ferror@plt+0x1ee78>  // b.pmore
  4209e0:	cbz	w19, 420d70 <ferror@plt+0x1f030>
  4209e4:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4209e8:	add	x1, x1, #0xea0
  4209ec:	mov	w2, #0x5                   	// #5
  4209f0:	mov	x0, #0x0                   	// #0
  4209f4:	bl	401c70 <dcgettext@plt>
  4209f8:	bl	401cc0 <printf@plt>
  4209fc:	b	4208f8 <ferror@plt+0x1ebb8>
  420a00:	cmp	w21, #0x40
  420a04:	b.eq	420c98 <ferror@plt+0x1ef58>  // b.none
  420a08:	cmp	w21, #0x41
  420a0c:	b.ne	420c78 <ferror@plt+0x1ef38>  // b.any
  420a10:	mov	x1, x23
  420a14:	mov	x0, x20
  420a18:	add	x4, sp, #0x4c
  420a1c:	add	x3, sp, #0x48
  420a20:	mov	w2, #0x0                   	// #0
  420a24:	bl	44e590 <ferror@plt+0x4c850>
  420a28:	mov	x19, x0
  420a2c:	tst	x0, #0xffffffff00000000
  420a30:	ldp	w1, w0, [sp, #72]
  420a34:	add	x20, x20, x1
  420a38:	b.eq	420b4c <ferror@plt+0x1ee0c>  // b.none
  420a3c:	orr	w1, w0, #0x2
  420a40:	str	w1, [sp, #76]
  420a44:	tbz	w0, #0, 420b54 <ferror@plt+0x1ee14>
  420a48:	adrp	x1, 458000 <warn@@Base+0x8640>
  420a4c:	add	x1, x1, #0xe0
  420a50:	mov	w2, #0x5                   	// #5
  420a54:	mov	x0, #0x0                   	// #0
  420a58:	bl	401c70 <dcgettext@plt>
  420a5c:	bl	44f3e8 <error@@Base>
  420a60:	cmp	w19, #0x6
  420a64:	b.eq	420dfc <ferror@plt+0x1f0bc>  // b.none
  420a68:	adrp	x0, 459000 <warn@@Base+0x9640>
  420a6c:	add	x0, x0, #0xd50
  420a70:	bl	401b70 <puts@plt>
  420a74:	b	420a80 <ferror@plt+0x1ed40>
  420a78:	ldrb	w0, [x20], #1
  420a7c:	cbz	w0, 4208f8 <ferror@plt+0x1ebb8>
  420a80:	cmp	x20, x23
  420a84:	b.cc	420a78 <ferror@plt+0x1ed38>  // b.lo, b.ul, b.last
  420a88:	b	4208f8 <ferror@plt+0x1ebb8>
  420a8c:	cmp	w21, #0x7
  420a90:	b.ne	420c78 <ferror@plt+0x1ef38>  // b.any
  420a94:	mov	x1, x23
  420a98:	mov	x0, x20
  420a9c:	add	x4, sp, #0x4c
  420aa0:	add	x3, sp, #0x48
  420aa4:	mov	w2, #0x0                   	// #0
  420aa8:	bl	44e590 <ferror@plt+0x4c850>
  420aac:	mov	x19, x0
  420ab0:	tst	x0, #0xffffffff00000000
  420ab4:	ldp	w1, w0, [sp, #72]
  420ab8:	add	x20, x20, x1
  420abc:	b.eq	420b70 <ferror@plt+0x1ee30>  // b.none
  420ac0:	orr	w1, w0, #0x2
  420ac4:	str	w1, [sp, #76]
  420ac8:	tbz	w0, #0, 420b78 <ferror@plt+0x1ee38>
  420acc:	adrp	x1, 458000 <warn@@Base+0x8640>
  420ad0:	add	x1, x1, #0xe0
  420ad4:	mov	w2, #0x5                   	// #5
  420ad8:	mov	x0, #0x0                   	// #0
  420adc:	bl	401c70 <dcgettext@plt>
  420ae0:	bl	44f3e8 <error@@Base>
  420ae4:	cmp	w19, #0x4d
  420ae8:	b.eq	420ebc <ferror@plt+0x1f17c>  // b.none
  420aec:	b.hi	420bd0 <ferror@plt+0x1ee90>  // b.pmore
  420af0:	cbz	w19, 420d70 <ferror@plt+0x1f030>
  420af4:	cmp	w19, #0x41
  420af8:	b.ne	420e68 <ferror@plt+0x1f128>  // b.any
  420afc:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420b00:	add	x1, x1, #0xe18
  420b04:	mov	w2, #0x5                   	// #5
  420b08:	mov	x0, #0x0                   	// #0
  420b0c:	bl	401c70 <dcgettext@plt>
  420b10:	bl	401cc0 <printf@plt>
  420b14:	b	4208f8 <ferror@plt+0x1ebb8>
  420b18:	ldr	x0, [x22, #24]
  420b1c:	ldr	x0, [x0, x23, lsl #3]
  420b20:	bl	401b70 <puts@plt>
  420b24:	b	4208f8 <ferror@plt+0x1ebb8>
  420b28:	tbnz	w0, #0, 420878 <ferror@plt+0x1eb38>
  420b2c:	tbz	w0, #1, 420890 <ferror@plt+0x1eb50>
  420b30:	adrp	x1, 458000 <warn@@Base+0x8640>
  420b34:	add	x1, x1, #0xf8
  420b38:	mov	w2, #0x5                   	// #5
  420b3c:	mov	x0, #0x0                   	// #0
  420b40:	bl	401c70 <dcgettext@plt>
  420b44:	bl	44f3e8 <error@@Base>
  420b48:	b	420890 <ferror@plt+0x1eb50>
  420b4c:	tbnz	w0, #0, 420a48 <ferror@plt+0x1ed08>
  420b50:	tbz	w0, #1, 420a60 <ferror@plt+0x1ed20>
  420b54:	adrp	x1, 458000 <warn@@Base+0x8640>
  420b58:	add	x1, x1, #0xf8
  420b5c:	mov	w2, #0x5                   	// #5
  420b60:	mov	x0, #0x0                   	// #0
  420b64:	bl	401c70 <dcgettext@plt>
  420b68:	bl	44f3e8 <error@@Base>
  420b6c:	b	420a60 <ferror@plt+0x1ed20>
  420b70:	tbnz	w0, #0, 420acc <ferror@plt+0x1ed8c>
  420b74:	tbz	w0, #1, 420ae4 <ferror@plt+0x1eda4>
  420b78:	adrp	x1, 458000 <warn@@Base+0x8640>
  420b7c:	add	x1, x1, #0xf8
  420b80:	mov	w2, #0x5                   	// #5
  420b84:	mov	x0, #0x0                   	// #0
  420b88:	bl	401c70 <dcgettext@plt>
  420b8c:	bl	44f3e8 <error@@Base>
  420b90:	b	420ae4 <ferror@plt+0x1eda4>
  420b94:	tbnz	w0, #0, 4209bc <ferror@plt+0x1ec7c>
  420b98:	tbz	w0, #1, 4209d4 <ferror@plt+0x1ec94>
  420b9c:	adrp	x1, 458000 <warn@@Base+0x8640>
  420ba0:	add	x1, x1, #0xf8
  420ba4:	mov	w2, #0x5                   	// #5
  420ba8:	mov	x0, #0x0                   	// #0
  420bac:	bl	401c70 <dcgettext@plt>
  420bb0:	bl	44f3e8 <error@@Base>
  420bb4:	b	4209d4 <ferror@plt+0x1ec94>
  420bb8:	cmp	w19, #0x3
  420bbc:	b.ne	420dac <ferror@plt+0x1f06c>  // b.any
  420bc0:	adrp	x0, 45d000 <warn@@Base+0xd640>
  420bc4:	add	x0, x0, #0xe70
  420bc8:	bl	401b70 <puts@plt>
  420bcc:	b	4208f8 <ferror@plt+0x1ebb8>
  420bd0:	cmp	w19, #0x52
  420bd4:	b.eq	420ed8 <ferror@plt+0x1f198>  // b.none
  420bd8:	cmp	w19, #0x53
  420bdc:	b.ne	420e68 <ferror@plt+0x1f128>  // b.any
  420be0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420be4:	add	x1, x1, #0xe50
  420be8:	mov	w2, #0x5                   	// #5
  420bec:	mov	x0, #0x0                   	// #0
  420bf0:	bl	401c70 <dcgettext@plt>
  420bf4:	bl	401cc0 <printf@plt>
  420bf8:	b	4208f8 <ferror@plt+0x1ebb8>
  420bfc:	mov	x1, x23
  420c00:	mov	x0, x20
  420c04:	add	x4, sp, #0x4c
  420c08:	add	x3, sp, #0x48
  420c0c:	mov	w2, #0x0                   	// #0
  420c10:	bl	44e590 <ferror@plt+0x4c850>
  420c14:	mov	x19, x0
  420c18:	tst	x0, #0xffffffff00000000
  420c1c:	ldp	w1, w0, [sp, #72]
  420c20:	add	x20, x20, x1
  420c24:	b.eq	420e7c <ferror@plt+0x1f13c>  // b.none
  420c28:	orr	w1, w0, #0x2
  420c2c:	str	w1, [sp, #76]
  420c30:	tbz	w0, #0, 420e84 <ferror@plt+0x1f144>
  420c34:	adrp	x1, 458000 <warn@@Base+0x8640>
  420c38:	add	x1, x1, #0xe0
  420c3c:	mov	w2, #0x5                   	// #5
  420c40:	mov	x0, #0x0                   	// #0
  420c44:	bl	401c70 <dcgettext@plt>
  420c48:	bl	44f3e8 <error@@Base>
  420c4c:	cmp	w19, #0x2
  420c50:	b.eq	420ea0 <ferror@plt+0x1f160>  // b.none
  420c54:	b.hi	420bb8 <ferror@plt+0x1ee78>  // b.pmore
  420c58:	cbz	w19, 420d70 <ferror@plt+0x1f030>
  420c5c:	adrp	x1, 459000 <warn@@Base+0x9640>
  420c60:	add	x1, x1, #0xe90
  420c64:	mov	w2, #0x5                   	// #5
  420c68:	mov	x0, #0x0                   	// #0
  420c6c:	bl	401c70 <dcgettext@plt>
  420c70:	bl	401cc0 <printf@plt>
  420c74:	b	4208f8 <ferror@plt+0x1ebb8>
  420c78:	mov	w2, #0x5                   	// #5
  420c7c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420c80:	mov	x0, #0x0                   	// #0
  420c84:	add	x1, x1, #0xec0
  420c88:	bl	401c70 <dcgettext@plt>
  420c8c:	mov	w1, w21
  420c90:	bl	401cc0 <printf@plt>
  420c94:	b	4208f8 <ferror@plt+0x1ebb8>
  420c98:	cmp	x23, x20
  420c9c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420ca0:	add	x1, x1, #0xeb8
  420ca4:	mov	w2, #0x5                   	// #5
  420ca8:	cinc	x20, x20, hi  // hi = pmore
  420cac:	mov	x0, #0x0                   	// #0
  420cb0:	bl	401c70 <dcgettext@plt>
  420cb4:	bl	401cc0 <printf@plt>
  420cb8:	b	4208f8 <ferror@plt+0x1ebb8>
  420cbc:	mov	x1, x23
  420cc0:	mov	x0, x20
  420cc4:	add	x4, sp, #0x4c
  420cc8:	add	x3, sp, #0x48
  420ccc:	mov	w2, #0x0                   	// #0
  420cd0:	bl	44e590 <ferror@plt+0x4c850>
  420cd4:	mov	x19, x0
  420cd8:	tst	x0, #0xffffffff00000000
  420cdc:	ldp	w1, w0, [sp, #72]
  420ce0:	add	x20, x20, x1
  420ce4:	b.eq	420dd8 <ferror@plt+0x1f098>  // b.none
  420ce8:	orr	w1, w0, #0x2
  420cec:	str	w1, [sp, #76]
  420cf0:	tbz	w0, #0, 420de0 <ferror@plt+0x1f0a0>
  420cf4:	adrp	x1, 458000 <warn@@Base+0x8640>
  420cf8:	add	x1, x1, #0xe0
  420cfc:	mov	w2, #0x5                   	// #5
  420d00:	mov	x0, #0x0                   	// #0
  420d04:	bl	401c70 <dcgettext@plt>
  420d08:	bl	44f3e8 <error@@Base>
  420d0c:	mov	w2, #0x5                   	// #5
  420d10:	adrp	x1, 459000 <warn@@Base+0x9640>
  420d14:	mov	x0, #0x0                   	// #0
  420d18:	add	x1, x1, #0xaa0
  420d1c:	bl	401c70 <dcgettext@plt>
  420d20:	mov	w1, w19
  420d24:	bl	401cc0 <printf@plt>
  420d28:	sub	x0, x23, #0x1
  420d2c:	cmp	x20, x0
  420d30:	b.cs	420d8c <ferror@plt+0x1f04c>  // b.hs, b.nlast
  420d34:	sub	x19, x23, x20
  420d38:	mov	x1, x20
  420d3c:	sub	x19, x19, #0x1
  420d40:	mov	w0, w19
  420d44:	bl	404800 <ferror@plt+0x2ac0>
  420d48:	mov	x0, x20
  420d4c:	mov	x1, x19
  420d50:	bl	401940 <strnlen@plt>
  420d54:	add	x0, x0, #0x1
  420d58:	add	x20, x20, x0
  420d5c:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  420d60:	mov	w0, #0xa                   	// #10
  420d64:	ldr	x1, [x1, #1160]
  420d68:	bl	401990 <putc@plt>
  420d6c:	b	4208f8 <ferror@plt+0x1ebb8>
  420d70:	adrp	x1, 459000 <warn@@Base+0x9640>
  420d74:	add	x1, x1, #0xb28
  420d78:	mov	w2, #0x5                   	// #5
  420d7c:	mov	x0, #0x0                   	// #0
  420d80:	bl	401c70 <dcgettext@plt>
  420d84:	bl	401cc0 <printf@plt>
  420d88:	b	4208f8 <ferror@plt+0x1ebb8>
  420d8c:	adrp	x1, 456000 <warn@@Base+0x6640>
  420d90:	add	x1, x1, #0xd78
  420d94:	mov	w2, #0x5                   	// #5
  420d98:	mov	x20, x23
  420d9c:	mov	x0, #0x0                   	// #0
  420da0:	bl	401c70 <dcgettext@plt>
  420da4:	bl	401cc0 <printf@plt>
  420da8:	b	420d5c <ferror@plt+0x1f01c>
  420dac:	cmp	w19, #0xc
  420db0:	b.hi	420e68 <ferror@plt+0x1f128>  // b.pmore
  420db4:	mov	w2, #0x5                   	// #5
  420db8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420dbc:	mov	x0, #0x0                   	// #0
  420dc0:	add	x1, x1, #0xe78
  420dc4:	bl	401c70 <dcgettext@plt>
  420dc8:	mov	w1, #0x1                   	// #1
  420dcc:	lsl	w1, w1, w19
  420dd0:	bl	401cc0 <printf@plt>
  420dd4:	b	4208f8 <ferror@plt+0x1ebb8>
  420dd8:	tbnz	w0, #0, 420cf4 <ferror@plt+0x1efb4>
  420ddc:	tbz	w0, #1, 420d0c <ferror@plt+0x1efcc>
  420de0:	adrp	x1, 458000 <warn@@Base+0x8640>
  420de4:	add	x1, x1, #0xf8
  420de8:	mov	w2, #0x5                   	// #5
  420dec:	mov	x0, #0x0                   	// #0
  420df0:	bl	401c70 <dcgettext@plt>
  420df4:	bl	44f3e8 <error@@Base>
  420df8:	b	420d0c <ferror@plt+0x1efcc>
  420dfc:	mov	x1, x23
  420e00:	mov	x0, x20
  420e04:	add	x4, sp, #0x4c
  420e08:	add	x3, sp, #0x48
  420e0c:	mov	w2, #0x0                   	// #0
  420e10:	bl	44e590 <ferror@plt+0x4c850>
  420e14:	mov	x19, x0
  420e18:	tst	x0, #0xffffffff00000000
  420e1c:	ldp	w1, w0, [sp, #72]
  420e20:	add	x20, x20, x1
  420e24:	b.eq	420f04 <ferror@plt+0x1f1c4>  // b.none
  420e28:	orr	w1, w0, #0x2
  420e2c:	str	w1, [sp, #76]
  420e30:	tbz	w0, #0, 420f0c <ferror@plt+0x1f1cc>
  420e34:	adrp	x1, 458000 <warn@@Base+0x8640>
  420e38:	add	x1, x1, #0xe0
  420e3c:	mov	w2, #0x5                   	// #5
  420e40:	mov	x0, #0x0                   	// #0
  420e44:	bl	401c70 <dcgettext@plt>
  420e48:	bl	44f3e8 <error@@Base>
  420e4c:	cmp	w19, #0x15
  420e50:	b.ls	420ef4 <ferror@plt+0x1f1b4>  // b.plast
  420e54:	mov	w1, w19
  420e58:	adrp	x0, 456000 <warn@@Base+0x6640>
  420e5c:	add	x0, x0, #0xca8
  420e60:	bl	401cc0 <printf@plt>
  420e64:	b	420a80 <ferror@plt+0x1ed40>
  420e68:	mov	w1, w19
  420e6c:	adrp	x0, 456000 <warn@@Base+0x6640>
  420e70:	add	x0, x0, #0xca8
  420e74:	bl	401cc0 <printf@plt>
  420e78:	b	4208f8 <ferror@plt+0x1ebb8>
  420e7c:	tbnz	w0, #0, 420c34 <ferror@plt+0x1eef4>
  420e80:	tbz	w0, #1, 420c4c <ferror@plt+0x1ef0c>
  420e84:	adrp	x1, 458000 <warn@@Base+0x8640>
  420e88:	add	x1, x1, #0xf8
  420e8c:	mov	w2, #0x5                   	// #5
  420e90:	mov	x0, #0x0                   	// #0
  420e94:	bl	401c70 <dcgettext@plt>
  420e98:	bl	44f3e8 <error@@Base>
  420e9c:	b	420c4c <ferror@plt+0x1ef0c>
  420ea0:	adrp	x1, 45a000 <warn@@Base+0xa640>
  420ea4:	add	x1, x1, #0x50
  420ea8:	mov	w2, #0x5                   	// #5
  420eac:	mov	x0, #0x0                   	// #0
  420eb0:	bl	401c70 <dcgettext@plt>
  420eb4:	bl	401cc0 <printf@plt>
  420eb8:	b	4208f8 <ferror@plt+0x1ebb8>
  420ebc:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420ec0:	add	x1, x1, #0xe38
  420ec4:	mov	w2, #0x5                   	// #5
  420ec8:	mov	x0, #0x0                   	// #0
  420ecc:	bl	401c70 <dcgettext@plt>
  420ed0:	bl	401cc0 <printf@plt>
  420ed4:	b	4208f8 <ferror@plt+0x1ebb8>
  420ed8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  420edc:	add	x1, x1, #0xe28
  420ee0:	mov	w2, #0x5                   	// #5
  420ee4:	mov	x0, #0x0                   	// #0
  420ee8:	bl	401c70 <dcgettext@plt>
  420eec:	bl	401cc0 <printf@plt>
  420ef0:	b	4208f8 <ferror@plt+0x1ebb8>
  420ef4:	add	x22, x22, #0x5a0
  420ef8:	ldr	x0, [x22, w19, uxtw #3]
  420efc:	bl	401b70 <puts@plt>
  420f00:	b	420a80 <ferror@plt+0x1ed40>
  420f04:	tbnz	w0, #0, 420e34 <ferror@plt+0x1f0f4>
  420f08:	tbz	w0, #1, 420e4c <ferror@plt+0x1f10c>
  420f0c:	adrp	x1, 458000 <warn@@Base+0x8640>
  420f10:	add	x1, x1, #0xf8
  420f14:	mov	w2, #0x5                   	// #5
  420f18:	mov	x0, #0x0                   	// #0
  420f1c:	bl	401c70 <dcgettext@plt>
  420f20:	bl	44f3e8 <error@@Base>
  420f24:	b	420e4c <ferror@plt+0x1f10c>
  420f28:	adrp	x3, 481000 <warn@@Base+0x31640>
  420f2c:	add	x3, x3, #0x570
  420f30:	adrp	x1, 456000 <warn@@Base+0x6640>
  420f34:	adrp	x0, 45d000 <warn@@Base+0xd640>
  420f38:	add	x3, x3, #0x850
  420f3c:	add	x1, x1, #0xcb8
  420f40:	add	x0, x0, #0xed0
  420f44:	mov	w2, #0x3af2                	// #15090
  420f48:	bl	401cd0 <__assert_fail@plt>
  420f4c:	nop
  420f50:	stp	x29, x30, [sp, #-144]!
  420f54:	mov	x29, sp
  420f58:	stp	x21, x22, [sp, #32]
  420f5c:	adrp	x21, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  420f60:	add	x21, x21, #0x5a0
  420f64:	stp	x19, x20, [sp, #16]
  420f68:	mov	x20, x0
  420f6c:	ldr	w0, [x0, #92]
  420f70:	stur	xzr, [x21, #-240]
  420f74:	stur	xzr, [x21, #-160]
  420f78:	cbnz	w0, 420fa0 <ferror@plt+0x1f260>
  420f7c:	ldr	x0, [x20, #48]
  420f80:	cbnz	x0, 421b10 <ferror@plt+0x1fdd0>
  420f84:	ldur	w0, [x21, #-152]
  420f88:	cbnz	w0, 421b3c <ferror@plt+0x1fdfc>
  420f8c:	mov	w0, #0x1                   	// #1
  420f90:	ldp	x19, x20, [sp, #16]
  420f94:	ldp	x21, x22, [sp, #32]
  420f98:	ldp	x29, x30, [sp], #144
  420f9c:	ret
  420fa0:	ldur	w0, [x21, #-152]
  420fa4:	stp	x23, x24, [sp, #48]
  420fa8:	stp	x25, x26, [sp, #64]
  420fac:	stp	x27, x28, [sp, #80]
  420fb0:	cbz	w0, 42142c <ferror@plt+0x1f6ec>
  420fb4:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  420fb8:	add	x19, x23, #0x4a0
  420fbc:	ldr	w0, [x19, #3152]
  420fc0:	cbz	w0, 421300 <ferror@plt+0x1f5c0>
  420fc4:	ldr	x0, [x20, #120]
  420fc8:	cbz	x0, 421450 <ferror@plt+0x1f710>
  420fcc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  420fd0:	add	x1, x1, #0x160
  420fd4:	mov	w2, #0x5                   	// #5
  420fd8:	mov	x0, #0x0                   	// #0
  420fdc:	bl	401c70 <dcgettext@plt>
  420fe0:	bl	401cc0 <printf@plt>
  420fe4:	ldr	w0, [x23, #1184]
  420fe8:	adrp	x1, 45e000 <warn@@Base+0xe640>
  420fec:	add	x1, x1, #0x178
  420ff0:	cbnz	w0, 421008 <ferror@plt+0x1f2c8>
  420ff4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  420ff8:	ldr	w0, [x0, #864]
  420ffc:	cbz	w0, 421d44 <ferror@plt+0x20004>
  421000:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421004:	add	x1, x1, #0x1c8
  421008:	mov	w2, #0x5                   	// #5
  42100c:	mov	x0, #0x0                   	// #0
  421010:	bl	401c70 <dcgettext@plt>
  421014:	bl	401cc0 <printf@plt>
  421018:	ldr	w1, [x20, #92]
  42101c:	ldur	w0, [x21, #-152]
  421020:	ldr	x19, [x20, #120]
  421024:	cbz	w1, 4210f8 <ferror@plt+0x1f3b8>
  421028:	adrp	x1, 481000 <warn@@Base+0x31640>
  42102c:	adrp	x26, 45e000 <warn@@Base+0xe640>
  421030:	add	x1, x1, #0x570
  421034:	add	x26, x26, #0x2e8
  421038:	mov	x28, #0x0                   	// #0
  42103c:	mov	w22, #0x0                   	// #0
  421040:	str	x1, [sp, #96]
  421044:	add	x1, x1, #0x950
  421048:	str	x1, [sp, #104]
  42104c:	nop
  421050:	ldr	x23, [x19]
  421054:	cbnz	w0, 421524 <ferror@plt+0x1f7e4>
  421058:	cmp	x23, #0x3
  42105c:	b.eq	421688 <ferror@plt+0x1f948>  // b.none
  421060:	b.hi	421460 <ferror@plt+0x1f720>  // b.pmore
  421064:	cmp	x23, #0x1
  421068:	b.eq	421864 <ferror@plt+0x1fb24>  // b.none
  42106c:	cmp	x23, #0x2
  421070:	b.ne	421858 <ferror@plt+0x1fb18>  // b.any
  421074:	ldur	x0, [x21, #-240]
  421078:	cbnz	x0, 421a98 <ferror@plt+0x1fd58>
  42107c:	ldr	x1, [x20, #112]
  421080:	ldr	x0, [x19, #16]
  421084:	stur	x0, [x21, #-240]
  421088:	ldr	x2, [x19, #40]
  42108c:	stur	x2, [x21, #-160]
  421090:	cbz	x1, 4218e8 <ferror@plt+0x1fba8>
  421094:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421098:	mov	x0, x20
  42109c:	add	x1, x1, #0x440
  4210a0:	bl	406540 <ferror@plt+0x4800>
  4210a4:	cbz	x0, 4210b0 <ferror@plt+0x1f370>
  4210a8:	ldr	x1, [x0, #32]
  4210ac:	cbnz	x1, 421898 <ferror@plt+0x1fb58>
  4210b0:	ldrh	w1, [x20, #82]
  4210b4:	ldrb	w0, [x20, #31]
  4210b8:	cmp	w1, #0x32
  4210bc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4210c0:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  4210c4:	add	x1, x1, #0x450
  4210c8:	b.eq	421858 <ferror@plt+0x1fb18>  // b.none
  4210cc:	mov	w2, #0x5                   	// #5
  4210d0:	mov	x0, #0x0                   	// #0
  4210d4:	bl	401c70 <dcgettext@plt>
  4210d8:	bl	44f3e8 <error@@Base>
  4210dc:	ldr	w2, [x20, #92]
  4210e0:	ldur	w0, [x21, #-152]
  4210e4:	nop
  4210e8:	add	w22, w22, #0x1
  4210ec:	add	x19, x19, #0x40
  4210f0:	cmp	w22, w2
  4210f4:	b.cc	421050 <ferror@plt+0x1f310>  // b.lo, b.ul, b.last
  4210f8:	cbz	w0, 4212f0 <ferror@plt+0x1f5b0>
  4210fc:	ldr	x0, [x20, #112]
  421100:	cbz	x0, 4212f0 <ferror@plt+0x1f5b0>
  421104:	ldr	x0, [x20, #128]
  421108:	cbz	x0, 4212f0 <ferror@plt+0x1f5b0>
  42110c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421110:	add	x1, x1, #0x5e8
  421114:	mov	w2, #0x5                   	// #5
  421118:	mov	x0, #0x0                   	// #0
  42111c:	bl	401c70 <dcgettext@plt>
  421120:	bl	401cc0 <printf@plt>
  421124:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421128:	add	x1, x1, #0x608
  42112c:	mov	w2, #0x5                   	// #5
  421130:	mov	x0, #0x0                   	// #0
  421134:	bl	401c70 <dcgettext@plt>
  421138:	bl	401cc0 <printf@plt>
  42113c:	ldr	w0, [x20, #92]
  421140:	cbz	w0, 4212f0 <ferror@plt+0x1f5b0>
  421144:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  421148:	adrp	x25, 45e000 <warn@@Base+0xe640>
  42114c:	adrp	x26, 487000 <warn@@Base+0x37640>
  421150:	mov	x23, #0xffffffffffff1ab0    	// #-58704
  421154:	add	x24, x0, #0x488
  421158:	add	x25, x25, #0x620
  42115c:	add	x26, x26, #0x6f8
  421160:	mov	w27, #0x0                   	// #0
  421164:	movk	x23, #0x9b8b, lsl #16
  421168:	ldp	x19, x2, [x20, #112]
  42116c:	ubfiz	x22, x27, #6, #32
  421170:	mov	w1, w27
  421174:	mov	x0, x25
  421178:	mov	w21, #0x1                   	// #1
  42117c:	add	x22, x2, x22
  421180:	bl	401cc0 <printf@plt>
  421184:	ldr	w2, [x20, #100]
  421188:	add	x19, x19, #0x50
  42118c:	cmp	w2, w21
  421190:	b.ls	4212d0 <ferror@plt+0x1f590>  // b.plast
  421194:	mov	x5, #0xffffffffffff1aab    	// #-58709
  421198:	mov	x28, #0xe552                	// #58706
  42119c:	movk	x5, #0x9b8b, lsl #16
  4211a0:	movk	x28, #0x6474, lsl #16
  4211a4:	b	4211c4 <ferror@plt+0x1f484>
  4211a8:	sub	x3, x1, #0x6
  4211ac:	cmp	x3, #0x1
  4211b0:	b.hi	421be0 <ferror@plt+0x1fea0>  // b.pmore
  4211b4:	add	w21, w21, #0x1
  4211b8:	add	x19, x19, #0x50
  4211bc:	cmp	w21, w2
  4211c0:	b.cs	4212d0 <ferror@plt+0x1f590>  // b.hs, b.nlast
  4211c4:	ldr	x0, [x19, #8]
  4211c8:	ldr	x1, [x22]
  4211cc:	and	x4, x0, #0x400
  4211d0:	tbz	w0, #10, 4211a8 <ferror@plt+0x1f468>
  4211d4:	ldr	w3, [x19, #4]
  4211d8:	cmp	w3, #0x8
  4211dc:	b.eq	421b8c <ferror@plt+0x1fe4c>  // b.none
  4211e0:	cmp	x1, #0x7
  4211e4:	ccmp	x1, x28, #0x4, ne  // ne = any
  4211e8:	ccmp	x1, #0x1, #0x4, ne  // ne = any
  4211ec:	b.ne	4211b4 <ferror@plt+0x1f474>  // b.any
  4211f0:	and	x6, x0, #0x2
  4211f4:	tbz	w0, #1, 421b58 <ferror@plt+0x1fe18>
  4211f8:	ldr	x7, [x22, #16]
  4211fc:	ldr	x0, [x19, #24]
  421200:	cmp	x0, x7
  421204:	b.cc	4211b4 <ferror@plt+0x1f474>  // b.lo, b.ul, b.last
  421208:	ldr	x8, [x22, #40]
  42120c:	sub	x0, x0, x7
  421210:	sub	x7, x8, #0x1
  421214:	cmp	x0, x7
  421218:	b.hi	4211b4 <ferror@plt+0x1f474>  // b.pmore
  42121c:	ldr	x7, [x19, #32]
  421220:	add	x0, x0, x7
  421224:	cmp	x8, x0
  421228:	b.cc	4211b4 <ferror@plt+0x1f474>  // b.lo, b.ul, b.last
  42122c:	cbnz	x6, 421b9c <ferror@plt+0x1fe5c>
  421230:	sub	x1, x1, #0x2
  421234:	tst	x1, #0xfffffffffffffffd
  421238:	b.ne	421298 <ferror@plt+0x1f558>  // b.any
  42123c:	ldr	x0, [x19, #32]
  421240:	cbnz	x0, 421298 <ferror@plt+0x1f558>
  421244:	ldr	x0, [x22, #48]
  421248:	cbz	x0, 421298 <ferror@plt+0x1f558>
  42124c:	cmp	w3, #0x8
  421250:	b.eq	421274 <ferror@plt+0x1f534>  // b.none
  421254:	ldr	x3, [x22, #16]
  421258:	ldr	x1, [x19, #24]
  42125c:	cmp	x1, x3
  421260:	b.ls	4211b4 <ferror@plt+0x1f474>  // b.plast
  421264:	ldr	x4, [x22, #40]
  421268:	sub	x1, x1, x3
  42126c:	cmp	x1, x4
  421270:	b.cs	4211b4 <ferror@plt+0x1f474>  // b.hs, b.nlast
  421274:	cbz	x6, 421298 <ferror@plt+0x1f558>
  421278:	ldr	x1, [x19, #16]
  42127c:	ldr	x3, [x22, #24]
  421280:	cmp	x1, x3
  421284:	b.ls	4211b4 <ferror@plt+0x1f474>  // b.plast
  421288:	sub	x1, x1, x3
  42128c:	cmp	x0, x1
  421290:	b.ls	4211b4 <ferror@plt+0x1f474>  // b.plast
  421294:	nop
  421298:	mov	x2, x19
  42129c:	add	x1, x20, #0x88
  4212a0:	add	x0, x20, #0x80
  4212a4:	bl	404c18 <ferror@plt+0x2ed8>
  4212a8:	mov	x1, x0
  4212ac:	mov	x0, x26
  4212b0:	bl	401cc0 <printf@plt>
  4212b4:	add	w21, w21, #0x1
  4212b8:	ldr	w2, [x20, #100]
  4212bc:	mov	x5, #0xffffffffffff1aab    	// #-58709
  4212c0:	add	x19, x19, #0x50
  4212c4:	movk	x5, #0x9b8b, lsl #16
  4212c8:	cmp	w21, w2
  4212cc:	b.cc	4211c4 <ferror@plt+0x1f484>  // b.lo, b.ul, b.last
  4212d0:	ldr	x1, [x24]
  4212d4:	mov	w0, #0xa                   	// #10
  4212d8:	add	w27, w27, #0x1
  4212dc:	bl	401990 <putc@plt>
  4212e0:	ldr	w0, [x20, #92]
  4212e4:	cmp	w0, w27
  4212e8:	b.hi	421168 <ferror@plt+0x1f428>  // b.pmore
  4212ec:	nop
  4212f0:	ldp	x23, x24, [sp, #48]
  4212f4:	ldp	x25, x26, [sp, #64]
  4212f8:	ldp	x27, x28, [sp, #80]
  4212fc:	b	420f8c <ferror@plt+0x1f24c>
  421300:	mov	w2, #0x5                   	// #5
  421304:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421308:	mov	x0, #0x0                   	// #0
  42130c:	add	x1, x1, #0xc0
  421310:	bl	401c70 <dcgettext@plt>
  421314:	mov	x22, x0
  421318:	ldrh	w0, [x20, #80]
  42131c:	add	x23, x19, #0x8
  421320:	adrp	x25, 490000 <warn@@Base+0x40640>
  421324:	adrp	x24, 454000 <warn@@Base+0x4640>
  421328:	add	x25, x25, #0xb30
  42132c:	add	x24, x24, #0x870
  421330:	bl	403118 <ferror@plt+0x13d8>
  421334:	mov	x1, x0
  421338:	mov	x0, x22
  42133c:	bl	401cc0 <printf@plt>
  421340:	mov	w2, #0x5                   	// #5
  421344:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421348:	mov	x0, #0x0                   	// #0
  42134c:	add	x1, x1, #0xd8
  421350:	bl	401c70 <dcgettext@plt>
  421354:	mov	x26, x0
  421358:	ldr	w1, [x19, #4]
  42135c:	mov	x2, x25
  421360:	ldr	x27, [x20, #40]
  421364:	add	w4, w1, #0x1
  421368:	and	w4, w4, #0x3
  42136c:	sbfiz	x1, x1, #6, #32
  421370:	add	x22, x23, x1
  421374:	add	x0, sp, #0x70
  421378:	mov	x1, x24
  42137c:	adrp	x3, 458000 <warn@@Base+0x8640>
  421380:	add	x3, x3, #0xc88
  421384:	str	w4, [x19, #4]
  421388:	bl	401980 <sprintf@plt>
  42138c:	mov	x3, x27
  421390:	add	x2, sp, #0x70
  421394:	mov	x0, x22
  421398:	mov	x1, #0x40                  	// #64
  42139c:	bl	4019e0 <snprintf@plt>
  4213a0:	mov	x1, x22
  4213a4:	mov	x0, x26
  4213a8:	bl	401cc0 <printf@plt>
  4213ac:	ldr	w3, [x20, #92]
  4213b0:	mov	w4, #0x5                   	// #5
  4213b4:	adrp	x2, 45e000 <warn@@Base+0xe640>
  4213b8:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4213bc:	add	x2, x2, #0xf0
  4213c0:	add	x1, x1, #0x128
  4213c4:	mov	x0, #0x0                   	// #0
  4213c8:	bl	401c20 <dcngettext@plt>
  4213cc:	mov	x22, x0
  4213d0:	ldr	w1, [x19, #4]
  4213d4:	mov	x2, x25
  4213d8:	ldr	x26, [x20, #48]
  4213dc:	add	w4, w1, #0x1
  4213e0:	and	w4, w4, #0x3
  4213e4:	sbfiz	x3, x1, #6, #32
  4213e8:	add	x23, x23, x3
  4213ec:	ldr	w25, [x20, #92]
  4213f0:	mov	x1, x24
  4213f4:	add	x0, sp, #0x70
  4213f8:	adrp	x3, 459000 <warn@@Base+0x9640>
  4213fc:	add	x3, x3, #0xa28
  421400:	str	w4, [x19, #4]
  421404:	bl	401980 <sprintf@plt>
  421408:	mov	x3, x26
  42140c:	add	x2, sp, #0x70
  421410:	mov	x1, #0x40                  	// #64
  421414:	mov	x0, x23
  421418:	bl	4019e0 <snprintf@plt>
  42141c:	mov	x2, x23
  421420:	mov	w1, w25
  421424:	mov	x0, x22
  421428:	bl	401cc0 <printf@plt>
  42142c:	ldr	x0, [x20, #120]
  421430:	cbz	x0, 421450 <ferror@plt+0x1f710>
  421434:	ldur	w0, [x21, #-152]
  421438:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  42143c:	ldr	w1, [x20, #92]
  421440:	cbnz	w0, 420fcc <ferror@plt+0x1f28c>
  421444:	ldr	x19, [x20, #120]
  421448:	cbnz	w1, 421028 <ferror@plt+0x1f2e8>
  42144c:	b	4212f0 <ferror@plt+0x1f5b0>
  421450:	mov	x0, x20
  421454:	bl	410cf8 <ferror@plt+0xefb8>
  421458:	cbnz	w0, 421434 <ferror@plt+0x1f6f4>
  42145c:	b	4212f0 <ferror@plt+0x1f5b0>
  421460:	cmp	x23, #0x6
  421464:	b.ne	421858 <ferror@plt+0x1fb18>  // b.any
  421468:	cmp	w22, #0x0
  42146c:	ccmp	x28, #0x0, #0x4, ne  // ne = any
  421470:	b.ne	421adc <ferror@plt+0x1fd9c>  // b.any
  421474:	ldrh	w0, [x20, #82]
  421478:	ldr	w2, [x20, #92]
  42147c:	cmp	w0, #0xf
  421480:	b.ne	42148c <ferror@plt+0x1f74c>  // b.any
  421484:	ldur	w0, [x21, #-152]
  421488:	b	4210e8 <ferror@plt+0x1f3a8>
  42148c:	cmp	w2, #0x1
  421490:	b.ls	421af8 <ferror@plt+0x1fdb8>  // b.plast
  421494:	ldr	x0, [x20, #120]
  421498:	mov	w1, #0x1                   	// #1
  42149c:	add	x0, x0, #0x40
  4214a0:	b	4214b0 <ferror@plt+0x1f770>
  4214a4:	add	x0, x0, #0x40
  4214a8:	cmp	w1, w2
  4214ac:	b.eq	421518 <ferror@plt+0x1f7d8>  // b.none
  4214b0:	ldr	x3, [x0]
  4214b4:	add	w1, w1, #0x1
  4214b8:	cmp	x3, #0x1
  4214bc:	b.ne	4214a4 <ferror@plt+0x1f764>  // b.any
  4214c0:	ldr	x4, [x0, #16]
  4214c4:	ldr	x3, [x19, #16]
  4214c8:	cmp	x4, x3
  4214cc:	b.hi	4214a4 <ferror@plt+0x1f764>  // b.pmore
  4214d0:	ldr	x6, [x0, #40]
  4214d4:	ldr	x5, [x19, #40]
  4214d8:	add	x4, x4, x6
  4214dc:	add	x3, x3, x5
  4214e0:	cmp	x4, x3
  4214e4:	b.cc	4214a4 <ferror@plt+0x1f764>  // b.lo, b.ul, b.last
  4214e8:	ldr	x4, [x0, #24]
  4214ec:	ldr	x3, [x19, #24]
  4214f0:	add	x6, x6, x4
  4214f4:	add	x5, x5, x3
  4214f8:	cmp	x4, x3
  4214fc:	b.hi	4214a4 <ferror@plt+0x1f764>  // b.pmore
  421500:	cmp	x6, x5
  421504:	b.cs	421484 <ferror@plt+0x1f744>  // b.hs, b.nlast
  421508:	add	x0, x0, #0x40
  42150c:	cmp	w1, w2
  421510:	b.ne	4214b0 <ferror@plt+0x1f770>  // b.any
  421514:	nop
  421518:	adrp	x1, 45e000 <warn@@Base+0xe640>
  42151c:	add	x1, x1, #0x3e8
  421520:	b	4210cc <ferror@plt+0x1f38c>
  421524:	cmp	x23, #0x6
  421528:	b.eq	421cbc <ferror@plt+0x1ff7c>  // b.none
  42152c:	b.hi	4216b4 <ferror@plt+0x1f974>  // b.pmore
  421530:	cmp	x23, #0x3
  421534:	b.eq	421bf8 <ferror@plt+0x1feb8>  // b.none
  421538:	b.hi	4217b8 <ferror@plt+0x1fa78>  // b.pmore
  42153c:	cmp	x23, #0x1
  421540:	b.eq	421a8c <ferror@plt+0x1fd4c>  // b.none
  421544:	cmp	x23, #0x2
  421548:	b.ne	4217a8 <ferror@plt+0x1fa68>  // b.any
  42154c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421550:	add	x1, x1, #0xf10
  421554:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  421558:	mov	x0, x26
  42155c:	bl	401cc0 <printf@plt>
  421560:	ldr	w0, [x23, #1184]
  421564:	add	x23, x23, #0x4a0
  421568:	cbnz	w0, 421704 <ferror@plt+0x1f9c4>
  42156c:	nop
  421570:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  421574:	ldr	x24, [x19, #16]
  421578:	ldr	w0, [x0, #864]
  42157c:	cbz	w0, 421930 <ferror@plt+0x1fbf0>
  421580:	mov	x1, x24
  421584:	adrp	x27, 45e000 <warn@@Base+0xe640>
  421588:	add	x27, x27, #0x2f8
  42158c:	adrp	x25, 457000 <warn@@Base+0x7640>
  421590:	mov	x0, x27
  421594:	add	x25, x25, #0xfd0
  421598:	bl	401cc0 <printf@plt>
  42159c:	mov	x0, x25
  4215a0:	ldr	x24, [x19, #24]
  4215a4:	bl	401cc0 <printf@plt>
  4215a8:	ldr	w0, [x23]
  4215ac:	cbnz	w0, 421c18 <ferror@plt+0x1fed8>
  4215b0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4215b4:	mov	x2, x24
  4215b8:	add	x24, x0, #0x488
  4215bc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4215c0:	ldr	x0, [x0, #1160]
  4215c4:	add	x1, x1, #0x88
  4215c8:	bl	401d20 <fprintf@plt>
  4215cc:	ldr	x1, [x24]
  4215d0:	mov	w0, #0x20                  	// #32
  4215d4:	bl	401990 <putc@plt>
  4215d8:	mov	x0, x25
  4215dc:	ldr	x25, [x19, #32]
  4215e0:	bl	401cc0 <printf@plt>
  4215e4:	ldr	w0, [x23]
  4215e8:	cbnz	w0, 421c04 <ferror@plt+0x1fec4>
  4215ec:	ldr	x0, [x24]
  4215f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4215f4:	mov	x2, x25
  4215f8:	add	x1, x1, #0x88
  4215fc:	bl	401d20 <fprintf@plt>
  421600:	ldr	x1, [x24]
  421604:	mov	w0, #0x20                  	// #32
  421608:	bl	401990 <putc@plt>
  42160c:	ldr	x1, [x19, #40]
  421610:	mov	x0, x27
  421614:	bl	401cc0 <printf@plt>
  421618:	ldr	x1, [x19, #48]
  42161c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  421620:	add	x0, x0, #0x330
  421624:	bl	401cc0 <printf@plt>
  421628:	ldr	x4, [x19, #8]
  42162c:	mov	w3, #0x20                  	// #32
  421630:	mov	w1, #0x52                  	// #82
  421634:	mov	w2, #0x57                  	// #87
  421638:	mov	w5, #0x45                  	// #69
  42163c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  421640:	tst	x4, #0x4
  421644:	add	x0, x0, #0x340
  421648:	csel	w1, w1, w3, ne  // ne = any
  42164c:	tst	x4, #0x2
  421650:	csel	w2, w2, w3, ne  // ne = any
  421654:	tst	x4, #0x1
  421658:	csel	w3, w5, w3, ne  // ne = any
  42165c:	bl	401cc0 <printf@plt>
  421660:	ldr	x1, [x19, #56]
  421664:	adrp	x0, 486000 <warn@@Base+0x36640>
  421668:	add	x0, x0, #0x3e0
  42166c:	bl	401cc0 <printf@plt>
  421670:	ldr	x1, [x24]
  421674:	mov	w0, #0xa                   	// #10
  421678:	bl	401990 <putc@plt>
  42167c:	ldr	x23, [x19]
  421680:	cmp	x23, #0x3
  421684:	b.ne	421060 <ferror@plt+0x1f320>  // b.any
  421688:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  42168c:	mov	w2, #0x0                   	// #0
  421690:	ldr	x0, [x20, #8]
  421694:	ldr	x3, [x19, #16]
  421698:	ldr	x1, [x1, #456]
  42169c:	add	x1, x3, x1
  4216a0:	bl	401b30 <fseek@plt>
  4216a4:	cbz	w0, 4217f8 <ferror@plt+0x1fab8>
  4216a8:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4216ac:	add	x1, x1, #0x550
  4216b0:	b	4210cc <ferror@plt+0x1f38c>
  4216b4:	mov	x0, #0xe551                	// #58705
  4216b8:	movk	x0, #0x6474, lsl #16
  4216bc:	cmp	x23, x0
  4216c0:	b.eq	421b04 <ferror@plt+0x1fdc4>  // b.none
  4216c4:	b.ls	4217d4 <ferror@plt+0x1fa94>  // b.plast
  4216c8:	mov	x0, #0xe552                	// #58706
  4216cc:	movk	x0, #0x6474, lsl #16
  4216d0:	cmp	x23, x0
  4216d4:	b.eq	421880 <ferror@plt+0x1fb40>  // b.none
  4216d8:	add	x0, x0, #0x1
  4216dc:	cmp	x23, x0
  4216e0:	b.ne	421cc8 <ferror@plt+0x1ff88>  // b.any
  4216e4:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  4216e8:	mov	x0, x26
  4216ec:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4216f0:	add	x1, x1, #0x20
  4216f4:	bl	401cc0 <printf@plt>
  4216f8:	ldr	w0, [x23, #1184]
  4216fc:	add	x23, x23, #0x4a0
  421700:	cbz	w0, 421570 <ferror@plt+0x1f830>
  421704:	ldr	x1, [x19, #16]
  421708:	adrp	x0, 45e000 <warn@@Base+0xe640>
  42170c:	add	x0, x0, #0x2f8
  421710:	adrp	x23, 45e000 <warn@@Base+0xe640>
  421714:	add	x23, x23, #0x308
  421718:	adrp	x24, 4ac000 <warn@@Base+0x5c640>
  42171c:	bl	401cc0 <printf@plt>
  421720:	add	x24, x24, #0x488
  421724:	ldr	x1, [x19, #24]
  421728:	mov	x0, x23
  42172c:	bl	401cc0 <printf@plt>
  421730:	ldr	x1, [x19, #32]
  421734:	mov	x0, x23
  421738:	adrp	x23, 45e000 <warn@@Base+0xe640>
  42173c:	add	x23, x23, #0x318
  421740:	bl	401cc0 <printf@plt>
  421744:	ldr	x1, [x19, #40]
  421748:	mov	x0, x23
  42174c:	bl	401cc0 <printf@plt>
  421750:	ldr	x1, [x19, #48]
  421754:	mov	x0, x23
  421758:	bl	401cc0 <printf@plt>
  42175c:	ldr	x4, [x19, #8]
  421760:	mov	w3, #0x20                  	// #32
  421764:	mov	w1, #0x52                  	// #82
  421768:	mov	w2, #0x57                  	// #87
  42176c:	mov	w5, #0x45                  	// #69
  421770:	adrp	x0, 45e000 <warn@@Base+0xe640>
  421774:	tst	x4, #0x4
  421778:	add	x0, x0, #0x328
  42177c:	csel	w1, w1, w3, ne  // ne = any
  421780:	tst	x4, #0x2
  421784:	csel	w2, w2, w3, ne  // ne = any
  421788:	tst	x4, #0x1
  42178c:	csel	w3, w5, w3, ne  // ne = any
  421790:	bl	401cc0 <printf@plt>
  421794:	ldr	x1, [x19, #56]
  421798:	adrp	x0, 486000 <warn@@Base+0x36640>
  42179c:	add	x0, x0, #0x3e0
  4217a0:	bl	401cc0 <printf@plt>
  4217a4:	b	421670 <ferror@plt+0x1f930>
  4217a8:	cbnz	x23, 421d68 <ferror@plt+0x20028>
  4217ac:	adrp	x1, 457000 <warn@@Base+0x7640>
  4217b0:	add	x1, x1, #0x210
  4217b4:	b	421554 <ferror@plt+0x1f814>
  4217b8:	cmp	x23, #0x4
  4217bc:	adrp	x0, 45d000 <warn@@Base+0xd640>
  4217c0:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4217c4:	add	x0, x0, #0xf28
  4217c8:	add	x1, x1, #0xf40
  4217cc:	csel	x1, x1, x0, eq  // eq = none
  4217d0:	b	421554 <ferror@plt+0x1f814>
  4217d4:	cmp	x23, #0x7
  4217d8:	b.eq	42188c <ferror@plt+0x1fb4c>  // b.none
  4217dc:	mov	x0, #0xe550                	// #58704
  4217e0:	movk	x0, #0x6474, lsl #16
  4217e4:	cmp	x23, x0
  4217e8:	b.ne	421d68 <ferror@plt+0x20028>  // b.any
  4217ec:	adrp	x1, 45d000 <warn@@Base+0xd640>
  4217f0:	add	x1, x1, #0xf48
  4217f4:	b	421554 <ferror@plt+0x1f814>
  4217f8:	mov	w3, #0xfff                 	// #4095
  4217fc:	mov	x1, #0x20                  	// #32
  421800:	add	x0, sp, #0x70
  421804:	adrp	x2, 45e000 <warn@@Base+0xe640>
  421808:	add	x2, x2, #0x580
  42180c:	bl	4019e0 <snprintf@plt>
  421810:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  421814:	add	x23, x0, #0x750
  421818:	add	x1, sp, #0x70
  42181c:	mov	x2, x23
  421820:	strb	wzr, [x0, #1872]
  421824:	ldr	x0, [x20, #8]
  421828:	bl	401a40 <__isoc99_fscanf@plt>
  42182c:	cmp	w0, #0x0
  421830:	b.le	421ca0 <ferror@plt+0x1ff60>
  421834:	ldur	w0, [x21, #-152]
  421838:	cbz	w0, 42185c <ferror@plt+0x1fb1c>
  42183c:	mov	w2, #0x5                   	// #5
  421840:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421844:	mov	x0, #0x0                   	// #0
  421848:	add	x1, x1, #0x5b8
  42184c:	bl	401c70 <dcgettext@plt>
  421850:	mov	x1, x23
  421854:	bl	401cc0 <printf@plt>
  421858:	ldur	w0, [x21, #-152]
  42185c:	ldr	w2, [x20, #92]
  421860:	b	4210e8 <ferror@plt+0x1f3a8>
  421864:	ldp	x0, x1, [x19, #40]
  421868:	cmp	x1, x0
  42186c:	b.cc	421ab4 <ferror@plt+0x1fd74>  // b.lo, b.ul, b.last
  421870:	ldr	w2, [x20, #92]
  421874:	mov	x28, x19
  421878:	ldur	w0, [x21, #-152]
  42187c:	b	4210e8 <ferror@plt+0x1f3a8>
  421880:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421884:	add	x1, x1, #0xf58
  421888:	b	421554 <ferror@plt+0x1f814>
  42188c:	adrp	x1, 468000 <warn@@Base+0x18640>
  421890:	add	x1, x1, #0x860
  421894:	b	421554 <ferror@plt+0x1f814>
  421898:	ldr	w2, [x0, #4]
  42189c:	cmp	w2, #0x8
  4218a0:	b.eq	421920 <ferror@plt+0x1fbe0>  // b.none
  4218a4:	ldr	x2, [x19, #16]
  4218a8:	stur	x1, [x21, #-160]
  4218ac:	ldr	x0, [x0, #24]
  4218b0:	stur	x0, [x21, #-240]
  4218b4:	cmp	x0, x2
  4218b8:	b.cc	4218cc <ferror@plt+0x1fb8c>  // b.lo, b.ul, b.last
  4218bc:	ldr	x1, [x19, #40]
  4218c0:	add	x1, x2, x1
  4218c4:	cmp	x0, x1
  4218c8:	b.ls	421dd0 <ferror@plt+0x20090>  // b.plast
  4218cc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4218d0:	add	x1, x1, #0x480
  4218d4:	mov	w2, #0x5                   	// #5
  4218d8:	mov	x0, #0x0                   	// #0
  4218dc:	bl	401c70 <dcgettext@plt>
  4218e0:	bl	44f9c0 <warn@@Base>
  4218e4:	ldur	x0, [x21, #-240]
  4218e8:	ldr	x1, [x20, #16]
  4218ec:	cmp	x1, x0
  4218f0:	b.cc	421904 <ferror@plt+0x1fbc4>  // b.lo, b.ul, b.last
  4218f4:	ldur	x2, [x21, #-160]
  4218f8:	sub	x0, x1, x0
  4218fc:	cmp	x0, x2
  421900:	b.cs	421858 <ferror@plt+0x1fb18>  // b.hs, b.nlast
  421904:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421908:	add	x1, x1, #0x510
  42190c:	mov	w2, #0x5                   	// #5
  421910:	mov	x0, #0x0                   	// #0
  421914:	bl	401c70 <dcgettext@plt>
  421918:	bl	44f3e8 <error@@Base>
  42191c:	stur	xzr, [x21, #-240]
  421920:	ldr	w2, [x20, #92]
  421924:	ldur	w0, [x21, #-152]
  421928:	stur	xzr, [x21, #-160]
  42192c:	b	4210e8 <ferror@plt+0x1f3a8>
  421930:	adrp	x25, 457000 <warn@@Base+0x7640>
  421934:	add	x25, x25, #0xfd0
  421938:	mov	x0, x25
  42193c:	bl	401cc0 <printf@plt>
  421940:	ldr	w0, [x23]
  421944:	cbnz	w0, 421c84 <ferror@plt+0x1ff44>
  421948:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42194c:	mov	x2, x24
  421950:	add	x24, x0, #0x488
  421954:	adrp	x1, 458000 <warn@@Base+0x8640>
  421958:	ldr	x0, [x0, #1160]
  42195c:	add	x1, x1, #0x88
  421960:	bl	401d20 <fprintf@plt>
  421964:	ldr	x1, [x24]
  421968:	mov	w0, #0x20                  	// #32
  42196c:	bl	401990 <putc@plt>
  421970:	mov	x0, x25
  421974:	ldr	x27, [x19, #24]
  421978:	bl	401cc0 <printf@plt>
  42197c:	ldr	w0, [x23]
  421980:	cbnz	w0, 421c70 <ferror@plt+0x1ff30>
  421984:	ldr	x0, [x24]
  421988:	adrp	x1, 458000 <warn@@Base+0x8640>
  42198c:	mov	x2, x27
  421990:	add	x1, x1, #0x88
  421994:	bl	401d20 <fprintf@plt>
  421998:	ldr	x1, [x24]
  42199c:	mov	w0, #0x20                  	// #32
  4219a0:	bl	401990 <putc@plt>
  4219a4:	mov	x0, x25
  4219a8:	ldr	x27, [x19, #32]
  4219ac:	bl	401cc0 <printf@plt>
  4219b0:	ldr	w0, [x23]
  4219b4:	cbnz	w0, 421c5c <ferror@plt+0x1ff1c>
  4219b8:	ldr	x0, [x24]
  4219bc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4219c0:	mov	x2, x27
  4219c4:	add	x1, x1, #0x88
  4219c8:	bl	401d20 <fprintf@plt>
  4219cc:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4219d0:	add	x0, x0, #0x350
  4219d4:	bl	401cc0 <printf@plt>
  4219d8:	mov	x0, x25
  4219dc:	ldr	x27, [x19, #40]
  4219e0:	bl	401cc0 <printf@plt>
  4219e4:	ldr	w0, [x23]
  4219e8:	cbnz	w0, 421c48 <ferror@plt+0x1ff08>
  4219ec:	ldr	x0, [x24]
  4219f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4219f4:	mov	x2, x27
  4219f8:	add	x1, x1, #0x88
  4219fc:	bl	401d20 <fprintf@plt>
  421a00:	ldr	x1, [x24]
  421a04:	mov	w0, #0x20                  	// #32
  421a08:	bl	401990 <putc@plt>
  421a0c:	mov	x0, x25
  421a10:	ldr	x27, [x19, #48]
  421a14:	bl	401cc0 <printf@plt>
  421a18:	ldr	w0, [x23]
  421a1c:	cbnz	w0, 421c34 <ferror@plt+0x1fef4>
  421a20:	ldr	x0, [x24]
  421a24:	adrp	x1, 458000 <warn@@Base+0x8640>
  421a28:	mov	x2, x27
  421a2c:	add	x1, x1, #0x88
  421a30:	bl	401d20 <fprintf@plt>
  421a34:	ldr	x4, [x19, #8]
  421a38:	mov	w3, #0x20                  	// #32
  421a3c:	mov	w1, #0x52                  	// #82
  421a40:	mov	w2, #0x57                  	// #87
  421a44:	mov	w5, #0x45                  	// #69
  421a48:	adrp	x0, 45e000 <warn@@Base+0xe640>
  421a4c:	tst	x4, #0x4
  421a50:	add	x0, x0, #0x368
  421a54:	csel	w1, w1, w3, ne  // ne = any
  421a58:	tst	x4, #0x2
  421a5c:	csel	w2, w2, w3, ne  // ne = any
  421a60:	tst	x4, #0x1
  421a64:	csel	w3, w5, w3, ne  // ne = any
  421a68:	bl	401cc0 <printf@plt>
  421a6c:	ldr	x23, [x19, #56]
  421a70:	mov	x0, x25
  421a74:	bl	401cc0 <printf@plt>
  421a78:	mov	x1, x23
  421a7c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  421a80:	add	x0, x0, #0x4d0
  421a84:	bl	401cc0 <printf@plt>
  421a88:	b	421670 <ferror@plt+0x1f930>
  421a8c:	adrp	x1, 465000 <warn@@Base+0x15640>
  421a90:	add	x1, x1, #0xc00
  421a94:	b	421554 <ferror@plt+0x1f814>
  421a98:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421a9c:	add	x1, x1, #0x420
  421aa0:	mov	w2, #0x5                   	// #5
  421aa4:	mov	x0, #0x0                   	// #0
  421aa8:	bl	401c70 <dcgettext@plt>
  421aac:	bl	44f3e8 <error@@Base>
  421ab0:	b	42107c <ferror@plt+0x1f33c>
  421ab4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421ab8:	add	x1, x1, #0x378
  421abc:	mov	w2, #0x5                   	// #5
  421ac0:	mov	x0, #0x0                   	// #0
  421ac4:	bl	401c70 <dcgettext@plt>
  421ac8:	mov	x28, x19
  421acc:	bl	44f3e8 <error@@Base>
  421ad0:	ldr	w2, [x20, #92]
  421ad4:	ldur	w0, [x21, #-152]
  421ad8:	b	4210e8 <ferror@plt+0x1f3a8>
  421adc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421ae0:	add	x1, x1, #0x3b0
  421ae4:	mov	w2, #0x5                   	// #5
  421ae8:	mov	x0, #0x0                   	// #0
  421aec:	bl	401c70 <dcgettext@plt>
  421af0:	bl	44f3e8 <error@@Base>
  421af4:	b	421474 <ferror@plt+0x1f734>
  421af8:	b.eq	421518 <ferror@plt+0x1f7d8>  // b.none
  421afc:	ldur	w0, [x21, #-152]
  421b00:	b	4210f8 <ferror@plt+0x1f3b8>
  421b04:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421b08:	add	x1, x1, #0xf30
  421b0c:	b	421554 <ferror@plt+0x1f814>
  421b10:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421b14:	add	x1, x1, #0x30
  421b18:	mov	w2, #0x5                   	// #5
  421b1c:	mov	x0, #0x0                   	// #0
  421b20:	bl	401c70 <dcgettext@plt>
  421b24:	bl	44f9c0 <warn@@Base>
  421b28:	mov	w0, #0x0                   	// #0
  421b2c:	ldp	x19, x20, [sp, #16]
  421b30:	ldp	x21, x22, [sp, #32]
  421b34:	ldp	x29, x30, [sp], #144
  421b38:	ret
  421b3c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421b40:	add	x1, x1, #0x90
  421b44:	mov	w2, #0x5                   	// #5
  421b48:	mov	x0, #0x0                   	// #0
  421b4c:	bl	401c70 <dcgettext@plt>
  421b50:	bl	401cc0 <printf@plt>
  421b54:	b	420f8c <ferror@plt+0x1f24c>
  421b58:	sub	x3, x1, #0x1
  421b5c:	add	x0, x1, x23
  421b60:	cmp	x3, #0x1
  421b64:	ccmp	x0, #0x2, #0x0, hi  // hi = pmore
  421b68:	b.ls	4211b4 <ferror@plt+0x1f474>  // b.plast
  421b6c:	add	x0, x1, x5
  421b70:	cmp	x0, #0xfff
  421b74:	b.ls	4211b4 <ferror@plt+0x1f474>  // b.plast
  421b78:	ldr	w3, [x19, #4]
  421b7c:	mov	x6, #0x0                   	// #0
  421b80:	cmp	w3, #0x8
  421b84:	b.eq	421230 <ferror@plt+0x1f4f0>  // b.none
  421b88:	b	4211f8 <ferror@plt+0x1f4b8>
  421b8c:	cmp	x1, #0x7
  421b90:	b.ne	4211b4 <ferror@plt+0x1f474>  // b.any
  421b94:	and	x6, x0, #0x2
  421b98:	tbz	w0, #1, 421b58 <ferror@plt+0x1fe18>
  421b9c:	ldr	x0, [x19, #16]
  421ba0:	ldr	x7, [x22, #24]
  421ba4:	cmp	x0, x7
  421ba8:	b.cc	4211b4 <ferror@plt+0x1f474>  // b.lo, b.ul, b.last
  421bac:	ldr	x8, [x22, #48]
  421bb0:	sub	x0, x0, x7
  421bb4:	sub	x7, x8, #0x1
  421bb8:	cmp	x0, x7
  421bbc:	b.hi	4211b4 <ferror@plt+0x1f474>  // b.pmore
  421bc0:	cmp	x4, #0x0
  421bc4:	ccmp	w3, #0x8, #0x0, ne  // ne = any
  421bc8:	b.eq	421ed8 <ferror@plt+0x20198>  // b.none
  421bcc:	ldr	x4, [x19, #32]
  421bd0:	add	x0, x0, x4
  421bd4:	cmp	x8, x0
  421bd8:	b.cc	4211b4 <ferror@plt+0x1f474>  // b.lo, b.ul, b.last
  421bdc:	b	421230 <ferror@plt+0x1f4f0>
  421be0:	and	x6, x0, #0x2
  421be4:	tbz	w0, #1, 421b58 <ferror@plt+0x1fe18>
  421be8:	ldr	w3, [x19, #4]
  421bec:	cmp	w3, #0x8
  421bf0:	b.ne	4211f8 <ferror@plt+0x1f4b8>  // b.any
  421bf4:	b	421b9c <ferror@plt+0x1fe5c>
  421bf8:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421bfc:	add	x1, x1, #0xef8
  421c00:	b	421554 <ferror@plt+0x1f814>
  421c04:	mov	x1, x25
  421c08:	adrp	x0, 458000 <warn@@Base+0x8640>
  421c0c:	add	x0, x0, #0x80
  421c10:	bl	401cc0 <printf@plt>
  421c14:	b	421600 <ferror@plt+0x1f8c0>
  421c18:	mov	x1, x24
  421c1c:	adrp	x0, 458000 <warn@@Base+0x8640>
  421c20:	adrp	x24, 4ac000 <warn@@Base+0x5c640>
  421c24:	add	x0, x0, #0x80
  421c28:	add	x24, x24, #0x488
  421c2c:	bl	401cc0 <printf@plt>
  421c30:	b	4215cc <ferror@plt+0x1f88c>
  421c34:	mov	x1, x27
  421c38:	adrp	x0, 458000 <warn@@Base+0x8640>
  421c3c:	add	x0, x0, #0x80
  421c40:	bl	401cc0 <printf@plt>
  421c44:	b	421a34 <ferror@plt+0x1fcf4>
  421c48:	mov	x1, x27
  421c4c:	adrp	x0, 458000 <warn@@Base+0x8640>
  421c50:	add	x0, x0, #0x80
  421c54:	bl	401cc0 <printf@plt>
  421c58:	b	421a00 <ferror@plt+0x1fcc0>
  421c5c:	mov	x1, x27
  421c60:	adrp	x0, 458000 <warn@@Base+0x8640>
  421c64:	add	x0, x0, #0x80
  421c68:	bl	401cc0 <printf@plt>
  421c6c:	b	4219cc <ferror@plt+0x1fc8c>
  421c70:	mov	x1, x27
  421c74:	adrp	x0, 458000 <warn@@Base+0x8640>
  421c78:	add	x0, x0, #0x80
  421c7c:	bl	401cc0 <printf@plt>
  421c80:	b	421998 <ferror@plt+0x1fc58>
  421c84:	mov	x1, x24
  421c88:	adrp	x0, 458000 <warn@@Base+0x8640>
  421c8c:	adrp	x24, 4ac000 <warn@@Base+0x5c640>
  421c90:	add	x0, x0, #0x80
  421c94:	add	x24, x24, #0x488
  421c98:	bl	401cc0 <printf@plt>
  421c9c:	b	421964 <ferror@plt+0x1fc24>
  421ca0:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421ca4:	add	x1, x1, #0x588
  421ca8:	mov	w2, #0x5                   	// #5
  421cac:	mov	x0, #0x0                   	// #0
  421cb0:	bl	401c70 <dcgettext@plt>
  421cb4:	bl	44f3e8 <error@@Base>
  421cb8:	b	421834 <ferror@plt+0x1faf4>
  421cbc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421cc0:	add	x1, x1, #0x8
  421cc4:	b	421554 <ferror@plt+0x1f814>
  421cc8:	mov	x2, #0xffffffffffff0000    	// #-65536
  421ccc:	mov	x0, #0xfffffff             	// #268435455
  421cd0:	movk	x2, #0x9000, lsl #16
  421cd4:	add	x2, x23, x2
  421cd8:	cmp	x2, x0
  421cdc:	b.hi	421d68 <ferror@plt+0x20028>  // b.pmore
  421ce0:	ldrh	w0, [x20, #82]
  421ce4:	cmp	w0, #0x32
  421ce8:	b.eq	421f94 <ferror@plt+0x20254>  // b.none
  421cec:	b.hi	421de4 <ferror@plt+0x200a4>  // b.pmore
  421cf0:	cmp	w0, #0xf
  421cf4:	b.eq	421fd0 <ferror@plt+0x20290>  // b.none
  421cf8:	b.ls	421e30 <ferror@plt+0x200f0>  // b.plast
  421cfc:	cmp	w0, #0x16
  421d00:	b.eq	421df8 <ferror@plt+0x200b8>  // b.none
  421d04:	cmp	w0, #0x28
  421d08:	b.ne	421d24 <ferror@plt+0x1ffe4>  // b.any
  421d0c:	mov	x0, #0x1                   	// #1
  421d10:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421d14:	movk	x0, #0x7000, lsl #16
  421d18:	add	x1, x1, #0x0
  421d1c:	cmp	x23, x0
  421d20:	b.eq	421554 <ferror@plt+0x1f814>  // b.none
  421d24:	sub	x1, x21, #0xc0
  421d28:	mov	x23, x1
  421d2c:	mov	x0, x1
  421d30:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421d34:	add	x1, x1, #0x2b8
  421d38:	bl	401980 <sprintf@plt>
  421d3c:	mov	x1, x23
  421d40:	b	421554 <ferror@plt+0x1f814>
  421d44:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421d48:	add	x1, x1, #0x228
  421d4c:	mov	w2, #0x5                   	// #5
  421d50:	mov	x0, #0x0                   	// #0
  421d54:	bl	401c70 <dcgettext@plt>
  421d58:	bl	401cc0 <printf@plt>
  421d5c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421d60:	add	x1, x1, #0x270
  421d64:	b	421008 <ferror@plt+0x1f2c8>
  421d68:	mov	x2, #0xffffffffffff0000    	// #-65536
  421d6c:	mov	x0, #0xfffffff             	// #268435455
  421d70:	movk	x2, #0xa000, lsl #16
  421d74:	add	x2, x23, x2
  421d78:	cmp	x2, x0
  421d7c:	b.hi	421ea4 <ferror@plt+0x20164>  // b.pmore
  421d80:	ldrb	w0, [x20, #31]
  421d84:	cmp	w0, #0x6
  421d88:	b.eq	421ee4 <ferror@plt+0x201a4>  // b.none
  421d8c:	b.hi	421e98 <ferror@plt+0x20158>  // b.pmore
  421d90:	cmp	w0, #0x1
  421d94:	b.ne	421e58 <ferror@plt+0x20118>  // b.any
  421d98:	ldrh	w0, [x20, #82]
  421d9c:	cmp	w0, #0xf
  421da0:	b.eq	421ff8 <ferror@plt+0x202b8>  // b.none
  421da4:	cmp	w0, #0x32
  421da8:	ccmp	x2, #0x14, #0x2, eq  // eq = none
  421dac:	b.ls	422038 <ferror@plt+0x202f8>  // b.plast
  421db0:	sub	x1, x21, #0xc0
  421db4:	mov	x23, x1
  421db8:	mov	x0, x1
  421dbc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421dc0:	add	x1, x1, #0x2d8
  421dc4:	bl	401980 <sprintf@plt>
  421dc8:	mov	x1, x23
  421dcc:	b	421554 <ferror@plt+0x1f814>
  421dd0:	cmp	x0, x2
  421dd4:	b.ls	4218e8 <ferror@plt+0x1fba8>  // b.plast
  421dd8:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421ddc:	add	x1, x1, #0x4c8
  421de0:	b	4218d4 <ferror@plt+0x1fb94>
  421de4:	cmp	w0, #0xb7
  421de8:	b.eq	421fb8 <ferror@plt+0x20278>  // b.none
  421dec:	mov	w1, #0xa390                	// #41872
  421df0:	cmp	w0, w1
  421df4:	b.ne	421e10 <ferror@plt+0x200d0>  // b.any
  421df8:	mov	x0, #0x70000000            	// #1879048192
  421dfc:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421e00:	cmp	x23, x0
  421e04:	add	x1, x1, #0xf68
  421e08:	b.eq	421554 <ferror@plt+0x1f814>  // b.none
  421e0c:	b	421d24 <ferror@plt+0x1ffe4>
  421e10:	cmp	w0, #0x8c
  421e14:	b.ne	421d24 <ferror@plt+0x1ffe4>  // b.any
  421e18:	mov	x0, #0x70000000            	// #1879048192
  421e1c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421e20:	cmp	x23, x0
  421e24:	add	x1, x1, #0xf78
  421e28:	b.eq	421554 <ferror@plt+0x1f814>  // b.none
  421e2c:	b	421d24 <ferror@plt+0x1ffe4>
  421e30:	and	w0, w0, #0xfffffffd
  421e34:	cmp	w0, #0x8
  421e38:	b.ne	421d24 <ferror@plt+0x1ffe4>  // b.any
  421e3c:	cmp	x2, #0x3
  421e40:	b.hi	421d24 <ferror@plt+0x1ffe4>  // b.pmore
  421e44:	ldr	x0, [sp, #96]
  421e48:	add	x0, x0, #0x868
  421e4c:	ldr	x1, [x0, x2, lsl #3]
  421e50:	cbz	x1, 421d24 <ferror@plt+0x1ffe4>
  421e54:	b	421554 <ferror@plt+0x1f814>
  421e58:	cmp	w0, #0x3
  421e5c:	b.ne	421db0 <ferror@plt+0x20070>  // b.any
  421e60:	mov	x0, #0xffffffffffff1aab    	// #-58709
  421e64:	movk	x0, #0x9b8b, lsl #16
  421e68:	add	x23, x23, x0
  421e6c:	cmp	x23, #0xfff
  421e70:	b.hi	421db0 <ferror@plt+0x20070>  // b.pmore
  421e74:	sub	x1, x21, #0xc0
  421e78:	mov	x2, x23
  421e7c:	mov	x0, x1
  421e80:	mov	x23, x1
  421e84:	adrp	x1, 45e000 <warn@@Base+0xe640>
  421e88:	add	x1, x1, #0x2c8
  421e8c:	bl	401980 <sprintf@plt>
  421e90:	mov	x1, x23
  421e94:	b	421554 <ferror@plt+0x1f814>
  421e98:	cmp	w0, #0x9
  421e9c:	b.ne	421db0 <ferror@plt+0x20070>  // b.any
  421ea0:	b	421e60 <ferror@plt+0x20120>
  421ea4:	sub	x24, x21, #0xc0
  421ea8:	mov	w2, #0x5                   	// #5
  421eac:	adrp	x1, 457000 <warn@@Base+0x7640>
  421eb0:	mov	x0, #0x0                   	// #0
  421eb4:	add	x1, x1, #0x280
  421eb8:	bl	401c70 <dcgettext@plt>
  421ebc:	mov	x1, #0x20                  	// #32
  421ec0:	mov	x2, x0
  421ec4:	mov	x3, x23
  421ec8:	mov	x0, x24
  421ecc:	bl	4019e0 <snprintf@plt>
  421ed0:	mov	x1, x24
  421ed4:	b	421554 <ferror@plt+0x1f814>
  421ed8:	cmp	x1, #0x7
  421edc:	b.ne	421bd4 <ferror@plt+0x1fe94>  // b.any
  421ee0:	b	421bcc <ferror@plt+0x1fe8c>
  421ee4:	mov	x0, #0xfffb                	// #65531
  421ee8:	movk	x0, #0x6fff, lsl #16
  421eec:	cmp	x23, x0
  421ef0:	b.eq	422048 <ferror@plt+0x20308>  // b.none
  421ef4:	b.hi	421f34 <ferror@plt+0x201f4>  // b.pmore
  421ef8:	mov	x0, #0xfff7                	// #65527
  421efc:	movk	x0, #0x6fff, lsl #16
  421f00:	cmp	x23, x0
  421f04:	b.eq	42202c <ferror@plt+0x202ec>  // b.none
  421f08:	b.hi	421f5c <ferror@plt+0x2021c>  // b.pmore
  421f0c:	mov	x0, #0xe550                	// #58704
  421f10:	movk	x0, #0x6464, lsl #16
  421f14:	cmp	x23, x0
  421f18:	b.eq	421fec <ferror@plt+0x202ac>  // b.none
  421f1c:	add	x0, x0, #0x100, lsl #12
  421f20:	cmp	x23, x0
  421f24:	b.ne	421db0 <ferror@plt+0x20070>  // b.any
  421f28:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421f2c:	add	x1, x1, #0xf98
  421f30:	b	421554 <ferror@plt+0x1f814>
  421f34:	mov	x0, #0xfffd                	// #65533
  421f38:	movk	x0, #0x6fff, lsl #16
  421f3c:	cmp	x23, x0
  421f40:	b.eq	422014 <ferror@plt+0x202d4>  // b.none
  421f44:	mov	w0, #0x6fffffff            	// #1879048191
  421f48:	cmp	x23, x0
  421f4c:	b.ne	421f78 <ferror@plt+0x20238>  // b.any
  421f50:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421f54:	add	x1, x1, #0xf18
  421f58:	b	421554 <ferror@plt+0x1f814>
  421f5c:	mov	x0, #0xfffa                	// #65530
  421f60:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421f64:	movk	x0, #0x6fff, lsl #16
  421f68:	add	x1, x1, #0xfb0
  421f6c:	cmp	x23, x0
  421f70:	b.eq	421554 <ferror@plt+0x1f814>  // b.none
  421f74:	b	421db0 <ferror@plt+0x20070>
  421f78:	mov	x0, #0xfffc                	// #65532
  421f7c:	movk	x0, #0x6fff, lsl #16
  421f80:	cmp	x23, x0
  421f84:	b.ne	421db0 <ferror@plt+0x20070>  // b.any
  421f88:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421f8c:	add	x1, x1, #0xf00
  421f90:	b	421554 <ferror@plt+0x1f814>
  421f94:	mov	x0, #0x70000000            	// #1879048192
  421f98:	cmp	x23, x0
  421f9c:	b.eq	422020 <ferror@plt+0x202e0>  // b.none
  421fa0:	add	x0, x0, #0x1
  421fa4:	cmp	x23, x0
  421fa8:	b.ne	421d24 <ferror@plt+0x1ffe4>  // b.any
  421fac:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421fb0:	add	x1, x1, #0xfc0
  421fb4:	b	421554 <ferror@plt+0x1f814>
  421fb8:	mov	x0, #0x70000000            	// #1879048192
  421fbc:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421fc0:	cmp	x23, x0
  421fc4:	add	x1, x1, #0xee8
  421fc8:	b.eq	421554 <ferror@plt+0x1f814>  // b.none
  421fcc:	b	421d24 <ferror@plt+0x1ffe4>
  421fd0:	cmp	x2, #0x2
  421fd4:	b.hi	421d24 <ferror@plt+0x1ffe4>  // b.pmore
  421fd8:	ldr	x0, [sp, #96]
  421fdc:	add	x0, x0, #0x888
  421fe0:	ldr	x1, [x0, x2, lsl #3]
  421fe4:	cbz	x1, 421d24 <ferror@plt+0x1ffe4>
  421fe8:	b	421554 <ferror@plt+0x1f814>
  421fec:	adrp	x1, 45d000 <warn@@Base+0xd640>
  421ff0:	add	x1, x1, #0xfd0
  421ff4:	b	421554 <ferror@plt+0x1f814>
  421ff8:	cmp	x2, #0x15
  421ffc:	b.hi	421db0 <ferror@plt+0x20070>  // b.pmore
  422000:	ldr	x0, [sp, #96]
  422004:	add	x0, x0, #0x8a0
  422008:	ldr	x1, [x0, x2, lsl #3]
  42200c:	cbz	x1, 421db0 <ferror@plt+0x20070>
  422010:	b	421554 <ferror@plt+0x1f814>
  422014:	adrp	x1, 45d000 <warn@@Base+0xd640>
  422018:	add	x1, x1, #0xf88
  42201c:	b	421554 <ferror@plt+0x1f814>
  422020:	adrp	x1, 45d000 <warn@@Base+0xd640>
  422024:	add	x1, x1, #0xfe0
  422028:	b	421554 <ferror@plt+0x1f814>
  42202c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422030:	add	x1, x1, #0x10
  422034:	b	421554 <ferror@plt+0x1f814>
  422038:	ldr	x0, [sp, #104]
  42203c:	ldr	x1, [x0, x2, lsl #3]
  422040:	cbz	x1, 421db0 <ferror@plt+0x20070>
  422044:	b	421554 <ferror@plt+0x1f814>
  422048:	adrp	x1, 45d000 <warn@@Base+0xd640>
  42204c:	add	x1, x1, #0xff0
  422050:	b	421554 <ferror@plt+0x1f814>
  422054:	nop
  422058:	sub	sp, sp, #0x110
  42205c:	stp	x29, x30, [sp, #16]
  422060:	add	x29, sp, #0x10
  422064:	stp	x19, x20, [sp, #32]
  422068:	adrp	x19, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  42206c:	add	x19, x19, #0x5a0
  422070:	stp	x21, x22, [sp, #48]
  422074:	ldur	x22, [x19, #-160]
  422078:	stp	x25, x26, [sp, #80]
  42207c:	cbz	x22, 422abc <ferror@plt+0x20d7c>
  422080:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  422084:	stp	x23, x24, [sp, #64]
  422088:	mov	x21, x0
  42208c:	ldr	w25, [x20, #1184]
  422090:	add	x23, x0, #0x8
  422094:	stp	x27, x28, [sp, #96]
  422098:	add	x24, x0, #0x10
  42209c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4220a0:	mov	w2, #0x5                   	// #5
  4220a4:	add	x1, x1, #0x660
  4220a8:	mov	x0, #0x0                   	// #0
  4220ac:	ldur	x26, [x19, #-240]
  4220b0:	cbz	w25, 42229c <ferror@plt+0x2055c>
  4220b4:	bl	401c70 <dcgettext@plt>
  4220b8:	mov	x5, x0
  4220bc:	mov	x2, x26
  4220c0:	mov	x4, x22
  4220c4:	mov	x1, x24
  4220c8:	mov	x0, x23
  4220cc:	mov	x3, #0x1                   	// #1
  4220d0:	bl	4103d0 <ferror@plt+0xe690>
  4220d4:	mov	x26, x0
  4220d8:	cbz	x0, 422bf4 <ferror@plt+0x20eb4>
  4220dc:	mov	x22, x0
  4220e0:	mov	x3, #0x0                   	// #0
  4220e4:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4220e8:	stur	xzr, [x19, #-248]
  4220ec:	b	422104 <ferror@plt+0x203c4>
  4220f0:	ldr	x2, [x25, #920]
  4220f4:	stur	x4, [x19, #-248]
  4220f8:	blr	x2
  4220fc:	ldur	x3, [x19, #-248]
  422100:	cbz	x0, 422124 <ferror@plt+0x203e4>
  422104:	ldur	x2, [x19, #-160]
  422108:	add	x22, x22, #0x8
  42210c:	add	x4, x3, #0x1
  422110:	sub	x0, x22, #0x8
  422114:	add	x2, x26, x2
  422118:	mov	w1, #0x4                   	// #4
  42211c:	cmp	x22, x2
  422120:	b.ls	4220f0 <ferror@plt+0x203b0>  // b.plast
  422124:	mov	x0, x3
  422128:	mov	x1, #0x10                  	// #16
  42212c:	bl	44e9c0 <ferror@plt+0x4cc80>
  422130:	stur	x0, [x19, #-256]
  422134:	mov	x22, x0
  422138:	cbz	x0, 42358c <ferror@plt+0x2184c>
  42213c:	ldur	x0, [x19, #-248]
  422140:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  422144:	mov	x27, x26
  422148:	add	x25, x25, #0x398
  42214c:	add	x0, x22, x0, lsl #4
  422150:	cmp	x22, x0
  422154:	b.cs	42219c <ferror@plt+0x2045c>  // b.hs, b.nlast
  422158:	ldr	x2, [x25]
  42215c:	mov	x0, x27
  422160:	mov	w1, #0x4                   	// #4
  422164:	add	x22, x22, #0x10
  422168:	blr	x2
  42216c:	ldr	x2, [x25]
  422170:	stur	x0, [x22, #-16]
  422174:	mov	w1, #0x4                   	// #4
  422178:	add	x0, x27, #0x4
  42217c:	add	x27, x27, #0x8
  422180:	blr	x2
  422184:	stur	x0, [x22, #-8]
  422188:	ldur	x1, [x19, #-256]
  42218c:	ldur	x0, [x19, #-248]
  422190:	add	x0, x1, x0, lsl #4
  422194:	cmp	x22, x0
  422198:	b.cc	422158 <ferror@plt+0x20418>  // b.lo, b.ul, b.last
  42219c:	add	x20, x20, #0x4a0
  4221a0:	mov	x0, x26
  4221a4:	bl	401bc0 <free@plt>
  4221a8:	ldr	x0, [x20, #3160]
  4221ac:	cbz	x0, 422398 <ferror@plt+0x20658>
  4221b0:	ldr	x0, [x20, #3176]
  4221b4:	cbz	x0, 422c1c <ferror@plt+0x20edc>
  4221b8:	ldur	x0, [x19, #-136]
  4221bc:	cbz	x0, 422d0c <ferror@plt+0x20fcc>
  4221c0:	ldur	w0, [x19, #-148]
  4221c4:	cbz	w0, 4221e8 <ferror@plt+0x204a8>
  4221c8:	ldur	x22, [x19, #-240]
  4221cc:	cbnz	x22, 422afc <ferror@plt+0x20dbc>
  4221d0:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4221d4:	add	x1, x1, #0x868
  4221d8:	mov	w2, #0x5                   	// #5
  4221dc:	mov	x0, #0x0                   	// #0
  4221e0:	bl	401c70 <dcgettext@plt>
  4221e4:	bl	401cc0 <printf@plt>
  4221e8:	ldp	x0, x1, [x19, #-256]
  4221ec:	add	x2, x0, x1, lsl #4
  4221f0:	cmp	x0, x2
  4221f4:	b.cs	422274 <ferror@plt+0x20534>  // b.hs, b.nlast
  4221f8:	adrp	x22, 481000 <warn@@Base+0x31640>
  4221fc:	add	x22, x22, #0x570
  422200:	add	x23, x22, #0xb90
  422204:	mov	x24, x0
  422208:	ldur	w2, [x19, #-148]
  42220c:	cbnz	w2, 4227a4 <ferror@plt+0x20a64>
  422210:	ldr	x2, [x24]
  422214:	mov	x3, #0xfdfb                	// #65019
  422218:	movk	x3, #0x6fff, lsl #16
  42221c:	cmp	x2, x3
  422220:	b.hi	422650 <ferror@plt+0x20910>  // b.pmore
  422224:	mov	x3, #0xfdf8                	// #65016
  422228:	movk	x3, #0x6fff, lsl #16
  42222c:	cmp	x2, x3
  422230:	b.hi	422260 <ferror@plt+0x20520>  // b.pmore
  422234:	cmp	x2, #0x18
  422238:	b.eq	422264 <ferror@plt+0x20524>  // b.none
  42223c:	b.ls	4224e0 <ferror@plt+0x207a0>  // b.plast
  422240:	cmp	x2, #0x1e
  422244:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  422248:	b.ls	4225f4 <ferror@plt+0x208b4>  // b.plast
  42224c:	mov	x0, #0xfdf5                	// #65013
  422250:	movk	x0, #0x6fff, lsl #16
  422254:	cmp	x2, x0
  422258:	b.ne	422488 <ferror@plt+0x20748>  // b.any
  42225c:	nop
  422260:	ldp	x0, x1, [x19, #-256]
  422264:	add	x24, x24, #0x10
  422268:	add	x2, x0, x1, lsl #4
  42226c:	cmp	x24, x2
  422270:	b.cc	422208 <ferror@plt+0x204c8>  // b.lo, b.ul, b.last
  422274:	ldp	x23, x24, [sp, #64]
  422278:	ldp	x27, x28, [sp, #96]
  42227c:	mov	w25, #0x1                   	// #1
  422280:	mov	w0, w25
  422284:	ldp	x29, x30, [sp, #16]
  422288:	ldp	x19, x20, [sp, #32]
  42228c:	ldp	x21, x22, [sp, #48]
  422290:	ldp	x25, x26, [sp, #80]
  422294:	add	sp, sp, #0x110
  422298:	ret
  42229c:	bl	401c70 <dcgettext@plt>
  4222a0:	mov	x5, x0
  4222a4:	mov	x2, x26
  4222a8:	mov	x4, x22
  4222ac:	mov	x1, x24
  4222b0:	mov	x0, x23
  4222b4:	mov	x3, #0x1                   	// #1
  4222b8:	bl	4103d0 <ferror@plt+0xe690>
  4222bc:	mov	x26, x0
  4222c0:	cbz	x0, 422bf4 <ferror@plt+0x20eb4>
  4222c4:	mov	x22, x0
  4222c8:	mov	x3, #0x0                   	// #0
  4222cc:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4222d0:	stur	xzr, [x19, #-248]
  4222d4:	b	4222ec <ferror@plt+0x205ac>
  4222d8:	ldr	x2, [x27, #920]
  4222dc:	stur	x4, [x19, #-248]
  4222e0:	blr	x2
  4222e4:	ldur	x3, [x19, #-248]
  4222e8:	cbz	x0, 42230c <ferror@plt+0x205cc>
  4222ec:	ldur	x2, [x19, #-160]
  4222f0:	add	x22, x22, #0x10
  4222f4:	add	x4, x3, #0x1
  4222f8:	sub	x0, x22, #0x10
  4222fc:	add	x2, x26, x2
  422300:	mov	w1, #0x8                   	// #8
  422304:	cmp	x22, x2
  422308:	b.ls	4222d8 <ferror@plt+0x20598>  // b.plast
  42230c:	mov	x0, x3
  422310:	mov	x1, #0x10                  	// #16
  422314:	bl	44e9c0 <ferror@plt+0x4cc80>
  422318:	stur	x0, [x19, #-256]
  42231c:	mov	x22, x0
  422320:	cbz	x0, 423560 <ferror@plt+0x21820>
  422324:	ldur	x0, [x19, #-248]
  422328:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42232c:	mov	x27, x26
  422330:	add	x25, x25, #0x398
  422334:	add	x0, x22, x0, lsl #4
  422338:	cmp	x22, x0
  42233c:	b.cs	42219c <ferror@plt+0x2045c>  // b.hs, b.nlast
  422340:	ldr	x2, [x25]
  422344:	mov	x0, x27
  422348:	mov	w1, #0x8                   	// #8
  42234c:	add	x22, x22, #0x10
  422350:	blr	x2
  422354:	ldr	x2, [x25]
  422358:	stur	x0, [x22, #-16]
  42235c:	mov	w1, #0x8                   	// #8
  422360:	add	x0, x27, #0x8
  422364:	add	x27, x27, #0x10
  422368:	blr	x2
  42236c:	stur	x0, [x22, #-8]
  422370:	ldur	x1, [x19, #-256]
  422374:	ldur	x0, [x19, #-248]
  422378:	add	x0, x1, x0, lsl #4
  42237c:	cmp	x22, x0
  422380:	b.cc	422340 <ferror@plt+0x20600>  // b.lo, b.ul, b.last
  422384:	add	x20, x20, #0x4a0
  422388:	mov	x0, x26
  42238c:	bl	401bc0 <free@plt>
  422390:	ldr	x0, [x20, #3160]
  422394:	cbnz	x0, 4221b0 <ferror@plt+0x20470>
  422398:	ldp	x2, x0, [x19, #-256]
  42239c:	lsl	x0, x0, #4
  4223a0:	add	x1, x2, x0
  4223a4:	cmp	x2, x1
  4223a8:	b.cs	4221b0 <ferror@plt+0x20470>  // b.hs, b.nlast
  4223ac:	adrp	x26, 45e000 <warn@@Base+0xe640>
  4223b0:	adrp	x25, 45e000 <warn@@Base+0xe640>
  4223b4:	add	x26, x26, #0x6f8
  4223b8:	add	x25, x25, #0x6c8
  4223bc:	mov	x22, x2
  4223c0:	b	4223d4 <ferror@plt+0x20694>
  4223c4:	add	x22, x22, #0x10
  4223c8:	add	x1, x2, x0
  4223cc:	cmp	x22, x1
  4223d0:	b.cs	4221b0 <ferror@plt+0x20470>  // b.hs, b.nlast
  4223d4:	ldr	x1, [x22]
  4223d8:	cmp	x1, #0x6
  4223dc:	b.ne	4223c4 <ferror@plt+0x20684>  // b.any
  4223e0:	ldr	x1, [x22, #8]
  4223e4:	mov	x0, x21
  4223e8:	mov	x2, #0x0                   	// #0
  4223ec:	str	x1, [x20, #3888]
  4223f0:	bl	4110c0 <ferror@plt+0xf380>
  4223f4:	str	x0, [sp, #168]
  4223f8:	ldr	x1, [x21, #16]
  4223fc:	cmp	x0, x1
  422400:	b.hi	42351c <ferror@plt+0x217dc>  // b.pmore
  422404:	ldr	x2, [x20, #3368]
  422408:	sub	x1, x1, x0
  42240c:	cbz	x2, 422418 <ferror@plt+0x206d8>
  422410:	ldur	x1, [x19, #-144]
  422414:	sub	x1, x1, x0
  422418:	ldr	w0, [x20]
  42241c:	str	x1, [sp, #176]
  422420:	ldr	x2, [x21, #136]
  422424:	ldr	x1, [x20, #3160]
  422428:	cbz	w0, 422ba8 <ferror@plt+0x20e68>
  42242c:	mov	x0, #0x10                  	// #16
  422430:	str	w2, [sp, #144]
  422434:	str	x0, [sp, #200]
  422438:	cbz	x1, 422460 <ferror@plt+0x20720>
  42243c:	mov	x1, x25
  422440:	mov	w2, #0x5                   	// #5
  422444:	mov	x0, #0x0                   	// #0
  422448:	bl	401c70 <dcgettext@plt>
  42244c:	bl	44f3e8 <error@@Base>
  422450:	ldr	x0, [x20, #3160]
  422454:	bl	401bc0 <free@plt>
  422458:	ldr	w0, [x20]
  42245c:	cbz	w0, 422bb8 <ferror@plt+0x20e78>
  422460:	add	x1, sp, #0x90
  422464:	add	x2, x20, #0xc60
  422468:	mov	x0, x21
  42246c:	bl	411b20 <ferror@plt+0xfde0>
  422470:	ldr	x1, [x20, #3168]
  422474:	str	x0, [x20, #3160]
  422478:	cbz	x1, 422bd4 <ferror@plt+0x20e94>
  42247c:	ldp	x2, x0, [x19, #-256]
  422480:	lsl	x0, x0, #4
  422484:	b	4223c4 <ferror@plt+0x20684>
  422488:	mov	x0, #0xffffffffffff020a    	// #-65014
  42248c:	movk	x0, #0x9000, lsl #16
  422490:	add	x0, x2, x0
  422494:	cmp	x0, #0x1
  422498:	b.ls	422260 <ferror@plt+0x20520>  // b.plast
  42249c:	ldur	w0, [x19, #-148]
  4224a0:	cbz	w0, 422260 <ferror@plt+0x20520>
  4224a4:	ldrh	w0, [x21, #82]
  4224a8:	cmp	w0, #0x32
  4224ac:	b.eq	4236c0 <ferror@plt+0x21980>  // b.none
  4224b0:	b.hi	422f28 <ferror@plt+0x211e8>  // b.pmore
  4224b4:	cmp	w0, #0xf
  4224b8:	b.eq	4235a8 <ferror@plt+0x21868>  // b.none
  4224bc:	b.ls	422ec0 <ferror@plt+0x21180>  // b.plast
  4224c0:	ldr	x27, [x24, #8]
  4224c4:	adrp	x26, 457000 <warn@@Base+0x7640>
  4224c8:	add	x0, x26, #0xfd0
  4224cc:	bl	401cc0 <printf@plt>
  4224d0:	mov	x1, x27
  4224d4:	adrp	x28, 4ac000 <warn@@Base+0x5c640>
  4224d8:	adrp	x0, 45d000 <warn@@Base+0xd640>
  4224dc:	b	4226c8 <ferror@plt+0x20988>
  4224e0:	cmp	x2, #0x14
  4224e4:	b.hi	4225e8 <ferror@plt+0x208a8>  // b.pmore
  4224e8:	mov	x0, #0x1                   	// #1
  4224ec:	mov	x1, #0xf0fb                	// #61691
  4224f0:	movk	x1, #0x3, lsl #16
  4224f4:	lsl	x0, x0, x2
  4224f8:	tst	x0, x1
  4224fc:	b.eq	422568 <ferror@plt+0x20828>  // b.none
  422500:	add	x0, x20, #0xf00
  422504:	ldur	w1, [x19, #-148]
  422508:	ldr	x27, [x24, #8]
  42250c:	str	x27, [x0, x2, lsl #3]
  422510:	cbz	w1, 422260 <ferror@plt+0x20520>
  422514:	ldr	x0, [x20, #3176]
  422518:	cbz	x0, 422b40 <ferror@plt+0x20e00>
  42251c:	ldr	x1, [x20, #3184]
  422520:	cmp	x27, x1
  422524:	b.cs	422b40 <ferror@plt+0x20e00>  // b.hs, b.nlast
  422528:	add	x26, x0, x27
  42252c:	cmp	x2, #0xf
  422530:	b.eq	423978 <ferror@plt+0x21c38>  // b.none
  422534:	b.hi	4234f4 <ferror@plt+0x217b4>  // b.pmore
  422538:	cmp	x2, #0x1
  42253c:	b.eq	42392c <ferror@plt+0x21bec>  // b.none
  422540:	cmp	x2, #0xe
  422544:	b.ne	422b40 <ferror@plt+0x20e00>  // b.any
  422548:	mov	w2, #0x5                   	// #5
  42254c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422550:	mov	x0, #0x0                   	// #0
  422554:	add	x1, x1, #0xbb8
  422558:	bl	401c70 <dcgettext@plt>
  42255c:	mov	x1, x26
  422560:	bl	401cc0 <printf@plt>
  422564:	b	422b5c <ferror@plt+0x20e1c>
  422568:	mov	x1, #0xf04                 	// #3844
  42256c:	movk	x1, #0xc, lsl #16
  422570:	tst	x0, x1
  422574:	b.eq	4225bc <ferror@plt+0x2087c>  // b.none
  422578:	add	x0, x20, #0xf00
  42257c:	ldur	w3, [x19, #-148]
  422580:	ldr	x1, [x24, #8]
  422584:	str	x1, [x0, x2, lsl #3]
  422588:	cbz	w3, 422260 <ferror@plt+0x20520>
  42258c:	ldr	x1, [x24, #8]
  422590:	adrp	x0, 45e000 <warn@@Base+0xe640>
  422594:	add	x0, x0, #0xc00
  422598:	bl	401cc0 <printf@plt>
  42259c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4225a0:	add	x1, x1, #0xc08
  4225a4:	mov	w2, #0x5                   	// #5
  4225a8:	mov	x0, #0x0                   	// #0
  4225ac:	bl	401c70 <dcgettext@plt>
  4225b0:	bl	401cc0 <printf@plt>
  4225b4:	ldp	x0, x1, [x19, #-256]
  4225b8:	b	422264 <ferror@plt+0x20524>
  4225bc:	tbz	w0, #20, 42249c <ferror@plt+0x2075c>
  4225c0:	ldur	w0, [x19, #-148]
  4225c4:	ldr	x2, [x24, #8]
  4225c8:	str	x2, [x20, #4000]
  4225cc:	cbz	w0, 422260 <ferror@plt+0x20520>
  4225d0:	add	x1, x21, #0x52
  4225d4:	add	x0, x21, #0x1f
  4225d8:	bl	4052f0 <ferror@plt+0x35b0>
  4225dc:	bl	401b70 <puts@plt>
  4225e0:	ldp	x0, x1, [x19, #-256]
  4225e4:	b	422264 <ferror@plt+0x20524>
  4225e8:	cmp	x2, #0x18
  4225ec:	b.ne	422500 <ferror@plt+0x207c0>  // b.any
  4225f0:	b	42249c <ferror@plt+0x2075c>
  4225f4:	cmp	x2, #0x1c
  4225f8:	b.hi	422640 <ferror@plt+0x20900>  // b.pmore
  4225fc:	cmp	x2, #0x1a
  422600:	b.hi	422260 <ferror@plt+0x20520>  // b.pmore
  422604:	ldur	w0, [x19, #-148]
  422608:	cbz	w0, 422260 <ferror@plt+0x20520>
  42260c:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  422610:	adrp	x26, 457000 <warn@@Base+0x7640>
  422614:	add	x27, x27, #0x488
  422618:	add	x26, x26, #0xfd0
  42261c:	nop
  422620:	ldr	x28, [x24, #8]
  422624:	mov	x0, x26
  422628:	bl	401cc0 <printf@plt>
  42262c:	mov	x1, x28
  422630:	adrp	x0, 45d000 <warn@@Base+0xd640>
  422634:	add	x0, x0, #0x4d0
  422638:	bl	401cc0 <printf@plt>
  42263c:	b	422a68 <ferror@plt+0x20d28>
  422640:	cmp	x2, #0x1d
  422644:	b.eq	422500 <ferror@plt+0x207c0>  // b.none
  422648:	mov	x2, #0x1e                  	// #30
  42264c:	b	42249c <ferror@plt+0x2075c>
  422650:	mov	x0, #0xfefc                	// #65276
  422654:	movk	x0, #0x6fff, lsl #16
  422658:	cmp	x2, x0
  42265c:	b.hi	4226e0 <ferror@plt+0x209a0>  // b.pmore
  422660:	mov	x0, #0xfef9                	// #65273
  422664:	movk	x0, #0x6fff, lsl #16
  422668:	cmp	x2, x0
  42266c:	b.hi	422260 <ferror@plt+0x20520>  // b.pmore
  422670:	mov	x0, #0xfdfd                	// #65021
  422674:	movk	x0, #0x6fff, lsl #16
  422678:	cmp	x2, x0
  42267c:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  422680:	b.ls	422724 <ferror@plt+0x209e4>  // b.plast
  422684:	mov	x0, #0xfdff                	// #65023
  422688:	movk	x0, #0x6fff, lsl #16
  42268c:	cmp	x2, x0
  422690:	b.ls	422604 <ferror@plt+0x208c4>  // b.plast
  422694:	add	x0, x0, #0xf6
  422698:	cmp	x2, x0
  42269c:	b.ne	42249c <ferror@plt+0x2075c>  // b.any
  4226a0:	ldur	w0, [x19, #-148]
  4226a4:	ldr	x27, [x24, #8]
  4226a8:	stur	x27, [x19, #-216]
  4226ac:	cbz	w0, 422260 <ferror@plt+0x20520>
  4226b0:	adrp	x26, 457000 <warn@@Base+0x7640>
  4226b4:	add	x0, x26, #0xfd0
  4226b8:	bl	401cc0 <printf@plt>
  4226bc:	adrp	x28, 4ac000 <warn@@Base+0x5c640>
  4226c0:	mov	x1, x27
  4226c4:	adrp	x0, 45d000 <warn@@Base+0xd640>
  4226c8:	add	x0, x0, #0x4d0
  4226cc:	bl	401cc0 <printf@plt>
  4226d0:	ldr	x1, [x28, #1160]
  4226d4:	mov	w0, #0xa                   	// #10
  4226d8:	bl	401990 <putc@plt>
  4226dc:	b	422260 <ferror@plt+0x20520>
  4226e0:	mov	x0, #0xfffb                	// #65531
  4226e4:	movk	x0, #0x6fff, lsl #16
  4226e8:	cmp	x2, x0
  4226ec:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  4226f0:	b.ls	42277c <ferror@plt+0x20a3c>  // b.plast
  4226f4:	mov	x0, #0xfffd                	// #65533
  4226f8:	movk	x0, #0x7fff, lsl #16
  4226fc:	cmp	x2, x0
  422700:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  422704:	mov	x0, #0x7ffffffe            	// #2147483646
  422708:	cmp	x2, x0
  42270c:	b.cc	42273c <ferror@plt+0x209fc>  // b.lo, b.ul, b.last
  422710:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  422714:	mov	x0, #0x7fffffff            	// #2147483647
  422718:	cmp	x2, x0
  42271c:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  422720:	b	42249c <ferror@plt+0x2075c>
  422724:	mov	x1, #0xfdfc                	// #65020
  422728:	movk	x1, #0x6fff, lsl #16
  42272c:	cmp	x2, x1
  422730:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  422734:	mov	x2, x0
  422738:	b	42249c <ferror@plt+0x2075c>
  42273c:	and	x1, x2, #0xfffffffffffffffd
  422740:	mov	x0, #0xfffd                	// #65533
  422744:	movk	x0, #0x6fff, lsl #16
  422748:	cmp	x1, x0
  42274c:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  422750:	mov	x0, #0xffffffffffff0010    	// #-65520
  422754:	movk	x0, #0x9000, lsl #16
  422758:	add	x0, x2, x0
  42275c:	cmp	x0, #0xf
  422760:	b.hi	422260 <ferror@plt+0x20520>  // b.pmore
  422764:	add	x0, x20, #0xe70
  422768:	mov	w1, #0x6fffffff            	// #1879048191
  42276c:	sub	x1, x1, x2
  422770:	ldr	x3, [x24, #8]
  422774:	str	x3, [x0, x1, lsl #3]
  422778:	b	42249c <ferror@plt+0x2075c>
  42277c:	mov	x0, #0xfeff                	// #65279
  422780:	movk	x0, #0x6fff, lsl #16
  422784:	cmp	x2, x0
  422788:	b.eq	422260 <ferror@plt+0x20520>  // b.none
  42278c:	mov	x0, #0xffffffffffff0007    	// #-65529
  422790:	movk	x0, #0x9000, lsl #16
  422794:	add	x0, x2, x0
  422798:	cmp	x0, #0x1
  42279c:	b.hi	422750 <ferror@plt+0x20a10>  // b.pmore
  4227a0:	b	422260 <ferror@plt+0x20520>
  4227a4:	adrp	x28, 4ac000 <warn@@Base+0x5c640>
  4227a8:	mov	w0, #0x20                  	// #32
  4227ac:	adrp	x26, 457000 <warn@@Base+0x7640>
  4227b0:	add	x26, x26, #0xfd0
  4227b4:	ldr	x1, [x28, #1160]
  4227b8:	add	x27, x28, #0x488
  4227bc:	bl	401990 <putc@plt>
  4227c0:	mov	x0, x26
  4227c4:	ldr	x25, [x24]
  4227c8:	bl	401cc0 <printf@plt>
  4227cc:	ldr	w0, [x20]
  4227d0:	cbnz	w0, 422aa8 <ferror@plt+0x20d68>
  4227d4:	ldr	x0, [x28, #1160]
  4227d8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4227dc:	mov	x2, x25
  4227e0:	add	x1, x1, #0x88
  4227e4:	bl	401d20 <fprintf@plt>
  4227e8:	ldr	x2, [x24]
  4227ec:	add	x1, x21, #0x52
  4227f0:	add	x0, x21, #0x1f
  4227f4:	bl	4052f0 <ferror@plt+0x35b0>
  4227f8:	mov	x28, x0
  4227fc:	ldr	w3, [x20]
  422800:	mov	w1, #0x1b                  	// #27
  422804:	mov	w2, #0x13                  	// #19
  422808:	cmp	w3, #0x0
  42280c:	csel	w25, w1, w2, ne  // ne = any
  422810:	bl	401900 <strlen@plt>
  422814:	sub	w2, w25, w0
  422818:	mov	x1, x28
  42281c:	adrp	x3, 460000 <warn@@Base+0x10640>
  422820:	adrp	x0, 45e000 <warn@@Base+0xe640>
  422824:	add	x3, x3, #0x718
  422828:	add	x0, x0, #0x910
  42282c:	bl	401cc0 <printf@plt>
  422830:	ldr	x2, [x24]
  422834:	mov	x0, #0xfdfb                	// #65019
  422838:	movk	x0, #0x6fff, lsl #16
  42283c:	cmp	x2, x0
  422840:	b.hi	4228c0 <ferror@plt+0x20b80>  // b.pmore
  422844:	mov	x0, #0xfdf8                	// #65016
  422848:	movk	x0, #0x6fff, lsl #16
  42284c:	cmp	x2, x0
  422850:	b.hi	422984 <ferror@plt+0x20c44>  // b.pmore
  422854:	cmp	x2, #0x18
  422858:	b.eq	422f9c <ferror@plt+0x2125c>  // b.none
  42285c:	b.ls	4224e0 <ferror@plt+0x207a0>  // b.plast
  422860:	cmp	x2, #0x1e
  422864:	b.eq	422fec <ferror@plt+0x212ac>  // b.none
  422868:	b.ls	42298c <ferror@plt+0x20c4c>  // b.plast
  42286c:	mov	x0, #0xfdf5                	// #65013
  422870:	movk	x0, #0x6fff, lsl #16
  422874:	cmp	x2, x0
  422878:	b.ne	422970 <ferror@plt+0x20c30>  // b.any
  42287c:	ldur	w0, [x19, #-148]
  422880:	cbz	w0, 422260 <ferror@plt+0x20520>
  422884:	ldr	x1, [x24, #8]
  422888:	add	x0, sp, #0x90
  42288c:	str	x1, [sp, #144]
  422890:	bl	401ab0 <gmtime@plt>
  422894:	mov	x1, x0
  422898:	cbz	x0, 423620 <ferror@plt+0x218e0>
  42289c:	ldp	w6, w5, [x1]
  4228a0:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4228a4:	ldp	w4, w3, [x1, #8]
  4228a8:	add	x0, x0, #0xc50
  4228ac:	ldp	w2, w1, [x1, #16]
  4228b0:	add	w2, w2, #0x1
  4228b4:	add	w1, w1, #0x76c
  4228b8:	bl	401cc0 <printf@plt>
  4228bc:	b	422260 <ferror@plt+0x20520>
  4228c0:	mov	x0, #0xfefc                	// #65276
  4228c4:	movk	x0, #0x6fff, lsl #16
  4228c8:	cmp	x2, x0
  4228cc:	b.hi	4229a4 <ferror@plt+0x20c64>  // b.pmore
  4228d0:	mov	x1, #0xfef9                	// #65273
  4228d4:	movk	x1, #0x6fff, lsl #16
  4228d8:	cmp	x2, x1
  4228dc:	b.hi	423b6c <ferror@plt+0x21e2c>  // b.pmore
  4228e0:	mov	x0, #0xfdfd                	// #65021
  4228e4:	movk	x0, #0x6fff, lsl #16
  4228e8:	cmp	x2, x0
  4228ec:	b.eq	422fa8 <ferror@plt+0x21268>  // b.none
  4228f0:	b.hi	422684 <ferror@plt+0x20944>  // b.pmore
  4228f4:	mov	x1, #0xfdfc                	// #65020
  4228f8:	movk	x1, #0x6fff, lsl #16
  4228fc:	cmp	x2, x1
  422900:	b.ne	422734 <ferror@plt+0x209f4>  // b.any
  422904:	ldur	w0, [x19, #-148]
  422908:	cbz	w0, 422260 <ferror@plt+0x20520>
  42290c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422910:	add	x1, x1, #0x9b0
  422914:	mov	w2, #0x5                   	// #5
  422918:	mov	x0, #0x0                   	// #0
  42291c:	bl	401c70 <dcgettext@plt>
  422920:	bl	401cc0 <printf@plt>
  422924:	ldr	x26, [x24, #8]
  422928:	cbz	x26, 422b9c <ferror@plt+0x20e5c>
  42292c:	tbnz	w26, #0, 4238c0 <ferror@plt+0x21b80>
  422930:	tbz	w26, #1, 42294c <ferror@plt+0x20c0c>
  422934:	adrp	x0, 45e000 <warn@@Base+0xe640>
  422938:	eor	x26, x26, #0x2
  42293c:	add	x0, x0, #0x9d0
  422940:	bl	401cc0 <printf@plt>
  422944:	nop
  422948:	cbz	x26, 42295c <ferror@plt+0x20c1c>
  42294c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  422950:	mov	x1, x26
  422954:	add	x0, x0, #0x6c0
  422958:	bl	401cc0 <printf@plt>
  42295c:	adrp	x0, 484000 <warn@@Base+0x34640>
  422960:	add	x0, x0, #0x810
  422964:	bl	401b70 <puts@plt>
  422968:	ldp	x0, x1, [x19, #-256]
  42296c:	b	422264 <ferror@plt+0x20524>
  422970:	mov	x0, #0xffffffffffff020a    	// #-65014
  422974:	movk	x0, #0x9000, lsl #16
  422978:	add	x0, x2, x0
  42297c:	cmp	x0, #0x1
  422980:	b.hi	42249c <ferror@plt+0x2075c>  // b.pmore
  422984:	ldur	w3, [x19, #-148]
  422988:	b	422588 <ferror@plt+0x20848>
  42298c:	cmp	x2, #0x1c
  422990:	b.hi	422640 <ferror@plt+0x20900>  // b.pmore
  422994:	cmp	x2, #0x1a
  422998:	b.ls	422604 <ferror@plt+0x208c4>  // b.plast
  42299c:	ldur	w3, [x19, #-148]
  4229a0:	b	422588 <ferror@plt+0x20848>
  4229a4:	mov	x0, #0xfffb                	// #65531
  4229a8:	movk	x0, #0x6fff, lsl #16
  4229ac:	cmp	x2, x0
  4229b0:	b.eq	422b74 <ferror@plt+0x20e34>  // b.none
  4229b4:	b.ls	422a2c <ferror@plt+0x20cec>  // b.plast
  4229b8:	mov	x0, #0xfffd                	// #65533
  4229bc:	movk	x0, #0x7fff, lsl #16
  4229c0:	cmp	x2, x0
  4229c4:	b.eq	423c38 <ferror@plt+0x21ef8>  // b.none
  4229c8:	mov	x0, #0x7ffffffe            	// #2147483646
  4229cc:	cmp	x2, x0
  4229d0:	b.cc	422a7c <ferror@plt+0x20d3c>  // b.lo, b.ul, b.last
  4229d4:	b.eq	423be0 <ferror@plt+0x21ea0>  // b.none
  4229d8:	mov	x0, #0x7fffffff            	// #2147483647
  4229dc:	cmp	x2, x0
  4229e0:	b.ne	42249c <ferror@plt+0x2075c>  // b.any
  4229e4:	ldur	w0, [x19, #-148]
  4229e8:	cbz	w0, 422260 <ferror@plt+0x20520>
  4229ec:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4229f0:	add	x1, x1, #0x950
  4229f4:	mov	w2, #0x5                   	// #5
  4229f8:	mov	x0, #0x0                   	// #0
  4229fc:	bl	401c70 <dcgettext@plt>
  422a00:	bl	401cc0 <printf@plt>
  422a04:	ldr	x0, [x20, #3176]
  422a08:	cbz	x0, 422a1c <ferror@plt+0x20cdc>
  422a0c:	ldr	x1, [x24, #8]
  422a10:	ldr	x2, [x20, #3184]
  422a14:	cmp	x1, x2
  422a18:	b.cc	423548 <ferror@plt+0x21808>  // b.lo, b.ul, b.last
  422a1c:	adrp	x0, 45a000 <warn@@Base+0xa640>
  422a20:	add	x0, x0, #0x500
  422a24:	bl	401cc0 <printf@plt>
  422a28:	b	422620 <ferror@plt+0x208e0>
  422a2c:	mov	x0, #0xfeff                	// #65279
  422a30:	movk	x0, #0x6fff, lsl #16
  422a34:	cmp	x2, x0
  422a38:	b.eq	422f68 <ferror@plt+0x21228>  // b.none
  422a3c:	mov	x0, #0xffffffffffff0007    	// #-65529
  422a40:	movk	x0, #0x9000, lsl #16
  422a44:	add	x0, x2, x0
  422a48:	cmp	x0, #0x1
  422a4c:	b.hi	422a90 <ferror@plt+0x20d50>  // b.pmore
  422a50:	ldur	w0, [x19, #-148]
  422a54:	cbz	w0, 422260 <ferror@plt+0x20520>
  422a58:	ldr	x1, [x24, #8]
  422a5c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  422a60:	add	x0, x0, #0xc00
  422a64:	bl	401cc0 <printf@plt>
  422a68:	ldr	x1, [x27]
  422a6c:	mov	w0, #0xa                   	// #10
  422a70:	bl	401990 <putc@plt>
  422a74:	ldp	x0, x1, [x19, #-256]
  422a78:	b	422264 <ferror@plt+0x20524>
  422a7c:	and	x1, x2, #0xfffffffffffffffd
  422a80:	mov	x0, #0xfffd                	// #65533
  422a84:	movk	x0, #0x6fff, lsl #16
  422a88:	cmp	x1, x0
  422a8c:	b.eq	422a50 <ferror@plt+0x20d10>  // b.none
  422a90:	mov	x0, #0xffffffffffff0010    	// #-65520
  422a94:	movk	x0, #0x9000, lsl #16
  422a98:	add	x0, x2, x0
  422a9c:	cmp	x0, #0xf
  422aa0:	b.hi	42249c <ferror@plt+0x2075c>  // b.pmore
  422aa4:	b	422764 <ferror@plt+0x20a24>
  422aa8:	mov	x1, x25
  422aac:	adrp	x0, 458000 <warn@@Base+0x8640>
  422ab0:	add	x0, x0, #0x80
  422ab4:	bl	401cc0 <printf@plt>
  422ab8:	b	4227e8 <ferror@plt+0x20aa8>
  422abc:	ldur	w0, [x19, #-148]
  422ac0:	cbz	w0, 42227c <ferror@plt+0x2053c>
  422ac4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422ac8:	add	x1, x1, #0x630
  422acc:	mov	w2, #0x5                   	// #5
  422ad0:	mov	w25, #0x1                   	// #1
  422ad4:	mov	x0, #0x0                   	// #0
  422ad8:	bl	401c70 <dcgettext@plt>
  422adc:	bl	401cc0 <printf@plt>
  422ae0:	mov	w0, w25
  422ae4:	ldp	x29, x30, [sp, #16]
  422ae8:	ldp	x19, x20, [sp, #32]
  422aec:	ldp	x21, x22, [sp, #48]
  422af0:	ldp	x25, x26, [sp, #80]
  422af4:	add	sp, sp, #0x110
  422af8:	ret
  422afc:	ldur	x23, [x19, #-248]
  422b00:	mov	w4, #0x5                   	// #5
  422b04:	adrp	x2, 45e000 <warn@@Base+0xe640>
  422b08:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422b0c:	mov	x3, x23
  422b10:	add	x2, x2, #0x8a0
  422b14:	add	x1, x1, #0x8d8
  422b18:	mov	x0, #0x0                   	// #0
  422b1c:	bl	401c20 <dcngettext@plt>
  422b20:	mov	x2, x23
  422b24:	mov	x1, x22
  422b28:	bl	401cc0 <printf@plt>
  422b2c:	ldur	w0, [x19, #-148]
  422b30:	cbz	w0, 4221e8 <ferror@plt+0x204a8>
  422b34:	b	4221d0 <ferror@plt+0x20490>
  422b38:	ldr	x27, [x24, #8]
  422b3c:	stp	x27, x27, [x19, #-216]
  422b40:	adrp	x26, 457000 <warn@@Base+0x7640>
  422b44:	add	x0, x26, #0xfd0
  422b48:	bl	401cc0 <printf@plt>
  422b4c:	adrp	x0, 45d000 <warn@@Base+0xd640>
  422b50:	mov	x1, x27
  422b54:	add	x0, x0, #0x4d0
  422b58:	bl	401cc0 <printf@plt>
  422b5c:	adrp	x28, 4ac000 <warn@@Base+0x5c640>
  422b60:	mov	w0, #0xa                   	// #10
  422b64:	ldr	x1, [x28, #1160]
  422b68:	bl	401990 <putc@plt>
  422b6c:	ldp	x0, x1, [x19, #-256]
  422b70:	b	422264 <ferror@plt+0x20524>
  422b74:	ldur	w0, [x19, #-148]
  422b78:	cbz	w0, 422260 <ferror@plt+0x20520>
  422b7c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422b80:	add	x1, x1, #0x9b0
  422b84:	mov	w2, #0x5                   	// #5
  422b88:	mov	x0, #0x0                   	// #0
  422b8c:	bl	401c70 <dcgettext@plt>
  422b90:	bl	401cc0 <printf@plt>
  422b94:	ldr	x26, [x24, #8]
  422b98:	cbnz	x26, 423110 <ferror@plt+0x213d0>
  422b9c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422ba0:	add	x1, x1, #0x9b8
  422ba4:	b	4225a4 <ferror@plt+0x20864>
  422ba8:	mov	x0, #0x18                  	// #24
  422bac:	str	w2, [sp, #144]
  422bb0:	str	x0, [sp, #200]
  422bb4:	cbnz	x1, 42243c <ferror@plt+0x206fc>
  422bb8:	add	x1, sp, #0x90
  422bbc:	add	x2, x20, #0xc60
  422bc0:	mov	x0, x21
  422bc4:	bl	411f68 <ferror@plt+0x10228>
  422bc8:	ldr	x1, [x20, #3168]
  422bcc:	str	x0, [x20, #3160]
  422bd0:	cbnz	x1, 42247c <ferror@plt+0x2073c>
  422bd4:	mov	x1, x26
  422bd8:	mov	w2, #0x5                   	// #5
  422bdc:	mov	x0, #0x0                   	// #0
  422be0:	bl	401c70 <dcgettext@plt>
  422be4:	bl	44f3e8 <error@@Base>
  422be8:	ldp	x2, x0, [x19, #-256]
  422bec:	lsl	x0, x0, #4
  422bf0:	b	4223c4 <ferror@plt+0x20684>
  422bf4:	mov	w25, #0x0                   	// #0
  422bf8:	mov	w0, w25
  422bfc:	ldp	x29, x30, [sp, #16]
  422c00:	ldp	x19, x20, [sp, #32]
  422c04:	ldp	x21, x22, [sp, #48]
  422c08:	ldp	x23, x24, [sp, #64]
  422c0c:	ldp	x25, x26, [sp, #80]
  422c10:	ldp	x27, x28, [sp, #96]
  422c14:	add	sp, sp, #0x110
  422c18:	ret
  422c1c:	ldp	x2, x1, [x19, #-256]
  422c20:	lsl	x1, x1, #4
  422c24:	add	x0, x2, x1
  422c28:	cmp	x2, x0
  422c2c:	b.cs	4221c0 <ferror@plt+0x20480>  // b.hs, b.nlast
  422c30:	adrp	x26, 45e000 <warn@@Base+0xe640>
  422c34:	adrp	x25, 45e000 <warn@@Base+0xe640>
  422c38:	add	x26, x26, #0x798
  422c3c:	add	x25, x25, #0x770
  422c40:	mov	x22, x2
  422c44:	b	422c58 <ferror@plt+0x20f18>
  422c48:	add	x22, x22, #0x10
  422c4c:	add	x0, x2, x1
  422c50:	cmp	x22, x0
  422c54:	b.cs	4221b8 <ferror@plt+0x20478>  // b.hs, b.nlast
  422c58:	ldr	x0, [x22]
  422c5c:	cmp	x0, #0x5
  422c60:	b.ne	422c48 <ferror@plt+0x20f08>  // b.any
  422c64:	ldr	x1, [x22, #8]
  422c68:	mov	x0, x21
  422c6c:	mov	x2, #0x0                   	// #0
  422c70:	str	x1, [x20, #3880]
  422c74:	bl	4110c0 <ferror@plt+0xf380>
  422c78:	mov	x28, x0
  422c7c:	ldr	x1, [x20, #3368]
  422c80:	cbz	x1, 422d00 <ferror@plt+0x20fc0>
  422c84:	ldur	x27, [x19, #-144]
  422c88:	sub	x27, x27, x0
  422c8c:	mov	x1, x25
  422c90:	cmp	x27, #0x0
  422c94:	mov	w2, #0x5                   	// #5
  422c98:	mov	x0, #0x0                   	// #0
  422c9c:	b.le	4234d8 <ferror@plt+0x21798>
  422ca0:	ldr	x3, [x20, #3176]
  422ca4:	cbz	x3, 422cb8 <ferror@plt+0x20f78>
  422ca8:	bl	401c70 <dcgettext@plt>
  422cac:	bl	44f3e8 <error@@Base>
  422cb0:	ldr	x0, [x20, #3176]
  422cb4:	bl	401bc0 <free@plt>
  422cb8:	mov	x1, x26
  422cbc:	mov	w2, #0x5                   	// #5
  422cc0:	mov	x0, #0x0                   	// #0
  422cc4:	bl	401c70 <dcgettext@plt>
  422cc8:	mov	x4, x27
  422ccc:	mov	x5, x0
  422cd0:	mov	x2, x28
  422cd4:	mov	x1, x24
  422cd8:	mov	x0, x23
  422cdc:	mov	x3, #0x1                   	// #1
  422ce0:	bl	4103d0 <ferror@plt+0xe690>
  422ce4:	cmp	x0, #0x0
  422ce8:	ldp	x2, x1, [x19, #-256]
  422cec:	csel	x27, x27, xzr, ne  // ne = any
  422cf0:	str	x0, [x20, #3176]
  422cf4:	str	x27, [x20, #3184]
  422cf8:	lsl	x1, x1, #4
  422cfc:	b	422c48 <ferror@plt+0x20f08>
  422d00:	ldr	x27, [x21, #16]
  422d04:	sub	x27, x27, x0
  422d08:	b	422c8c <ferror@plt+0x20f4c>
  422d0c:	ldp	x5, x3, [x19, #-256]
  422d10:	lsl	x3, x3, #4
  422d14:	add	x0, x5, x3
  422d18:	cmp	x5, x0
  422d1c:	b.cs	4221c0 <ferror@plt+0x20480>  // b.hs, b.nlast
  422d20:	mov	x25, #0xfdff                	// #65023
  422d24:	mov	x26, #0xfdfe                	// #65022
  422d28:	mov	x4, #0xfeff                	// #65279
  422d2c:	adrp	x27, 45e000 <warn@@Base+0xe640>
  422d30:	mov	x22, x5
  422d34:	add	x27, x27, #0x7b0
  422d38:	mov	x28, #0x0                   	// #0
  422d3c:	movk	x25, #0x6fff, lsl #16
  422d40:	movk	x26, #0x6fff, lsl #16
  422d44:	movk	x4, #0x6fff, lsl #16
  422d48:	b	422d6c <ferror@plt+0x2102c>
  422d4c:	cmp	x0, x26
  422d50:	b.eq	422eb8 <ferror@plt+0x21178>  // b.none
  422d54:	cmp	x0, x4
  422d58:	b.eq	422f74 <ferror@plt+0x21234>  // b.none
  422d5c:	add	x22, x22, #0x10
  422d60:	add	x0, x5, x3
  422d64:	cmp	x22, x0
  422d68:	b.cs	422dc0 <ferror@plt+0x21080>  // b.hs, b.nlast
  422d6c:	ldr	x0, [x22]
  422d70:	cmp	x0, x25
  422d74:	b.ne	422d4c <ferror@plt+0x2100c>  // b.any
  422d78:	ldr	x6, [x22, #8]
  422d7c:	mov	x1, x27
  422d80:	mov	w2, #0x5                   	// #5
  422d84:	mov	x0, #0x0                   	// #0
  422d88:	cmp	x6, #0x4
  422d8c:	b.eq	422d5c <ferror@plt+0x2101c>  // b.none
  422d90:	bl	401c70 <dcgettext@plt>
  422d94:	add	x22, x22, #0x10
  422d98:	ldur	w1, [x22, #-8]
  422d9c:	bl	44f3e8 <error@@Base>
  422da0:	ldp	x5, x3, [x19, #-256]
  422da4:	mov	x4, #0xfeff                	// #65279
  422da8:	movk	x4, #0x6fff, lsl #16
  422dac:	lsl	x3, x3, #4
  422db0:	add	x0, x5, x3
  422db4:	cmp	x22, x0
  422db8:	b.cc	422d6c <ferror@plt+0x2102c>  // b.lo, b.ul, b.last
  422dbc:	nop
  422dc0:	ldur	x22, [x19, #-128]
  422dc4:	cmp	x22, #0x0
  422dc8:	ccmp	x28, #0x0, #0x4, ne  // ne = any
  422dcc:	b.eq	4221c0 <ferror@plt+0x20480>  // b.none
  422dd0:	mov	w2, #0x5                   	// #5
  422dd4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422dd8:	mov	x0, #0x0                   	// #0
  422ddc:	add	x1, x1, #0x7d8
  422de0:	bl	401c70 <dcgettext@plt>
  422de4:	mov	x5, x0
  422de8:	mov	x4, x28
  422dec:	mov	x0, x23
  422df0:	mov	x2, x22
  422df4:	mov	x1, x24
  422df8:	mov	x3, #0x1                   	// #1
  422dfc:	bl	4103d0 <ferror@plt+0xe690>
  422e00:	mov	x23, x0
  422e04:	cbz	x0, 422bf4 <ferror@plt+0x20eb4>
  422e08:	ldur	x0, [x19, #-136]
  422e0c:	cbz	x0, 422e30 <ferror@plt+0x210f0>
  422e10:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422e14:	add	x1, x1, #0x7f0
  422e18:	mov	w2, #0x5                   	// #5
  422e1c:	mov	x0, #0x0                   	// #0
  422e20:	bl	401c70 <dcgettext@plt>
  422e24:	bl	44f3e8 <error@@Base>
  422e28:	ldur	x0, [x19, #-136]
  422e2c:	bl	401bc0 <free@plt>
  422e30:	mov	x0, x28
  422e34:	bl	401a30 <malloc@plt>
  422e38:	stur	x0, [x19, #-136]
  422e3c:	mov	x22, x0
  422e40:	cbz	x0, 423b44 <ferror@plt+0x21e04>
  422e44:	lsr	x28, x28, #2
  422e48:	stur	w28, [x19, #-120]
  422e4c:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  422e50:	mov	x24, x23
  422e54:	add	x28, x0, w28, uxtw #2
  422e58:	add	x25, x25, #0x398
  422e5c:	cmp	x0, x28
  422e60:	b.cs	422eac <ferror@plt+0x2116c>  // b.hs, b.nlast
  422e64:	nop
  422e68:	ldr	x2, [x25]
  422e6c:	mov	x0, x24
  422e70:	mov	w1, #0x2                   	// #2
  422e74:	add	x22, x22, #0x4
  422e78:	blr	x2
  422e7c:	sturh	w0, [x22, #-4]
  422e80:	ldr	x2, [x25]
  422e84:	add	x0, x24, #0x2
  422e88:	mov	w1, #0x2                   	// #2
  422e8c:	add	x24, x24, #0x4
  422e90:	blr	x2
  422e94:	sturh	w0, [x22, #-2]
  422e98:	ldur	x1, [x19, #-136]
  422e9c:	ldur	w0, [x19, #-120]
  422ea0:	add	x0, x1, x0, lsl #2
  422ea4:	cmp	x22, x0
  422ea8:	b.cc	422e68 <ferror@plt+0x21128>  // b.lo, b.ul, b.last
  422eac:	mov	x0, x23
  422eb0:	bl	401bc0 <free@plt>
  422eb4:	b	4221c0 <ferror@plt+0x20480>
  422eb8:	ldr	x28, [x22, #8]
  422ebc:	b	422d5c <ferror@plt+0x2101c>
  422ec0:	and	w0, w0, #0xfffffffd
  422ec4:	cmp	w0, #0x8
  422ec8:	b.ne	4224c0 <ferror@plt+0x20780>  // b.any
  422ecc:	mov	x0, #0x36                  	// #54
  422ed0:	movk	x0, #0x7000, lsl #16
  422ed4:	cmp	x2, x0
  422ed8:	b.hi	422f20 <ferror@plt+0x211e0>  // b.pmore
  422edc:	mov	x0, #0x4                   	// #4
  422ee0:	movk	x0, #0x7000, lsl #16
  422ee4:	cmp	x2, x0
  422ee8:	b.ls	42363c <ferror@plt+0x218fc>  // b.plast
  422eec:	mov	x0, #0xfffffffffffffffb    	// #-5
  422ef0:	mov	x1, #0xb860                	// #47200
  422ef4:	movk	x0, #0x8fff, lsl #16
  422ef8:	add	x0, x2, x0
  422efc:	movk	x1, #0x12a8, lsl #16
  422f00:	mov	x2, #0x1                   	// #1
  422f04:	movk	x1, #0x400, lsl #32
  422f08:	lsl	x2, x2, x0
  422f0c:	tst	x2, x1
  422f10:	b.ne	4236ac <ferror@plt+0x2196c>  // b.any
  422f14:	and	x28, x2, #0x2000000000000
  422f18:	tbnz	x2, #49, 422b38 <ferror@plt+0x20df8>
  422f1c:	tbnz	w2, #0, 4231a0 <ferror@plt+0x21460>
  422f20:	ldr	x27, [x24, #8]
  422f24:	b	422b40 <ferror@plt+0x20e00>
  422f28:	cmp	w0, #0xb7
  422f2c:	b.ne	4224c0 <ferror@plt+0x20780>  // b.any
  422f30:	and	x2, x2, #0xfffffffffffffffd
  422f34:	mov	x0, #0x1                   	// #1
  422f38:	movk	x0, #0x7000, lsl #16
  422f3c:	cmp	x2, x0
  422f40:	b.eq	422b5c <ferror@plt+0x20e1c>  // b.none
  422f44:	ldr	x27, [x24, #8]
  422f48:	adrp	x26, 457000 <warn@@Base+0x7640>
  422f4c:	add	x0, x26, #0xfd0
  422f50:	bl	401cc0 <printf@plt>
  422f54:	mov	x1, x27
  422f58:	adrp	x0, 45d000 <warn@@Base+0xd640>
  422f5c:	add	x0, x0, #0x4d0
  422f60:	bl	401cc0 <printf@plt>
  422f64:	b	422b5c <ferror@plt+0x20e1c>
  422f68:	ldur	w0, [x19, #-148]
  422f6c:	cbnz	w0, 422620 <ferror@plt+0x208e0>
  422f70:	b	422260 <ferror@plt+0x20520>
  422f74:	ldr	x1, [x22, #8]
  422f78:	mov	x2, x28
  422f7c:	mov	x0, x21
  422f80:	bl	4110c0 <ferror@plt+0xf380>
  422f84:	stur	x0, [x19, #-128]
  422f88:	ldp	x5, x3, [x19, #-256]
  422f8c:	mov	x4, #0xfeff                	// #65279
  422f90:	movk	x4, #0x6fff, lsl #16
  422f94:	lsl	x3, x3, #4
  422f98:	b	422d5c <ferror@plt+0x2101c>
  422f9c:	ldur	w0, [x19, #-148]
  422fa0:	cbnz	w0, 422a68 <ferror@plt+0x20d28>
  422fa4:	b	422260 <ferror@plt+0x20520>
  422fa8:	ldur	w0, [x19, #-148]
  422fac:	cbz	w0, 422260 <ferror@plt+0x20520>
  422fb0:	adrp	x1, 45e000 <warn@@Base+0xe640>
  422fb4:	add	x1, x1, #0x9b0
  422fb8:	mov	w2, #0x5                   	// #5
  422fbc:	mov	x0, #0x0                   	// #0
  422fc0:	bl	401c70 <dcgettext@plt>
  422fc4:	bl	401cc0 <printf@plt>
  422fc8:	ldr	x26, [x24, #8]
  422fcc:	cbz	x26, 422b9c <ferror@plt+0x20e5c>
  422fd0:	tbnz	w26, #0, 4238a8 <ferror@plt+0x21b68>
  422fd4:	tbz	w26, #1, 42294c <ferror@plt+0x20c0c>
  422fd8:	eor	x26, x26, #0x2
  422fdc:	adrp	x0, 45e000 <warn@@Base+0xe640>
  422fe0:	add	x0, x0, #0x9f0
  422fe4:	bl	401cc0 <printf@plt>
  422fe8:	b	422948 <ferror@plt+0x20c08>
  422fec:	ldur	w0, [x19, #-148]
  422ff0:	cbz	w0, 422260 <ferror@plt+0x20520>
  422ff4:	ldr	x0, [x24, #8]
  422ff8:	cbz	x0, 42295c <ferror@plt+0x20c1c>
  422ffc:	neg	x4, x0
  423000:	adrp	x1, 456000 <warn@@Base+0x6640>
  423004:	and	x28, x4, x0
  423008:	bic	x26, x0, x4
  42300c:	add	x0, x1, #0xff8
  423010:	str	x0, [sp, #120]
  423014:	adrp	x0, 458000 <warn@@Base+0x8640>
  423018:	add	x25, x0, #0xb10
  42301c:	nop
  423020:	cmp	x28, #0x4
  423024:	b.eq	4230a4 <ferror@plt+0x21364>  // b.none
  423028:	b.hi	423078 <ferror@plt+0x21338>  // b.pmore
  42302c:	cmp	x28, #0x1
  423030:	b.eq	4230d8 <ferror@plt+0x21398>  // b.none
  423034:	cmp	x28, #0x2
  423038:	b.ne	4230bc <ferror@plt+0x2137c>  // b.any
  42303c:	ldr	x3, [x27]
  423040:	adrp	x0, 473000 <warn@@Base+0x23640>
  423044:	mov	x2, #0x8                   	// #8
  423048:	add	x0, x0, #0x9c8
  42304c:	mov	x1, #0x1                   	// #1
  423050:	bl	401c10 <fwrite@plt>
  423054:	nop
  423058:	cbz	x26, 42295c <ferror@plt+0x20c1c>
  42305c:	ldr	x1, [x27]
  423060:	neg	x2, x26
  423064:	and	x28, x2, x26
  423068:	mov	w0, #0x20                  	// #32
  42306c:	bic	x26, x26, x28
  423070:	bl	401990 <putc@plt>
  423074:	b	423020 <ferror@plt+0x212e0>
  423078:	cmp	x28, #0x8
  42307c:	b.eq	4230f4 <ferror@plt+0x213b4>  // b.none
  423080:	cmp	x28, #0x10
  423084:	b.ne	4230bc <ferror@plt+0x2137c>  // b.any
  423088:	ldr	x3, [x27]
  42308c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423090:	mov	x2, #0xa                   	// #10
  423094:	mov	x1, #0x1                   	// #1
  423098:	add	x0, x0, #0x928
  42309c:	bl	401c10 <fwrite@plt>
  4230a0:	b	423058 <ferror@plt+0x21318>
  4230a4:	ldr	x3, [x27]
  4230a8:	mov	x2, #0x7                   	// #7
  4230ac:	ldr	x0, [sp, #120]
  4230b0:	mov	x1, #0x1                   	// #1
  4230b4:	bl	401c10 <fwrite@plt>
  4230b8:	b	423058 <ferror@plt+0x21318>
  4230bc:	mov	x1, x25
  4230c0:	mov	w2, #0x5                   	// #5
  4230c4:	mov	x0, #0x0                   	// #0
  4230c8:	bl	401c70 <dcgettext@plt>
  4230cc:	ldr	x1, [x27]
  4230d0:	bl	401910 <fputs@plt>
  4230d4:	b	423058 <ferror@plt+0x21318>
  4230d8:	ldr	x3, [x27]
  4230dc:	mov	x1, x28
  4230e0:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4230e4:	mov	x2, #0x6                   	// #6
  4230e8:	add	x0, x0, #0x920
  4230ec:	bl	401c10 <fwrite@plt>
  4230f0:	b	423058 <ferror@plt+0x21318>
  4230f4:	ldr	x3, [x27]
  4230f8:	mov	x2, x28
  4230fc:	adrp	x0, 457000 <warn@@Base+0x7640>
  423100:	mov	x1, #0x1                   	// #1
  423104:	add	x0, x0, #0x8
  423108:	bl	401c10 <fwrite@plt>
  42310c:	b	423058 <ferror@plt+0x21318>
  423110:	tbnz	w26, #0, 423208 <ferror@plt+0x214c8>
  423114:	tbnz	w26, #1, 423328 <ferror@plt+0x215e8>
  423118:	tbnz	w26, #2, 423310 <ferror@plt+0x215d0>
  42311c:	tbnz	w26, #3, 4232f8 <ferror@plt+0x215b8>
  423120:	tbnz	w26, #4, 4232e0 <ferror@plt+0x215a0>
  423124:	tbnz	w26, #5, 4232c8 <ferror@plt+0x21588>
  423128:	tbnz	w26, #6, 4232b0 <ferror@plt+0x21570>
  42312c:	tbnz	w26, #7, 4234c0 <ferror@plt+0x21780>
  423130:	tbnz	w26, #8, 4234a8 <ferror@plt+0x21768>
  423134:	tbnz	w26, #9, 423490 <ferror@plt+0x21750>
  423138:	tbnz	w26, #10, 423478 <ferror@plt+0x21738>
  42313c:	tbnz	w26, #11, 423460 <ferror@plt+0x21720>
  423140:	tbnz	w26, #12, 423448 <ferror@plt+0x21708>
  423144:	tbnz	w26, #13, 423430 <ferror@plt+0x216f0>
  423148:	tbnz	w26, #14, 423418 <ferror@plt+0x216d8>
  42314c:	tbnz	w26, #15, 4233e8 <ferror@plt+0x216a8>
  423150:	tbnz	w26, #16, 4233d0 <ferror@plt+0x21690>
  423154:	tbnz	w26, #17, 4233b8 <ferror@plt+0x21678>
  423158:	tbnz	w26, #18, 4233a0 <ferror@plt+0x21660>
  42315c:	tbnz	w26, #19, 423388 <ferror@plt+0x21648>
  423160:	tbnz	w26, #20, 423370 <ferror@plt+0x21630>
  423164:	tbnz	w26, #21, 423358 <ferror@plt+0x21618>
  423168:	tbnz	w26, #22, 423340 <ferror@plt+0x21600>
  42316c:	tbnz	w26, #23, 423268 <ferror@plt+0x21528>
  423170:	tbnz	w26, #24, 423250 <ferror@plt+0x21510>
  423174:	tbnz	w26, #25, 423238 <ferror@plt+0x214f8>
  423178:	tbnz	w26, #26, 423220 <ferror@plt+0x214e0>
  42317c:	tbnz	w26, #27, 423298 <ferror@plt+0x21558>
  423180:	tbnz	w26, #28, 423280 <ferror@plt+0x21540>
  423184:	tbnz	w26, #29, 423400 <ferror@plt+0x216c0>
  423188:	tbz	w26, #30, 422948 <ferror@plt+0x20c08>
  42318c:	eor	x26, x26, #0x40000000
  423190:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423194:	add	x0, x0, #0xb78
  423198:	bl	401cc0 <printf@plt>
  42319c:	b	422948 <ferror@plt+0x20c08>
  4231a0:	ldr	x3, [x24, #8]
  4231a4:	mov	w4, #0x1                   	// #1
  4231a8:	cbz	x3, 423afc <ferror@plt+0x21dbc>
  4231ac:	adrp	x26, 460000 <warn@@Base+0x10640>
  4231b0:	add	x27, x22, #0xa00
  4231b4:	add	x26, x26, #0x718
  4231b8:	b	4231c0 <ferror@plt+0x21480>
  4231bc:	ldr	x3, [x24, #8]
  4231c0:	mov	w2, #0x1                   	// #1
  4231c4:	lsl	w2, w2, w28
  4231c8:	adrp	x0, 484000 <warn@@Base+0x34640>
  4231cc:	sxtw	x2, w2
  4231d0:	add	x1, x0, #0x810
  4231d4:	tst	x2, x3
  4231d8:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4231dc:	add	x0, x0, #0x9f8
  4231e0:	b.eq	4231f8 <ferror@plt+0x214b8>  // b.none
  4231e4:	ldr	x2, [x27, x28, lsl #3]
  4231e8:	cmp	w4, #0x0
  4231ec:	csel	x1, x1, x26, ne  // ne = any
  4231f0:	bl	401cc0 <printf@plt>
  4231f4:	mov	w4, #0x0                   	// #0
  4231f8:	add	x28, x28, #0x1
  4231fc:	cmp	x28, #0xf
  423200:	b.ne	4231bc <ferror@plt+0x2147c>  // b.any
  423204:	b	422b5c <ferror@plt+0x20e1c>
  423208:	eor	x26, x26, #0x1
  42320c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423210:	add	x0, x0, #0xa00
  423214:	bl	401cc0 <printf@plt>
  423218:	tbz	w26, #1, 423118 <ferror@plt+0x213d8>
  42321c:	b	423328 <ferror@plt+0x215e8>
  423220:	eor	x26, x26, #0x4000000
  423224:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423228:	add	x0, x0, #0xb50
  42322c:	bl	401cc0 <printf@plt>
  423230:	tbz	w26, #27, 423180 <ferror@plt+0x21440>
  423234:	b	423298 <ferror@plt+0x21558>
  423238:	eor	x26, x26, #0x2000000
  42323c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423240:	add	x0, x0, #0xb40
  423244:	bl	401cc0 <printf@plt>
  423248:	tbz	w26, #26, 42317c <ferror@plt+0x2143c>
  42324c:	b	423220 <ferror@plt+0x214e0>
  423250:	eor	x26, x26, #0x1000000
  423254:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423258:	add	x0, x0, #0xb30
  42325c:	bl	401cc0 <printf@plt>
  423260:	tbz	w26, #25, 423178 <ferror@plt+0x21438>
  423264:	b	423238 <ferror@plt+0x214f8>
  423268:	eor	x26, x26, #0x800000
  42326c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423270:	add	x0, x0, #0xb20
  423274:	bl	401cc0 <printf@plt>
  423278:	tbz	w26, #24, 423174 <ferror@plt+0x21434>
  42327c:	b	423250 <ferror@plt+0x21510>
  423280:	eor	x26, x26, #0x10000000
  423284:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423288:	add	x0, x0, #0xb60
  42328c:	bl	401cc0 <printf@plt>
  423290:	tbz	w26, #29, 423188 <ferror@plt+0x21448>
  423294:	b	423400 <ferror@plt+0x216c0>
  423298:	eor	x26, x26, #0x8000000
  42329c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4232a0:	add	x0, x0, #0xb58
  4232a4:	bl	401cc0 <printf@plt>
  4232a8:	tbz	w26, #28, 423184 <ferror@plt+0x21444>
  4232ac:	b	423280 <ferror@plt+0x21540>
  4232b0:	eor	x26, x26, #0x40
  4232b4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4232b8:	add	x0, x0, #0xa48
  4232bc:	bl	401cc0 <printf@plt>
  4232c0:	tbz	w26, #7, 423130 <ferror@plt+0x213f0>
  4232c4:	b	4234c0 <ferror@plt+0x21780>
  4232c8:	eor	x26, x26, #0x20
  4232cc:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4232d0:	add	x0, x0, #0xa38
  4232d4:	bl	401cc0 <printf@plt>
  4232d8:	tbz	w26, #6, 42312c <ferror@plt+0x213ec>
  4232dc:	b	4232b0 <ferror@plt+0x21570>
  4232e0:	eor	x26, x26, #0x10
  4232e4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4232e8:	add	x0, x0, #0xa28
  4232ec:	bl	401cc0 <printf@plt>
  4232f0:	tbz	w26, #5, 423128 <ferror@plt+0x213e8>
  4232f4:	b	4232c8 <ferror@plt+0x21588>
  4232f8:	eor	x26, x26, #0x8
  4232fc:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423300:	add	x0, x0, #0xa18
  423304:	bl	401cc0 <printf@plt>
  423308:	tbz	w26, #4, 423124 <ferror@plt+0x213e4>
  42330c:	b	4232e0 <ferror@plt+0x215a0>
  423310:	eor	x26, x26, #0x4
  423314:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423318:	add	x0, x0, #0xa10
  42331c:	bl	401cc0 <printf@plt>
  423320:	tbz	w26, #3, 423120 <ferror@plt+0x213e0>
  423324:	b	4232f8 <ferror@plt+0x215b8>
  423328:	eor	x26, x26, #0x2
  42332c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423330:	add	x0, x0, #0xa08
  423334:	bl	401cc0 <printf@plt>
  423338:	tbz	w26, #2, 42311c <ferror@plt+0x213dc>
  42333c:	b	423310 <ferror@plt+0x215d0>
  423340:	eor	x26, x26, #0x400000
  423344:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423348:	add	x0, x0, #0xb10
  42334c:	bl	401cc0 <printf@plt>
  423350:	tbz	w26, #23, 423170 <ferror@plt+0x21430>
  423354:	b	423268 <ferror@plt+0x21528>
  423358:	eor	x26, x26, #0x200000
  42335c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423360:	add	x0, x0, #0xb08
  423364:	bl	401cc0 <printf@plt>
  423368:	tbz	w26, #22, 42316c <ferror@plt+0x2142c>
  42336c:	b	423340 <ferror@plt+0x21600>
  423370:	eor	x26, x26, #0x100000
  423374:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423378:	add	x0, x0, #0xb00
  42337c:	bl	401cc0 <printf@plt>
  423380:	tbz	w26, #21, 423168 <ferror@plt+0x21428>
  423384:	b	423358 <ferror@plt+0x21618>
  423388:	eor	x26, x26, #0x80000
  42338c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423390:	add	x0, x0, #0xaf0
  423394:	bl	401cc0 <printf@plt>
  423398:	tbz	w26, #20, 423164 <ferror@plt+0x21424>
  42339c:	b	423370 <ferror@plt+0x21630>
  4233a0:	eor	x26, x26, #0x40000
  4233a4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4233a8:	add	x0, x0, #0xae0
  4233ac:	bl	401cc0 <printf@plt>
  4233b0:	tbz	w26, #19, 423160 <ferror@plt+0x21420>
  4233b4:	b	423388 <ferror@plt+0x21648>
  4233b8:	eor	x26, x26, #0x20000
  4233bc:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4233c0:	add	x0, x0, #0xad0
  4233c4:	bl	401cc0 <printf@plt>
  4233c8:	tbz	w26, #18, 42315c <ferror@plt+0x2141c>
  4233cc:	b	4233a0 <ferror@plt+0x21660>
  4233d0:	eor	x26, x26, #0x10000
  4233d4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4233d8:	add	x0, x0, #0xac0
  4233dc:	bl	401cc0 <printf@plt>
  4233e0:	tbz	w26, #17, 423158 <ferror@plt+0x21418>
  4233e4:	b	4233b8 <ferror@plt+0x21678>
  4233e8:	eor	x26, x26, #0x8000
  4233ec:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4233f0:	add	x0, x0, #0xab0
  4233f4:	bl	401cc0 <printf@plt>
  4233f8:	tbz	w26, #16, 423154 <ferror@plt+0x21414>
  4233fc:	b	4233d0 <ferror@plt+0x21690>
  423400:	eor	x26, x26, #0x20000000
  423404:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423408:	add	x0, x0, #0xb68
  42340c:	bl	401cc0 <printf@plt>
  423410:	tbz	w26, #30, 422948 <ferror@plt+0x20c08>
  423414:	b	42318c <ferror@plt+0x2144c>
  423418:	eor	x26, x26, #0x4000
  42341c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423420:	add	x0, x0, #0xaa0
  423424:	bl	401cc0 <printf@plt>
  423428:	tbz	w26, #15, 423150 <ferror@plt+0x21410>
  42342c:	b	4233e8 <ferror@plt+0x216a8>
  423430:	eor	x26, x26, #0x2000
  423434:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423438:	add	x0, x0, #0xa90
  42343c:	bl	401cc0 <printf@plt>
  423440:	tbz	w26, #14, 42314c <ferror@plt+0x2140c>
  423444:	b	423418 <ferror@plt+0x216d8>
  423448:	eor	x26, x26, #0x1000
  42344c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423450:	add	x0, x0, #0xa88
  423454:	bl	401cc0 <printf@plt>
  423458:	tbz	w26, #13, 423148 <ferror@plt+0x21408>
  42345c:	b	423430 <ferror@plt+0x216f0>
  423460:	eor	x26, x26, #0x800
  423464:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423468:	add	x0, x0, #0xa78
  42346c:	bl	401cc0 <printf@plt>
  423470:	tbz	w26, #12, 423144 <ferror@plt+0x21404>
  423474:	b	423448 <ferror@plt+0x21708>
  423478:	eor	x26, x26, #0x400
  42347c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423480:	add	x0, x0, #0xa68
  423484:	bl	401cc0 <printf@plt>
  423488:	tbz	w26, #11, 423140 <ferror@plt+0x21400>
  42348c:	b	423460 <ferror@plt+0x21720>
  423490:	eor	x26, x26, #0x200
  423494:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423498:	add	x0, x0, #0xa60
  42349c:	bl	401cc0 <printf@plt>
  4234a0:	tbz	w26, #10, 42313c <ferror@plt+0x213fc>
  4234a4:	b	423478 <ferror@plt+0x21738>
  4234a8:	eor	x26, x26, #0x100
  4234ac:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4234b0:	add	x0, x0, #0xa58
  4234b4:	bl	401cc0 <printf@plt>
  4234b8:	tbz	w26, #9, 423138 <ferror@plt+0x213f8>
  4234bc:	b	423490 <ferror@plt+0x21750>
  4234c0:	eor	x26, x26, #0x80
  4234c4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4234c8:	add	x0, x0, #0xa50
  4234cc:	bl	401cc0 <printf@plt>
  4234d0:	tbz	w26, #8, 423134 <ferror@plt+0x213f4>
  4234d4:	b	4234a8 <ferror@plt+0x21768>
  4234d8:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4234dc:	add	x1, x1, #0x730
  4234e0:	bl	401c70 <dcgettext@plt>
  4234e4:	bl	44f3e8 <error@@Base>
  4234e8:	ldp	x2, x1, [x19, #-256]
  4234ec:	lsl	x1, x1, #4
  4234f0:	b	422c48 <ferror@plt+0x20f08>
  4234f4:	cmp	x2, #0x1d
  4234f8:	b.ne	422b40 <ferror@plt+0x20e00>  // b.any
  4234fc:	mov	w2, #0x5                   	// #5
  423500:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423504:	mov	x0, #0x0                   	// #0
  423508:	add	x1, x1, #0xbe8
  42350c:	bl	401c70 <dcgettext@plt>
  423510:	mov	x1, x26
  423514:	bl	401cc0 <printf@plt>
  423518:	b	422b5c <ferror@plt+0x20e1c>
  42351c:	mov	w2, #0x5                   	// #5
  423520:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423524:	mov	x0, #0x0                   	// #0
  423528:	add	x1, x1, #0x6a8
  42352c:	bl	401c70 <dcgettext@plt>
  423530:	mov	w25, #0x0                   	// #0
  423534:	ldr	x1, [sp, #168]
  423538:	bl	44f3e8 <error@@Base>
  42353c:	ldp	x23, x24, [sp, #64]
  423540:	ldp	x27, x28, [sp, #96]
  423544:	b	422280 <ferror@plt+0x20540>
  423548:	add	x1, x0, x1
  42354c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423550:	add	x0, x0, #0x9a8
  423554:	bl	401cc0 <printf@plt>
  423558:	ldp	x0, x1, [x19, #-256]
  42355c:	b	422264 <ferror@plt+0x20524>
  423560:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423564:	mov	w2, #0x5                   	// #5
  423568:	add	x1, x1, #0x670
  42356c:	bl	401c70 <dcgettext@plt>
  423570:	ldur	x1, [x19, #-248]
  423574:	bl	44f3e8 <error@@Base>
  423578:	mov	x0, x26
  42357c:	bl	401bc0 <free@plt>
  423580:	ldp	x23, x24, [sp, #64]
  423584:	ldp	x27, x28, [sp, #96]
  423588:	b	422280 <ferror@plt+0x20540>
  42358c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423590:	mov	w2, #0x5                   	// #5
  423594:	add	x1, x1, #0x670
  423598:	bl	401c70 <dcgettext@plt>
  42359c:	mov	w25, #0x0                   	// #0
  4235a0:	ldur	x1, [x19, #-248]
  4235a4:	b	423574 <ferror@plt+0x21834>
  4235a8:	mov	x0, #0x1                   	// #1
  4235ac:	movk	x0, #0x6000, lsl #16
  4235b0:	cmp	x2, x0
  4235b4:	ldr	x2, [x24, #8]
  4235b8:	b.ne	4238fc <ferror@plt+0x21bbc>  // b.any
  4235bc:	adrp	x28, 4ac000 <warn@@Base+0x5c640>
  4235c0:	add	x26, x22, #0xa80
  4235c4:	add	x27, x28, #0x488
  4235c8:	mov	w3, #0x1                   	// #1
  4235cc:	b	4235f0 <ferror@plt+0x218b0>
  4235d0:	ldr	x0, [x26, #8]
  4235d4:	str	x2, [sp, #120]
  4235d8:	bl	401910 <fputs@plt>
  4235dc:	ldr	x2, [sp, #120]
  4235e0:	mov	w3, #0x0                   	// #0
  4235e4:	add	x26, x26, #0x10
  4235e8:	cmp	x26, x23
  4235ec:	b.eq	4238d8 <ferror@plt+0x21b98>  // b.none
  4235f0:	ldr	x0, [x26]
  4235f4:	tst	x2, x0
  4235f8:	b.eq	4235e4 <ferror@plt+0x218a4>  // b.none
  4235fc:	eor	x2, x2, x0
  423600:	ldr	x1, [x27]
  423604:	cbnz	w3, 4235d0 <ferror@plt+0x21890>
  423608:	mov	w0, #0x20                  	// #32
  42360c:	str	x2, [sp, #120]
  423610:	bl	401990 <putc@plt>
  423614:	ldr	x1, [x27]
  423618:	ldr	x2, [sp, #120]
  42361c:	b	4235d0 <ferror@plt+0x21890>
  423620:	mov	w2, #0x5                   	// #5
  423624:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423628:	add	x1, x1, #0xc38
  42362c:	bl	401c70 <dcgettext@plt>
  423630:	ldr	x1, [sp, #144]
  423634:	bl	401cc0 <printf@plt>
  423638:	b	422260 <ferror@plt+0x20520>
  42363c:	mov	x1, #0x2                   	// #2
  423640:	movk	x1, #0x7000, lsl #16
  423644:	cmp	x2, x1
  423648:	b.eq	423a58 <ferror@plt+0x21d18>  // b.none
  42364c:	cmp	x2, x0
  423650:	b.ne	42369c <ferror@plt+0x2195c>  // b.any
  423654:	ldr	x26, [x20, #3176]
  423658:	ldr	x2, [x24, #8]
  42365c:	cbz	x26, 42366c <ferror@plt+0x2192c>
  423660:	ldr	x0, [x20, #3184]
  423664:	cmp	x2, x0
  423668:	b.cc	423ad8 <ferror@plt+0x21d98>  // b.lo, b.ul, b.last
  42366c:	add	x0, sp, #0x90
  423670:	adrp	x1, 458000 <warn@@Base+0x8640>
  423674:	add	x1, x1, #0x88
  423678:	bl	401980 <sprintf@plt>
  42367c:	mov	w2, #0x5                   	// #5
  423680:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423684:	mov	x0, #0x0                   	// #0
  423688:	add	x1, x1, #0xc88
  42368c:	bl	401c70 <dcgettext@plt>
  423690:	add	x1, sp, #0x90
  423694:	bl	401cc0 <printf@plt>
  423698:	b	422b5c <ferror@plt+0x20e1c>
  42369c:	mov	x0, #0x1                   	// #1
  4236a0:	movk	x0, #0x7000, lsl #16
  4236a4:	cmp	x2, x0
  4236a8:	b.ne	422f20 <ferror@plt+0x211e0>  // b.any
  4236ac:	ldr	x1, [x24, #8]
  4236b0:	adrp	x0, 458000 <warn@@Base+0x8640>
  4236b4:	add	x0, x0, #0x640
  4236b8:	bl	401cc0 <printf@plt>
  4236bc:	b	422b5c <ferror@plt+0x20e1c>
  4236c0:	mov	x0, #0x35                  	// #53
  4236c4:	movk	x0, #0x6000, lsl #16
  4236c8:	cmp	x2, x0
  4236cc:	b.eq	423998 <ferror@plt+0x21c58>  // b.none
  4236d0:	mov	x0, #0x70000000            	// #1879048192
  4236d4:	cmp	x2, x0
  4236d8:	b.eq	423a04 <ferror@plt+0x21cc4>  // b.none
  4236dc:	mov	x0, #0x15                  	// #21
  4236e0:	movk	x0, #0x6000, lsl #16
  4236e4:	cmp	x2, x0
  4236e8:	b.ne	422f44 <ferror@plt+0x21204>  // b.any
  4236ec:	ldr	x27, [x24, #8]
  4236f0:	adrp	x26, 457000 <warn@@Base+0x7640>
  4236f4:	add	x0, x26, #0xfd0
  4236f8:	bl	401cc0 <printf@plt>
  4236fc:	mov	x1, x27
  423700:	adrp	x0, 45d000 <warn@@Base+0xd640>
  423704:	add	x0, x0, #0x4d0
  423708:	bl	401cc0 <printf@plt>
  42370c:	ldr	x0, [x24, #8]
  423710:	tbnz	w0, #0, 423890 <ferror@plt+0x21b50>
  423714:	tbnz	w0, #1, 423878 <ferror@plt+0x21b38>
  423718:	tbnz	w0, #2, 423860 <ferror@plt+0x21b20>
  42371c:	tbnz	w0, #3, 423848 <ferror@plt+0x21b08>
  423720:	tbnz	w0, #4, 423830 <ferror@plt+0x21af0>
  423724:	tbnz	w0, #5, 423818 <ferror@plt+0x21ad8>
  423728:	tbnz	w0, #6, 423800 <ferror@plt+0x21ac0>
  42372c:	tbnz	w0, #7, 4237e8 <ferror@plt+0x21aa8>
  423730:	tbnz	w0, #9, 4237d0 <ferror@plt+0x21a90>
  423734:	tbnz	w0, #10, 4237b8 <ferror@plt+0x21a78>
  423738:	tbnz	w0, #11, 4237a0 <ferror@plt+0x21a60>
  42373c:	tbnz	w0, #12, 423788 <ferror@plt+0x21a48>
  423740:	tbnz	w0, #13, 423770 <ferror@plt+0x21a30>
  423744:	tbnz	w0, #14, 42375c <ferror@plt+0x21a1c>
  423748:	tbz	w0, #15, 422b5c <ferror@plt+0x20e1c>
  42374c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423750:	add	x0, x0, #0xd80
  423754:	bl	401cc0 <printf@plt>
  423758:	b	422b5c <ferror@plt+0x20e1c>
  42375c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423760:	add	x0, x0, #0xd70
  423764:	bl	401cc0 <printf@plt>
  423768:	ldr	x0, [x24, #8]
  42376c:	b	423748 <ferror@plt+0x21a08>
  423770:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423774:	add	x0, x0, #0xd60
  423778:	bl	401cc0 <printf@plt>
  42377c:	ldr	x0, [x24, #8]
  423780:	tbz	w0, #14, 423748 <ferror@plt+0x21a08>
  423784:	b	42375c <ferror@plt+0x21a1c>
  423788:	adrp	x0, 45e000 <warn@@Base+0xe640>
  42378c:	add	x0, x0, #0xd50
  423790:	bl	401cc0 <printf@plt>
  423794:	ldr	x0, [x24, #8]
  423798:	tbz	w0, #13, 423744 <ferror@plt+0x21a04>
  42379c:	b	423770 <ferror@plt+0x21a30>
  4237a0:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4237a4:	add	x0, x0, #0xd40
  4237a8:	bl	401cc0 <printf@plt>
  4237ac:	ldr	x0, [x24, #8]
  4237b0:	tbz	w0, #12, 423740 <ferror@plt+0x21a00>
  4237b4:	b	423788 <ferror@plt+0x21a48>
  4237b8:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4237bc:	add	x0, x0, #0xd30
  4237c0:	bl	401cc0 <printf@plt>
  4237c4:	ldr	x0, [x24, #8]
  4237c8:	tbz	w0, #11, 42373c <ferror@plt+0x219fc>
  4237cc:	b	4237a0 <ferror@plt+0x21a60>
  4237d0:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4237d4:	add	x0, x0, #0xd20
  4237d8:	bl	401cc0 <printf@plt>
  4237dc:	ldr	x0, [x24, #8]
  4237e0:	tbz	w0, #10, 423738 <ferror@plt+0x219f8>
  4237e4:	b	4237b8 <ferror@plt+0x21a78>
  4237e8:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4237ec:	add	x0, x0, #0xd18
  4237f0:	bl	401cc0 <printf@plt>
  4237f4:	ldr	x0, [x24, #8]
  4237f8:	tbz	w0, #9, 423734 <ferror@plt+0x219f4>
  4237fc:	b	4237d0 <ferror@plt+0x21a90>
  423800:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423804:	add	x0, x0, #0xd08
  423808:	bl	401cc0 <printf@plt>
  42380c:	ldr	x0, [x24, #8]
  423810:	tbz	w0, #7, 423730 <ferror@plt+0x219f0>
  423814:	b	4237e8 <ferror@plt+0x21aa8>
  423818:	adrp	x0, 45e000 <warn@@Base+0xe640>
  42381c:	add	x0, x0, #0xd00
  423820:	bl	401cc0 <printf@plt>
  423824:	ldr	x0, [x24, #8]
  423828:	tbz	w0, #6, 42372c <ferror@plt+0x219ec>
  42382c:	b	423800 <ferror@plt+0x21ac0>
  423830:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423834:	add	x0, x0, #0xcf0
  423838:	bl	401cc0 <printf@plt>
  42383c:	ldr	x0, [x24, #8]
  423840:	tbz	w0, #5, 423728 <ferror@plt+0x219e8>
  423844:	b	423818 <ferror@plt+0x21ad8>
  423848:	adrp	x0, 45e000 <warn@@Base+0xe640>
  42384c:	add	x0, x0, #0xce0
  423850:	bl	401cc0 <printf@plt>
  423854:	ldr	x0, [x24, #8]
  423858:	tbz	w0, #4, 423724 <ferror@plt+0x219e4>
  42385c:	b	423830 <ferror@plt+0x21af0>
  423860:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423864:	add	x0, x0, #0xcd0
  423868:	bl	401cc0 <printf@plt>
  42386c:	ldr	x0, [x24, #8]
  423870:	tbz	w0, #3, 423720 <ferror@plt+0x219e0>
  423874:	b	423848 <ferror@plt+0x21b08>
  423878:	adrp	x0, 45e000 <warn@@Base+0xe640>
  42387c:	add	x0, x0, #0xcc0
  423880:	bl	401cc0 <printf@plt>
  423884:	ldr	x0, [x24, #8]
  423888:	tbz	w0, #2, 42371c <ferror@plt+0x219dc>
  42388c:	b	423860 <ferror@plt+0x21b20>
  423890:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423894:	add	x0, x0, #0xcb0
  423898:	bl	401cc0 <printf@plt>
  42389c:	ldr	x0, [x24, #8]
  4238a0:	tbz	w0, #1, 423718 <ferror@plt+0x219d8>
  4238a4:	b	423878 <ferror@plt+0x21b38>
  4238a8:	eor	x26, x26, #0x1
  4238ac:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4238b0:	add	x0, x0, #0x9e0
  4238b4:	bl	401cc0 <printf@plt>
  4238b8:	tbz	w26, #1, 422948 <ferror@plt+0x20c08>
  4238bc:	b	422fd8 <ferror@plt+0x21298>
  4238c0:	eor	x26, x26, #0x1
  4238c4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4238c8:	add	x0, x0, #0x9c0
  4238cc:	bl	401cc0 <printf@plt>
  4238d0:	tbz	w26, #1, 422948 <ferror@plt+0x20c08>
  4238d4:	b	422934 <ferror@plt+0x20bf4>
  4238d8:	cmp	x2, #0x0
  4238dc:	csinc	w0, w3, wzr, eq  // eq = none
  4238e0:	cbz	w0, 422a68 <ferror@plt+0x20d28>
  4238e4:	cbz	w3, 423ac0 <ferror@plt+0x21d80>
  4238e8:	mov	x1, x2
  4238ec:	adrp	x0, 45d000 <warn@@Base+0xd640>
  4238f0:	add	x0, x0, #0x4d0
  4238f4:	bl	401cc0 <printf@plt>
  4238f8:	b	422a68 <ferror@plt+0x20d28>
  4238fc:	adrp	x26, 457000 <warn@@Base+0x7640>
  423900:	add	x0, x26, #0xfd0
  423904:	str	x2, [sp, #120]
  423908:	bl	401cc0 <printf@plt>
  42390c:	ldr	x2, [sp, #120]
  423910:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  423914:	adrp	x0, 45d000 <warn@@Base+0xd640>
  423918:	add	x27, x27, #0x488
  42391c:	mov	x1, x2
  423920:	add	x0, x0, #0x4d0
  423924:	bl	401cc0 <printf@plt>
  423928:	b	422a68 <ferror@plt+0x20d28>
  42392c:	mov	w2, #0x5                   	// #5
  423930:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423934:	mov	x0, #0x0                   	// #0
  423938:	add	x1, x1, #0xb88
  42393c:	bl	401c70 <dcgettext@plt>
  423940:	mov	x1, x26
  423944:	bl	401cc0 <printf@plt>
  423948:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  42394c:	mov	x0, x26
  423950:	add	x1, x1, #0x750
  423954:	bl	401ba0 <strcmp@plt>
  423958:	cbnz	w0, 422b5c <ferror@plt+0x20e1c>
  42395c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423960:	add	x1, x1, #0xba0
  423964:	mov	w2, #0x5                   	// #5
  423968:	mov	x0, #0x0                   	// #0
  42396c:	bl	401c70 <dcgettext@plt>
  423970:	bl	401cc0 <printf@plt>
  423974:	b	422b5c <ferror@plt+0x20e1c>
  423978:	mov	w2, #0x5                   	// #5
  42397c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423980:	mov	x0, #0x0                   	// #0
  423984:	add	x1, x1, #0xbd0
  423988:	bl	401c70 <dcgettext@plt>
  42398c:	mov	x1, x26
  423990:	bl	401cc0 <printf@plt>
  423994:	b	422b5c <ferror@plt+0x20e1c>
  423998:	mov	x2, #0xc000                	// #49152
  42399c:	add	x0, sp, #0x90
  4239a0:	movk	x2, #0xb414, lsl #16
  4239a4:	ldr	x1, [x24, #8]
  4239a8:	movk	x2, #0x6a98, lsl #32
  4239ac:	movk	x2, #0xff83, lsl #48
  4239b0:	add	x1, x1, x2
  4239b4:	mov	x2, #0x42bd                	// #17085
  4239b8:	movk	x2, #0xe57a, lsl #16
  4239bc:	movk	x2, #0x94d5, lsl #32
  4239c0:	movk	x2, #0xd6bf, lsl #48
  4239c4:	smulh	x2, x1, x2
  4239c8:	add	x2, x2, x1
  4239cc:	asr	x2, x2, #23
  4239d0:	sub	x1, x2, x1, asr #63
  4239d4:	str	x1, [sp, #144]
  4239d8:	bl	401ab0 <gmtime@plt>
  4239dc:	mov	x1, x0
  4239e0:	adrp	x0, 45a000 <warn@@Base+0xa640>
  4239e4:	add	x0, x0, #0x488
  4239e8:	ldp	w6, w5, [x1]
  4239ec:	ldp	w4, w3, [x1, #8]
  4239f0:	ldp	w2, w1, [x1, #16]
  4239f4:	add	w2, w2, #0x1
  4239f8:	add	w1, w1, #0x76c
  4239fc:	bl	401cc0 <printf@plt>
  423a00:	b	422b5c <ferror@plt+0x20e1c>
  423a04:	ldr	x27, [x24, #8]
  423a08:	adrp	x26, 457000 <warn@@Base+0x7640>
  423a0c:	add	x26, x26, #0xfd0
  423a10:	mov	x0, x26
  423a14:	bl	401cc0 <printf@plt>
  423a18:	mov	x1, x27
  423a1c:	adrp	x27, 45d000 <warn@@Base+0xd640>
  423a20:	add	x27, x27, #0x4d0
  423a24:	mov	x0, x27
  423a28:	bl	401cc0 <printf@plt>
  423a2c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  423a30:	add	x0, x0, #0xca8
  423a34:	bl	401cc0 <printf@plt>
  423a38:	ldr	x1, [x24, #8]
  423a3c:	mov	x0, x26
  423a40:	add	x26, x1, #0x18
  423a44:	bl	401cc0 <printf@plt>
  423a48:	mov	x1, x26
  423a4c:	mov	x0, x27
  423a50:	bl	401cc0 <printf@plt>
  423a54:	b	422b5c <ferror@plt+0x20e1c>
  423a58:	ldr	x1, [x24, #8]
  423a5c:	add	x0, sp, #0x88
  423a60:	str	x1, [sp, #136]
  423a64:	bl	401ab0 <gmtime@plt>
  423a68:	mov	x1, x0
  423a6c:	cbz	x0, 423b18 <ferror@plt+0x21dd8>
  423a70:	ldp	w9, w7, [x1]
  423a74:	add	x26, sp, #0x90
  423a78:	ldp	w6, w5, [x1, #8]
  423a7c:	adrp	x2, 45a000 <warn@@Base+0xa640>
  423a80:	ldp	w4, w3, [x1, #16]
  423a84:	str	w9, [sp]
  423a88:	mov	x0, x26
  423a8c:	add	x2, x2, #0x488
  423a90:	add	w4, w4, #0x1
  423a94:	add	w3, w3, #0x76c
  423a98:	mov	x1, #0x80                  	// #128
  423a9c:	bl	4019e0 <snprintf@plt>
  423aa0:	mov	w2, #0x5                   	// #5
  423aa4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423aa8:	mov	x0, #0x0                   	// #0
  423aac:	add	x1, x1, #0xc98
  423ab0:	bl	401c70 <dcgettext@plt>
  423ab4:	mov	x1, x26
  423ab8:	bl	401cc0 <printf@plt>
  423abc:	b	422b5c <ferror@plt+0x20e1c>
  423ac0:	ldr	x1, [x27]
  423ac4:	mov	w0, #0x20                  	// #32
  423ac8:	str	x2, [sp, #120]
  423acc:	bl	401990 <putc@plt>
  423ad0:	ldr	x2, [sp, #120]
  423ad4:	b	4238e8 <ferror@plt+0x21ba8>
  423ad8:	mov	w2, #0x5                   	// #5
  423adc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423ae0:	mov	x0, #0x0                   	// #0
  423ae4:	add	x1, x1, #0xc70
  423ae8:	bl	401c70 <dcgettext@plt>
  423aec:	ldr	x1, [x24, #8]
  423af0:	add	x1, x26, x1
  423af4:	bl	401cc0 <printf@plt>
  423af8:	b	422b5c <ferror@plt+0x20e1c>
  423afc:	adrp	x1, 45b000 <warn@@Base+0xb640>
  423b00:	add	x1, x1, #0xa10
  423b04:	mov	w2, #0x5                   	// #5
  423b08:	mov	x0, #0x0                   	// #0
  423b0c:	bl	401c70 <dcgettext@plt>
  423b10:	bl	401cc0 <printf@plt>
  423b14:	b	422b5c <ferror@plt+0x20e1c>
  423b18:	add	x26, sp, #0x90
  423b1c:	mov	w2, #0x5                   	// #5
  423b20:	adrp	x1, 456000 <warn@@Base+0x6640>
  423b24:	mov	x0, #0x0                   	// #0
  423b28:	add	x1, x1, #0xd78
  423b2c:	bl	401c70 <dcgettext@plt>
  423b30:	mov	x1, #0x80                  	// #128
  423b34:	mov	x2, x0
  423b38:	mov	x0, x26
  423b3c:	bl	4019e0 <snprintf@plt>
  423b40:	b	423aa0 <ferror@plt+0x21d60>
  423b44:	mov	w2, #0x5                   	// #5
  423b48:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423b4c:	add	x1, x1, #0x828
  423b50:	bl	401c70 <dcgettext@plt>
  423b54:	mov	x1, x28
  423b58:	mov	w25, #0x0                   	// #0
  423b5c:	bl	44f3e8 <error@@Base>
  423b60:	ldp	x23, x24, [sp, #64]
  423b64:	ldp	x27, x28, [sp, #96]
  423b68:	b	422280 <ferror@plt+0x20540>
  423b6c:	ldur	w1, [x19, #-148]
  423b70:	cbz	w1, 422260 <ferror@plt+0x20520>
  423b74:	cmp	x2, x0
  423b78:	b.eq	423ba8 <ferror@plt+0x21e68>  // b.none
  423b7c:	mov	x0, #0xfefa                	// #65274
  423b80:	movk	x0, #0x6fff, lsl #16
  423b84:	cmp	x2, x0
  423b88:	b.eq	423bc4 <ferror@plt+0x21e84>  // b.none
  423b8c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423b90:	add	x1, x1, #0x978
  423b94:	mov	w2, #0x5                   	// #5
  423b98:	mov	x0, #0x0                   	// #0
  423b9c:	bl	401c70 <dcgettext@plt>
  423ba0:	bl	401cc0 <printf@plt>
  423ba4:	b	422a04 <ferror@plt+0x20cc4>
  423ba8:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423bac:	add	x1, x1, #0x998
  423bb0:	mov	w2, #0x5                   	// #5
  423bb4:	mov	x0, #0x0                   	// #0
  423bb8:	bl	401c70 <dcgettext@plt>
  423bbc:	bl	401cc0 <printf@plt>
  423bc0:	b	422a04 <ferror@plt+0x20cc4>
  423bc4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423bc8:	add	x1, x1, #0x960
  423bcc:	mov	w2, #0x5                   	// #5
  423bd0:	mov	x0, #0x0                   	// #0
  423bd4:	bl	401c70 <dcgettext@plt>
  423bd8:	bl	401cc0 <printf@plt>
  423bdc:	b	422a04 <ferror@plt+0x20cc4>
  423be0:	ldur	w0, [x19, #-148]
  423be4:	cbz	w0, 422260 <ferror@plt+0x20520>
  423be8:	ldr	x0, [x20, #3176]
  423bec:	ldr	x28, [x24, #8]
  423bf0:	cbz	x0, 422624 <ferror@plt+0x208e4>
  423bf4:	ldr	x1, [x20, #3184]
  423bf8:	cmp	x28, x1
  423bfc:	b.cs	422624 <ferror@plt+0x208e4>  // b.hs, b.nlast
  423c00:	ldrb	w1, [x0, x28]
  423c04:	add	x3, x0, x28
  423c08:	cbz	w1, 422624 <ferror@plt+0x208e4>
  423c0c:	mov	w2, #0x5                   	// #5
  423c10:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423c14:	mov	x0, #0x0                   	// #0
  423c18:	add	x1, x1, #0xc18
  423c1c:	str	x3, [sp, #120]
  423c20:	bl	401c70 <dcgettext@plt>
  423c24:	ldr	x3, [sp, #120]
  423c28:	mov	x1, x3
  423c2c:	bl	401cc0 <printf@plt>
  423c30:	ldp	x0, x1, [x19, #-256]
  423c34:	b	422264 <ferror@plt+0x20524>
  423c38:	ldur	w0, [x19, #-148]
  423c3c:	cbz	w0, 422260 <ferror@plt+0x20520>
  423c40:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423c44:	add	x1, x1, #0x938
  423c48:	mov	w2, #0x5                   	// #5
  423c4c:	mov	x0, #0x0                   	// #0
  423c50:	bl	401c70 <dcgettext@plt>
  423c54:	bl	401cc0 <printf@plt>
  423c58:	b	422a04 <ferror@plt+0x20cc4>
  423c5c:	nop
  423c60:	stp	x29, x30, [sp, #-320]!
  423c64:	mov	x29, sp
  423c68:	stp	x19, x20, [sp, #16]
  423c6c:	mov	x20, x3
  423c70:	stp	x21, x22, [sp, #32]
  423c74:	stp	x27, x28, [sp, #80]
  423c78:	mov	x28, x0
  423c7c:	stp	x4, x2, [sp, #128]
  423c80:	cbz	x1, 424de0 <ferror@plt+0x230a0>
  423c84:	ldr	x21, [x1, #32]
  423c88:	mov	x19, x1
  423c8c:	cbz	x21, 425474 <ferror@plt+0x23734>
  423c90:	ldr	w0, [x1, #4]
  423c94:	cmp	w0, #0x8
  423c98:	b.eq	425474 <ferror@plt+0x23734>  // b.none
  423c9c:	ldr	x22, [x19, #24]
  423ca0:	mov	w2, #0x5                   	// #5
  423ca4:	adrp	x1, 45c000 <warn@@Base+0xc640>
  423ca8:	mov	x0, #0x0                   	// #0
  423cac:	add	x1, x1, #0x2f8
  423cb0:	bl	401c70 <dcgettext@plt>
  423cb4:	mov	x4, x21
  423cb8:	mov	x5, x0
  423cbc:	mov	x2, x22
  423cc0:	add	x1, x28, #0x10
  423cc4:	add	x0, x28, #0x8
  423cc8:	mov	x3, #0x1                   	// #1
  423ccc:	bl	4103d0 <ferror@plt+0xe690>
  423cd0:	str	x0, [sp, #120]
  423cd4:	cbz	x0, 4241fc <ferror@plt+0x224bc>
  423cd8:	mov	x2, x0
  423cdc:	mov	x3, x20
  423ce0:	mov	x1, x19
  423ce4:	mov	x0, x28
  423ce8:	mov	x5, #0x0                   	// #0
  423cec:	mov	x4, #0x0                   	// #0
  423cf0:	bl	4123a8 <ferror@plt+0x10668>
  423cf4:	cbz	w0, 4241fc <ferror@plt+0x224bc>
  423cf8:	mov	w2, #0x5                   	// #5
  423cfc:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423d00:	mov	x0, #0x0                   	// #0
  423d04:	add	x1, x1, #0xe00
  423d08:	bl	401c70 <dcgettext@plt>
  423d0c:	mov	x2, x19
  423d10:	add	x1, x28, #0x88
  423d14:	mov	x19, x0
  423d18:	add	x0, x28, #0x80
  423d1c:	bl	404c18 <ferror@plt+0x2ed8>
  423d20:	mov	x1, x0
  423d24:	mov	x0, x19
  423d28:	bl	401cc0 <printf@plt>
  423d2c:	ldr	x1, [sp, #128]
  423d30:	cmp	x1, #0x3
  423d34:	b.ls	424e44 <ferror@plt+0x23104>  // b.plast
  423d38:	sub	x0, x1, #0x4
  423d3c:	tst	x0, #0xfffffffffffffffb
  423d40:	b.ne	425918 <ferror@plt+0x23bd8>  // b.any
  423d44:	sub	x0, x1, #0x1
  423d48:	str	x0, [sp, #152]
  423d4c:	mov	w2, #0x5                   	// #5
  423d50:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423d54:	mov	x0, #0x0                   	// #0
  423d58:	add	x1, x1, #0xe98
  423d5c:	bl	401c70 <dcgettext@plt>
  423d60:	mov	x19, x0
  423d64:	mov	w2, #0x5                   	// #5
  423d68:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423d6c:	mov	x0, #0x0                   	// #0
  423d70:	add	x1, x1, #0xeb8
  423d74:	bl	401c70 <dcgettext@plt>
  423d78:	ldr	x21, [sp, #120]
  423d7c:	mov	w2, #0x5                   	// #5
  423d80:	adrp	x1, 45e000 <warn@@Base+0xe640>
  423d84:	add	x1, x1, #0xec0
  423d88:	add	x22, x21, x20
  423d8c:	mov	x20, x0
  423d90:	mov	x0, #0x0                   	// #0
  423d94:	str	x22, [sp, #104]
  423d98:	bl	401c70 <dcgettext@plt>
  423d9c:	mov	x2, x0
  423da0:	mov	x1, x20
  423da4:	mov	x0, x19
  423da8:	bl	401cc0 <printf@plt>
  423dac:	cmp	x22, x21
  423db0:	b.ls	426420 <ferror@plt+0x246e0>  // b.plast
  423db4:	adrp	x0, 45f000 <warn@@Base+0xf640>
  423db8:	add	x0, x0, #0x970
  423dbc:	str	x28, [sp, #112]
  423dc0:	str	x0, [sp, #200]
  423dc4:	mov	w0, #0x1                   	// #1
  423dc8:	str	w0, [sp, #148]
  423dcc:	ldp	x2, x0, [sp, #104]
  423dd0:	stp	x23, x24, [sp, #48]
  423dd4:	stp	x25, x26, [sp, #64]
  423dd8:	ldrh	w1, [x0, #82]
  423ddc:	sub	x20, x2, x21
  423de0:	ldrb	w0, [x0, #31]
  423de4:	cmp	w1, #0x32
  423de8:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  423dec:	b.eq	4240e8 <ferror@plt+0x223a8>  // b.none
  423df0:	cmp	x20, #0xb
  423df4:	b.ls	425790 <ferror@plt+0x23a50>  // b.plast
  423df8:	adrp	x19, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  423dfc:	mov	w1, #0x4                   	// #4
  423e00:	add	x0, x21, #0x8
  423e04:	add	x26, x19, #0x398
  423e08:	ldr	x2, [x19, #920]
  423e0c:	sub	x20, x20, #0xc
  423e10:	blr	x2
  423e14:	str	x0, [sp, #288]
  423e18:	ldr	x2, [x19, #920]
  423e1c:	mov	w1, #0x4                   	// #4
  423e20:	mov	x0, x21
  423e24:	blr	x2
  423e28:	str	x0, [sp, #272]
  423e2c:	ldr	x2, [x19, #920]
  423e30:	add	x3, x21, #0xc
  423e34:	str	x3, [sp, #296]
  423e38:	mov	w1, #0x4                   	// #4
  423e3c:	add	x0, x21, #0x4
  423e40:	blr	x2
  423e44:	str	x0, [sp, #280]
  423e48:	ldr	x24, [sp, #272]
  423e4c:	ldr	x2, [sp, #128]
  423e50:	add	x1, x24, #0xb
  423e54:	ldr	x3, [sp, #152]
  423e58:	neg	x19, x2
  423e5c:	add	x1, x1, x2
  423e60:	mov	x2, x19
  423e64:	and	x1, x1, x19
  423e68:	add	x19, x1, x3
  423e6c:	add	x1, x21, x1
  423e70:	add	x19, x19, x0
  423e74:	ldr	x3, [sp, #120]
  423e78:	and	x19, x19, x2
  423e7c:	ldr	x2, [sp, #136]
  423e80:	sub	x3, x1, x3
  423e84:	ldr	x23, [sp, #296]
  423e88:	add	x2, x3, x2
  423e8c:	stp	x1, x2, [sp, #304]
  423e90:	add	x19, x21, x19
  423e94:	sub	x2, x1, x23
  423e98:	cmp	x2, x20
  423e9c:	cset	w22, hi  // hi = pmore
  423ea0:	cmp	x2, x24
  423ea4:	cset	w3, cc  // cc = lo, ul, last
  423ea8:	orr	w22, w22, w3
  423eac:	cbnz	w22, 424190 <ferror@plt+0x22450>
  423eb0:	sub	x1, x19, x1
  423eb4:	cmp	x1, x0
  423eb8:	b.cc	424190 <ferror@plt+0x22450>  // b.lo, b.ul, b.last
  423ebc:	sub	x20, x20, x2
  423ec0:	cmp	x1, x20
  423ec4:	b.hi	424190 <ferror@plt+0x22450>  // b.pmore
  423ec8:	cbz	x24, 4245d4 <ferror@plt+0x22894>
  423ecc:	add	x0, x23, x24
  423ed0:	ldurb	w0, [x0, #-1]
  423ed4:	cbz	w0, 4245cc <ferror@plt+0x2288c>
  423ed8:	cmp	x2, x24
  423edc:	mov	x20, #0x0                   	// #0
  423ee0:	b.eq	424cec <ferror@plt+0x22fac>  // b.none
  423ee4:	strb	wzr, [x23, x24]
  423ee8:	ldr	x0, [sp, #272]
  423eec:	cbz	x0, 4245d8 <ferror@plt+0x22898>
  423ef0:	ldr	x23, [sp, #296]
  423ef4:	ldrb	w21, [x23]
  423ef8:	cmp	w21, #0x47
  423efc:	b.ne	424548 <ferror@plt+0x22808>  // b.any
  423f00:	ldrb	w0, [x23, #1]
  423f04:	cmp	w0, #0x4e
  423f08:	b.ne	424548 <ferror@plt+0x22808>  // b.any
  423f0c:	ldrb	w0, [x23, #2]
  423f10:	cmp	w0, #0x55
  423f14:	b.ne	424548 <ferror@plt+0x22808>  // b.any
  423f18:	ldr	x21, [sp, #288]
  423f1c:	cmp	w21, #0x4
  423f20:	b.eq	425534 <ferror@plt+0x237f4>  // b.none
  423f24:	b.hi	42466c <ferror@plt+0x2292c>  // b.pmore
  423f28:	cmp	w21, #0x2
  423f2c:	b.eq	425518 <ferror@plt+0x237d8>  // b.none
  423f30:	cmp	w21, #0x3
  423f34:	b.ne	424698 <ferror@plt+0x22958>  // b.any
  423f38:	adrp	x1, 45f000 <warn@@Base+0xf640>
  423f3c:	mov	w2, #0x5                   	// #5
  423f40:	add	x1, x1, #0x70
  423f44:	mov	x0, #0x0                   	// #0
  423f48:	bl	401c70 <dcgettext@plt>
  423f4c:	mov	x24, x0
  423f50:	adrp	x27, 45e000 <warn@@Base+0xe640>
  423f54:	add	x27, x27, #0x360
  423f58:	mov	x0, x27
  423f5c:	bl	401cc0 <printf@plt>
  423f60:	ldr	x28, [sp, #296]
  423f64:	ldrb	w0, [x28]
  423f68:	cmp	w0, #0x47
  423f6c:	b.ne	4242a0 <ferror@plt+0x22560>  // b.any
  423f70:	ldrb	w0, [x28, #1]
  423f74:	cmp	w0, #0x41
  423f78:	b.ne	4242a0 <ferror@plt+0x22560>  // b.any
  423f7c:	ldrb	w1, [x28, #2]
  423f80:	adrp	x21, 45e000 <warn@@Base+0xe640>
  423f84:	add	x21, x21, #0xdf0
  423f88:	mov	x0, x21
  423f8c:	bl	401bf0 <strchr@plt>
  423f90:	cbz	x0, 4242a8 <ferror@plt+0x22568>
  423f94:	ldr	x0, [sp, #288]
  423f98:	sub	x0, x0, #0x100
  423f9c:	cmp	x0, #0x1
  423fa0:	b.ls	4242c8 <ferror@plt+0x22588>  // b.plast
  423fa4:	mov	x1, x23
  423fa8:	mov	w0, #0xffffffec            	// #-20
  423fac:	bl	404800 <ferror@plt+0x2ac0>
  423fb0:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  423fb4:	add	x23, x0, #0x360
  423fb8:	ldr	w0, [x0, #864]
  423fbc:	ldr	x1, [sp, #280]
  423fc0:	cbz	w0, 424368 <ferror@plt+0x22628>
  423fc4:	mov	x2, x24
  423fc8:	adrp	x0, 45f000 <warn@@Base+0xf640>
  423fcc:	add	x0, x0, #0x6f8
  423fd0:	bl	401cc0 <printf@plt>
  423fd4:	ldr	x24, [sp, #296]
  423fd8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  423fdc:	mov	x2, #0x7                   	// #7
  423fe0:	add	x1, x1, #0x368
  423fe4:	mov	x0, x24
  423fe8:	bl	401a50 <strncmp@plt>
  423fec:	cbz	w0, 424394 <ferror@plt+0x22654>
  423ff0:	ldrb	w0, [x24]
  423ff4:	cmp	w0, #0x47
  423ff8:	b.ne	4243b0 <ferror@plt+0x22670>  // b.any
  423ffc:	ldrb	w0, [x24, #1]
  424000:	cmp	w0, #0x4e
  424004:	b.ne	4243b0 <ferror@plt+0x22670>  // b.any
  424008:	ldrb	w0, [x24, #2]
  42400c:	cmp	w0, #0x55
  424010:	b.ne	4243b0 <ferror@plt+0x22670>  // b.any
  424014:	ldr	x0, [sp, #288]
  424018:	cmp	x0, #0x3
  42401c:	b.eq	4256ec <ferror@plt+0x239ac>  // b.none
  424020:	b.hi	4246e0 <ferror@plt+0x229a0>  // b.pmore
  424024:	cmp	x0, #0x1
  424028:	b.eq	4255e4 <ferror@plt+0x238a4>  // b.none
  42402c:	cmp	x0, #0x2
  424030:	b.ne	425690 <ferror@plt+0x23950>  // b.any
  424034:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424038:	add	x1, x1, #0x780
  42403c:	mov	w2, #0x5                   	// #5
  424040:	mov	x0, #0x0                   	// #0
  424044:	bl	401c70 <dcgettext@plt>
  424048:	bl	401cc0 <printf@plt>
  42404c:	ldr	x0, [sp, #280]
  424050:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424054:	add	x1, x1, #0x7a0
  424058:	cmp	x0, #0x7
  42405c:	b.ls	424270 <ferror@plt+0x22530>  // b.plast
  424060:	ldr	x2, [x26]
  424064:	mov	w1, #0x4                   	// #4
  424068:	ldr	x0, [sp, #304]
  42406c:	blr	x2
  424070:	mov	x21, x0
  424074:	ldr	x2, [x26]
  424078:	mov	w1, #0x4                   	// #4
  42407c:	ldr	x0, [sp, #304]
  424080:	add	x0, x0, #0x4
  424084:	blr	x2
  424088:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42408c:	mov	x22, x0
  424090:	add	x1, x1, #0x7b8
  424094:	mov	w2, #0x5                   	// #5
  424098:	mov	x0, #0x0                   	// #0
  42409c:	bl	401c70 <dcgettext@plt>
  4240a0:	mov	x2, x22
  4240a4:	mov	x1, x21
  4240a8:	bl	401cc0 <printf@plt>
  4240ac:	nop
  4240b0:	cbz	x20, 424288 <ferror@plt+0x22548>
  4240b4:	mov	x0, x20
  4240b8:	bl	401bc0 <free@plt>
  4240bc:	ldr	x0, [sp, #104]
  4240c0:	cmp	x0, x19
  4240c4:	b.ls	424294 <ferror@plt+0x22554>  // b.plast
  4240c8:	ldp	x2, x0, [sp, #104]
  4240cc:	mov	x21, x19
  4240d0:	ldrh	w1, [x0, #82]
  4240d4:	sub	x20, x2, x21
  4240d8:	ldrb	w0, [x0, #31]
  4240dc:	cmp	w1, #0x32
  4240e0:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  4240e4:	b.ne	423df0 <ferror@plt+0x220b0>  // b.any
  4240e8:	cmp	x20, #0x17
  4240ec:	b.ls	425790 <ferror@plt+0x23a50>  // b.plast
  4240f0:	adrp	x19, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4240f4:	mov	w1, #0x8                   	// #8
  4240f8:	add	x0, x21, #0x10
  4240fc:	sub	x20, x20, #0x18
  424100:	ldr	x2, [x19, #920]
  424104:	add	x26, x19, #0x398
  424108:	blr	x2
  42410c:	str	x0, [sp, #288]
  424110:	ldr	x2, [x19, #920]
  424114:	mov	w1, #0x8                   	// #8
  424118:	mov	x0, x21
  42411c:	blr	x2
  424120:	str	x0, [sp, #272]
  424124:	ldr	x2, [x19, #920]
  424128:	add	x3, x21, #0x18
  42412c:	str	x3, [sp, #296]
  424130:	mov	w1, #0x8                   	// #8
  424134:	add	x0, x21, #0x8
  424138:	blr	x2
  42413c:	add	x19, x0, #0x7
  424140:	ldr	x24, [sp, #272]
  424144:	str	x0, [sp, #280]
  424148:	ldr	x23, [sp, #296]
  42414c:	add	x1, x24, #0x7
  424150:	ldr	x2, [sp, #120]
  424154:	and	x1, x1, #0xfffffffffffffff8
  424158:	ldr	x3, [sp, #136]
  42415c:	add	x1, x23, x1
  424160:	sub	x2, x1, x2
  424164:	and	x19, x19, #0xfffffffffffffff8
  424168:	add	x2, x2, x3
  42416c:	stp	x1, x2, [sp, #304]
  424170:	sub	x2, x1, x23
  424174:	cmp	x2, x20
  424178:	add	x19, x1, x19
  42417c:	cset	w22, hi  // hi = pmore
  424180:	cmp	x2, x24
  424184:	cset	w3, cc  // cc = lo, ul, last
  424188:	orr	w22, w22, w3
  42418c:	cbz	w22, 423eb0 <ferror@plt+0x22170>
  424190:	mov	w2, #0x5                   	// #5
  424194:	adrp	x1, 45e000 <warn@@Base+0xe640>
  424198:	mov	x0, #0x0                   	// #0
  42419c:	add	x1, x1, #0xf60
  4241a0:	bl	401c70 <dcgettext@plt>
  4241a4:	ldr	x1, [sp, #120]
  4241a8:	sub	x1, x21, x1
  4241ac:	bl	44f9c0 <warn@@Base>
  4241b0:	mov	w2, #0x5                   	// #5
  4241b4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4241b8:	mov	x0, #0x0                   	// #0
  4241bc:	add	x1, x1, #0xfa0
  4241c0:	bl	401c70 <dcgettext@plt>
  4241c4:	ldp	x2, x3, [sp, #272]
  4241c8:	ldr	w4, [sp, #128]
  4241cc:	ldr	x1, [sp, #288]
  4241d0:	bl	44f9c0 <warn@@Base>
  4241d4:	ldp	x23, x24, [sp, #48]
  4241d8:	ldp	x25, x26, [sp, #64]
  4241dc:	ldr	x0, [sp, #120]
  4241e0:	bl	401bc0 <free@plt>
  4241e4:	ldr	w0, [sp, #148]
  4241e8:	ldp	x19, x20, [sp, #16]
  4241ec:	ldp	x21, x22, [sp, #32]
  4241f0:	ldp	x27, x28, [sp, #80]
  4241f4:	ldp	x29, x30, [sp], #320
  4241f8:	ret
  4241fc:	str	wzr, [sp, #148]
  424200:	ldr	w0, [sp, #148]
  424204:	ldp	x19, x20, [sp, #16]
  424208:	ldp	x21, x22, [sp, #32]
  42420c:	ldp	x27, x28, [sp, #80]
  424210:	ldp	x29, x30, [sp], #320
  424214:	ret
  424218:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42421c:	add	x24, x0, #0x4a0
  424220:	ldr	w0, [x0, #1184]
  424224:	cbnz	w0, 425060 <ferror@plt+0x23320>
  424228:	mov	x0, #0x8                   	// #8
  42422c:	mov	w5, #0x14                  	// #20
  424230:	mov	w28, #0x12                  	// #18
  424234:	mov	x2, #0x18                  	// #24
  424238:	mov	x25, #0xffffffffffffffef    	// #-17
  42423c:	mov	x22, #0x10                  	// #16
  424240:	str	x0, [sp, #160]
  424244:	str	w0, [sp, #176]
  424248:	ldr	x1, [sp, #288]
  42424c:	mov	x0, #0x4c45                	// #19525
  424250:	movk	x0, #0x4649, lsl #16
  424254:	cmp	x1, x0
  424258:	b.ne	424420 <ferror@plt+0x226e0>  // b.any
  42425c:	ldr	x1, [sp, #280]
  424260:	cmp	x1, x22
  424264:	b.cs	425084 <ferror@plt+0x23344>  // b.hs, b.nlast
  424268:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42426c:	add	x1, x1, #0xaf0
  424270:	mov	w2, #0x5                   	// #5
  424274:	mov	x0, #0x0                   	// #0
  424278:	str	wzr, [sp, #148]
  42427c:	bl	401c70 <dcgettext@plt>
  424280:	bl	44f3e8 <error@@Base>
  424284:	cbnz	x20, 4240b4 <ferror@plt+0x22374>
  424288:	ldr	x0, [sp, #104]
  42428c:	cmp	x0, x19
  424290:	b.hi	4240c8 <ferror@plt+0x22388>  // b.pmore
  424294:	ldp	x23, x24, [sp, #48]
  424298:	ldp	x25, x26, [sp, #64]
  42429c:	b	4241dc <ferror@plt+0x2249c>
  4242a0:	adrp	x21, 45e000 <warn@@Base+0xe640>
  4242a4:	add	x21, x21, #0xdf0
  4242a8:	ldrb	w1, [x28]
  4242ac:	mov	x0, x21
  4242b0:	bl	401bf0 <strchr@plt>
  4242b4:	cbz	x0, 423fa4 <ferror@plt+0x22264>
  4242b8:	ldr	x0, [sp, #288]
  4242bc:	sub	x0, x0, #0x100
  4242c0:	cmp	x0, #0x1
  4242c4:	b.hi	423fa4 <ferror@plt+0x22264>  // b.pmore
  4242c8:	ldr	x1, [sp, #272]
  4242cc:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4242d0:	add	x23, x0, #0x360
  4242d4:	cmp	x1, #0x1
  4242d8:	b.ls	424cc0 <ferror@plt+0x22f80>  // b.plast
  4242dc:	ldr	w0, [x0, #864]
  4242e0:	cbnz	w0, 424d88 <ferror@plt+0x23048>
  4242e4:	mov	x0, #0x11                  	// #17
  4242e8:	mov	w2, w0
  4242ec:	mov	x3, #0x13                  	// #19
  4242f0:	str	w3, [sp, #160]
  4242f4:	ldrb	w25, [x28]
  4242f8:	cmp	w25, #0x47
  4242fc:	b.eq	424cac <ferror@plt+0x22f6c>  // b.none
  424300:	cmp	w25, #0x2b
  424304:	b.hi	42431c <ferror@plt+0x225dc>  // b.pmore
  424308:	mov	x0, #0x1                   	// #1
  42430c:	mov	x1, #0xc1200000000         	// #13271448944640
  424310:	lsl	x0, x0, x25
  424314:	tst	x0, x1
  424318:	b.ne	424e58 <ferror@plt+0x23118>  // b.any
  42431c:	mov	w2, #0x5                   	// #5
  424320:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424324:	mov	x0, #0x0                   	// #0
  424328:	add	x1, x1, #0x530
  42432c:	bl	401c70 <dcgettext@plt>
  424330:	mov	w1, w25
  424334:	bl	44f3e8 <error@@Base>
  424338:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42433c:	add	x1, x1, #0x560
  424340:	mov	w2, #0x5                   	// #5
  424344:	mov	x0, #0x0                   	// #0
  424348:	bl	401c70 <dcgettext@plt>
  42434c:	mov	x1, x0
  424350:	mov	w0, #0xffffffec            	// #-20
  424354:	bl	404800 <ferror@plt+0x2ac0>
  424358:	ldr	w0, [x23]
  42435c:	ldr	x1, [sp, #280]
  424360:	cbnz	w0, 423fc4 <ferror@plt+0x22284>
  424364:	nop
  424368:	mov	x2, x24
  42436c:	adrp	x0, 45f000 <warn@@Base+0xf640>
  424370:	add	x0, x0, #0x708
  424374:	bl	401cc0 <printf@plt>
  424378:	ldr	x24, [sp, #296]
  42437c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424380:	mov	x2, #0x7                   	// #7
  424384:	add	x1, x1, #0x368
  424388:	mov	x0, x24
  42438c:	bl	401a50 <strncmp@plt>
  424390:	cbnz	w0, 423ff0 <ferror@plt+0x222b0>
  424394:	add	x0, sp, #0x110
  424398:	bl	40fb08 <ferror@plt+0xddc8>
  42439c:	cmp	w0, #0x0
  4243a0:	ldr	w0, [sp, #148]
  4243a4:	csel	w0, w0, wzr, ne  // ne = any
  4243a8:	str	w0, [sp, #148]
  4243ac:	b	4240b0 <ferror@plt+0x22370>
  4243b0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4243b4:	mov	x0, x24
  4243b8:	add	x1, x1, #0x498
  4243bc:	mov	x2, #0x7                   	// #7
  4243c0:	bl	401a50 <strncmp@plt>
  4243c4:	cbz	w0, 4249b0 <ferror@plt+0x22c70>
  4243c8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4243cc:	mov	x0, x24
  4243d0:	add	x1, x1, #0xae8
  4243d4:	mov	x2, #0x4                   	// #4
  4243d8:	bl	401a50 <strncmp@plt>
  4243dc:	cbz	w0, 424218 <ferror@plt+0x224d8>
  4243e0:	ldrb	w0, [x24]
  4243e4:	subs	w0, w0, #0x47
  4243e8:	b.ne	4243f4 <ferror@plt+0x226b4>  // b.any
  4243ec:	ldrb	w0, [x24, #1]
  4243f0:	sub	w0, w0, #0x41
  4243f4:	ldr	x25, [sp, #280]
  4243f8:	cbnz	w0, 4245f8 <ferror@plt+0x228b8>
  4243fc:	ldrb	w1, [x24, #2]
  424400:	mov	x0, x21
  424404:	bl	401bf0 <strchr@plt>
  424408:	cbz	x0, 4245f8 <ferror@plt+0x228b8>
  42440c:	ldr	x24, [sp, #288]
  424410:	sub	x0, x24, #0x100
  424414:	cmp	x0, #0x1
  424418:	b.ls	424434 <ferror@plt+0x226f4>  // b.plast
  42441c:	cbnz	x25, 42460c <ferror@plt+0x228cc>
  424420:	ldr	w0, [x23]
  424424:	cbz	w0, 4240b0 <ferror@plt+0x22370>
  424428:	mov	w0, #0xa                   	// #10
  42442c:	bl	401cf0 <putchar@plt>
  424430:	b	4240b0 <ferror@plt+0x22370>
  424434:	cmp	x25, #0x8
  424438:	b.eq	425de0 <ferror@plt+0x240a0>  // b.none
  42443c:	b.hi	424508 <ferror@plt+0x227c8>  // b.pmore
  424440:	cbz	x25, 425d50 <ferror@plt+0x24010>
  424444:	cmp	x25, #0x4
  424448:	b.ne	425d7c <ferror@plt+0x2403c>  // b.any
  42444c:	ldr	x2, [x26]
  424450:	mov	w1, w25
  424454:	ldr	x0, [sp, #304]
  424458:	mov	w23, #0x1                   	// #1
  42445c:	mov	x21, #0x0                   	// #0
  424460:	blr	x2
  424464:	mov	x25, x0
  424468:	ldr	x0, [sp, #112]
  42446c:	cmp	x24, #0x100
  424470:	cset	w26, eq  // eq = none
  424474:	add	x3, sp, #0x108
  424478:	mov	x1, x25
  42447c:	mov	w2, w26
  424480:	str	xzr, [sp, #264]
  424484:	bl	4193c0 <ferror@plt+0x17680>
  424488:	cmp	x0, #0x0
  42448c:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  424490:	b.ne	425f64 <ferror@plt+0x24224>  // b.any
  424494:	cmp	x0, #0x0
  424498:	cset	w26, ne  // ne = any
  42449c:	cmp	w26, #0x0
  4244a0:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  4244a4:	b.eq	42540c <ferror@plt+0x236cc>  // b.none
  4244a8:	ldr	x21, [x0, #8]
  4244ac:	cbnz	x21, 425404 <ferror@plt+0x236c4>
  4244b0:	cmp	x24, #0x100
  4244b4:	b.eq	425f94 <ferror@plt+0x24254>  // b.none
  4244b8:	mov	w2, #0x5                   	// #5
  4244bc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4244c0:	mov	x0, #0x0                   	// #0
  4244c4:	add	x1, x1, #0xcd0
  4244c8:	bl	401c70 <dcgettext@plt>
  4244cc:	mov	x1, x25
  4244d0:	bl	401cc0 <printf@plt>
  4244d4:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  4244d8:	str	x25, [x0, #1736]
  4244dc:	nop
  4244e0:	ldr	x0, [sp, #264]
  4244e4:	cbz	x0, 424428 <ferror@plt+0x226e8>
  4244e8:	mov	w2, #0x5                   	// #5
  4244ec:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4244f0:	mov	x0, #0x0                   	// #0
  4244f4:	add	x1, x1, #0xdf8
  4244f8:	bl	401c70 <dcgettext@plt>
  4244fc:	ldr	x1, [sp, #264]
  424500:	bl	401cc0 <printf@plt>
  424504:	b	424428 <ferror@plt+0x226e8>
  424508:	cmp	x25, #0x10
  42450c:	b.ne	425d7c <ferror@plt+0x2403c>  // b.any
  424510:	ldr	x2, [x26]
  424514:	mov	w1, #0x8                   	// #8
  424518:	ldr	x0, [sp, #304]
  42451c:	blr	x2
  424520:	mov	x25, x0
  424524:	ldr	x2, [x26]
  424528:	mov	w1, #0x8                   	// #8
  42452c:	ldr	x0, [sp, #304]
  424530:	add	x0, x0, #0x8
  424534:	blr	x2
  424538:	cmp	x0, #0x0
  42453c:	mov	x21, x0
  424540:	cset	w23, eq  // eq = none
  424544:	b	424468 <ferror@plt+0x22728>
  424548:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42454c:	mov	x0, x23
  424550:	add	x1, x1, #0x120
  424554:	mov	x2, #0x7                   	// #7
  424558:	bl	401a50 <strncmp@plt>
  42455c:	cbz	w0, 4248e0 <ferror@plt+0x22ba0>
  424560:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424564:	mov	x0, x23
  424568:	add	x1, x1, #0x2b0
  42456c:	mov	x2, #0xb                   	// #11
  424570:	bl	401a50 <strncmp@plt>
  424574:	cbz	w0, 424c20 <ferror@plt+0x22ee0>
  424578:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42457c:	mov	x0, x23
  424580:	add	x1, x1, #0x358
  424584:	mov	x2, #0x6                   	// #6
  424588:	bl	401a50 <strncmp@plt>
  42458c:	cbz	w0, 424ca0 <ferror@plt+0x22f60>
  424590:	cmp	w21, #0x50
  424594:	b.ne	4245a4 <ferror@plt+0x22864>  // b.any
  424598:	ldrb	w0, [x23, #1]
  42459c:	cmp	w0, #0x61
  4245a0:	b.eq	424c94 <ferror@plt+0x22f54>  // b.none
  4245a4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4245a8:	mov	x0, x23
  4245ac:	add	x1, x1, #0x360
  4245b0:	mov	x2, #0x4                   	// #4
  4245b4:	bl	401a50 <strncmp@plt>
  4245b8:	cbnz	w0, 424d14 <ferror@plt+0x22fd4>
  4245bc:	add	x24, x23, #0x4
  4245c0:	adrp	x23, 454000 <warn@@Base+0x4640>
  4245c4:	add	x23, x23, #0xa28
  4245c8:	b	423f50 <ferror@plt+0x22210>
  4245cc:	mov	x20, #0x0                   	// #0
  4245d0:	b	423ef4 <ferror@plt+0x221b4>
  4245d4:	mov	x20, #0x0                   	// #0
  4245d8:	ldr	x0, [sp, #112]
  4245dc:	adrp	x23, 45e000 <warn@@Base+0xe640>
  4245e0:	ldr	w1, [sp, #288]
  4245e4:	add	x23, x23, #0xd90
  4245e8:	ldrh	w0, [x0, #80]
  4245ec:	bl	405d18 <ferror@plt+0x3fd8>
  4245f0:	mov	x24, x0
  4245f4:	b	423f50 <ferror@plt+0x22210>
  4245f8:	ldrb	w1, [x24]
  4245fc:	mov	x0, x21
  424600:	bl	401bf0 <strchr@plt>
  424604:	cbnz	x0, 42440c <ferror@plt+0x226cc>
  424608:	cbz	x25, 424420 <ferror@plt+0x226e0>
  42460c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424610:	add	x1, x1, #0xd00
  424614:	mov	w2, #0x5                   	// #5
  424618:	mov	x0, #0x0                   	// #0
  42461c:	bl	401c70 <dcgettext@plt>
  424620:	adrp	x21, 45f000 <warn@@Base+0xf640>
  424624:	bl	401cc0 <printf@plt>
  424628:	add	x21, x21, #0x9f0
  42462c:	ldr	x0, [sp, #280]
  424630:	mov	x22, #0x0                   	// #0
  424634:	cbz	x0, 424658 <ferror@plt+0x22918>
  424638:	ldr	x1, [sp, #304]
  42463c:	mov	x0, x21
  424640:	ldrb	w1, [x1, x22]
  424644:	add	x22, x22, #0x1
  424648:	bl	401cc0 <printf@plt>
  42464c:	ldr	x0, [sp, #280]
  424650:	cmp	x22, x0
  424654:	b.cc	424638 <ferror@plt+0x228f8>  // b.lo, b.ul, b.last
  424658:	ldr	w0, [x23]
  42465c:	cbnz	w0, 424428 <ferror@plt+0x226e8>
  424660:	mov	w0, #0xa                   	// #10
  424664:	bl	401cf0 <putchar@plt>
  424668:	b	424420 <ferror@plt+0x226e0>
  42466c:	cmp	w21, #0x100
  424670:	b.eq	4254c4 <ferror@plt+0x23784>  // b.none
  424674:	cmp	w21, #0x101
  424678:	b.ne	4246bc <ferror@plt+0x2297c>  // b.any
  42467c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424680:	mov	w2, #0x5                   	// #5
  424684:	add	x1, x1, #0x100
  424688:	mov	x0, #0x0                   	// #0
  42468c:	bl	401c70 <dcgettext@plt>
  424690:	mov	x24, x0
  424694:	b	423f50 <ferror@plt+0x22210>
  424698:	cmp	w21, #0x1
  42469c:	b.ne	4254e0 <ferror@plt+0x237a0>  // b.any
  4246a0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4246a4:	mov	w2, #0x5                   	// #5
  4246a8:	add	x1, x1, #0x18
  4246ac:	mov	x0, #0x0                   	// #0
  4246b0:	bl	401c70 <dcgettext@plt>
  4246b4:	mov	x24, x0
  4246b8:	b	423f50 <ferror@plt+0x22210>
  4246bc:	cmp	w21, #0x5
  4246c0:	b.ne	4254e0 <ferror@plt+0x237a0>  // b.any
  4246c4:	mov	w2, w21
  4246c8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4246cc:	mov	x0, #0x0                   	// #0
  4246d0:	add	x1, x1, #0xc8
  4246d4:	bl	401c70 <dcgettext@plt>
  4246d8:	mov	x24, x0
  4246dc:	b	423f50 <ferror@plt+0x22210>
  4246e0:	cmp	x0, #0x4
  4246e4:	b.eq	425744 <ferror@plt+0x23a04>  // b.none
  4246e8:	cmp	x0, #0x5
  4246ec:	b.ne	425690 <ferror@plt+0x23950>  // b.any
  4246f0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4246f4:	ldr	x25, [sp, #280]
  4246f8:	ldr	w0, [x0, #1184]
  4246fc:	ldr	x22, [sp, #304]
  424700:	cbnz	w0, 4253e0 <ferror@plt+0x236a0>
  424704:	mov	w0, #0x7                   	// #7
  424708:	str	w0, [sp, #168]
  42470c:	mov	w0, #0xfffffff8            	// #-8
  424710:	mov	x21, #0x8                   	// #8
  424714:	mov	w27, w0
  424718:	mov	w0, #0x8                   	// #8
  42471c:	str	w21, [sp, #160]
  424720:	str	w0, [sp, #176]
  424724:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424728:	add	x1, x1, #0x7e0
  42472c:	mov	w2, #0x5                   	// #5
  424730:	mov	x0, #0x0                   	// #0
  424734:	bl	401c70 <dcgettext@plt>
  424738:	bl	401cc0 <printf@plt>
  42473c:	ldr	x0, [sp, #280]
  424740:	cmp	x0, #0x7
  424744:	b.ls	425cd0 <ferror@plt+0x23f90>  // b.plast
  424748:	udiv	x1, x0, x21
  42474c:	msub	x0, x1, x21, x0
  424750:	cbnz	x0, 425cd0 <ferror@plt+0x23f90>
  424754:	add	x24, x22, x25
  424758:	cmp	x22, x24
  42475c:	b.cs	424428 <ferror@plt+0x226e8>  // b.hs, b.nlast
  424760:	cmp	x25, #0x7
  424764:	b.ls	426290 <ferror@plt+0x24550>  // b.plast
  424768:	ldr	w25, [sp, #168]
  42476c:	mov	w28, w27
  424770:	stp	x19, x20, [sp, #184]
  424774:	b	42481c <ferror@plt+0x22adc>
  424778:	ldr	x0, [sp, #112]
  42477c:	ldrh	w0, [x0, #82]
  424780:	cmp	w0, #0x3e
  424784:	ccmp	w0, #0x6, #0x4, ne  // ne = any
  424788:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  42478c:	b.ne	4259d8 <ferror@plt+0x23c98>  // b.any
  424790:	cmp	w21, #0x4
  424794:	b.eq	425a78 <ferror@plt+0x23d38>  // b.none
  424798:	mov	w0, #0x8000                	// #32768
  42479c:	movk	w0, #0xc000, lsl #16
  4247a0:	cmp	w19, w0
  4247a4:	b.eq	42618c <ferror@plt+0x2444c>  // b.none
  4247a8:	b.hi	42557c <ferror@plt+0x2383c>  // b.pmore
  4247ac:	mov	w0, #0xc0000001            	// #-1073741823
  4247b0:	cmp	w19, w0
  4247b4:	b.eq	42618c <ferror@plt+0x2444c>  // b.none
  4247b8:	add	w0, w0, #0x1
  4247bc:	cmp	w19, w0
  4247c0:	b.ne	425550 <ferror@plt+0x23810>  // b.any
  4247c4:	mov	w2, #0x5                   	// #5
  4247c8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4247cc:	mov	x0, #0x0                   	// #0
  4247d0:	add	x1, x1, #0x868
  4247d4:	bl	401c70 <dcgettext@plt>
  4247d8:	mov	w1, w21
  4247dc:	bl	401cc0 <printf@plt>
  4247e0:	add	w22, w25, w21
  4247e4:	and	w22, w22, w28
  4247e8:	add	x22, x27, w22, uxtw
  4247ec:	cmp	x24, x22
  4247f0:	b.eq	4261ac <ferror@plt+0x2446c>  // b.none
  4247f4:	ldr	w0, [x23]
  4247f8:	cbz	w0, 425464 <ferror@plt+0x23724>
  4247fc:	adrp	x0, 460000 <warn@@Base+0x10640>
  424800:	add	x0, x0, #0x898
  424804:	bl	401cc0 <printf@plt>
  424808:	cmp	x24, x22
  42480c:	b.ls	4261ac <ferror@plt+0x2446c>  // b.plast
  424810:	sub	x0, x24, x22
  424814:	cmp	x0, #0x7
  424818:	b.ls	42628c <ferror@plt+0x2454c>  // b.plast
  42481c:	ldr	x2, [x26]
  424820:	mov	w1, #0x4                   	// #4
  424824:	mov	x0, x22
  424828:	add	x27, x22, #0x8
  42482c:	blr	x2
  424830:	mov	x19, x0
  424834:	ldr	x2, [x26]
  424838:	add	x0, x22, #0x4
  42483c:	mov	w1, #0x4                   	// #4
  424840:	blr	x2
  424844:	mov	x21, x0
  424848:	sub	x0, x24, x27
  42484c:	cmp	x0, w21, uxtw
  424850:	b.cc	426260 <ferror@plt+0x24520>  // b.lo, b.ul, b.last
  424854:	mov	w0, #0x40000000            	// #1073741824
  424858:	add	w0, w0, w19
  42485c:	mov	w1, #0x1fffffff            	// #536870911
  424860:	cmp	w0, w1
  424864:	b.ls	424778 <ferror@plt+0x22a38>  // b.plast
  424868:	cmp	w19, #0x1
  42486c:	b.eq	425990 <ferror@plt+0x23c50>  // b.none
  424870:	cmp	w19, #0x2
  424874:	b.eq	425960 <ferror@plt+0x23c20>  // b.none
  424878:	mov	w0, #0xbfffffff            	// #-1073741825
  42487c:	cmp	w19, w0
  424880:	b.hi	425a4c <ferror@plt+0x23d0c>  // b.pmore
  424884:	mov	w2, #0x5                   	// #5
  424888:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42488c:	mov	x0, #0x0                   	// #0
  424890:	add	x1, x1, #0x9a8
  424894:	bl	401c70 <dcgettext@plt>
  424898:	mov	w1, w19
  42489c:	bl	401cc0 <printf@plt>
  4248a0:	cbz	w21, 4248d4 <ferror@plt+0x22b94>
  4248a4:	add	x19, x22, #0x9
  4248a8:	sub	w0, w21, #0x1
  4248ac:	adrp	x22, 45f000 <warn@@Base+0xf640>
  4248b0:	add	x19, x19, x0
  4248b4:	mov	x20, x27
  4248b8:	add	x22, x22, #0x9f0
  4248bc:	nop
  4248c0:	ldrb	w1, [x20], #1
  4248c4:	mov	x0, x22
  4248c8:	bl	401cc0 <printf@plt>
  4248cc:	cmp	x20, x19
  4248d0:	b.ne	4248c0 <ferror@plt+0x22b80>  // b.any
  4248d4:	mov	w0, #0x3e                  	// #62
  4248d8:	bl	401cf0 <putchar@plt>
  4248dc:	b	4247e0 <ferror@plt+0x22aa0>
  4248e0:	ldr	x1, [sp, #288]
  4248e4:	cmp	w1, #0xc
  4248e8:	b.eq	425bdc <ferror@plt+0x23e9c>  // b.none
  4248ec:	b.hi	424920 <ferror@plt+0x22be0>  // b.pmore
  4248f0:	cmp	w1, #0x9
  4248f4:	b.eq	425c14 <ferror@plt+0x23ed4>  // b.none
  4248f8:	b.ls	424958 <ferror@plt+0x22c18>  // b.plast
  4248fc:	cmp	w1, #0xa
  424900:	b.eq	425c68 <ferror@plt+0x23f28>  // b.none
  424904:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424908:	mov	w2, #0x5                   	// #5
  42490c:	add	x1, x1, #0x1a8
  424910:	mov	x0, #0x0                   	// #0
  424914:	bl	401c70 <dcgettext@plt>
  424918:	mov	x24, x0
  42491c:	b	423f50 <ferror@plt+0x22210>
  424920:	cmp	w1, #0xf
  424924:	b.eq	425bf8 <ferror@plt+0x23eb8>  // b.none
  424928:	b.ls	424984 <ferror@plt+0x22c44>  // b.plast
  42492c:	cmp	w1, #0x10
  424930:	b.eq	425c4c <ferror@plt+0x23f0c>  // b.none
  424934:	cmp	w1, #0x11
  424938:	b.ne	425bc8 <ferror@plt+0x23e88>  // b.any
  42493c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424940:	mov	w2, #0x5                   	// #5
  424944:	add	x1, x1, #0x288
  424948:	mov	x0, #0x0                   	// #0
  42494c:	bl	401c70 <dcgettext@plt>
  424950:	mov	x24, x0
  424954:	b	423f50 <ferror@plt+0x22210>
  424958:	cmp	w1, #0x7
  42495c:	b.eq	425c30 <ferror@plt+0x23ef0>  // b.none
  424960:	cmp	w1, #0x8
  424964:	b.ne	425bc8 <ferror@plt+0x23e88>  // b.any
  424968:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42496c:	mov	w2, #0x5                   	// #5
  424970:	add	x1, x1, #0x148
  424974:	mov	x0, #0x0                   	// #0
  424978:	bl	401c70 <dcgettext@plt>
  42497c:	mov	x24, x0
  424980:	b	423f50 <ferror@plt+0x22210>
  424984:	cmp	w1, #0xd
  424988:	b.eq	425c84 <ferror@plt+0x23f44>  // b.none
  42498c:	cmp	w1, #0xe
  424990:	b.ne	425bc8 <ferror@plt+0x23e88>  // b.any
  424994:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424998:	mov	w2, #0x5                   	// #5
  42499c:	add	x1, x1, #0x218
  4249a0:	mov	x0, #0x0                   	// #0
  4249a4:	bl	401c70 <dcgettext@plt>
  4249a8:	mov	x24, x0
  4249ac:	b	423f50 <ferror@plt+0x22210>
  4249b0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4249b4:	mov	x2, #0xc                   	// #12
  4249b8:	ldr	x21, [sp, #280]
  4249bc:	add	x24, x0, #0x4a0
  4249c0:	ldr	w3, [x0, #1184]
  4249c4:	mov	x4, #0x18                  	// #24
  4249c8:	mov	w5, #0x4                   	// #4
  4249cc:	mov	w1, #0x8                   	// #8
  4249d0:	cmp	w3, #0x0
  4249d4:	mov	x22, #0x4                   	// #4
  4249d8:	csel	x0, x2, x4, ne  // ne = any
  4249dc:	csel	w25, w5, w1, ne  // ne = any
  4249e0:	mov	x2, #0x8                   	// #8
  4249e4:	csel	x22, x22, x2, ne  // ne = any
  4249e8:	cmp	x21, x0
  4249ec:	b.cc	424be8 <ferror@plt+0x22ea8>  // b.lo, b.ul, b.last
  4249f0:	ldr	x2, [x26]
  4249f4:	mov	w1, w25
  4249f8:	ldr	x23, [sp, #304]
  4249fc:	mov	x0, x23
  424a00:	blr	x2
  424a04:	ldr	x2, [x26]
  424a08:	add	x21, x23, x21
  424a0c:	add	x23, x23, x22
  424a10:	mov	w1, w25
  424a14:	str	x0, [sp, #160]
  424a18:	mov	x0, x23
  424a1c:	blr	x2
  424a20:	add	x27, x23, x22
  424a24:	ldr	x2, [x26]
  424a28:	mov	x23, x0
  424a2c:	add	x26, x27, x22
  424a30:	mov	x0, x27
  424a34:	mov	w1, w25
  424a38:	blr	x2
  424a3c:	mov	x22, x0
  424a40:	cmp	x21, x26
  424a44:	b.ls	424be8 <ferror@plt+0x22ea8>  // b.plast
  424a48:	sub	x25, x21, x26
  424a4c:	mov	x0, x26
  424a50:	mov	x1, x25
  424a54:	bl	401940 <strnlen@plt>
  424a58:	cmp	x25, x0
  424a5c:	b.ls	424be8 <ferror@plt+0x22ea8>  // b.plast
  424a60:	add	x0, x0, #0x1
  424a64:	add	x28, x26, x0
  424a68:	cmp	x21, x28
  424a6c:	b.ls	424be8 <ferror@plt+0x22ea8>  // b.plast
  424a70:	sub	x25, x21, x28
  424a74:	mov	x0, x28
  424a78:	mov	x1, x25
  424a7c:	bl	401940 <strnlen@plt>
  424a80:	cmp	x25, x0
  424a84:	b.ls	424be8 <ferror@plt+0x22ea8>  // b.plast
  424a88:	add	x0, x0, #0x1
  424a8c:	add	x25, x28, x0
  424a90:	cmp	x21, x25
  424a94:	b.ls	424be8 <ferror@plt+0x22ea8>  // b.plast
  424a98:	sub	x27, x21, x25
  424a9c:	mov	x0, x25
  424aa0:	mov	x1, x27
  424aa4:	bl	401940 <strnlen@plt>
  424aa8:	cmp	x27, x0
  424aac:	b.ls	424be8 <ferror@plt+0x22ea8>  // b.plast
  424ab0:	mov	w2, #0x5                   	// #5
  424ab4:	add	x0, x0, #0x1
  424ab8:	add	x27, x25, x0
  424abc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424ac0:	mov	x0, #0x0                   	// #0
  424ac4:	add	x1, x1, #0xa18
  424ac8:	bl	401c70 <dcgettext@plt>
  424acc:	mov	x1, x26
  424ad0:	bl	401cc0 <printf@plt>
  424ad4:	mov	w2, #0x5                   	// #5
  424ad8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424adc:	mov	x0, #0x0                   	// #0
  424ae0:	add	x1, x1, #0xa30
  424ae4:	bl	401c70 <dcgettext@plt>
  424ae8:	mov	x1, x28
  424aec:	bl	401cc0 <printf@plt>
  424af0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424af4:	add	x1, x1, #0xa40
  424af8:	mov	w2, #0x5                   	// #5
  424afc:	mov	x0, #0x0                   	// #0
  424b00:	adrp	x28, 457000 <warn@@Base+0x7640>
  424b04:	bl	401c70 <dcgettext@plt>
  424b08:	add	x28, x28, #0xfd0
  424b0c:	bl	401cc0 <printf@plt>
  424b10:	mov	x0, x28
  424b14:	bl	401cc0 <printf@plt>
  424b18:	ldr	w0, [x24]
  424b1c:	cbnz	w0, 4264f4 <ferror@plt+0x247b4>
  424b20:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  424b24:	adrp	x1, 458000 <warn@@Base+0x8640>
  424b28:	ldr	x2, [sp, #160]
  424b2c:	add	x1, x1, #0x88
  424b30:	ldr	x0, [x0, #1160]
  424b34:	bl	401d20 <fprintf@plt>
  424b38:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424b3c:	add	x1, x1, #0xa50
  424b40:	mov	w2, #0x5                   	// #5
  424b44:	mov	x0, #0x0                   	// #0
  424b48:	bl	401c70 <dcgettext@plt>
  424b4c:	bl	401cc0 <printf@plt>
  424b50:	mov	x0, x28
  424b54:	bl	401cc0 <printf@plt>
  424b58:	ldr	w0, [x24]
  424b5c:	cbnz	w0, 4264e0 <ferror@plt+0x247a0>
  424b60:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  424b64:	adrp	x1, 458000 <warn@@Base+0x8640>
  424b68:	mov	x2, x23
  424b6c:	add	x1, x1, #0x88
  424b70:	ldr	x0, [x0, #1160]
  424b74:	bl	401d20 <fprintf@plt>
  424b78:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424b7c:	add	x1, x1, #0xa60
  424b80:	mov	w2, #0x5                   	// #5
  424b84:	mov	x0, #0x0                   	// #0
  424b88:	bl	401c70 <dcgettext@plt>
  424b8c:	bl	401cc0 <printf@plt>
  424b90:	mov	x0, x28
  424b94:	bl	401cc0 <printf@plt>
  424b98:	ldr	w0, [x24]
  424b9c:	cbnz	w0, 426508 <ferror@plt+0x247c8>
  424ba0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  424ba4:	adrp	x1, 458000 <warn@@Base+0x8640>
  424ba8:	mov	x2, x22
  424bac:	add	x1, x1, #0x88
  424bb0:	ldr	x0, [x0, #1160]
  424bb4:	bl	401d20 <fprintf@plt>
  424bb8:	mov	w0, #0xa                   	// #10
  424bbc:	bl	401cf0 <putchar@plt>
  424bc0:	mov	w2, #0x5                   	// #5
  424bc4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424bc8:	mov	x0, #0x0                   	// #0
  424bcc:	add	x1, x1, #0xa70
  424bd0:	bl	401c70 <dcgettext@plt>
  424bd4:	mov	x1, x25
  424bd8:	bl	401cc0 <printf@plt>
  424bdc:	cmp	x21, x27
  424be0:	cset	w0, eq  // eq = none
  424be4:	b	42439c <ferror@plt+0x2265c>
  424be8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424bec:	add	x1, x1, #0xa88
  424bf0:	mov	w2, #0x5                   	// #5
  424bf4:	mov	x0, #0x0                   	// #0
  424bf8:	bl	401c70 <dcgettext@plt>
  424bfc:	str	wzr, [sp, #148]
  424c00:	bl	401cc0 <printf@plt>
  424c04:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424c08:	add	x1, x1, #0xab0
  424c0c:	mov	w2, #0x5                   	// #5
  424c10:	mov	x0, #0x0                   	// #0
  424c14:	bl	401c70 <dcgettext@plt>
  424c18:	bl	44f3e8 <error@@Base>
  424c1c:	b	4240b0 <ferror@plt+0x22370>
  424c20:	ldr	x21, [sp, #288]
  424c24:	cmp	w21, #0x1
  424c28:	b.eq	425944 <ferror@plt+0x23c04>  // b.none
  424c2c:	cmp	w21, #0x1f
  424c30:	b.ls	425a14 <ferror@plt+0x23cd4>  // b.plast
  424c34:	ldr	x0, [sp, #112]
  424c38:	ldrh	w2, [x0, #82]
  424c3c:	cmp	w2, #0x2b
  424c40:	b.hi	424d9c <ferror@plt+0x2305c>  // b.pmore
  424c44:	cmp	w2, #0x1
  424c48:	b.ls	424c68 <ferror@plt+0x22f28>  // b.plast
  424c4c:	mov	x0, #0x1                   	// #1
  424c50:	mov	w1, #0x40004               	// #262148
  424c54:	movk	x1, #0xa00, lsl #32
  424c58:	lsl	x0, x0, x2
  424c5c:	tst	x0, x1
  424c60:	b.ne	424da8 <ferror@plt+0x23068>  // b.any
  424c64:	tbnz	x0, #42, 4258e4 <ferror@plt+0x23ba4>
  424c68:	cmp	w21, #0x21
  424c6c:	b.eq	425448 <ferror@plt+0x23708>  // b.none
  424c70:	cmp	w21, #0x23
  424c74:	b.ne	424db8 <ferror@plt+0x23078>  // b.any
  424c78:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424c7c:	mov	w2, #0x5                   	// #5
  424c80:	add	x1, x1, #0x300
  424c84:	mov	x0, #0x0                   	// #0
  424c88:	bl	401c70 <dcgettext@plt>
  424c8c:	mov	x24, x0
  424c90:	b	423f50 <ferror@plt+0x22210>
  424c94:	ldrb	w0, [x23, #2]
  424c98:	cmp	w0, #0x58
  424c9c:	b.ne	4245a4 <ferror@plt+0x22864>  // b.any
  424ca0:	add	x0, sp, #0x110
  424ca4:	bl	406778 <ferror@plt+0x4a38>
  424ca8:	b	42439c <ferror@plt+0x2265c>
  424cac:	ldrb	w4, [x28, #1]
  424cb0:	cmp	w4, #0x41
  424cb4:	b.ne	42431c <ferror@plt+0x225dc>  // b.any
  424cb8:	cmp	x1, #0x3
  424cbc:	b.hi	425db8 <ferror@plt+0x24078>  // b.pmore
  424cc0:	mov	w2, #0x5                   	// #5
  424cc4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424cc8:	mov	x0, #0x0                   	// #0
  424ccc:	add	x1, x1, #0x4d0
  424cd0:	bl	401c70 <dcgettext@plt>
  424cd4:	ldr	x1, [sp, #272]
  424cd8:	bl	44f3e8 <error@@Base>
  424cdc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424ce0:	mov	w2, #0x5                   	// #5
  424ce4:	add	x1, x1, #0x510
  424ce8:	b	424344 <ferror@plt+0x22604>
  424cec:	add	x0, x24, #0x1
  424cf0:	bl	401a30 <malloc@plt>
  424cf4:	mov	x20, x0
  424cf8:	cbz	x0, 42666c <ferror@plt+0x2492c>
  424cfc:	mov	x1, x23
  424d00:	mov	x2, x24
  424d04:	mov	x23, x0
  424d08:	bl	4018d0 <memcpy@plt>
  424d0c:	str	x20, [sp, #296]
  424d10:	b	423ee4 <ferror@plt+0x221a4>
  424d14:	mov	x0, x23
  424d18:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424d1c:	mov	x2, #0x7                   	// #7
  424d20:	add	x1, x1, #0x368
  424d24:	bl	401a50 <strncmp@plt>
  424d28:	ldr	x21, [sp, #288]
  424d2c:	cbz	w0, 4257c4 <ferror@plt+0x23a84>
  424d30:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424d34:	mov	x0, x23
  424d38:	add	x1, x1, #0x498
  424d3c:	mov	x2, #0x7                   	// #7
  424d40:	bl	401a50 <strncmp@plt>
  424d44:	cbnz	w0, 425398 <ferror@plt+0x23658>
  424d48:	cmp	w21, #0x3
  424d4c:	b.eq	4260a0 <ferror@plt+0x24360>  // b.none
  424d50:	mov	w2, #0x5                   	// #5
  424d54:	adrp	x1, 457000 <warn@@Base+0x7640>
  424d58:	mov	x0, #0x0                   	// #0
  424d5c:	add	x1, x1, #0xb28
  424d60:	bl	401c70 <dcgettext@plt>
  424d64:	mov	x2, x0
  424d68:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  424d6c:	add	x1, x1, #0x5a0
  424d70:	sub	x0, x1, #0x30
  424d74:	mov	w3, w21
  424d78:	mov	x24, x0
  424d7c:	mov	x1, #0x40                  	// #64
  424d80:	bl	4019e0 <snprintf@plt>
  424d84:	b	423f50 <ferror@plt+0x22210>
  424d88:	mov	x0, #0x19                  	// #25
  424d8c:	mov	x3, #0x1b                  	// #27
  424d90:	mov	w2, w0
  424d94:	str	w3, [sp, #160]
  424d98:	b	4242f4 <ferror@plt+0x225b4>
  424d9c:	mov	w0, #0x9026                	// #36902
  424da0:	cmp	w2, w0
  424da4:	b.ne	424c68 <ferror@plt+0x22f28>  // b.any
  424da8:	cmp	w21, #0x20
  424dac:	b.eq	425448 <ferror@plt+0x23708>  // b.none
  424db0:	cmp	w21, #0x22
  424db4:	b.eq	424c78 <ferror@plt+0x22f38>  // b.none
  424db8:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  424dbc:	add	x0, x0, #0x5a0
  424dc0:	sub	x0, x0, #0x70
  424dc4:	sub	w3, w21, #0x20
  424dc8:	mov	x24, x0
  424dcc:	adrp	x2, 45f000 <warn@@Base+0xf640>
  424dd0:	mov	x1, #0x40                  	// #64
  424dd4:	add	x2, x2, #0x348
  424dd8:	bl	4019e0 <snprintf@plt>
  424ddc:	b	423f50 <ferror@plt+0x22210>
  424de0:	mov	w2, #0x5                   	// #5
  424de4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  424de8:	mov	x0, #0x0                   	// #0
  424dec:	add	x1, x1, #0xdf8
  424df0:	bl	401c70 <dcgettext@plt>
  424df4:	mov	x5, x0
  424df8:	ldr	x2, [sp, #136]
  424dfc:	mov	x4, x20
  424e00:	add	x1, x28, #0x10
  424e04:	add	x0, x28, #0x8
  424e08:	mov	x3, #0x1                   	// #1
  424e0c:	bl	4103d0 <ferror@plt+0xe690>
  424e10:	str	x0, [sp, #120]
  424e14:	cbz	x0, 4241fc <ferror@plt+0x224bc>
  424e18:	mov	w2, #0x5                   	// #5
  424e1c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  424e20:	mov	x0, #0x0                   	// #0
  424e24:	add	x1, x1, #0xe20
  424e28:	bl	401c70 <dcgettext@plt>
  424e2c:	ldr	x1, [sp, #136]
  424e30:	mov	x2, x20
  424e34:	bl	401cc0 <printf@plt>
  424e38:	ldr	x1, [sp, #128]
  424e3c:	cmp	x1, #0x3
  424e40:	b.hi	423d38 <ferror@plt+0x21ff8>  // b.pmore
  424e44:	mov	x0, #0x3                   	// #3
  424e48:	str	x0, [sp, #152]
  424e4c:	mov	x0, #0x4                   	// #4
  424e50:	str	x0, [sp, #128]
  424e54:	b	423d4c <ferror@plt+0x2200c>
  424e58:	mov	w0, w25
  424e5c:	str	x3, [sp, #168]
  424e60:	bl	401cf0 <putchar@plt>
  424e64:	ldrb	w4, [x28, #1]
  424e68:	cmp	w4, #0x5
  424e6c:	b.eq	4260c4 <ferror@plt+0x24384>  // b.none
  424e70:	ldr	x3, [sp, #168]
  424e74:	b.hi	424fd4 <ferror@plt+0x23294>  // b.pmore
  424e78:	cmp	w4, #0x3
  424e7c:	b.eq	426164 <ferror@plt+0x24424>  // b.none
  424e80:	cmp	w4, #0x4
  424e84:	b.ne	424f8c <ferror@plt+0x2324c>  // b.any
  424e88:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424e8c:	add	x1, x1, #0x5a0
  424e90:	mov	w2, #0x5                   	// #5
  424e94:	str	w4, [sp, #176]
  424e98:	mov	x0, #0x0                   	// #0
  424e9c:	bl	401c70 <dcgettext@plt>
  424ea0:	add	x1, x28, #0x2
  424ea4:	str	x1, [sp, #168]
  424ea8:	adrp	x5, 481000 <warn@@Base+0x31640>
  424eac:	add	x5, x5, #0x570
  424eb0:	ldr	w4, [sp, #176]
  424eb4:	add	x5, x5, #0xba0
  424eb8:	mov	x1, x0
  424ebc:	cbz	x1, 424ee8 <ferror@plt+0x231a8>
  424ec0:	adrp	x0, 487000 <warn@@Base+0x37640>
  424ec4:	add	x0, x0, #0xae0
  424ec8:	str	w4, [sp, #176]
  424ecc:	str	x5, [sp, #184]
  424ed0:	bl	401cc0 <printf@plt>
  424ed4:	ldr	w1, [sp, #160]
  424ed8:	ldr	w4, [sp, #176]
  424edc:	ldr	x5, [sp, #184]
  424ee0:	sub	w0, w1, w0
  424ee4:	str	w0, [sp, #160]
  424ee8:	mov	x0, x5
  424eec:	mov	w1, w25
  424ef0:	str	w4, [sp, #176]
  424ef4:	bl	401bf0 <strchr@plt>
  424ef8:	ldr	w4, [sp, #176]
  424efc:	cbz	x0, 425cf0 <ferror@plt+0x23fb0>
  424f00:	ldr	x2, [sp, #168]
  424f04:	ldr	x0, [sp, #296]
  424f08:	ldr	x1, [sp, #272]
  424f0c:	sub	x0, x2, x0
  424f10:	cmp	x0, x1
  424f14:	b.hi	425ca0 <ferror@plt+0x23f60>  // b.pmore
  424f18:	ldr	w2, [sp, #160]
  424f1c:	cmp	w2, #0x0
  424f20:	b.le	4253b0 <ferror@plt+0x23670>
  424f24:	cmp	w25, #0x2a
  424f28:	b.eq	425fd0 <ferror@plt+0x24290>  // b.none
  424f2c:	cmp	w25, #0x2b
  424f30:	b.eq	425eb4 <ferror@plt+0x24174>  // b.none
  424f34:	cmp	w25, #0x21
  424f38:	b.eq	425e94 <ferror@plt+0x24154>  // b.none
  424f3c:	cmp	w25, #0x24
  424f40:	b.ne	424f5c <ferror@plt+0x2321c>  // b.any
  424f44:	ldr	x1, [sp, #168]
  424f48:	ldr	w25, [sp, #160]
  424f4c:	neg	w0, w25
  424f50:	bl	404800 <ferror@plt+0x2ac0>
  424f54:	sub	w0, w25, w0
  424f58:	str	w0, [sp, #160]
  424f5c:	ldr	w1, [sp, #160]
  424f60:	ldr	w0, [x23]
  424f64:	cmp	w1, #0x0
  424f68:	ccmp	w0, #0x0, #0x4, gt
  424f6c:	b.eq	423fbc <ferror@plt+0x2227c>  // b.none
  424f70:	adrp	x2, 460000 <warn@@Base+0x10640>
  424f74:	adrp	x0, 456000 <warn@@Base+0x6640>
  424f78:	add	x2, x2, #0x718
  424f7c:	add	x0, x0, #0xd58
  424f80:	bl	401cc0 <printf@plt>
  424f84:	ldr	w0, [x23]
  424f88:	b	423fbc <ferror@plt+0x2227c>
  424f8c:	cmp	w4, #0x1
  424f90:	b.eq	425d14 <ferror@plt+0x23fd4>  // b.none
  424f94:	cmp	w4, #0x2
  424f98:	b.ne	4260d8 <ferror@plt+0x24398>  // b.any
  424f9c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424fa0:	mov	w2, #0x5                   	// #5
  424fa4:	add	x1, x1, #0x588
  424fa8:	mov	x0, #0x0                   	// #0
  424fac:	str	w4, [sp, #176]
  424fb0:	bl	401c70 <dcgettext@plt>
  424fb4:	add	x1, x28, #0x2
  424fb8:	str	x1, [sp, #168]
  424fbc:	adrp	x5, 45e000 <warn@@Base+0xe640>
  424fc0:	ldr	w4, [sp, #176]
  424fc4:	add	x5, x5, #0xde0
  424fc8:	mov	x1, x0
  424fcc:	cbnz	x1, 424ec0 <ferror@plt+0x23180>
  424fd0:	b	424ee8 <ferror@plt+0x231a8>
  424fd4:	cmp	w4, #0x7
  424fd8:	b.eq	426178 <ferror@plt+0x24438>  // b.none
  424fdc:	cmp	w4, #0x8
  424fe0:	b.ne	425020 <ferror@plt+0x232e0>  // b.any
  424fe4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  424fe8:	add	x1, x1, #0x5c8
  424fec:	mov	w2, #0x5                   	// #5
  424ff0:	str	w4, [sp, #176]
  424ff4:	mov	x0, #0x0                   	// #0
  424ff8:	bl	401c70 <dcgettext@plt>
  424ffc:	add	x1, x28, #0x2
  425000:	str	x1, [sp, #168]
  425004:	adrp	x5, 481000 <warn@@Base+0x31640>
  425008:	add	x5, x5, #0x570
  42500c:	ldr	w4, [sp, #176]
  425010:	add	x5, x5, #0xb98
  425014:	mov	x1, x0
  425018:	cbnz	x1, 424ec0 <ferror@plt+0x23180>
  42501c:	b	424ee8 <ferror@plt+0x231a8>
  425020:	cmp	w4, #0x6
  425024:	b.ne	4260d8 <ferror@plt+0x24398>  // b.any
  425028:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42502c:	mov	w2, #0x5                   	// #5
  425030:	add	x1, x1, #0x5b8
  425034:	mov	x0, #0x0                   	// #0
  425038:	str	w4, [sp, #176]
  42503c:	bl	401c70 <dcgettext@plt>
  425040:	add	x1, x28, #0x2
  425044:	str	x1, [sp, #168]
  425048:	adrp	x5, 45e000 <warn@@Base+0xe640>
  42504c:	ldr	w4, [sp, #176]
  425050:	add	x5, x5, #0xde8
  425054:	mov	x1, x0
  425058:	cbnz	x1, 424ec0 <ferror@plt+0x23180>
  42505c:	b	424ee8 <ferror@plt+0x231a8>
  425060:	mov	x0, #0x4                   	// #4
  425064:	mov	w5, #0xc                   	// #12
  425068:	mov	w28, #0xa                   	// #10
  42506c:	mov	x2, #0xc                   	// #12
  425070:	mov	x25, #0xfffffffffffffff7    	// #-9
  425074:	mov	x22, #0x8                   	// #8
  425078:	str	x0, [sp, #160]
  42507c:	str	w0, [sp, #176]
  425080:	b	424248 <ferror@plt+0x22508>
  425084:	ldr	x0, [sp, #304]
  425088:	add	x1, x0, x1
  42508c:	str	x1, [sp, #192]
  425090:	ldurb	w1, [x1, #-1]
  425094:	cbnz	w1, 426094 <ferror@plt+0x24354>
  425098:	ldr	w1, [sp, #176]
  42509c:	str	x2, [sp, #168]
  4250a0:	ldr	x3, [x26]
  4250a4:	str	w5, [sp, #184]
  4250a8:	ldr	x2, [sp, #160]
  4250ac:	add	x21, x0, x2
  4250b0:	blr	x3
  4250b4:	mov	x23, x0
  4250b8:	ldr	w1, [sp, #176]
  4250bc:	mov	x0, x21
  4250c0:	ldr	x3, [x26]
  4250c4:	blr	x3
  4250c8:	mov	x3, x0
  4250cc:	ldr	x2, [sp, #168]
  4250d0:	udiv	x25, x25, x2
  4250d4:	cmp	x23, x25
  4250d8:	b.hi	425a08 <ferror@plt+0x23cc8>  // b.pmore
  4250dc:	ldr	x2, [sp, #160]
  4250e0:	ldr	x0, [sp, #280]
  4250e4:	mul	x25, x23, x2
  4250e8:	ldr	w5, [sp, #184]
  4250ec:	add	x25, x25, x25, lsl #1
  4250f0:	add	x22, x25, x22
  4250f4:	cmp	x0, x22
  4250f8:	b.cc	425a08 <ferror@plt+0x23cc8>  // b.lo, b.ul, b.last
  4250fc:	mov	w2, #0x5                   	// #5
  425100:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425104:	mov	x0, #0x0                   	// #0
  425108:	add	x1, x1, #0xb88
  42510c:	str	x3, [sp, #168]
  425110:	str	w5, [sp, #208]
  425114:	bl	401c70 <dcgettext@plt>
  425118:	ldr	x2, [sp, #160]
  42511c:	add	x21, x21, x2
  425120:	bl	401cc0 <printf@plt>
  425124:	add	x25, x21, x25
  425128:	ldr	x3, [sp, #168]
  42512c:	adrp	x0, 458000 <warn@@Base+0x8640>
  425130:	add	x0, x0, #0x640
  425134:	mov	x1, x3
  425138:	bl	401cc0 <printf@plt>
  42513c:	sub	x1, x23, #0x1
  425140:	mov	w0, #0xa                   	// #10
  425144:	str	x1, [sp, #232]
  425148:	bl	401cf0 <putchar@plt>
  42514c:	mov	w2, #0x5                   	// #5
  425150:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425154:	mov	x0, #0x0                   	// #0
  425158:	add	x1, x1, #0xb98
  42515c:	bl	401c70 <dcgettext@plt>
  425160:	mov	x7, x0
  425164:	mov	w2, #0x5                   	// #5
  425168:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42516c:	mov	x0, #0x0                   	// #0
  425170:	add	x1, x1, #0xba8
  425174:	str	x7, [sp, #184]
  425178:	bl	401c70 <dcgettext@plt>
  42517c:	mov	w2, #0x5                   	// #5
  425180:	mov	x22, x0
  425184:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425188:	mov	x0, #0x0                   	// #0
  42518c:	add	x1, x1, #0xbb0
  425190:	bl	401c70 <dcgettext@plt>
  425194:	mov	x4, x0
  425198:	mov	w2, #0x5                   	// #5
  42519c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4251a0:	mov	x0, #0x0                   	// #0
  4251a4:	add	x1, x1, #0xbb8
  4251a8:	str	x4, [sp, #168]
  4251ac:	bl	401c70 <dcgettext@plt>
  4251b0:	mov	x6, x0
  4251b4:	ldr	w5, [sp, #208]
  4251b8:	mov	x2, x22
  4251bc:	ldr	x4, [sp, #168]
  4251c0:	mov	w1, w28
  4251c4:	ldr	x7, [sp, #184]
  4251c8:	mov	w3, w5
  4251cc:	mov	x0, x7
  4251d0:	bl	401cc0 <printf@plt>
  4251d4:	cbz	x23, 4240b0 <ferror@plt+0x22370>
  4251d8:	ldr	x0, [sp, #192]
  4251dc:	cmp	x0, x25
  4251e0:	b.eq	4261b8 <ferror@plt+0x24478>  // b.none
  4251e4:	ldr	x2, [sp, #160]
  4251e8:	adrp	x0, 460000 <warn@@Base+0x10640>
  4251ec:	add	x0, x0, #0x810
  4251f0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4251f4:	add	x21, x21, x2
  4251f8:	add	x3, x1, #0xbf8
  4251fc:	stp	x0, x3, [sp, #208]
  425200:	adrp	x0, 458000 <warn@@Base+0x8640>
  425204:	lsl	x2, x2, #1
  425208:	add	x22, x0, #0x88
  42520c:	adrp	x28, 457000 <warn@@Base+0x7640>
  425210:	adrp	x0, 458000 <warn@@Base+0x8640>
  425214:	ldr	w23, [sp, #176]
  425218:	add	x0, x0, #0x80
  42521c:	add	x28, x28, #0xfd0
  425220:	str	x2, [sp, #168]
  425224:	str	x0, [sp, #224]
  425228:	stp	x19, x20, [sp, #240]
  42522c:	mov	x19, x21
  425230:	ldr	x20, [sp, #232]
  425234:	b	4252dc <ferror@plt+0x2359c>
  425238:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42523c:	mov	x1, x22
  425240:	ldr	x0, [x0, #1160]
  425244:	bl	401d20 <fprintf@plt>
  425248:	mov	x0, x27
  42524c:	bl	401cc0 <printf@plt>
  425250:	mov	x0, x28
  425254:	bl	401cc0 <printf@plt>
  425258:	ldr	w0, [x24]
  42525c:	cbnz	w0, 425364 <ferror@plt+0x23624>
  425260:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  425264:	mov	x1, x22
  425268:	ldr	x2, [sp, #184]
  42526c:	ldr	x0, [x0, #1160]
  425270:	bl	401d20 <fprintf@plt>
  425274:	mov	x0, x27
  425278:	bl	401cc0 <printf@plt>
  42527c:	mov	x0, x28
  425280:	bl	401cc0 <printf@plt>
  425284:	ldr	w0, [x24]
  425288:	cbnz	w0, 425388 <ferror@plt+0x23648>
  42528c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  425290:	mov	x2, x19
  425294:	mov	x1, x22
  425298:	ldr	x0, [x0, #1160]
  42529c:	bl	401d20 <fprintf@plt>
  4252a0:	ldr	x0, [sp, #216]
  4252a4:	mov	x1, x25
  4252a8:	sub	x20, x20, #0x1
  4252ac:	bl	401cc0 <printf@plt>
  4252b0:	mov	x0, x25
  4252b4:	bl	401900 <strlen@plt>
  4252b8:	add	x0, x0, #0x1
  4252bc:	cmn	x20, #0x1
  4252c0:	add	x25, x25, x0
  4252c4:	b.eq	4261c4 <ferror@plt+0x24484>  // b.none
  4252c8:	ldr	x0, [sp, #168]
  4252cc:	add	x19, x0, x21
  4252d0:	ldr	x0, [sp, #192]
  4252d4:	cmp	x0, x25
  4252d8:	b.eq	4261b4 <ferror@plt+0x24474>  // b.none
  4252dc:	ldp	x0, x3, [sp, #160]
  4252e0:	mov	w1, w23
  4252e4:	ldr	x2, [x26]
  4252e8:	sub	x0, x19, x0
  4252ec:	add	x21, x3, x0
  4252f0:	blr	x2
  4252f4:	ldr	x3, [x26]
  4252f8:	mov	x2, x0
  4252fc:	mov	w1, w23
  425300:	mov	x0, x19
  425304:	str	x2, [sp, #176]
  425308:	blr	x3
  42530c:	str	x0, [sp, #184]
  425310:	ldr	x3, [x26]
  425314:	mov	w1, w23
  425318:	mov	x0, x21
  42531c:	blr	x3
  425320:	mov	x19, x0
  425324:	ldr	x0, [sp, #208]
  425328:	bl	401cc0 <printf@plt>
  42532c:	mov	x0, x28
  425330:	bl	401cc0 <printf@plt>
  425334:	ldr	w0, [x24]
  425338:	ldr	x2, [sp, #176]
  42533c:	cbz	w0, 425238 <ferror@plt+0x234f8>
  425340:	ldr	x0, [sp, #224]
  425344:	mov	x1, x2
  425348:	bl	401cc0 <printf@plt>
  42534c:	mov	x0, x27
  425350:	bl	401cc0 <printf@plt>
  425354:	mov	x0, x28
  425358:	bl	401cc0 <printf@plt>
  42535c:	ldr	w0, [x24]
  425360:	cbz	w0, 425260 <ferror@plt+0x23520>
  425364:	ldr	x1, [sp, #184]
  425368:	ldr	x0, [sp, #224]
  42536c:	bl	401cc0 <printf@plt>
  425370:	mov	x0, x27
  425374:	bl	401cc0 <printf@plt>
  425378:	mov	x0, x28
  42537c:	bl	401cc0 <printf@plt>
  425380:	ldr	w0, [x24]
  425384:	cbz	w0, 42528c <ferror@plt+0x2354c>
  425388:	ldr	x0, [sp, #224]
  42538c:	mov	x1, x19
  425390:	bl	401cc0 <printf@plt>
  425394:	b	4252a0 <ferror@plt+0x23560>
  425398:	ldr	x0, [sp, #112]
  42539c:	mov	w1, w21
  4253a0:	ldrh	w0, [x0, #80]
  4253a4:	bl	405d18 <ferror@plt+0x3fd8>
  4253a8:	mov	x24, x0
  4253ac:	b	423f50 <ferror@plt+0x22210>
  4253b0:	ldr	w2, [x23]
  4253b4:	cbz	w2, 4260bc <ferror@plt+0x2437c>
  4253b8:	cmp	w25, #0x2a
  4253bc:	b.eq	425fd0 <ferror@plt+0x24290>  // b.none
  4253c0:	cmp	w25, #0x2b
  4253c4:	b.eq	425eb4 <ferror@plt+0x24174>  // b.none
  4253c8:	cmp	w25, #0x21
  4253cc:	b.eq	425e94 <ferror@plt+0x24154>  // b.none
  4253d0:	cmp	w25, #0x24
  4253d4:	b.eq	424f44 <ferror@plt+0x23204>  // b.none
  4253d8:	ldr	x1, [sp, #280]
  4253dc:	b	423fc4 <ferror@plt+0x22284>
  4253e0:	mov	w0, #0x3                   	// #3
  4253e4:	str	w0, [sp, #168]
  4253e8:	mov	w0, #0xfffffffc            	// #-4
  4253ec:	mov	x21, #0x4                   	// #4
  4253f0:	mov	w27, w0
  4253f4:	mov	w0, #0x4                   	// #4
  4253f8:	str	w21, [sp, #160]
  4253fc:	str	w0, [sp, #176]
  425400:	b	424724 <ferror@plt+0x229e4>
  425404:	add	x21, x25, x21
  425408:	mov	w26, #0x1                   	// #1
  42540c:	cmp	x24, #0x100
  425410:	b.eq	425e30 <ferror@plt+0x240f0>  // b.none
  425414:	adrp	x22, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  425418:	add	x22, x22, #0x5a0
  42541c:	mov	w2, #0x5                   	// #5
  425420:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425424:	mov	x0, #0x0                   	// #0
  425428:	add	x1, x1, #0xcd0
  42542c:	bl	401c70 <dcgettext@plt>
  425430:	mov	x1, x25
  425434:	bl	401cc0 <printf@plt>
  425438:	str	x25, [x22, #296]
  42543c:	cbnz	x21, 425ed4 <ferror@plt+0x24194>
  425440:	cbnz	w26, 4244e0 <ferror@plt+0x227a0>
  425444:	b	424428 <ferror@plt+0x226e8>
  425448:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42544c:	mov	w2, #0x5                   	// #5
  425450:	add	x1, x1, #0x2e0
  425454:	mov	x0, #0x0                   	// #0
  425458:	bl	401c70 <dcgettext@plt>
  42545c:	mov	x24, x0
  425460:	b	423f50 <ferror@plt+0x22210>
  425464:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425468:	add	x0, x0, #0x9f8
  42546c:	bl	401cc0 <printf@plt>
  425470:	b	424808 <ferror@plt+0x22ac8>
  425474:	mov	w2, #0x5                   	// #5
  425478:	adrp	x1, 45c000 <warn@@Base+0xc640>
  42547c:	mov	x0, #0x0                   	// #0
  425480:	add	x1, x1, #0x2d0
  425484:	bl	401c70 <dcgettext@plt>
  425488:	str	wzr, [sp, #148]
  42548c:	mov	x2, x19
  425490:	add	x1, x28, #0x88
  425494:	mov	x19, x0
  425498:	add	x0, x28, #0x80
  42549c:	bl	404c18 <ferror@plt+0x2ed8>
  4254a0:	mov	x1, x0
  4254a4:	mov	x0, x19
  4254a8:	bl	401cc0 <printf@plt>
  4254ac:	ldr	w0, [sp, #148]
  4254b0:	ldp	x19, x20, [sp, #16]
  4254b4:	ldp	x21, x22, [sp, #32]
  4254b8:	ldp	x27, x28, [sp, #80]
  4254bc:	ldp	x29, x30, [sp], #320
  4254c0:	ret
  4254c4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4254c8:	mov	w2, #0x5                   	// #5
  4254cc:	add	x1, x1, #0xe0
  4254d0:	mov	x0, #0x0                   	// #0
  4254d4:	bl	401c70 <dcgettext@plt>
  4254d8:	mov	x24, x0
  4254dc:	b	423f50 <ferror@plt+0x22210>
  4254e0:	mov	w2, #0x5                   	// #5
  4254e4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4254e8:	mov	x0, #0x0                   	// #0
  4254ec:	add	x1, x1, #0xb28
  4254f0:	bl	401c70 <dcgettext@plt>
  4254f4:	mov	x2, x0
  4254f8:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  4254fc:	add	x1, x1, #0x5a0
  425500:	add	x0, x1, #0x50
  425504:	mov	w3, w21
  425508:	mov	x24, x0
  42550c:	mov	x1, #0x40                  	// #64
  425510:	bl	4019e0 <snprintf@plt>
  425514:	b	423f50 <ferror@plt+0x22210>
  425518:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42551c:	mov	w2, #0x5                   	// #5
  425520:	add	x1, x1, #0x40
  425524:	mov	x0, #0x0                   	// #0
  425528:	bl	401c70 <dcgettext@plt>
  42552c:	mov	x24, x0
  425530:	b	423f50 <ferror@plt+0x22210>
  425534:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425538:	mov	w2, #0x5                   	// #5
  42553c:	add	x1, x1, #0xa0
  425540:	mov	x0, #0x0                   	// #0
  425544:	bl	401c70 <dcgettext@plt>
  425548:	mov	x24, x0
  42554c:	b	423f50 <ferror@plt+0x22210>
  425550:	mov	w0, #0xc0000000            	// #-1073741824
  425554:	cmp	w19, w0
  425558:	b.ne	4259e8 <ferror@plt+0x23ca8>  // b.any
  42555c:	mov	w2, #0x5                   	// #5
  425560:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425564:	mov	x0, #0x0                   	// #0
  425568:	add	x1, x1, #0x8f8
  42556c:	bl	401c70 <dcgettext@plt>
  425570:	mov	w1, w21
  425574:	bl	401cc0 <printf@plt>
  425578:	b	4247e0 <ferror@plt+0x22aa0>
  42557c:	mov	w0, #0xc0010000            	// #-1073676288
  425580:	cmp	w19, w0
  425584:	b.eq	42555c <ferror@plt+0x2381c>  // b.none
  425588:	add	w0, w0, #0x1
  42558c:	cmp	w19, w0
  425590:	b.ne	4255b4 <ferror@plt+0x23874>  // b.any
  425594:	mov	w2, #0x5                   	// #5
  425598:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42559c:	mov	x0, #0x0                   	// #0
  4255a0:	add	x1, x1, #0x8b0
  4255a4:	bl	401c70 <dcgettext@plt>
  4255a8:	mov	w1, w21
  4255ac:	bl	401cc0 <printf@plt>
  4255b0:	b	4247e0 <ferror@plt+0x22aa0>
  4255b4:	mov	w0, #0x8001                	// #32769
  4255b8:	movk	w0, #0xc000, lsl #16
  4255bc:	cmp	w19, w0
  4255c0:	b.ne	4259e8 <ferror@plt+0x23ca8>  // b.any
  4255c4:	mov	w2, #0x5                   	// #5
  4255c8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4255cc:	mov	x0, #0x0                   	// #0
  4255d0:	add	x1, x1, #0xd70
  4255d4:	bl	401c70 <dcgettext@plt>
  4255d8:	mov	w1, w21
  4255dc:	bl	401cc0 <printf@plt>
  4255e0:	b	4247e0 <ferror@plt+0x22aa0>
  4255e4:	ldr	x0, [sp, #280]
  4255e8:	cmp	x0, #0xf
  4255ec:	b.ls	426078 <ferror@plt+0x24338>  // b.plast
  4255f0:	ldr	x2, [x26]
  4255f4:	mov	w1, #0x4                   	// #4
  4255f8:	ldr	x0, [sp, #304]
  4255fc:	blr	x2
  425600:	mov	x23, x0
  425604:	ldr	x2, [x26]
  425608:	mov	w1, #0x4                   	// #4
  42560c:	ldr	x0, [sp, #304]
  425610:	add	x0, x0, #0x4
  425614:	blr	x2
  425618:	ldr	x2, [x26]
  42561c:	mov	x21, x0
  425620:	ldr	x0, [sp, #304]
  425624:	mov	w1, #0x4                   	// #4
  425628:	add	x0, x0, #0x8
  42562c:	blr	x2
  425630:	ldr	x2, [x26]
  425634:	mov	x22, x0
  425638:	ldr	x0, [sp, #304]
  42563c:	mov	w1, #0x4                   	// #4
  425640:	add	x0, x0, #0xc
  425644:	blr	x2
  425648:	cmp	x23, #0x6
  42564c:	mov	x24, x0
  425650:	b.hi	425e24 <ferror@plt+0x240e4>  // b.pmore
  425654:	adrp	x0, 481000 <warn@@Base+0x31640>
  425658:	add	x0, x0, #0x570
  42565c:	add	x0, x0, #0xbf8
  425660:	ldr	x23, [x0, x23, lsl #3]
  425664:	mov	w2, #0x5                   	// #5
  425668:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42566c:	mov	x0, #0x0                   	// #0
  425670:	add	x1, x1, #0x750
  425674:	bl	401c70 <dcgettext@plt>
  425678:	mov	x4, x24
  42567c:	mov	x3, x22
  425680:	mov	x2, x21
  425684:	mov	x1, x23
  425688:	bl	401cc0 <printf@plt>
  42568c:	b	4240b0 <ferror@plt+0x22370>
  425690:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425694:	add	x1, x1, #0xa00
  425698:	mov	w2, #0x5                   	// #5
  42569c:	mov	x0, #0x0                   	// #0
  4256a0:	bl	401c70 <dcgettext@plt>
  4256a4:	adrp	x21, 45f000 <warn@@Base+0xf640>
  4256a8:	bl	401cc0 <printf@plt>
  4256ac:	add	x21, x21, #0x9f0
  4256b0:	ldr	x0, [sp, #280]
  4256b4:	mov	x22, #0x0                   	// #0
  4256b8:	cbz	x0, 424428 <ferror@plt+0x226e8>
  4256bc:	nop
  4256c0:	ldr	x1, [sp, #304]
  4256c4:	mov	x0, x21
  4256c8:	ldrb	w1, [x1, x22]
  4256cc:	add	x22, x22, #0x1
  4256d0:	bl	401cc0 <printf@plt>
  4256d4:	ldr	x0, [sp, #280]
  4256d8:	cmp	x22, x0
  4256dc:	b.cc	4256c0 <ferror@plt+0x23980>  // b.lo, b.ul, b.last
  4256e0:	mov	w0, #0xa                   	// #10
  4256e4:	bl	401cf0 <putchar@plt>
  4256e8:	b	4240b0 <ferror@plt+0x22370>
  4256ec:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4256f0:	add	x1, x1, #0x718
  4256f4:	mov	w2, #0x5                   	// #5
  4256f8:	mov	x0, #0x0                   	// #0
  4256fc:	bl	401c70 <dcgettext@plt>
  425700:	adrp	x21, 45f000 <warn@@Base+0xf640>
  425704:	bl	401cc0 <printf@plt>
  425708:	add	x21, x21, #0x728
  42570c:	ldr	x0, [sp, #280]
  425710:	mov	x22, #0x0                   	// #0
  425714:	cbz	x0, 424428 <ferror@plt+0x226e8>
  425718:	ldr	x1, [sp, #304]
  42571c:	mov	x0, x21
  425720:	ldrb	w1, [x1, x22]
  425724:	add	x22, x22, #0x1
  425728:	bl	401cc0 <printf@plt>
  42572c:	ldr	x0, [sp, #280]
  425730:	cmp	x22, x0
  425734:	b.cc	425718 <ferror@plt+0x239d8>  // b.lo, b.ul, b.last
  425738:	mov	w0, #0xa                   	// #10
  42573c:	bl	401cf0 <putchar@plt>
  425740:	b	4240b0 <ferror@plt+0x22370>
  425744:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425748:	add	x1, x1, #0x770
  42574c:	mov	w2, #0x5                   	// #5
  425750:	mov	x0, #0x0                   	// #0
  425754:	bl	401c70 <dcgettext@plt>
  425758:	mov	x21, #0x0                   	// #0
  42575c:	bl	401cc0 <printf@plt>
  425760:	ldr	x0, [sp, #280]
  425764:	cbnz	x0, 42577c <ferror@plt+0x23a3c>
  425768:	b	424428 <ferror@plt+0x226e8>
  42576c:	bl	401cf0 <putchar@plt>
  425770:	ldr	x0, [sp, #280]
  425774:	cmp	x21, x0
  425778:	b.cs	424428 <ferror@plt+0x226e8>  // b.hs, b.nlast
  42577c:	ldr	x0, [sp, #304]
  425780:	ldrb	w0, [x0, x21]
  425784:	add	x21, x21, #0x1
  425788:	cbnz	w0, 42576c <ferror@plt+0x23a2c>
  42578c:	b	424428 <ferror@plt+0x226e8>
  425790:	mov	x3, x20
  425794:	adrp	x2, 45e000 <warn@@Base+0xe640>
  425798:	add	x2, x2, #0xed0
  42579c:	mov	w4, #0x5                   	// #5
  4257a0:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4257a4:	mov	x0, #0x0                   	// #0
  4257a8:	add	x1, x1, #0xf18
  4257ac:	bl	401c20 <dcngettext@plt>
  4257b0:	mov	x1, x20
  4257b4:	bl	44f9c0 <warn@@Base>
  4257b8:	ldp	x23, x24, [sp, #48]
  4257bc:	ldp	x25, x26, [sp, #64]
  4257c0:	b	4241dc <ferror@plt+0x2249c>
  4257c4:	cmp	w21, #0x66
  4257c8:	b.eq	42658c <ferror@plt+0x2484c>  // b.none
  4257cc:	b.hi	4257f8 <ferror@plt+0x23ab8>  // b.pmore
  4257d0:	cmp	w21, #0x4
  4257d4:	b.eq	4262b0 <ferror@plt+0x24570>  // b.none
  4257d8:	b.ls	425844 <ferror@plt+0x23b04>  // b.plast
  4257dc:	cmp	w21, #0x6
  4257e0:	b.eq	426610 <ferror@plt+0x248d0>  // b.none
  4257e4:	cmp	w21, #0x65
  4257e8:	b.ne	425820 <ferror@plt+0x23ae0>  // b.any
  4257ec:	adrp	x24, 45e000 <warn@@Base+0xe640>
  4257f0:	add	x24, x24, #0xda8
  4257f4:	b	423f50 <ferror@plt+0x22210>
  4257f8:	cmp	w21, #0x6a
  4257fc:	b.eq	4265f4 <ferror@plt+0x248b4>  // b.none
  425800:	b.ls	425870 <ferror@plt+0x23b30>  // b.plast
  425804:	cmp	w21, #0x6b
  425808:	b.eq	425f58 <ferror@plt+0x24218>  // b.none
  42580c:	cmp	w21, #0x6c
  425810:	b.ne	426554 <ferror@plt+0x24814>  // b.any
  425814:	adrp	x24, 45e000 <warn@@Base+0xe640>
  425818:	add	x24, x24, #0xdc8
  42581c:	b	423f50 <ferror@plt+0x22210>
  425820:	cmp	w21, #0x5
  425824:	b.ne	426554 <ferror@plt+0x24814>  // b.any
  425828:	mov	w2, w21
  42582c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425830:	mov	x0, #0x0                   	// #0
  425834:	add	x1, x1, #0x3d0
  425838:	bl	401c70 <dcgettext@plt>
  42583c:	mov	x24, x0
  425840:	b	423f50 <ferror@plt+0x22210>
  425844:	cmp	w21, #0x2
  425848:	b.eq	4265c4 <ferror@plt+0x24884>  // b.none
  42584c:	cmp	w21, #0x3
  425850:	b.ne	42589c <ferror@plt+0x23b5c>  // b.any
  425854:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425858:	mov	w2, #0x5                   	// #5
  42585c:	add	x1, x1, #0x3b0
  425860:	mov	x0, #0x0                   	// #0
  425864:	bl	401c70 <dcgettext@plt>
  425868:	mov	x24, x0
  42586c:	b	423f50 <ferror@plt+0x22210>
  425870:	cmp	w21, #0x68
  425874:	b.eq	4265a8 <ferror@plt+0x24868>  // b.none
  425878:	cmp	w21, #0x69
  42587c:	b.ne	4258c0 <ferror@plt+0x23b80>  // b.any
  425880:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425884:	mov	w2, #0x5                   	// #5
  425888:	add	x1, x1, #0x458
  42588c:	mov	x0, #0x0                   	// #0
  425890:	bl	401c70 <dcgettext@plt>
  425894:	mov	x24, x0
  425898:	b	423f50 <ferror@plt+0x22210>
  42589c:	cmp	w21, #0x1
  4258a0:	b.ne	426554 <ferror@plt+0x24814>  // b.any
  4258a4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4258a8:	mov	w2, #0x5                   	// #5
  4258ac:	add	x1, x1, #0x370
  4258b0:	mov	x0, #0x0                   	// #0
  4258b4:	bl	401c70 <dcgettext@plt>
  4258b8:	mov	x24, x0
  4258bc:	b	423f50 <ferror@plt+0x22210>
  4258c0:	cmp	w21, #0x67
  4258c4:	b.ne	426554 <ferror@plt+0x24814>  // b.any
  4258c8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4258cc:	mov	w2, #0x5                   	// #5
  4258d0:	add	x1, x1, #0x428
  4258d4:	mov	x0, #0x0                   	// #0
  4258d8:	bl	401c70 <dcgettext@plt>
  4258dc:	mov	x24, x0
  4258e0:	b	423f50 <ferror@plt+0x22210>
  4258e4:	cmp	w21, #0x23
  4258e8:	b.eq	425448 <ferror@plt+0x23708>  // b.none
  4258ec:	cmp	w21, #0x25
  4258f0:	b.eq	424c78 <ferror@plt+0x22f38>  // b.none
  4258f4:	cmp	w21, #0x21
  4258f8:	b.ne	424db8 <ferror@plt+0x23078>  // b.any
  4258fc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425900:	mov	w2, #0x5                   	// #5
  425904:	add	x1, x1, #0x320
  425908:	mov	x0, #0x0                   	// #0
  42590c:	bl	401c70 <dcgettext@plt>
  425910:	mov	x24, x0
  425914:	b	423f50 <ferror@plt+0x22210>
  425918:	mov	w2, #0x5                   	// #5
  42591c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  425920:	mov	x0, #0x0                   	// #0
  425924:	add	x1, x1, #0xe68
  425928:	bl	401c70 <dcgettext@plt>
  42592c:	str	wzr, [sp, #148]
  425930:	ldr	x1, [sp, #128]
  425934:	bl	44f9c0 <warn@@Base>
  425938:	ldr	x0, [sp, #120]
  42593c:	bl	401bc0 <free@plt>
  425940:	b	424200 <ferror@plt+0x224c0>
  425944:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425948:	mov	w2, #0x5                   	// #5
  42594c:	add	x1, x1, #0x2c0
  425950:	mov	x0, #0x0                   	// #0
  425954:	bl	401c70 <dcgettext@plt>
  425958:	mov	x24, x0
  42595c:	b	423f50 <ferror@plt+0x22210>
  425960:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425964:	add	x0, x0, #0x990
  425968:	bl	401cc0 <printf@plt>
  42596c:	cbz	w21, 4247e0 <ferror@plt+0x22aa0>
  425970:	mov	w2, #0x5                   	// #5
  425974:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425978:	mov	x0, #0x0                   	// #0
  42597c:	add	x1, x1, #0xd28
  425980:	bl	401c70 <dcgettext@plt>
  425984:	mov	w1, w21
  425988:	bl	401cc0 <printf@plt>
  42598c:	b	4247e0 <ferror@plt+0x22aa0>
  425990:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425994:	add	x1, x1, #0x980
  425998:	mov	w2, #0x5                   	// #5
  42599c:	mov	x0, #0x0                   	// #0
  4259a0:	bl	401c70 <dcgettext@plt>
  4259a4:	bl	401cc0 <printf@plt>
  4259a8:	ldr	w0, [sp, #160]
  4259ac:	cmp	w0, w21
  4259b0:	b.ne	425970 <ferror@plt+0x23c30>  // b.any
  4259b4:	ldr	w1, [sp, #176]
  4259b8:	mov	x0, x27
  4259bc:	ldr	x2, [x26]
  4259c0:	blr	x2
  4259c4:	mov	x1, x0
  4259c8:	adrp	x0, 486000 <warn@@Base+0x36640>
  4259cc:	add	x0, x0, #0x3e0
  4259d0:	bl	401cc0 <printf@plt>
  4259d4:	b	4247e0 <ferror@plt+0x22aa0>
  4259d8:	cmp	w0, #0xb7
  4259dc:	mov	w0, #0xc0000000            	// #-1073741824
  4259e0:	ccmp	w19, w0, #0x0, eq  // eq = none
  4259e4:	b.eq	4262bc <ferror@plt+0x2457c>  // b.none
  4259e8:	mov	w2, #0x5                   	// #5
  4259ec:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4259f0:	mov	x0, #0x0                   	// #0
  4259f4:	add	x1, x1, #0x930
  4259f8:	bl	401c70 <dcgettext@plt>
  4259fc:	mov	w1, w19
  425a00:	bl	401cc0 <printf@plt>
  425a04:	b	4248a0 <ferror@plt+0x22b60>
  425a08:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425a0c:	add	x1, x1, #0xb50
  425a10:	b	424270 <ferror@plt+0x22530>
  425a14:	mov	w2, #0x5                   	// #5
  425a18:	adrp	x1, 457000 <warn@@Base+0x7640>
  425a1c:	mov	x0, #0x0                   	// #0
  425a20:	add	x1, x1, #0xb28
  425a24:	bl	401c70 <dcgettext@plt>
  425a28:	mov	x2, x0
  425a2c:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  425a30:	add	x1, x1, #0x5a0
  425a34:	sub	x0, x1, #0x70
  425a38:	mov	w3, w21
  425a3c:	mov	x24, x0
  425a40:	mov	x1, #0x40                  	// #64
  425a44:	bl	4019e0 <snprintf@plt>
  425a48:	b	423f50 <ferror@plt+0x22210>
  425a4c:	mov	w0, #0xdfffffff            	// #-536870913
  425a50:	cmp	w19, w0
  425a54:	b.ls	4259e8 <ferror@plt+0x23ca8>  // b.plast
  425a58:	mov	w2, #0x5                   	// #5
  425a5c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425a60:	mov	x0, #0x0                   	// #0
  425a64:	add	x1, x1, #0x9c8
  425a68:	bl	401c70 <dcgettext@plt>
  425a6c:	mov	w1, w19
  425a70:	bl	401cc0 <printf@plt>
  425a74:	b	4248a0 <ferror@plt+0x22b60>
  425a78:	ldr	x2, [x26]
  425a7c:	mov	w1, w21
  425a80:	mov	x0, x27
  425a84:	blr	x2
  425a88:	mov	x1, x0
  425a8c:	mov	w0, #0x8000                	// #32768
  425a90:	mov	w20, w1
  425a94:	movk	w0, #0xc000, lsl #16
  425a98:	cmp	w19, w0
  425a9c:	b.eq	42651c <ferror@plt+0x247dc>  // b.none
  425aa0:	b.ls	425adc <ferror@plt+0x23d9c>  // b.plast
  425aa4:	mov	w0, #0xc0010000            	// #-1073676288
  425aa8:	cmp	w19, w0
  425aac:	b.eq	425f1c <ferror@plt+0x241dc>  // b.none
  425ab0:	add	w0, w0, #0x1
  425ab4:	cmp	w19, w0
  425ab8:	b.ne	425b6c <ferror@plt+0x23e2c>  // b.any
  425abc:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425ac0:	add	x0, x0, #0x8e0
  425ac4:	str	x1, [sp, #168]
  425ac8:	bl	401cc0 <printf@plt>
  425acc:	ldr	x1, [sp, #168]
  425ad0:	mov	w0, w1
  425ad4:	bl	406c28 <ferror@plt+0x4ee8>
  425ad8:	b	4247e0 <ferror@plt+0x22aa0>
  425adc:	mov	w0, #0xc0000001            	// #-1073741823
  425ae0:	cmp	w19, w0
  425ae4:	b.eq	425efc <ferror@plt+0x241bc>  // b.none
  425ae8:	add	w0, w0, #0x1
  425aec:	cmp	w19, w0
  425af0:	b.ne	425b9c <ferror@plt+0x23e5c>  // b.any
  425af4:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425af8:	add	x0, x0, #0x890
  425afc:	str	x1, [sp, #168]
  425b00:	bl	401cc0 <printf@plt>
  425b04:	ldr	x1, [sp, #168]
  425b08:	cbz	w1, 425f3c <ferror@plt+0x241fc>
  425b0c:	adrp	x19, 45f000 <warn@@Base+0xf640>
  425b10:	adrp	x22, 456000 <warn@@Base+0x6640>
  425b14:	add	x19, x19, #0x8a0
  425b18:	add	x22, x22, #0xb60
  425b1c:	neg	w3, w20
  425b20:	and	w3, w3, w20
  425b24:	bic	w20, w20, w3
  425b28:	cmp	w3, #0x1
  425b2c:	b.eq	426254 <ferror@plt+0x24514>  // b.none
  425b30:	cmp	w3, #0x2
  425b34:	b.eq	426244 <ferror@plt+0x24504>  // b.none
  425b38:	mov	x1, x22
  425b3c:	mov	w2, #0x5                   	// #5
  425b40:	mov	x0, #0x0                   	// #0
  425b44:	str	w3, [sp, #168]
  425b48:	bl	401c70 <dcgettext@plt>
  425b4c:	ldr	w3, [sp, #168]
  425b50:	mov	w1, w3
  425b54:	bl	401cc0 <printf@plt>
  425b58:	cbz	w20, 4247e0 <ferror@plt+0x22aa0>
  425b5c:	adrp	x0, 460000 <warn@@Base+0x10640>
  425b60:	add	x0, x0, #0x898
  425b64:	bl	401cc0 <printf@plt>
  425b68:	b	425b1c <ferror@plt+0x23ddc>
  425b6c:	mov	w0, #0x8001                	// #32769
  425b70:	movk	w0, #0xc000, lsl #16
  425b74:	cmp	w19, w0
  425b78:	b.ne	4259e8 <ferror@plt+0x23ca8>  // b.any
  425b7c:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425b80:	add	x0, x0, #0xd58
  425b84:	str	x1, [sp, #168]
  425b88:	bl	401cc0 <printf@plt>
  425b8c:	ldr	x1, [sp, #168]
  425b90:	mov	w0, w1
  425b94:	bl	406c28 <ferror@plt+0x4ee8>
  425b98:	b	4247e0 <ferror@plt+0x22aa0>
  425b9c:	mov	w0, #0xc0000000            	// #-1073741824
  425ba0:	cmp	w19, w0
  425ba4:	b.ne	4259e8 <ferror@plt+0x23ca8>  // b.any
  425ba8:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425bac:	add	x0, x0, #0x920
  425bb0:	str	x1, [sp, #168]
  425bb4:	bl	401cc0 <printf@plt>
  425bb8:	ldr	x1, [sp, #168]
  425bbc:	mov	w0, w1
  425bc0:	bl	404108 <ferror@plt+0x23c8>
  425bc4:	b	4247e0 <ferror@plt+0x22aa0>
  425bc8:	ldr	x0, [sp, #112]
  425bcc:	ldrh	w0, [x0, #80]
  425bd0:	bl	405d18 <ferror@plt+0x3fd8>
  425bd4:	mov	x24, x0
  425bd8:	b	423f50 <ferror@plt+0x22210>
  425bdc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425be0:	mov	w2, #0x5                   	// #5
  425be4:	add	x1, x1, #0x1d0
  425be8:	mov	x0, #0x0                   	// #0
  425bec:	bl	401c70 <dcgettext@plt>
  425bf0:	mov	x24, x0
  425bf4:	b	423f50 <ferror@plt+0x22210>
  425bf8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425bfc:	mov	w2, #0x5                   	// #5
  425c00:	add	x1, x1, #0x240
  425c04:	mov	x0, #0x0                   	// #0
  425c08:	bl	401c70 <dcgettext@plt>
  425c0c:	mov	x24, x0
  425c10:	b	423f50 <ferror@plt+0x22210>
  425c14:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425c18:	mov	w2, #0x5                   	// #5
  425c1c:	add	x1, x1, #0x168
  425c20:	mov	x0, #0x0                   	// #0
  425c24:	bl	401c70 <dcgettext@plt>
  425c28:	mov	x24, x0
  425c2c:	b	423f50 <ferror@plt+0x22210>
  425c30:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425c34:	mov	w2, #0x5                   	// #5
  425c38:	add	x1, x1, #0x128
  425c3c:	mov	x0, #0x0                   	// #0
  425c40:	bl	401c70 <dcgettext@plt>
  425c44:	mov	x24, x0
  425c48:	b	423f50 <ferror@plt+0x22210>
  425c4c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425c50:	mov	w2, #0x5                   	// #5
  425c54:	add	x1, x1, #0x268
  425c58:	mov	x0, #0x0                   	// #0
  425c5c:	bl	401c70 <dcgettext@plt>
  425c60:	mov	x24, x0
  425c64:	b	423f50 <ferror@plt+0x22210>
  425c68:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425c6c:	mov	w2, #0x5                   	// #5
  425c70:	add	x1, x1, #0x188
  425c74:	mov	x0, #0x0                   	// #0
  425c78:	bl	401c70 <dcgettext@plt>
  425c7c:	mov	x24, x0
  425c80:	b	423f50 <ferror@plt+0x22210>
  425c84:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425c88:	mov	w2, #0x5                   	// #5
  425c8c:	add	x1, x1, #0x1f0
  425c90:	mov	x0, #0x0                   	// #0
  425c94:	bl	401c70 <dcgettext@plt>
  425c98:	mov	x24, x0
  425c9c:	b	423f50 <ferror@plt+0x22210>
  425ca0:	mov	w2, #0x5                   	// #5
  425ca4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425ca8:	mov	x0, #0x0                   	// #0
  425cac:	add	x1, x1, #0x648
  425cb0:	bl	401c70 <dcgettext@plt>
  425cb4:	ldr	x3, [sp, #168]
  425cb8:	ldr	x1, [sp, #272]
  425cbc:	ldr	x2, [sp, #296]
  425cc0:	sub	x2, x3, x2
  425cc4:	bl	44f3e8 <error@@Base>
  425cc8:	ldr	w0, [x23]
  425ccc:	b	423fbc <ferror@plt+0x2227c>
  425cd0:	mov	w2, #0x5                   	// #5
  425cd4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425cd8:	mov	x0, #0x0                   	// #0
  425cdc:	add	x1, x1, #0x810
  425ce0:	bl	401c70 <dcgettext@plt>
  425ce4:	ldr	x1, [sp, #280]
  425ce8:	bl	401cc0 <printf@plt>
  425cec:	b	4240b0 <ferror@plt+0x22370>
  425cf0:	mov	w2, #0x5                   	// #5
  425cf4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425cf8:	add	x1, x1, #0x618
  425cfc:	str	w4, [sp, #176]
  425d00:	bl	401c70 <dcgettext@plt>
  425d04:	mov	w1, w25
  425d08:	bl	44f9c0 <warn@@Base>
  425d0c:	ldr	w4, [sp, #176]
  425d10:	b	424f00 <ferror@plt+0x231c0>
  425d14:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425d18:	add	x1, x1, #0x578
  425d1c:	mov	w2, #0x5                   	// #5
  425d20:	str	w4, [sp, #176]
  425d24:	mov	x0, #0x0                   	// #0
  425d28:	bl	401c70 <dcgettext@plt>
  425d2c:	add	x1, x28, #0x2
  425d30:	str	x1, [sp, #168]
  425d34:	adrp	x5, 481000 <warn@@Base+0x31640>
  425d38:	add	x5, x5, #0x570
  425d3c:	ldr	w4, [sp, #176]
  425d40:	add	x5, x5, #0xb90
  425d44:	mov	x1, x0
  425d48:	cbnz	x1, 424ec0 <ferror@plt+0x23180>
  425d4c:	b	424ee8 <ferror@plt+0x231a8>
  425d50:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  425d54:	cmp	x24, #0x100
  425d58:	add	x0, x0, #0x5a0
  425d5c:	b.eq	4261cc <ferror@plt+0x2448c>  // b.none
  425d60:	ldp	x22, x21, [x0, #288]
  425d64:	cmp	x22, x21
  425d68:	b.ls	4261d8 <ferror@plt+0x24498>  // b.plast
  425d6c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425d70:	mov	w2, #0x5                   	// #5
  425d74:	add	x1, x1, #0xc08
  425d78:	b	424098 <ferror@plt+0x22358>
  425d7c:	mov	w2, #0x5                   	// #5
  425d80:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425d84:	mov	x0, #0x0                   	// #0
  425d88:	add	x1, x1, #0xc60
  425d8c:	bl	401c70 <dcgettext@plt>
  425d90:	str	wzr, [sp, #148]
  425d94:	ldr	x1, [sp, #280]
  425d98:	bl	44f3e8 <error@@Base>
  425d9c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425da0:	add	x1, x1, #0xc88
  425da4:	mov	w2, #0x5                   	// #5
  425da8:	mov	x0, #0x0                   	// #0
  425dac:	bl	401c70 <dcgettext@plt>
  425db0:	bl	401cc0 <printf@plt>
  425db4:	b	4240b0 <ferror@plt+0x22370>
  425db8:	mov	x3, x0
  425dbc:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425dc0:	add	x0, x0, #0x528
  425dc4:	str	w2, [sp, #160]
  425dc8:	str	x3, [sp, #168]
  425dcc:	add	x28, x28, #0x2
  425dd0:	bl	401cc0 <printf@plt>
  425dd4:	ldrb	w25, [x28]
  425dd8:	ldr	x3, [sp, #168]
  425ddc:	b	424300 <ferror@plt+0x225c0>
  425de0:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  425de4:	ldr	x2, [x26]
  425de8:	ldr	w1, [x1, #1184]
  425dec:	ldr	x0, [sp, #304]
  425df0:	cbz	w1, 4261f8 <ferror@plt+0x244b8>
  425df4:	mov	w1, #0x4                   	// #4
  425df8:	blr	x2
  425dfc:	ldr	x2, [x26]
  425e00:	mov	x25, x0
  425e04:	ldr	x0, [sp, #304]
  425e08:	mov	w1, #0x4                   	// #4
  425e0c:	add	x0, x0, #0x4
  425e10:	blr	x2
  425e14:	cmp	x0, #0x0
  425e18:	mov	x21, x0
  425e1c:	cset	w23, eq  // eq = none
  425e20:	b	424468 <ferror@plt+0x22728>
  425e24:	adrp	x23, 45a000 <warn@@Base+0xa640>
  425e28:	add	x23, x23, #0x1f0
  425e2c:	b	425664 <ferror@plt+0x23924>
  425e30:	adrp	x24, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  425e34:	add	x24, x24, #0x5a0
  425e38:	ldr	x23, [x24, #272]
  425e3c:	sub	x0, x23, #0x1
  425e40:	cmn	x0, #0x11
  425e44:	b.ls	426354 <ferror@plt+0x24614>  // b.plast
  425e48:	mov	w2, #0x5                   	// #5
  425e4c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425e50:	mov	x0, #0x0                   	// #0
  425e54:	add	x1, x1, #0xcd0
  425e58:	bl	401c70 <dcgettext@plt>
  425e5c:	mov	x1, x25
  425e60:	bl	401cc0 <printf@plt>
  425e64:	str	x25, [x24, #280]
  425e68:	cbz	x21, 425440 <ferror@plt+0x23700>
  425e6c:	mov	w2, #0x5                   	// #5
  425e70:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425e74:	mov	x0, #0x0                   	// #0
  425e78:	add	x1, x1, #0xcf0
  425e7c:	bl	401c70 <dcgettext@plt>
  425e80:	mov	x1, x21
  425e84:	bl	401cc0 <printf@plt>
  425e88:	str	x21, [x24, #272]
  425e8c:	cbnz	w26, 4244e0 <ferror@plt+0x227a0>
  425e90:	b	424428 <ferror@plt+0x226e8>
  425e94:	ldr	w25, [sp, #160]
  425e98:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425e9c:	add	x1, x1, #0x6f0
  425ea0:	neg	w0, w25
  425ea4:	bl	404800 <ferror@plt+0x2ac0>
  425ea8:	sub	w0, w25, w0
  425eac:	str	w0, [sp, #160]
  425eb0:	b	424f5c <ferror@plt+0x2321c>
  425eb4:	ldr	w25, [sp, #160]
  425eb8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425ebc:	add	x1, x1, #0x6e8
  425ec0:	neg	w0, w25
  425ec4:	bl	404800 <ferror@plt+0x2ac0>
  425ec8:	sub	w0, w25, w0
  425ecc:	str	w0, [sp, #160]
  425ed0:	b	424f5c <ferror@plt+0x2321c>
  425ed4:	mov	w2, #0x5                   	// #5
  425ed8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425edc:	mov	x0, #0x0                   	// #0
  425ee0:	add	x1, x1, #0xcf0
  425ee4:	bl	401c70 <dcgettext@plt>
  425ee8:	mov	x1, x21
  425eec:	bl	401cc0 <printf@plt>
  425ef0:	str	x21, [x22, #288]
  425ef4:	cbnz	w26, 4244e0 <ferror@plt+0x227a0>
  425ef8:	b	424428 <ferror@plt+0x226e8>
  425efc:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425f00:	add	x0, x0, #0xd40
  425f04:	str	x1, [sp, #168]
  425f08:	bl	401cc0 <printf@plt>
  425f0c:	ldr	x1, [sp, #168]
  425f10:	mov	w0, w1
  425f14:	bl	404108 <ferror@plt+0x23c8>
  425f18:	b	4247e0 <ferror@plt+0x22aa0>
  425f1c:	adrp	x0, 45f000 <warn@@Base+0xf640>
  425f20:	add	x0, x0, #0x920
  425f24:	str	x1, [sp, #168]
  425f28:	bl	401cc0 <printf@plt>
  425f2c:	ldr	x1, [sp, #168]
  425f30:	mov	w0, w1
  425f34:	bl	406910 <ferror@plt+0x4bd0>
  425f38:	b	4247e0 <ferror@plt+0x22aa0>
  425f3c:	adrp	x1, 457000 <warn@@Base+0x7640>
  425f40:	add	x1, x1, #0xbf0
  425f44:	mov	w2, #0x5                   	// #5
  425f48:	mov	x0, #0x0                   	// #0
  425f4c:	bl	401c70 <dcgettext@plt>
  425f50:	bl	401cc0 <printf@plt>
  425f54:	b	4247e0 <ferror@plt+0x22aa0>
  425f58:	adrp	x24, 45e000 <warn@@Base+0xe640>
  425f5c:	add	x24, x24, #0xd98
  425f60:	b	423f50 <ferror@plt+0x22210>
  425f64:	ldr	x0, [sp, #112]
  425f68:	add	x3, sp, #0x108
  425f6c:	add	x1, x25, #0x2
  425f70:	mov	w2, #0x1                   	// #1
  425f74:	bl	4193c0 <ferror@plt+0x17680>
  425f78:	cmp	x0, #0x0
  425f7c:	cset	w26, ne  // ne = any
  425f80:	cmp	w26, #0x0
  425f84:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  425f88:	b.eq	425e30 <ferror@plt+0x240f0>  // b.none
  425f8c:	ldr	x21, [x0, #8]
  425f90:	cbnz	x21, 425404 <ferror@plt+0x236c4>
  425f94:	adrp	x24, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  425f98:	add	x24, x24, #0x5a0
  425f9c:	ldr	x23, [x24, #272]
  425fa0:	sub	x0, x23, #0x1
  425fa4:	cmn	x0, #0x11
  425fa8:	b.ls	426640 <ferror@plt+0x24900>  // b.plast
  425fac:	mov	w2, #0x5                   	// #5
  425fb0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425fb4:	mov	x0, #0x0                   	// #0
  425fb8:	add	x1, x1, #0xcd0
  425fbc:	bl	401c70 <dcgettext@plt>
  425fc0:	mov	x1, x25
  425fc4:	bl	401cc0 <printf@plt>
  425fc8:	str	x25, [x24, #280]
  425fcc:	b	4244e0 <ferror@plt+0x227a0>
  425fd0:	subs	w0, w1, w0
  425fd4:	b.eq	426218 <ferror@plt+0x244d8>  // b.none
  425fd8:	sub	w28, w0, #0x1
  425fdc:	cmp	w28, #0x8
  425fe0:	b.ls	426210 <ferror@plt+0x244d0>  // b.plast
  425fe4:	mov	w2, #0x5                   	// #5
  425fe8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  425fec:	mov	x0, #0x0                   	// #0
  425ff0:	add	x1, x1, #0x688
  425ff4:	str	w4, [sp, #176]
  425ff8:	bl	401c70 <dcgettext@plt>
  425ffc:	mov	w1, w28
  426000:	bl	44f3e8 <error@@Base>
  426004:	ldr	w4, [sp, #176]
  426008:	mov	w0, #0x7                   	// #7
  42600c:	ldr	x6, [sp, #168]
  426010:	mov	w7, w0
  426014:	mov	x1, #0x0                   	// #0
  426018:	mov	x0, #0x0                   	// #0
  42601c:	nop
  426020:	ldrb	w3, [x6, x0]
  426024:	lsl	w2, w0, #3
  426028:	cmp	x7, x0
  42602c:	add	x0, x0, #0x1
  426030:	lsl	x2, x3, x2
  426034:	orr	x1, x1, x2
  426038:	b.ne	426020 <ferror@plt+0x242e0>  // b.any
  42603c:	cmp	w4, #0x2
  426040:	b.eq	4265e8 <ferror@plt+0x248a8>  // b.none
  426044:	cmp	w4, #0x7
  426048:	b.ne	4265e0 <ferror@plt+0x248a0>  // b.any
  42604c:	cmp	x1, #0x4
  426050:	b.ls	426498 <ferror@plt+0x24758>  // b.plast
  426054:	ldr	w0, [x23]
  426058:	cbz	w0, 4264bc <ferror@plt+0x2477c>
  42605c:	adrp	x0, 45f000 <warn@@Base+0xf640>
  426060:	add	x0, x0, #0x6d0
  426064:	bl	401cc0 <printf@plt>
  426068:	ldr	w1, [sp, #160]
  42606c:	sub	w0, w1, w0
  426070:	str	w0, [sp, #160]
  426074:	b	424f5c <ferror@plt+0x2321c>
  426078:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42607c:	add	x1, x1, #0x730
  426080:	mov	w2, #0x5                   	// #5
  426084:	mov	x0, #0x0                   	// #0
  426088:	bl	401c70 <dcgettext@plt>
  42608c:	bl	401cc0 <printf@plt>
  426090:	b	4240b0 <ferror@plt+0x22370>
  426094:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426098:	add	x1, x1, #0xb20
  42609c:	b	424270 <ferror@plt+0x22530>
  4260a0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4260a4:	mov	w2, #0x5                   	// #5
  4260a8:	add	x1, x1, #0x4a0
  4260ac:	mov	x0, #0x0                   	// #0
  4260b0:	bl	401c70 <dcgettext@plt>
  4260b4:	mov	x24, x0
  4260b8:	b	423f50 <ferror@plt+0x22210>
  4260bc:	ldr	x1, [sp, #280]
  4260c0:	b	424368 <ferror@plt+0x22628>
  4260c4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4260c8:	mov	w2, w4
  4260cc:	add	x1, x1, #0x5b0
  4260d0:	str	w4, [sp, #176]
  4260d4:	b	425d24 <ferror@plt+0x23fe4>
  4260d8:	adrp	x0, 493000 <warn@@Base+0x43640>
  4260dc:	add	x0, x0, #0x7c0
  4260e0:	str	x3, [sp, #168]
  4260e4:	ldrh	w0, [x0, w4, sxtw #1]
  4260e8:	tbz	w0, #4, 42642c <ferror@plt+0x246ec>
  4260ec:	ldr	x2, [sp, #272]
  4260f0:	add	x28, x28, #0x1
  4260f4:	ldr	x0, [sp, #296]
  4260f8:	str	w4, [sp, #176]
  4260fc:	sub	x1, x28, x0
  426100:	mov	x0, x28
  426104:	sub	x1, x2, x1
  426108:	bl	401940 <strnlen@plt>
  42610c:	add	w1, w0, #0x1
  426110:	ldr	w0, [sp, #160]
  426114:	ldr	w4, [sp, #176]
  426118:	cmp	w1, w0
  42611c:	ldr	x3, [sp, #168]
  426120:	b.le	426130 <ferror@plt+0x243f0>
  426124:	ldr	w0, [x23]
  426128:	cbz	w0, 42662c <ferror@plt+0x248ec>
  42612c:	ldr	w0, [sp, #160]
  426130:	sxtw	x3, w1
  426134:	sub	w0, w0, w1
  426138:	str	w0, [sp, #160]
  42613c:	add	x0, x28, x3
  426140:	mov	x2, x28
  426144:	str	x0, [sp, #168]
  426148:	adrp	x0, 45f000 <warn@@Base+0xf640>
  42614c:	add	x0, x0, #0x5d8
  426150:	str	w4, [sp, #176]
  426154:	bl	401cc0 <printf@plt>
  426158:	ldr	w4, [sp, #176]
  42615c:	mov	x5, x21
  426160:	b	424ee8 <ferror@plt+0x231a8>
  426164:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426168:	mov	w2, #0x5                   	// #5
  42616c:	add	x1, x1, #0x598
  426170:	str	w4, [sp, #176]
  426174:	b	424ff4 <ferror@plt+0x232b4>
  426178:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42617c:	mov	w2, #0x5                   	// #5
  426180:	add	x1, x1, #0x5c0
  426184:	str	w4, [sp, #176]
  426188:	b	424e98 <ferror@plt+0x23158>
  42618c:	mov	w2, #0x5                   	// #5
  426190:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426194:	mov	x0, #0x0                   	// #0
  426198:	add	x1, x1, #0xd18
  42619c:	bl	401c70 <dcgettext@plt>
  4261a0:	mov	w1, w21
  4261a4:	bl	401cc0 <printf@plt>
  4261a8:	b	4247e0 <ferror@plt+0x22aa0>
  4261ac:	ldp	x19, x20, [sp, #184]
  4261b0:	b	424428 <ferror@plt+0x226e8>
  4261b4:	ldp	x19, x20, [sp, #240]
  4261b8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4261bc:	add	x1, x1, #0xbc8
  4261c0:	b	424270 <ferror@plt+0x22530>
  4261c4:	ldp	x19, x20, [sp, #240]
  4261c8:	b	4240b0 <ferror@plt+0x22370>
  4261cc:	ldp	x22, x21, [x0, #272]
  4261d0:	cmp	x22, x21
  4261d4:	b.hi	425d6c <ferror@plt+0x2402c>  // b.pmore
  4261d8:	mov	w2, #0x5                   	// #5
  4261dc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4261e0:	mov	x0, #0x0                   	// #0
  4261e4:	add	x1, x1, #0xc38
  4261e8:	bl	401c70 <dcgettext@plt>
  4261ec:	mov	x1, x21
  4261f0:	bl	401cc0 <printf@plt>
  4261f4:	b	4240b0 <ferror@plt+0x22370>
  4261f8:	mov	w1, w25
  4261fc:	mov	w23, #0x1                   	// #1
  426200:	blr	x2
  426204:	mov	x21, #0x0                   	// #0
  426208:	mov	x25, x0
  42620c:	b	424468 <ferror@plt+0x22728>
  426210:	sub	w0, w0, #0x2
  426214:	cbnz	w28, 42600c <ferror@plt+0x242cc>
  426218:	cmp	w4, #0x2
  42621c:	b.eq	42653c <ferror@plt+0x247fc>  // b.none
  426220:	cmp	w4, #0x7
  426224:	b.eq	426494 <ferror@plt+0x24754>  // b.none
  426228:	ldr	w0, [sp, #160]
  42622c:	sub	w0, w0, #0x3
  426230:	str	w0, [sp, #160]
  426234:	adrp	x0, 45f000 <warn@@Base+0xf640>
  426238:	add	x0, x0, #0x6c8
  42623c:	bl	401cc0 <printf@plt>
  426240:	b	424f5c <ferror@plt+0x2321c>
  426244:	adrp	x0, 45f000 <warn@@Base+0xf640>
  426248:	add	x0, x0, #0x8a8
  42624c:	bl	401cc0 <printf@plt>
  426250:	b	425b58 <ferror@plt+0x23e18>
  426254:	mov	x0, x19
  426258:	bl	401cc0 <printf@plt>
  42625c:	b	425b58 <ferror@plt+0x23e18>
  426260:	mov	x25, x19
  426264:	mov	w2, #0x5                   	// #5
  426268:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42626c:	mov	x0, #0x0                   	// #0
  426270:	add	x1, x1, #0x840
  426274:	ldp	x19, x20, [sp, #184]
  426278:	bl	401c70 <dcgettext@plt>
  42627c:	mov	w2, w21
  426280:	mov	w1, w25
  426284:	bl	401cc0 <printf@plt>
  426288:	b	424428 <ferror@plt+0x226e8>
  42628c:	ldp	x19, x20, [sp, #184]
  426290:	mov	w2, #0x5                   	// #5
  426294:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426298:	mov	x0, #0x0                   	// #0
  42629c:	add	x1, x1, #0x7f8
  4262a0:	bl	401c70 <dcgettext@plt>
  4262a4:	ldr	x1, [sp, #280]
  4262a8:	bl	401cc0 <printf@plt>
  4262ac:	b	424428 <ferror@plt+0x226e8>
  4262b0:	adrp	x24, 45e000 <warn@@Base+0xe640>
  4262b4:	add	x24, x24, #0xdb8
  4262b8:	b	423f50 <ferror@plt+0x22210>
  4262bc:	adrp	x0, 45f000 <warn@@Base+0xf640>
  4262c0:	add	x0, x0, #0x958
  4262c4:	bl	401cc0 <printf@plt>
  4262c8:	cmp	w21, #0x4
  4262cc:	b.ne	425970 <ferror@plt+0x23c30>  // b.any
  4262d0:	ldr	x2, [x26]
  4262d4:	mov	w1, w21
  4262d8:	mov	x0, x27
  4262dc:	blr	x2
  4262e0:	mov	w20, w0
  4262e4:	cbz	w0, 4247e0 <ferror@plt+0x22aa0>
  4262e8:	adrp	x19, 456000 <warn@@Base+0x6640>
  4262ec:	add	x19, x19, #0xb60
  4262f0:	neg	w22, w20
  4262f4:	and	w22, w22, w20
  4262f8:	bic	w20, w20, w22
  4262fc:	cmp	w22, #0x1
  426300:	b.eq	426348 <ferror@plt+0x24608>  // b.none
  426304:	cmp	w22, #0x2
  426308:	b.eq	426338 <ferror@plt+0x245f8>  // b.none
  42630c:	mov	w2, #0x5                   	// #5
  426310:	mov	x1, x19
  426314:	mov	x0, #0x0                   	// #0
  426318:	bl	401c70 <dcgettext@plt>
  42631c:	mov	w1, w22
  426320:	bl	401cc0 <printf@plt>
  426324:	cbz	w20, 4247e0 <ferror@plt+0x22aa0>
  426328:	adrp	x0, 460000 <warn@@Base+0x10640>
  42632c:	add	x0, x0, #0x898
  426330:	bl	401cc0 <printf@plt>
  426334:	b	4262f0 <ferror@plt+0x245b0>
  426338:	adrp	x0, 45f000 <warn@@Base+0xf640>
  42633c:	add	x0, x0, #0x978
  426340:	bl	401cc0 <printf@plt>
  426344:	b	426324 <ferror@plt+0x245e4>
  426348:	ldr	x0, [sp, #200]
  42634c:	bl	401cc0 <printf@plt>
  426350:	b	426324 <ferror@plt+0x245e4>
  426354:	add	x0, x23, #0xf
  426358:	and	x0, x0, #0xfffffffffffffff0
  42635c:	cmp	x25, x0
  426360:	b.ls	425e48 <ferror@plt+0x24108>  // b.plast
  426364:	ldr	x1, [sp, #112]
  426368:	ldr	x0, [x1, #112]
  42636c:	ldr	w1, [x1, #100]
  426370:	cbz	x0, 425e48 <ferror@plt+0x24108>
  426374:	cbz	w1, 425e48 <ferror@plt+0x24108>
  426378:	sub	w3, w1, #0x1
  42637c:	add	x2, x0, #0x50
  426380:	mov	w4, #0x50                  	// #80
  426384:	mov	x1, x0
  426388:	umaddl	x3, w3, w4, x2
  42638c:	nop
  426390:	ldr	x2, [x1, #16]
  426394:	mov	x4, x1
  426398:	cmp	x25, x2
  42639c:	b.cc	4263b0 <ferror@plt+0x24670>  // b.lo, b.ul, b.last
  4263a0:	ldr	x5, [x1, #32]
  4263a4:	add	x2, x2, x5
  4263a8:	cmp	x25, x2
  4263ac:	b.cc	426638 <ferror@plt+0x248f8>  // b.lo, b.ul, b.last
  4263b0:	add	x1, x1, #0x50
  4263b4:	cmp	x3, x1
  4263b8:	b.ne	426390 <ferror@plt+0x24650>  // b.any
  4263bc:	mov	x4, #0x0                   	// #0
  4263c0:	ldr	x1, [x0, #16]
  4263c4:	mov	x2, x0
  4263c8:	cmp	x1, x23
  4263cc:	b.hi	4263e0 <ferror@plt+0x246a0>  // b.pmore
  4263d0:	ldr	x5, [x0, #32]
  4263d4:	add	x1, x1, x5
  4263d8:	cmp	x1, x23
  4263dc:	b.hi	4263f0 <ferror@plt+0x246b0>  // b.pmore
  4263e0:	add	x0, x0, #0x50
  4263e4:	cmp	x3, x0
  4263e8:	b.ne	4263c0 <ferror@plt+0x24680>  // b.any
  4263ec:	mov	x2, #0x0                   	// #0
  4263f0:	cmp	w22, #0x0
  4263f4:	ccmp	x4, x2, #0x0, ne  // ne = any
  4263f8:	b.ne	425e48 <ferror@plt+0x24108>  // b.any
  4263fc:	mov	w2, #0x5                   	// #5
  426400:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426404:	mov	x0, #0x0                   	// #0
  426408:	add	x1, x1, #0xca0
  42640c:	bl	401c70 <dcgettext@plt>
  426410:	add	x1, x23, #0x1
  426414:	sub	x2, x25, #0x1
  426418:	bl	44f9c0 <warn@@Base>
  42641c:	b	425e48 <ferror@plt+0x24108>
  426420:	mov	w0, #0x1                   	// #1
  426424:	str	w0, [sp, #148]
  426428:	b	4241dc <ferror@plt+0x2249c>
  42642c:	mov	w2, #0x5                   	// #5
  426430:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426434:	mov	x0, #0x0                   	// #0
  426438:	add	x1, x1, #0x5e0
  42643c:	str	w4, [sp, #184]
  426440:	bl	401c70 <dcgettext@plt>
  426444:	add	x1, x28, #0x2
  426448:	stp	x1, x21, [sp, #168]
  42644c:	ldrb	w1, [x28, #1]
  426450:	bl	44f3e8 <error@@Base>
  426454:	mov	w2, #0x5                   	// #5
  426458:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42645c:	mov	x0, #0x0                   	// #0
  426460:	add	x1, x1, #0x608
  426464:	bl	401c70 <dcgettext@plt>
  426468:	mov	x1, x0
  42646c:	ldrb	w2, [x28, #1]
  426470:	adrp	x28, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  426474:	add	x28, x28, #0x5a0
  426478:	add	x28, x28, #0x90
  42647c:	mov	x0, x28
  426480:	bl	401980 <sprintf@plt>
  426484:	ldr	w4, [sp, #184]
  426488:	mov	x1, x28
  42648c:	ldr	x5, [sp, #176]
  426490:	b	424ec0 <ferror@plt+0x23180>
  426494:	mov	x1, #0x0                   	// #0
  426498:	adrp	x0, 481000 <warn@@Base+0x31640>
  42649c:	add	x0, x0, #0x570
  4264a0:	add	x0, x0, #0xba8
  4264a4:	ldr	x1, [x0, x1, lsl #3]
  4264a8:	ldr	w0, [sp, #160]
  4264ac:	neg	w0, w0
  4264b0:	bl	404800 <ferror@plt+0x2ac0>
  4264b4:	ldr	w0, [x23]
  4264b8:	b	423fbc <ferror@plt+0x2227c>
  4264bc:	ldr	w25, [sp, #160]
  4264c0:	mov	x2, x1
  4264c4:	adrp	x0, 45f000 <warn@@Base+0xf640>
  4264c8:	add	x0, x0, #0x6d8
  4264cc:	mov	w1, w25
  4264d0:	bl	401cc0 <printf@plt>
  4264d4:	sub	w0, w25, w0
  4264d8:	str	w0, [sp, #160]
  4264dc:	b	424f5c <ferror@plt+0x2321c>
  4264e0:	mov	x1, x23
  4264e4:	adrp	x0, 458000 <warn@@Base+0x8640>
  4264e8:	add	x0, x0, #0x80
  4264ec:	bl	401cc0 <printf@plt>
  4264f0:	b	424b78 <ferror@plt+0x22e38>
  4264f4:	ldr	x1, [sp, #160]
  4264f8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4264fc:	add	x0, x0, #0x80
  426500:	bl	401cc0 <printf@plt>
  426504:	b	424b38 <ferror@plt+0x22df8>
  426508:	mov	x1, x22
  42650c:	adrp	x0, 458000 <warn@@Base+0x8640>
  426510:	add	x0, x0, #0x80
  426514:	bl	401cc0 <printf@plt>
  426518:	b	424bb8 <ferror@plt+0x22e78>
  42651c:	adrp	x0, 45f000 <warn@@Base+0xf640>
  426520:	add	x0, x0, #0xd40
  426524:	str	x1, [sp, #168]
  426528:	bl	401cc0 <printf@plt>
  42652c:	ldr	x1, [sp, #168]
  426530:	mov	w0, w1
  426534:	bl	406910 <ferror@plt+0x4bd0>
  426538:	b	4247e0 <ferror@plt+0x22aa0>
  42653c:	mov	x1, #0x0                   	// #0
  426540:	adrp	x0, 481000 <warn@@Base+0x31640>
  426544:	add	x0, x0, #0x570
  426548:	add	x0, x0, #0xbd0
  42654c:	ldr	x1, [x0, x1, lsl #3]
  426550:	b	4264a8 <ferror@plt+0x24768>
  426554:	mov	w2, #0x5                   	// #5
  426558:	adrp	x1, 457000 <warn@@Base+0x7640>
  42655c:	mov	x0, #0x0                   	// #0
  426560:	add	x1, x1, #0xb28
  426564:	bl	401c70 <dcgettext@plt>
  426568:	mov	x2, x0
  42656c:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  426570:	add	x1, x1, #0x5a0
  426574:	add	x0, x1, #0x10
  426578:	mov	w3, w21
  42657c:	mov	x24, x0
  426580:	mov	x1, #0x40                  	// #64
  426584:	bl	4019e0 <snprintf@plt>
  426588:	b	423f50 <ferror@plt+0x22210>
  42658c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426590:	mov	w2, #0x5                   	// #5
  426594:	add	x1, x1, #0x408
  426598:	mov	x0, #0x0                   	// #0
  42659c:	bl	401c70 <dcgettext@plt>
  4265a0:	mov	x24, x0
  4265a4:	b	423f50 <ferror@plt+0x22210>
  4265a8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4265ac:	mov	w2, #0x5                   	// #5
  4265b0:	add	x1, x1, #0x440
  4265b4:	mov	x0, #0x0                   	// #0
  4265b8:	bl	401c70 <dcgettext@plt>
  4265bc:	mov	x24, x0
  4265c0:	b	423f50 <ferror@plt+0x22210>
  4265c4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4265c8:	mov	w2, #0x5                   	// #5
  4265cc:	add	x1, x1, #0x390
  4265d0:	mov	x0, #0x0                   	// #0
  4265d4:	bl	401c70 <dcgettext@plt>
  4265d8:	mov	x24, x0
  4265dc:	b	423f50 <ferror@plt+0x22210>
  4265e0:	cbnz	x1, 426054 <ferror@plt+0x24314>
  4265e4:	b	426228 <ferror@plt+0x244e8>
  4265e8:	cmp	x1, #0x4
  4265ec:	b.hi	426054 <ferror@plt+0x24314>  // b.pmore
  4265f0:	b	426540 <ferror@plt+0x24800>
  4265f4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4265f8:	mov	w2, #0x5                   	// #5
  4265fc:	add	x1, x1, #0x478
  426600:	mov	x0, #0x0                   	// #0
  426604:	bl	401c70 <dcgettext@plt>
  426608:	mov	x24, x0
  42660c:	b	423f50 <ferror@plt+0x22210>
  426610:	adrp	x1, 45f000 <warn@@Base+0xf640>
  426614:	mov	w2, #0x5                   	// #5
  426618:	add	x1, x1, #0x3f0
  42661c:	mov	x0, #0x0                   	// #0
  426620:	bl	401c70 <dcgettext@plt>
  426624:	mov	x24, x0
  426628:	b	423f50 <ferror@plt+0x22210>
  42662c:	ldr	w1, [sp, #160]
  426630:	str	wzr, [sp, #160]
  426634:	b	42613c <ferror@plt+0x243fc>
  426638:	mov	w22, #0x1                   	// #1
  42663c:	b	4263c0 <ferror@plt+0x24680>
  426640:	add	x0, x23, #0xf
  426644:	and	x0, x0, #0xfffffffffffffff0
  426648:	cmp	x25, x0
  42664c:	b.ls	425fac <ferror@plt+0x2426c>  // b.plast
  426650:	ldr	x1, [sp, #112]
  426654:	ldr	x0, [x1, #112]
  426658:	ldr	w1, [x1, #100]
  42665c:	cbz	x0, 425fac <ferror@plt+0x2426c>
  426660:	mov	w26, #0x1                   	// #1
  426664:	mov	x21, #0x0                   	// #0
  426668:	b	426374 <ferror@plt+0x24634>
  42666c:	adrp	x1, 45e000 <warn@@Base+0xe640>
  426670:	add	x1, x1, #0xfe8
  426674:	mov	w2, #0x5                   	// #5
  426678:	str	wzr, [sp, #148]
  42667c:	bl	401c70 <dcgettext@plt>
  426680:	bl	44f3e8 <error@@Base>
  426684:	ldp	x23, x24, [sp, #48]
  426688:	ldp	x25, x26, [sp, #64]
  42668c:	b	4241dc <ferror@plt+0x2249c>
  426690:	stp	x29, x30, [sp, #-240]!
  426694:	mov	x29, sp
  426698:	ldr	w3, [x0, #100]
  42669c:	stp	x19, x20, [sp, #16]
  4266a0:	mov	x19, x0
  4266a4:	str	xzr, [x0, #112]
  4266a8:	cbnz	w3, 4266d0 <ferror@plt+0x24990>
  4266ac:	ldr	x0, [x0, #56]
  4266b0:	cbnz	x0, 427378 <ferror@plt+0x25638>
  4266b4:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  4266b8:	ldr	w0, [x0, #1776]
  4266bc:	cbnz	w0, 427568 <ferror@plt+0x25828>
  4266c0:	mov	w0, #0x1                   	// #1
  4266c4:	ldp	x19, x20, [sp, #16]
  4266c8:	ldp	x29, x30, [sp], #240
  4266cc:	ret
  4266d0:	stp	x21, x22, [sp, #32]
  4266d4:	adrp	x22, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  4266d8:	add	x22, x22, #0x5a0
  4266dc:	stp	x23, x24, [sp, #48]
  4266e0:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  4266e4:	ldr	w0, [x22, #336]
  4266e8:	cbz	w0, 4266f8 <ferror@plt+0x249b8>
  4266ec:	add	x0, x23, #0x4a0
  4266f0:	ldr	w0, [x0, #3152]
  4266f4:	cbz	w0, 4275bc <ferror@plt+0x2587c>
  4266f8:	ldr	w0, [x23, #1184]
  4266fc:	mov	w1, #0x0                   	// #0
  426700:	cbz	w0, 426a58 <ferror@plt+0x24d18>
  426704:	mov	x0, x19
  426708:	bl	4111b8 <ferror@plt+0xf478>
  42670c:	cbz	w0, 426a64 <ferror@plt+0x24d24>
  426710:	ldr	w0, [x19, #104]
  426714:	stp	x25, x26, [sp, #64]
  426718:	stp	x27, x28, [sp, #80]
  42671c:	ldr	x26, [x19, #112]
  426720:	cbnz	w0, 4273a0 <ferror@plt+0x25660>
  426724:	add	x20, x23, #0x4a0
  426728:	ldr	w0, [x23, #1184]
  42672c:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426730:	mov	w1, #0x4                   	// #4
  426734:	cmp	w0, #0x0
  426738:	mov	w2, #0x8                   	// #8
  42673c:	ldrh	w0, [x19, #82]
  426740:	csel	w1, w1, w2, ne  // ne = any
  426744:	str	w1, [x21, #868]
  426748:	stur	xzr, [x22, #-136]
  42674c:	cmp	w0, #0x2f
  426750:	str	xzr, [x20, #3160]
  426754:	str	xzr, [x20, #3176]
  426758:	str	xzr, [x20, #3376]
  42675c:	b.hi	426fd0 <ferror@plt+0x25290>  // b.pmore
  426760:	cmp	w0, #0x2d
  426764:	b.hi	427f08 <ferror@plt+0x261c8>  // b.pmore
  426768:	and	w0, w0, #0xfffffffd
  42676c:	cmp	w0, w2
  426770:	b.eq	427ed0 <ferror@plt+0x26190>  // b.none
  426774:	ldr	w0, [x19, #100]
  426778:	cbz	w0, 427058 <ferror@plt+0x25318>
  42677c:	adrp	x0, 456000 <warn@@Base+0x6640>
  426780:	add	x0, x0, #0xd68
  426784:	str	x0, [sp, #104]
  426788:	adrp	x1, 456000 <warn@@Base+0x6640>
  42678c:	mov	x28, x19
  426790:	add	x27, x1, #0xd78
  426794:	mov	w21, #0x0                   	// #0
  426798:	cbz	x26, 426810 <ferror@plt+0x24ad0>
  42679c:	nop
  4267a0:	ldr	x0, [x28, #128]
  4267a4:	cbz	x0, 426fbc <ferror@plt+0x2527c>
  4267a8:	ldr	x1, [x28, #136]
  4267ac:	ldr	w3, [x26]
  4267b0:	add	x19, x0, x3
  4267b4:	cmp	x3, x1
  4267b8:	b.cs	426a7c <ferror@plt+0x24d3c>  // b.hs, b.nlast
  4267bc:	ldr	w1, [x26, #4]
  4267c0:	add	w25, w21, #0x1
  4267c4:	cmp	w1, #0xb
  4267c8:	b.eq	426838 <ferror@plt+0x24af8>  // b.none
  4267cc:	cmp	w1, #0x3
  4267d0:	b.eq	426a94 <ferror@plt+0x24d54>  // b.none
  4267d4:	cmp	w1, #0x12
  4267d8:	b.eq	427040 <ferror@plt+0x25300>  // b.none
  4267dc:	cmp	w1, #0x2
  4267e0:	b.eq	426f3c <ferror@plt+0x251fc>  // b.none
  4267e4:	cmp	w1, #0x11
  4267e8:	b.ne	427094 <ferror@plt+0x25354>  // b.any
  4267ec:	ldr	x2, [x26, #56]
  4267f0:	cmp	x2, #0x4
  4267f4:	b.ne	4274d8 <ferror@plt+0x25798>  // b.any
  4267f8:	ldr	w0, [x28, #100]
  4267fc:	add	x26, x26, #0x50
  426800:	cmp	w0, w25
  426804:	b.ls	426878 <ferror@plt+0x24b38>  // b.plast
  426808:	mov	w21, w25
  42680c:	cbnz	x26, 4267a0 <ferror@plt+0x24a60>
  426810:	adrp	x1, 456000 <warn@@Base+0x6640>
  426814:	mov	w2, #0x5                   	// #5
  426818:	add	x1, x1, #0xd60
  42681c:	mov	x0, #0x0                   	// #0
  426820:	bl	401c70 <dcgettext@plt>
  426824:	add	w25, w21, #0x1
  426828:	ldr	w1, [x26, #4]
  42682c:	mov	x19, x0
  426830:	cmp	w1, #0xb
  426834:	b.ne	4267cc <ferror@plt+0x24a8c>  // b.any
  426838:	ldr	x0, [x20, #3160]
  42683c:	cbnz	x0, 427000 <ferror@plt+0x252c0>
  426840:	ldr	w0, [x20]
  426844:	ldr	x2, [x26, #56]
  426848:	cbz	w0, 427074 <ferror@plt+0x25334>
  42684c:	cmp	x2, #0x10
  426850:	b.ne	427480 <ferror@plt+0x25740>  // b.any
  426854:	add	x2, x20, #0xc60
  426858:	mov	x1, x26
  42685c:	mov	x0, x28
  426860:	bl	411b20 <ferror@plt+0xfde0>
  426864:	str	x0, [x20, #3160]
  426868:	ldr	w0, [x28, #100]
  42686c:	add	x26, x26, #0x50
  426870:	cmp	w0, w25
  426874:	b.hi	426808 <ferror@plt+0x24ac8>  // b.pmore
  426878:	ldr	w1, [x22, #336]
  42687c:	mov	x19, x28
  426880:	cbz	w1, 427060 <ferror@plt+0x25320>
  426884:	cmp	w0, #0x1
  426888:	b.ls	427eb4 <ferror@plt+0x26174>  // b.plast
  42688c:	adrp	x1, 460000 <warn@@Base+0x10640>
  426890:	add	x1, x1, #0x2d0
  426894:	mov	w2, #0x5                   	// #5
  426898:	mov	x0, #0x0                   	// #0
  42689c:	bl	401c70 <dcgettext@plt>
  4268a0:	bl	401cc0 <printf@plt>
  4268a4:	ldr	w1, [x23, #1184]
  4268a8:	ldr	w0, [x20, #2016]
  4268ac:	cbz	w1, 427e38 <ferror@plt+0x260f8>
  4268b0:	cbz	w0, 427fb8 <ferror@plt+0x26278>
  4268b4:	adrp	x1, 460000 <warn@@Base+0x10640>
  4268b8:	add	x1, x1, #0x300
  4268bc:	mov	w2, #0x5                   	// #5
  4268c0:	mov	x0, #0x0                   	// #0
  4268c4:	bl	401c70 <dcgettext@plt>
  4268c8:	bl	401cc0 <printf@plt>
  4268cc:	adrp	x1, 460000 <warn@@Base+0x10640>
  4268d0:	add	x1, x1, #0x310
  4268d4:	mov	w2, #0x5                   	// #5
  4268d8:	mov	x0, #0x0                   	// #0
  4268dc:	bl	401c70 <dcgettext@plt>
  4268e0:	bl	401cc0 <printf@plt>
  4268e4:	ldr	w0, [x20, #2016]
  4268e8:	cbnz	w0, 427f50 <ferror@plt+0x26210>
  4268ec:	ldr	w1, [x19, #100]
  4268f0:	ldr	x21, [x19, #112]
  4268f4:	cbz	w1, 4271bc <ferror@plt+0x2547c>
  4268f8:	mov	x26, #0x84c                 	// #2124
  4268fc:	adrp	x0, 481000 <warn@@Base+0x31640>
  426900:	movk	x26, #0x4, lsl #16
  426904:	add	x0, x0, #0x570
  426908:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42690c:	adrp	x27, 460000 <warn@@Base+0x10640>
  426910:	mov	w28, #0xfffe                	// #65534
  426914:	movk	x26, #0x800, lsl #32
  426918:	add	x25, x25, #0x360
  42691c:	add	x27, x27, #0x700
  426920:	mov	w23, #0x0                   	// #0
  426924:	movk	w28, #0x5fff, lsl #16
  426928:	movk	x26, #0x4000, lsl #48
  42692c:	str	x0, [sp, #104]
  426930:	add	x0, x0, #0xe20
  426934:	str	x0, [sp, #112]
  426938:	ldr	w0, [x21, #4]
  42693c:	cmp	w0, #0x10
  426940:	b.hi	427670 <ferror@plt+0x25930>  // b.pmore
  426944:	cmp	w0, #0xd
  426948:	b.hi	427da8 <ferror@plt+0x26068>  // b.pmore
  42694c:	cmp	w0, #0x5
  426950:	b.eq	427694 <ferror@plt+0x25954>  // b.none
  426954:	b.ls	427634 <ferror@plt+0x258f4>  // b.plast
  426958:	cmp	w0, #0x9
  42695c:	b.eq	427644 <ferror@plt+0x25904>  // b.none
  426960:	cmp	w0, #0xb
  426964:	b.ne	4277b4 <ferror@plt+0x25a74>  // b.any
  426968:	ldr	w2, [x21, #40]
  42696c:	cmp	w2, #0x0
  426970:	ccmp	w2, w1, #0x2, ne  // ne = any
  426974:	b.cc	4277cc <ferror@plt+0x25a8c>  // b.lo, b.ul, b.last
  426978:	adrp	x1, 460000 <warn@@Base+0x10640>
  42697c:	add	x1, x1, #0x5b8
  426980:	mov	w2, #0x5                   	// #5
  426984:	mov	x0, #0x0                   	// #0
  426988:	bl	401c70 <dcgettext@plt>
  42698c:	ldr	w2, [x21, #40]
  426990:	mov	w1, w23
  426994:	bl	44f9c0 <warn@@Base>
  426998:	ldr	w0, [x21, #4]
  42699c:	cmp	w0, #0x12
  4269a0:	b.hi	4269d8 <ferror@plt+0x24c98>  // b.pmore
  4269a4:	mov	x1, #0x1                   	// #1
  4269a8:	mov	x2, #0xc060                	// #49248
  4269ac:	movk	x2, #0x5, lsl #16
  4269b0:	lsl	x1, x1, x0
  4269b4:	tst	x1, x2
  4269b8:	b.ne	427788 <ferror@plt+0x25a48>  // b.any
  4269bc:	mov	x2, #0x804                 	// #2052
  4269c0:	movk	x2, #0x2, lsl #16
  4269c4:	tst	x1, x2
  4269c8:	b.ne	4276f4 <ferror@plt+0x259b4>  // b.any
  4269cc:	mov	x2, #0x210                 	// #528
  4269d0:	tst	x1, x2
  4269d4:	b.ne	427a68 <ferror@plt+0x25d28>  // b.any
  4269d8:	cmp	w0, #0x8
  4269dc:	b.ne	4276d4 <ferror@plt+0x25994>  // b.any
  4269e0:	mov	w1, w23
  4269e4:	mov	x0, x27
  4269e8:	bl	401cc0 <printf@plt>
  4269ec:	ldr	w0, [x20, #2016]
  4269f0:	cbnz	w0, 427968 <ferror@plt+0x25c28>
  4269f4:	ldr	x1, [x19, #128]
  4269f8:	cbz	x1, 427d68 <ferror@plt+0x26028>
  4269fc:	ldr	x2, [x19, #136]
  426a00:	ldr	w0, [x21]
  426a04:	add	x1, x1, x0
  426a08:	cmp	x0, x2
  426a0c:	b.cs	427bf8 <ferror@plt+0x25eb8>  // b.hs, b.nlast
  426a10:	mov	w0, #0xffffffef            	// #-17
  426a14:	bl	404800 <ferror@plt+0x2ac0>
  426a18:	ldr	w1, [x25]
  426a1c:	adrp	x24, 45f000 <warn@@Base+0xf640>
  426a20:	ldr	w3, [x21, #4]
  426a24:	add	x0, x24, #0xda8
  426a28:	cmp	w1, #0x0
  426a2c:	adrp	x24, 45f000 <warn@@Base+0xf640>
  426a30:	add	x24, x24, #0xda0
  426a34:	csel	x24, x24, x0, ne  // ne = any
  426a38:	cmp	w3, #0x12
  426a3c:	b.hi	4275ec <ferror@plt+0x258ac>  // b.pmore
  426a40:	adrp	x0, 475000 <warn@@Base+0x25640>
  426a44:	add	x0, x0, #0x91c
  426a48:	ldrh	w0, [x0, w3, uxtw #1]
  426a4c:	adr	x1, 426a58 <ferror@plt+0x24d18>
  426a50:	add	x0, x1, w0, sxth #2
  426a54:	br	x0
  426a58:	mov	x0, x19
  426a5c:	bl	4114d0 <ferror@plt+0xf790>
  426a60:	cbnz	w0, 426710 <ferror@plt+0x249d0>
  426a64:	mov	w0, #0x0                   	// #0
  426a68:	ldp	x19, x20, [sp, #16]
  426a6c:	ldp	x21, x22, [sp, #32]
  426a70:	ldp	x23, x24, [sp, #48]
  426a74:	ldp	x29, x30, [sp], #240
  426a78:	ret
  426a7c:	mov	x1, x27
  426a80:	mov	w2, #0x5                   	// #5
  426a84:	mov	x0, #0x0                   	// #0
  426a88:	bl	401c70 <dcgettext@plt>
  426a8c:	mov	x19, x0
  426a90:	b	4267bc <ferror@plt+0x24a7c>
  426a94:	adrp	x1, 460000 <warn@@Base+0x10640>
  426a98:	mov	x0, x19
  426a9c:	add	x1, x1, #0x1f0
  426aa0:	bl	401ba0 <strcmp@plt>
  426aa4:	cbz	w0, 42701c <ferror@plt+0x252dc>
  426aa8:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426aac:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ab0:	adrp	x9, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ab4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ab8:	ldr	w3, [x4, #848]
  426abc:	adrp	x5, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ac0:	ldr	w6, [x1, #876]
  426ac4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ac8:	ldr	w7, [x9, #840]
  426acc:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ad0:	ldr	w8, [x2, #888]
  426ad4:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ad8:	ldr	w11, [x5, #832]
  426adc:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ae0:	orr	w5, w3, w6
  426ae4:	adrp	x10, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ae8:	str	w3, [sp, #120]
  426aec:	adrp	x9, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426af0:	ldr	w3, [x0, #836]
  426af4:	orr	w0, w7, w8
  426af8:	str	w6, [sp, #128]
  426afc:	orr	w0, w0, w5
  426b00:	ldr	w6, [x4, #892]
  426b04:	orr	w5, w11, w3
  426b08:	stp	w7, w8, [sp, #136]
  426b0c:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426b10:	ldr	w7, [x1, #824]
  426b14:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426b18:	ldr	w8, [x2, #880]
  426b1c:	orr	w0, w0, w5
  426b20:	str	w3, [sp, #132]
  426b24:	orr	w5, w6, w7
  426b28:	ldr	w3, [x10, #844]
  426b2c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426b30:	stp	w6, w7, [sp, #156]
  426b34:	orr	w0, w0, w5
  426b38:	ldr	w6, [x9, #856]
  426b3c:	ldr	w5, [x1, #908]
  426b40:	orr	w1, w3, w8
  426b44:	ldr	w24, [x4, #828]
  426b48:	orr	w0, w0, w1
  426b4c:	stp	w3, w6, [sp, #164]
  426b50:	orr	w1, w6, w5
  426b54:	ldr	w3, [x22, #340]
  426b58:	orr	w0, w0, w1
  426b5c:	ldr	w2, [x2, #900]
  426b60:	orr	w24, w3, w24
  426b64:	str	w3, [sp, #112]
  426b68:	str	w11, [sp, #144]
  426b6c:	orr	w1, w2, w24
  426b70:	stp	w8, w2, [sp, #148]
  426b74:	orr	w0, w0, w1
  426b78:	str	w5, [sp, #172]
  426b7c:	cbnz	w0, 426c84 <ferror@plt+0x24f44>
  426b80:	ldr	w0, [sp, #132]
  426b84:	cbz	w0, 426b9c <ferror@plt+0x24e5c>
  426b88:	adrp	x1, 460000 <warn@@Base+0x10640>
  426b8c:	mov	x0, x19
  426b90:	add	x1, x1, #0x278
  426b94:	bl	401ba0 <strcmp@plt>
  426b98:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426b9c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426ba0:	ldr	w0, [x0, #904]
  426ba4:	cbz	w0, 426bd0 <ferror@plt+0x24e90>
  426ba8:	adrp	x1, 460000 <warn@@Base+0x10640>
  426bac:	mov	x0, x19
  426bb0:	add	x1, x1, #0x288
  426bb4:	bl	401ba0 <strcmp@plt>
  426bb8:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426bbc:	adrp	x1, 460000 <warn@@Base+0x10640>
  426bc0:	mov	x0, x19
  426bc4:	add	x1, x1, #0x298
  426bc8:	bl	401ba0 <strcmp@plt>
  426bcc:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426bd0:	ldr	w0, [sp, #112]
  426bd4:	cbnz	w0, 4282e8 <ferror@plt+0x265a8>
  426bd8:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426bdc:	ldr	w0, [x0, #884]
  426be0:	cbnz	w0, 428428 <ferror@plt+0x266e8>
  426be4:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426be8:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426bec:	ldr	w24, [x1, #872]
  426bf0:	ldr	w0, [x0, #860]
  426bf4:	orr	w0, w24, w0
  426bf8:	cbz	w0, 42841c <ferror@plt+0x266dc>
  426bfc:	mov	x2, #0x7                   	// #7
  426c00:	add	x3, x19, x2
  426c04:	mov	x0, x19
  426c08:	adrp	x1, 460000 <warn@@Base+0x10640>
  426c0c:	add	x1, x1, #0x9d0
  426c10:	str	x3, [sp, #112]
  426c14:	bl	401a50 <strncmp@plt>
  426c18:	ldr	x3, [sp, #112]
  426c1c:	cbnz	w0, 42841c <ferror@plt+0x266dc>
  426c20:	cbz	w24, 426c40 <ferror@plt+0x24f00>
  426c24:	mov	x0, x3
  426c28:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426c2c:	add	x1, x1, #0xa40
  426c30:	str	x3, [sp, #112]
  426c34:	bl	401ba0 <strcmp@plt>
  426c38:	ldr	x3, [sp, #112]
  426c3c:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426c40:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  426c44:	ldr	w0, [x0, #860]
  426c48:	cbz	w0, 4267f8 <ferror@plt+0x24ab8>
  426c4c:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426c50:	mov	x0, x3
  426c54:	add	x1, x1, #0xa60
  426c58:	bl	401ba0 <strcmp@plt>
  426c5c:	cbnz	w0, 4267f8 <ferror@plt+0x24ab8>
  426c60:	ldr	w24, [x28, #152]
  426c64:	cmp	w24, w21
  426c68:	b.ls	427f78 <ferror@plt+0x26238>  // b.plast
  426c6c:	ldr	x19, [x28, #144]
  426c70:	cbz	x19, 4267f8 <ferror@plt+0x24ab8>
  426c74:	ldrb	w0, [x19, w21, uxtw]
  426c78:	orr	w0, w0, #0x4
  426c7c:	strb	w0, [x19, w21, uxtw]
  426c80:	b	4267f8 <ferror@plt+0x24ab8>
  426c84:	adrp	x1, 460000 <warn@@Base+0x10640>
  426c88:	mov	x0, x19
  426c8c:	add	x1, x1, #0x238
  426c90:	mov	x2, #0x7                   	// #7
  426c94:	bl	401a50 <strncmp@plt>
  426c98:	cbnz	w0, 427584 <ferror@plt+0x25844>
  426c9c:	ldrb	w0, [x19, #1]
  426ca0:	cmp	w0, #0x7a
  426ca4:	ldr	w0, [sp, #112]
  426ca8:	cinc	x3, x19, eq  // eq = none
  426cac:	add	x3, x3, #0x7
  426cb0:	cbnz	w0, 426c60 <ferror@plt+0x24f20>
  426cb4:	cbz	w24, 426cf4 <ferror@plt+0x24fb4>
  426cb8:	adrp	x1, 457000 <warn@@Base+0x7640>
  426cbc:	mov	x0, x3
  426cc0:	add	x1, x1, #0xf90
  426cc4:	mov	x2, #0x4                   	// #4
  426cc8:	str	x3, [sp, #112]
  426ccc:	bl	401a50 <strncmp@plt>
  426cd0:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426cd4:	ldr	x3, [sp, #112]
  426cd8:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426cdc:	mov	x2, #0x5                   	// #5
  426ce0:	add	x1, x1, #0xcf8
  426ce4:	mov	x0, x3
  426ce8:	bl	401a50 <strncmp@plt>
  426cec:	ldr	x3, [sp, #112]
  426cf0:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426cf4:	ldr	w0, [sp, #120]
  426cf8:	cbnz	w0, 428024 <ferror@plt+0x262e4>
  426cfc:	ldr	w0, [sp, #128]
  426d00:	cbz	w0, 426d3c <ferror@plt+0x24ffc>
  426d04:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426d08:	mov	x0, x3
  426d0c:	add	x1, x1, #0xab0
  426d10:	str	x3, [sp, #112]
  426d14:	bl	401ba0 <strcmp@plt>
  426d18:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426d1c:	ldr	x3, [sp, #112]
  426d20:	adrp	x1, 460000 <warn@@Base+0x10640>
  426d24:	mov	x2, #0x5                   	// #5
  426d28:	add	x1, x1, #0x250
  426d2c:	mov	x0, x3
  426d30:	bl	401a50 <strncmp@plt>
  426d34:	ldr	x3, [sp, #112]
  426d38:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426d3c:	ldr	w0, [sp, #136]
  426d40:	cbz	w0, 4282b0 <ferror@plt+0x26570>
  426d44:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426d48:	mov	x0, x3
  426d4c:	add	x1, x1, #0xad0
  426d50:	mov	x2, #0x8                   	// #8
  426d54:	str	x3, [sp, #112]
  426d58:	bl	401a50 <strncmp@plt>
  426d5c:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426d60:	ldr	w0, [sp, #140]
  426d64:	ldr	x3, [sp, #112]
  426d68:	cbnz	w0, 428660 <ferror@plt+0x26920>
  426d6c:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426d70:	add	x1, x1, #0xb00
  426d74:	mov	x2, #0xc                   	// #12
  426d78:	mov	x0, x3
  426d7c:	str	x3, [sp, #112]
  426d80:	bl	401a50 <strncmp@plt>
  426d84:	ldr	x3, [sp, #112]
  426d88:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426d8c:	ldr	w0, [sp, #144]
  426d90:	cbz	w0, 426db4 <ferror@plt+0x25074>
  426d94:	mov	x0, x3
  426d98:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426d9c:	mov	x2, #0x7                   	// #7
  426da0:	add	x1, x1, #0xa60
  426da4:	str	x3, [sp, #112]
  426da8:	bl	401a50 <strncmp@plt>
  426dac:	ldr	x3, [sp, #112]
  426db0:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426db4:	ldr	w0, [sp, #148]
  426db8:	cbz	w0, 426df8 <ferror@plt+0x250b8>
  426dbc:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426dc0:	mov	x0, x3
  426dc4:	add	x1, x1, #0xc50
  426dc8:	mov	x2, #0x6                   	// #6
  426dcc:	str	x3, [sp, #112]
  426dd0:	bl	401a50 <strncmp@plt>
  426dd4:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426dd8:	ldr	x3, [sp, #112]
  426ddc:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426de0:	mov	x2, #0x8                   	// #8
  426de4:	add	x1, x1, #0xc70
  426de8:	mov	x0, x3
  426dec:	bl	401a50 <strncmp@plt>
  426df0:	ldr	x3, [sp, #112]
  426df4:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426df8:	ldr	w0, [sp, #132]
  426dfc:	cbz	w0, 426e20 <ferror@plt+0x250e0>
  426e00:	mov	x0, x3
  426e04:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426e08:	mov	x2, #0x5                   	// #5
  426e0c:	add	x1, x1, #0xa80
  426e10:	str	x3, [sp, #112]
  426e14:	bl	401a50 <strncmp@plt>
  426e18:	ldr	x3, [sp, #112]
  426e1c:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426e20:	ldr	w0, [sp, #156]
  426e24:	cbz	w0, 426e64 <ferror@plt+0x25124>
  426e28:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426e2c:	mov	x0, x3
  426e30:	add	x1, x1, #0xb28
  426e34:	mov	x2, #0x7                   	// #7
  426e38:	str	x3, [sp, #112]
  426e3c:	bl	401a50 <strncmp@plt>
  426e40:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426e44:	ldr	x3, [sp, #112]
  426e48:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426e4c:	mov	x2, #0x5                   	// #5
  426e50:	add	x1, x1, #0xb48
  426e54:	mov	x0, x3
  426e58:	bl	401a50 <strncmp@plt>
  426e5c:	ldr	x3, [sp, #112]
  426e60:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426e64:	ldr	w0, [sp, #160]
  426e68:	cbz	w0, 426e8c <ferror@plt+0x2514c>
  426e6c:	mov	x0, x3
  426e70:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426e74:	mov	x2, #0x3                   	// #3
  426e78:	add	x1, x1, #0xb68
  426e7c:	str	x3, [sp, #112]
  426e80:	bl	401a50 <strncmp@plt>
  426e84:	ldr	x3, [sp, #112]
  426e88:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426e8c:	ldr	w0, [sp, #164]
  426e90:	cbz	w0, 426ed0 <ferror@plt+0x25190>
  426e94:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426e98:	mov	x0, x3
  426e9c:	add	x1, x1, #0xbb0
  426ea0:	mov	x2, #0x3                   	// #3
  426ea4:	str	x3, [sp, #112]
  426ea8:	bl	401a50 <strncmp@plt>
  426eac:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426eb0:	ldr	x3, [sp, #112]
  426eb4:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  426eb8:	mov	x2, #0x8                   	// #8
  426ebc:	add	x1, x1, #0xbd0
  426ec0:	mov	x0, x3
  426ec4:	bl	401a50 <strncmp@plt>
  426ec8:	ldr	x3, [sp, #112]
  426ecc:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426ed0:	ldr	w0, [sp, #168]
  426ed4:	cbz	w0, 426ef8 <ferror@plt+0x251b8>
  426ed8:	mov	x0, x3
  426edc:	adrp	x1, 490000 <warn@@Base+0x40640>
  426ee0:	mov	x2, #0x4                   	// #4
  426ee4:	add	x1, x1, #0x5e0
  426ee8:	str	x3, [sp, #112]
  426eec:	bl	401a50 <strncmp@plt>
  426ef0:	ldr	x3, [sp, #112]
  426ef4:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426ef8:	ldr	w0, [sp, #172]
  426efc:	cbz	w0, 4267f8 <ferror@plt+0x24ab8>
  426f00:	adrp	x1, 460000 <warn@@Base+0x10640>
  426f04:	mov	x0, x3
  426f08:	add	x1, x1, #0x258
  426f0c:	mov	x2, #0x8                   	// #8
  426f10:	str	x3, [sp, #112]
  426f14:	bl	401a50 <strncmp@plt>
  426f18:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  426f1c:	ldr	x3, [sp, #112]
  426f20:	adrp	x1, 460000 <warn@@Base+0x10640>
  426f24:	mov	x2, #0x8                   	// #8
  426f28:	add	x1, x1, #0x268
  426f2c:	mov	x0, x3
  426f30:	bl	401a50 <strncmp@plt>
  426f34:	cbnz	w0, 4267f8 <ferror@plt+0x24ab8>
  426f38:	b	426c60 <ferror@plt+0x24f20>
  426f3c:	ldr	w1, [x20]
  426f40:	mov	w0, #0x10                  	// #16
  426f44:	ldr	x2, [x26, #56]
  426f48:	cmp	w1, #0x0
  426f4c:	mov	w24, #0x18                  	// #24
  426f50:	mov	x19, #0x10                  	// #16
  426f54:	csel	w24, w0, w24, ne  // ne = any
  426f58:	mov	x0, #0x18                  	// #24
  426f5c:	csel	x19, x19, x0, ne  // ne = any
  426f60:	cmp	x2, x19
  426f64:	b.eq	4267f8 <ferror@plt+0x24ab8>  // b.none
  426f68:	add	x0, sp, #0xc8
  426f6c:	adrp	x1, 458000 <warn@@Base+0x8640>
  426f70:	add	x1, x1, #0x88
  426f74:	bl	401980 <sprintf@plt>
  426f78:	mov	w2, #0x5                   	// #5
  426f7c:	adrp	x1, 460000 <warn@@Base+0x10640>
  426f80:	mov	x0, #0x0                   	// #0
  426f84:	add	x1, x1, #0x180
  426f88:	bl	401c70 <dcgettext@plt>
  426f8c:	add	x2, sp, #0xc8
  426f90:	mov	w1, w21
  426f94:	bl	44f3e8 <error@@Base>
  426f98:	mov	w2, #0x5                   	// #5
  426f9c:	adrp	x1, 460000 <warn@@Base+0x10640>
  426fa0:	mov	x0, #0x0                   	// #0
  426fa4:	add	x1, x1, #0x1b0
  426fa8:	bl	401c70 <dcgettext@plt>
  426fac:	mov	w1, w24
  426fb0:	bl	44f3e8 <error@@Base>
  426fb4:	str	x19, [x26, #56]
  426fb8:	b	4267f8 <ferror@plt+0x24ab8>
  426fbc:	ldr	x1, [sp, #104]
  426fc0:	mov	w2, #0x5                   	// #5
  426fc4:	bl	401c70 <dcgettext@plt>
  426fc8:	mov	x19, x0
  426fcc:	b	4267bc <ferror@plt+0x24a7c>
  426fd0:	cmp	w0, #0x78
  426fd4:	b.eq	426fe4 <ferror@plt+0x252a4>  // b.none
  426fd8:	mov	w1, #0xfeb0                	// #65200
  426fdc:	cmp	w0, w1
  426fe0:	b.ne	426774 <ferror@plt+0x24a34>  // b.any
  426fe4:	ldr	x0, [x19, #72]
  426fe8:	and	x0, x0, #0x7f
  426fec:	cmp	x0, #0x75
  426ff0:	b.ne	426774 <ferror@plt+0x24a34>  // b.any
  426ff4:	mov	w0, #0x2                   	// #2
  426ff8:	str	w0, [x21, #868]
  426ffc:	b	426774 <ferror@plt+0x24a34>
  427000:	adrp	x1, 460000 <warn@@Base+0x10640>
  427004:	add	x1, x1, #0x150
  427008:	mov	w2, #0x5                   	// #5
  42700c:	mov	x0, #0x0                   	// #0
  427010:	bl	401c70 <dcgettext@plt>
  427014:	bl	44f3e8 <error@@Base>
  427018:	b	4267f8 <ferror@plt+0x24ab8>
  42701c:	ldr	x0, [x20, #3176]
  427020:	cbz	x0, 42748c <ferror@plt+0x2574c>
  427024:	adrp	x1, 460000 <warn@@Base+0x10640>
  427028:	add	x1, x1, #0x1f8
  42702c:	mov	w2, #0x5                   	// #5
  427030:	mov	x0, #0x0                   	// #0
  427034:	bl	401c70 <dcgettext@plt>
  427038:	bl	44f3e8 <error@@Base>
  42703c:	b	4267f8 <ferror@plt+0x24ab8>
  427040:	mov	x0, #0x10                  	// #16
  427044:	bl	4539a0 <warn@@Base+0x3fe0>
  427048:	ldr	x1, [x20, #3376]
  42704c:	stp	x26, x1, [x0]
  427050:	str	x0, [x20, #3376]
  427054:	b	4267f8 <ferror@plt+0x24ab8>
  427058:	ldr	w0, [x22, #336]
  42705c:	cbnz	w0, 427eb4 <ferror@plt+0x26174>
  427060:	ldp	x21, x22, [sp, #32]
  427064:	ldp	x23, x24, [sp, #48]
  427068:	ldp	x25, x26, [sp, #64]
  42706c:	ldp	x27, x28, [sp, #80]
  427070:	b	4266c0 <ferror@plt+0x24980>
  427074:	cmp	x2, #0x18
  427078:	b.ne	42740c <ferror@plt+0x256cc>  // b.any
  42707c:	add	x2, x20, #0xc60
  427080:	mov	x1, x26
  427084:	mov	x0, x28
  427088:	bl	411f68 <ferror@plt+0x10228>
  42708c:	str	x0, [x20, #3160]
  427090:	b	426868 <ferror@plt+0x24b28>
  427094:	cmp	w1, #0x9
  427098:	b.ne	427530 <ferror@plt+0x257f0>  // b.any
  42709c:	ldr	w1, [x20]
  4270a0:	mov	w0, #0x8                   	// #8
  4270a4:	ldr	x2, [x26, #56]
  4270a8:	cmp	w1, #0x0
  4270ac:	mov	w24, #0x10                  	// #16
  4270b0:	mov	x19, #0x8                   	// #8
  4270b4:	csel	w24, w0, w24, ne  // ne = any
  4270b8:	mov	x0, #0x10                  	// #16
  4270bc:	csel	x19, x19, x0, ne  // ne = any
  4270c0:	cmp	x2, x19
  4270c4:	b.eq	4267f8 <ferror@plt+0x24ab8>  // b.none
  4270c8:	b	426f68 <ferror@plt+0x25228>
  4270cc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4270d0:	add	x1, x1, #0xe10
  4270d4:	mov	x0, x24
  4270d8:	bl	401cc0 <printf@plt>
  4270dc:	ldr	w0, [x20]
  4270e0:	cbnz	w0, 427240 <ferror@plt+0x25500>
  4270e4:	ldr	w0, [x25]
  4270e8:	adrp	x24, 4ac000 <warn@@Base+0x5c640>
  4270ec:	ldr	x1, [x24, #1160]
  4270f0:	cbnz	w0, 427b5c <ferror@plt+0x25e1c>
  4270f4:	ldr	w0, [x20, #2016]
  4270f8:	cbz	w0, 427aa0 <ferror@plt+0x25d60>
  4270fc:	mov	w0, #0x20                  	// #32
  427100:	bl	401990 <putc@plt>
  427104:	ldr	w0, [x20]
  427108:	ldr	x2, [x21, #16]
  42710c:	cbnz	w0, 427e24 <ferror@plt+0x260e4>
  427110:	ldr	x0, [x24, #1160]
  427114:	adrp	x1, 458000 <warn@@Base+0x8640>
  427118:	add	x1, x1, #0x88
  42711c:	bl	401d20 <fprintf@plt>
  427120:	ldr	x1, [x21, #24]
  427124:	adrp	x0, 460000 <warn@@Base+0x10640>
  427128:	add	x0, x0, #0x7f8
  42712c:	bl	401cc0 <printf@plt>
  427130:	ldr	w1, [x21, #40]
  427134:	adrp	x0, 460000 <warn@@Base+0x10640>
  427138:	add	x0, x0, #0x808
  42713c:	bl	401cc0 <printf@plt>
  427140:	ldr	w0, [x20]
  427144:	ldr	x2, [x21, #32]
  427148:	cbnz	w0, 427e10 <ferror@plt+0x260d0>
  42714c:	ldr	x0, [x24, #1160]
  427150:	adrp	x1, 458000 <warn@@Base+0x8640>
  427154:	add	x1, x1, #0x88
  427158:	bl	401d20 <fprintf@plt>
  42715c:	ldr	x1, [x24, #1160]
  427160:	mov	w0, #0x20                  	// #32
  427164:	bl	401990 <putc@plt>
  427168:	ldr	w0, [x20]
  42716c:	ldr	x2, [x21, #56]
  427170:	cbnz	w0, 427dd4 <ferror@plt+0x26094>
  427174:	ldr	x0, [x24, #1160]
  427178:	adrp	x1, 458000 <warn@@Base+0x8640>
  42717c:	add	x1, x1, #0x88
  427180:	bl	401d20 <fprintf@plt>
  427184:	ldr	w1, [x21, #44]
  427188:	adrp	x0, 460000 <warn@@Base+0x10640>
  42718c:	ldr	x2, [x21, #48]
  427190:	add	x0, x0, #0x818
  427194:	bl	401cc0 <printf@plt>
  427198:	ldr	w0, [x20, #2016]
  42719c:	cbnz	w0, 42798c <ferror@plt+0x25c4c>
  4271a0:	ldr	w1, [x19, #100]
  4271a4:	add	w23, w23, #0x1
  4271a8:	add	x21, x21, #0x50
  4271ac:	cmp	w1, w23
  4271b0:	b.hi	426938 <ferror@plt+0x24bf8>  // b.pmore
  4271b4:	ldr	w0, [x20, #2016]
  4271b8:	cbnz	w0, 427060 <ferror@plt+0x25320>
  4271bc:	adrp	x1, 460000 <warn@@Base+0x10640>
  4271c0:	add	x1, x1, #0x8a8
  4271c4:	mov	w2, #0x5                   	// #5
  4271c8:	mov	x0, #0x0                   	// #0
  4271cc:	bl	401c70 <dcgettext@plt>
  4271d0:	bl	401cc0 <printf@plt>
  4271d4:	ldrh	w1, [x19, #82]
  4271d8:	sub	w0, w1, #0xb4
  4271dc:	cmp	w1, #0x3e
  4271e0:	and	w0, w0, #0xffff
  4271e4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4271e8:	b.hi	428048 <ferror@plt+0x26308>  // b.pmore
  4271ec:	adrp	x1, 460000 <warn@@Base+0x10640>
  4271f0:	add	x1, x1, #0x988
  4271f4:	mov	w2, #0x5                   	// #5
  4271f8:	mov	x0, #0x0                   	// #0
  4271fc:	bl	401c70 <dcgettext@plt>
  427200:	bl	401cc0 <printf@plt>
  427204:	adrp	x0, 460000 <warn@@Base+0x10640>
  427208:	add	x0, x0, #0x9b8
  42720c:	bl	401b70 <puts@plt>
  427210:	mov	w0, #0x1                   	// #1
  427214:	ldp	x21, x22, [sp, #32]
  427218:	ldp	x23, x24, [sp, #48]
  42721c:	ldp	x25, x26, [sp, #64]
  427220:	ldp	x27, x28, [sp, #80]
  427224:	b	4266c4 <ferror@plt+0x24984>
  427228:	mov	x0, x24
  42722c:	adrp	x1, 457000 <warn@@Base+0x7640>
  427230:	add	x1, x1, #0x210
  427234:	bl	401cc0 <printf@plt>
  427238:	ldr	w0, [x20]
  42723c:	cbz	w0, 4270e4 <ferror@plt+0x253a4>
  427240:	ldr	x1, [x21, #16]
  427244:	adrp	x0, 458000 <warn@@Base+0x8640>
  427248:	add	x0, x0, #0x80
  42724c:	bl	401cc0 <printf@plt>
  427250:	ldp	x1, x2, [x21, #24]
  427254:	adrp	x0, 460000 <warn@@Base+0x10640>
  427258:	ldr	x3, [x21, #56]
  42725c:	add	x0, x0, #0x760
  427260:	bl	401cc0 <printf@plt>
  427264:	ldr	w0, [x20, #2016]
  427268:	cbz	w0, 427cf8 <ferror@plt+0x25fb8>
  42726c:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  427270:	adrp	x0, 45e000 <warn@@Base+0xe640>
  427274:	mov	x2, #0x2                   	// #2
  427278:	add	x0, x0, #0x360
  42727c:	ldr	x3, [x1, #1160]
  427280:	mov	x1, #0x1                   	// #1
  427284:	bl	401c10 <fwrite@plt>
  427288:	ldr	w0, [x19, #100]
  42728c:	ldr	w1, [x21, #40]
  427290:	ldr	w3, [x20, #2016]
  427294:	cmp	w1, w0
  427298:	b.cs	427c14 <ferror@plt+0x25ed4>  // b.hs, b.nlast
  42729c:	cbz	w3, 427e9c <ferror@plt+0x2615c>
  4272a0:	adrp	x0, 460000 <warn@@Base+0x10640>
  4272a4:	add	x0, x0, #0x9f0
  4272a8:	bl	401cc0 <printf@plt>
  4272ac:	ldr	w1, [x21, #44]
  4272b0:	adrp	x0, 460000 <warn@@Base+0x10640>
  4272b4:	ldr	x2, [x21, #48]
  4272b8:	add	x0, x0, #0x9e0
  4272bc:	bl	401cc0 <printf@plt>
  4272c0:	b	427198 <ferror@plt+0x25458>
  4272c4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4272c8:	add	x1, x1, #0xdf8
  4272cc:	b	4270d4 <ferror@plt+0x25394>
  4272d0:	adrp	x1, 457000 <warn@@Base+0x7640>
  4272d4:	add	x1, x1, #0xef0
  4272d8:	b	4270d4 <ferror@plt+0x25394>
  4272dc:	adrp	x1, 457000 <warn@@Base+0x7640>
  4272e0:	add	x1, x1, #0x60
  4272e4:	b	4270d4 <ferror@plt+0x25394>
  4272e8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4272ec:	add	x1, x1, #0x28
  4272f0:	b	4270d4 <ferror@plt+0x25394>
  4272f4:	adrp	x1, 457000 <warn@@Base+0x7640>
  4272f8:	add	x1, x1, #0x18
  4272fc:	b	4270d4 <ferror@plt+0x25394>
  427300:	adrp	x1, 45f000 <warn@@Base+0xf640>
  427304:	add	x1, x1, #0xdf0
  427308:	b	4270d4 <ferror@plt+0x25394>
  42730c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  427310:	add	x1, x1, #0xf28
  427314:	b	4270d4 <ferror@plt+0x25394>
  427318:	adrp	x1, 471000 <warn@@Base+0x21640>
  42731c:	add	x1, x1, #0x598
  427320:	b	4270d4 <ferror@plt+0x25394>
  427324:	adrp	x1, 45f000 <warn@@Base+0xf640>
  427328:	add	x1, x1, #0xde8
  42732c:	b	4270d4 <ferror@plt+0x25394>
  427330:	adrp	x1, 45d000 <warn@@Base+0xd640>
  427334:	add	x1, x1, #0xf40
  427338:	b	4270d4 <ferror@plt+0x25394>
  42733c:	adrp	x1, 45d000 <warn@@Base+0xd640>
  427340:	add	x1, x1, #0xf10
  427344:	b	4270d4 <ferror@plt+0x25394>
  427348:	adrp	x1, 456000 <warn@@Base+0x6640>
  42734c:	add	x1, x1, #0xf90
  427350:	b	4270d4 <ferror@plt+0x25394>
  427354:	adrp	x1, 46a000 <warn@@Base+0x1a640>
  427358:	add	x1, x1, #0xb58
  42735c:	b	4270d4 <ferror@plt+0x25394>
  427360:	adrp	x1, 456000 <warn@@Base+0x6640>
  427364:	add	x1, x1, #0xf98
  427368:	b	4270d4 <ferror@plt+0x25394>
  42736c:	adrp	x1, 456000 <warn@@Base+0x6640>
  427370:	add	x1, x1, #0xfa0
  427374:	b	4270d4 <ferror@plt+0x25394>
  427378:	adrp	x1, 460000 <warn@@Base+0x10640>
  42737c:	add	x1, x1, #0x30
  427380:	mov	w2, #0x5                   	// #5
  427384:	mov	x0, #0x0                   	// #0
  427388:	bl	401c70 <dcgettext@plt>
  42738c:	bl	44f9c0 <warn@@Base>
  427390:	mov	w0, #0x0                   	// #0
  427394:	ldp	x19, x20, [sp, #16]
  427398:	ldp	x29, x30, [sp], #240
  42739c:	ret
  4273a0:	ldr	w1, [x19, #100]
  4273a4:	cmp	w0, w1
  4273a8:	b.cs	426724 <ferror@plt+0x249e4>  // b.hs, b.nlast
  4273ac:	mov	w20, #0x50                  	// #80
  4273b0:	umaddl	x20, w0, w20, x26
  4273b4:	ldr	x21, [x20, #32]
  4273b8:	cbz	x21, 426724 <ferror@plt+0x249e4>
  4273bc:	ldr	x24, [x20, #24]
  4273c0:	mov	w2, #0x5                   	// #5
  4273c4:	adrp	x1, 45e000 <warn@@Base+0xe640>
  4273c8:	mov	x0, #0x0                   	// #0
  4273cc:	add	x1, x1, #0x7a0
  4273d0:	bl	401c70 <dcgettext@plt>
  4273d4:	add	x1, x19, #0x10
  4273d8:	mov	x5, x0
  4273dc:	mov	x4, x21
  4273e0:	mov	x2, x24
  4273e4:	add	x0, x19, #0x8
  4273e8:	mov	x3, #0x1                   	// #1
  4273ec:	bl	4103d0 <ferror@plt+0xe690>
  4273f0:	str	x0, [x19, #128]
  4273f4:	mov	x1, #0x0                   	// #0
  4273f8:	cbz	x0, 427400 <ferror@plt+0x256c0>
  4273fc:	ldr	x1, [x20, #32]
  427400:	str	x1, [x19, #136]
  427404:	ldr	x26, [x19, #112]
  427408:	b	426724 <ferror@plt+0x249e4>
  42740c:	mov	w24, #0x18                  	// #24
  427410:	mov	x19, #0x18                  	// #24
  427414:	add	x0, sp, #0xc8
  427418:	adrp	x1, 458000 <warn@@Base+0x8640>
  42741c:	add	x1, x1, #0x88
  427420:	bl	401980 <sprintf@plt>
  427424:	mov	w2, #0x5                   	// #5
  427428:	adrp	x1, 460000 <warn@@Base+0x10640>
  42742c:	mov	x0, #0x0                   	// #0
  427430:	add	x1, x1, #0x180
  427434:	bl	401c70 <dcgettext@plt>
  427438:	add	x2, sp, #0xc8
  42743c:	mov	w1, w21
  427440:	bl	44f3e8 <error@@Base>
  427444:	mov	w2, #0x5                   	// #5
  427448:	adrp	x1, 460000 <warn@@Base+0x10640>
  42744c:	mov	x0, #0x0                   	// #0
  427450:	add	x1, x1, #0x1b0
  427454:	bl	401c70 <dcgettext@plt>
  427458:	mov	w1, w24
  42745c:	bl	44f3e8 <error@@Base>
  427460:	ldr	w0, [x20]
  427464:	str	x19, [x26, #56]
  427468:	cbnz	w0, 426854 <ferror@plt+0x24b14>
  42746c:	add	x2, x20, #0xc60
  427470:	mov	x1, x26
  427474:	mov	x0, x28
  427478:	bl	411f68 <ferror@plt+0x10228>
  42747c:	b	42708c <ferror@plt+0x2534c>
  427480:	mov	w24, #0x10                  	// #16
  427484:	mov	x19, #0x10                  	// #16
  427488:	b	427414 <ferror@plt+0x256d4>
  42748c:	ldp	x19, x21, [x26, #24]
  427490:	mov	w2, #0x5                   	// #5
  427494:	adrp	x1, 460000 <warn@@Base+0x10640>
  427498:	mov	x0, #0x0                   	// #0
  42749c:	add	x1, x1, #0x228
  4274a0:	bl	401c70 <dcgettext@plt>
  4274a4:	add	x1, x28, #0x10
  4274a8:	mov	x5, x0
  4274ac:	mov	x3, #0x1                   	// #1
  4274b0:	add	x0, x28, #0x8
  4274b4:	mov	x4, x21
  4274b8:	mov	x2, x19
  4274bc:	bl	4103d0 <ferror@plt+0xe690>
  4274c0:	str	x0, [x20, #3176]
  4274c4:	mov	x1, #0x0                   	// #0
  4274c8:	cbz	x0, 4274d0 <ferror@plt+0x25790>
  4274cc:	ldr	x1, [x26, #32]
  4274d0:	str	x1, [x20, #3184]
  4274d4:	b	4267f8 <ferror@plt+0x24ab8>
  4274d8:	add	x0, sp, #0xc8
  4274dc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4274e0:	add	x1, x1, #0x88
  4274e4:	bl	401980 <sprintf@plt>
  4274e8:	mov	w2, #0x5                   	// #5
  4274ec:	adrp	x1, 460000 <warn@@Base+0x10640>
  4274f0:	mov	x0, #0x0                   	// #0
  4274f4:	add	x1, x1, #0x180
  4274f8:	bl	401c70 <dcgettext@plt>
  4274fc:	add	x2, sp, #0xc8
  427500:	mov	w1, w21
  427504:	bl	44f3e8 <error@@Base>
  427508:	mov	w2, #0x5                   	// #5
  42750c:	adrp	x1, 460000 <warn@@Base+0x10640>
  427510:	mov	x0, #0x0                   	// #0
  427514:	add	x1, x1, #0x1b0
  427518:	bl	401c70 <dcgettext@plt>
  42751c:	mov	w1, #0x4                   	// #4
  427520:	bl	44f3e8 <error@@Base>
  427524:	mov	x0, #0x4                   	// #4
  427528:	str	x0, [x26, #56]
  42752c:	b	4267f8 <ferror@plt+0x24ab8>
  427530:	cmp	w1, #0x4
  427534:	b.ne	426aa8 <ferror@plt+0x24d68>  // b.any
  427538:	ldr	w1, [x20]
  42753c:	mov	w0, #0xc                   	// #12
  427540:	ldr	x2, [x26, #56]
  427544:	cmp	w1, #0x0
  427548:	mov	w24, #0x18                  	// #24
  42754c:	mov	x19, #0xc                   	// #12
  427550:	csel	w24, w0, w24, ne  // ne = any
  427554:	mov	x0, #0x18                  	// #24
  427558:	csel	x19, x19, x0, ne  // ne = any
  42755c:	cmp	x2, x19
  427560:	b.eq	4267f8 <ferror@plt+0x24ab8>  // b.none
  427564:	b	426f68 <ferror@plt+0x25228>
  427568:	adrp	x1, 460000 <warn@@Base+0x10640>
  42756c:	add	x1, x1, #0x98
  427570:	mov	w2, #0x5                   	// #5
  427574:	mov	x0, #0x0                   	// #0
  427578:	bl	401c70 <dcgettext@plt>
  42757c:	bl	401cc0 <printf@plt>
  427580:	b	4266c0 <ferror@plt+0x24980>
  427584:	adrp	x1, 460000 <warn@@Base+0x10640>
  427588:	mov	x0, x19
  42758c:	add	x1, x1, #0x240
  427590:	mov	x2, #0x8                   	// #8
  427594:	bl	401a50 <strncmp@plt>
  427598:	cbz	w0, 426c9c <ferror@plt+0x24f5c>
  42759c:	cbz	w24, 426b80 <ferror@plt+0x24e40>
  4275a0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4275a4:	mov	x0, x19
  4275a8:	add	x1, x1, #0x500
  4275ac:	mov	x2, #0x11                  	// #17
  4275b0:	bl	401a50 <strncmp@plt>
  4275b4:	cbnz	w0, 426b80 <ferror@plt+0x24e40>
  4275b8:	b	426c60 <ferror@plt+0x24f20>
  4275bc:	mov	w3, w3
  4275c0:	mov	w4, #0x5                   	// #5
  4275c4:	adrp	x2, 460000 <warn@@Base+0x10640>
  4275c8:	adrp	x1, 460000 <warn@@Base+0x10640>
  4275cc:	add	x2, x2, #0xc0
  4275d0:	add	x1, x1, #0x100
  4275d4:	mov	x0, #0x0                   	// #0
  4275d8:	bl	401c20 <dcngettext@plt>
  4275dc:	ldr	w1, [x19, #100]
  4275e0:	ldr	x2, [x19, #56]
  4275e4:	bl	401cc0 <printf@plt>
  4275e8:	b	4266f8 <ferror@plt+0x249b8>
  4275ec:	mov	w0, #0xfffd                	// #65533
  4275f0:	movk	w0, #0x6fff, lsl #16
  4275f4:	cmp	w3, w0
  4275f8:	b.hi	427804 <ferror@plt+0x25ac4>  // b.pmore
  4275fc:	mov	w0, #0xfffb                	// #65531
  427600:	movk	w0, #0x6fff, lsl #16
  427604:	cmp	w3, w0
  427608:	b.hi	427bec <ferror@plt+0x25eac>  // b.pmore
  42760c:	mov	w0, #0xfff6                	// #65526
  427610:	movk	w0, #0x6fff, lsl #16
  427614:	cmp	w3, w0
  427618:	b.eq	427a5c <ferror@plt+0x25d1c>  // b.none
  42761c:	add	w0, w0, #0x1
  427620:	cmp	w3, w0
  427624:	b.ne	4277e8 <ferror@plt+0x25aa8>  // b.any
  427628:	adrp	x1, 457000 <warn@@Base+0x7640>
  42762c:	add	x1, x1, #0x148
  427630:	b	4270d4 <ferror@plt+0x25394>
  427634:	cmp	w0, #0x2
  427638:	b.eq	426968 <ferror@plt+0x24c28>  // b.none
  42763c:	cmp	w0, #0x4
  427640:	b.ne	4269a4 <ferror@plt+0x24c64>  // b.any
  427644:	ldr	w2, [x21, #40]
  427648:	cbnz	w2, 427698 <ferror@plt+0x25958>
  42764c:	ldrh	w1, [x19, #80]
  427650:	sub	w1, w1, #0x2
  427654:	and	w1, w1, #0xffff
  427658:	cmp	w1, #0x1
  42765c:	b.ls	4269a4 <ferror@plt+0x24c64>  // b.plast
  427660:	adrp	x1, 460000 <warn@@Base+0x10640>
  427664:	mov	w2, #0x5                   	// #5
  427668:	add	x1, x1, #0x580
  42766c:	b	426984 <ferror@plt+0x24c44>
  427670:	mov	w2, #0xfff7                	// #65527
  427674:	movk	w2, #0x6fff, lsl #16
  427678:	cmp	w0, w2
  42767c:	b.eq	426968 <ferror@plt+0x24c28>  // b.none
  427680:	b.ls	427758 <ferror@plt+0x25a18>  // b.plast
  427684:	mov	w2, #0x6fffffff            	// #1879048191
  427688:	cmp	w0, w2
  42768c:	b.cc	4276c4 <ferror@plt+0x25984>  // b.lo, b.ul, b.last
  427690:	b.ne	4276d4 <ferror@plt+0x25994>  // b.any
  427694:	ldr	w2, [x21, #40]
  427698:	cmp	w2, #0x0
  42769c:	ccmp	w2, w1, #0x2, ne  // ne = any
  4276a0:	b.cs	427660 <ferror@plt+0x25920>  // b.hs, b.nlast
  4276a4:	ldr	x1, [x19, #112]
  4276a8:	mov	w3, #0x50                  	// #80
  4276ac:	umaddl	x2, w2, w3, x1
  4276b0:	ldr	w1, [x2, #4]
  4276b4:	cmp	w1, #0x2
  4276b8:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  4276bc:	b.eq	42699c <ferror@plt+0x24c5c>  // b.none
  4276c0:	b	427660 <ferror@plt+0x25920>
  4276c4:	mov	w2, #0xfffc                	// #65532
  4276c8:	movk	w2, #0x6fff, lsl #16
  4276cc:	cmp	w0, w2
  4276d0:	b.hi	426968 <ferror@plt+0x24c28>  // b.pmore
  4276d4:	ldr	x1, [x21, #8]
  4276d8:	tbz	w1, #6, 427778 <ferror@plt+0x25a38>
  4276dc:	nop
  4276e0:	ldr	w0, [x21, #44]
  4276e4:	cbz	w0, 427738 <ferror@plt+0x259f8>
  4276e8:	ldr	w1, [x19, #100]
  4276ec:	cmp	w0, w1
  4276f0:	b.cs	427738 <ferror@plt+0x259f8>  // b.hs, b.nlast
  4276f4:	ldr	x0, [x19, #16]
  4276f8:	ldr	x1, [x21, #32]
  4276fc:	cmp	x1, x0
  427700:	b.ls	4269e0 <ferror@plt+0x24ca0>  // b.plast
  427704:	ldr	w0, [x21, #4]
  427708:	sub	w1, w0, #0x1
  42770c:	cmp	w1, w28
  427710:	ccmp	w0, #0x8, #0x4, ls  // ls = plast
  427714:	b.eq	4269e0 <ferror@plt+0x24ca0>  // b.none
  427718:	mov	w2, #0x5                   	// #5
  42771c:	adrp	x1, 460000 <warn@@Base+0x10640>
  427720:	mov	x0, #0x0                   	// #0
  427724:	add	x1, x1, #0x6c8
  427728:	bl	401c70 <dcgettext@plt>
  42772c:	mov	w1, w23
  427730:	bl	44f9c0 <warn@@Base>
  427734:	b	4269e0 <ferror@plt+0x24ca0>
  427738:	mov	w2, #0x5                   	// #5
  42773c:	adrp	x1, 460000 <warn@@Base+0x10640>
  427740:	mov	x0, #0x0                   	// #0
  427744:	add	x1, x1, #0x690
  427748:	bl	401c70 <dcgettext@plt>
  42774c:	mov	w1, w23
  427750:	bl	44f9c0 <warn@@Base>
  427754:	b	4276f4 <ferror@plt+0x259b4>
  427758:	cmp	w0, #0x12
  42775c:	b.ls	427694 <ferror@plt+0x25954>  // b.plast
  427760:	mov	w2, #0xfff6                	// #65526
  427764:	movk	w2, #0x6fff, lsl #16
  427768:	cmp	w0, w2
  42776c:	b.eq	427694 <ferror@plt+0x25954>  // b.none
  427770:	ldr	x1, [x21, #8]
  427774:	tbnz	w1, #6, 4276e0 <ferror@plt+0x259a0>
  427778:	mov	w2, #0x5fffffff            	// #1610612735
  42777c:	cmp	w0, w2
  427780:	b.hi	4269e0 <ferror@plt+0x24ca0>  // b.pmore
  427784:	tbnz	w1, #24, 4276f4 <ferror@plt+0x259b4>
  427788:	ldr	w0, [x21, #44]
  42778c:	cbz	w0, 4276f4 <ferror@plt+0x259b4>
  427790:	adrp	x1, 460000 <warn@@Base+0x10640>
  427794:	add	x1, x1, #0x660
  427798:	mov	w2, #0x5                   	// #5
  42779c:	mov	x0, #0x0                   	// #0
  4277a0:	bl	401c70 <dcgettext@plt>
  4277a4:	ldr	w2, [x21, #44]
  4277a8:	mov	w1, w23
  4277ac:	bl	44f9c0 <warn@@Base>
  4277b0:	b	4276f4 <ferror@plt+0x259b4>
  4277b4:	cmp	w0, #0x6
  4277b8:	b.ne	4269a4 <ferror@plt+0x24c64>  // b.any
  4277bc:	ldr	w2, [x21, #40]
  4277c0:	cmp	w2, #0x0
  4277c4:	ccmp	w2, w1, #0x2, ne  // ne = any
  4277c8:	b.cs	426978 <ferror@plt+0x24c38>  // b.hs, b.nlast
  4277cc:	ldr	x1, [x19, #112]
  4277d0:	mov	w3, #0x50                  	// #80
  4277d4:	umaddl	x2, w2, w3, x1
  4277d8:	ldr	w1, [x2, #4]
  4277dc:	cmp	w1, #0x3
  4277e0:	b.ne	426978 <ferror@plt+0x24c38>  // b.any
  4277e4:	b	42699c <ferror@plt+0x24c5c>
  4277e8:	mov	w0, #0xfff0                	// #65520
  4277ec:	movk	w0, #0x6fff, lsl #16
  4277f0:	cmp	w3, w0
  4277f4:	b.ne	4278f0 <ferror@plt+0x25bb0>  // b.any
  4277f8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4277fc:	add	x1, x1, #0x1b0
  427800:	b	4270d4 <ferror@plt+0x25394>
  427804:	mov	w0, #0xfffd                	// #65533
  427808:	movk	w0, #0x7fff, lsl #16
  42780c:	cmp	w3, w0
  427810:	b.eq	427a94 <ferror@plt+0x25d54>  // b.none
  427814:	mov	w0, #0x7ffffffe            	// #2147483646
  427818:	cmp	w3, w0
  42781c:	b.cc	4278c0 <ferror@plt+0x25b80>  // b.lo, b.ul, b.last
  427820:	mov	w0, #0x7fffffff            	// #2147483647
  427824:	adrp	x1, 454000 <warn@@Base+0x4640>
  427828:	cmp	w3, w0
  42782c:	add	x1, x1, #0x828
  427830:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  427834:	mov	w2, #0x90000000            	// #-1879048192
  427838:	add	w2, w3, w2
  42783c:	mov	w0, #0xfffffff             	// #268435455
  427840:	cmp	w2, w0
  427844:	b.hi	4280c4 <ferror@plt+0x26384>  // b.pmore
  427848:	ldrh	w0, [x19, #82]
  42784c:	cmp	w0, #0x69
  427850:	b.eq	42859c <ferror@plt+0x2685c>  // b.none
  427854:	b.hi	4281d4 <ferror@plt+0x26494>  // b.pmore
  427858:	cmp	w0, #0x28
  42785c:	b.eq	42855c <ferror@plt+0x2681c>  // b.none
  427860:	b.ls	42817c <ferror@plt+0x2643c>  // b.plast
  427864:	cmp	w0, #0x32
  427868:	b.eq	428510 <ferror@plt+0x267d0>  // b.none
  42786c:	b.ls	428170 <ferror@plt+0x26430>  // b.plast
  427870:	cmp	w0, #0x57
  427874:	b.eq	428190 <ferror@plt+0x26450>  // b.none
  427878:	cmp	w0, #0x5d
  42787c:	b.ne	42814c <ferror@plt+0x2640c>  // b.any
  427880:	mov	w0, #0x1                   	// #1
  427884:	adrp	x1, 45f000 <warn@@Base+0xf640>
  427888:	movk	w0, #0x7000, lsl #16
  42788c:	add	x1, x1, #0xf30
  427890:	cmp	w3, w0
  427894:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  427898:	add	x1, x22, #0x130
  42789c:	mov	x3, x1
  4278a0:	mov	x0, x1
  4278a4:	adrp	x1, 460000 <warn@@Base+0x10640>
  4278a8:	add	x1, x1, #0x720
  4278ac:	str	x3, [sp, #120]
  4278b0:	bl	401980 <sprintf@plt>
  4278b4:	ldr	x3, [sp, #120]
  4278b8:	mov	x1, x3
  4278bc:	b	4270d4 <ferror@plt+0x25394>
  4278c0:	mov	w0, #0xfffe                	// #65534
  4278c4:	movk	w0, #0x6fff, lsl #16
  4278c8:	cmp	w3, w0
  4278cc:	b.eq	42795c <ferror@plt+0x25c1c>  // b.none
  4278d0:	mov	w0, #0x6fffffff            	// #1879048191
  4278d4:	cmp	w3, w0
  4278d8:	b.eq	4277f8 <ferror@plt+0x25ab8>  // b.none
  4278dc:	mov	w2, #0x90000000            	// #-1879048192
  4278e0:	add	w2, w3, w2
  4278e4:	mov	w0, #0xfffffff             	// #268435455
  4278e8:	cmp	w2, w0
  4278ec:	b.ls	427848 <ferror@plt+0x25b08>  // b.plast
  4278f0:	mov	w2, #0xa0000000            	// #-1610612736
  4278f4:	add	w2, w3, w2
  4278f8:	mov	w0, #0xfffffff             	// #268435455
  4278fc:	cmp	w2, w0
  427900:	b.hi	4280c4 <ferror@plt+0x26384>  // b.pmore
  427904:	ldrh	w0, [x19, #82]
  427908:	cmp	w0, #0x32
  42790c:	b.eq	42846c <ferror@plt+0x2672c>  // b.none
  427910:	ldrb	w0, [x19, #31]
  427914:	cmp	w0, #0x6
  427918:	b.eq	428334 <ferror@plt+0x265f4>  // b.none
  42791c:	mov	w0, #0xfff6                	// #65526
  427920:	movk	w0, #0x6fff, lsl #16
  427924:	cmp	w3, w0
  427928:	b.eq	427a5c <ferror@plt+0x25d1c>  // b.none
  42792c:	b.hi	42837c <ferror@plt+0x2663c>  // b.pmore
  427930:	mov	w0, #0x4700                	// #18176
  427934:	movk	w0, #0x6fff, lsl #16
  427938:	cmp	w3, w0
  42793c:	b.eq	4284a8 <ferror@plt+0x26768>  // b.none
  427940:	mov	w0, #0xfff5                	// #65525
  427944:	movk	w0, #0x6fff, lsl #16
  427948:	cmp	w3, w0
  42794c:	b.ne	428354 <ferror@plt+0x26614>  // b.any
  427950:	adrp	x1, 45f000 <warn@@Base+0xf640>
  427954:	add	x1, x1, #0xef8
  427958:	b	4270d4 <ferror@plt+0x25394>
  42795c:	adrp	x1, 457000 <warn@@Base+0x7640>
  427960:	add	x1, x1, #0x188
  427964:	b	4270d4 <ferror@plt+0x25394>
  427968:	mov	x2, x21
  42796c:	add	x1, x19, #0x88
  427970:	add	x0, x19, #0x80
  427974:	bl	404c18 <ferror@plt+0x2ed8>
  427978:	adrp	x2, 460000 <warn@@Base+0x10640>
  42797c:	mov	x1, x0
  427980:	add	x0, x2, #0x710
  427984:	bl	401cc0 <printf@plt>
  427988:	b	426a18 <ferror@plt+0x24cd8>
  42798c:	ldr	x2, [x21, #8]
  427990:	add	x1, x19, #0x52
  427994:	add	x0, x19, #0x1f
  427998:	bl	407250 <ferror@plt+0x5510>
  42799c:	mov	x1, x0
  4279a0:	adrp	x0, 460000 <warn@@Base+0x10640>
  4279a4:	add	x0, x0, #0x860
  4279a8:	bl	401cc0 <printf@plt>
  4279ac:	ldr	x0, [x21, #8]
  4279b0:	tbz	w0, #11, 4271a0 <ferror@plt+0x25460>
  4279b4:	ldr	x24, [x21, #24]
  4279b8:	mov	w2, #0x5                   	// #5
  4279bc:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4279c0:	mov	x0, #0x0                   	// #0
  4279c4:	add	x1, x1, #0x58
  4279c8:	bl	401c70 <dcgettext@plt>
  4279cc:	mov	x3, x24
  4279d0:	mov	x6, x0
  4279d4:	add	x2, x19, #0x10
  4279d8:	add	x0, sp, #0xb0
  4279dc:	add	x1, x19, #0x8
  4279e0:	mov	x5, #0x18                  	// #24
  4279e4:	mov	x4, #0x1                   	// #1
  4279e8:	bl	410018 <ferror@plt+0xe2d8>
  4279ec:	cbz	x0, 4271a0 <ferror@plt+0x25460>
  4279f0:	add	x1, sp, #0xb0
  4279f4:	add	x0, sp, #0xc8
  4279f8:	mov	x2, #0x18                  	// #24
  4279fc:	bl	402f90 <ferror@plt+0x1250>
  427a00:	ldr	w0, [sp, #200]
  427a04:	cmp	w0, #0x1
  427a08:	b.eq	42813c <ferror@plt+0x263fc>  // b.none
  427a0c:	adrp	x1, 460000 <warn@@Base+0x10640>
  427a10:	mov	w2, #0x5                   	// #5
  427a14:	add	x1, x1, #0x880
  427a18:	mov	x0, #0x0                   	// #0
  427a1c:	bl	401c70 <dcgettext@plt>
  427a20:	ldr	w1, [sp, #200]
  427a24:	bl	401cc0 <printf@plt>
  427a28:	ldr	w0, [x20]
  427a2c:	ldr	x2, [sp, #208]
  427a30:	cbnz	w0, 428128 <ferror@plt+0x263e8>
  427a34:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  427a38:	adrp	x1, 458000 <warn@@Base+0x8640>
  427a3c:	add	x1, x1, #0x88
  427a40:	ldr	x0, [x0, #1160]
  427a44:	bl	401d20 <fprintf@plt>
  427a48:	ldr	x1, [sp, #216]
  427a4c:	adrp	x0, 460000 <warn@@Base+0x10640>
  427a50:	add	x0, x0, #0x8a0
  427a54:	bl	401cc0 <printf@plt>
  427a58:	b	4271a0 <ferror@plt+0x25460>
  427a5c:	adrp	x1, 457000 <warn@@Base+0x7640>
  427a60:	add	x1, x1, #0xe0
  427a64:	b	4270d4 <ferror@plt+0x25394>
  427a68:	ldr	w0, [x21, #44]
  427a6c:	cbnz	w0, 427d1c <ferror@plt+0x25fdc>
  427a70:	ldrh	w0, [x19, #80]
  427a74:	sub	w0, w0, #0x2
  427a78:	and	w0, w0, #0xffff
  427a7c:	cmp	w0, #0x1
  427a80:	b.ls	4276f4 <ferror@plt+0x259b4>  // b.plast
  427a84:	adrp	x1, 460000 <warn@@Base+0x10640>
  427a88:	mov	w2, #0x5                   	// #5
  427a8c:	add	x1, x1, #0x620
  427a90:	b	42779c <ferror@plt+0x25a5c>
  427a94:	adrp	x1, 454000 <warn@@Base+0x4640>
  427a98:	add	x1, x1, #0x818
  427a9c:	b	4270d4 <ferror@plt+0x25394>
  427aa0:	mov	w0, #0x20                  	// #32
  427aa4:	bl	401990 <putc@plt>
  427aa8:	ldr	w0, [x20]
  427aac:	ldr	x2, [x21, #16]
  427ab0:	cbnz	w0, 427dfc <ferror@plt+0x260bc>
  427ab4:	ldr	x0, [x24, #1160]
  427ab8:	adrp	x1, 458000 <warn@@Base+0x8640>
  427abc:	add	x1, x1, #0x88
  427ac0:	bl	401d20 <fprintf@plt>
  427ac4:	ldr	x1, [x21, #24]
  427ac8:	adrp	x0, 460000 <warn@@Base+0x10640>
  427acc:	add	x0, x0, #0x828
  427ad0:	bl	401cc0 <printf@plt>
  427ad4:	adrp	x0, 460000 <warn@@Base+0x10640>
  427ad8:	add	x0, x0, #0x838
  427adc:	bl	401cc0 <printf@plt>
  427ae0:	ldr	w0, [x20]
  427ae4:	ldr	x2, [x21, #32]
  427ae8:	cbnz	w0, 427de8 <ferror@plt+0x260a8>
  427aec:	ldr	x0, [x24, #1160]
  427af0:	adrp	x1, 458000 <warn@@Base+0x8640>
  427af4:	add	x1, x1, #0x88
  427af8:	bl	401d20 <fprintf@plt>
  427afc:	adrp	x0, 45e000 <warn@@Base+0xe640>
  427b00:	add	x0, x0, #0x360
  427b04:	bl	401cc0 <printf@plt>
  427b08:	ldr	w0, [x20]
  427b0c:	ldr	x2, [x21, #56]
  427b10:	cbnz	w0, 427dc0 <ferror@plt+0x26080>
  427b14:	ldr	x0, [x24, #1160]
  427b18:	adrp	x1, 458000 <warn@@Base+0x8640>
  427b1c:	add	x1, x1, #0x88
  427b20:	bl	401d20 <fprintf@plt>
  427b24:	ldr	x2, [x21, #8]
  427b28:	add	x1, x19, #0x52
  427b2c:	add	x0, x19, #0x1f
  427b30:	bl	407250 <ferror@plt+0x5510>
  427b34:	mov	x1, x0
  427b38:	adrp	x0, 460000 <warn@@Base+0x10640>
  427b3c:	add	x0, x0, #0x778
  427b40:	bl	401cc0 <printf@plt>
  427b44:	ldp	w1, w2, [x21, #40]
  427b48:	adrp	x0, 460000 <warn@@Base+0x10640>
  427b4c:	ldr	x3, [x21, #48]
  427b50:	add	x0, x0, #0x848
  427b54:	bl	401cc0 <printf@plt>
  427b58:	b	427198 <ferror@plt+0x25458>
  427b5c:	ldr	x2, [x21, #16]
  427b60:	mov	x0, x1
  427b64:	adrp	x1, 458000 <warn@@Base+0x8640>
  427b68:	add	x1, x1, #0x88
  427b6c:	bl	401d20 <fprintf@plt>
  427b70:	ldr	x1, [x21, #24]
  427b74:	adrp	x2, 460000 <warn@@Base+0x10640>
  427b78:	add	x2, x2, #0x7d8
  427b7c:	mov	x0, x2
  427b80:	bl	401cc0 <printf@plt>
  427b84:	ldr	x1, [x21, #32]
  427b88:	adrp	x0, 460000 <warn@@Base+0x10640>
  427b8c:	add	x2, x0, #0x7d8
  427b90:	mov	x0, x2
  427b94:	bl	401cc0 <printf@plt>
  427b98:	ldr	x1, [x21, #56]
  427b9c:	adrp	x0, 460000 <warn@@Base+0x10640>
  427ba0:	add	x0, x0, #0x7e0
  427ba4:	bl	401cc0 <printf@plt>
  427ba8:	ldr	w0, [x20, #2016]
  427bac:	cbz	w0, 427d84 <ferror@plt+0x26044>
  427bb0:	ldr	x3, [x24, #1160]
  427bb4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  427bb8:	mov	x2, #0x2                   	// #2
  427bbc:	add	x0, x0, #0x360
  427bc0:	mov	x1, #0x1                   	// #1
  427bc4:	bl	401c10 <fwrite@plt>
  427bc8:	ldp	w1, w2, [x21, #40]
  427bcc:	adrp	x0, 460000 <warn@@Base+0x10640>
  427bd0:	add	x0, x0, #0x7e8
  427bd4:	bl	401cc0 <printf@plt>
  427bd8:	ldr	x1, [x21, #48]
  427bdc:	adrp	x0, 460000 <warn@@Base+0x10640>
  427be0:	add	x0, x0, #0x788
  427be4:	bl	401cc0 <printf@plt>
  427be8:	b	427198 <ferror@plt+0x25458>
  427bec:	adrp	x1, 457000 <warn@@Base+0x7640>
  427bf0:	add	x1, x1, #0x1b8
  427bf4:	b	4270d4 <ferror@plt+0x25394>
  427bf8:	adrp	x1, 456000 <warn@@Base+0x6640>
  427bfc:	add	x1, x1, #0xd78
  427c00:	mov	w2, #0x5                   	// #5
  427c04:	mov	x0, #0x0                   	// #0
  427c08:	bl	401c70 <dcgettext@plt>
  427c0c:	mov	x1, x0
  427c10:	b	426a10 <ferror@plt+0x24cd0>
  427c14:	ldrh	w2, [x19, #82]
  427c18:	cmp	w2, #0x3e
  427c1c:	b.hi	427c94 <ferror@plt+0x25f54>  // b.pmore
  427c20:	cmp	w2, #0x1
  427c24:	b.ls	427c38 <ferror@plt+0x25ef8>  // b.plast
  427c28:	mov	x0, #0x1                   	// #1
  427c2c:	lsl	x0, x0, x2
  427c30:	tst	x0, x26
  427c34:	b.ne	427ca4 <ferror@plt+0x25f64>  // b.any
  427c38:	mov	w4, #0x0                   	// #0
  427c3c:	cbz	w3, 427e7c <ferror@plt+0x2613c>
  427c40:	adrp	x0, 460000 <warn@@Base+0x10640>
  427c44:	add	x0, x0, #0x9f0
  427c48:	bl	401cc0 <printf@plt>
  427c4c:	adrp	x24, 484000 <warn@@Base+0x34640>
  427c50:	ldr	w1, [x21, #44]
  427c54:	add	x24, x24, #0x810
  427c58:	ldr	x2, [x21, #48]
  427c5c:	adrp	x0, 460000 <warn@@Base+0x10640>
  427c60:	add	x0, x0, #0x9e0
  427c64:	bl	401cc0 <printf@plt>
  427c68:	ldrb	w4, [x24]
  427c6c:	cbnz	w4, 427198 <ferror@plt+0x25458>
  427c70:	mov	w2, #0x5                   	// #5
  427c74:	adrp	x1, 460000 <warn@@Base+0x10640>
  427c78:	mov	x0, #0x0                   	// #0
  427c7c:	add	x1, x1, #0x790
  427c80:	bl	401c70 <dcgettext@plt>
  427c84:	ldr	w2, [x21, #40]
  427c88:	mov	w1, w23
  427c8c:	bl	44f9c0 <warn@@Base>
  427c90:	b	427198 <ferror@plt+0x25458>
  427c94:	sub	w0, w2, #0xb4
  427c98:	and	w0, w0, #0xffff
  427c9c:	cmp	w0, #0x1
  427ca0:	b.hi	427c38 <ferror@plt+0x25ef8>  // b.pmore
  427ca4:	mov	w0, #0xff00                	// #65280
  427ca8:	cmp	w1, w0
  427cac:	b.eq	428118 <ferror@plt+0x263d8>  // b.none
  427cb0:	mov	w0, #0xff01                	// #65281
  427cb4:	cmp	w1, w0
  427cb8:	b.ne	427c38 <ferror@plt+0x25ef8>  // b.any
  427cbc:	adrp	x24, 460000 <warn@@Base+0x10640>
  427cc0:	add	x24, x24, #0x28
  427cc4:	mov	w4, #0x41                  	// #65
  427cc8:	cbz	w3, 427e7c <ferror@plt+0x2613c>
  427ccc:	mov	x1, x24
  427cd0:	adrp	x0, 460000 <warn@@Base+0x10640>
  427cd4:	add	x0, x0, #0x9d8
  427cd8:	bl	401cc0 <printf@plt>
  427cdc:	ldr	w1, [x21, #44]
  427ce0:	adrp	x0, 460000 <warn@@Base+0x10640>
  427ce4:	ldr	x2, [x21, #48]
  427ce8:	add	x0, x0, #0x9e0
  427cec:	bl	401cc0 <printf@plt>
  427cf0:	ldrb	w4, [x24]
  427cf4:	b	427c6c <ferror@plt+0x25f2c>
  427cf8:	ldr	x2, [x21, #8]
  427cfc:	add	x1, x19, #0x52
  427d00:	add	x0, x19, #0x1f
  427d04:	bl	407250 <ferror@plt+0x5510>
  427d08:	mov	x1, x0
  427d0c:	adrp	x0, 460000 <warn@@Base+0x10640>
  427d10:	add	x0, x0, #0x778
  427d14:	bl	401cc0 <printf@plt>
  427d18:	b	427288 <ferror@plt+0x25548>
  427d1c:	ldr	w1, [x19, #100]
  427d20:	cmp	w0, w1
  427d24:	b.cs	427a84 <ferror@plt+0x25d44>  // b.hs, b.nlast
  427d28:	ldr	x1, [x19, #112]
  427d2c:	mov	w3, #0x50                  	// #80
  427d30:	mov	w2, #0x5fffffff            	// #1610612735
  427d34:	umaddl	x0, w0, w3, x1
  427d38:	ldr	w0, [x0, #4]
  427d3c:	sub	w3, w0, #0x7
  427d40:	sub	w1, w0, #0xe
  427d44:	cmp	w3, #0x1
  427d48:	ccmp	w1, #0x2, #0x0, hi  // hi = pmore
  427d4c:	cset	w1, hi  // hi = pmore
  427d50:	cmp	w0, #0x1
  427d54:	ccmp	w0, w2, #0x2, ne  // ne = any
  427d58:	cset	w0, ls  // ls = plast
  427d5c:	tst	w1, w0
  427d60:	b.eq	4276f4 <ferror@plt+0x259b4>  // b.none
  427d64:	b	427a84 <ferror@plt+0x25d44>
  427d68:	adrp	x1, 456000 <warn@@Base+0x6640>
  427d6c:	add	x1, x1, #0xd68
  427d70:	mov	w2, #0x5                   	// #5
  427d74:	mov	x0, #0x0                   	// #0
  427d78:	bl	401c70 <dcgettext@plt>
  427d7c:	mov	x1, x0
  427d80:	b	426a10 <ferror@plt+0x24cd0>
  427d84:	ldr	x2, [x21, #8]
  427d88:	add	x1, x19, #0x52
  427d8c:	add	x0, x19, #0x1f
  427d90:	bl	407250 <ferror@plt+0x5510>
  427d94:	mov	x1, x0
  427d98:	adrp	x0, 460000 <warn@@Base+0x10640>
  427d9c:	add	x0, x0, #0x778
  427da0:	bl	401cc0 <printf@plt>
  427da4:	b	427bc8 <ferror@plt+0x25e88>
  427da8:	ldr	w1, [x21, #40]
  427dac:	cbz	w1, 4269a4 <ferror@plt+0x24c64>
  427db0:	adrp	x1, 460000 <warn@@Base+0x10640>
  427db4:	mov	w2, #0x5                   	// #5
  427db8:	add	x1, x1, #0x5f0
  427dbc:	b	426984 <ferror@plt+0x24c44>
  427dc0:	mov	x1, x2
  427dc4:	adrp	x0, 458000 <warn@@Base+0x8640>
  427dc8:	add	x0, x0, #0x80
  427dcc:	bl	401cc0 <printf@plt>
  427dd0:	b	427b24 <ferror@plt+0x25de4>
  427dd4:	mov	x1, x2
  427dd8:	adrp	x0, 458000 <warn@@Base+0x8640>
  427ddc:	add	x0, x0, #0x80
  427de0:	bl	401cc0 <printf@plt>
  427de4:	b	427184 <ferror@plt+0x25444>
  427de8:	mov	x1, x2
  427dec:	adrp	x0, 458000 <warn@@Base+0x8640>
  427df0:	add	x0, x0, #0x80
  427df4:	bl	401cc0 <printf@plt>
  427df8:	b	427afc <ferror@plt+0x25dbc>
  427dfc:	mov	x1, x2
  427e00:	adrp	x0, 458000 <warn@@Base+0x8640>
  427e04:	add	x0, x0, #0x80
  427e08:	bl	401cc0 <printf@plt>
  427e0c:	b	427ac4 <ferror@plt+0x25d84>
  427e10:	mov	x1, x2
  427e14:	adrp	x0, 458000 <warn@@Base+0x8640>
  427e18:	add	x0, x0, #0x80
  427e1c:	bl	401cc0 <printf@plt>
  427e20:	b	42715c <ferror@plt+0x2541c>
  427e24:	mov	x1, x2
  427e28:	adrp	x0, 458000 <warn@@Base+0x8640>
  427e2c:	add	x0, x0, #0x80
  427e30:	bl	401cc0 <printf@plt>
  427e34:	b	427120 <ferror@plt+0x253e0>
  427e38:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  427e3c:	ldr	w1, [x25, #864]
  427e40:	cbz	w1, 427fd4 <ferror@plt+0x26294>
  427e44:	cbz	w0, 4280a8 <ferror@plt+0x26368>
  427e48:	adrp	x1, 460000 <warn@@Base+0x10640>
  427e4c:	add	x1, x1, #0x300
  427e50:	mov	w2, #0x5                   	// #5
  427e54:	mov	x0, #0x0                   	// #0
  427e58:	bl	401c70 <dcgettext@plt>
  427e5c:	bl	401cc0 <printf@plt>
  427e60:	adrp	x1, 460000 <warn@@Base+0x10640>
  427e64:	add	x1, x1, #0x3a8
  427e68:	mov	w2, #0x5                   	// #5
  427e6c:	mov	x0, #0x0                   	// #0
  427e70:	bl	401c70 <dcgettext@plt>
  427e74:	bl	401cc0 <printf@plt>
  427e78:	b	4268e4 <ferror@plt+0x24ba4>
  427e7c:	ldr	w2, [x21, #44]
  427e80:	adrp	x0, 460000 <warn@@Base+0x10640>
  427e84:	ldr	x3, [x21, #48]
  427e88:	add	x0, x0, #0x780
  427e8c:	str	w4, [sp, #120]
  427e90:	bl	401cc0 <printf@plt>
  427e94:	ldr	w4, [sp, #120]
  427e98:	b	427c6c <ferror@plt+0x25f2c>
  427e9c:	ldr	w2, [x21, #44]
  427ea0:	adrp	x0, 460000 <warn@@Base+0x10640>
  427ea4:	ldr	x3, [x21, #48]
  427ea8:	add	x0, x0, #0x780
  427eac:	bl	401cc0 <printf@plt>
  427eb0:	b	427198 <ferror@plt+0x25458>
  427eb4:	adrp	x1, 460000 <warn@@Base+0x10640>
  427eb8:	add	x1, x1, #0x2e8
  427ebc:	mov	w2, #0x5                   	// #5
  427ec0:	mov	x0, #0x0                   	// #0
  427ec4:	bl	401c70 <dcgettext@plt>
  427ec8:	bl	401cc0 <printf@plt>
  427ecc:	b	4268a4 <ferror@plt+0x24b64>
  427ed0:	ldr	x0, [x19, #72]
  427ed4:	and	x0, x0, #0xf000
  427ed8:	cmp	x0, #0x4, lsl #12
  427edc:	b.ne	426774 <ferror@plt+0x24a34>  // b.any
  427ee0:	cbz	x26, 427efc <ferror@plt+0x261bc>
  427ee4:	mov	x0, x19
  427ee8:	adrp	x1, 460000 <warn@@Base+0x10640>
  427eec:	add	x1, x1, #0x138
  427ef0:	bl	406540 <ferror@plt+0x4800>
  427ef4:	ldr	x26, [x19, #112]
  427ef8:	cbnz	x0, 426774 <ferror@plt+0x24a34>
  427efc:	mov	w0, #0x8                   	// #8
  427f00:	str	w0, [x21, #868]
  427f04:	b	426774 <ferror@plt+0x24a34>
  427f08:	ldr	x0, [x19, #72]
  427f0c:	and	x1, x0, #0xff0000
  427f10:	cmp	x1, #0x830, lsl #12
  427f14:	b.eq	426ff4 <ferror@plt+0x252b4>  // b.none
  427f18:	b.hi	427f34 <ferror@plt+0x261f4>  // b.pmore
  427f1c:	sub	x0, x1, #0x810, lsl #12
  427f20:	tst	x0, #0xfffffffffffe0000
  427f24:	b.eq	4282a4 <ferror@plt+0x26564>  // b.none
  427f28:	cmp	x1, #0x800, lsl #12
  427f2c:	b.ne	426774 <ferror@plt+0x24a34>  // b.any
  427f30:	b	426ff4 <ferror@plt+0x252b4>
  427f34:	cmp	x1, #0x850, lsl #12
  427f38:	b.eq	4282a4 <ferror@plt+0x26564>  // b.none
  427f3c:	mov	x1, #0xfd0000              	// #16580608
  427f40:	and	x0, x0, x1
  427f44:	cmp	x0, #0x840, lsl #12
  427f48:	b.ne	426774 <ferror@plt+0x24a34>  // b.any
  427f4c:	b	426ff4 <ferror@plt+0x252b4>
  427f50:	adrp	x1, 460000 <warn@@Base+0x10640>
  427f54:	add	x1, x1, #0x570
  427f58:	mov	w2, #0x5                   	// #5
  427f5c:	mov	x0, #0x0                   	// #0
  427f60:	bl	401c70 <dcgettext@plt>
  427f64:	bl	401cc0 <printf@plt>
  427f68:	ldr	w1, [x19, #100]
  427f6c:	ldr	x21, [x19, #112]
  427f70:	cbnz	w1, 4268f8 <ferror@plt+0x24bb8>
  427f74:	b	4271b4 <ferror@plt+0x25474>
  427f78:	mov	w0, w25
  427f7c:	mov	x1, #0x1                   	// #1
  427f80:	bl	401aa0 <calloc@plt>
  427f84:	mov	x19, x0
  427f88:	cbz	x0, 428748 <ferror@plt+0x26a08>
  427f8c:	ldr	x1, [x28, #144]
  427f90:	cbz	x1, 427fac <ferror@plt+0x2626c>
  427f94:	mov	w2, w24
  427f98:	str	x1, [sp, #112]
  427f9c:	bl	4018d0 <memcpy@plt>
  427fa0:	ldr	x1, [sp, #112]
  427fa4:	mov	x0, x1
  427fa8:	bl	401bc0 <free@plt>
  427fac:	str	x19, [x28, #144]
  427fb0:	str	w25, [x28, #152]
  427fb4:	b	426c74 <ferror@plt+0x24f34>
  427fb8:	adrp	x1, 460000 <warn@@Base+0x10640>
  427fbc:	add	x1, x1, #0x350
  427fc0:	mov	w2, #0x5                   	// #5
  427fc4:	mov	x0, #0x0                   	// #0
  427fc8:	bl	401c70 <dcgettext@plt>
  427fcc:	bl	401cc0 <printf@plt>
  427fd0:	b	4268e4 <ferror@plt+0x24ba4>
  427fd4:	cbz	w0, 428074 <ferror@plt+0x26334>
  427fd8:	adrp	x1, 460000 <warn@@Base+0x10640>
  427fdc:	add	x1, x1, #0x300
  427fe0:	mov	w2, #0x5                   	// #5
  427fe4:	mov	x0, #0x0                   	// #0
  427fe8:	bl	401c70 <dcgettext@plt>
  427fec:	bl	401cc0 <printf@plt>
  427ff0:	adrp	x1, 460000 <warn@@Base+0x10640>
  427ff4:	add	x1, x1, #0x450
  427ff8:	mov	w2, #0x5                   	// #5
  427ffc:	mov	x0, #0x0                   	// #0
  428000:	bl	401c70 <dcgettext@plt>
  428004:	bl	401cc0 <printf@plt>
  428008:	adrp	x1, 460000 <warn@@Base+0x10640>
  42800c:	add	x1, x1, #0x498
  428010:	mov	w2, #0x5                   	// #5
  428014:	mov	x0, #0x0                   	// #0
  428018:	bl	401c70 <dcgettext@plt>
  42801c:	bl	401cc0 <printf@plt>
  428020:	b	4268e4 <ferror@plt+0x24ba4>
  428024:	mov	x0, x3
  428028:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  42802c:	mov	x2, #0x6                   	// #6
  428030:	add	x1, x1, #0xa40
  428034:	str	x3, [sp, #112]
  428038:	bl	401a50 <strncmp@plt>
  42803c:	ldr	x3, [sp, #112]
  428040:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  428044:	b	426cfc <ferror@plt+0x24fbc>
  428048:	cmp	w1, #0x28
  42804c:	b.eq	428400 <ferror@plt+0x266c0>  // b.none
  428050:	cmp	w1, #0x14
  428054:	b.ne	427204 <ferror@plt+0x254c4>  // b.any
  428058:	adrp	x1, 460000 <warn@@Base+0x10640>
  42805c:	add	x1, x1, #0x9a8
  428060:	mov	w2, #0x5                   	// #5
  428064:	mov	x0, #0x0                   	// #0
  428068:	bl	401c70 <dcgettext@plt>
  42806c:	bl	401cc0 <printf@plt>
  428070:	b	427204 <ferror@plt+0x254c4>
  428074:	adrp	x1, 460000 <warn@@Base+0x10640>
  428078:	add	x1, x1, #0x4e0
  42807c:	mov	w2, #0x5                   	// #5
  428080:	mov	x0, #0x0                   	// #0
  428084:	bl	401c70 <dcgettext@plt>
  428088:	bl	401cc0 <printf@plt>
  42808c:	adrp	x1, 460000 <warn@@Base+0x10640>
  428090:	add	x1, x1, #0x528
  428094:	mov	w2, #0x5                   	// #5
  428098:	mov	x0, #0x0                   	// #0
  42809c:	bl	401c70 <dcgettext@plt>
  4280a0:	bl	401cc0 <printf@plt>
  4280a4:	b	4268e4 <ferror@plt+0x24ba4>
  4280a8:	adrp	x1, 460000 <warn@@Base+0x10640>
  4280ac:	add	x1, x1, #0x3f0
  4280b0:	mov	w2, #0x5                   	// #5
  4280b4:	mov	x0, #0x0                   	// #0
  4280b8:	bl	401c70 <dcgettext@plt>
  4280bc:	bl	401cc0 <printf@plt>
  4280c0:	b	4268e4 <ferror@plt+0x24ba4>
  4280c4:	tbz	w3, #31, 428398 <ferror@plt+0x26658>
  4280c8:	ldrh	w0, [x19, #82]
  4280cc:	cmp	w0, #0x57
  4280d0:	b.eq	4283dc <ferror@plt+0x2669c>  // b.none
  4280d4:	mov	w1, #0x9080                	// #36992
  4280d8:	cmp	w0, w1
  4280dc:	b.eq	4283dc <ferror@plt+0x2669c>  // b.none
  4280e0:	cmp	w0, #0x24
  4280e4:	b.eq	4283dc <ferror@plt+0x2669c>  // b.none
  4280e8:	add	x1, x22, #0x130
  4280ec:	mov	w2, #0x80000000            	// #-2147483648
  4280f0:	mov	x4, x1
  4280f4:	mov	x0, x1
  4280f8:	add	w2, w3, w2
  4280fc:	adrp	x1, 460000 <warn@@Base+0x10640>
  428100:	add	x1, x1, #0x740
  428104:	str	x4, [sp, #120]
  428108:	bl	401980 <sprintf@plt>
  42810c:	ldr	x4, [sp, #120]
  428110:	mov	x1, x4
  428114:	b	4270d4 <ferror@plt+0x25394>
  428118:	adrp	x24, 460000 <warn@@Base+0x10640>
  42811c:	mov	w4, #0x42                  	// #66
  428120:	add	x24, x24, #0x20
  428124:	b	427cc8 <ferror@plt+0x25f88>
  428128:	mov	x1, x2
  42812c:	adrp	x0, 458000 <warn@@Base+0x8640>
  428130:	add	x0, x0, #0x80
  428134:	bl	401cc0 <printf@plt>
  428138:	b	427a48 <ferror@plt+0x25d08>
  42813c:	adrp	x0, 460000 <warn@@Base+0x10640>
  428140:	add	x0, x0, #0x870
  428144:	bl	401cc0 <printf@plt>
  428148:	b	427a28 <ferror@plt+0x25ce8>
  42814c:	cmp	w0, #0x3e
  428150:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  428154:	mov	w0, #0x1                   	// #1
  428158:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42815c:	movk	w0, #0x7000, lsl #16
  428160:	add	x1, x1, #0xf50
  428164:	cmp	w3, w0
  428168:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  42816c:	b	427898 <ferror@plt+0x25b58>
  428170:	cmp	w0, #0x2d
  428174:	b.eq	427880 <ferror@plt+0x25b40>  // b.none
  428178:	b	427898 <ferror@plt+0x25b58>
  42817c:	cmp	w0, #0xf
  428180:	b.eq	428580 <ferror@plt+0x26840>  // b.none
  428184:	b.ls	4281ac <ferror@plt+0x2646c>  // b.plast
  428188:	cmp	w0, #0x24
  42818c:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  428190:	cmp	w2, #0x2
  428194:	b.hi	427898 <ferror@plt+0x25b58>  // b.pmore
  428198:	ldr	x0, [sp, #104]
  42819c:	add	x0, x0, #0xe08
  4281a0:	ldr	x1, [x0, w2, uxtw #3]
  4281a4:	cbz	x1, 427898 <ferror@plt+0x25b58>
  4281a8:	b	4270d4 <ferror@plt+0x25394>
  4281ac:	and	w0, w0, #0xfffffffd
  4281b0:	cmp	w0, #0x8
  4281b4:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  4281b8:	cmp	w2, #0x2b
  4281bc:	b.hi	427898 <ferror@plt+0x25b58>  // b.pmore
  4281c0:	ldr	x0, [sp, #104]
  4281c4:	add	x0, x0, #0xc30
  4281c8:	ldr	x1, [x0, w2, uxtw #3]
  4281cc:	cbz	x1, 427898 <ferror@plt+0x25b58>
  4281d0:	b	4270d4 <ferror@plt+0x25394>
  4281d4:	cmp	w0, #0xc3
  4281d8:	b.eq	427880 <ferror@plt+0x25b40>  // b.none
  4281dc:	b.ls	428218 <ferror@plt+0x264d8>  // b.plast
  4281e0:	cmp	w0, #0xfa
  4281e4:	b.eq	4285d4 <ferror@plt+0x26894>  // b.none
  4281e8:	mov	w1, #0x9080                	// #36992
  4281ec:	cmp	w0, w1
  4281f0:	b.eq	428190 <ferror@plt+0x26450>  // b.none
  4281f4:	cmp	w0, #0xf3
  4281f8:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  4281fc:	mov	w0, #0x3                   	// #3
  428200:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428204:	movk	w0, #0x7000, lsl #16
  428208:	add	x1, x1, #0xe48
  42820c:	cmp	w3, w0
  428210:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  428214:	b	427898 <ferror@plt+0x25b58>
  428218:	cmp	w0, #0xb5
  42821c:	b.hi	428280 <ferror@plt+0x26540>  // b.pmore
  428220:	cmp	w0, #0xb3
  428224:	b.hi	428154 <ferror@plt+0x26414>  // b.pmore
  428228:	cmp	w0, #0x8c
  42822c:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  428230:	mov	w0, #0x1                   	// #1
  428234:	movk	w0, #0x7f00, lsl #16
  428238:	cmp	w3, w0
  42823c:	b.eq	42873c <ferror@plt+0x269fc>  // b.none
  428240:	mov	w0, #0x3                   	// #3
  428244:	b.hi	428614 <ferror@plt+0x268d4>  // b.pmore
  428248:	movk	w0, #0x7000, lsl #16
  42824c:	cmp	w3, w0
  428250:	b.eq	4286ec <ferror@plt+0x269ac>  // b.none
  428254:	b.hi	4285fc <ferror@plt+0x268bc>  // b.pmore
  428258:	mov	w0, #0x1                   	// #1
  42825c:	movk	w0, #0x7000, lsl #16
  428260:	cmp	w3, w0
  428264:	b.eq	4286a4 <ferror@plt+0x26964>  // b.none
  428268:	add	w0, w0, #0x1
  42826c:	cmp	w3, w0
  428270:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  428274:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428278:	add	x1, x1, #0xf68
  42827c:	b	4270d4 <ferror@plt+0x25394>
  428280:	cmp	w0, #0xb7
  428284:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  428288:	mov	w0, #0x3                   	// #3
  42828c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428290:	movk	w0, #0x7000, lsl #16
  428294:	add	x1, x1, #0xf80
  428298:	cmp	w3, w0
  42829c:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  4282a0:	b	427898 <ferror@plt+0x25b58>
  4282a4:	mov	w0, #0x4                   	// #4
  4282a8:	str	w0, [x21, #868]
  4282ac:	b	426774 <ferror@plt+0x24a34>
  4282b0:	ldr	w0, [sp, #140]
  4282b4:	cbz	w0, 426d8c <ferror@plt+0x2504c>
  4282b8:	mov	x0, x3
  4282bc:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  4282c0:	mov	x2, #0x8                   	// #8
  4282c4:	add	x1, x1, #0xbf8
  4282c8:	str	x3, [sp, #112]
  4282cc:	bl	401a50 <strncmp@plt>
  4282d0:	ldr	x3, [sp, #112]
  4282d4:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  4282d8:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  4282dc:	mov	x2, #0xc                   	// #12
  4282e0:	add	x1, x1, #0xc28
  4282e4:	b	426d78 <ferror@plt+0x25038>
  4282e8:	adrp	x1, 460000 <warn@@Base+0x10640>
  4282ec:	mov	x0, x19
  4282f0:	add	x1, x1, #0x9d0
  4282f4:	mov	x2, #0x7                   	// #7
  4282f8:	bl	401a50 <strncmp@plt>
  4282fc:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  428300:	adrp	x1, 460000 <warn@@Base+0x10640>
  428304:	mov	x0, x19
  428308:	add	x1, x1, #0x2a8
  42830c:	mov	x2, #0xe                   	// #14
  428310:	bl	401a50 <strncmp@plt>
  428314:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  428318:	adrp	x1, 460000 <warn@@Base+0x10640>
  42831c:	mov	x0, x19
  428320:	add	x1, x1, #0x2b8
  428324:	mov	x2, #0x11                  	// #17
  428328:	bl	401a50 <strncmp@plt>
  42832c:	cbnz	w0, 4267f8 <ferror@plt+0x24ab8>
  428330:	b	426c60 <ferror@plt+0x24f20>
  428334:	mov	x0, #0xffffffffffff0012    	// #-65518
  428338:	movk	x0, #0x9000, lsl #16
  42833c:	add	x3, x0, w3, uxtw
  428340:	cmp	x3, #0x12
  428344:	b.hi	428354 <ferror@plt+0x26614>  // b.pmore
  428348:	ldr	x0, [sp, #112]
  42834c:	ldr	x1, [x0, x3, lsl #3]
  428350:	cbnz	x1, 4270d4 <ferror@plt+0x25394>
  428354:	add	x1, x22, #0x130
  428358:	mov	x3, x1
  42835c:	mov	x0, x1
  428360:	adrp	x1, 460000 <warn@@Base+0x10640>
  428364:	add	x1, x1, #0x730
  428368:	str	x3, [sp, #120]
  42836c:	bl	401980 <sprintf@plt>
  428370:	ldr	x3, [sp, #120]
  428374:	mov	x1, x3
  428378:	b	4270d4 <ferror@plt+0x25394>
  42837c:	mov	w0, #0xfff7                	// #65527
  428380:	adrp	x1, 457000 <warn@@Base+0x7640>
  428384:	movk	w0, #0x6fff, lsl #16
  428388:	add	x1, x1, #0x148
  42838c:	cmp	w3, w0
  428390:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  428394:	b	428354 <ferror@plt+0x26614>
  428398:	add	x4, x22, #0x130
  42839c:	mov	w2, #0x5                   	// #5
  4283a0:	adrp	x1, 460000 <warn@@Base+0x10640>
  4283a4:	mov	x0, #0x0                   	// #0
  4283a8:	add	x1, x1, #0x750
  4283ac:	str	x4, [sp, #120]
  4283b0:	str	w3, [sp, #128]
  4283b4:	bl	401c70 <dcgettext@plt>
  4283b8:	ldr	w3, [sp, #128]
  4283bc:	mov	x2, x0
  4283c0:	ldr	x4, [sp, #120]
  4283c4:	mov	x1, #0x20                  	// #32
  4283c8:	mov	x0, x4
  4283cc:	bl	4019e0 <snprintf@plt>
  4283d0:	ldr	x4, [sp, #120]
  4283d4:	mov	x1, x4
  4283d8:	b	4270d4 <ferror@plt+0x25394>
  4283dc:	mov	w0, #0x80000000            	// #-2147483648
  4283e0:	cmp	w3, w0
  4283e4:	b.eq	428654 <ferror@plt+0x26914>  // b.none
  4283e8:	mov	w0, #0xa0000000            	// #-1610612736
  4283ec:	cmp	w3, w0
  4283f0:	b.ne	4280e8 <ferror@plt+0x263a8>  // b.any
  4283f4:	adrp	x1, 460000 <warn@@Base+0x10640>
  4283f8:	add	x1, x1, #0x10
  4283fc:	b	4270d4 <ferror@plt+0x25394>
  428400:	adrp	x1, 460000 <warn@@Base+0x10640>
  428404:	add	x1, x1, #0x998
  428408:	mov	w2, #0x5                   	// #5
  42840c:	mov	x0, #0x0                   	// #0
  428410:	bl	401c70 <dcgettext@plt>
  428414:	bl	401cc0 <printf@plt>
  428418:	b	427204 <ferror@plt+0x254c4>
  42841c:	ldr	w0, [sp, #152]
  428420:	cbz	w0, 4267f8 <ferror@plt+0x24ab8>
  428424:	b	428300 <ferror@plt+0x265c0>
  428428:	adrp	x1, 460000 <warn@@Base+0x10640>
  42842c:	mov	x0, x19
  428430:	add	x1, x1, #0x9d0
  428434:	mov	x2, #0x7                   	// #7
  428438:	bl	401a50 <strncmp@plt>
  42843c:	cbnz	w0, 42841c <ferror@plt+0x266dc>
  428440:	add	x3, x19, #0x7
  428444:	adrp	x1, 457000 <warn@@Base+0x7640>
  428448:	mov	x0, x3
  42844c:	add	x1, x1, #0xf90
  428450:	str	x3, [sp, #112]
  428454:	bl	401ba0 <strcmp@plt>
  428458:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  42845c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  428460:	ldr	x3, [sp, #112]
  428464:	ldr	w24, [x0, #872]
  428468:	b	426c20 <ferror@plt+0x24ee0>
  42846c:	mov	w0, #0x3                   	// #3
  428470:	movk	w0, #0x6000, lsl #16
  428474:	cmp	w3, w0
  428478:	b.eq	428710 <ferror@plt+0x269d0>  // b.none
  42847c:	b.ls	4284d0 <ferror@plt+0x26790>  // b.plast
  428480:	mov	w0, #0x5                   	// #5
  428484:	movk	w0, #0x6000, lsl #16
  428488:	cmp	w3, w0
  42848c:	b.eq	4286c8 <ferror@plt+0x26988>  // b.none
  428490:	add	w0, w0, #0x1
  428494:	cmp	w3, w0
  428498:	b.ne	4284b4 <ferror@plt+0x26774>  // b.any
  42849c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4284a0:	add	x1, x1, #0xeb0
  4284a4:	b	4270d4 <ferror@plt+0x25394>
  4284a8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4284ac:	add	x1, x1, #0xdd0
  4284b0:	b	4270d4 <ferror@plt+0x25394>
  4284b4:	mov	w0, #0x4                   	// #4
  4284b8:	movk	w0, #0x6000, lsl #16
  4284bc:	cmp	w3, w0
  4284c0:	b.ne	428354 <ferror@plt+0x26614>  // b.any
  4284c4:	adrp	x1, 460000 <warn@@Base+0x10640>
  4284c8:	add	x1, x1, #0x0
  4284cc:	b	4270d4 <ferror@plt+0x25394>
  4284d0:	mov	w0, #0x1                   	// #1
  4284d4:	movk	w0, #0x6000, lsl #16
  4284d8:	cmp	w3, w0
  4284dc:	b.eq	4286d4 <ferror@plt+0x26994>  // b.none
  4284e0:	add	w0, w0, #0x1
  4284e4:	cmp	w3, w0
  4284e8:	b.ne	4284f8 <ferror@plt+0x267b8>  // b.any
  4284ec:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4284f0:	add	x1, x1, #0xf08
  4284f4:	b	4270d4 <ferror@plt+0x25394>
  4284f8:	mov	w0, #0x60000000            	// #1610612736
  4284fc:	cmp	w3, w0
  428500:	b.ne	428354 <ferror@plt+0x26614>  // b.any
  428504:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428508:	add	x1, x1, #0xec0
  42850c:	b	4270d4 <ferror@plt+0x25394>
  428510:	and	w1, w3, #0xff000000
  428514:	mov	w0, #0x78000000            	// #2013265920
  428518:	cmp	w1, w0
  42851c:	b.eq	42871c <ferror@plt+0x269dc>  // b.none
  428520:	mov	w0, #0x1                   	// #1
  428524:	movk	w0, #0x7000, lsl #16
  428528:	cmp	w3, w0
  42852c:	b.eq	428704 <ferror@plt+0x269c4>  // b.none
  428530:	mov	w0, #0x79000000            	// #2030043136
  428534:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428538:	cmp	w3, w0
  42853c:	add	x1, x1, #0xfc8
  428540:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  428544:	mov	w0, #0x70000000            	// #1879048192
  428548:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42854c:	cmp	w3, w0
  428550:	add	x1, x1, #0xf40
  428554:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  428558:	b	427898 <ferror@plt+0x25b58>
  42855c:	mov	w0, #0x8fffffff            	// #-1879048193
  428560:	add	w3, w3, w0
  428564:	cmp	w3, #0x4
  428568:	b.hi	427898 <ferror@plt+0x25b58>  // b.pmore
  42856c:	ldr	x0, [sp, #104]
  428570:	add	x0, x0, #0xde0
  428574:	ldr	x1, [x0, w3, uxtw #3]
  428578:	cbz	x1, 427898 <ferror@plt+0x25b58>
  42857c:	b	4270d4 <ferror@plt+0x25394>
  428580:	cmp	w2, #0x9
  428584:	b.hi	427898 <ferror@plt+0x25b58>  // b.pmore
  428588:	ldr	x0, [sp, #104]
  42858c:	add	x0, x0, #0xd90
  428590:	ldr	x1, [x0, w2, uxtw #3]
  428594:	cbz	x1, 427898 <ferror@plt+0x25b58>
  428598:	b	4270d4 <ferror@plt+0x25394>
  42859c:	mov	w0, #0x5                   	// #5
  4285a0:	movk	w0, #0x7f00, lsl #16
  4285a4:	cmp	w3, w0
  4285a8:	b.eq	4286f8 <ferror@plt+0x269b8>  // b.none
  4285ac:	add	w0, w0, #0x1
  4285b0:	cmp	w3, w0
  4285b4:	b.eq	4286bc <ferror@plt+0x2697c>  // b.none
  4285b8:	mov	w0, #0x3                   	// #3
  4285bc:	movk	w0, #0x7000, lsl #16
  4285c0:	cmp	w3, w0
  4285c4:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  4285c8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4285cc:	add	x1, x1, #0xf18
  4285d0:	b	4270d4 <ferror@plt+0x25394>
  4285d4:	mov	w0, #0x1                   	// #1
  4285d8:	movk	w0, #0x7000, lsl #16
  4285dc:	cmp	w3, w0
  4285e0:	b.eq	4286b0 <ferror@plt+0x26970>  // b.none
  4285e4:	add	w0, w0, #0x1
  4285e8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4285ec:	cmp	w3, w0
  4285f0:	add	x1, x1, #0xe88
  4285f4:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  4285f8:	b	427898 <ferror@plt+0x25b58>
  4285fc:	mov	w0, #0x7f000000            	// #2130706432
  428600:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428604:	cmp	w3, w0
  428608:	add	x1, x1, #0xfa8
  42860c:	b.eq	4270d4 <ferror@plt+0x25394>  // b.none
  428610:	b	427898 <ferror@plt+0x25b58>
  428614:	movk	w0, #0x7f00, lsl #16
  428618:	cmp	w3, w0
  42861c:	b.eq	4286e0 <ferror@plt+0x269a0>  // b.none
  428620:	add	w0, w0, #0x1
  428624:	cmp	w3, w0
  428628:	b.ne	428638 <ferror@plt+0x268f8>  // b.any
  42862c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428630:	add	x1, x1, #0xf98
  428634:	b	4270d4 <ferror@plt+0x25394>
  428638:	mov	w0, #0x2                   	// #2
  42863c:	movk	w0, #0x7f00, lsl #16
  428640:	cmp	w3, w0
  428644:	b.ne	427898 <ferror@plt+0x25b58>  // b.any
  428648:	adrp	x1, 45f000 <warn@@Base+0xf640>
  42864c:	add	x1, x1, #0xfe0
  428650:	b	4270d4 <ferror@plt+0x25394>
  428654:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428658:	add	x1, x1, #0xe38
  42865c:	b	4270d4 <ferror@plt+0x25394>
  428660:	mov	x0, x3
  428664:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  428668:	mov	x2, #0x8                   	// #8
  42866c:	add	x1, x1, #0xbf8
  428670:	str	x3, [sp, #112]
  428674:	bl	401a50 <strncmp@plt>
  428678:	ldr	x3, [sp, #112]
  42867c:	cbz	w0, 426c60 <ferror@plt+0x24f20>
  428680:	mov	x0, x3
  428684:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  428688:	mov	x2, #0xc                   	// #12
  42868c:	add	x1, x1, #0xb00
  428690:	str	x3, [sp, #112]
  428694:	bl	401a50 <strncmp@plt>
  428698:	ldr	x3, [sp, #112]
  42869c:	cbnz	w0, 4282d8 <ferror@plt+0x26598>
  4286a0:	b	426c60 <ferror@plt+0x24f20>
  4286a4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286a8:	add	x1, x1, #0xff0
  4286ac:	b	4270d4 <ferror@plt+0x25394>
  4286b0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286b4:	add	x1, x1, #0xe78
  4286b8:	b	4270d4 <ferror@plt+0x25394>
  4286bc:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286c0:	add	x1, x1, #0xe20
  4286c4:	b	4270d4 <ferror@plt+0x25394>
  4286c8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286cc:	add	x1, x1, #0xed0
  4286d0:	b	4270d4 <ferror@plt+0x25394>
  4286d4:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286d8:	add	x1, x1, #0xe98
  4286dc:	b	4270d4 <ferror@plt+0x25394>
  4286e0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286e4:	add	x1, x1, #0xfb8
  4286e8:	b	4270d4 <ferror@plt+0x25394>
  4286ec:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286f0:	add	x1, x1, #0xe60
  4286f4:	b	4270d4 <ferror@plt+0x25394>
  4286f8:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4286fc:	add	x1, x1, #0xdb8
  428700:	b	4270d4 <ferror@plt+0x25394>
  428704:	adrp	x1, 45d000 <warn@@Base+0xd640>
  428708:	add	x1, x1, #0xfc0
  42870c:	b	4270d4 <ferror@plt+0x25394>
  428710:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428714:	add	x1, x1, #0xee8
  428718:	b	4270d4 <ferror@plt+0x25394>
  42871c:	ubfx	x1, x3, #16, #8
  428720:	add	x0, x19, #0x52
  428724:	str	w2, [sp, #120]
  428728:	bl	4050f0 <ferror@plt+0x33b0>
  42872c:	ldr	w2, [sp, #120]
  428730:	mov	x1, x0
  428734:	cbz	x1, 427898 <ferror@plt+0x25b58>
  428738:	b	4270d4 <ferror@plt+0x25394>
  42873c:	adrp	x1, 45f000 <warn@@Base+0xf640>
  428740:	add	x1, x1, #0xf60
  428744:	b	4270d4 <ferror@plt+0x25394>
  428748:	adrp	x1, 459000 <warn@@Base+0x9640>
  42874c:	add	x1, x1, #0xae8
  428750:	mov	w2, #0x5                   	// #5
  428754:	bl	401c70 <dcgettext@plt>
  428758:	bl	44f3e8 <error@@Base>
  42875c:	b	426c6c <ferror@plt+0x24f2c>
  428760:	sub	sp, sp, #0x1d0
  428764:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  428768:	mov	x2, #0x100                 	// #256
  42876c:	stp	x29, x30, [sp, #32]
  428770:	add	x29, sp, #0x20
  428774:	stp	x23, x24, [sp, #80]
  428778:	add	x24, x1, #0x4a0
  42877c:	add	x3, x24, #0xe70
  428780:	stp	x19, x20, [sp, #48]
  428784:	mov	w1, #0x0                   	// #0
  428788:	stp	x25, x26, [sp, #96]
  42878c:	mov	x26, x0
  428790:	add	x0, x24, #0xf00
  428794:	stp	xzr, xzr, [x3]
  428798:	stp	xzr, xzr, [x3, #16]
  42879c:	stp	xzr, xzr, [x3, #32]
  4287a0:	stp	xzr, xzr, [x3, #48]
  4287a4:	stp	xzr, xzr, [x3, #64]
  4287a8:	stp	xzr, xzr, [x3, #80]
  4287ac:	stp	xzr, xzr, [x3, #96]
  4287b0:	stp	xzr, xzr, [x3, #112]
  4287b4:	bl	401a90 <memset@plt>
  4287b8:	adrp	x0, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  4287bc:	add	x25, x0, #0x5a0
  4287c0:	ldr	w0, [x25, #416]
  4287c4:	stp	xzr, xzr, [x25, #-216]
  4287c8:	cbnz	w0, 428df8 <ferror@plt+0x270b8>
  4287cc:	ldr	w2, [x24, #3352]
  4287d0:	ldr	w1, [x26, #152]
  4287d4:	cmp	w1, w2
  4287d8:	b.hi	428834 <ferror@plt+0x26af4>  // b.pmore
  4287dc:	cbz	w2, 42884c <ferror@plt+0x26b0c>
  4287e0:	ldr	w19, [x26, #152]
  4287e4:	cbz	w19, 428dc4 <ferror@plt+0x27084>
  4287e8:	cmp	w2, w19
  4287ec:	b.hi	42bc78 <ferror@plt+0x29f38>  // b.pmore
  4287f0:	ldr	x0, [x26, #144]
  4287f4:	mov	w2, w2
  4287f8:	ldr	x1, [x24, #3344]
  4287fc:	stp	x27, x28, [sp, #112]
  428800:	bl	4018d0 <memcpy@plt>
  428804:	mov	x0, x26
  428808:	bl	408de8 <ferror@plt+0x70a8>
  42880c:	mov	w28, w0
  428810:	cbnz	w0, 428860 <ferror@plt+0x26b20>
  428814:	mov	w0, w28
  428818:	ldp	x29, x30, [sp, #32]
  42881c:	ldp	x19, x20, [sp, #48]
  428820:	ldp	x23, x24, [sp, #80]
  428824:	ldp	x25, x26, [sp, #96]
  428828:	ldp	x27, x28, [sp, #112]
  42882c:	add	sp, sp, #0x1d0
  428830:	ret
  428834:	ldr	x0, [x26, #144]
  428838:	mov	w2, w1
  42883c:	mov	w1, #0x0                   	// #0
  428840:	bl	401a90 <memset@plt>
  428844:	ldr	w2, [x24, #3352]
  428848:	cbnz	w2, 4287e0 <ferror@plt+0x26aa0>
  42884c:	mov	x0, x26
  428850:	stp	x27, x28, [sp, #112]
  428854:	bl	408de8 <ferror@plt+0x70a8>
  428858:	mov	w28, w0
  42885c:	cbz	w0, 428814 <ferror@plt+0x26ad4>
  428860:	mov	x0, x26
  428864:	stp	x21, x22, [sp, #64]
  428868:	bl	426690 <ferror@plt+0x24950>
  42886c:	cbnz	w0, 428888 <ferror@plt+0x26b48>
  428870:	ldr	w0, [x24, #3828]
  428874:	stur	wzr, [x25, #-232]
  428878:	str	wzr, [x25, #420]
  42887c:	str	wzr, [x24, #3192]
  428880:	str	wzr, [x24, #3568]
  428884:	cbz	w0, 429118 <ferror@plt+0x273d8>
  428888:	mov	x0, x26
  42888c:	bl	4139e0 <ferror@plt+0x11ca0>
  428890:	cbnz	w0, 428898 <ferror@plt+0x26b58>
  428894:	str	wzr, [x24, #3568]
  428898:	mov	x0, x26
  42889c:	bl	420f50 <ferror@plt+0x1f210>
  4288a0:	mov	w28, w0
  4288a4:	cbnz	w0, 4292c0 <ferror@plt+0x27580>
  4288a8:	mov	x0, x26
  4288ac:	bl	41cf80 <ferror@plt+0x1b240>
  4288b0:	adrp	x1, 481000 <warn@@Base+0x31640>
  4288b4:	add	x1, x1, #0x570
  4288b8:	add	x1, x1, #0xec8
  4288bc:	ldr	w2, [x24, #3568]
  4288c0:	cmp	w0, #0x0
  4288c4:	csel	w28, w28, wzr, ne  // ne = any
  4288c8:	ldp	x4, x5, [x1]
  4288cc:	stp	x4, x5, [sp, #336]
  4288d0:	ldp	x4, x5, [x1, #16]
  4288d4:	stp	x4, x5, [sp, #352]
  4288d8:	ldp	x4, x5, [x1, #32]
  4288dc:	stp	x4, x5, [sp, #368]
  4288e0:	ldp	x4, x5, [x1, #48]
  4288e4:	stp	x4, x5, [sp, #384]
  4288e8:	ldp	x0, x1, [x1, #64]
  4288ec:	stp	x0, x1, [sp, #400]
  4288f0:	cbz	w2, 428960 <ferror@plt+0x26c20>
  4288f4:	ldr	x1, [sp, #344]
  4288f8:	cbz	x1, 429188 <ferror@plt+0x27448>
  4288fc:	ldrh	w0, [x26, #82]
  428900:	ldr	w2, [sp, #336]
  428904:	cmp	w0, w2
  428908:	b.eq	428950 <ferror@plt+0x26c10>  // b.none
  42890c:	ldr	x1, [sp, #360]
  428910:	cbz	x1, 429188 <ferror@plt+0x27448>
  428914:	ldr	w2, [sp, #352]
  428918:	cmp	w0, w2
  42891c:	b.eq	428950 <ferror@plt+0x26c10>  // b.none
  428920:	ldr	x1, [sp, #376]
  428924:	cbz	x1, 429188 <ferror@plt+0x27448>
  428928:	ldr	w2, [sp, #368]
  42892c:	cmp	w0, w2
  428930:	b.eq	428950 <ferror@plt+0x26c10>  // b.none
  428934:	ldr	x1, [sp, #392]
  428938:	cbz	x1, 429188 <ferror@plt+0x27448>
  42893c:	ldr	w2, [sp, #384]
  428940:	cmp	w0, w2
  428944:	b.eq	428950 <ferror@plt+0x26c10>  // b.none
  428948:	ldr	x1, [sp, #408]
  42894c:	cbz	x1, 429188 <ferror@plt+0x27448>
  428950:	mov	x0, x26
  428954:	blr	x1
  428958:	cmp	w0, #0x0
  42895c:	csel	w28, w28, wzr, ne  // ne = any
  428960:	mov	x0, x26
  428964:	bl	41f060 <ferror@plt+0x1d320>
  428968:	ldur	x1, [x25, #-136]
  42896c:	cmp	w0, #0x0
  428970:	csel	w28, w28, wzr, ne  // ne = any
  428974:	cbz	x1, 428ac0 <ferror@plt+0x26d80>
  428978:	ldur	w0, [x25, #-148]
  42897c:	cbz	w0, 428ac0 <ferror@plt+0x26d80>
  428980:	ldr	x0, [x24, #3160]
  428984:	cbz	x0, 429180 <ferror@plt+0x27440>
  428988:	ldr	x0, [x24, #3176]
  42898c:	cbz	x0, 429180 <ferror@plt+0x27440>
  428990:	ldur	x0, [x25, #-240]
  428994:	cbnz	x0, 429678 <ferror@plt+0x27938>
  428998:	adrp	x1, 460000 <warn@@Base+0x10640>
  42899c:	add	x1, x1, #0xb18
  4289a0:	mov	w2, #0x5                   	// #5
  4289a4:	mov	x0, #0x0                   	// #0
  4289a8:	bl	401c70 <dcgettext@plt>
  4289ac:	bl	401cc0 <printf@plt>
  4289b0:	ldur	w0, [x25, #-120]
  4289b4:	cbz	w0, 428ac0 <ferror@plt+0x26d80>
  4289b8:	adrp	x0, 460000 <warn@@Base+0x10640>
  4289bc:	add	x0, x0, #0xb50
  4289c0:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  4289c4:	adrp	x23, 484000 <warn@@Base+0x34640>
  4289c8:	add	x21, x21, #0x488
  4289cc:	add	x23, x23, #0x810
  4289d0:	str	x0, [sp, #136]
  4289d4:	adrp	x0, 460000 <warn@@Base+0x10640>
  4289d8:	add	x0, x0, #0xb68
  4289dc:	mov	w19, #0x0                   	// #0
  4289e0:	str	x0, [sp, #144]
  4289e4:	adrp	x0, 460000 <warn@@Base+0x10640>
  4289e8:	add	x0, x0, #0xb58
  4289ec:	str	x0, [sp, #152]
  4289f0:	ldur	x2, [x25, #-136]
  4289f4:	ubfiz	x27, x19, #2, #32
  4289f8:	ldr	x0, [sp, #136]
  4289fc:	add	x2, x2, x27
  428a00:	mov	w1, w19
  428a04:	mov	w22, w19
  428a08:	ldrh	w20, [x2, #2]
  428a0c:	bl	401cc0 <printf@plt>
  428a10:	ldr	x0, [x24, #3168]
  428a14:	cmp	x22, x0
  428a18:	b.cs	429224 <ferror@plt+0x274e4>  // b.hs, b.nlast
  428a1c:	ldr	x1, [x24, #3160]
  428a20:	ldr	x0, [x24, #3176]
  428a24:	add	x22, x1, x22, lsl #5
  428a28:	cbz	x0, 428a3c <ferror@plt+0x26cfc>
  428a2c:	ldr	x1, [x22, #16]
  428a30:	ldr	x2, [x24, #3184]
  428a34:	cmp	x1, x2
  428a38:	b.cc	42923c <ferror@plt+0x274fc>  // b.lo, b.ul, b.last
  428a3c:	ldr	x1, [sp, #144]
  428a40:	mov	w2, #0x5                   	// #5
  428a44:	mov	x0, #0x0                   	// #0
  428a48:	bl	401c70 <dcgettext@plt>
  428a4c:	ldr	x1, [x22, #16]
  428a50:	bl	401cc0 <printf@plt>
  428a54:	ldr	x1, [x21]
  428a58:	mov	w0, #0x20                  	// #32
  428a5c:	bl	401990 <putc@plt>
  428a60:	ldur	x1, [x25, #-136]
  428a64:	mov	w0, #0xfffe                	// #65534
  428a68:	ldrh	w1, [x1, x27]
  428a6c:	cmp	w1, w0
  428a70:	b.eq	429204 <ferror@plt+0x274c4>  // b.none
  428a74:	mov	w0, #0xffff                	// #65535
  428a78:	cmp	w1, w0
  428a7c:	b.ne	4291b8 <ferror@plt+0x27478>  // b.any
  428a80:	ldr	x3, [x21]
  428a84:	adrp	x0, 460000 <warn@@Base+0x10640>
  428a88:	mov	x2, #0xb                   	// #11
  428a8c:	add	x0, x0, #0xb80
  428a90:	mov	x1, #0x1                   	// #1
  428a94:	bl	401c10 <fwrite@plt>
  428a98:	tbnz	w20, #0, 4290e4 <ferror@plt+0x273a4>
  428a9c:	tbnz	w20, #1, 4290d0 <ferror@plt+0x27390>
  428aa0:	tbnz	w20, #2, 4290b0 <ferror@plt+0x27370>
  428aa4:	tbnz	w20, #3, 4290c0 <ferror@plt+0x27380>
  428aa8:	mov	x0, x23
  428aac:	bl	401b70 <puts@plt>
  428ab0:	ldur	w0, [x25, #-120]
  428ab4:	add	w19, w19, #0x1
  428ab8:	cmp	w19, w0
  428abc:	b.cc	4289f0 <ferror@plt+0x26cb0>  // b.lo, b.ul, b.last
  428ac0:	mov	x0, x26
  428ac4:	bl	41da00 <ferror@plt+0x1bcc0>
  428ac8:	ldr	w1, [x26, #104]
  428acc:	cmp	w0, #0x0
  428ad0:	csel	w28, w28, wzr, ne  // ne = any
  428ad4:	cbnz	w1, 429258 <ferror@plt+0x27518>
  428ad8:	ldr	w0, [x24, #3192]
  428adc:	cbnz	w0, 4290f8 <ferror@plt+0x273b8>
  428ae0:	ldr	w0, [x25, #424]
  428ae4:	cbz	w0, 428b14 <ferror@plt+0x26dd4>
  428ae8:	ldrh	w0, [x26, #80]
  428aec:	cmp	w0, #0x4
  428af0:	b.ne	4292dc <ferror@plt+0x2759c>  // b.any
  428af4:	ldr	w0, [x26, #92]
  428af8:	cbnz	w0, 429124 <ferror@plt+0x273e4>
  428afc:	adrp	x1, 460000 <warn@@Base+0x10640>
  428b00:	add	x1, x1, #0xe28
  428b04:	mov	w2, #0x5                   	// #5
  428b08:	mov	x0, #0x0                   	// #0
  428b0c:	bl	401c70 <dcgettext@plt>
  428b10:	bl	401cc0 <printf@plt>
  428b14:	ldr	w0, [x25, #420]
  428b18:	cbz	w0, 429250 <ferror@plt+0x27510>
  428b1c:	ldr	w1, [x26, #100]
  428b20:	ldr	x19, [x26, #112]
  428b24:	cbz	w1, 429920 <ferror@plt+0x27be0>
  428b28:	mov	w23, #0x0                   	// #0
  428b2c:	adrp	x0, 460000 <warn@@Base+0x10640>
  428b30:	mov	w27, #0xfff7                	// #65527
  428b34:	add	x0, x0, #0xf18
  428b38:	movk	w27, #0x6fff, lsl #16
  428b3c:	str	w28, [sp, #144]
  428b40:	mov	w28, w23
  428b44:	mov	x23, x19
  428b48:	str	x0, [sp, #152]
  428b4c:	mov	w0, #0x1                   	// #1
  428b50:	str	w0, [sp, #136]
  428b54:	b	428b68 <ferror@plt+0x26e28>
  428b58:	add	w28, w28, #0x1
  428b5c:	add	x23, x23, #0x50
  428b60:	cmp	w28, w1
  428b64:	b.cs	428c48 <ferror@plt+0x26f08>  // b.hs, b.nlast
  428b68:	ldr	w0, [x23, #4]
  428b6c:	cmp	w0, w27
  428b70:	b.ne	428b58 <ferror@plt+0x26e18>  // b.any
  428b74:	ldr	w0, [x23, #40]
  428b78:	cmp	w0, w1
  428b7c:	b.cs	428b58 <ferror@plt+0x26e18>  // b.hs, b.nlast
  428b80:	ldp	x19, x20, [x23, #24]
  428b84:	mov	w2, #0x5                   	// #5
  428b88:	add	x21, x26, #0x8
  428b8c:	add	x22, x26, #0x10
  428b90:	adrp	x1, 460000 <warn@@Base+0x10640>
  428b94:	mov	x0, #0x0                   	// #0
  428b98:	add	x1, x1, #0xe58
  428b9c:	bl	401c70 <dcgettext@plt>
  428ba0:	mov	x1, x22
  428ba4:	mov	x5, x0
  428ba8:	mov	x4, x20
  428bac:	mov	x2, x19
  428bb0:	mov	x0, x21
  428bb4:	mov	x3, #0x1                   	// #1
  428bb8:	bl	4103d0 <ferror@plt+0xe690>
  428bbc:	mov	x20, x0
  428bc0:	cbz	x0, 42910c <ferror@plt+0x273cc>
  428bc4:	ldr	w19, [x23, #40]
  428bc8:	mov	w4, #0x50                  	// #80
  428bcc:	ldr	x3, [x26, #112]
  428bd0:	mov	w2, #0x5                   	// #5
  428bd4:	adrp	x1, 460000 <warn@@Base+0x10640>
  428bd8:	mov	x0, #0x0                   	// #0
  428bdc:	add	x1, x1, #0xe70
  428be0:	umaddl	x19, w19, w4, x3
  428be4:	ldp	x3, x4, [x19, #24]
  428be8:	stp	x3, x4, [sp, #160]
  428bec:	bl	401c70 <dcgettext@plt>
  428bf0:	mov	x5, x0
  428bf4:	ldp	x3, x4, [sp, #160]
  428bf8:	mov	x0, x21
  428bfc:	mov	x1, x22
  428c00:	mov	x2, x3
  428c04:	mov	x3, #0x1                   	// #1
  428c08:	bl	4103d0 <ferror@plt+0xe690>
  428c0c:	mov	x21, x0
  428c10:	cbz	x0, 428c20 <ferror@plt+0x26ee0>
  428c14:	ldr	x0, [x23, #56]
  428c18:	cmp	x0, #0x14
  428c1c:	b.eq	42a028 <ferror@plt+0x282e8>  // b.none
  428c20:	mov	x0, x20
  428c24:	str	wzr, [sp, #136]
  428c28:	bl	401bc0 <free@plt>
  428c2c:	add	w28, w28, #0x1
  428c30:	mov	x0, x21
  428c34:	bl	401bc0 <free@plt>
  428c38:	ldr	w1, [x26, #100]
  428c3c:	add	x23, x23, #0x50
  428c40:	cmp	w28, w1
  428c44:	b.cc	428b68 <ferror@plt+0x26e28>  // b.lo, b.ul, b.last
  428c48:	ldr	w1, [sp, #136]
  428c4c:	ldr	w28, [sp, #144]
  428c50:	ldr	w0, [x25, #420]
  428c54:	cmp	w1, #0x0
  428c58:	csel	w1, w1, w28, eq  // eq = none
  428c5c:	str	w1, [sp, #136]
  428c60:	cbz	w0, 42bcc4 <ferror@plt+0x29f84>
  428c64:	ldrh	w0, [x26, #82]
  428c68:	cmp	w0, #0x5d
  428c6c:	b.eq	428e74 <ferror@plt+0x27134>  // b.none
  428c70:	b.ls	428e18 <ferror@plt+0x270d8>  // b.plast
  428c74:	cmp	w0, #0xa7
  428c78:	b.eq	4299e8 <ferror@plt+0x27ca8>  // b.none
  428c7c:	b.ls	42906c <ferror@plt+0x2732c>  // b.plast
  428c80:	cmp	w0, #0xf3
  428c84:	b.eq	4296ac <ferror@plt+0x2796c>  // b.none
  428c88:	mov	w1, #0xa390                	// #41872
  428c8c:	cmp	w0, w1
  428c90:	b.ne	428ea8 <ferror@plt+0x27168>  // b.any
  428c94:	mov	x0, x26
  428c98:	adrp	x1, 40e000 <ferror@plt+0xc2c0>
  428c9c:	add	x1, x1, #0x2b0
  428ca0:	bl	418e48 <ferror@plt+0x17108>
  428ca4:	ldur	x22, [x25, #-256]
  428ca8:	mov	w28, w0
  428cac:	ldr	w0, [sp, #136]
  428cb0:	cmp	w28, #0x0
  428cb4:	csel	w28, w28, w0, eq  // eq = none
  428cb8:	ldr	x0, [x26, #120]
  428cbc:	bl	401bc0 <free@plt>
  428cc0:	str	xzr, [x26, #120]
  428cc4:	ldr	x0, [x26, #112]
  428cc8:	bl	401bc0 <free@plt>
  428ccc:	str	xzr, [x26, #112]
  428cd0:	ldr	x0, [x26, #128]
  428cd4:	bl	401bc0 <free@plt>
  428cd8:	stp	xzr, xzr, [x26, #128]
  428cdc:	ldr	x0, [x26, #144]
  428ce0:	cbz	x0, 428cf0 <ferror@plt+0x26fb0>
  428ce4:	bl	401bc0 <free@plt>
  428ce8:	str	xzr, [x26, #144]
  428cec:	str	wzr, [x26, #152]
  428cf0:	ldr	x0, [x24, #3176]
  428cf4:	cbz	x0, 428d04 <ferror@plt+0x26fc4>
  428cf8:	bl	401bc0 <free@plt>
  428cfc:	str	xzr, [x24, #3176]
  428d00:	str	xzr, [x24, #3184]
  428d04:	ldr	x0, [x24, #3160]
  428d08:	cbz	x0, 428d18 <ferror@plt+0x26fd8>
  428d0c:	bl	401bc0 <free@plt>
  428d10:	str	xzr, [x24, #3160]
  428d14:	str	xzr, [x24, #3168]
  428d18:	ldur	x0, [x25, #-136]
  428d1c:	cbz	x0, 428d28 <ferror@plt+0x26fe8>
  428d20:	bl	401bc0 <free@plt>
  428d24:	stur	xzr, [x25, #-136]
  428d28:	cbz	x22, 428d38 <ferror@plt+0x26ff8>
  428d2c:	mov	x0, x22
  428d30:	bl	401bc0 <free@plt>
  428d34:	stur	xzr, [x25, #-256]
  428d38:	ldr	x0, [x24, #3576]
  428d3c:	cbz	x0, 428d48 <ferror@plt+0x27008>
  428d40:	bl	401bc0 <free@plt>
  428d44:	str	xzr, [x24, #3576]
  428d48:	ldr	x21, [x24, #3592]
  428d4c:	cbz	x21, 428d9c <ferror@plt+0x2705c>
  428d50:	ldr	x22, [x24, #3584]
  428d54:	mov	w20, #0x0                   	// #0
  428d58:	mov	x0, #0x0                   	// #0
  428d5c:	cbz	x22, 428d90 <ferror@plt+0x27050>
  428d60:	lsl	x0, x0, #4
  428d64:	ldr	x19, [x21, x0]
  428d68:	cbz	x19, 428d80 <ferror@plt+0x27040>
  428d6c:	nop
  428d70:	mov	x0, x19
  428d74:	ldr	x19, [x19]
  428d78:	bl	401bc0 <free@plt>
  428d7c:	cbnz	x19, 428d70 <ferror@plt+0x27030>
  428d80:	add	w0, w20, #0x1
  428d84:	mov	x20, x0
  428d88:	cmp	x22, w0, uxtw
  428d8c:	b.hi	428d60 <ferror@plt+0x27020>  // b.pmore
  428d90:	mov	x0, x21
  428d94:	bl	401bc0 <free@plt>
  428d98:	str	xzr, [x24, #3592]
  428d9c:	bl	44eed0 <ferror@plt+0x4d190>
  428da0:	mov	w0, w28
  428da4:	ldp	x29, x30, [sp, #32]
  428da8:	ldp	x19, x20, [sp, #48]
  428dac:	ldp	x21, x22, [sp, #64]
  428db0:	ldp	x23, x24, [sp, #80]
  428db4:	ldp	x25, x26, [sp, #96]
  428db8:	ldp	x27, x28, [sp, #112]
  428dbc:	add	sp, sp, #0x1d0
  428dc0:	ret
  428dc4:	add	w19, w2, #0x1
  428dc8:	add	w0, w2, #0x1
  428dcc:	mov	x1, #0x1                   	// #1
  428dd0:	bl	401aa0 <calloc@plt>
  428dd4:	mov	x20, x0
  428dd8:	cbz	x0, 42bca4 <ferror@plt+0x29f64>
  428ddc:	ldr	x0, [x26, #144]
  428de0:	cbz	x0, 428de8 <ferror@plt+0x270a8>
  428de4:	bl	401bc0 <free@plt>
  428de8:	str	w19, [x26, #152]
  428dec:	str	x20, [x26, #144]
  428df0:	ldr	w2, [x24, #3352]
  428df4:	b	4287e8 <ferror@plt+0x26aa8>
  428df8:	mov	w2, #0x5                   	// #5
  428dfc:	adrp	x1, 460000 <warn@@Base+0x10640>
  428e00:	mov	x0, #0x0                   	// #0
  428e04:	add	x1, x1, #0x9f8
  428e08:	bl	401c70 <dcgettext@plt>
  428e0c:	ldr	x1, [x26]
  428e10:	bl	401cc0 <printf@plt>
  428e14:	b	4287cc <ferror@plt+0x26a8c>
  428e18:	cmp	w0, #0x15
  428e1c:	b.hi	428e58 <ferror@plt+0x27118>  // b.pmore
  428e20:	cmp	w0, #0x13
  428e24:	b.hi	4299cc <ferror@plt+0x27c8c>  // b.pmore
  428e28:	cmp	w0, #0xa
  428e2c:	b.eq	428f00 <ferror@plt+0x271c0>  // b.none
  428e30:	b.ls	428ef0 <ferror@plt+0x271b0>  // b.plast
  428e34:	cmp	w0, #0x12
  428e38:	b.ne	428eb0 <ferror@plt+0x27170>  // b.any
  428e3c:	mov	x0, x26
  428e40:	adrp	x1, 408000 <ferror@plt+0x62c0>
  428e44:	add	x1, x1, #0x358
  428e48:	bl	418e48 <ferror@plt+0x17108>
  428e4c:	mov	w28, w0
  428e50:	ldur	x22, [x25, #-256]
  428e54:	b	428cac <ferror@plt+0x26f6c>
  428e58:	cmp	w0, #0x28
  428e5c:	b.eq	429714 <ferror@plt+0x279d4>  // b.none
  428e60:	b.ls	428ee4 <ferror@plt+0x271a4>  // b.plast
  428e64:	cmp	w0, #0x2b
  428e68:	b.eq	428e3c <ferror@plt+0x270fc>  // b.none
  428e6c:	cmp	w0, #0x2d
  428e70:	b.ne	428eb0 <ferror@plt+0x27170>  // b.any
  428e74:	mov	w2, #0x1                   	// #1
  428e78:	mov	x0, x26
  428e7c:	adrp	x4, 40e000 <ferror@plt+0xc2c0>
  428e80:	movk	w2, #0x7000, lsl #16
  428e84:	add	x4, x4, #0x540
  428e88:	adrp	x3, 40f000 <ferror@plt+0xd2c0>
  428e8c:	adrp	x1, 454000 <warn@@Base+0x4640>
  428e90:	add	x3, x3, #0xb8
  428e94:	add	x1, x1, #0xad0
  428e98:	bl	418848 <ferror@plt+0x16b08>
  428e9c:	mov	w28, w0
  428ea0:	ldur	x22, [x25, #-256]
  428ea4:	b	428cac <ferror@plt+0x26f6c>
  428ea8:	cmp	w0, #0xc3
  428eac:	b.eq	428e74 <ferror@plt+0x27134>  // b.none
  428eb0:	mov	w2, #0xfff5                	// #65525
  428eb4:	mov	x0, x26
  428eb8:	adrp	x4, 40e000 <ferror@plt+0xc2c0>
  428ebc:	movk	w2, #0x6fff, lsl #16
  428ec0:	add	x4, x4, #0x540
  428ec4:	adrp	x3, 404000 <ferror@plt+0x22c0>
  428ec8:	adrp	x1, 45c000 <warn@@Base+0xc640>
  428ecc:	add	x3, x3, #0x650
  428ed0:	add	x1, x1, #0x1b8
  428ed4:	bl	418848 <ferror@plt+0x16b08>
  428ed8:	mov	w28, w0
  428edc:	ldur	x22, [x25, #-256]
  428ee0:	b	428cac <ferror@plt+0x26f6c>
  428ee4:	cmp	w0, #0x16
  428ee8:	b.eq	428c94 <ferror@plt+0x26f54>  // b.none
  428eec:	b	428eb0 <ferror@plt+0x27170>
  428ef0:	cmp	w0, #0x2
  428ef4:	b.eq	428e3c <ferror@plt+0x270fc>  // b.none
  428ef8:	cmp	w0, #0x8
  428efc:	b.ne	428eb0 <ferror@plt+0x27170>  // b.any
  428f00:	mov	x0, x26
  428f04:	adrp	x1, 408000 <ferror@plt+0x62c0>
  428f08:	add	x1, x1, #0xc28
  428f0c:	bl	418e48 <ferror@plt+0x17108>
  428f10:	ldr	x1, [x26, #112]
  428f14:	cmp	w0, #0x0
  428f18:	cset	w28, ne  // ne = any
  428f1c:	cbz	x1, 429764 <ferror@plt+0x27a24>
  428f20:	adrp	x1, 460000 <warn@@Base+0x10640>
  428f24:	mov	x0, x26
  428f28:	add	x1, x1, #0xf50
  428f2c:	bl	406540 <ferror@plt+0x4800>
  428f30:	cbz	x0, 428f5c <ferror@plt+0x2721c>
  428f34:	ldr	x19, [x0, #32]
  428f38:	cmp	x19, #0x18
  428f3c:	b.eq	42a970 <ferror@plt+0x28c30>  // b.none
  428f40:	adrp	x1, 460000 <warn@@Base+0x10640>
  428f44:	add	x1, x1, #0xf60
  428f48:	mov	w2, #0x5                   	// #5
  428f4c:	mov	x0, #0x0                   	// #0
  428f50:	mov	w28, #0x0                   	// #0
  428f54:	bl	401c70 <dcgettext@plt>
  428f58:	bl	44f3e8 <error@@Base>
  428f5c:	ldur	x22, [x25, #-256]
  428f60:	cbz	x22, 42adc8 <ferror@plt+0x29088>
  428f64:	ldur	x1, [x25, #-248]
  428f68:	lsl	x1, x1, #4
  428f6c:	add	x0, x22, x1
  428f70:	cmp	x22, x0
  428f74:	b.cs	42bc60 <ferror@plt+0x29f20>  // b.hs, b.nlast
  428f78:	mov	x3, #0xa                   	// #10
  428f7c:	mov	x4, #0x13                  	// #19
  428f80:	mov	x19, #0x29                  	// #41
  428f84:	mov	x23, #0x32                  	// #50
  428f88:	mov	x21, #0x10                  	// #16
  428f8c:	mov	x20, x22
  428f90:	mov	x5, x22
  428f94:	mov	x0, #0x0                   	// #0
  428f98:	mov	x27, #0x0                   	// #0
  428f9c:	mov	x22, x0
  428fa0:	movk	x3, #0x7000, lsl #16
  428fa4:	movk	x4, #0x7000, lsl #16
  428fa8:	movk	x19, #0x7000, lsl #16
  428fac:	movk	x23, #0x7000, lsl #16
  428fb0:	movk	x21, #0x7000, lsl #16
  428fb4:	stp	xzr, xzr, [sp, #144]
  428fb8:	stp	xzr, xzr, [sp, #160]
  428fbc:	str	xzr, [sp, #176]
  428fc0:	stp	xzr, xzr, [sp, #192]
  428fc4:	stp	xzr, xzr, [sp, #208]
  428fc8:	stp	xzr, xzr, [sp, #224]
  428fcc:	b	428ff8 <ferror@plt+0x272b8>
  428fd0:	cmp	x0, #0x3
  428fd4:	b.eq	429fa0 <ferror@plt+0x28260>  // b.none
  428fd8:	cmp	x0, #0x14
  428fdc:	b.ne	429800 <ferror@plt+0x27ac0>  // b.any
  428fe0:	ldr	x0, [x20, #8]
  428fe4:	str	x0, [sp, #200]
  428fe8:	add	x20, x20, #0x10
  428fec:	add	x0, x5, x1
  428ff0:	cmp	x20, x0
  428ff4:	b.cs	429ae0 <ferror@plt+0x27da0>  // b.hs, b.nlast
  428ff8:	ldr	x0, [x20]
  428ffc:	cbz	x0, 429ae0 <ferror@plt+0x27da0>
  429000:	cmp	x0, x3
  429004:	b.eq	429fd0 <ferror@plt+0x28290>  // b.none
  429008:	b.hi	4297d0 <ferror@plt+0x27a90>  // b.pmore
  42900c:	cmp	x0, #0x17
  429010:	b.eq	429f94 <ferror@plt+0x28254>  // b.none
  429014:	b.ls	428fd0 <ferror@plt+0x27290>  // b.plast
  429018:	mov	x2, #0x8                   	// #8
  42901c:	movk	x2, #0x7000, lsl #16
  429020:	cmp	x0, x2
  429024:	b.eq	429fb4 <ferror@plt+0x28274>  // b.none
  429028:	add	x2, x2, #0x1
  42902c:	cmp	x0, x2
  429030:	b.ne	428fe8 <ferror@plt+0x272a8>  // b.any
  429034:	ldr	x1, [x20, #8]
  429038:	add	x2, x22, x22, lsl #2
  42903c:	mov	x0, x26
  429040:	lsl	x2, x2, #2
  429044:	bl	4110c0 <ferror@plt+0xf380>
  429048:	str	x0, [sp, #224]
  42904c:	ldur	x1, [x25, #-248]
  429050:	mov	x3, #0xa                   	// #10
  429054:	mov	x4, #0x13                  	// #19
  429058:	lsl	x1, x1, #4
  42905c:	movk	x3, #0x7000, lsl #16
  429060:	movk	x4, #0x7000, lsl #16
  429064:	ldur	x5, [x25, #-256]
  429068:	b	428fe8 <ferror@plt+0x272a8>
  42906c:	cmp	w0, #0x69
  429070:	b.eq	4296e0 <ferror@plt+0x279a0>  // b.none
  429074:	cmp	w0, #0x8c
  429078:	b.ne	428eb0 <ferror@plt+0x27170>  // b.any
  42907c:	mov	w2, #0x3                   	// #3
  429080:	mov	x0, x26
  429084:	adrp	x4, 40e000 <ferror@plt+0xc2c0>
  429088:	movk	w2, #0x7000, lsl #16
  42908c:	add	x4, x4, #0x540
  429090:	adrp	x3, 40e000 <ferror@plt+0xc2c0>
  429094:	adrp	x1, 461000 <warn@@Base+0x11640>
  429098:	add	x3, x3, #0x6d8
  42909c:	add	x1, x1, #0xd48
  4290a0:	bl	418848 <ferror@plt+0x16b08>
  4290a4:	mov	w28, w0
  4290a8:	ldur	x22, [x25, #-256]
  4290ac:	b	428cac <ferror@plt+0x26f6c>
  4290b0:	adrp	x0, 460000 <warn@@Base+0x10640>
  4290b4:	add	x0, x0, #0xbb8
  4290b8:	bl	401cc0 <printf@plt>
  4290bc:	tbz	w20, #3, 428aa8 <ferror@plt+0x26d68>
  4290c0:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4290c4:	add	x0, x0, #0x9e0
  4290c8:	bl	401cc0 <printf@plt>
  4290cc:	b	428aa8 <ferror@plt+0x26d68>
  4290d0:	adrp	x0, 460000 <warn@@Base+0x10640>
  4290d4:	add	x0, x0, #0xba8
  4290d8:	bl	401cc0 <printf@plt>
  4290dc:	tbz	w20, #2, 428aa4 <ferror@plt+0x26d64>
  4290e0:	b	4290b0 <ferror@plt+0x27370>
  4290e4:	adrp	x0, 45e000 <warn@@Base+0xe640>
  4290e8:	add	x0, x0, #0xa58
  4290ec:	bl	401cc0 <printf@plt>
  4290f0:	tbz	w20, #1, 428aa0 <ferror@plt+0x26d60>
  4290f4:	b	4290d0 <ferror@plt+0x27390>
  4290f8:	mov	x0, x26
  4290fc:	bl	419ac8 <ferror@plt+0x17d88>
  429100:	cmp	w0, #0x0
  429104:	csel	w28, w28, wzr, ne  // ne = any
  429108:	b	428ae0 <ferror@plt+0x26da0>
  42910c:	ldr	w1, [x26, #100]
  429110:	str	wzr, [sp, #136]
  429114:	b	428b58 <ferror@plt+0x26e18>
  429118:	stp	wzr, wzr, [x25, #-228]
  42911c:	str	wzr, [x24, #3824]
  429120:	b	428888 <ferror@plt+0x26b48>
  429124:	ldr	x19, [x26, #120]
  429128:	cbz	x19, 429748 <ferror@plt+0x27a08>
  42912c:	mov	w1, #0x1                   	// #1
  429130:	mov	w20, #0x0                   	// #0
  429134:	mov	w21, w1
  429138:	b	42914c <ferror@plt+0x2740c>
  42913c:	add	w20, w20, #0x1
  429140:	add	x19, x19, #0x40
  429144:	cmp	w20, w0
  429148:	b.cs	429670 <ferror@plt+0x27930>  // b.hs, b.nlast
  42914c:	ldr	x1, [x19]
  429150:	cmp	x1, #0x4
  429154:	b.ne	42913c <ferror@plt+0x273fc>  // b.any
  429158:	ldr	x3, [x19, #40]
  42915c:	cbz	x3, 4292d4 <ferror@plt+0x27594>
  429160:	ldr	x2, [x19, #16]
  429164:	mov	x0, x26
  429168:	ldr	x4, [x19, #56]
  42916c:	mov	x1, #0x0                   	// #0
  429170:	bl	423c60 <ferror@plt+0x21f20>
  429174:	cbz	w0, 4292d0 <ferror@plt+0x27590>
  429178:	ldr	w0, [x26, #92]
  42917c:	b	42913c <ferror@plt+0x273fc>
  429180:	mov	w28, #0x0                   	// #0
  429184:	b	428ac0 <ferror@plt+0x26d80>
  429188:	mov	w2, #0x5                   	// #5
  42918c:	adrp	x1, 460000 <warn@@Base+0x10640>
  429190:	mov	x0, #0x0                   	// #0
  429194:	add	x1, x1, #0xa40
  429198:	bl	401c70 <dcgettext@plt>
  42919c:	mov	x19, x0
  4291a0:	ldrh	w0, [x26, #82]
  4291a4:	bl	403258 <ferror@plt+0x1518>
  4291a8:	mov	x1, x0
  4291ac:	mov	x0, x19
  4291b0:	bl	401cc0 <printf@plt>
  4291b4:	b	428960 <ferror@plt+0x26c20>
  4291b8:	cbz	w1, 4291f0 <ferror@plt+0x274b0>
  4291bc:	ldur	x0, [x25, #-248]
  4291c0:	cmp	x0, w1, uxth
  4291c4:	b.ls	4291f0 <ferror@plt+0x274b0>  // b.plast
  4291c8:	ldr	x3, [x24, #3176]
  4291cc:	cbz	x3, 4291f0 <ferror@plt+0x274b0>
  4291d0:	ldur	x0, [x25, #-256]
  4291d4:	ubfiz	x2, x1, #4, #16
  4291d8:	ldr	x4, [x24, #3184]
  4291dc:	add	x0, x0, x2
  4291e0:	ldr	x0, [x0, #8]
  4291e4:	cmp	x0, x4
  4291e8:	b.cc	429944 <ferror@plt+0x27c04>  // b.lo, b.ul, b.last
  4291ec:	nop
  4291f0:	adrp	x0, 460000 <warn@@Base+0x10640>
  4291f4:	add	x0, x0, #0xba0
  4291f8:	bl	401cc0 <printf@plt>
  4291fc:	tbz	w20, #0, 428a9c <ferror@plt+0x26d5c>
  429200:	b	4290e4 <ferror@plt+0x273a4>
  429204:	ldr	x3, [x21]
  429208:	adrp	x0, 460000 <warn@@Base+0x10640>
  42920c:	mov	x2, #0xb                   	// #11
  429210:	add	x0, x0, #0xb90
  429214:	mov	x1, #0x1                   	// #1
  429218:	bl	401c10 <fwrite@plt>
  42921c:	tbz	w20, #0, 428a9c <ferror@plt+0x26d5c>
  429220:	b	4290e4 <ferror@plt+0x273a4>
  429224:	ldr	x1, [sp, #152]
  429228:	mov	w2, #0x5                   	// #5
  42922c:	mov	x0, #0x0                   	// #0
  429230:	bl	401c70 <dcgettext@plt>
  429234:	bl	401cc0 <printf@plt>
  429238:	b	428a54 <ferror@plt+0x26d14>
  42923c:	add	x1, x0, x1
  429240:	mov	w0, #0x1e                  	// #30
  429244:	bl	404800 <ferror@plt+0x2ac0>
  429248:	b	428a54 <ferror@plt+0x26d14>
  42924c:	ldr	w28, [sp, #136]
  429250:	ldur	x22, [x25, #-256]
  429254:	b	428cb8 <ferror@plt+0x26f78>
  429258:	ldr	x1, [x26]
  42925c:	mov	x0, x26
  429260:	bl	44eae8 <ferror@plt+0x4cda8>
  429264:	mov	w19, w0
  429268:	ldr	w1, [x24, #3192]
  42926c:	cbz	w1, 429280 <ferror@plt+0x27540>
  429270:	mov	x0, x26
  429274:	bl	419ac8 <ferror@plt+0x17d88>
  429278:	cmp	w0, #0x0
  42927c:	csel	w28, w28, wzr, ne  // ne = any
  429280:	cbz	w19, 428ae0 <ferror@plt+0x26da0>
  429284:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  429288:	ldr	x19, [x0, #1936]
  42928c:	cbz	x19, 428ae0 <ferror@plt+0x26da0>
  429290:	ldr	x0, [x19]
  429294:	bl	426690 <ferror@plt+0x24950>
  429298:	cbz	w0, 4292b0 <ferror@plt+0x27570>
  42929c:	ldr	w0, [x24, #3192]
  4292a0:	cbz	w0, 4292b4 <ferror@plt+0x27574>
  4292a4:	ldr	x0, [x19]
  4292a8:	bl	419ac8 <ferror@plt+0x17d88>
  4292ac:	cbnz	w0, 4292b4 <ferror@plt+0x27574>
  4292b0:	mov	w28, #0x0                   	// #0
  4292b4:	ldr	x19, [x19, #16]
  4292b8:	cbnz	x19, 429290 <ferror@plt+0x27550>
  4292bc:	b	428ae0 <ferror@plt+0x26da0>
  4292c0:	mov	x0, x26
  4292c4:	mov	w28, #0x1                   	// #1
  4292c8:	bl	422058 <ferror@plt+0x20318>
  4292cc:	b	4288a8 <ferror@plt+0x26b68>
  4292d0:	ldr	w0, [x26, #92]
  4292d4:	mov	w21, #0x0                   	// #0
  4292d8:	b	42913c <ferror@plt+0x273fc>
  4292dc:	ldr	w0, [x26, #100]
  4292e0:	mov	w1, #0x1                   	// #1
  4292e4:	ldr	x27, [x26, #112]
  4292e8:	str	wzr, [sp, #152]
  4292ec:	str	w1, [sp, #176]
  4292f0:	cmp	w0, #0x0
  4292f4:	ccmp	x27, #0x0, #0x4, ne  // ne = any
  4292f8:	mov	x21, #0x0                   	// #0
  4292fc:	b.eq	429964 <ferror@plt+0x27c24>  // b.none
  429300:	adrp	x1, 460000 <warn@@Base+0x10640>
  429304:	adrp	x0, 460000 <warn@@Base+0x10640>
  429308:	add	x1, x1, #0xbc0
  42930c:	add	x0, x0, #0xd48
  429310:	str	w28, [sp, #208]
  429314:	mov	x28, x27
  429318:	stp	x1, x0, [sp, #216]
  42931c:	b	429360 <ferror@plt+0x27620>
  429320:	ldrh	w0, [x26, #82]
  429324:	mov	w2, #0x57                  	// #87
  429328:	mov	w1, #0x9080                	// #36992
  42932c:	cmp	w0, #0x24
  429330:	ccmp	w0, w2, #0x4, ne  // ne = any
  429334:	ccmp	w0, w1, #0x4, ne  // ne = any
  429338:	b.ne	42934c <ferror@plt+0x2760c>  // b.any
  42933c:	ldr	w1, [x28, #4]
  429340:	mov	w0, #0xa0000000            	// #-1610612736
  429344:	cmp	w1, w0
  429348:	b.eq	4293a0 <ferror@plt+0x27660>  // b.none
  42934c:	ldr	w0, [x26, #100]
  429350:	add	x21, x21, #0x1
  429354:	add	x28, x28, #0x50
  429358:	cmp	x21, x0
  42935c:	b.cs	429654 <ferror@plt+0x27914>  // b.hs, b.nlast
  429360:	ldr	w0, [x28, #4]
  429364:	cmp	w0, #0x7
  429368:	b.ne	429320 <ferror@plt+0x275e0>  // b.any
  42936c:	ldr	x3, [x28, #32]
  429370:	cbz	x3, 42938c <ferror@plt+0x2764c>
  429374:	ldr	x2, [x28, #24]
  429378:	mov	x1, x28
  42937c:	ldr	x4, [x28, #48]
  429380:	mov	x0, x26
  429384:	bl	423c60 <ferror@plt+0x21f20>
  429388:	cbnz	w0, 429390 <ferror@plt+0x27650>
  42938c:	str	wzr, [sp, #176]
  429390:	ldr	w0, [sp, #152]
  429394:	add	w0, w0, #0x1
  429398:	str	w0, [sp, #152]
  42939c:	b	429320 <ferror@plt+0x275e0>
  4293a0:	ldr	x20, [x28, #32]
  4293a4:	cbz	x20, 429640 <ferror@plt+0x27900>
  4293a8:	ldr	x1, [sp, #216]
  4293ac:	mov	w2, #0x5                   	// #5
  4293b0:	ldr	x19, [x28, #24]
  4293b4:	mov	x0, #0x0                   	// #0
  4293b8:	bl	401c70 <dcgettext@plt>
  4293bc:	mov	x5, x0
  4293c0:	mov	x4, x20
  4293c4:	mov	x2, x19
  4293c8:	add	x1, x26, #0x10
  4293cc:	add	x0, x26, #0x8
  4293d0:	mov	x3, #0x1                   	// #1
  4293d4:	bl	4103d0 <ferror@plt+0xe690>
  4293d8:	str	x0, [sp, #160]
  4293dc:	mov	x22, x0
  4293e0:	cbz	x0, 429640 <ferror@plt+0x27900>
  4293e4:	add	x23, x22, x20
  4293e8:	mov	w2, #0x5                   	// #5
  4293ec:	adrp	x1, 460000 <warn@@Base+0x10640>
  4293f0:	mov	x0, #0x0                   	// #0
  4293f4:	add	x1, x1, #0xbd0
  4293f8:	str	x23, [sp, #136]
  4293fc:	bl	401c70 <dcgettext@plt>
  429400:	mov	x2, x20
  429404:	mov	x1, x19
  429408:	bl	401cc0 <printf@plt>
  42940c:	add	x0, x22, #0xd
  429410:	cmp	x23, x0
  429414:	b.ls	42b994 <ferror@plt+0x29c54>  // b.plast
  429418:	adrp	x0, 460000 <warn@@Base+0x10640>
  42941c:	add	x0, x0, #0xc28
  429420:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  429424:	add	x27, x27, #0x398
  429428:	str	x0, [sp, #192]
  42942c:	mov	w0, #0x1                   	// #1
  429430:	str	w0, [sp, #200]
  429434:	ldr	x23, [sp, #160]
  429438:	b	429468 <ferror@plt+0x27728>
  42943c:	ldr	x2, [sp, #144]
  429440:	adrp	x0, 460000 <warn@@Base+0x10640>
  429444:	mov	x1, x20
  429448:	add	x0, x0, #0xdf8
  42944c:	str	wzr, [sp, #200]
  429450:	bl	401cc0 <printf@plt>
  429454:	ldr	x1, [sp, #136]
  429458:	add	x0, x19, #0xd
  42945c:	cmp	x1, x0
  429460:	b.ls	429630 <ferror@plt+0x278f0>  // b.plast
  429464:	mov	x23, x19
  429468:	ldr	x2, [x27]
  42946c:	add	x3, x23, #0xc
  429470:	mov	w1, #0x4                   	// #4
  429474:	add	x0, x23, #0x8
  429478:	str	x3, [sp, #168]
  42947c:	blr	x2
  429480:	mov	x22, x0
  429484:	ldr	x2, [x27]
  429488:	mov	w1, #0x4                   	// #4
  42948c:	mov	x0, x23
  429490:	blr	x2
  429494:	mov	x20, x0
  429498:	ldr	x2, [x27]
  42949c:	mov	w1, #0x4                   	// #4
  4294a0:	add	x0, x23, #0x4
  4294a4:	blr	x2
  4294a8:	str	x0, [sp, #144]
  4294ac:	ldr	x3, [sp, #168]
  4294b0:	add	x1, x20, #0x3
  4294b4:	ldr	x0, [sp, #160]
  4294b8:	and	x1, x1, #0xfffffffffffffffc
  4294bc:	add	x5, x3, x1
  4294c0:	cmp	x0, x5
  4294c4:	ldr	x0, [sp, #136]
  4294c8:	ccmp	x0, x5, #0x0, ls  // ls = plast
  4294cc:	b.hi	4294f8 <ferror@plt+0x277b8>  // b.pmore
  4294d0:	ldr	x1, [sp, #192]
  4294d4:	mov	w2, #0x5                   	// #5
  4294d8:	mov	x0, #0x0                   	// #0
  4294dc:	str	x3, [sp, #184]
  4294e0:	bl	401c70 <dcgettext@plt>
  4294e4:	mov	x1, x20
  4294e8:	bl	44f9c0 <warn@@Base>
  4294ec:	ldr	x5, [sp, #168]
  4294f0:	mov	x20, #0x0                   	// #0
  4294f4:	ldr	x3, [sp, #184]
  4294f8:	ldr	x0, [sp, #144]
  4294fc:	add	x19, x0, #0x3
  429500:	ldr	x0, [sp, #136]
  429504:	and	x19, x19, #0xfffffffffffffffc
  429508:	add	x19, x5, x19
  42950c:	cmp	x0, x19
  429510:	ldr	x0, [sp, #160]
  429514:	ccmp	x0, x19, #0x2, cs  // cs = hs, nlast
  429518:	b.hi	42a29c <ferror@plt+0x2855c>  // b.pmore
  42951c:	ldr	x0, [sp, #136]
  429520:	add	x3, x3, x20
  429524:	cmp	x0, x3
  429528:	b.cc	4295ec <ferror@plt+0x278ac>  // b.lo, b.ul, b.last
  42952c:	tbnz	x20, #63, 4295ec <ferror@plt+0x278ac>
  429530:	cmp	w22, #0x4
  429534:	b.eq	4298a0 <ferror@plt+0x27b60>  // b.none
  429538:	b.hi	429770 <ferror@plt+0x27a30>  // b.pmore
  42953c:	cmp	w22, #0x2
  429540:	b.eq	42987c <ferror@plt+0x27b3c>  // b.none
  429544:	cmp	w22, #0x3
  429548:	b.ne	4297a4 <ferror@plt+0x27a64>  // b.any
  42954c:	adrp	x1, 460000 <warn@@Base+0x10640>
  429550:	mov	w2, #0x5                   	// #5
  429554:	add	x1, x1, #0xd28
  429558:	mov	x0, #0x0                   	// #0
  42955c:	str	x5, [sp, #168]
  429560:	bl	401c70 <dcgettext@plt>
  429564:	ldr	x5, [sp, #168]
  429568:	mov	x1, x0
  42956c:	nop
  429570:	adrp	x0, 459000 <warn@@Base+0x9640>
  429574:	add	x0, x0, #0xa58
  429578:	str	x5, [sp, #168]
  42957c:	bl	401cc0 <printf@plt>
  429580:	ldr	x1, [sp, #144]
  429584:	cmp	x1, #0x4
  429588:	b.ne	42943c <ferror@plt+0x276fc>  // b.any
  42958c:	ldr	x2, [x27]
  429590:	ldr	x5, [sp, #168]
  429594:	mov	x0, x5
  429598:	blr	x2
  42959c:	mov	x23, x0
  4295a0:	cbz	w0, 429928 <ferror@plt+0x27be8>
  4295a4:	cmp	x22, #0x3
  4295a8:	b.eq	429a88 <ferror@plt+0x27d48>  // b.none
  4295ac:	b.hi	429848 <ferror@plt+0x27b08>  // b.pmore
  4295b0:	cmp	x22, #0x1
  4295b4:	b.eq	429ab4 <ferror@plt+0x27d74>  // b.none
  4295b8:	cmp	x22, #0x2
  4295bc:	b.ne	42985c <ferror@plt+0x27b1c>  // b.any
  4295c0:	cmp	w0, #0x1
  4295c4:	b.eq	429ff8 <ferror@plt+0x282b8>  // b.none
  4295c8:	cmp	w0, #0x2
  4295cc:	b.ne	42985c <ferror@plt+0x27b1c>  // b.any
  4295d0:	adrp	x1, 460000 <warn@@Base+0x10640>
  4295d4:	add	x1, x1, #0xda8
  4295d8:	mov	w2, #0x5                   	// #5
  4295dc:	mov	x0, #0x0                   	// #0
  4295e0:	bl	401c70 <dcgettext@plt>
  4295e4:	bl	401cc0 <printf@plt>
  4295e8:	b	429454 <ferror@plt+0x27714>
  4295ec:	mov	w2, #0x5                   	// #5
  4295f0:	adrp	x1, 460000 <warn@@Base+0x10640>
  4295f4:	mov	x0, #0x0                   	// #0
  4295f8:	add	x1, x1, #0xcb8
  4295fc:	bl	401c70 <dcgettext@plt>
  429600:	ldr	x1, [sp, #160]
  429604:	sub	x1, x19, x1
  429608:	bl	44f9c0 <warn@@Base>
  42960c:	mov	w2, #0x5                   	// #5
  429610:	adrp	x1, 460000 <warn@@Base+0x10640>
  429614:	mov	x0, #0x0                   	// #0
  429618:	add	x1, x1, #0xc88
  42961c:	bl	401c70 <dcgettext@plt>
  429620:	ldr	x3, [sp, #144]
  429624:	mov	x2, x20
  429628:	mov	x1, x22
  42962c:	bl	44f9c0 <warn@@Base>
  429630:	ldr	x0, [sp, #160]
  429634:	bl	401bc0 <free@plt>
  429638:	ldr	w0, [sp, #200]
  42963c:	cbnz	w0, 429644 <ferror@plt+0x27904>
  429640:	str	wzr, [sp, #176]
  429644:	ldr	w0, [sp, #152]
  429648:	add	w0, w0, #0x1
  42964c:	str	w0, [sp, #152]
  429650:	b	42934c <ferror@plt+0x2760c>
  429654:	ldr	w0, [sp, #152]
  429658:	ldr	w28, [sp, #208]
  42965c:	cbz	w0, 429964 <ferror@plt+0x27c24>
  429660:	ldr	w0, [sp, #176]
  429664:	cmp	w0, #0x0
  429668:	csel	w28, w28, wzr, ne  // ne = any
  42966c:	b	428b14 <ferror@plt+0x26dd4>
  429670:	str	w21, [sp, #176]
  429674:	b	429660 <ferror@plt+0x27920>
  429678:	ldur	w19, [x25, #-120]
  42967c:	mov	w4, #0x5                   	// #5
  429680:	adrp	x2, 460000 <warn@@Base+0x10640>
  429684:	adrp	x1, 460000 <warn@@Base+0x10640>
  429688:	add	x2, x2, #0xa98
  42968c:	add	x1, x1, #0xad8
  429690:	mov	w3, w19
  429694:	mov	x0, #0x0                   	// #0
  429698:	bl	401c20 <dcngettext@plt>
  42969c:	ldur	x1, [x25, #-128]
  4296a0:	mov	w2, w19
  4296a4:	bl	401cc0 <printf@plt>
  4296a8:	b	428998 <ferror@plt+0x26c58>
  4296ac:	mov	w2, #0x3                   	// #3
  4296b0:	mov	x0, x26
  4296b4:	adrp	x4, 40e000 <ferror@plt+0xc2c0>
  4296b8:	movk	w2, #0x7000, lsl #16
  4296bc:	add	x4, x4, #0x540
  4296c0:	adrp	x3, 40d000 <ferror@plt+0xb2c0>
  4296c4:	adrp	x1, 461000 <warn@@Base+0x11640>
  4296c8:	add	x3, x3, #0x40
  4296cc:	add	x1, x1, #0xc98
  4296d0:	bl	418848 <ferror@plt+0x16b08>
  4296d4:	mov	w28, w0
  4296d8:	ldur	x22, [x25, #-256]
  4296dc:	b	428cac <ferror@plt+0x26f6c>
  4296e0:	mov	w2, #0x3                   	// #3
  4296e4:	mov	x0, x26
  4296e8:	adrp	x4, 40e000 <ferror@plt+0xc2c0>
  4296ec:	movk	w2, #0x7000, lsl #16
  4296f0:	add	x4, x4, #0x48
  4296f4:	adrp	x3, 40d000 <ferror@plt+0xb2c0>
  4296f8:	adrp	x1, 461000 <warn@@Base+0x11640>
  4296fc:	add	x3, x3, #0x770
  429700:	add	x1, x1, #0xc90
  429704:	bl	418848 <ferror@plt+0x16b08>
  429708:	mov	w28, w0
  42970c:	ldur	x22, [x25, #-256]
  429710:	b	428cac <ferror@plt+0x26f6c>
  429714:	mov	w2, #0x3                   	// #3
  429718:	mov	x0, x26
  42971c:	adrp	x4, 40e000 <ferror@plt+0xc2c0>
  429720:	movk	w2, #0x7000, lsl #16
  429724:	add	x4, x4, #0x540
  429728:	adrp	x3, 420000 <ferror@plt+0x1e2c0>
  42972c:	adrp	x1, 460000 <warn@@Base+0x10640>
  429730:	add	x3, x3, #0x768
  429734:	add	x1, x1, #0xf48
  429738:	bl	418848 <ferror@plt+0x16b08>
  42973c:	mov	w28, w0
  429740:	ldur	x22, [x25, #-256]
  429744:	b	428cac <ferror@plt+0x26f6c>
  429748:	mov	x0, x26
  42974c:	bl	410cf8 <ferror@plt+0xefb8>
  429750:	cbz	w0, 428b14 <ferror@plt+0x26dd4>
  429754:	ldr	w0, [x26, #92]
  429758:	cbz	w0, 428b14 <ferror@plt+0x26dd4>
  42975c:	ldr	x19, [x26, #120]
  429760:	b	42912c <ferror@plt+0x273ec>
  429764:	ldur	x22, [x25, #-256]
  429768:	cbnz	x22, 428f64 <ferror@plt+0x27224>
  42976c:	b	428cac <ferror@plt+0x26f6c>
  429770:	cmp	w22, #0x5
  429774:	b.eq	4298fc <ferror@plt+0x27bbc>  // b.none
  429778:	cmp	w22, #0x6
  42977c:	b.ne	4298c0 <ferror@plt+0x27b80>  // b.any
  429780:	adrp	x1, 460000 <warn@@Base+0x10640>
  429784:	mov	w2, #0x5                   	// #5
  429788:	add	x1, x1, #0xd78
  42978c:	mov	x0, #0x0                   	// #0
  429790:	str	x5, [sp, #168]
  429794:	bl	401c70 <dcgettext@plt>
  429798:	mov	x1, x0
  42979c:	ldr	x5, [sp, #168]
  4297a0:	b	429570 <ferror@plt+0x27830>
  4297a4:	cmp	w22, #0x1
  4297a8:	b.ne	4298c0 <ferror@plt+0x27b80>  // b.any
  4297ac:	adrp	x1, 460000 <warn@@Base+0x10640>
  4297b0:	mov	w2, #0x5                   	// #5
  4297b4:	add	x1, x1, #0xce8
  4297b8:	mov	x0, #0x0                   	// #0
  4297bc:	str	x5, [sp, #168]
  4297c0:	bl	401c70 <dcgettext@plt>
  4297c4:	mov	x1, x0
  4297c8:	ldr	x5, [sp, #168]
  4297cc:	b	429570 <ferror@plt+0x27830>
  4297d0:	cmp	x0, x4
  4297d4:	b.eq	429f88 <ferror@plt+0x28248>  // b.none
  4297d8:	b.hi	42982c <ferror@plt+0x27aec>  // b.pmore
  4297dc:	cmp	x0, x21
  4297e0:	b.eq	429fac <ferror@plt+0x2826c>  // b.none
  4297e4:	mov	x2, #0x11                  	// #17
  4297e8:	movk	x2, #0x7000, lsl #16
  4297ec:	cmp	x0, x2
  4297f0:	b.ne	429814 <ferror@plt+0x27ad4>  // b.any
  4297f4:	ldr	x0, [x20, #8]
  4297f8:	str	x0, [sp, #160]
  4297fc:	b	428fe8 <ferror@plt+0x272a8>
  429800:	cmp	x0, #0x2
  429804:	b.ne	428fe8 <ferror@plt+0x272a8>  // b.any
  429808:	ldr	x0, [x20, #8]
  42980c:	str	x0, [sp, #176]
  429810:	b	428fe8 <ferror@plt+0x272a8>
  429814:	mov	x2, #0xb                   	// #11
  429818:	movk	x2, #0x7000, lsl #16
  42981c:	cmp	x0, x2
  429820:	b.ne	428fe8 <ferror@plt+0x272a8>  // b.any
  429824:	ldr	x27, [x20, #8]
  429828:	b	428fe8 <ferror@plt+0x272a8>
  42982c:	cmp	x0, x19
  429830:	b.eq	429f6c <ferror@plt+0x2822c>  // b.none
  429834:	cmp	x0, x23
  429838:	b.ne	428fe8 <ferror@plt+0x272a8>  // b.any
  42983c:	ldr	x0, [x20, #8]
  429840:	str	x0, [sp, #152]
  429844:	b	428fe8 <ferror@plt+0x272a8>
  429848:	sub	x4, x22, #0x4
  42984c:	cmp	x4, #0x2
  429850:	b.hi	42985c <ferror@plt+0x27b1c>  // b.pmore
  429854:	cmp	w0, #0x1
  429858:	b.eq	42afb4 <ferror@plt+0x29274>  // b.none
  42985c:	mov	w2, #0x5                   	// #5
  429860:	adrp	x1, 460000 <warn@@Base+0x10640>
  429864:	mov	x0, #0x0                   	// #0
  429868:	add	x1, x1, #0xde0
  42986c:	bl	401c70 <dcgettext@plt>
  429870:	mov	w1, w23
  429874:	bl	401cc0 <printf@plt>
  429878:	b	42943c <ferror@plt+0x276fc>
  42987c:	adrp	x1, 460000 <warn@@Base+0x10640>
  429880:	mov	w2, #0x5                   	// #5
  429884:	add	x1, x1, #0xd08
  429888:	mov	x0, #0x0                   	// #0
  42988c:	str	x5, [sp, #168]
  429890:	bl	401c70 <dcgettext@plt>
  429894:	mov	x1, x0
  429898:	ldr	x5, [sp, #168]
  42989c:	b	429570 <ferror@plt+0x27830>
  4298a0:	ldr	x1, [sp, #224]
  4298a4:	mov	w2, #0x5                   	// #5
  4298a8:	mov	x0, #0x0                   	// #0
  4298ac:	str	x5, [sp, #168]
  4298b0:	bl	401c70 <dcgettext@plt>
  4298b4:	mov	x1, x0
  4298b8:	ldr	x5, [sp, #168]
  4298bc:	b	429570 <ferror@plt+0x27830>
  4298c0:	add	x23, x25, #0x160
  4298c4:	mov	w2, #0x5                   	// #5
  4298c8:	adrp	x1, 457000 <warn@@Base+0x7640>
  4298cc:	mov	x0, #0x0                   	// #0
  4298d0:	add	x1, x1, #0xb28
  4298d4:	str	x5, [sp, #168]
  4298d8:	bl	401c70 <dcgettext@plt>
  4298dc:	mov	x2, x0
  4298e0:	mov	x1, #0x40                  	// #64
  4298e4:	mov	w3, w22
  4298e8:	mov	x0, x23
  4298ec:	bl	4019e0 <snprintf@plt>
  4298f0:	mov	x1, x23
  4298f4:	ldr	x5, [sp, #168]
  4298f8:	b	429570 <ferror@plt+0x27830>
  4298fc:	mov	w2, w22
  429900:	adrp	x1, 460000 <warn@@Base+0x10640>
  429904:	mov	x0, #0x0                   	// #0
  429908:	add	x1, x1, #0xd68
  42990c:	str	x5, [sp, #168]
  429910:	bl	401c70 <dcgettext@plt>
  429914:	mov	x1, x0
  429918:	ldr	x5, [sp, #168]
  42991c:	b	429570 <ferror@plt+0x27830>
  429920:	str	w28, [sp, #136]
  429924:	b	428c64 <ferror@plt+0x26f24>
  429928:	adrp	x1, 460000 <warn@@Base+0x10640>
  42992c:	add	x1, x1, #0xd88
  429930:	mov	w2, #0x5                   	// #5
  429934:	mov	x0, #0x0                   	// #0
  429938:	bl	401c70 <dcgettext@plt>
  42993c:	bl	401cc0 <printf@plt>
  429940:	b	429454 <ferror@plt+0x27714>
  429944:	add	x1, x3, x0
  429948:	mov	w0, #0xa                   	// #10
  42994c:	bl	404800 <ferror@plt+0x2ac0>
  429950:	ldr	x1, [x21]
  429954:	mov	w0, #0x20                  	// #32
  429958:	bl	401990 <putc@plt>
  42995c:	tbz	w20, #0, 428a9c <ferror@plt+0x26d5c>
  429960:	b	4290e4 <ferror@plt+0x273a4>
  429964:	ldr	x19, [x26, #120]
  429968:	cbz	x19, 42a014 <ferror@plt+0x282d4>
  42996c:	ldr	w0, [x26, #92]
  429970:	cbz	w0, 428b14 <ferror@plt+0x26dd4>
  429974:	mov	w1, #0x1                   	// #1
  429978:	mov	w20, #0x0                   	// #0
  42997c:	mov	w21, w1
  429980:	b	429994 <ferror@plt+0x27c54>
  429984:	add	w20, w20, #0x1
  429988:	add	x19, x19, #0x40
  42998c:	cmp	w20, w0
  429990:	b.cs	429670 <ferror@plt+0x27930>  // b.hs, b.nlast
  429994:	ldr	x1, [x19]
  429998:	cmp	x1, #0x4
  42999c:	b.ne	429984 <ferror@plt+0x27c44>  // b.any
  4299a0:	ldr	x3, [x19, #40]
  4299a4:	cbz	x3, 429ca0 <ferror@plt+0x27f60>
  4299a8:	ldr	x2, [x19, #16]
  4299ac:	mov	x0, x26
  4299b0:	ldr	x4, [x19, #56]
  4299b4:	mov	x1, #0x0                   	// #0
  4299b8:	bl	423c60 <ferror@plt+0x21f20>
  4299bc:	cbnz	w0, 4299c4 <ferror@plt+0x27c84>
  4299c0:	mov	w21, #0x0                   	// #0
  4299c4:	ldr	w0, [x26, #92]
  4299c8:	b	429984 <ferror@plt+0x27c44>
  4299cc:	mov	x0, x26
  4299d0:	adrp	x1, 40d000 <ferror@plt+0xb2c0>
  4299d4:	add	x1, x1, #0xbf0
  4299d8:	bl	418e48 <ferror@plt+0x17108>
  4299dc:	mov	w28, w0
  4299e0:	ldur	x22, [x25, #-256]
  4299e4:	b	428cac <ferror@plt+0x26f6c>
  4299e8:	ldr	x0, [x26, #112]
  4299ec:	cbz	x0, 42924c <ferror@plt+0x2750c>
  4299f0:	mov	x0, x26
  4299f4:	adrp	x1, 461000 <warn@@Base+0x11640>
  4299f8:	add	x1, x1, #0xca0
  4299fc:	bl	406540 <ferror@plt+0x4800>
  429a00:	mov	x19, x0
  429a04:	cbz	x0, 42924c <ferror@plt+0x2750c>
  429a08:	adrp	x0, 461000 <warn@@Base+0x11640>
  429a0c:	add	x0, x0, #0xcb0
  429a10:	bl	401b70 <puts@plt>
  429a14:	ldr	x20, [x19, #32]
  429a18:	mov	w2, #0x5                   	// #5
  429a1c:	ldr	x19, [x19, #24]
  429a20:	adrp	x1, 461000 <warn@@Base+0x11640>
  429a24:	mov	x0, #0x0                   	// #0
  429a28:	add	x1, x1, #0xcd0
  429a2c:	bl	401c70 <dcgettext@plt>
  429a30:	mov	x5, x0
  429a34:	mov	x4, x20
  429a38:	mov	x2, x19
  429a3c:	add	x1, x26, #0x10
  429a40:	add	x0, x26, #0x8
  429a44:	mov	x3, #0x1                   	// #1
  429a48:	bl	4103d0 <ferror@plt+0xe690>
  429a4c:	cbz	x0, 42afd8 <ferror@plt+0x29298>
  429a50:	ldr	w0, [x0]
  429a54:	ldr	w28, [sp, #136]
  429a58:	and	w0, w0, #0x3
  429a5c:	cmp	w0, #0x2
  429a60:	b.eq	42b32c <ferror@plt+0x295ec>  // b.none
  429a64:	cmp	w0, #0x3
  429a68:	b.eq	42b318 <ferror@plt+0x295d8>  // b.none
  429a6c:	cmp	w0, #0x1
  429a70:	b.eq	42b3d4 <ferror@plt+0x29694>  // b.none
  429a74:	adrp	x0, 461000 <warn@@Base+0x11640>
  429a78:	add	x0, x0, #0xce8
  429a7c:	bl	401b70 <puts@plt>
  429a80:	ldur	x22, [x25, #-256]
  429a84:	b	428cb8 <ferror@plt+0x26f78>
  429a88:	cmp	w0, #0x1
  429a8c:	b.eq	42a2bc <ferror@plt+0x2857c>  // b.none
  429a90:	cmp	w0, #0x2
  429a94:	b.ne	42985c <ferror@plt+0x27b1c>  // b.any
  429a98:	adrp	x1, 460000 <warn@@Base+0x10640>
  429a9c:	add	x1, x1, #0xdc8
  429aa0:	mov	w2, #0x5                   	// #5
  429aa4:	mov	x0, #0x0                   	// #0
  429aa8:	bl	401c70 <dcgettext@plt>
  429aac:	bl	401cc0 <printf@plt>
  429ab0:	b	429454 <ferror@plt+0x27714>
  429ab4:	cmp	w0, #0x1
  429ab8:	b.eq	429fdc <ferror@plt+0x2829c>  // b.none
  429abc:	cmp	w0, #0x2
  429ac0:	b.ne	42985c <ferror@plt+0x27b1c>  // b.any
  429ac4:	adrp	x1, 459000 <warn@@Base+0x9640>
  429ac8:	add	x1, x1, #0xe90
  429acc:	mov	w2, #0x5                   	// #5
  429ad0:	mov	x0, #0x0                   	// #0
  429ad4:	bl	401c70 <dcgettext@plt>
  429ad8:	bl	401cc0 <printf@plt>
  429adc:	b	429454 <ferror@plt+0x27714>
  429ae0:	ldr	x0, [sp, #224]
  429ae4:	str	x22, [sp, #184]
  429ae8:	cmp	x0, #0x0
  429aec:	ldr	x0, [sp, #184]
  429af0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  429af4:	b.eq	429b00 <ferror@plt+0x27dc0>  // b.none
  429af8:	ldur	w0, [x25, #-148]
  429afc:	cbnz	w0, 42afe4 <ferror@plt+0x292a4>
  429b00:	ldr	x0, [sp, #232]
  429b04:	cbz	x0, 429d6c <ferror@plt+0x2802c>
  429b08:	ldr	x6, [x26, #112]
  429b0c:	ldr	w0, [x26, #100]
  429b10:	cbz	x6, 42b350 <ferror@plt+0x29610>
  429b14:	cbz	w0, 42b350 <ferror@plt+0x29610>
  429b18:	sub	w0, w0, #0x1
  429b1c:	add	x1, x6, #0x50
  429b20:	mov	w3, #0x50                  	// #80
  429b24:	mov	w2, #0xd                   	// #13
  429b28:	mov	x22, x6
  429b2c:	movk	w2, #0x7000, lsl #16
  429b30:	umaddl	x0, w0, w3, x1
  429b34:	b	429b44 <ferror@plt+0x27e04>
  429b38:	add	x22, x22, #0x50
  429b3c:	cmp	x0, x22
  429b40:	b.eq	42b350 <ferror@plt+0x29610>  // b.none
  429b44:	ldr	w1, [x22, #4]
  429b48:	cmp	w1, w2
  429b4c:	b.ne	429b38 <ferror@plt+0x27df8>  // b.any
  429b50:	ldr	x19, [x22, #32]
  429b54:	cmp	x19, #0x7
  429b58:	b.ls	42b37c <ferror@plt+0x2963c>  // b.plast
  429b5c:	mov	w2, #0x5                   	// #5
  429b60:	adrp	x1, 461000 <warn@@Base+0x11640>
  429b64:	mov	x0, #0x0                   	// #0
  429b68:	add	x1, x1, #0x5a8
  429b6c:	bl	401c70 <dcgettext@plt>
  429b70:	mov	x5, x0
  429b74:	ldr	x2, [sp, #232]
  429b78:	mov	x4, x19
  429b7c:	add	x1, x26, #0x10
  429b80:	add	x0, x26, #0x8
  429b84:	mov	x3, #0x1                   	// #1
  429b88:	bl	4103d0 <ferror@plt+0xe690>
  429b8c:	str	x0, [sp, #184]
  429b90:	cbz	x0, 42b374 <ferror@plt+0x29634>
  429b94:	ldr	x0, [x22, #32]
  429b98:	mov	x1, #0x10                  	// #16
  429b9c:	lsr	x0, x0, #3
  429ba0:	bl	44e9c0 <ferror@plt+0x4cc80>
  429ba4:	adrp	x1, 461000 <warn@@Base+0x11640>
  429ba8:	add	x1, x1, #0x5b0
  429bac:	cbz	x0, 42b47c <ferror@plt+0x2973c>
  429bb0:	ldr	x4, [x22, #32]
  429bb4:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  429bb8:	mov	x3, #0x0                   	// #0
  429bbc:	mov	x20, x0
  429bc0:	add	x23, x23, #0x398
  429bc4:	mov	x19, x3
  429bc8:	str	x26, [sp, #224]
  429bcc:	mov	x26, x0
  429bd0:	str	wzr, [sp, #232]
  429bd4:	str	w28, [sp, #240]
  429bd8:	mov	x28, x27
  429bdc:	mov	x27, x4
  429be0:	b	429c10 <ferror@plt+0x27ed0>
  429be4:	ldr	x0, [x22, #32]
  429be8:	add	x19, x19, w1, uxtb
  429bec:	cmp	x19, x0
  429bf0:	b.hi	429c74 <ferror@plt+0x27f34>  // b.pmore
  429bf4:	sub	x0, x0, #0x8
  429bf8:	add	x20, x20, #0x10
  429bfc:	cmp	x19, x0
  429c00:	ldr	w0, [sp, #232]
  429c04:	add	w21, w0, #0x1
  429c08:	b.hi	42b494 <ferror@plt+0x29754>  // b.pmore
  429c0c:	str	w21, [sp, #232]
  429c10:	ldr	x2, [x23]
  429c14:	mov	w1, #0x1                   	// #1
  429c18:	ldr	x0, [sp, #184]
  429c1c:	add	x21, x0, x19
  429c20:	mov	x0, x21
  429c24:	blr	x2
  429c28:	strb	w0, [x20]
  429c2c:	mov	w1, #0x1                   	// #1
  429c30:	add	x0, x21, #0x1
  429c34:	ldr	x2, [x23]
  429c38:	blr	x2
  429c3c:	strb	w0, [x20, #1]
  429c40:	mov	w1, #0x2                   	// #2
  429c44:	add	x0, x21, #0x2
  429c48:	ldr	x2, [x23]
  429c4c:	blr	x2
  429c50:	ldr	x2, [x23]
  429c54:	strh	w0, [x20, #2]
  429c58:	mov	w1, #0x4                   	// #4
  429c5c:	add	x0, x21, #0x4
  429c60:	blr	x2
  429c64:	str	x0, [x20, #8]
  429c68:	ldrb	w1, [x20, #1]
  429c6c:	cmp	w1, #0x7
  429c70:	b.hi	429be4 <ferror@plt+0x27ea4>  // b.pmore
  429c74:	mov	w2, #0x5                   	// #5
  429c78:	adrp	x1, 461000 <warn@@Base+0x11640>
  429c7c:	mov	x0, #0x0                   	// #0
  429c80:	add	x1, x1, #0x5e8
  429c84:	ldr	x26, [sp, #224]
  429c88:	bl	401c70 <dcgettext@plt>
  429c8c:	ldrb	w1, [x20, #1]
  429c90:	mov	w28, #0x0                   	// #0
  429c94:	bl	44f3e8 <error@@Base>
  429c98:	ldur	x22, [x25, #-256]
  429c9c:	b	428cb8 <ferror@plt+0x26f78>
  429ca0:	mov	w21, #0x0                   	// #0
  429ca4:	b	429984 <ferror@plt+0x27c44>
  429ca8:	cmp	w1, #0x8
  429cac:	b.eq	42b7bc <ferror@plt+0x29a7c>  // b.none
  429cb0:	b.ls	42b6a4 <ferror@plt+0x29964>  // b.plast
  429cb4:	cmp	w1, #0x9
  429cb8:	b.eq	42b7f4 <ferror@plt+0x29ab4>  // b.none
  429cbc:	cmp	w1, #0xa
  429cc0:	b.ne	42b7d0 <ferror@plt+0x29a90>  // b.any
  429cc4:	ldur	x2, [x19, #-8]
  429cc8:	adrp	x0, 461000 <warn@@Base+0x11640>
  429ccc:	add	x0, x0, #0x868
  429cd0:	and	x1, x2, #0xffff
  429cd4:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  429cd8:	lsr	w2, w2, #16
  429cdc:	add	x21, x22, #0x488
  429ce0:	bl	401cc0 <printf@plt>
  429ce4:	add	x20, x19, #0x10
  429ce8:	ldr	x1, [sp, #184]
  429cec:	mov	x22, #0x8                   	// #8
  429cf0:	ldr	x2, [sp, #224]
  429cf4:	ldurb	w0, [x19, #-15]
  429cf8:	add	x1, x1, x2
  429cfc:	str	x1, [sp, #232]
  429d00:	cmp	w0, #0x8
  429d04:	b.ls	429d30 <ferror@plt+0x27ff0>  // b.plast
  429d08:	ldr	x0, [sp, #232]
  429d0c:	ldr	x1, [sp, #248]
  429d10:	ldrb	w0, [x0, x22]
  429d14:	ldrh	w1, [x1, w0, sxtw #1]
  429d18:	tbz	w1, #4, 42b700 <ferror@plt+0x299c0>
  429d1c:	bl	401cf0 <putchar@plt>
  429d20:	add	x22, x22, #0x1
  429d24:	ldurb	w0, [x19, #-15]
  429d28:	cmp	x22, x0
  429d2c:	b.cc	429d08 <ferror@plt+0x27fc8>  // b.lo, b.ul, b.last
  429d30:	ldr	x1, [x21]
  429d34:	mov	w0, #0xa                   	// #10
  429d38:	bl	4019a0 <fputc@plt>
  429d3c:	ldr	x2, [sp, #224]
  429d40:	mov	w0, w27
  429d44:	ldurb	w1, [x19, #-15]
  429d48:	add	x1, x2, x1
  429d4c:	str	x1, [sp, #224]
  429d50:	sub	w27, w27, #0x1
  429d54:	mov	x19, x20
  429d58:	cmp	w0, #0x0
  429d5c:	b.gt	42b518 <ferror@plt+0x297d8>
  429d60:	ldr	x0, [sp, #184]
  429d64:	ldr	x27, [sp, #264]
  429d68:	bl	401bc0 <free@plt>
  429d6c:	ldr	x0, [sp, #192]
  429d70:	cmp	x0, #0x0
  429d74:	ccmp	x27, #0x0, #0x4, ne  // ne = any
  429d78:	b.eq	42a2e4 <ferror@plt+0x285a4>  // b.none
  429d7c:	ldr	x0, [x24, #3160]
  429d80:	adrp	x1, 461000 <warn@@Base+0x11640>
  429d84:	add	x1, x1, #0x8b8
  429d88:	cbz	x0, 42b47c <ferror@plt+0x2973c>
  429d8c:	ldr	x0, [x26, #16]
  429d90:	cmp	x0, x27, lsl #3
  429d94:	b.cc	42b44c <ferror@plt+0x2970c>  // b.lo, b.ul, b.last
  429d98:	mov	x0, x27
  429d9c:	mov	x1, #0x8                   	// #8
  429da0:	bl	44e9c0 <ferror@plt+0x4cc80>
  429da4:	mov	x19, x0
  429da8:	cbz	x0, 42b474 <ferror@plt+0x29734>
  429dac:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  429db0:	adrp	x1, 461000 <warn@@Base+0x11640>
  429db4:	add	x20, x26, #0x8
  429db8:	add	x21, x26, #0x10
  429dbc:	ldr	w0, [x0, #1184]
  429dc0:	add	x1, x1, #0x958
  429dc4:	mov	w2, #0x5                   	// #5
  429dc8:	cbz	w0, 42b3e8 <ferror@plt+0x296a8>
  429dcc:	mov	x0, #0x0                   	// #0
  429dd0:	bl	401c70 <dcgettext@plt>
  429dd4:	ldr	x2, [sp, #192]
  429dd8:	mov	x5, x0
  429ddc:	mov	x1, x21
  429de0:	mov	x0, x20
  429de4:	mov	x3, x27
  429de8:	mov	x4, #0x4                   	// #4
  429dec:	bl	4103d0 <ferror@plt+0xe690>
  429df0:	mov	x20, x0
  429df4:	cbz	x0, 42afd8 <ferror@plt+0x29298>
  429df8:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  429dfc:	mov	x22, x0
  429e00:	add	x23, x23, #0x398
  429e04:	mov	x21, #0x0                   	// #0
  429e08:	ldr	x2, [x23]
  429e0c:	mov	x0, x22
  429e10:	mov	w1, #0x4                   	// #4
  429e14:	add	x22, x22, #0x4
  429e18:	blr	x2
  429e1c:	str	x0, [x19, x21, lsl #3]
  429e20:	add	x21, x21, #0x1
  429e24:	cmp	x21, x27
  429e28:	b.cc	429e08 <ferror@plt+0x280c8>  // b.lo, b.ul, b.last
  429e2c:	mov	x0, x20
  429e30:	bl	401bc0 <free@plt>
  429e34:	mov	x3, x27
  429e38:	adrp	x2, 461000 <warn@@Base+0x11640>
  429e3c:	add	x2, x2, #0x968
  429e40:	mov	w4, #0x5                   	// #5
  429e44:	adrp	x1, 461000 <warn@@Base+0x11640>
  429e48:	mov	x0, #0x0                   	// #0
  429e4c:	add	x1, x1, #0x998
  429e50:	bl	401c20 <dcngettext@plt>
  429e54:	mov	x1, x27
  429e58:	bl	401cc0 <printf@plt>
  429e5c:	adrp	x1, 461000 <warn@@Base+0x11640>
  429e60:	add	x1, x1, #0x9c8
  429e64:	mov	w2, #0x5                   	// #5
  429e68:	mov	x0, #0x0                   	// #0
  429e6c:	bl	401c70 <dcgettext@plt>
  429e70:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  429e74:	bl	401b70 <puts@plt>
  429e78:	adrp	x23, 457000 <warn@@Base+0x7640>
  429e7c:	adrp	x0, 461000 <warn@@Base+0x11640>
  429e80:	adrp	x22, 461000 <warn@@Base+0x11640>
  429e84:	add	x0, x0, #0x9f0
  429e88:	add	x21, x21, #0x488
  429e8c:	add	x23, x23, #0xfd0
  429e90:	add	x22, x22, #0xa18
  429e94:	mov	x20, #0x0                   	// #0
  429e98:	stp	x0, x26, [sp, #184]
  429e9c:	b	429ed0 <ferror@plt+0x28190>
  429ea0:	adrp	x1, 461000 <warn@@Base+0x11640>
  429ea4:	add	x1, x1, #0xa00
  429ea8:	mov	w2, #0x5                   	// #5
  429eac:	mov	x0, #0x0                   	// #0
  429eb0:	bl	401c70 <dcgettext@plt>
  429eb4:	bl	401cc0 <printf@plt>
  429eb8:	ldr	x1, [x21]
  429ebc:	add	x20, x20, #0x1
  429ec0:	mov	w0, #0xa                   	// #10
  429ec4:	bl	401990 <putc@plt>
  429ec8:	cmp	x20, x27
  429ecc:	b.cs	42a2d8 <ferror@plt+0x28598>  // b.hs, b.nlast
  429ed0:	ldr	x2, [x19, x20, lsl #3]
  429ed4:	mov	x1, x20
  429ed8:	ldr	x0, [sp, #184]
  429edc:	bl	401cc0 <printf@plt>
  429ee0:	ldr	x1, [x19, x20, lsl #3]
  429ee4:	ldr	x0, [x24, #3168]
  429ee8:	cmp	x1, x0
  429eec:	b.cs	429ea0 <ferror@plt+0x28160>  // b.hs, b.nlast
  429ef0:	ldr	x2, [x24, #3160]
  429ef4:	lsl	x1, x1, #5
  429ef8:	mov	x0, x23
  429efc:	add	x26, x2, x1
  429f00:	ldr	x1, [x2, x1]
  429f04:	str	x1, [sp, #224]
  429f08:	bl	401cc0 <printf@plt>
  429f0c:	ldr	w0, [x24]
  429f10:	ldr	x1, [sp, #224]
  429f14:	cbnz	w0, 42b3b4 <ferror@plt+0x29674>
  429f18:	ldr	x0, [x21]
  429f1c:	mov	x2, x1
  429f20:	adrp	x1, 458000 <warn@@Base+0x8640>
  429f24:	add	x1, x1, #0x88
  429f28:	bl	401d20 <fprintf@plt>
  429f2c:	ldr	x1, [x21]
  429f30:	mov	w0, #0x20                  	// #32
  429f34:	bl	401990 <putc@plt>
  429f38:	ldr	x1, [x24, #3176]
  429f3c:	cbz	x1, 429f50 <ferror@plt+0x28210>
  429f40:	ldr	x0, [x26, #16]
  429f44:	ldr	x2, [x24, #3184]
  429f48:	cmp	x0, x2
  429f4c:	b.cc	42b3c4 <ferror@plt+0x29684>  // b.lo, b.ul, b.last
  429f50:	mov	x1, x22
  429f54:	mov	w2, #0x5                   	// #5
  429f58:	mov	x0, #0x0                   	// #0
  429f5c:	bl	401c70 <dcgettext@plt>
  429f60:	ldr	x1, [x26, #16]
  429f64:	bl	401cc0 <printf@plt>
  429f68:	b	429eb8 <ferror@plt+0x28178>
  429f6c:	ldr	x1, [x20, #8]
  429f70:	mov	x0, x26
  429f74:	mov	x2, #0x0                   	// #0
  429f78:	bl	4110c0 <ferror@plt+0xf380>
  429f7c:	str	x0, [sp, #232]
  429f80:	ldur	x1, [x25, #-248]
  429f84:	b	429050 <ferror@plt+0x27310>
  429f88:	ldr	x0, [x20, #8]
  429f8c:	str	x0, [sp, #168]
  429f90:	b	428fe8 <ferror@plt+0x272a8>
  429f94:	ldr	x0, [x20, #8]
  429f98:	str	x0, [sp, #208]
  429f9c:	b	428fe8 <ferror@plt+0x272a8>
  429fa0:	ldr	x0, [x20, #8]
  429fa4:	str	x0, [sp, #144]
  429fa8:	b	428fe8 <ferror@plt+0x272a8>
  429fac:	ldr	x22, [x20, #8]
  429fb0:	b	428fe8 <ferror@plt+0x272a8>
  429fb4:	ldr	x1, [x20, #8]
  429fb8:	lsl	x2, x27, #2
  429fbc:	mov	x0, x26
  429fc0:	bl	4110c0 <ferror@plt+0xf380>
  429fc4:	str	x0, [sp, #192]
  429fc8:	ldur	x1, [x25, #-248]
  429fcc:	b	429050 <ferror@plt+0x27310>
  429fd0:	ldr	x0, [x20, #8]
  429fd4:	str	x0, [sp, #216]
  429fd8:	b	428fe8 <ferror@plt+0x272a8>
  429fdc:	adrp	x1, 45a000 <warn@@Base+0xa640>
  429fe0:	add	x1, x1, #0x50
  429fe4:	mov	w2, #0x5                   	// #5
  429fe8:	mov	x0, #0x0                   	// #0
  429fec:	bl	401c70 <dcgettext@plt>
  429ff0:	bl	401cc0 <printf@plt>
  429ff4:	b	429454 <ferror@plt+0x27714>
  429ff8:	adrp	x1, 460000 <warn@@Base+0x10640>
  429ffc:	add	x1, x1, #0xd98
  42a000:	mov	w2, #0x5                   	// #5
  42a004:	mov	x0, #0x0                   	// #0
  42a008:	bl	401c70 <dcgettext@plt>
  42a00c:	bl	401cc0 <printf@plt>
  42a010:	b	429454 <ferror@plt+0x27714>
  42a014:	mov	x0, x26
  42a018:	bl	410cf8 <ferror@plt+0xefb8>
  42a01c:	cbz	w0, 428b14 <ferror@plt+0x26dd4>
  42a020:	ldr	x19, [x26, #120]
  42a024:	b	42996c <ferror@plt+0x27c2c>
  42a028:	ldr	x3, [x23, #32]
  42a02c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  42a030:	movk	x0, #0xcccd
  42a034:	mov	w4, #0x5                   	// #5
  42a038:	ldr	x5, [x19, #32]
  42a03c:	umulh	x3, x3, x0
  42a040:	adrp	x2, 460000 <warn@@Base+0x10640>
  42a044:	add	x2, x2, #0xe88
  42a048:	mov	x1, x2
  42a04c:	mov	x0, #0x0                   	// #0
  42a050:	lsr	x19, x3, #4
  42a054:	str	x5, [sp, #184]
  42a058:	mov	x3, x19
  42a05c:	bl	401c20 <dcngettext@plt>
  42a060:	mov	x2, x23
  42a064:	mov	x22, x0
  42a068:	add	x1, x26, #0x88
  42a06c:	add	x0, x26, #0x80
  42a070:	bl	404c18 <ferror@plt+0x2ed8>
  42a074:	mov	x1, x0
  42a078:	mov	x2, x19
  42a07c:	mov	x0, x22
  42a080:	bl	401cc0 <printf@plt>
  42a084:	adrp	x1, 460000 <warn@@Base+0x10640>
  42a088:	add	x1, x1, #0xec0
  42a08c:	mov	w2, #0x5                   	// #5
  42a090:	mov	x0, #0x0                   	// #0
  42a094:	bl	401c70 <dcgettext@plt>
  42a098:	bl	401b70 <puts@plt>
  42a09c:	ldr	x0, [x23, #32]
  42a0a0:	cmp	x0, #0x13
  42a0a4:	b.ls	42a284 <ferror@plt+0x28544>  // b.plast
  42a0a8:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42a0ac:	adrp	x0, 45a000 <warn@@Base+0xa640>
  42a0b0:	add	x0, x0, #0x488
  42a0b4:	add	x19, x1, #0x398
  42a0b8:	adrp	x1, 460000 <warn@@Base+0x10640>
  42a0bc:	add	x1, x1, #0xf08
  42a0c0:	stp	x1, x0, [sp, #224]
  42a0c4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42a0c8:	add	x0, x0, #0x360
  42a0cc:	adrp	x1, 460000 <warn@@Base+0x10640>
  42a0d0:	add	x1, x1, #0xf28
  42a0d4:	stp	x0, x1, [sp, #192]
  42a0d8:	adrp	x0, 456000 <warn@@Base+0x6640>
  42a0dc:	add	x0, x0, #0xd78
  42a0e0:	str	x0, [sp, #208]
  42a0e4:	add	x0, sp, #0x148
  42a0e8:	str	x0, [sp, #216]
  42a0ec:	add	x0, sp, #0x150
  42a0f0:	mov	x22, x20
  42a0f4:	str	x0, [sp, #160]
  42a0f8:	mov	x0, #0x0                   	// #0
  42a0fc:	str	x21, [sp, #168]
  42a100:	mov	x21, x0
  42a104:	str	x20, [sp, #240]
  42a108:	str	w28, [sp, #248]
  42a10c:	str	x26, [sp, #256]
  42a110:	b	42a16c <ferror@plt+0x2842c>
  42a114:	ldr	x0, [sp, #184]
  42a118:	cmp	x0, x8
  42a11c:	b.ls	42a244 <ferror@plt+0x28504>  // b.plast
  42a120:	ldr	x0, [sp, #168]
  42a124:	add	x1, x0, x8
  42a128:	adrp	x0, 460000 <warn@@Base+0x10640>
  42a12c:	add	x0, x0, #0xf10
  42a130:	bl	401cc0 <printf@plt>
  42a134:	ldr	x1, [sp, #160]
  42a138:	mov	x4, x28
  42a13c:	ldr	x0, [sp, #200]
  42a140:	mov	x3, x26
  42a144:	mov	x2, x20
  42a148:	add	x21, x21, #0x1
  42a14c:	add	x22, x22, #0x14
  42a150:	bl	401cc0 <printf@plt>
  42a154:	ldr	x0, [x23, #32]
  42a158:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  42a15c:	movk	x1, #0xcccd
  42a160:	umulh	x0, x0, x1
  42a164:	cmp	x21, x0, lsr #4
  42a168:	b.cs	42a274 <ferror@plt+0x28534>  // b.hs, b.nlast
  42a16c:	ldr	x2, [x19]
  42a170:	mov	w1, #0x4                   	// #4
  42a174:	mov	x0, x22
  42a178:	blr	x2
  42a17c:	mov	x8, x0
  42a180:	ldr	x2, [x19]
  42a184:	mov	w1, #0x4                   	// #4
  42a188:	add	x0, x22, #0x4
  42a18c:	str	x8, [sp, #176]
  42a190:	blr	x2
  42a194:	str	x0, [sp, #328]
  42a198:	ldr	x2, [x19]
  42a19c:	mov	w1, #0x4                   	// #4
  42a1a0:	add	x0, x22, #0x8
  42a1a4:	blr	x2
  42a1a8:	mov	x20, x0
  42a1ac:	ldr	x2, [x19]
  42a1b0:	mov	w1, #0x4                   	// #4
  42a1b4:	add	x0, x22, #0xc
  42a1b8:	blr	x2
  42a1bc:	mov	x26, x0
  42a1c0:	ldr	x2, [x19]
  42a1c4:	mov	w1, #0x4                   	// #4
  42a1c8:	add	x0, x22, #0x10
  42a1cc:	blr	x2
  42a1d0:	mov	x28, x0
  42a1d4:	ldr	x0, [sp, #216]
  42a1d8:	bl	401ab0 <gmtime@plt>
  42a1dc:	ldr	w3, [x0, #20]
  42a1e0:	ldp	w5, w4, [x0, #12]
  42a1e4:	add	w3, w3, #0x76c
  42a1e8:	ldp	w7, w6, [x0, #4]
  42a1ec:	add	w4, w4, #0x1
  42a1f0:	ldr	w9, [x0]
  42a1f4:	mov	x1, #0x80                  	// #128
  42a1f8:	ldr	x0, [sp, #160]
  42a1fc:	str	w9, [sp]
  42a200:	ldr	x2, [sp, #232]
  42a204:	bl	4019e0 <snprintf@plt>
  42a208:	ldr	x0, [sp, #224]
  42a20c:	mov	x1, x21
  42a210:	bl	401cc0 <printf@plt>
  42a214:	ldr	x0, [sp, #192]
  42a218:	ldr	x8, [sp, #176]
  42a21c:	ldr	w0, [x0]
  42a220:	cbnz	w0, 42a114 <ferror@plt+0x283d4>
  42a224:	ldr	x0, [sp, #184]
  42a228:	cmp	x0, x8
  42a22c:	b.ls	42a25c <ferror@plt+0x2851c>  // b.plast
  42a230:	ldr	x0, [sp, #168]
  42a234:	add	x1, x0, x8
  42a238:	ldr	x0, [sp, #152]
  42a23c:	bl	401cc0 <printf@plt>
  42a240:	b	42a134 <ferror@plt+0x283f4>
  42a244:	ldr	x1, [sp, #208]
  42a248:	mov	w2, #0x5                   	// #5
  42a24c:	mov	x0, #0x0                   	// #0
  42a250:	bl	401c70 <dcgettext@plt>
  42a254:	mov	x1, x0
  42a258:	b	42a128 <ferror@plt+0x283e8>
  42a25c:	ldr	x1, [sp, #208]
  42a260:	mov	w2, #0x5                   	// #5
  42a264:	mov	x0, #0x0                   	// #0
  42a268:	bl	401c70 <dcgettext@plt>
  42a26c:	mov	x1, x0
  42a270:	b	42a238 <ferror@plt+0x284f8>
  42a274:	ldr	w28, [sp, #248]
  42a278:	ldr	x21, [sp, #168]
  42a27c:	ldr	x20, [sp, #240]
  42a280:	ldr	x26, [sp, #256]
  42a284:	mov	x0, x20
  42a288:	bl	401bc0 <free@plt>
  42a28c:	mov	x0, x21
  42a290:	bl	401bc0 <free@plt>
  42a294:	ldr	w1, [x26, #100]
  42a298:	b	428b58 <ferror@plt+0x26e18>
  42a29c:	mov	w2, #0x5                   	// #5
  42a2a0:	adrp	x1, 460000 <warn@@Base+0x10640>
  42a2a4:	mov	x0, #0x0                   	// #0
  42a2a8:	add	x1, x1, #0xc58
  42a2ac:	bl	401c70 <dcgettext@plt>
  42a2b0:	ldr	x1, [sp, #160]
  42a2b4:	sub	x1, x23, x1
  42a2b8:	b	429608 <ferror@plt+0x278c8>
  42a2bc:	adrp	x1, 460000 <warn@@Base+0x10640>
  42a2c0:	add	x1, x1, #0xdb8
  42a2c4:	mov	w2, #0x5                   	// #5
  42a2c8:	mov	x0, #0x0                   	// #0
  42a2cc:	bl	401c70 <dcgettext@plt>
  42a2d0:	bl	401cc0 <printf@plt>
  42a2d4:	b	429454 <ferror@plt+0x27714>
  42a2d8:	mov	x0, x19
  42a2dc:	ldr	x26, [sp, #192]
  42a2e0:	bl	401bc0 <free@plt>
  42a2e4:	ldr	x0, [sp, #144]
  42a2e8:	cmp	x0, #0x0
  42a2ec:	ldr	x0, [sp, #216]
  42a2f0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42a2f4:	b.eq	42a554 <ferror@plt+0x28814>  // b.none
  42a2f8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42a2fc:	ldr	w0, [x0, #1184]
  42a300:	cbnz	w0, 42b3a4 <ferror@plt+0x29664>
  42a304:	mov	x22, #0x8                   	// #8
  42a308:	mov	w23, #0x10                  	// #16
  42a30c:	str	w22, [sp, #184]
  42a310:	ldr	x1, [sp, #144]
  42a314:	ldr	x0, [sp, #216]
  42a318:	madd	x0, x22, x0, x1
  42a31c:	str	x0, [sp, #192]
  42a320:	ldr	x1, [sp, #160]
  42a324:	ldr	x0, [sp, #168]
  42a328:	cmp	x0, x1
  42a32c:	b.hi	42bd2c <ferror@plt+0x29fec>  // b.pmore
  42a330:	mov	x0, x1
  42a334:	ldr	x1, [sp, #168]
  42a338:	sub	x0, x0, x1
  42a33c:	ldr	x1, [sp, #192]
  42a340:	mul	x0, x0, x22
  42a344:	adds	x20, x1, x0
  42a348:	b.cs	42bd04 <ferror@plt+0x29fc4>  // b.hs, b.nlast
  42a34c:	ldr	x27, [sp, #144]
  42a350:	mov	x0, x26
  42a354:	sub	x20, x20, x27
  42a358:	mov	x1, x27
  42a35c:	mov	x2, x20
  42a360:	bl	4110c0 <ferror@plt+0xf380>
  42a364:	mov	w2, #0x5                   	// #5
  42a368:	mov	x19, x0
  42a36c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a370:	mov	x0, #0x0                   	// #0
  42a374:	add	x1, x1, #0x388
  42a378:	bl	401c70 <dcgettext@plt>
  42a37c:	mov	x3, x20
  42a380:	mov	x5, x0
  42a384:	mov	x4, #0x1                   	// #1
  42a388:	mov	x2, x19
  42a38c:	add	x1, x26, #0x10
  42a390:	add	x0, x26, #0x8
  42a394:	bl	4103d0 <ferror@plt+0xe690>
  42a398:	mov	x21, x0
  42a39c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a3a0:	add	x1, x1, #0xaa0
  42a3a4:	mov	w2, #0x5                   	// #5
  42a3a8:	mov	x0, #0x0                   	// #0
  42a3ac:	bl	401c70 <dcgettext@plt>
  42a3b0:	add	x20, x21, x20
  42a3b4:	bl	401cc0 <printf@plt>
  42a3b8:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a3bc:	add	x1, x1, #0x3b8
  42a3c0:	mov	w2, #0x5                   	// #5
  42a3c4:	mov	x0, #0x0                   	// #0
  42a3c8:	bl	401c70 <dcgettext@plt>
  42a3cc:	bl	401cc0 <printf@plt>
  42a3d0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42a3d4:	mov	x1, #0x7ff0                	// #32752
  42a3d8:	add	x1, x27, x1
  42a3dc:	ldr	w0, [x0, #1184]
  42a3e0:	cbnz	w0, 42bcf4 <ferror@plt+0x29fb4>
  42a3e4:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42a3e8:	mov	x2, x1
  42a3ec:	adrp	x1, 458000 <warn@@Base+0x8640>
  42a3f0:	add	x1, x1, #0x88
  42a3f4:	ldr	x0, [x0, #1160]
  42a3f8:	bl	401d20 <fprintf@plt>
  42a3fc:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  42a400:	add	x0, x0, #0x860
  42a404:	bl	401b70 <puts@plt>
  42a408:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a40c:	add	x1, x1, #0x3d0
  42a410:	mov	w2, #0x5                   	// #5
  42a414:	mov	x0, #0x0                   	// #0
  42a418:	bl	401c70 <dcgettext@plt>
  42a41c:	bl	401cc0 <printf@plt>
  42a420:	mov	w2, #0x5                   	// #5
  42a424:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a428:	mov	x0, #0x0                   	// #0
  42a42c:	add	x1, x1, #0xab0
  42a430:	bl	401c70 <dcgettext@plt>
  42a434:	mov	x19, x0
  42a438:	mov	w2, #0x5                   	// #5
  42a43c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a440:	mov	x0, #0x0                   	// #0
  42a444:	add	x1, x1, #0x3f8
  42a448:	str	x1, [sp, #216]
  42a44c:	bl	401c70 <dcgettext@plt>
  42a450:	mov	x6, x0
  42a454:	mov	w2, #0x5                   	// #5
  42a458:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a45c:	mov	x0, #0x0                   	// #0
  42a460:	add	x1, x1, #0x400
  42a464:	str	x1, [sp, #224]
  42a468:	str	x6, [sp, #240]
  42a46c:	bl	401c70 <dcgettext@plt>
  42a470:	mov	x3, x0
  42a474:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a478:	add	x27, x1, #0xac8
  42a47c:	mov	w2, #0x5                   	// #5
  42a480:	mov	x1, x27
  42a484:	mov	x0, #0x0                   	// #0
  42a488:	str	x3, [sp, #232]
  42a48c:	bl	401c70 <dcgettext@plt>
  42a490:	ldp	x3, x6, [sp, #232]
  42a494:	mov	x5, x0
  42a498:	mov	w4, w23
  42a49c:	mov	w1, w23
  42a4a0:	mov	x0, x19
  42a4a4:	mov	x2, x6
  42a4a8:	bl	401cc0 <printf@plt>
  42a4ac:	ldr	x0, [sp, #144]
  42a4b0:	mov	x3, x20
  42a4b4:	mov	x2, x0
  42a4b8:	mov	x1, x0
  42a4bc:	mov	x0, x21
  42a4c0:	bl	408138 <ferror@plt+0x63f8>
  42a4c4:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a4c8:	add	x1, x1, #0xad0
  42a4cc:	mov	w2, #0x5                   	// #5
  42a4d0:	mov	x19, x0
  42a4d4:	mov	x0, #0x0                   	// #0
  42a4d8:	bl	401c70 <dcgettext@plt>
  42a4dc:	bl	401cc0 <printf@plt>
  42a4e0:	cmn	x19, #0x1
  42a4e4:	b.eq	42bcec <ferror@plt+0x29fac>  // b.none
  42a4e8:	cbz	x21, 42bce0 <ferror@plt+0x29fa0>
  42a4ec:	ldr	x0, [sp, #144]
  42a4f0:	sub	x0, x19, x0
  42a4f4:	add	x1, x0, x22
  42a4f8:	add	x1, x21, x1
  42a4fc:	cmp	x20, x1
  42a500:	b.cc	42a52c <ferror@plt+0x287ec>  // b.lo, b.ul, b.last
  42a504:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42a508:	ldr	w22, [sp, #184]
  42a50c:	add	x0, x21, x0
  42a510:	ldr	x2, [x2, #920]
  42a514:	mov	w1, w22
  42a518:	blr	x2
  42a51c:	lsl	w1, w22, #3
  42a520:	sub	w1, w1, #0x1
  42a524:	lsr	x0, x0, x1
  42a528:	cbnz	x0, 42b844 <ferror@plt+0x29b04>
  42a52c:	mov	w0, #0xa                   	// #10
  42a530:	bl	401cf0 <putchar@plt>
  42a534:	ldr	x0, [sp, #192]
  42a538:	cmp	x0, x19
  42a53c:	b.hi	42c044 <ferror@plt+0x2a304>  // b.pmore
  42a540:	ldp	x1, x0, [sp, #160]
  42a544:	cmp	x0, x1
  42a548:	b.cc	42bd54 <ferror@plt+0x2a014>  // b.lo, b.ul, b.last
  42a54c:	mov	x0, x21
  42a550:	bl	401bc0 <free@plt>
  42a554:	ldr	x0, [sp, #152]
  42a558:	cmp	x0, #0x0
  42a55c:	ldr	x0, [sp, #208]
  42a560:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42a564:	b.eq	4290a8 <ferror@plt+0x27368>  // b.none
  42a568:	ldr	x0, [sp, #200]
  42a56c:	cmp	x0, #0x0
  42a570:	ldr	x0, [sp, #176]
  42a574:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42a578:	b.eq	4290a8 <ferror@plt+0x27368>  // b.none
  42a57c:	ldr	x1, [sp, #208]
  42a580:	mov	x2, x0
  42a584:	mov	x0, x26
  42a588:	bl	4110c0 <ferror@plt+0xf380>
  42a58c:	ldr	x1, [sp, #200]
  42a590:	add	x4, sp, #0x148
  42a594:	add	x3, sp, #0x150
  42a598:	cmp	x1, #0x7
  42a59c:	mov	x1, x0
  42a5a0:	mov	x0, x26
  42a5a4:	ldr	x2, [sp, #176]
  42a5a8:	b.eq	42afd0 <ferror@plt+0x29290>  // b.none
  42a5ac:	bl	410a48 <ferror@plt+0xed08>
  42a5b0:	cbz	w0, 42afd8 <ferror@plt+0x29298>
  42a5b4:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42a5b8:	mov	w19, #0x4                   	// #4
  42a5bc:	ldr	x20, [sp, #328]
  42a5c0:	ldr	w0, [x0, #1184]
  42a5c4:	add	x20, x20, #0x2
  42a5c8:	cmp	w0, #0x0
  42a5cc:	mov	w0, #0x8                   	// #8
  42a5d0:	csel	w19, w19, w0, ne  // ne = any
  42a5d4:	mov	x0, x26
  42a5d8:	ldr	x1, [sp, #152]
  42a5dc:	sxtw	x2, w19
  42a5e0:	mul	x20, x20, x2
  42a5e4:	mov	x2, x20
  42a5e8:	bl	4110c0 <ferror@plt+0xf380>
  42a5ec:	mov	w2, #0x5                   	// #5
  42a5f0:	mov	x21, x0
  42a5f4:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a5f8:	mov	x0, #0x0                   	// #0
  42a5fc:	add	x1, x1, #0xbc8
  42a600:	bl	401c70 <dcgettext@plt>
  42a604:	mov	x3, x20
  42a608:	mov	x5, x0
  42a60c:	mov	x2, x21
  42a610:	add	x1, x26, #0x10
  42a614:	add	x0, x26, #0x8
  42a618:	mov	x4, #0x1                   	// #1
  42a61c:	bl	4103d0 <ferror@plt+0xe690>
  42a620:	mov	x20, x0
  42a624:	cbz	x0, 42afd8 <ferror@plt+0x29298>
  42a628:	adrp	x0, 461000 <warn@@Base+0x11640>
  42a62c:	add	x0, x0, #0xbe8
  42a630:	bl	401b70 <puts@plt>
  42a634:	adrp	x23, 461000 <warn@@Base+0x11640>
  42a638:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a63c:	add	x1, x1, #0x3d0
  42a640:	mov	w2, #0x5                   	// #5
  42a644:	mov	x0, #0x0                   	// #0
  42a648:	bl	401c70 <dcgettext@plt>
  42a64c:	add	x23, x23, #0x3f8
  42a650:	bl	401cc0 <printf@plt>
  42a654:	adrp	x22, 461000 <warn@@Base+0x11640>
  42a658:	mov	w2, #0x5                   	// #5
  42a65c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a660:	mov	x0, #0x0                   	// #0
  42a664:	add	x1, x1, #0xbf8
  42a668:	bl	401c70 <dcgettext@plt>
  42a66c:	mov	x21, x0
  42a670:	mov	x1, x23
  42a674:	mov	w2, #0x5                   	// #5
  42a678:	mov	x0, #0x0                   	// #0
  42a67c:	bl	401c70 <dcgettext@plt>
  42a680:	mov	x5, x0
  42a684:	add	x22, x22, #0xac8
  42a688:	mov	x1, x22
  42a68c:	mov	w2, #0x5                   	// #5
  42a690:	mov	x0, #0x0                   	// #0
  42a694:	str	x5, [sp, #144]
  42a698:	bl	401c70 <dcgettext@plt>
  42a69c:	lsl	w27, w19, #1
  42a6a0:	ldr	x5, [sp, #144]
  42a6a4:	mov	x4, x0
  42a6a8:	mov	w3, w27
  42a6ac:	mov	w1, w27
  42a6b0:	mov	x2, x5
  42a6b4:	mov	x0, x21
  42a6b8:	bl	401cc0 <printf@plt>
  42a6bc:	ldr	x2, [sp, #152]
  42a6c0:	mov	x0, x20
  42a6c4:	mov	x1, x2
  42a6c8:	bl	407e80 <ferror@plt+0x6140>
  42a6cc:	mov	x21, x0
  42a6d0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a6d4:	add	x1, x1, #0xc10
  42a6d8:	mov	w2, #0x5                   	// #5
  42a6dc:	mov	x0, #0x0                   	// #0
  42a6e0:	bl	401c70 <dcgettext@plt>
  42a6e4:	bl	401cc0 <printf@plt>
  42a6e8:	ldr	x1, [sp, #152]
  42a6ec:	mov	x2, x21
  42a6f0:	mov	x0, x20
  42a6f4:	bl	407e80 <ferror@plt+0x6140>
  42a6f8:	mov	x21, x0
  42a6fc:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a700:	add	x1, x1, #0xc28
  42a704:	mov	w2, #0x5                   	// #5
  42a708:	mov	x0, #0x0                   	// #0
  42a70c:	bl	401c70 <dcgettext@plt>
  42a710:	bl	401cc0 <printf@plt>
  42a714:	mov	w0, #0xa                   	// #10
  42a718:	bl	401cf0 <putchar@plt>
  42a71c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a720:	add	x1, x1, #0xc40
  42a724:	mov	w2, #0x5                   	// #5
  42a728:	mov	x0, #0x0                   	// #0
  42a72c:	bl	401c70 <dcgettext@plt>
  42a730:	bl	401cc0 <printf@plt>
  42a734:	mov	x1, x23
  42a738:	mov	w2, #0x5                   	// #5
  42a73c:	mov	x0, #0x0                   	// #0
  42a740:	bl	401c70 <dcgettext@plt>
  42a744:	mov	x1, x22
  42a748:	mov	w2, #0x5                   	// #5
  42a74c:	mov	x22, x0
  42a750:	mov	x0, #0x0                   	// #0
  42a754:	bl	401c70 <dcgettext@plt>
  42a758:	mov	x23, x0
  42a75c:	mov	w2, #0x5                   	// #5
  42a760:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a764:	mov	x0, #0x0                   	// #0
  42a768:	add	x1, x1, #0xb20
  42a76c:	bl	401c70 <dcgettext@plt>
  42a770:	mov	x6, x0
  42a774:	mov	w2, #0x5                   	// #5
  42a778:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a77c:	mov	x0, #0x0                   	// #0
  42a780:	add	x1, x1, #0xb30
  42a784:	str	x6, [sp, #168]
  42a788:	bl	401c70 <dcgettext@plt>
  42a78c:	mov	x7, x0
  42a790:	mov	w2, #0x5                   	// #5
  42a794:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a798:	mov	x0, #0x0                   	// #0
  42a79c:	add	x1, x1, #0xb38
  42a7a0:	str	x7, [sp, #160]
  42a7a4:	bl	401c70 <dcgettext@plt>
  42a7a8:	mov	x3, x0
  42a7ac:	mov	w2, #0x5                   	// #5
  42a7b0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a7b4:	mov	x0, #0x0                   	// #0
  42a7b8:	add	x1, x1, #0xb40
  42a7bc:	str	x3, [sp, #144]
  42a7c0:	bl	401c70 <dcgettext@plt>
  42a7c4:	ldp	x7, x6, [sp, #160]
  42a7c8:	mov	x2, x22
  42a7cc:	ldr	x3, [sp, #144]
  42a7d0:	stp	x3, x0, [sp]
  42a7d4:	mov	w1, w27
  42a7d8:	mov	x4, x23
  42a7dc:	mov	w5, w27
  42a7e0:	mov	w3, w27
  42a7e4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42a7e8:	add	x0, x0, #0xc50
  42a7ec:	bl	401cc0 <printf@plt>
  42a7f0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42a7f4:	mov	w1, #0x8f                  	// #143
  42a7f8:	ldr	w2, [x0, #1184]
  42a7fc:	mov	w0, #0x3f                  	// #63
  42a800:	cmp	w2, #0x0
  42a804:	mov	w2, #0xfffffffa            	// #-6
  42a808:	csel	w0, w0, w1, ne  // ne = any
  42a80c:	ldr	x1, [sp, #328]
  42a810:	madd	w19, w19, w2, w0
  42a814:	sub	w0, w19, #0x1
  42a818:	str	w0, [sp, #144]
  42a81c:	cbz	x1, 42c504 <ferror@plt+0x2a7c4>
  42a820:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a824:	adrp	x0, 461000 <warn@@Base+0x11640>
  42a828:	add	x1, x1, #0xb80
  42a82c:	add	x0, x0, #0xa18
  42a830:	mov	x19, #0x0                   	// #0
  42a834:	mov	x23, #0x0                   	// #0
  42a838:	stp	x1, x0, [sp, #160]
  42a83c:	b	42a878 <ferror@plt+0x28b38>
  42a840:	mov	w2, #0x5                   	// #5
  42a844:	adrp	x1, 461000 <warn@@Base+0x11640>
  42a848:	mov	x0, #0x0                   	// #0
  42a84c:	add	x1, x1, #0xc70
  42a850:	bl	401c70 <dcgettext@plt>
  42a854:	mov	x1, x22
  42a858:	bl	401cc0 <printf@plt>
  42a85c:	mov	w0, #0xa                   	// #10
  42a860:	bl	401cf0 <putchar@plt>
  42a864:	ldr	x0, [sp, #328]
  42a868:	add	x23, x23, #0x1
  42a86c:	add	x19, x19, #0x18
  42a870:	cmp	x23, x0
  42a874:	b.cs	42c504 <ferror@plt+0x2a7c4>  // b.hs, b.nlast
  42a878:	ldr	x3, [sp, #336]
  42a87c:	mov	x2, x21
  42a880:	ldr	w4, [x24]
  42a884:	mov	x0, x20
  42a888:	add	x3, x3, x19
  42a88c:	ldr	x1, [sp, #152]
  42a890:	cmp	w4, #0x0
  42a894:	ldr	x3, [x3, #8]
  42a898:	lsr	x22, x3, #8
  42a89c:	lsr	x3, x3, #32
  42a8a0:	csel	x22, x3, x22, eq  // eq = none
  42a8a4:	bl	407e80 <ferror@plt+0x6140>
  42a8a8:	mov	x21, x0
  42a8ac:	mov	w0, #0x20                  	// #32
  42a8b0:	bl	401cf0 <putchar@plt>
  42a8b4:	ldr	x0, [x24, #3168]
  42a8b8:	cmp	x0, x22
  42a8bc:	b.ls	42a840 <ferror@plt+0x28b00>  // b.plast
  42a8c0:	ldr	w2, [x24]
  42a8c4:	lsl	x22, x22, #5
  42a8c8:	ldr	x0, [x24, #3160]
  42a8cc:	add	x27, x0, x22
  42a8d0:	ldr	x1, [x0, x22]
  42a8d4:	cbnz	w2, 42c4e4 <ferror@plt+0x2a7a4>
  42a8d8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42a8dc:	mov	x2, x1
  42a8e0:	adrp	x1, 458000 <warn@@Base+0x8640>
  42a8e4:	add	x1, x1, #0x88
  42a8e8:	ldr	x0, [x0, #1160]
  42a8ec:	bl	401d20 <fprintf@plt>
  42a8f0:	ldrb	w2, [x27, #24]
  42a8f4:	and	w2, w2, #0xf
  42a8f8:	cmp	w2, #0x4
  42a8fc:	b.eq	42c308 <ferror@plt+0x2a5c8>  // b.none
  42a900:	b.hi	42ad08 <ferror@plt+0x28fc8>  // b.pmore
  42a904:	cmp	w2, #0x2
  42a908:	b.eq	42b88c <ferror@plt+0x29b4c>  // b.none
  42a90c:	b.ls	42acf0 <ferror@plt+0x28fb0>  // b.plast
  42a910:	adrp	x22, 459000 <warn@@Base+0x9640>
  42a914:	cmp	w2, #0x3
  42a918:	add	x22, x22, #0x9a0
  42a91c:	b.ne	42ad24 <ferror@plt+0x28fe4>  // b.any
  42a920:	ldr	w1, [x27, #28]
  42a924:	mov	x0, x26
  42a928:	bl	407c90 <ferror@plt+0x5f50>
  42a92c:	mov	x2, x0
  42a930:	ldr	x0, [sp, #160]
  42a934:	mov	x1, x22
  42a938:	bl	401cc0 <printf@plt>
  42a93c:	ldr	x1, [x24, #3176]
  42a940:	cbz	x1, 42a954 <ferror@plt+0x28c14>
  42a944:	ldr	x0, [x27, #16]
  42a948:	ldr	x2, [x24, #3184]
  42a94c:	cmp	x0, x2
  42a950:	b.cc	42c4f4 <ferror@plt+0x2a7b4>  // b.lo, b.ul, b.last
  42a954:	ldr	x1, [sp, #168]
  42a958:	mov	w2, #0x5                   	// #5
  42a95c:	mov	x0, #0x0                   	// #0
  42a960:	bl	401c70 <dcgettext@plt>
  42a964:	ldr	x1, [x27, #16]
  42a968:	bl	401cc0 <printf@plt>
  42a96c:	b	42a85c <ferror@plt+0x28b1c>
  42a970:	ldr	x20, [x0, #24]
  42a974:	mov	w2, #0x5                   	// #5
  42a978:	adrp	x1, 460000 <warn@@Base+0x10640>
  42a97c:	mov	x0, #0x0                   	// #0
  42a980:	add	x1, x1, #0xf88
  42a984:	bl	401c70 <dcgettext@plt>
  42a988:	mov	x2, x20
  42a98c:	mov	x5, x0
  42a990:	mov	x4, x19
  42a994:	add	x1, x26, #0x10
  42a998:	add	x0, x26, #0x8
  42a99c:	mov	x3, #0x1                   	// #1
  42a9a0:	bl	4103d0 <ferror@plt+0xe690>
  42a9a4:	mov	x20, x0
  42a9a8:	cbz	x0, 428f5c <ferror@plt+0x2721c>
  42a9ac:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42a9b0:	mov	w1, #0x2                   	// #2
  42a9b4:	ldr	x2, [x23, #920]
  42a9b8:	blr	x2
  42a9bc:	mov	x5, x0
  42a9c0:	ldr	x2, [x23, #920]
  42a9c4:	mov	w1, #0x1                   	// #1
  42a9c8:	add	x0, x20, #0x2
  42a9cc:	str	x5, [sp, #184]
  42a9d0:	blr	x2
  42a9d4:	mov	x3, x0
  42a9d8:	ldr	x2, [x23, #920]
  42a9dc:	mov	w1, #0x1                   	// #1
  42a9e0:	add	x0, x20, #0x3
  42a9e4:	str	x3, [sp, #176]
  42a9e8:	blr	x2
  42a9ec:	and	w2, w0, #0xff
  42a9f0:	ldr	x4, [x23, #920]
  42a9f4:	mov	w1, #0x1                   	// #1
  42a9f8:	add	x0, x20, #0x4
  42a9fc:	str	w2, [sp, #168]
  42aa00:	blr	x4
  42aa04:	and	w27, w0, #0xff
  42aa08:	ldr	x4, [x23, #920]
  42aa0c:	mov	w1, #0x1                   	// #1
  42aa10:	add	x0, x20, #0x5
  42aa14:	blr	x4
  42aa18:	and	w22, w0, #0xff
  42aa1c:	ldr	x4, [x23, #920]
  42aa20:	mov	w1, #0x1                   	// #1
  42aa24:	add	x0, x20, #0x6
  42aa28:	blr	x4
  42aa2c:	and	w21, w0, #0xff
  42aa30:	ldr	x4, [x23, #920]
  42aa34:	mov	w1, #0x1                   	// #1
  42aa38:	add	x0, x20, #0x7
  42aa3c:	blr	x4
  42aa40:	and	w0, w0, #0xff
  42aa44:	ldr	x4, [x23, #920]
  42aa48:	mov	w1, #0x4                   	// #4
  42aa4c:	str	w0, [sp, #152]
  42aa50:	add	x0, x20, #0x8
  42aa54:	blr	x4
  42aa58:	str	x0, [sp, #144]
  42aa5c:	ldr	x4, [x23, #920]
  42aa60:	mov	w1, #0x4                   	// #4
  42aa64:	add	x0, x20, #0xc
  42aa68:	blr	x4
  42aa6c:	mov	x19, x0
  42aa70:	ldr	x4, [x23, #920]
  42aa74:	mov	w1, #0x4                   	// #4
  42aa78:	add	x0, x20, #0x10
  42aa7c:	blr	x4
  42aa80:	str	x0, [sp, #160]
  42aa84:	ldr	x4, [x23, #920]
  42aa88:	mov	w1, #0x4                   	// #4
  42aa8c:	add	x0, x20, #0x14
  42aa90:	blr	x4
  42aa94:	mov	x23, x0
  42aa98:	ldr	x5, [sp, #184]
  42aa9c:	adrp	x0, 460000 <warn@@Base+0x10640>
  42aaa0:	add	x0, x0, #0xfa0
  42aaa4:	and	w1, w5, #0xffff
  42aaa8:	bl	401cc0 <printf@plt>
  42aaac:	ldr	x3, [sp, #176]
  42aab0:	adrp	x0, 460000 <warn@@Base+0x10640>
  42aab4:	add	x0, x0, #0xfc0
  42aab8:	and	w1, w3, #0xff
  42aabc:	bl	401cc0 <printf@plt>
  42aac0:	ldr	w2, [sp, #168]
  42aac4:	cmp	w2, #0x1
  42aac8:	b.ls	42aadc <ferror@plt+0x28d9c>  // b.plast
  42aacc:	adrp	x0, 45b000 <warn@@Base+0xb640>
  42aad0:	mov	w1, w2
  42aad4:	add	x0, x0, #0xbe0
  42aad8:	bl	401cc0 <printf@plt>
  42aadc:	mov	w1, #0x0                   	// #0
  42aae0:	cbz	w27, 42ab08 <ferror@plt+0x28dc8>
  42aae4:	cmp	w27, #0x1
  42aae8:	mov	w1, #0x20                  	// #32
  42aaec:	b.eq	42ab08 <ferror@plt+0x28dc8>  // b.none
  42aaf0:	cmp	w27, #0x2
  42aaf4:	mov	w1, #0x40                  	// #64
  42aaf8:	b.eq	42ab08 <ferror@plt+0x28dc8>  // b.none
  42aafc:	cmp	w27, #0x3
  42ab00:	mov	w1, #0x80                  	// #128
  42ab04:	csinv	w1, w1, wzr, eq  // eq = none
  42ab08:	adrp	x0, 460000 <warn@@Base+0x10640>
  42ab0c:	add	x0, x0, #0xfd0
  42ab10:	bl	401cc0 <printf@plt>
  42ab14:	mov	w1, #0x0                   	// #0
  42ab18:	cbz	w22, 42ab40 <ferror@plt+0x28e00>
  42ab1c:	cmp	w22, #0x1
  42ab20:	mov	w1, #0x20                  	// #32
  42ab24:	b.eq	42ab40 <ferror@plt+0x28e00>  // b.none
  42ab28:	cmp	w22, #0x2
  42ab2c:	mov	w1, #0x40                  	// #64
  42ab30:	b.eq	42ab40 <ferror@plt+0x28e00>  // b.none
  42ab34:	cmp	w22, #0x3
  42ab38:	mov	w1, #0x80                  	// #128
  42ab3c:	csinv	w1, w1, wzr, eq  // eq = none
  42ab40:	adrp	x0, 460000 <warn@@Base+0x10640>
  42ab44:	add	x0, x0, #0xfe0
  42ab48:	bl	401cc0 <printf@plt>
  42ab4c:	mov	w1, #0x0                   	// #0
  42ab50:	cbz	w21, 42ab78 <ferror@plt+0x28e38>
  42ab54:	cmp	w21, #0x1
  42ab58:	mov	w1, #0x20                  	// #32
  42ab5c:	b.eq	42ab78 <ferror@plt+0x28e38>  // b.none
  42ab60:	cmp	w21, #0x2
  42ab64:	mov	w1, #0x40                  	// #64
  42ab68:	b.eq	42ab78 <ferror@plt+0x28e38>  // b.none
  42ab6c:	cmp	w21, #0x3
  42ab70:	mov	w1, #0x80                  	// #128
  42ab74:	csinv	w1, w1, wzr, eq  // eq = none
  42ab78:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  42ab7c:	adrp	x0, 460000 <warn@@Base+0x10640>
  42ab80:	add	x0, x0, #0xff0
  42ab84:	bl	401cc0 <printf@plt>
  42ab88:	ldr	x3, [x21, #1160]
  42ab8c:	mov	x2, #0x9                   	// #9
  42ab90:	mov	x1, #0x1                   	// #1
  42ab94:	adrp	x0, 461000 <warn@@Base+0x11640>
  42ab98:	add	x0, x0, #0x0
  42ab9c:	bl	401c10 <fwrite@plt>
  42aba0:	ldr	w0, [sp, #152]
  42aba4:	bl	404358 <ferror@plt+0x2618>
  42aba8:	ldr	x3, [x21, #1160]
  42abac:	mov	x1, #0x1                   	// #1
  42abb0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42abb4:	mov	x2, #0xf                   	// #15
  42abb8:	add	x0, x0, #0x10
  42abbc:	bl	401c10 <fwrite@plt>
  42abc0:	ldr	x0, [sp, #144]
  42abc4:	mov	w1, w0
  42abc8:	cmp	w0, #0x14
  42abcc:	b.ls	42acd8 <ferror@plt+0x28f98>  // b.plast
  42abd0:	ldr	x22, [x21, #1160]
  42abd4:	mov	w2, #0x5                   	// #5
  42abd8:	adrp	x1, 45a000 <warn@@Base+0xa640>
  42abdc:	mov	x0, #0x0                   	// #0
  42abe0:	add	x1, x1, #0x1f0
  42abe4:	bl	401c70 <dcgettext@plt>
  42abe8:	ldr	w3, [sp, #144]
  42abec:	mov	x2, x0
  42abf0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42abf4:	mov	x0, x22
  42abf8:	add	x1, x1, #0x1a0
  42abfc:	bl	401d20 <fprintf@plt>
  42ac00:	ldr	x3, [x21, #1160]
  42ac04:	adrp	x0, 461000 <warn@@Base+0x11640>
  42ac08:	mov	x2, #0x6                   	// #6
  42ac0c:	add	x0, x0, #0x1a8
  42ac10:	mov	x1, #0x1                   	// #1
  42ac14:	bl	401c10 <fwrite@plt>
  42ac18:	tbnz	w19, #0, 42c268 <ferror@plt+0x2a528>
  42ac1c:	tbnz	w19, #1, 42c2a8 <ferror@plt+0x2a568>
  42ac20:	tbnz	w19, #13, 42c288 <ferror@plt+0x2a548>
  42ac24:	tbnz	w19, #2, 42c5f4 <ferror@plt+0x2a8b4>
  42ac28:	tbnz	w19, #3, 42c5d4 <ferror@plt+0x2a894>
  42ac2c:	tbnz	w19, #4, 42c5b4 <ferror@plt+0x2a874>
  42ac30:	tbnz	w19, #5, 42c594 <ferror@plt+0x2a854>
  42ac34:	tbnz	w19, #6, 42c22c <ferror@plt+0x2a4ec>
  42ac38:	tbnz	w19, #7, 42c20c <ferror@plt+0x2a4cc>
  42ac3c:	tbnz	w19, #8, 42c1ec <ferror@plt+0x2a4ac>
  42ac40:	tbnz	w19, #9, 42c1cc <ferror@plt+0x2a48c>
  42ac44:	tbnz	w19, #10, 42c1ac <ferror@plt+0x2a46c>
  42ac48:	tbnz	w19, #11, 42c18c <ferror@plt+0x2a44c>
  42ac4c:	tbnz	w19, #12, 42c16c <ferror@plt+0x2a42c>
  42ac50:	tbnz	w19, #14, 42c14c <ferror@plt+0x2a40c>
  42ac54:	tbnz	w19, #15, 42c2e8 <ferror@plt+0x2a5a8>
  42ac58:	tbnz	w19, #17, 42c2c8 <ferror@plt+0x2a588>
  42ac5c:	tbnz	w19, #18, 42c24c <ferror@plt+0x2a50c>
  42ac60:	tbnz	w19, #19, 42c614 <ferror@plt+0x2a8d4>
  42ac64:	and	w22, w19, #0x200000
  42ac68:	tbnz	w19, #20, 42ad54 <ferror@plt+0x29014>
  42ac6c:	cbnz	w22, 42ad70 <ferror@plt+0x29030>
  42ac70:	cbnz	w19, 42ad88 <ferror@plt+0x29048>
  42ac74:	ldr	x19, [x21, #1160]
  42ac78:	mov	w2, #0x5                   	// #5
  42ac7c:	adrp	x1, 455000 <warn@@Base+0x5640>
  42ac80:	mov	x0, #0x0                   	// #0
  42ac84:	add	x1, x1, #0xeb8
  42ac88:	bl	401c70 <dcgettext@plt>
  42ac8c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42ac90:	mov	x2, x0
  42ac94:	add	x1, x1, #0x338
  42ac98:	mov	x0, x19
  42ac9c:	bl	401d20 <fprintf@plt>
  42aca0:	ldr	x1, [sp, #160]
  42aca4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42aca8:	add	x0, x0, #0x350
  42acac:	bl	401cc0 <printf@plt>
  42acb0:	mov	x1, x23
  42acb4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42acb8:	add	x0, x0, #0x368
  42acbc:	bl	401cc0 <printf@plt>
  42acc0:	ldr	x1, [x21, #1160]
  42acc4:	mov	w0, #0xa                   	// #10
  42acc8:	bl	4019a0 <fputc@plt>
  42accc:	mov	x0, x20
  42acd0:	bl	401bc0 <free@plt>
  42acd4:	b	428f5c <ferror@plt+0x2721c>
  42acd8:	adrp	x0, 475000 <warn@@Base+0x25640>
  42acdc:	add	x0, x0, #0x944
  42ace0:	ldrh	w0, [x0, w1, uxtw #1]
  42ace4:	adr	x1, 42acf0 <ferror@plt+0x28fb0>
  42ace8:	add	x0, x1, w0, sxth #2
  42acec:	br	x0
  42acf0:	cbz	w2, 42c314 <ferror@plt+0x2a5d4>
  42acf4:	cmp	w2, #0x1
  42acf8:	b.ne	42ad24 <ferror@plt+0x28fe4>  // b.any
  42acfc:	adrp	x22, 459000 <warn@@Base+0x9640>
  42ad00:	add	x22, x22, #0x980
  42ad04:	b	42a920 <ferror@plt+0x28be0>
  42ad08:	cmp	w2, #0x8
  42ad0c:	b.eq	42b880 <ferror@plt+0x29b40>  // b.none
  42ad10:	b.ls	42ad38 <ferror@plt+0x28ff8>  // b.plast
  42ad14:	adrp	x22, 459000 <warn@@Base+0x9640>
  42ad18:	cmp	w2, #0x9
  42ad1c:	add	x22, x22, #0x9a8
  42ad20:	b.eq	42a920 <ferror@plt+0x28be0>  // b.none
  42ad24:	add	x1, x26, #0x52
  42ad28:	add	x0, x26, #0x1f
  42ad2c:	bl	404fb8 <ferror@plt+0x3278>
  42ad30:	mov	x22, x0
  42ad34:	b	42a920 <ferror@plt+0x28be0>
  42ad38:	cmp	w2, #0x5
  42ad3c:	b.eq	42c630 <ferror@plt+0x2a8f0>  // b.none
  42ad40:	cmp	w2, #0x6
  42ad44:	b.ne	42ad24 <ferror@plt+0x28fe4>  // b.any
  42ad48:	adrp	x22, 468000 <warn@@Base+0x18640>
  42ad4c:	add	x22, x22, #0x860
  42ad50:	b	42a920 <ferror@plt+0x28be0>
  42ad54:	ldr	x3, [x21, #1160]
  42ad58:	adrp	x0, 461000 <warn@@Base+0x11640>
  42ad5c:	mov	x2, #0x12                  	// #18
  42ad60:	add	x0, x0, #0x308
  42ad64:	mov	x1, #0x1                   	// #1
  42ad68:	bl	401c10 <fwrite@plt>
  42ad6c:	cbz	w22, 42ad88 <ferror@plt+0x29048>
  42ad70:	ldr	x3, [x21, #1160]
  42ad74:	adrp	x0, 461000 <warn@@Base+0x11640>
  42ad78:	mov	x2, #0x13                  	// #19
  42ad7c:	add	x0, x0, #0x320
  42ad80:	mov	x1, #0x1                   	// #1
  42ad84:	bl	401c10 <fwrite@plt>
  42ad88:	mov	w0, #0xffc10000            	// #-4128768
  42ad8c:	ands	w19, w0, w19
  42ad90:	b.eq	42aca0 <ferror@plt+0x28f60>  // b.none
  42ad94:	ldr	x22, [x21, #1160]
  42ad98:	mov	w2, #0x5                   	// #5
  42ad9c:	adrp	x1, 45a000 <warn@@Base+0xa640>
  42ada0:	mov	x0, #0x0                   	// #0
  42ada4:	add	x1, x1, #0x1f0
  42ada8:	bl	401c70 <dcgettext@plt>
  42adac:	mov	w3, w19
  42adb0:	mov	x2, x0
  42adb4:	adrp	x1, 461000 <warn@@Base+0x11640>
  42adb8:	mov	x0, x22
  42adbc:	add	x1, x1, #0x340
  42adc0:	bl	401d20 <fprintf@plt>
  42adc4:	b	42aca0 <ferror@plt+0x28f60>
  42adc8:	ldr	x22, [x26, #112]
  42adcc:	cbz	x22, 428cac <ferror@plt+0x26f6c>
  42add0:	mov	x0, x26
  42add4:	adrp	x1, 461000 <warn@@Base+0x11640>
  42add8:	add	x1, x1, #0x380
  42addc:	bl	406540 <ferror@plt+0x4800>
  42ade0:	mov	x22, x0
  42ade4:	cbz	x0, 428cac <ferror@plt+0x26f6c>
  42ade8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42adec:	ldr	x20, [x22, #16]
  42adf0:	ldr	w0, [x0, #1184]
  42adf4:	cbnz	w0, 42b388 <ferror@plt+0x29648>
  42adf8:	mov	w0, #0x3f                  	// #63
  42adfc:	mov	x21, #0x8                   	// #8
  42ae00:	str	w21, [sp, #152]
  42ae04:	str	w0, [sp, #160]
  42ae08:	mov	w0, #0x10                  	// #16
  42ae0c:	str	w0, [sp, #144]
  42ae10:	ldp	x19, x22, [x22, #24]
  42ae14:	mov	w2, #0x5                   	// #5
  42ae18:	adrp	x1, 461000 <warn@@Base+0x11640>
  42ae1c:	mov	x0, #0x0                   	// #0
  42ae20:	add	x1, x1, #0x388
  42ae24:	bl	401c70 <dcgettext@plt>
  42ae28:	mov	x4, #0x1                   	// #1
  42ae2c:	mov	x5, x0
  42ae30:	add	x1, x26, #0x10
  42ae34:	add	x0, x26, #0x8
  42ae38:	mov	x3, x22
  42ae3c:	mov	x2, x19
  42ae40:	bl	4103d0 <ferror@plt+0xe690>
  42ae44:	mov	x19, x0
  42ae48:	adrp	x1, 461000 <warn@@Base+0x11640>
  42ae4c:	add	x1, x1, #0x3a8
  42ae50:	mov	w2, #0x5                   	// #5
  42ae54:	mov	x0, #0x0                   	// #0
  42ae58:	bl	401c70 <dcgettext@plt>
  42ae5c:	bl	401cc0 <printf@plt>
  42ae60:	adrp	x1, 461000 <warn@@Base+0x11640>
  42ae64:	add	x1, x1, #0x3b8
  42ae68:	mov	w2, #0x5                   	// #5
  42ae6c:	mov	x0, #0x0                   	// #0
  42ae70:	bl	401c70 <dcgettext@plt>
  42ae74:	bl	401cc0 <printf@plt>
  42ae78:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42ae7c:	mov	x2, #0x7ff0                	// #32752
  42ae80:	add	x1, x20, x2
  42ae84:	ldr	w0, [x0, #1184]
  42ae88:	cbnz	w0, 42bcd0 <ferror@plt+0x29f90>
  42ae8c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42ae90:	mov	x2, x1
  42ae94:	adrp	x1, 458000 <warn@@Base+0x8640>
  42ae98:	add	x1, x1, #0x88
  42ae9c:	ldr	x0, [x0, #1160]
  42aea0:	bl	401d20 <fprintf@plt>
  42aea4:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  42aea8:	add	x0, x0, #0x860
  42aeac:	bl	401b70 <puts@plt>
  42aeb0:	cbz	x19, 4290a8 <ferror@plt+0x27368>
  42aeb4:	add	x23, x19, x22
  42aeb8:	add	x0, x19, x21
  42aebc:	cmp	x23, x0
  42aec0:	b.cc	42b9a0 <ferror@plt+0x29c60>  // b.lo, b.ul, b.last
  42aec4:	adrp	x7, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42aec8:	ldr	w1, [sp, #152]
  42aecc:	mov	x0, x19
  42aed0:	mov	x27, x20
  42aed4:	ldr	x2, [x7, #920]
  42aed8:	blr	x2
  42aedc:	cbz	x0, 42b898 <ferror@plt+0x29b58>
  42aee0:	add	x22, x20, x22
  42aee4:	cmp	x22, x27
  42aee8:	b.ls	42afa4 <ferror@plt+0x29264>  // b.plast
  42aeec:	adrp	x1, 461000 <warn@@Base+0x11640>
  42aef0:	add	x1, x1, #0x410
  42aef4:	mov	w2, #0x5                   	// #5
  42aef8:	mov	x0, #0x0                   	// #0
  42aefc:	bl	401c70 <dcgettext@plt>
  42af00:	bl	401cc0 <printf@plt>
  42af04:	mov	w2, #0x5                   	// #5
  42af08:	adrp	x1, 461000 <warn@@Base+0x11640>
  42af0c:	mov	x0, #0x0                   	// #0
  42af10:	add	x1, x1, #0x3f8
  42af14:	bl	401c70 <dcgettext@plt>
  42af18:	mov	x21, x0
  42af1c:	mov	w2, #0x5                   	// #5
  42af20:	adrp	x1, 461000 <warn@@Base+0x11640>
  42af24:	mov	x0, #0x0                   	// #0
  42af28:	add	x1, x1, #0x400
  42af2c:	bl	401c70 <dcgettext@plt>
  42af30:	mov	x3, x0
  42af34:	mov	w2, #0x5                   	// #5
  42af38:	adrp	x1, 461000 <warn@@Base+0x11640>
  42af3c:	mov	x0, #0x0                   	// #0
  42af40:	add	x1, x1, #0x408
  42af44:	str	x3, [sp, #152]
  42af48:	bl	401c70 <dcgettext@plt>
  42af4c:	ldr	w4, [sp, #144]
  42af50:	mov	x5, x0
  42af54:	ldr	x3, [sp, #152]
  42af58:	adrp	x0, 461000 <warn@@Base+0x11640>
  42af5c:	mov	x2, x21
  42af60:	add	x0, x0, #0x3e8
  42af64:	mov	w1, w4
  42af68:	bl	401cc0 <printf@plt>
  42af6c:	mov	x2, x27
  42af70:	mov	x3, x23
  42af74:	mov	x1, x20
  42af78:	mov	x0, x19
  42af7c:	bl	408138 <ferror@plt+0x63f8>
  42af80:	mov	x27, x0
  42af84:	mov	w0, #0xa                   	// #10
  42af88:	bl	401cf0 <putchar@plt>
  42af8c:	cmn	x27, #0x1
  42af90:	b.eq	42afa4 <ferror@plt+0x29264>  // b.none
  42af94:	cmp	x22, x27
  42af98:	b.hi	42af6c <ferror@plt+0x2922c>  // b.pmore
  42af9c:	mov	w0, #0xa                   	// #10
  42afa0:	bl	401cf0 <putchar@plt>
  42afa4:	mov	x0, x19
  42afa8:	bl	401bc0 <free@plt>
  42afac:	ldur	x22, [x25, #-256]
  42afb0:	b	428cac <ferror@plt+0x26f6c>
  42afb4:	adrp	x1, 460000 <warn@@Base+0x10640>
  42afb8:	add	x1, x1, #0xdd8
  42afbc:	mov	w2, #0x5                   	// #5
  42afc0:	mov	x0, #0x0                   	// #0
  42afc4:	bl	401c70 <dcgettext@plt>
  42afc8:	bl	401cc0 <printf@plt>
  42afcc:	b	429454 <ferror@plt+0x27714>
  42afd0:	bl	410770 <ferror@plt+0xea30>
  42afd4:	cbnz	w0, 42a5b4 <ferror@plt+0x28874>
  42afd8:	mov	w28, #0x0                   	// #0
  42afdc:	ldur	x22, [x25, #-256]
  42afe0:	b	428cb8 <ferror@plt+0x26f78>
  42afe4:	mov	w2, #0x5                   	// #5
  42afe8:	adrp	x1, 460000 <warn@@Base+0x10640>
  42afec:	mov	x0, #0x0                   	// #0
  42aff0:	add	x1, x1, #0xe58
  42aff4:	bl	401c70 <dcgettext@plt>
  42aff8:	mov	x5, x0
  42affc:	ldr	x2, [sp, #224]
  42b000:	add	x1, x26, #0x10
  42b004:	ldr	x20, [sp, #184]
  42b008:	add	x0, x26, #0x8
  42b00c:	mov	x4, #0x14                  	// #20
  42b010:	mov	x3, x20
  42b014:	bl	4103d0 <ferror@plt+0xe690>
  42b018:	str	x0, [sp, #240]
  42b01c:	mov	x19, x0
  42b020:	cbz	x0, 42b2f8 <ferror@plt+0x295b8>
  42b024:	mov	x3, x20
  42b028:	adrp	x2, 461000 <warn@@Base+0x11640>
  42b02c:	add	x2, x2, #0x428
  42b030:	mov	w4, #0x5                   	// #5
  42b034:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b038:	mov	x0, #0x0                   	// #0
  42b03c:	add	x1, x1, #0x458
  42b040:	bl	401c20 <dcngettext@plt>
  42b044:	mov	x1, x20
  42b048:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  42b04c:	bl	401cc0 <printf@plt>
  42b050:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42b054:	mov	w2, #0x5                   	// #5
  42b058:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b05c:	mov	x0, #0x0                   	// #0
  42b060:	add	x1, x1, #0x488
  42b064:	bl	401c70 <dcgettext@plt>
  42b068:	add	x23, x23, #0x398
  42b06c:	ldr	x1, [x21, #1160]
  42b070:	add	x2, sp, #0x148
  42b074:	str	x2, [sp, #256]
  42b078:	add	x2, sp, #0x150
  42b07c:	str	x2, [sp, #224]
  42b080:	mov	x22, #0x0                   	// #0
  42b084:	bl	401910 <fputs@plt>
  42b088:	str	x27, [sp, #296]
  42b08c:	adrp	x0, 460000 <warn@@Base+0x10640>
  42b090:	add	x0, x0, #0xf08
  42b094:	adrp	x1, 45a000 <warn@@Base+0xa640>
  42b098:	add	x1, x1, #0x488
  42b09c:	str	x0, [sp, #264]
  42b0a0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b0a4:	add	x0, x0, #0x4d0
  42b0a8:	str	x1, [sp, #248]
  42b0ac:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b0b0:	add	x1, x1, #0x4e0
  42b0b4:	stp	x1, x0, [sp, #272]
  42b0b8:	adrp	x0, 484000 <warn@@Base+0x34640>
  42b0bc:	add	x0, x0, #0x810
  42b0c0:	str	x0, [sp, #288]
  42b0c4:	str	w28, [sp, #308]
  42b0c8:	str	x26, [sp, #312]
  42b0cc:	b	42b0fc <ferror@plt+0x293bc>
  42b0d0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b0d4:	add	x1, x1, #0x4f8
  42b0d8:	mov	w2, #0x5                   	// #5
  42b0dc:	mov	x0, #0x0                   	// #0
  42b0e0:	bl	401c70 <dcgettext@plt>
  42b0e4:	bl	401b70 <puts@plt>
  42b0e8:	ldr	x0, [sp, #184]
  42b0ec:	add	x22, x22, #0x1
  42b0f0:	add	x19, x19, #0x14
  42b0f4:	cmp	x22, x0
  42b0f8:	b.cs	42b300 <ferror@plt+0x295c0>  // b.hs, b.nlast
  42b0fc:	ldr	x2, [x23]
  42b100:	mov	w1, #0x4                   	// #4
  42b104:	mov	x0, x19
  42b108:	blr	x2
  42b10c:	mov	x28, x0
  42b110:	ldr	x2, [x23]
  42b114:	mov	w1, #0x4                   	// #4
  42b118:	add	x0, x19, #0x4
  42b11c:	blr	x2
  42b120:	str	x0, [sp, #328]
  42b124:	ldr	x2, [x23]
  42b128:	mov	w1, #0x4                   	// #4
  42b12c:	add	x0, x19, #0x8
  42b130:	blr	x2
  42b134:	mov	x26, x0
  42b138:	ldr	x2, [x23]
  42b13c:	mov	w1, #0x4                   	// #4
  42b140:	add	x0, x19, #0xc
  42b144:	blr	x2
  42b148:	mov	x27, x0
  42b14c:	ldr	x2, [x23]
  42b150:	mov	w1, #0x4                   	// #4
  42b154:	add	x0, x19, #0x10
  42b158:	blr	x2
  42b15c:	mov	x20, x0
  42b160:	ldr	x0, [sp, #256]
  42b164:	bl	401ab0 <gmtime@plt>
  42b168:	ldr	w3, [x0, #20]
  42b16c:	ldp	w5, w4, [x0, #12]
  42b170:	add	w3, w3, #0x76c
  42b174:	ldp	w7, w6, [x0, #4]
  42b178:	add	w4, w4, #0x1
  42b17c:	ldr	w8, [x0]
  42b180:	mov	x1, #0x80                  	// #128
  42b184:	ldr	x0, [sp, #224]
  42b188:	str	w8, [sp]
  42b18c:	ldr	x2, [sp, #248]
  42b190:	bl	4019e0 <snprintf@plt>
  42b194:	ldr	x0, [sp, #264]
  42b198:	mov	x1, x22
  42b19c:	bl	401cc0 <printf@plt>
  42b1a0:	ldr	x1, [x24, #3176]
  42b1a4:	cbz	x1, 42b1b4 <ferror@plt+0x29474>
  42b1a8:	ldr	x0, [x24, #3184]
  42b1ac:	cmp	x28, x0
  42b1b0:	b.cc	42b340 <ferror@plt+0x29600>  // b.lo, b.ul, b.last
  42b1b4:	ldr	x1, [sp, #280]
  42b1b8:	mov	w2, #0x5                   	// #5
  42b1bc:	mov	x0, #0x0                   	// #0
  42b1c0:	bl	401c70 <dcgettext@plt>
  42b1c4:	mov	x1, x28
  42b1c8:	bl	401cc0 <printf@plt>
  42b1cc:	ldr	x1, [sp, #224]
  42b1d0:	mov	x3, x27
  42b1d4:	ldr	x0, [sp, #272]
  42b1d8:	mov	x2, x26
  42b1dc:	bl	401cc0 <printf@plt>
  42b1e0:	cbz	x20, 42b0d0 <ferror@plt+0x29390>
  42b1e4:	mov	w26, w20
  42b1e8:	tbnz	w20, #0, 42b2c0 <ferror@plt+0x29580>
  42b1ec:	tbnz	w26, #1, 42b29c <ferror@plt+0x2955c>
  42b1f0:	tbnz	w26, #2, 42b254 <ferror@plt+0x29514>
  42b1f4:	tbnz	w26, #3, 42b230 <ferror@plt+0x294f0>
  42b1f8:	tbnz	w26, #4, 42b278 <ferror@plt+0x29538>
  42b1fc:	tbnz	w26, #5, 42b210 <ferror@plt+0x294d0>
  42b200:	cbnz	w26, 42b2e4 <ferror@plt+0x295a4>
  42b204:	ldr	x0, [sp, #288]
  42b208:	bl	401b70 <puts@plt>
  42b20c:	b	42b0e8 <ferror@plt+0x293a8>
  42b210:	ldr	x3, [x21, #1160]
  42b214:	eor	w26, w26, #0x20
  42b218:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b21c:	mov	x2, #0x6                   	// #6
  42b220:	mov	x1, #0x1                   	// #1
  42b224:	add	x0, x0, #0x550
  42b228:	bl	401c10 <fwrite@plt>
  42b22c:	b	42b200 <ferror@plt+0x294c0>
  42b230:	ldr	x3, [x21, #1160]
  42b234:	eor	w26, w26, #0x8
  42b238:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b23c:	mov	x2, #0x8                   	// #8
  42b240:	add	x0, x0, #0x530
  42b244:	mov	x1, #0x1                   	// #1
  42b248:	bl	401c10 <fwrite@plt>
  42b24c:	tbz	w26, #4, 42b1fc <ferror@plt+0x294bc>
  42b250:	b	42b278 <ferror@plt+0x29538>
  42b254:	ldr	x3, [x21, #1160]
  42b258:	eor	w26, w26, #0x4
  42b25c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b260:	mov	x2, #0xe                   	// #14
  42b264:	add	x0, x0, #0x520
  42b268:	mov	x1, #0x1                   	// #1
  42b26c:	bl	401c10 <fwrite@plt>
  42b270:	tbz	w26, #3, 42b1f8 <ferror@plt+0x294b8>
  42b274:	b	42b230 <ferror@plt+0x294f0>
  42b278:	ldr	x3, [x21, #1160]
  42b27c:	eor	w26, w26, #0x10
  42b280:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b284:	mov	x2, #0xb                   	// #11
  42b288:	add	x0, x0, #0x540
  42b28c:	mov	x1, #0x1                   	// #1
  42b290:	bl	401c10 <fwrite@plt>
  42b294:	tbz	w26, #5, 42b200 <ferror@plt+0x294c0>
  42b298:	b	42b210 <ferror@plt+0x294d0>
  42b29c:	ldr	x3, [x21, #1160]
  42b2a0:	eor	w26, w26, #0x2
  42b2a4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b2a8:	mov	x2, #0xf                   	// #15
  42b2ac:	add	x0, x0, #0x510
  42b2b0:	mov	x1, #0x1                   	// #1
  42b2b4:	bl	401c10 <fwrite@plt>
  42b2b8:	tbz	w26, #2, 42b1f4 <ferror@plt+0x294b4>
  42b2bc:	b	42b254 <ferror@plt+0x29514>
  42b2c0:	ldr	x3, [x21, #1160]
  42b2c4:	eor	w26, w20, #0x1
  42b2c8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b2cc:	mov	x2, #0xc                   	// #12
  42b2d0:	add	x0, x0, #0x500
  42b2d4:	mov	x1, #0x1                   	// #1
  42b2d8:	bl	401c10 <fwrite@plt>
  42b2dc:	tbz	w26, #1, 42b1f0 <ferror@plt+0x294b0>
  42b2e0:	b	42b29c <ferror@plt+0x2955c>
  42b2e4:	mov	w1, w26
  42b2e8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b2ec:	add	x0, x0, #0x558
  42b2f0:	bl	401cc0 <printf@plt>
  42b2f4:	b	42b204 <ferror@plt+0x294c4>
  42b2f8:	mov	w28, #0x0                   	// #0
  42b2fc:	b	429b00 <ferror@plt+0x27dc0>
  42b300:	ldr	x0, [sp, #240]
  42b304:	ldr	w28, [sp, #308]
  42b308:	ldr	x27, [sp, #296]
  42b30c:	ldr	x26, [sp, #312]
  42b310:	bl	401bc0 <free@plt>
  42b314:	b	429b00 <ferror@plt+0x27dc0>
  42b318:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b31c:	add	x0, x0, #0xd30
  42b320:	bl	401b70 <puts@plt>
  42b324:	ldur	x22, [x25, #-256]
  42b328:	b	428cb8 <ferror@plt+0x26f78>
  42b32c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b330:	add	x0, x0, #0xd18
  42b334:	bl	401b70 <puts@plt>
  42b338:	ldur	x22, [x25, #-256]
  42b33c:	b	428cb8 <ferror@plt+0x26f78>
  42b340:	add	x1, x1, x28
  42b344:	mov	w0, #0x14                  	// #20
  42b348:	bl	404800 <ferror@plt+0x2ac0>
  42b34c:	b	42b1cc <ferror@plt+0x2948c>
  42b350:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b354:	add	x1, x1, #0x560
  42b358:	mov	w2, #0x5                   	// #5
  42b35c:	mov	x0, #0x0                   	// #0
  42b360:	mov	w28, #0x0                   	// #0
  42b364:	bl	401c70 <dcgettext@plt>
  42b368:	bl	44f3e8 <error@@Base>
  42b36c:	ldur	x22, [x25, #-256]
  42b370:	b	428cb8 <ferror@plt+0x26f78>
  42b374:	mov	w28, #0x0                   	// #0
  42b378:	b	429d6c <ferror@plt+0x2802c>
  42b37c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b380:	add	x1, x1, #0x580
  42b384:	b	42b358 <ferror@plt+0x29618>
  42b388:	mov	w0, #0x1f                  	// #31
  42b38c:	mov	x21, #0x4                   	// #4
  42b390:	str	w21, [sp, #152]
  42b394:	str	w0, [sp, #160]
  42b398:	mov	w0, #0x8                   	// #8
  42b39c:	str	w0, [sp, #144]
  42b3a0:	b	42ae10 <ferror@plt+0x290d0>
  42b3a4:	mov	x22, #0x4                   	// #4
  42b3a8:	mov	w23, #0x8                   	// #8
  42b3ac:	str	w22, [sp, #184]
  42b3b0:	b	42a310 <ferror@plt+0x285d0>
  42b3b4:	adrp	x0, 458000 <warn@@Base+0x8640>
  42b3b8:	add	x0, x0, #0x80
  42b3bc:	bl	401cc0 <printf@plt>
  42b3c0:	b	429f2c <ferror@plt+0x281ec>
  42b3c4:	add	x1, x1, x0
  42b3c8:	mov	w0, #0x19                  	// #25
  42b3cc:	bl	404800 <ferror@plt+0x2ac0>
  42b3d0:	b	429eb8 <ferror@plt+0x28178>
  42b3d4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b3d8:	add	x0, x0, #0xd00
  42b3dc:	bl	401b70 <puts@plt>
  42b3e0:	ldur	x22, [x25, #-256]
  42b3e4:	b	428cb8 <ferror@plt+0x26f78>
  42b3e8:	mov	x0, #0x0                   	// #0
  42b3ec:	bl	401c70 <dcgettext@plt>
  42b3f0:	ldr	x2, [sp, #192]
  42b3f4:	mov	x5, x0
  42b3f8:	mov	x1, x21
  42b3fc:	mov	x0, x20
  42b400:	mov	x3, x27
  42b404:	mov	x4, #0x8                   	// #8
  42b408:	bl	4103d0 <ferror@plt+0xe690>
  42b40c:	mov	x20, x0
  42b410:	cbz	x0, 42afd8 <ferror@plt+0x29298>
  42b414:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42b418:	mov	x22, x0
  42b41c:	add	x23, x23, #0x398
  42b420:	mov	x21, #0x0                   	// #0
  42b424:	ldr	x2, [x23]
  42b428:	mov	x0, x22
  42b42c:	mov	w1, #0x8                   	// #8
  42b430:	add	x22, x22, #0x8
  42b434:	blr	x2
  42b438:	str	x0, [x19, x21, lsl #3]
  42b43c:	add	x21, x21, #0x1
  42b440:	cmp	x21, x27
  42b444:	b.cc	42b424 <ferror@plt+0x296e4>  // b.lo, b.ul, b.last
  42b448:	b	429e2c <ferror@plt+0x280ec>
  42b44c:	mov	w2, #0x5                   	// #5
  42b450:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b454:	mov	x0, #0x0                   	// #0
  42b458:	add	x1, x1, #0x8f0
  42b45c:	bl	401c70 <dcgettext@plt>
  42b460:	mov	w28, #0x0                   	// #0
  42b464:	mov	x1, x27
  42b468:	bl	44f3e8 <error@@Base>
  42b46c:	ldur	x22, [x25, #-256]
  42b470:	b	428cb8 <ferror@plt+0x26f78>
  42b474:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b478:	add	x1, x1, #0x920
  42b47c:	mov	w2, #0x5                   	// #5
  42b480:	mov	w28, #0x0                   	// #0
  42b484:	bl	401c70 <dcgettext@plt>
  42b488:	bl	44f3e8 <error@@Base>
  42b48c:	ldur	x22, [x25, #-256]
  42b490:	b	428cb8 <ferror@plt+0x26f78>
  42b494:	mov	x4, x27
  42b498:	sxtw	x3, w21
  42b49c:	add	x19, x26, #0x10
  42b4a0:	mov	x27, x28
  42b4a4:	lsr	x0, x4, #3
  42b4a8:	mov	w4, #0x5                   	// #5
  42b4ac:	ldr	w28, [sp, #240]
  42b4b0:	adrp	x2, 461000 <warn@@Base+0x11640>
  42b4b4:	add	x0, x26, x0, lsl #4
  42b4b8:	add	x2, x2, #0x610
  42b4bc:	ldr	x26, [sp, #224]
  42b4c0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b4c4:	add	x1, x1, #0x638
  42b4c8:	str	x0, [sp, #240]
  42b4cc:	mov	x0, #0x0                   	// #0
  42b4d0:	bl	401c20 <dcngettext@plt>
  42b4d4:	mov	x2, x22
  42b4d8:	mov	x20, x0
  42b4dc:	add	x1, x26, #0x88
  42b4e0:	add	x0, x26, #0x80
  42b4e4:	bl	404c18 <ferror@plt+0x2ed8>
  42b4e8:	mov	x1, x0
  42b4ec:	mov	w2, w21
  42b4f0:	mov	x0, x20
  42b4f4:	bl	401cc0 <printf@plt>
  42b4f8:	str	x27, [sp, #264]
  42b4fc:	ldr	w27, [sp, #232]
  42b500:	adrp	x1, 493000 <warn@@Base+0x43640>
  42b504:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b508:	add	x1, x1, #0x7c0
  42b50c:	add	x0, x0, #0x8b0
  42b510:	str	xzr, [sp, #224]
  42b514:	stp	x1, x0, [sp, #248]
  42b518:	ldurb	w1, [x19, #-16]
  42b51c:	cmp	w1, #0x5
  42b520:	b.eq	42b794 <ferror@plt+0x29a54>  // b.none
  42b524:	b.hi	429ca8 <ferror@plt+0x27f68>  // b.pmore
  42b528:	cmp	w1, #0x2
  42b52c:	b.eq	42bb3c <ferror@plt+0x29dfc>  // b.none
  42b530:	b.ls	42b590 <ferror@plt+0x29850>  // b.plast
  42b534:	cmp	w1, #0x3
  42b538:	b.eq	42b744 <ferror@plt+0x29a04>  // b.none
  42b53c:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42b540:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b544:	mov	x2, #0xb                   	// #11
  42b548:	add	x0, x0, #0x798
  42b54c:	ldr	x3, [x22, #1160]
  42b550:	mov	x1, #0x1                   	// #1
  42b554:	add	x21, x22, #0x488
  42b558:	bl	401c10 <fwrite@plt>
  42b55c:	ldur	x0, [x19, #-8]
  42b560:	tbnz	w0, #0, 42b720 <ferror@plt+0x299e0>
  42b564:	tbnz	w0, #1, 42b9d4 <ferror@plt+0x29c94>
  42b568:	tbnz	w0, #2, 42b9f4 <ferror@plt+0x29cb4>
  42b56c:	tbz	w0, #3, 429ce4 <ferror@plt+0x27fa4>
  42b570:	ldr	x3, [x21]
  42b574:	add	x20, x19, #0x10
  42b578:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b57c:	mov	x2, #0x8                   	// #8
  42b580:	mov	x1, #0x1                   	// #1
  42b584:	add	x0, x0, #0x7c8
  42b588:	bl	401c10 <fwrite@plt>
  42b58c:	b	429ce8 <ferror@plt+0x27fa8>
  42b590:	cbz	w1, 42bb18 <ferror@plt+0x29dd8>
  42b594:	cmp	w1, #0x1
  42b598:	b.ne	42b7d0 <ferror@plt+0x29a90>  // b.any
  42b59c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b5a0:	add	x0, x0, #0x678
  42b5a4:	bl	401cc0 <printf@plt>
  42b5a8:	add	x20, x19, #0x10
  42b5ac:	ldrh	w0, [x26, #82]
  42b5b0:	cmp	w0, #0x8
  42b5b4:	ldr	x0, [sp, #240]
  42b5b8:	b.eq	42ba54 <ferror@plt+0x29d14>  // b.none
  42b5bc:	cmp	x0, x20
  42b5c0:	b.cc	42ba14 <ferror@plt+0x29cd4>  // b.lo, b.ul, b.last
  42b5c4:	ldr	x2, [x23]
  42b5c8:	mov	x0, x19
  42b5cc:	mov	w1, #0x4                   	// #4
  42b5d0:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42b5d4:	blr	x2
  42b5d8:	mov	x2, x0
  42b5dc:	ldr	x3, [x23]
  42b5e0:	add	x0, x19, #0x8
  42b5e4:	mov	w1, #0x4                   	// #4
  42b5e8:	str	x2, [sp, #288]
  42b5ec:	blr	x3
  42b5f0:	mov	x21, x0
  42b5f4:	ldr	x3, [x23]
  42b5f8:	add	x0, x19, #0xc
  42b5fc:	mov	w1, #0x4                   	// #4
  42b600:	blr	x3
  42b604:	mov	x5, x0
  42b608:	ldr	x3, [x23]
  42b60c:	mov	w1, #0x4                   	// #4
  42b610:	mov	x0, x20
  42b614:	str	x5, [sp, #280]
  42b618:	blr	x3
  42b61c:	mov	x3, x0
  42b620:	ldr	x4, [x23]
  42b624:	add	x0, x19, #0x14
  42b628:	mov	w1, #0x4                   	// #4
  42b62c:	str	x3, [sp, #272]
  42b630:	blr	x4
  42b634:	mov	x4, x0
  42b638:	ldr	x6, [x23]
  42b63c:	add	x0, x19, #0x18
  42b640:	mov	w1, #0x8                   	// #8
  42b644:	str	x4, [sp, #232]
  42b648:	blr	x6
  42b64c:	mov	x19, x0
  42b650:	ldr	x2, [sp, #288]
  42b654:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b658:	add	x0, x0, #0x700
  42b65c:	mov	x1, x2
  42b660:	bl	401cc0 <printf@plt>
  42b664:	ldr	x0, [x22, #1160]
  42b668:	mov	x2, x19
  42b66c:	adrp	x1, 458000 <warn@@Base+0x8640>
  42b670:	add	x1, x1, #0x88
  42b674:	bl	401d20 <fprintf@plt>
  42b678:	mov	w0, #0xa                   	// #10
  42b67c:	bl	401cf0 <putchar@plt>
  42b680:	ldp	x3, x5, [sp, #272]
  42b684:	mov	x1, x21
  42b688:	ldr	x4, [sp, #232]
  42b68c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b690:	add	x0, x0, #0x6c0
  42b694:	mov	x2, x5
  42b698:	bl	401cc0 <printf@plt>
  42b69c:	mov	w0, w27
  42b6a0:	b	429d50 <ferror@plt+0x28010>
  42b6a4:	cmp	w1, #0x6
  42b6a8:	b.eq	42bc4c <ferror@plt+0x29f0c>  // b.none
  42b6ac:	cmp	w1, #0x7
  42b6b0:	b.ne	42b7d0 <ferror@plt+0x29a90>  // b.any
  42b6b4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b6b8:	add	x0, x0, #0x7f8
  42b6bc:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42b6c0:	mov	x2, #0xb                   	// #11
  42b6c4:	ldr	x3, [x22, #1160]
  42b6c8:	mov	x1, #0x1                   	// #1
  42b6cc:	add	x21, x22, #0x488
  42b6d0:	bl	401c10 <fwrite@plt>
  42b6d4:	ldur	x0, [x19, #-8]
  42b6d8:	tbnz	w0, #0, 42bc2c <ferror@plt+0x29eec>
  42b6dc:	tbz	w0, #1, 429ce4 <ferror@plt+0x27fa4>
  42b6e0:	ldr	x3, [x21]
  42b6e4:	add	x20, x19, #0x10
  42b6e8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b6ec:	mov	x2, #0xd                   	// #13
  42b6f0:	mov	x1, #0x1                   	// #1
  42b6f4:	add	x0, x0, #0x818
  42b6f8:	bl	401c10 <fwrite@plt>
  42b6fc:	b	429ce8 <ferror@plt+0x27fa8>
  42b700:	mov	w1, w0
  42b704:	add	x22, x22, #0x1
  42b708:	ldr	x0, [sp, #256]
  42b70c:	bl	401cc0 <printf@plt>
  42b710:	ldurb	w0, [x19, #-15]
  42b714:	cmp	x22, x0
  42b718:	b.cc	429d08 <ferror@plt+0x27fc8>  // b.lo, b.ul, b.last
  42b71c:	b	429d30 <ferror@plt+0x27ff0>
  42b720:	ldr	x3, [x22, #1160]
  42b724:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b728:	mov	x2, #0x7                   	// #7
  42b72c:	add	x0, x0, #0x7a8
  42b730:	mov	x1, #0x1                   	// #1
  42b734:	bl	401c10 <fwrite@plt>
  42b738:	ldur	x0, [x19, #-8]
  42b73c:	tbz	w0, #1, 42b568 <ferror@plt+0x29828>
  42b740:	b	42b9d4 <ferror@plt+0x29c94>
  42b744:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42b748:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b74c:	mov	x2, #0xb                   	// #11
  42b750:	add	x0, x0, #0x768
  42b754:	ldr	x3, [x22, #1160]
  42b758:	mov	x1, #0x1                   	// #1
  42b75c:	add	x21, x22, #0x488
  42b760:	bl	401c10 <fwrite@plt>
  42b764:	ldur	x0, [x19, #-8]
  42b768:	tbnz	w0, #0, 42b804 <ferror@plt+0x29ac4>
  42b76c:	tbnz	w0, #1, 42b824 <ferror@plt+0x29ae4>
  42b770:	tbz	w0, #2, 429ce4 <ferror@plt+0x27fa4>
  42b774:	ldr	x3, [x21]
  42b778:	add	x20, x19, #0x10
  42b77c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b780:	mov	x2, #0x7                   	// #7
  42b784:	mov	x1, #0x1                   	// #1
  42b788:	add	x0, x0, #0x790
  42b78c:	bl	401c10 <fwrite@plt>
  42b790:	b	429ce8 <ferror@plt+0x27fa8>
  42b794:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42b798:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b79c:	add	x21, x22, #0x488
  42b7a0:	add	x0, x0, #0x7d8
  42b7a4:	ldr	x3, [x22, #1160]
  42b7a8:	add	x20, x19, #0x10
  42b7ac:	mov	x2, #0xc                   	// #12
  42b7b0:	mov	x1, #0x1                   	// #1
  42b7b4:	bl	401c10 <fwrite@plt>
  42b7b8:	b	429ce8 <ferror@plt+0x27fa8>
  42b7bc:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b7c0:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42b7c4:	add	x0, x0, #0x828
  42b7c8:	mov	x2, #0xb                   	// #11
  42b7cc:	b	42b6c4 <ferror@plt+0x29984>
  42b7d0:	ldurh	w2, [x19, #-14]
  42b7d4:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42b7d8:	ldur	x3, [x19, #-8]
  42b7dc:	add	x21, x22, #0x488
  42b7e0:	add	x20, x19, #0x10
  42b7e4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b7e8:	add	x0, x0, #0x898
  42b7ec:	bl	401cc0 <printf@plt>
  42b7f0:	b	429ce8 <ferror@plt+0x27fa8>
  42b7f4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b7f8:	add	x0, x0, #0x838
  42b7fc:	ldur	x2, [x19, #-8]
  42b800:	b	429cd0 <ferror@plt+0x27f90>
  42b804:	ldr	x3, [x22, #1160]
  42b808:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b80c:	mov	x2, #0x7                   	// #7
  42b810:	add	x0, x0, #0x778
  42b814:	mov	x1, #0x1                   	// #1
  42b818:	bl	401c10 <fwrite@plt>
  42b81c:	ldur	x0, [x19, #-8]
  42b820:	tbz	w0, #1, 42b770 <ferror@plt+0x29a30>
  42b824:	ldr	x3, [x21]
  42b828:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b82c:	mov	x2, #0x8                   	// #8
  42b830:	add	x0, x0, #0x780
  42b834:	mov	x1, #0x1                   	// #1
  42b838:	bl	401c10 <fwrite@plt>
  42b83c:	ldur	x0, [x19, #-8]
  42b840:	b	42b770 <ferror@plt+0x29a30>
  42b844:	ldr	x1, [sp, #144]
  42b848:	mov	x2, x19
  42b84c:	mov	x3, x20
  42b850:	mov	x0, x21
  42b854:	bl	408138 <ferror@plt+0x63f8>
  42b858:	mov	x19, x0
  42b85c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b860:	add	x1, x1, #0xae0
  42b864:	mov	w2, #0x5                   	// #5
  42b868:	mov	x0, #0x0                   	// #0
  42b86c:	bl	401c70 <dcgettext@plt>
  42b870:	bl	401cc0 <printf@plt>
  42b874:	cmn	x19, #0x1
  42b878:	b.ne	42a52c <ferror@plt+0x287ec>  // b.any
  42b87c:	b	42a54c <ferror@plt+0x2880c>
  42b880:	adrp	x22, 459000 <warn@@Base+0x9640>
  42b884:	add	x22, x22, #0x990
  42b888:	b	42a920 <ferror@plt+0x28be0>
  42b88c:	adrp	x22, 459000 <warn@@Base+0x9640>
  42b890:	add	x22, x22, #0x988
  42b894:	b	42a920 <ferror@plt+0x28be0>
  42b898:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b89c:	add	x1, x1, #0x3d0
  42b8a0:	mov	w2, #0x5                   	// #5
  42b8a4:	bl	401c70 <dcgettext@plt>
  42b8a8:	bl	401cc0 <printf@plt>
  42b8ac:	mov	w2, #0x5                   	// #5
  42b8b0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b8b4:	mov	x0, #0x0                   	// #0
  42b8b8:	add	x1, x1, #0x3e8
  42b8bc:	bl	401c70 <dcgettext@plt>
  42b8c0:	mov	x27, x0
  42b8c4:	mov	w2, #0x5                   	// #5
  42b8c8:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b8cc:	mov	x0, #0x0                   	// #0
  42b8d0:	add	x1, x1, #0x3f8
  42b8d4:	bl	401c70 <dcgettext@plt>
  42b8d8:	mov	x6, x0
  42b8dc:	mov	w2, #0x5                   	// #5
  42b8e0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b8e4:	mov	x0, #0x0                   	// #0
  42b8e8:	add	x1, x1, #0x400
  42b8ec:	str	x6, [sp, #176]
  42b8f0:	bl	401c70 <dcgettext@plt>
  42b8f4:	mov	x3, x0
  42b8f8:	mov	w2, #0x5                   	// #5
  42b8fc:	adrp	x1, 461000 <warn@@Base+0x11640>
  42b900:	mov	x0, #0x0                   	// #0
  42b904:	add	x1, x1, #0x408
  42b908:	str	x3, [sp, #168]
  42b90c:	bl	401c70 <dcgettext@plt>
  42b910:	mov	x5, x0
  42b914:	ldp	x3, x6, [sp, #168]
  42b918:	mov	x0, x27
  42b91c:	ldr	w1, [sp, #144]
  42b920:	mov	w4, w1
  42b924:	mov	x2, x6
  42b928:	bl	401cc0 <printf@plt>
  42b92c:	mov	x3, x23
  42b930:	mov	x2, x20
  42b934:	mov	x1, x20
  42b938:	mov	x0, x19
  42b93c:	bl	408138 <ferror@plt+0x63f8>
  42b940:	mov	x27, x0
  42b944:	mov	w0, #0xa                   	// #10
  42b948:	bl	401cf0 <putchar@plt>
  42b94c:	cmn	x27, #0x1
  42b950:	b.eq	42afa4 <ferror@plt+0x29264>  // b.none
  42b954:	sub	x0, x27, x20
  42b958:	add	x1, x21, x0
  42b95c:	add	x1, x19, x1
  42b960:	cmp	x23, x1
  42b964:	b.cc	42b988 <ferror@plt+0x29c48>  // b.lo, b.ul, b.last
  42b968:	adrp	x7, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42b96c:	ldr	w1, [sp, #152]
  42b970:	add	x0, x19, x0
  42b974:	ldr	x2, [x7, #920]
  42b978:	blr	x2
  42b97c:	ldrb	w1, [sp, #160]
  42b980:	lsr	x0, x0, x1
  42b984:	cbnz	x0, 42b9a8 <ferror@plt+0x29c68>
  42b988:	mov	w0, #0xa                   	// #10
  42b98c:	bl	401cf0 <putchar@plt>
  42b990:	b	42aee0 <ferror@plt+0x291a0>
  42b994:	ldr	x0, [sp, #160]
  42b998:	bl	401bc0 <free@plt>
  42b99c:	b	429644 <ferror@plt+0x27904>
  42b9a0:	mov	x27, x20
  42b9a4:	b	42aee0 <ferror@plt+0x291a0>
  42b9a8:	mov	x2, x27
  42b9ac:	mov	x3, x23
  42b9b0:	mov	x1, x20
  42b9b4:	mov	x0, x19
  42b9b8:	bl	408138 <ferror@plt+0x63f8>
  42b9bc:	mov	x27, x0
  42b9c0:	mov	w0, #0xa                   	// #10
  42b9c4:	bl	401cf0 <putchar@plt>
  42b9c8:	cmn	x27, #0x1
  42b9cc:	b.ne	42b988 <ferror@plt+0x29c48>  // b.any
  42b9d0:	b	42afa4 <ferror@plt+0x29264>
  42b9d4:	ldr	x3, [x21]
  42b9d8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b9dc:	mov	x2, #0xa                   	// #10
  42b9e0:	add	x0, x0, #0x7b0
  42b9e4:	mov	x1, #0x1                   	// #1
  42b9e8:	bl	401c10 <fwrite@plt>
  42b9ec:	ldur	x0, [x19, #-8]
  42b9f0:	tbz	w0, #2, 42b56c <ferror@plt+0x2982c>
  42b9f4:	ldr	x3, [x21]
  42b9f8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42b9fc:	mov	x2, #0x7                   	// #7
  42ba00:	add	x0, x0, #0x7c0
  42ba04:	mov	x1, #0x1                   	// #1
  42ba08:	bl	401c10 <fwrite@plt>
  42ba0c:	ldur	x0, [x19, #-8]
  42ba10:	b	42b56c <ferror@plt+0x2982c>
  42ba14:	adrp	x1, 459000 <warn@@Base+0x9640>
  42ba18:	add	x1, x1, #0xab8
  42ba1c:	mov	w2, #0x5                   	// #5
  42ba20:	mov	x0, #0x0                   	// #0
  42ba24:	bl	401c70 <dcgettext@plt>
  42ba28:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42ba2c:	bl	401cc0 <printf@plt>
  42ba30:	add	x21, x22, #0x488
  42ba34:	adrp	x1, 461000 <warn@@Base+0x11640>
  42ba38:	add	x1, x1, #0x688
  42ba3c:	mov	w2, #0x5                   	// #5
  42ba40:	mov	x0, #0x0                   	// #0
  42ba44:	mov	w27, #0x0                   	// #0
  42ba48:	bl	401c70 <dcgettext@plt>
  42ba4c:	bl	44f3e8 <error@@Base>
  42ba50:	b	429ce8 <ferror@plt+0x27fa8>
  42ba54:	cmp	x0, x20
  42ba58:	b.cc	42ba14 <ferror@plt+0x29cd4>  // b.lo, b.ul, b.last
  42ba5c:	ldr	x2, [x23]
  42ba60:	mov	w1, #0x4                   	// #4
  42ba64:	mov	x0, x19
  42ba68:	blr	x2
  42ba6c:	mov	x5, x0
  42ba70:	ldr	x2, [x23]
  42ba74:	mov	w1, #0x4                   	// #4
  42ba78:	add	x0, x19, #0x4
  42ba7c:	str	x5, [sp, #280]
  42ba80:	blr	x2
  42ba84:	mov	x21, x0
  42ba88:	ldr	x2, [x23]
  42ba8c:	mov	w1, #0x4                   	// #4
  42ba90:	add	x0, x19, #0x8
  42ba94:	blr	x2
  42ba98:	mov	x22, x0
  42ba9c:	ldr	x2, [x23]
  42baa0:	mov	w1, #0x4                   	// #4
  42baa4:	add	x0, x19, #0xc
  42baa8:	blr	x2
  42baac:	mov	x3, x0
  42bab0:	ldr	x2, [x23]
  42bab4:	mov	w1, #0x4                   	// #4
  42bab8:	mov	x0, x20
  42babc:	str	x3, [sp, #272]
  42bac0:	blr	x2
  42bac4:	mov	x4, x0
  42bac8:	ldr	x2, [x23]
  42bacc:	mov	w1, #0x4                   	// #4
  42bad0:	add	x0, x19, #0x14
  42bad4:	str	x4, [sp, #232]
  42bad8:	blr	x2
  42badc:	mov	x2, x0
  42bae0:	ldr	x5, [sp, #280]
  42bae4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bae8:	add	x0, x0, #0x6a8
  42baec:	mov	x1, x5
  42baf0:	bl	401cc0 <printf@plt>
  42baf4:	ldr	x4, [sp, #232]
  42baf8:	mov	x2, x22
  42bafc:	ldr	x3, [sp, #272]
  42bb00:	mov	x1, x21
  42bb04:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bb08:	add	x0, x0, #0x6c0
  42bb0c:	bl	401cc0 <printf@plt>
  42bb10:	mov	w0, w27
  42bb14:	b	429d50 <ferror@plt+0x28010>
  42bb18:	ldurh	w1, [x19, #-14]
  42bb1c:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42bb20:	ldur	x2, [x19, #-8]
  42bb24:	add	x21, x22, #0x488
  42bb28:	add	x20, x19, #0x10
  42bb2c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bb30:	add	x0, x0, #0x660
  42bb34:	bl	401cc0 <printf@plt>
  42bb38:	b	429ce8 <ferror@plt+0x27fa8>
  42bb3c:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42bb40:	mov	x2, #0x14                  	// #20
  42bb44:	mov	x1, #0x1                   	// #1
  42bb48:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bb4c:	ldr	x3, [x22, #1160]
  42bb50:	add	x0, x0, #0x718
  42bb54:	add	x21, x22, #0x488
  42bb58:	bl	401c10 <fwrite@plt>
  42bb5c:	ldur	x0, [x19, #-8]
  42bb60:	and	w0, w0, #0x1f
  42bb64:	bl	407128 <ferror@plt+0x53e8>
  42bb68:	ldr	x3, [x22, #1160]
  42bb6c:	mov	x2, #0xa                   	// #10
  42bb70:	mov	x1, #0x1                   	// #1
  42bb74:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bb78:	add	x0, x0, #0x730
  42bb7c:	bl	401c10 <fwrite@plt>
  42bb80:	ldur	x0, [x19, #-8]
  42bb84:	ubfx	w0, w0, #8, #5
  42bb88:	bl	407128 <ferror@plt+0x53e8>
  42bb8c:	ldr	x1, [x22, #1160]
  42bb90:	mov	w0, #0x29                  	// #41
  42bb94:	bl	4019a0 <fputc@plt>
  42bb98:	ldur	x0, [x19, #-8]
  42bb9c:	tbnz	w0, #16, 42bbcc <ferror@plt+0x29e8c>
  42bba0:	tbnz	w0, #17, 42bbec <ferror@plt+0x29eac>
  42bba4:	tbnz	w0, #18, 42bc0c <ferror@plt+0x29ecc>
  42bba8:	tbz	w0, #19, 429ce4 <ferror@plt+0x27fa4>
  42bbac:	ldr	x3, [x21]
  42bbb0:	add	x20, x19, #0x10
  42bbb4:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bbb8:	mov	x2, #0x8                   	// #8
  42bbbc:	mov	x1, #0x1                   	// #1
  42bbc0:	add	x0, x0, #0x758
  42bbc4:	bl	401c10 <fwrite@plt>
  42bbc8:	b	429ce8 <ferror@plt+0x27fa8>
  42bbcc:	ldr	x3, [x22, #1160]
  42bbd0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bbd4:	mov	x2, #0x6                   	// #6
  42bbd8:	add	x0, x0, #0x740
  42bbdc:	mov	x1, #0x1                   	// #1
  42bbe0:	bl	401c10 <fwrite@plt>
  42bbe4:	ldur	x0, [x19, #-8]
  42bbe8:	tbz	w0, #17, 42bba4 <ferror@plt+0x29e64>
  42bbec:	ldr	x3, [x21]
  42bbf0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bbf4:	mov	x2, #0x4                   	// #4
  42bbf8:	add	x0, x0, #0x748
  42bbfc:	mov	x1, #0x1                   	// #1
  42bc00:	bl	401c10 <fwrite@plt>
  42bc04:	ldur	x0, [x19, #-8]
  42bc08:	tbz	w0, #18, 42bba8 <ferror@plt+0x29e68>
  42bc0c:	ldr	x3, [x21]
  42bc10:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bc14:	mov	x2, #0x7                   	// #7
  42bc18:	add	x0, x0, #0x750
  42bc1c:	mov	x1, #0x1                   	// #1
  42bc20:	bl	401c10 <fwrite@plt>
  42bc24:	ldur	x0, [x19, #-8]
  42bc28:	b	42bba8 <ferror@plt+0x29e68>
  42bc2c:	ldr	x3, [x22, #1160]
  42bc30:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bc34:	mov	x2, #0xf                   	// #15
  42bc38:	add	x0, x0, #0x808
  42bc3c:	mov	x1, #0x1                   	// #1
  42bc40:	bl	401c10 <fwrite@plt>
  42bc44:	ldur	x0, [x19, #-8]
  42bc48:	b	42b6dc <ferror@plt+0x2999c>
  42bc4c:	adrp	x22, 4ac000 <warn@@Base+0x5c640>
  42bc50:	adrp	x0, 461000 <warn@@Base+0x11640>
  42bc54:	add	x21, x22, #0x488
  42bc58:	add	x0, x0, #0x7e8
  42bc5c:	b	42b7a4 <ferror@plt+0x29a64>
  42bc60:	stp	xzr, xzr, [sp, #144]
  42bc64:	stp	xzr, xzr, [sp, #160]
  42bc68:	str	xzr, [sp, #176]
  42bc6c:	stp	xzr, xzr, [sp, #200]
  42bc70:	str	xzr, [sp, #216]
  42bc74:	b	42a2e4 <ferror@plt+0x285a4>
  42bc78:	adrp	x3, 481000 <warn@@Base+0x31640>
  42bc7c:	add	x3, x3, #0x570
  42bc80:	adrp	x1, 456000 <warn@@Base+0x6640>
  42bc84:	adrp	x0, 460000 <warn@@Base+0x10640>
  42bc88:	add	x3, x3, #0xeb8
  42bc8c:	add	x1, x1, #0xcb8
  42bc90:	add	x0, x0, #0xa08
  42bc94:	mov	w2, #0x4de4                	// #19940
  42bc98:	stp	x21, x22, [sp, #64]
  42bc9c:	stp	x27, x28, [sp, #112]
  42bca0:	bl	401cd0 <__assert_fail@plt>
  42bca4:	adrp	x1, 459000 <warn@@Base+0x9640>
  42bca8:	add	x1, x1, #0xae8
  42bcac:	mov	w2, #0x5                   	// #5
  42bcb0:	bl	401c70 <dcgettext@plt>
  42bcb4:	bl	44f3e8 <error@@Base>
  42bcb8:	ldr	w19, [x26, #152]
  42bcbc:	ldr	w2, [x24, #3352]
  42bcc0:	b	4287e8 <ferror@plt+0x26aa8>
  42bcc4:	mov	w28, w1
  42bcc8:	ldur	x22, [x25, #-256]
  42bccc:	b	428cb8 <ferror@plt+0x26f78>
  42bcd0:	adrp	x0, 458000 <warn@@Base+0x8640>
  42bcd4:	add	x0, x0, #0x80
  42bcd8:	bl	401cc0 <printf@plt>
  42bcdc:	b	42aea4 <ferror@plt+0x29164>
  42bce0:	mov	w0, #0xa                   	// #10
  42bce4:	bl	401cf0 <putchar@plt>
  42bce8:	b	42a554 <ferror@plt+0x28814>
  42bcec:	cbz	x21, 42a554 <ferror@plt+0x28814>
  42bcf0:	b	42a54c <ferror@plt+0x2880c>
  42bcf4:	adrp	x0, 458000 <warn@@Base+0x8640>
  42bcf8:	add	x0, x0, #0x80
  42bcfc:	bl	401cc0 <printf@plt>
  42bd00:	b	42a3fc <ferror@plt+0x286bc>
  42bd04:	mov	w2, #0x5                   	// #5
  42bd08:	adrp	x1, 461000 <warn@@Base+0x11640>
  42bd0c:	mov	x0, #0x0                   	// #0
  42bd10:	add	x1, x1, #0xa80
  42bd14:	bl	401c70 <dcgettext@plt>
  42bd18:	mov	w28, #0x0                   	// #0
  42bd1c:	ldr	x1, [sp, #160]
  42bd20:	bl	44f3e8 <error@@Base>
  42bd24:	ldur	x22, [x25, #-256]
  42bd28:	b	428cb8 <ferror@plt+0x26f78>
  42bd2c:	mov	w2, #0x5                   	// #5
  42bd30:	adrp	x1, 461000 <warn@@Base+0x11640>
  42bd34:	mov	x0, #0x0                   	// #0
  42bd38:	add	x1, x1, #0xa30
  42bd3c:	bl	401c70 <dcgettext@plt>
  42bd40:	mov	w28, #0x0                   	// #0
  42bd44:	ldp	x2, x1, [sp, #160]
  42bd48:	bl	44f3e8 <error@@Base>
  42bd4c:	ldur	x22, [x25, #-256]
  42bd50:	b	428cb8 <ferror@plt+0x26f78>
  42bd54:	adrp	x1, 461000 <warn@@Base+0x11640>
  42bd58:	add	x1, x1, #0xb08
  42bd5c:	mov	w2, #0x5                   	// #5
  42bd60:	mov	x0, #0x0                   	// #0
  42bd64:	bl	401c70 <dcgettext@plt>
  42bd68:	bl	401cc0 <printf@plt>
  42bd6c:	ldr	x1, [sp, #216]
  42bd70:	mov	w2, #0x5                   	// #5
  42bd74:	mov	x0, #0x0                   	// #0
  42bd78:	bl	401c70 <dcgettext@plt>
  42bd7c:	mov	x22, x0
  42bd80:	ldr	x1, [sp, #224]
  42bd84:	mov	w2, #0x5                   	// #5
  42bd88:	mov	x0, #0x0                   	// #0
  42bd8c:	bl	401c70 <dcgettext@plt>
  42bd90:	mov	x3, x0
  42bd94:	mov	x1, x27
  42bd98:	mov	w2, #0x5                   	// #5
  42bd9c:	mov	x0, #0x0                   	// #0
  42bda0:	str	x3, [sp, #232]
  42bda4:	bl	401c70 <dcgettext@plt>
  42bda8:	mov	x5, x0
  42bdac:	mov	w2, #0x5                   	// #5
  42bdb0:	adrp	x1, 461000 <warn@@Base+0x11640>
  42bdb4:	mov	x0, #0x0                   	// #0
  42bdb8:	add	x1, x1, #0xb20
  42bdbc:	str	x5, [sp, #224]
  42bdc0:	bl	401c70 <dcgettext@plt>
  42bdc4:	mov	x7, x0
  42bdc8:	mov	w2, #0x5                   	// #5
  42bdcc:	adrp	x1, 461000 <warn@@Base+0x11640>
  42bdd0:	mov	x0, #0x0                   	// #0
  42bdd4:	add	x1, x1, #0xb30
  42bdd8:	str	x7, [sp, #216]
  42bddc:	bl	401c70 <dcgettext@plt>
  42bde0:	mov	x4, x0
  42bde4:	mov	w2, #0x5                   	// #5
  42bde8:	adrp	x1, 461000 <warn@@Base+0x11640>
  42bdec:	mov	x0, #0x0                   	// #0
  42bdf0:	add	x1, x1, #0xb38
  42bdf4:	str	x4, [sp, #192]
  42bdf8:	bl	401c70 <dcgettext@plt>
  42bdfc:	mov	w2, #0x5                   	// #5
  42be00:	mov	x27, x0
  42be04:	adrp	x1, 461000 <warn@@Base+0x11640>
  42be08:	mov	x0, #0x0                   	// #0
  42be0c:	add	x1, x1, #0xb40
  42be10:	bl	401c70 <dcgettext@plt>
  42be14:	ldp	x7, x5, [sp, #216]
  42be18:	str	x0, [sp, #16]
  42be1c:	ldr	x3, [sp, #232]
  42be20:	mov	w6, w23
  42be24:	ldr	x4, [sp, #192]
  42be28:	stp	x4, x27, [sp]
  42be2c:	mov	x2, x22
  42be30:	mov	w1, w23
  42be34:	mov	w4, w6
  42be38:	adrp	x0, 461000 <warn@@Base+0x11640>
  42be3c:	add	x0, x0, #0xb48
  42be40:	bl	401cc0 <printf@plt>
  42be44:	mov	w22, #0x34                  	// #52
  42be48:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  42be4c:	mov	w0, #0xfffffffa            	// #-6
  42be50:	adrp	x23, 461000 <warn@@Base+0x11640>
  42be54:	add	x23, x23, #0xb80
  42be58:	ldr	w2, [x1, #1184]
  42be5c:	mov	w1, #0x84                  	// #132
  42be60:	cmp	w2, #0x0
  42be64:	adrp	x2, 461000 <warn@@Base+0x11640>
  42be68:	csel	w22, w22, w1, ne  // ne = any
  42be6c:	add	x1, x2, #0xb90
  42be70:	str	x1, [sp, #192]
  42be74:	ldr	w1, [sp, #184]
  42be78:	str	w28, [sp, #184]
  42be7c:	ldr	x28, [sp, #168]
  42be80:	madd	w22, w1, w0, w22
  42be84:	sub	w22, w22, #0x1
  42be88:	b	42bf60 <ferror@plt+0x2a220>
  42be8c:	ldr	w2, [x24]
  42be90:	lsl	x1, x28, #5
  42be94:	add	x27, x0, x1
  42be98:	ldr	x1, [x0, x1]
  42be9c:	cbnz	w2, 42c13c <ferror@plt+0x2a3fc>
  42bea0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42bea4:	mov	x2, x1
  42bea8:	adrp	x1, 458000 <warn@@Base+0x8640>
  42beac:	add	x1, x1, #0x88
  42beb0:	ldr	x0, [x0, #1160]
  42beb4:	bl	401d20 <fprintf@plt>
  42beb8:	ldrb	w2, [x27, #24]
  42bebc:	and	w2, w2, #0xf
  42bec0:	cmp	w2, #0x4
  42bec4:	b.eq	42c130 <ferror@plt+0x2a3f0>  // b.none
  42bec8:	b.hi	42bfb0 <ferror@plt+0x2a270>  // b.pmore
  42becc:	cmp	w2, #0x2
  42bed0:	b.eq	42c038 <ferror@plt+0x2a2f8>  // b.none
  42bed4:	b.ls	42bffc <ferror@plt+0x2a2bc>  // b.plast
  42bed8:	adrp	x3, 459000 <warn@@Base+0x9640>
  42bedc:	cmp	w2, #0x3
  42bee0:	add	x3, x3, #0x9a0
  42bee4:	b.ne	42bfcc <ferror@plt+0x2a28c>  // b.any
  42bee8:	ldr	w1, [x27, #28]
  42beec:	mov	x0, x26
  42bef0:	str	x3, [sp, #168]
  42bef4:	bl	407c90 <ferror@plt+0x5f50>
  42bef8:	mov	x2, x0
  42befc:	ldr	x3, [sp, #168]
  42bf00:	mov	x0, x23
  42bf04:	mov	x1, x3
  42bf08:	bl	401cc0 <printf@plt>
  42bf0c:	ldr	x1, [x24, #3176]
  42bf10:	cbz	x1, 42bf24 <ferror@plt+0x2a1e4>
  42bf14:	ldr	x0, [x27, #16]
  42bf18:	ldr	x2, [x24, #3184]
  42bf1c:	cmp	x0, x2
  42bf20:	b.cc	42c0f8 <ferror@plt+0x2a3b8>  // b.lo, b.ul, b.last
  42bf24:	adrp	x1, 461000 <warn@@Base+0x11640>
  42bf28:	mov	w2, #0x5                   	// #5
  42bf2c:	add	x1, x1, #0xa18
  42bf30:	mov	x0, #0x0                   	// #0
  42bf34:	bl	401c70 <dcgettext@plt>
  42bf38:	ldr	x1, [x27, #16]
  42bf3c:	bl	401cc0 <printf@plt>
  42bf40:	mov	w0, #0xa                   	// #10
  42bf44:	bl	401cf0 <putchar@plt>
  42bf48:	cmn	x19, #0x1
  42bf4c:	b.eq	42c108 <ferror@plt+0x2a3c8>  // b.none
  42bf50:	ldr	x0, [sp, #160]
  42bf54:	add	x28, x28, #0x1
  42bf58:	cmp	x28, x0
  42bf5c:	b.cs	42c108 <ferror@plt+0x2a3c8>  // b.hs, b.nlast
  42bf60:	ldr	x1, [sp, #144]
  42bf64:	mov	x2, x19
  42bf68:	mov	x3, x20
  42bf6c:	mov	x0, x21
  42bf70:	bl	408138 <ferror@plt+0x63f8>
  42bf74:	mov	x19, x0
  42bf78:	mov	w0, #0x20                  	// #32
  42bf7c:	bl	401cf0 <putchar@plt>
  42bf80:	ldr	x0, [x24, #3160]
  42bf84:	cbz	x0, 42c118 <ferror@plt+0x2a3d8>
  42bf88:	ldr	x1, [x24, #3168]
  42bf8c:	cmp	x1, x28
  42bf90:	b.hi	42be8c <ferror@plt+0x2a14c>  // b.pmore
  42bf94:	ldr	x1, [sp, #192]
  42bf98:	mov	w2, #0x5                   	// #5
  42bf9c:	mov	x0, #0x0                   	// #0
  42bfa0:	bl	401c70 <dcgettext@plt>
  42bfa4:	mov	x1, x28
  42bfa8:	bl	401cc0 <printf@plt>
  42bfac:	b	42bf40 <ferror@plt+0x2a200>
  42bfb0:	cmp	w2, #0x8
  42bfb4:	b.eq	42c02c <ferror@plt+0x2a2ec>  // b.none
  42bfb8:	b.ls	42bfe0 <ferror@plt+0x2a2a0>  // b.plast
  42bfbc:	adrp	x3, 459000 <warn@@Base+0x9640>
  42bfc0:	cmp	w2, #0x9
  42bfc4:	add	x3, x3, #0x9a8
  42bfc8:	b.eq	42bee8 <ferror@plt+0x2a1a8>  // b.none
  42bfcc:	add	x1, x26, #0x52
  42bfd0:	add	x0, x26, #0x1f
  42bfd4:	bl	404fb8 <ferror@plt+0x3278>
  42bfd8:	mov	x3, x0
  42bfdc:	b	42bee8 <ferror@plt+0x2a1a8>
  42bfe0:	cmp	w2, #0x5
  42bfe4:	b.eq	42c014 <ferror@plt+0x2a2d4>  // b.none
  42bfe8:	cmp	w2, #0x6
  42bfec:	b.ne	42bfcc <ferror@plt+0x2a28c>  // b.any
  42bff0:	adrp	x3, 468000 <warn@@Base+0x18640>
  42bff4:	add	x3, x3, #0x860
  42bff8:	b	42bee8 <ferror@plt+0x2a1a8>
  42bffc:	cbz	w2, 42c020 <ferror@plt+0x2a2e0>
  42c000:	cmp	w2, #0x1
  42c004:	b.ne	42bfcc <ferror@plt+0x2a28c>  // b.any
  42c008:	adrp	x3, 459000 <warn@@Base+0x9640>
  42c00c:	add	x3, x3, #0x980
  42c010:	b	42bee8 <ferror@plt+0x2a1a8>
  42c014:	adrp	x3, 459000 <warn@@Base+0x9640>
  42c018:	add	x3, x3, #0x998
  42c01c:	b	42bee8 <ferror@plt+0x2a1a8>
  42c020:	adrp	x3, 459000 <warn@@Base+0x9640>
  42c024:	add	x3, x3, #0x970
  42c028:	b	42bee8 <ferror@plt+0x2a1a8>
  42c02c:	adrp	x3, 459000 <warn@@Base+0x9640>
  42c030:	add	x3, x3, #0x990
  42c034:	b	42bee8 <ferror@plt+0x2a1a8>
  42c038:	adrp	x3, 459000 <warn@@Base+0x9640>
  42c03c:	add	x3, x3, #0x988
  42c040:	b	42bee8 <ferror@plt+0x2a1a8>
  42c044:	adrp	x1, 461000 <warn@@Base+0x11640>
  42c048:	add	x1, x1, #0x410
  42c04c:	mov	w2, #0x5                   	// #5
  42c050:	mov	x0, #0x0                   	// #0
  42c054:	bl	401c70 <dcgettext@plt>
  42c058:	bl	401cc0 <printf@plt>
  42c05c:	ldr	x1, [sp, #216]
  42c060:	mov	w2, #0x5                   	// #5
  42c064:	mov	x0, #0x0                   	// #0
  42c068:	bl	401c70 <dcgettext@plt>
  42c06c:	mov	x22, x0
  42c070:	ldr	x1, [sp, #224]
  42c074:	mov	w2, #0x5                   	// #5
  42c078:	mov	x0, #0x0                   	// #0
  42c07c:	bl	401c70 <dcgettext@plt>
  42c080:	mov	x3, x0
  42c084:	mov	x1, x27
  42c088:	mov	w2, #0x5                   	// #5
  42c08c:	mov	x0, #0x0                   	// #0
  42c090:	str	x3, [sp, #232]
  42c094:	bl	401c70 <dcgettext@plt>
  42c098:	mov	x5, x0
  42c09c:	ldr	x3, [sp, #232]
  42c0a0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c0a4:	mov	x2, x22
  42c0a8:	mov	w4, w23
  42c0ac:	add	x0, x0, #0x3e8
  42c0b0:	mov	w1, w23
  42c0b4:	bl	401cc0 <printf@plt>
  42c0b8:	ldr	x1, [sp, #144]
  42c0bc:	mov	x2, x19
  42c0c0:	mov	x3, x20
  42c0c4:	mov	x0, x21
  42c0c8:	bl	408138 <ferror@plt+0x63f8>
  42c0cc:	mov	x19, x0
  42c0d0:	mov	w0, #0xa                   	// #10
  42c0d4:	bl	401cf0 <putchar@plt>
  42c0d8:	cmn	x19, #0x1
  42c0dc:	b.eq	42a54c <ferror@plt+0x2880c>  // b.none
  42c0e0:	ldr	x0, [sp, #192]
  42c0e4:	cmp	x0, x19
  42c0e8:	b.hi	42c0b8 <ferror@plt+0x2a378>  // b.pmore
  42c0ec:	mov	w0, #0xa                   	// #10
  42c0f0:	bl	401cf0 <putchar@plt>
  42c0f4:	b	42a540 <ferror@plt+0x28800>
  42c0f8:	add	x1, x1, x0
  42c0fc:	mov	w0, w22
  42c100:	bl	404800 <ferror@plt+0x2ac0>
  42c104:	b	42bf40 <ferror@plt+0x2a200>
  42c108:	ldr	w28, [sp, #184]
  42c10c:	mov	w0, #0xa                   	// #10
  42c110:	bl	401cf0 <putchar@plt>
  42c114:	b	42a54c <ferror@plt+0x2880c>
  42c118:	adrp	x1, 461000 <warn@@Base+0x11640>
  42c11c:	add	x1, x1, #0xb68
  42c120:	mov	w2, #0x5                   	// #5
  42c124:	bl	401c70 <dcgettext@plt>
  42c128:	bl	401cc0 <printf@plt>
  42c12c:	b	42bf40 <ferror@plt+0x2a200>
  42c130:	adrp	x3, 459000 <warn@@Base+0x9640>
  42c134:	add	x3, x3, #0x978
  42c138:	b	42bee8 <ferror@plt+0x2a1a8>
  42c13c:	adrp	x0, 458000 <warn@@Base+0x8640>
  42c140:	add	x0, x0, #0x80
  42c144:	bl	401cc0 <printf@plt>
  42c148:	b	42beb8 <ferror@plt+0x2a178>
  42c14c:	ldr	x3, [x21, #1160]
  42c150:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c154:	mov	x2, #0xe                   	// #14
  42c158:	add	x0, x0, #0x2a8
  42c15c:	mov	x1, #0x1                   	// #1
  42c160:	bl	401c10 <fwrite@plt>
  42c164:	tbz	w19, #15, 42ac58 <ferror@plt+0x28f18>
  42c168:	b	42c2e8 <ferror@plt+0x2a5a8>
  42c16c:	ldr	x3, [x21, #1160]
  42c170:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c174:	mov	x2, #0x9                   	// #9
  42c178:	add	x0, x0, #0x298
  42c17c:	mov	x1, #0x1                   	// #1
  42c180:	bl	401c10 <fwrite@plt>
  42c184:	tbz	w19, #14, 42ac54 <ferror@plt+0x28f14>
  42c188:	b	42c14c <ferror@plt+0x2a40c>
  42c18c:	ldr	x3, [x21, #1160]
  42c190:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c194:	mov	x2, #0xf                   	// #15
  42c198:	add	x0, x0, #0x288
  42c19c:	mov	x1, #0x1                   	// #1
  42c1a0:	bl	401c10 <fwrite@plt>
  42c1a4:	tbz	w19, #12, 42ac50 <ferror@plt+0x28f10>
  42c1a8:	b	42c16c <ferror@plt+0x2a42c>
  42c1ac:	ldr	x3, [x21, #1160]
  42c1b0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c1b4:	mov	x2, #0xc                   	// #12
  42c1b8:	add	x0, x0, #0x278
  42c1bc:	mov	x1, #0x1                   	// #1
  42c1c0:	bl	401c10 <fwrite@plt>
  42c1c4:	tbz	w19, #11, 42ac4c <ferror@plt+0x28f0c>
  42c1c8:	b	42c18c <ferror@plt+0x2a44c>
  42c1cc:	ldr	x3, [x21, #1160]
  42c1d0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c1d4:	mov	x2, #0x9                   	// #9
  42c1d8:	add	x0, x0, #0x268
  42c1dc:	mov	x1, #0x1                   	// #1
  42c1e0:	bl	401c10 <fwrite@plt>
  42c1e4:	tbz	w19, #10, 42ac48 <ferror@plt+0x28f08>
  42c1e8:	b	42c1ac <ferror@plt+0x2a46c>
  42c1ec:	ldr	x3, [x21, #1160]
  42c1f0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c1f4:	mov	x2, #0x8                   	// #8
  42c1f8:	add	x0, x0, #0x258
  42c1fc:	mov	x1, #0x1                   	// #1
  42c200:	bl	401c10 <fwrite@plt>
  42c204:	tbz	w19, #9, 42ac44 <ferror@plt+0x28f04>
  42c208:	b	42c1cc <ferror@plt+0x2a48c>
  42c20c:	ldr	x3, [x21, #1160]
  42c210:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c214:	mov	x2, #0xf                   	// #15
  42c218:	add	x0, x0, #0x248
  42c21c:	mov	x1, #0x1                   	// #1
  42c220:	bl	401c10 <fwrite@plt>
  42c224:	tbz	w19, #8, 42ac40 <ferror@plt+0x28f00>
  42c228:	b	42c1ec <ferror@plt+0x2a4ac>
  42c22c:	ldr	x3, [x21, #1160]
  42c230:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c234:	mov	x2, #0x8                   	// #8
  42c238:	add	x0, x0, #0x238
  42c23c:	mov	x1, #0x1                   	// #1
  42c240:	bl	401c10 <fwrite@plt>
  42c244:	tbz	w19, #7, 42ac3c <ferror@plt+0x28efc>
  42c248:	b	42c20c <ferror@plt+0x2a4cc>
  42c24c:	ldr	x3, [x21, #1160]
  42c250:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c254:	mov	x2, #0x12                  	// #18
  42c258:	mov	x1, #0x1                   	// #1
  42c25c:	add	x0, x0, #0x2d8
  42c260:	bl	401c10 <fwrite@plt>
  42c264:	b	42ac60 <ferror@plt+0x28f20>
  42c268:	ldr	x3, [x21, #1160]
  42c26c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c270:	mov	x2, #0x9                   	// #9
  42c274:	add	x0, x0, #0x1b0
  42c278:	mov	x1, #0x1                   	// #1
  42c27c:	bl	401c10 <fwrite@plt>
  42c280:	tbz	w19, #1, 42ac20 <ferror@plt+0x28ee0>
  42c284:	b	42c2a8 <ferror@plt+0x2a568>
  42c288:	ldr	x3, [x21, #1160]
  42c28c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c290:	mov	x2, #0xc                   	// #12
  42c294:	add	x0, x0, #0x1d0
  42c298:	mov	x1, #0x1                   	// #1
  42c29c:	bl	401c10 <fwrite@plt>
  42c2a0:	tbz	w19, #2, 42ac28 <ferror@plt+0x28ee8>
  42c2a4:	b	42c5f4 <ferror@plt+0x2a8b4>
  42c2a8:	ldr	x3, [x21, #1160]
  42c2ac:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c2b0:	mov	x2, #0xc                   	// #12
  42c2b4:	add	x0, x0, #0x1c0
  42c2b8:	mov	x1, #0x1                   	// #1
  42c2bc:	bl	401c10 <fwrite@plt>
  42c2c0:	tbz	w19, #13, 42ac24 <ferror@plt+0x28ee4>
  42c2c4:	b	42c288 <ferror@plt+0x2a548>
  42c2c8:	ldr	x3, [x21, #1160]
  42c2cc:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c2d0:	mov	x2, #0xa                   	// #10
  42c2d4:	add	x0, x0, #0x2c8
  42c2d8:	mov	x1, #0x1                   	// #1
  42c2dc:	bl	401c10 <fwrite@plt>
  42c2e0:	tbz	w19, #18, 42ac60 <ferror@plt+0x28f20>
  42c2e4:	b	42c24c <ferror@plt+0x2a50c>
  42c2e8:	ldr	x3, [x21, #1160]
  42c2ec:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c2f0:	mov	x2, #0x9                   	// #9
  42c2f4:	add	x0, x0, #0x2b8
  42c2f8:	mov	x1, #0x1                   	// #1
  42c2fc:	bl	401c10 <fwrite@plt>
  42c300:	tbz	w19, #17, 42ac5c <ferror@plt+0x28f1c>
  42c304:	b	42c2c8 <ferror@plt+0x2a588>
  42c308:	adrp	x22, 459000 <warn@@Base+0x9640>
  42c30c:	add	x22, x22, #0x978
  42c310:	b	42a920 <ferror@plt+0x28be0>
  42c314:	adrp	x22, 459000 <warn@@Base+0x9640>
  42c318:	add	x22, x22, #0x970
  42c31c:	b	42a920 <ferror@plt+0x28be0>
  42c320:	ldr	x3, [x21, #1160]
  42c324:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c328:	mov	x2, #0xa                   	// #10
  42c32c:	mov	x1, #0x1                   	// #1
  42c330:	add	x0, x0, #0x130
  42c334:	bl	401c10 <fwrite@plt>
  42c338:	b	42ac00 <ferror@plt+0x28ec0>
  42c33c:	ldr	x3, [x21, #1160]
  42c340:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c344:	mov	x2, #0xa                   	// #10
  42c348:	mov	x1, #0x1                   	// #1
  42c34c:	add	x0, x0, #0x120
  42c350:	bl	401c10 <fwrite@plt>
  42c354:	b	42ac00 <ferror@plt+0x28ec0>
  42c358:	ldr	x3, [x21, #1160]
  42c35c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c360:	mov	x2, #0xa                   	// #10
  42c364:	mov	x1, #0x1                   	// #1
  42c368:	add	x0, x0, #0x110
  42c36c:	bl	401c10 <fwrite@plt>
  42c370:	b	42ac00 <ferror@plt+0x28ec0>
  42c374:	ldr	x3, [x21, #1160]
  42c378:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c37c:	mov	x2, #0x11                  	// #17
  42c380:	mov	x1, #0x1                   	// #1
  42c384:	add	x0, x0, #0xf8
  42c388:	bl	401c10 <fwrite@plt>
  42c38c:	b	42ac00 <ferror@plt+0x28ec0>
  42c390:	ldr	x3, [x21, #1160]
  42c394:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c398:	mov	x2, #0xd                   	// #13
  42c39c:	mov	x1, #0x1                   	// #1
  42c3a0:	add	x0, x0, #0xe8
  42c3a4:	bl	401c10 <fwrite@plt>
  42c3a8:	b	42ac00 <ferror@plt+0x28ec0>
  42c3ac:	ldr	x3, [x21, #1160]
  42c3b0:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c3b4:	mov	x2, #0xb                   	// #11
  42c3b8:	mov	x1, #0x1                   	// #1
  42c3bc:	add	x0, x0, #0xd8
  42c3c0:	bl	401c10 <fwrite@plt>
  42c3c4:	b	42ac00 <ferror@plt+0x28ec0>
  42c3c8:	ldr	x3, [x21, #1160]
  42c3cc:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c3d0:	mov	x2, #0xd                   	// #13
  42c3d4:	mov	x1, #0x1                   	// #1
  42c3d8:	add	x0, x0, #0xc8
  42c3dc:	bl	401c10 <fwrite@plt>
  42c3e0:	b	42ac00 <ferror@plt+0x28ec0>
  42c3e4:	ldr	x3, [x21, #1160]
  42c3e8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c3ec:	mov	x2, #0xa                   	// #10
  42c3f0:	mov	x1, #0x1                   	// #1
  42c3f4:	add	x0, x0, #0xb8
  42c3f8:	bl	401c10 <fwrite@plt>
  42c3fc:	b	42ac00 <ferror@plt+0x28ec0>
  42c400:	ldr	x3, [x21, #1160]
  42c404:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c408:	mov	x2, #0x9                   	// #9
  42c40c:	mov	x1, #0x1                   	// #1
  42c410:	add	x0, x0, #0xa8
  42c414:	bl	401c10 <fwrite@plt>
  42c418:	b	42ac00 <ferror@plt+0x28ec0>
  42c41c:	ldr	x3, [x21, #1160]
  42c420:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c424:	mov	x2, #0xa                   	// #10
  42c428:	mov	x1, #0x1                   	// #1
  42c42c:	add	x0, x0, #0x98
  42c430:	bl	401c10 <fwrite@plt>
  42c434:	b	42ac00 <ferror@plt+0x28ec0>
  42c438:	ldr	x3, [x21, #1160]
  42c43c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c440:	mov	x2, #0xd                   	// #13
  42c444:	mov	x1, #0x1                   	// #1
  42c448:	add	x0, x0, #0x88
  42c44c:	bl	401c10 <fwrite@plt>
  42c450:	b	42ac00 <ferror@plt+0x28ec0>
  42c454:	ldr	x3, [x21, #1160]
  42c458:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c45c:	mov	x2, #0x16                  	// #22
  42c460:	mov	x1, #0x1                   	// #1
  42c464:	add	x0, x0, #0x70
  42c468:	bl	401c10 <fwrite@plt>
  42c46c:	b	42ac00 <ferror@plt+0x28ec0>
  42c470:	ldr	x3, [x21, #1160]
  42c474:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c478:	mov	x2, #0x17                  	// #23
  42c47c:	mov	x1, #0x1                   	// #1
  42c480:	add	x0, x0, #0x58
  42c484:	bl	401c10 <fwrite@plt>
  42c488:	b	42ac00 <ferror@plt+0x28ec0>
  42c48c:	ldr	x3, [x21, #1160]
  42c490:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c494:	mov	x2, #0x17                  	// #23
  42c498:	mov	x1, #0x1                   	// #1
  42c49c:	add	x0, x0, #0x40
  42c4a0:	bl	401c10 <fwrite@plt>
  42c4a4:	b	42ac00 <ferror@plt+0x28ec0>
  42c4a8:	ldr	x3, [x21, #1160]
  42c4ac:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c4b0:	mov	x2, #0x7                   	// #7
  42c4b4:	mov	x1, #0x1                   	// #1
  42c4b8:	add	x0, x0, #0x20
  42c4bc:	bl	401c10 <fwrite@plt>
  42c4c0:	b	42ac00 <ferror@plt+0x28ec0>
  42c4c4:	mov	w2, #0x5                   	// #5
  42c4c8:	adrp	x1, 455000 <warn@@Base+0x5640>
  42c4cc:	mov	x0, #0x0                   	// #0
  42c4d0:	add	x1, x1, #0xeb8
  42c4d4:	bl	401c70 <dcgettext@plt>
  42c4d8:	ldr	x1, [x21, #1160]
  42c4dc:	bl	401910 <fputs@plt>
  42c4e0:	b	42ac00 <ferror@plt+0x28ec0>
  42c4e4:	adrp	x0, 458000 <warn@@Base+0x8640>
  42c4e8:	add	x0, x0, #0x80
  42c4ec:	bl	401cc0 <printf@plt>
  42c4f0:	b	42a8f0 <ferror@plt+0x28bb0>
  42c4f4:	add	x1, x1, x0
  42c4f8:	ldr	w0, [sp, #144]
  42c4fc:	bl	404800 <ferror@plt+0x2ac0>
  42c500:	b	42a85c <ferror@plt+0x28b1c>
  42c504:	mov	w0, #0xa                   	// #10
  42c508:	bl	401cf0 <putchar@plt>
  42c50c:	mov	x0, x20
  42c510:	bl	401bc0 <free@plt>
  42c514:	ldr	x0, [sp, #336]
  42c518:	bl	401bc0 <free@plt>
  42c51c:	ldur	x22, [x25, #-256]
  42c520:	b	428cac <ferror@plt+0x26f6c>
  42c524:	ldr	x3, [x21, #1160]
  42c528:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c52c:	mov	x2, #0x1a                  	// #26
  42c530:	mov	x1, #0x1                   	// #1
  42c534:	add	x0, x0, #0x180
  42c538:	bl	401c10 <fwrite@plt>
  42c53c:	b	42ac00 <ferror@plt+0x28ec0>
  42c540:	ldr	x3, [x21, #1160]
  42c544:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c548:	mov	x2, #0x17                  	// #23
  42c54c:	mov	x1, #0x1                   	// #1
  42c550:	add	x0, x0, #0x28
  42c554:	bl	401c10 <fwrite@plt>
  42c558:	b	42ac00 <ferror@plt+0x28ec0>
  42c55c:	ldr	x3, [x21, #1160]
  42c560:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c564:	mov	x2, #0x1f                  	// #31
  42c568:	mov	x1, #0x1                   	// #1
  42c56c:	add	x0, x0, #0x160
  42c570:	bl	401c10 <fwrite@plt>
  42c574:	b	42ac00 <ferror@plt+0x28ec0>
  42c578:	ldr	x3, [x21, #1160]
  42c57c:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c580:	mov	x2, #0x1f                  	// #31
  42c584:	mov	x1, #0x1                   	// #1
  42c588:	add	x0, x0, #0x140
  42c58c:	bl	401c10 <fwrite@plt>
  42c590:	b	42ac00 <ferror@plt+0x28ec0>
  42c594:	ldr	x3, [x21, #1160]
  42c598:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c59c:	mov	x2, #0xd                   	// #13
  42c5a0:	add	x0, x0, #0x228
  42c5a4:	mov	x1, #0x1                   	// #1
  42c5a8:	bl	401c10 <fwrite@plt>
  42c5ac:	tbz	w19, #6, 42ac38 <ferror@plt+0x28ef8>
  42c5b0:	b	42c22c <ferror@plt+0x2a4ec>
  42c5b4:	ldr	x3, [x21, #1160]
  42c5b8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c5bc:	mov	x2, #0xa                   	// #10
  42c5c0:	add	x0, x0, #0x218
  42c5c4:	mov	x1, #0x1                   	// #1
  42c5c8:	bl	401c10 <fwrite@plt>
  42c5cc:	tbz	w19, #5, 42ac34 <ferror@plt+0x28ef4>
  42c5d0:	b	42c594 <ferror@plt+0x2a854>
  42c5d4:	ldr	x3, [x21, #1160]
  42c5d8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c5dc:	mov	x2, #0x1b                  	// #27
  42c5e0:	add	x0, x0, #0x1f8
  42c5e4:	mov	x1, #0x1                   	// #1
  42c5e8:	bl	401c10 <fwrite@plt>
  42c5ec:	tbz	w19, #4, 42ac30 <ferror@plt+0x28ef0>
  42c5f0:	b	42c5b4 <ferror@plt+0x2a874>
  42c5f4:	ldr	x3, [x21, #1160]
  42c5f8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c5fc:	mov	x2, #0x14                  	// #20
  42c600:	add	x0, x0, #0x1e0
  42c604:	mov	x1, #0x1                   	// #1
  42c608:	bl	401c10 <fwrite@plt>
  42c60c:	tbz	w19, #3, 42ac2c <ferror@plt+0x28eec>
  42c610:	b	42c5d4 <ferror@plt+0x2a894>
  42c614:	ldr	x3, [x21, #1160]
  42c618:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c61c:	mov	x2, #0x12                  	// #18
  42c620:	mov	x1, #0x1                   	// #1
  42c624:	add	x0, x0, #0x2f0
  42c628:	bl	401c10 <fwrite@plt>
  42c62c:	b	42ac64 <ferror@plt+0x28f24>
  42c630:	adrp	x22, 459000 <warn@@Base+0x9640>
  42c634:	add	x22, x22, #0x998
  42c638:	b	42a920 <ferror@plt+0x28be0>
  42c63c:	nop
  42c640:	sub	sp, sp, #0x250
  42c644:	mov	w3, w1
  42c648:	movi	v0.4s, #0x0
  42c64c:	add	x5, sp, #0x210
  42c650:	stp	x29, x30, [sp]
  42c654:	mov	x29, sp
  42c658:	stp	x21, x22, [sp, #32]
  42c65c:	adrp	x21, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  42c660:	add	x21, x21, #0x5a0
  42c664:	stp	x23, x24, [sp, #48]
  42c668:	mov	w23, w1
  42c66c:	mov	w22, #0x1                   	// #1
  42c670:	ldp	x1, x2, [x0]
  42c674:	stp	x19, x20, [sp, #16]
  42c678:	ldr	w4, [x21, #428]
  42c67c:	stp	x25, x26, [sp, #64]
  42c680:	mov	x19, x0
  42c684:	add	x26, sp, #0x110
  42c688:	add	x0, sp, #0x70
  42c68c:	stur	q0, [x5, #-232]
  42c690:	str	q0, [sp, #112]
  42c694:	stur	q0, [sp, #136]
  42c698:	str	xzr, [sp, #160]
  42c69c:	str	q0, [sp, #272]
  42c6a0:	str	xzr, [sp, #320]
  42c6a4:	str	w22, [x21, #416]
  42c6a8:	bl	44ff98 <warn@@Base+0x5d8>
  42c6ac:	cbnz	w0, 42cc18 <ferror@plt+0x2aed8>
  42c6b0:	ldr	w0, [x21, #428]
  42c6b4:	stp	x27, x28, [sp, #80]
  42c6b8:	cbz	w0, 42c8e8 <ferror@plt+0x2aba8>
  42c6bc:	ldr	x0, [sp, #144]
  42c6c0:	cbz	x0, 42cd60 <ferror@plt+0x2b020>
  42c6c4:	mov	w2, #0x5                   	// #5
  42c6c8:	adrp	x1, 461000 <warn@@Base+0x11640>
  42c6cc:	mov	x0, #0x0                   	// #0
  42c6d0:	add	x1, x1, #0xd80
  42c6d4:	bl	401c70 <dcgettext@plt>
  42c6d8:	ldr	x1, [x19]
  42c6dc:	ldr	x2, [sp, #128]
  42c6e0:	ldr	x3, [sp, #152]
  42c6e4:	bl	401cc0 <printf@plt>
  42c6e8:	ldr	x0, [x19, #8]
  42c6ec:	bl	401970 <ftell@plt>
  42c6f0:	mov	x24, x0
  42c6f4:	ldr	x20, [sp, #128]
  42c6f8:	cbz	x20, 42ce54 <ferror@plt+0x2b114>
  42c6fc:	adrp	x25, 461000 <warn@@Base+0x11640>
  42c700:	adrp	x26, 457000 <warn@@Base+0x7640>
  42c704:	add	x25, x25, #0xdc8
  42c708:	add	x26, x26, #0xfd0
  42c70c:	mov	x20, #0x0                   	// #0
  42c710:	mov	x22, #0x0                   	// #0
  42c714:	b	42c748 <ferror@plt+0x2aa08>
  42c718:	ldr	x2, [sp, #144]
  42c71c:	add	x2, x2, x20
  42c720:	bl	401cc0 <printf@plt>
  42c724:	ldp	x0, x27, [sp, #144]
  42c728:	sub	x1, x27, x20
  42c72c:	add	x0, x0, x20
  42c730:	bl	401940 <strnlen@plt>
  42c734:	add	x0, x0, #0x1
  42c738:	ldr	x1, [sp, #128]
  42c73c:	add	x20, x20, x0
  42c740:	cmp	x1, x22
  42c744:	b.ls	42ccd8 <ferror@plt+0x2af98>  // b.plast
  42c748:	lsl	x27, x22, #3
  42c74c:	ldr	x1, [sp, #136]
  42c750:	cbz	x22, 42c768 <ferror@plt+0x2aa28>
  42c754:	add	x0, x1, x27
  42c758:	ldr	x2, [x1, x22, lsl #3]
  42c75c:	ldur	x0, [x0, #-8]
  42c760:	cmp	x2, x0
  42c764:	b.eq	42c7e4 <ferror@plt+0x2aaa4>  // b.none
  42c768:	ldr	x1, [x1, x27]
  42c76c:	add	x2, sp, #0x110
  42c770:	add	x0, sp, #0x70
  42c774:	bl	4503a8 <warn@@Base+0x9e8>
  42c778:	mov	x2, x0
  42c77c:	add	x1, sp, #0x110
  42c780:	add	x0, sp, #0x70
  42c784:	cbz	x2, 42c7e4 <ferror@plt+0x2aaa4>
  42c788:	bl	4507f8 <warn@@Base+0xe38>
  42c78c:	mov	x28, x0
  42c790:	mov	x1, x25
  42c794:	mov	w2, #0x5                   	// #5
  42c798:	mov	x0, #0x0                   	// #0
  42c79c:	cbz	x28, 42c7e4 <ferror@plt+0x2aaa4>
  42c7a0:	bl	401c70 <dcgettext@plt>
  42c7a4:	mov	x1, x28
  42c7a8:	bl	401cc0 <printf@plt>
  42c7ac:	ldr	x1, [sp, #136]
  42c7b0:	mov	x0, x26
  42c7b4:	ldr	x27, [x1, x27]
  42c7b8:	bl	401cc0 <printf@plt>
  42c7bc:	adrp	x0, 45d000 <warn@@Base+0xd640>
  42c7c0:	add	x0, x0, #0x4d0
  42c7c4:	mov	x1, x27
  42c7c8:	bl	401cc0 <printf@plt>
  42c7cc:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  42c7d0:	mov	w0, #0xa                   	// #10
  42c7d4:	ldr	x1, [x1, #1160]
  42c7d8:	bl	401990 <putc@plt>
  42c7dc:	mov	x0, x28
  42c7e0:	bl	401bc0 <free@plt>
  42c7e4:	ldr	x2, [sp, #152]
  42c7e8:	adrp	x0, 461000 <warn@@Base+0x11640>
  42c7ec:	add	x22, x22, #0x1
  42c7f0:	add	x0, x0, #0xe38
  42c7f4:	sub	w1, w2, w20
  42c7f8:	cmp	x2, x20
  42c7fc:	b.hi	42c718 <ferror@plt+0x2a9d8>  // b.pmore
  42c800:	mov	w2, #0x5                   	// #5
  42c804:	adrp	x1, 461000 <warn@@Base+0x11640>
  42c808:	mov	x0, #0x0                   	// #0
  42c80c:	add	x1, x1, #0xdf0
  42c810:	bl	401c70 <dcgettext@plt>
  42c814:	mov	w22, #0x0                   	// #0
  42c818:	ldr	x1, [x19]
  42c81c:	bl	44f3e8 <error@@Base>
  42c820:	ldr	x27, [sp, #152]
  42c824:	add	x0, x20, #0x7
  42c828:	ldr	w1, [sp, #196]
  42c82c:	add	x20, x20, #0x1
  42c830:	and	x0, x0, #0xfffffffffffffff8
  42c834:	and	x20, x20, #0xfffffffffffffffe
  42c838:	cmp	w1, #0x0
  42c83c:	csel	x20, x20, x0, eq  // eq = none
  42c840:	cmp	x20, x27
  42c844:	b.cc	42cd7c <ferror@plt+0x2b03c>  // b.lo, b.ul, b.last
  42c848:	ldr	x0, [x19, #8]
  42c84c:	mov	x1, x24
  42c850:	mov	w2, #0x0                   	// #0
  42c854:	bl	401b30 <fseek@plt>
  42c858:	cbnz	w0, 42cdd0 <ferror@plt+0x2b090>
  42c85c:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  42c860:	add	x1, x1, #0x4a0
  42c864:	ldp	w6, w4, [x21, #-152]
  42c868:	ldur	w3, [x21, #-224]
  42c86c:	ldr	w2, [x1, #3568]
  42c870:	ldr	w0, [x1, #3824]
  42c874:	orr	w4, w4, w3
  42c878:	ldr	w3, [x21, #336]
  42c87c:	ldr	w5, [x1, #3192]
  42c880:	orr	w0, w0, w2
  42c884:	ldr	w2, [x1, #3152]
  42c888:	orr	w3, w3, w6
  42c88c:	orr	w0, w0, w4
  42c890:	ldur	w6, [x21, #-220]
  42c894:	ldur	w4, [x21, #-232]
  42c898:	orr	w2, w2, w5
  42c89c:	orr	w0, w0, w3
  42c8a0:	ldr	w5, [x21, #420]
  42c8a4:	ldr	w3, [x21, #340]
  42c8a8:	orr	w0, w0, w2
  42c8ac:	ldr	w1, [x1, #3572]
  42c8b0:	orr	w4, w4, w6
  42c8b4:	ldr	w2, [x21, #424]
  42c8b8:	orr	w3, w3, w5
  42c8bc:	orr	w0, w0, w4
  42c8c0:	orr	w0, w0, w3
  42c8c4:	orr	w1, w2, w1
  42c8c8:	ldur	w3, [x21, #-228]
  42c8cc:	orr	w0, w0, w1
  42c8d0:	orr	w0, w0, w3
  42c8d4:	cbnz	w0, 42c8e8 <ferror@plt+0x2aba8>
  42c8d8:	add	x26, sp, #0x110
  42c8dc:	mov	w20, #0x1                   	// #1
  42c8e0:	ldp	x27, x28, [sp, #80]
  42c8e4:	b	42cc1c <ferror@plt+0x2aedc>
  42c8e8:	add	x0, sp, #0x1c8
  42c8ec:	adrp	x24, 4ac000 <warn@@Base+0x5c640>
  42c8f0:	add	x24, x24, #0x4a0
  42c8f4:	str	x0, [sp, #96]
  42c8f8:	b	42c958 <ferror@plt+0x2ac18>
  42c8fc:	ldur	x4, [x21, #-144]
  42c900:	str	x27, [x19]
  42c904:	ldr	x5, [sp, #184]
  42c908:	add	x0, x19, #0x18
  42c90c:	ldr	x3, [x19, #8]
  42c910:	add	x4, x4, x5
  42c914:	mov	x2, #0x1                   	// #1
  42c918:	mov	x1, #0x10                  	// #16
  42c91c:	str	x4, [sp, #184]
  42c920:	str	x5, [x24, #3368]
  42c924:	bl	401bb0 <fread@plt>
  42c928:	cmp	x0, #0x1
  42c92c:	b.eq	42ca98 <ferror@plt+0x2ad58>  // b.none
  42c930:	adrp	x1, 462000 <warn@@Base+0x12640>
  42c934:	mov	w2, #0x5                   	// #5
  42c938:	add	x1, x1, #0x20
  42c93c:	mov	x0, #0x0                   	// #0
  42c940:	bl	401c70 <dcgettext@plt>
  42c944:	mov	w22, #0x0                   	// #0
  42c948:	ldr	x1, [x19]
  42c94c:	bl	44f3e8 <error@@Base>
  42c950:	mov	x0, x27
  42c954:	bl	401bc0 <free@plt>
  42c958:	ldr	x0, [x19, #8]
  42c95c:	mov	w2, #0x0                   	// #0
  42c960:	ldr	x1, [sp, #184]
  42c964:	bl	401b30 <fseek@plt>
  42c968:	mov	w20, w0
  42c96c:	cbnz	w0, 42cce0 <ferror@plt+0x2afa0>
  42c970:	ldr	x3, [x19, #8]
  42c974:	add	x0, sp, #0xc8
  42c978:	mov	x2, #0x3c                  	// #60
  42c97c:	mov	x1, #0x1                   	// #1
  42c980:	bl	401bb0 <fread@plt>
  42c984:	cmp	x0, #0x3c
  42c988:	b.ne	42cd24 <ferror@plt+0x2afe4>  // b.any
  42c98c:	ldrh	w0, [sp, #258]
  42c990:	cmp	w0, #0xa60
  42c994:	b.ne	42cd38 <ferror@plt+0x2aff8>  // b.any
  42c998:	ldr	x3, [sp, #184]
  42c99c:	mov	w2, #0xa                   	// #10
  42c9a0:	mov	x1, #0x0                   	// #0
  42c9a4:	add	x0, sp, #0xf8
  42c9a8:	add	x3, x3, #0x3c
  42c9ac:	str	x3, [sp, #184]
  42c9b0:	add	x26, sp, #0x110
  42c9b4:	bl	4018f0 <strtoul@plt>
  42c9b8:	mov	x2, x0
  42c9bc:	mov	x1, x26
  42c9c0:	add	x0, sp, #0x70
  42c9c4:	tst	x2, #0x1
  42c9c8:	cinc	x2, x2, ne  // ne = any
  42c9cc:	stur	x2, [x21, #-144]
  42c9d0:	bl	450490 <warn@@Base+0xad0>
  42c9d4:	mov	x25, x0
  42c9d8:	cbz	x0, 42ccb8 <ferror@plt+0x2af78>
  42c9dc:	bl	401900 <strlen@plt>
  42c9e0:	mov	x28, x0
  42c9e4:	mov	x2, x25
  42c9e8:	mov	x1, x26
  42c9ec:	add	x0, sp, #0x70
  42c9f0:	bl	4507f8 <warn@@Base+0xe38>
  42c9f4:	mov	x27, x0
  42c9f8:	cbz	x0, 42ccb8 <ferror@plt+0x2af78>
  42c9fc:	cbz	w23, 42c8fc <ferror@plt+0x2abbc>
  42ca00:	ldr	x1, [sp, #176]
  42ca04:	cbz	x1, 42cad8 <ferror@plt+0x2ad98>
  42ca08:	add	x2, sp, #0x200
  42ca0c:	stp	xzr, xzr, [sp, #432]
  42ca10:	stp	xzr, xzr, [sp, #448]
  42ca14:	stp	xzr, xzr, [sp, #464]
  42ca18:	stp	xzr, xzr, [sp, #480]
  42ca1c:	stp	xzr, xzr, [sp, #496]
  42ca20:	stp	xzr, xzr, [x2]
  42ca24:	add	x2, sp, #0x210
  42ca28:	ldr	x0, [sp, #280]
  42ca2c:	stp	xzr, xzr, [x2]
  42ca30:	stp	xzr, xzr, [x2, #16]
  42ca34:	stp	xzr, xzr, [x2, #32]
  42ca38:	stp	xzr, xzr, [x2, #48]
  42ca3c:	cbz	x0, 42cdfc <ferror@plt+0x2b0bc>
  42ca40:	add	x1, x1, #0x3c
  42ca44:	mov	w2, #0x0                   	// #0
  42ca48:	str	x1, [x24, #3368]
  42ca4c:	bl	401b30 <fseek@plt>
  42ca50:	cbnz	w0, 42ce20 <ferror@plt+0x2b0e0>
  42ca54:	ldr	x0, [sp, #96]
  42ca58:	mov	x2, #0x1                   	// #1
  42ca5c:	ldr	x3, [sp, #280]
  42ca60:	mov	x1, #0x10                  	// #16
  42ca64:	stp	x27, x3, [sp, #432]
  42ca68:	bl	401bb0 <fread@plt>
  42ca6c:	cmp	x0, #0x1
  42ca70:	b.eq	42cab8 <ferror@plt+0x2ad78>  // b.none
  42ca74:	mov	w2, #0x5                   	// #5
  42ca78:	adrp	x1, 462000 <warn@@Base+0x12640>
  42ca7c:	mov	x0, #0x0                   	// #0
  42ca80:	add	x1, x1, #0x20
  42ca84:	bl	401c70 <dcgettext@plt>
  42ca88:	mov	w22, #0x0                   	// #0
  42ca8c:	ldr	x1, [sp, #432]
  42ca90:	bl	44f3e8 <error@@Base>
  42ca94:	b	42c950 <ferror@plt+0x2ac10>
  42ca98:	mov	x0, x19
  42ca9c:	bl	4117d8 <ferror@plt+0xfa98>
  42caa0:	cbz	w0, 42c930 <ferror@plt+0x2abf0>
  42caa4:	mov	x0, x19
  42caa8:	bl	428760 <ferror@plt+0x26a20>
  42caac:	cmp	w0, #0x0
  42cab0:	csel	w22, w22, wzr, ne  // ne = any
  42cab4:	b	42c950 <ferror@plt+0x2ac10>
  42cab8:	add	x0, sp, #0x1b0
  42cabc:	bl	4117d8 <ferror@plt+0xfa98>
  42cac0:	cbz	w0, 42ca74 <ferror@plt+0x2ad34>
  42cac4:	add	x0, sp, #0x1b0
  42cac8:	bl	428760 <ferror@plt+0x26a20>
  42cacc:	cmp	w0, #0x0
  42cad0:	csel	w22, w22, wzr, ne  // ne = any
  42cad4:	b	42c950 <ferror@plt+0x2ac10>
  42cad8:	ldr	x0, [x19]
  42cadc:	mov	x2, x28
  42cae0:	mov	x1, x25
  42cae4:	bl	44fe88 <warn@@Base+0x4c8>
  42cae8:	mov	x28, x0
  42caec:	cbz	x0, 42cc10 <ferror@plt+0x2aed0>
  42caf0:	mov	x1, x0
  42caf4:	add	x2, sp, #0x1b0
  42caf8:	mov	w0, #0x0                   	// #0
  42cafc:	bl	401d00 <__xstat@plt>
  42cb00:	tbnz	w0, #31, 42cc6c <ferror@plt+0x2af2c>
  42cb04:	ldr	w0, [sp, #448]
  42cb08:	and	w0, w0, #0xf000
  42cb0c:	cmp	w0, #0x8, lsl #12
  42cb10:	b.ne	42cc6c <ferror@plt+0x2af2c>  // b.any
  42cb14:	mov	x1, #0xa0                  	// #160
  42cb18:	mov	x0, #0x1                   	// #1
  42cb1c:	bl	401aa0 <calloc@plt>
  42cb20:	mov	x25, x0
  42cb24:	cbz	x0, 42cc6c <ferror@plt+0x2af2c>
  42cb28:	mov	x0, x28
  42cb2c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42cb30:	add	x1, x1, #0xff0
  42cb34:	bl	401a20 <fopen@plt>
  42cb38:	str	x0, [x25, #8]
  42cb3c:	mov	x3, x0
  42cb40:	cbz	x0, 42cc64 <ferror@plt+0x2af24>
  42cb44:	mov	x5, x25
  42cb48:	mov	x2, #0x1                   	// #1
  42cb4c:	ldr	x0, [sp, #480]
  42cb50:	str	x0, [x25, #16]
  42cb54:	str	x28, [x5], #24
  42cb58:	mov	x1, #0x10                  	// #16
  42cb5c:	mov	x0, x5
  42cb60:	str	x5, [sp, #104]
  42cb64:	bl	401bb0 <fread@plt>
  42cb68:	cmp	x0, #0x1
  42cb6c:	b.ne	42cc58 <ferror@plt+0x2af18>  // b.any
  42cb70:	mov	x0, x25
  42cb74:	bl	4117d8 <ferror@plt+0xfa98>
  42cb78:	cbz	w0, 42cc58 <ferror@plt+0x2af18>
  42cb7c:	ldr	x0, [x25, #56]
  42cb80:	ldr	x5, [sp, #104]
  42cb84:	cbz	x0, 42cba8 <ferror@plt+0x2ae68>
  42cb88:	ldr	w0, [x24]
  42cb8c:	cbz	w0, 42cdb4 <ferror@plt+0x2b074>
  42cb90:	mov	x0, x25
  42cb94:	mov	w1, #0x0                   	// #0
  42cb98:	bl	4111b8 <ferror@plt+0xf478>
  42cb9c:	ldr	x5, [sp, #104]
  42cba0:	cbz	w0, 42cc58 <ferror@plt+0x2af18>
  42cba4:	nop
  42cba8:	mov	x0, x5
  42cbac:	str	x27, [x25]
  42cbb0:	ldr	x3, [x25, #8]
  42cbb4:	mov	x2, #0x1                   	// #1
  42cbb8:	ldr	x5, [sp, #176]
  42cbbc:	mov	x1, #0x10                  	// #16
  42cbc0:	str	x5, [x24, #3368]
  42cbc4:	bl	401bb0 <fread@plt>
  42cbc8:	cmp	x0, #0x1
  42cbcc:	b.eq	42cc98 <ferror@plt+0x2af58>  // b.none
  42cbd0:	adrp	x1, 462000 <warn@@Base+0x12640>
  42cbd4:	mov	w2, #0x5                   	// #5
  42cbd8:	add	x1, x1, #0x20
  42cbdc:	mov	x0, #0x0                   	// #0
  42cbe0:	bl	401c70 <dcgettext@plt>
  42cbe4:	mov	w22, #0x0                   	// #0
  42cbe8:	ldr	x1, [x25]
  42cbec:	bl	44f3e8 <error@@Base>
  42cbf0:	ldr	x0, [x25, #8]
  42cbf4:	cbz	x0, 42cbfc <ferror@plt+0x2aebc>
  42cbf8:	bl	401a10 <fclose@plt>
  42cbfc:	mov	x0, x25
  42cc00:	bl	401bc0 <free@plt>
  42cc04:	mov	x0, x28
  42cc08:	bl	401bc0 <free@plt>
  42cc0c:	b	42c950 <ferror@plt+0x2ac10>
  42cc10:	ldp	x27, x28, [sp, #80]
  42cc14:	nop
  42cc18:	mov	w20, #0x0                   	// #0
  42cc1c:	ldr	x0, [sp, #280]
  42cc20:	cbz	x0, 42cc28 <ferror@plt+0x2aee8>
  42cc24:	bl	401a10 <fclose@plt>
  42cc28:	mov	x0, x26
  42cc2c:	bl	450350 <warn@@Base+0x990>
  42cc30:	add	x0, sp, #0x70
  42cc34:	bl	450350 <warn@@Base+0x990>
  42cc38:	mov	w0, w20
  42cc3c:	ldp	x29, x30, [sp]
  42cc40:	ldp	x19, x20, [sp, #16]
  42cc44:	ldp	x21, x22, [sp, #32]
  42cc48:	ldp	x23, x24, [sp, #48]
  42cc4c:	ldp	x25, x26, [sp, #64]
  42cc50:	add	sp, sp, #0x250
  42cc54:	ret
  42cc58:	ldr	x0, [x25, #8]
  42cc5c:	cbz	x0, 42cc64 <ferror@plt+0x2af24>
  42cc60:	bl	401a10 <fclose@plt>
  42cc64:	mov	x0, x25
  42cc68:	bl	401bc0 <free@plt>
  42cc6c:	mov	w2, #0x5                   	// #5
  42cc70:	adrp	x1, 461000 <warn@@Base+0x11640>
  42cc74:	mov	x0, #0x0                   	// #0
  42cc78:	add	x1, x1, #0xff8
  42cc7c:	bl	401c70 <dcgettext@plt>
  42cc80:	mov	x1, x28
  42cc84:	bl	44f3e8 <error@@Base>
  42cc88:	mov	x0, x28
  42cc8c:	bl	401bc0 <free@plt>
  42cc90:	ldp	x27, x28, [sp, #80]
  42cc94:	b	42cc1c <ferror@plt+0x2aedc>
  42cc98:	mov	x0, x25
  42cc9c:	bl	4117d8 <ferror@plt+0xfa98>
  42cca0:	cbz	w0, 42cbd0 <ferror@plt+0x2ae90>
  42cca4:	mov	x0, x25
  42cca8:	bl	428760 <ferror@plt+0x26a20>
  42ccac:	cmp	w0, #0x0
  42ccb0:	csel	w22, w22, wzr, ne  // ne = any
  42ccb4:	b	42cbf0 <ferror@plt+0x2aeb0>
  42ccb8:	mov	w2, #0x5                   	// #5
  42ccbc:	adrp	x1, 461000 <warn@@Base+0x11640>
  42ccc0:	add	x1, x1, #0xfd0
  42ccc4:	bl	401c70 <dcgettext@plt>
  42ccc8:	ldr	x1, [sp, #112]
  42cccc:	bl	44f3e8 <error@@Base>
  42ccd0:	ldp	x27, x28, [sp, #80]
  42ccd4:	b	42cc1c <ferror@plt+0x2aedc>
  42ccd8:	mov	w22, #0x1                   	// #1
  42ccdc:	b	42c824 <ferror@plt+0x2aae4>
  42cce0:	mov	w2, #0x5                   	// #5
  42cce4:	adrp	x1, 461000 <warn@@Base+0x11640>
  42cce8:	mov	x0, #0x0                   	// #0
  42ccec:	add	x1, x1, #0xf48
  42ccf0:	bl	401c70 <dcgettext@plt>
  42ccf4:	mov	w20, #0x0                   	// #0
  42ccf8:	ldr	x1, [sp, #112]
  42ccfc:	bl	44f3e8 <error@@Base>
  42cd00:	mov	w0, w20
  42cd04:	ldp	x29, x30, [sp]
  42cd08:	ldp	x19, x20, [sp, #16]
  42cd0c:	ldp	x21, x22, [sp, #32]
  42cd10:	ldp	x23, x24, [sp, #48]
  42cd14:	ldp	x25, x26, [sp, #64]
  42cd18:	ldp	x27, x28, [sp, #80]
  42cd1c:	add	sp, sp, #0x250
  42cd20:	ret
  42cd24:	cbnz	x0, 42ce44 <ferror@plt+0x2b104>
  42cd28:	mov	w20, w22
  42cd2c:	add	x26, sp, #0x110
  42cd30:	ldp	x27, x28, [sp, #80]
  42cd34:	b	42cc1c <ferror@plt+0x2aedc>
  42cd38:	adrp	x1, 461000 <warn@@Base+0x11640>
  42cd3c:	add	x1, x1, #0xfa0
  42cd40:	mov	w2, #0x5                   	// #5
  42cd44:	mov	x0, #0x0                   	// #0
  42cd48:	bl	401c70 <dcgettext@plt>
  42cd4c:	ldr	x1, [sp, #112]
  42cd50:	add	x26, sp, #0x110
  42cd54:	bl	44f3e8 <error@@Base>
  42cd58:	ldp	x27, x28, [sp, #80]
  42cd5c:	b	42cc1c <ferror@plt+0x2aedc>
  42cd60:	mov	w2, #0x5                   	// #5
  42cd64:	adrp	x1, 461000 <warn@@Base+0x11640>
  42cd68:	add	x1, x1, #0xd50
  42cd6c:	bl	401c70 <dcgettext@plt>
  42cd70:	ldr	x1, [x19]
  42cd74:	bl	44f3e8 <error@@Base>
  42cd78:	b	42c85c <ferror@plt+0x2ab1c>
  42cd7c:	sub	x3, x27, x20
  42cd80:	mov	w4, #0x5                   	// #5
  42cd84:	adrp	x2, 461000 <warn@@Base+0x11640>
  42cd88:	adrp	x1, 461000 <warn@@Base+0x11640>
  42cd8c:	add	x2, x2, #0xe40
  42cd90:	add	x1, x1, #0xea0
  42cd94:	mov	x0, #0x0                   	// #0
  42cd98:	bl	401c20 <dcngettext@plt>
  42cd9c:	ldr	x1, [x19]
  42cda0:	mov	w22, #0x0                   	// #0
  42cda4:	ldr	x2, [sp, #152]
  42cda8:	sub	x2, x2, x20
  42cdac:	bl	44f3e8 <error@@Base>
  42cdb0:	b	42c848 <ferror@plt+0x2ab08>
  42cdb4:	mov	x0, x25
  42cdb8:	mov	w1, #0x0                   	// #0
  42cdbc:	str	x5, [sp, #104]
  42cdc0:	bl	4114d0 <ferror@plt+0xf790>
  42cdc4:	ldr	x5, [sp, #104]
  42cdc8:	cbnz	w0, 42cba8 <ferror@plt+0x2ae68>
  42cdcc:	b	42cc58 <ferror@plt+0x2af18>
  42cdd0:	mov	w2, #0x5                   	// #5
  42cdd4:	adrp	x1, 461000 <warn@@Base+0x11640>
  42cdd8:	mov	x0, #0x0                   	// #0
  42cddc:	add	x1, x1, #0xf00
  42cde0:	bl	401c70 <dcgettext@plt>
  42cde4:	add	x26, sp, #0x110
  42cde8:	ldr	x1, [x19]
  42cdec:	mov	w20, #0x0                   	// #0
  42cdf0:	bl	44f3e8 <error@@Base>
  42cdf4:	ldp	x27, x28, [sp, #80]
  42cdf8:	b	42cc1c <ferror@plt+0x2aedc>
  42cdfc:	mov	w2, #0x5                   	// #5
  42ce00:	adrp	x1, 462000 <warn@@Base+0x12640>
  42ce04:	add	x1, x1, #0x40
  42ce08:	bl	401c70 <dcgettext@plt>
  42ce0c:	mov	x1, x27
  42ce10:	mov	x2, x25
  42ce14:	bl	44f3e8 <error@@Base>
  42ce18:	ldp	x27, x28, [sp, #80]
  42ce1c:	b	42cc1c <ferror@plt+0x2aedc>
  42ce20:	mov	w2, #0x5                   	// #5
  42ce24:	adrp	x1, 462000 <warn@@Base+0x12640>
  42ce28:	mov	x0, #0x0                   	// #0
  42ce2c:	add	x1, x1, #0x68
  42ce30:	bl	401c70 <dcgettext@plt>
  42ce34:	ldr	x1, [sp, #272]
  42ce38:	bl	44f3e8 <error@@Base>
  42ce3c:	ldp	x27, x28, [sp, #80]
  42ce40:	b	42cc1c <ferror@plt+0x2aedc>
  42ce44:	adrp	x1, 461000 <warn@@Base+0x11640>
  42ce48:	mov	w2, #0x5                   	// #5
  42ce4c:	add	x1, x1, #0xf78
  42ce50:	b	42cd44 <ferror@plt+0x2b004>
  42ce54:	ldr	x27, [sp, #152]
  42ce58:	b	42c824 <ferror@plt+0x2aae4>
  42ce5c:	nop
  42ce60:	cbz	x0, 42ce94 <ferror@plt+0x2b154>
  42ce64:	ldr	x2, [x0, #64]
  42ce68:	cbz	x2, 42ce94 <ferror@plt+0x2b154>
  42ce6c:	ldr	x3, [x0, #72]
  42ce70:	add	x3, x3, x3, lsl #1
  42ce74:	add	x3, x2, x3, lsl #3
  42ce78:	b	42ce8c <ferror@plt+0x2b14c>
  42ce7c:	ldr	x0, [x2]
  42ce80:	add	x2, x2, #0x18
  42ce84:	cmp	x0, x1
  42ce88:	b.eq	42ce9c <ferror@plt+0x2b15c>  // b.none
  42ce8c:	cmp	x2, x3
  42ce90:	b.cc	42ce7c <ferror@plt+0x2b13c>  // b.lo, b.ul, b.last
  42ce94:	mov	w0, #0x0                   	// #0
  42ce98:	ret
  42ce9c:	mov	w0, #0x1                   	// #1
  42cea0:	ret
  42cea4:	nop
  42cea8:	stp	x29, x30, [sp, #-96]!
  42ceac:	mov	x29, sp
  42ceb0:	stp	x21, x22, [sp, #32]
  42ceb4:	mov	w22, w0
  42ceb8:	ldr	x0, [x1, #112]
  42cebc:	cbz	x0, 42d060 <ferror@plt+0x2b320>
  42cec0:	stp	x19, x20, [sp, #16]
  42cec4:	mov	x19, x1
  42cec8:	ldr	x1, [x1, #128]
  42cecc:	stp	x23, x24, [sp, #48]
  42ced0:	str	x27, [sp, #80]
  42ced4:	cbz	x1, 42cfe4 <ferror@plt+0x2b2a4>
  42ced8:	mov	w27, w22
  42cedc:	ubfiz	x20, x22, #3, #32
  42cee0:	sub	x20, x20, x27
  42cee4:	adrp	x21, 4ab000 <warn@@Base+0x5b640>
  42cee8:	add	x21, x21, #0x198
  42ceec:	adrp	x1, 4ad000 <stdout@@GLIBC_2.17+0xb78>
  42cef0:	lsl	x20, x20, #4
  42cef4:	mov	x0, x19
  42cef8:	ldr	x24, [x1, #752]
  42cefc:	ldr	x1, [x21, x20]
  42cf00:	mov	x2, x24
  42cf04:	bl	406650 <ferror@plt+0x4910>
  42cf08:	mov	x23, x0
  42cf0c:	cbz	x0, 42d070 <ferror@plt+0x2b330>
  42cf10:	add	x0, x21, x20
  42cf14:	stp	x25, x26, [sp, #64]
  42cf18:	ldr	x1, [x21, x20]
  42cf1c:	str	x1, [x0, #16]
  42cf20:	lsl	x20, x27, #3
  42cf24:	sub	x20, x20, x27
  42cf28:	lsl	x20, x20, #4
  42cf2c:	add	x26, x21, x20
  42cf30:	ldr	x25, [x26, #32]
  42cf34:	cbz	x24, 42cf70 <ferror@plt+0x2b230>
  42cf38:	cbz	x25, 42cfbc <ferror@plt+0x2b27c>
  42cf3c:	mov	x0, x25
  42cf40:	bl	401bc0 <free@plt>
  42cf44:	add	x20, x20, #0x20
  42cf48:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  42cf4c:	add	x0, x0, #0x1a0
  42cf50:	str	xzr, [x26, #32]
  42cf54:	add	x0, x0, x20
  42cf58:	stp	xzr, xzr, [x0]
  42cf5c:	ldr	x0, [x26, #64]
  42cf60:	cbz	x0, 42cfbc <ferror@plt+0x2b27c>
  42cf64:	bl	401bc0 <free@plt>
  42cf68:	stp	xzr, xzr, [x26, #64]
  42cf6c:	ldr	x25, [x26, #32]
  42cf70:	cbz	x25, 42cfbc <ferror@plt+0x2b27c>
  42cf74:	lsl	x0, x27, #3
  42cf78:	sub	x0, x0, x27
  42cf7c:	ldr	x1, [x19]
  42cf80:	add	x21, x21, x0, lsl #4
  42cf84:	ldr	x0, [x21, #24]
  42cf88:	bl	401ba0 <strcmp@plt>
  42cf8c:	mov	w1, w0
  42cf90:	mov	w0, #0x1                   	// #1
  42cf94:	cbnz	w1, 42cfb4 <ferror@plt+0x2b274>
  42cf98:	ldp	x19, x20, [sp, #16]
  42cf9c:	ldp	x21, x22, [sp, #32]
  42cfa0:	ldp	x23, x24, [sp, #48]
  42cfa4:	ldp	x25, x26, [sp, #64]
  42cfa8:	ldr	x27, [sp, #80]
  42cfac:	ldp	x29, x30, [sp], #96
  42cfb0:	ret
  42cfb4:	mov	x0, x25
  42cfb8:	bl	401bc0 <free@plt>
  42cfbc:	mov	x2, x19
  42cfc0:	mov	x1, x23
  42cfc4:	mov	w0, w22
  42cfc8:	ldp	x19, x20, [sp, #16]
  42cfcc:	ldp	x21, x22, [sp, #32]
  42cfd0:	ldp	x23, x24, [sp, #48]
  42cfd4:	ldp	x25, x26, [sp, #64]
  42cfd8:	ldr	x27, [sp, #80]
  42cfdc:	ldp	x29, x30, [sp], #96
  42cfe0:	b	418570 <ferror@plt+0x16830>
  42cfe4:	ldr	w1, [x19, #104]
  42cfe8:	cbz	w1, 42ced8 <ferror@plt+0x2b198>
  42cfec:	ldr	w2, [x19, #100]
  42cff0:	cmp	w1, w2
  42cff4:	b.cs	42ced8 <ferror@plt+0x2b198>  // b.hs, b.nlast
  42cff8:	mov	w20, #0x50                  	// #80
  42cffc:	umaddl	x20, w1, w20, x0
  42d000:	ldr	x21, [x20, #32]
  42d004:	cbz	x21, 42ced8 <ferror@plt+0x2b198>
  42d008:	ldr	x23, [x20, #24]
  42d00c:	mov	w2, #0x5                   	// #5
  42d010:	adrp	x1, 45e000 <warn@@Base+0xe640>
  42d014:	mov	x0, #0x0                   	// #0
  42d018:	add	x1, x1, #0x7a0
  42d01c:	bl	401c70 <dcgettext@plt>
  42d020:	add	x1, x19, #0x10
  42d024:	mov	x5, x0
  42d028:	mov	x4, x21
  42d02c:	mov	x2, x23
  42d030:	add	x0, x19, #0x8
  42d034:	mov	x3, #0x1                   	// #1
  42d038:	bl	4103d0 <ferror@plt+0xe690>
  42d03c:	str	x0, [x19, #128]
  42d040:	mov	x1, #0x0                   	// #0
  42d044:	cbz	x0, 42d04c <ferror@plt+0x2b30c>
  42d048:	ldr	x1, [x20, #32]
  42d04c:	str	x1, [x19, #136]
  42d050:	b	42ced8 <ferror@plt+0x2b198>
  42d054:	ldp	x19, x20, [sp, #16]
  42d058:	ldp	x23, x24, [sp, #48]
  42d05c:	ldr	x27, [sp, #80]
  42d060:	mov	w0, #0x0                   	// #0
  42d064:	ldp	x21, x22, [sp, #32]
  42d068:	ldp	x29, x30, [sp], #96
  42d06c:	ret
  42d070:	add	x20, x21, x20
  42d074:	mov	x2, x24
  42d078:	mov	x0, x19
  42d07c:	ldr	x1, [x20, #8]
  42d080:	bl	406650 <ferror@plt+0x4910>
  42d084:	mov	x23, x0
  42d088:	cbz	x0, 42d054 <ferror@plt+0x2b314>
  42d08c:	stp	x25, x26, [sp, #64]
  42d090:	ldr	x0, [x20, #8]
  42d094:	str	x0, [x20, #16]
  42d098:	b	42cf20 <ferror@plt+0x2b1e0>
  42d09c:	nop
  42d0a0:	stp	x29, x30, [sp, #-32]!
  42d0a4:	mov	x29, sp
  42d0a8:	stp	x19, x20, [sp, #16]
  42d0ac:	ubfiz	x20, x0, #3, #32
  42d0b0:	sub	x20, x20, w0, uxtw
  42d0b4:	adrp	x19, 4ab000 <warn@@Base+0x5b640>
  42d0b8:	add	x19, x19, #0x198
  42d0bc:	lsl	x20, x20, #4
  42d0c0:	add	x19, x19, x20
  42d0c4:	ldr	x0, [x19, #32]
  42d0c8:	cbz	x0, 42d0f8 <ferror@plt+0x2b3b8>
  42d0cc:	bl	401bc0 <free@plt>
  42d0d0:	add	x20, x20, #0x20
  42d0d4:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  42d0d8:	add	x0, x0, #0x1a0
  42d0dc:	add	x0, x0, x20
  42d0e0:	str	xzr, [x19, #32]
  42d0e4:	stp	xzr, xzr, [x0]
  42d0e8:	ldr	x0, [x19, #64]
  42d0ec:	cbz	x0, 42d0f8 <ferror@plt+0x2b3b8>
  42d0f0:	bl	401bc0 <free@plt>
  42d0f4:	stp	xzr, xzr, [x19, #64]
  42d0f8:	ldp	x19, x20, [sp, #16]
  42d0fc:	ldp	x29, x30, [sp], #32
  42d100:	ret
  42d104:	nop
  42d108:	cbz	x0, 42d138 <ferror@plt+0x2b3f8>
  42d10c:	stp	x29, x30, [sp, #-32]!
  42d110:	mov	x29, sp
  42d114:	str	x19, [sp, #16]
  42d118:	mov	x19, x0
  42d11c:	ldr	x0, [x0, #8]
  42d120:	cbz	x0, 42d128 <ferror@plt+0x2b3e8>
  42d124:	bl	401a10 <fclose@plt>
  42d128:	mov	x0, x19
  42d12c:	ldr	x19, [sp, #16]
  42d130:	ldp	x29, x30, [sp], #32
  42d134:	b	401bc0 <free@plt>
  42d138:	ret
  42d13c:	nop
  42d140:	stp	x29, x30, [sp, #-160]!
  42d144:	mov	x29, sp
  42d148:	stp	x19, x20, [sp, #16]
  42d14c:	mov	x20, x0
  42d150:	add	x2, sp, #0x20
  42d154:	mov	x1, x20
  42d158:	mov	w0, #0x0                   	// #0
  42d15c:	bl	401d00 <__xstat@plt>
  42d160:	tbnz	w0, #31, 42d220 <ferror@plt+0x2b4e0>
  42d164:	ldr	w0, [sp, #48]
  42d168:	and	w0, w0, #0xf000
  42d16c:	cmp	w0, #0x8, lsl #12
  42d170:	b.ne	42d220 <ferror@plt+0x2b4e0>  // b.any
  42d174:	mov	x1, #0xa0                  	// #160
  42d178:	mov	x0, #0x1                   	// #1
  42d17c:	bl	401aa0 <calloc@plt>
  42d180:	mov	x19, x0
  42d184:	cbz	x0, 42d220 <ferror@plt+0x2b4e0>
  42d188:	mov	x0, x20
  42d18c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42d190:	add	x1, x1, #0xff0
  42d194:	bl	401a20 <fopen@plt>
  42d198:	str	x0, [x19, #8]
  42d19c:	mov	x3, x0
  42d1a0:	cbz	x0, 42d204 <ferror@plt+0x2b4c4>
  42d1a4:	mov	x0, x19
  42d1a8:	mov	x2, #0x1                   	// #1
  42d1ac:	ldr	x1, [sp, #80]
  42d1b0:	str	x1, [x19, #16]
  42d1b4:	str	x20, [x0], #24
  42d1b8:	mov	x1, #0x10                  	// #16
  42d1bc:	bl	401bb0 <fread@plt>
  42d1c0:	cmp	x0, #0x1
  42d1c4:	b.ne	42d1f8 <ferror@plt+0x2b4b8>  // b.any
  42d1c8:	mov	x0, x19
  42d1cc:	bl	4117d8 <ferror@plt+0xfa98>
  42d1d0:	cbz	w0, 42d1f8 <ferror@plt+0x2b4b8>
  42d1d4:	ldr	x0, [x19, #56]
  42d1d8:	cbz	x0, 42d224 <ferror@plt+0x2b4e4>
  42d1dc:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  42d1e0:	mov	w1, #0x0                   	// #0
  42d1e4:	ldr	w0, [x0, #1184]
  42d1e8:	cbz	w0, 42d234 <ferror@plt+0x2b4f4>
  42d1ec:	mov	x0, x19
  42d1f0:	bl	4111b8 <ferror@plt+0xf478>
  42d1f4:	cbnz	w0, 42d224 <ferror@plt+0x2b4e4>
  42d1f8:	ldr	x0, [x19, #8]
  42d1fc:	cbz	x0, 42d204 <ferror@plt+0x2b4c4>
  42d200:	bl	401a10 <fclose@plt>
  42d204:	mov	x0, x19
  42d208:	mov	x19, #0x0                   	// #0
  42d20c:	bl	401bc0 <free@plt>
  42d210:	mov	x0, x19
  42d214:	ldp	x19, x20, [sp, #16]
  42d218:	ldp	x29, x30, [sp], #160
  42d21c:	ret
  42d220:	mov	x19, #0x0                   	// #0
  42d224:	mov	x0, x19
  42d228:	ldp	x19, x20, [sp, #16]
  42d22c:	ldp	x29, x30, [sp], #160
  42d230:	ret
  42d234:	mov	x0, x19
  42d238:	bl	4114d0 <ferror@plt+0xf790>
  42d23c:	cbnz	w0, 42d224 <ferror@plt+0x2b4e4>
  42d240:	b	42d1f8 <ferror@plt+0x2b4b8>
  42d244:	nop
  42d248:	stp	x29, x30, [sp, #-16]!
  42d24c:	mov	x1, x0
  42d250:	adrp	x2, 484000 <warn@@Base+0x34640>
  42d254:	mov	x29, sp
  42d258:	add	x2, x2, #0x4d0
  42d25c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d260:	add	x0, x0, #0x4e8
  42d264:	bl	401cc0 <printf@plt>
  42d268:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d26c:	add	x1, x1, #0x4f8
  42d270:	mov	w2, #0x5                   	// #5
  42d274:	mov	x0, #0x0                   	// #0
  42d278:	bl	401c70 <dcgettext@plt>
  42d27c:	bl	401cc0 <printf@plt>
  42d280:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d284:	add	x1, x1, #0x530
  42d288:	mov	w2, #0x5                   	// #5
  42d28c:	mov	x0, #0x0                   	// #0
  42d290:	bl	401c70 <dcgettext@plt>
  42d294:	bl	401cc0 <printf@plt>
  42d298:	mov	w0, #0x0                   	// #0
  42d29c:	bl	401920 <exit@plt>
  42d2a0:	stp	x29, x30, [sp, #-32]!
  42d2a4:	cmp	x3, x0
  42d2a8:	mov	x2, #0x0                   	// #0
  42d2ac:	mov	x29, sp
  42d2b0:	str	x19, [sp, #16]
  42d2b4:	mov	x19, x0
  42d2b8:	b.ls	42d2e4 <ferror@plt+0x2b5a4>  // b.plast
  42d2bc:	mov	w5, #0x0                   	// #0
  42d2c0:	b	42d2d0 <ferror@plt+0x2b590>
  42d2c4:	add	w5, w5, #0x7
  42d2c8:	cmp	x3, x19
  42d2cc:	b.eq	42d2e4 <ferror@plt+0x2b5a4>  // b.none
  42d2d0:	ldrb	w0, [x19], #1
  42d2d4:	and	x4, x0, #0x7f
  42d2d8:	lsl	x4, x4, x5
  42d2dc:	orr	x2, x2, x4
  42d2e0:	tbnz	w0, #7, 42d2c4 <ferror@plt+0x2b584>
  42d2e4:	and	x3, x1, #0x1f
  42d2e8:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d2ec:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d2f0:	add	x0, x0, #0x600
  42d2f4:	add	x1, x1, #0x5f8
  42d2f8:	bl	401cc0 <printf@plt>
  42d2fc:	mov	x0, x19
  42d300:	ldr	x19, [sp, #16]
  42d304:	ldp	x29, x30, [sp], #32
  42d308:	ret
  42d30c:	nop
  42d310:	stp	x29, x30, [sp, #-32]!
  42d314:	and	x2, x1, #0x1f
  42d318:	mov	x29, sp
  42d31c:	str	x19, [sp, #16]
  42d320:	mov	x19, x0
  42d324:	tbz	w1, #5, 42d34c <ferror@plt+0x2b60c>
  42d328:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d32c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d330:	add	x1, x1, #0x620
  42d334:	add	x0, x0, #0x628
  42d338:	bl	401cc0 <printf@plt>
  42d33c:	mov	x0, x19
  42d340:	ldr	x19, [sp, #16]
  42d344:	ldp	x29, x30, [sp], #32
  42d348:	ret
  42d34c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d350:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d354:	add	x1, x1, #0x620
  42d358:	add	x0, x0, #0x648
  42d35c:	bl	401cc0 <printf@plt>
  42d360:	mov	x0, x19
  42d364:	ldr	x19, [sp, #16]
  42d368:	ldp	x29, x30, [sp], #32
  42d36c:	ret
  42d370:	stp	x29, x30, [sp, #-32]!
  42d374:	cmp	x3, x0
  42d378:	mov	x29, sp
  42d37c:	str	x19, [sp, #16]
  42d380:	mov	x19, x0
  42d384:	b.ls	42d408 <ferror@plt+0x2b6c8>  // b.plast
  42d388:	mov	x6, x3
  42d38c:	mov	w5, #0x0                   	// #0
  42d390:	mov	x3, #0x0                   	// #0
  42d394:	b	42d3a4 <ferror@plt+0x2b664>
  42d398:	add	w5, w5, #0x7
  42d39c:	cmp	x6, x19
  42d3a0:	b.eq	42d3b8 <ferror@plt+0x2b678>  // b.none
  42d3a4:	ldrb	w0, [x19], #1
  42d3a8:	and	x4, x0, #0x7f
  42d3ac:	lsl	x4, x4, x5
  42d3b0:	orr	x3, x3, x4
  42d3b4:	tbnz	w0, #7, 42d398 <ferror@plt+0x2b658>
  42d3b8:	and	w0, w1, #0x3
  42d3bc:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  42d3c0:	cmp	w0, #0x1
  42d3c4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d3c8:	cset	w5, eq  // eq = none
  42d3cc:	str	w5, [x2]
  42d3d0:	add	x1, x1, #0x670
  42d3d4:	adrp	x2, 484000 <warn@@Base+0x34640>
  42d3d8:	add	x2, x2, #0x668
  42d3dc:	str	x3, [x4, #1872]
  42d3e0:	csel	x2, x2, x1, eq  // eq = none
  42d3e4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d3e8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d3ec:	add	x0, x0, #0x688
  42d3f0:	add	x1, x1, #0x680
  42d3f4:	bl	401cc0 <printf@plt>
  42d3f8:	mov	x0, x19
  42d3fc:	ldr	x19, [sp, #16]
  42d400:	ldp	x29, x30, [sp], #32
  42d404:	ret
  42d408:	mov	x3, #0x0                   	// #0
  42d40c:	b	42d3b8 <ferror@plt+0x2b678>
  42d410:	stp	x29, x30, [sp, #-32]!
  42d414:	ands	w3, w1, #0x20
  42d418:	ubfx	x3, x1, #5, #1
  42d41c:	mov	x29, sp
  42d420:	str	x19, [sp, #16]
  42d424:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  42d428:	str	w3, [x2]
  42d42c:	and	x3, x1, #0x1f
  42d430:	adrp	x2, 484000 <warn@@Base+0x34640>
  42d434:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d438:	add	x2, x2, #0x668
  42d43c:	add	x1, x1, #0x670
  42d440:	mov	x19, x0
  42d444:	csel	x2, x2, x1, ne  // ne = any
  42d448:	str	x3, [x4, #1872]
  42d44c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d450:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d454:	add	x0, x0, #0x688
  42d458:	add	x1, x1, #0x6a0
  42d45c:	bl	401cc0 <printf@plt>
  42d460:	mov	x0, x19
  42d464:	ldr	x19, [sp, #16]
  42d468:	ldp	x29, x30, [sp], #32
  42d46c:	ret
  42d470:	stp	x29, x30, [sp, #-144]!
  42d474:	mov	x29, sp
  42d478:	stp	x19, x20, [sp, #16]
  42d47c:	mov	x19, x0
  42d480:	sub	x0, x3, x0
  42d484:	cmp	x0, #0x1
  42d488:	b.le	42d61c <ferror@plt+0x2b8dc>
  42d48c:	stp	x21, x22, [sp, #32]
  42d490:	ubfiz	w1, w1, #1, #3
  42d494:	mov	x4, x2
  42d498:	str	x23, [sp, #48]
  42d49c:	mov	x20, #0x0                   	// #0
  42d4a0:	ldrb	w21, [x19], #1
  42d4a4:	and	w23, w21, #0x7f
  42d4a8:	cmp	x19, x3
  42d4ac:	orr	w21, w1, w21, lsr #7
  42d4b0:	b.cs	42d4dc <ferror@plt+0x2b79c>  // b.hs, b.nlast
  42d4b4:	mov	w5, #0x0                   	// #0
  42d4b8:	b	42d4c8 <ferror@plt+0x2b788>
  42d4bc:	add	w5, w5, #0x7
  42d4c0:	cmp	x3, x19
  42d4c4:	b.eq	42d4dc <ferror@plt+0x2b79c>  // b.none
  42d4c8:	ldrb	w1, [x19], #1
  42d4cc:	and	x0, x1, #0x7f
  42d4d0:	lsl	x0, x0, x5
  42d4d4:	orr	x20, x20, x0
  42d4d8:	tbnz	w1, #7, 42d4bc <ferror@plt+0x2b77c>
  42d4dc:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  42d4e0:	str	wzr, [x4]
  42d4e4:	strb	wzr, [sp, #80]
  42d4e8:	adrp	x22, 484000 <warn@@Base+0x34640>
  42d4ec:	str	x20, [x0, #1872]
  42d4f0:	add	x22, x22, #0x810
  42d4f4:	tbnz	w21, #3, 42d5f4 <ferror@plt+0x2b8b4>
  42d4f8:	tbnz	w21, #2, 42d5b4 <ferror@plt+0x2b874>
  42d4fc:	tbnz	w21, #1, 42d550 <ferror@plt+0x2b810>
  42d500:	tbnz	w21, #0, 42d580 <ferror@plt+0x2b840>
  42d504:	mov	w2, w23
  42d508:	add	x0, sp, #0x40
  42d50c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d510:	add	x1, x1, #0x6d8
  42d514:	bl	401980 <sprintf@plt>
  42d518:	add	x3, sp, #0x40
  42d51c:	mov	x4, x20
  42d520:	add	x2, sp, #0x50
  42d524:	adrp	x1, 461000 <warn@@Base+0x11640>
  42d528:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d52c:	add	x1, x1, #0x198
  42d530:	add	x0, x0, #0x6e0
  42d534:	bl	401cc0 <printf@plt>
  42d538:	mov	x0, x19
  42d53c:	ldp	x19, x20, [sp, #16]
  42d540:	ldp	x21, x22, [sp, #32]
  42d544:	ldr	x23, [sp, #48]
  42d548:	ldp	x29, x30, [sp], #144
  42d54c:	ret
  42d550:	add	x0, sp, #0x50
  42d554:	bl	401900 <strlen@plt>
  42d558:	add	x2, sp, #0x50
  42d55c:	mov	x1, x22
  42d560:	add	x0, x2, x0
  42d564:	adrp	x22, 484000 <warn@@Base+0x34640>
  42d568:	add	x22, x22, #0x6a8
  42d56c:	bl	4019f0 <stpcpy@plt>
  42d570:	mov	w1, #0x7370                	// #29552
  42d574:	movk	w1, #0x70, lsl #16
  42d578:	str	w1, [x0]
  42d57c:	tbz	w21, #0, 42d504 <ferror@plt+0x2b7c4>
  42d580:	add	x0, sp, #0x50
  42d584:	bl	401900 <strlen@plt>
  42d588:	add	x2, sp, #0x50
  42d58c:	mov	x1, x22
  42d590:	add	x0, x2, x0
  42d594:	bl	4019f0 <stpcpy@plt>
  42d598:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d59c:	add	x1, x1, #0x6d0
  42d5a0:	ldrh	w2, [x1]
  42d5a4:	ldrb	w1, [x1, #2]
  42d5a8:	strh	w2, [x0]
  42d5ac:	strb	w1, [x0, #2]
  42d5b0:	b	42d504 <ferror@plt+0x2b7c4>
  42d5b4:	add	x0, sp, #0x50
  42d5b8:	bl	401900 <strlen@plt>
  42d5bc:	add	x2, sp, #0x50
  42d5c0:	mov	x1, x22
  42d5c4:	add	x0, x2, x0
  42d5c8:	adrp	x22, 484000 <warn@@Base+0x34640>
  42d5cc:	add	x22, x22, #0x6a8
  42d5d0:	bl	4019f0 <stpcpy@plt>
  42d5d4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d5d8:	add	x1, x1, #0x6c8
  42d5dc:	ldr	w2, [x1]
  42d5e0:	ldur	w1, [x1, #3]
  42d5e4:	str	w2, [x0]
  42d5e8:	stur	w1, [x0, #3]
  42d5ec:	tbz	w21, #1, 42d500 <ferror@plt+0x2b7c0>
  42d5f0:	b	42d550 <ferror@plt+0x2b810>
  42d5f4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d5f8:	add	x0, x0, #0x6c0
  42d5fc:	adrp	x22, 484000 <warn@@Base+0x34640>
  42d600:	add	x22, x22, #0x6a8
  42d604:	ldrh	w1, [x0]
  42d608:	ldrb	w0, [x0, #2]
  42d60c:	strh	w1, [sp, #80]
  42d610:	strb	w0, [sp, #82]
  42d614:	tbz	w21, #2, 42d4fc <ferror@plt+0x2b7bc>
  42d618:	b	42d5b4 <ferror@plt+0x2b874>
  42d61c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d620:	add	x1, x1, #0x6b0
  42d624:	mov	w2, #0x5                   	// #5
  42d628:	mov	x19, x3
  42d62c:	mov	x0, #0x0                   	// #0
  42d630:	bl	401c70 <dcgettext@plt>
  42d634:	bl	401cc0 <printf@plt>
  42d638:	mov	x0, x19
  42d63c:	ldp	x19, x20, [sp, #16]
  42d640:	ldp	x29, x30, [sp], #144
  42d644:	ret
  42d648:	stp	x29, x30, [sp, #-304]!
  42d64c:	mov	x29, sp
  42d650:	stp	x19, x20, [sp, #16]
  42d654:	mov	w19, w1
  42d658:	mov	x20, x2
  42d65c:	stp	x21, x22, [sp, #32]
  42d660:	stp	x25, x26, [sp, #64]
  42d664:	mov	x25, x0
  42d668:	tbnz	w19, #3, 42d6f0 <ferror@plt+0x2b9b0>
  42d66c:	sub	x0, x2, x0
  42d670:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d674:	cmp	x0, #0x0
  42d678:	add	x1, x1, #0x718
  42d67c:	b.le	42d954 <ferror@plt+0x2bc14>
  42d680:	mov	x21, x25
  42d684:	ubfiz	w1, w19, #1, #3
  42d688:	ldrb	w19, [x21], #1
  42d68c:	and	w3, w19, #0x7f
  42d690:	orr	w19, w1, w19, lsr #7
  42d694:	cmp	w19, #0x6
  42d698:	b.eq	42db90 <ferror@plt+0x2be50>  // b.none
  42d69c:	b.hi	42d870 <ferror@plt+0x2bb30>  // b.pmore
  42d6a0:	cmp	w19, #0x3
  42d6a4:	b.eq	42dbac <ferror@plt+0x2be6c>  // b.none
  42d6a8:	b.hi	42d840 <ferror@plt+0x2bb00>  // b.pmore
  42d6ac:	cmp	w19, #0x1
  42d6b0:	b.eq	42dbcc <ferror@plt+0x2be8c>  // b.none
  42d6b4:	cmp	w19, #0x2
  42d6b8:	b.ne	42d81c <ferror@plt+0x2badc>  // b.any
  42d6bc:	adrp	x2, 484000 <warn@@Base+0x34640>
  42d6c0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d6c4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d6c8:	add	x2, x2, #0x750
  42d6cc:	add	x1, x1, #0x730
  42d6d0:	add	x0, x0, #0x738
  42d6d4:	bl	401cc0 <printf@plt>
  42d6d8:	mov	x0, x21
  42d6dc:	ldp	x19, x20, [sp, #16]
  42d6e0:	ldp	x21, x22, [sp, #32]
  42d6e4:	ldp	x25, x26, [sp, #64]
  42d6e8:	ldp	x29, x30, [sp], #304
  42d6ec:	ret
  42d6f0:	ands	w0, w1, #0x7
  42d6f4:	b.ne	42d7bc <ferror@plt+0x2ba7c>  // b.any
  42d6f8:	adrp	x19, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  42d6fc:	ldr	x22, [x19, #1872]
  42d700:	lsr	x22, x22, #2
  42d704:	add	x0, x25, x22
  42d708:	cmp	x2, x0
  42d70c:	b.cc	42d8d8 <ferror@plt+0x2bb98>  // b.lo, b.ul, b.last
  42d710:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d714:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d718:	add	x1, x1, #0x818
  42d71c:	add	x0, x0, #0x820
  42d720:	bl	401cc0 <printf@plt>
  42d724:	ldr	x0, [x19, #1872]
  42d728:	cbz	x0, 42d984 <ferror@plt+0x2bc44>
  42d72c:	stp	x23, x24, [sp, #48]
  42d730:	mov	x24, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42d734:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  42d738:	adrp	x22, 484000 <warn@@Base+0x34640>
  42d73c:	add	x19, x19, #0x750
  42d740:	add	x21, x21, #0x488
  42d744:	add	x22, x22, #0x838
  42d748:	mov	w20, #0x0                   	// #0
  42d74c:	mov	x26, #0x0                   	// #0
  42d750:	movk	x24, #0xaaab
  42d754:	mov	x23, #0x5555555555555555    	// #6148914691236517205
  42d758:	b	42d790 <ferror@plt+0x2ba50>
  42d75c:	ldrb	w20, [x0], #1
  42d760:	mov	x25, x0
  42d764:	cbnz	x26, 42d7a0 <ferror@plt+0x2ba60>
  42d768:	mvn	w2, w26
  42d76c:	add	x26, x26, #0x1
  42d770:	ubfiz	w2, w2, #1, #2
  42d774:	asr	w2, w20, w2
  42d778:	and	x2, x2, #0x3
  42d77c:	ldrb	w0, [x2, x22]
  42d780:	bl	401990 <putc@plt>
  42d784:	ldr	x0, [x19]
  42d788:	cmp	x26, x0
  42d78c:	b.cs	42d980 <ferror@plt+0x2bc40>  // b.hs, b.nlast
  42d790:	mov	x0, x25
  42d794:	tst	x26, #0x3
  42d798:	ldr	x1, [x21]
  42d79c:	b.eq	42d75c <ferror@plt+0x2ba1c>  // b.none
  42d7a0:	mul	x0, x26, x24
  42d7a4:	cmp	x0, x23
  42d7a8:	b.hi	42d768 <ferror@plt+0x2ba28>  // b.pmore
  42d7ac:	mov	w0, #0x2c                  	// #44
  42d7b0:	bl	401990 <putc@plt>
  42d7b4:	ldr	x1, [x21]
  42d7b8:	b	42d768 <ferror@plt+0x2ba28>
  42d7bc:	cmp	w0, #0x1
  42d7c0:	b.ne	42d914 <ferror@plt+0x2bbd4>  // b.any
  42d7c4:	sub	x0, x2, x25
  42d7c8:	cmp	x0, #0x2
  42d7cc:	b.le	42d94c <ferror@plt+0x2bc0c>
  42d7d0:	mov	x21, x25
  42d7d4:	ldurh	w4, [x25, #1]
  42d7d8:	rev16	w4, w4
  42d7dc:	ldrb	w0, [x21], #3
  42d7e0:	and	x1, x4, #0xffff
  42d7e4:	ubfiz	x4, x0, #16, #4
  42d7e8:	tst	w0, #0x10
  42d7ec:	orr	x4, x4, x1
  42d7f0:	lsr	x0, x0, #4
  42d7f4:	b.ne	42d9ac <ferror@plt+0x2bc6c>  // b.any
  42d7f8:	tst	w0, #0x2
  42d7fc:	lsr	w1, w0, #1
  42d800:	b.ne	42dae8 <ferror@plt+0x2bda8>  // b.any
  42d804:	tst	w0, #0x4
  42d808:	lsr	w3, w0, #2
  42d80c:	b.eq	42dbf8 <ferror@plt+0x2beb8>  // b.none
  42d810:	add	x2, sp, #0x50
  42d814:	mov	x0, x2
  42d818:	b	42dac4 <ferror@plt+0x2bd84>
  42d81c:	cbnz	w19, 42db08 <ferror@plt+0x2bdc8>
  42d820:	adrp	x2, 484000 <warn@@Base+0x34640>
  42d824:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d828:	add	x2, x2, #0x728
  42d82c:	add	x1, x1, #0x730
  42d830:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d834:	add	x0, x0, #0x738
  42d838:	bl	401cc0 <printf@plt>
  42d83c:	b	42d6d8 <ferror@plt+0x2b998>
  42d840:	cmp	w19, #0x4
  42d844:	b.eq	42db10 <ferror@plt+0x2bdd0>  // b.none
  42d848:	cmp	w19, #0x5
  42d84c:	b.ne	42db08 <ferror@plt+0x2bdc8>  // b.any
  42d850:	adrp	x2, 484000 <warn@@Base+0x34640>
  42d854:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d858:	add	x2, x2, #0x760
  42d85c:	add	x1, x1, #0x730
  42d860:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d864:	add	x0, x0, #0x738
  42d868:	bl	401cc0 <printf@plt>
  42d86c:	b	42d6d8 <ferror@plt+0x2b998>
  42d870:	cmp	w19, #0x9
  42d874:	b.eq	42db30 <ferror@plt+0x2bdf0>  // b.none
  42d878:	b.ls	42d8a8 <ferror@plt+0x2bb68>  // b.plast
  42d87c:	cmp	w19, #0xa
  42d880:	b.eq	42db50 <ferror@plt+0x2be10>  // b.none
  42d884:	cmp	w19, #0xb
  42d888:	b.ne	42db08 <ferror@plt+0x2bdc8>  // b.any
  42d88c:	mov	w2, w3
  42d890:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d894:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d898:	add	x1, x1, #0x730
  42d89c:	add	x0, x0, #0x7a8
  42d8a0:	bl	401cc0 <printf@plt>
  42d8a4:	b	42d6d8 <ferror@plt+0x2b998>
  42d8a8:	cmp	w19, #0x7
  42d8ac:	b.eq	42db70 <ferror@plt+0x2be30>  // b.none
  42d8b0:	cmp	w19, #0x8
  42d8b4:	b.ne	42db08 <ferror@plt+0x2bdc8>  // b.any
  42d8b8:	adrp	x2, 484000 <warn@@Base+0x34640>
  42d8bc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d8c0:	add	x2, x2, #0x788
  42d8c4:	add	x1, x1, #0x730
  42d8c8:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d8cc:	add	x0, x0, #0x738
  42d8d0:	bl	401cc0 <printf@plt>
  42d8d4:	b	42d6d8 <ferror@plt+0x2b998>
  42d8d8:	mov	w2, #0x5                   	// #5
  42d8dc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d8e0:	mov	x0, #0x0                   	// #0
  42d8e4:	add	x1, x1, #0x7e0
  42d8e8:	bl	401c70 <dcgettext@plt>
  42d8ec:	mov	x21, x25
  42d8f0:	sub	x2, x20, x25
  42d8f4:	mov	x1, x22
  42d8f8:	bl	401cc0 <printf@plt>
  42d8fc:	mov	x0, x21
  42d900:	ldp	x19, x20, [sp, #16]
  42d904:	ldp	x21, x22, [sp, #32]
  42d908:	ldp	x25, x26, [sp, #64]
  42d90c:	ldp	x29, x30, [sp], #304
  42d910:	ret
  42d914:	mov	x21, x25
  42d918:	mov	w2, #0x5                   	// #5
  42d91c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d920:	mov	x0, #0x0                   	// #0
  42d924:	add	x1, x1, #0x7c8
  42d928:	bl	401c70 <dcgettext@plt>
  42d92c:	mov	w1, w19
  42d930:	bl	401cc0 <printf@plt>
  42d934:	mov	x0, x21
  42d938:	ldp	x19, x20, [sp, #16]
  42d93c:	ldp	x21, x22, [sp, #32]
  42d940:	ldp	x25, x26, [sp, #64]
  42d944:	ldp	x29, x30, [sp], #304
  42d948:	ret
  42d94c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42d950:	add	x1, x1, #0x848
  42d954:	mov	w2, #0x5                   	// #5
  42d958:	mov	x21, x20
  42d95c:	mov	x0, #0x0                   	// #0
  42d960:	bl	401c70 <dcgettext@plt>
  42d964:	bl	401cc0 <printf@plt>
  42d968:	mov	x0, x21
  42d96c:	ldp	x19, x20, [sp, #16]
  42d970:	ldp	x21, x22, [sp, #32]
  42d974:	ldp	x25, x26, [sp, #64]
  42d978:	ldp	x29, x30, [sp], #304
  42d97c:	ret
  42d980:	ldp	x23, x24, [sp, #48]
  42d984:	mov	x21, x25
  42d988:	adrp	x0, 484000 <warn@@Base+0x34640>
  42d98c:	add	x0, x0, #0x840
  42d990:	bl	401b70 <puts@plt>
  42d994:	mov	x0, x21
  42d998:	ldp	x19, x20, [sp, #16]
  42d99c:	ldp	x21, x22, [sp, #32]
  42d9a0:	ldp	x25, x26, [sp, #64]
  42d9a4:	ldp	x29, x30, [sp], #304
  42d9a8:	ret
  42d9ac:	mov	w1, #0x3472                	// #13426
  42d9b0:	strh	w1, [sp, #80]
  42d9b4:	tst	w0, #0x2
  42d9b8:	lsr	w1, w0, #1
  42d9bc:	b.ne	42da9c <ferror@plt+0x2bd5c>  // b.any
  42d9c0:	tst	w0, #0x4
  42d9c4:	lsr	w3, w0, #2
  42d9c8:	b.ne	42dc0c <ferror@plt+0x2becc>  // b.any
  42d9cc:	add	x2, sp, #0x50
  42d9d0:	cmp	xzr, x0, lsr #3
  42d9d4:	add	x0, x2, #0x2
  42d9d8:	b.ne	42dad4 <ferror@plt+0x2bd94>  // b.any
  42d9dc:	nop
  42d9e0:	mov	w9, #0xcccd                	// #52429
  42d9e4:	add	x1, sp, #0x68
  42d9e8:	mov	w3, #0x0                   	// #0
  42d9ec:	mov	w8, #0x0                   	// #0
  42d9f0:	mov	w10, #0x66                  	// #102
  42d9f4:	movk	w9, #0xcccc, lsl #16
  42d9f8:	mov	w11, #0x2c                  	// #44
  42d9fc:	strb	wzr, [x0]
  42da00:	and	w0, w4, #0x1
  42da04:	add	w6, w3, #0x2
  42da08:	add	w5, w3, #0x1
  42da0c:	lsr	w4, w4, #1
  42da10:	cbz	w0, 42da58 <ferror@plt+0x2bd18>
  42da14:	umull	x0, w6, w9
  42da18:	mov	x7, x1
  42da1c:	cbz	w8, 42da28 <ferror@plt+0x2bce8>
  42da20:	strb	w11, [x7], #1
  42da24:	mov	x1, x7
  42da28:	lsr	x0, x0, #35
  42da2c:	strb	w10, [x1]
  42da30:	cmp	w3, #0x3
  42da34:	mov	w8, #0x1                   	// #1
  42da38:	add	w3, w0, #0x31
  42da3c:	add	w0, w0, w0, lsl #2
  42da40:	b.ls	42daf4 <ferror@plt+0x2bdb4>  // b.plast
  42da44:	sub	w0, w6, w0, lsl #1
  42da48:	add	x1, x1, #0x3
  42da4c:	add	w0, w0, #0x30
  42da50:	sturb	w3, [x1, #-2]
  42da54:	sturb	w0, [x1, #-1]
  42da58:	cmp	w5, #0x14
  42da5c:	b.eq	42da68 <ferror@plt+0x2bd28>  // b.none
  42da60:	mov	w3, w5
  42da64:	b	42da00 <ferror@plt+0x2bcc0>
  42da68:	strb	wzr, [x1]
  42da6c:	add	x3, sp, #0x68
  42da70:	adrp	x1, 484000 <warn@@Base+0x34640>
  42da74:	adrp	x0, 484000 <warn@@Base+0x34640>
  42da78:	add	x1, x1, #0x858
  42da7c:	add	x0, x0, #0x860
  42da80:	bl	401cc0 <printf@plt>
  42da84:	mov	x0, x21
  42da88:	ldp	x19, x20, [sp, #16]
  42da8c:	ldp	x21, x22, [sp, #32]
  42da90:	ldp	x25, x26, [sp, #64]
  42da94:	ldp	x29, x30, [sp], #304
  42da98:	ret
  42da9c:	add	x2, sp, #0x50
  42daa0:	mov	w3, #0x2c                  	// #44
  42daa4:	add	x0, x2, #0x3
  42daa8:	strb	w3, [sp, #82]
  42daac:	mov	w5, #0x3572                	// #13682
  42dab0:	strh	w5, [x0], #2
  42dab4:	lsr	w3, w1, #1
  42dab8:	tbz	w1, #1, 42dbec <ferror@plt+0x2beac>
  42dabc:	mov	w1, #0x2c                  	// #44
  42dac0:	strb	w1, [x0], #1
  42dac4:	mov	w1, #0x3672                	// #13938
  42dac8:	strh	w1, [x0], #2
  42dacc:	cmp	wzr, w3, lsr #1
  42dad0:	b.eq	42d9e0 <ferror@plt+0x2bca0>  // b.none
  42dad4:	mov	w1, #0x2c                  	// #44
  42dad8:	strb	w1, [x0], #1
  42dadc:	mov	w1, #0x3772                	// #14194
  42dae0:	strh	w1, [x0], #2
  42dae4:	b	42d9e0 <ferror@plt+0x2bca0>
  42dae8:	add	x2, sp, #0x50
  42daec:	mov	x0, x2
  42daf0:	b	42daac <ferror@plt+0x2bd6c>
  42daf4:	add	w0, w5, #0x31
  42daf8:	add	x1, x1, #0x2
  42dafc:	mov	w3, w5
  42db00:	sturb	w0, [x1, #-1]
  42db04:	b	42da00 <ferror@plt+0x2bcc0>
  42db08:	mov	w2, #0x5                   	// #5
  42db0c:	b	42d91c <ferror@plt+0x2bbdc>
  42db10:	adrp	x2, 484000 <warn@@Base+0x34640>
  42db14:	adrp	x1, 484000 <warn@@Base+0x34640>
  42db18:	add	x2, x2, #0x758
  42db1c:	add	x1, x1, #0x730
  42db20:	adrp	x0, 484000 <warn@@Base+0x34640>
  42db24:	add	x0, x0, #0x738
  42db28:	bl	401cc0 <printf@plt>
  42db2c:	b	42d6d8 <ferror@plt+0x2b998>
  42db30:	adrp	x2, 484000 <warn@@Base+0x34640>
  42db34:	adrp	x1, 484000 <warn@@Base+0x34640>
  42db38:	add	x2, x2, #0x790
  42db3c:	add	x1, x1, #0x730
  42db40:	adrp	x0, 484000 <warn@@Base+0x34640>
  42db44:	add	x0, x0, #0x738
  42db48:	bl	401cc0 <printf@plt>
  42db4c:	b	42d6d8 <ferror@plt+0x2b998>
  42db50:	adrp	x2, 484000 <warn@@Base+0x34640>
  42db54:	adrp	x1, 484000 <warn@@Base+0x34640>
  42db58:	add	x2, x2, #0x7a0
  42db5c:	add	x1, x1, #0x730
  42db60:	adrp	x0, 484000 <warn@@Base+0x34640>
  42db64:	add	x0, x0, #0x738
  42db68:	bl	401cc0 <printf@plt>
  42db6c:	b	42d6d8 <ferror@plt+0x2b998>
  42db70:	adrp	x2, 484000 <warn@@Base+0x34640>
  42db74:	adrp	x1, 484000 <warn@@Base+0x34640>
  42db78:	add	x2, x2, #0x780
  42db7c:	add	x1, x1, #0x730
  42db80:	adrp	x0, 484000 <warn@@Base+0x34640>
  42db84:	add	x0, x0, #0x738
  42db88:	bl	401cc0 <printf@plt>
  42db8c:	b	42d6d8 <ferror@plt+0x2b998>
  42db90:	mov	w2, w3
  42db94:	adrp	x1, 484000 <warn@@Base+0x34640>
  42db98:	adrp	x0, 484000 <warn@@Base+0x34640>
  42db9c:	add	x1, x1, #0x730
  42dba0:	add	x0, x0, #0x768
  42dba4:	bl	401cc0 <printf@plt>
  42dba8:	b	42d6d8 <ferror@plt+0x2b998>
  42dbac:	adrp	x2, 484000 <warn@@Base+0x34640>
  42dbb0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42dbb4:	add	x2, x2, #0x6d0
  42dbb8:	add	x1, x1, #0x730
  42dbbc:	adrp	x0, 484000 <warn@@Base+0x34640>
  42dbc0:	add	x0, x0, #0x738
  42dbc4:	bl	401cc0 <printf@plt>
  42dbc8:	b	42d6d8 <ferror@plt+0x2b998>
  42dbcc:	adrp	x2, 484000 <warn@@Base+0x34640>
  42dbd0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42dbd4:	add	x2, x2, #0x6c0
  42dbd8:	add	x1, x1, #0x730
  42dbdc:	adrp	x0, 484000 <warn@@Base+0x34640>
  42dbe0:	add	x0, x0, #0x738
  42dbe4:	bl	401cc0 <printf@plt>
  42dbe8:	b	42d6d8 <ferror@plt+0x2b998>
  42dbec:	cmp	wzr, w1, lsr #2
  42dbf0:	b.eq	42d9e0 <ferror@plt+0x2bca0>  // b.none
  42dbf4:	b	42dad4 <ferror@plt+0x2bd94>
  42dbf8:	add	x2, sp, #0x50
  42dbfc:	cmp	xzr, x0, lsr #3
  42dc00:	mov	x0, x2
  42dc04:	b.ne	42dadc <ferror@plt+0x2bd9c>  // b.any
  42dc08:	b	42d9e0 <ferror@plt+0x2bca0>
  42dc0c:	add	x2, sp, #0x50
  42dc10:	add	x0, x2, #0x2
  42dc14:	b	42dabc <ferror@plt+0x2bd7c>
  42dc18:	stp	x29, x30, [sp, #-64]!
  42dc1c:	mov	w4, w1
  42dc20:	mov	x29, sp
  42dc24:	str	x19, [sp, #16]
  42dc28:	tbnz	w4, #4, 42dd0c <ferror@plt+0x2bfcc>
  42dc2c:	mov	x19, x0
  42dc30:	sub	x0, x3, x0
  42dc34:	cmp	x0, #0x0
  42dc38:	b.le	42dd3c <ferror@plt+0x2bffc>
  42dc3c:	ldrb	w3, [x19], #1
  42dc40:	ubfiz	w1, w1, #1, #4
  42dc44:	add	x2, sp, #0x28
  42dc48:	orr	w1, w1, w3, lsr #7
  42dc4c:	cbz	w1, 42dd78 <ferror@plt+0x2c038>
  42dc50:	tbnz	w1, #0, 42dd28 <ferror@plt+0x2bfe8>
  42dc54:	mov	x0, x2
  42dc58:	mov	w4, #0x0                   	// #0
  42dc5c:	cmp	wzr, w1, lsr #1
  42dc60:	lsr	w5, w1, #1
  42dc64:	b.eq	42dce0 <ferror@plt+0x2bfa0>  // b.none
  42dc68:	tbz	w5, #0, 42dc84 <ferror@plt+0x2bf44>
  42dc6c:	cbz	w4, 42dc78 <ferror@plt+0x2bf38>
  42dc70:	mov	w4, #0x2c                  	// #44
  42dc74:	strb	w4, [x0], #1
  42dc78:	mov	w5, #0x3262                	// #12898
  42dc7c:	mov	w4, #0x1                   	// #1
  42dc80:	strh	w5, [x0], #2
  42dc84:	cmp	wzr, w1, lsr #2
  42dc88:	lsr	w5, w1, #2
  42dc8c:	b.eq	42dce0 <ferror@plt+0x2bfa0>  // b.none
  42dc90:	tbz	w5, #0, 42dcac <ferror@plt+0x2bf6c>
  42dc94:	cbz	w4, 42dca0 <ferror@plt+0x2bf60>
  42dc98:	mov	w4, #0x2c                  	// #44
  42dc9c:	strb	w4, [x0], #1
  42dca0:	mov	w5, #0x3362                	// #13154
  42dca4:	mov	w4, #0x1                   	// #1
  42dca8:	strh	w5, [x0], #2
  42dcac:	cmp	wzr, w1, lsr #3
  42dcb0:	lsr	w5, w1, #3
  42dcb4:	b.eq	42dce0 <ferror@plt+0x2bfa0>  // b.none
  42dcb8:	tbz	w5, #0, 42dd68 <ferror@plt+0x2c028>
  42dcbc:	cbnz	w4, 42dd80 <ferror@plt+0x2c040>
  42dcc0:	mov	w4, #0x3462                	// #13410
  42dcc4:	strh	w4, [x0], #2
  42dcc8:	cmp	wzr, w1, lsr #4
  42dccc:	b.eq	42dce0 <ferror@plt+0x2bfa0>  // b.none
  42dcd0:	mov	w1, #0x2c                  	// #44
  42dcd4:	strb	w1, [x0], #1
  42dcd8:	mov	w1, #0x3562                	// #13666
  42dcdc:	strh	w1, [x0], #2
  42dce0:	strb	wzr, [x0]
  42dce4:	and	w3, w3, #0x7f
  42dce8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42dcec:	adrp	x0, 484000 <warn@@Base+0x34640>
  42dcf0:	add	x1, x1, #0x898
  42dcf4:	add	x0, x0, #0x8a0
  42dcf8:	bl	401cc0 <printf@plt>
  42dcfc:	mov	x0, x19
  42dd00:	ldr	x19, [sp, #16]
  42dd04:	ldp	x29, x30, [sp], #64
  42dd08:	ret
  42dd0c:	mov	x2, x3
  42dd10:	bl	42d648 <ferror@plt+0x2b908>
  42dd14:	mov	x19, x0
  42dd18:	mov	x0, x19
  42dd1c:	ldr	x19, [sp, #16]
  42dd20:	ldp	x29, x30, [sp], #64
  42dd24:	ret
  42dd28:	mov	w5, #0x3162                	// #12642
  42dd2c:	add	x0, x2, #0x2
  42dd30:	mov	w4, #0x1                   	// #1
  42dd34:	strh	w5, [sp, #40]
  42dd38:	b	42dc5c <ferror@plt+0x2bf1c>
  42dd3c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42dd40:	add	x1, x1, #0x888
  42dd44:	mov	w2, #0x5                   	// #5
  42dd48:	mov	x19, x3
  42dd4c:	mov	x0, #0x0                   	// #0
  42dd50:	bl	401c70 <dcgettext@plt>
  42dd54:	bl	401cc0 <printf@plt>
  42dd58:	mov	x0, x19
  42dd5c:	ldr	x19, [sp, #16]
  42dd60:	ldp	x29, x30, [sp], #64
  42dd64:	ret
  42dd68:	cmp	wzr, w1, lsr #4
  42dd6c:	b.eq	42dce0 <ferror@plt+0x2bfa0>  // b.none
  42dd70:	cbz	w4, 42dcd8 <ferror@plt+0x2bf98>
  42dd74:	b	42dcd0 <ferror@plt+0x2bf90>
  42dd78:	mov	x0, x2
  42dd7c:	b	42dce0 <ferror@plt+0x2bfa0>
  42dd80:	mov	w4, #0x2c                  	// #44
  42dd84:	strb	w4, [x0], #1
  42dd88:	b	42dcc0 <ferror@plt+0x2bf80>
  42dd8c:	nop
  42dd90:	stp	x29, x30, [sp, #-64]!
  42dd94:	mov	x29, sp
  42dd98:	str	x19, [sp, #16]
  42dd9c:	add	x2, sp, #0x28
  42dda0:	mov	x19, x0
  42dda4:	and	w0, w1, #0xff
  42dda8:	ands	w1, w1, #0x1f
  42ddac:	b.eq	42dea0 <ferror@plt+0x2c160>  // b.none
  42ddb0:	tbnz	w0, #0, 42de58 <ferror@plt+0x2c118>
  42ddb4:	mov	x3, x2
  42ddb8:	mov	w0, #0x0                   	// #0
  42ddbc:	cmp	wzr, w1, lsr #1
  42ddc0:	lsr	w4, w1, #1
  42ddc4:	b.eq	42de30 <ferror@plt+0x2c0f0>  // b.none
  42ddc8:	tbz	w4, #0, 42dddc <ferror@plt+0x2c09c>
  42ddcc:	cbnz	w0, 42de7c <ferror@plt+0x2c13c>
  42ddd0:	mov	w4, #0x3262                	// #12898
  42ddd4:	mov	w0, #0x1                   	// #1
  42ddd8:	strh	w4, [x3], #2
  42dddc:	cmp	wzr, w1, lsr #2
  42dde0:	lsr	w4, w1, #2
  42dde4:	b.eq	42de30 <ferror@plt+0x2c0f0>  // b.none
  42dde8:	tbz	w4, #0, 42ddfc <ferror@plt+0x2c0bc>
  42ddec:	cbnz	w0, 42de88 <ferror@plt+0x2c148>
  42ddf0:	mov	w4, #0x3362                	// #13154
  42ddf4:	mov	w0, #0x1                   	// #1
  42ddf8:	strh	w4, [x3], #2
  42ddfc:	cmp	wzr, w1, lsr #3
  42de00:	lsr	w4, w1, #3
  42de04:	b.eq	42de30 <ferror@plt+0x2c0f0>  // b.none
  42de08:	tbz	w4, #0, 42de6c <ferror@plt+0x2c12c>
  42de0c:	cbnz	w0, 42de94 <ferror@plt+0x2c154>
  42de10:	mov	w0, #0x3462                	// #13410
  42de14:	strh	w0, [x3], #2
  42de18:	cmp	wzr, w1, lsr #4
  42de1c:	b.eq	42de30 <ferror@plt+0x2c0f0>  // b.none
  42de20:	mov	w0, #0x2c                  	// #44
  42de24:	strb	w0, [x3], #1
  42de28:	mov	w0, #0x3562                	// #13666
  42de2c:	strh	w0, [x3], #2
  42de30:	strb	wzr, [x3]
  42de34:	adrp	x1, 484000 <warn@@Base+0x34640>
  42de38:	adrp	x0, 484000 <warn@@Base+0x34640>
  42de3c:	add	x1, x1, #0x8c0
  42de40:	add	x0, x0, #0x8c8
  42de44:	bl	401cc0 <printf@plt>
  42de48:	mov	x0, x19
  42de4c:	ldr	x19, [sp, #16]
  42de50:	ldp	x29, x30, [sp], #64
  42de54:	ret
  42de58:	mov	w4, #0x3162                	// #12642
  42de5c:	add	x3, x2, #0x2
  42de60:	mov	w0, #0x1                   	// #1
  42de64:	strh	w4, [sp, #40]
  42de68:	b	42ddbc <ferror@plt+0x2c07c>
  42de6c:	cmp	wzr, w1, lsr #4
  42de70:	b.eq	42de30 <ferror@plt+0x2c0f0>  // b.none
  42de74:	cbz	w0, 42de28 <ferror@plt+0x2c0e8>
  42de78:	b	42de20 <ferror@plt+0x2c0e0>
  42de7c:	mov	w0, #0x2c                  	// #44
  42de80:	strb	w0, [x3], #1
  42de84:	b	42ddd0 <ferror@plt+0x2c090>
  42de88:	mov	w0, #0x2c                  	// #44
  42de8c:	strb	w0, [x3], #1
  42de90:	b	42ddf0 <ferror@plt+0x2c0b0>
  42de94:	mov	w0, #0x2c                  	// #44
  42de98:	strb	w0, [x3], #1
  42de9c:	b	42de10 <ferror@plt+0x2c0d0>
  42dea0:	mov	x3, x2
  42dea4:	b	42de30 <ferror@plt+0x2c0f0>
  42dea8:	stp	x29, x30, [sp, #-240]!
  42deac:	and	w5, w1, #0xf
  42deb0:	mov	x29, sp
  42deb4:	str	x19, [sp, #16]
  42deb8:	mov	x19, x0
  42debc:	tbz	w1, #4, 42df54 <ferror@plt+0x2c214>
  42dec0:	and	w0, w1, #0xff
  42dec4:	tbz	w0, #0, 42df28 <ferror@plt+0x2c1e8>
  42dec8:	mov	w0, #0x3472                	// #13426
  42decc:	strh	w0, [sp, #40]
  42ded0:	lsr	w0, w5, #1
  42ded4:	tbnz	w5, #1, 42e01c <ferror@plt+0x2c2dc>
  42ded8:	lsr	w3, w5, #2
  42dedc:	tbnz	w5, #2, 42e07c <ferror@plt+0x2c33c>
  42dee0:	add	x2, sp, #0x28
  42dee4:	cmp	wzr, w5, lsr #3
  42dee8:	add	x1, x2, #0x2
  42deec:	b.eq	42df00 <ferror@plt+0x2c1c0>  // b.none
  42def0:	mov	w0, #0x2c                  	// #44
  42def4:	strb	w0, [x1], #1
  42def8:	mov	w0, #0x3772                	// #14194
  42defc:	strh	w0, [x1], #2
  42df00:	strb	wzr, [x1]
  42df04:	adrp	x0, 484000 <warn@@Base+0x34640>
  42df08:	adrp	x1, 484000 <warn@@Base+0x34640>
  42df0c:	add	x0, x0, #0x8f0
  42df10:	add	x1, x1, #0x8e8
  42df14:	bl	401cc0 <printf@plt>
  42df18:	mov	x0, x19
  42df1c:	ldr	x19, [sp, #16]
  42df20:	ldp	x29, x30, [sp], #240
  42df24:	ret
  42df28:	lsr	w0, w5, #1
  42df2c:	tbz	w5, #1, 42e058 <ferror@plt+0x2c318>
  42df30:	add	x2, sp, #0x28
  42df34:	mov	w4, #0x3572                	// #13682
  42df38:	mov	x1, x2
  42df3c:	lsr	w3, w0, #1
  42df40:	strh	w4, [x1], #2
  42df44:	tbnz	w0, #1, 42e03c <ferror@plt+0x2c2fc>
  42df48:	cmp	wzr, w0, lsr #2
  42df4c:	b.eq	42df00 <ferror@plt+0x2c1c0>  // b.none
  42df50:	b	42def0 <ferror@plt+0x2c1b0>
  42df54:	add	x2, sp, #0x28
  42df58:	mov	w0, #0xcccd                	// #52429
  42df5c:	mov	x3, x2
  42df60:	mov	w4, #0x0                   	// #0
  42df64:	mov	w9, #0x0                   	// #0
  42df68:	mov	w10, #0x66                  	// #102
  42df6c:	movk	w0, #0xcccc, lsl #16
  42df70:	mov	w11, #0x2c                  	// #44
  42df74:	nop
  42df78:	and	w1, w5, #0x1
  42df7c:	add	w7, w4, #0x2
  42df80:	add	w6, w4, #0x1
  42df84:	lsr	w5, w5, #1
  42df88:	cbz	w1, 42dfd0 <ferror@plt+0x2c290>
  42df8c:	umull	x1, w7, w0
  42df90:	mov	x8, x3
  42df94:	cbz	w9, 42dfa0 <ferror@plt+0x2c260>
  42df98:	strb	w11, [x8], #1
  42df9c:	mov	x3, x8
  42dfa0:	lsr	x1, x1, #35
  42dfa4:	strb	w10, [x3]
  42dfa8:	cmp	w4, #0x3
  42dfac:	mov	w9, #0x1                   	// #1
  42dfb0:	add	w4, w1, #0x31
  42dfb4:	add	w1, w1, w1, lsl #2
  42dfb8:	b.ls	42e008 <ferror@plt+0x2c2c8>  // b.plast
  42dfbc:	sub	w1, w7, w1, lsl #1
  42dfc0:	add	x3, x3, #0x3
  42dfc4:	add	w1, w1, #0x30
  42dfc8:	sturb	w4, [x3, #-2]
  42dfcc:	sturb	w1, [x3, #-1]
  42dfd0:	cmp	w6, #0x14
  42dfd4:	b.eq	42dfe0 <ferror@plt+0x2c2a0>  // b.none
  42dfd8:	mov	w4, w6
  42dfdc:	b	42df78 <ferror@plt+0x2c238>
  42dfe0:	strb	wzr, [x3]
  42dfe4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42dfe8:	adrp	x0, 484000 <warn@@Base+0x34640>
  42dfec:	add	x1, x1, #0x8e8
  42dff0:	add	x0, x0, #0x910
  42dff4:	bl	401cc0 <printf@plt>
  42dff8:	mov	x0, x19
  42dffc:	ldr	x19, [sp, #16]
  42e000:	ldp	x29, x30, [sp], #240
  42e004:	ret
  42e008:	add	w1, w6, #0x31
  42e00c:	add	x3, x3, #0x2
  42e010:	mov	w4, w6
  42e014:	sturb	w1, [x3, #-1]
  42e018:	b	42df78 <ferror@plt+0x2c238>
  42e01c:	add	x2, sp, #0x28
  42e020:	mov	w3, #0x2c                  	// #44
  42e024:	add	x1, x2, #0x3
  42e028:	strb	w3, [sp, #42]
  42e02c:	mov	w4, #0x3572                	// #13682
  42e030:	lsr	w3, w0, #1
  42e034:	strh	w4, [x1], #2
  42e038:	tbz	w0, #1, 42df48 <ferror@plt+0x2c208>
  42e03c:	mov	w0, #0x2c                  	// #44
  42e040:	strb	w0, [x1], #1
  42e044:	mov	w0, #0x3672                	// #13938
  42e048:	strh	w0, [x1], #2
  42e04c:	cmp	wzr, w3, lsr #1
  42e050:	b.ne	42def0 <ferror@plt+0x2c1b0>  // b.any
  42e054:	b	42df00 <ferror@plt+0x2c1c0>
  42e058:	add	x2, sp, #0x28
  42e05c:	lsr	w3, w5, #2
  42e060:	mov	x1, x2
  42e064:	tbnz	w5, #2, 42e044 <ferror@plt+0x2c304>
  42e068:	add	x2, sp, #0x28
  42e06c:	cmp	wzr, w5, lsr #3
  42e070:	mov	x1, x2
  42e074:	b.ne	42def8 <ferror@plt+0x2c1b8>  // b.any
  42e078:	b	42df00 <ferror@plt+0x2c1c0>
  42e07c:	add	x2, sp, #0x28
  42e080:	add	x1, x2, #0x2
  42e084:	b	42e03c <ferror@plt+0x2c2fc>
  42e088:	stp	x29, x30, [sp, #-96]!
  42e08c:	mov	x7, x1
  42e090:	mov	x29, sp
  42e094:	stp	x19, x20, [sp, #16]
  42e098:	mov	x19, x0
  42e09c:	sub	x0, x1, x0
  42e0a0:	cmp	x0, #0x3
  42e0a4:	b.le	42e218 <ferror@plt+0x2c4d8>
  42e0a8:	stp	x21, x22, [sp, #32]
  42e0ac:	str	x23, [sp, #48]
  42e0b0:	ldrb	w2, [x19, #1]
  42e0b4:	ldrb	w1, [x19], #2
  42e0b8:	cmp	x7, x19
  42e0bc:	b.ls	42e2dc <ferror@plt+0x2c59c>  // b.plast
  42e0c0:	mov	x21, #0x0                   	// #0
  42e0c4:	mov	w5, #0x0                   	// #0
  42e0c8:	b	42e0d8 <ferror@plt+0x2c398>
  42e0cc:	add	w5, w5, #0x7
  42e0d0:	cmp	x7, x19
  42e0d4:	b.eq	42e19c <ferror@plt+0x2c45c>  // b.none
  42e0d8:	ldrb	w4, [x19], #1
  42e0dc:	and	x0, x4, #0x7f
  42e0e0:	lsl	x0, x0, x5
  42e0e4:	orr	x21, x21, x0
  42e0e8:	tbnz	w4, #7, 42e0cc <ferror@plt+0x2c38c>
  42e0ec:	cmp	x7, x19
  42e0f0:	b.ls	42e19c <ferror@plt+0x2c45c>  // b.plast
  42e0f4:	mov	x5, #0x0                   	// #0
  42e0f8:	mov	w6, #0x0                   	// #0
  42e0fc:	b	42e10c <ferror@plt+0x2c3cc>
  42e100:	add	w6, w6, #0x7
  42e104:	cmp	x7, x19
  42e108:	b.eq	42e120 <ferror@plt+0x2c3e0>  // b.none
  42e10c:	ldrb	w4, [x19], #1
  42e110:	and	x0, x4, #0x7f
  42e114:	lsl	x0, x0, x6
  42e118:	orr	x5, x5, x0
  42e11c:	tbnz	w4, #7, 42e100 <ferror@plt+0x2c3c0>
  42e120:	lsl	x20, x5, #2
  42e124:	and	w23, w1, #0x3f
  42e128:	ubfx	x0, x2, #5, #2
  42e12c:	tbnz	w1, #7, 42e1ac <ferror@plt+0x2c46c>
  42e130:	cmp	w0, #0x2
  42e134:	b.eq	42e244 <ferror@plt+0x2c504>  // b.none
  42e138:	cmp	w0, #0x3
  42e13c:	b.eq	42e270 <ferror@plt+0x2c530>  // b.none
  42e140:	add	x22, sp, #0x48
  42e144:	cmp	w0, #0x1
  42e148:	and	w2, w2, #0x1f
  42e14c:	mov	x0, x22
  42e150:	b.eq	42e260 <ferror@plt+0x2c520>  // b.none
  42e154:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e158:	add	x1, x1, #0x6d8
  42e15c:	bl	401980 <sprintf@plt>
  42e160:	mov	x5, x20
  42e164:	mov	x4, x22
  42e168:	mov	x3, x21
  42e16c:	mov	w2, w23
  42e170:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e174:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e178:	add	x1, x1, #0x950
  42e17c:	add	x0, x0, #0x990
  42e180:	bl	401cc0 <printf@plt>
  42e184:	mov	x0, x19
  42e188:	ldp	x19, x20, [sp, #16]
  42e18c:	ldp	x21, x22, [sp, #32]
  42e190:	ldr	x23, [sp, #48]
  42e194:	ldp	x29, x30, [sp], #96
  42e198:	ret
  42e19c:	and	w23, w1, #0x3f
  42e1a0:	ubfx	x0, x2, #5, #2
  42e1a4:	mov	x20, #0x0                   	// #0
  42e1a8:	tbz	w1, #7, 42e130 <ferror@plt+0x2c3f0>
  42e1ac:	cmp	w0, #0x2
  42e1b0:	b.eq	42e2c0 <ferror@plt+0x2c580>  // b.none
  42e1b4:	cmp	w0, #0x3
  42e1b8:	b.eq	42e2a0 <ferror@plt+0x2c560>  // b.none
  42e1bc:	add	x22, sp, #0x48
  42e1c0:	cmp	w0, #0x1
  42e1c4:	and	w2, w2, #0x1f
  42e1c8:	mov	x0, x22
  42e1cc:	b.eq	42e290 <ferror@plt+0x2c550>  // b.none
  42e1d0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e1d4:	add	x1, x1, #0x6d8
  42e1d8:	bl	401980 <sprintf@plt>
  42e1dc:	mov	x5, x20
  42e1e0:	mov	x4, x22
  42e1e4:	mov	x3, x21
  42e1e8:	mov	w2, w23
  42e1ec:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e1f0:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e1f4:	add	x1, x1, #0x950
  42e1f8:	add	x0, x0, #0x958
  42e1fc:	bl	401cc0 <printf@plt>
  42e200:	mov	x0, x19
  42e204:	ldp	x19, x20, [sp, #16]
  42e208:	ldp	x21, x22, [sp, #32]
  42e20c:	ldr	x23, [sp, #48]
  42e210:	ldp	x29, x30, [sp], #96
  42e214:	ret
  42e218:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e21c:	add	x1, x1, #0x930
  42e220:	mov	w2, #0x5                   	// #5
  42e224:	mov	x19, x7
  42e228:	mov	x0, #0x0                   	// #0
  42e22c:	bl	401c70 <dcgettext@plt>
  42e230:	bl	401cc0 <printf@plt>
  42e234:	mov	x0, x19
  42e238:	ldp	x19, x20, [sp, #16]
  42e23c:	ldp	x29, x30, [sp], #96
  42e240:	ret
  42e244:	add	x22, sp, #0x48
  42e248:	and	w2, w2, #0x1f
  42e24c:	mov	x0, x22
  42e250:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e254:	add	x1, x1, #0x948
  42e258:	bl	401980 <sprintf@plt>
  42e25c:	b	42e160 <ferror@plt+0x2c420>
  42e260:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e264:	add	x1, x1, #0x940
  42e268:	bl	401980 <sprintf@plt>
  42e26c:	b	42e160 <ferror@plt+0x2c420>
  42e270:	and	x2, x2, #0xf
  42e274:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e278:	add	x1, x1, #0xe10
  42e27c:	add	x22, sp, #0x48
  42e280:	mov	x0, x22
  42e284:	ldr	x1, [x1, x2, lsl #3]
  42e288:	bl	401c40 <strcpy@plt>
  42e28c:	b	42e160 <ferror@plt+0x2c420>
  42e290:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e294:	add	x1, x1, #0x940
  42e298:	bl	401980 <sprintf@plt>
  42e29c:	b	42e1dc <ferror@plt+0x2c49c>
  42e2a0:	and	x2, x2, #0xf
  42e2a4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e2a8:	add	x1, x1, #0xe10
  42e2ac:	add	x22, sp, #0x48
  42e2b0:	mov	x0, x22
  42e2b4:	ldr	x1, [x1, x2, lsl #3]
  42e2b8:	bl	401c40 <strcpy@plt>
  42e2bc:	b	42e1dc <ferror@plt+0x2c49c>
  42e2c0:	add	x22, sp, #0x48
  42e2c4:	and	w2, w2, #0x1f
  42e2c8:	mov	x0, x22
  42e2cc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e2d0:	add	x1, x1, #0x948
  42e2d4:	bl	401980 <sprintf@plt>
  42e2d8:	b	42e1dc <ferror@plt+0x2c49c>
  42e2dc:	mov	x20, #0x0                   	// #0
  42e2e0:	mov	x21, #0x0                   	// #0
  42e2e4:	b	42e124 <ferror@plt+0x2c3e4>
  42e2e8:	stp	x29, x30, [sp, #-112]!
  42e2ec:	mov	x4, x1
  42e2f0:	mov	x29, sp
  42e2f4:	stp	x19, x20, [sp, #16]
  42e2f8:	mov	x19, x0
  42e2fc:	sub	x0, x1, x0
  42e300:	cmp	x0, #0x2
  42e304:	b.le	42e44c <ferror@plt+0x2c70c>
  42e308:	stp	x21, x22, [sp, #32]
  42e30c:	mov	x20, #0x0                   	// #0
  42e310:	stp	x23, x24, [sp, #48]
  42e314:	ldrb	w23, [x19, #1]
  42e318:	ldrb	w21, [x19], #2
  42e31c:	cmp	x1, x19
  42e320:	b.ls	42e34c <ferror@plt+0x2c60c>  // b.plast
  42e324:	mov	w3, #0x0                   	// #0
  42e328:	b	42e338 <ferror@plt+0x2c5f8>
  42e32c:	add	w3, w3, #0x7
  42e330:	cmp	x4, x19
  42e334:	b.eq	42e34c <ferror@plt+0x2c60c>  // b.none
  42e338:	ldrb	w2, [x19], #1
  42e33c:	and	x0, x2, #0x7f
  42e340:	lsl	x0, x0, x3
  42e344:	orr	x20, x20, x0
  42e348:	tbnz	w2, #7, 42e32c <ferror@plt+0x2c5ec>
  42e34c:	tst	x21, #0x80
  42e350:	ubfx	x0, x21, #5, #2
  42e354:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  42e358:	b.eq	42e3e8 <ferror@plt+0x2c6a8>  // b.none
  42e35c:	cmp	w0, #0x2
  42e360:	b.eq	42e478 <ferror@plt+0x2c738>  // b.none
  42e364:	cmp	w0, #0x3
  42e368:	b.eq	42e540 <ferror@plt+0x2c800>  // b.none
  42e36c:	add	x24, sp, #0x40
  42e370:	cmp	w0, #0x1
  42e374:	b.eq	42e528 <ferror@plt+0x2c7e8>  // b.none
  42e378:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e37c:	mov	x0, x24
  42e380:	add	x1, x1, #0x6d8
  42e384:	and	w2, w21, #0x1f
  42e388:	bl	401980 <sprintf@plt>
  42e38c:	lsr	w21, w21, #7
  42e390:	lsr	w0, w23, #7
  42e394:	add	x22, sp, #0x58
  42e398:	orr	w21, w0, w21, lsl #1
  42e39c:	cmp	w21, #0x1
  42e3a0:	b.eq	42e510 <ferror@plt+0x2c7d0>  // b.none
  42e3a4:	cmp	w21, #0x2
  42e3a8:	b.eq	42e4f8 <ferror@plt+0x2c7b8>  // b.none
  42e3ac:	cbz	w21, 42e4e0 <ferror@plt+0x2c7a0>
  42e3b0:	mov	x4, x22
  42e3b4:	mov	x3, x24
  42e3b8:	mov	x2, x20
  42e3bc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e3c0:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e3c4:	add	x1, x1, #0x9e0
  42e3c8:	add	x0, x0, #0xa08
  42e3cc:	bl	401cc0 <printf@plt>
  42e3d0:	mov	x0, x19
  42e3d4:	ldp	x19, x20, [sp, #16]
  42e3d8:	ldp	x21, x22, [sp, #32]
  42e3dc:	ldp	x23, x24, [sp, #48]
  42e3e0:	ldp	x29, x30, [sp], #112
  42e3e4:	ret
  42e3e8:	cmp	w0, #0x2
  42e3ec:	b.eq	42e4c4 <ferror@plt+0x2c784>  // b.none
  42e3f0:	cmp	w0, #0x3
  42e3f4:	b.eq	42e4a4 <ferror@plt+0x2c764>  // b.none
  42e3f8:	add	x22, sp, #0x58
  42e3fc:	cmp	w0, #0x1
  42e400:	and	w2, w21, #0x1f
  42e404:	mov	x0, x22
  42e408:	b.eq	42e494 <ferror@plt+0x2c754>  // b.none
  42e40c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e410:	add	x1, x1, #0x6d8
  42e414:	bl	401980 <sprintf@plt>
  42e418:	mov	x3, x22
  42e41c:	mov	x2, x20
  42e420:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e424:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e428:	add	x1, x1, #0x9e0
  42e42c:	add	x0, x0, #0x9e8
  42e430:	bl	401cc0 <printf@plt>
  42e434:	mov	x0, x19
  42e438:	ldp	x19, x20, [sp, #16]
  42e43c:	ldp	x21, x22, [sp, #32]
  42e440:	ldp	x23, x24, [sp, #48]
  42e444:	ldp	x29, x30, [sp], #112
  42e448:	ret
  42e44c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e450:	add	x1, x1, #0x9d0
  42e454:	mov	w2, #0x5                   	// #5
  42e458:	mov	x19, x4
  42e45c:	mov	x0, #0x0                   	// #0
  42e460:	bl	401c70 <dcgettext@plt>
  42e464:	bl	401cc0 <printf@plt>
  42e468:	mov	x0, x19
  42e46c:	ldp	x19, x20, [sp, #16]
  42e470:	ldp	x29, x30, [sp], #112
  42e474:	ret
  42e478:	add	x24, sp, #0x40
  42e47c:	and	w2, w21, #0x1f
  42e480:	mov	x0, x24
  42e484:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e488:	add	x1, x1, #0x948
  42e48c:	bl	401980 <sprintf@plt>
  42e490:	b	42e38c <ferror@plt+0x2c64c>
  42e494:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e498:	add	x1, x1, #0x940
  42e49c:	bl	401980 <sprintf@plt>
  42e4a0:	b	42e418 <ferror@plt+0x2c6d8>
  42e4a4:	and	x21, x21, #0xf
  42e4a8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e4ac:	add	x1, x1, #0xe10
  42e4b0:	add	x22, sp, #0x58
  42e4b4:	mov	x0, x22
  42e4b8:	ldr	x1, [x1, x21, lsl #3]
  42e4bc:	bl	401c40 <strcpy@plt>
  42e4c0:	b	42e418 <ferror@plt+0x2c6d8>
  42e4c4:	add	x22, sp, #0x58
  42e4c8:	and	w2, w21, #0x1f
  42e4cc:	mov	x0, x22
  42e4d0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e4d4:	add	x1, x1, #0x948
  42e4d8:	bl	401980 <sprintf@plt>
  42e4dc:	b	42e418 <ferror@plt+0x2c6d8>
  42e4e0:	and	w2, w23, #0x1f
  42e4e4:	mov	x0, x22
  42e4e8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e4ec:	add	x1, x1, #0x6d8
  42e4f0:	bl	401980 <sprintf@plt>
  42e4f4:	b	42e3b0 <ferror@plt+0x2c670>
  42e4f8:	and	w2, w23, #0x1f
  42e4fc:	mov	x0, x22
  42e500:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e504:	add	x1, x1, #0x948
  42e508:	bl	401980 <sprintf@plt>
  42e50c:	b	42e3b0 <ferror@plt+0x2c670>
  42e510:	and	w2, w23, #0x1f
  42e514:	mov	x0, x22
  42e518:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e51c:	add	x1, x1, #0x940
  42e520:	bl	401980 <sprintf@plt>
  42e524:	b	42e3b0 <ferror@plt+0x2c670>
  42e528:	mov	x0, x24
  42e52c:	and	w2, w21, #0x1f
  42e530:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e534:	add	x1, x1, #0x940
  42e538:	bl	401980 <sprintf@plt>
  42e53c:	b	42e38c <ferror@plt+0x2c64c>
  42e540:	and	x2, x21, #0xf
  42e544:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e548:	add	x1, x1, #0xe10
  42e54c:	add	x24, sp, #0x40
  42e550:	mov	x0, x24
  42e554:	ldr	x1, [x1, x2, lsl #3]
  42e558:	bl	401c40 <strcpy@plt>
  42e55c:	b	42e38c <ferror@plt+0x2c64c>
  42e560:	stp	x29, x30, [sp, #-128]!
  42e564:	mov	x3, x1
  42e568:	sub	x1, x1, x0
  42e56c:	mov	x29, sp
  42e570:	stp	x19, x20, [sp, #16]
  42e574:	cmp	x1, #0x3
  42e578:	b.le	42e6dc <ferror@plt+0x2c99c>
  42e57c:	stp	x21, x22, [sp, #32]
  42e580:	add	x19, x0, #0x3
  42e584:	cmp	x3, x19
  42e588:	stp	x23, x24, [sp, #48]
  42e58c:	mov	x20, #0x0                   	// #0
  42e590:	ldrb	w2, [x0]
  42e594:	ldrb	w21, [x0, #1]
  42e598:	ldrb	w23, [x0, #2]
  42e59c:	b.ls	42e5c8 <ferror@plt+0x2c888>  // b.plast
  42e5a0:	mov	w5, #0x0                   	// #0
  42e5a4:	b	42e5b4 <ferror@plt+0x2c874>
  42e5a8:	add	w5, w5, #0x7
  42e5ac:	cmp	x3, x19
  42e5b0:	b.eq	42e5c8 <ferror@plt+0x2c888>  // b.none
  42e5b4:	ldrb	w4, [x19], #1
  42e5b8:	and	x0, x4, #0x7f
  42e5bc:	lsl	x0, x0, x5
  42e5c0:	orr	x20, x20, x0
  42e5c4:	tbnz	w4, #7, 42e5a8 <ferror@plt+0x2c868>
  42e5c8:	tst	x21, #0x80
  42e5cc:	and	w24, w2, #0x3f
  42e5d0:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  42e5d4:	ubfx	x0, x21, #5, #2
  42e5d8:	b.eq	42e674 <ferror@plt+0x2c934>  // b.none
  42e5dc:	str	x25, [sp, #64]
  42e5e0:	cmp	w0, #0x2
  42e5e4:	b.eq	42e708 <ferror@plt+0x2c9c8>  // b.none
  42e5e8:	cmp	w0, #0x3
  42e5ec:	b.eq	42e7d0 <ferror@plt+0x2ca90>  // b.none
  42e5f0:	add	x25, sp, #0x50
  42e5f4:	cmp	w0, #0x1
  42e5f8:	b.eq	42e7b8 <ferror@plt+0x2ca78>  // b.none
  42e5fc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e600:	mov	x0, x25
  42e604:	add	x1, x1, #0x6d8
  42e608:	and	w2, w21, #0x1f
  42e60c:	bl	401980 <sprintf@plt>
  42e610:	lsr	w21, w21, #7
  42e614:	lsr	w0, w23, #7
  42e618:	add	x22, sp, #0x68
  42e61c:	orr	w21, w0, w21, lsl #1
  42e620:	cmp	w21, #0x1
  42e624:	b.eq	42e7a0 <ferror@plt+0x2ca60>  // b.none
  42e628:	cmp	w21, #0x2
  42e62c:	b.eq	42e788 <ferror@plt+0x2ca48>  // b.none
  42e630:	cbz	w21, 42e770 <ferror@plt+0x2ca30>
  42e634:	mov	x5, x22
  42e638:	mov	x4, x25
  42e63c:	mov	x3, x20
  42e640:	mov	w2, w24
  42e644:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e648:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e64c:	add	x1, x1, #0xa40
  42e650:	add	x0, x0, #0xa70
  42e654:	bl	401cc0 <printf@plt>
  42e658:	mov	x0, x19
  42e65c:	ldp	x19, x20, [sp, #16]
  42e660:	ldp	x21, x22, [sp, #32]
  42e664:	ldp	x23, x24, [sp, #48]
  42e668:	ldr	x25, [sp, #64]
  42e66c:	ldp	x29, x30, [sp], #128
  42e670:	ret
  42e674:	cmp	w0, #0x2
  42e678:	b.eq	42e754 <ferror@plt+0x2ca14>  // b.none
  42e67c:	cmp	w0, #0x3
  42e680:	b.eq	42e734 <ferror@plt+0x2c9f4>  // b.none
  42e684:	add	x22, sp, #0x68
  42e688:	cmp	w0, #0x1
  42e68c:	and	w2, w21, #0x1f
  42e690:	mov	x0, x22
  42e694:	b.eq	42e724 <ferror@plt+0x2c9e4>  // b.none
  42e698:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e69c:	add	x1, x1, #0x6d8
  42e6a0:	bl	401980 <sprintf@plt>
  42e6a4:	mov	x4, x22
  42e6a8:	mov	x3, x20
  42e6ac:	mov	w2, w24
  42e6b0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e6b4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e6b8:	add	x1, x1, #0xa40
  42e6bc:	add	x0, x0, #0xa48
  42e6c0:	bl	401cc0 <printf@plt>
  42e6c4:	mov	x0, x19
  42e6c8:	ldp	x19, x20, [sp, #16]
  42e6cc:	ldp	x21, x22, [sp, #32]
  42e6d0:	ldp	x23, x24, [sp, #48]
  42e6d4:	ldp	x29, x30, [sp], #128
  42e6d8:	ret
  42e6dc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e6e0:	add	x1, x1, #0xa30
  42e6e4:	mov	w2, #0x5                   	// #5
  42e6e8:	mov	x19, x3
  42e6ec:	mov	x0, #0x0                   	// #0
  42e6f0:	bl	401c70 <dcgettext@plt>
  42e6f4:	bl	401cc0 <printf@plt>
  42e6f8:	mov	x0, x19
  42e6fc:	ldp	x19, x20, [sp, #16]
  42e700:	ldp	x29, x30, [sp], #128
  42e704:	ret
  42e708:	add	x25, sp, #0x50
  42e70c:	and	w2, w21, #0x1f
  42e710:	mov	x0, x25
  42e714:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e718:	add	x1, x1, #0x948
  42e71c:	bl	401980 <sprintf@plt>
  42e720:	b	42e610 <ferror@plt+0x2c8d0>
  42e724:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e728:	add	x1, x1, #0x940
  42e72c:	bl	401980 <sprintf@plt>
  42e730:	b	42e6a4 <ferror@plt+0x2c964>
  42e734:	and	x21, x21, #0xf
  42e738:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e73c:	add	x1, x1, #0xe10
  42e740:	add	x22, sp, #0x68
  42e744:	mov	x0, x22
  42e748:	ldr	x1, [x1, x21, lsl #3]
  42e74c:	bl	401c40 <strcpy@plt>
  42e750:	b	42e6a4 <ferror@plt+0x2c964>
  42e754:	add	x22, sp, #0x68
  42e758:	and	w2, w21, #0x1f
  42e75c:	mov	x0, x22
  42e760:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e764:	add	x1, x1, #0x948
  42e768:	bl	401980 <sprintf@plt>
  42e76c:	b	42e6a4 <ferror@plt+0x2c964>
  42e770:	and	w2, w23, #0x1f
  42e774:	mov	x0, x22
  42e778:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e77c:	add	x1, x1, #0x6d8
  42e780:	bl	401980 <sprintf@plt>
  42e784:	b	42e634 <ferror@plt+0x2c8f4>
  42e788:	and	w2, w23, #0x1f
  42e78c:	mov	x0, x22
  42e790:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e794:	add	x1, x1, #0x948
  42e798:	bl	401980 <sprintf@plt>
  42e79c:	b	42e634 <ferror@plt+0x2c8f4>
  42e7a0:	and	w2, w23, #0x1f
  42e7a4:	mov	x0, x22
  42e7a8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e7ac:	add	x1, x1, #0x940
  42e7b0:	bl	401980 <sprintf@plt>
  42e7b4:	b	42e634 <ferror@plt+0x2c8f4>
  42e7b8:	mov	x0, x25
  42e7bc:	and	w2, w21, #0x1f
  42e7c0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e7c4:	add	x1, x1, #0x940
  42e7c8:	bl	401980 <sprintf@plt>
  42e7cc:	b	42e610 <ferror@plt+0x2c8d0>
  42e7d0:	and	x2, x21, #0xf
  42e7d4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e7d8:	add	x1, x1, #0xe10
  42e7dc:	add	x25, sp, #0x50
  42e7e0:	mov	x0, x25
  42e7e4:	ldr	x1, [x1, x2, lsl #3]
  42e7e8:	bl	401c40 <strcpy@plt>
  42e7ec:	b	42e610 <ferror@plt+0x2c8d0>
  42e7f0:	stp	x29, x30, [sp, #-80]!
  42e7f4:	mov	x7, x1
  42e7f8:	mov	x29, sp
  42e7fc:	stp	x19, x20, [sp, #16]
  42e800:	mov	x19, x0
  42e804:	sub	x0, x1, x0
  42e808:	cmp	x0, #0x2
  42e80c:	b.le	42e960 <ferror@plt+0x2cc20>
  42e810:	stp	x21, x22, [sp, #32]
  42e814:	ldrb	w2, [x19], #1
  42e818:	cmp	x1, x19
  42e81c:	b.ls	42ea24 <ferror@plt+0x2cce4>  // b.plast
  42e820:	mov	x21, #0x0                   	// #0
  42e824:	mov	w5, #0x0                   	// #0
  42e828:	b	42e838 <ferror@plt+0x2caf8>
  42e82c:	add	w5, w5, #0x7
  42e830:	cmp	x7, x19
  42e834:	b.eq	42e8f0 <ferror@plt+0x2cbb0>  // b.none
  42e838:	ldrb	w4, [x19], #1
  42e83c:	and	x0, x4, #0x7f
  42e840:	lsl	x0, x0, x5
  42e844:	orr	x21, x21, x0
  42e848:	tbnz	w4, #7, 42e82c <ferror@plt+0x2caec>
  42e84c:	cmp	x7, x19
  42e850:	b.ls	42e8f0 <ferror@plt+0x2cbb0>  // b.plast
  42e854:	mov	x4, #0x0                   	// #0
  42e858:	mov	w6, #0x0                   	// #0
  42e85c:	b	42e86c <ferror@plt+0x2cb2c>
  42e860:	add	w6, w6, #0x7
  42e864:	cmp	x7, x19
  42e868:	b.eq	42e880 <ferror@plt+0x2cb40>  // b.none
  42e86c:	ldrb	w5, [x19], #1
  42e870:	and	x0, x5, #0x7f
  42e874:	lsl	x0, x0, x6
  42e878:	orr	x4, x4, x0
  42e87c:	tbnz	w5, #7, 42e860 <ferror@plt+0x2cb20>
  42e880:	lsl	x20, x4, #2
  42e884:	ubfx	x0, x2, #5, #2
  42e888:	tbnz	w2, #7, 42e8fc <ferror@plt+0x2cbbc>
  42e88c:	cmp	w0, #0x2
  42e890:	b.eq	42e98c <ferror@plt+0x2cc4c>  // b.none
  42e894:	cmp	w0, #0x3
  42e898:	b.eq	42e9b8 <ferror@plt+0x2cc78>  // b.none
  42e89c:	add	x22, sp, #0x38
  42e8a0:	cmp	w0, #0x1
  42e8a4:	and	w2, w2, #0x1f
  42e8a8:	mov	x0, x22
  42e8ac:	b.eq	42e9a8 <ferror@plt+0x2cc68>  // b.none
  42e8b0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e8b4:	add	x1, x1, #0x6d8
  42e8b8:	bl	401980 <sprintf@plt>
  42e8bc:	mov	x4, x20
  42e8c0:	mov	x3, x21
  42e8c4:	mov	x2, x22
  42e8c8:	adrp	x1, 464000 <warn@@Base+0x14640>
  42e8cc:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e8d0:	add	x1, x1, #0x770
  42e8d4:	add	x0, x0, #0xae0
  42e8d8:	bl	401cc0 <printf@plt>
  42e8dc:	mov	x0, x19
  42e8e0:	ldp	x19, x20, [sp, #16]
  42e8e4:	ldp	x21, x22, [sp, #32]
  42e8e8:	ldp	x29, x30, [sp], #80
  42e8ec:	ret
  42e8f0:	ubfx	x0, x2, #5, #2
  42e8f4:	mov	x20, #0x0                   	// #0
  42e8f8:	tbz	w2, #7, 42e88c <ferror@plt+0x2cb4c>
  42e8fc:	cmp	w0, #0x2
  42e900:	b.eq	42ea08 <ferror@plt+0x2ccc8>  // b.none
  42e904:	cmp	w0, #0x3
  42e908:	b.eq	42e9e8 <ferror@plt+0x2cca8>  // b.none
  42e90c:	add	x22, sp, #0x38
  42e910:	cmp	w0, #0x1
  42e914:	and	w2, w2, #0x1f
  42e918:	mov	x0, x22
  42e91c:	b.eq	42e9d8 <ferror@plt+0x2cc98>  // b.none
  42e920:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e924:	add	x1, x1, #0x6d8
  42e928:	bl	401980 <sprintf@plt>
  42e92c:	mov	x4, x20
  42e930:	mov	x3, x21
  42e934:	mov	x2, x22
  42e938:	adrp	x1, 464000 <warn@@Base+0x14640>
  42e93c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42e940:	add	x1, x1, #0x770
  42e944:	add	x0, x0, #0xab0
  42e948:	bl	401cc0 <printf@plt>
  42e94c:	mov	x0, x19
  42e950:	ldp	x19, x20, [sp, #16]
  42e954:	ldp	x21, x22, [sp, #32]
  42e958:	ldp	x29, x30, [sp], #80
  42e95c:	ret
  42e960:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e964:	add	x1, x1, #0xaa0
  42e968:	mov	w2, #0x5                   	// #5
  42e96c:	mov	x19, x7
  42e970:	mov	x0, #0x0                   	// #0
  42e974:	bl	401c70 <dcgettext@plt>
  42e978:	bl	401cc0 <printf@plt>
  42e97c:	mov	x0, x19
  42e980:	ldp	x19, x20, [sp, #16]
  42e984:	ldp	x29, x30, [sp], #80
  42e988:	ret
  42e98c:	add	x22, sp, #0x38
  42e990:	and	w2, w2, #0x1f
  42e994:	mov	x0, x22
  42e998:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e99c:	add	x1, x1, #0x948
  42e9a0:	bl	401980 <sprintf@plt>
  42e9a4:	b	42e8bc <ferror@plt+0x2cb7c>
  42e9a8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e9ac:	add	x1, x1, #0x940
  42e9b0:	bl	401980 <sprintf@plt>
  42e9b4:	b	42e8bc <ferror@plt+0x2cb7c>
  42e9b8:	and	x2, x2, #0xf
  42e9bc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e9c0:	add	x1, x1, #0xe10
  42e9c4:	add	x22, sp, #0x38
  42e9c8:	mov	x0, x22
  42e9cc:	ldr	x1, [x1, x2, lsl #3]
  42e9d0:	bl	401c40 <strcpy@plt>
  42e9d4:	b	42e8bc <ferror@plt+0x2cb7c>
  42e9d8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e9dc:	add	x1, x1, #0x940
  42e9e0:	bl	401980 <sprintf@plt>
  42e9e4:	b	42e92c <ferror@plt+0x2cbec>
  42e9e8:	and	x2, x2, #0xf
  42e9ec:	adrp	x1, 484000 <warn@@Base+0x34640>
  42e9f0:	add	x1, x1, #0xe10
  42e9f4:	add	x22, sp, #0x38
  42e9f8:	mov	x0, x22
  42e9fc:	ldr	x1, [x1, x2, lsl #3]
  42ea00:	bl	401c40 <strcpy@plt>
  42ea04:	b	42e92c <ferror@plt+0x2cbec>
  42ea08:	add	x22, sp, #0x38
  42ea0c:	and	w2, w2, #0x1f
  42ea10:	mov	x0, x22
  42ea14:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ea18:	add	x1, x1, #0x948
  42ea1c:	bl	401980 <sprintf@plt>
  42ea20:	b	42e92c <ferror@plt+0x2cbec>
  42ea24:	mov	x20, #0x0                   	// #0
  42ea28:	mov	x21, #0x0                   	// #0
  42ea2c:	b	42e884 <ferror@plt+0x2cb44>
  42ea30:	stp	x29, x30, [sp, #-32]!
  42ea34:	mov	x4, x0
  42ea38:	mov	x29, sp
  42ea3c:	stp	x19, x20, [sp, #16]
  42ea40:	mov	w20, w1
  42ea44:	mov	x1, x3
  42ea48:	tbnz	w20, #4, 42eadc <ferror@plt+0x2cd9c>
  42ea4c:	cmp	x3, x0
  42ea50:	b.ls	42ebe4 <ferror@plt+0x2cea4>  // b.plast
  42ea54:	and	w5, w20, #0x10
  42ea58:	mov	w6, #0x0                   	// #0
  42ea5c:	mov	x2, #0x0                   	// #0
  42ea60:	b	42ea70 <ferror@plt+0x2cd30>
  42ea64:	add	w6, w6, #0x7
  42ea68:	cmp	x1, x4
  42ea6c:	b.eq	42eb7c <ferror@plt+0x2ce3c>  // b.none
  42ea70:	ldrb	w3, [x4], #1
  42ea74:	and	x0, x3, #0x7f
  42ea78:	lsl	x0, x0, x6
  42ea7c:	orr	x2, x2, x0
  42ea80:	tbnz	w3, #7, 42ea64 <ferror@plt+0x2cd24>
  42ea84:	mov	x19, x4
  42ea88:	cmp	x1, x4
  42ea8c:	mov	x3, #0x0                   	// #0
  42ea90:	b.hi	42eaa4 <ferror@plt+0x2cd64>  // b.pmore
  42ea94:	b	42eab8 <ferror@plt+0x2cd78>
  42ea98:	add	w5, w5, #0x7
  42ea9c:	cmp	x1, x19
  42eaa0:	b.eq	42eab8 <ferror@plt+0x2cd78>  // b.none
  42eaa4:	ldrb	w4, [x19], #1
  42eaa8:	and	x0, x4, #0x7f
  42eaac:	lsl	x0, x0, x5
  42eab0:	orr	x3, x3, x0
  42eab4:	tbnz	w4, #7, 42ea98 <ferror@plt+0x2cd58>
  42eab8:	adrp	x1, 474000 <warn@@Base+0x24640>
  42eabc:	adrp	x0, 484000 <warn@@Base+0x34640>
  42eac0:	add	x1, x1, #0x528
  42eac4:	add	x0, x0, #0x600
  42eac8:	bl	401cc0 <printf@plt>
  42eacc:	mov	x0, x19
  42ead0:	ldp	x19, x20, [sp, #16]
  42ead4:	ldp	x29, x30, [sp], #32
  42ead8:	ret
  42eadc:	ands	w3, w20, #0x7
  42eae0:	b.ne	42eb40 <ferror@plt+0x2ce00>  // b.any
  42eae4:	cmp	x1, x0
  42eae8:	mov	x2, #0x0                   	// #0
  42eaec:	b.hi	42eb00 <ferror@plt+0x2cdc0>  // b.pmore
  42eaf0:	b	42eb14 <ferror@plt+0x2cdd4>
  42eaf4:	add	w3, w3, #0x7
  42eaf8:	cmp	x1, x4
  42eafc:	b.eq	42eb14 <ferror@plt+0x2cdd4>  // b.none
  42eb00:	ldrb	w5, [x4], #1
  42eb04:	and	x0, x5, #0x7f
  42eb08:	lsl	x0, x0, x3
  42eb0c:	orr	x2, x2, x0
  42eb10:	tbnz	w5, #7, 42eaf4 <ferror@plt+0x2cdb4>
  42eb14:	mov	x19, x4
  42eb18:	adrp	x1, 484000 <warn@@Base+0x34640>
  42eb1c:	tbz	w20, #3, 42eb88 <ferror@plt+0x2ce48>
  42eb20:	add	x1, x1, #0xb18
  42eb24:	adrp	x0, 484000 <warn@@Base+0x34640>
  42eb28:	add	x0, x0, #0x628
  42eb2c:	bl	401cc0 <printf@plt>
  42eb30:	mov	x0, x19
  42eb34:	ldp	x19, x20, [sp, #16]
  42eb38:	ldp	x29, x30, [sp], #32
  42eb3c:	ret
  42eb40:	cmp	w3, #0x3
  42eb44:	b.eq	42ebd8 <ferror@plt+0x2ce98>  // b.none
  42eb48:	tbnz	w20, #2, 42eb68 <ferror@plt+0x2ce28>
  42eb4c:	cmp	w3, #0x1
  42eb50:	b.eq	42eba8 <ferror@plt+0x2ce68>  // b.none
  42eb54:	cmp	w3, #0x2
  42eb58:	b.ne	42ebb4 <ferror@plt+0x2ce74>  // b.any
  42eb5c:	ldp	x19, x20, [sp, #16]
  42eb60:	ldp	x29, x30, [sp], #32
  42eb64:	b	42e2e8 <ferror@plt+0x2c5a8>
  42eb68:	cmp	w3, #0x4
  42eb6c:	b.ne	42ebb4 <ferror@plt+0x2ce74>  // b.any
  42eb70:	ldp	x19, x20, [sp, #16]
  42eb74:	ldp	x29, x30, [sp], #32
  42eb78:	b	42e560 <ferror@plt+0x2c820>
  42eb7c:	mov	x19, x1
  42eb80:	mov	x3, #0x0                   	// #0
  42eb84:	b	42eab8 <ferror@plt+0x2cd78>
  42eb88:	add	x1, x1, #0xb18
  42eb8c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42eb90:	add	x0, x0, #0x648
  42eb94:	bl	401cc0 <printf@plt>
  42eb98:	mov	x0, x19
  42eb9c:	ldp	x19, x20, [sp, #16]
  42eba0:	ldp	x29, x30, [sp], #32
  42eba4:	ret
  42eba8:	ldp	x19, x20, [sp, #16]
  42ebac:	ldp	x29, x30, [sp], #32
  42ebb0:	b	42e7f0 <ferror@plt+0x2cab0>
  42ebb4:	mov	w2, #0x5                   	// #5
  42ebb8:	mov	x19, x4
  42ebbc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ebc0:	mov	x0, #0x0                   	// #0
  42ebc4:	add	x1, x1, #0x7c8
  42ebc8:	bl	401c70 <dcgettext@plt>
  42ebcc:	mov	w1, w20
  42ebd0:	bl	401cc0 <printf@plt>
  42ebd4:	b	42eacc <ferror@plt+0x2cd8c>
  42ebd8:	ldp	x19, x20, [sp, #16]
  42ebdc:	ldp	x29, x30, [sp], #32
  42ebe0:	b	42e088 <ferror@plt+0x2c348>
  42ebe4:	mov	x19, x0
  42ebe8:	mov	x2, #0x0                   	// #0
  42ebec:	mov	x3, #0x0                   	// #0
  42ebf0:	b	42eab8 <ferror@plt+0x2cd78>
  42ebf4:	nop
  42ebf8:	stp	x29, x30, [sp, #-64]!
  42ebfc:	mov	x4, x0
  42ec00:	mov	x29, sp
  42ec04:	stp	x19, x20, [sp, #16]
  42ec08:	mov	w20, w1
  42ec0c:	tbnz	w20, #4, 42ec9c <ferror@plt+0x2cf5c>
  42ec10:	and	w7, w1, #0x10
  42ec14:	cmp	x3, x0
  42ec18:	and	w1, w1, #0xf
  42ec1c:	b.ls	42ee64 <ferror@plt+0x2d124>  // b.plast
  42ec20:	mov	w6, #0x0                   	// #0
  42ec24:	mov	x2, #0x0                   	// #0
  42ec28:	b	42ec38 <ferror@plt+0x2cef8>
  42ec2c:	add	w6, w6, #0x7
  42ec30:	cmp	x3, x4
  42ec34:	b.eq	42ee68 <ferror@plt+0x2d128>  // b.none
  42ec38:	ldrb	w5, [x4], #1
  42ec3c:	and	x0, x5, #0x7f
  42ec40:	lsl	x0, x0, x6
  42ec44:	orr	x2, x2, x0
  42ec48:	tbnz	w5, #7, 42ec2c <ferror@plt+0x2ceec>
  42ec4c:	cmp	w1, #0x8
  42ec50:	b.eq	42f48c <ferror@plt+0x2d74c>  // b.none
  42ec54:	b.hi	42eda4 <ferror@plt+0x2d064>  // b.pmore
  42ec58:	cmp	w1, #0x4
  42ec5c:	b.eq	42f43c <ferror@plt+0x2d6fc>  // b.none
  42ec60:	b.ls	42edf4 <ferror@plt+0x2d0b4>  // b.plast
  42ec64:	cmp	w1, #0x6
  42ec68:	b.eq	42f0f4 <ferror@plt+0x2d3b4>  // b.none
  42ec6c:	cmp	w1, #0x7
  42ec70:	b.ne	42ef80 <ferror@plt+0x2d240>  // b.any
  42ec74:	lsl	x3, x2, #2
  42ec78:	mov	x19, x4
  42ec7c:	adrp	x2, 484000 <warn@@Base+0x34640>
  42ec80:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ec84:	add	x2, x2, #0x750
  42ec88:	add	x1, x1, #0xb20
  42ec8c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ec90:	add	x0, x0, #0xbc8
  42ec94:	bl	401cc0 <printf@plt>
  42ec98:	b	42ede4 <ferror@plt+0x2d0a4>
  42ec9c:	and	w1, w1, #0xf
  42eca0:	cmp	w1, #0xa
  42eca4:	b.eq	42f0bc <ferror@plt+0x2d37c>  // b.none
  42eca8:	b.hi	42eccc <ferror@plt+0x2cf8c>  // b.pmore
  42ecac:	cmp	w1, #0x1
  42ecb0:	b.eq	42f000 <ferror@plt+0x2d2c0>  // b.none
  42ecb4:	cmp	w1, #0x9
  42ecb8:	b.ne	42ed30 <ferror@plt+0x2cff0>  // b.any
  42ecbc:	mov	x1, x3
  42ecc0:	bl	42e7f0 <ferror@plt+0x2cab0>
  42ecc4:	mov	x19, x0
  42ecc8:	b	42ede4 <ferror@plt+0x2d0a4>
  42eccc:	cmp	w1, #0xc
  42ecd0:	b.eq	42f088 <ferror@plt+0x2d348>  // b.none
  42ecd4:	cmp	w1, #0xf
  42ecd8:	b.ne	42ed8c <ferror@plt+0x2d04c>  // b.any
  42ecdc:	sub	x0, x3, x0
  42ece0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ece4:	cmp	x0, #0x1
  42ece8:	add	x1, x1, #0xcc8
  42ecec:	b.le	42f4bc <ferror@plt+0x2d77c>
  42ecf0:	mov	x19, x4
  42ecf4:	ldrb	w20, [x4, #1]
  42ecf8:	ldrb	w2, [x19], #2
  42ecfc:	cmp	w2, #0x2
  42ed00:	b.hi	42f1a0 <ferror@plt+0x2d460>  // b.pmore
  42ed04:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ed08:	add	x0, x0, #0xe10
  42ed0c:	add	x0, x0, #0x80
  42ed10:	ldr	x2, [x0, w2, sxtw #3]
  42ed14:	mov	w3, w20
  42ed18:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ed1c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ed20:	add	x1, x1, #0xce0
  42ed24:	add	x0, x0, #0xce8
  42ed28:	bl	401cc0 <printf@plt>
  42ed2c:	b	42ede4 <ferror@plt+0x2d0a4>
  42ed30:	cbnz	w1, 42f098 <ferror@plt+0x2d358>
  42ed34:	sub	x0, x3, x0
  42ed38:	cmp	x0, #0x1
  42ed3c:	b.le	42f51c <ferror@plt+0x2d7dc>
  42ed40:	mov	x19, x4
  42ed44:	mov	x2, #0x0                   	// #0
  42ed48:	ldrb	w20, [x19], #1
  42ed4c:	cmp	x19, x3
  42ed50:	b.cc	42ed64 <ferror@plt+0x2d024>  // b.lo, b.ul, b.last
  42ed54:	b	42ed78 <ferror@plt+0x2d038>
  42ed58:	add	w1, w1, #0x7
  42ed5c:	cmp	x3, x19
  42ed60:	b.eq	42ed78 <ferror@plt+0x2d038>  // b.none
  42ed64:	ldrb	w4, [x19], #1
  42ed68:	and	x0, x4, #0x7f
  42ed6c:	lsl	x0, x0, x1
  42ed70:	orr	x2, x2, x0
  42ed74:	tbnz	w4, #7, 42ed58 <ferror@plt+0x2d018>
  42ed78:	sub	w0, w20, #0x1
  42ed7c:	cmp	w0, #0x12
  42ed80:	b.ls	42f164 <ferror@plt+0x2d424>  // b.plast
  42ed84:	mov	w2, #0x5                   	// #5
  42ed88:	b	42f0a0 <ferror@plt+0x2d360>
  42ed8c:	cmp	w1, #0xb
  42ed90:	b.ne	42f098 <ferror@plt+0x2d358>  // b.any
  42ed94:	mov	x1, x3
  42ed98:	bl	42e088 <ferror@plt+0x2c348>
  42ed9c:	mov	x19, x0
  42eda0:	b	42ede4 <ferror@plt+0x2d0a4>
  42eda4:	cmp	w1, #0xc
  42eda8:	b.eq	42f464 <ferror@plt+0x2d724>  // b.none
  42edac:	b.ls	42ee2c <ferror@plt+0x2d0ec>  // b.plast
  42edb0:	cmp	w1, #0xe
  42edb4:	b.eq	42f0cc <ferror@plt+0x2d38c>  // b.none
  42edb8:	cmp	w1, #0xf
  42edbc:	b.ne	42efe8 <ferror@plt+0x2d2a8>  // b.any
  42edc0:	lsl	x3, x2, #2
  42edc4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42edc8:	adrp	x2, 484000 <warn@@Base+0x34640>
  42edcc:	adrp	x0, 484000 <warn@@Base+0x34640>
  42edd0:	mov	x19, x4
  42edd4:	add	x2, x2, #0x7a0
  42edd8:	add	x1, x1, #0xb20
  42eddc:	add	x0, x0, #0xbc8
  42ede0:	bl	401cc0 <printf@plt>
  42ede4:	mov	x0, x19
  42ede8:	ldp	x19, x20, [sp, #16]
  42edec:	ldp	x29, x30, [sp], #64
  42edf0:	ret
  42edf4:	cmp	w1, #0x2
  42edf8:	b.eq	42f11c <ferror@plt+0x2d3dc>  // b.none
  42edfc:	cmp	w1, #0x3
  42ee00:	b.ne	42eff4 <ferror@plt+0x2d2b4>  // b.any
  42ee04:	lsl	x3, x2, #2
  42ee08:	mov	x19, x4
  42ee0c:	adrp	x2, 484000 <warn@@Base+0x34640>
  42ee10:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ee14:	add	x2, x2, #0x728
  42ee18:	add	x1, x1, #0xb20
  42ee1c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ee20:	add	x0, x0, #0xb90
  42ee24:	bl	401cc0 <printf@plt>
  42ee28:	b	42ede4 <ferror@plt+0x2d0a4>
  42ee2c:	cmp	w1, #0xa
  42ee30:	b.eq	42f13c <ferror@plt+0x2d3fc>  // b.none
  42ee34:	cmp	w1, #0xb
  42ee38:	b.ne	42efdc <ferror@plt+0x2d29c>  // b.any
  42ee3c:	lsl	x3, x2, #2
  42ee40:	mov	x19, x4
  42ee44:	adrp	x2, 484000 <warn@@Base+0x34640>
  42ee48:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ee4c:	add	x2, x2, #0x760
  42ee50:	add	x1, x1, #0xb20
  42ee54:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ee58:	add	x0, x0, #0xbc8
  42ee5c:	bl	401cc0 <printf@plt>
  42ee60:	b	42ede4 <ferror@plt+0x2d0a4>
  42ee64:	mov	x2, #0x0                   	// #0
  42ee68:	cmp	w1, #0x8
  42ee6c:	b.eq	42f48c <ferror@plt+0x2d74c>  // b.none
  42ee70:	b.hi	42eec0 <ferror@plt+0x2d180>  // b.pmore
  42ee74:	cmp	w1, #0x4
  42ee78:	b.eq	42f43c <ferror@plt+0x2d6fc>  // b.none
  42ee7c:	b.ls	42ef0c <ferror@plt+0x2d1cc>  // b.plast
  42ee80:	cmp	w1, #0x6
  42ee84:	b.eq	42f0f4 <ferror@plt+0x2d3b4>  // b.none
  42ee88:	cmp	w1, #0x7
  42ee8c:	b.eq	42ec74 <ferror@plt+0x2cf34>  // b.none
  42ee90:	cmp	w1, #0x5
  42ee94:	b.ne	42f544 <ferror@plt+0x2d804>  // b.any
  42ee98:	lsl	x3, x2, #2
  42ee9c:	mov	x19, x4
  42eea0:	adrp	x2, 484000 <warn@@Base+0x34640>
  42eea4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42eea8:	add	x2, x2, #0x6c0
  42eeac:	add	x1, x1, #0xb20
  42eeb0:	adrp	x0, 484000 <warn@@Base+0x34640>
  42eeb4:	add	x0, x0, #0xbc8
  42eeb8:	bl	401cc0 <printf@plt>
  42eebc:	b	42ede4 <ferror@plt+0x2d0a4>
  42eec0:	cmp	w1, #0xc
  42eec4:	b.eq	42f464 <ferror@plt+0x2d724>  // b.none
  42eec8:	b.ls	42ef40 <ferror@plt+0x2d200>  // b.plast
  42eecc:	cmp	w1, #0xe
  42eed0:	b.eq	42f0cc <ferror@plt+0x2d38c>  // b.none
  42eed4:	cmp	w1, #0xf
  42eed8:	b.eq	42edc0 <ferror@plt+0x2d080>  // b.none
  42eedc:	cmp	w1, #0xd
  42eee0:	b.ne	42f544 <ferror@plt+0x2d804>  // b.any
  42eee4:	lsl	x3, x2, #2
  42eee8:	mov	x19, x4
  42eeec:	adrp	x2, 484000 <warn@@Base+0x34640>
  42eef0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42eef4:	add	x2, x2, #0x758
  42eef8:	add	x1, x1, #0xb20
  42eefc:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ef00:	add	x0, x0, #0xbc8
  42ef04:	bl	401cc0 <printf@plt>
  42ef08:	b	42ede4 <ferror@plt+0x2d0a4>
  42ef0c:	cmp	w1, #0x2
  42ef10:	b.eq	42f11c <ferror@plt+0x2d3dc>  // b.none
  42ef14:	cmp	w1, #0x3
  42ef18:	b.eq	42ee04 <ferror@plt+0x2d0c4>  // b.none
  42ef1c:	cmp	w1, #0x1
  42ef20:	b.ne	42f544 <ferror@plt+0x2d804>  // b.any
  42ef24:	mov	x19, x4
  42ef28:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ef2c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ef30:	add	x1, x1, #0xb20
  42ef34:	add	x0, x0, #0xb50
  42ef38:	bl	401cc0 <printf@plt>
  42ef3c:	b	42ede4 <ferror@plt+0x2d0a4>
  42ef40:	cmp	w1, #0xa
  42ef44:	b.eq	42f13c <ferror@plt+0x2d3fc>  // b.none
  42ef48:	cmp	w1, #0xb
  42ef4c:	b.eq	42ee3c <ferror@plt+0x2d0fc>  // b.none
  42ef50:	cmp	w1, #0x9
  42ef54:	b.ne	42f544 <ferror@plt+0x2d804>  // b.any
  42ef58:	lsl	x3, x2, #2
  42ef5c:	mov	x19, x4
  42ef60:	adrp	x2, 484000 <warn@@Base+0x34640>
  42ef64:	adrp	x1, 484000 <warn@@Base+0x34640>
  42ef68:	add	x2, x2, #0x6d0
  42ef6c:	add	x1, x1, #0xb20
  42ef70:	adrp	x0, 484000 <warn@@Base+0x34640>
  42ef74:	add	x0, x0, #0xbc8
  42ef78:	bl	401cc0 <printf@plt>
  42ef7c:	b	42ede4 <ferror@plt+0x2d0a4>
  42ef80:	cmp	w1, #0x5
  42ef84:	b.eq	42ee98 <ferror@plt+0x2d158>  // b.none
  42ef88:	cmp	x3, x4
  42ef8c:	b.ls	42f544 <ferror@plt+0x2d804>  // b.plast
  42ef90:	mov	x5, #0x0                   	// #0
  42ef94:	b	42efa4 <ferror@plt+0x2d264>
  42ef98:	add	w7, w7, #0x7
  42ef9c:	cmp	x3, x4
  42efa0:	b.eq	42f4d4 <ferror@plt+0x2d794>  // b.none
  42efa4:	ldrb	w1, [x4], #1
  42efa8:	and	x0, x1, #0x7f
  42efac:	lsl	x0, x0, x7
  42efb0:	orr	x5, x5, x0
  42efb4:	tbnz	w1, #7, 42ef98 <ferror@plt+0x2d258>
  42efb8:	lsl	x5, x5, #4
  42efbc:	mov	x19, x4
  42efc0:	mov	x3, x5
  42efc4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42efc8:	adrp	x0, 484000 <warn@@Base+0x34640>
  42efcc:	add	x1, x1, #0xb20
  42efd0:	add	x0, x0, #0xb28
  42efd4:	bl	401cc0 <printf@plt>
  42efd8:	b	42ede4 <ferror@plt+0x2d0a4>
  42efdc:	cmp	w1, #0x9
  42efe0:	b.eq	42ef58 <ferror@plt+0x2d218>  // b.none
  42efe4:	b	42ef88 <ferror@plt+0x2d248>
  42efe8:	cmp	w1, #0xd
  42efec:	b.eq	42eee4 <ferror@plt+0x2d1a4>  // b.none
  42eff0:	b	42ef88 <ferror@plt+0x2d248>
  42eff4:	cmp	w1, #0x1
  42eff8:	b.eq	42ef24 <ferror@plt+0x2d1e4>  // b.none
  42effc:	b	42ef88 <ferror@plt+0x2d248>
  42f000:	sub	x0, x3, x0
  42f004:	cmp	x0, #0x1
  42f008:	b.le	42f4b4 <ferror@plt+0x2d774>
  42f00c:	mov	x19, x4
  42f010:	ldrb	w3, [x4, #1]
  42f014:	ldrb	w1, [x19], #2
  42f018:	and	w0, w1, #0xf
  42f01c:	tbnz	w1, #0, 42f17c <ferror@plt+0x2d43c>
  42f020:	lsr	w1, w0, #1
  42f024:	tbz	w0, #1, 42f508 <ferror@plt+0x2d7c8>
  42f028:	add	x2, sp, #0x28
  42f02c:	mov	x0, x2
  42f030:	mov	w5, #0x3572                	// #13682
  42f034:	strh	w5, [x0], #2
  42f038:	lsr	w4, w1, #1
  42f03c:	tbz	w1, #1, 42f4fc <ferror@plt+0x2d7bc>
  42f040:	mov	w1, #0x2c                  	// #44
  42f044:	strb	w1, [x0], #1
  42f048:	mov	w1, #0x3672                	// #13938
  42f04c:	strh	w1, [x0], #2
  42f050:	cmp	wzr, w4, lsr #1
  42f054:	b.eq	42f068 <ferror@plt+0x2d328>  // b.none
  42f058:	mov	w1, #0x2c                  	// #44
  42f05c:	strb	w1, [x0], #1
  42f060:	mov	w1, #0x3772                	// #14194
  42f064:	strh	w1, [x0], #2
  42f068:	strb	wzr, [x0]
  42f06c:	and	w3, w3, #0x7f
  42f070:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f074:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f078:	add	x1, x1, #0xca0
  42f07c:	add	x0, x0, #0xca8
  42f080:	bl	401cc0 <printf@plt>
  42f084:	b	42ede4 <ferror@plt+0x2d0a4>
  42f088:	mov	x1, x3
  42f08c:	bl	42e560 <ferror@plt+0x2c820>
  42f090:	mov	x19, x0
  42f094:	b	42ede4 <ferror@plt+0x2d0a4>
  42f098:	mov	x19, x4
  42f09c:	mov	w2, #0x5                   	// #5
  42f0a0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f0a4:	mov	x0, #0x0                   	// #0
  42f0a8:	add	x1, x1, #0x7c8
  42f0ac:	bl	401c70 <dcgettext@plt>
  42f0b0:	mov	w1, w20
  42f0b4:	bl	401cc0 <printf@plt>
  42f0b8:	b	42ede4 <ferror@plt+0x2d0a4>
  42f0bc:	mov	x1, x3
  42f0c0:	bl	42e2e8 <ferror@plt+0x2c5a8>
  42f0c4:	mov	x19, x0
  42f0c8:	b	42ede4 <ferror@plt+0x2d0a4>
  42f0cc:	mov	x3, x2
  42f0d0:	mov	x19, x4
  42f0d4:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f0d8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f0dc:	add	x2, x2, #0x7a0
  42f0e0:	add	x1, x1, #0xb20
  42f0e4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f0e8:	add	x0, x0, #0xbb0
  42f0ec:	bl	401cc0 <printf@plt>
  42f0f0:	b	42ede4 <ferror@plt+0x2d0a4>
  42f0f4:	mov	x3, x2
  42f0f8:	mov	x19, x4
  42f0fc:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f100:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f104:	add	x2, x2, #0x750
  42f108:	add	x1, x1, #0xb20
  42f10c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f110:	add	x0, x0, #0xbb0
  42f114:	bl	401cc0 <printf@plt>
  42f118:	b	42ede4 <ferror@plt+0x2d0a4>
  42f11c:	lsl	x2, x2, #2
  42f120:	mov	x19, x4
  42f124:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f128:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f12c:	add	x1, x1, #0xb20
  42f130:	add	x0, x0, #0xb68
  42f134:	bl	401cc0 <printf@plt>
  42f138:	b	42ede4 <ferror@plt+0x2d0a4>
  42f13c:	mov	x3, x2
  42f140:	mov	x19, x4
  42f144:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f148:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f14c:	add	x2, x2, #0x760
  42f150:	add	x1, x1, #0xb20
  42f154:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f158:	add	x0, x0, #0xbb0
  42f15c:	bl	401cc0 <printf@plt>
  42f160:	b	42ede4 <ferror@plt+0x2d0a4>
  42f164:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f168:	add	x1, x1, #0xde0
  42f16c:	ldrh	w0, [x1, w0, uxtw #1]
  42f170:	adr	x1, 42f17c <ferror@plt+0x2d43c>
  42f174:	add	x0, x1, w0, sxth #2
  42f178:	br	x0
  42f17c:	mov	w1, #0x3472                	// #13426
  42f180:	strh	w1, [sp, #40]
  42f184:	lsr	w1, w0, #1
  42f188:	tbz	w0, #1, 42f4e0 <ferror@plt+0x2d7a0>
  42f18c:	add	x2, sp, #0x28
  42f190:	mov	w4, #0x2c                  	// #44
  42f194:	add	x0, x2, #0x3
  42f198:	strb	w4, [sp, #42]
  42f19c:	b	42f030 <ferror@plt+0x2d2f0>
  42f1a0:	add	x0, sp, #0x28
  42f1a4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f1a8:	add	x1, x1, #0xcd8
  42f1ac:	bl	401980 <sprintf@plt>
  42f1b0:	add	x2, sp, #0x28
  42f1b4:	b	42ed14 <ferror@plt+0x2cfd4>
  42f1b8:	lsl	x2, x2, #2
  42f1bc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f1c0:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f1c4:	add	x1, x1, #0xc00
  42f1c8:	add	x0, x0, #0xc28
  42f1cc:	bl	401cc0 <printf@plt>
  42f1d0:	b	42ede4 <ferror@plt+0x2d0a4>
  42f1d4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f1d8:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f1dc:	add	x1, x1, #0xc00
  42f1e0:	add	x0, x0, #0xc08
  42f1e4:	bl	401cc0 <printf@plt>
  42f1e8:	b	42ede4 <ferror@plt+0x2d0a4>
  42f1ec:	lsl	x2, x2, #2
  42f1f0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f1f4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f1f8:	add	x1, x1, #0xc00
  42f1fc:	add	x0, x0, #0xc50
  42f200:	bl	401cc0 <printf@plt>
  42f204:	b	42ede4 <ferror@plt+0x2d0a4>
  42f208:	lsl	x3, x2, #2
  42f20c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f210:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f214:	add	x1, x1, #0xc00
  42f218:	add	x2, x2, #0x780
  42f21c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f220:	add	x0, x0, #0xb90
  42f224:	bl	401cc0 <printf@plt>
  42f228:	b	42ede4 <ferror@plt+0x2d0a4>
  42f22c:	lsl	x3, x2, #2
  42f230:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f234:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f238:	add	x1, x1, #0xc00
  42f23c:	add	x2, x2, #0x780
  42f240:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f244:	add	x0, x0, #0xbc8
  42f248:	bl	401cc0 <printf@plt>
  42f24c:	b	42ede4 <ferror@plt+0x2d0a4>
  42f250:	mov	x3, x2
  42f254:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f258:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f25c:	add	x1, x1, #0xc00
  42f260:	add	x2, x2, #0x780
  42f264:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f268:	add	x0, x0, #0xbb0
  42f26c:	bl	401cc0 <printf@plt>
  42f270:	b	42ede4 <ferror@plt+0x2d0a4>
  42f274:	lsl	x3, x2, #2
  42f278:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f27c:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f280:	add	x1, x1, #0xc00
  42f284:	add	x2, x2, #0x790
  42f288:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f28c:	add	x0, x0, #0xb90
  42f290:	bl	401cc0 <printf@plt>
  42f294:	b	42ede4 <ferror@plt+0x2d0a4>
  42f298:	lsl	x3, x2, #2
  42f29c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f2a0:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f2a4:	add	x1, x1, #0xc00
  42f2a8:	add	x2, x2, #0x790
  42f2ac:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f2b0:	add	x0, x0, #0xbc8
  42f2b4:	bl	401cc0 <printf@plt>
  42f2b8:	b	42ede4 <ferror@plt+0x2d0a4>
  42f2bc:	mov	x3, x2
  42f2c0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f2c4:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f2c8:	add	x1, x1, #0xc00
  42f2cc:	add	x2, x2, #0x790
  42f2d0:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f2d4:	add	x0, x0, #0xbb0
  42f2d8:	bl	401cc0 <printf@plt>
  42f2dc:	b	42ede4 <ferror@plt+0x2d0a4>
  42f2e0:	lsl	x3, x2, #2
  42f2e4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f2e8:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f2ec:	add	x1, x1, #0xc00
  42f2f0:	add	x2, x2, #0x788
  42f2f4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f2f8:	add	x0, x0, #0xb90
  42f2fc:	bl	401cc0 <printf@plt>
  42f300:	b	42ede4 <ferror@plt+0x2d0a4>
  42f304:	lsl	x3, x2, #2
  42f308:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f30c:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f310:	add	x1, x1, #0xc00
  42f314:	add	x2, x2, #0x788
  42f318:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f31c:	add	x0, x0, #0xbc8
  42f320:	bl	401cc0 <printf@plt>
  42f324:	b	42ede4 <ferror@plt+0x2d0a4>
  42f328:	mov	x3, x2
  42f32c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f330:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f334:	add	x1, x1, #0xc00
  42f338:	add	x2, x2, #0x788
  42f33c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f340:	add	x0, x0, #0xbb0
  42f344:	bl	401cc0 <printf@plt>
  42f348:	b	42ede4 <ferror@plt+0x2d0a4>
  42f34c:	lsl	x3, x2, #2
  42f350:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f354:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f358:	add	x1, x1, #0xc00
  42f35c:	add	x2, x2, #0x7a0
  42f360:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f364:	add	x0, x0, #0xb90
  42f368:	bl	401cc0 <printf@plt>
  42f36c:	b	42ede4 <ferror@plt+0x2d0a4>
  42f370:	lsl	x3, x2, #2
  42f374:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f378:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f37c:	add	x1, x1, #0xc00
  42f380:	add	x2, x2, #0x758
  42f384:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f388:	add	x0, x0, #0xb90
  42f38c:	bl	401cc0 <printf@plt>
  42f390:	b	42ede4 <ferror@plt+0x2d0a4>
  42f394:	lsl	x3, x2, #2
  42f398:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f39c:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f3a0:	add	x1, x1, #0xc00
  42f3a4:	add	x2, x2, #0x760
  42f3a8:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f3ac:	add	x0, x0, #0xb90
  42f3b0:	bl	401cc0 <printf@plt>
  42f3b4:	b	42ede4 <ferror@plt+0x2d0a4>
  42f3b8:	lsl	x3, x2, #2
  42f3bc:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f3c0:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f3c4:	add	x1, x1, #0xc00
  42f3c8:	add	x2, x2, #0x6d0
  42f3cc:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f3d0:	add	x0, x0, #0xb90
  42f3d4:	bl	401cc0 <printf@plt>
  42f3d8:	b	42ede4 <ferror@plt+0x2d0a4>
  42f3dc:	lsl	x3, x2, #2
  42f3e0:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f3e4:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f3e8:	add	x1, x1, #0xc00
  42f3ec:	add	x2, x2, #0x750
  42f3f0:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f3f4:	add	x0, x0, #0xb90
  42f3f8:	bl	401cc0 <printf@plt>
  42f3fc:	b	42ede4 <ferror@plt+0x2d0a4>
  42f400:	lsl	x3, x2, #2
  42f404:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f408:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f40c:	add	x1, x1, #0xc00
  42f410:	add	x2, x2, #0x6c0
  42f414:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f418:	add	x0, x0, #0xb90
  42f41c:	bl	401cc0 <printf@plt>
  42f420:	b	42ede4 <ferror@plt+0x2d0a4>
  42f424:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f428:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f42c:	add	x1, x1, #0xc00
  42f430:	add	x0, x0, #0xc70
  42f434:	bl	401cc0 <printf@plt>
  42f438:	b	42ede4 <ferror@plt+0x2d0a4>
  42f43c:	mov	x3, x2
  42f440:	mov	x19, x4
  42f444:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f448:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f44c:	add	x2, x2, #0x6c0
  42f450:	add	x1, x1, #0xb20
  42f454:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f458:	add	x0, x0, #0xbb0
  42f45c:	bl	401cc0 <printf@plt>
  42f460:	b	42ede4 <ferror@plt+0x2d0a4>
  42f464:	mov	x3, x2
  42f468:	mov	x19, x4
  42f46c:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f470:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f474:	add	x2, x2, #0x758
  42f478:	add	x1, x1, #0xb20
  42f47c:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f480:	add	x0, x0, #0xbb0
  42f484:	bl	401cc0 <printf@plt>
  42f488:	b	42ede4 <ferror@plt+0x2d0a4>
  42f48c:	mov	x3, x2
  42f490:	mov	x19, x4
  42f494:	adrp	x2, 484000 <warn@@Base+0x34640>
  42f498:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f49c:	add	x2, x2, #0x6d0
  42f4a0:	add	x1, x1, #0xb20
  42f4a4:	adrp	x0, 484000 <warn@@Base+0x34640>
  42f4a8:	add	x0, x0, #0xbb0
  42f4ac:	bl	401cc0 <printf@plt>
  42f4b0:	b	42ede4 <ferror@plt+0x2d0a4>
  42f4b4:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f4b8:	add	x1, x1, #0xc90
  42f4bc:	mov	w2, #0x5                   	// #5
  42f4c0:	mov	x19, x3
  42f4c4:	mov	x0, #0x0                   	// #0
  42f4c8:	bl	401c70 <dcgettext@plt>
  42f4cc:	bl	401cc0 <printf@plt>
  42f4d0:	b	42ede4 <ferror@plt+0x2d0a4>
  42f4d4:	lsl	x5, x5, #4
  42f4d8:	mov	x19, x3
  42f4dc:	b	42efc0 <ferror@plt+0x2d280>
  42f4e0:	lsr	w4, w0, #2
  42f4e4:	add	x2, sp, #0x28
  42f4e8:	tbnz	w0, #2, 42f53c <ferror@plt+0x2d7fc>
  42f4ec:	cmp	wzr, w0, lsr #3
  42f4f0:	add	x0, x2, #0x2
  42f4f4:	b.eq	42f068 <ferror@plt+0x2d328>  // b.none
  42f4f8:	b	42f058 <ferror@plt+0x2d318>
  42f4fc:	cmp	wzr, w1, lsr #2
  42f500:	b.eq	42f068 <ferror@plt+0x2d328>  // b.none
  42f504:	b	42f058 <ferror@plt+0x2d318>
  42f508:	lsr	w4, w0, #2
  42f50c:	tbz	w0, #2, 42f528 <ferror@plt+0x2d7e8>
  42f510:	add	x2, sp, #0x28
  42f514:	mov	x0, x2
  42f518:	b	42f048 <ferror@plt+0x2d308>
  42f51c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f520:	add	x1, x1, #0xbf0
  42f524:	b	42f4bc <ferror@plt+0x2d77c>
  42f528:	add	x2, sp, #0x28
  42f52c:	cmp	wzr, w0, lsr #3
  42f530:	mov	x0, x2
  42f534:	b.ne	42f060 <ferror@plt+0x2d320>  // b.any
  42f538:	b	42f068 <ferror@plt+0x2d328>
  42f53c:	add	x0, x2, #0x2
  42f540:	b	42f040 <ferror@plt+0x2d300>
  42f544:	mov	x19, x4
  42f548:	mov	x5, #0x0                   	// #0
  42f54c:	b	42efc0 <ferror@plt+0x2d280>
  42f550:	sub	x5, x3, x0
  42f554:	cmp	x5, #0x0
  42f558:	b.le	42f584 <ferror@plt+0x2d844>
  42f55c:	mov	w4, w1
  42f560:	ldrb	w1, [x0], #1
  42f564:	adrp	x5, 484000 <warn@@Base+0x34640>
  42f568:	add	x5, x5, #0xe10
  42f56c:	add	x5, x5, #0xa0
  42f570:	ubfx	x6, x1, #5, #3
  42f574:	add	x4, x6, w4, sxtw #3
  42f578:	ldr	x4, [x5, x4, lsl #3]
  42f57c:	mov	x16, x4
  42f580:	br	x16
  42f584:	stp	x29, x30, [sp, #-32]!
  42f588:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f58c:	add	x1, x1, #0xd10
  42f590:	mov	w2, #0x5                   	// #5
  42f594:	mov	x29, sp
  42f598:	mov	x0, #0x0                   	// #0
  42f59c:	str	x19, [sp, #16]
  42f5a0:	mov	x19, x3
  42f5a4:	bl	401c70 <dcgettext@plt>
  42f5a8:	bl	401cc0 <printf@plt>
  42f5ac:	mov	x0, x19
  42f5b0:	ldr	x19, [sp, #16]
  42f5b4:	ldp	x29, x30, [sp], #32
  42f5b8:	ret
  42f5bc:	nop
  42f5c0:	adrp	x2, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  42f5c4:	ldr	w4, [x0]
  42f5c8:	ldr	w3, [x1]
  42f5cc:	add	x5, x2, #0x760
  42f5d0:	ldr	x0, [x2, #1888]
  42f5d4:	ldr	x2, [x0, x4, lsl #3]
  42f5d8:	ldr	x1, [x0, x3, lsl #3]
  42f5dc:	cmp	x2, x1
  42f5e0:	cset	w0, hi  // hi = pmore
  42f5e4:	sbc	w0, w0, wzr
  42f5e8:	cbnz	w0, 42f604 <ferror@plt+0x2d8c4>
  42f5ec:	ldr	x0, [x5, #8]
  42f5f0:	ldr	x2, [x0, x4, lsl #3]
  42f5f4:	ldr	x1, [x0, x3, lsl #3]
  42f5f8:	cmp	x2, x1
  42f5fc:	cset	w0, hi  // hi = pmore
  42f600:	sbc	w0, w0, wzr
  42f604:	ret
  42f608:	ldr	x2, [x0]
  42f60c:	ldr	x0, [x1]
  42f610:	ldr	x1, [x2, #32]
  42f614:	ldr	x0, [x0, #32]
  42f618:	sub	w0, w1, w0
  42f61c:	ret
  42f620:	ldr	x2, [x0]
  42f624:	ldr	x1, [x1]
  42f628:	cmp	x2, x1
  42f62c:	cset	w0, hi  // hi = pmore
  42f630:	sbc	w0, w0, wzr
  42f634:	ret
  42f638:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  42f63c:	add	x1, x1, #0x760
  42f640:	mov	w2, w0
  42f644:	ldr	x0, [x1, #16]
  42f648:	cbz	x0, 42f65c <ferror@plt+0x2d91c>
  42f64c:	ldr	w1, [x1, #24]
  42f650:	cmp	w1, w2
  42f654:	b.ls	42f660 <ferror@plt+0x2d920>  // b.plast
  42f658:	ldr	x0, [x0, w2, uxtw #3]
  42f65c:	ret
  42f660:	mov	x0, #0x0                   	// #0
  42f664:	ret
  42f668:	stp	x29, x30, [sp, #-32]!
  42f66c:	mov	w2, #0x5                   	// #5
  42f670:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f674:	mov	x29, sp
  42f678:	str	x19, [sp, #16]
  42f67c:	mov	x19, x0
  42f680:	add	x1, x1, #0xf30
  42f684:	mov	x0, #0x0                   	// #0
  42f688:	bl	401c70 <dcgettext@plt>
  42f68c:	ldr	x1, [x19, #16]
  42f690:	bl	401cc0 <printf@plt>
  42f694:	mov	w0, #0x1                   	// #1
  42f698:	ldr	x19, [sp, #16]
  42f69c:	ldp	x29, x30, [sp], #32
  42f6a0:	ret
  42f6a4:	nop
  42f6a8:	stp	x29, x30, [sp, #-48]!
  42f6ac:	mov	x29, sp
  42f6b0:	stp	x19, x20, [sp, #16]
  42f6b4:	ldr	w19, [x0, #16]
  42f6b8:	cmp	w19, w1
  42f6bc:	b.hi	42f778 <ferror@plt+0x2da38>  // b.pmore
  42f6c0:	mov	x20, x0
  42f6c4:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  42f6c8:	str	x21, [sp, #32]
  42f6cc:	mov	w21, w1
  42f6d0:	ldr	w0, [x0, #1912]
  42f6d4:	cmp	w0, #0x0
  42f6d8:	ccmp	w0, w1, #0x2, ne  // ne = any
  42f6dc:	b.cc	42f764 <ferror@plt+0x2da24>  // b.lo, b.ul, b.last
  42f6e0:	add	w1, w1, #0x1
  42f6e4:	str	w1, [x20, #16]
  42f6e8:	cbz	w1, 42f764 <ferror@plt+0x2da24>
  42f6ec:	cmp	w1, #0x400
  42f6f0:	ccmp	w0, #0x0, #0x0, hi  // hi = pmore
  42f6f4:	b.eq	42f788 <ferror@plt+0x2da48>  // b.none
  42f6f8:	ldr	x0, [x20, #24]
  42f6fc:	ubfiz	x1, x1, #1, #32
  42f700:	bl	453a28 <warn@@Base+0x4068>
  42f704:	mov	x1, x0
  42f708:	ldr	x0, [x20, #32]
  42f70c:	str	x1, [x20, #24]
  42f710:	ldr	w1, [x20, #16]
  42f714:	lsl	x1, x1, #2
  42f718:	bl	453a28 <warn@@Base+0x4068>
  42f71c:	ldr	x2, [x20, #24]
  42f720:	str	x0, [x20, #32]
  42f724:	cbz	x2, 42f7b4 <ferror@plt+0x2da74>
  42f728:	ldr	w1, [x20, #16]
  42f72c:	mov	w3, #0xffffffff            	// #-1
  42f730:	cmp	w19, w1
  42f734:	b.cs	42f750 <ferror@plt+0x2da10>  // b.hs, b.nlast
  42f738:	strh	w3, [x2, w19, uxtw #1]
  42f73c:	str	wzr, [x0, w19, uxtw #2]
  42f740:	add	w19, w19, #0x1
  42f744:	ldr	w1, [x20, #16]
  42f748:	cmp	w1, w19
  42f74c:	b.hi	42f738 <ferror@plt+0x2d9f8>  // b.pmore
  42f750:	ldr	x21, [sp, #32]
  42f754:	mov	w0, #0x1                   	// #1
  42f758:	ldp	x19, x20, [sp, #16]
  42f75c:	ldp	x29, x30, [sp], #48
  42f760:	ret
  42f764:	mov	w0, #0xffffffff            	// #-1
  42f768:	ldp	x19, x20, [sp, #16]
  42f76c:	ldr	x21, [sp, #32]
  42f770:	ldp	x29, x30, [sp], #48
  42f774:	ret
  42f778:	mov	w0, #0x0                   	// #0
  42f77c:	ldp	x19, x20, [sp, #16]
  42f780:	ldp	x29, x30, [sp], #48
  42f784:	ret
  42f788:	mov	w2, #0x5                   	// #5
  42f78c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f790:	mov	x0, #0x0                   	// #0
  42f794:	add	x1, x1, #0xf78
  42f798:	bl	401c70 <dcgettext@plt>
  42f79c:	mov	w1, w21
  42f7a0:	bl	44f3e8 <error@@Base>
  42f7a4:	mov	w0, #0xffffffff            	// #-1
  42f7a8:	ldr	x21, [sp, #32]
  42f7ac:	str	wzr, [x20, #16]
  42f7b0:	b	42f758 <ferror@plt+0x2da18>
  42f7b4:	mov	w2, #0x5                   	// #5
  42f7b8:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f7bc:	mov	x0, #0x0                   	// #0
  42f7c0:	add	x1, x1, #0xfa0
  42f7c4:	bl	401c70 <dcgettext@plt>
  42f7c8:	ldr	w1, [x20, #16]
  42f7cc:	bl	44f3e8 <error@@Base>
  42f7d0:	mov	w0, #0xffffffff            	// #-1
  42f7d4:	ldr	x21, [sp, #32]
  42f7d8:	str	wzr, [x20, #16]
  42f7dc:	b	42f758 <ferror@plt+0x2da18>
  42f7e0:	stp	x29, x30, [sp, #-16]!
  42f7e4:	mov	x29, sp
  42f7e8:	bl	42d140 <ferror@plt+0x2b400>
  42f7ec:	cmp	x0, #0x0
  42f7f0:	cset	w0, ne  // ne = any
  42f7f4:	ldp	x29, x30, [sp], #16
  42f7f8:	ret
  42f7fc:	nop
  42f800:	stp	x29, x30, [sp, #-80]!
  42f804:	mov	x29, sp
  42f808:	stp	x21, x22, [sp, #32]
  42f80c:	mov	x22, x1
  42f810:	mov	x21, x0
  42f814:	bl	42d140 <ferror@plt+0x2b400>
  42f818:	cbz	x0, 42f934 <ferror@plt+0x2dbf4>
  42f81c:	adrp	x1, 461000 <warn@@Base+0x11640>
  42f820:	add	x1, x1, #0xff0
  42f824:	stp	x19, x20, [sp, #16]
  42f828:	mov	x20, x0
  42f82c:	mov	x19, #0x0                   	// #0
  42f830:	mov	x0, x21
  42f834:	stp	x23, x24, [sp, #48]
  42f838:	adrp	x24, 4af000 <stdout@@GLIBC_2.17+0x2b78>
  42f83c:	adrp	x23, 48d000 <warn@@Base+0x3d640>
  42f840:	add	x24, x24, #0x330
  42f844:	add	x23, x23, #0x960
  42f848:	str	x25, [sp, #64]
  42f84c:	bl	401a20 <fopen@plt>
  42f850:	mov	x25, x0
  42f854:	cbz	x0, 42f944 <ferror@plt+0x2dc04>
  42f858:	mov	x3, x25
  42f85c:	mov	x0, x24
  42f860:	mov	x2, #0x2000                	// #8192
  42f864:	mov	x1, #0x1                   	// #1
  42f868:	bl	401bb0 <fread@plt>
  42f86c:	cbz	x0, 42f8c4 <ferror@plt+0x2db84>
  42f870:	add	x6, x24, x0
  42f874:	eor	x4, x19, #0xffffffff
  42f878:	cmp	x6, x24
  42f87c:	b.ls	42f8a4 <ferror@plt+0x2db64>  // b.plast
  42f880:	mov	x5, x24
  42f884:	nop
  42f888:	ldrb	w2, [x5], #1
  42f88c:	eor	x2, x2, x4
  42f890:	cmp	x6, x5
  42f894:	and	x2, x2, #0xff
  42f898:	ldr	x1, [x23, x2, lsl #3]
  42f89c:	eor	x4, x1, x4, lsr #8
  42f8a0:	b.ne	42f888 <ferror@plt+0x2db48>  // b.any
  42f8a4:	mvn	x4, x4
  42f8a8:	mov	x3, x25
  42f8ac:	and	x19, x4, #0xffffffff
  42f8b0:	mov	x0, x24
  42f8b4:	mov	x2, #0x2000                	// #8192
  42f8b8:	mov	x1, #0x1                   	// #1
  42f8bc:	bl	401bb0 <fread@plt>
  42f8c0:	cbnz	x0, 42f870 <ferror@plt+0x2db30>
  42f8c4:	mov	x0, x25
  42f8c8:	bl	401a10 <fclose@plt>
  42f8cc:	ldr	x1, [x22]
  42f8d0:	mov	w0, #0x1                   	// #1
  42f8d4:	cmp	x1, x19
  42f8d8:	b.ne	42f8f4 <ferror@plt+0x2dbb4>  // b.any
  42f8dc:	ldp	x19, x20, [sp, #16]
  42f8e0:	ldp	x21, x22, [sp, #32]
  42f8e4:	ldp	x23, x24, [sp, #48]
  42f8e8:	ldr	x25, [sp, #64]
  42f8ec:	ldp	x29, x30, [sp], #80
  42f8f0:	ret
  42f8f4:	mov	x0, x20
  42f8f8:	bl	42d108 <ferror@plt+0x2b3c8>
  42f8fc:	adrp	x1, 485000 <warn@@Base+0x35640>
  42f900:	add	x1, x1, #0x10
  42f904:	mov	w2, #0x5                   	// #5
  42f908:	mov	x0, #0x0                   	// #0
  42f90c:	bl	401c70 <dcgettext@plt>
  42f910:	mov	x1, x21
  42f914:	bl	44f9c0 <warn@@Base>
  42f918:	mov	w0, #0x0                   	// #0
  42f91c:	ldp	x19, x20, [sp, #16]
  42f920:	ldp	x21, x22, [sp, #32]
  42f924:	ldp	x23, x24, [sp, #48]
  42f928:	ldr	x25, [sp, #64]
  42f92c:	ldp	x29, x30, [sp], #80
  42f930:	ret
  42f934:	mov	w0, #0x0                   	// #0
  42f938:	ldp	x21, x22, [sp, #32]
  42f93c:	ldp	x29, x30, [sp], #80
  42f940:	ret
  42f944:	mov	x0, x20
  42f948:	bl	42d108 <ferror@plt+0x2b3c8>
  42f94c:	adrp	x1, 484000 <warn@@Base+0x34640>
  42f950:	mov	w2, #0x5                   	// #5
  42f954:	add	x1, x1, #0xfe0
  42f958:	mov	x0, #0x0                   	// #0
  42f95c:	b	42f90c <ferror@plt+0x2dbcc>
  42f960:	stp	x29, x30, [sp, #-48]!
  42f964:	mov	x29, sp
  42f968:	stp	x19, x20, [sp, #16]
  42f96c:	ldr	x19, [x0, #32]
  42f970:	ldr	x20, [x0, #48]
  42f974:	mov	x0, x19
  42f978:	str	x21, [sp, #32]
  42f97c:	mov	x21, x1
  42f980:	mov	x1, x20
  42f984:	bl	401940 <strnlen@plt>
  42f988:	add	w0, w0, #0x4
  42f98c:	and	w0, w0, #0xfffffffc
  42f990:	add	w2, w0, #0x4
  42f994:	cmp	x20, w2, uxtw
  42f998:	b.cc	42f9c8 <ferror@plt+0x2dc88>  // b.lo, b.ul, b.last
  42f99c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  42f9a0:	add	x0, x19, w0, uxtw
  42f9a4:	mov	w1, #0x4                   	// #4
  42f9a8:	ldr	x2, [x2, #920]
  42f9ac:	blr	x2
  42f9b0:	str	x0, [x21]
  42f9b4:	mov	x0, x19
  42f9b8:	ldp	x19, x20, [sp, #16]
  42f9bc:	ldr	x21, [sp, #32]
  42f9c0:	ldp	x29, x30, [sp], #48
  42f9c4:	ret
  42f9c8:	mov	x19, #0x0                   	// #0
  42f9cc:	mov	x0, x19
  42f9d0:	ldp	x19, x20, [sp, #16]
  42f9d4:	ldr	x21, [sp, #32]
  42f9d8:	ldp	x29, x30, [sp], #48
  42f9dc:	ret
  42f9e0:	stp	x29, x30, [sp, #-48]!
  42f9e4:	mov	x29, sp
  42f9e8:	stp	x19, x20, [sp, #16]
  42f9ec:	stp	x21, x22, [sp, #32]
  42f9f0:	mov	x22, x1
  42f9f4:	ldr	x21, [x0, #32]
  42f9f8:	ldr	x20, [x0, #48]
  42f9fc:	mov	x0, x21
  42fa00:	mov	x1, x20
  42fa04:	bl	401940 <strnlen@plt>
  42fa08:	add	x19, x0, #0x1
  42fa0c:	cmp	x20, x19
  42fa10:	b.ls	42fa50 <ferror@plt+0x2dd10>  // b.plast
  42fa14:	sub	x20, x20, x19
  42fa18:	cmp	x20, #0x13
  42fa1c:	b.ls	42fa50 <ferror@plt+0x2dd10>  // b.plast
  42fa20:	mov	x1, #0x10                  	// #16
  42fa24:	mov	x0, #0x1                   	// #1
  42fa28:	bl	401aa0 <calloc@plt>
  42fa2c:	cbz	x0, 42fa50 <ferror@plt+0x2dd10>
  42fa30:	add	x19, x21, x19
  42fa34:	str	x0, [x22]
  42fa38:	stp	x20, x19, [x0]
  42fa3c:	mov	x0, x21
  42fa40:	ldp	x19, x20, [sp, #16]
  42fa44:	ldp	x21, x22, [sp, #32]
  42fa48:	ldp	x29, x30, [sp], #48
  42fa4c:	ret
  42fa50:	mov	x21, #0x0                   	// #0
  42fa54:	mov	x0, x21
  42fa58:	ldp	x19, x20, [sp, #16]
  42fa5c:	ldp	x21, x22, [sp, #32]
  42fa60:	ldp	x29, x30, [sp], #48
  42fa64:	ret
  42fa68:	mov	w2, w0
  42fa6c:	cmp	w0, #0x3f
  42fa70:	b.hi	42fa88 <ferror@plt+0x2dd48>  // b.pmore
  42fa74:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  42fa78:	add	x0, x0, #0x960
  42fa7c:	add	x0, x0, #0x800
  42fa80:	ldr	x0, [x0, w2, uxtw #3]
  42fa84:	ret
  42fa88:	sub	w3, w0, #0x1, lsl #12
  42fa8c:	mov	x0, #0x0                   	// #0
  42fa90:	cmp	w3, #0xfff
  42fa94:	b.hi	42fb6c <ferror@plt+0x2de2c>  // b.pmore
  42fa98:	mov	w0, #0x1c9f                	// #7327
  42fa9c:	cmp	w2, w0
  42faa0:	b.hi	42fb48 <ferror@plt+0x2de08>  // b.pmore
  42faa4:	mov	w0, #0x1aff                	// #6911
  42faa8:	cmp	w2, w0
  42faac:	b.ls	42faf0 <ferror@plt+0x2ddb0>  // b.plast
  42fab0:	mov	w1, #0xffffe500            	// #-6912
  42fab4:	add	w2, w2, w1
  42fab8:	cmp	w2, #0x19f
  42fabc:	b.hi	43032c <ferror@plt+0x2e5ec>  // b.pmore
  42fac0:	adrp	x1, 48c000 <warn@@Base+0x3c640>
  42fac4:	add	x1, x1, #0x880
  42fac8:	ldrh	w0, [x1, w2, uxtw #1]
  42facc:	adr	x1, 42fad8 <ferror@plt+0x2dd98>
  42fad0:	add	x0, x1, w0, sxth #2
  42fad4:	br	x0
  42fad8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fadc:	add	x0, x0, #0xcf8
  42fae0:	ret
  42fae4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fae8:	add	x0, x0, #0x928
  42faec:	ret
  42faf0:	mov	w0, #0x13bf                	// #5055
  42faf4:	cmp	w2, w0
  42faf8:	b.hi	42fc2c <ferror@plt+0x2deec>  // b.pmore
  42fafc:	mov	w0, #0x10ff                	// #4351
  42fb00:	cmp	w2, w0
  42fb04:	b.ls	42fb70 <ferror@plt+0x2de30>  // b.plast
  42fb08:	mov	w0, #0xffffef00            	// #-4352
  42fb0c:	add	w2, w2, w0
  42fb10:	cmp	w2, #0x2bf
  42fb14:	b.hi	43032c <ferror@plt+0x2e5ec>  // b.pmore
  42fb18:	adrp	x1, 48c000 <warn@@Base+0x3c640>
  42fb1c:	add	x1, x1, #0xbc0
  42fb20:	ldrh	w0, [x1, w2, uxtw #1]
  42fb24:	adr	x1, 42fb30 <ferror@plt+0x2ddf0>
  42fb28:	add	x0, x1, w0, sxth #2
  42fb2c:	br	x0
  42fb30:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fb34:	add	x0, x0, #0x920
  42fb38:	ret
  42fb3c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fb40:	add	x0, x0, #0xd08
  42fb44:	ret
  42fb48:	mov	w0, #0x1f13                	// #7955
  42fb4c:	cmp	w2, w0
  42fb50:	b.eq	42fd2c <ferror@plt+0x2dfec>  // b.none
  42fb54:	b.ls	42fc60 <ferror@plt+0x2df20>  // b.plast
  42fb58:	mov	w0, #0x1f14                	// #7956
  42fb5c:	adrp	x1, 485000 <warn@@Base+0x35640>
  42fb60:	cmp	w2, w0
  42fb64:	add	x0, x1, #0xd50
  42fb68:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fb6c:	ret
  42fb70:	mov	w0, #0x1005                	// #4101
  42fb74:	cmp	w2, w0
  42fb78:	b.eq	4307a0 <ferror@plt+0x2ea60>  // b.none
  42fb7c:	b.ls	42fbd8 <ferror@plt+0x2de98>  // b.plast
  42fb80:	mov	w0, #0x1042                	// #4162
  42fb84:	cmp	w2, w0
  42fb88:	b.eq	42fd44 <ferror@plt+0x2e004>  // b.none
  42fb8c:	b.ls	42fbb4 <ferror@plt+0x2de74>  // b.plast
  42fb90:	mov	w0, #0x1043                	// #4163
  42fb94:	cmp	w2, w0
  42fb98:	b.eq	42fcfc <ferror@plt+0x2dfbc>  // b.none
  42fb9c:	mov	w0, #0x1044                	// #4164
  42fba0:	cmp	w2, w0
  42fba4:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fba8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fbac:	add	x0, x0, #0x148
  42fbb0:	ret
  42fbb4:	mov	w0, #0x1040                	// #4160
  42fbb8:	cmp	w2, w0
  42fbbc:	b.eq	42fcf0 <ferror@plt+0x2dfb0>  // b.none
  42fbc0:	mov	w0, #0x1041                	// #4161
  42fbc4:	cmp	w2, w0
  42fbc8:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fbcc:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fbd0:	add	x0, x0, #0xd28
  42fbd4:	ret
  42fbd8:	mov	w0, #0x1002                	// #4098
  42fbdc:	cmp	w2, w0
  42fbe0:	b.eq	42fd38 <ferror@plt+0x2dff8>  // b.none
  42fbe4:	b.ls	42fc0c <ferror@plt+0x2decc>  // b.plast
  42fbe8:	mov	w0, #0x1003                	// #4099
  42fbec:	cmp	w2, w0
  42fbf0:	b.eq	42fce4 <ferror@plt+0x2dfa4>  // b.none
  42fbf4:	mov	w0, #0x1004                	// #4100
  42fbf8:	cmp	w2, w0
  42fbfc:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fc00:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fc04:	add	x0, x0, #0xd30
  42fc08:	ret
  42fc0c:	cmp	w2, #0x1, lsl #12
  42fc10:	b.eq	42fcd8 <ferror@plt+0x2df98>  // b.none
  42fc14:	mov	w0, #0x1001                	// #4097
  42fc18:	cmp	w2, w0
  42fc1c:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fc20:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fc24:	add	x0, x0, #0xd00
  42fc28:	ret
  42fc2c:	mov	w0, #0x17a3                	// #6051
  42fc30:	cmp	w2, w0
  42fc34:	b.eq	430794 <ferror@plt+0x2ea54>  // b.none
  42fc38:	b.ls	42fc9c <ferror@plt+0x2df5c>  // b.plast
  42fc3c:	mov	w0, #0x17b1                	// #6065
  42fc40:	cmp	w2, w0
  42fc44:	b.eq	42fd14 <ferror@plt+0x2dfd4>  // b.none
  42fc48:	mov	w0, #0x17b2                	// #6066
  42fc4c:	cmp	w2, w0
  42fc50:	b.ne	42fc84 <ferror@plt+0x2df44>  // b.any
  42fc54:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fc58:	add	x0, x0, #0x138
  42fc5c:	ret
  42fc60:	mov	w0, #0x1f11                	// #7953
  42fc64:	cmp	w2, w0
  42fc68:	b.eq	42fd08 <ferror@plt+0x2dfc8>  // b.none
  42fc6c:	mov	w0, #0x1f12                	// #7954
  42fc70:	cmp	w2, w0
  42fc74:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fc78:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fc7c:	add	x0, x0, #0x898
  42fc80:	ret
  42fc84:	mov	w0, #0x17b0                	// #6064
  42fc88:	cmp	w2, w0
  42fc8c:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fc90:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fc94:	add	x0, x0, #0x8a0
  42fc98:	ret
  42fc9c:	mov	w0, #0x17a1                	// #6049
  42fca0:	cmp	w2, w0
  42fca4:	b.eq	42fd20 <ferror@plt+0x2dfe0>  // b.none
  42fca8:	mov	w0, #0x17a2                	// #6050
  42fcac:	cmp	w2, w0
  42fcb0:	b.ne	42fcc0 <ferror@plt+0x2df80>  // b.any
  42fcb4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fcb8:	add	x0, x0, #0x160
  42fcbc:	ret
  42fcc0:	mov	w0, #0x17a0                	// #6048
  42fcc4:	cmp	w2, w0
  42fcc8:	b.ne	43032c <ferror@plt+0x2e5ec>  // b.any
  42fccc:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fcd0:	add	x0, x0, #0x130
  42fcd4:	ret
  42fcd8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fcdc:	add	x0, x0, #0xd18
  42fce0:	ret
  42fce4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fce8:	add	x0, x0, #0x60
  42fcec:	ret
  42fcf0:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fcf4:	add	x0, x0, #0xd38
  42fcf8:	ret
  42fcfc:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd00:	add	x0, x0, #0xd20
  42fd04:	ret
  42fd08:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd0c:	add	x0, x0, #0x8a8
  42fd10:	ret
  42fd14:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd18:	add	x0, x0, #0x128
  42fd1c:	ret
  42fd20:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd24:	add	x0, x0, #0x150
  42fd28:	ret
  42fd2c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd30:	add	x0, x0, #0x8b8
  42fd34:	ret
  42fd38:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd3c:	add	x0, x0, #0x58
  42fd40:	ret
  42fd44:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd48:	add	x0, x0, #0xd48
  42fd4c:	ret
  42fd50:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd54:	add	x0, x0, #0x708
  42fd58:	ret
  42fd5c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd60:	add	x0, x0, #0x700
  42fd64:	ret
  42fd68:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd6c:	add	x0, x0, #0x6f0
  42fd70:	ret
  42fd74:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd78:	add	x0, x0, #0x6e0
  42fd7c:	ret
  42fd80:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd84:	add	x0, x0, #0x6d0
  42fd88:	ret
  42fd8c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd90:	add	x0, x0, #0x6c0
  42fd94:	ret
  42fd98:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fd9c:	add	x0, x0, #0x6b0
  42fda0:	ret
  42fda4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fda8:	add	x0, x0, #0x6a0
  42fdac:	ret
  42fdb0:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fdb4:	add	x0, x0, #0x690
  42fdb8:	ret
  42fdbc:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fdc0:	add	x0, x0, #0x680
  42fdc4:	ret
  42fdc8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fdcc:	add	x0, x0, #0x670
  42fdd0:	ret
  42fdd4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fdd8:	add	x0, x0, #0x660
  42fddc:	ret
  42fde0:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fde4:	add	x0, x0, #0x650
  42fde8:	ret
  42fdec:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fdf0:	add	x0, x0, #0x640
  42fdf4:	ret
  42fdf8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fdfc:	add	x0, x0, #0x630
  42fe00:	ret
  42fe04:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe08:	add	x0, x0, #0x620
  42fe0c:	ret
  42fe10:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe14:	add	x0, x0, #0x610
  42fe18:	ret
  42fe1c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe20:	add	x0, x0, #0x600
  42fe24:	ret
  42fe28:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe2c:	add	x0, x0, #0x5f0
  42fe30:	ret
  42fe34:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe38:	add	x0, x0, #0x5e0
  42fe3c:	ret
  42fe40:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe44:	add	x0, x0, #0x5d0
  42fe48:	ret
  42fe4c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe50:	add	x0, x0, #0x5c0
  42fe54:	ret
  42fe58:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe5c:	add	x0, x0, #0x5b0
  42fe60:	ret
  42fe64:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe68:	add	x0, x0, #0x5a0
  42fe6c:	ret
  42fe70:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe74:	add	x0, x0, #0x590
  42fe78:	ret
  42fe7c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe80:	add	x0, x0, #0x580
  42fe84:	ret
  42fe88:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe8c:	add	x0, x0, #0x570
  42fe90:	ret
  42fe94:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fe98:	add	x0, x0, #0x560
  42fe9c:	ret
  42fea0:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fea4:	add	x0, x0, #0x550
  42fea8:	ret
  42feac:	adrp	x0, 485000 <warn@@Base+0x35640>
  42feb0:	add	x0, x0, #0x540
  42feb4:	ret
  42feb8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42febc:	add	x0, x0, #0x530
  42fec0:	ret
  42fec4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fec8:	add	x0, x0, #0x520
  42fecc:	ret
  42fed0:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fed4:	add	x0, x0, #0x518
  42fed8:	ret
  42fedc:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fee0:	add	x0, x0, #0x508
  42fee4:	ret
  42fee8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42feec:	add	x0, x0, #0x4f8
  42fef0:	ret
  42fef4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fef8:	add	x0, x0, #0x4e8
  42fefc:	ret
  42ff00:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff04:	add	x0, x0, #0x4d8
  42ff08:	ret
  42ff0c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff10:	add	x0, x0, #0x4c8
  42ff14:	ret
  42ff18:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff1c:	add	x0, x0, #0x4b8
  42ff20:	ret
  42ff24:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff28:	add	x0, x0, #0x4a8
  42ff2c:	ret
  42ff30:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff34:	add	x0, x0, #0x498
  42ff38:	ret
  42ff3c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff40:	add	x0, x0, #0x488
  42ff44:	ret
  42ff48:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff4c:	add	x0, x0, #0x478
  42ff50:	ret
  42ff54:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff58:	add	x0, x0, #0x468
  42ff5c:	ret
  42ff60:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff64:	add	x0, x0, #0x458
  42ff68:	ret
  42ff6c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff70:	add	x0, x0, #0x448
  42ff74:	ret
  42ff78:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff7c:	add	x0, x0, #0x438
  42ff80:	ret
  42ff84:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff88:	add	x0, x0, #0x428
  42ff8c:	ret
  42ff90:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ff94:	add	x0, x0, #0x418
  42ff98:	ret
  42ff9c:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ffa0:	add	x0, x0, #0x408
  42ffa4:	ret
  42ffa8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ffac:	add	x0, x0, #0x3f8
  42ffb0:	ret
  42ffb4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ffb8:	add	x0, x0, #0x3e8
  42ffbc:	ret
  42ffc0:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ffc4:	add	x0, x0, #0x3d8
  42ffc8:	ret
  42ffcc:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ffd0:	add	x0, x0, #0x3c8
  42ffd4:	ret
  42ffd8:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ffdc:	add	x0, x0, #0x3b8
  42ffe0:	ret
  42ffe4:	adrp	x0, 485000 <warn@@Base+0x35640>
  42ffe8:	add	x0, x0, #0x3a8
  42ffec:	ret
  42fff0:	adrp	x0, 485000 <warn@@Base+0x35640>
  42fff4:	add	x0, x0, #0x398
  42fff8:	ret
  42fffc:	adrp	x0, 485000 <warn@@Base+0x35640>
  430000:	add	x0, x0, #0x388
  430004:	ret
  430008:	adrp	x0, 485000 <warn@@Base+0x35640>
  43000c:	add	x0, x0, #0x378
  430010:	ret
  430014:	adrp	x0, 485000 <warn@@Base+0x35640>
  430018:	add	x0, x0, #0x368
  43001c:	ret
  430020:	adrp	x0, 485000 <warn@@Base+0x35640>
  430024:	add	x0, x0, #0x358
  430028:	ret
  43002c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430030:	add	x0, x0, #0x348
  430034:	ret
  430038:	adrp	x0, 485000 <warn@@Base+0x35640>
  43003c:	add	x0, x0, #0x338
  430040:	ret
  430044:	adrp	x0, 485000 <warn@@Base+0x35640>
  430048:	add	x0, x0, #0xcf0
  43004c:	ret
  430050:	adrp	x0, 485000 <warn@@Base+0x35640>
  430054:	add	x0, x0, #0xce0
  430058:	ret
  43005c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430060:	add	x0, x0, #0xcd0
  430064:	ret
  430068:	adrp	x0, 485000 <warn@@Base+0x35640>
  43006c:	add	x0, x0, #0xcc0
  430070:	ret
  430074:	adrp	x0, 485000 <warn@@Base+0x35640>
  430078:	add	x0, x0, #0xcb0
  43007c:	ret
  430080:	adrp	x0, 485000 <warn@@Base+0x35640>
  430084:	add	x0, x0, #0xca0
  430088:	ret
  43008c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430090:	add	x0, x0, #0xc90
  430094:	ret
  430098:	adrp	x0, 485000 <warn@@Base+0x35640>
  43009c:	add	x0, x0, #0xc80
  4300a0:	ret
  4300a4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300a8:	add	x0, x0, #0xc70
  4300ac:	ret
  4300b0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300b4:	add	x0, x0, #0xc60
  4300b8:	ret
  4300bc:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300c0:	add	x0, x0, #0xc50
  4300c4:	ret
  4300c8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300cc:	add	x0, x0, #0xc40
  4300d0:	ret
  4300d4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300d8:	add	x0, x0, #0xc30
  4300dc:	ret
  4300e0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300e4:	add	x0, x0, #0xc20
  4300e8:	ret
  4300ec:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300f0:	add	x0, x0, #0xc10
  4300f4:	ret
  4300f8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4300fc:	add	x0, x0, #0xc00
  430100:	ret
  430104:	adrp	x0, 485000 <warn@@Base+0x35640>
  430108:	add	x0, x0, #0xbf0
  43010c:	ret
  430110:	adrp	x0, 485000 <warn@@Base+0x35640>
  430114:	add	x0, x0, #0xbe0
  430118:	ret
  43011c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430120:	add	x0, x0, #0xbd0
  430124:	ret
  430128:	adrp	x0, 485000 <warn@@Base+0x35640>
  43012c:	add	x0, x0, #0xbc0
  430130:	ret
  430134:	adrp	x0, 485000 <warn@@Base+0x35640>
  430138:	add	x0, x0, #0xbb0
  43013c:	ret
  430140:	adrp	x0, 485000 <warn@@Base+0x35640>
  430144:	add	x0, x0, #0xba0
  430148:	ret
  43014c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430150:	add	x0, x0, #0xb90
  430154:	ret
  430158:	adrp	x0, 485000 <warn@@Base+0x35640>
  43015c:	add	x0, x0, #0xb80
  430160:	ret
  430164:	adrp	x0, 485000 <warn@@Base+0x35640>
  430168:	add	x0, x0, #0xb70
  43016c:	ret
  430170:	adrp	x0, 485000 <warn@@Base+0x35640>
  430174:	add	x0, x0, #0xb60
  430178:	ret
  43017c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430180:	add	x0, x0, #0xb50
  430184:	ret
  430188:	adrp	x0, 485000 <warn@@Base+0x35640>
  43018c:	add	x0, x0, #0xb40
  430190:	ret
  430194:	adrp	x0, 485000 <warn@@Base+0x35640>
  430198:	add	x0, x0, #0xb30
  43019c:	ret
  4301a0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301a4:	add	x0, x0, #0xb20
  4301a8:	ret
  4301ac:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301b0:	add	x0, x0, #0xb18
  4301b4:	ret
  4301b8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301bc:	add	x0, x0, #0xb10
  4301c0:	ret
  4301c4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301c8:	add	x0, x0, #0xb00
  4301cc:	ret
  4301d0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301d4:	add	x0, x0, #0xaf0
  4301d8:	ret
  4301dc:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301e0:	add	x0, x0, #0xae0
  4301e4:	ret
  4301e8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301ec:	add	x0, x0, #0xad0
  4301f0:	ret
  4301f4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4301f8:	add	x0, x0, #0xac0
  4301fc:	ret
  430200:	adrp	x0, 485000 <warn@@Base+0x35640>
  430204:	add	x0, x0, #0xab0
  430208:	ret
  43020c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430210:	add	x0, x0, #0xaa0
  430214:	ret
  430218:	adrp	x0, 485000 <warn@@Base+0x35640>
  43021c:	add	x0, x0, #0xa90
  430220:	ret
  430224:	adrp	x0, 485000 <warn@@Base+0x35640>
  430228:	add	x0, x0, #0xa80
  43022c:	ret
  430230:	adrp	x0, 485000 <warn@@Base+0x35640>
  430234:	add	x0, x0, #0xa70
  430238:	ret
  43023c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430240:	add	x0, x0, #0xa60
  430244:	ret
  430248:	adrp	x0, 485000 <warn@@Base+0x35640>
  43024c:	add	x0, x0, #0xa50
  430250:	ret
  430254:	adrp	x0, 485000 <warn@@Base+0x35640>
  430258:	add	x0, x0, #0xa40
  43025c:	ret
  430260:	adrp	x0, 485000 <warn@@Base+0x35640>
  430264:	add	x0, x0, #0xa30
  430268:	ret
  43026c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430270:	add	x0, x0, #0xa20
  430274:	ret
  430278:	adrp	x0, 485000 <warn@@Base+0x35640>
  43027c:	add	x0, x0, #0xa10
  430280:	ret
  430284:	adrp	x0, 485000 <warn@@Base+0x35640>
  430288:	add	x0, x0, #0xa00
  43028c:	ret
  430290:	adrp	x0, 485000 <warn@@Base+0x35640>
  430294:	add	x0, x0, #0x9f0
  430298:	ret
  43029c:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302a0:	add	x0, x0, #0x9e0
  4302a4:	ret
  4302a8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302ac:	add	x0, x0, #0x9d0
  4302b0:	ret
  4302b4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302b8:	add	x0, x0, #0x9c0
  4302bc:	ret
  4302c0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302c4:	add	x0, x0, #0x9b0
  4302c8:	ret
  4302cc:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302d0:	add	x0, x0, #0x9a0
  4302d4:	ret
  4302d8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302dc:	add	x0, x0, #0x990
  4302e0:	ret
  4302e4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302e8:	add	x0, x0, #0x980
  4302ec:	ret
  4302f0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4302f4:	add	x0, x0, #0x970
  4302f8:	ret
  4302fc:	adrp	x0, 485000 <warn@@Base+0x35640>
  430300:	add	x0, x0, #0x960
  430304:	ret
  430308:	adrp	x0, 485000 <warn@@Base+0x35640>
  43030c:	add	x0, x0, #0x950
  430310:	ret
  430314:	adrp	x0, 485000 <warn@@Base+0x35640>
  430318:	add	x0, x0, #0x940
  43031c:	ret
  430320:	adrp	x0, 485000 <warn@@Base+0x35640>
  430324:	add	x0, x0, #0x930
  430328:	ret
  43032c:	stp	x29, x30, [sp, #-32]!
  430330:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  430334:	add	x0, x0, #0x760
  430338:	mov	x29, sp
  43033c:	str	x19, [sp, #16]
  430340:	add	x19, x0, #0x20
  430344:	mov	x0, x19
  430348:	mov	x1, #0xa                   	// #10
  43034c:	adrp	x2, 485000 <warn@@Base+0x35640>
  430350:	add	x2, x2, #0xd58
  430354:	bl	4019e0 <snprintf@plt>
  430358:	mov	x0, x19
  43035c:	ldr	x19, [sp, #16]
  430360:	ldp	x29, x30, [sp], #32
  430364:	ret
  430368:	adrp	x0, 485000 <warn@@Base+0x35640>
  43036c:	add	x0, x0, #0x918
  430370:	ret
  430374:	adrp	x0, 485000 <warn@@Base+0x35640>
  430378:	add	x0, x0, #0x910
  43037c:	ret
  430380:	adrp	x0, 485000 <warn@@Base+0x35640>
  430384:	add	x0, x0, #0x908
  430388:	ret
  43038c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430390:	add	x0, x0, #0x8f8
  430394:	ret
  430398:	adrp	x0, 485000 <warn@@Base+0x35640>
  43039c:	add	x0, x0, #0x8e8
  4303a0:	ret
  4303a4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303a8:	add	x0, x0, #0x8e0
  4303ac:	ret
  4303b0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303b4:	add	x0, x0, #0x8d8
  4303b8:	ret
  4303bc:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303c0:	add	x0, x0, #0x8d0
  4303c4:	ret
  4303c8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303cc:	add	x0, x0, #0x8c8
  4303d0:	ret
  4303d4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303d8:	add	x0, x0, #0x8c0
  4303dc:	ret
  4303e0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303e4:	add	x0, x0, #0x120
  4303e8:	ret
  4303ec:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303f0:	add	x0, x0, #0x118
  4303f4:	ret
  4303f8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4303fc:	add	x0, x0, #0x110
  430400:	ret
  430404:	adrp	x0, 485000 <warn@@Base+0x35640>
  430408:	add	x0, x0, #0x108
  43040c:	ret
  430410:	adrp	x0, 485000 <warn@@Base+0x35640>
  430414:	add	x0, x0, #0x100
  430418:	ret
  43041c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430420:	add	x0, x0, #0xf0
  430424:	ret
  430428:	adrp	x0, 485000 <warn@@Base+0x35640>
  43042c:	add	x0, x0, #0xe8
  430430:	ret
  430434:	adrp	x0, 485000 <warn@@Base+0x35640>
  430438:	add	x0, x0, #0xe0
  43043c:	ret
  430440:	adrp	x0, 485000 <warn@@Base+0x35640>
  430444:	add	x0, x0, #0xd0
  430448:	ret
  43044c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430450:	add	x0, x0, #0xc8
  430454:	ret
  430458:	adrp	x0, 485000 <warn@@Base+0x35640>
  43045c:	add	x0, x0, #0x890
  430460:	ret
  430464:	adrp	x0, 485000 <warn@@Base+0x35640>
  430468:	add	x0, x0, #0x888
  43046c:	ret
  430470:	adrp	x0, 485000 <warn@@Base+0x35640>
  430474:	add	x0, x0, #0x880
  430478:	ret
  43047c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430480:	add	x0, x0, #0x878
  430484:	ret
  430488:	adrp	x0, 485000 <warn@@Base+0x35640>
  43048c:	add	x0, x0, #0x870
  430490:	ret
  430494:	adrp	x0, 485000 <warn@@Base+0x35640>
  430498:	add	x0, x0, #0x868
  43049c:	ret
  4304a0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304a4:	add	x0, x0, #0x858
  4304a8:	ret
  4304ac:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304b0:	add	x0, x0, #0x88
  4304b4:	ret
  4304b8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304bc:	add	x0, x0, #0x78
  4304c0:	ret
  4304c4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304c8:	add	x0, x0, #0x68
  4304cc:	ret
  4304d0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304d4:	add	x0, x0, #0x328
  4304d8:	ret
  4304dc:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304e0:	add	x0, x0, #0x318
  4304e4:	ret
  4304e8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304ec:	add	x0, x0, #0x308
  4304f0:	ret
  4304f4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4304f8:	add	x0, x0, #0x2f8
  4304fc:	ret
  430500:	adrp	x0, 485000 <warn@@Base+0x35640>
  430504:	add	x0, x0, #0x2e8
  430508:	ret
  43050c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430510:	add	x0, x0, #0x2d8
  430514:	ret
  430518:	adrp	x0, 485000 <warn@@Base+0x35640>
  43051c:	add	x0, x0, #0x2c8
  430520:	ret
  430524:	adrp	x0, 485000 <warn@@Base+0x35640>
  430528:	add	x0, x0, #0x2b8
  43052c:	ret
  430530:	adrp	x0, 485000 <warn@@Base+0x35640>
  430534:	add	x0, x0, #0x2a8
  430538:	ret
  43053c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430540:	add	x0, x0, #0x298
  430544:	ret
  430548:	adrp	x0, 485000 <warn@@Base+0x35640>
  43054c:	add	x0, x0, #0x288
  430550:	ret
  430554:	adrp	x0, 485000 <warn@@Base+0x35640>
  430558:	add	x0, x0, #0x278
  43055c:	ret
  430560:	adrp	x0, 485000 <warn@@Base+0x35640>
  430564:	add	x0, x0, #0x268
  430568:	ret
  43056c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430570:	add	x0, x0, #0x258
  430574:	ret
  430578:	adrp	x0, 485000 <warn@@Base+0x35640>
  43057c:	add	x0, x0, #0x248
  430580:	ret
  430584:	adrp	x0, 485000 <warn@@Base+0x35640>
  430588:	add	x0, x0, #0x238
  43058c:	ret
  430590:	adrp	x0, 485000 <warn@@Base+0x35640>
  430594:	add	x0, x0, #0x228
  430598:	ret
  43059c:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305a0:	add	x0, x0, #0x218
  4305a4:	ret
  4305a8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305ac:	add	x0, x0, #0x208
  4305b0:	ret
  4305b4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305b8:	add	x0, x0, #0x1f8
  4305bc:	ret
  4305c0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305c4:	add	x0, x0, #0x1e8
  4305c8:	ret
  4305cc:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305d0:	add	x0, x0, #0x1d8
  4305d4:	ret
  4305d8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305dc:	add	x0, x0, #0x1c8
  4305e0:	ret
  4305e4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305e8:	add	x0, x0, #0x1b8
  4305ec:	ret
  4305f0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4305f4:	add	x0, x0, #0x1a8
  4305f8:	ret
  4305fc:	adrp	x0, 485000 <warn@@Base+0x35640>
  430600:	add	x0, x0, #0x198
  430604:	ret
  430608:	adrp	x0, 485000 <warn@@Base+0x35640>
  43060c:	add	x0, x0, #0x188
  430610:	ret
  430614:	adrp	x0, 485000 <warn@@Base+0x35640>
  430618:	add	x0, x0, #0x178
  43061c:	ret
  430620:	adrp	x0, 485000 <warn@@Base+0x35640>
  430624:	add	x0, x0, #0x168
  430628:	ret
  43062c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430630:	add	x0, x0, #0x848
  430634:	ret
  430638:	adrp	x0, 485000 <warn@@Base+0x35640>
  43063c:	add	x0, x0, #0x840
  430640:	ret
  430644:	adrp	x0, 485000 <warn@@Base+0x35640>
  430648:	add	x0, x0, #0x838
  43064c:	ret
  430650:	adrp	x0, 485000 <warn@@Base+0x35640>
  430654:	add	x0, x0, #0x830
  430658:	ret
  43065c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430660:	add	x0, x0, #0x828
  430664:	ret
  430668:	adrp	x0, 485000 <warn@@Base+0x35640>
  43066c:	add	x0, x0, #0xc0
  430670:	ret
  430674:	adrp	x0, 485000 <warn@@Base+0x35640>
  430678:	add	x0, x0, #0xb8
  43067c:	ret
  430680:	adrp	x0, 485000 <warn@@Base+0x35640>
  430684:	add	x0, x0, #0xb0
  430688:	ret
  43068c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430690:	add	x0, x0, #0xa8
  430694:	ret
  430698:	adrp	x0, 485000 <warn@@Base+0x35640>
  43069c:	add	x0, x0, #0xa0
  4306a0:	ret
  4306a4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306a8:	add	x0, x0, #0x98
  4306ac:	ret
  4306b0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306b4:	add	x0, x0, #0x820
  4306b8:	ret
  4306bc:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306c0:	add	x0, x0, #0x818
  4306c4:	ret
  4306c8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306cc:	add	x0, x0, #0x810
  4306d0:	ret
  4306d4:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306d8:	add	x0, x0, #0x808
  4306dc:	ret
  4306e0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306e4:	add	x0, x0, #0x7f8
  4306e8:	ret
  4306ec:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306f0:	add	x0, x0, #0x7e8
  4306f4:	ret
  4306f8:	adrp	x0, 485000 <warn@@Base+0x35640>
  4306fc:	add	x0, x0, #0x7d8
  430700:	ret
  430704:	adrp	x0, 485000 <warn@@Base+0x35640>
  430708:	add	x0, x0, #0x7c8
  43070c:	ret
  430710:	adrp	x0, 485000 <warn@@Base+0x35640>
  430714:	add	x0, x0, #0x7b8
  430718:	ret
  43071c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430720:	add	x0, x0, #0x7a8
  430724:	ret
  430728:	adrp	x0, 485000 <warn@@Base+0x35640>
  43072c:	add	x0, x0, #0x798
  430730:	ret
  430734:	adrp	x0, 485000 <warn@@Base+0x35640>
  430738:	add	x0, x0, #0x788
  43073c:	ret
  430740:	adrp	x0, 485000 <warn@@Base+0x35640>
  430744:	add	x0, x0, #0x778
  430748:	ret
  43074c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430750:	add	x0, x0, #0x768
  430754:	ret
  430758:	adrp	x0, 485000 <warn@@Base+0x35640>
  43075c:	add	x0, x0, #0x758
  430760:	ret
  430764:	adrp	x0, 485000 <warn@@Base+0x35640>
  430768:	add	x0, x0, #0x748
  43076c:	ret
  430770:	adrp	x0, 485000 <warn@@Base+0x35640>
  430774:	add	x0, x0, #0x738
  430778:	ret
  43077c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430780:	add	x0, x0, #0x728
  430784:	ret
  430788:	adrp	x0, 485000 <warn@@Base+0x35640>
  43078c:	add	x0, x0, #0x718
  430790:	ret
  430794:	adrp	x0, 485000 <warn@@Base+0x35640>
  430798:	add	x0, x0, #0x158
  43079c:	ret
  4307a0:	adrp	x0, 485000 <warn@@Base+0x35640>
  4307a4:	add	x0, x0, #0xd10
  4307a8:	ret
  4307ac:	nop
  4307b0:	stp	x29, x30, [sp, #-48]!
  4307b4:	mov	x29, sp
  4307b8:	stp	x19, x20, [sp, #16]
  4307bc:	mov	w20, w0
  4307c0:	mov	x19, x1
  4307c4:	str	x21, [sp, #32]
  4307c8:	bl	42cea8 <ferror@plt+0x2b168>
  4307cc:	cbnz	w0, 43083c <ferror@plt+0x2eafc>
  4307d0:	mov	w21, w0
  4307d4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4307d8:	ldr	w0, [x0, #852]
  4307dc:	cbz	w0, 430828 <ferror@plt+0x2eae8>
  4307e0:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4307e4:	ldr	x19, [x0, #1936]
  4307e8:	cbnz	x19, 4307f8 <ferror@plt+0x2eab8>
  4307ec:	b	430828 <ferror@plt+0x2eae8>
  4307f0:	ldr	x19, [x19, #16]
  4307f4:	cbz	x19, 430828 <ferror@plt+0x2eae8>
  4307f8:	ldr	x1, [x19]
  4307fc:	mov	w0, w20
  430800:	bl	42cea8 <ferror@plt+0x2b168>
  430804:	cbz	w0, 4307f0 <ferror@plt+0x2eab0>
  430808:	ubfiz	x0, x20, #3, #32
  43080c:	adrp	x1, 4ab000 <warn@@Base+0x5b640>
  430810:	sub	x20, x0, w20, uxtw
  430814:	add	x0, x1, #0x198
  430818:	ldr	x1, [x19, #8]
  43081c:	add	x20, x0, x20, lsl #4
  430820:	mov	w21, #0x1                   	// #1
  430824:	str	x1, [x20, #24]
  430828:	mov	w0, w21
  43082c:	ldp	x19, x20, [sp, #16]
  430830:	ldr	x21, [sp, #32]
  430834:	ldp	x29, x30, [sp], #48
  430838:	ret
  43083c:	mov	w3, w20
  430840:	ubfiz	x2, x20, #3, #32
  430844:	sub	x2, x2, x3
  430848:	adrp	x1, 4ab000 <warn@@Base+0x5b640>
  43084c:	add	x1, x1, #0x198
  430850:	mov	w21, #0x1                   	// #1
  430854:	add	x2, x1, x2, lsl #4
  430858:	ldr	x0, [x2, #24]
  43085c:	cbnz	x0, 430828 <ferror@plt+0x2eae8>
  430860:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  430864:	ldr	x2, [x0, #1936]
  430868:	cbnz	x2, 430878 <ferror@plt+0x2eb38>
  43086c:	b	430828 <ferror@plt+0x2eae8>
  430870:	ldr	x2, [x2, #16]
  430874:	cbz	x2, 4308a0 <ferror@plt+0x2eb60>
  430878:	ldr	x0, [x2]
  43087c:	cmp	x0, x19
  430880:	b.ne	430870 <ferror@plt+0x2eb30>  // b.any
  430884:	lsl	x0, x3, #3
  430888:	mov	w21, #0x1                   	// #1
  43088c:	sub	x3, x0, x3
  430890:	ldr	x0, [x2, #8]
  430894:	add	x1, x1, x3, lsl #4
  430898:	str	x0, [x1, #24]
  43089c:	b	430828 <ferror@plt+0x2eae8>
  4308a0:	mov	w21, #0x1                   	// #1
  4308a4:	b	430828 <ferror@plt+0x2eae8>
  4308a8:	stp	x29, x30, [sp, #-16]!
  4308ac:	mov	x29, sp
  4308b0:	tbnz	w0, #0, 4308dc <ferror@plt+0x2eb9c>
  4308b4:	tbnz	w0, #1, 4308c0 <ferror@plt+0x2eb80>
  4308b8:	ldp	x29, x30, [sp], #16
  4308bc:	ret
  4308c0:	mov	w2, #0x5                   	// #5
  4308c4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4308c8:	mov	x0, #0x0                   	// #0
  4308cc:	add	x1, x1, #0xf8
  4308d0:	bl	401c70 <dcgettext@plt>
  4308d4:	ldp	x29, x30, [sp], #16
  4308d8:	b	44f3e8 <error@@Base>
  4308dc:	mov	w2, #0x5                   	// #5
  4308e0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4308e4:	mov	x0, #0x0                   	// #0
  4308e8:	add	x1, x1, #0xe0
  4308ec:	bl	401c70 <dcgettext@plt>
  4308f0:	ldp	x29, x30, [sp], #16
  4308f4:	b	44f3e8 <error@@Base>
  4308f8:	stp	x29, x30, [sp, #-32]!
  4308fc:	mov	x29, sp
  430900:	str	x19, [sp, #16]
  430904:	mov	x19, x0
  430908:	ldr	x0, [x0, #48]
  43090c:	cbz	x0, 430920 <ferror@plt+0x2ebe0>
  430910:	mov	w0, #0x1                   	// #1
  430914:	ldr	x19, [sp, #16]
  430918:	ldp	x29, x30, [sp], #32
  43091c:	ret
  430920:	mov	w2, #0x5                   	// #5
  430924:	adrp	x1, 485000 <warn@@Base+0x35640>
  430928:	add	x1, x1, #0xd60
  43092c:	bl	401c70 <dcgettext@plt>
  430930:	ldr	x1, [x19, #16]
  430934:	bl	401cc0 <printf@plt>
  430938:	mov	w0, #0x0                   	// #0
  43093c:	ldr	x19, [sp, #16]
  430940:	ldp	x29, x30, [sp], #32
  430944:	ret
  430948:	cbz	x0, 4309a0 <ferror@plt+0x2ec60>
  43094c:	stp	x29, x30, [sp, #-32]!
  430950:	mov	x29, sp
  430954:	stp	x19, x20, [sp, #16]
  430958:	mov	x19, x0
  43095c:	mov	x0, #0x2001                	// #8193
  430960:	cmp	x19, x0
  430964:	b.eq	430988 <ferror@plt+0x2ec48>  // b.none
  430968:	mov	w0, w19
  43096c:	bl	451ee0 <warn@@Base+0x2520>
  430970:	mov	x1, x0
  430974:	cbz	x0, 4309b0 <ferror@plt+0x2ec70>
  430978:	mov	x0, x1
  43097c:	ldp	x19, x20, [sp, #16]
  430980:	ldp	x29, x30, [sp], #32
  430984:	ret
  430988:	adrp	x1, 485000 <warn@@Base+0x35640>
  43098c:	add	x1, x1, #0xd90
  430990:	mov	x0, x1
  430994:	ldp	x19, x20, [sp, #16]
  430998:	ldp	x29, x30, [sp], #32
  43099c:	ret
  4309a0:	adrp	x1, 485000 <warn@@Base+0x35640>
  4309a4:	add	x1, x1, #0xd80
  4309a8:	mov	x0, x1
  4309ac:	ret
  4309b0:	mov	w2, #0x5                   	// #5
  4309b4:	adrp	x1, 485000 <warn@@Base+0x35640>
  4309b8:	add	x1, x1, #0xdb8
  4309bc:	bl	401c70 <dcgettext@plt>
  4309c0:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4309c4:	add	x1, x1, #0x760
  4309c8:	add	x20, x1, #0x40
  4309cc:	mov	x2, x0
  4309d0:	mov	x1, #0x64                  	// #100
  4309d4:	mov	x3, x19
  4309d8:	mov	x0, x20
  4309dc:	bl	4019e0 <snprintf@plt>
  4309e0:	mov	x1, x20
  4309e4:	b	430978 <ferror@plt+0x2ec38>
  4309e8:	cbnz	x0, 4309fc <ferror@plt+0x2ecbc>
  4309ec:	adrp	x1, 485000 <warn@@Base+0x35640>
  4309f0:	add	x1, x1, #0xdd0
  4309f4:	mov	x0, x1
  4309f8:	ret
  4309fc:	stp	x29, x30, [sp, #-32]!
  430a00:	mov	x29, sp
  430a04:	stp	x19, x20, [sp, #16]
  430a08:	mov	x20, x0
  430a0c:	bl	451c38 <warn@@Base+0x2278>
  430a10:	mov	x1, x0
  430a14:	cbz	x0, 430a28 <ferror@plt+0x2ece8>
  430a18:	mov	x0, x1
  430a1c:	ldp	x19, x20, [sp, #16]
  430a20:	ldp	x29, x30, [sp], #32
  430a24:	ret
  430a28:	mov	w2, #0x5                   	// #5
  430a2c:	adrp	x1, 485000 <warn@@Base+0x35640>
  430a30:	add	x1, x1, #0xde8
  430a34:	bl	401c70 <dcgettext@plt>
  430a38:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  430a3c:	add	x1, x1, #0x760
  430a40:	add	x19, x1, #0xb0
  430a44:	mov	x2, x0
  430a48:	mov	x1, #0x64                  	// #100
  430a4c:	mov	x3, x20
  430a50:	mov	x0, x19
  430a54:	bl	4019e0 <snprintf@plt>
  430a58:	mov	x1, x19
  430a5c:	b	430a18 <ferror@plt+0x2ecd8>
  430a60:	stp	x29, x30, [sp, #-80]!
  430a64:	mov	x29, sp
  430a68:	stp	x19, x20, [sp, #16]
  430a6c:	mov	w19, w1
  430a70:	and	w1, w1, #0x7
  430a74:	stp	x21, x22, [sp, #32]
  430a78:	sub	w1, w1, #0x2
  430a7c:	mov	x20, x4
  430a80:	stp	x23, x24, [sp, #48]
  430a84:	cmp	w1, #0x2
  430a88:	mov	x24, x2
  430a8c:	stp	x25, x26, [sp, #64]
  430a90:	mov	x23, x3
  430a94:	mov	x26, x0
  430a98:	ldr	x22, [x0]
  430a9c:	b.hi	430b10 <ferror@plt+0x2edd0>  // b.pmore
  430aa0:	adrp	x2, 48d000 <warn@@Base+0x3d640>
  430aa4:	add	x2, x2, #0x960
  430aa8:	add	x2, x2, #0xa00
  430aac:	ldr	w21, [x2, w1, uxtw #2]
  430ab0:	adrp	x1, 485000 <warn@@Base+0x35640>
  430ab4:	add	x1, x1, #0xe00
  430ab8:	add	x25, x22, w21, uxtw
  430abc:	cmp	x25, x20
  430ac0:	b.cs	430b2c <ferror@plt+0x2edec>  // b.hs, b.nlast
  430ac4:	cmp	w21, #0x8
  430ac8:	b.hi	430b84 <ferror@plt+0x2ee44>  // b.pmore
  430acc:	cbz	w21, 430bc0 <ferror@plt+0x2ee80>
  430ad0:	tbnz	w19, #3, 430b74 <ferror@plt+0x2ee34>
  430ad4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  430ad8:	mov	w1, w21
  430adc:	mov	x0, x22
  430ae0:	ldr	x2, [x2, #920]
  430ae4:	blr	x2
  430ae8:	and	w19, w19, #0x70
  430aec:	cmp	w19, #0x10
  430af0:	b.eq	430b5c <ferror@plt+0x2ee1c>  // b.none
  430af4:	str	x25, [x26]
  430af8:	ldp	x19, x20, [sp, #16]
  430afc:	ldp	x21, x22, [sp, #32]
  430b00:	ldp	x23, x24, [sp, #48]
  430b04:	ldp	x25, x26, [sp, #64]
  430b08:	ldp	x29, x30, [sp], #80
  430b0c:	ret
  430b10:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  430b14:	adrp	x1, 485000 <warn@@Base+0x35640>
  430b18:	add	x1, x1, #0xe00
  430b1c:	ldr	w21, [x0, #868]
  430b20:	add	x25, x22, w21, uxtw
  430b24:	cmp	x25, x20
  430b28:	b.cc	430ac4 <ferror@plt+0x2ed84>  // b.lo, b.ul, b.last
  430b2c:	mov	w2, #0x5                   	// #5
  430b30:	mov	x0, #0x0                   	// #0
  430b34:	bl	401c70 <dcgettext@plt>
  430b38:	bl	44f9c0 <warn@@Base>
  430b3c:	str	x20, [x26]
  430b40:	mov	x0, #0x0                   	// #0
  430b44:	ldp	x19, x20, [sp, #16]
  430b48:	ldp	x21, x22, [sp, #32]
  430b4c:	ldp	x23, x24, [sp, #48]
  430b50:	ldp	x25, x26, [sp, #64]
  430b54:	ldp	x29, x30, [sp], #80
  430b58:	ret
  430b5c:	ldr	x2, [x24]
  430b60:	ldr	x1, [x23]
  430b64:	sub	x22, x22, x2
  430b68:	add	x22, x22, x1
  430b6c:	add	x0, x0, x22
  430b70:	b	430af4 <ferror@plt+0x2edb4>
  430b74:	mov	w1, w21
  430b78:	mov	x0, x22
  430b7c:	bl	44fd98 <warn@@Base+0x3d8>
  430b80:	b	430ae8 <ferror@plt+0x2eda8>
  430b84:	mov	w2, #0x5                   	// #5
  430b88:	adrp	x1, 485000 <warn@@Base+0x35640>
  430b8c:	mov	x0, #0x0                   	// #0
  430b90:	add	x1, x1, #0xe30
  430b94:	bl	401c70 <dcgettext@plt>
  430b98:	mov	w1, w21
  430b9c:	bl	44f9c0 <warn@@Base>
  430ba0:	str	x20, [x26]
  430ba4:	mov	x0, #0x0                   	// #0
  430ba8:	ldp	x19, x20, [sp, #16]
  430bac:	ldp	x21, x22, [sp, #32]
  430bb0:	ldp	x23, x24, [sp, #48]
  430bb4:	ldp	x25, x26, [sp, #64]
  430bb8:	ldp	x29, x30, [sp], #80
  430bbc:	ret
  430bc0:	adrp	x1, 485000 <warn@@Base+0x35640>
  430bc4:	add	x1, x1, #0xe60
  430bc8:	mov	w2, #0x5                   	// #5
  430bcc:	mov	x0, #0x0                   	// #0
  430bd0:	bl	401c70 <dcgettext@plt>
  430bd4:	bl	44f9c0 <warn@@Base>
  430bd8:	str	x20, [x26]
  430bdc:	mov	x0, #0x0                   	// #0
  430be0:	b	430b44 <ferror@plt+0x2ee04>
  430be4:	nop
  430be8:	stp	x29, x30, [sp, #-128]!
  430bec:	mov	x29, sp
  430bf0:	stp	x19, x20, [sp, #16]
  430bf4:	mov	x19, x1
  430bf8:	mov	x20, x4
  430bfc:	stp	x21, x22, [sp, #32]
  430c00:	mov	x1, x4
  430c04:	mov	x22, x0
  430c08:	stp	x27, x28, [sp, #80]
  430c0c:	mov	x21, x3
  430c10:	mov	x0, x19
  430c14:	blr	x2
  430c18:	mov	x28, x0
  430c1c:	cbz	x0, 430ddc <ferror@plt+0x2f09c>
  430c20:	mov	x0, x22
  430c24:	stp	x23, x24, [sp, #48]
  430c28:	bl	453860 <warn@@Base+0x3ea0>
  430c2c:	mov	x27, x0
  430c30:	bl	401900 <strlen@plt>
  430c34:	mov	x19, x0
  430c38:	b	430c4c <ferror@plt+0x2ef0c>
  430c3c:	ldrb	w2, [x27, x1]
  430c40:	cmp	w2, #0x2f
  430c44:	b.eq	430d64 <ferror@plt+0x2f024>  // b.none
  430c48:	mov	x19, x1
  430c4c:	sub	x1, x19, #0x1
  430c50:	cbnz	x19, 430c3c <ferror@plt+0x2eefc>
  430c54:	mov	x0, x27
  430c58:	strb	wzr, [x0]
  430c5c:	mov	x0, x28
  430c60:	bl	401900 <strlen@plt>
  430c64:	add	x19, x19, x0
  430c68:	mov	x23, x0
  430c6c:	add	x0, x19, #0x33
  430c70:	bl	401a30 <malloc@plt>
  430c74:	mov	x19, x0
  430c78:	cbz	x0, 431058 <ferror@plt+0x2f318>
  430c7c:	add	x2, x23, #0x1
  430c80:	mov	x1, x28
  430c84:	bl	4018d0 <memcpy@plt>
  430c88:	mov	x1, x20
  430c8c:	mov	x0, x19
  430c90:	blr	x21
  430c94:	cbnz	w0, 430cf0 <ferror@plt+0x2efb0>
  430c98:	mov	x2, x28
  430c9c:	adrp	x23, 485000 <warn@@Base+0x35640>
  430ca0:	add	x23, x23, #0xeb8
  430ca4:	mov	x0, x19
  430ca8:	mov	x1, x23
  430cac:	bl	401980 <sprintf@plt>
  430cb0:	mov	x1, x20
  430cb4:	mov	x0, x19
  430cb8:	blr	x21
  430cbc:	cbnz	w0, 430cf0 <ferror@plt+0x2efb0>
  430cc0:	mov	x3, x28
  430cc4:	mov	x2, x27
  430cc8:	adrp	x24, 48a000 <warn@@Base+0x3a640>
  430ccc:	add	x24, x24, #0x9f8
  430cd0:	mov	x1, x24
  430cd4:	mov	x0, x19
  430cd8:	bl	401980 <sprintf@plt>
  430cdc:	mov	x1, x20
  430ce0:	mov	x0, x19
  430ce4:	blr	x21
  430ce8:	cbz	w0, 430d6c <ferror@plt+0x2f02c>
  430cec:	nop
  430cf0:	mov	x0, x27
  430cf4:	bl	401bc0 <free@plt>
  430cf8:	mov	x0, x19
  430cfc:	bl	42d140 <ferror@plt+0x2b400>
  430d00:	mov	x28, x0
  430d04:	cbz	x0, 430dfc <ferror@plt+0x2f0bc>
  430d08:	mov	w2, #0x5                   	// #5
  430d0c:	adrp	x1, 485000 <warn@@Base+0x35640>
  430d10:	mov	x0, #0x0                   	// #0
  430d14:	add	x1, x1, #0xf90
  430d18:	bl	401c70 <dcgettext@plt>
  430d1c:	mov	x2, x19
  430d20:	mov	x1, x22
  430d24:	bl	401cc0 <printf@plt>
  430d28:	mov	x0, #0x18                  	// #24
  430d2c:	bl	4539a0 <warn@@Base+0x3fe0>
  430d30:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  430d34:	add	x1, x1, #0x760
  430d38:	ldp	x23, x24, [sp, #48]
  430d3c:	stp	x28, x19, [x0]
  430d40:	ldr	x2, [x1, #48]
  430d44:	str	x2, [x0, #16]
  430d48:	str	x0, [x1, #48]
  430d4c:	mov	x0, x28
  430d50:	ldp	x19, x20, [sp, #16]
  430d54:	ldp	x21, x22, [sp, #32]
  430d58:	ldp	x27, x28, [sp, #80]
  430d5c:	ldp	x29, x30, [sp], #128
  430d60:	ret
  430d64:	add	x0, x27, x19
  430d68:	b	430c58 <ferror@plt+0x2ef18>
  430d6c:	mov	x3, x28
  430d70:	mov	x2, x27
  430d74:	stp	x25, x26, [sp, #64]
  430d78:	adrp	x25, 485000 <warn@@Base+0x35640>
  430d7c:	add	x25, x25, #0xec8
  430d80:	mov	x1, x25
  430d84:	mov	x0, x19
  430d88:	bl	401980 <sprintf@plt>
  430d8c:	mov	x1, x20
  430d90:	mov	x0, x19
  430d94:	blr	x21
  430d98:	cbnz	w0, 430dd4 <ferror@plt+0x2f094>
  430d9c:	adrp	x26, 485000 <warn@@Base+0x35640>
  430da0:	add	x26, x26, #0xed8
  430da4:	mov	x2, x26
  430da8:	mov	x3, x28
  430dac:	adrp	x0, 485000 <warn@@Base+0x35640>
  430db0:	add	x0, x0, #0xee8
  430db4:	mov	x1, x0
  430db8:	str	x0, [sp, #104]
  430dbc:	mov	x0, x19
  430dc0:	bl	401980 <sprintf@plt>
  430dc4:	mov	x1, x20
  430dc8:	mov	x0, x19
  430dcc:	blr	x21
  430dd0:	cbz	w0, 430e24 <ferror@plt+0x2f0e4>
  430dd4:	ldp	x25, x26, [sp, #64]
  430dd8:	b	430cf0 <ferror@plt+0x2efb0>
  430ddc:	adrp	x1, 485000 <warn@@Base+0x35640>
  430de0:	mov	w2, #0x5                   	// #5
  430de4:	add	x1, x1, #0xe88
  430de8:	bl	401c70 <dcgettext@plt>
  430dec:	ldr	x1, [x19, #16]
  430df0:	cbz	x1, 43104c <ferror@plt+0x2f30c>
  430df4:	bl	44f9c0 <warn@@Base>
  430df8:	b	430d4c <ferror@plt+0x2f00c>
  430dfc:	mov	w2, #0x5                   	// #5
  430e00:	adrp	x1, 485000 <warn@@Base+0x35640>
  430e04:	add	x1, x1, #0xf68
  430e08:	bl	401c70 <dcgettext@plt>
  430e0c:	mov	x1, x19
  430e10:	bl	44f9c0 <warn@@Base>
  430e14:	mov	x0, x19
  430e18:	bl	401bc0 <free@plt>
  430e1c:	ldp	x23, x24, [sp, #48]
  430e20:	b	430d4c <ferror@plt+0x2f00c>
  430e24:	adrp	x0, 485000 <warn@@Base+0x35640>
  430e28:	add	x5, x0, #0xef0
  430e2c:	mov	x4, x28
  430e30:	mov	x3, x27
  430e34:	mov	x2, x26
  430e38:	mov	x1, x5
  430e3c:	mov	x0, x19
  430e40:	str	x5, [sp, #112]
  430e44:	bl	401980 <sprintf@plt>
  430e48:	mov	x1, x20
  430e4c:	mov	x0, x19
  430e50:	blr	x21
  430e54:	cbnz	w0, 430dd4 <ferror@plt+0x2f094>
  430e58:	ldr	x1, [sp, #104]
  430e5c:	adrp	x0, 485000 <warn@@Base+0x35640>
  430e60:	mov	x3, x28
  430e64:	add	x2, x0, #0xf00
  430e68:	mov	x0, x19
  430e6c:	str	x2, [sp, #120]
  430e70:	bl	401980 <sprintf@plt>
  430e74:	mov	x1, x20
  430e78:	mov	x0, x19
  430e7c:	blr	x21
  430e80:	cbnz	w0, 430dd4 <ferror@plt+0x2f094>
  430e84:	adrp	x2, 485000 <warn@@Base+0x35640>
  430e88:	add	x2, x2, #0xf18
  430e8c:	mov	w3, #0x2f                  	// #47
  430e90:	strb	w3, [x19, #10]
  430e94:	mov	x1, x28
  430e98:	add	x0, x19, #0xb
  430e9c:	ldr	x3, [x2]
  430ea0:	str	x3, [x19]
  430ea4:	ldrh	w2, [x2, #8]
  430ea8:	strh	w2, [x19, #8]
  430eac:	bl	401c40 <strcpy@plt>
  430eb0:	mov	x1, x20
  430eb4:	mov	x0, x19
  430eb8:	blr	x21
  430ebc:	cbnz	w0, 430dd4 <ferror@plt+0x2f094>
  430ec0:	mov	w2, #0x5                   	// #5
  430ec4:	adrp	x1, 485000 <warn@@Base+0x35640>
  430ec8:	mov	x0, #0x0                   	// #0
  430ecc:	add	x1, x1, #0xf28
  430ed0:	bl	401c70 <dcgettext@plt>
  430ed4:	adrp	x20, 485000 <warn@@Base+0x35640>
  430ed8:	mov	x1, x28
  430edc:	bl	44f9c0 <warn@@Base>
  430ee0:	add	x20, x20, #0xf58
  430ee4:	mov	w2, #0x5                   	// #5
  430ee8:	mov	x1, x20
  430eec:	mov	x0, #0x0                   	// #0
  430ef0:	bl	401c70 <dcgettext@plt>
  430ef4:	mov	x1, x19
  430ef8:	bl	44f9c0 <warn@@Base>
  430efc:	ldr	x2, [sp, #120]
  430f00:	mov	x3, x28
  430f04:	ldr	x21, [sp, #104]
  430f08:	mov	x0, x19
  430f0c:	mov	x1, x21
  430f10:	bl	401980 <sprintf@plt>
  430f14:	mov	w2, #0x5                   	// #5
  430f18:	mov	x1, x20
  430f1c:	mov	x0, #0x0                   	// #0
  430f20:	bl	401c70 <dcgettext@plt>
  430f24:	mov	x1, x19
  430f28:	bl	44f9c0 <warn@@Base>
  430f2c:	ldr	x1, [sp, #112]
  430f30:	mov	x4, x28
  430f34:	mov	x3, x27
  430f38:	mov	x2, x26
  430f3c:	mov	x0, x19
  430f40:	bl	401980 <sprintf@plt>
  430f44:	mov	w2, #0x5                   	// #5
  430f48:	mov	x1, x20
  430f4c:	mov	x0, #0x0                   	// #0
  430f50:	bl	401c70 <dcgettext@plt>
  430f54:	mov	x1, x19
  430f58:	bl	44f9c0 <warn@@Base>
  430f5c:	mov	x3, x28
  430f60:	mov	x2, x26
  430f64:	mov	x1, x21
  430f68:	mov	x0, x19
  430f6c:	bl	401980 <sprintf@plt>
  430f70:	mov	w2, #0x5                   	// #5
  430f74:	mov	x1, x20
  430f78:	mov	x0, #0x0                   	// #0
  430f7c:	bl	401c70 <dcgettext@plt>
  430f80:	mov	x1, x19
  430f84:	bl	44f9c0 <warn@@Base>
  430f88:	mov	x3, x28
  430f8c:	mov	x1, x25
  430f90:	mov	x2, x27
  430f94:	mov	x0, x19
  430f98:	bl	401980 <sprintf@plt>
  430f9c:	mov	w2, #0x5                   	// #5
  430fa0:	mov	x1, x20
  430fa4:	mov	x0, #0x0                   	// #0
  430fa8:	bl	401c70 <dcgettext@plt>
  430fac:	mov	x1, x19
  430fb0:	bl	44f9c0 <warn@@Base>
  430fb4:	mov	x3, x28
  430fb8:	mov	x1, x24
  430fbc:	mov	x2, x27
  430fc0:	mov	x0, x19
  430fc4:	bl	401980 <sprintf@plt>
  430fc8:	mov	w2, #0x5                   	// #5
  430fcc:	mov	x1, x20
  430fd0:	mov	x0, #0x0                   	// #0
  430fd4:	bl	401c70 <dcgettext@plt>
  430fd8:	mov	x1, x19
  430fdc:	bl	44f9c0 <warn@@Base>
  430fe0:	mov	x2, x28
  430fe4:	mov	x1, x23
  430fe8:	mov	x0, x19
  430fec:	bl	401980 <sprintf@plt>
  430ff0:	mov	w2, #0x5                   	// #5
  430ff4:	mov	x1, x20
  430ff8:	mov	x0, #0x0                   	// #0
  430ffc:	bl	401c70 <dcgettext@plt>
  431000:	mov	x1, x19
  431004:	bl	44f9c0 <warn@@Base>
  431008:	mov	x1, x28
  43100c:	mov	x0, x19
  431010:	bl	401c40 <strcpy@plt>
  431014:	mov	x28, #0x0                   	// #0
  431018:	mov	w2, #0x5                   	// #5
  43101c:	mov	x1, x20
  431020:	mov	x0, #0x0                   	// #0
  431024:	bl	401c70 <dcgettext@plt>
  431028:	mov	x1, x19
  43102c:	bl	44f9c0 <warn@@Base>
  431030:	mov	x0, x27
  431034:	bl	401bc0 <free@plt>
  431038:	mov	x0, x19
  43103c:	bl	401bc0 <free@plt>
  431040:	ldp	x23, x24, [sp, #48]
  431044:	ldp	x25, x26, [sp, #64]
  431048:	b	430d4c <ferror@plt+0x2f00c>
  43104c:	ldr	x1, [x19]
  431050:	bl	44f9c0 <warn@@Base>
  431054:	b	430d4c <ferror@plt+0x2f00c>
  431058:	adrp	x1, 485000 <warn@@Base+0x35640>
  43105c:	add	x1, x1, #0xea8
  431060:	mov	w2, #0x5                   	// #5
  431064:	bl	401c70 <dcgettext@plt>
  431068:	mov	x28, #0x0                   	// #0
  43106c:	bl	44f9c0 <warn@@Base>
  431070:	mov	x0, x27
  431074:	bl	401bc0 <free@plt>
  431078:	ldp	x23, x24, [sp, #48]
  43107c:	b	430d4c <ferror@plt+0x2f00c>
  431080:	stp	x29, x30, [sp, #-48]!
  431084:	mov	x29, sp
  431088:	stp	x19, x20, [sp, #16]
  43108c:	adrp	x20, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  431090:	add	x20, x20, #0x760
  431094:	stp	x21, x22, [sp, #32]
  431098:	add	x22, x20, #0x118
  43109c:	ldr	w19, [x22, #16]
  4310a0:	cmp	w19, w0
  4310a4:	b.hi	431158 <ferror@plt+0x2f418>  // b.pmore
  4310a8:	mov	w21, w0
  4310ac:	ldr	w0, [x20, #24]
  4310b0:	cmp	w0, #0x0
  4310b4:	ccmp	w21, w0, #0x0, ne  // ne = any
  4310b8:	b.hi	431144 <ferror@plt+0x2f404>  // b.pmore
  4310bc:	add	w1, w21, #0x1
  4310c0:	str	w1, [x22, #16]
  4310c4:	cbz	w1, 431144 <ferror@plt+0x2f404>
  4310c8:	cmp	w1, #0x400
  4310cc:	ccmp	w0, #0x0, #0x0, hi  // hi = pmore
  4310d0:	b.eq	43116c <ferror@plt+0x2f42c>  // b.none
  4310d4:	ldr	x0, [x22, #24]
  4310d8:	ubfiz	x1, x1, #1, #32
  4310dc:	bl	453a28 <warn@@Base+0x4068>
  4310e0:	mov	x1, x0
  4310e4:	ldr	x0, [x22, #32]
  4310e8:	str	x1, [x22, #24]
  4310ec:	ldr	w1, [x22, #16]
  4310f0:	lsl	x1, x1, #2
  4310f4:	bl	453a28 <warn@@Base+0x4068>
  4310f8:	ldr	x2, [x22, #24]
  4310fc:	str	x0, [x22, #32]
  431100:	cbz	x2, 431194 <ferror@plt+0x2f454>
  431104:	ldr	w1, [x22, #16]
  431108:	mov	w3, #0xffffffff            	// #-1
  43110c:	cmp	w19, w1
  431110:	b.cs	431130 <ferror@plt+0x2f3f0>  // b.hs, b.nlast
  431114:	nop
  431118:	strh	w3, [x2, w19, uxtw #1]
  43111c:	str	wzr, [x0, w19, uxtw #2]
  431120:	add	w19, w19, #0x1
  431124:	ldr	w1, [x20, #296]
  431128:	cmp	w19, w1
  43112c:	b.cc	431118 <ferror@plt+0x2f3d8>  // b.lo, b.ul, b.last
  431130:	mov	w0, #0x1                   	// #1
  431134:	ldp	x19, x20, [sp, #16]
  431138:	ldp	x21, x22, [sp, #32]
  43113c:	ldp	x29, x30, [sp], #48
  431140:	ret
  431144:	mov	w0, #0xffffffff            	// #-1
  431148:	ldp	x19, x20, [sp, #16]
  43114c:	ldp	x21, x22, [sp, #32]
  431150:	ldp	x29, x30, [sp], #48
  431154:	ret
  431158:	mov	w0, #0x0                   	// #0
  43115c:	ldp	x19, x20, [sp, #16]
  431160:	ldp	x21, x22, [sp, #32]
  431164:	ldp	x29, x30, [sp], #48
  431168:	ret
  43116c:	mov	w2, #0x5                   	// #5
  431170:	adrp	x1, 484000 <warn@@Base+0x34640>
  431174:	mov	x0, #0x0                   	// #0
  431178:	add	x1, x1, #0xf78
  43117c:	bl	401c70 <dcgettext@plt>
  431180:	mov	w1, w21
  431184:	bl	44f3e8 <error@@Base>
  431188:	mov	w0, #0xffffffff            	// #-1
  43118c:	str	wzr, [x22, #16]
  431190:	b	431134 <ferror@plt+0x2f3f4>
  431194:	mov	w2, #0x5                   	// #5
  431198:	adrp	x1, 484000 <warn@@Base+0x34640>
  43119c:	mov	x0, #0x0                   	// #0
  4311a0:	add	x1, x1, #0xfa0
  4311a4:	bl	401c70 <dcgettext@plt>
  4311a8:	ldr	w1, [x22, #16]
  4311ac:	bl	44f3e8 <error@@Base>
  4311b0:	str	wzr, [x22, #16]
  4311b4:	mov	w0, #0xffffffff            	// #-1
  4311b8:	b	431134 <ferror@plt+0x2f3f4>
  4311bc:	nop
  4311c0:	stp	x29, x30, [sp, #-32]!
  4311c4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4311c8:	mov	x29, sp
  4311cc:	stp	x19, x20, [sp, #16]
  4311d0:	mov	x20, x0
  4311d4:	ldr	w0, [x2, #852]
  4311d8:	cbz	w0, 431210 <ferror@plt+0x2f4d0>
  4311dc:	ldr	x0, [x1]
  4311e0:	mov	x19, x1
  4311e4:	cbz	x0, 431210 <ferror@plt+0x2f4d0>
  4311e8:	mov	w2, #0x5                   	// #5
  4311ec:	adrp	x1, 485000 <warn@@Base+0x35640>
  4311f0:	mov	x0, #0x0                   	// #0
  4311f4:	add	x1, x1, #0xfc0
  4311f8:	bl	401c70 <dcgettext@plt>
  4311fc:	ldr	x2, [x19]
  431200:	ldr	x1, [x20]
  431204:	ldp	x19, x20, [sp, #16]
  431208:	ldp	x29, x30, [sp], #32
  43120c:	b	401cc0 <printf@plt>
  431210:	mov	w2, #0x5                   	// #5
  431214:	adrp	x1, 485000 <warn@@Base+0x35640>
  431218:	mov	x0, #0x0                   	// #0
  43121c:	add	x1, x1, #0xff0
  431220:	bl	401c70 <dcgettext@plt>
  431224:	ldr	x1, [x20]
  431228:	ldp	x19, x20, [sp, #16]
  43122c:	ldp	x29, x30, [sp], #32
  431230:	b	401cc0 <printf@plt>
  431234:	nop
  431238:	mov	x4, x0
  43123c:	mov	w7, #0x1                   	// #1
  431240:	mov	w5, #0x0                   	// #0
  431244:	mov	w8, #0x0                   	// #0
  431248:	mov	x0, #0x0                   	// #0
  43124c:	mov	w10, #0x3                   	// #3
  431250:	cmp	x4, x1
  431254:	b.cs	4312a8 <ferror@plt+0x2f568>  // b.hs, b.nlast
  431258:	ldrb	w6, [x4], #1
  43125c:	add	w8, w8, #0x1
  431260:	cmp	w5, #0x3f
  431264:	b.hi	4312bc <ferror@plt+0x2f57c>  // b.pmore
  431268:	and	x9, x6, #0x7f
  43126c:	lsl	x11, x9, x5
  431270:	orr	x0, x0, x11
  431274:	lsr	x11, x0, x5
  431278:	cmp	x9, x11
  43127c:	csel	w7, w7, w10, eq  // eq = none
  431280:	add	w5, w5, #0x7
  431284:	tbnz	w6, #7, 431250 <ferror@plt+0x2f510>
  431288:	and	w7, w7, #0xfffffffe
  43128c:	cmp	w5, #0x3f
  431290:	b.hi	4312a8 <ferror@plt+0x2f568>  // b.pmore
  431294:	mov	x1, #0xffffffffffffffff    	// #-1
  431298:	tst	x6, #0x40
  43129c:	lsl	x1, x1, x5
  4312a0:	orr	x1, x0, x1
  4312a4:	csel	x0, x1, x0, ne  // ne = any
  4312a8:	cbz	x2, 4312b0 <ferror@plt+0x2f570>
  4312ac:	str	w8, [x2]
  4312b0:	cbz	x3, 4312b8 <ferror@plt+0x2f578>
  4312b4:	str	w7, [x3]
  4312b8:	ret
  4312bc:	tst	x6, #0x7f
  4312c0:	csel	w7, w7, w10, eq  // eq = none
  4312c4:	tbnz	w6, #7, 431250 <ferror@plt+0x2f510>
  4312c8:	b	431288 <ferror@plt+0x2f548>
  4312cc:	nop
  4312d0:	mov	x4, x0
  4312d4:	mov	w7, #0x1                   	// #1
  4312d8:	mov	w5, #0x0                   	// #0
  4312dc:	mov	w8, #0x0                   	// #0
  4312e0:	mov	x0, #0x0                   	// #0
  4312e4:	mov	w10, #0x3                   	// #3
  4312e8:	cmp	x4, x1
  4312ec:	b.cs	431324 <ferror@plt+0x2f5e4>  // b.hs, b.nlast
  4312f0:	ldrb	w6, [x4], #1
  4312f4:	add	w8, w8, #0x1
  4312f8:	cmp	w5, #0x3f
  4312fc:	b.hi	431338 <ferror@plt+0x2f5f8>  // b.pmore
  431300:	and	x9, x6, #0x7f
  431304:	lsl	x11, x9, x5
  431308:	orr	x0, x0, x11
  43130c:	lsr	x11, x0, x5
  431310:	cmp	x9, x11
  431314:	csel	w7, w7, w10, eq  // eq = none
  431318:	add	w5, w5, #0x7
  43131c:	tbnz	w6, #7, 4312e8 <ferror@plt+0x2f5a8>
  431320:	and	w7, w7, #0xfffffffe
  431324:	cbz	x2, 43132c <ferror@plt+0x2f5ec>
  431328:	str	w8, [x2]
  43132c:	cbz	x3, 431334 <ferror@plt+0x2f5f4>
  431330:	str	w7, [x3]
  431334:	ret
  431338:	tst	x6, #0x7f
  43133c:	csel	w7, w7, w10, eq  // eq = none
  431340:	tbnz	w6, #7, 4312e8 <ferror@plt+0x2f5a8>
  431344:	b	431320 <ferror@plt+0x2f5e0>
  431348:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43134c:	add	x4, x4, #0x760
  431350:	stp	x29, x30, [sp, #-64]!
  431354:	adrp	x3, 45b000 <warn@@Base+0xb640>
  431358:	adrp	x2, 490000 <warn@@Base+0x40640>
  43135c:	mov	x29, sp
  431360:	ldr	w1, [x4, #376]
  431364:	add	x3, x3, #0xd18
  431368:	stp	x19, x20, [sp, #16]
  43136c:	add	x19, x4, #0x180
  431370:	add	w5, w1, #0x1
  431374:	and	w5, w5, #0xf
  431378:	sbfiz	x1, x1, #6, #32
  43137c:	add	x19, x19, x1
  431380:	mov	x20, x0
  431384:	add	x2, x2, #0xb30
  431388:	add	x0, sp, #0x20
  43138c:	adrp	x1, 454000 <warn@@Base+0x4640>
  431390:	add	x1, x1, #0x870
  431394:	str	w5, [x4, #376]
  431398:	bl	401980 <sprintf@plt>
  43139c:	mov	x3, x20
  4313a0:	add	x2, sp, #0x20
  4313a4:	mov	x0, x19
  4313a8:	mov	x1, #0x40                  	// #64
  4313ac:	bl	4019e0 <snprintf@plt>
  4313b0:	mov	x0, x19
  4313b4:	ldp	x19, x20, [sp, #16]
  4313b8:	ldp	x29, x30, [sp], #64
  4313bc:	ret
  4313c0:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4313c4:	add	x4, x4, #0x760
  4313c8:	stp	x29, x30, [sp, #-64]!
  4313cc:	adrp	x3, 459000 <warn@@Base+0x9640>
  4313d0:	adrp	x2, 490000 <warn@@Base+0x40640>
  4313d4:	mov	x29, sp
  4313d8:	ldr	w1, [x4, #376]
  4313dc:	add	x3, x3, #0xa28
  4313e0:	stp	x19, x20, [sp, #16]
  4313e4:	add	x19, x4, #0x180
  4313e8:	add	w5, w1, #0x1
  4313ec:	and	w5, w5, #0xf
  4313f0:	sbfiz	x1, x1, #6, #32
  4313f4:	add	x19, x19, x1
  4313f8:	mov	x20, x0
  4313fc:	add	x2, x2, #0xb30
  431400:	add	x0, sp, #0x20
  431404:	adrp	x1, 454000 <warn@@Base+0x4640>
  431408:	add	x1, x1, #0x870
  43140c:	str	w5, [x4, #376]
  431410:	bl	401980 <sprintf@plt>
  431414:	mov	x3, x20
  431418:	add	x2, sp, #0x20
  43141c:	mov	x0, x19
  431420:	mov	x1, #0x40                  	// #64
  431424:	bl	4019e0 <snprintf@plt>
  431428:	mov	x0, x19
  43142c:	ldp	x19, x20, [sp, #16]
  431430:	ldp	x29, x30, [sp], #64
  431434:	ret
  431438:	stp	x29, x30, [sp, #-96]!
  43143c:	mov	x29, sp
  431440:	stp	x19, x20, [sp, #16]
  431444:	mov	x19, x2
  431448:	mov	x20, x3
  43144c:	stp	x21, x22, [sp, #32]
  431450:	mov	x22, x1
  431454:	mov	x21, x0
  431458:	stp	x23, x24, [sp, #48]
  43145c:	mov	x23, x4
  431460:	stp	x25, x26, [sp, #64]
  431464:	add	x25, x1, #0x4
  431468:	cmp	x25, x2
  43146c:	stp	x27, x28, [sp, #80]
  431470:	b.cc	4315bc <ferror@plt+0x2f87c>  // b.lo, b.ul, b.last
  431474:	cmp	x1, x2
  431478:	b.cc	43163c <ferror@plt+0x2f8fc>  // b.lo, b.ul, b.last
  43147c:	mov	x2, #0x4                   	// #4
  431480:	str	xzr, [x20]
  431484:	mov	x26, #0x4                   	// #4
  431488:	mov	x3, x26
  43148c:	mov	x24, x26
  431490:	mov	w0, #0x4                   	// #4
  431494:	str	w0, [x20, #36]
  431498:	ldr	x0, [x21, #48]
  43149c:	cmp	x0, x2
  4314a0:	b.cc	4317fc <ferror@plt+0x2fabc>  // b.lo, b.ul, b.last
  4314a4:	add	x26, x25, #0x2
  4314a8:	cmp	x26, x19
  4314ac:	b.cs	431614 <ferror@plt+0x2f8d4>  // b.hs, b.nlast
  4314b0:	mov	w1, #0x2                   	// #2
  4314b4:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4314b8:	mov	x0, x25
  4314bc:	ldr	x2, [x27, #920]
  4314c0:	blr	x2
  4314c4:	and	w0, w0, #0xffff
  4314c8:	sub	w1, w0, #0x2
  4314cc:	strh	w0, [x20, #8]
  4314d0:	and	w1, w1, #0xffff
  4314d4:	cmp	w1, #0x3
  4314d8:	b.hi	431630 <ferror@plt+0x2f8f0>  // b.pmore
  4314dc:	cmp	w0, #0x5
  4314e0:	b.eq	431824 <ferror@plt+0x2fae4>  // b.none
  4314e4:	ldr	w21, [x20, #36]
  4314e8:	cmp	w21, #0x8
  4314ec:	mov	w3, w21
  4314f0:	b.hi	431894 <ferror@plt+0x2fb54>  // b.pmore
  4314f4:	add	x3, x26, x3
  4314f8:	cmp	x19, x3
  4314fc:	b.hi	43150c <ferror@plt+0x2f7cc>  // b.pmore
  431500:	cmp	x26, x19
  431504:	b.cs	431734 <ferror@plt+0x2f9f4>  // b.hs, b.nlast
  431508:	sub	w21, w19, w26
  43150c:	sub	w0, w21, #0x1
  431510:	mov	w1, w21
  431514:	cmp	w0, #0x7
  431518:	b.hi	431734 <ferror@plt+0x2f9f4>  // b.pmore
  43151c:	ldr	x2, [x27, #920]
  431520:	mov	x0, x26
  431524:	blr	x2
  431528:	str	x0, [x20, #16]
  43152c:	ldr	w21, [x20, #36]
  431530:	add	x21, x26, x21
  431534:	add	x25, x21, #0x1
  431538:	cmp	x25, x19
  43153c:	b.cc	431650 <ferror@plt+0x2f910>  // b.lo, b.ul, b.last
  431540:	cmp	x19, x21
  431544:	b.ls	431558 <ferror@plt+0x2f818>  // b.plast
  431548:	sub	x1, x19, x21
  43154c:	sub	w0, w1, #0x1
  431550:	cmp	w0, #0x7
  431554:	b.ls	431654 <ferror@plt+0x2f914>  // b.plast
  431558:	ldrh	w0, [x20, #8]
  43155c:	strb	wzr, [x20, #24]
  431560:	cmp	w0, #0x3
  431564:	b.ls	431670 <ferror@plt+0x2f930>  // b.plast
  431568:	add	x21, x21, #0x2
  43156c:	cmp	x21, x19
  431570:	b.cc	4318d0 <ferror@plt+0x2fb90>  // b.lo, b.ul, b.last
  431574:	cmp	x25, x19
  431578:	b.cc	43195c <ferror@plt+0x2fc1c>  // b.lo, b.ul, b.last
  43157c:	strb	wzr, [x20, #25]
  431580:	adrp	x1, 486000 <warn@@Base+0x36640>
  431584:	add	x1, x1, #0x188
  431588:	mov	w2, #0x5                   	// #5
  43158c:	mov	x21, #0x0                   	// #0
  431590:	mov	x0, #0x0                   	// #0
  431594:	bl	401c70 <dcgettext@plt>
  431598:	bl	44f9c0 <warn@@Base>
  43159c:	mov	x0, x21
  4315a0:	ldp	x19, x20, [sp, #16]
  4315a4:	ldp	x21, x22, [sp, #32]
  4315a8:	ldp	x23, x24, [sp, #48]
  4315ac:	ldp	x25, x26, [sp, #64]
  4315b0:	ldp	x27, x28, [sp, #80]
  4315b4:	ldp	x29, x30, [sp], #96
  4315b8:	ret
  4315bc:	mov	w1, #0x4                   	// #4
  4315c0:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4315c4:	mov	x0, x22
  4315c8:	ldr	x2, [x27, #920]
  4315cc:	blr	x2
  4315d0:	mov	x2, x0
  4315d4:	str	x2, [x20]
  4315d8:	mov	x0, #0xffffffff            	// #4294967295
  4315dc:	cmp	x2, x0
  4315e0:	b.ne	431924 <ferror@plt+0x2fbe4>  // b.any
  4315e4:	add	x24, x22, #0xc
  4315e8:	cmp	x24, x19
  4315ec:	b.cc	4318f0 <ferror@plt+0x2fbb0>  // b.lo, b.ul, b.last
  4315f0:	cmp	x25, x19
  4315f4:	b.cs	431608 <ferror@plt+0x2f8c8>  // b.hs, b.nlast
  4315f8:	sub	x1, x19, x25
  4315fc:	sub	w0, w1, #0x1
  431600:	cmp	w0, #0x7
  431604:	b.ls	4318f4 <ferror@plt+0x2fbb4>  // b.plast
  431608:	mov	x2, #0xc                   	// #12
  43160c:	str	xzr, [x20]
  431610:	b	431908 <ferror@plt+0x2fbc8>
  431614:	cmp	x25, x19
  431618:	b.cs	43162c <ferror@plt+0x2f8ec>  // b.hs, b.nlast
  43161c:	sub	x1, x19, x25
  431620:	sub	w0, w1, #0x1
  431624:	cmp	w0, #0x7
  431628:	b.ls	4314b4 <ferror@plt+0x2f774>  // b.plast
  43162c:	strh	wzr, [x20, #8]
  431630:	adrp	x1, 486000 <warn@@Base+0x36640>
  431634:	add	x1, x1, #0x68
  431638:	b	431588 <ferror@plt+0x2f848>
  43163c:	sub	x1, x2, x1
  431640:	sub	w0, w1, #0x1
  431644:	cmp	w0, #0x7
  431648:	b.hi	43147c <ferror@plt+0x2f73c>  // b.pmore
  43164c:	b	4315c0 <ferror@plt+0x2f880>
  431650:	mov	w1, #0x1                   	// #1
  431654:	ldr	x2, [x27, #920]
  431658:	mov	x0, x21
  43165c:	blr	x2
  431660:	strb	w0, [x20, #24]
  431664:	ldrh	w0, [x20, #8]
  431668:	cmp	w0, #0x3
  43166c:	b.hi	431568 <ferror@plt+0x2f828>  // b.pmore
  431670:	mov	x21, x25
  431674:	mov	w0, #0x1                   	// #1
  431678:	strb	w0, [x20, #25]
  43167c:	add	x26, x21, #0x1
  431680:	cmp	x26, x19
  431684:	b.cc	4317b0 <ferror@plt+0x2fa70>  // b.lo, b.ul, b.last
  431688:	cmp	x21, x19
  43168c:	b.cs	4316a0 <ferror@plt+0x2f960>  // b.hs, b.nlast
  431690:	sub	x1, x19, x21
  431694:	sub	w0, w1, #0x1
  431698:	cmp	w0, #0x7
  43169c:	b.ls	43173c <ferror@plt+0x2f9fc>  // b.plast
  4316a0:	strb	wzr, [x20, #26]
  4316a4:	add	x28, x21, #0x2
  4316a8:	cmp	x19, x28
  4316ac:	add	x25, x21, #0x3
  4316b0:	b.hi	431760 <ferror@plt+0x2fa20>  // b.pmore
  4316b4:	str	wzr, [x20, #28]
  4316b8:	cmp	x19, x25
  4316bc:	b.ls	431788 <ferror@plt+0x2fa48>  // b.plast
  4316c0:	mov	w1, #0x1                   	// #1
  4316c4:	ldr	x2, [x27, #920]
  4316c8:	mov	x0, x28
  4316cc:	add	x21, x21, #0x4
  4316d0:	blr	x2
  4316d4:	strb	w0, [x20, #32]
  4316d8:	cmp	x21, x19
  4316dc:	b.cc	431798 <ferror@plt+0x2fa58>  // b.lo, b.ul, b.last
  4316e0:	cmp	x19, x25
  4316e4:	b.ls	4316f8 <ferror@plt+0x2f9b8>  // b.plast
  4316e8:	sub	x1, x19, x25
  4316ec:	sub	w0, w1, #0x1
  4316f0:	cmp	w0, #0x7
  4316f4:	b.ls	43179c <ferror@plt+0x2fa5c>  // b.plast
  4316f8:	strb	wzr, [x20, #33]
  4316fc:	ldr	x1, [x20]
  431700:	add	x1, x24, x1
  431704:	add	x22, x22, x1
  431708:	str	x22, [x23]
  43170c:	cmp	x22, x19
  431710:	b.hi	431970 <ferror@plt+0x2fc30>  // b.pmore
  431714:	mov	x0, x21
  431718:	ldp	x19, x20, [sp, #16]
  43171c:	ldp	x21, x22, [sp, #32]
  431720:	ldp	x23, x24, [sp, #48]
  431724:	ldp	x25, x26, [sp, #64]
  431728:	ldp	x27, x28, [sp, #80]
  43172c:	ldp	x29, x30, [sp], #96
  431730:	ret
  431734:	str	xzr, [x20, #16]
  431738:	b	43152c <ferror@plt+0x2f7ec>
  43173c:	ldr	x2, [x27, #920]
  431740:	mov	x0, x21
  431744:	add	x28, x21, #0x2
  431748:	add	x25, x21, #0x3
  43174c:	blr	x2
  431750:	strb	w0, [x20, #26]
  431754:	cmp	x19, x28
  431758:	b.ls	4316b4 <ferror@plt+0x2f974>  // b.plast
  43175c:	nop
  431760:	mov	x0, x26
  431764:	mov	w1, #0x1                   	// #1
  431768:	bl	44fd98 <warn@@Base+0x3d8>
  43176c:	str	w0, [x20, #28]
  431770:	cmp	x19, x25
  431774:	b.hi	4316c0 <ferror@plt+0x2f980>  // b.pmore
  431778:	sub	x1, x19, x28
  43177c:	sub	w0, w1, #0x1
  431780:	cmp	w0, #0x7
  431784:	b.ls	4316c4 <ferror@plt+0x2f984>  // b.plast
  431788:	strb	wzr, [x20, #32]
  43178c:	add	x21, x21, #0x4
  431790:	cmp	x21, x19
  431794:	b.cs	4316e0 <ferror@plt+0x2f9a0>  // b.hs, b.nlast
  431798:	mov	w1, #0x1                   	// #1
  43179c:	ldr	x2, [x27, #920]
  4317a0:	mov	x0, x25
  4317a4:	blr	x2
  4317a8:	strb	w0, [x20, #33]
  4317ac:	b	4316fc <ferror@plt+0x2f9bc>
  4317b0:	ldr	x2, [x27, #920]
  4317b4:	mov	x0, x21
  4317b8:	mov	w1, #0x1                   	// #1
  4317bc:	add	x28, x21, #0x2
  4317c0:	add	x25, x21, #0x3
  4317c4:	blr	x2
  4317c8:	strb	w0, [x20, #26]
  4317cc:	cmp	x19, x28
  4317d0:	b.hi	431760 <ferror@plt+0x2fa20>  // b.pmore
  4317d4:	cmp	w19, w26
  4317d8:	sub	x1, x19, x26
  4317dc:	b.eq	4316b4 <ferror@plt+0x2f974>  // b.none
  4317e0:	mov	x0, x26
  4317e4:	bl	44fd98 <warn@@Base+0x3d8>
  4317e8:	str	w0, [x20, #28]
  4317ec:	cmp	x19, x25
  4317f0:	b.hi	4316c0 <ferror@plt+0x2f980>  // b.pmore
  4317f4:	strb	wzr, [x20, #32]
  4317f8:	b	43178c <ferror@plt+0x2fa4c>
  4317fc:	ldr	x1, [x21, #32]
  431800:	mov	x0, x21
  431804:	sub	x1, x25, x1
  431808:	sub	x1, x1, x3
  43180c:	bl	42ce60 <ferror@plt+0x2b120>
  431810:	cbz	w0, 4319ac <ferror@plt+0x2fc6c>
  431814:	sub	x0, x19, x22
  431818:	sub	x26, x0, x26
  43181c:	str	x26, [x20]
  431820:	b	4314a4 <ferror@plt+0x2f764>
  431824:	add	x28, x25, #0x3
  431828:	cmp	x28, x19
  43182c:	b.cc	43192c <ferror@plt+0x2fbec>  // b.lo, b.ul, b.last
  431830:	cmp	x26, x19
  431834:	b.cs	431848 <ferror@plt+0x2fb08>  // b.hs, b.nlast
  431838:	sub	x1, x19, x26
  43183c:	sub	w0, w1, #0x1
  431840:	cmp	w0, #0x7
  431844:	b.ls	4319d0 <ferror@plt+0x2fc90>  // b.plast
  431848:	add	x26, x25, #0x4
  43184c:	cmp	x19, x26
  431850:	b.ls	4314e4 <ferror@plt+0x2f7a4>  // b.plast
  431854:	mov	w1, #0x1                   	// #1
  431858:	ldr	x2, [x27, #920]
  43185c:	mov	x0, x28
  431860:	blr	x2
  431864:	ands	w25, w0, #0xff
  431868:	b.eq	4314e4 <ferror@plt+0x2f7a4>  // b.none
  43186c:	mov	w2, #0x5                   	// #5
  431870:	adrp	x1, 486000 <warn@@Base+0x36640>
  431874:	mov	x0, #0x0                   	// #0
  431878:	add	x1, x1, #0xb0
  43187c:	bl	401c70 <dcgettext@plt>
  431880:	ldr	x1, [x21, #16]
  431884:	mov	w2, w25
  431888:	mov	x21, #0x0                   	// #0
  43188c:	bl	44f9c0 <warn@@Base>
  431890:	b	431714 <ferror@plt+0x2f9d4>
  431894:	mov	w4, #0x5                   	// #5
  431898:	adrp	x2, 486000 <warn@@Base+0x36640>
  43189c:	adrp	x1, 486000 <warn@@Base+0x36640>
  4318a0:	add	x2, x2, #0xf0
  4318a4:	add	x1, x1, #0x140
  4318a8:	mov	x0, #0x0                   	// #0
  4318ac:	bl	401c20 <dcngettext@plt>
  4318b0:	mov	w1, w21
  4318b4:	mov	w2, #0x8                   	// #8
  4318b8:	bl	44f3e8 <error@@Base>
  4318bc:	add	x0, x26, #0x8
  4318c0:	cmp	x19, x0
  4318c4:	b.ls	431500 <ferror@plt+0x2f7c0>  // b.plast
  4318c8:	mov	w1, #0x8                   	// #8
  4318cc:	b	43151c <ferror@plt+0x2f7dc>
  4318d0:	mov	w1, #0x1                   	// #1
  4318d4:	ldr	x2, [x27, #920]
  4318d8:	mov	x0, x25
  4318dc:	blr	x2
  4318e0:	and	w0, w0, #0xff
  4318e4:	strb	w0, [x20, #25]
  4318e8:	cbnz	w0, 43167c <ferror@plt+0x2f93c>
  4318ec:	b	431580 <ferror@plt+0x2f840>
  4318f0:	mov	w1, #0x8                   	// #8
  4318f4:	ldr	x2, [x27, #920]
  4318f8:	mov	x0, x25
  4318fc:	blr	x2
  431900:	add	x2, x0, #0xc
  431904:	str	x0, [x20]
  431908:	mov	x25, x24
  43190c:	mov	w0, #0x8                   	// #8
  431910:	mov	x26, #0xc                   	// #12
  431914:	mov	x3, #0x8                   	// #8
  431918:	mov	x24, x26
  43191c:	str	w0, [x20, #36]
  431920:	b	431498 <ferror@plt+0x2f758>
  431924:	add	x2, x2, #0x4
  431928:	b	431484 <ferror@plt+0x2f744>
  43192c:	ldr	x2, [x27, #920]
  431930:	mov	x0, x26
  431934:	mov	w1, #0x1                   	// #1
  431938:	add	x26, x25, #0x4
  43193c:	blr	x2
  431940:	cmp	x19, x26
  431944:	b.hi	431854 <ferror@plt+0x2fb14>  // b.pmore
  431948:	sub	x1, x19, x28
  43194c:	sub	w0, w1, #0x1
  431950:	cmp	w0, #0x7
  431954:	b.hi	4314e4 <ferror@plt+0x2f7a4>  // b.pmore
  431958:	b	431858 <ferror@plt+0x2fb18>
  43195c:	sub	x1, x19, x25
  431960:	sub	w0, w1, #0x1
  431964:	cmp	w0, #0x7
  431968:	b.hi	43157c <ferror@plt+0x2f83c>  // b.pmore
  43196c:	b	4318d4 <ferror@plt+0x2fb94>
  431970:	mov	w2, #0x5                   	// #5
  431974:	adrp	x1, 486000 <warn@@Base+0x36640>
  431978:	mov	x0, #0x0                   	// #0
  43197c:	add	x1, x1, #0x1b0
  431980:	bl	401c70 <dcgettext@plt>
  431984:	mov	x1, x0
  431988:	ldr	x0, [x20]
  43198c:	mov	x20, x1
  431990:	mov	x21, #0x0                   	// #0
  431994:	bl	4313c0 <ferror@plt+0x2f680>
  431998:	mov	x1, x0
  43199c:	mov	x0, x20
  4319a0:	bl	44f9c0 <warn@@Base>
  4319a4:	str	x19, [x23]
  4319a8:	b	431714 <ferror@plt+0x2f9d4>
  4319ac:	mov	w2, #0x5                   	// #5
  4319b0:	adrp	x1, 486000 <warn@@Base+0x36640>
  4319b4:	mov	x0, #0x0                   	// #0
  4319b8:	add	x1, x1, #0x10
  4319bc:	bl	401c70 <dcgettext@plt>
  4319c0:	mov	x21, #0x0                   	// #0
  4319c4:	ldr	x1, [x20]
  4319c8:	bl	44f9c0 <warn@@Base>
  4319cc:	b	431714 <ferror@plt+0x2f9d4>
  4319d0:	ldr	x2, [x27, #920]
  4319d4:	mov	x0, x26
  4319d8:	add	x26, x25, #0x4
  4319dc:	blr	x2
  4319e0:	cmp	x19, x26
  4319e4:	b.ls	4314e4 <ferror@plt+0x2f7a4>  // b.plast
  4319e8:	b	431854 <ferror@plt+0x2fb14>
  4319ec:	nop
  4319f0:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4319f4:	add	x4, x4, #0x760
  4319f8:	stp	x29, x30, [sp, #-64]!
  4319fc:	adrp	x3, 458000 <warn@@Base+0x8640>
  431a00:	adrp	x2, 490000 <warn@@Base+0x40640>
  431a04:	mov	x29, sp
  431a08:	ldr	w1, [x4, #376]
  431a0c:	add	x3, x3, #0xc88
  431a10:	stp	x19, x20, [sp, #16]
  431a14:	add	x19, x4, #0x180
  431a18:	add	w5, w1, #0x1
  431a1c:	and	w5, w5, #0xf
  431a20:	sbfiz	x1, x1, #6, #32
  431a24:	add	x19, x19, x1
  431a28:	mov	x20, x0
  431a2c:	add	x2, x2, #0xb30
  431a30:	add	x0, sp, #0x20
  431a34:	adrp	x1, 454000 <warn@@Base+0x4640>
  431a38:	add	x1, x1, #0x870
  431a3c:	str	w5, [x4, #376]
  431a40:	bl	401980 <sprintf@plt>
  431a44:	mov	x3, x20
  431a48:	add	x2, sp, #0x20
  431a4c:	mov	x0, x19
  431a50:	mov	x1, #0x40                  	// #64
  431a54:	bl	4019e0 <snprintf@plt>
  431a58:	mov	x0, x19
  431a5c:	ldp	x19, x20, [sp, #16]
  431a60:	ldp	x29, x30, [sp], #64
  431a64:	ret
  431a68:	stp	x29, x30, [sp, #-96]!
  431a6c:	mov	x29, sp
  431a70:	stp	x19, x20, [sp, #16]
  431a74:	mov	x19, x0
  431a78:	mov	w20, #0x3                   	// #3
  431a7c:	stp	x21, x22, [sp, #32]
  431a80:	mov	x21, x1
  431a84:	stp	x23, x24, [sp, #48]
  431a88:	adrp	x23, 458000 <warn@@Base+0x8640>
  431a8c:	add	x23, x23, #0xf8
  431a90:	mov	w24, #0x1                   	// #1
  431a94:	stp	x25, x26, [sp, #64]
  431a98:	str	x27, [sp, #80]
  431a9c:	cmp	x21, x19
  431aa0:	b.ls	431d78 <ferror@plt+0x30038>  // b.plast
  431aa4:	mov	x0, x19
  431aa8:	sub	w6, w24, w19
  431aac:	mov	w4, #0x1                   	// #1
  431ab0:	mov	x22, #0x0                   	// #0
  431ab4:	mov	w1, #0x0                   	// #0
  431ab8:	b	431ae8 <ferror@plt+0x2fda8>
  431abc:	and	x5, x2, #0x7f
  431ac0:	add	x0, x0, #0x1
  431ac4:	lsl	x7, x5, x1
  431ac8:	orr	x22, x22, x7
  431acc:	lsr	x7, x22, x1
  431ad0:	cmp	x5, x7
  431ad4:	csel	w4, w4, w20, eq  // eq = none
  431ad8:	add	w1, w1, #0x7
  431adc:	tbz	w2, #7, 431b08 <ferror@plt+0x2fdc8>
  431ae0:	cmp	x21, x0
  431ae4:	b.eq	431b54 <ferror@plt+0x2fe14>  // b.none
  431ae8:	ldrb	w2, [x0]
  431aec:	cmp	w1, #0x3f
  431af0:	add	w3, w6, w0
  431af4:	b.ls	431abc <ferror@plt+0x2fd7c>  // b.plast
  431af8:	tst	x2, #0x7f
  431afc:	add	x0, x0, #0x1
  431b00:	csel	w4, w4, w20, eq  // eq = none
  431b04:	tbnz	w2, #7, 431ae0 <ferror@plt+0x2fda0>
  431b08:	and	w4, w4, #0xfffffffe
  431b0c:	add	x19, x19, w3, uxtw
  431b10:	tbz	w4, #1, 431b74 <ferror@plt+0x2fe34>
  431b14:	mov	x1, x23
  431b18:	mov	w2, #0x5                   	// #5
  431b1c:	mov	x0, #0x0                   	// #0
  431b20:	bl	401c70 <dcgettext@plt>
  431b24:	bl	44f3e8 <error@@Base>
  431b28:	cmp	x21, x19
  431b2c:	b.ne	431b7c <ferror@plt+0x2fe3c>  // b.any
  431b30:	mov	x19, #0x0                   	// #0
  431b34:	mov	x0, x19
  431b38:	ldp	x19, x20, [sp, #16]
  431b3c:	ldp	x21, x22, [sp, #32]
  431b40:	ldp	x23, x24, [sp, #48]
  431b44:	ldp	x25, x26, [sp, #64]
  431b48:	ldr	x27, [sp, #80]
  431b4c:	ldp	x29, x30, [sp], #96
  431b50:	ret
  431b54:	add	x19, x19, w3, uxtw
  431b58:	tbz	w4, #0, 431b10 <ferror@plt+0x2fdd0>
  431b5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  431b60:	add	x1, x1, #0xe0
  431b64:	mov	w2, #0x5                   	// #5
  431b68:	mov	x0, #0x0                   	// #0
  431b6c:	bl	401c70 <dcgettext@plt>
  431b70:	bl	44f3e8 <error@@Base>
  431b74:	cmp	x21, x19
  431b78:	b.eq	431b30 <ferror@plt+0x2fdf0>  // b.none
  431b7c:	cbz	x22, 431d94 <ferror@plt+0x30054>
  431b80:	mov	x0, x19
  431b84:	mov	w4, #0x1                   	// #1
  431b88:	mov	w1, #0x0                   	// #0
  431b8c:	mov	w3, #0x0                   	// #0
  431b90:	mov	x25, #0x0                   	// #0
  431b94:	nop
  431b98:	cmp	x21, x0
  431b9c:	b.ls	431eec <ferror@plt+0x301ac>  // b.plast
  431ba0:	ldrb	w2, [x0], #1
  431ba4:	add	w3, w3, #0x1
  431ba8:	cmp	w1, #0x3f
  431bac:	b.hi	431dd4 <ferror@plt+0x30094>  // b.pmore
  431bb0:	and	x5, x2, #0x7f
  431bb4:	lsl	x6, x5, x1
  431bb8:	orr	x25, x25, x6
  431bbc:	lsr	x6, x25, x1
  431bc0:	cmp	x5, x6
  431bc4:	csel	w4, w4, w20, eq  // eq = none
  431bc8:	add	w1, w1, #0x7
  431bcc:	tbnz	w2, #7, 431b98 <ferror@plt+0x2fe58>
  431bd0:	and	w4, w4, #0xfffffffe
  431bd4:	add	x19, x19, w3, uxtw
  431bd8:	tbnz	w4, #1, 431f18 <ferror@plt+0x301d8>
  431bdc:	cmp	x21, x19
  431be0:	b.eq	431b30 <ferror@plt+0x2fdf0>  // b.none
  431be4:	ldrb	w26, [x19], #1
  431be8:	mov	x0, #0x30                  	// #48
  431bec:	bl	401a30 <malloc@plt>
  431bf0:	cbz	x0, 431c20 <ferror@plt+0x2fee0>
  431bf4:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  431bf8:	add	x1, x1, #0x760
  431bfc:	stp	x22, x25, [x0]
  431c00:	ldr	x2, [x1, #1408]
  431c04:	str	w26, [x0, #16]
  431c08:	stp	xzr, xzr, [x0, #24]
  431c0c:	str	xzr, [x0, #40]
  431c10:	cbz	x2, 431f10 <ferror@plt+0x301d0>
  431c14:	ldr	x2, [x1, #1416]
  431c18:	str	x0, [x2, #40]
  431c1c:	str	x0, [x1, #1416]
  431c20:	adrp	x22, 458000 <warn@@Base+0x8640>
  431c24:	add	x22, x22, #0xe0
  431c28:	mov	x3, x19
  431c2c:	mov	w1, #0x1                   	// #1
  431c30:	mov	w2, #0x0                   	// #0
  431c34:	mov	w0, #0x0                   	// #0
  431c38:	mov	x25, #0x0                   	// #0
  431c3c:	nop
  431c40:	cmp	x21, x3
  431c44:	b.ls	431d50 <ferror@plt+0x30010>  // b.plast
  431c48:	ldrb	w4, [x3], #1
  431c4c:	add	w0, w0, #0x1
  431c50:	cmp	w2, #0x3f
  431c54:	b.hi	431d40 <ferror@plt+0x30000>  // b.pmore
  431c58:	and	x5, x4, #0x7f
  431c5c:	lsl	x6, x5, x2
  431c60:	orr	x25, x25, x6
  431c64:	lsr	x6, x25, x2
  431c68:	cmp	x5, x6
  431c6c:	csel	w1, w1, w20, eq  // eq = none
  431c70:	add	w2, w2, #0x7
  431c74:	tbnz	w4, #7, 431c40 <ferror@plt+0x2ff00>
  431c78:	and	w1, w1, #0xfffffffe
  431c7c:	add	x19, x19, w0, uxtw
  431c80:	tbnz	w1, #1, 431e7c <ferror@plt+0x3013c>
  431c84:	cmp	x21, x19
  431c88:	b.eq	431d78 <ferror@plt+0x30038>  // b.none
  431c8c:	mov	x4, x19
  431c90:	mov	w1, #0x1                   	// #1
  431c94:	mov	w2, #0x0                   	// #0
  431c98:	mov	w0, #0x0                   	// #0
  431c9c:	mov	x27, #0x0                   	// #0
  431ca0:	cmp	x21, x4
  431ca4:	b.ls	431db4 <ferror@plt+0x30074>  // b.plast
  431ca8:	ldrb	w3, [x4], #1
  431cac:	add	w0, w0, #0x1
  431cb0:	cmp	w2, #0x3f
  431cb4:	b.hi	431d30 <ferror@plt+0x2fff0>  // b.pmore
  431cb8:	and	x5, x3, #0x7f
  431cbc:	lsl	x6, x5, x2
  431cc0:	orr	x27, x27, x6
  431cc4:	lsr	x6, x27, x2
  431cc8:	cmp	x5, x6
  431ccc:	csel	w1, w1, w20, eq  // eq = none
  431cd0:	add	w2, w2, #0x7
  431cd4:	tbnz	w3, #7, 431ca0 <ferror@plt+0x2ff60>
  431cd8:	and	w1, w1, #0xfffffffe
  431cdc:	add	x19, x19, w0, uxtw
  431ce0:	tbnz	w1, #1, 431e94 <ferror@plt+0x30154>
  431ce4:	cmp	x21, x19
  431ce8:	b.eq	431d78 <ferror@plt+0x30038>  // b.none
  431cec:	cmp	x27, #0x21
  431cf0:	mov	x26, #0xffffffffffffffff    	// #-1
  431cf4:	b.eq	431de4 <ferror@plt+0x300a4>  // b.none
  431cf8:	mov	x0, #0x20                  	// #32
  431cfc:	bl	401a30 <malloc@plt>
  431d00:	cbz	x0, 431d28 <ferror@plt+0x2ffe8>
  431d04:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  431d08:	ldr	x1, [x1, #3304]
  431d0c:	ldr	x2, [x1, #24]
  431d10:	stp	x25, x27, [x0]
  431d14:	stp	x26, xzr, [x0, #16]
  431d18:	cbz	x2, 431e70 <ferror@plt+0x30130>
  431d1c:	ldr	x2, [x1, #32]
  431d20:	str	x0, [x2, #24]
  431d24:	str	x0, [x1, #32]
  431d28:	cbnz	x25, 431c28 <ferror@plt+0x2fee8>
  431d2c:	b	431a9c <ferror@plt+0x2fd5c>
  431d30:	tst	x3, #0x7f
  431d34:	csel	w1, w1, w20, eq  // eq = none
  431d38:	tbnz	w3, #7, 431ca0 <ferror@plt+0x2ff60>
  431d3c:	b	431cd8 <ferror@plt+0x2ff98>
  431d40:	tst	x4, #0x7f
  431d44:	csel	w1, w1, w20, eq  // eq = none
  431d48:	tbnz	w4, #7, 431c40 <ferror@plt+0x2ff00>
  431d4c:	b	431c78 <ferror@plt+0x2ff38>
  431d50:	add	x19, x19, w0, uxtw
  431d54:	tbz	w1, #0, 431c80 <ferror@plt+0x2ff40>
  431d58:	mov	x1, x22
  431d5c:	mov	w2, #0x5                   	// #5
  431d60:	mov	x0, #0x0                   	// #0
  431d64:	bl	401c70 <dcgettext@plt>
  431d68:	bl	44f3e8 <error@@Base>
  431d6c:	cmp	x21, x19
  431d70:	b.ne	431c8c <ferror@plt+0x2ff4c>  // b.any
  431d74:	nop
  431d78:	adrp	x1, 486000 <warn@@Base+0x36640>
  431d7c:	add	x1, x1, #0x1e0
  431d80:	mov	w2, #0x5                   	// #5
  431d84:	mov	x0, #0x0                   	// #0
  431d88:	mov	x19, #0x0                   	// #0
  431d8c:	bl	401c70 <dcgettext@plt>
  431d90:	bl	44f3e8 <error@@Base>
  431d94:	mov	x0, x19
  431d98:	ldp	x19, x20, [sp, #16]
  431d9c:	ldp	x21, x22, [sp, #32]
  431da0:	ldp	x23, x24, [sp, #48]
  431da4:	ldp	x25, x26, [sp, #64]
  431da8:	ldr	x27, [sp, #80]
  431dac:	ldp	x29, x30, [sp], #96
  431db0:	ret
  431db4:	add	x19, x19, w0, uxtw
  431db8:	tbz	w1, #0, 431ce0 <ferror@plt+0x2ffa0>
  431dbc:	mov	x1, x22
  431dc0:	mov	w2, #0x5                   	// #5
  431dc4:	mov	x0, #0x0                   	// #0
  431dc8:	bl	401c70 <dcgettext@plt>
  431dcc:	bl	44f3e8 <error@@Base>
  431dd0:	b	431ce4 <ferror@plt+0x2ffa4>
  431dd4:	tst	x2, #0x7f
  431dd8:	csel	w4, w4, w20, eq  // eq = none
  431ddc:	tbnz	w2, #7, 431b98 <ferror@plt+0x2fe58>
  431de0:	b	431bd0 <ferror@plt+0x2fe90>
  431de4:	mov	x3, x19
  431de8:	mov	w1, #0x1                   	// #1
  431dec:	mov	w0, #0x0                   	// #0
  431df0:	mov	w5, #0x0                   	// #0
  431df4:	mov	x26, #0x0                   	// #0
  431df8:	cmp	x21, x3
  431dfc:	b.ls	431eac <ferror@plt+0x3016c>  // b.plast
  431e00:	ldrb	w2, [x3], #1
  431e04:	add	w5, w5, #0x1
  431e08:	cmp	w0, #0x3f
  431e0c:	b.hi	431e60 <ferror@plt+0x30120>  // b.pmore
  431e10:	and	x4, x2, #0x7f
  431e14:	lsl	x6, x4, x0
  431e18:	orr	x26, x26, x6
  431e1c:	lsr	x6, x26, x0
  431e20:	cmp	x4, x6
  431e24:	csel	w1, w1, w20, eq  // eq = none
  431e28:	add	w0, w0, #0x7
  431e2c:	tbnz	w2, #7, 431df8 <ferror@plt+0x300b8>
  431e30:	and	w1, w1, #0xfffffffe
  431e34:	cmp	w0, #0x3f
  431e38:	b.hi	431ecc <ferror@plt+0x3018c>  // b.pmore
  431e3c:	tbz	w2, #6, 431ecc <ferror@plt+0x3018c>
  431e40:	mov	x2, #0xffffffffffffffff    	// #-1
  431e44:	add	x19, x19, w5, uxtw
  431e48:	lsl	x0, x2, x0
  431e4c:	orr	x26, x0, x26
  431e50:	tbnz	w1, #1, 431ed4 <ferror@plt+0x30194>
  431e54:	cmp	x21, x19
  431e58:	b.ne	431cf8 <ferror@plt+0x2ffb8>  // b.any
  431e5c:	b	431d78 <ferror@plt+0x30038>
  431e60:	tst	x2, #0x7f
  431e64:	csel	w1, w1, w20, eq  // eq = none
  431e68:	tbnz	w2, #7, 431df8 <ferror@plt+0x300b8>
  431e6c:	b	431e30 <ferror@plt+0x300f0>
  431e70:	str	x0, [x1, #24]
  431e74:	str	x0, [x1, #32]
  431e78:	b	431d28 <ferror@plt+0x2ffe8>
  431e7c:	mov	x1, x23
  431e80:	mov	w2, #0x5                   	// #5
  431e84:	mov	x0, #0x0                   	// #0
  431e88:	bl	401c70 <dcgettext@plt>
  431e8c:	bl	44f3e8 <error@@Base>
  431e90:	b	431c84 <ferror@plt+0x2ff44>
  431e94:	mov	x1, x23
  431e98:	mov	w2, #0x5                   	// #5
  431e9c:	mov	x0, #0x0                   	// #0
  431ea0:	bl	401c70 <dcgettext@plt>
  431ea4:	bl	44f3e8 <error@@Base>
  431ea8:	b	431ce4 <ferror@plt+0x2ffa4>
  431eac:	add	x19, x19, w5, uxtw
  431eb0:	tbz	w1, #0, 431e50 <ferror@plt+0x30110>
  431eb4:	mov	x1, x22
  431eb8:	mov	w2, #0x5                   	// #5
  431ebc:	mov	x0, #0x0                   	// #0
  431ec0:	bl	401c70 <dcgettext@plt>
  431ec4:	bl	44f3e8 <error@@Base>
  431ec8:	b	431e54 <ferror@plt+0x30114>
  431ecc:	add	x19, x19, w5, uxtw
  431ed0:	tbz	w1, #1, 431e54 <ferror@plt+0x30114>
  431ed4:	mov	x1, x23
  431ed8:	mov	w2, #0x5                   	// #5
  431edc:	mov	x0, #0x0                   	// #0
  431ee0:	bl	401c70 <dcgettext@plt>
  431ee4:	bl	44f3e8 <error@@Base>
  431ee8:	b	431e54 <ferror@plt+0x30114>
  431eec:	add	x19, x19, w3, uxtw
  431ef0:	tbz	w4, #0, 431bd8 <ferror@plt+0x2fe98>
  431ef4:	adrp	x1, 458000 <warn@@Base+0x8640>
  431ef8:	add	x1, x1, #0xe0
  431efc:	mov	w2, #0x5                   	// #5
  431f00:	mov	x0, #0x0                   	// #0
  431f04:	bl	401c70 <dcgettext@plt>
  431f08:	bl	44f3e8 <error@@Base>
  431f0c:	b	431bdc <ferror@plt+0x2fe9c>
  431f10:	str	x0, [x1, #1408]
  431f14:	b	431c1c <ferror@plt+0x2fedc>
  431f18:	mov	x1, x23
  431f1c:	mov	w2, #0x5                   	// #5
  431f20:	mov	x0, #0x0                   	// #0
  431f24:	bl	401c70 <dcgettext@plt>
  431f28:	bl	44f3e8 <error@@Base>
  431f2c:	b	431bdc <ferror@plt+0x2fe9c>
  431f30:	stp	x29, x30, [sp, #-128]!
  431f34:	mov	w5, #0x68                  	// #104
  431f38:	mov	x29, sp
  431f3c:	stp	x21, x22, [sp, #32]
  431f40:	mov	x21, x0
  431f44:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  431f48:	stp	x19, x20, [sp, #16]
  431f4c:	umull	x3, w3, w5
  431f50:	ldr	x19, [x21]
  431f54:	stp	x27, x28, [sp, #80]
  431f58:	str	x2, [sp, #120]
  431f5c:	add	x19, x19, x1
  431f60:	ldr	x27, [x2]
  431f64:	cmp	x19, x4
  431f68:	ldr	x2, [x0, #3312]
  431f6c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  431f70:	csel	x19, x19, x4, ls  // ls = plast
  431f74:	ldr	x1, [x0, #1160]
  431f78:	mov	w0, #0xa                   	// #10
  431f7c:	ldr	w22, [x2, x3]
  431f80:	bl	401990 <putc@plt>
  431f84:	cmp	x27, x19
  431f88:	b.cs	432060 <ferror@plt+0x30320>  // b.hs, b.nlast
  431f8c:	stp	x23, x24, [sp, #48]
  431f90:	lsl	w23, w22, #1
  431f94:	cmp	w22, #0x0
  431f98:	sub	w23, w23, #0x1
  431f9c:	mov	w20, #0x3                   	// #3
  431fa0:	csel	w0, w23, w20, ne  // ne = any
  431fa4:	mov	w24, #0x1                   	// #1
  431fa8:	stp	x25, x26, [sp, #64]
  431fac:	adrp	x25, 458000 <warn@@Base+0x8640>
  431fb0:	str	w0, [sp, #108]
  431fb4:	add	x0, x25, #0xf8
  431fb8:	str	x0, [sp, #112]
  431fbc:	nop
  431fc0:	ldr	x8, [x21]
  431fc4:	mov	x2, x27
  431fc8:	sub	w9, w24, w27
  431fcc:	mov	w0, #0x1                   	// #1
  431fd0:	sub	x28, x27, x8
  431fd4:	mov	x26, #0x0                   	// #0
  431fd8:	mov	w1, #0x0                   	// #0
  431fdc:	b	43200c <ferror@plt+0x302cc>
  431fe0:	and	x6, x5, #0x7f
  431fe4:	add	x2, x2, #0x1
  431fe8:	lsl	x7, x6, x1
  431fec:	orr	x26, x26, x7
  431ff0:	lsr	x7, x26, x1
  431ff4:	cmp	x6, x7
  431ff8:	csel	w0, w0, w20, eq  // eq = none
  431ffc:	add	w1, w1, #0x7
  432000:	tbz	w5, #7, 43202c <ferror@plt+0x302ec>
  432004:	cmp	x19, x2
  432008:	b.ls	43208c <ferror@plt+0x3034c>  // b.plast
  43200c:	ldrb	w5, [x2]
  432010:	cmp	w1, #0x3f
  432014:	add	w10, w9, w2
  432018:	b.ls	431fe0 <ferror@plt+0x302a0>  // b.plast
  43201c:	tst	x5, #0x7f
  432020:	add	x2, x2, #0x1
  432024:	csel	w0, w0, w20, eq  // eq = none
  432028:	tbnz	w5, #7, 432004 <ferror@plt+0x302c4>
  43202c:	and	w0, w0, #0xfffffffe
  432030:	add	x27, x27, w10, uxtw
  432034:	tbz	w0, #1, 4320ac <ferror@plt+0x3036c>
  432038:	ldr	x1, [sp, #112]
  43203c:	mov	w2, #0x5                   	// #5
  432040:	mov	x0, #0x0                   	// #0
  432044:	bl	401c70 <dcgettext@plt>
  432048:	bl	44f3e8 <error@@Base>
  43204c:	cmp	x19, x27
  432050:	b.ne	4320b4 <ferror@plt+0x30374>  // b.any
  432054:	nop
  432058:	ldp	x23, x24, [sp, #48]
  43205c:	ldp	x25, x26, [sp, #64]
  432060:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  432064:	ldr	x1, [x0, #1160]
  432068:	mov	w0, #0xa                   	// #10
  43206c:	bl	401990 <putc@plt>
  432070:	ldr	x0, [sp, #120]
  432074:	ldp	x19, x20, [sp, #16]
  432078:	ldp	x21, x22, [sp, #32]
  43207c:	str	x27, [x0]
  432080:	ldp	x27, x28, [sp, #80]
  432084:	ldp	x29, x30, [sp], #128
  432088:	ret
  43208c:	add	x27, x27, w10, uxtw
  432090:	tbz	w0, #0, 432034 <ferror@plt+0x302f4>
  432094:	adrp	x1, 458000 <warn@@Base+0x8640>
  432098:	add	x1, x1, #0xe0
  43209c:	mov	w2, #0x5                   	// #5
  4320a0:	mov	x0, #0x0                   	// #0
  4320a4:	bl	401c70 <dcgettext@plt>
  4320a8:	bl	44f3e8 <error@@Base>
  4320ac:	cmp	x19, x27
  4320b0:	b.eq	432058 <ferror@plt+0x30318>  // b.none
  4320b4:	mov	x6, x27
  4320b8:	mov	w0, #0x1                   	// #1
  4320bc:	mov	w1, #0x0                   	// #0
  4320c0:	mov	w7, #0x0                   	// #0
  4320c4:	mov	x25, #0x0                   	// #0
  4320c8:	cmp	x19, x6
  4320cc:	b.ls	43217c <ferror@plt+0x3043c>  // b.plast
  4320d0:	ldrb	w2, [x6], #1
  4320d4:	add	w7, w7, #0x1
  4320d8:	cmp	w1, #0x3f
  4320dc:	b.hi	43216c <ferror@plt+0x3042c>  // b.pmore
  4320e0:	and	x9, x2, #0x7f
  4320e4:	lsl	x10, x9, x1
  4320e8:	orr	x25, x25, x10
  4320ec:	lsr	x10, x25, x1
  4320f0:	cmp	x9, x10
  4320f4:	csel	w0, w0, w20, eq  // eq = none
  4320f8:	add	w1, w1, #0x7
  4320fc:	tbnz	w2, #7, 4320c8 <ferror@plt+0x30388>
  432100:	and	w0, w0, #0xfffffffe
  432104:	add	x27, x27, w7, uxtw
  432108:	tbnz	w0, #1, 4321b8 <ferror@plt+0x30478>
  43210c:	mov	x1, x28
  432110:	adrp	x0, 486000 <warn@@Base+0x36640>
  432114:	add	x0, x0, #0x210
  432118:	bl	401cc0 <printf@plt>
  43211c:	adrp	x6, 486000 <warn@@Base+0x36640>
  432120:	add	x28, x6, #0x220
  432124:	mov	x2, x26
  432128:	mov	x0, x28
  43212c:	cbz	w22, 4321a0 <ferror@plt+0x30460>
  432130:	mov	w1, w23
  432134:	bl	401cc0 <printf@plt>
  432138:	ldr	w1, [sp, #108]
  43213c:	mov	x2, x25
  432140:	mov	x0, x28
  432144:	bl	401cc0 <printf@plt>
  432148:	adrp	x1, 486000 <warn@@Base+0x36640>
  43214c:	add	x1, x1, #0x228
  432150:	mov	w2, #0x5                   	// #5
  432154:	mov	x0, #0x0                   	// #0
  432158:	bl	401c70 <dcgettext@plt>
  43215c:	bl	401cc0 <printf@plt>
  432160:	cmp	x19, x27
  432164:	b.hi	431fc0 <ferror@plt+0x30280>  // b.pmore
  432168:	b	432058 <ferror@plt+0x30318>
  43216c:	tst	x2, #0x7f
  432170:	csel	w0, w0, w20, eq  // eq = none
  432174:	tbnz	w2, #7, 4320c8 <ferror@plt+0x30388>
  432178:	b	432100 <ferror@plt+0x303c0>
  43217c:	add	x27, x27, w7, uxtw
  432180:	tbz	w0, #0, 432108 <ferror@plt+0x303c8>
  432184:	adrp	x1, 458000 <warn@@Base+0x8640>
  432188:	add	x1, x1, #0xe0
  43218c:	mov	w2, #0x5                   	// #5
  432190:	mov	x0, #0x0                   	// #0
  432194:	bl	401c70 <dcgettext@plt>
  432198:	bl	44f3e8 <error@@Base>
  43219c:	b	43210c <ferror@plt+0x303cc>
  4321a0:	mov	w1, #0x3                   	// #3
  4321a4:	bl	401cc0 <printf@plt>
  4321a8:	mov	x2, x25
  4321ac:	mov	x0, x28
  4321b0:	mov	w1, #0x3                   	// #3
  4321b4:	b	432144 <ferror@plt+0x30404>
  4321b8:	ldr	x1, [sp, #112]
  4321bc:	mov	w2, #0x5                   	// #5
  4321c0:	mov	x0, #0x0                   	// #0
  4321c4:	bl	401c70 <dcgettext@plt>
  4321c8:	bl	44f3e8 <error@@Base>
  4321cc:	b	43210c <ferror@plt+0x303cc>
  4321d0:	stp	x29, x30, [sp, #-96]!
  4321d4:	mov	x29, sp
  4321d8:	stp	x19, x20, [sp, #16]
  4321dc:	mov	x19, x0
  4321e0:	mov	x20, x2
  4321e4:	mov	x0, #0x0                   	// #0
  4321e8:	mov	w2, #0x5                   	// #5
  4321ec:	stp	x21, x22, [sp, #32]
  4321f0:	mov	x21, x1
  4321f4:	adrp	x1, 486000 <warn@@Base+0x36640>
  4321f8:	add	x1, x1, #0x240
  4321fc:	stp	x23, x24, [sp, #48]
  432200:	and	w24, w3, #0xff
  432204:	bl	401c70 <dcgettext@plt>
  432208:	mov	x23, x0
  43220c:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  432210:	add	x4, x4, #0x760
  432214:	add	x22, x4, #0x180
  432218:	add	x0, sp, #0x40
  43221c:	adrp	x3, 459000 <warn@@Base+0x9640>
  432220:	adrp	x2, 490000 <warn@@Base+0x40640>
  432224:	ldr	w5, [x4, #376]
  432228:	add	x3, x3, #0xa28
  43222c:	add	x2, x2, #0xb30
  432230:	adrp	x1, 454000 <warn@@Base+0x4640>
  432234:	add	w6, w5, #0x1
  432238:	add	x1, x1, #0x870
  43223c:	sbfiz	x5, x5, #6, #32
  432240:	and	w6, w6, #0xf
  432244:	add	x22, x22, x5
  432248:	str	w6, [x4, #376]
  43224c:	bl	401980 <sprintf@plt>
  432250:	mov	x3, x21
  432254:	add	x2, sp, #0x40
  432258:	mov	x1, #0x40                  	// #64
  43225c:	mov	x0, x22
  432260:	bl	4019e0 <snprintf@plt>
  432264:	mov	x2, x22
  432268:	mov	w1, w24
  43226c:	mov	x0, x23
  432270:	bl	401cc0 <printf@plt>
  432274:	cmp	x19, x20
  432278:	b.hi	4322c8 <ferror@plt+0x30588>  // b.pmore
  43227c:	sub	x20, x20, x19
  432280:	cmp	x20, x21
  432284:	csel	x20, x20, x21, ls  // ls = plast
  432288:	cbz	x20, 4322e0 <ferror@plt+0x305a0>
  43228c:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  432290:	adrp	x21, 486000 <warn@@Base+0x36640>
  432294:	add	x20, x19, x20
  432298:	add	x22, x22, #0x398
  43229c:	add	x21, x21, #0x258
  4322a0:	ldr	x2, [x22]
  4322a4:	mov	x0, x19
  4322a8:	mov	w1, #0x1                   	// #1
  4322ac:	add	x19, x19, #0x1
  4322b0:	blr	x2
  4322b4:	mov	x1, x0
  4322b8:	mov	x0, x21
  4322bc:	bl	401cc0 <printf@plt>
  4322c0:	cmp	x20, x19
  4322c4:	b.ne	4322a0 <ferror@plt+0x30560>  // b.any
  4322c8:	mov	x0, x20
  4322cc:	ldp	x19, x20, [sp, #16]
  4322d0:	ldp	x21, x22, [sp, #32]
  4322d4:	ldp	x23, x24, [sp, #48]
  4322d8:	ldp	x29, x30, [sp], #96
  4322dc:	ret
  4322e0:	mov	x20, x19
  4322e4:	b	4322c8 <ferror@plt+0x30588>
  4322e8:	stp	x29, x30, [sp, #-64]!
  4322ec:	mov	w4, #0x1                   	// #1
  4322f0:	mov	w5, #0x0                   	// #0
  4322f4:	mov	x29, sp
  4322f8:	mov	w7, #0x0                   	// #0
  4322fc:	mov	w8, #0x3                   	// #3
  432300:	stp	x19, x20, [sp, #16]
  432304:	mov	x19, #0x0                   	// #0
  432308:	cmp	x2, x0
  43230c:	b.ls	432414 <ferror@plt+0x306d4>  // b.plast
  432310:	ldrb	w6, [x0], #1
  432314:	add	w7, w7, #0x1
  432318:	cmp	w5, #0x3f
  43231c:	b.hi	4323e0 <ferror@plt+0x306a0>  // b.pmore
  432320:	and	x9, x6, #0x7f
  432324:	lsl	x10, x9, x5
  432328:	orr	x19, x19, x10
  43232c:	lsr	x10, x19, x5
  432330:	cmp	x9, x10
  432334:	csel	w4, w4, w8, eq  // eq = none
  432338:	add	w5, w5, #0x7
  43233c:	tbnz	w6, #7, 432308 <ferror@plt+0x305c8>
  432340:	cmp	w5, #0x3f
  432344:	and	w4, w4, #0xfffffffe
  432348:	ccmp	w3, #0x0, #0x4, ls  // ls = plast
  43234c:	b.eq	4323f0 <ferror@plt+0x306b0>  // b.none
  432350:	mov	x0, #0xffffffffffffffff    	// #-1
  432354:	str	w7, [x1]
  432358:	tst	x6, #0x40
  43235c:	lsl	x5, x0, x5
  432360:	orr	x5, x19, x5
  432364:	csel	x19, x5, x19, ne  // ne = any
  432368:	cbnz	w4, 432420 <ferror@plt+0x306e0>
  43236c:	adrp	x3, 45b000 <warn@@Base+0xb640>
  432370:	add	x3, x3, #0xd18
  432374:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  432378:	add	x4, x4, #0x760
  43237c:	add	x20, x4, #0x180
  432380:	add	x0, sp, #0x20
  432384:	adrp	x2, 490000 <warn@@Base+0x40640>
  432388:	adrp	x1, 454000 <warn@@Base+0x4640>
  43238c:	ldr	w5, [x4, #376]
  432390:	add	x2, x2, #0xb30
  432394:	add	x1, x1, #0x870
  432398:	add	w6, w5, #0x1
  43239c:	and	w6, w6, #0xf
  4323a0:	sbfiz	x5, x5, #6, #32
  4323a4:	add	x20, x20, x5
  4323a8:	str	w6, [x4, #376]
  4323ac:	bl	401980 <sprintf@plt>
  4323b0:	mov	x3, x19
  4323b4:	add	x2, sp, #0x20
  4323b8:	mov	x1, #0x40                  	// #64
  4323bc:	mov	x0, x20
  4323c0:	bl	4019e0 <snprintf@plt>
  4323c4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4323c8:	mov	x1, x20
  4323cc:	add	x0, x0, #0xae0
  4323d0:	bl	401cc0 <printf@plt>
  4323d4:	ldp	x19, x20, [sp, #16]
  4323d8:	ldp	x29, x30, [sp], #64
  4323dc:	ret
  4323e0:	tst	x6, #0x7f
  4323e4:	csel	w4, w4, w8, eq  // eq = none
  4323e8:	tbnz	w6, #7, 432308 <ferror@plt+0x305c8>
  4323ec:	b	432340 <ferror@plt+0x30600>
  4323f0:	str	w7, [x1]
  4323f4:	cbnz	w4, 432420 <ferror@plt+0x306e0>
  4323f8:	cmp	w3, #0x0
  4323fc:	adrp	x0, 459000 <warn@@Base+0x9640>
  432400:	adrp	x3, 45b000 <warn@@Base+0xb640>
  432404:	add	x0, x0, #0xa28
  432408:	add	x3, x3, #0xd18
  43240c:	csel	x3, x3, x0, ne  // ne = any
  432410:	b	432374 <ferror@plt+0x30634>
  432414:	str	w7, [x1]
  432418:	tbnz	w4, #0, 43243c <ferror@plt+0x306fc>
  43241c:	tbz	w4, #1, 4323d4 <ferror@plt+0x30694>
  432420:	adrp	x1, 458000 <warn@@Base+0x8640>
  432424:	add	x1, x1, #0xf8
  432428:	mov	w2, #0x5                   	// #5
  43242c:	mov	x0, #0x0                   	// #0
  432430:	bl	401c70 <dcgettext@plt>
  432434:	bl	44f3e8 <error@@Base>
  432438:	b	4323d4 <ferror@plt+0x30694>
  43243c:	adrp	x1, 458000 <warn@@Base+0x8640>
  432440:	add	x1, x1, #0xe0
  432444:	mov	w2, #0x5                   	// #5
  432448:	mov	x0, #0x0                   	// #0
  43244c:	bl	401c70 <dcgettext@plt>
  432450:	bl	44f3e8 <error@@Base>
  432454:	ldp	x19, x20, [sp, #16]
  432458:	ldp	x29, x30, [sp], #64
  43245c:	ret
  432460:	stp	x29, x30, [sp, #-192]!
  432464:	cmp	x0, x1
  432468:	mov	x29, sp
  43246c:	str	x3, [sp, #120]
  432470:	b.cs	432678 <ferror@plt+0x30938>  // b.hs, b.nlast
  432474:	cmp	w2, #0x8
  432478:	stp	x19, x20, [sp, #16]
  43247c:	mov	x19, x0
  432480:	lsl	w0, w2, #3
  432484:	stp	x21, x22, [sp, #32]
  432488:	sub	w0, w0, #0x1
  43248c:	mov	w22, w2
  432490:	mov	x21, x1
  432494:	mov	w1, #0x8                   	// #8
  432498:	csel	w2, w2, w1, ls  // ls = plast
  43249c:	sub	w1, w1, w2
  4324a0:	mov	x2, #0xfffffffffffffffe    	// #-2
  4324a4:	lsl	x0, x2, x0
  4324a8:	mvn	x0, x0
  4324ac:	lsl	w1, w1, #1
  4324b0:	stp	x23, x24, [sp, #48]
  4324b4:	adrp	x24, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4324b8:	add	x24, x24, #0x760
  4324bc:	stp	x0, x1, [sp, #136]
  4324c0:	mov	w0, w22
  4324c4:	add	x1, x24, #0x180
  4324c8:	stp	x25, x26, [sp, #64]
  4324cc:	mov	x25, x4
  4324d0:	stp	x27, x28, [sp, #80]
  4324d4:	stp	x1, x0, [sp, #104]
  4324d8:	sub	w0, w22, #0x1
  4324dc:	str	w0, [sp, #156]
  4324e0:	b	432630 <ferror@plt+0x308f0>
  4324e4:	ldr	w0, [sp, #156]
  4324e8:	mov	w1, w22
  4324ec:	mov	x20, #0x0                   	// #0
  4324f0:	cmp	w0, #0x7
  4324f4:	b.ls	4326c4 <ferror@plt+0x30984>  // b.plast
  4324f8:	add	x19, x19, w22, uxtw #1
  4324fc:	sub	x1, x21, x5
  432500:	cmp	x19, x21
  432504:	mov	x26, x20
  432508:	csel	w1, w22, w1, cc  // cc = lo, ul, last
  43250c:	mov	x23, #0x0                   	// #0
  432510:	cbnz	w1, 4326e4 <ferror@plt+0x309a4>
  432514:	ldr	x1, [sp, #120]
  432518:	adrp	x0, 486000 <warn@@Base+0x36640>
  43251c:	add	x0, x0, #0x210
  432520:	bl	401cc0 <printf@plt>
  432524:	cbz	x26, 432708 <ferror@plt+0x309c8>
  432528:	ldr	w1, [x24, #376]
  43252c:	ldr	x3, [sp, #104]
  432530:	add	w0, w1, #0x1
  432534:	ldr	x2, [sp, #136]
  432538:	and	w0, w0, #0xf
  43253c:	str	w0, [x24, #376]
  432540:	sbfiz	x1, x1, #6, #32
  432544:	bics	xzr, x2, x20
  432548:	add	x26, x3, x1
  43254c:	b.ne	432558 <ferror@plt+0x30818>  // b.any
  432550:	bics	xzr, x2, x23
  432554:	b.ne	4327ec <ferror@plt+0x30aac>  // b.any
  432558:	add	x8, x23, x25
  43255c:	str	x8, [sp, #128]
  432560:	add	x27, x20, x25
  432564:	cbnz	w22, 432724 <ferror@plt+0x309e4>
  432568:	adrp	x7, 490000 <warn@@Base+0x40640>
  43256c:	add	x7, x7, #0xb30
  432570:	adrp	x6, 486000 <warn@@Base+0x36640>
  432574:	add	x28, x6, #0x280
  432578:	mov	x2, x7
  43257c:	mov	x1, x28
  432580:	add	x0, sp, #0xa0
  432584:	bl	401980 <sprintf@plt>
  432588:	mov	x3, x27
  43258c:	add	x2, sp, #0xa0
  432590:	mov	x1, #0x40                  	// #64
  432594:	mov	x0, x26
  432598:	bl	4019e0 <snprintf@plt>
  43259c:	adrp	x5, 487000 <warn@@Base+0x37640>
  4325a0:	add	x27, x5, #0x6f8
  4325a4:	mov	x1, x26
  4325a8:	mov	x0, x27
  4325ac:	bl	401cc0 <printf@plt>
  4325b0:	ldr	w4, [x24, #376]
  4325b4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4325b8:	ldr	x5, [sp, #104]
  4325bc:	add	w3, w4, #0x1
  4325c0:	add	x7, x0, #0xb30
  4325c4:	sbfiz	x4, x4, #6, #32
  4325c8:	and	w3, w3, #0xf
  4325cc:	mov	x2, x7
  4325d0:	mov	x1, x28
  4325d4:	add	x0, sp, #0xa0
  4325d8:	add	x28, x5, x4
  4325dc:	str	w3, [x24, #376]
  4325e0:	bl	401980 <sprintf@plt>
  4325e4:	ldr	x8, [sp, #128]
  4325e8:	add	x2, sp, #0xa0
  4325ec:	mov	x1, #0x40                  	// #64
  4325f0:	mov	x0, x28
  4325f4:	mov	x3, x8
  4325f8:	bl	4019e0 <snprintf@plt>
  4325fc:	mov	x1, x28
  432600:	mov	x0, x27
  432604:	bl	401cc0 <printf@plt>
  432608:	cmp	x23, x20
  43260c:	b.eq	4327a4 <ferror@plt+0x30a64>  // b.none
  432610:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  432614:	add	x20, x23, #0x488
  432618:	b.cc	4327cc <ferror@plt+0x30a8c>  // b.lo, b.ul, b.last
  43261c:	ldr	x1, [x20]
  432620:	mov	w0, #0xa                   	// #10
  432624:	bl	401990 <putc@plt>
  432628:	cmp	x19, x21
  43262c:	b.cs	432664 <ferror@plt+0x30924>  // b.hs, b.nlast
  432630:	ldr	x0, [sp, #112]
  432634:	cmp	w22, #0x8
  432638:	add	x5, x0, x19
  43263c:	b.hi	432680 <ferror@plt+0x30940>  // b.pmore
  432640:	cmp	x21, x5
  432644:	b.hi	4324e4 <ferror@plt+0x307a4>  // b.pmore
  432648:	sub	x1, x21, x19
  43264c:	mov	x20, #0x0                   	// #0
  432650:	sub	w0, w1, #0x1
  432654:	cmp	w0, #0x7
  432658:	b.ls	4326c4 <ferror@plt+0x30984>  // b.plast
  43265c:	cmp	x21, x5
  432660:	b.hi	4324f8 <ferror@plt+0x307b8>  // b.pmore
  432664:	ldp	x19, x20, [sp, #16]
  432668:	ldp	x21, x22, [sp, #32]
  43266c:	ldp	x23, x24, [sp, #48]
  432670:	ldp	x25, x26, [sp, #64]
  432674:	ldp	x27, x28, [sp, #80]
  432678:	ldp	x29, x30, [sp], #192
  43267c:	ret
  432680:	mov	x3, x0
  432684:	mov	w4, #0x5                   	// #5
  432688:	adrp	x2, 486000 <warn@@Base+0x36640>
  43268c:	adrp	x1, 486000 <warn@@Base+0x36640>
  432690:	add	x2, x2, #0xf0
  432694:	add	x1, x1, #0x140
  432698:	mov	x0, #0x0                   	// #0
  43269c:	str	x5, [sp, #128]
  4326a0:	bl	401c20 <dcngettext@plt>
  4326a4:	mov	w1, w22
  4326a8:	mov	w2, #0x8                   	// #8
  4326ac:	bl	44f3e8 <error@@Base>
  4326b0:	add	x0, x19, #0x8
  4326b4:	cmp	x21, x0
  4326b8:	ldr	x5, [sp, #128]
  4326bc:	b.ls	432648 <ferror@plt+0x30908>  // b.plast
  4326c0:	mov	w1, #0x8                   	// #8
  4326c4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4326c8:	mov	x0, x19
  4326cc:	str	x5, [sp, #128]
  4326d0:	ldr	x2, [x2, #920]
  4326d4:	blr	x2
  4326d8:	mov	x20, x0
  4326dc:	ldr	x5, [sp, #128]
  4326e0:	b	43265c <ferror@plt+0x3091c>
  4326e4:	mov	x0, x5
  4326e8:	bl	44fd98 <warn@@Base+0x3d8>
  4326ec:	ldr	x1, [sp, #120]
  4326f0:	orr	x26, x20, x0
  4326f4:	mov	x23, x0
  4326f8:	adrp	x0, 486000 <warn@@Base+0x36640>
  4326fc:	add	x0, x0, #0x210
  432700:	bl	401cc0 <printf@plt>
  432704:	cbnz	x26, 432528 <ferror@plt+0x307e8>
  432708:	adrp	x1, 486000 <warn@@Base+0x36640>
  43270c:	add	x1, x1, #0x260
  432710:	mov	w2, #0x5                   	// #5
  432714:	mov	x0, #0x0                   	// #0
  432718:	bl	401c70 <dcgettext@plt>
  43271c:	bl	401cc0 <printf@plt>
  432720:	b	432664 <ferror@plt+0x30924>
  432724:	adrp	x2, 486000 <warn@@Base+0x36640>
  432728:	add	x28, x2, #0x270
  43272c:	mov	x3, x27
  432730:	mov	x2, x28
  432734:	mov	x1, #0x40                  	// #64
  432738:	mov	x0, x26
  43273c:	bl	4019e0 <snprintf@plt>
  432740:	ldr	x0, [sp, #144]
  432744:	adrp	x5, 487000 <warn@@Base+0x37640>
  432748:	add	x27, x5, #0x6f8
  43274c:	add	x1, x26, x0
  432750:	mov	x0, x27
  432754:	bl	401cc0 <printf@plt>
  432758:	ldr	w0, [x24, #376]
  43275c:	mov	x2, x28
  432760:	ldr	x8, [sp, #128]
  432764:	add	w4, w0, #0x1
  432768:	and	w4, w4, #0xf
  43276c:	str	w4, [x24, #376]
  432770:	ldr	x5, [sp, #104]
  432774:	mov	x3, x8
  432778:	ldr	x4, [sp, #144]
  43277c:	sbfiz	x0, x0, #6, #32
  432780:	add	x0, x5, x0
  432784:	mov	x1, #0x40                  	// #64
  432788:	add	x28, x0, x4
  43278c:	bl	4019e0 <snprintf@plt>
  432790:	mov	x1, x28
  432794:	mov	x0, x27
  432798:	bl	401cc0 <printf@plt>
  43279c:	cmp	x23, x20
  4327a0:	b.ne	432610 <ferror@plt+0x308d0>  // b.any
  4327a4:	mov	w2, #0x5                   	// #5
  4327a8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4327ac:	mov	x0, #0x0                   	// #0
  4327b0:	add	x1, x1, #0x298
  4327b4:	bl	401c70 <dcgettext@plt>
  4327b8:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  4327bc:	add	x20, x1, #0x488
  4327c0:	ldr	x1, [x1, #1160]
  4327c4:	bl	401910 <fputs@plt>
  4327c8:	b	43261c <ferror@plt+0x308dc>
  4327cc:	mov	w2, #0x5                   	// #5
  4327d0:	adrp	x1, 486000 <warn@@Base+0x36640>
  4327d4:	mov	x0, #0x0                   	// #0
  4327d8:	add	x1, x1, #0x2a8
  4327dc:	bl	401c70 <dcgettext@plt>
  4327e0:	ldr	x1, [x23, #1160]
  4327e4:	bl	401910 <fputs@plt>
  4327e8:	b	43261c <ferror@plt+0x308dc>
  4327ec:	cbnz	w22, 432898 <ferror@plt+0x30b58>
  4327f0:	adrp	x6, 490000 <warn@@Base+0x40640>
  4327f4:	adrp	x25, 486000 <warn@@Base+0x36640>
  4327f8:	add	x28, x6, #0xb30
  4327fc:	add	x25, x25, #0x280
  432800:	mov	x2, x28
  432804:	mov	x1, x25
  432808:	add	x0, sp, #0xa0
  43280c:	bl	401980 <sprintf@plt>
  432810:	mov	x3, x20
  432814:	add	x2, sp, #0xa0
  432818:	mov	x1, #0x40                  	// #64
  43281c:	mov	x0, x26
  432820:	bl	4019e0 <snprintf@plt>
  432824:	adrp	x5, 487000 <warn@@Base+0x37640>
  432828:	add	x27, x5, #0x6f8
  43282c:	mov	x1, x26
  432830:	mov	x0, x27
  432834:	bl	401cc0 <printf@plt>
  432838:	ldr	w20, [x24, #376]
  43283c:	ldr	x4, [sp, #104]
  432840:	add	w3, w20, #0x1
  432844:	and	w3, w3, #0xf
  432848:	sbfiz	x20, x20, #6, #32
  43284c:	mov	x2, x28
  432850:	mov	x1, x25
  432854:	add	x20, x4, x20
  432858:	add	x0, sp, #0xa0
  43285c:	str	w3, [x24, #376]
  432860:	bl	401980 <sprintf@plt>
  432864:	mov	x3, x23
  432868:	add	x2, sp, #0xa0
  43286c:	mov	x0, x20
  432870:	mov	x1, #0x40                  	// #64
  432874:	bl	4019e0 <snprintf@plt>
  432878:	mov	x1, x20
  43287c:	mov	x0, x27
  432880:	bl	401cc0 <printf@plt>
  432884:	mov	x25, x23
  432888:	adrp	x0, 486000 <warn@@Base+0x36640>
  43288c:	add	x0, x0, #0x288
  432890:	bl	401b70 <puts@plt>
  432894:	b	432628 <ferror@plt+0x308e8>
  432898:	adrp	x25, 486000 <warn@@Base+0x36640>
  43289c:	add	x25, x25, #0x270
  4328a0:	mov	x3, x20
  4328a4:	mov	x2, x25
  4328a8:	mov	x0, x26
  4328ac:	mov	x1, #0x40                  	// #64
  4328b0:	bl	4019e0 <snprintf@plt>
  4328b4:	ldr	x20, [sp, #144]
  4328b8:	adrp	x5, 487000 <warn@@Base+0x37640>
  4328bc:	add	x27, x5, #0x6f8
  4328c0:	add	x1, x26, x20
  4328c4:	mov	x0, x27
  4328c8:	bl	401cc0 <printf@plt>
  4328cc:	ldr	w0, [x24, #376]
  4328d0:	mov	x2, x25
  4328d4:	ldr	x5, [sp, #104]
  4328d8:	add	w4, w0, #0x1
  4328dc:	and	w4, w4, #0xf
  4328e0:	sbfiz	x0, x0, #6, #32
  4328e4:	add	x0, x5, x0
  4328e8:	mov	x3, x23
  4328ec:	add	x20, x0, x20
  4328f0:	mov	x1, #0x40                  	// #64
  4328f4:	str	w4, [x24, #376]
  4328f8:	bl	4019e0 <snprintf@plt>
  4328fc:	b	432878 <ferror@plt+0x30b38>
  432900:	stp	x29, x30, [sp, #-80]!
  432904:	adrp	x1, 4ab000 <warn@@Base+0x5b640>
  432908:	add	x1, x1, #0x198
  43290c:	mov	x29, sp
  432910:	stp	x19, x20, [sp, #16]
  432914:	ldr	x19, [x1, #1152]
  432918:	cbz	x19, 432a2c <ferror@plt+0x30cec>
  43291c:	ldr	x1, [x1, #1168]
  432920:	mov	x20, x0
  432924:	cmp	x1, x0
  432928:	b.ls	432958 <ferror@plt+0x30c18>  // b.plast
  43292c:	sub	x20, x1, x0
  432930:	add	x19, x19, x0
  432934:	mov	x1, x20
  432938:	mov	x0, x19
  43293c:	bl	401940 <strnlen@plt>
  432940:	cmp	x20, x0
  432944:	b.eq	432a04 <ferror@plt+0x30cc4>  // b.none
  432948:	mov	x0, x19
  43294c:	ldp	x19, x20, [sp, #16]
  432950:	ldp	x29, x30, [sp], #80
  432954:	ret
  432958:	mov	w2, #0x5                   	// #5
  43295c:	adrp	x1, 486000 <warn@@Base+0x36640>
  432960:	mov	x0, #0x0                   	// #0
  432964:	add	x1, x1, #0x2d0
  432968:	str	x21, [sp, #32]
  43296c:	bl	401c70 <dcgettext@plt>
  432970:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  432974:	add	x4, x4, #0x760
  432978:	add	x19, x4, #0x180
  43297c:	mov	x21, x0
  432980:	adrp	x3, 458000 <warn@@Base+0x8640>
  432984:	add	x0, sp, #0x30
  432988:	ldr	w1, [x4, #376]
  43298c:	add	x3, x3, #0xc88
  432990:	adrp	x2, 490000 <warn@@Base+0x40640>
  432994:	add	x2, x2, #0xb30
  432998:	add	w5, w1, #0x1
  43299c:	and	w5, w5, #0xf
  4329a0:	sbfiz	x1, x1, #6, #32
  4329a4:	add	x19, x19, x1
  4329a8:	adrp	x1, 454000 <warn@@Base+0x4640>
  4329ac:	add	x1, x1, #0x870
  4329b0:	str	w5, [x4, #376]
  4329b4:	bl	401980 <sprintf@plt>
  4329b8:	mov	x3, x20
  4329bc:	add	x2, sp, #0x30
  4329c0:	mov	x0, x19
  4329c4:	mov	x1, #0x40                  	// #64
  4329c8:	bl	4019e0 <snprintf@plt>
  4329cc:	mov	x1, x19
  4329d0:	mov	x0, x21
  4329d4:	bl	44f9c0 <warn@@Base>
  4329d8:	mov	w2, #0x5                   	// #5
  4329dc:	adrp	x1, 486000 <warn@@Base+0x36640>
  4329e0:	mov	x0, #0x0                   	// #0
  4329e4:	add	x1, x1, #0x2f8
  4329e8:	bl	401c70 <dcgettext@plt>
  4329ec:	mov	x19, x0
  4329f0:	mov	x0, x19
  4329f4:	ldp	x19, x20, [sp, #16]
  4329f8:	ldr	x21, [sp, #32]
  4329fc:	ldp	x29, x30, [sp], #80
  432a00:	ret
  432a04:	mov	w2, #0x5                   	// #5
  432a08:	adrp	x1, 486000 <warn@@Base+0x36640>
  432a0c:	mov	x0, #0x0                   	// #0
  432a10:	add	x1, x1, #0x310
  432a14:	bl	401c70 <dcgettext@plt>
  432a18:	mov	x19, x0
  432a1c:	mov	x0, x19
  432a20:	ldp	x19, x20, [sp, #16]
  432a24:	ldp	x29, x30, [sp], #80
  432a28:	ret
  432a2c:	adrp	x1, 486000 <warn@@Base+0x36640>
  432a30:	mov	w2, #0x5                   	// #5
  432a34:	add	x1, x1, #0x2b8
  432a38:	mov	x0, #0x0                   	// #0
  432a3c:	bl	401c70 <dcgettext@plt>
  432a40:	mov	x19, x0
  432a44:	b	432948 <ferror@plt+0x30c08>
  432a48:	stp	x29, x30, [sp, #-80]!
  432a4c:	adrp	x1, 4ab000 <warn@@Base+0x5b640>
  432a50:	add	x1, x1, #0x198
  432a54:	mov	x29, sp
  432a58:	stp	x19, x20, [sp, #16]
  432a5c:	ldr	x19, [x1, #1264]
  432a60:	cbz	x19, 432b74 <ferror@plt+0x30e34>
  432a64:	ldr	x1, [x1, #1280]
  432a68:	mov	x20, x0
  432a6c:	cmp	x1, x0
  432a70:	b.ls	432aa0 <ferror@plt+0x30d60>  // b.plast
  432a74:	sub	x20, x1, x0
  432a78:	add	x19, x19, x0
  432a7c:	mov	x1, x20
  432a80:	mov	x0, x19
  432a84:	bl	401940 <strnlen@plt>
  432a88:	cmp	x20, x0
  432a8c:	b.eq	432b4c <ferror@plt+0x30e0c>  // b.none
  432a90:	mov	x0, x19
  432a94:	ldp	x19, x20, [sp, #16]
  432a98:	ldp	x29, x30, [sp], #80
  432a9c:	ret
  432aa0:	mov	w2, #0x5                   	// #5
  432aa4:	adrp	x1, 486000 <warn@@Base+0x36640>
  432aa8:	mov	x0, #0x0                   	// #0
  432aac:	add	x1, x1, #0x360
  432ab0:	str	x21, [sp, #32]
  432ab4:	bl	401c70 <dcgettext@plt>
  432ab8:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  432abc:	add	x4, x4, #0x760
  432ac0:	add	x19, x4, #0x180
  432ac4:	mov	x21, x0
  432ac8:	adrp	x3, 458000 <warn@@Base+0x8640>
  432acc:	add	x0, sp, #0x30
  432ad0:	ldr	w1, [x4, #376]
  432ad4:	add	x3, x3, #0xc88
  432ad8:	adrp	x2, 490000 <warn@@Base+0x40640>
  432adc:	add	x2, x2, #0xb30
  432ae0:	add	w5, w1, #0x1
  432ae4:	and	w5, w5, #0xf
  432ae8:	sbfiz	x1, x1, #6, #32
  432aec:	add	x19, x19, x1
  432af0:	adrp	x1, 454000 <warn@@Base+0x4640>
  432af4:	add	x1, x1, #0x870
  432af8:	str	w5, [x4, #376]
  432afc:	bl	401980 <sprintf@plt>
  432b00:	mov	x3, x20
  432b04:	add	x2, sp, #0x30
  432b08:	mov	x0, x19
  432b0c:	mov	x1, #0x40                  	// #64
  432b10:	bl	4019e0 <snprintf@plt>
  432b14:	mov	x1, x19
  432b18:	mov	x0, x21
  432b1c:	bl	44f9c0 <warn@@Base>
  432b20:	mov	w2, #0x5                   	// #5
  432b24:	adrp	x1, 486000 <warn@@Base+0x36640>
  432b28:	mov	x0, #0x0                   	// #0
  432b2c:	add	x1, x1, #0x2f8
  432b30:	bl	401c70 <dcgettext@plt>
  432b34:	mov	x19, x0
  432b38:	mov	x0, x19
  432b3c:	ldp	x19, x20, [sp, #16]
  432b40:	ldr	x21, [sp, #32]
  432b44:	ldp	x29, x30, [sp], #80
  432b48:	ret
  432b4c:	mov	w2, #0x5                   	// #5
  432b50:	adrp	x1, 486000 <warn@@Base+0x36640>
  432b54:	mov	x0, #0x0                   	// #0
  432b58:	add	x1, x1, #0x388
  432b5c:	bl	401c70 <dcgettext@plt>
  432b60:	mov	x19, x0
  432b64:	mov	x0, x19
  432b68:	ldp	x19, x20, [sp, #16]
  432b6c:	ldp	x29, x30, [sp], #80
  432b70:	ret
  432b74:	adrp	x1, 486000 <warn@@Base+0x36640>
  432b78:	mov	w2, #0x5                   	// #5
  432b7c:	add	x1, x1, #0x340
  432b80:	mov	x0, #0x0                   	// #0
  432b84:	bl	401c70 <dcgettext@plt>
  432b88:	mov	x19, x0
  432b8c:	b	432a90 <ferror@plt+0x30d50>
  432b90:	stp	x29, x30, [sp, #-144]!
  432b94:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  432b98:	mov	x29, sp
  432b9c:	stp	x21, x22, [sp, #32]
  432ba0:	stp	x27, x28, [sp, #80]
  432ba4:	ldr	x22, [x0, #32]
  432ba8:	stp	x19, x20, [sp, #16]
  432bac:	mov	x19, x0
  432bb0:	ldr	x28, [x0, #48]
  432bb4:	str	x0, [sp, #136]
  432bb8:	ldr	w0, [x1, #852]
  432bbc:	add	x2, x22, x28
  432bc0:	stp	x23, x24, [sp, #48]
  432bc4:	stp	x25, x26, [sp, #64]
  432bc8:	str	x2, [sp, #120]
  432bcc:	cbz	w0, 432bfc <ferror@plt+0x30ebc>
  432bd0:	ldr	x0, [x19, #24]
  432bd4:	cbz	x0, 432bfc <ferror@plt+0x30ebc>
  432bd8:	mov	w2, #0x5                   	// #5
  432bdc:	adrp	x1, 485000 <warn@@Base+0x35640>
  432be0:	mov	x0, #0x0                   	// #0
  432be4:	add	x1, x1, #0xfc0
  432be8:	bl	401c70 <dcgettext@plt>
  432bec:	ldr	x1, [x19, #16]
  432bf0:	ldr	x2, [x19, #24]
  432bf4:	bl	401cc0 <printf@plt>
  432bf8:	b	432c1c <ferror@plt+0x30edc>
  432bfc:	adrp	x1, 485000 <warn@@Base+0x35640>
  432c00:	mov	w2, #0x5                   	// #5
  432c04:	add	x1, x1, #0xff0
  432c08:	mov	x0, #0x0                   	// #0
  432c0c:	bl	401c70 <dcgettext@plt>
  432c10:	ldr	x1, [sp, #136]
  432c14:	ldr	x1, [x1, #16]
  432c18:	bl	401cc0 <printf@plt>
  432c1c:	adrp	x25, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  432c20:	adrp	x21, 485000 <warn@@Base+0x35640>
  432c24:	add	x25, x25, #0x760
  432c28:	add	x21, x21, #0xd80
  432c2c:	nop
  432c30:	ldr	x20, [x25, #1408]
  432c34:	cbz	x20, 432c64 <ferror@plt+0x30f24>
  432c38:	mov	x23, x20
  432c3c:	ldr	x20, [x20, #40]
  432c40:	ldr	x19, [x23, #24]
  432c44:	cbz	x19, 432c58 <ferror@plt+0x30f18>
  432c48:	mov	x0, x19
  432c4c:	ldr	x19, [x19, #24]
  432c50:	bl	401bc0 <free@plt>
  432c54:	cbnz	x19, 432c48 <ferror@plt+0x30f08>
  432c58:	mov	x0, x23
  432c5c:	bl	401bc0 <free@plt>
  432c60:	cbnz	x20, 432c38 <ferror@plt+0x30ef8>
  432c64:	ldr	x1, [sp, #120]
  432c68:	mov	x0, x22
  432c6c:	str	xzr, [x25, #1408]
  432c70:	str	xzr, [x25, #1416]
  432c74:	bl	431a68 <ferror@plt+0x2fd28>
  432c78:	str	x0, [sp, #104]
  432c7c:	ldr	x1, [x25, #1408]
  432c80:	cbnz	x1, 432c94 <ferror@plt+0x30f54>
  432c84:	ldr	x0, [sp, #104]
  432c88:	cbz	x0, 432f14 <ferror@plt+0x311d4>
  432c8c:	mov	x22, x0
  432c90:	b	432c30 <ferror@plt+0x30ef0>
  432c94:	adrp	x0, 486000 <warn@@Base+0x36640>
  432c98:	mov	w2, #0x5                   	// #5
  432c9c:	add	x1, x0, #0x3b8
  432ca0:	mov	x0, #0x0                   	// #0
  432ca4:	bl	401c70 <dcgettext@plt>
  432ca8:	ldr	x1, [sp, #136]
  432cac:	ldr	x1, [x1, #32]
  432cb0:	sub	x1, x22, x1
  432cb4:	bl	401cc0 <printf@plt>
  432cb8:	ldr	x23, [x25, #1408]
  432cbc:	cbz	x23, 432c84 <ferror@plt+0x30f44>
  432cc0:	ldp	x19, x22, [x23]
  432cc4:	adrp	x26, 486000 <warn@@Base+0x36640>
  432cc8:	add	x1, x26, #0x420
  432ccc:	adrp	x0, 486000 <warn@@Base+0x36640>
  432cd0:	add	x0, x0, #0x3e8
  432cd4:	str	x1, [sp, #96]
  432cd8:	str	x0, [sp, #128]
  432cdc:	mov	w0, w22
  432ce0:	bl	4516f0 <warn@@Base+0x1d30>
  432ce4:	mov	x20, x0
  432ce8:	cbz	x0, 432e14 <ferror@plt+0x310d4>
  432cec:	nop
  432cf0:	ldr	w0, [x23, #16]
  432cf4:	cbz	w0, 432e58 <ferror@plt+0x31118>
  432cf8:	adrp	x1, 486000 <warn@@Base+0x36640>
  432cfc:	mov	w2, #0x5                   	// #5
  432d00:	add	x1, x1, #0x400
  432d04:	mov	x0, #0x0                   	// #0
  432d08:	bl	401c70 <dcgettext@plt>
  432d0c:	mov	x3, x0
  432d10:	ldr	x0, [sp, #96]
  432d14:	mov	x2, x20
  432d18:	mov	x1, x19
  432d1c:	bl	401cc0 <printf@plt>
  432d20:	ldr	x28, [x23, #24]
  432d24:	cbz	x28, 432df8 <ferror@plt+0x310b8>
  432d28:	adrp	x19, 486000 <warn@@Base+0x36640>
  432d2c:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  432d30:	adrp	x22, 485000 <warn@@Base+0x35640>
  432d34:	add	x19, x19, #0x438
  432d38:	add	x20, x20, #0x488
  432d3c:	add	x22, x22, #0xd90
  432d40:	mov	x24, #0x2001                	// #8193
  432d44:	b	432d84 <ferror@plt+0x31044>
  432d48:	mov	w0, w26
  432d4c:	bl	451c38 <warn@@Base+0x2278>
  432d50:	mov	x2, x0
  432d54:	cbz	x0, 432e74 <ferror@plt+0x31134>
  432d58:	mov	x1, x27
  432d5c:	mov	x0, x19
  432d60:	bl	401cc0 <printf@plt>
  432d64:	ldr	x0, [x28, #8]
  432d68:	cmp	x0, #0x21
  432d6c:	b.eq	432dd4 <ferror@plt+0x31094>  // b.none
  432d70:	ldr	x1, [x20]
  432d74:	mov	w0, #0xa                   	// #10
  432d78:	bl	401990 <putc@plt>
  432d7c:	ldr	x28, [x28, #24]
  432d80:	cbz	x28, 432df8 <ferror@plt+0x310b8>
  432d84:	ldr	x26, [x28]
  432d88:	mov	x27, x21
  432d8c:	cbz	x26, 432dac <ferror@plt+0x3106c>
  432d90:	cmp	x26, x24
  432d94:	mov	x27, x22
  432d98:	b.eq	432dac <ferror@plt+0x3106c>  // b.none
  432d9c:	mov	w0, w26
  432da0:	bl	451ee0 <warn@@Base+0x2520>
  432da4:	mov	x27, x0
  432da8:	cbz	x0, 432eb0 <ferror@plt+0x31170>
  432dac:	ldr	x26, [x28, #8]
  432db0:	cbnz	x26, 432d48 <ferror@plt+0x31008>
  432db4:	mov	x1, x27
  432db8:	mov	x0, x19
  432dbc:	adrp	x2, 485000 <warn@@Base+0x35640>
  432dc0:	add	x2, x2, #0xdd0
  432dc4:	bl	401cc0 <printf@plt>
  432dc8:	ldr	x0, [x28, #8]
  432dcc:	cmp	x0, #0x21
  432dd0:	b.ne	432d70 <ferror@plt+0x31030>  // b.any
  432dd4:	ldr	x1, [x28, #16]
  432dd8:	adrp	x0, 487000 <warn@@Base+0x37640>
  432ddc:	add	x0, x0, #0x5e0
  432de0:	bl	401cc0 <printf@plt>
  432de4:	ldr	x1, [x20]
  432de8:	mov	w0, #0xa                   	// #10
  432dec:	bl	401990 <putc@plt>
  432df0:	ldr	x28, [x28, #24]
  432df4:	cbnz	x28, 432d84 <ferror@plt+0x31044>
  432df8:	ldr	x23, [x23, #40]
  432dfc:	cbz	x23, 432c84 <ferror@plt+0x30f44>
  432e00:	ldp	x19, x22, [x23]
  432e04:	mov	w0, w22
  432e08:	bl	4516f0 <warn@@Base+0x1d30>
  432e0c:	mov	x20, x0
  432e10:	cbnz	x0, 432cf0 <ferror@plt+0x30fb0>
  432e14:	mov	x1, #0xffffffffffffbf80    	// #-16512
  432e18:	add	x2, x22, x1
  432e1c:	mov	x1, #0xbf7f                	// #49023
  432e20:	cmp	x2, x1
  432e24:	b.hi	432ee8 <ferror@plt+0x311a8>  // b.pmore
  432e28:	mov	w2, #0x5                   	// #5
  432e2c:	add	x20, x25, #0x5a0
  432e30:	adrp	x1, 486000 <warn@@Base+0x36640>
  432e34:	add	x1, x1, #0x3d0
  432e38:	bl	401c70 <dcgettext@plt>
  432e3c:	mov	x2, x0
  432e40:	mov	x3, x22
  432e44:	mov	x0, x20
  432e48:	mov	x1, #0x64                  	// #100
  432e4c:	bl	4019e0 <snprintf@plt>
  432e50:	ldr	w0, [x23, #16]
  432e54:	cbnz	w0, 432cf8 <ferror@plt+0x30fb8>
  432e58:	adrp	x1, 486000 <warn@@Base+0x36640>
  432e5c:	mov	w2, #0x5                   	// #5
  432e60:	add	x1, x1, #0x410
  432e64:	mov	x0, #0x0                   	// #0
  432e68:	bl	401c70 <dcgettext@plt>
  432e6c:	mov	x3, x0
  432e70:	b	432d10 <ferror@plt+0x30fd0>
  432e74:	add	x5, x25, #0xb0
  432e78:	mov	w2, #0x5                   	// #5
  432e7c:	adrp	x1, 485000 <warn@@Base+0x35640>
  432e80:	add	x1, x1, #0xde8
  432e84:	str	x5, [sp, #112]
  432e88:	bl	401c70 <dcgettext@plt>
  432e8c:	mov	x2, x0
  432e90:	ldr	x5, [sp, #112]
  432e94:	mov	x3, x26
  432e98:	mov	x1, #0x64                  	// #100
  432e9c:	mov	x0, x5
  432ea0:	bl	4019e0 <snprintf@plt>
  432ea4:	ldr	x5, [sp, #112]
  432ea8:	mov	x2, x5
  432eac:	b	432d58 <ferror@plt+0x31018>
  432eb0:	add	x5, x25, #0x40
  432eb4:	mov	w2, #0x5                   	// #5
  432eb8:	mov	x27, x5
  432ebc:	adrp	x1, 485000 <warn@@Base+0x35640>
  432ec0:	add	x1, x1, #0xdb8
  432ec4:	str	x5, [sp, #112]
  432ec8:	bl	401c70 <dcgettext@plt>
  432ecc:	mov	x2, x0
  432ed0:	ldr	x4, [sp, #112]
  432ed4:	mov	x3, x26
  432ed8:	mov	x1, #0x64                  	// #100
  432edc:	mov	x0, x4
  432ee0:	bl	4019e0 <snprintf@plt>
  432ee4:	b	432dac <ferror@plt+0x3106c>
  432ee8:	ldr	x1, [sp, #128]
  432eec:	add	x24, x25, #0x5a0
  432ef0:	mov	w2, #0x5                   	// #5
  432ef4:	mov	x20, x24
  432ef8:	bl	401c70 <dcgettext@plt>
  432efc:	mov	x2, x0
  432f00:	mov	x3, x22
  432f04:	mov	x0, x24
  432f08:	mov	x1, #0x64                  	// #100
  432f0c:	bl	4019e0 <snprintf@plt>
  432f10:	b	432cf0 <ferror@plt+0x30fb0>
  432f14:	mov	w0, #0xa                   	// #10
  432f18:	bl	401cf0 <putchar@plt>
  432f1c:	mov	w0, #0x1                   	// #1
  432f20:	ldp	x19, x20, [sp, #16]
  432f24:	ldp	x21, x22, [sp, #32]
  432f28:	ldp	x23, x24, [sp, #48]
  432f2c:	ldp	x25, x26, [sp, #64]
  432f30:	ldp	x27, x28, [sp, #80]
  432f34:	ldp	x29, x30, [sp], #144
  432f38:	ret
  432f3c:	nop
  432f40:	stp	x29, x30, [sp, #-112]!
  432f44:	mov	x29, sp
  432f48:	stp	x25, x26, [sp, #64]
  432f4c:	ldr	x25, [x0, #48]
  432f50:	stp	x19, x20, [sp, #16]
  432f54:	mov	x19, x0
  432f58:	cbz	x25, 4330ec <ferror@plt+0x313ac>
  432f5c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  432f60:	stp	x21, x22, [sp, #32]
  432f64:	ldr	w0, [x0, #852]
  432f68:	stp	x23, x24, [sp, #48]
  432f6c:	stp	x27, x28, [sp, #80]
  432f70:	ldp	x21, x26, [x19, #32]
  432f74:	cbz	w0, 4330cc <ferror@plt+0x3138c>
  432f78:	ldr	x0, [x19, #24]
  432f7c:	cbz	x0, 4330cc <ferror@plt+0x3138c>
  432f80:	mov	w2, #0x5                   	// #5
  432f84:	adrp	x1, 485000 <warn@@Base+0x35640>
  432f88:	mov	x0, #0x0                   	// #0
  432f8c:	add	x1, x1, #0xfc0
  432f90:	bl	401c70 <dcgettext@plt>
  432f94:	ldp	x1, x2, [x19, #16]
  432f98:	bl	401cc0 <printf@plt>
  432f9c:	adrp	x28, 456000 <warn@@Base+0x6640>
  432fa0:	adrp	x23, 45e000 <warn@@Base+0xe640>
  432fa4:	adrp	x22, 456000 <warn@@Base+0x6640>
  432fa8:	add	x28, x28, #0xce8
  432fac:	add	x23, x23, #0x360
  432fb0:	add	x22, x22, #0xcf8
  432fb4:	adrp	x27, 4ac000 <warn@@Base+0x5c640>
  432fb8:	add	x0, x27, #0x488
  432fbc:	str	x0, [sp, #104]
  432fc0:	cmp	x25, #0x10
  432fc4:	mov	x24, #0x10                  	// #16
  432fc8:	csel	x24, x25, x24, ls  // ls = plast
  432fcc:	mov	x1, x26
  432fd0:	mov	w20, w24
  432fd4:	mov	x0, x28
  432fd8:	mov	x19, #0x0                   	// #0
  432fdc:	bl	401cc0 <printf@plt>
  432fe0:	b	433008 <ferror@plt+0x312c8>
  432fe4:	ldrb	w1, [x21, x19]
  432fe8:	mov	x0, x22
  432fec:	add	x19, x19, #0x1
  432ff0:	bl	401cc0 <printf@plt>
  432ff4:	and	w2, w27, #0x3
  432ff8:	cmp	w2, #0x3
  432ffc:	b.eq	43302c <ferror@plt+0x312ec>  // b.none
  433000:	cmp	x19, #0x10
  433004:	b.eq	43303c <ferror@plt+0x312fc>  // b.none
  433008:	cmp	w20, w19
  43300c:	mov	w27, w19
  433010:	b.gt	432fe4 <ferror@plt+0x312a4>
  433014:	mov	x0, x23
  433018:	bl	401cc0 <printf@plt>
  43301c:	and	w2, w27, #0x3
  433020:	add	x19, x19, #0x1
  433024:	cmp	w2, #0x3
  433028:	b.ne	433000 <ferror@plt+0x312c0>  // b.any
  43302c:	mov	w0, #0x20                  	// #32
  433030:	bl	401cf0 <putchar@plt>
  433034:	cmp	x19, #0x10
  433038:	b.ne	433008 <ferror@plt+0x312c8>  // b.any
  43303c:	mov	x19, #0x0                   	// #0
  433040:	b	433058 <ferror@plt+0x31318>
  433044:	mov	w0, w1
  433048:	add	x19, x19, #0x1
  43304c:	bl	401cf0 <putchar@plt>
  433050:	cmp	w20, w19
  433054:	b.le	43307c <ferror@plt+0x3133c>
  433058:	ldrb	w1, [x21, x19]
  43305c:	mov	w0, #0x2e                  	// #46
  433060:	sub	w2, w1, #0x20
  433064:	cmp	w2, #0x5f
  433068:	b.ls	433044 <ferror@plt+0x31304>  // b.plast
  43306c:	add	x19, x19, #0x1
  433070:	bl	401cf0 <putchar@plt>
  433074:	cmp	w20, w19
  433078:	b.gt	433058 <ferror@plt+0x31318>
  43307c:	ldr	x0, [sp, #104]
  433080:	add	x21, x21, x24
  433084:	add	x26, x26, x24
  433088:	ldr	x1, [x0]
  43308c:	mov	w0, #0xa                   	// #10
  433090:	bl	401990 <putc@plt>
  433094:	subs	x25, x25, x24
  433098:	b.ne	432fc0 <ferror@plt+0x31280>  // b.any
  43309c:	ldr	x0, [sp, #104]
  4330a0:	ldr	x1, [x0]
  4330a4:	mov	w0, #0xa                   	// #10
  4330a8:	bl	401990 <putc@plt>
  4330ac:	mov	w0, #0x1                   	// #1
  4330b0:	ldp	x19, x20, [sp, #16]
  4330b4:	ldp	x21, x22, [sp, #32]
  4330b8:	ldp	x23, x24, [sp, #48]
  4330bc:	ldp	x25, x26, [sp, #64]
  4330c0:	ldp	x27, x28, [sp, #80]
  4330c4:	ldp	x29, x30, [sp], #112
  4330c8:	ret
  4330cc:	mov	w2, #0x5                   	// #5
  4330d0:	adrp	x1, 485000 <warn@@Base+0x35640>
  4330d4:	mov	x0, #0x0                   	// #0
  4330d8:	add	x1, x1, #0xff0
  4330dc:	bl	401c70 <dcgettext@plt>
  4330e0:	ldr	x1, [x19, #16]
  4330e4:	bl	401cc0 <printf@plt>
  4330e8:	b	432f9c <ferror@plt+0x3125c>
  4330ec:	mov	w2, #0x5                   	// #5
  4330f0:	adrp	x1, 485000 <warn@@Base+0x35640>
  4330f4:	mov	x0, #0x0                   	// #0
  4330f8:	add	x1, x1, #0xd60
  4330fc:	bl	401c70 <dcgettext@plt>
  433100:	ldr	x1, [x19, #16]
  433104:	bl	401cc0 <printf@plt>
  433108:	mov	w0, #0x0                   	// #0
  43310c:	ldp	x19, x20, [sp, #16]
  433110:	ldp	x25, x26, [sp, #64]
  433114:	ldp	x29, x30, [sp], #112
  433118:	ret
  43311c:	nop
  433120:	stp	x29, x30, [sp, #-80]!
  433124:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  433128:	mov	x29, sp
  43312c:	stp	x19, x20, [sp, #16]
  433130:	mov	x19, x0
  433134:	ldr	w0, [x1, #852]
  433138:	stp	x21, x22, [sp, #32]
  43313c:	stp	x23, x24, [sp, #48]
  433140:	cbz	w0, 43316c <ferror@plt+0x3142c>
  433144:	ldr	x0, [x19, #24]
  433148:	cbz	x0, 43316c <ferror@plt+0x3142c>
  43314c:	mov	w2, #0x5                   	// #5
  433150:	adrp	x1, 485000 <warn@@Base+0x35640>
  433154:	mov	x0, #0x0                   	// #0
  433158:	add	x1, x1, #0xfc0
  43315c:	bl	401c70 <dcgettext@plt>
  433160:	ldp	x1, x2, [x19, #16]
  433164:	bl	401cc0 <printf@plt>
  433168:	b	433188 <ferror@plt+0x31448>
  43316c:	adrp	x1, 485000 <warn@@Base+0x35640>
  433170:	mov	w2, #0x5                   	// #5
  433174:	add	x1, x1, #0xff0
  433178:	mov	x0, #0x0                   	// #0
  43317c:	bl	401c70 <dcgettext@plt>
  433180:	ldr	x1, [x19, #16]
  433184:	bl	401cc0 <printf@plt>
  433188:	ldr	x21, [x19, #48]
  43318c:	ldr	x22, [x19, #32]
  433190:	mov	x1, x21
  433194:	mov	x0, x22
  433198:	bl	401940 <strnlen@plt>
  43319c:	mov	x20, x0
  4331a0:	and	x23, x0, #0xffffffff
  4331a4:	cmp	x21, w0, uxtw
  4331a8:	b.eq	433330 <ferror@plt+0x315f0>  // b.none
  4331ac:	mov	w2, #0x5                   	// #5
  4331b0:	adrp	x1, 486000 <warn@@Base+0x36640>
  4331b4:	mov	x0, #0x0                   	// #0
  4331b8:	add	x1, x1, #0x478
  4331bc:	bl	401c70 <dcgettext@plt>
  4331c0:	mov	x1, x22
  4331c4:	bl	401cc0 <printf@plt>
  4331c8:	ldr	x0, [x19, #16]
  4331cc:	adrp	x1, 460000 <warn@@Base+0x10640>
  4331d0:	mov	x2, #0xe                   	// #14
  4331d4:	add	x1, x1, #0x2a8
  4331d8:	bl	401a50 <strncmp@plt>
  4331dc:	mov	w21, w0
  4331e0:	cbnz	w0, 433268 <ferror@plt+0x31528>
  4331e4:	add	w20, w20, #0x4
  4331e8:	ldr	x1, [x19, #48]
  4331ec:	and	w20, w20, #0xfffffffc
  4331f0:	add	w24, w20, #0x4
  4331f4:	cmp	x1, w24, uxtw
  4331f8:	b.cc	4333fc <ferror@plt+0x316bc>  // b.lo, b.ul, b.last
  4331fc:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  433200:	add	x0, x22, w20, uxtw
  433204:	mov	w1, #0x4                   	// #4
  433208:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  43320c:	ldr	x2, [x2, #920]
  433210:	blr	x2
  433214:	mov	x20, x0
  433218:	mov	w2, #0x5                   	// #5
  43321c:	adrp	x1, 486000 <warn@@Base+0x36640>
  433220:	mov	x0, #0x0                   	// #0
  433224:	add	x1, x1, #0x4b8
  433228:	bl	401c70 <dcgettext@plt>
  43322c:	mov	w1, w20
  433230:	bl	401cc0 <printf@plt>
  433234:	ldr	x0, [x19, #48]
  433238:	cmp	x24, x0
  43323c:	b.cc	433418 <ferror@plt+0x316d8>  // b.lo, b.ul, b.last
  433240:	ldr	x1, [x23, #1160]
  433244:	mov	w21, #0x1                   	// #1
  433248:	mov	w0, #0xa                   	// #10
  43324c:	bl	401990 <putc@plt>
  433250:	mov	w0, w21
  433254:	ldp	x19, x20, [sp, #16]
  433258:	ldp	x21, x22, [sp, #32]
  43325c:	ldp	x23, x24, [sp, #48]
  433260:	ldp	x29, x30, [sp], #80
  433264:	ret
  433268:	ldr	x0, [x19, #48]
  43326c:	add	w20, w20, #0x1
  433270:	sub	x20, x0, x20
  433274:	cmp	x20, #0x13
  433278:	b.ls	4333c4 <ferror@plt+0x31684>  // b.plast
  43327c:	mov	w2, #0x5                   	// #5
  433280:	adrp	x1, 486000 <warn@@Base+0x36640>
  433284:	mov	x0, #0x0                   	// #0
  433288:	add	x1, x1, #0x538
  43328c:	ldr	x19, [x19, #32]
  433290:	bl	401c70 <dcgettext@plt>
  433294:	mov	x1, x20
  433298:	bl	401cc0 <printf@plt>
  43329c:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4332a0:	add	x23, x23, #0x1
  4332a4:	add	x19, x19, x23
  4332a8:	ldr	w1, [x1, #864]
  4332ac:	cbnz	w1, 433364 <ferror@plt+0x31624>
  4332b0:	mov	x1, #0x50                  	// #80
  4332b4:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4332b8:	sub	x0, x1, w0, sxtw
  4332bc:	movk	x2, #0xaaab
  4332c0:	umulh	x0, x0, x2
  4332c4:	cmp	x20, x0, lsr #1
  4332c8:	b.cc	433364 <ferror@plt+0x31624>  // b.lo, b.ul, b.last
  4332cc:	mov	x24, #0x89d8                	// #35288
  4332d0:	str	x25, [sp, #64]
  4332d4:	mov	x25, #0x4ec5                	// #20165
  4332d8:	movk	x24, #0xd89d, lsl #16
  4332dc:	movk	x25, #0xc4ec, lsl #16
  4332e0:	adrp	x22, 486000 <warn@@Base+0x36640>
  4332e4:	movk	x24, #0x9d89, lsl #32
  4332e8:	movk	x25, #0xec4e, lsl #32
  4332ec:	add	x22, x22, #0x558
  4332f0:	mov	x21, #0x0                   	// #0
  4332f4:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  4332f8:	movk	x24, #0x9d8, lsl #48
  4332fc:	movk	x25, #0x4ec4, lsl #48
  433300:	mul	x1, x21, x25
  433304:	mov	x0, x22
  433308:	ror	x1, x1, #1
  43330c:	cmp	x1, x24
  433310:	b.ls	433398 <ferror@plt+0x31658>  // b.plast
  433314:	ldrb	w1, [x19, x21]
  433318:	add	x21, x21, #0x1
  43331c:	bl	401cc0 <printf@plt>
  433320:	cmp	x20, x21
  433324:	b.ne	433300 <ferror@plt+0x315c0>  // b.any
  433328:	ldr	x25, [sp, #64]
  43332c:	b	433388 <ferror@plt+0x31648>
  433330:	adrp	x1, 486000 <warn@@Base+0x36640>
  433334:	add	x1, x1, #0x448
  433338:	mov	w2, #0x5                   	// #5
  43333c:	mov	w21, #0x0                   	// #0
  433340:	mov	x0, #0x0                   	// #0
  433344:	bl	401c70 <dcgettext@plt>
  433348:	bl	44f9c0 <warn@@Base>
  43334c:	mov	w0, w21
  433350:	ldp	x19, x20, [sp, #16]
  433354:	ldp	x21, x22, [sp, #32]
  433358:	ldp	x23, x24, [sp, #48]
  43335c:	ldp	x29, x30, [sp], #80
  433360:	ret
  433364:	adrp	x22, 486000 <warn@@Base+0x36640>
  433368:	add	x20, x19, x20
  43336c:	add	x22, x22, #0x558
  433370:	ldrb	w1, [x19], #1
  433374:	mov	x0, x22
  433378:	bl	401cc0 <printf@plt>
  43337c:	cmp	x20, x19
  433380:	b.ne	433370 <ferror@plt+0x31630>  // b.any
  433384:	adrp	x23, 4ac000 <warn@@Base+0x5c640>
  433388:	ldr	x1, [x23, #1160]
  43338c:	mov	w0, #0xa                   	// #10
  433390:	bl	401990 <putc@plt>
  433394:	b	433240 <ferror@plt+0x31500>
  433398:	ldr	x1, [x23, #1160]
  43339c:	mov	w0, #0xa                   	// #10
  4333a0:	bl	401990 <putc@plt>
  4333a4:	ldrb	w1, [x19, x21]
  4333a8:	mov	x0, x22
  4333ac:	add	x21, x21, #0x1
  4333b0:	bl	401cc0 <printf@plt>
  4333b4:	cmp	x20, x21
  4333b8:	b.ne	433300 <ferror@plt+0x315c0>  // b.any
  4333bc:	ldr	x25, [sp, #64]
  4333c0:	b	433388 <ferror@plt+0x31648>
  4333c4:	mov	w2, #0x5                   	// #5
  4333c8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4333cc:	mov	x0, #0x0                   	// #0
  4333d0:	add	x1, x1, #0x510
  4333d4:	bl	401c70 <dcgettext@plt>
  4333d8:	mov	w21, #0x0                   	// #0
  4333dc:	mov	x1, x20
  4333e0:	bl	44f9c0 <warn@@Base>
  4333e4:	mov	w0, w21
  4333e8:	ldp	x19, x20, [sp, #16]
  4333ec:	ldp	x21, x22, [sp, #32]
  4333f0:	ldp	x23, x24, [sp, #48]
  4333f4:	ldp	x29, x30, [sp], #80
  4333f8:	ret
  4333fc:	adrp	x1, 486000 <warn@@Base+0x36640>
  433400:	add	x1, x1, #0x498
  433404:	mov	w2, #0x5                   	// #5
  433408:	mov	x0, #0x0                   	// #0
  43340c:	bl	401c70 <dcgettext@plt>
  433410:	bl	44f9c0 <warn@@Base>
  433414:	b	433250 <ferror@plt+0x31510>
  433418:	mov	w2, #0x5                   	// #5
  43341c:	adrp	x1, 486000 <warn@@Base+0x36640>
  433420:	mov	x0, #0x0                   	// #0
  433424:	add	x1, x1, #0x4d0
  433428:	bl	401c70 <dcgettext@plt>
  43342c:	ldr	x1, [x19, #48]
  433430:	sub	x1, x1, x24
  433434:	bl	44f9c0 <warn@@Base>
  433438:	b	433250 <ferror@plt+0x31510>
  43343c:	nop
  433440:	stp	x29, x30, [sp, #-80]!
  433444:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  433448:	mov	x29, sp
  43344c:	stp	x21, x22, [sp, #32]
  433450:	mov	x21, x0
  433454:	ldr	w0, [x1, #852]
  433458:	stp	x19, x20, [sp, #16]
  43345c:	ldr	x19, [x21, #32]
  433460:	ldr	x20, [x21, #48]
  433464:	add	x20, x19, x20
  433468:	cbz	w0, 433494 <ferror@plt+0x31754>
  43346c:	ldr	x0, [x21, #24]
  433470:	cbz	x0, 433494 <ferror@plt+0x31754>
  433474:	mov	w2, #0x5                   	// #5
  433478:	adrp	x1, 485000 <warn@@Base+0x35640>
  43347c:	mov	x0, #0x0                   	// #0
  433480:	add	x1, x1, #0xfc0
  433484:	bl	401c70 <dcgettext@plt>
  433488:	ldp	x1, x2, [x21, #16]
  43348c:	bl	401cc0 <printf@plt>
  433490:	b	4334b0 <ferror@plt+0x31770>
  433494:	adrp	x1, 485000 <warn@@Base+0x35640>
  433498:	mov	w2, #0x5                   	// #5
  43349c:	add	x1, x1, #0xff0
  4334a0:	mov	x0, #0x0                   	// #0
  4334a4:	bl	401c70 <dcgettext@plt>
  4334a8:	ldr	x1, [x21, #16]
  4334ac:	bl	401cc0 <printf@plt>
  4334b0:	cmp	x19, x20
  4334b4:	b.cs	4335d0 <ferror@plt+0x31890>  // b.hs, b.nlast
  4334b8:	adrp	x22, 458000 <warn@@Base+0x8640>
  4334bc:	add	x22, x22, #0xf8
  4334c0:	stp	x23, x24, [sp, #48]
  4334c4:	adrp	x23, 486000 <warn@@Base+0x36640>
  4334c8:	add	x23, x23, #0x560
  4334cc:	mov	w21, #0x3                   	// #3
  4334d0:	str	x25, [sp, #64]
  4334d4:	nop
  4334d8:	ldrb	w0, [x19], #1
  4334dc:	cmp	w0, #0x3
  4334e0:	b.eq	4337a4 <ferror@plt+0x31a64>  // b.none
  4334e4:	b.hi	4335e4 <ferror@plt+0x318a4>  // b.pmore
  4334e8:	cmp	w0, #0x1
  4334ec:	b.eq	4336c8 <ferror@plt+0x31988>  // b.none
  4334f0:	cmp	w0, #0x2
  4334f4:	b.ne	4335c0 <ferror@plt+0x31880>  // b.any
  4334f8:	mov	x3, x19
  4334fc:	mov	w4, #0x1                   	// #1
  433500:	mov	w0, #0x0                   	// #0
  433504:	mov	w2, #0x0                   	// #0
  433508:	mov	x1, #0x0                   	// #0
  43350c:	cmp	x20, x3
  433510:	b.ls	433570 <ferror@plt+0x31830>  // b.plast
  433514:	ldrb	w5, [x3], #1
  433518:	add	w2, w2, #0x1
  43351c:	cmp	w0, #0x3f
  433520:	b.hi	4336b8 <ferror@plt+0x31978>  // b.pmore
  433524:	and	x6, x5, #0x7f
  433528:	lsl	x7, x6, x0
  43352c:	orr	x1, x1, x7
  433530:	lsr	x7, x1, x0
  433534:	cmp	x6, x7
  433538:	csel	w4, w4, w21, eq  // eq = none
  43353c:	add	w0, w0, #0x7
  433540:	tbnz	w5, #7, 43350c <ferror@plt+0x317cc>
  433544:	and	w4, w4, #0xfffffffe
  433548:	add	x24, x19, w2, uxtw
  43354c:	tst	x1, #0xffffffff00000000
  433550:	mov	w25, w1
  433554:	b.eq	433588 <ferror@plt+0x31848>  // b.none
  433558:	mov	x1, x22
  43355c:	mov	w2, #0x5                   	// #5
  433560:	mov	x0, #0x0                   	// #0
  433564:	bl	401c70 <dcgettext@plt>
  433568:	bl	44f3e8 <error@@Base>
  43356c:	b	43358c <ferror@plt+0x3184c>
  433570:	add	x24, x19, w2, uxtw
  433574:	tst	x1, #0xffffffff00000000
  433578:	mov	w25, w1
  43357c:	and	w0, w4, #0x1
  433580:	b.ne	433948 <ferror@plt+0x31c08>  // b.any
  433584:	cbnz	w0, 43394c <ferror@plt+0x31c0c>
  433588:	tbnz	w4, #1, 433558 <ferror@plt+0x31818>
  43358c:	sub	x1, x20, x24
  433590:	mov	x0, x24
  433594:	bl	401940 <strnlen@plt>
  433598:	add	x19, x0, #0x1
  43359c:	adrp	x1, 486000 <warn@@Base+0x36640>
  4335a0:	add	x19, x24, x19
  4335a4:	add	x1, x1, #0x5e0
  4335a8:	mov	w2, #0x5                   	// #5
  4335ac:	mov	x0, #0x0                   	// #0
  4335b0:	bl	401c70 <dcgettext@plt>
  4335b4:	mov	x2, x24
  4335b8:	mov	w1, w25
  4335bc:	bl	401cc0 <printf@plt>
  4335c0:	cmp	x20, x19
  4335c4:	b.hi	4334d8 <ferror@plt+0x31798>  // b.pmore
  4335c8:	ldp	x23, x24, [sp, #48]
  4335cc:	ldr	x25, [sp, #64]
  4335d0:	mov	w0, #0x1                   	// #1
  4335d4:	ldp	x19, x20, [sp, #16]
  4335d8:	ldp	x21, x22, [sp, #32]
  4335dc:	ldp	x29, x30, [sp], #80
  4335e0:	ret
  4335e4:	cmp	w0, #0x4
  4335e8:	b.eq	433788 <ferror@plt+0x31a48>  // b.none
  4335ec:	cmp	w0, #0xff
  4335f0:	b.ne	4335c0 <ferror@plt+0x31880>  // b.any
  4335f4:	mov	x3, x19
  4335f8:	mov	w4, #0x1                   	// #1
  4335fc:	mov	w0, #0x0                   	// #0
  433600:	mov	w2, #0x0                   	// #0
  433604:	mov	x1, #0x0                   	// #0
  433608:	cmp	x20, x3
  43360c:	b.ls	43366c <ferror@plt+0x3192c>  // b.plast
  433610:	ldrb	w5, [x3], #1
  433614:	add	w2, w2, #0x1
  433618:	cmp	w0, #0x3f
  43361c:	b.hi	4336a8 <ferror@plt+0x31968>  // b.pmore
  433620:	and	x6, x5, #0x7f
  433624:	lsl	x7, x6, x0
  433628:	orr	x1, x1, x7
  43362c:	lsr	x7, x1, x0
  433630:	cmp	x6, x7
  433634:	csel	w4, w4, w21, eq  // eq = none
  433638:	add	w0, w0, #0x7
  43363c:	tbnz	w5, #7, 433608 <ferror@plt+0x318c8>
  433640:	and	w4, w4, #0xfffffffe
  433644:	add	x24, x19, w2, uxtw
  433648:	tst	x1, #0xffffffff00000000
  43364c:	mov	w25, w1
  433650:	b.eq	433684 <ferror@plt+0x31944>  // b.none
  433654:	mov	x1, x22
  433658:	mov	w2, #0x5                   	// #5
  43365c:	mov	x0, #0x0                   	// #0
  433660:	bl	401c70 <dcgettext@plt>
  433664:	bl	44f3e8 <error@@Base>
  433668:	b	433688 <ferror@plt+0x31948>
  43366c:	add	x24, x19, w2, uxtw
  433670:	tst	x1, #0xffffffff00000000
  433674:	mov	w25, w1
  433678:	and	w0, w4, #0x1
  43367c:	b.ne	433908 <ferror@plt+0x31bc8>  // b.any
  433680:	cbnz	w0, 43390c <ferror@plt+0x31bcc>
  433684:	tbnz	w4, #1, 433654 <ferror@plt+0x31914>
  433688:	sub	x1, x20, x24
  43368c:	mov	x0, x24
  433690:	bl	401940 <strnlen@plt>
  433694:	add	x19, x0, #0x1
  433698:	adrp	x1, 486000 <warn@@Base+0x36640>
  43369c:	add	x19, x24, x19
  4336a0:	add	x1, x1, #0x610
  4336a4:	b	4335a8 <ferror@plt+0x31868>
  4336a8:	tst	x5, #0x7f
  4336ac:	csel	w4, w4, w21, eq  // eq = none
  4336b0:	tbnz	w5, #7, 433608 <ferror@plt+0x318c8>
  4336b4:	b	433640 <ferror@plt+0x31900>
  4336b8:	tst	x5, #0x7f
  4336bc:	csel	w4, w4, w21, eq  // eq = none
  4336c0:	tbnz	w5, #7, 43350c <ferror@plt+0x317cc>
  4336c4:	b	433544 <ferror@plt+0x31804>
  4336c8:	mov	x4, x19
  4336cc:	mov	w3, #0x0                   	// #0
  4336d0:	mov	w2, #0x0                   	// #0
  4336d4:	mov	x1, #0x0                   	// #0
  4336d8:	cmp	x20, x4
  4336dc:	b.ls	43373c <ferror@plt+0x319fc>  // b.plast
  4336e0:	ldrb	w5, [x4], #1
  4336e4:	add	w2, w2, #0x1
  4336e8:	cmp	w3, #0x3f
  4336ec:	b.hi	433778 <ferror@plt+0x31a38>  // b.pmore
  4336f0:	and	x6, x5, #0x7f
  4336f4:	lsl	x7, x6, x3
  4336f8:	orr	x1, x1, x7
  4336fc:	lsr	x7, x1, x3
  433700:	cmp	x6, x7
  433704:	csel	w0, w0, w21, eq  // eq = none
  433708:	add	w3, w3, #0x7
  43370c:	tbnz	w5, #7, 4336d8 <ferror@plt+0x31998>
  433710:	and	w0, w0, #0xfffffffe
  433714:	add	x24, x19, w2, uxtw
  433718:	tst	x1, #0xffffffff00000000
  43371c:	mov	w25, w1
  433720:	b.eq	433754 <ferror@plt+0x31a14>  // b.none
  433724:	mov	x1, x22
  433728:	mov	w2, #0x5                   	// #5
  43372c:	mov	x0, #0x0                   	// #0
  433730:	bl	401c70 <dcgettext@plt>
  433734:	bl	44f3e8 <error@@Base>
  433738:	b	433758 <ferror@plt+0x31a18>
  43373c:	tst	x1, #0xffffffff00000000
  433740:	mov	w25, w1
  433744:	add	x24, x19, w2, uxtw
  433748:	and	w1, w0, #0x1
  43374c:	b.ne	433928 <ferror@plt+0x31be8>  // b.any
  433750:	cbnz	w1, 43392c <ferror@plt+0x31bec>
  433754:	tbnz	w0, #1, 433724 <ferror@plt+0x319e4>
  433758:	sub	x1, x20, x24
  43375c:	mov	x0, x24
  433760:	bl	401940 <strnlen@plt>
  433764:	add	x19, x0, #0x1
  433768:	adrp	x1, 486000 <warn@@Base+0x36640>
  43376c:	add	x19, x24, x19
  433770:	add	x1, x1, #0x5b0
  433774:	b	4335a8 <ferror@plt+0x31868>
  433778:	tst	x5, #0x7f
  43377c:	csel	w0, w0, w21, eq  // eq = none
  433780:	tbnz	w5, #7, 4336d8 <ferror@plt+0x31998>
  433784:	b	433710 <ferror@plt+0x319d0>
  433788:	adrp	x1, 486000 <warn@@Base+0x36640>
  43378c:	add	x1, x1, #0x598
  433790:	mov	w2, #0x5                   	// #5
  433794:	mov	x0, #0x0                   	// #0
  433798:	bl	401c70 <dcgettext@plt>
  43379c:	bl	401cc0 <printf@plt>
  4337a0:	b	4335c0 <ferror@plt+0x31880>
  4337a4:	mov	x3, x19
  4337a8:	mov	w1, #0x1                   	// #1
  4337ac:	mov	w0, #0x0                   	// #0
  4337b0:	mov	w4, #0x0                   	// #0
  4337b4:	mov	x24, #0x0                   	// #0
  4337b8:	cmp	x20, x3
  4337bc:	b.ls	433818 <ferror@plt+0x31ad8>  // b.plast
  4337c0:	ldrb	w2, [x3], #1
  4337c4:	add	w4, w4, #0x1
  4337c8:	cmp	w0, #0x3f
  4337cc:	b.hi	4338f8 <ferror@plt+0x31bb8>  // b.pmore
  4337d0:	and	x5, x2, #0x7f
  4337d4:	lsl	x6, x5, x0
  4337d8:	orr	x24, x24, x6
  4337dc:	lsr	x6, x24, x0
  4337e0:	cmp	x5, x6
  4337e4:	csel	w1, w1, w21, eq  // eq = none
  4337e8:	add	w0, w0, #0x7
  4337ec:	tbnz	w2, #7, 4337b8 <ferror@plt+0x31a78>
  4337f0:	and	w1, w1, #0xfffffffe
  4337f4:	add	x19, x19, w4, uxtw
  4337f8:	tst	x24, #0xffffffff00000000
  4337fc:	b.eq	43382c <ferror@plt+0x31aec>  // b.none
  433800:	mov	x1, x22
  433804:	mov	w2, #0x5                   	// #5
  433808:	mov	x0, #0x0                   	// #0
  43380c:	bl	401c70 <dcgettext@plt>
  433810:	bl	44f3e8 <error@@Base>
  433814:	b	433830 <ferror@plt+0x31af0>
  433818:	add	x19, x19, w4, uxtw
  43381c:	tst	x24, #0xffffffff00000000
  433820:	and	w0, w1, #0x1
  433824:	b.ne	433968 <ferror@plt+0x31c28>  // b.any
  433828:	cbnz	w0, 43396c <ferror@plt+0x31c2c>
  43382c:	tbnz	w1, #1, 433800 <ferror@plt+0x31ac0>
  433830:	mov	x4, x19
  433834:	mov	w5, #0x1                   	// #1
  433838:	mov	w1, #0x0                   	// #0
  43383c:	mov	w0, #0x0                   	// #0
  433840:	mov	x2, #0x0                   	// #0
  433844:	nop
  433848:	cmp	x20, x4
  43384c:	b.ls	4338ac <ferror@plt+0x31b6c>  // b.plast
  433850:	ldrb	w3, [x4], #1
  433854:	add	w0, w0, #0x1
  433858:	cmp	w1, #0x3f
  43385c:	b.hi	4338e8 <ferror@plt+0x31ba8>  // b.pmore
  433860:	and	x6, x3, #0x7f
  433864:	lsl	x7, x6, x1
  433868:	orr	x2, x2, x7
  43386c:	lsr	x7, x2, x1
  433870:	cmp	x6, x7
  433874:	csel	w5, w5, w21, eq  // eq = none
  433878:	add	w1, w1, #0x7
  43387c:	tbnz	w3, #7, 433848 <ferror@plt+0x31b08>
  433880:	and	w5, w5, #0xfffffffe
  433884:	add	x19, x19, w0, uxtw
  433888:	tst	x2, #0xffffffff00000000
  43388c:	mov	w25, w2
  433890:	b.eq	4338c4 <ferror@plt+0x31b84>  // b.none
  433894:	mov	x1, x22
  433898:	mov	w2, #0x5                   	// #5
  43389c:	mov	x0, #0x0                   	// #0
  4338a0:	bl	401c70 <dcgettext@plt>
  4338a4:	bl	44f3e8 <error@@Base>
  4338a8:	b	4338c8 <ferror@plt+0x31b88>
  4338ac:	add	x19, x19, w0, uxtw
  4338b0:	tst	x2, #0xffffffff00000000
  4338b4:	mov	w25, w2
  4338b8:	and	w0, w5, #0x1
  4338bc:	b.ne	433988 <ferror@plt+0x31c48>  // b.any
  4338c0:	cbnz	w0, 43398c <ferror@plt+0x31c4c>
  4338c4:	tbnz	w5, #1, 433894 <ferror@plt+0x31b54>
  4338c8:	mov	x1, x23
  4338cc:	mov	w2, #0x5                   	// #5
  4338d0:	mov	x0, #0x0                   	// #0
  4338d4:	bl	401c70 <dcgettext@plt>
  4338d8:	mov	w2, w25
  4338dc:	mov	w1, w24
  4338e0:	bl	401cc0 <printf@plt>
  4338e4:	b	4335c0 <ferror@plt+0x31880>
  4338e8:	tst	x3, #0x7f
  4338ec:	csel	w5, w5, w21, eq  // eq = none
  4338f0:	tbnz	w3, #7, 433848 <ferror@plt+0x31b08>
  4338f4:	b	433880 <ferror@plt+0x31b40>
  4338f8:	tst	x2, #0x7f
  4338fc:	csel	w1, w1, w21, eq  // eq = none
  433900:	tbnz	w2, #7, 4337b8 <ferror@plt+0x31a78>
  433904:	b	4337f0 <ferror@plt+0x31ab0>
  433908:	cbz	w0, 433654 <ferror@plt+0x31914>
  43390c:	adrp	x1, 458000 <warn@@Base+0x8640>
  433910:	add	x1, x1, #0xe0
  433914:	mov	w2, #0x5                   	// #5
  433918:	mov	x0, #0x0                   	// #0
  43391c:	bl	401c70 <dcgettext@plt>
  433920:	bl	44f3e8 <error@@Base>
  433924:	b	433688 <ferror@plt+0x31948>
  433928:	cbz	w1, 433724 <ferror@plt+0x319e4>
  43392c:	adrp	x1, 458000 <warn@@Base+0x8640>
  433930:	add	x1, x1, #0xe0
  433934:	mov	w2, #0x5                   	// #5
  433938:	mov	x0, #0x0                   	// #0
  43393c:	bl	401c70 <dcgettext@plt>
  433940:	bl	44f3e8 <error@@Base>
  433944:	b	433758 <ferror@plt+0x31a18>
  433948:	cbz	w0, 433558 <ferror@plt+0x31818>
  43394c:	adrp	x1, 458000 <warn@@Base+0x8640>
  433950:	add	x1, x1, #0xe0
  433954:	mov	w2, #0x5                   	// #5
  433958:	mov	x0, #0x0                   	// #0
  43395c:	bl	401c70 <dcgettext@plt>
  433960:	bl	44f3e8 <error@@Base>
  433964:	b	43358c <ferror@plt+0x3184c>
  433968:	cbz	w0, 433800 <ferror@plt+0x31ac0>
  43396c:	adrp	x1, 458000 <warn@@Base+0x8640>
  433970:	add	x1, x1, #0xe0
  433974:	mov	w2, #0x5                   	// #5
  433978:	mov	x0, #0x0                   	// #0
  43397c:	bl	401c70 <dcgettext@plt>
  433980:	bl	44f3e8 <error@@Base>
  433984:	b	433830 <ferror@plt+0x31af0>
  433988:	cbz	w0, 433894 <ferror@plt+0x31b54>
  43398c:	adrp	x1, 458000 <warn@@Base+0x8640>
  433990:	add	x1, x1, #0xe0
  433994:	mov	w2, #0x5                   	// #5
  433998:	mov	x0, #0x0                   	// #0
  43399c:	bl	401c70 <dcgettext@plt>
  4339a0:	bl	44f3e8 <error@@Base>
  4339a4:	b	4338c8 <ferror@plt+0x31b88>
  4339a8:	stp	x29, x30, [sp, #-208]!
  4339ac:	mov	x29, sp
  4339b0:	stp	x19, x20, [sp, #16]
  4339b4:	mov	x20, x0
  4339b8:	ldr	w0, [x0, #16]
  4339bc:	stp	x21, x22, [sp, #32]
  4339c0:	mov	x21, x2
  4339c4:	ldr	w2, [x2]
  4339c8:	stp	x23, x24, [sp, #48]
  4339cc:	cmp	w2, w0
  4339d0:	stp	x25, x26, [sp, #64]
  4339d4:	b.eq	4339dc <ferror@plt+0x31c9c>  // b.none
  4339d8:	str	w0, [x21]
  4339dc:	ldr	w0, [x1]
  4339e0:	cbnz	w0, 433ccc <ferror@plt+0x31f8c>
  4339e4:	adrp	x22, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4339e8:	add	x22, x22, #0x760
  4339ec:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4339f0:	ldr	w0, [x22, #376]
  4339f4:	add	x19, x22, #0x180
  4339f8:	ldr	w21, [x23, #868]
  4339fc:	add	w1, w0, #0x1
  433a00:	and	w1, w1, #0xf
  433a04:	str	w1, [x22, #376]
  433a08:	sbfiz	x0, x0, #6, #32
  433a0c:	add	x19, x19, x0
  433a10:	ldr	x23, [x20, #56]
  433a14:	cbnz	w21, 433c94 <ferror@plt+0x31f54>
  433a18:	add	x21, sp, #0x68
  433a1c:	adrp	x2, 490000 <warn@@Base+0x40640>
  433a20:	mov	x0, x21
  433a24:	add	x2, x2, #0xb30
  433a28:	adrp	x1, 486000 <warn@@Base+0x36640>
  433a2c:	add	x1, x1, #0x280
  433a30:	bl	401980 <sprintf@plt>
  433a34:	mov	x3, x23
  433a38:	mov	x2, x21
  433a3c:	mov	x0, x19
  433a40:	mov	x1, #0x40                  	// #64
  433a44:	bl	4019e0 <snprintf@plt>
  433a48:	mov	x1, x19
  433a4c:	adrp	x0, 487000 <warn@@Base+0x37640>
  433a50:	add	x0, x0, #0x6f8
  433a54:	bl	401cc0 <printf@plt>
  433a58:	ldrb	w0, [x20, #93]
  433a5c:	cbz	w0, 433c1c <ferror@plt+0x31edc>
  433a60:	mov	w0, #0x7865                	// #30821
  433a64:	movk	w0, #0x70, lsl #16
  433a68:	str	w0, [sp, #104]
  433a6c:	mov	x1, x21
  433a70:	adrp	x0, 486000 <warn@@Base+0x36640>
  433a74:	add	x0, x0, #0x678
  433a78:	bl	401cc0 <printf@plt>
  433a7c:	ldr	w2, [x20, #16]
  433a80:	mov	w19, #0x0                   	// #0
  433a84:	cbz	w2, 433b44 <ferror@plt+0x31e04>
  433a88:	adrp	x23, 486000 <warn@@Base+0x36640>
  433a8c:	mov	w26, #0x7865                	// #30821
  433a90:	mov	w25, #0x2f6e                	// #12142
  433a94:	add	x23, x23, #0x668
  433a98:	movk	w26, #0x70, lsl #16
  433a9c:	movk	w25, #0x61, lsl #16
  433aa0:	adrp	x24, 486000 <warn@@Base+0x36640>
  433aa4:	nop
  433aa8:	ldr	x0, [x20, #24]
  433aac:	mov	w3, w19
  433ab0:	ldrsh	w1, [x0, w19, uxtw #1]
  433ab4:	cmn	w1, #0x1
  433ab8:	b.eq	433b38 <ferror@plt+0x31df8>  // b.none
  433abc:	cmp	w1, #0x10
  433ac0:	b.eq	433c0c <ferror@plt+0x31ecc>  // b.none
  433ac4:	b.gt	433b98 <ferror@plt+0x31e58>
  433ac8:	cmp	w1, #0x8
  433acc:	b.eq	433c00 <ferror@plt+0x31ec0>  // b.none
  433ad0:	cmp	w1, #0x9
  433ad4:	b.ne	433b64 <ferror@plt+0x31e24>  // b.any
  433ad8:	ldr	x0, [x20, #32]
  433adc:	str	x27, [sp, #80]
  433ae0:	ldr	x1, [x22, #1616]
  433ae4:	ldr	w27, [x0, x3, lsl #2]
  433ae8:	cbz	x1, 433c50 <ferror@plt+0x31f10>
  433aec:	mov	w0, w27
  433af0:	blr	x1
  433af4:	mov	x4, x0
  433af8:	cbz	x0, 433c50 <ferror@plt+0x31f10>
  433afc:	adrp	x2, 486000 <warn@@Base+0x36640>
  433b00:	mov	w3, w27
  433b04:	add	x2, x2, #0x690
  433b08:	add	x0, x22, #0x610
  433b0c:	mov	x1, #0x40                  	// #64
  433b10:	bl	4019e0 <snprintf@plt>
  433b14:	add	x1, x22, #0x610
  433b18:	mov	x0, x21
  433b1c:	bl	401c40 <strcpy@plt>
  433b20:	mov	x1, x21
  433b24:	mov	x0, x23
  433b28:	ldr	x27, [sp, #80]
  433b2c:	bl	401cc0 <printf@plt>
  433b30:	ldr	w2, [x20, #16]
  433b34:	nop
  433b38:	add	w19, w19, #0x1
  433b3c:	cmp	w19, w2
  433b40:	b.cc	433aa8 <ferror@plt+0x31d68>  // b.lo, b.ul, b.last
  433b44:	mov	w0, #0xa                   	// #10
  433b48:	bl	401cf0 <putchar@plt>
  433b4c:	ldp	x19, x20, [sp, #16]
  433b50:	ldp	x21, x22, [sp, #32]
  433b54:	ldp	x23, x24, [sp, #48]
  433b58:	ldp	x25, x26, [sp, #64]
  433b5c:	ldp	x29, x30, [sp], #208
  433b60:	ret
  433b64:	cmp	w1, #0x7
  433b68:	b.ne	433c14 <ferror@plt+0x31ed4>  // b.any
  433b6c:	mov	w0, #0x75                  	// #117
  433b70:	strh	w0, [x21]
  433b74:	nop
  433b78:	mov	x1, x21
  433b7c:	mov	x0, x23
  433b80:	bl	401cc0 <printf@plt>
  433b84:	add	w19, w19, #0x1
  433b88:	ldr	w2, [x20, #16]
  433b8c:	cmp	w19, w2
  433b90:	b.cc	433aa8 <ferror@plt+0x31d68>  // b.lo, b.ul, b.last
  433b94:	b	433b44 <ferror@plt+0x31e04>
  433b98:	cmp	w1, #0x16
  433b9c:	b.eq	433be8 <ferror@plt+0x31ea8>  // b.none
  433ba0:	cmp	w1, #0x80
  433ba4:	b.ne	433bc4 <ferror@plt+0x31e84>  // b.any
  433ba8:	ldr	x2, [x20, #32]
  433bac:	mov	x0, x21
  433bb0:	adrp	x1, 486000 <warn@@Base+0x36640>
  433bb4:	add	x1, x1, #0x680
  433bb8:	ldr	w2, [x2, x3, lsl #2]
  433bbc:	bl	401980 <sprintf@plt>
  433bc0:	b	433b78 <ferror@plt+0x31e38>
  433bc4:	cmp	w1, #0x14
  433bc8:	b.ne	433c14 <ferror@plt+0x31ed4>  // b.any
  433bcc:	ldr	x2, [x20, #32]
  433bd0:	mov	x0, x21
  433bd4:	adrp	x1, 486000 <warn@@Base+0x36640>
  433bd8:	add	x1, x1, #0x688
  433bdc:	ldr	w2, [x2, x3, lsl #2]
  433be0:	bl	401980 <sprintf@plt>
  433be4:	b	433b78 <ferror@plt+0x31e38>
  433be8:	add	x0, x24, #0x6a0
  433bec:	ldr	w1, [x0]
  433bf0:	ldrb	w0, [x0, #4]
  433bf4:	str	w1, [x21]
  433bf8:	strb	w0, [x21, #4]
  433bfc:	b	433b78 <ferror@plt+0x31e38>
  433c00:	mov	w0, #0x73                  	// #115
  433c04:	strh	w0, [x21]
  433c08:	b	433b78 <ferror@plt+0x31e38>
  433c0c:	str	w26, [x21]
  433c10:	b	433b78 <ferror@plt+0x31e38>
  433c14:	str	w25, [x21]
  433c18:	b	433b78 <ferror@plt+0x31e38>
  433c1c:	ldr	x1, [x22, #1616]
  433c20:	ldr	w19, [x20, #72]
  433c24:	cbz	x1, 433c6c <ferror@plt+0x31f2c>
  433c28:	mov	w0, w19
  433c2c:	blr	x1
  433c30:	mov	x2, x0
  433c34:	cbz	x0, 433c6c <ferror@plt+0x31f2c>
  433c38:	ldr	w3, [x20, #80]
  433c3c:	mov	x0, x21
  433c40:	adrp	x1, 486000 <warn@@Base+0x36640>
  433c44:	add	x1, x1, #0x670
  433c48:	bl	401980 <sprintf@plt>
  433c4c:	b	433a6c <ferror@plt+0x31d2c>
  433c50:	mov	w3, w27
  433c54:	add	x0, x22, #0x610
  433c58:	adrp	x2, 45b000 <warn@@Base+0xb640>
  433c5c:	mov	x1, #0x40                  	// #64
  433c60:	add	x2, x2, #0xbe0
  433c64:	bl	4019e0 <snprintf@plt>
  433c68:	b	433b14 <ferror@plt+0x31dd4>
  433c6c:	add	x2, x22, #0x610
  433c70:	mov	w3, w19
  433c74:	mov	x0, x2
  433c78:	mov	x19, x2
  433c7c:	mov	x1, #0x40                  	// #64
  433c80:	adrp	x2, 45b000 <warn@@Base+0xb640>
  433c84:	add	x2, x2, #0xbe0
  433c88:	bl	4019e0 <snprintf@plt>
  433c8c:	mov	x2, x19
  433c90:	b	433c38 <ferror@plt+0x31ef8>
  433c94:	mov	x0, x19
  433c98:	mov	x1, #0x40                  	// #64
  433c9c:	mov	x3, x23
  433ca0:	adrp	x2, 486000 <warn@@Base+0x36640>
  433ca4:	add	x2, x2, #0x270
  433ca8:	bl	4019e0 <snprintf@plt>
  433cac:	cmp	w21, #0x8
  433cb0:	mov	w1, #0x8                   	// #8
  433cb4:	csel	w0, w21, w1, ls  // ls = plast
  433cb8:	add	x21, sp, #0x68
  433cbc:	sub	w0, w1, w0
  433cc0:	lsl	w0, w0, #1
  433cc4:	add	x19, x19, x0
  433cc8:	b	433a48 <ferror@plt+0x31d08>
  433ccc:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  433cd0:	str	wzr, [x1]
  433cd4:	adrp	x2, 486000 <warn@@Base+0x36640>
  433cd8:	adrp	x0, 486000 <warn@@Base+0x36640>
  433cdc:	ldr	w1, [x23, #868]
  433ce0:	add	x2, x2, #0x648
  433ce4:	add	x0, x0, #0x650
  433ce8:	adrp	x22, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  433cec:	mov	w19, #0x0                   	// #0
  433cf0:	add	x22, x22, #0x760
  433cf4:	lsl	w1, w1, #1
  433cf8:	bl	401cc0 <printf@plt>
  433cfc:	ldr	w1, [x21]
  433d00:	cbz	w1, 433d88 <ferror@plt+0x32048>
  433d04:	adrp	x24, 486000 <warn@@Base+0x36640>
  433d08:	adrp	x25, 45b000 <warn@@Base+0xb640>
  433d0c:	add	x24, x24, #0x668
  433d10:	add	x25, x25, #0xbe0
  433d14:	add	x26, x22, #0x610
  433d18:	b	433d48 <ferror@plt+0x32008>
  433d1c:	ldr	x1, [x22, #1616]
  433d20:	cbz	x1, 433d94 <ferror@plt+0x32054>
  433d24:	blr	x1
  433d28:	mov	x1, x0
  433d2c:	cbz	x0, 433d94 <ferror@plt+0x32054>
  433d30:	mov	x0, x24
  433d34:	bl	401cc0 <printf@plt>
  433d38:	ldr	w1, [x21]
  433d3c:	add	w19, w19, #0x1
  433d40:	cmp	w19, w1
  433d44:	b.cs	433d88 <ferror@plt+0x32048>  // b.hs, b.nlast
  433d48:	ldr	x0, [x20, #24]
  433d4c:	ldrsh	w0, [x0, w19, uxtw #1]
  433d50:	cmn	w0, #0x1
  433d54:	b.eq	433d3c <ferror@plt+0x31ffc>  // b.none
  433d58:	ldr	w1, [x20, #88]
  433d5c:	mov	w0, w19
  433d60:	cmp	w1, w19
  433d64:	b.ne	433d1c <ferror@plt+0x31fdc>  // b.any
  433d68:	adrp	x0, 486000 <warn@@Base+0x36640>
  433d6c:	add	x0, x0, #0x660
  433d70:	bl	401cc0 <printf@plt>
  433d74:	add	w19, w19, #0x1
  433d78:	ldr	w1, [x21]
  433d7c:	cmp	w19, w1
  433d80:	b.cc	433d48 <ferror@plt+0x32008>  // b.lo, b.ul, b.last
  433d84:	nop
  433d88:	mov	w0, #0xa                   	// #10
  433d8c:	bl	401cf0 <putchar@plt>
  433d90:	b	4339f0 <ferror@plt+0x31cb0>
  433d94:	mov	x1, #0x40                  	// #64
  433d98:	mov	w3, w19
  433d9c:	mov	x2, x25
  433da0:	mov	x0, x26
  433da4:	bl	4019e0 <snprintf@plt>
  433da8:	mov	x1, x26
  433dac:	b	433d30 <ferror@plt+0x31ff0>
  433db0:	stp	x29, x30, [sp, #-192]!
  433db4:	mov	x29, sp
  433db8:	stp	x27, x28, [sp, #80]
  433dbc:	add	x27, x0, #0x1
  433dc0:	cmp	x1, x27
  433dc4:	stp	x3, x0, [sp, #96]
  433dc8:	str	x4, [sp, #112]
  433dcc:	b.cc	43404c <ferror@plt+0x3230c>  // b.lo, b.ul, b.last
  433dd0:	cmp	w2, #0x8
  433dd4:	stp	x19, x20, [sp, #16]
  433dd8:	mov	x20, x1
  433ddc:	mov	x19, x0
  433de0:	mov	w0, #0x8                   	// #8
  433de4:	csel	w1, w2, w0, ls  // ls = plast
  433de8:	stp	x21, x22, [sp, #32]
  433dec:	sub	w0, w0, w1
  433df0:	adrp	x21, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  433df4:	add	x21, x21, #0x760
  433df8:	ldr	x1, [sp, #96]
  433dfc:	adrp	x28, 486000 <warn@@Base+0x36640>
  433e00:	mov	w22, w2
  433e04:	add	x28, x28, #0x210
  433e08:	stp	x23, x24, [sp, #48]
  433e0c:	adrp	x23, 487000 <warn@@Base+0x37640>
  433e10:	add	x23, x23, #0x6f8
  433e14:	stp	x25, x26, [sp, #64]
  433e18:	add	x25, x21, #0x180
  433e1c:	lsl	w0, w0, #1
  433e20:	str	x0, [sp, #136]
  433e24:	nop
  433e28:	mov	x0, x28
  433e2c:	bl	401cc0 <printf@plt>
  433e30:	cmp	x20, x27
  433e34:	b.hi	4341f0 <ferror@plt+0x324b0>  // b.pmore
  433e38:	cmp	x20, x19
  433e3c:	b.ls	4342c8 <ferror@plt+0x32588>  // b.plast
  433e40:	sub	x1, x20, x19
  433e44:	sub	w0, w1, #0x1
  433e48:	cmp	w0, #0x7
  433e4c:	b.hi	4342c8 <ferror@plt+0x32588>  // b.pmore
  433e50:	adrp	x26, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  433e54:	mov	x0, x19
  433e58:	ldr	x2, [x26, #920]
  433e5c:	blr	x2
  433e60:	cmp	w0, #0x5
  433e64:	mov	w19, w0
  433e68:	b.eq	434210 <ferror@plt+0x324d0>  // b.none
  433e6c:	b.hi	434074 <ferror@plt+0x32334>  // b.pmore
  433e70:	cbz	w0, 4342c8 <ferror@plt+0x32588>
  433e74:	cmp	w0, #0x4
  433e78:	b.ne	4343b0 <ferror@plt+0x32670>  // b.any
  433e7c:	mov	x1, x27
  433e80:	mov	w3, #0x1                   	// #1
  433e84:	mov	w2, #0x0                   	// #0
  433e88:	mov	w19, #0x0                   	// #0
  433e8c:	mov	x24, #0x0                   	// #0
  433e90:	mov	w4, #0x3                   	// #3
  433e94:	cmp	x20, x1
  433e98:	b.ls	4343e8 <ferror@plt+0x326a8>  // b.plast
  433e9c:	ldrb	w0, [x1], #1
  433ea0:	add	w19, w19, #0x1
  433ea4:	cmp	w2, #0x3f
  433ea8:	b.hi	4342b8 <ferror@plt+0x32578>  // b.pmore
  433eac:	and	x6, x0, #0x7f
  433eb0:	lsl	x8, x6, x2
  433eb4:	orr	x24, x24, x8
  433eb8:	lsr	x8, x24, x2
  433ebc:	cmp	x6, x8
  433ec0:	csel	w3, w3, w4, eq  // eq = none
  433ec4:	add	w2, w2, #0x7
  433ec8:	tbnz	w0, #7, 433e94 <ferror@plt+0x32154>
  433ecc:	and	w3, w3, #0xfffffffe
  433ed0:	add	x19, x27, w19, uxtw
  433ed4:	tbnz	w3, #1, 4345a0 <ferror@plt+0x32860>
  433ed8:	mov	x0, x19
  433edc:	mov	w4, #0x1                   	// #1
  433ee0:	mov	w1, #0x0                   	// #0
  433ee4:	mov	w3, #0x0                   	// #0
  433ee8:	mov	x26, #0x0                   	// #0
  433eec:	mov	w8, #0x3                   	// #3
  433ef0:	cmp	x20, x0
  433ef4:	b.ls	43441c <ferror@plt+0x326dc>  // b.plast
  433ef8:	ldrb	w2, [x0], #1
  433efc:	add	w3, w3, #0x1
  433f00:	cmp	w1, #0x3f
  433f04:	b.hi	43440c <ferror@plt+0x326cc>  // b.pmore
  433f08:	and	x5, x2, #0x7f
  433f0c:	lsl	x9, x5, x1
  433f10:	orr	x26, x26, x9
  433f14:	lsr	x9, x26, x1
  433f18:	cmp	x5, x9
  433f1c:	csel	w4, w4, w8, eq  // eq = none
  433f20:	add	w1, w1, #0x7
  433f24:	tbnz	w2, #7, 433ef0 <ferror@plt+0x321b0>
  433f28:	ldr	x0, [sp, #112]
  433f2c:	and	w4, w4, #0xfffffffe
  433f30:	add	x19, x19, w3, uxtw
  433f34:	add	x5, x0, x24
  433f38:	add	x8, x0, x26
  433f3c:	tbnz	w4, #1, 4345bc <ferror@plt+0x3287c>
  433f40:	ldr	w1, [x21, #376]
  433f44:	add	w0, w1, #0x1
  433f48:	and	w0, w0, #0xf
  433f4c:	str	w0, [x21, #376]
  433f50:	sbfiz	x1, x1, #6, #32
  433f54:	add	x27, x25, x1
  433f58:	cbnz	w22, 434150 <ferror@plt+0x32410>
  433f5c:	adrp	x10, 490000 <warn@@Base+0x40640>
  433f60:	adrp	x9, 486000 <warn@@Base+0x36640>
  433f64:	add	x10, x10, #0xb30
  433f68:	add	x9, x9, #0x280
  433f6c:	mov	x2, x10
  433f70:	mov	x1, x9
  433f74:	add	x0, sp, #0xa0
  433f78:	stp	x8, x5, [sp, #120]
  433f7c:	bl	401980 <sprintf@plt>
  433f80:	ldr	x5, [sp, #128]
  433f84:	add	x2, sp, #0xa0
  433f88:	mov	x0, x27
  433f8c:	mov	x1, #0x40                  	// #64
  433f90:	mov	x3, x5
  433f94:	bl	4019e0 <snprintf@plt>
  433f98:	mov	x1, x27
  433f9c:	mov	x0, x23
  433fa0:	bl	401cc0 <printf@plt>
  433fa4:	ldr	w4, [x21, #376]
  433fa8:	adrp	x0, 490000 <warn@@Base+0x40640>
  433fac:	add	x10, x0, #0xb30
  433fb0:	adrp	x0, 486000 <warn@@Base+0x36640>
  433fb4:	add	w3, w4, #0x1
  433fb8:	add	x9, x0, #0x280
  433fbc:	sbfiz	x4, x4, #6, #32
  433fc0:	and	w3, w3, #0xf
  433fc4:	add	x27, x25, x4
  433fc8:	mov	x2, x10
  433fcc:	mov	x1, x9
  433fd0:	add	x0, sp, #0xa0
  433fd4:	str	w3, [x21, #376]
  433fd8:	bl	401980 <sprintf@plt>
  433fdc:	ldr	x8, [sp, #120]
  433fe0:	add	x2, sp, #0xa0
  433fe4:	mov	x1, #0x40                  	// #64
  433fe8:	mov	x0, x27
  433fec:	mov	x3, x8
  433ff0:	bl	4019e0 <snprintf@plt>
  433ff4:	mov	x1, x27
  433ff8:	mov	x0, x23
  433ffc:	bl	401cc0 <printf@plt>
  434000:	cmp	x26, x24
  434004:	b.eq	4341c8 <ferror@plt+0x32488>  // b.none
  434008:	adrp	x26, 4ac000 <warn@@Base+0x5c640>
  43400c:	add	x24, x26, #0x488
  434010:	b.cc	434454 <ferror@plt+0x32714>  // b.lo, b.ul, b.last
  434014:	ldr	x1, [x24]
  434018:	mov	w0, #0xa                   	// #10
  43401c:	bl	401990 <putc@plt>
  434020:	ldr	x0, [sp, #104]
  434024:	add	x27, x19, #0x1
  434028:	cmp	x27, x20
  43402c:	sub	x1, x19, x0
  434030:	ldr	x0, [sp, #96]
  434034:	add	x1, x1, x0
  434038:	b.ls	433e28 <ferror@plt+0x320e8>  // b.plast
  43403c:	ldp	x19, x20, [sp, #16]
  434040:	ldp	x21, x22, [sp, #32]
  434044:	ldp	x23, x24, [sp, #48]
  434048:	ldp	x25, x26, [sp, #64]
  43404c:	mov	w2, #0x5                   	// #5
  434050:	adrp	x1, 486000 <warn@@Base+0x36640>
  434054:	mov	x0, #0x0                   	// #0
  434058:	add	x1, x1, #0x6a8
  43405c:	bl	401c70 <dcgettext@plt>
  434060:	ldr	x1, [sp, #96]
  434064:	bl	44f9c0 <warn@@Base>
  434068:	ldp	x27, x28, [sp, #80]
  43406c:	ldp	x29, x30, [sp], #192
  434070:	ret
  434074:	cmp	w0, #0x6
  434078:	b.eq	4342fc <ferror@plt+0x325bc>  // b.none
  43407c:	cmp	w0, #0x7
  434080:	b.ne	4343b0 <ferror@plt+0x32670>  // b.any
  434084:	mov	w3, w22
  434088:	cmp	w22, #0x8
  43408c:	add	x8, x27, x3
  434090:	b.hi	434474 <ferror@plt+0x32734>  // b.pmore
  434094:	mov	w1, w22
  434098:	cmp	x20, x8
  43409c:	b.ls	4344b0 <ferror@plt+0x32770>  // b.plast
  4340a0:	sub	w0, w1, #0x1
  4340a4:	cmp	w0, #0x7
  4340a8:	b.hi	434550 <ferror@plt+0x32810>  // b.pmore
  4340ac:	ldr	x2, [x26, #920]
  4340b0:	mov	x0, x27
  4340b4:	str	x8, [sp, #120]
  4340b8:	blr	x2
  4340bc:	mov	x24, x0
  4340c0:	ldp	x0, x8, [sp, #112]
  4340c4:	add	x5, x24, x0
  4340c8:	mov	x0, x8
  4340cc:	mov	w4, #0x1                   	// #1
  4340d0:	mov	w1, #0x0                   	// #0
  4340d4:	mov	w19, #0x0                   	// #0
  4340d8:	mov	x26, #0x0                   	// #0
  4340dc:	mov	w9, #0x3                   	// #3
  4340e0:	cmp	x20, x0
  4340e4:	b.ls	4345dc <ferror@plt+0x3289c>  // b.plast
  4340e8:	ldrb	w2, [x0], #1
  4340ec:	add	w19, w19, #0x1
  4340f0:	cmp	w1, #0x3f
  4340f4:	b.hi	4345cc <ferror@plt+0x3288c>  // b.pmore
  4340f8:	and	x3, x2, #0x7f
  4340fc:	lsl	x10, x3, x1
  434100:	orr	x26, x26, x10
  434104:	lsr	x10, x26, x1
  434108:	cmp	x3, x10
  43410c:	csel	w4, w4, w9, eq  // eq = none
  434110:	add	w1, w1, #0x7
  434114:	tbnz	w2, #7, 4340e0 <ferror@plt+0x323a0>
  434118:	and	w4, w4, #0xfffffffe
  43411c:	add	x19, x8, w19, uxtw
  434120:	tbnz	w4, #1, 4346e8 <ferror@plt+0x329a8>
  434124:	ldr	x0, [sp, #112]
  434128:	add	x26, x24, x26
  43412c:	ldr	w1, [x21, #376]
  434130:	add	x8, x0, x26
  434134:	add	w0, w1, #0x1
  434138:	and	w0, w0, #0xf
  43413c:	str	w0, [x21, #376]
  434140:	sbfiz	x1, x1, #6, #32
  434144:	add	x27, x25, x1
  434148:	cbz	w22, 433f5c <ferror@plt+0x3221c>
  43414c:	nop
  434150:	mov	x3, x5
  434154:	mov	x0, x27
  434158:	mov	x1, #0x40                  	// #64
  43415c:	adrp	x2, 486000 <warn@@Base+0x36640>
  434160:	add	x2, x2, #0x270
  434164:	str	x8, [sp, #120]
  434168:	bl	4019e0 <snprintf@plt>
  43416c:	ldr	x0, [sp, #136]
  434170:	add	x1, x27, x0
  434174:	mov	x0, x23
  434178:	bl	401cc0 <printf@plt>
  43417c:	ldr	w0, [x21, #376]
  434180:	adrp	x1, 486000 <warn@@Base+0x36640>
  434184:	ldr	x8, [sp, #120]
  434188:	add	w4, w0, #0x1
  43418c:	and	w4, w4, #0xf
  434190:	str	w4, [x21, #376]
  434194:	ldr	x4, [sp, #136]
  434198:	add	x2, x1, #0x270
  43419c:	mov	x3, x8
  4341a0:	sbfiz	x0, x0, #6, #32
  4341a4:	add	x0, x25, x0
  4341a8:	mov	x1, #0x40                  	// #64
  4341ac:	add	x27, x0, x4
  4341b0:	bl	4019e0 <snprintf@plt>
  4341b4:	mov	x1, x27
  4341b8:	mov	x0, x23
  4341bc:	bl	401cc0 <printf@plt>
  4341c0:	cmp	x26, x24
  4341c4:	b.ne	434008 <ferror@plt+0x322c8>  // b.any
  4341c8:	mov	w2, #0x5                   	// #5
  4341cc:	adrp	x1, 486000 <warn@@Base+0x36640>
  4341d0:	mov	x0, #0x0                   	// #0
  4341d4:	add	x1, x1, #0x298
  4341d8:	bl	401c70 <dcgettext@plt>
  4341dc:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  4341e0:	add	x24, x1, #0x488
  4341e4:	ldr	x1, [x1, #1160]
  4341e8:	bl	401910 <fputs@plt>
  4341ec:	b	434014 <ferror@plt+0x322d4>
  4341f0:	adrp	x26, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4341f4:	mov	x0, x19
  4341f8:	mov	w1, #0x1                   	// #1
  4341fc:	ldr	x2, [x26, #920]
  434200:	blr	x2
  434204:	cmp	w0, #0x5
  434208:	mov	w19, w0
  43420c:	b.ne	433e6c <ferror@plt+0x3212c>  // b.any
  434210:	mov	w3, w22
  434214:	cmp	w22, #0x8
  434218:	add	x19, x27, x3
  43421c:	b.hi	434688 <ferror@plt+0x32948>  // b.pmore
  434220:	cmp	x20, x19
  434224:	mov	w1, w22
  434228:	b.ls	4344cc <ferror@plt+0x3278c>  // b.plast
  43422c:	sub	w0, w1, #0x1
  434230:	cmp	w0, #0x7
  434234:	b.hi	43455c <ferror@plt+0x3281c>  // b.pmore
  434238:	ldr	x2, [x26, #920]
  43423c:	mov	x0, x27
  434240:	blr	x2
  434244:	str	x0, [sp, #112]
  434248:	ldr	w4, [x21, #376]
  43424c:	add	w0, w4, #0x1
  434250:	and	w0, w0, #0xf
  434254:	str	w0, [x21, #376]
  434258:	sbfiz	x4, x4, #6, #32
  43425c:	add	x24, x25, x4
  434260:	cbnz	w22, 43457c <ferror@plt+0x3283c>
  434264:	add	x0, sp, #0xa0
  434268:	adrp	x2, 490000 <warn@@Base+0x40640>
  43426c:	adrp	x1, 486000 <warn@@Base+0x36640>
  434270:	add	x2, x2, #0xb30
  434274:	add	x1, x1, #0x280
  434278:	bl	401980 <sprintf@plt>
  43427c:	ldr	x3, [sp, #112]
  434280:	add	x2, sp, #0xa0
  434284:	mov	x0, x24
  434288:	mov	x1, #0x40                  	// #64
  43428c:	bl	4019e0 <snprintf@plt>
  434290:	mov	x1, x24
  434294:	mov	x0, x23
  434298:	bl	401cc0 <printf@plt>
  43429c:	adrp	x1, 486000 <warn@@Base+0x36640>
  4342a0:	add	x1, x1, #0x6e0
  4342a4:	mov	w2, #0x5                   	// #5
  4342a8:	mov	x0, #0x0                   	// #0
  4342ac:	bl	401c70 <dcgettext@plt>
  4342b0:	bl	401cc0 <printf@plt>
  4342b4:	b	434020 <ferror@plt+0x322e0>
  4342b8:	tst	x0, #0x7f
  4342bc:	csel	w3, w3, w4, eq  // eq = none
  4342c0:	tbnz	w0, #7, 433e94 <ferror@plt+0x32154>
  4342c4:	b	433ecc <ferror@plt+0x3218c>
  4342c8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4342cc:	add	x1, x1, #0x260
  4342d0:	mov	w2, #0x5                   	// #5
  4342d4:	mov	x0, #0x0                   	// #0
  4342d8:	bl	401c70 <dcgettext@plt>
  4342dc:	bl	401cc0 <printf@plt>
  4342e0:	ldp	x19, x20, [sp, #16]
  4342e4:	ldp	x21, x22, [sp, #32]
  4342e8:	ldp	x23, x24, [sp, #48]
  4342ec:	ldp	x25, x26, [sp, #64]
  4342f0:	ldp	x27, x28, [sp, #80]
  4342f4:	ldp	x29, x30, [sp], #192
  4342f8:	ret
  4342fc:	mov	w3, w22
  434300:	cmp	w22, #0x8
  434304:	add	x19, x27, x3
  434308:	b.hi	434618 <ferror@plt+0x328d8>  // b.pmore
  43430c:	cmp	x20, x19
  434310:	b.ls	4344e8 <ferror@plt+0x327a8>  // b.plast
  434314:	sub	w0, w22, #0x1
  434318:	cmp	w0, #0x7
  43431c:	b.hi	4344f0 <ferror@plt+0x327b0>  // b.pmore
  434320:	mov	x8, x3
  434324:	mov	w10, w22
  434328:	mov	w1, w22
  43432c:	ldr	x2, [x26, #920]
  434330:	mov	x0, x27
  434334:	str	w10, [sp, #120]
  434338:	str	x8, [sp, #128]
  43433c:	str	x3, [sp, #144]
  434340:	blr	x2
  434344:	mov	x24, x0
  434348:	ldr	w10, [sp, #120]
  43434c:	ldr	x0, [sp, #112]
  434350:	cmp	w22, #0x8
  434354:	ldr	x8, [sp, #128]
  434358:	add	x5, x0, x24
  43435c:	ldr	x3, [sp, #144]
  434360:	b.ls	434500 <ferror@plt+0x327c0>  // b.plast
  434364:	adrp	x9, 486000 <warn@@Base+0x36640>
  434368:	adrp	x1, 486000 <warn@@Base+0x36640>
  43436c:	add	x9, x9, #0xf0
  434370:	add	x11, x1, #0x140
  434374:	mov	w4, #0x5                   	// #5
  434378:	mov	x2, x9
  43437c:	mov	x1, x11
  434380:	mov	x0, #0x0                   	// #0
  434384:	stp	x3, x5, [sp, #120]
  434388:	str	w10, [sp, #144]
  43438c:	str	x8, [sp, #152]
  434390:	bl	401c20 <dcngettext@plt>
  434394:	mov	w1, w22
  434398:	mov	w2, #0x8                   	// #8
  43439c:	bl	44f3e8 <error@@Base>
  4343a0:	ldr	w10, [sp, #144]
  4343a4:	ldp	x3, x5, [sp, #120]
  4343a8:	ldr	x8, [sp, #152]
  4343ac:	b	434500 <ferror@plt+0x327c0>
  4343b0:	mov	w2, #0x5                   	// #5
  4343b4:	adrp	x1, 486000 <warn@@Base+0x36640>
  4343b8:	mov	x0, #0x0                   	// #0
  4343bc:	add	x1, x1, #0x6f0
  4343c0:	bl	401c70 <dcgettext@plt>
  4343c4:	mov	w1, w19
  4343c8:	bl	44f3e8 <error@@Base>
  4343cc:	ldp	x19, x20, [sp, #16]
  4343d0:	ldp	x21, x22, [sp, #32]
  4343d4:	ldp	x23, x24, [sp, #48]
  4343d8:	ldp	x25, x26, [sp, #64]
  4343dc:	ldp	x27, x28, [sp, #80]
  4343e0:	ldp	x29, x30, [sp], #192
  4343e4:	ret
  4343e8:	add	x19, x27, w19, uxtw
  4343ec:	tbz	w3, #0, 433ed4 <ferror@plt+0x32194>
  4343f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4343f4:	add	x1, x1, #0xe0
  4343f8:	mov	w2, #0x5                   	// #5
  4343fc:	mov	x0, #0x0                   	// #0
  434400:	bl	401c70 <dcgettext@plt>
  434404:	bl	44f3e8 <error@@Base>
  434408:	b	433ed8 <ferror@plt+0x32198>
  43440c:	tst	x2, #0x7f
  434410:	csel	w4, w4, w8, eq  // eq = none
  434414:	tbnz	w2, #7, 433ef0 <ferror@plt+0x321b0>
  434418:	b	433f28 <ferror@plt+0x321e8>
  43441c:	ldr	x0, [sp, #112]
  434420:	add	x19, x19, w3, uxtw
  434424:	add	x5, x0, x24
  434428:	add	x8, x0, x26
  43442c:	tbz	w4, #0, 433f3c <ferror@plt+0x321fc>
  434430:	adrp	x1, 458000 <warn@@Base+0x8640>
  434434:	add	x1, x1, #0xe0
  434438:	stp	x8, x5, [sp, #120]
  43443c:	mov	w2, #0x5                   	// #5
  434440:	mov	x0, #0x0                   	// #0
  434444:	bl	401c70 <dcgettext@plt>
  434448:	bl	44f3e8 <error@@Base>
  43444c:	ldp	x8, x5, [sp, #120]
  434450:	b	433f40 <ferror@plt+0x32200>
  434454:	mov	w2, #0x5                   	// #5
  434458:	adrp	x1, 486000 <warn@@Base+0x36640>
  43445c:	mov	x0, #0x0                   	// #0
  434460:	add	x1, x1, #0x2a8
  434464:	bl	401c70 <dcgettext@plt>
  434468:	ldr	x1, [x26, #1160]
  43446c:	bl	401910 <fputs@plt>
  434470:	b	434014 <ferror@plt+0x322d4>
  434474:	mov	w4, #0x5                   	// #5
  434478:	adrp	x2, 486000 <warn@@Base+0x36640>
  43447c:	adrp	x1, 486000 <warn@@Base+0x36640>
  434480:	add	x2, x2, #0xf0
  434484:	add	x1, x1, #0x140
  434488:	mov	x0, #0x0                   	// #0
  43448c:	str	x8, [sp, #120]
  434490:	bl	401c20 <dcngettext@plt>
  434494:	mov	w1, w22
  434498:	mov	w2, #0x8                   	// #8
  43449c:	bl	44f3e8 <error@@Base>
  4344a0:	add	x0, x27, #0x8
  4344a4:	cmp	x20, x0
  4344a8:	ldr	x8, [sp, #120]
  4344ac:	b.hi	434714 <ferror@plt+0x329d4>  // b.pmore
  4344b0:	cmp	x20, x27
  4344b4:	b.ls	434550 <ferror@plt+0x32810>  // b.plast
  4344b8:	sub	w1, w20, w27
  4344bc:	sub	w0, w1, #0x1
  4344c0:	cmp	w0, #0x7
  4344c4:	b.ls	4340ac <ferror@plt+0x3236c>  // b.plast
  4344c8:	b	434550 <ferror@plt+0x32810>
  4344cc:	cmp	x20, x27
  4344d0:	b.ls	43455c <ferror@plt+0x3281c>  // b.plast
  4344d4:	sub	w1, w20, w27
  4344d8:	sub	w0, w1, #0x1
  4344dc:	cmp	w0, #0x7
  4344e0:	b.ls	434238 <ferror@plt+0x324f8>  // b.plast
  4344e4:	b	43455c <ferror@plt+0x3281c>
  4344e8:	cmp	x20, x27
  4344ec:	b.hi	4346f8 <ferror@plt+0x329b8>  // b.pmore
  4344f0:	ldr	x5, [sp, #112]
  4344f4:	mov	x8, x3
  4344f8:	mov	w10, w22
  4344fc:	mov	x24, #0x0                   	// #0
  434500:	add	x8, x19, x8
  434504:	cmp	x20, x8
  434508:	b.hi	434518 <ferror@plt+0x327d8>  // b.pmore
  43450c:	cmp	x20, x19
  434510:	b.ls	434608 <ferror@plt+0x328c8>  // b.plast
  434514:	sub	w10, w20, w19
  434518:	sub	w0, w10, #0x1
  43451c:	cmp	w0, #0x7
  434520:	b.hi	434608 <ferror@plt+0x328c8>  // b.pmore
  434524:	ldr	x2, [x26, #920]
  434528:	mov	x0, x19
  43452c:	mov	w1, w10
  434530:	stp	x5, x3, [sp, #120]
  434534:	blr	x2
  434538:	mov	x26, x0
  43453c:	ldp	x0, x5, [sp, #112]
  434540:	ldr	x3, [sp, #128]
  434544:	add	x19, x19, x3
  434548:	add	x8, x0, x26
  43454c:	b	433f40 <ferror@plt+0x32200>
  434550:	mov	x24, #0x0                   	// #0
  434554:	ldr	x5, [sp, #112]
  434558:	b	4340c8 <ferror@plt+0x32388>
  43455c:	ldr	w4, [x21, #376]
  434560:	str	xzr, [sp, #112]
  434564:	add	w0, w4, #0x1
  434568:	and	w0, w0, #0xf
  43456c:	str	w0, [x21, #376]
  434570:	sbfiz	x4, x4, #6, #32
  434574:	add	x24, x25, x4
  434578:	cbz	w22, 434264 <ferror@plt+0x32524>
  43457c:	ldr	x3, [sp, #112]
  434580:	mov	x0, x24
  434584:	ldr	x4, [sp, #136]
  434588:	adrp	x2, 486000 <warn@@Base+0x36640>
  43458c:	mov	x1, #0x40                  	// #64
  434590:	add	x2, x2, #0x270
  434594:	add	x24, x24, x4
  434598:	bl	4019e0 <snprintf@plt>
  43459c:	b	434290 <ferror@plt+0x32550>
  4345a0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4345a4:	add	x1, x1, #0xf8
  4345a8:	mov	w2, #0x5                   	// #5
  4345ac:	mov	x0, #0x0                   	// #0
  4345b0:	bl	401c70 <dcgettext@plt>
  4345b4:	bl	44f3e8 <error@@Base>
  4345b8:	b	433ed8 <ferror@plt+0x32198>
  4345bc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4345c0:	add	x1, x1, #0xf8
  4345c4:	stp	x8, x5, [sp, #120]
  4345c8:	b	43443c <ferror@plt+0x326fc>
  4345cc:	tst	x2, #0x7f
  4345d0:	csel	w4, w4, w9, eq  // eq = none
  4345d4:	tbnz	w2, #7, 4340e0 <ferror@plt+0x323a0>
  4345d8:	b	434118 <ferror@plt+0x323d8>
  4345dc:	add	x19, x8, w19, uxtw
  4345e0:	tbz	w4, #0, 434120 <ferror@plt+0x323e0>
  4345e4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4345e8:	add	x1, x1, #0xe0
  4345ec:	str	x5, [sp, #120]
  4345f0:	mov	w2, #0x5                   	// #5
  4345f4:	mov	x0, #0x0                   	// #0
  4345f8:	bl	401c70 <dcgettext@plt>
  4345fc:	bl	44f3e8 <error@@Base>
  434600:	ldr	x5, [sp, #120]
  434604:	b	434124 <ferror@plt+0x323e4>
  434608:	add	x19, x19, x3
  43460c:	mov	x26, #0x0                   	// #0
  434610:	ldr	x8, [sp, #112]
  434614:	b	433f40 <ferror@plt+0x32200>
  434618:	adrp	x2, 486000 <warn@@Base+0x36640>
  43461c:	adrp	x1, 486000 <warn@@Base+0x36640>
  434620:	add	x9, x2, #0xf0
  434624:	add	x11, x1, #0x140
  434628:	mov	w4, #0x5                   	// #5
  43462c:	mov	x2, x9
  434630:	mov	x1, x11
  434634:	mov	x0, #0x0                   	// #0
  434638:	stp	x11, x9, [sp, #120]
  43463c:	str	x3, [sp, #144]
  434640:	bl	401c20 <dcngettext@plt>
  434644:	mov	w1, w22
  434648:	mov	w2, #0x8                   	// #8
  43464c:	bl	44f3e8 <error@@Base>
  434650:	add	x0, x27, #0x8
  434654:	cmp	x20, x0
  434658:	ldp	x11, x9, [sp, #120]
  43465c:	ldr	x3, [sp, #144]
  434660:	b.hi	43471c <ferror@plt+0x329dc>  // b.pmore
  434664:	cmp	x20, x27
  434668:	b.ls	43472c <ferror@plt+0x329ec>  // b.plast
  43466c:	sub	x1, x20, x27
  434670:	sub	w0, w1, #0x1
  434674:	cmp	w0, #0x7
  434678:	b.hi	43472c <ferror@plt+0x329ec>  // b.pmore
  43467c:	mov	x8, #0x8                   	// #8
  434680:	mov	w10, w8
  434684:	b	43432c <ferror@plt+0x325ec>
  434688:	mov	w4, w0
  43468c:	adrp	x2, 486000 <warn@@Base+0x36640>
  434690:	adrp	x1, 486000 <warn@@Base+0x36640>
  434694:	add	x2, x2, #0xf0
  434698:	add	x1, x1, #0x140
  43469c:	mov	x0, #0x0                   	// #0
  4346a0:	bl	401c20 <dcngettext@plt>
  4346a4:	mov	w1, w22
  4346a8:	mov	w2, #0x8                   	// #8
  4346ac:	bl	44f3e8 <error@@Base>
  4346b0:	add	x0, x27, #0x8
  4346b4:	mov	w1, #0x8                   	// #8
  4346b8:	cmp	x20, x0
  4346bc:	b.hi	434238 <ferror@plt+0x324f8>  // b.pmore
  4346c0:	cmp	x20, x27
  4346c4:	b.hi	4344d4 <ferror@plt+0x32794>  // b.pmore
  4346c8:	ldr	w0, [x21, #376]
  4346cc:	str	xzr, [sp, #112]
  4346d0:	add	w1, w0, #0x1
  4346d4:	sbfiz	x0, x0, #6, #32
  4346d8:	and	w1, w1, #0xf
  4346dc:	add	x24, x25, x0
  4346e0:	str	w1, [x21, #376]
  4346e4:	b	43457c <ferror@plt+0x3283c>
  4346e8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4346ec:	add	x1, x1, #0xf8
  4346f0:	str	x5, [sp, #120]
  4346f4:	b	4345f0 <ferror@plt+0x328b0>
  4346f8:	sub	x1, x20, x27
  4346fc:	sub	w0, w1, #0x1
  434700:	cmp	w0, #0x7
  434704:	b.hi	4344f0 <ferror@plt+0x327b0>  // b.pmore
  434708:	mov	x8, x3
  43470c:	mov	w10, w22
  434710:	b	43432c <ferror@plt+0x325ec>
  434714:	mov	w1, #0x8                   	// #8
  434718:	b	4340ac <ferror@plt+0x3236c>
  43471c:	mov	w1, #0x8                   	// #8
  434720:	mov	x8, #0x8                   	// #8
  434724:	mov	w10, w1
  434728:	b	43432c <ferror@plt+0x325ec>
  43472c:	mov	x8, #0x8                   	// #8
  434730:	mov	x24, #0x0                   	// #0
  434734:	mov	w10, w8
  434738:	ldr	x5, [sp, #112]
  43473c:	b	434374 <ferror@plt+0x32634>
  434740:	stp	x29, x30, [sp, #-128]!
  434744:	mov	x29, sp
  434748:	stp	x19, x20, [sp, #16]
  43474c:	mov	x20, x6
  434750:	mov	x19, x0
  434754:	stp	x21, x22, [sp, #32]
  434758:	mov	x21, x4
  43475c:	mov	x22, x3
  434760:	mov	x4, x1
  434764:	stp	x23, x24, [sp, #48]
  434768:	mov	w23, w5
  43476c:	stp	x25, x26, [sp, #64]
  434770:	mov	w0, #0x0                   	// #0
  434774:	mov	x26, x2
  434778:	stp	x27, x28, [sp, #80]
  43477c:	mov	w2, #0x1                   	// #1
  434780:	mov	w28, #0x0                   	// #0
  434784:	mov	x25, #0x0                   	// #0
  434788:	mov	w6, #0x3                   	// #3
  43478c:	str	wzr, [x20]
  434790:	str	w7, [sp, #104]
  434794:	nop
  434798:	cmp	x26, x4
  43479c:	b.ls	434828 <ferror@plt+0x32ae8>  // b.plast
  4347a0:	ldrb	w3, [x4], #1
  4347a4:	add	w28, w28, #0x1
  4347a8:	cmp	w0, #0x3f
  4347ac:	b.hi	434818 <ferror@plt+0x32ad8>  // b.pmore
  4347b0:	and	x5, x3, #0x7f
  4347b4:	lsl	x7, x5, x0
  4347b8:	orr	x25, x25, x7
  4347bc:	lsr	x7, x25, x0
  4347c0:	cmp	x5, x7
  4347c4:	csel	w2, w2, w6, eq  // eq = none
  4347c8:	add	w0, w0, #0x7
  4347cc:	tbnz	w3, #7, 434798 <ferror@plt+0x32a58>
  4347d0:	and	w2, w2, #0xfffffffe
  4347d4:	add	x28, x1, w28, uxtw
  4347d8:	tbnz	w2, #1, 434d20 <ferror@plt+0x32fe0>
  4347dc:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4347e0:	ldr	x0, [x0, #3296]
  4347e4:	cbz	x0, 4347fc <ferror@plt+0x32abc>
  4347e8:	ldr	x1, [x0]
  4347ec:	cmp	x1, x25
  4347f0:	b.eq	43484c <ferror@plt+0x32b0c>  // b.none
  4347f4:	ldr	x0, [x0, #40]
  4347f8:	cbnz	x0, 4347e8 <ferror@plt+0x32aa8>
  4347fc:	ldp	x19, x20, [sp, #16]
  434800:	ldp	x21, x22, [sp, #32]
  434804:	ldp	x23, x24, [sp, #48]
  434808:	ldp	x25, x26, [sp, #64]
  43480c:	ldp	x27, x28, [sp, #80]
  434810:	ldp	x29, x30, [sp], #128
  434814:	ret
  434818:	tst	x3, #0x7f
  43481c:	csel	w2, w2, w6, eq  // eq = none
  434820:	tbnz	w3, #7, 434798 <ferror@plt+0x32a58>
  434824:	b	4347d0 <ferror@plt+0x32a90>
  434828:	add	x28, x1, w28, uxtw
  43482c:	tbz	w2, #0, 4347d8 <ferror@plt+0x32a98>
  434830:	adrp	x1, 458000 <warn@@Base+0x8640>
  434834:	add	x1, x1, #0xe0
  434838:	mov	w2, #0x5                   	// #5
  43483c:	mov	x0, #0x0                   	// #0
  434840:	bl	401c70 <dcgettext@plt>
  434844:	bl	44f3e8 <error@@Base>
  434848:	b	4347dc <ferror@plt+0x32a9c>
  43484c:	ldr	x24, [x0, #24]
  434850:	cbz	x24, 4347fc <ferror@plt+0x32abc>
  434854:	adrp	x0, 458000 <warn@@Base+0x8640>
  434858:	adrp	x25, 458000 <warn@@Base+0x8640>
  43485c:	add	x0, x0, #0xf8
  434860:	add	x25, x25, #0xe0
  434864:	mov	w27, #0x3                   	// #3
  434868:	str	x0, [sp, #112]
  43486c:	sub	w0, w23, #0x3
  434870:	str	w0, [sp, #108]
  434874:	nop
  434878:	ldr	x0, [x24]
  43487c:	cbz	x0, 4347fc <ferror@plt+0x32abc>
  434880:	ldr	x1, [x24, #8]
  434884:	cmp	x1, #0x20
  434888:	b.hi	43493c <ferror@plt+0x32bfc>  // b.pmore
  43488c:	cbz	x1, 4347fc <ferror@plt+0x32abc>
  434890:	sub	x1, x1, #0x1
  434894:	cmp	x1, #0x1f
  434898:	b.hi	4347fc <ferror@plt+0x32abc>  // b.pmore
  43489c:	cmp	w1, #0x1f
  4348a0:	b.hi	4347fc <ferror@plt+0x32abc>  // b.pmore
  4348a4:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  4348a8:	add	x0, x0, #0x140
  4348ac:	ldrh	w0, [x0, w1, uxtw #1]
  4348b0:	adr	x1, 4348bc <ferror@plt+0x32b7c>
  4348b4:	add	x0, x1, w0, sxth #2
  4348b8:	br	x0
  4348bc:	mov	x3, #0x1                   	// #1
  4348c0:	cmp	x28, x26
  4348c4:	csel	x28, x28, x26, ls  // ls = plast
  4348c8:	cbz	x28, 4347fc <ferror@plt+0x32abc>
  4348cc:	ldr	x0, [x24]
  4348d0:	cmp	x0, #0x3e
  4348d4:	b.eq	434ab4 <ferror@plt+0x32d74>  // b.none
  4348d8:	cmp	x0, #0x49
  4348dc:	b.ne	434918 <ferror@plt+0x32bd8>  // b.any
  4348e0:	ldr	w0, [sp, #104]
  4348e4:	cbnz	w0, 4347fc <ferror@plt+0x32abc>
  4348e8:	sub	x0, x26, x19
  4348ec:	cmp	x0, x3
  4348f0:	b.ls	4347fc <ferror@plt+0x32abc>  // b.plast
  4348f4:	add	x1, x19, x3
  4348f8:	mov	x6, x20
  4348fc:	mov	w5, w23
  434900:	mov	x4, x21
  434904:	mov	x3, x22
  434908:	mov	x2, x26
  43490c:	mov	x0, x19
  434910:	mov	w7, #0x1                   	// #1
  434914:	bl	434740 <ferror@plt+0x32a00>
  434918:	ldr	x24, [x24, #24]
  43491c:	cbnz	x24, 434878 <ferror@plt+0x32b38>
  434920:	ldp	x19, x20, [sp, #16]
  434924:	ldp	x21, x22, [sp, #32]
  434928:	ldp	x23, x24, [sp, #48]
  43492c:	ldp	x25, x26, [sp, #64]
  434930:	ldp	x27, x28, [sp, #80]
  434934:	ldp	x29, x30, [sp], #128
  434938:	ret
  43493c:	mov	x0, #0x1f02                	// #7938
  434940:	cmp	x1, x0
  434944:	b.hi	434adc <ferror@plt+0x32d9c>  // b.pmore
  434948:	mov	x0, #0x1f00                	// #7936
  43494c:	cmp	x1, x0
  434950:	b.ls	4347fc <ferror@plt+0x32abc>  // b.plast
  434954:	mov	x0, x28
  434958:	mov	w2, #0x1                   	// #1
  43495c:	mov	w1, #0x0                   	// #0
  434960:	mov	w4, #0x0                   	// #0
  434964:	mov	x3, #0x0                   	// #0
  434968:	cmp	x26, x0
  43496c:	b.ls	434a80 <ferror@plt+0x32d40>  // b.plast
  434970:	ldrb	w5, [x0], #1
  434974:	add	w4, w4, #0x1
  434978:	cmp	w1, #0x3f
  43497c:	b.hi	434b60 <ferror@plt+0x32e20>  // b.pmore
  434980:	and	x6, x5, #0x7f
  434984:	lsl	x7, x6, x1
  434988:	orr	x3, x3, x7
  43498c:	lsr	x7, x3, x1
  434990:	cmp	x6, x7
  434994:	csel	w2, w2, w27, eq  // eq = none
  434998:	add	w1, w1, #0x7
  43499c:	tbnz	w5, #7, 434968 <ferror@plt+0x32c28>
  4349a0:	and	w2, w2, #0xfffffffe
  4349a4:	add	x28, x28, w4, uxtw
  4349a8:	tbz	w2, #1, 4348c0 <ferror@plt+0x32b80>
  4349ac:	str	x3, [sp, #120]
  4349b0:	ldr	x1, [sp, #112]
  4349b4:	b	434a90 <ferror@plt+0x32d50>
  4349b8:	mov	x1, x28
  4349bc:	mov	w2, #0x1                   	// #1
  4349c0:	mov	w0, #0x0                   	// #0
  4349c4:	mov	w4, #0x0                   	// #0
  4349c8:	mov	x3, #0x0                   	// #0
  4349cc:	cmp	x26, x1
  4349d0:	b.ls	434a80 <ferror@plt+0x32d40>  // b.plast
  4349d4:	ldrb	w5, [x1], #1
  4349d8:	add	w4, w4, #0x1
  4349dc:	cmp	w0, #0x3f
  4349e0:	b.hi	434b50 <ferror@plt+0x32e10>  // b.pmore
  4349e4:	and	x6, x5, #0x7f
  4349e8:	lsl	x7, x6, x0
  4349ec:	orr	x3, x3, x7
  4349f0:	lsr	x7, x3, x0
  4349f4:	cmp	x6, x7
  4349f8:	csel	w2, w2, w27, eq  // eq = none
  4349fc:	add	w0, w0, #0x7
  434a00:	tbnz	w5, #7, 4349cc <ferror@plt+0x32c8c>
  434a04:	and	w2, w2, #0xfffffffe
  434a08:	cmp	w0, #0x3f
  434a0c:	b.hi	4349a4 <ferror@plt+0x32c64>  // b.pmore
  434a10:	tbz	w5, #6, 4349a4 <ferror@plt+0x32c64>
  434a14:	mov	x1, #0xffffffffffffffff    	// #-1
  434a18:	add	x28, x28, w4, uxtw
  434a1c:	lsl	x0, x1, x0
  434a20:	orr	x3, x3, x0
  434a24:	tbz	w2, #1, 4348c0 <ferror@plt+0x32b80>
  434a28:	b	4349ac <ferror@plt+0x32c6c>
  434a2c:	mov	x0, x28
  434a30:	mov	w2, #0x1                   	// #1
  434a34:	cmp	x26, x0
  434a38:	mov	w1, #0x0                   	// #0
  434a3c:	mov	w4, #0x0                   	// #0
  434a40:	mov	x3, #0x0                   	// #0
  434a44:	b.ls	434a80 <ferror@plt+0x32d40>  // b.plast
  434a48:	ldrb	w5, [x0], #1
  434a4c:	add	w4, w4, #0x1
  434a50:	cmp	w1, #0x3f
  434a54:	b.hi	434b40 <ferror@plt+0x32e00>  // b.pmore
  434a58:	and	x6, x5, #0x7f
  434a5c:	lsl	x7, x6, x1
  434a60:	orr	x3, x3, x7
  434a64:	lsr	x7, x3, x1
  434a68:	cmp	x6, x7
  434a6c:	csel	w2, w2, w27, eq  // eq = none
  434a70:	add	w1, w1, #0x7
  434a74:	tbz	w5, #7, 4349a0 <ferror@plt+0x32c60>
  434a78:	cmp	x26, x0
  434a7c:	b.hi	434a48 <ferror@plt+0x32d08>  // b.pmore
  434a80:	add	x28, x28, w4, uxtw
  434a84:	tbz	w2, #0, 4349a8 <ferror@plt+0x32c68>
  434a88:	mov	x1, x25
  434a8c:	str	x3, [sp, #120]
  434a90:	mov	w2, #0x5                   	// #5
  434a94:	mov	x0, #0x0                   	// #0
  434a98:	bl	401c70 <dcgettext@plt>
  434a9c:	bl	44f3e8 <error@@Base>
  434aa0:	ldr	x3, [sp, #120]
  434aa4:	b	4348c0 <ferror@plt+0x32b80>
  434aa8:	add	x28, x28, #0x8
  434aac:	mov	x3, #0x0                   	// #0
  434ab0:	b	4348c0 <ferror@plt+0x32b80>
  434ab4:	cmp	x3, #0xe
  434ab8:	b.hi	434ad0 <ferror@plt+0x32d90>  // b.pmore
  434abc:	mov	x0, #0x1                   	// #1
  434ac0:	mov	x1, #0x4186                	// #16774
  434ac4:	lsl	x0, x0, x3
  434ac8:	tst	x0, x1
  434acc:	b.ne	434b70 <ferror@plt+0x32e30>  // b.any
  434ad0:	mov	w0, #0x1                   	// #1
  434ad4:	str	w0, [x20]
  434ad8:	b	434918 <ferror@plt+0x32bd8>
  434adc:	mov	x0, #0xffffffffffffe0e0    	// #-7968
  434ae0:	add	x1, x1, x0
  434ae4:	cmp	x1, #0x1
  434ae8:	b.hi	4347fc <ferror@plt+0x32abc>  // b.pmore
  434aec:	cmp	x21, #0x8
  434af0:	mov	w1, w21
  434af4:	add	x5, x28, x21
  434af8:	b.hi	434e44 <ferror@plt+0x33104>  // b.pmore
  434afc:	cmp	x26, x5
  434b00:	b.hi	434b10 <ferror@plt+0x32dd0>  // b.pmore
  434b04:	cmp	x28, x26
  434b08:	b.cs	434d3c <ferror@plt+0x32ffc>  // b.hs, b.nlast
  434b0c:	sub	w1, w26, w28
  434b10:	sub	w0, w1, #0x1
  434b14:	cmp	w0, #0x7
  434b18:	b.hi	434d3c <ferror@plt+0x32ffc>  // b.pmore
  434b1c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434b20:	str	x5, [sp, #120]
  434b24:	mov	x0, x28
  434b28:	ldr	x2, [x2, #920]
  434b2c:	blr	x2
  434b30:	mov	x3, x0
  434b34:	ldr	x5, [sp, #120]
  434b38:	mov	x28, x5
  434b3c:	b	4348c0 <ferror@plt+0x32b80>
  434b40:	tst	x5, #0x7f
  434b44:	csel	w2, w2, w27, eq  // eq = none
  434b48:	tbnz	w5, #7, 434a78 <ferror@plt+0x32d38>
  434b4c:	b	4349a0 <ferror@plt+0x32c60>
  434b50:	tst	x5, #0x7f
  434b54:	csel	w2, w2, w27, eq  // eq = none
  434b58:	tbnz	w5, #7, 4349cc <ferror@plt+0x32c8c>
  434b5c:	b	434a04 <ferror@plt+0x32cc4>
  434b60:	tst	x5, #0x7f
  434b64:	csel	w2, w2, w27, eq  // eq = none
  434b68:	tbnz	w5, #7, 434968 <ferror@plt+0x32c28>
  434b6c:	b	4349a0 <ferror@plt+0x32c60>
  434b70:	str	wzr, [x20]
  434b74:	b	434918 <ferror@plt+0x32bd8>
  434b78:	cmp	w23, #0x2
  434b7c:	b.ne	434d48 <ferror@plt+0x33008>  // b.any
  434b80:	cmp	x22, #0x8
  434b84:	mov	w1, w22
  434b88:	add	x5, x28, x22
  434b8c:	b.ls	434afc <ferror@plt+0x32dbc>  // b.plast
  434b90:	mov	x3, x22
  434b94:	mov	w4, #0x5                   	// #5
  434b98:	adrp	x2, 486000 <warn@@Base+0x36640>
  434b9c:	adrp	x1, 486000 <warn@@Base+0x36640>
  434ba0:	add	x2, x2, #0xf0
  434ba4:	add	x1, x1, #0x140
  434ba8:	mov	x0, #0x0                   	// #0
  434bac:	str	x5, [sp, #120]
  434bb0:	bl	401c20 <dcngettext@plt>
  434bb4:	mov	w1, w22
  434bb8:	mov	w2, #0x8                   	// #8
  434bbc:	bl	44f3e8 <error@@Base>
  434bc0:	add	x0, x28, #0x8
  434bc4:	mov	w1, #0x8                   	// #8
  434bc8:	cmp	x26, x0
  434bcc:	ldr	x5, [sp, #120]
  434bd0:	b.hi	434b1c <ferror@plt+0x32ddc>  // b.pmore
  434bd4:	cmp	x28, x26
  434bd8:	b.cc	434b0c <ferror@plt+0x32dcc>  // b.lo, b.ul, b.last
  434bdc:	b	434d3c <ferror@plt+0x32ffc>
  434be0:	add	x2, x28, #0x2
  434be4:	cmp	x26, x2
  434be8:	b.hi	434dfc <ferror@plt+0x330bc>  // b.pmore
  434bec:	cmp	x28, x26
  434bf0:	b.cs	434c04 <ferror@plt+0x32ec4>  // b.hs, b.nlast
  434bf4:	sub	x1, x26, x28
  434bf8:	sub	w0, w1, #0x1
  434bfc:	cmp	w0, #0x7
  434c00:	b.ls	434c5c <ferror@plt+0x32f1c>  // b.plast
  434c04:	mov	x28, x2
  434c08:	mov	x3, #0x0                   	// #0
  434c0c:	b	4348c0 <ferror@plt+0x32b80>
  434c10:	add	x0, x28, #0x4
  434c14:	cmp	x26, x0
  434c18:	b.hi	434dd4 <ferror@plt+0x33094>  // b.pmore
  434c1c:	cmp	x28, x26
  434c20:	mov	x3, #0x0                   	// #0
  434c24:	b.cs	434c38 <ferror@plt+0x32ef8>  // b.hs, b.nlast
  434c28:	sub	x1, x26, x28
  434c2c:	sub	w2, w1, #0x1
  434c30:	cmp	w2, #0x7
  434c34:	b.ls	434dd8 <ferror@plt+0x33098>  // b.plast
  434c38:	mov	x28, x0
  434c3c:	b	4348c0 <ferror@plt+0x32b80>
  434c40:	add	x28, x28, #0x10
  434c44:	mov	x3, #0x0                   	// #0
  434c48:	b	4348c0 <ferror@plt+0x32b80>
  434c4c:	add	x2, x28, #0x1
  434c50:	cmp	x26, x2
  434c54:	b.ls	434bec <ferror@plt+0x32eac>  // b.plast
  434c58:	mov	w1, #0x1                   	// #1
  434c5c:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434c60:	mov	x0, x28
  434c64:	mov	x28, x2
  434c68:	ldr	x2, [x3, #920]
  434c6c:	blr	x2
  434c70:	mov	x3, x0
  434c74:	b	4348c0 <ferror@plt+0x32b80>
  434c78:	add	x0, x28, #0x1
  434c7c:	cmp	x26, x0
  434c80:	b.hi	434dac <ferror@plt+0x3306c>  // b.pmore
  434c84:	cmp	x28, x26
  434c88:	mov	x3, #0x0                   	// #0
  434c8c:	b.cs	434c38 <ferror@plt+0x32ef8>  // b.hs, b.nlast
  434c90:	sub	x1, x26, x28
  434c94:	sub	w2, w1, #0x1
  434c98:	cmp	w2, #0x7
  434c9c:	b.ls	434db0 <ferror@plt+0x33070>  // b.plast
  434ca0:	mov	x28, x0
  434ca4:	b	4348c0 <ferror@plt+0x32b80>
  434ca8:	sub	x1, x26, x28
  434cac:	mov	x0, x28
  434cb0:	bl	401940 <strnlen@plt>
  434cb4:	add	x0, x0, #0x1
  434cb8:	add	x28, x28, x0
  434cbc:	mov	x3, #0x0                   	// #0
  434cc0:	b	4348c0 <ferror@plt+0x32b80>
  434cc4:	add	x2, x28, #0x4
  434cc8:	cmp	x26, x2
  434ccc:	b.ls	434bec <ferror@plt+0x32eac>  // b.plast
  434cd0:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434cd4:	mov	x0, x28
  434cd8:	mov	x28, x2
  434cdc:	mov	w1, #0x4                   	// #4
  434ce0:	ldr	x2, [x3, #920]
  434ce4:	blr	x2
  434ce8:	mov	x3, x0
  434cec:	b	4348c0 <ferror@plt+0x32b80>
  434cf0:	add	x0, x28, #0x2
  434cf4:	cmp	x26, x0
  434cf8:	b.hi	434e1c <ferror@plt+0x330dc>  // b.pmore
  434cfc:	cmp	x28, x26
  434d00:	mov	x3, #0x0                   	// #0
  434d04:	b.cs	434c38 <ferror@plt+0x32ef8>  // b.hs, b.nlast
  434d08:	sub	x1, x26, x28
  434d0c:	sub	w2, w1, #0x1
  434d10:	cmp	w2, #0x7
  434d14:	b.ls	434e20 <ferror@plt+0x330e0>  // b.plast
  434d18:	mov	x28, x0
  434d1c:	b	4348c0 <ferror@plt+0x32b80>
  434d20:	adrp	x1, 458000 <warn@@Base+0x8640>
  434d24:	add	x1, x1, #0xf8
  434d28:	mov	w2, #0x5                   	// #5
  434d2c:	mov	x0, #0x0                   	// #0
  434d30:	bl	401c70 <dcgettext@plt>
  434d34:	bl	44f3e8 <error@@Base>
  434d38:	b	4347dc <ferror@plt+0x32a9c>
  434d3c:	mov	x28, x5
  434d40:	mov	x3, #0x0                   	// #0
  434d44:	b	4348c0 <ferror@plt+0x32b80>
  434d48:	ldr	w0, [sp, #108]
  434d4c:	cmp	w0, #0x1
  434d50:	b.hi	4347fc <ferror@plt+0x32abc>  // b.pmore
  434d54:	cmp	x21, #0x8
  434d58:	mov	w1, w21
  434d5c:	add	x5, x28, x21
  434d60:	b.ls	434afc <ferror@plt+0x32dbc>  // b.plast
  434d64:	mov	x3, x21
  434d68:	mov	w4, #0x5                   	// #5
  434d6c:	adrp	x2, 486000 <warn@@Base+0x36640>
  434d70:	adrp	x1, 486000 <warn@@Base+0x36640>
  434d74:	add	x2, x2, #0xf0
  434d78:	add	x1, x1, #0x140
  434d7c:	mov	x0, #0x0                   	// #0
  434d80:	str	x5, [sp, #120]
  434d84:	bl	401c20 <dcngettext@plt>
  434d88:	mov	w1, w21
  434d8c:	mov	w2, #0x8                   	// #8
  434d90:	bl	44f3e8 <error@@Base>
  434d94:	add	x0, x28, #0x8
  434d98:	cmp	x26, x0
  434d9c:	ldr	x5, [sp, #120]
  434da0:	b.ls	434b04 <ferror@plt+0x32dc4>  // b.plast
  434da4:	mov	w1, #0x8                   	// #8
  434da8:	b	434b1c <ferror@plt+0x32ddc>
  434dac:	mov	w1, #0x1                   	// #1
  434db0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434db4:	mov	x0, x28
  434db8:	ldr	x2, [x2, #920]
  434dbc:	blr	x2
  434dc0:	mov	x3, x0
  434dc4:	add	x0, x0, #0x1
  434dc8:	add	x0, x28, x0
  434dcc:	mov	x28, x0
  434dd0:	b	4348c0 <ferror@plt+0x32b80>
  434dd4:	mov	w1, #0x4                   	// #4
  434dd8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434ddc:	mov	x0, x28
  434de0:	ldr	x2, [x2, #920]
  434de4:	blr	x2
  434de8:	mov	x3, x0
  434dec:	add	x0, x0, #0x4
  434df0:	add	x0, x28, x0
  434df4:	mov	x28, x0
  434df8:	b	4348c0 <ferror@plt+0x32b80>
  434dfc:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434e00:	mov	x0, x28
  434e04:	mov	x28, x2
  434e08:	mov	w1, #0x2                   	// #2
  434e0c:	ldr	x2, [x3, #920]
  434e10:	blr	x2
  434e14:	mov	x3, x0
  434e18:	b	4348c0 <ferror@plt+0x32b80>
  434e1c:	mov	w1, #0x2                   	// #2
  434e20:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434e24:	mov	x0, x28
  434e28:	ldr	x2, [x2, #920]
  434e2c:	blr	x2
  434e30:	mov	x3, x0
  434e34:	add	x0, x0, #0x2
  434e38:	add	x0, x28, x0
  434e3c:	mov	x28, x0
  434e40:	b	4348c0 <ferror@plt+0x32b80>
  434e44:	mov	x3, x21
  434e48:	mov	w4, #0x5                   	// #5
  434e4c:	adrp	x2, 486000 <warn@@Base+0x36640>
  434e50:	adrp	x1, 486000 <warn@@Base+0x36640>
  434e54:	add	x2, x2, #0xf0
  434e58:	add	x1, x1, #0x140
  434e5c:	mov	x0, #0x0                   	// #0
  434e60:	str	x5, [sp, #120]
  434e64:	bl	401c20 <dcngettext@plt>
  434e68:	mov	w1, w21
  434e6c:	mov	w2, #0x8                   	// #8
  434e70:	b	434bbc <ferror@plt+0x32e7c>
  434e74:	nop
  434e78:	stp	x29, x30, [sp, #-288]!
  434e7c:	mov	w2, #0x5                   	// #5
  434e80:	mov	x29, sp
  434e84:	stp	x19, x20, [sp, #16]
  434e88:	ldr	x19, [x0, #32]
  434e8c:	stp	x23, x24, [sp, #48]
  434e90:	mov	x23, x0
  434e94:	str	w1, [sp, #104]
  434e98:	adrp	x1, 486000 <warn@@Base+0x36640>
  434e9c:	add	x1, x1, #0x718
  434ea0:	ldr	x20, [x0, #48]
  434ea4:	cbz	x19, 43515c <ferror@plt+0x3341c>
  434ea8:	cmp	x20, #0x17
  434eac:	b.ls	435150 <ferror@plt+0x33410>  // b.plast
  434eb0:	stp	x21, x22, [sp, #32]
  434eb4:	add	x21, x19, x20
  434eb8:	add	x22, x19, #0x4
  434ebc:	stp	x25, x26, [sp, #64]
  434ec0:	cmp	x22, x21
  434ec4:	add	x26, x19, #0x8
  434ec8:	stp	x27, x28, [sp, #80]
  434ecc:	b.cs	434f44 <ferror@plt+0x33204>  // b.hs, b.nlast
  434ed0:	mov	w1, #0x4                   	// #4
  434ed4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434ed8:	mov	x0, x19
  434edc:	str	x2, [sp, #112]
  434ee0:	ldr	x3, [x2, #920]
  434ee4:	blr	x3
  434ee8:	mov	x25, x0
  434eec:	cmp	w0, #0x1
  434ef0:	b.ls	4351c4 <ferror@plt+0x33484>  // b.plast
  434ef4:	cmp	x21, x26
  434ef8:	ldr	x2, [sp, #112]
  434efc:	b.hi	4351ac <ferror@plt+0x3346c>  // b.pmore
  434f00:	cmp	x22, x21
  434f04:	b.cs	434f18 <ferror@plt+0x331d8>  // b.hs, b.nlast
  434f08:	sub	w0, w20, #0x5
  434f0c:	sub	x1, x20, #0x4
  434f10:	cmp	w0, #0x7
  434f14:	b.ls	4351b0 <ferror@plt+0x33470>  // b.plast
  434f18:	add	x22, x19, #0xc
  434f1c:	mov	w24, #0x0                   	// #0
  434f20:	cmp	x22, x21
  434f24:	b.cc	435028 <ferror@plt+0x332e8>  // b.lo, b.ul, b.last
  434f28:	add	x19, x19, #0x10
  434f2c:	cmp	x19, x21
  434f30:	b.cs	435180 <ferror@plt+0x33440>  // b.hs, b.nlast
  434f34:	mov	w1, #0x4                   	// #4
  434f38:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434f3c:	str	wzr, [sp, #144]
  434f40:	b	434fac <ferror@plt+0x3326c>
  434f44:	cmp	x19, x21
  434f48:	b.cc	435198 <ferror@plt+0x33458>  // b.lo, b.ul, b.last
  434f4c:	mov	w25, #0x0                   	// #0
  434f50:	mov	w24, #0x0                   	// #0
  434f54:	add	x22, x19, #0xc
  434f58:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434f5c:	cmp	x22, x21
  434f60:	b.cc	435028 <ferror@plt+0x332e8>  // b.lo, b.ul, b.last
  434f64:	cmp	x21, x26
  434f68:	b.ls	434f28 <ferror@plt+0x331e8>  // b.plast
  434f6c:	sub	w0, w20, #0x9
  434f70:	sub	x20, x20, #0x8
  434f74:	cmp	w0, #0x7
  434f78:	b.hi	434f28 <ferror@plt+0x331e8>  // b.pmore
  434f7c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  434f80:	mov	w1, w20
  434f84:	mov	x0, x26
  434f88:	str	x2, [sp, #112]
  434f8c:	ldr	x3, [x2, #920]
  434f90:	add	x19, x19, #0x10
  434f94:	blr	x3
  434f98:	str	w0, [sp, #144]
  434f9c:	cmp	x21, x19
  434fa0:	ldr	x2, [sp, #112]
  434fa4:	b.ls	435060 <ferror@plt+0x33320>  // b.plast
  434fa8:	mov	w1, #0x4                   	// #4
  434fac:	ldr	x2, [x2, #920]
  434fb0:	mov	x0, x22
  434fb4:	blr	x2
  434fb8:	add	x22, x19, w0, uxtw #3
  434fbc:	mov	w26, w0
  434fc0:	and	x27, x0, #0xffffffff
  434fc4:	add	x20, x22, w0, uxtw #2
  434fc8:	ldr	w0, [sp, #104]
  434fcc:	cbnz	w0, 435078 <ferror@plt+0x33338>
  434fd0:	cmp	x19, x21
  434fd4:	b.hi	435104 <ferror@plt+0x333c4>  // b.pmore
  434fd8:	cmp	x22, x19
  434fdc:	ccmp	x22, x21, #0x2, cs  // cs = hs, nlast
  434fe0:	b.hi	435104 <ferror@plt+0x333c4>  // b.pmore
  434fe4:	cmp	x20, x22
  434fe8:	ccmp	x20, x21, #0x2, cs  // cs = hs, nlast
  434fec:	b.hi	435104 <ferror@plt+0x333c4>  // b.pmore
  434ff0:	cmp	w25, #0x1
  434ff4:	b.eq	4351cc <ferror@plt+0x3348c>  // b.none
  434ff8:	cmp	w25, #0x2
  434ffc:	b.eq	435444 <ferror@plt+0x33704>  // b.none
  435000:	ldr	w0, [sp, #104]
  435004:	cbnz	w0, 435814 <ferror@plt+0x33ad4>
  435008:	mov	w0, #0x1                   	// #1
  43500c:	ldp	x19, x20, [sp, #16]
  435010:	ldp	x21, x22, [sp, #32]
  435014:	ldp	x23, x24, [sp, #48]
  435018:	ldp	x25, x26, [sp, #64]
  43501c:	ldp	x27, x28, [sp, #80]
  435020:	ldp	x29, x30, [sp], #288
  435024:	ret
  435028:	ldr	x3, [x2, #920]
  43502c:	mov	x0, x26
  435030:	mov	w1, #0x4                   	// #4
  435034:	str	x2, [sp, #112]
  435038:	add	x19, x19, #0x10
  43503c:	blr	x3
  435040:	str	w0, [sp, #144]
  435044:	cmp	x21, x19
  435048:	ldr	x2, [sp, #112]
  43504c:	b.hi	434fa8 <ferror@plt+0x33268>  // b.pmore
  435050:	sub	w0, w20, #0xd
  435054:	sub	x20, x20, #0xc
  435058:	cmp	w0, #0x7
  43505c:	b.ls	435f30 <ferror@plt+0x341f0>  // b.plast
  435060:	ldr	w0, [sp, #104]
  435064:	mov	x20, x19
  435068:	mov	x22, x19
  43506c:	mov	x27, #0x0                   	// #0
  435070:	mov	w26, #0x0                   	// #0
  435074:	cbz	w0, 434fd0 <ferror@plt+0x33290>
  435078:	add	x1, x23, #0x18
  43507c:	add	x0, x23, #0x10
  435080:	bl	4311c0 <ferror@plt+0x2f480>
  435084:	mov	w2, #0x5                   	// #5
  435088:	adrp	x1, 486000 <warn@@Base+0x36640>
  43508c:	mov	x0, #0x0                   	// #0
  435090:	add	x1, x1, #0x768
  435094:	bl	401c70 <dcgettext@plt>
  435098:	mov	w1, w25
  43509c:	bl	401cc0 <printf@plt>
  4350a0:	cmp	w25, #0x1
  4350a4:	b.ls	4350c4 <ferror@plt+0x33384>  // b.plast
  4350a8:	mov	w2, #0x5                   	// #5
  4350ac:	adrp	x1, 486000 <warn@@Base+0x36640>
  4350b0:	mov	x0, #0x0                   	// #0
  4350b4:	add	x1, x1, #0x788
  4350b8:	bl	401c70 <dcgettext@plt>
  4350bc:	mov	w1, w24
  4350c0:	bl	401cc0 <printf@plt>
  4350c4:	mov	w2, #0x5                   	// #5
  4350c8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4350cc:	mov	x0, #0x0                   	// #0
  4350d0:	add	x1, x1, #0x7a8
  4350d4:	bl	401c70 <dcgettext@plt>
  4350d8:	ldr	w1, [sp, #144]
  4350dc:	bl	401cc0 <printf@plt>
  4350e0:	mov	w2, #0x5                   	// #5
  4350e4:	adrp	x1, 486000 <warn@@Base+0x36640>
  4350e8:	mov	x0, #0x0                   	// #0
  4350ec:	add	x1, x1, #0x7c8
  4350f0:	bl	401c70 <dcgettext@plt>
  4350f4:	mov	w1, w26
  4350f8:	bl	401cc0 <printf@plt>
  4350fc:	cmp	x19, x21
  435100:	b.ls	434fd8 <ferror@plt+0x33298>  // b.plast
  435104:	mov	x3, x27
  435108:	mov	w4, #0x5                   	// #5
  43510c:	adrp	x2, 486000 <warn@@Base+0x36640>
  435110:	adrp	x1, 486000 <warn@@Base+0x36640>
  435114:	add	x2, x2, #0x7e8
  435118:	add	x1, x1, #0x810
  43511c:	mov	x0, #0x0                   	// #0
  435120:	bl	401c20 <dcngettext@plt>
  435124:	ldr	x1, [x23, #16]
  435128:	mov	w2, w26
  43512c:	bl	44f9c0 <warn@@Base>
  435130:	mov	w0, #0x0                   	// #0
  435134:	ldp	x19, x20, [sp, #16]
  435138:	ldp	x21, x22, [sp, #32]
  43513c:	ldp	x23, x24, [sp, #48]
  435140:	ldp	x25, x26, [sp, #64]
  435144:	ldp	x27, x28, [sp, #80]
  435148:	ldp	x29, x30, [sp], #288
  43514c:	ret
  435150:	adrp	x1, 486000 <warn@@Base+0x36640>
  435154:	add	x1, x1, #0x730
  435158:	mov	w2, #0x5                   	// #5
  43515c:	mov	x0, #0x0                   	// #0
  435160:	bl	401c70 <dcgettext@plt>
  435164:	ldr	x1, [x23, #16]
  435168:	bl	44f9c0 <warn@@Base>
  43516c:	mov	w0, #0x0                   	// #0
  435170:	ldp	x19, x20, [sp, #16]
  435174:	ldp	x23, x24, [sp, #48]
  435178:	ldp	x29, x30, [sp], #288
  43517c:	ret
  435180:	mov	x20, x19
  435184:	mov	x22, x19
  435188:	mov	x27, #0x0                   	// #0
  43518c:	mov	w26, #0x0                   	// #0
  435190:	str	wzr, [sp, #144]
  435194:	b	434fc8 <ferror@plt+0x33288>
  435198:	sub	w0, w20, #0x1
  43519c:	mov	w1, w20
  4351a0:	cmp	w0, #0x7
  4351a4:	b.hi	434f4c <ferror@plt+0x3320c>  // b.pmore
  4351a8:	b	434ed4 <ferror@plt+0x33194>
  4351ac:	mov	w1, #0x4                   	// #4
  4351b0:	ldr	x2, [x2, #920]
  4351b4:	mov	x0, x22
  4351b8:	blr	x2
  4351bc:	mov	w24, w0
  4351c0:	b	434f54 <ferror@plt+0x33214>
  4351c4:	mov	w24, #0x0                   	// #0
  4351c8:	b	434f54 <ferror@plt+0x33214>
  4351cc:	ldr	w0, [sp, #104]
  4351d0:	cbz	w0, 4358b8 <ferror@plt+0x33b78>
  4351d4:	cbz	w26, 435220 <ferror@plt+0x334e0>
  4351d8:	adrp	x25, 45b000 <warn@@Base+0xb640>
  4351dc:	add	x25, x25, #0xb80
  4351e0:	str	wzr, [sp, #112]
  4351e4:	mov	x0, x19
  4351e8:	add	x19, x19, #0x8
  4351ec:	mov	x27, x22
  4351f0:	cmp	x19, x21
  4351f4:	add	x22, x22, #0x4
  4351f8:	b.ls	43522c <ferror@plt+0x334ec>  // b.plast
  4351fc:	stp	xzr, xzr, [sp, #208]
  435200:	ldr	w0, [sp, #112]
  435204:	add	w0, w0, #0x1
  435208:	str	w0, [sp, #112]
  43520c:	cmp	w26, w0
  435210:	b.hi	4351e4 <ferror@plt+0x334a4>  // b.pmore
  435214:	ldr	w0, [sp, #104]
  435218:	cbz	w0, 435008 <ferror@plt+0x332c8>
  43521c:	nop
  435220:	mov	w0, #0xa                   	// #10
  435224:	bl	401cf0 <putchar@plt>
  435228:	b	435008 <ferror@plt+0x332c8>
  43522c:	add	x2, sp, #0xd8
  435230:	add	x1, sp, #0xd0
  435234:	bl	44fe40 <warn@@Base+0x480>
  435238:	ldr	x0, [sp, #208]
  43523c:	cbz	x0, 4358f8 <ferror@plt+0x33bb8>
  435240:	cmp	x21, x22
  435244:	mov	w1, #0x4                   	// #4
  435248:	b.ls	4352f0 <ferror@plt+0x335b0>  // b.plast
  43524c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  435250:	mov	x0, x27
  435254:	ldr	x2, [x2, #920]
  435258:	blr	x2
  43525c:	lsl	w5, w0, #2
  435260:	adds	x24, x20, x5
  435264:	b.cs	435e34 <ferror@plt+0x340f4>  // b.hs, b.nlast
  435268:	ldr	w0, [sp, #104]
  43526c:	cbnz	w0, 43535c <ferror@plt+0x3361c>
  435270:	cmp	x21, x24
  435274:	b.ls	43532c <ferror@plt+0x335ec>  // b.plast
  435278:	adrp	x3, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43527c:	adrp	x0, 486000 <warn@@Base+0x36640>
  435280:	add	x28, x3, #0x760
  435284:	add	x0, x0, #0x8a0
  435288:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43528c:	str	x0, [sp, #120]
  435290:	b	4352d0 <ferror@plt+0x33590>
  435294:	cmp	w2, #0x7
  435298:	b.hi	435420 <ferror@plt+0x336e0>  // b.pmore
  43529c:	ldr	x2, [x27, #920]
  4352a0:	blr	x2
  4352a4:	cbz	w0, 435420 <ferror@plt+0x336e0>
  4352a8:	ldr	w2, [x28, #1656]
  4352ac:	ldr	w1, [x28, #1660]
  4352b0:	cmp	w1, w2
  4352b4:	b.cs	435314 <ferror@plt+0x335d4>  // b.hs, b.nlast
  4352b8:	ldr	x2, [x28, #1648]
  4352bc:	add	w6, w1, #0x1
  4352c0:	str	w6, [x28, #1660]
  4352c4:	str	w0, [x2, w1, uxtw #2]
  4352c8:	cmp	x21, x24
  4352cc:	b.ls	43532c <ferror@plt+0x335ec>  // b.plast
  4352d0:	mov	x0, x24
  4352d4:	add	x24, x24, #0x4
  4352d8:	sub	x1, x21, x0
  4352dc:	cmp	x21, x24
  4352e0:	sub	w2, w1, #0x1
  4352e4:	b.ls	435294 <ferror@plt+0x33554>  // b.plast
  4352e8:	mov	w1, #0x4                   	// #4
  4352ec:	b	43529c <ferror@plt+0x3355c>
  4352f0:	sub	x0, x22, #0x4
  4352f4:	cmp	x21, x0
  4352f8:	b.ls	4354b4 <ferror@plt+0x33774>  // b.plast
  4352fc:	sub	x1, x21, x27
  435300:	mov	x24, x20
  435304:	sub	w0, w1, #0x1
  435308:	cmp	w0, #0x7
  43530c:	b.hi	435268 <ferror@plt+0x33528>  // b.pmore
  435310:	b	43524c <ferror@plt+0x3350c>
  435314:	ldr	x1, [sp, #120]
  435318:	mov	w2, #0x5                   	// #5
  43531c:	mov	x0, #0x0                   	// #0
  435320:	bl	401c70 <dcgettext@plt>
  435324:	bl	44f3e8 <error@@Base>
  435328:	b	4352c8 <ferror@plt+0x33588>
  43532c:	adrp	x1, 486000 <warn@@Base+0x36640>
  435330:	mov	w2, #0x5                   	// #5
  435334:	add	x1, x1, #0x8d8
  435338:	mov	x0, #0x0                   	// #0
  43533c:	bl	401c70 <dcgettext@plt>
  435340:	ldr	x1, [x23, #16]
  435344:	bl	44f9c0 <warn@@Base>
  435348:	mov	w0, #0x0                   	// #0
  43534c:	ldp	x21, x22, [sp, #32]
  435350:	ldp	x25, x26, [sp, #64]
  435354:	ldp	x27, x28, [sp, #80]
  435358:	b	435170 <ferror@plt+0x33430>
  43535c:	adrp	x1, 486000 <warn@@Base+0x36640>
  435360:	mov	w2, #0x5                   	// #5
  435364:	add	x1, x1, #0x870
  435368:	mov	x0, #0x0                   	// #0
  43536c:	bl	401c70 <dcgettext@plt>
  435370:	str	x0, [sp, #120]
  435374:	ldp	x3, x28, [sp, #208]
  435378:	add	x27, sp, #0xe0
  43537c:	cbz	x3, 4354bc <ferror@plt+0x3377c>
  435380:	mov	x1, #0x40                  	// #64
  435384:	mov	x0, x27
  435388:	adrp	x2, 45d000 <warn@@Base+0xd640>
  43538c:	add	x2, x2, #0x4d0
  435390:	bl	4019e0 <snprintf@plt>
  435394:	mov	x3, x28
  435398:	mov	w1, #0x40                  	// #64
  43539c:	adrp	x2, 486000 <warn@@Base+0x36640>
  4353a0:	sub	w1, w1, w0
  4353a4:	add	x2, x2, #0x898
  4353a8:	add	x0, x27, w0, sxtw
  4353ac:	bl	4019e0 <snprintf@plt>
  4353b0:	ldr	x4, [sp, #120]
  4353b4:	mov	x2, x27
  4353b8:	ldr	w1, [sp, #112]
  4353bc:	mov	x0, x4
  4353c0:	bl	401cc0 <printf@plt>
  4353c4:	cmp	x21, x24
  4353c8:	b.ls	43532c <ferror@plt+0x335ec>  // b.plast
  4353cc:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4353d0:	b	435400 <ferror@plt+0x336c0>
  4353d4:	cmp	w2, #0x7
  4353d8:	b.hi	435808 <ferror@plt+0x33ac8>  // b.pmore
  4353dc:	ldr	x2, [x27, #920]
  4353e0:	blr	x2
  4353e4:	mov	x2, x0
  4353e8:	mov	w1, w2
  4353ec:	mov	x0, x25
  4353f0:	cbz	w2, 435808 <ferror@plt+0x33ac8>
  4353f4:	bl	401cc0 <printf@plt>
  4353f8:	cmp	x24, x21
  4353fc:	b.cs	43532c <ferror@plt+0x335ec>  // b.hs, b.nlast
  435400:	mov	x0, x24
  435404:	add	x24, x24, #0x4
  435408:	sub	x1, x21, x0
  43540c:	cmp	x24, x21
  435410:	sub	w2, w1, #0x1
  435414:	b.cs	4353d4 <ferror@plt+0x33694>  // b.hs, b.nlast
  435418:	mov	w1, #0x4                   	// #4
  43541c:	b	4353dc <ferror@plt+0x3369c>
  435420:	ldr	w1, [x28, #1656]
  435424:	ldr	w0, [x28, #1660]
  435428:	cmp	w0, w1
  43542c:	b.cs	4356f8 <ferror@plt+0x339b8>  // b.hs, b.nlast
  435430:	ldr	x1, [x28, #1648]
  435434:	add	w2, w0, #0x1
  435438:	str	w2, [x28, #1660]
  43543c:	str	wzr, [x1, w0, uxtw #2]
  435440:	b	435200 <ferror@plt+0x334c0>
  435444:	ldr	w25, [sp, #144]
  435448:	ubfiz	x0, x24, #2, #32
  43544c:	add	x2, x20, x0
  435450:	str	x2, [sp, #168]
  435454:	mul	x1, x0, x25
  435458:	add	x3, x2, x1
  43545c:	str	x3, [sp, #192]
  435460:	cbz	w24, 4354dc <ferror@plt+0x3379c>
  435464:	udiv	x0, x1, x0
  435468:	cmp	x25, x0
  43546c:	b.ne	435498 <ferror@plt+0x33758>  // b.any
  435470:	cmp	x20, x2
  435474:	ccmp	x21, x2, #0x0, ls  // ls = plast
  435478:	b.cc	435498 <ferror@plt+0x33758>  // b.lo, b.ul, b.last
  43547c:	cmp	x2, x3
  435480:	ccmp	x21, x3, #0x0, ls  // ls = plast
  435484:	b.cc	435498 <ferror@plt+0x33758>  // b.lo, b.ul, b.last
  435488:	adds	x1, x3, x1
  43548c:	ccmp	x21, x1, #0x0, cc  // cc = lo, ul, last
  435490:	b.cs	4354dc <ferror@plt+0x3379c>  // b.hs, b.nlast
  435494:	nop
  435498:	adrp	x1, 486000 <warn@@Base+0x36640>
  43549c:	mov	w2, #0x5                   	// #5
  4354a0:	add	x1, x1, #0x900
  4354a4:	mov	x0, #0x0                   	// #0
  4354a8:	bl	401c70 <dcgettext@plt>
  4354ac:	ldr	x1, [x23, #16]
  4354b0:	b	435344 <ferror@plt+0x33604>
  4354b4:	mov	x24, x20
  4354b8:	b	435268 <ferror@plt+0x33528>
  4354bc:	mov	x3, x28
  4354c0:	mov	x0, x27
  4354c4:	adrp	x2, 45d000 <warn@@Base+0xd640>
  4354c8:	mov	x1, #0x40                  	// #64
  4354cc:	add	x2, x2, #0x4d0
  4354d0:	bl	4019e0 <snprintf@plt>
  4354d4:	ldr	x4, [sp, #120]
  4354d8:	b	4353b4 <ferror@plt+0x33674>
  4354dc:	ldr	x0, [x23, #16]
  4354e0:	adrp	x1, 486000 <warn@@Base+0x36640>
  4354e4:	add	x1, x1, #0x938
  4354e8:	bl	401ba0 <strcmp@plt>
  4354ec:	str	w0, [sp, #204]
  4354f0:	ldr	w0, [sp, #104]
  4354f4:	cbnz	w0, 435c80 <ferror@plt+0x33f40>
  4354f8:	ldr	w0, [sp, #204]
  4354fc:	adrp	x23, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  435500:	add	x23, x23, #0x760
  435504:	cbnz	w0, 435c60 <ferror@plt+0x33f20>
  435508:	ldr	w2, [sp, #144]
  43550c:	mov	x0, x25
  435510:	mov	x1, #0x88                  	// #136
  435514:	str	w2, [x23, #1664]
  435518:	bl	4539d8 <warn@@Base+0x4018>
  43551c:	str	x0, [sp, #176]
  435520:	str	x0, [x23, #1672]
  435524:	cbz	w26, 43590c <ferror@plt+0x33bcc>
  435528:	adrp	x0, 486000 <warn@@Base+0x36640>
  43552c:	mov	x28, x22
  435530:	add	x0, x0, #0xa58
  435534:	mov	x25, x19
  435538:	str	wzr, [sp, #112]
  43553c:	str	x0, [sp, #184]
  435540:	b	435574 <ferror@plt+0x33834>
  435544:	cmp	x21, x28
  435548:	b.ls	43555c <ferror@plt+0x3381c>  // b.plast
  43554c:	sub	x1, x21, x28
  435550:	sub	w0, w1, #0x1
  435554:	cmp	w0, #0x7
  435558:	b.ls	43559c <ferror@plt+0x3385c>  // b.plast
  43555c:	ldr	w0, [sp, #112]
  435560:	add	w0, w0, #0x1
  435564:	str	w0, [sp, #112]
  435568:	cmp	w26, w0
  43556c:	b.ls	435904 <ferror@plt+0x33bc4>  // b.plast
  435570:	ldr	x28, [sp, #120]
  435574:	mov	x23, x25
  435578:	add	x25, x25, #0x8
  43557c:	cmp	x25, x21
  435580:	b.ls	43575c <ferror@plt+0x33a1c>  // b.plast
  435584:	stp	xzr, xzr, [sp, #208]
  435588:	add	x0, x28, #0x4
  43558c:	str	x0, [sp, #120]
  435590:	cmp	x0, x21
  435594:	b.cs	435544 <ferror@plt+0x33804>  // b.hs, b.nlast
  435598:	mov	w1, #0x4                   	// #4
  43559c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4355a0:	mov	x0, x28
  4355a4:	add	x28, x2, #0x398
  4355a8:	ldr	x2, [x2, #920]
  4355ac:	blr	x2
  4355b0:	mov	x3, x0
  4355b4:	mov	w5, w0
  4355b8:	cbz	w0, 43555c <ferror@plt+0x3381c>
  4355bc:	ldr	w0, [sp, #144]
  4355c0:	cmp	w3, w0
  4355c4:	b.hi	435e7c <ferror@plt+0x3413c>  // b.pmore
  4355c8:	ldr	w0, [sp, #104]
  4355cc:	cbnz	w0, 435778 <ferror@plt+0x33a38>
  4355d0:	cmp	x25, x21
  4355d4:	b.cs	435f0c <ferror@plt+0x341cc>  // b.hs, b.nlast
  4355d8:	sub	w3, w3, #0x1
  4355dc:	mov	w0, #0x88                  	// #136
  4355e0:	ldr	x2, [sp, #176]
  4355e4:	umull	x0, w3, w0
  4355e8:	mul	w23, w3, w24
  4355ec:	ldur	x1, [x25, #-8]
  4355f0:	add	x3, x2, x0
  4355f4:	str	x1, [x2, x0]
  4355f8:	lsl	w23, w23, #2
  4355fc:	ldr	x0, [sp, #168]
  435600:	str	x3, [sp, #152]
  435604:	adds	x23, x0, x23
  435608:	ccmp	x21, x23, #0x0, cc  // cc = lo, ul, last
  43560c:	b.cc	435834 <ferror@plt+0x33af4>  // b.lo, b.ul, b.last
  435610:	cbz	w24, 43555c <ferror@plt+0x3381c>
  435614:	adrp	x0, 486000 <warn@@Base+0x36640>
  435618:	mov	w27, #0x0                   	// #0
  43561c:	add	x0, x0, #0xa50
  435620:	str	x0, [sp, #160]
  435624:	b	435694 <ferror@plt+0x33954>
  435628:	cmp	x21, x0
  43562c:	mov	w6, #0x0                   	// #0
  435630:	b.ls	435644 <ferror@plt+0x33904>  // b.plast
  435634:	sub	x1, x21, x0
  435638:	sub	w7, w1, #0x1
  43563c:	cmp	w7, #0x7
  435640:	b.ls	4356b0 <ferror@plt+0x33970>  // b.plast
  435644:	ldr	w0, [sp, #104]
  435648:	cbnz	w0, 4356cc <ferror@plt+0x3398c>
  43564c:	add	x5, x20, x5
  435650:	add	x0, x20, x2
  435654:	cmp	x21, x5
  435658:	b.hi	435714 <ferror@plt+0x339d4>  // b.pmore
  43565c:	cmp	x21, x0
  435660:	b.ls	435770 <ferror@plt+0x33a30>  // b.plast
  435664:	sub	x2, x21, x0
  435668:	mov	w1, #0x0                   	// #0
  43566c:	sub	w5, w2, #0x1
  435670:	cmp	w5, #0x7
  435674:	b.ls	435f38 <ferror@plt+0x341f8>  // b.plast
  435678:	ldr	x0, [sp, #152]
  43567c:	mov	w6, w6
  435680:	add	x1, x0, w1, uxtw #3
  435684:	str	x6, [x1, #8]
  435688:	add	w27, w27, #0x1
  43568c:	cmp	w24, w27
  435690:	b.ls	4356e4 <ferror@plt+0x339a4>  // b.plast
  435694:	lsl	w2, w27, #2
  435698:	add	x5, x2, #0x4
  43569c:	add	x0, x23, x2
  4356a0:	add	x1, x23, x5
  4356a4:	cmp	x21, x1
  4356a8:	b.ls	435628 <ferror@plt+0x338e8>  // b.plast
  4356ac:	mov	w1, #0x4                   	// #4
  4356b0:	ldr	x6, [x28]
  4356b4:	stp	x2, x5, [sp, #128]
  4356b8:	blr	x6
  4356bc:	mov	w6, w0
  4356c0:	ldr	w0, [sp, #104]
  4356c4:	ldp	x2, x5, [sp, #128]
  4356c8:	cbz	w0, 43564c <ferror@plt+0x3390c>
  4356cc:	ldr	x0, [sp, #160]
  4356d0:	mov	w1, w6
  4356d4:	add	w27, w27, #0x1
  4356d8:	bl	401cc0 <printf@plt>
  4356dc:	cmp	w24, w27
  4356e0:	b.hi	435694 <ferror@plt+0x33954>  // b.pmore
  4356e4:	ldr	w0, [sp, #104]
  4356e8:	cbz	w0, 43555c <ferror@plt+0x3381c>
  4356ec:	mov	w0, #0xa                   	// #10
  4356f0:	bl	401cf0 <putchar@plt>
  4356f4:	b	43555c <ferror@plt+0x3381c>
  4356f8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4356fc:	add	x1, x1, #0x8a0
  435700:	mov	w2, #0x5                   	// #5
  435704:	mov	x0, #0x0                   	// #0
  435708:	bl	401c70 <dcgettext@plt>
  43570c:	bl	44f3e8 <error@@Base>
  435710:	b	435200 <ferror@plt+0x334c0>
  435714:	mov	w1, #0x4                   	// #4
  435718:	ldr	x2, [x28]
  43571c:	str	w6, [sp, #128]
  435720:	blr	x2
  435724:	mov	x5, x0
  435728:	ldr	w6, [sp, #128]
  43572c:	cmp	w0, #0x7
  435730:	mov	w1, w0
  435734:	b.ls	435678 <ferror@plt+0x33938>  // b.plast
  435738:	ldr	x1, [sp, #184]
  43573c:	mov	w2, #0x5                   	// #5
  435740:	mov	x0, #0x0                   	// #0
  435744:	str	x5, [sp, #128]
  435748:	bl	401c70 <dcgettext@plt>
  43574c:	ldr	x5, [sp, #128]
  435750:	mov	w1, w5
  435754:	bl	44f9c0 <warn@@Base>
  435758:	b	435688 <ferror@plt+0x33948>
  43575c:	add	x2, sp, #0xd8
  435760:	add	x1, sp, #0xd0
  435764:	mov	x0, x23
  435768:	bl	44fe40 <warn@@Base+0x480>
  43576c:	b	435588 <ferror@plt+0x33848>
  435770:	mov	w1, #0x0                   	// #0
  435774:	b	435678 <ferror@plt+0x33938>
  435778:	sub	w0, w3, #0x1
  43577c:	str	w0, [sp, #128]
  435780:	mul	w23, w24, w0
  435784:	ldr	x0, [sp, #168]
  435788:	lsl	w23, w23, #2
  43578c:	adds	x23, x0, x23
  435790:	ccmp	x21, x23, #0x0, cc  // cc = lo, ul, last
  435794:	b.cc	435834 <ferror@plt+0x33af4>  // b.lo, b.ul, b.last
  435798:	adrp	x1, 486000 <warn@@Base+0x36640>
  43579c:	mov	w2, #0x5                   	// #5
  4357a0:	add	x1, x1, #0xa40
  4357a4:	mov	x0, #0x0                   	// #0
  4357a8:	bl	401c70 <dcgettext@plt>
  4357ac:	mov	x4, x0
  4357b0:	ldp	x3, x7, [sp, #208]
  4357b4:	cbnz	x3, 435870 <ferror@plt+0x33b30>
  4357b8:	add	x27, sp, #0xe0
  4357bc:	mov	x3, x7
  4357c0:	mov	x0, x27
  4357c4:	adrp	x2, 45d000 <warn@@Base+0xd640>
  4357c8:	mov	x1, #0x40                  	// #64
  4357cc:	add	x2, x2, #0x4d0
  4357d0:	str	x4, [sp, #136]
  4357d4:	bl	4019e0 <snprintf@plt>
  4357d8:	ldr	x4, [sp, #136]
  4357dc:	mov	x2, x27
  4357e0:	ldr	w1, [sp, #112]
  4357e4:	mov	x0, x4
  4357e8:	bl	401cc0 <printf@plt>
  4357ec:	cbz	w24, 4356ec <ferror@plt+0x339ac>
  4357f0:	ldr	w1, [sp, #128]
  4357f4:	mov	w0, #0x88                  	// #136
  4357f8:	ldr	x2, [sp, #176]
  4357fc:	umaddl	x0, w1, w0, x2
  435800:	str	x0, [sp, #152]
  435804:	b	435614 <ferror@plt+0x338d4>
  435808:	mov	w0, #0xa                   	// #10
  43580c:	bl	401cf0 <putchar@plt>
  435810:	b	435200 <ferror@plt+0x334c0>
  435814:	mov	w2, #0x5                   	// #5
  435818:	adrp	x1, 486000 <warn@@Base+0x36640>
  43581c:	mov	x0, #0x0                   	// #0
  435820:	add	x1, x1, #0xa98
  435824:	bl	401c70 <dcgettext@plt>
  435828:	mov	w1, w25
  43582c:	bl	401cc0 <printf@plt>
  435830:	b	435220 <ferror@plt+0x334e0>
  435834:	mov	w2, #0x5                   	// #5
  435838:	adrp	x1, 486000 <warn@@Base+0x36640>
  43583c:	mov	x0, #0x0                   	// #0
  435840:	add	x1, x1, #0xa00
  435844:	str	w5, [sp, #104]
  435848:	bl	401c70 <dcgettext@plt>
  43584c:	ldr	w5, [sp, #104]
  435850:	mov	w2, w24
  435854:	mov	w1, w5
  435858:	bl	44f9c0 <warn@@Base>
  43585c:	mov	w0, #0x0                   	// #0
  435860:	ldp	x21, x22, [sp, #32]
  435864:	ldp	x25, x26, [sp, #64]
  435868:	ldp	x27, x28, [sp, #80]
  43586c:	b	435170 <ferror@plt+0x33430>
  435870:	add	x27, sp, #0xe0
  435874:	mov	x1, #0x40                  	// #64
  435878:	mov	x0, x27
  43587c:	adrp	x2, 45d000 <warn@@Base+0xd640>
  435880:	add	x2, x2, #0x4d0
  435884:	str	x4, [sp, #136]
  435888:	str	x7, [sp, #152]
  43588c:	bl	4019e0 <snprintf@plt>
  435890:	ldr	x7, [sp, #152]
  435894:	mov	w1, #0x40                  	// #64
  435898:	adrp	x2, 486000 <warn@@Base+0x36640>
  43589c:	sub	w1, w1, w0
  4358a0:	add	x2, x2, #0x898
  4358a4:	add	x0, x27, w0, sxtw
  4358a8:	mov	x3, x7
  4358ac:	bl	4019e0 <snprintf@plt>
  4358b0:	ldr	x4, [sp, #136]
  4358b4:	b	4357dc <ferror@plt+0x33a9c>
  4358b8:	adrp	x3, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4358bc:	add	x28, x3, #0x760
  4358c0:	subs	x2, x21, x20
  4358c4:	add	x1, x2, #0x3
  4358c8:	ldr	x0, [x28, #1648]
  4358cc:	csel	x1, x1, x2, mi  // mi = first
  4358d0:	asr	x1, x1, #2
  4358d4:	cbz	x0, 435d94 <ferror@plt+0x34054>
  4358d8:	ldr	w2, [x28, #1660]
  4358dc:	add	w1, w2, w1
  4358e0:	str	w1, [x28, #1656]
  4358e4:	ubfiz	x1, x1, #2, #32
  4358e8:	bl	453a28 <warn@@Base+0x4068>
  4358ec:	str	x0, [x28, #1648]
  4358f0:	cbnz	w26, 4351d8 <ferror@plt+0x33498>
  4358f4:	b	435008 <ferror@plt+0x332c8>
  4358f8:	ldr	x0, [sp, #216]
  4358fc:	cbnz	x0, 435240 <ferror@plt+0x33500>
  435900:	b	435200 <ferror@plt+0x334c0>
  435904:	ldr	w0, [sp, #104]
  435908:	cbnz	w0, 435964 <ferror@plt+0x33c24>
  43590c:	cbz	w24, 435a7c <ferror@plt+0x33d3c>
  435910:	mov	w23, #0x0                   	// #0
  435914:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  435918:	b	43593c <ferror@plt+0x33bfc>
  43591c:	subs	x1, x21, x0
  435920:	sub	w2, w1, #0x1
  435924:	b.ls	435930 <ferror@plt+0x33bf0>  // b.plast
  435928:	cmp	w2, #0x7
  43592c:	b.ls	435958 <ferror@plt+0x33c18>  // b.plast
  435930:	add	w23, w23, #0x1
  435934:	cmp	w24, w23
  435938:	b.ls	435a7c <ferror@plt+0x33d3c>  // b.plast
  43593c:	lsl	w0, w23, #2
  435940:	mov	w1, #0x4                   	// #4
  435944:	add	x2, x0, #0x4
  435948:	add	x0, x20, x0
  43594c:	add	x2, x20, x2
  435950:	cmp	x21, x2
  435954:	b.ls	43591c <ferror@plt+0x33bdc>  // b.plast
  435958:	ldr	x2, [x25, #920]
  43595c:	blr	x2
  435960:	b	435930 <ferror@plt+0x33bf0>
  435964:	adrp	x0, 486000 <warn@@Base+0x36640>
  435968:	add	x0, x0, #0x970
  43596c:	str	x0, [sp, #112]
  435970:	mov	w0, #0xa                   	// #10
  435974:	bl	401cf0 <putchar@plt>
  435978:	adrp	x1, 486000 <warn@@Base+0x36640>
  43597c:	add	x1, x1, #0xa88
  435980:	mov	w2, #0x5                   	// #5
  435984:	mov	x0, #0x0                   	// #0
  435988:	bl	401c70 <dcgettext@plt>
  43598c:	bl	401cc0 <printf@plt>
  435990:	ldr	w0, [sp, #204]
  435994:	cbnz	w0, 435ef0 <ferror@plt+0x341b0>
  435998:	adrp	x1, 486000 <warn@@Base+0x36640>
  43599c:	add	x1, x1, #0x958
  4359a0:	mov	w2, #0x5                   	// #5
  4359a4:	mov	x0, #0x0                   	// #0
  4359a8:	bl	401c70 <dcgettext@plt>
  4359ac:	mov	x1, x0
  4359b0:	ldr	x0, [sp, #112]
  4359b4:	bl	401cc0 <printf@plt>
  4359b8:	cbz	w24, 435e24 <ferror@plt+0x340e4>
  4359bc:	ldr	w0, [sp, #104]
  4359c0:	cbz	w0, 435910 <ferror@plt+0x33bd0>
  4359c4:	adrp	x25, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4359c8:	add	x25, x25, #0x760
  4359cc:	adrp	x23, 486000 <warn@@Base+0x36640>
  4359d0:	adrp	x27, 45b000 <warn@@Base+0xb640>
  4359d4:	add	x25, x25, #0x660
  4359d8:	add	x23, x23, #0x980
  4359dc:	add	x27, x27, #0x3e8
  4359e0:	mov	w28, #0x0                   	// #0
  4359e4:	b	435a24 <ferror@plt+0x33ce4>
  4359e8:	sub	x1, x21, x0
  4359ec:	cmp	x21, x0
  4359f0:	sub	w2, w1, #0x1
  4359f4:	mov	w3, #0x0                   	// #0
  4359f8:	b.hi	435a70 <ferror@plt+0x33d30>  // b.pmore
  4359fc:	mov	x1, #0x10                  	// #16
  435a00:	mov	x2, x27
  435a04:	mov	x0, x25
  435a08:	bl	4019e0 <snprintf@plt>
  435a0c:	mov	x1, x25
  435a10:	add	w28, w28, #0x1
  435a14:	mov	x0, x23
  435a18:	bl	401cc0 <printf@plt>
  435a1c:	cmp	w24, w28
  435a20:	b.ls	435e24 <ferror@plt+0x340e4>  // b.plast
  435a24:	lsl	w0, w28, #2
  435a28:	mov	w1, #0x4                   	// #4
  435a2c:	add	x2, x0, #0x4
  435a30:	add	x0, x20, x0
  435a34:	add	x2, x20, x2
  435a38:	cmp	x21, x2
  435a3c:	b.ls	4359e8 <ferror@plt+0x33ca8>  // b.plast
  435a40:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  435a44:	ldr	x2, [x2, #920]
  435a48:	blr	x2
  435a4c:	sub	w2, w0, #0x1
  435a50:	adrp	x1, 48d000 <warn@@Base+0x3d640>
  435a54:	add	x1, x1, #0x960
  435a58:	add	x1, x1, #0xa10
  435a5c:	mov	w3, w0
  435a60:	cmp	w2, #0x7
  435a64:	b.hi	4359fc <ferror@plt+0x33cbc>  // b.pmore
  435a68:	ldr	x1, [x1, w2, uxtw #3]
  435a6c:	b	435a10 <ferror@plt+0x33cd0>
  435a70:	cmp	w2, #0x7
  435a74:	b.hi	4359fc <ferror@plt+0x33cbc>  // b.pmore
  435a78:	b	435a40 <ferror@plt+0x33d00>
  435a7c:	cbz	w26, 435008 <ferror@plt+0x332c8>
  435a80:	adrp	x0, 486000 <warn@@Base+0x36640>
  435a84:	mov	w23, #0x0                   	// #0
  435a88:	add	x0, x0, #0xa58
  435a8c:	str	x0, [sp, #144]
  435a90:	b	435abc <ferror@plt+0x33d7c>
  435a94:	cmp	x21, x22
  435a98:	b.ls	435aac <ferror@plt+0x33d6c>  // b.plast
  435a9c:	sub	x1, x21, x22
  435aa0:	sub	w0, w1, #0x1
  435aa4:	cmp	w0, #0x7
  435aa8:	b.ls	435ae0 <ferror@plt+0x33da0>  // b.plast
  435aac:	add	w23, w23, #0x1
  435ab0:	cmp	w26, w23
  435ab4:	b.ls	435214 <ferror@plt+0x334d4>  // b.plast
  435ab8:	mov	x22, x25
  435abc:	mov	x0, x19
  435ac0:	add	x19, x19, #0x8
  435ac4:	cmp	x19, x21
  435ac8:	b.ls	435c34 <ferror@plt+0x33ef4>  // b.plast
  435acc:	stp	xzr, xzr, [sp, #208]
  435ad0:	add	x25, x22, #0x4
  435ad4:	cmp	x25, x21
  435ad8:	b.cs	435a94 <ferror@plt+0x33d54>  // b.hs, b.nlast
  435adc:	mov	w1, #0x4                   	// #4
  435ae0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  435ae4:	add	x28, x2, #0x398
  435ae8:	mov	x0, x22
  435aec:	ldr	x2, [x2, #920]
  435af0:	blr	x2
  435af4:	cbz	w0, 435aac <ferror@plt+0x33d6c>
  435af8:	sub	w5, w0, #0x1
  435afc:	ldr	x0, [sp, #192]
  435b00:	mul	w22, w5, w24
  435b04:	lsl	w22, w22, #2
  435b08:	add	x22, x0, x22
  435b0c:	ldr	w0, [sp, #104]
  435b10:	cbnz	w0, 435db0 <ferror@plt+0x34070>
  435b14:	cbz	w24, 435aac <ferror@plt+0x33d6c>
  435b18:	adrp	x1, 486000 <warn@@Base+0x36640>
  435b1c:	add	x1, x1, #0xa50
  435b20:	str	x1, [sp, #136]
  435b24:	mov	w0, #0x88                  	// #136
  435b28:	ldr	x1, [sp, #176]
  435b2c:	mov	w27, #0x0                   	// #0
  435b30:	umaddl	x0, w5, w0, x1
  435b34:	str	x0, [sp, #128]
  435b38:	b	435ba8 <ferror@plt+0x33e68>
  435b3c:	cmp	x21, x0
  435b40:	mov	w6, #0x0                   	// #0
  435b44:	b.ls	435b58 <ferror@plt+0x33e18>  // b.plast
  435b48:	sub	x1, x21, x0
  435b4c:	sub	w7, w1, #0x1
  435b50:	cmp	w7, #0x7
  435b54:	b.ls	435bc4 <ferror@plt+0x33e84>  // b.plast
  435b58:	ldr	w0, [sp, #104]
  435b5c:	cbnz	w0, 435c24 <ferror@plt+0x33ee4>
  435b60:	add	x5, x20, x5
  435b64:	add	x0, x20, x2
  435b68:	cmp	x21, x5
  435b6c:	b.hi	435bdc <ferror@plt+0x33e9c>  // b.pmore
  435b70:	cmp	x21, x0
  435b74:	b.ls	435c44 <ferror@plt+0x33f04>  // b.plast
  435b78:	sub	x2, x21, x0
  435b7c:	mov	w1, #0x0                   	// #0
  435b80:	sub	w5, w2, #0x1
  435b84:	cmp	w5, #0x7
  435b88:	b.ls	435f28 <ferror@plt+0x341e8>  // b.plast
  435b8c:	ldr	x0, [sp, #128]
  435b90:	mov	w6, w6
  435b94:	add	x1, x0, w1, uxtw #3
  435b98:	str	x6, [x1, #72]
  435b9c:	add	w27, w27, #0x1
  435ba0:	cmp	w24, w27
  435ba4:	b.ls	435c4c <ferror@plt+0x33f0c>  // b.plast
  435ba8:	lsl	w2, w27, #2
  435bac:	add	x5, x2, #0x4
  435bb0:	add	x0, x22, x2
  435bb4:	add	x1, x22, x5
  435bb8:	cmp	x21, x1
  435bbc:	b.ls	435b3c <ferror@plt+0x33dfc>  // b.plast
  435bc0:	mov	w1, #0x4                   	// #4
  435bc4:	ldr	x6, [x28]
  435bc8:	stp	x2, x5, [sp, #112]
  435bcc:	blr	x6
  435bd0:	mov	w6, w0
  435bd4:	ldp	x2, x5, [sp, #112]
  435bd8:	b	435b58 <ferror@plt+0x33e18>
  435bdc:	mov	w1, #0x4                   	// #4
  435be0:	ldr	x2, [x28]
  435be4:	str	w6, [sp, #112]
  435be8:	blr	x2
  435bec:	mov	x5, x0
  435bf0:	ldr	w6, [sp, #112]
  435bf4:	cmp	w0, #0x7
  435bf8:	mov	w1, w0
  435bfc:	b.ls	435b8c <ferror@plt+0x33e4c>  // b.plast
  435c00:	ldr	x1, [sp, #144]
  435c04:	mov	w2, #0x5                   	// #5
  435c08:	mov	x0, #0x0                   	// #0
  435c0c:	str	x5, [sp, #112]
  435c10:	bl	401c70 <dcgettext@plt>
  435c14:	ldr	x5, [sp, #112]
  435c18:	mov	w1, w5
  435c1c:	bl	44f9c0 <warn@@Base>
  435c20:	b	435b9c <ferror@plt+0x33e5c>
  435c24:	ldr	x0, [sp, #136]
  435c28:	mov	w1, w6
  435c2c:	bl	401cc0 <printf@plt>
  435c30:	b	435b9c <ferror@plt+0x33e5c>
  435c34:	add	x2, sp, #0xd8
  435c38:	add	x1, sp, #0xd0
  435c3c:	bl	44fe40 <warn@@Base+0x480>
  435c40:	b	435ad0 <ferror@plt+0x33d90>
  435c44:	mov	w1, #0x0                   	// #0
  435c48:	b	435b8c <ferror@plt+0x33e4c>
  435c4c:	ldr	w0, [sp, #104]
  435c50:	cbz	w0, 435aac <ferror@plt+0x33d6c>
  435c54:	mov	w0, #0xa                   	// #10
  435c58:	bl	401cf0 <putchar@plt>
  435c5c:	b	435aac <ferror@plt+0x33d6c>
  435c60:	ldr	w2, [sp, #144]
  435c64:	mov	x0, x25
  435c68:	mov	x1, #0x88                  	// #136
  435c6c:	str	w2, [x23, #1680]
  435c70:	bl	4539d8 <warn@@Base+0x4018>
  435c74:	str	x0, [sp, #176]
  435c78:	str	x0, [x23, #1688]
  435c7c:	b	435524 <ferror@plt+0x337e4>
  435c80:	adrp	x1, 486000 <warn@@Base+0x36640>
  435c84:	add	x1, x1, #0x948
  435c88:	mov	w2, #0x5                   	// #5
  435c8c:	mov	x0, #0x0                   	// #0
  435c90:	bl	401c70 <dcgettext@plt>
  435c94:	bl	401cc0 <printf@plt>
  435c98:	ldr	w0, [sp, #204]
  435c9c:	cbnz	w0, 435e60 <ferror@plt+0x34120>
  435ca0:	adrp	x1, 486000 <warn@@Base+0x36640>
  435ca4:	add	x1, x1, #0x958
  435ca8:	mov	w2, #0x5                   	// #5
  435cac:	mov	x0, #0x0                   	// #0
  435cb0:	bl	401c70 <dcgettext@plt>
  435cb4:	mov	x1, x0
  435cb8:	adrp	x0, 486000 <warn@@Base+0x36640>
  435cbc:	adrp	x23, 486000 <warn@@Base+0x36640>
  435cc0:	add	x0, x0, #0x970
  435cc4:	add	x23, x23, #0x980
  435cc8:	mov	w25, #0x0                   	// #0
  435ccc:	str	x0, [sp, #112]
  435cd0:	bl	401cc0 <printf@plt>
  435cd4:	cbz	w24, 435d80 <ferror@plt+0x34040>
  435cd8:	adrp	x27, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  435cdc:	add	x27, x27, #0x760
  435ce0:	adrp	x28, 45b000 <warn@@Base+0xb640>
  435ce4:	add	x27, x27, #0x660
  435ce8:	add	x28, x28, #0x3e8
  435cec:	b	435d34 <ferror@plt+0x33ff4>
  435cf0:	sub	x1, x21, x0
  435cf4:	cmp	x21, x0
  435cf8:	sub	w2, w1, #0x1
  435cfc:	mov	w3, #0x0                   	// #0
  435d00:	b.ls	435d0c <ferror@plt+0x33fcc>  // b.plast
  435d04:	cmp	w2, #0x7
  435d08:	b.ls	435d50 <ferror@plt+0x34010>  // b.plast
  435d0c:	mov	x1, #0x10                  	// #16
  435d10:	mov	x2, x28
  435d14:	mov	x0, x27
  435d18:	bl	4019e0 <snprintf@plt>
  435d1c:	mov	x1, x27
  435d20:	add	w25, w25, #0x1
  435d24:	mov	x0, x23
  435d28:	bl	401cc0 <printf@plt>
  435d2c:	cmp	w24, w25
  435d30:	b.eq	435d80 <ferror@plt+0x34040>  // b.none
  435d34:	lsl	w0, w25, #2
  435d38:	mov	w1, #0x4                   	// #4
  435d3c:	add	x2, x0, #0x4
  435d40:	add	x0, x20, x0
  435d44:	add	x2, x20, x2
  435d48:	cmp	x21, x2
  435d4c:	b.ls	435cf0 <ferror@plt+0x33fb0>  // b.plast
  435d50:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  435d54:	ldr	x2, [x2, #920]
  435d58:	blr	x2
  435d5c:	sub	w2, w0, #0x1
  435d60:	adrp	x1, 48d000 <warn@@Base+0x3d640>
  435d64:	add	x1, x1, #0x960
  435d68:	add	x1, x1, #0xa10
  435d6c:	mov	w3, w0
  435d70:	cmp	w2, #0x7
  435d74:	b.hi	435d0c <ferror@plt+0x33fcc>  // b.pmore
  435d78:	ldr	x1, [x1, w2, uxtw #3]
  435d7c:	b	435d20 <ferror@plt+0x33fe0>
  435d80:	mov	w0, #0xa                   	// #10
  435d84:	str	xzr, [sp, #176]
  435d88:	bl	401cf0 <putchar@plt>
  435d8c:	cbnz	w26, 435528 <ferror@plt+0x337e8>
  435d90:	b	435970 <ferror@plt+0x33c30>
  435d94:	ubfiz	x0, x1, #2, #32
  435d98:	str	w1, [x28, #1656]
  435d9c:	str	wzr, [x28, #1660]
  435da0:	bl	4539a0 <warn@@Base+0x3fe0>
  435da4:	str	x0, [x28, #1648]
  435da8:	cbnz	w26, 4351d8 <ferror@plt+0x33498>
  435dac:	b	435008 <ferror@plt+0x332c8>
  435db0:	adrp	x1, 486000 <warn@@Base+0x36640>
  435db4:	mov	w2, #0x5                   	// #5
  435db8:	add	x1, x1, #0xa40
  435dbc:	mov	x0, #0x0                   	// #0
  435dc0:	str	w5, [sp, #112]
  435dc4:	bl	401c70 <dcgettext@plt>
  435dc8:	ldp	x3, x7, [sp, #208]
  435dcc:	mov	x4, x0
  435dd0:	ldr	w5, [sp, #112]
  435dd4:	cbnz	x3, 435ea4 <ferror@plt+0x34164>
  435dd8:	add	x27, sp, #0xe0
  435ddc:	mov	x3, x7
  435de0:	mov	x0, x27
  435de4:	adrp	x2, 45d000 <warn@@Base+0xd640>
  435de8:	mov	x1, #0x40                  	// #64
  435dec:	add	x2, x2, #0x4d0
  435df0:	str	w5, [sp, #112]
  435df4:	str	x4, [sp, #120]
  435df8:	bl	4019e0 <snprintf@plt>
  435dfc:	ldr	w5, [sp, #112]
  435e00:	ldr	x4, [sp, #120]
  435e04:	mov	x2, x27
  435e08:	mov	x0, x4
  435e0c:	mov	w1, w23
  435e10:	str	w5, [sp, #112]
  435e14:	bl	401cc0 <printf@plt>
  435e18:	ldr	w5, [sp, #112]
  435e1c:	cbnz	w24, 435b18 <ferror@plt+0x33dd8>
  435e20:	b	435c54 <ferror@plt+0x33f14>
  435e24:	mov	w0, #0xa                   	// #10
  435e28:	bl	401cf0 <putchar@plt>
  435e2c:	cbnz	w26, 435a80 <ferror@plt+0x33d40>
  435e30:	b	435220 <ferror@plt+0x334e0>
  435e34:	adrp	x1, 486000 <warn@@Base+0x36640>
  435e38:	add	x1, x1, #0x838
  435e3c:	mov	w2, #0x5                   	// #5
  435e40:	mov	x0, #0x0                   	// #0
  435e44:	bl	401c70 <dcgettext@plt>
  435e48:	bl	44f9c0 <warn@@Base>
  435e4c:	mov	w0, #0x0                   	// #0
  435e50:	ldp	x21, x22, [sp, #32]
  435e54:	ldp	x25, x26, [sp, #64]
  435e58:	ldp	x27, x28, [sp, #80]
  435e5c:	b	435170 <ferror@plt+0x33430>
  435e60:	adrp	x1, 486000 <warn@@Base+0x36640>
  435e64:	add	x1, x1, #0x968
  435e68:	mov	w2, #0x5                   	// #5
  435e6c:	mov	x0, #0x0                   	// #0
  435e70:	bl	401c70 <dcgettext@plt>
  435e74:	mov	x1, x0
  435e78:	b	435cb8 <ferror@plt+0x33f78>
  435e7c:	mov	w2, #0x5                   	// #5
  435e80:	adrp	x1, 486000 <warn@@Base+0x36640>
  435e84:	mov	x0, #0x0                   	// #0
  435e88:	add	x1, x1, #0x988
  435e8c:	str	x3, [sp, #104]
  435e90:	bl	401c70 <dcgettext@plt>
  435e94:	ldr	x3, [sp, #104]
  435e98:	ldr	w2, [sp, #144]
  435e9c:	mov	w1, w3
  435ea0:	b	435858 <ferror@plt+0x33b18>
  435ea4:	add	x27, sp, #0xe0
  435ea8:	mov	x1, #0x40                  	// #64
  435eac:	mov	x0, x27
  435eb0:	adrp	x2, 45d000 <warn@@Base+0xd640>
  435eb4:	add	x2, x2, #0x4d0
  435eb8:	str	w5, [sp, #112]
  435ebc:	stp	x4, x7, [sp, #120]
  435ec0:	bl	4019e0 <snprintf@plt>
  435ec4:	mov	w1, #0x40                  	// #64
  435ec8:	ldr	x7, [sp, #128]
  435ecc:	sub	w1, w1, w0
  435ed0:	adrp	x2, 486000 <warn@@Base+0x36640>
  435ed4:	add	x0, x27, w0, sxtw
  435ed8:	add	x2, x2, #0x898
  435edc:	mov	x3, x7
  435ee0:	bl	4019e0 <snprintf@plt>
  435ee4:	ldr	w5, [sp, #112]
  435ee8:	ldr	x4, [sp, #120]
  435eec:	b	435e04 <ferror@plt+0x340c4>
  435ef0:	adrp	x1, 486000 <warn@@Base+0x36640>
  435ef4:	add	x1, x1, #0x968
  435ef8:	mov	w2, #0x5                   	// #5
  435efc:	mov	x0, #0x0                   	// #0
  435f00:	bl	401c70 <dcgettext@plt>
  435f04:	mov	x1, x0
  435f08:	b	4359b0 <ferror@plt+0x33c70>
  435f0c:	mov	w2, #0x5                   	// #5
  435f10:	adrp	x1, 486000 <warn@@Base+0x36640>
  435f14:	mov	x0, #0x0                   	// #0
  435f18:	add	x1, x1, #0x9c8
  435f1c:	bl	401c70 <dcgettext@plt>
  435f20:	mov	x1, x23
  435f24:	b	435344 <ferror@plt+0x33604>
  435f28:	mov	w1, w2
  435f2c:	b	435be0 <ferror@plt+0x33ea0>
  435f30:	mov	w1, w20
  435f34:	b	434fac <ferror@plt+0x3326c>
  435f38:	mov	w1, w2
  435f3c:	b	435718 <ferror@plt+0x339d8>
  435f40:	mov	w1, #0x1                   	// #1
  435f44:	b	434e78 <ferror@plt+0x33138>
  435f48:	stp	x29, x30, [sp, #-80]!
  435f4c:	mov	x29, sp
  435f50:	stp	x19, x20, [sp, #16]
  435f54:	mul	x19, x0, x2
  435f58:	cbz	w3, 436010 <ferror@plt+0x342d0>
  435f5c:	adrp	x4, 4ab000 <warn@@Base+0x5b640>
  435f60:	add	x4, x4, #0x198
  435f64:	ldr	x0, [x4, #4064]
  435f68:	cbz	x0, 436048 <ferror@plt+0x34308>
  435f6c:	mov	x5, #0x24                  	// #36
  435f70:	mov	w20, #0x22                  	// #34
  435f74:	cbz	x1, 435f80 <ferror@plt+0x34240>
  435f78:	ldr	x1, [x1, #56]
  435f7c:	add	x19, x19, x1
  435f80:	lsl	x1, x5, #3
  435f84:	sub	x1, x1, x5
  435f88:	add	x1, x4, x1, lsl #4
  435f8c:	ldr	x1, [x1, #48]
  435f90:	cmp	x1, x19
  435f94:	b.ls	436064 <ferror@plt+0x34324>  // b.plast
  435f98:	mov	w1, w20
  435f9c:	lsl	x20, x1, #3
  435fa0:	sub	x20, x20, x1
  435fa4:	add	x20, x4, x20, lsl #4
  435fa8:	ldr	x1, [x20, #32]
  435fac:	cbz	x1, 436110 <ferror@plt+0x343d0>
  435fb0:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  435fb4:	mov	w1, w2
  435fb8:	str	x21, [sp, #32]
  435fbc:	add	x0, x0, x19
  435fc0:	ldr	x2, [x3, #920]
  435fc4:	blr	x2
  435fc8:	ldp	x2, x1, [x20, #40]
  435fcc:	sub	x21, x0, x2
  435fd0:	cmp	x1, x21
  435fd4:	b.ls	436130 <ferror@plt+0x343f0>  // b.plast
  435fd8:	ldr	x19, [x20, #32]
  435fdc:	add	x2, x2, x1
  435fe0:	sub	x20, x2, x0
  435fe4:	add	x19, x19, x21
  435fe8:	mov	x1, x20
  435fec:	mov	x0, x19
  435ff0:	bl	401940 <strnlen@plt>
  435ff4:	cmp	x20, x0
  435ff8:	b.eq	4361d8 <ferror@plt+0x34498>  // b.none
  435ffc:	ldr	x21, [sp, #32]
  436000:	mov	x0, x19
  436004:	ldp	x19, x20, [sp, #16]
  436008:	ldp	x29, x30, [sp], #80
  43600c:	ret
  436010:	adrp	x4, 4ab000 <warn@@Base+0x5b640>
  436014:	add	x4, x4, #0x198
  436018:	ldr	x0, [x4, #3952]
  43601c:	cbz	x0, 43602c <ferror@plt+0x342ec>
  436020:	mov	x5, #0x23                  	// #35
  436024:	mov	w20, #0xa                   	// #10
  436028:	b	435f74 <ferror@plt+0x34234>
  43602c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436030:	mov	w2, #0x5                   	// #5
  436034:	add	x1, x1, #0xae0
  436038:	mov	x0, #0x0                   	// #0
  43603c:	bl	401c70 <dcgettext@plt>
  436040:	mov	x19, x0
  436044:	b	436000 <ferror@plt+0x342c0>
  436048:	adrp	x1, 486000 <warn@@Base+0x36640>
  43604c:	mov	w2, #0x5                   	// #5
  436050:	add	x1, x1, #0xab8
  436054:	mov	x0, #0x0                   	// #0
  436058:	bl	401c70 <dcgettext@plt>
  43605c:	mov	x19, x0
  436060:	b	436000 <ferror@plt+0x342c0>
  436064:	mov	w2, #0x5                   	// #5
  436068:	adrp	x1, 486000 <warn@@Base+0x36640>
  43606c:	mov	x0, #0x0                   	// #0
  436070:	add	x1, x1, #0xb00
  436074:	str	x21, [sp, #32]
  436078:	bl	401c70 <dcgettext@plt>
  43607c:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  436080:	add	x4, x4, #0x760
  436084:	add	x20, x4, #0x180
  436088:	mov	x21, x0
  43608c:	adrp	x3, 458000 <warn@@Base+0x8640>
  436090:	add	x0, sp, #0x30
  436094:	ldr	w1, [x4, #376]
  436098:	add	x3, x3, #0xc88
  43609c:	adrp	x2, 490000 <warn@@Base+0x40640>
  4360a0:	add	x2, x2, #0xb30
  4360a4:	add	w5, w1, #0x1
  4360a8:	and	w5, w5, #0xf
  4360ac:	sbfiz	x1, x1, #6, #32
  4360b0:	add	x20, x20, x1
  4360b4:	adrp	x1, 454000 <warn@@Base+0x4640>
  4360b8:	add	x1, x1, #0x870
  4360bc:	str	w5, [x4, #376]
  4360c0:	bl	401980 <sprintf@plt>
  4360c4:	mov	x3, x19
  4360c8:	add	x2, sp, #0x30
  4360cc:	mov	x0, x20
  4360d0:	mov	x1, #0x40                  	// #64
  4360d4:	bl	4019e0 <snprintf@plt>
  4360d8:	mov	x1, x20
  4360dc:	mov	x0, x21
  4360e0:	bl	44f9c0 <warn@@Base>
  4360e4:	mov	w2, #0x5                   	// #5
  4360e8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4360ec:	mov	x0, #0x0                   	// #0
  4360f0:	add	x1, x1, #0xb30
  4360f4:	bl	401c70 <dcgettext@plt>
  4360f8:	mov	x19, x0
  4360fc:	mov	x0, x19
  436100:	ldp	x19, x20, [sp, #16]
  436104:	ldr	x21, [sp, #32]
  436108:	ldp	x29, x30, [sp], #80
  43610c:	ret
  436110:	cbz	w3, 4361f8 <ferror@plt+0x344b8>
  436114:	adrp	x1, 486000 <warn@@Base+0x36640>
  436118:	mov	w2, #0x5                   	// #5
  43611c:	add	x1, x1, #0xb50
  436120:	mov	x0, #0x0                   	// #0
  436124:	bl	401c70 <dcgettext@plt>
  436128:	mov	x19, x0
  43612c:	b	436000 <ferror@plt+0x342c0>
  436130:	mov	w2, #0x5                   	// #5
  436134:	adrp	x1, 486000 <warn@@Base+0x36640>
  436138:	mov	x0, #0x0                   	// #0
  43613c:	add	x1, x1, #0xb70
  436140:	bl	401c70 <dcgettext@plt>
  436144:	mov	x20, x0
  436148:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43614c:	add	x4, x4, #0x760
  436150:	add	x19, x4, #0x180
  436154:	add	x0, sp, #0x30
  436158:	adrp	x3, 458000 <warn@@Base+0x8640>
  43615c:	adrp	x2, 490000 <warn@@Base+0x40640>
  436160:	ldr	w1, [x4, #376]
  436164:	add	x3, x3, #0xc88
  436168:	add	x2, x2, #0xb30
  43616c:	add	w5, w1, #0x1
  436170:	and	w5, w5, #0xf
  436174:	sbfiz	x1, x1, #6, #32
  436178:	add	x19, x19, x1
  43617c:	adrp	x1, 454000 <warn@@Base+0x4640>
  436180:	add	x1, x1, #0x870
  436184:	str	w5, [x4, #376]
  436188:	bl	401980 <sprintf@plt>
  43618c:	mov	x3, x21
  436190:	add	x2, sp, #0x30
  436194:	mov	x0, x19
  436198:	mov	x1, #0x40                  	// #64
  43619c:	bl	4019e0 <snprintf@plt>
  4361a0:	mov	x1, x19
  4361a4:	mov	x0, x20
  4361a8:	bl	44f9c0 <warn@@Base>
  4361ac:	mov	w2, #0x5                   	// #5
  4361b0:	adrp	x1, 486000 <warn@@Base+0x36640>
  4361b4:	mov	x0, #0x0                   	// #0
  4361b8:	add	x1, x1, #0xba8
  4361bc:	bl	401c70 <dcgettext@plt>
  4361c0:	mov	x19, x0
  4361c4:	mov	x0, x19
  4361c8:	ldp	x19, x20, [sp, #16]
  4361cc:	ldr	x21, [sp, #32]
  4361d0:	ldp	x29, x30, [sp], #80
  4361d4:	ret
  4361d8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4361dc:	mov	w2, #0x5                   	// #5
  4361e0:	add	x1, x1, #0xbd0
  4361e4:	mov	x0, #0x0                   	// #0
  4361e8:	bl	401c70 <dcgettext@plt>
  4361ec:	mov	x19, x0
  4361f0:	ldr	x21, [sp, #32]
  4361f4:	b	436000 <ferror@plt+0x342c0>
  4361f8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4361fc:	mov	w2, #0x5                   	// #5
  436200:	add	x1, x1, #0x2b8
  436204:	mov	x0, #0x0                   	// #0
  436208:	bl	401c70 <dcgettext@plt>
  43620c:	mov	x19, x0
  436210:	b	436000 <ferror@plt+0x342c0>
  436214:	nop
  436218:	stp	x29, x30, [sp, #-192]!
  43621c:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  436220:	mov	x29, sp
  436224:	stp	x19, x20, [sp, #16]
  436228:	mov	x19, x0
  43622c:	ldr	w0, [x1, #852]
  436230:	ldr	x20, [x19, #32]
  436234:	cbz	w0, 436294 <ferror@plt+0x34554>
  436238:	ldr	x0, [x19, #24]
  43623c:	cbz	x0, 436294 <ferror@plt+0x34554>
  436240:	mov	w2, #0x5                   	// #5
  436244:	adrp	x1, 485000 <warn@@Base+0x35640>
  436248:	mov	x0, #0x0                   	// #0
  43624c:	add	x1, x1, #0xfc0
  436250:	bl	401c70 <dcgettext@plt>
  436254:	ldp	x1, x2, [x19, #16]
  436258:	bl	401cc0 <printf@plt>
  43625c:	ldr	x0, [x19, #48]
  436260:	cmp	x0, #0x17
  436264:	b.hi	4362bc <ferror@plt+0x3457c>  // b.pmore
  436268:	mov	w2, #0x5                   	// #5
  43626c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436270:	mov	x0, #0x0                   	// #0
  436274:	add	x1, x1, #0xbf0
  436278:	bl	401c70 <dcgettext@plt>
  43627c:	ldr	x1, [x19, #16]
  436280:	bl	44f9c0 <warn@@Base>
  436284:	mov	w0, #0x0                   	// #0
  436288:	ldp	x19, x20, [sp, #16]
  43628c:	ldp	x29, x30, [sp], #192
  436290:	ret
  436294:	mov	w2, #0x5                   	// #5
  436298:	adrp	x1, 485000 <warn@@Base+0x35640>
  43629c:	mov	x0, #0x0                   	// #0
  4362a0:	add	x1, x1, #0xff0
  4362a4:	bl	401c70 <dcgettext@plt>
  4362a8:	ldr	x1, [x19, #16]
  4362ac:	bl	401cc0 <printf@plt>
  4362b0:	ldr	x0, [x19, #48]
  4362b4:	cmp	x0, #0x17
  4362b8:	b.ls	436268 <ferror@plt+0x34528>  // b.plast
  4362bc:	mov	w1, #0x4                   	// #4
  4362c0:	mov	x0, x20
  4362c4:	stp	x21, x22, [sp, #32]
  4362c8:	bl	44fc00 <warn@@Base+0x240>
  4362cc:	mov	w2, #0x5                   	// #5
  4362d0:	mov	x21, x0
  4362d4:	and	x22, x0, #0xffffffff
  4362d8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4362dc:	mov	x0, #0x0                   	// #0
  4362e0:	add	x1, x1, #0xc18
  4362e4:	bl	401c70 <dcgettext@plt>
  4362e8:	mov	x1, x22
  4362ec:	bl	401cc0 <printf@plt>
  4362f0:	sub	w0, w21, #0x3
  4362f4:	cmp	w0, #0x5
  4362f8:	b.hi	4369d8 <ferror@plt+0x34c98>  // b.pmore
  4362fc:	stp	x23, x24, [sp, #48]
  436300:	cmp	w21, #0x3
  436304:	stp	x25, x26, [sp, #64]
  436308:	stp	x27, x28, [sp, #80]
  43630c:	b.eq	436974 <ferror@plt+0x34c34>  // b.none
  436310:	cmp	w21, #0x4
  436314:	b.eq	43698c <ferror@plt+0x34c4c>  // b.none
  436318:	cmp	w21, #0x5
  43631c:	b.eq	4369a4 <ferror@plt+0x34c64>  // b.none
  436320:	cmp	w21, #0x6
  436324:	b.eq	4369bc <ferror@plt+0x34c7c>  // b.none
  436328:	mov	w1, #0x4                   	// #4
  43632c:	add	x0, x20, #0x4
  436330:	bl	44fc00 <warn@@Base+0x240>
  436334:	mov	x27, x0
  436338:	mov	w1, #0x4                   	// #4
  43633c:	add	x0, x20, #0x8
  436340:	bl	44fc00 <warn@@Base+0x240>
  436344:	mov	x24, x0
  436348:	mov	w1, #0x4                   	// #4
  43634c:	add	x0, x20, #0xc
  436350:	bl	44fc00 <warn@@Base+0x240>
  436354:	mov	x23, x0
  436358:	mov	w1, #0x4                   	// #4
  43635c:	add	x0, x20, #0x10
  436360:	bl	44fc00 <warn@@Base+0x240>
  436364:	mov	x21, x0
  436368:	mov	w1, #0x4                   	// #4
  43636c:	add	x0, x20, #0x14
  436370:	bl	44fc00 <warn@@Base+0x240>
  436374:	and	x26, x27, #0xffffffff
  436378:	ldr	x1, [x19, #48]
  43637c:	mov	x22, x0
  436380:	cmp	x1, w27, uxtw
  436384:	b.cc	436938 <ferror@plt+0x34bf8>  // b.lo, b.ul, b.last
  436388:	cmp	x1, w24, uxtw
  43638c:	and	x28, x24, #0xffffffff
  436390:	b.cc	436938 <ferror@plt+0x34bf8>  // b.lo, b.ul, b.last
  436394:	cmp	x1, w23, uxtw
  436398:	and	x25, x23, #0xffffffff
  43639c:	b.cc	436938 <ferror@plt+0x34bf8>  // b.lo, b.ul, b.last
  4363a0:	and	x0, x21, #0xffffffff
  4363a4:	str	x0, [sp, #144]
  4363a8:	cmp	x1, w21, uxtw
  4363ac:	b.cc	436938 <ferror@plt+0x34bf8>  // b.lo, b.ul, b.last
  4363b0:	and	x0, x22, #0xffffffff
  4363b4:	str	x0, [sp, #176]
  4363b8:	cmp	x1, w22, uxtw
  4363bc:	b.cc	436938 <ferror@plt+0x34bf8>  // b.lo, b.ul, b.last
  4363c0:	cmp	w27, w24
  4363c4:	b.hi	436a64 <ferror@plt+0x34d24>  // b.pmore
  4363c8:	cmp	w24, w23
  4363cc:	b.hi	436a88 <ferror@plt+0x34d48>  // b.pmore
  4363d0:	cmp	w23, w21
  4363d4:	b.hi	436a08 <ferror@plt+0x34cc8>  // b.pmore
  4363d8:	sub	w0, w21, w23
  4363dc:	str	w0, [sp, #136]
  4363e0:	str	w22, [sp, #184]
  4363e4:	cmp	w21, w22
  4363e8:	b.hi	436ac8 <ferror@plt+0x34d88>  // b.pmore
  4363ec:	ldr	x0, [x19, #32]
  4363f0:	sub	w2, w21, w23
  4363f4:	add	x25, x20, x25
  4363f8:	add	x2, x25, w2, uxtw
  4363fc:	add	x1, x0, x1
  436400:	cmp	x2, x1
  436404:	b.hi	436aac <ferror@plt+0x34d6c>  // b.pmore
  436408:	sub	w0, w24, w27
  43640c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436410:	mov	w3, w0
  436414:	add	x1, x1, #0xe68
  436418:	str	w3, [sp, #188]
  43641c:	mov	w2, #0x5                   	// #5
  436420:	lsr	w3, w3, #3
  436424:	mov	x0, #0x0                   	// #0
  436428:	mov	w27, w3
  43642c:	str	w3, [sp, #120]
  436430:	bl	401c70 <dcgettext@plt>
  436434:	bl	401cc0 <printf@plt>
  436438:	cbz	w27, 4364c0 <ferror@plt+0x34780>
  43643c:	adrp	x27, 486000 <warn@@Base+0x36640>
  436440:	add	x26, x20, x26
  436444:	add	x0, x27, #0xe88
  436448:	mov	w27, #0x0                   	// #0
  43644c:	str	x0, [sp, #128]
  436450:	lsl	w2, w27, #3
  436454:	mov	w1, #0x8                   	// #8
  436458:	add	x0, x26, x2
  43645c:	str	x2, [sp, #104]
  436460:	bl	44fc00 <warn@@Base+0x240>
  436464:	mov	x5, x0
  436468:	ldr	x2, [sp, #104]
  43646c:	mov	w1, #0x8                   	// #8
  436470:	str	x5, [sp, #112]
  436474:	add	x0, x2, #0x8
  436478:	add	x0, x26, x0
  43647c:	bl	44fc00 <warn@@Base+0x240>
  436480:	ldr	x1, [sp, #128]
  436484:	mov	x3, x0
  436488:	mov	w2, #0x5                   	// #5
  43648c:	mov	x0, #0x0                   	// #0
  436490:	str	x3, [sp, #104]
  436494:	bl	401c70 <dcgettext@plt>
  436498:	ldp	x3, x5, [sp, #104]
  43649c:	lsr	w1, w27, #1
  4364a0:	add	w27, w27, #0x2
  4364a4:	add	x3, x5, x3
  4364a8:	mov	x2, x5
  4364ac:	sub	x3, x3, #0x1
  4364b0:	bl	401cc0 <printf@plt>
  4364b4:	ldr	w0, [sp, #120]
  4364b8:	cmp	w0, w27
  4364bc:	b.hi	436450 <ferror@plt+0x34710>  // b.pmore
  4364c0:	sub	w23, w23, w24
  4364c4:	adrp	x1, 486000 <warn@@Base+0x36640>
  4364c8:	add	x1, x1, #0xe78
  4364cc:	mov	w2, #0x5                   	// #5
  4364d0:	lsr	w3, w23, #3
  4364d4:	mov	x0, #0x0                   	// #0
  4364d8:	mov	w23, w3
  4364dc:	str	w3, [sp, #152]
  4364e0:	bl	401c70 <dcgettext@plt>
  4364e4:	bl	401cc0 <printf@plt>
  4364e8:	cbz	w23, 436608 <ferror@plt+0x348c8>
  4364ec:	add	x0, x20, x28
  4364f0:	adrp	x23, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4364f4:	add	x23, x23, #0x760
  4364f8:	adrp	x28, 486000 <warn@@Base+0x36640>
  4364fc:	adrp	x27, 486000 <warn@@Base+0x36640>
  436500:	adrp	x26, 487000 <warn@@Base+0x37640>
  436504:	add	x27, x27, #0x270
  436508:	add	x26, x26, #0x6f8
  43650c:	str	x0, [sp, #104]
  436510:	add	x0, x23, #0x180
  436514:	str	x0, [sp, #160]
  436518:	add	x0, x28, #0xeb8
  43651c:	mov	w28, #0x0                   	// #0
  436520:	str	x0, [sp, #168]
  436524:	nop
  436528:	ldr	x0, [sp, #104]
  43652c:	lsl	w24, w28, #3
  436530:	mov	w1, #0x8                   	// #8
  436534:	add	x0, x0, x24
  436538:	bl	44fc00 <warn@@Base+0x240>
  43653c:	mov	x7, x0
  436540:	add	x1, x24, #0x8
  436544:	ldr	x0, [sp, #104]
  436548:	str	x7, [sp, #128]
  43654c:	add	x0, x0, x1
  436550:	mov	w1, #0x8                   	// #8
  436554:	bl	44fc00 <warn@@Base+0x240>
  436558:	mov	x3, x0
  43655c:	add	x4, x24, #0x10
  436560:	mov	w1, #0x8                   	// #8
  436564:	ldr	x0, [sp, #104]
  436568:	str	x3, [sp, #120]
  43656c:	add	x0, x0, x4
  436570:	bl	44fc00 <warn@@Base+0x240>
  436574:	ldr	x1, [sp, #168]
  436578:	mov	x6, x0
  43657c:	mov	w2, #0x5                   	// #5
  436580:	mov	x0, #0x0                   	// #0
  436584:	str	x6, [sp, #112]
  436588:	bl	401c70 <dcgettext@plt>
  43658c:	mov	w1, #0xaaab                	// #43691
  436590:	ldp	x3, x7, [sp, #120]
  436594:	movk	w1, #0xaaaa, lsl #16
  436598:	umull	x1, w28, w1
  43659c:	add	w28, w28, #0x3
  4365a0:	mov	x2, x7
  4365a4:	lsr	x1, x1, #33
  4365a8:	bl	401cc0 <printf@plt>
  4365ac:	ldr	w4, [x23, #376]
  4365b0:	mov	x2, x27
  4365b4:	ldr	x5, [sp, #160]
  4365b8:	add	w0, w4, #0x1
  4365bc:	sbfiz	x4, x4, #6, #32
  4365c0:	and	w0, w0, #0xf
  4365c4:	ldr	x6, [sp, #112]
  4365c8:	add	x4, x5, x4
  4365cc:	mov	x1, #0x40                  	// #64
  4365d0:	str	x4, [sp, #112]
  4365d4:	mov	x3, x6
  4365d8:	str	w0, [x23, #376]
  4365dc:	mov	x0, x4
  4365e0:	bl	4019e0 <snprintf@plt>
  4365e4:	ldr	x4, [sp, #112]
  4365e8:	mov	x0, x26
  4365ec:	mov	x1, x4
  4365f0:	bl	401cc0 <printf@plt>
  4365f4:	mov	w0, #0xa                   	// #10
  4365f8:	bl	401cf0 <putchar@plt>
  4365fc:	ldr	w0, [sp, #152]
  436600:	cmp	w0, w28
  436604:	b.hi	436528 <ferror@plt+0x347e8>  // b.pmore
  436608:	adrp	x1, 486000 <warn@@Base+0x36640>
  43660c:	add	x1, x1, #0xea0
  436610:	mov	w2, #0x5                   	// #5
  436614:	mov	x0, #0x0                   	// #0
  436618:	bl	401c70 <dcgettext@plt>
  43661c:	bl	401cc0 <printf@plt>
  436620:	ldr	w0, [sp, #136]
  436624:	cbz	w0, 43676c <ferror@plt+0x34a2c>
  436628:	adrp	x23, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43662c:	add	x23, x23, #0x760
  436630:	add	x0, x23, #0x180
  436634:	str	x0, [sp, #128]
  436638:	ldr	w0, [sp, #136]
  43663c:	adrp	x28, 486000 <warn@@Base+0x36640>
  436640:	adrp	x27, 486000 <warn@@Base+0x36640>
  436644:	adrp	x26, 487000 <warn@@Base+0x37640>
  436648:	sub	w0, w0, #0x14
  43664c:	add	x27, x27, #0x270
  436650:	add	x26, x26, #0x6f8
  436654:	str	w0, [sp, #160]
  436658:	add	x0, x28, #0xee0
  43665c:	mov	w28, #0x0                   	// #0
  436660:	str	x0, [sp, #152]
  436664:	b	436674 <ferror@plt+0x34934>
  436668:	ldr	w0, [sp, #160]
  43666c:	cmp	w28, w0
  436670:	b.hi	43676c <ferror@plt+0x34a2c>  // b.pmore
  436674:	mov	w24, w28
  436678:	mov	w1, #0x8                   	// #8
  43667c:	add	x0, x25, x24
  436680:	bl	44fc00 <warn@@Base+0x240>
  436684:	mov	x3, x0
  436688:	add	x1, x24, #0x8
  43668c:	add	x0, x25, x1
  436690:	mov	w1, #0x8                   	// #8
  436694:	str	x3, [sp, #104]
  436698:	add	w28, w28, #0x14
  43669c:	bl	44fc00 <warn@@Base+0x240>
  4366a0:	mov	x7, x0
  4366a4:	add	x2, x24, #0x10
  4366a8:	mov	w1, #0x4                   	// #4
  4366ac:	add	x0, x25, x2
  4366b0:	str	x7, [sp, #120]
  4366b4:	bl	44fc00 <warn@@Base+0x240>
  4366b8:	mov	x6, x0
  4366bc:	ldr	w4, [x23, #376]
  4366c0:	mov	x2, x27
  4366c4:	ldr	x24, [sp, #128]
  4366c8:	add	w1, w4, #0x1
  4366cc:	sbfiz	x4, x4, #6, #32
  4366d0:	and	w0, w1, #0xf
  4366d4:	ldr	x3, [sp, #104]
  4366d8:	add	x4, x24, x4
  4366dc:	mov	x1, #0x40                  	// #64
  4366e0:	stp	x4, x6, [sp, #104]
  4366e4:	str	w0, [x23, #376]
  4366e8:	mov	x0, x4
  4366ec:	bl	4019e0 <snprintf@plt>
  4366f0:	ldr	x4, [sp, #104]
  4366f4:	mov	x0, x26
  4366f8:	mov	x1, x4
  4366fc:	bl	401cc0 <printf@plt>
  436700:	ldr	w4, [x23, #376]
  436704:	mov	x2, x27
  436708:	ldr	x7, [sp, #120]
  43670c:	add	w0, w4, #0x1
  436710:	sbfiz	x4, x4, #6, #32
  436714:	and	w0, w0, #0xf
  436718:	add	x4, x24, x4
  43671c:	mov	x3, x7
  436720:	mov	x1, #0x40                  	// #64
  436724:	str	x4, [sp, #104]
  436728:	str	w0, [x23, #376]
  43672c:	mov	x0, x4
  436730:	bl	4019e0 <snprintf@plt>
  436734:	ldr	x4, [sp, #104]
  436738:	mov	x0, x26
  43673c:	mov	x1, x4
  436740:	bl	401cc0 <printf@plt>
  436744:	ldr	x1, [sp, #152]
  436748:	mov	w2, #0x5                   	// #5
  43674c:	mov	x0, #0x0                   	// #0
  436750:	bl	401c70 <dcgettext@plt>
  436754:	ldr	x6, [sp, #112]
  436758:	mov	w1, w6
  43675c:	bl	401cc0 <printf@plt>
  436760:	ldr	w0, [sp, #136]
  436764:	cmp	w0, w28
  436768:	b.hi	436668 <ferror@plt+0x34928>  // b.pmore
  43676c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436770:	add	x1, x1, #0xed0
  436774:	sub	w21, w22, w21
  436778:	mov	w2, #0x5                   	// #5
  43677c:	mov	x0, #0x0                   	// #0
  436780:	lsr	w24, w21, #3
  436784:	bl	401c70 <dcgettext@plt>
  436788:	bl	401cc0 <printf@plt>
  43678c:	cbz	w24, 436a2c <ferror@plt+0x34cec>
  436790:	ldr	x1, [sp, #176]
  436794:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  436798:	add	x0, x0, #0x960
  43679c:	mov	w21, #0x0                   	// #0
  4367a0:	add	x22, x20, x1
  4367a4:	ldr	w1, [sp, #188]
  4367a8:	add	x0, x0, #0xa50
  4367ac:	str	x0, [sp, #128]
  4367b0:	lsr	w1, w1, #4
  4367b4:	str	w1, [sp, #120]
  4367b8:	ldr	x1, [sp, #144]
  4367bc:	add	x20, x20, x1
  4367c0:	b	436848 <ferror@plt+0x34b08>
  4367c4:	mov	w1, #0x4                   	// #4
  4367c8:	bl	44fc00 <warn@@Base+0x240>
  4367cc:	mov	x23, x0
  4367d0:	add	x25, x25, #0x4
  4367d4:	mov	w27, w0
  4367d8:	lsl	w0, w0, #2
  4367dc:	lsl	w1, w23, #2
  4367e0:	add	x0, x0, x25
  4367e4:	cmp	w1, w23
  4367e8:	add	x0, x22, x0
  4367ec:	b.cc	436808 <ferror@plt+0x34ac8>  // b.lo, b.ul, b.last
  4367f0:	ldr	x1, [x19, #32]
  4367f4:	ldr	x2, [x19, #48]
  4367f8:	add	x1, x1, x2
  4367fc:	cmp	x1, x0
  436800:	ccmp	x22, x0, #0x2, hi  // hi = pmore
  436804:	b.ls	436aec <ferror@plt+0x34dac>  // b.plast
  436808:	mov	w1, w23
  43680c:	adrp	x0, 486000 <warn@@Base+0x36640>
  436810:	add	x0, x0, #0xfc0
  436814:	bl	401cc0 <printf@plt>
  436818:	mov	w2, #0x5                   	// #5
  43681c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436820:	mov	x0, #0x0                   	// #0
  436824:	add	x1, x1, #0xfe0
  436828:	bl	401c70 <dcgettext@plt>
  43682c:	mov	w2, w21
  436830:	mov	w1, w23
  436834:	bl	44f9c0 <warn@@Base>
  436838:	add	w21, w21, #0x1
  43683c:	add	x20, x20, #0x8
  436840:	cmp	w24, w21
  436844:	b.eq	436a2c <ferror@plt+0x34cec>  // b.none
  436848:	mov	w1, #0x4                   	// #4
  43684c:	mov	x0, x20
  436850:	bl	44fc00 <warn@@Base+0x240>
  436854:	mov	x23, x0
  436858:	mov	w1, #0x4                   	// #4
  43685c:	add	x0, x20, #0x4
  436860:	bl	44fc00 <warn@@Base+0x240>
  436864:	mov	x26, x0
  436868:	orr	w0, w0, w23
  43686c:	cbz	w0, 436838 <ferror@plt+0x34af8>
  436870:	add	x3, x22, w23, uxtw
  436874:	cmp	x22, x3
  436878:	b.hi	436890 <ferror@plt+0x34b50>  // b.pmore
  43687c:	ldr	x0, [x19, #32]
  436880:	ldr	x1, [x19, #48]
  436884:	add	x0, x0, x1
  436888:	cmp	x3, x0
  43688c:	b.cc	436a44 <ferror@plt+0x34d04>  // b.lo, b.ul, b.last
  436890:	mov	w2, #0x5                   	// #5
  436894:	adrp	x1, 486000 <warn@@Base+0x36640>
  436898:	mov	x0, #0x0                   	// #0
  43689c:	add	x1, x1, #0xee8
  4368a0:	bl	401c70 <dcgettext@plt>
  4368a4:	mov	w2, w23
  4368a8:	mov	w1, w21
  4368ac:	bl	401cc0 <printf@plt>
  4368b0:	mov	w2, #0x5                   	// #5
  4368b4:	adrp	x1, 486000 <warn@@Base+0x36640>
  4368b8:	mov	x0, #0x0                   	// #0
  4368bc:	add	x1, x1, #0xf08
  4368c0:	bl	401c70 <dcgettext@plt>
  4368c4:	mov	w2, w21
  4368c8:	mov	w1, w23
  4368cc:	bl	44f9c0 <warn@@Base>
  4368d0:	add	x0, x22, w26, uxtw
  4368d4:	and	x25, x26, #0xffffffff
  4368d8:	cmp	x22, x0
  4368dc:	b.hi	4368f8 <ferror@plt+0x34bb8>  // b.pmore
  4368e0:	ldr	x2, [x19, #48]
  4368e4:	ldr	x1, [x19, #32]
  4368e8:	sub	x2, x2, #0x3
  4368ec:	add	x1, x1, x2
  4368f0:	cmp	x0, x1
  4368f4:	b.cc	4367c4 <ferror@plt+0x34a84>  // b.lo, b.ul, b.last
  4368f8:	mov	w2, #0x5                   	// #5
  4368fc:	adrp	x0, 486000 <warn@@Base+0x36640>
  436900:	add	x1, x0, #0xf58
  436904:	mov	x0, #0x0                   	// #0
  436908:	bl	401c70 <dcgettext@plt>
  43690c:	mov	w1, w26
  436910:	bl	401cc0 <printf@plt>
  436914:	mov	w2, #0x5                   	// #5
  436918:	adrp	x1, 486000 <warn@@Base+0x36640>
  43691c:	mov	x0, #0x0                   	// #0
  436920:	add	x1, x1, #0xf78
  436924:	bl	401c70 <dcgettext@plt>
  436928:	mov	w2, w21
  43692c:	mov	w1, w26
  436930:	bl	44f9c0 <warn@@Base>
  436934:	b	436838 <ferror@plt+0x34af8>
  436938:	adrp	x1, 486000 <warn@@Base+0x36640>
  43693c:	mov	w2, #0x5                   	// #5
  436940:	add	x1, x1, #0xd18
  436944:	mov	x0, #0x0                   	// #0
  436948:	bl	401c70 <dcgettext@plt>
  43694c:	ldr	x1, [x19, #16]
  436950:	bl	44f9c0 <warn@@Base>
  436954:	ldp	x21, x22, [sp, #32]
  436958:	mov	w0, #0x0                   	// #0
  43695c:	ldp	x23, x24, [sp, #48]
  436960:	ldp	x25, x26, [sp, #64]
  436964:	ldp	x27, x28, [sp, #80]
  436968:	ldp	x19, x20, [sp, #16]
  43696c:	ldp	x29, x30, [sp], #192
  436970:	ret
  436974:	adrp	x1, 486000 <warn@@Base+0x36640>
  436978:	add	x1, x1, #0xc48
  43697c:	mov	w2, #0x5                   	// #5
  436980:	mov	x0, #0x0                   	// #0
  436984:	bl	401c70 <dcgettext@plt>
  436988:	bl	44f9c0 <warn@@Base>
  43698c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436990:	add	x1, x1, #0xc80
  436994:	mov	w2, #0x5                   	// #5
  436998:	mov	x0, #0x0                   	// #0
  43699c:	bl	401c70 <dcgettext@plt>
  4369a0:	bl	44f9c0 <warn@@Base>
  4369a4:	adrp	x1, 486000 <warn@@Base+0x36640>
  4369a8:	add	x1, x1, #0xcb8
  4369ac:	mov	w2, #0x5                   	// #5
  4369b0:	mov	x0, #0x0                   	// #0
  4369b4:	bl	401c70 <dcgettext@plt>
  4369b8:	bl	44f9c0 <warn@@Base>
  4369bc:	adrp	x1, 486000 <warn@@Base+0x36640>
  4369c0:	add	x1, x1, #0xce8
  4369c4:	mov	w2, #0x5                   	// #5
  4369c8:	mov	x0, #0x0                   	// #0
  4369cc:	bl	401c70 <dcgettext@plt>
  4369d0:	bl	44f9c0 <warn@@Base>
  4369d4:	b	436328 <ferror@plt+0x345e8>
  4369d8:	mov	w2, #0x5                   	// #5
  4369dc:	adrp	x1, 486000 <warn@@Base+0x36640>
  4369e0:	mov	x0, #0x0                   	// #0
  4369e4:	add	x1, x1, #0xc28
  4369e8:	bl	401c70 <dcgettext@plt>
  4369ec:	mov	x1, x22
  4369f0:	bl	44f9c0 <warn@@Base>
  4369f4:	mov	w0, #0x0                   	// #0
  4369f8:	ldp	x19, x20, [sp, #16]
  4369fc:	ldp	x21, x22, [sp, #32]
  436a00:	ldp	x29, x30, [sp], #192
  436a04:	ret
  436a08:	mov	w2, #0x5                   	// #5
  436a0c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436a10:	mov	x0, #0x0                   	// #0
  436a14:	add	x1, x1, #0xda8
  436a18:	bl	401c70 <dcgettext@plt>
  436a1c:	mov	w2, w23
  436a20:	mov	w1, w21
  436a24:	bl	44f9c0 <warn@@Base>
  436a28:	b	436954 <ferror@plt+0x34c14>
  436a2c:	mov	w0, #0x1                   	// #1
  436a30:	ldp	x21, x22, [sp, #32]
  436a34:	ldp	x23, x24, [sp, #48]
  436a38:	ldp	x25, x26, [sp, #64]
  436a3c:	ldp	x27, x28, [sp, #80]
  436a40:	b	436968 <ferror@plt+0x34c28>
  436a44:	ldr	w0, [sp, #184]
  436a48:	sub	w1, w1, w0
  436a4c:	adrp	x0, 486000 <warn@@Base+0x36640>
  436a50:	sub	w2, w1, w23
  436a54:	add	x0, x0, #0xf48
  436a58:	mov	w1, w21
  436a5c:	bl	401cc0 <printf@plt>
  436a60:	b	4368d0 <ferror@plt+0x34b90>
  436a64:	mov	w2, #0x5                   	// #5
  436a68:	adrp	x1, 486000 <warn@@Base+0x36640>
  436a6c:	mov	x0, #0x0                   	// #0
  436a70:	add	x1, x1, #0xd40
  436a74:	bl	401c70 <dcgettext@plt>
  436a78:	mov	w2, w27
  436a7c:	mov	w1, w24
  436a80:	bl	44f9c0 <warn@@Base>
  436a84:	b	436954 <ferror@plt+0x34c14>
  436a88:	mov	w2, #0x5                   	// #5
  436a8c:	adrp	x1, 486000 <warn@@Base+0x36640>
  436a90:	mov	x0, #0x0                   	// #0
  436a94:	add	x1, x1, #0xd70
  436a98:	bl	401c70 <dcgettext@plt>
  436a9c:	mov	w2, w24
  436aa0:	mov	w1, w23
  436aa4:	bl	44f9c0 <warn@@Base>
  436aa8:	b	436954 <ferror@plt+0x34c14>
  436aac:	adrp	x1, 486000 <warn@@Base+0x36640>
  436ab0:	add	x1, x1, #0xe38
  436ab4:	mov	w2, #0x5                   	// #5
  436ab8:	mov	x0, #0x0                   	// #0
  436abc:	bl	401c70 <dcgettext@plt>
  436ac0:	bl	44f9c0 <warn@@Base>
  436ac4:	b	436954 <ferror@plt+0x34c14>
  436ac8:	mov	w2, #0x5                   	// #5
  436acc:	adrp	x1, 486000 <warn@@Base+0x36640>
  436ad0:	mov	x0, #0x0                   	// #0
  436ad4:	add	x1, x1, #0xdf0
  436ad8:	bl	401c70 <dcgettext@plt>
  436adc:	mov	w2, w21
  436ae0:	mov	w1, w22
  436ae4:	bl	44f9c0 <warn@@Base>
  436ae8:	b	436954 <ferror@plt+0x34c14>
  436aec:	cmp	w23, #0x1
  436af0:	b.hi	436c20 <ferror@plt+0x34ee0>  // b.pmore
  436af4:	cbz	w23, 436bd8 <ferror@plt+0x34e98>
  436af8:	mov	w1, #0x20                  	// #32
  436afc:	cmp	w23, #0x1
  436b00:	adrp	x0, 487000 <warn@@Base+0x37640>
  436b04:	add	x0, x0, #0x30
  436b08:	mov	w28, #0x9                   	// #9
  436b0c:	mov	w26, #0x0                   	// #0
  436b10:	csel	w28, w28, w1, ne  // ne = any
  436b14:	adrp	x1, 487000 <warn@@Base+0x37640>
  436b18:	add	x1, x1, #0x20
  436b1c:	stp	x0, x1, [sp, #136]
  436b20:	adrp	x0, 487000 <warn@@Base+0x37640>
  436b24:	add	x0, x0, #0x18
  436b28:	str	x0, [sp, #152]
  436b2c:	nop
  436b30:	lsl	w0, w26, #2
  436b34:	mov	w1, #0x4                   	// #4
  436b38:	add	x0, x0, x25
  436b3c:	add	x0, x22, x0
  436b40:	bl	44fc00 <warn@@Base+0x240>
  436b44:	ldr	w5, [sp, #120]
  436b48:	lsr	w4, w0, #31
  436b4c:	ubfx	w3, w0, #28, #3
  436b50:	str	w3, [sp, #104]
  436b54:	str	w4, [sp, #112]
  436b58:	and	w2, w0, #0xffffff
  436b5c:	mov	w1, w28
  436b60:	cmp	w5, w2
  436b64:	ldr	x0, [sp, #144]
  436b68:	b.hi	436c10 <ferror@plt+0x34ed0>  // b.pmore
  436b6c:	ldr	x0, [sp, #152]
  436b70:	sub	w2, w2, w5
  436b74:	bl	401cc0 <printf@plt>
  436b78:	ldr	w4, [sp, #112]
  436b7c:	adrp	x1, 487000 <warn@@Base+0x37640>
  436b80:	mov	w2, #0x5                   	// #5
  436b84:	add	x1, x1, #0x28
  436b88:	mov	x0, #0x0                   	// #0
  436b8c:	adrp	x3, 462000 <warn@@Base+0x12640>
  436b90:	cbz	w4, 436c04 <ferror@plt+0x34ec4>
  436b94:	add	x1, x3, #0x240
  436b98:	bl	401c70 <dcgettext@plt>
  436b9c:	mov	x3, x0
  436ba0:	ldr	w1, [sp, #104]
  436ba4:	mov	w2, #0x5                   	// #5
  436ba8:	str	x3, [sp, #112]
  436bac:	mov	x0, #0x0                   	// #0
  436bb0:	ldr	x3, [sp, #128]
  436bb4:	ldr	x1, [x3, x1, lsl #3]
  436bb8:	bl	401c70 <dcgettext@plt>
  436bbc:	mov	x2, x0
  436bc0:	ldr	x3, [sp, #112]
  436bc4:	ldr	x0, [sp, #136]
  436bc8:	mov	x1, x3
  436bcc:	bl	401cc0 <printf@plt>
  436bd0:	cmp	w27, #0x1
  436bd4:	b.ne	436be4 <ferror@plt+0x34ea4>  // b.any
  436bd8:	mov	w0, #0xa                   	// #10
  436bdc:	bl	401cf0 <putchar@plt>
  436be0:	b	436838 <ferror@plt+0x34af8>
  436be4:	add	w26, w26, #0x1
  436be8:	mov	w0, #0xa                   	// #10
  436bec:	bl	401cf0 <putchar@plt>
  436bf0:	cmp	w27, w26
  436bf4:	b.hi	436b30 <ferror@plt+0x34df0>  // b.pmore
  436bf8:	cmp	w23, #0x1
  436bfc:	b.hi	436838 <ferror@plt+0x34af8>  // b.pmore
  436c00:	b	436bd8 <ferror@plt+0x34e98>
  436c04:	bl	401c70 <dcgettext@plt>
  436c08:	mov	x3, x0
  436c0c:	b	436ba0 <ferror@plt+0x34e60>
  436c10:	and	x2, x2, #0xffffff
  436c14:	bl	401cc0 <printf@plt>
  436c18:	ldr	w4, [sp, #112]
  436c1c:	b	436b7c <ferror@plt+0x34e3c>
  436c20:	mov	w0, #0xa                   	// #10
  436c24:	bl	401cf0 <putchar@plt>
  436c28:	b	436af8 <ferror@plt+0x34db8>
  436c2c:	nop
  436c30:	stp	x29, x30, [sp, #-128]!
  436c34:	mov	x29, sp
  436c38:	stp	x19, x20, [sp, #16]
  436c3c:	mov	x19, x1
  436c40:	stp	x21, x22, [sp, #32]
  436c44:	mov	x22, x5
  436c48:	stp	x23, x24, [sp, #48]
  436c4c:	mov	x24, x3
  436c50:	mov	x23, x4
  436c54:	stp	x25, x26, [sp, #64]
  436c58:	mov	x25, x2
  436c5c:	stp	x27, x28, [sp, #80]
  436c60:	mov	x27, x0
  436c64:	mov	x0, #0x60                  	// #96
  436c68:	bl	4539a0 <warn@@Base+0x3fe0>
  436c6c:	mov	x21, x0
  436c70:	mov	x0, #0x2                   	// #2
  436c74:	stp	xzr, xzr, [x21]
  436c78:	stp	xzr, xzr, [x21, #16]
  436c7c:	stp	xzr, xzr, [x21, #32]
  436c80:	stp	xzr, xzr, [x21, #48]
  436c84:	stp	xzr, xzr, [x21, #64]
  436c88:	stp	xzr, xzr, [x21, #80]
  436c8c:	bl	4539a0 <warn@@Base+0x3fe0>
  436c90:	mov	x1, x0
  436c94:	str	x1, [x21, #24]
  436c98:	mov	x0, #0x4                   	// #4
  436c9c:	bl	4539a0 <warn@@Base+0x3fe0>
  436ca0:	mov	x2, x27
  436ca4:	ldrb	w26, [x2], #1
  436ca8:	stp	x0, x2, [x21, #32]
  436cac:	mov	x20, x2
  436cb0:	b	436cbc <ferror@plt+0x34f7c>
  436cb4:	ldrb	w1, [x20], #1
  436cb8:	cbz	w1, 436cc4 <ferror@plt+0x34f84>
  436cbc:	cmp	x20, x19
  436cc0:	b.cc	436cb4 <ferror@plt+0x34f74>  // b.lo, b.ul, b.last
  436cc4:	cmp	x19, x20
  436cc8:	b.eq	43725c <ferror@plt+0x3551c>  // b.none
  436ccc:	ldrb	w0, [x27, #1]
  436cd0:	cmp	w0, #0x65
  436cd4:	b.ne	436cf8 <ferror@plt+0x34fb8>  // b.any
  436cd8:	ldrb	w0, [x2, #1]
  436cdc:	cmp	w0, #0x68
  436ce0:	b.ne	436cf8 <ferror@plt+0x34fb8>  // b.any
  436ce4:	ldrb	w0, [x2, #2]
  436ce8:	cbnz	w0, 436cf8 <ferror@plt+0x34fb8>
  436cec:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  436cf0:	ldr	w0, [x0, #868]
  436cf4:	add	x20, x20, x0
  436cf8:	cmp	w26, #0x3
  436cfc:	b.gt	436e9c <ferror@plt+0x3515c>
  436d00:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  436d04:	strb	wzr, [x21, #95]
  436d08:	ldr	w0, [x27, #868]
  436d0c:	strb	w0, [x21, #94]
  436d10:	mov	x0, x20
  436d14:	mov	w3, #0x1                   	// #1
  436d18:	mov	w1, #0x0                   	// #0
  436d1c:	mov	w4, #0x0                   	// #0
  436d20:	mov	x5, #0x0                   	// #0
  436d24:	mov	w7, #0x3                   	// #3
  436d28:	cmp	x19, x0
  436d2c:	b.ls	436fe8 <ferror@plt+0x352a8>  // b.plast
  436d30:	ldrb	w2, [x0], #1
  436d34:	add	w4, w4, #0x1
  436d38:	cmp	w1, #0x3f
  436d3c:	b.hi	436fa4 <ferror@plt+0x35264>  // b.pmore
  436d40:	and	x6, x2, #0x7f
  436d44:	lsl	x8, x6, x1
  436d48:	orr	x5, x5, x8
  436d4c:	lsr	x8, x5, x1
  436d50:	cmp	x6, x8
  436d54:	csel	w3, w3, w7, eq  // eq = none
  436d58:	add	w1, w1, #0x7
  436d5c:	tbnz	w2, #7, 436d28 <ferror@plt+0x34fe8>
  436d60:	str	w5, [x21, #48]
  436d64:	and	w3, w3, #0xfffffffe
  436d68:	add	x20, x20, w4, uxtw
  436d6c:	tst	x5, #0xffffffff00000000
  436d70:	b.ne	4371bc <ferror@plt+0x3547c>  // b.any
  436d74:	tbnz	w3, #1, 4371bc <ferror@plt+0x3547c>
  436d78:	mov	x1, x20
  436d7c:	mov	w3, #0x1                   	// #1
  436d80:	mov	w0, #0x0                   	// #0
  436d84:	mov	w4, #0x0                   	// #0
  436d88:	mov	x5, #0x0                   	// #0
  436d8c:	mov	w7, #0x3                   	// #3
  436d90:	cmp	x19, x1
  436d94:	b.ls	436fb4 <ferror@plt+0x35274>  // b.plast
  436d98:	ldrb	w2, [x1], #1
  436d9c:	add	w4, w4, #0x1
  436da0:	cmp	w0, #0x3f
  436da4:	b.hi	436f94 <ferror@plt+0x35254>  // b.pmore
  436da8:	and	x6, x2, #0x7f
  436dac:	lsl	x8, x6, x0
  436db0:	orr	x5, x5, x8
  436db4:	lsr	x8, x5, x0
  436db8:	cmp	x6, x8
  436dbc:	csel	w3, w3, w7, eq  // eq = none
  436dc0:	add	w0, w0, #0x7
  436dc4:	tbnz	w2, #7, 436d90 <ferror@plt+0x35050>
  436dc8:	and	w3, w3, #0xfffffffe
  436dcc:	cmp	w0, #0x3f
  436dd0:	b.hi	436f0c <ferror@plt+0x351cc>  // b.pmore
  436dd4:	tbz	w2, #6, 436f0c <ferror@plt+0x351cc>
  436dd8:	mov	x1, #0xffffffffffffffff    	// #-1
  436ddc:	add	x20, x20, w4, uxtw
  436de0:	lsl	x0, x1, x0
  436de4:	orr	x5, x0, x5
  436de8:	str	w5, [x21, #52]
  436dec:	cmp	x5, w5, sxtw
  436df0:	b.eq	436f1c <ferror@plt+0x351dc>  // b.none
  436df4:	adrp	x1, 458000 <warn@@Base+0x8640>
  436df8:	add	x1, x1, #0xf8
  436dfc:	mov	w2, #0x5                   	// #5
  436e00:	mov	x0, #0x0                   	// #0
  436e04:	bl	401c70 <dcgettext@plt>
  436e08:	bl	44f3e8 <error@@Base>
  436e0c:	cmp	w26, #0x1
  436e10:	b.eq	436f28 <ferror@plt+0x351e8>  // b.none
  436e14:	mov	x0, x20
  436e18:	mov	w3, #0x1                   	// #1
  436e1c:	mov	w1, #0x0                   	// #0
  436e20:	mov	w28, #0x0                   	// #0
  436e24:	mov	x4, #0x0                   	// #0
  436e28:	mov	w6, #0x3                   	// #3
  436e2c:	nop
  436e30:	cmp	x19, x0
  436e34:	b.ls	4371ec <ferror@plt+0x354ac>  // b.plast
  436e38:	ldrb	w2, [x0], #1
  436e3c:	add	w28, w28, #0x1
  436e40:	cmp	w1, #0x3f
  436e44:	b.hi	43701c <ferror@plt+0x352dc>  // b.pmore
  436e48:	and	x5, x2, #0x7f
  436e4c:	lsl	x7, x5, x1
  436e50:	orr	x4, x4, x7
  436e54:	lsr	x7, x4, x1
  436e58:	cmp	x5, x7
  436e5c:	csel	w3, w3, w6, eq  // eq = none
  436e60:	add	w1, w1, #0x7
  436e64:	tbnz	w2, #7, 436e30 <ferror@plt+0x350f0>
  436e68:	str	w4, [x21, #88]
  436e6c:	and	w3, w3, #0xfffffffe
  436e70:	add	x28, x20, w28, uxtw
  436e74:	tst	x4, #0xffffffff00000000
  436e78:	b.ne	436e80 <ferror@plt+0x35140>  // b.any
  436e7c:	tbz	w3, #1, 436f4c <ferror@plt+0x3520c>
  436e80:	adrp	x1, 458000 <warn@@Base+0x8640>
  436e84:	add	x1, x1, #0xf8
  436e88:	mov	w2, #0x5                   	// #5
  436e8c:	mov	x0, #0x0                   	// #0
  436e90:	bl	401c70 <dcgettext@plt>
  436e94:	bl	44f3e8 <error@@Base>
  436e98:	b	436f4c <ferror@plt+0x3520c>
  436e9c:	add	x27, x20, #0x1
  436ea0:	cmp	x19, x27
  436ea4:	b.hi	43702c <ferror@plt+0x352ec>  // b.pmore
  436ea8:	cmp	x19, x20
  436eac:	b.hi	4371d8 <ferror@plt+0x35498>  // b.pmore
  436eb0:	strb	wzr, [x21, #94]
  436eb4:	adrp	x1, 487000 <warn@@Base+0x37640>
  436eb8:	mov	w2, #0x5                   	// #5
  436ebc:	add	x1, x1, #0x68
  436ec0:	mov	x0, #0x0                   	// #0
  436ec4:	bl	401c70 <dcgettext@plt>
  436ec8:	ldrb	w1, [x21, #94]
  436ecc:	bl	44f9c0 <warn@@Base>
  436ed0:	ldr	x0, [x21, #32]
  436ed4:	mov	x28, x19
  436ed8:	bl	401bc0 <free@plt>
  436edc:	ldr	x0, [x21, #24]
  436ee0:	bl	401bc0 <free@plt>
  436ee4:	mov	x0, x21
  436ee8:	bl	401bc0 <free@plt>
  436eec:	mov	x0, x28
  436ef0:	ldp	x19, x20, [sp, #16]
  436ef4:	ldp	x21, x22, [sp, #32]
  436ef8:	ldp	x23, x24, [sp, #48]
  436efc:	ldp	x25, x26, [sp, #64]
  436f00:	ldp	x27, x28, [sp, #80]
  436f04:	ldp	x29, x30, [sp], #128
  436f08:	ret
  436f0c:	str	w5, [x21, #52]
  436f10:	add	x20, x20, w4, uxtw
  436f14:	cmp	x5, w5, sxtw
  436f18:	b.ne	436df4 <ferror@plt+0x350b4>  // b.any
  436f1c:	tbnz	w3, #1, 436df4 <ferror@plt+0x350b4>
  436f20:	cmp	w26, #0x1
  436f24:	b.ne	436e14 <ferror@plt+0x350d4>  // b.any
  436f28:	add	x28, x20, #0x1
  436f2c:	cmp	x19, x28
  436f30:	b.ls	4370dc <ferror@plt+0x3539c>  // b.plast
  436f34:	mov	w1, w26
  436f38:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  436f3c:	mov	x0, x20
  436f40:	ldr	x2, [x2, #920]
  436f44:	blr	x2
  436f48:	str	w0, [x21, #88]
  436f4c:	ldr	x0, [x21, #40]
  436f50:	mov	x20, #0x0                   	// #0
  436f54:	mov	x6, #0x0                   	// #0
  436f58:	ldrb	w0, [x0]
  436f5c:	cmp	w0, #0x7a
  436f60:	b.eq	437110 <ferror@plt+0x353d0>  // b.none
  436f64:	str	x21, [x25]
  436f68:	mov	x0, x28
  436f6c:	str	w26, [x24]
  436f70:	str	x6, [x23]
  436f74:	str	x20, [x22]
  436f78:	ldp	x19, x20, [sp, #16]
  436f7c:	ldp	x21, x22, [sp, #32]
  436f80:	ldp	x23, x24, [sp, #48]
  436f84:	ldp	x25, x26, [sp, #64]
  436f88:	ldp	x27, x28, [sp, #80]
  436f8c:	ldp	x29, x30, [sp], #128
  436f90:	ret
  436f94:	tst	x2, #0x7f
  436f98:	csel	w3, w3, w7, eq  // eq = none
  436f9c:	tbnz	w2, #7, 436d90 <ferror@plt+0x35050>
  436fa0:	b	436dc8 <ferror@plt+0x35088>
  436fa4:	tst	x2, #0x7f
  436fa8:	csel	w3, w3, w7, eq  // eq = none
  436fac:	tbnz	w2, #7, 436d28 <ferror@plt+0x34fe8>
  436fb0:	b	436d60 <ferror@plt+0x35020>
  436fb4:	str	w5, [x21, #52]
  436fb8:	add	x20, x20, w4, uxtw
  436fbc:	cmp	x5, w5, sxtw
  436fc0:	and	w0, w3, #0x1
  436fc4:	b.eq	437254 <ferror@plt+0x35514>  // b.none
  436fc8:	cbz	w0, 436df4 <ferror@plt+0x350b4>
  436fcc:	adrp	x1, 458000 <warn@@Base+0x8640>
  436fd0:	add	x1, x1, #0xe0
  436fd4:	mov	w2, #0x5                   	// #5
  436fd8:	mov	x0, #0x0                   	// #0
  436fdc:	bl	401c70 <dcgettext@plt>
  436fe0:	bl	44f3e8 <error@@Base>
  436fe4:	b	436f20 <ferror@plt+0x351e0>
  436fe8:	str	w5, [x21, #48]
  436fec:	add	x20, x20, w4, uxtw
  436ff0:	tst	x5, #0xffffffff00000000
  436ff4:	and	w0, w3, #0x1
  436ff8:	b.eq	437278 <ferror@plt+0x35538>  // b.none
  436ffc:	cbz	w0, 4371bc <ferror@plt+0x3547c>
  437000:	adrp	x1, 458000 <warn@@Base+0x8640>
  437004:	add	x1, x1, #0xe0
  437008:	mov	w2, #0x5                   	// #5
  43700c:	mov	x0, #0x0                   	// #0
  437010:	bl	401c70 <dcgettext@plt>
  437014:	bl	44f3e8 <error@@Base>
  437018:	b	436d78 <ferror@plt+0x35038>
  43701c:	tst	x2, #0x7f
  437020:	csel	w3, w3, w6, eq  // eq = none
  437024:	tbnz	w2, #7, 436e30 <ferror@plt+0x350f0>
  437028:	b	436e68 <ferror@plt+0x35128>
  43702c:	mov	w1, #0x1                   	// #1
  437030:	adrp	x28, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437034:	mov	x0, x20
  437038:	ldr	x2, [x28, #920]
  43703c:	blr	x2
  437040:	and	w0, w0, #0xff
  437044:	sub	w1, w0, #0x1
  437048:	strb	w0, [x21, #94]
  43704c:	and	w1, w1, #0xff
  437050:	cmp	w1, #0x7
  437054:	b.hi	436eb4 <ferror@plt+0x35174>  // b.pmore
  437058:	add	x20, x20, #0x2
  43705c:	cmp	x19, x20
  437060:	b.ls	4370b4 <ferror@plt+0x35374>  // b.plast
  437064:	mov	w1, #0x1                   	// #1
  437068:	ldr	x2, [x28, #920]
  43706c:	mov	x0, x27
  437070:	blr	x2
  437074:	and	w1, w0, #0xff
  437078:	strb	w1, [x21, #95]
  43707c:	cmp	w1, #0x8
  437080:	b.hi	437094 <ferror@plt+0x35354>  // b.pmore
  437084:	ldrb	w0, [x21, #94]
  437088:	add	w1, w1, w0
  43708c:	cmp	w1, #0x8
  437090:	b.le	4370d0 <ferror@plt+0x35390>
  437094:	mov	w2, #0x5                   	// #5
  437098:	adrp	x1, 487000 <warn@@Base+0x37640>
  43709c:	mov	x0, #0x0                   	// #0
  4370a0:	add	x1, x1, #0x90
  4370a4:	bl	401c70 <dcgettext@plt>
  4370a8:	ldrb	w1, [x21, #95]
  4370ac:	bl	44f9c0 <warn@@Base>
  4370b0:	b	436ed0 <ferror@plt+0x35190>
  4370b4:	cmp	x19, x27
  4370b8:	b.ls	4370cc <ferror@plt+0x3538c>  // b.plast
  4370bc:	sub	x1, x19, x27
  4370c0:	sub	w2, w1, #0x1
  4370c4:	cmp	w2, #0x7
  4370c8:	b.ls	437068 <ferror@plt+0x35328>  // b.plast
  4370cc:	strb	wzr, [x21, #95]
  4370d0:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4370d4:	str	w0, [x27, #868]
  4370d8:	b	436d10 <ferror@plt+0x34fd0>
  4370dc:	cmp	x19, x20
  4370e0:	b.ls	4370f4 <ferror@plt+0x353b4>  // b.plast
  4370e4:	sub	x1, x19, x20
  4370e8:	sub	w0, w1, #0x1
  4370ec:	cmp	w0, #0x7
  4370f0:	b.ls	436f38 <ferror@plt+0x351f8>  // b.plast
  4370f4:	ldr	x0, [x21, #40]
  4370f8:	str	wzr, [x21, #88]
  4370fc:	mov	x20, #0x0                   	// #0
  437100:	mov	x6, #0x0                   	// #0
  437104:	ldrb	w0, [x0]
  437108:	cmp	w0, #0x7a
  43710c:	b.ne	436f64 <ferror@plt+0x35224>  // b.any
  437110:	mov	x1, x19
  437114:	add	x3, sp, #0x7c
  437118:	add	x2, sp, #0x78
  43711c:	mov	x0, x28
  437120:	bl	4312d0 <ferror@plt+0x2f590>
  437124:	mov	x6, x0
  437128:	ldp	w20, w1, [sp, #120]
  43712c:	add	x20, x28, x20
  437130:	tbnz	w1, #0, 437280 <ferror@plt+0x35540>
  437134:	tbnz	w1, #1, 4372a4 <ferror@plt+0x35564>
  437138:	sub	x28, x19, x20
  43713c:	cmp	x6, x28
  437140:	b.hi	4372b4 <ferror@plt+0x35574>  // b.pmore
  437144:	add	x28, x20, x6
  437148:	cbz	x6, 436f64 <ferror@plt+0x35224>
  43714c:	ldr	x1, [x21, #40]
  437150:	cmp	x20, x28
  437154:	add	x1, x1, #0x1
  437158:	ccmp	x19, x1, #0x0, cc  // cc = lo, ul, last
  43715c:	b.ls	436f64 <ferror@plt+0x35224>  // b.plast
  437160:	adrp	x5, 48d000 <warn@@Base+0x3d640>
  437164:	add	x5, x5, #0x960
  437168:	ldr	w7, [x27, #868]
  43716c:	mov	x3, x20
  437170:	add	x5, x5, #0xa00
  437174:	mov	w0, #0x42                  	// #66
  437178:	b	4371a8 <ferror@plt+0x35468>
  43717c:	cmp	w2, #0x50
  437180:	b.eq	437220 <ferror@plt+0x354e0>  // b.none
  437184:	cmp	w2, #0x52
  437188:	b.eq	437248 <ferror@plt+0x35508>  // b.none
  43718c:	cmp	w2, #0x53
  437190:	ccmp	w2, w0, #0x4, ne  // ne = any
  437194:	b.ne	436f64 <ferror@plt+0x35224>  // b.any
  437198:	add	x1, x1, #0x1
  43719c:	cmp	x19, x1
  4371a0:	ccmp	x28, x3, #0x0, hi  // hi = pmore
  4371a4:	b.ls	436f64 <ferror@plt+0x35224>  // b.plast
  4371a8:	ldrb	w2, [x1]
  4371ac:	cmp	w2, #0x4c
  4371b0:	b.ne	43717c <ferror@plt+0x3543c>  // b.any
  4371b4:	add	x3, x3, #0x1
  4371b8:	b	437198 <ferror@plt+0x35458>
  4371bc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4371c0:	add	x1, x1, #0xf8
  4371c4:	mov	w2, #0x5                   	// #5
  4371c8:	mov	x0, #0x0                   	// #0
  4371cc:	bl	401c70 <dcgettext@plt>
  4371d0:	bl	44f3e8 <error@@Base>
  4371d4:	b	436d78 <ferror@plt+0x35038>
  4371d8:	sub	x1, x19, x20
  4371dc:	sub	w0, w1, #0x1
  4371e0:	cmp	w0, #0x7
  4371e4:	b.hi	436eb0 <ferror@plt+0x35170>  // b.pmore
  4371e8:	b	437030 <ferror@plt+0x352f0>
  4371ec:	str	w4, [x21, #88]
  4371f0:	add	x28, x20, w28, uxtw
  4371f4:	tst	x4, #0xffffffff00000000
  4371f8:	and	w0, w3, #0x1
  4371fc:	b.eq	4372f0 <ferror@plt+0x355b0>  // b.none
  437200:	cbz	w0, 436e80 <ferror@plt+0x35140>
  437204:	adrp	x1, 458000 <warn@@Base+0x8640>
  437208:	add	x1, x1, #0xe0
  43720c:	mov	w2, #0x5                   	// #5
  437210:	mov	x0, #0x0                   	// #0
  437214:	bl	401c70 <dcgettext@plt>
  437218:	bl	44f3e8 <error@@Base>
  43721c:	b	436f4c <ferror@plt+0x3520c>
  437220:	ldrb	w2, [x3]
  437224:	mov	w4, w7
  437228:	and	w2, w2, #0x7
  43722c:	sub	w2, w2, #0x2
  437230:	cmp	w2, #0x2
  437234:	b.hi	43723c <ferror@plt+0x354fc>  // b.pmore
  437238:	ldr	w4, [x5, w2, uxtw #2]
  43723c:	add	w4, w4, #0x1
  437240:	add	x3, x3, x4
  437244:	b	437198 <ferror@plt+0x35458>
  437248:	ldrb	w2, [x3], #1
  43724c:	strb	w2, [x21, #92]
  437250:	b	437198 <ferror@plt+0x35458>
  437254:	cbz	w0, 436f1c <ferror@plt+0x351dc>
  437258:	b	436fcc <ferror@plt+0x3528c>
  43725c:	adrp	x1, 487000 <warn@@Base+0x37640>
  437260:	add	x1, x1, #0x40
  437264:	mov	w2, #0x5                   	// #5
  437268:	mov	x0, #0x0                   	// #0
  43726c:	bl	401c70 <dcgettext@plt>
  437270:	bl	44f9c0 <warn@@Base>
  437274:	b	436ed0 <ferror@plt+0x35190>
  437278:	cbnz	w0, 437000 <ferror@plt+0x352c0>
  43727c:	b	436d74 <ferror@plt+0x35034>
  437280:	adrp	x1, 458000 <warn@@Base+0x8640>
  437284:	add	x1, x1, #0xe0
  437288:	str	x0, [sp, #104]
  43728c:	mov	w2, #0x5                   	// #5
  437290:	mov	x0, #0x0                   	// #0
  437294:	bl	401c70 <dcgettext@plt>
  437298:	bl	44f3e8 <error@@Base>
  43729c:	ldr	x6, [sp, #104]
  4372a0:	b	437138 <ferror@plt+0x353f8>
  4372a4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4372a8:	add	x1, x1, #0xf8
  4372ac:	str	x0, [sp, #104]
  4372b0:	b	43728c <ferror@plt+0x3554c>
  4372b4:	mov	w2, #0x5                   	// #5
  4372b8:	adrp	x1, 487000 <warn@@Base+0x37640>
  4372bc:	mov	x0, #0x0                   	// #0
  4372c0:	add	x1, x1, #0xb8
  4372c4:	str	x6, [sp, #104]
  4372c8:	bl	401c70 <dcgettext@plt>
  4372cc:	ldr	x6, [sp, #104]
  4372d0:	mov	x20, x0
  4372d4:	mov	x0, x6
  4372d8:	bl	4319f0 <ferror@plt+0x2fcb0>
  4372dc:	mov	x1, x0
  4372e0:	mov	x2, x28
  4372e4:	mov	x0, x20
  4372e8:	bl	44f9c0 <warn@@Base>
  4372ec:	b	436ed0 <ferror@plt+0x35190>
  4372f0:	cbnz	w0, 437204 <ferror@plt+0x354c4>
  4372f4:	tbz	w3, #1, 436f4c <ferror@plt+0x3520c>
  4372f8:	b	436e80 <ferror@plt+0x35140>
  4372fc:	nop
  437300:	stp	x29, x30, [sp, #-208]!
  437304:	mov	x29, sp
  437308:	stp	x19, x20, [sp, #16]
  43730c:	add	x19, x0, x4
  437310:	cmp	x0, x19
  437314:	stp	x27, x28, [sp, #80]
  437318:	str	w2, [sp, #108]
  43731c:	str	x6, [sp, #112]
  437320:	b.cs	4390a4 <ferror@plt+0x37364>  // b.hs, b.nlast
  437324:	cmp	w1, #0x8
  437328:	mov	x7, x0
  43732c:	mov	w0, #0x8                   	// #8
  437330:	stp	x21, x22, [sp, #32]
  437334:	mov	w22, w1
  437338:	csel	w1, w1, w0, ls  // ls = plast
  43733c:	adrp	x21, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  437340:	sub	w0, w0, w1
  437344:	add	x21, x21, #0x760
  437348:	adrp	x20, 48d000 <warn@@Base+0x3d640>
  43734c:	add	x20, x20, #0x180
  437350:	stp	x23, x24, [sp, #48]
  437354:	mov	x24, x5
  437358:	add	x1, x21, #0x610
  43735c:	stp	x25, x26, [sp, #64]
  437360:	mov	w25, w3
  437364:	lsl	w0, w0, #1
  437368:	mov	w27, #0x0                   	// #0
  43736c:	stp	x1, x0, [sp, #120]
  437370:	add	x0, x7, #0x1
  437374:	str	x0, [sp, #152]
  437378:	ldrb	w26, [x7]
  43737c:	sub	w1, w26, #0x3
  437380:	cmp	w1, #0xfa
  437384:	b.ls	4373d0 <ferror@plt+0x35690>  // b.plast
  437388:	sub	w0, w26, #0xe0
  43738c:	mov	w2, #0x5                   	// #5
  437390:	cmp	w0, #0x1f
  437394:	b.hi	437540 <ferror@plt+0x35800>  // b.pmore
  437398:	adrp	x1, 487000 <warn@@Base+0x37640>
  43739c:	add	x1, x1, #0x968
  4373a0:	mov	x0, #0x0                   	// #0
  4373a4:	bl	401c70 <dcgettext@plt>
  4373a8:	mov	w1, w26
  4373ac:	bl	401cc0 <printf@plt>
  4373b0:	mov	w0, w27
  4373b4:	ldp	x19, x20, [sp, #16]
  4373b8:	ldp	x21, x22, [sp, #32]
  4373bc:	ldp	x23, x24, [sp, #48]
  4373c0:	ldp	x25, x26, [sp, #64]
  4373c4:	ldp	x27, x28, [sp, #80]
  4373c8:	ldp	x29, x30, [sp], #208
  4373cc:	ret
  4373d0:	ldrh	w1, [x20, w1, uxtw #1]
  4373d4:	adr	x2, 4373e0 <ferror@plt+0x356a0>
  4373d8:	add	x1, x2, w1, sxth #2
  4373dc:	br	x1
  4373e0:	add	x23, sp, #0xb0
  4373e4:	add	x2, sp, #0xac
  4373e8:	mov	x1, x19
  4373ec:	mov	x3, x23
  4373f0:	bl	431238 <ferror@plt+0x2f4f8>
  4373f4:	str	x0, [sp, #136]
  4373f8:	ldr	x1, [sp, #152]
  4373fc:	ldr	w2, [sp, #172]
  437400:	ldr	w0, [sp, #176]
  437404:	add	x1, x1, x2
  437408:	str	x1, [sp, #152]
  43740c:	tbnz	w0, #0, 438e38 <ferror@plt+0x370f8>
  437410:	tbnz	w0, #1, 439160 <ferror@plt+0x37420>
  437414:	ldr	x1, [x21, #1616]
  437418:	sub	w26, w26, #0x70
  43741c:	cbz	x1, 438c18 <ferror@plt+0x36ed8>
  437420:	mov	w0, w26
  437424:	blr	x1
  437428:	mov	x6, x0
  43742c:	cbz	x0, 438c18 <ferror@plt+0x36ed8>
  437430:	ldr	w1, [x21, #376]
  437434:	add	x4, x21, #0x180
  437438:	adrp	x3, 45b000 <warn@@Base+0xb640>
  43743c:	adrp	x2, 490000 <warn@@Base+0x40640>
  437440:	add	w0, w1, #0x1
  437444:	add	x3, x3, #0xd18
  437448:	sbfiz	x1, x1, #6, #32
  43744c:	and	w0, w0, #0xf
  437450:	add	x28, x4, x1
  437454:	add	x2, x2, #0xb30
  437458:	adrp	x1, 454000 <warn@@Base+0x4640>
  43745c:	add	x1, x1, #0x870
  437460:	str	x6, [sp, #144]
  437464:	str	w0, [x21, #376]
  437468:	mov	x0, x23
  43746c:	bl	401980 <sprintf@plt>
  437470:	ldr	x3, [sp, #136]
  437474:	mov	x2, x23
  437478:	mov	x1, #0x40                  	// #64
  43747c:	mov	x0, x28
  437480:	bl	4019e0 <snprintf@plt>
  437484:	ldr	x6, [sp, #144]
  437488:	mov	x3, x28
  43748c:	mov	w1, w26
  437490:	adrp	x0, 487000 <warn@@Base+0x37640>
  437494:	mov	x2, x6
  437498:	add	x0, x0, #0x568
  43749c:	bl	401cc0 <printf@plt>
  4374a0:	ldr	x0, [sp, #152]
  4374a4:	nop
  4374a8:	cmp	x0, x19
  4374ac:	b.cc	4374f0 <ferror@plt+0x357b0>  // b.lo, b.ul, b.last
  4374b0:	ldp	x21, x22, [sp, #32]
  4374b4:	ldp	x23, x24, [sp, #48]
  4374b8:	ldp	x25, x26, [sp, #64]
  4374bc:	mov	w0, w27
  4374c0:	ldp	x19, x20, [sp, #16]
  4374c4:	ldp	x27, x28, [sp, #80]
  4374c8:	ldp	x29, x30, [sp], #208
  4374cc:	ret
  4374d0:	sub	w1, w26, #0x30
  4374d4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4374d8:	add	x0, x0, #0x540
  4374dc:	bl	401cc0 <printf@plt>
  4374e0:	ldr	x0, [sp, #152]
  4374e4:	cmp	x0, x19
  4374e8:	b.cs	4374b0 <ferror@plt+0x35770>  // b.hs, b.nlast
  4374ec:	nop
  4374f0:	adrp	x0, 487000 <warn@@Base+0x37640>
  4374f4:	add	x0, x0, #0x9a8
  4374f8:	bl	401cc0 <printf@plt>
  4374fc:	ldr	x7, [sp, #152]
  437500:	cmp	x7, x19
  437504:	b.cc	437370 <ferror@plt+0x35630>  // b.lo, b.ul, b.last
  437508:	b	4374b0 <ferror@plt+0x35770>
  43750c:	ldr	x1, [x21, #1616]
  437510:	sub	w26, w26, #0x50
  437514:	cbz	x1, 438bf4 <ferror@plt+0x36eb4>
  437518:	mov	w0, w26
  43751c:	blr	x1
  437520:	mov	x2, x0
  437524:	cbz	x0, 438bf4 <ferror@plt+0x36eb4>
  437528:	mov	w1, w26
  43752c:	adrp	x0, 487000 <warn@@Base+0x37640>
  437530:	add	x0, x0, #0x550
  437534:	bl	401cc0 <printf@plt>
  437538:	ldr	x0, [sp, #152]
  43753c:	b	4374a8 <ferror@plt+0x35768>
  437540:	adrp	x1, 487000 <warn@@Base+0x37640>
  437544:	mov	x0, #0x0                   	// #0
  437548:	add	x1, x1, #0x988
  43754c:	b	4373a4 <ferror@plt+0x35664>
  437550:	add	x23, sp, #0xb0
  437554:	add	x28, sp, #0xac
  437558:	mov	x2, x28
  43755c:	mov	x1, x19
  437560:	mov	x3, x23
  437564:	bl	4312d0 <ferror@plt+0x2f590>
  437568:	ldr	x1, [sp, #152]
  43756c:	str	x0, [sp, #136]
  437570:	ldr	w2, [sp, #172]
  437574:	ldr	w0, [sp, #176]
  437578:	add	x1, x1, x2
  43757c:	str	x1, [sp, #152]
  437580:	tbnz	w0, #0, 438cc0 <ferror@plt+0x36f80>
  437584:	tbnz	w0, #1, 439144 <ferror@plt+0x37404>
  437588:	ldr	x0, [sp, #136]
  43758c:	cmp	w26, #0xa5
  437590:	adrp	x1, 487000 <warn@@Base+0x37640>
  437594:	adrp	x2, 487000 <warn@@Base+0x37640>
  437598:	add	x1, x1, #0x1a8
  43759c:	add	x2, x2, #0x190
  4375a0:	csel	x26, x2, x1, eq  // eq = none
  4375a4:	bl	4313c0 <ferror@plt+0x2f680>
  4375a8:	mov	x4, x0
  4375ac:	ldr	x1, [x21, #1616]
  4375b0:	cbz	x1, 438c60 <ferror@plt+0x36f20>
  4375b4:	ldr	w0, [sp, #136]
  4375b8:	str	x4, [sp, #144]
  4375bc:	blr	x1
  4375c0:	mov	x3, x0
  4375c4:	ldr	x4, [sp, #144]
  4375c8:	cbz	x0, 438c60 <ferror@plt+0x36f20>
  4375cc:	mov	x2, x4
  4375d0:	mov	x1, x26
  4375d4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4375d8:	add	x0, x0, #0x7e0
  4375dc:	bl	401cc0 <printf@plt>
  4375e0:	ldr	x0, [sp, #152]
  4375e4:	mov	x3, x23
  4375e8:	mov	x2, x28
  4375ec:	mov	x1, x19
  4375f0:	bl	4312d0 <ferror@plt+0x2f590>
  4375f4:	mov	x23, x0
  4375f8:	ldp	w2, w0, [sp, #172]
  4375fc:	ldr	x1, [sp, #152]
  437600:	add	x1, x1, x2
  437604:	str	x1, [sp, #152]
  437608:	tbnz	w0, #0, 4376b0 <ferror@plt+0x35970>
  43760c:	tbnz	w0, #1, 438bd8 <ferror@plt+0x36e98>
  437610:	add	x0, x24, x23
  437614:	bl	4319f0 <ferror@plt+0x2fcb0>
  437618:	adrp	x2, 487000 <warn@@Base+0x37640>
  43761c:	mov	x1, x0
  437620:	add	x0, x2, #0x820
  437624:	bl	401cc0 <printf@plt>
  437628:	ldr	x0, [sp, #152]
  43762c:	b	4374a8 <ferror@plt+0x35768>
  437630:	add	x7, x7, #0x2
  437634:	cmp	x19, x7
  437638:	b.hi	438bbc <ferror@plt+0x36e7c>  // b.pmore
  43763c:	cmp	x0, x19
  437640:	mov	x2, #0x0                   	// #0
  437644:	b.cs	437658 <ferror@plt+0x35918>  // b.hs, b.nlast
  437648:	sub	x1, x19, x0
  43764c:	sub	w3, w1, #0x1
  437650:	cmp	w3, #0x7
  437654:	b.ls	438bc0 <ferror@plt+0x36e80>  // b.plast
  437658:	add	x4, x0, #0x1
  43765c:	cmp	w26, #0xa6
  437660:	adrp	x3, 487000 <warn@@Base+0x37640>
  437664:	add	x3, x3, #0x1c0
  437668:	adrp	x1, 487000 <warn@@Base+0x37640>
  43766c:	add	x1, x1, #0x1d8
  437670:	csel	x1, x3, x1, eq  // eq = none
  437674:	adrp	x0, 487000 <warn@@Base+0x37640>
  437678:	add	x0, x0, #0x7f0
  43767c:	str	x4, [sp, #152]
  437680:	bl	401cc0 <printf@plt>
  437684:	ldr	x0, [sp, #152]
  437688:	add	x2, sp, #0xac
  43768c:	mov	x1, x19
  437690:	add	x3, sp, #0xb0
  437694:	bl	4312d0 <ferror@plt+0x2f590>
  437698:	mov	x23, x0
  43769c:	ldp	w2, w0, [sp, #172]
  4376a0:	ldr	x1, [sp, #152]
  4376a4:	add	x1, x1, x2
  4376a8:	str	x1, [sp, #152]
  4376ac:	tbz	w0, #0, 43760c <ferror@plt+0x358cc>
  4376b0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4376b4:	add	x1, x1, #0xe0
  4376b8:	mov	w2, #0x5                   	// #5
  4376bc:	mov	x0, #0x0                   	// #0
  4376c0:	bl	401c70 <dcgettext@plt>
  4376c4:	bl	44f3e8 <error@@Base>
  4376c8:	b	437610 <ferror@plt+0x358d0>
  4376cc:	add	x2, sp, #0xac
  4376d0:	mov	x1, x19
  4376d4:	add	x3, sp, #0xb0
  4376d8:	bl	4312d0 <ferror@plt+0x2f590>
  4376dc:	mov	x28, x0
  4376e0:	ldp	w2, w0, [sp, #172]
  4376e4:	ldr	x1, [sp, #152]
  4376e8:	add	x1, x1, x2
  4376ec:	str	x1, [sp, #152]
  4376f0:	tbnz	w0, #0, 438e54 <ferror@plt+0x37114>
  4376f4:	tbnz	w0, #1, 439208 <ferror@plt+0x374c8>
  4376f8:	adrp	x1, 487000 <warn@@Base+0x37640>
  4376fc:	adrp	x23, 487000 <warn@@Base+0x37640>
  437700:	cmp	w26, #0xa8
  437704:	add	x1, x1, #0x200
  437708:	add	x23, x23, #0x1f0
  43770c:	csel	x23, x23, x1, eq  // eq = none
  437710:	cmp	x28, #0x0
  437714:	add	x0, x28, x24
  437718:	csel	x0, x0, x28, ne  // ne = any
  43771c:	bl	4319f0 <ferror@plt+0x2fcb0>
  437720:	mov	x2, x0
  437724:	mov	x1, x23
  437728:	adrp	x0, 487000 <warn@@Base+0x37640>
  43772c:	add	x0, x0, #0x7f8
  437730:	bl	401cc0 <printf@plt>
  437734:	ldr	x0, [sp, #152]
  437738:	b	4374a8 <ferror@plt+0x35768>
  43773c:	add	x2, sp, #0xac
  437740:	mov	x1, x19
  437744:	add	x3, sp, #0xb0
  437748:	bl	4312d0 <ferror@plt+0x2f590>
  43774c:	mov	x28, x0
  437750:	ldp	w2, w0, [sp, #172]
  437754:	ldr	x1, [sp, #152]
  437758:	add	x1, x1, x2
  43775c:	str	x1, [sp, #152]
  437760:	tbnz	w0, #0, 438d84 <ferror@plt+0x37044>
  437764:	tbnz	w0, #1, 4391ec <ferror@plt+0x374ac>
  437768:	adrp	x1, 487000 <warn@@Base+0x37640>
  43776c:	adrp	x23, 487000 <warn@@Base+0x37640>
  437770:	cmp	w26, #0xa9
  437774:	add	x1, x1, #0x230
  437778:	add	x23, x23, #0x218
  43777c:	b	43770c <ferror@plt+0x359cc>
  437780:	cmn	w25, #0x1
  437784:	b.eq	439378 <ferror@plt+0x37638>  // b.none
  437788:	cmp	w25, #0x2
  43778c:	b.eq	438f04 <ferror@plt+0x371c4>  // b.none
  437790:	ldr	w1, [sp, #108]
  437794:	cmp	w1, #0x8
  437798:	mov	w23, w1
  43779c:	b.hi	4392e4 <ferror@plt+0x375a4>  // b.pmore
  4377a0:	add	x1, x0, x23
  4377a4:	cmp	x19, x1
  4377a8:	b.hi	438fb8 <ferror@plt+0x37278>  // b.pmore
  4377ac:	cmp	x0, x19
  4377b0:	b.cc	438f94 <ferror@plt+0x37254>  // b.lo, b.ul, b.last
  4377b4:	str	xzr, [sp, #136]
  4377b8:	ldr	x0, [sp, #152]
  4377bc:	add	x2, sp, #0xac
  4377c0:	mov	x1, x19
  4377c4:	add	x0, x0, x23
  4377c8:	add	x23, sp, #0xb0
  4377cc:	mov	x3, x23
  4377d0:	str	x0, [sp, #152]
  4377d4:	bl	431238 <ferror@plt+0x2f4f8>
  4377d8:	mov	x28, x0
  4377dc:	ldp	w2, w0, [sp, #172]
  4377e0:	ldr	x1, [sp, #152]
  4377e4:	add	x1, x1, x2
  4377e8:	str	x1, [sp, #152]
  4377ec:	tbnz	w0, #0, 438f70 <ferror@plt+0x37230>
  4377f0:	tbnz	w0, #1, 4392c8 <ferror@plt+0x37588>
  4377f4:	cmp	w26, #0xa0
  4377f8:	adrp	x1, 487000 <warn@@Base+0x37640>
  4377fc:	adrp	x5, 487000 <warn@@Base+0x37640>
  437800:	add	x1, x1, #0x110
  437804:	add	x5, x5, #0xf8
  437808:	ldr	x0, [sp, #136]
  43780c:	csel	x5, x5, x1, eq  // eq = none
  437810:	str	x5, [sp, #144]
  437814:	bl	4319f0 <ferror@plt+0x2fcb0>
  437818:	mov	x6, x0
  43781c:	ldr	w1, [x21, #376]
  437820:	add	x4, x21, #0x180
  437824:	adrp	x3, 45b000 <warn@@Base+0xb640>
  437828:	adrp	x2, 490000 <warn@@Base+0x40640>
  43782c:	add	w0, w1, #0x1
  437830:	add	x3, x3, #0xd18
  437834:	sbfiz	x1, x1, #6, #32
  437838:	and	w0, w0, #0xf
  43783c:	add	x26, x4, x1
  437840:	add	x2, x2, #0xb30
  437844:	adrp	x1, 454000 <warn@@Base+0x4640>
  437848:	add	x1, x1, #0x870
  43784c:	str	x6, [sp, #136]
  437850:	str	w0, [x21, #376]
  437854:	mov	x0, x23
  437858:	bl	401980 <sprintf@plt>
  43785c:	mov	x3, x28
  437860:	mov	x2, x23
  437864:	mov	x1, #0x40                  	// #64
  437868:	mov	x0, x26
  43786c:	bl	4019e0 <snprintf@plt>
  437870:	ldp	x6, x5, [sp, #136]
  437874:	mov	x3, x26
  437878:	adrp	x0, 487000 <warn@@Base+0x37640>
  43787c:	add	x0, x0, #0x7b8
  437880:	mov	x1, x5
  437884:	mov	x2, x6
  437888:	bl	401cc0 <printf@plt>
  43788c:	ldr	x0, [sp, #152]
  437890:	b	4374a8 <ferror@plt+0x35768>
  437894:	add	x2, sp, #0xac
  437898:	mov	x1, x19
  43789c:	add	x3, sp, #0xb0
  4378a0:	bl	4312d0 <ferror@plt+0x2f590>
  4378a4:	mov	x23, x0
  4378a8:	ldp	w2, w0, [sp, #172]
  4378ac:	ldr	x1, [sp, #152]
  4378b0:	add	x1, x1, x2
  4378b4:	str	x1, [sp, #152]
  4378b8:	tbnz	w0, #0, 438e70 <ferror@plt+0x37130>
  4378bc:	tbnz	w0, #1, 4390c8 <ferror@plt+0x37388>
  4378c0:	sub	x1, x19, x1
  4378c4:	adrp	x2, 487000 <warn@@Base+0x37640>
  4378c8:	cmp	x1, x23
  4378cc:	add	x2, x2, #0x130
  4378d0:	csel	x23, x1, x23, ls  // ls = plast
  4378d4:	cmp	w26, #0xa3
  4378d8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4378dc:	add	x1, x0, #0x148
  4378e0:	csel	x1, x2, x1, eq  // eq = none
  4378e4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4378e8:	add	x0, x0, #0x7c8
  4378ec:	bl	401cc0 <printf@plt>
  4378f0:	ldr	w2, [sp, #108]
  4378f4:	mov	x5, x24
  4378f8:	ldr	x6, [sp, #112]
  4378fc:	mov	x4, x23
  437900:	ldr	x0, [sp, #152]
  437904:	mov	w3, w25
  437908:	mov	w1, w22
  43790c:	bl	437300 <ferror@plt+0x355c0>
  437910:	cmp	w0, #0x0
  437914:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  437918:	csinc	w27, w27, wzr, eq  // eq = none
  43791c:	mov	w0, #0x29                  	// #41
  437920:	ldr	x1, [x1, #1160]
  437924:	bl	401990 <putc@plt>
  437928:	ldr	x0, [sp, #152]
  43792c:	add	x0, x0, x23
  437930:	str	x0, [sp, #152]
  437934:	cmp	x0, x19
  437938:	b.hi	4374b0 <ferror@plt+0x35770>  // b.pmore
  43793c:	b	4374a8 <ferror@plt+0x35768>
  437940:	add	x2, sp, #0xac
  437944:	mov	x1, x19
  437948:	add	x3, sp, #0xb0
  43794c:	bl	4312d0 <ferror@plt+0x2f590>
  437950:	mov	x28, x0
  437954:	ldp	w2, w0, [sp, #172]
  437958:	ldr	x1, [sp, #152]
  43795c:	add	x1, x1, x2
  437960:	str	x1, [sp, #152]
  437964:	tbnz	w0, #0, 438dc4 <ferror@plt+0x37084>
  437968:	tbnz	w0, #1, 4390ac <ferror@plt+0x3736c>
  43796c:	cmp	w26, #0xa4
  437970:	adrp	x1, 487000 <warn@@Base+0x37640>
  437974:	add	x1, x1, #0x178
  437978:	adrp	x23, 487000 <warn@@Base+0x37640>
  43797c:	add	x23, x23, #0x160
  437980:	add	x0, x24, x28
  437984:	csel	x23, x23, x1, eq  // eq = none
  437988:	bl	4319f0 <ferror@plt+0x2fcb0>
  43798c:	mov	x2, x0
  437990:	mov	x1, x23
  437994:	adrp	x0, 487000 <warn@@Base+0x37640>
  437998:	add	x0, x0, #0x7d0
  43799c:	bl	401cc0 <printf@plt>
  4379a0:	ldr	x2, [sp, #152]
  4379a4:	add	x0, x2, #0x1
  4379a8:	cmp	x0, x19
  4379ac:	b.cc	4379d4 <ferror@plt+0x35c94>  // b.lo, b.ul, b.last
  4379b0:	cmp	x2, x19
  4379b4:	mov	x1, #0x0                   	// #0
  4379b8:	b.cs	4379f4 <ferror@plt+0x35cb4>  // b.hs, b.nlast
  4379bc:	sub	x3, x19, x2
  4379c0:	sub	w4, w3, #0x1
  4379c4:	cmp	w4, #0x7
  4379c8:	b.hi	4379f4 <ferror@plt+0x35cb4>  // b.pmore
  4379cc:	mov	w1, w3
  4379d0:	b	4379d8 <ferror@plt+0x35c98>
  4379d4:	mov	w1, #0x1                   	// #1
  4379d8:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4379dc:	mov	x0, x2
  4379e0:	ldr	x2, [x3, #920]
  4379e4:	blr	x2
  4379e8:	mov	x1, x0
  4379ec:	ldr	x2, [sp, #152]
  4379f0:	add	x0, x2, #0x1
  4379f4:	mov	x2, x19
  4379f8:	mov	w3, #0x20                  	// #32
  4379fc:	str	x0, [sp, #152]
  437a00:	bl	4321d0 <ferror@plt+0x30490>
  437a04:	str	x0, [sp, #152]
  437a08:	b	4374a8 <ferror@plt+0x35768>
  437a0c:	add	x23, sp, #0xb0
  437a10:	add	x2, sp, #0xac
  437a14:	mov	x1, x19
  437a18:	mov	x3, x23
  437a1c:	bl	431238 <ferror@plt+0x2f4f8>
  437a20:	mov	x28, x0
  437a24:	ldp	w2, w0, [sp, #172]
  437a28:	ldr	x1, [sp, #152]
  437a2c:	add	x1, x1, x2
  437a30:	str	x1, [sp, #152]
  437a34:	tbnz	w0, #0, 438d68 <ferror@plt+0x37028>
  437a38:	tbnz	w0, #1, 439128 <ferror@plt+0x373e8>
  437a3c:	ldr	w0, [x21, #376]
  437a40:	add	x4, x21, #0x180
  437a44:	adrp	x3, 45b000 <warn@@Base+0xb640>
  437a48:	adrp	x2, 490000 <warn@@Base+0x40640>
  437a4c:	add	w5, w0, #0x1
  437a50:	add	x3, x3, #0xd18
  437a54:	and	w5, w5, #0xf
  437a58:	sbfiz	x0, x0, #6, #32
  437a5c:	add	x26, x4, x0
  437a60:	add	x2, x2, #0xb30
  437a64:	mov	x0, x23
  437a68:	adrp	x1, 454000 <warn@@Base+0x4640>
  437a6c:	add	x1, x1, #0x870
  437a70:	str	w5, [x21, #376]
  437a74:	bl	401980 <sprintf@plt>
  437a78:	mov	x3, x28
  437a7c:	mov	x2, x23
  437a80:	mov	x1, #0x40                  	// #64
  437a84:	mov	x0, x26
  437a88:	bl	4019e0 <snprintf@plt>
  437a8c:	mov	x1, x26
  437a90:	adrp	x0, 487000 <warn@@Base+0x37640>
  437a94:	add	x0, x0, #0x340
  437a98:	bl	401cc0 <printf@plt>
  437a9c:	ldr	x0, [sp, #152]
  437aa0:	b	4374a8 <ferror@plt+0x35768>
  437aa4:	adrp	x0, 487000 <warn@@Base+0x37640>
  437aa8:	add	x0, x0, #0x3c8
  437aac:	bl	401cc0 <printf@plt>
  437ab0:	ldr	x0, [sp, #152]
  437ab4:	b	4374a8 <ferror@plt+0x35768>
  437ab8:	add	x7, x7, #0x2
  437abc:	cmp	x19, x7
  437ac0:	b.hi	437ae8 <ferror@plt+0x35da8>  // b.pmore
  437ac4:	cmp	x0, x19
  437ac8:	mov	x1, #0x0                   	// #0
  437acc:	b.cs	437b00 <ferror@plt+0x35dc0>  // b.hs, b.nlast
  437ad0:	sub	x2, x19, x0
  437ad4:	sub	w3, w2, #0x1
  437ad8:	cmp	w3, #0x7
  437adc:	b.hi	437b00 <ferror@plt+0x35dc0>  // b.pmore
  437ae0:	mov	w1, w2
  437ae4:	b	437aec <ferror@plt+0x35dac>
  437ae8:	mov	w1, #0x1                   	// #1
  437aec:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437af0:	ldr	x2, [x2, #920]
  437af4:	blr	x2
  437af8:	mov	x1, x0
  437afc:	ldr	x0, [sp, #152]
  437b00:	add	x2, x0, #0x1
  437b04:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b08:	add	x0, x0, #0x388
  437b0c:	str	x2, [sp, #152]
  437b10:	bl	401cc0 <printf@plt>
  437b14:	ldr	x0, [sp, #152]
  437b18:	b	4374a8 <ferror@plt+0x35768>
  437b1c:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b20:	add	x0, x0, #0x398
  437b24:	bl	401cc0 <printf@plt>
  437b28:	ldr	x0, [sp, #152]
  437b2c:	b	4374a8 <ferror@plt+0x35768>
  437b30:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b34:	add	x0, x0, #0x3a8
  437b38:	bl	401cc0 <printf@plt>
  437b3c:	ldr	x0, [sp, #152]
  437b40:	b	4374a8 <ferror@plt+0x35768>
  437b44:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b48:	add	x0, x0, #0x3b8
  437b4c:	bl	401cc0 <printf@plt>
  437b50:	ldr	x0, [sp, #152]
  437b54:	b	4374a8 <ferror@plt+0x35768>
  437b58:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b5c:	add	x0, x0, #0x368
  437b60:	bl	401cc0 <printf@plt>
  437b64:	ldr	x0, [sp, #152]
  437b68:	b	4374a8 <ferror@plt+0x35768>
  437b6c:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b70:	add	x0, x0, #0x378
  437b74:	bl	401cc0 <printf@plt>
  437b78:	ldr	x0, [sp, #152]
  437b7c:	b	4374a8 <ferror@plt+0x35768>
  437b80:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b84:	add	x0, x0, #0x358
  437b88:	bl	401cc0 <printf@plt>
  437b8c:	ldr	x0, [sp, #152]
  437b90:	b	4374a8 <ferror@plt+0x35768>
  437b94:	adrp	x0, 487000 <warn@@Base+0x37640>
  437b98:	add	x0, x0, #0x408
  437b9c:	bl	401cc0 <printf@plt>
  437ba0:	ldr	x0, [sp, #152]
  437ba4:	b	4374a8 <ferror@plt+0x35768>
  437ba8:	cmp	w22, #0x8
  437bac:	mov	w23, w22
  437bb0:	b.hi	438b70 <ferror@plt+0x36e30>  // b.pmore
  437bb4:	add	x1, x0, x23
  437bb8:	cmp	x19, x1
  437bbc:	b.ls	438bac <ferror@plt+0x36e6c>  // b.plast
  437bc0:	mov	w1, w22
  437bc4:	sub	w2, w1, #0x1
  437bc8:	cmp	w2, #0x7
  437bcc:	b.hi	438bb4 <ferror@plt+0x36e74>  // b.pmore
  437bd0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437bd4:	ldr	x2, [x2, #920]
  437bd8:	blr	x2
  437bdc:	ldr	x1, [sp, #152]
  437be0:	add	x1, x1, x23
  437be4:	str	x1, [sp, #152]
  437be8:	bl	4319f0 <ferror@plt+0x2fcb0>
  437bec:	mov	x1, x0
  437bf0:	adrp	x0, 487000 <warn@@Base+0x37640>
  437bf4:	add	x0, x0, #0x248
  437bf8:	bl	401cc0 <printf@plt>
  437bfc:	ldr	x0, [sp, #152]
  437c00:	b	4374a8 <ferror@plt+0x35768>
  437c04:	adrp	x0, 487000 <warn@@Base+0x37640>
  437c08:	add	x0, x0, #0x258
  437c0c:	bl	401cc0 <printf@plt>
  437c10:	ldr	x0, [sp, #152]
  437c14:	b	4374a8 <ferror@plt+0x35768>
  437c18:	adrp	x0, 487000 <warn@@Base+0x37640>
  437c1c:	add	x0, x0, #0x3e8
  437c20:	bl	401cc0 <printf@plt>
  437c24:	ldr	x0, [sp, #152]
  437c28:	b	4374a8 <ferror@plt+0x35768>
  437c2c:	adrp	x0, 487000 <warn@@Base+0x37640>
  437c30:	add	x0, x0, #0x3f8
  437c34:	bl	401cc0 <printf@plt>
  437c38:	ldr	x0, [sp, #152]
  437c3c:	b	4374a8 <ferror@plt+0x35768>
  437c40:	adrp	x0, 487000 <warn@@Base+0x37640>
  437c44:	add	x0, x0, #0x3d8
  437c48:	bl	401cc0 <printf@plt>
  437c4c:	ldr	x0, [sp, #152]
  437c50:	b	4374a8 <ferror@plt+0x35768>
  437c54:	add	x7, x7, #0x2
  437c58:	cmp	x19, x7
  437c5c:	b.hi	437c84 <ferror@plt+0x35f44>  // b.pmore
  437c60:	cmp	x0, x19
  437c64:	mov	x1, #0x0                   	// #0
  437c68:	b.cs	437c9c <ferror@plt+0x35f5c>  // b.hs, b.nlast
  437c6c:	sub	x2, x19, x0
  437c70:	sub	w3, w2, #0x1
  437c74:	cmp	w3, #0x7
  437c78:	b.hi	437c9c <ferror@plt+0x35f5c>  // b.pmore
  437c7c:	mov	w1, w2
  437c80:	b	437c88 <ferror@plt+0x35f48>
  437c84:	mov	w1, #0x1                   	// #1
  437c88:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437c8c:	ldr	x2, [x2, #920]
  437c90:	blr	x2
  437c94:	mov	x1, x0
  437c98:	ldr	x0, [sp, #152]
  437c9c:	add	x2, x0, #0x1
  437ca0:	adrp	x0, 487000 <warn@@Base+0x37640>
  437ca4:	add	x0, x0, #0x268
  437ca8:	str	x2, [sp, #152]
  437cac:	bl	401cc0 <printf@plt>
  437cb0:	ldr	x0, [sp, #152]
  437cb4:	b	4374a8 <ferror@plt+0x35768>
  437cb8:	adrp	x1, 487000 <warn@@Base+0x37640>
  437cbc:	add	x1, x1, #0x730
  437cc0:	mov	w2, #0x5                   	// #5
  437cc4:	mov	x0, #0x0                   	// #0
  437cc8:	bl	401c70 <dcgettext@plt>
  437ccc:	bl	401cc0 <printf@plt>
  437cd0:	ldr	x0, [sp, #152]
  437cd4:	b	4374a8 <ferror@plt+0x35768>
  437cd8:	adrp	x0, 487000 <warn@@Base+0x37640>
  437cdc:	add	x0, x0, #0x920
  437ce0:	bl	401cc0 <printf@plt>
  437ce4:	ldr	x0, [sp, #152]
  437ce8:	b	4374a8 <ferror@plt+0x35768>
  437cec:	adrp	x0, 487000 <warn@@Base+0x37640>
  437cf0:	add	x0, x0, #0x938
  437cf4:	bl	401cc0 <printf@plt>
  437cf8:	ldr	x0, [sp, #152]
  437cfc:	b	4374a8 <ferror@plt+0x35768>
  437d00:	adrp	x0, 487000 <warn@@Base+0x37640>
  437d04:	add	x0, x0, #0x760
  437d08:	bl	401cc0 <printf@plt>
  437d0c:	ldr	x0, [sp, #152]
  437d10:	b	4374a8 <ferror@plt+0x35768>
  437d14:	cmp	x0, x19
  437d18:	mov	w28, #0x0                   	// #0
  437d1c:	b.cs	437d2c <ferror@plt+0x35fec>  // b.hs, b.nlast
  437d20:	add	x0, x7, #0x2
  437d24:	str	x0, [sp, #152]
  437d28:	ldrb	w28, [x7, #1]
  437d2c:	ldr	x0, [sp, #112]
  437d30:	mov	x4, x19
  437d34:	mov	w1, w28
  437d38:	add	x3, x0, #0x28
  437d3c:	add	x2, x0, #0x20
  437d40:	add	x0, sp, #0x98
  437d44:	bl	430a60 <ferror@plt+0x2ed20>
  437d48:	mov	w1, w28
  437d4c:	mov	x23, x0
  437d50:	adrp	x0, 487000 <warn@@Base+0x37640>
  437d54:	add	x0, x0, #0x778
  437d58:	bl	401cc0 <printf@plt>
  437d5c:	add	x28, x21, #0x180
  437d60:	ldr	w0, [x21, #376]
  437d64:	add	w1, w0, #0x1
  437d68:	and	w1, w1, #0xf
  437d6c:	str	w1, [x21, #376]
  437d70:	sbfiz	x0, x0, #6, #32
  437d74:	add	x28, x28, x0
  437d78:	cbnz	w22, 438da0 <ferror@plt+0x37060>
  437d7c:	add	x0, sp, #0xb0
  437d80:	adrp	x2, 490000 <warn@@Base+0x40640>
  437d84:	adrp	x1, 486000 <warn@@Base+0x36640>
  437d88:	add	x2, x2, #0xb30
  437d8c:	add	x1, x1, #0x280
  437d90:	bl	401980 <sprintf@plt>
  437d94:	mov	x3, x23
  437d98:	add	x2, sp, #0xb0
  437d9c:	mov	x0, x28
  437da0:	mov	x1, #0x40                  	// #64
  437da4:	bl	4019e0 <snprintf@plt>
  437da8:	mov	x1, x28
  437dac:	adrp	x0, 487000 <warn@@Base+0x37640>
  437db0:	add	x0, x0, #0x6f8
  437db4:	bl	401cc0 <printf@plt>
  437db8:	ldr	x0, [sp, #152]
  437dbc:	b	4374a8 <ferror@plt+0x35768>
  437dc0:	add	x7, x7, #0x5
  437dc4:	cmp	x19, x7
  437dc8:	b.hi	437df0 <ferror@plt+0x360b0>  // b.pmore
  437dcc:	cmp	x0, x19
  437dd0:	mov	x1, #0x0                   	// #0
  437dd4:	b.cs	437e08 <ferror@plt+0x360c8>  // b.hs, b.nlast
  437dd8:	sub	x2, x19, x0
  437ddc:	sub	w3, w2, #0x1
  437de0:	cmp	w3, #0x7
  437de4:	b.hi	437e08 <ferror@plt+0x360c8>  // b.pmore
  437de8:	mov	w1, w2
  437dec:	b	437df4 <ferror@plt+0x360b4>
  437df0:	mov	w1, #0x4                   	// #4
  437df4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437df8:	ldr	x2, [x2, #920]
  437dfc:	blr	x2
  437e00:	mov	x1, x0
  437e04:	ldr	x0, [sp, #152]
  437e08:	add	x2, x0, #0x4
  437e0c:	adrp	x0, 487000 <warn@@Base+0x37640>
  437e10:	add	x0, x0, #0x2f8
  437e14:	str	x2, [sp, #152]
  437e18:	bl	401cc0 <printf@plt>
  437e1c:	ldr	x0, [sp, #152]
  437e20:	add	x2, x0, #0x4
  437e24:	cmp	x2, x19
  437e28:	b.cc	437e50 <ferror@plt+0x36110>  // b.lo, b.ul, b.last
  437e2c:	cmp	x0, x19
  437e30:	mov	x1, #0x0                   	// #0
  437e34:	b.cs	437e6c <ferror@plt+0x3612c>  // b.hs, b.nlast
  437e38:	sub	x3, x19, x0
  437e3c:	sub	w4, w3, #0x1
  437e40:	cmp	w4, #0x7
  437e44:	b.hi	437e6c <ferror@plt+0x3612c>  // b.pmore
  437e48:	mov	w1, w3
  437e4c:	b	437e54 <ferror@plt+0x36114>
  437e50:	mov	w1, #0x4                   	// #4
  437e54:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437e58:	ldr	x2, [x2, #920]
  437e5c:	blr	x2
  437e60:	mov	x1, x0
  437e64:	ldr	x2, [sp, #152]
  437e68:	add	x2, x2, #0x4
  437e6c:	adrp	x0, 45e000 <warn@@Base+0xe640>
  437e70:	add	x0, x0, #0xc00
  437e74:	str	x2, [sp, #152]
  437e78:	bl	401cc0 <printf@plt>
  437e7c:	ldr	x0, [sp, #152]
  437e80:	b	4374a8 <ferror@plt+0x35768>
  437e84:	add	x7, x7, #0x2
  437e88:	cmp	x19, x7
  437e8c:	b.hi	4389d4 <ferror@plt+0x36c94>  // b.pmore
  437e90:	cmp	x0, x19
  437e94:	mov	x1, #0x0                   	// #0
  437e98:	b.cs	4389e4 <ferror@plt+0x36ca4>  // b.hs, b.nlast
  437e9c:	cmp	w19, w0
  437ea0:	sub	x2, x19, x0
  437ea4:	b.eq	4389e4 <ferror@plt+0x36ca4>  // b.none
  437ea8:	mov	w1, w2
  437eac:	b	4389d8 <ferror@plt+0x36c98>
  437eb0:	add	x7, x7, #0x3
  437eb4:	cmp	x19, x7
  437eb8:	b.hi	437ee0 <ferror@plt+0x361a0>  // b.pmore
  437ebc:	cmp	x0, x19
  437ec0:	mov	x1, #0x0                   	// #0
  437ec4:	b.cs	437ef8 <ferror@plt+0x361b8>  // b.hs, b.nlast
  437ec8:	sub	x2, x19, x0
  437ecc:	sub	w3, w2, #0x1
  437ed0:	cmp	w3, #0x7
  437ed4:	b.hi	437ef8 <ferror@plt+0x361b8>  // b.pmore
  437ed8:	mov	w1, w2
  437edc:	b	437ee4 <ferror@plt+0x361a4>
  437ee0:	mov	w1, #0x2                   	// #2
  437ee4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437ee8:	ldr	x2, [x2, #920]
  437eec:	blr	x2
  437ef0:	mov	x1, x0
  437ef4:	ldr	x0, [sp, #152]
  437ef8:	add	x2, x0, #0x2
  437efc:	adrp	x0, 487000 <warn@@Base+0x37640>
  437f00:	add	x0, x0, #0x298
  437f04:	str	x2, [sp, #152]
  437f08:	bl	401cc0 <printf@plt>
  437f0c:	ldr	x0, [sp, #152]
  437f10:	b	4374a8 <ferror@plt+0x35768>
  437f14:	add	x7, x7, #0x3
  437f18:	cmp	x19, x7
  437f1c:	b.hi	438a00 <ferror@plt+0x36cc0>  // b.pmore
  437f20:	cmp	x0, x19
  437f24:	mov	x1, #0x0                   	// #0
  437f28:	b.cs	438a10 <ferror@plt+0x36cd0>  // b.hs, b.nlast
  437f2c:	cmp	w19, w0
  437f30:	sub	x2, x19, x0
  437f34:	b.eq	438a10 <ferror@plt+0x36cd0>  // b.none
  437f38:	mov	w1, w2
  437f3c:	b	438a04 <ferror@plt+0x36cc4>
  437f40:	add	x7, x7, #0x5
  437f44:	cmp	x19, x7
  437f48:	b.hi	437f70 <ferror@plt+0x36230>  // b.pmore
  437f4c:	cmp	x0, x19
  437f50:	mov	x1, #0x0                   	// #0
  437f54:	b.cs	437f88 <ferror@plt+0x36248>  // b.hs, b.nlast
  437f58:	sub	x2, x19, x0
  437f5c:	sub	w3, w2, #0x1
  437f60:	cmp	w3, #0x7
  437f64:	b.hi	437f88 <ferror@plt+0x36248>  // b.pmore
  437f68:	mov	w1, w2
  437f6c:	b	437f74 <ferror@plt+0x36234>
  437f70:	mov	w1, #0x4                   	// #4
  437f74:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  437f78:	ldr	x2, [x2, #920]
  437f7c:	blr	x2
  437f80:	mov	x1, x0
  437f84:	ldr	x0, [sp, #152]
  437f88:	add	x2, x0, #0x4
  437f8c:	adrp	x0, 487000 <warn@@Base+0x37640>
  437f90:	add	x0, x0, #0x2c8
  437f94:	str	x2, [sp, #152]
  437f98:	bl	401cc0 <printf@plt>
  437f9c:	ldr	x0, [sp, #152]
  437fa0:	b	4374a8 <ferror@plt+0x35768>
  437fa4:	add	x7, x7, #0x5
  437fa8:	cmp	x19, x7
  437fac:	b.hi	438a90 <ferror@plt+0x36d50>  // b.pmore
  437fb0:	cmp	x0, x19
  437fb4:	mov	x1, #0x0                   	// #0
  437fb8:	b.cs	438aa0 <ferror@plt+0x36d60>  // b.hs, b.nlast
  437fbc:	cmp	w19, w0
  437fc0:	sub	x2, x19, x0
  437fc4:	b.eq	438aa0 <ferror@plt+0x36d60>  // b.none
  437fc8:	mov	w1, w2
  437fcc:	b	438a94 <ferror@plt+0x36d54>
  437fd0:	adrp	x0, 487000 <warn@@Base+0x37640>
  437fd4:	add	x0, x0, #0x948
  437fd8:	bl	401cc0 <printf@plt>
  437fdc:	ldr	x0, [sp, #152]
  437fe0:	b	4374a8 <ferror@plt+0x35768>
  437fe4:	add	x7, x7, #0x5
  437fe8:	cmp	x19, x7
  437fec:	b.hi	438014 <ferror@plt+0x362d4>  // b.pmore
  437ff0:	cmp	x0, x19
  437ff4:	mov	x1, x24
  437ff8:	b.cs	43802c <ferror@plt+0x362ec>  // b.hs, b.nlast
  437ffc:	sub	x2, x19, x0
  438000:	sub	w3, w2, #0x1
  438004:	cmp	w3, #0x7
  438008:	b.hi	43802c <ferror@plt+0x362ec>  // b.pmore
  43800c:	mov	w1, w2
  438010:	b	438018 <ferror@plt+0x362d8>
  438014:	mov	w1, #0x4                   	// #4
  438018:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43801c:	ldr	x2, [x2, #920]
  438020:	blr	x2
  438024:	add	x1, x0, x24
  438028:	ldr	x0, [sp, #152]
  43802c:	add	x2, x0, #0x4
  438030:	mov	x0, x1
  438034:	str	x2, [sp, #152]
  438038:	bl	4319f0 <ferror@plt+0x2fcb0>
  43803c:	mov	x1, x0
  438040:	adrp	x2, 487000 <warn@@Base+0x37640>
  438044:	add	x0, x2, #0x808
  438048:	bl	401cc0 <printf@plt>
  43804c:	ldr	x0, [sp, #152]
  438050:	b	4374a8 <ferror@plt+0x35768>
  438054:	add	x2, sp, #0xac
  438058:	mov	x1, x19
  43805c:	add	x3, sp, #0xb0
  438060:	bl	4312d0 <ferror@plt+0x2f590>
  438064:	mov	x23, x0
  438068:	ldp	w2, w0, [sp, #172]
  43806c:	ldr	x1, [sp, #152]
  438070:	add	x1, x1, x2
  438074:	str	x1, [sp, #152]
  438078:	tbnz	w0, #0, 438e90 <ferror@plt+0x37150>
  43807c:	tbnz	w0, #1, 43910c <ferror@plt+0x373cc>
  438080:	mov	x0, x23
  438084:	bl	4319f0 <ferror@plt+0x2fcb0>
  438088:	adrp	x2, 487000 <warn@@Base+0x37640>
  43808c:	mov	x1, x0
  438090:	add	x0, x2, #0x828
  438094:	bl	401cc0 <printf@plt>
  438098:	ldr	x0, [sp, #152]
  43809c:	b	4374a8 <ferror@plt+0x35768>
  4380a0:	add	x2, sp, #0xac
  4380a4:	mov	x1, x19
  4380a8:	add	x3, sp, #0xb0
  4380ac:	bl	4312d0 <ferror@plt+0x2f590>
  4380b0:	mov	x23, x0
  4380b4:	ldp	w2, w0, [sp, #172]
  4380b8:	ldr	x1, [sp, #152]
  4380bc:	add	x1, x1, x2
  4380c0:	str	x1, [sp, #152]
  4380c4:	tbnz	w0, #0, 438cf8 <ferror@plt+0x36fb8>
  4380c8:	tbnz	w0, #1, 4390f0 <ferror@plt+0x373b0>
  4380cc:	mov	x0, x23
  4380d0:	bl	4319f0 <ferror@plt+0x2fcb0>
  4380d4:	adrp	x2, 487000 <warn@@Base+0x37640>
  4380d8:	mov	x1, x0
  4380dc:	add	x0, x2, #0x848
  4380e0:	bl	401cc0 <printf@plt>
  4380e4:	ldr	x0, [sp, #152]
  4380e8:	b	4374a8 <ferror@plt+0x35768>
  4380ec:	adrp	x0, 487000 <warn@@Base+0x37640>
  4380f0:	add	x0, x0, #0x458
  4380f4:	bl	401cc0 <printf@plt>
  4380f8:	ldr	x0, [sp, #152]
  4380fc:	b	4374a8 <ferror@plt+0x35768>
  438100:	add	x7, x7, #0x2
  438104:	cmp	x19, x7
  438108:	b.hi	438130 <ferror@plt+0x363f0>  // b.pmore
  43810c:	cmp	x0, x19
  438110:	mov	x1, #0x0                   	// #0
  438114:	b.cs	438148 <ferror@plt+0x36408>  // b.hs, b.nlast
  438118:	sub	x2, x19, x0
  43811c:	sub	w3, w2, #0x1
  438120:	cmp	w3, #0x7
  438124:	b.hi	438148 <ferror@plt+0x36408>  // b.pmore
  438128:	mov	w1, w2
  43812c:	b	438134 <ferror@plt+0x363f4>
  438130:	mov	w1, #0x1                   	// #1
  438134:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  438138:	ldr	x2, [x2, #920]
  43813c:	blr	x2
  438140:	mov	x1, x0
  438144:	ldr	x0, [sp, #152]
  438148:	add	x2, x0, #0x1
  43814c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438150:	add	x0, x0, #0x5d0
  438154:	str	x2, [sp, #152]
  438158:	bl	401cc0 <printf@plt>
  43815c:	ldr	x0, [sp, #152]
  438160:	b	4374a8 <ferror@plt+0x35768>
  438164:	add	x7, x7, #0x2
  438168:	cmp	x19, x7
  43816c:	b.hi	438194 <ferror@plt+0x36454>  // b.pmore
  438170:	cmp	x0, x19
  438174:	mov	x1, #0x0                   	// #0
  438178:	b.cs	4381ac <ferror@plt+0x3646c>  // b.hs, b.nlast
  43817c:	sub	x2, x19, x0
  438180:	sub	w3, w2, #0x1
  438184:	cmp	w3, #0x7
  438188:	b.hi	4381ac <ferror@plt+0x3646c>  // b.pmore
  43818c:	mov	w1, w2
  438190:	b	438198 <ferror@plt+0x36458>
  438194:	mov	w1, #0x1                   	// #1
  438198:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43819c:	ldr	x2, [x2, #920]
  4381a0:	blr	x2
  4381a4:	mov	x1, x0
  4381a8:	ldr	x0, [sp, #152]
  4381ac:	add	x2, x0, #0x1
  4381b0:	adrp	x0, 487000 <warn@@Base+0x37640>
  4381b4:	add	x0, x0, #0x5e8
  4381b8:	str	x2, [sp, #152]
  4381bc:	bl	401cc0 <printf@plt>
  4381c0:	ldr	x0, [sp, #152]
  4381c4:	b	4374a8 <ferror@plt+0x35768>
  4381c8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4381cc:	add	x0, x0, #0x600
  4381d0:	bl	401cc0 <printf@plt>
  4381d4:	ldr	x0, [sp, #152]
  4381d8:	b	4374a8 <ferror@plt+0x35768>
  4381dc:	adrp	x0, 487000 <warn@@Base+0x37640>
  4381e0:	add	x0, x0, #0x610
  4381e4:	bl	401cc0 <printf@plt>
  4381e8:	ldr	x0, [sp, #152]
  4381ec:	b	4374a8 <ferror@plt+0x35768>
  4381f0:	add	x7, x7, #0x3
  4381f4:	cmp	x19, x7
  4381f8:	b.hi	438abc <ferror@plt+0x36d7c>  // b.pmore
  4381fc:	cmp	x0, x19
  438200:	mov	x1, x24
  438204:	b.cs	438acc <ferror@plt+0x36d8c>  // b.hs, b.nlast
  438208:	cmp	w19, w0
  43820c:	sub	x2, x19, x0
  438210:	b.eq	438acc <ferror@plt+0x36d8c>  // b.none
  438214:	mov	w1, w2
  438218:	b	438ac0 <ferror@plt+0x36d80>
  43821c:	add	x7, x7, #0x5
  438220:	cmp	x19, x7
  438224:	b.hi	438a2c <ferror@plt+0x36cec>  // b.pmore
  438228:	cmp	x0, x19
  43822c:	mov	x1, x24
  438230:	b.cs	438a3c <ferror@plt+0x36cfc>  // b.hs, b.nlast
  438234:	cmp	w19, w0
  438238:	sub	x2, x19, x0
  43823c:	b.eq	438a3c <ferror@plt+0x36cfc>  // b.none
  438240:	mov	w1, w2
  438244:	b	438a30 <ferror@plt+0x36cf0>
  438248:	add	x7, x7, #0x5
  43824c:	cmp	x19, x7
  438250:	b.hi	438cac <ferror@plt+0x36f6c>  // b.pmore
  438254:	cmp	x0, x19
  438258:	mov	x1, #0x0                   	// #0
  43825c:	b.cs	438270 <ferror@plt+0x36530>  // b.hs, b.nlast
  438260:	cmp	w19, w0
  438264:	sub	x2, x19, x0
  438268:	b.ne	438fc8 <ferror@plt+0x37288>  // b.any
  43826c:	nop
  438270:	add	x2, x0, #0x4
  438274:	adrp	x0, 487000 <warn@@Base+0x37640>
  438278:	add	x0, x0, #0x310
  43827c:	str	x2, [sp, #152]
  438280:	bl	401cc0 <printf@plt>
  438284:	ldr	x0, [sp, #152]
  438288:	add	x2, x0, #0x4
  43828c:	cmp	x2, x19
  438290:	b.cc	438a64 <ferror@plt+0x36d24>  // b.lo, b.ul, b.last
  438294:	cmp	x0, x19
  438298:	mov	x1, #0x0                   	// #0
  43829c:	b.cs	438a78 <ferror@plt+0x36d38>  // b.hs, b.nlast
  4382a0:	cmp	w19, w0
  4382a4:	sub	x3, x19, x0
  4382a8:	b.eq	438a78 <ferror@plt+0x36d38>  // b.none
  4382ac:	mov	w1, w3
  4382b0:	b	438a68 <ferror@plt+0x36d28>
  4382b4:	add	x2, sp, #0xac
  4382b8:	mov	x1, x19
  4382bc:	add	x3, sp, #0xb0
  4382c0:	bl	4312d0 <ferror@plt+0x2f590>
  4382c4:	mov	x23, x0
  4382c8:	ldp	w2, w0, [sp, #172]
  4382cc:	ldr	x1, [sp, #152]
  4382d0:	add	x1, x1, x2
  4382d4:	str	x1, [sp, #152]
  4382d8:	tbnz	w0, #0, 438eac <ferror@plt+0x3716c>
  4382dc:	tbnz	w0, #1, 4390d4 <ferror@plt+0x37394>
  4382e0:	mov	x0, x23
  4382e4:	bl	4313c0 <ferror@plt+0x2f680>
  4382e8:	adrp	x2, 487000 <warn@@Base+0x37640>
  4382ec:	mov	x1, x0
  4382f0:	add	x0, x2, #0x328
  4382f4:	bl	401cc0 <printf@plt>
  4382f8:	ldr	x0, [sp, #152]
  4382fc:	b	4374a8 <ferror@plt+0x35768>
  438300:	add	x2, sp, #0xac
  438304:	mov	x1, x19
  438308:	add	x3, sp, #0xb0
  43830c:	bl	4312d0 <ferror@plt+0x2f590>
  438310:	mov	x23, x0
  438314:	ldp	w2, w0, [sp, #172]
  438318:	ldr	x1, [sp, #152]
  43831c:	add	x1, x1, x2
  438320:	str	x1, [sp, #152]
  438324:	tbnz	w0, #0, 438cdc <ferror@plt+0x36f9c>
  438328:	tbnz	w0, #1, 439268 <ferror@plt+0x37528>
  43832c:	mov	x0, x23
  438330:	bl	4313c0 <ferror@plt+0x2f680>
  438334:	ldr	x1, [x21, #1616]
  438338:	mov	x28, x0
  43833c:	cbz	x1, 438c88 <ferror@plt+0x36f48>
  438340:	mov	w0, w23
  438344:	blr	x1
  438348:	mov	x2, x0
  43834c:	cbz	x0, 438c88 <ferror@plt+0x36f48>
  438350:	mov	x1, x28
  438354:	adrp	x0, 487000 <warn@@Base+0x37640>
  438358:	add	x0, x0, #0x580
  43835c:	bl	401cc0 <printf@plt>
  438360:	ldr	x0, [sp, #152]
  438364:	b	4374a8 <ferror@plt+0x35768>
  438368:	adrp	x0, 487000 <warn@@Base+0x37640>
  43836c:	add	x0, x0, #0x4e0
  438370:	bl	401cc0 <printf@plt>
  438374:	ldr	x0, [sp, #152]
  438378:	b	4374a8 <ferror@plt+0x35768>
  43837c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438380:	add	x0, x0, #0x4f0
  438384:	bl	401cc0 <printf@plt>
  438388:	ldr	x0, [sp, #152]
  43838c:	b	4374a8 <ferror@plt+0x35768>
  438390:	adrp	x0, 487000 <warn@@Base+0x37640>
  438394:	add	x0, x0, #0x6b0
  438398:	bl	401cc0 <printf@plt>
  43839c:	ldr	x0, [sp, #152]
  4383a0:	b	4374a8 <ferror@plt+0x35768>
  4383a4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4383a8:	add	x0, x0, #0x6c8
  4383ac:	bl	401cc0 <printf@plt>
  4383b0:	add	x23, sp, #0xb0
  4383b4:	ldr	x0, [sp, #152]
  4383b8:	add	x28, sp, #0xac
  4383bc:	mov	x2, x28
  4383c0:	mov	x1, x19
  4383c4:	mov	x3, x23
  4383c8:	bl	4312d0 <ferror@plt+0x2f590>
  4383cc:	str	x0, [sp, #136]
  4383d0:	ldr	x1, [sp, #152]
  4383d4:	ldr	w2, [sp, #172]
  4383d8:	ldr	w0, [sp, #176]
  4383dc:	add	x1, x1, x2
  4383e0:	str	x1, [sp, #152]
  4383e4:	tbnz	w0, #0, 438e1c <ferror@plt+0x370dc>
  4383e8:	tbnz	w0, #1, 43924c <ferror@plt+0x3750c>
  4383ec:	mov	w2, #0x5                   	// #5
  4383f0:	adrp	x1, 487000 <warn@@Base+0x37640>
  4383f4:	mov	x0, #0x0                   	// #0
  4383f8:	add	x1, x1, #0x6e0
  4383fc:	bl	401c70 <dcgettext@plt>
  438400:	mov	x26, x0
  438404:	ldr	x0, [sp, #136]
  438408:	bl	4313c0 <ferror@plt+0x2f680>
  43840c:	mov	x1, x0
  438410:	mov	x0, x26
  438414:	bl	401cc0 <printf@plt>
  438418:	ldr	x0, [sp, #152]
  43841c:	mov	x3, x23
  438420:	mov	x2, x28
  438424:	mov	x1, x19
  438428:	bl	4312d0 <ferror@plt+0x2f590>
  43842c:	mov	x23, x0
  438430:	ldp	w2, w0, [sp, #172]
  438434:	ldr	x1, [sp, #152]
  438438:	add	x1, x1, x2
  43843c:	str	x1, [sp, #152]
  438440:	tbnz	w0, #0, 438e00 <ferror@plt+0x370c0>
  438444:	tbnz	w0, #1, 439230 <ferror@plt+0x374f0>
  438448:	adrp	x1, 487000 <warn@@Base+0x37640>
  43844c:	add	x1, x1, #0x6f0
  438450:	mov	w2, #0x5                   	// #5
  438454:	mov	x0, #0x0                   	// #0
  438458:	bl	401c70 <dcgettext@plt>
  43845c:	mov	x28, x0
  438460:	mov	x0, x23
  438464:	bl	4313c0 <ferror@plt+0x2f680>
  438468:	mov	x1, x0
  43846c:	mov	x0, x28
  438470:	bl	401cc0 <printf@plt>
  438474:	ldr	x0, [sp, #152]
  438478:	b	4374a8 <ferror@plt+0x35768>
  43847c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438480:	add	x0, x0, #0x718
  438484:	bl	401cc0 <printf@plt>
  438488:	ldr	x0, [sp, #152]
  43848c:	add	x2, sp, #0xac
  438490:	mov	x1, x19
  438494:	add	x3, sp, #0xb0
  438498:	bl	4312d0 <ferror@plt+0x2f590>
  43849c:	mov	x23, x0
  4384a0:	ldp	w0, w1, [sp, #172]
  4384a4:	ldr	x2, [sp, #152]
  4384a8:	add	x0, x2, x0
  4384ac:	str	x0, [sp, #152]
  4384b0:	tbnz	w1, #0, 438de0 <ferror@plt+0x370a0>
  4384b4:	tbnz	w1, #1, 439224 <ferror@plt+0x374e4>
  4384b8:	mov	x1, x23
  4384bc:	mov	x2, x19
  4384c0:	mov	w3, #0x20                  	// #32
  4384c4:	bl	4321d0 <ferror@plt+0x30490>
  4384c8:	str	x0, [sp, #152]
  4384cc:	b	4374a8 <ferror@plt+0x35768>
  4384d0:	adrp	x0, 487000 <warn@@Base+0x37640>
  4384d4:	add	x0, x0, #0x700
  4384d8:	bl	401cc0 <printf@plt>
  4384dc:	ldr	x0, [sp, #152]
  4384e0:	b	4374a8 <ferror@plt+0x35768>
  4384e4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4384e8:	add	x0, x0, #0x418
  4384ec:	bl	401cc0 <printf@plt>
  4384f0:	ldr	x0, [sp, #152]
  4384f4:	b	4374a8 <ferror@plt+0x35768>
  4384f8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4384fc:	add	x0, x0, #0x428
  438500:	bl	401cc0 <printf@plt>
  438504:	ldr	x0, [sp, #152]
  438508:	b	4374a8 <ferror@plt+0x35768>
  43850c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438510:	add	x0, x0, #0x438
  438514:	bl	401cc0 <printf@plt>
  438518:	ldr	x0, [sp, #152]
  43851c:	b	4374a8 <ferror@plt+0x35768>
  438520:	adrp	x0, 487000 <warn@@Base+0x37640>
  438524:	add	x0, x0, #0x448
  438528:	bl	401cc0 <printf@plt>
  43852c:	ldr	x0, [sp, #152]
  438530:	b	4374a8 <ferror@plt+0x35768>
  438534:	cmn	w25, #0x1
  438538:	b.eq	4393b8 <ferror@plt+0x37678>  // b.none
  43853c:	cmp	w25, #0x2
  438540:	b.eq	438ee4 <ferror@plt+0x371a4>  // b.none
  438544:	ldr	w1, [sp, #108]
  438548:	cmp	w1, #0x8
  43854c:	mov	w23, w1
  438550:	b.hi	439310 <ferror@plt+0x375d0>  // b.pmore
  438554:	add	x1, x0, x23
  438558:	cmp	x19, x1
  43855c:	b.hi	438fc0 <ferror@plt+0x37280>  // b.pmore
  438560:	cmp	x19, x0
  438564:	b.ls	438588 <ferror@plt+0x36848>  // b.plast
  438568:	sub	w1, w19, w0
  43856c:	sub	w2, w1, #0x1
  438570:	cmp	w2, #0x7
  438574:	b.hi	438588 <ferror@plt+0x36848>  // b.pmore
  438578:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43857c:	ldr	x2, [x2, #920]
  438580:	blr	x2
  438584:	b	43858c <ferror@plt+0x3684c>
  438588:	mov	x0, #0x0                   	// #0
  43858c:	ldr	x1, [sp, #152]
  438590:	add	x1, x1, x23
  438594:	str	x1, [sp, #152]
  438598:	bl	4319f0 <ferror@plt+0x2fcb0>
  43859c:	mov	x1, x0
  4385a0:	adrp	x2, 487000 <warn@@Base+0x37640>
  4385a4:	add	x0, x2, #0x680
  4385a8:	bl	401cc0 <printf@plt>
  4385ac:	ldr	x0, [sp, #152]
  4385b0:	b	4374a8 <ferror@plt+0x35768>
  4385b4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4385b8:	add	x0, x0, #0x698
  4385bc:	bl	401cc0 <printf@plt>
  4385c0:	ldr	x0, [sp, #152]
  4385c4:	b	4374a8 <ferror@plt+0x35768>
  4385c8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4385cc:	add	x0, x0, #0x520
  4385d0:	bl	401cc0 <printf@plt>
  4385d4:	ldr	x0, [sp, #152]
  4385d8:	b	4374a8 <ferror@plt+0x35768>
  4385dc:	add	x7, x7, #0x3
  4385e0:	cmp	x19, x7
  4385e4:	b.hi	438af4 <ferror@plt+0x36db4>  // b.pmore
  4385e8:	cmp	x0, x19
  4385ec:	mov	x1, #0x0                   	// #0
  4385f0:	b.cs	438b04 <ferror@plt+0x36dc4>  // b.hs, b.nlast
  4385f4:	cmp	w19, w0
  4385f8:	sub	x2, x19, x0
  4385fc:	b.eq	438b04 <ferror@plt+0x36dc4>  // b.none
  438600:	mov	w1, w2
  438604:	b	438af8 <ferror@plt+0x36db8>
  438608:	cmn	w25, #0x1
  43860c:	b.eq	439350 <ferror@plt+0x37610>  // b.none
  438610:	cmp	w25, #0x2
  438614:	b.eq	438f24 <ferror@plt+0x371e4>  // b.none
  438618:	ldr	w1, [sp, #108]
  43861c:	cmp	w1, #0x8
  438620:	mov	w23, w1
  438624:	b.hi	439284 <ferror@plt+0x37544>  // b.pmore
  438628:	add	x1, x0, x23
  43862c:	cmp	x19, x1
  438630:	b.hi	438b20 <ferror@plt+0x36de0>  // b.pmore
  438634:	sub	w3, w19, w0
  438638:	cmp	x19, x0
  43863c:	mov	x2, #0x0                   	// #0
  438640:	b.hi	438b24 <ferror@plt+0x36de4>  // b.pmore
  438644:	add	x1, x0, x23
  438648:	str	x1, [sp, #152]
  43864c:	mov	x0, x2
  438650:	bl	4319f0 <ferror@plt+0x2fcb0>
  438654:	adrp	x2, 487000 <warn@@Base+0x37640>
  438658:	mov	x1, x0
  43865c:	add	x0, x2, #0x898
  438660:	bl	401cc0 <printf@plt>
  438664:	ldr	x0, [sp, #152]
  438668:	b	4374a8 <ferror@plt+0x35768>
  43866c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438670:	add	x0, x0, #0x4a0
  438674:	bl	401cc0 <printf@plt>
  438678:	ldr	x0, [sp, #152]
  43867c:	b	4374a8 <ferror@plt+0x35768>
  438680:	adrp	x0, 487000 <warn@@Base+0x37640>
  438684:	add	x0, x0, #0x4b0
  438688:	bl	401cc0 <printf@plt>
  43868c:	ldr	x0, [sp, #152]
  438690:	b	4374a8 <ferror@plt+0x35768>
  438694:	add	x23, sp, #0xb0
  438698:	add	x28, sp, #0xac
  43869c:	mov	x2, x28
  4386a0:	mov	x1, x19
  4386a4:	mov	x3, x23
  4386a8:	bl	4312d0 <ferror@plt+0x2f590>
  4386ac:	mov	x26, x0
  4386b0:	ldp	w0, w2, [sp, #172]
  4386b4:	ldr	x1, [sp, #152]
  4386b8:	add	x0, x1, x0
  4386bc:	str	x0, [sp, #152]
  4386c0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4386c4:	add	x1, x1, #0xe0
  4386c8:	tbnz	w2, #0, 438b58 <ferror@plt+0x36e18>
  4386cc:	tbnz	w2, #1, 438b50 <ferror@plt+0x36e10>
  4386d0:	mov	x2, x28
  4386d4:	mov	x1, x19
  4386d8:	mov	x3, x23
  4386dc:	bl	431238 <ferror@plt+0x2f4f8>
  4386e0:	mov	x28, x0
  4386e4:	ldp	w2, w0, [sp, #172]
  4386e8:	ldr	x1, [sp, #152]
  4386ec:	add	x1, x1, x2
  4386f0:	str	x1, [sp, #152]
  4386f4:	tbnz	w0, #0, 438d4c <ferror@plt+0x3700c>
  4386f8:	tbnz	w0, #1, 4391b4 <ferror@plt+0x37474>
  4386fc:	mov	x0, x26
  438700:	bl	4313c0 <ferror@plt+0x2f680>
  438704:	ldr	x1, [x21, #1616]
  438708:	str	x0, [sp, #136]
  43870c:	cbz	x1, 438c3c <ferror@plt+0x36efc>
  438710:	mov	w0, w26
  438714:	blr	x1
  438718:	mov	x5, x0
  43871c:	cbz	x0, 438c3c <ferror@plt+0x36efc>
  438720:	ldr	w1, [x21, #376]
  438724:	add	x4, x21, #0x180
  438728:	adrp	x3, 45b000 <warn@@Base+0xb640>
  43872c:	adrp	x2, 490000 <warn@@Base+0x40640>
  438730:	add	w0, w1, #0x1
  438734:	add	x3, x3, #0xd18
  438738:	sbfiz	x1, x1, #6, #32
  43873c:	and	w0, w0, #0xf
  438740:	add	x26, x4, x1
  438744:	add	x2, x2, #0xb30
  438748:	adrp	x1, 454000 <warn@@Base+0x4640>
  43874c:	add	x1, x1, #0x870
  438750:	str	x5, [sp, #144]
  438754:	str	w0, [x21, #376]
  438758:	mov	x0, x23
  43875c:	bl	401980 <sprintf@plt>
  438760:	mov	x3, x28
  438764:	mov	x2, x23
  438768:	mov	x1, #0x40                  	// #64
  43876c:	mov	x0, x26
  438770:	bl	4019e0 <snprintf@plt>
  438774:	ldp	x1, x5, [sp, #136]
  438778:	mov	x3, x26
  43877c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438780:	add	x0, x0, #0x5a8
  438784:	mov	x2, x5
  438788:	bl	401cc0 <printf@plt>
  43878c:	ldr	x0, [sp, #152]
  438790:	b	4374a8 <ferror@plt+0x35768>
  438794:	add	x2, sp, #0xac
  438798:	mov	x1, x19
  43879c:	add	x3, sp, #0xb0
  4387a0:	bl	4312d0 <ferror@plt+0x2f590>
  4387a4:	mov	x23, x0
  4387a8:	ldp	w2, w0, [sp, #172]
  4387ac:	ldr	x1, [sp, #152]
  4387b0:	add	x1, x1, x2
  4387b4:	str	x1, [sp, #152]
  4387b8:	tbnz	w0, #0, 438ec8 <ferror@plt+0x37188>
  4387bc:	tbnz	w0, #1, 439198 <ferror@plt+0x37458>
  4387c0:	mov	x0, x23
  4387c4:	bl	4313c0 <ferror@plt+0x2f680>
  4387c8:	adrp	x2, 487000 <warn@@Base+0x37640>
  4387cc:	mov	x1, x0
  4387d0:	add	x0, x2, #0x5c0
  4387d4:	bl	401cc0 <printf@plt>
  4387d8:	ldr	x0, [sp, #152]
  4387dc:	b	4374a8 <ferror@plt+0x35768>
  4387e0:	add	x23, sp, #0xb0
  4387e4:	add	x2, sp, #0xac
  4387e8:	mov	x1, x19
  4387ec:	mov	x3, x23
  4387f0:	bl	431238 <ferror@plt+0x2f4f8>
  4387f4:	mov	x27, x0
  4387f8:	ldp	w2, w0, [sp, #172]
  4387fc:	ldr	x1, [sp, #152]
  438800:	add	x1, x1, x2
  438804:	str	x1, [sp, #152]
  438808:	tbnz	w0, #0, 438d30 <ferror@plt+0x36ff0>
  43880c:	tbnz	w0, #1, 43917c <ferror@plt+0x3743c>
  438810:	ldr	w0, [x21, #376]
  438814:	add	x28, x21, #0x180
  438818:	adrp	x3, 45b000 <warn@@Base+0xb640>
  43881c:	adrp	x2, 490000 <warn@@Base+0x40640>
  438820:	add	w4, w0, #0x1
  438824:	add	x3, x3, #0xd18
  438828:	and	w4, w4, #0xf
  43882c:	sbfiz	x0, x0, #6, #32
  438830:	add	x28, x28, x0
  438834:	add	x2, x2, #0xb30
  438838:	mov	x0, x23
  43883c:	adrp	x1, 454000 <warn@@Base+0x4640>
  438840:	add	x1, x1, #0x870
  438844:	str	w4, [x21, #376]
  438848:	bl	401980 <sprintf@plt>
  43884c:	mov	x3, x27
  438850:	mov	x2, x23
  438854:	mov	x1, #0x40                  	// #64
  438858:	mov	x0, x28
  43885c:	bl	4019e0 <snprintf@plt>
  438860:	mov	w27, #0x1                   	// #1
  438864:	mov	x1, x28
  438868:	adrp	x0, 487000 <warn@@Base+0x37640>
  43886c:	add	x0, x0, #0x598
  438870:	bl	401cc0 <printf@plt>
  438874:	ldr	x0, [sp, #152]
  438878:	b	4374a8 <ferror@plt+0x35768>
  43887c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438880:	add	x0, x0, #0x8c0
  438884:	bl	401cc0 <printf@plt>
  438888:	ldr	x0, [sp, #152]
  43888c:	b	4374a8 <ferror@plt+0x35768>
  438890:	adrp	x0, 487000 <warn@@Base+0x37640>
  438894:	add	x0, x0, #0x480
  438898:	bl	401cc0 <printf@plt>
  43889c:	ldr	x0, [sp, #152]
  4388a0:	b	4374a8 <ferror@plt+0x35768>
  4388a4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4388a8:	add	x0, x0, #0x490
  4388ac:	bl	401cc0 <printf@plt>
  4388b0:	ldr	x0, [sp, #152]
  4388b4:	b	4374a8 <ferror@plt+0x35768>
  4388b8:	add	x2, sp, #0xac
  4388bc:	mov	x1, x19
  4388c0:	add	x3, sp, #0xb0
  4388c4:	bl	4312d0 <ferror@plt+0x2f590>
  4388c8:	mov	x23, x0
  4388cc:	ldp	w2, w0, [sp, #172]
  4388d0:	ldr	x1, [sp, #152]
  4388d4:	add	x1, x1, x2
  4388d8:	str	x1, [sp, #152]
  4388dc:	tbnz	w0, #0, 438d14 <ferror@plt+0x36fd4>
  4388e0:	tbnz	w0, #1, 4391d0 <ferror@plt+0x37490>
  4388e4:	mov	x0, x23
  4388e8:	bl	4313c0 <ferror@plt+0x2f680>
  4388ec:	adrp	x2, 487000 <warn@@Base+0x37640>
  4388f0:	mov	x1, x0
  4388f4:	add	x0, x2, #0x468
  4388f8:	bl	401cc0 <printf@plt>
  4388fc:	ldr	x0, [sp, #152]
  438900:	b	4374a8 <ferror@plt+0x35768>
  438904:	add	x7, x7, #0x3
  438908:	cmp	x19, x7
  43890c:	b.hi	4389a8 <ferror@plt+0x36c68>  // b.pmore
  438910:	cmp	x0, x19
  438914:	mov	x1, #0x0                   	// #0
  438918:	b.cs	4389b8 <ferror@plt+0x36c78>  // b.hs, b.nlast
  43891c:	cmp	w19, w0
  438920:	sub	x2, x19, x0
  438924:	b.eq	4389b8 <ferror@plt+0x36c78>  // b.none
  438928:	mov	w1, w2
  43892c:	b	4389ac <ferror@plt+0x36c6c>
  438930:	adrp	x0, 487000 <warn@@Base+0x37640>
  438934:	add	x0, x0, #0x4d0
  438938:	bl	401cc0 <printf@plt>
  43893c:	ldr	x0, [sp, #152]
  438940:	b	4374a8 <ferror@plt+0x35768>
  438944:	adrp	x0, 487000 <warn@@Base+0x37640>
  438948:	add	x0, x0, #0x500
  43894c:	bl	401cc0 <printf@plt>
  438950:	ldr	x0, [sp, #152]
  438954:	b	4374a8 <ferror@plt+0x35768>
  438958:	adrp	x0, 487000 <warn@@Base+0x37640>
  43895c:	add	x0, x0, #0x510
  438960:	bl	401cc0 <printf@plt>
  438964:	ldr	x0, [sp, #152]
  438968:	b	4374a8 <ferror@plt+0x35768>
  43896c:	adrp	x0, 487000 <warn@@Base+0x37640>
  438970:	add	x0, x0, #0x8f0
  438974:	bl	401cc0 <printf@plt>
  438978:	ldr	x0, [sp, #152]
  43897c:	b	4374a8 <ferror@plt+0x35768>
  438980:	adrp	x0, 487000 <warn@@Base+0x37640>
  438984:	add	x0, x0, #0x908
  438988:	bl	401cc0 <printf@plt>
  43898c:	ldr	x0, [sp, #152]
  438990:	b	4374a8 <ferror@plt+0x35768>
  438994:	adrp	x0, 487000 <warn@@Base+0x37640>
  438998:	add	x0, x0, #0x8d8
  43899c:	bl	401cc0 <printf@plt>
  4389a0:	ldr	x0, [sp, #152]
  4389a4:	b	4374a8 <ferror@plt+0x35768>
  4389a8:	mov	w1, #0x2                   	// #2
  4389ac:	bl	44fd98 <warn@@Base+0x3d8>
  4389b0:	mov	x1, x0
  4389b4:	ldr	x0, [sp, #152]
  4389b8:	add	x2, x0, #0x2
  4389bc:	adrp	x0, 487000 <warn@@Base+0x37640>
  4389c0:	add	x0, x0, #0x4c0
  4389c4:	str	x2, [sp, #152]
  4389c8:	bl	401cc0 <printf@plt>
  4389cc:	ldr	x0, [sp, #152]
  4389d0:	b	4374a8 <ferror@plt+0x35768>
  4389d4:	mov	w1, #0x1                   	// #1
  4389d8:	bl	44fd98 <warn@@Base+0x3d8>
  4389dc:	mov	x1, x0
  4389e0:	ldr	x0, [sp, #152]
  4389e4:	add	x2, x0, #0x1
  4389e8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4389ec:	add	x0, x0, #0x280
  4389f0:	str	x2, [sp, #152]
  4389f4:	bl	401cc0 <printf@plt>
  4389f8:	ldr	x0, [sp, #152]
  4389fc:	b	4374a8 <ferror@plt+0x35768>
  438a00:	mov	w1, #0x2                   	// #2
  438a04:	bl	44fd98 <warn@@Base+0x3d8>
  438a08:	mov	x1, x0
  438a0c:	ldr	x0, [sp, #152]
  438a10:	add	x2, x0, #0x2
  438a14:	adrp	x0, 487000 <warn@@Base+0x37640>
  438a18:	add	x0, x0, #0x2b0
  438a1c:	str	x2, [sp, #152]
  438a20:	bl	401cc0 <printf@plt>
  438a24:	ldr	x0, [sp, #152]
  438a28:	b	4374a8 <ferror@plt+0x35768>
  438a2c:	mov	w1, #0x4                   	// #4
  438a30:	bl	44fd98 <warn@@Base+0x3d8>
  438a34:	add	x1, x0, x24
  438a38:	ldr	x0, [sp, #152]
  438a3c:	add	x2, x0, #0x4
  438a40:	mov	x0, x1
  438a44:	str	x2, [sp, #152]
  438a48:	bl	4319f0 <ferror@plt+0x2fcb0>
  438a4c:	mov	x1, x0
  438a50:	adrp	x2, 487000 <warn@@Base+0x37640>
  438a54:	add	x0, x2, #0x648
  438a58:	bl	401cc0 <printf@plt>
  438a5c:	ldr	x0, [sp, #152]
  438a60:	b	4374a8 <ferror@plt+0x35768>
  438a64:	mov	w1, #0x4                   	// #4
  438a68:	bl	44fd98 <warn@@Base+0x3d8>
  438a6c:	mov	x1, x0
  438a70:	ldr	x2, [sp, #152]
  438a74:	add	x2, x2, #0x4
  438a78:	adrp	x0, 458000 <warn@@Base+0x8640>
  438a7c:	add	x0, x0, #0x640
  438a80:	str	x2, [sp, #152]
  438a84:	bl	401cc0 <printf@plt>
  438a88:	ldr	x0, [sp, #152]
  438a8c:	b	4374a8 <ferror@plt+0x35768>
  438a90:	mov	w1, #0x4                   	// #4
  438a94:	bl	44fd98 <warn@@Base+0x3d8>
  438a98:	mov	x1, x0
  438a9c:	ldr	x0, [sp, #152]
  438aa0:	add	x2, x0, #0x4
  438aa4:	adrp	x0, 487000 <warn@@Base+0x37640>
  438aa8:	add	x0, x0, #0x2e0
  438aac:	str	x2, [sp, #152]
  438ab0:	bl	401cc0 <printf@plt>
  438ab4:	ldr	x0, [sp, #152]
  438ab8:	b	4374a8 <ferror@plt+0x35768>
  438abc:	mov	w1, #0x2                   	// #2
  438ac0:	bl	44fd98 <warn@@Base+0x3d8>
  438ac4:	add	x1, x0, x24
  438ac8:	ldr	x0, [sp, #152]
  438acc:	add	x2, x0, #0x2
  438ad0:	mov	x0, x1
  438ad4:	str	x2, [sp, #152]
  438ad8:	bl	4319f0 <ferror@plt+0x2fcb0>
  438adc:	mov	x1, x0
  438ae0:	adrp	x2, 487000 <warn@@Base+0x37640>
  438ae4:	add	x0, x2, #0x630
  438ae8:	bl	401cc0 <printf@plt>
  438aec:	ldr	x0, [sp, #152]
  438af0:	b	4374a8 <ferror@plt+0x35768>
  438af4:	mov	w1, #0x2                   	// #2
  438af8:	bl	44fd98 <warn@@Base+0x3d8>
  438afc:	mov	x1, x0
  438b00:	ldr	x0, [sp, #152]
  438b04:	add	x2, x0, #0x2
  438b08:	adrp	x0, 487000 <warn@@Base+0x37640>
  438b0c:	add	x0, x0, #0x530
  438b10:	str	x2, [sp, #152]
  438b14:	bl	401cc0 <printf@plt>
  438b18:	ldr	x0, [sp, #152]
  438b1c:	b	4374a8 <ferror@plt+0x35768>
  438b20:	ldr	w3, [sp, #108]
  438b24:	sub	w1, w3, #0x1
  438b28:	mov	x2, #0x0                   	// #0
  438b2c:	cmp	w1, #0x7
  438b30:	b.hi	438644 <ferror@plt+0x36904>  // b.pmore
  438b34:	mov	w1, w3
  438b38:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  438b3c:	ldr	x2, [x2, #920]
  438b40:	blr	x2
  438b44:	mov	x2, x0
  438b48:	ldr	x0, [sp, #152]
  438b4c:	b	438644 <ferror@plt+0x36904>
  438b50:	adrp	x1, 458000 <warn@@Base+0x8640>
  438b54:	add	x1, x1, #0xf8
  438b58:	mov	w2, #0x5                   	// #5
  438b5c:	mov	x0, #0x0                   	// #0
  438b60:	bl	401c70 <dcgettext@plt>
  438b64:	bl	44f3e8 <error@@Base>
  438b68:	ldr	x0, [sp, #152]
  438b6c:	b	4386d0 <ferror@plt+0x36990>
  438b70:	mov	x3, x23
  438b74:	mov	w4, #0x5                   	// #5
  438b78:	adrp	x2, 486000 <warn@@Base+0x36640>
  438b7c:	adrp	x1, 486000 <warn@@Base+0x36640>
  438b80:	add	x2, x2, #0xf0
  438b84:	add	x1, x1, #0x140
  438b88:	mov	x0, #0x0                   	// #0
  438b8c:	bl	401c20 <dcngettext@plt>
  438b90:	mov	w1, w22
  438b94:	mov	w2, #0x8                   	// #8
  438b98:	bl	44f3e8 <error@@Base>
  438b9c:	ldr	x0, [sp, #152]
  438ba0:	add	x1, x0, #0x8
  438ba4:	cmp	x19, x1
  438ba8:	b.hi	438fd0 <ferror@plt+0x37290>  // b.pmore
  438bac:	cmp	x19, x0
  438bb0:	b.hi	438f8c <ferror@plt+0x3724c>  // b.pmore
  438bb4:	mov	x0, #0x0                   	// #0
  438bb8:	b	437bdc <ferror@plt+0x35e9c>
  438bbc:	mov	w1, #0x1                   	// #1
  438bc0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  438bc4:	ldr	x2, [x2, #920]
  438bc8:	blr	x2
  438bcc:	mov	x2, x0
  438bd0:	ldr	x0, [sp, #152]
  438bd4:	b	437658 <ferror@plt+0x35918>
  438bd8:	adrp	x1, 458000 <warn@@Base+0x8640>
  438bdc:	add	x1, x1, #0xf8
  438be0:	mov	w2, #0x5                   	// #5
  438be4:	mov	x0, #0x0                   	// #0
  438be8:	bl	401c70 <dcgettext@plt>
  438bec:	bl	44f3e8 <error@@Base>
  438bf0:	b	437610 <ferror@plt+0x358d0>
  438bf4:	ldr	x23, [sp, #120]
  438bf8:	mov	w3, w26
  438bfc:	adrp	x2, 45b000 <warn@@Base+0xb640>
  438c00:	mov	x1, #0x40                  	// #64
  438c04:	add	x2, x2, #0xbe0
  438c08:	mov	x0, x23
  438c0c:	bl	4019e0 <snprintf@plt>
  438c10:	mov	x2, x23
  438c14:	b	437528 <ferror@plt+0x357e8>
  438c18:	ldr	x0, [sp, #120]
  438c1c:	mov	w3, w26
  438c20:	adrp	x2, 45b000 <warn@@Base+0xb640>
  438c24:	mov	x1, #0x40                  	// #64
  438c28:	add	x2, x2, #0xbe0
  438c2c:	str	x0, [sp, #144]
  438c30:	bl	4019e0 <snprintf@plt>
  438c34:	ldr	x6, [sp, #144]
  438c38:	b	437430 <ferror@plt+0x356f0>
  438c3c:	ldr	x0, [sp, #120]
  438c40:	mov	w3, w26
  438c44:	adrp	x2, 45b000 <warn@@Base+0xb640>
  438c48:	mov	x1, #0x40                  	// #64
  438c4c:	add	x2, x2, #0xbe0
  438c50:	str	x0, [sp, #144]
  438c54:	bl	4019e0 <snprintf@plt>
  438c58:	ldr	x5, [sp, #144]
  438c5c:	b	438720 <ferror@plt+0x369e0>
  438c60:	ldr	w3, [sp, #136]
  438c64:	adrp	x2, 45b000 <warn@@Base+0xb640>
  438c68:	ldr	x0, [sp, #120]
  438c6c:	add	x2, x2, #0xbe0
  438c70:	mov	x1, #0x40                  	// #64
  438c74:	str	x4, [sp, #144]
  438c78:	bl	4019e0 <snprintf@plt>
  438c7c:	ldr	x3, [sp, #120]
  438c80:	ldr	x4, [sp, #144]
  438c84:	b	4375cc <ferror@plt+0x3588c>
  438c88:	mov	w3, w23
  438c8c:	adrp	x2, 45b000 <warn@@Base+0xb640>
  438c90:	ldr	x23, [sp, #120]
  438c94:	add	x2, x2, #0xbe0
  438c98:	mov	x1, #0x40                  	// #64
  438c9c:	mov	x0, x23
  438ca0:	bl	4019e0 <snprintf@plt>
  438ca4:	mov	x2, x23
  438ca8:	b	438350 <ferror@plt+0x36610>
  438cac:	mov	w1, #0x4                   	// #4
  438cb0:	bl	44fd98 <warn@@Base+0x3d8>
  438cb4:	mov	x1, x0
  438cb8:	ldr	x0, [sp, #152]
  438cbc:	b	438270 <ferror@plt+0x36530>
  438cc0:	adrp	x1, 458000 <warn@@Base+0x8640>
  438cc4:	add	x1, x1, #0xe0
  438cc8:	mov	w2, #0x5                   	// #5
  438ccc:	mov	x0, #0x0                   	// #0
  438cd0:	bl	401c70 <dcgettext@plt>
  438cd4:	bl	44f3e8 <error@@Base>
  438cd8:	b	437588 <ferror@plt+0x35848>
  438cdc:	adrp	x1, 458000 <warn@@Base+0x8640>
  438ce0:	add	x1, x1, #0xe0
  438ce4:	mov	w2, #0x5                   	// #5
  438ce8:	mov	x0, #0x0                   	// #0
  438cec:	bl	401c70 <dcgettext@plt>
  438cf0:	bl	44f3e8 <error@@Base>
  438cf4:	b	43832c <ferror@plt+0x365ec>
  438cf8:	adrp	x1, 458000 <warn@@Base+0x8640>
  438cfc:	add	x1, x1, #0xe0
  438d00:	mov	w2, #0x5                   	// #5
  438d04:	mov	x0, #0x0                   	// #0
  438d08:	bl	401c70 <dcgettext@plt>
  438d0c:	bl	44f3e8 <error@@Base>
  438d10:	b	4380cc <ferror@plt+0x3638c>
  438d14:	adrp	x1, 458000 <warn@@Base+0x8640>
  438d18:	add	x1, x1, #0xe0
  438d1c:	mov	w2, #0x5                   	// #5
  438d20:	mov	x0, #0x0                   	// #0
  438d24:	bl	401c70 <dcgettext@plt>
  438d28:	bl	44f3e8 <error@@Base>
  438d2c:	b	4388e4 <ferror@plt+0x36ba4>
  438d30:	adrp	x1, 458000 <warn@@Base+0x8640>
  438d34:	add	x1, x1, #0xe0
  438d38:	mov	w2, #0x5                   	// #5
  438d3c:	mov	x0, #0x0                   	// #0
  438d40:	bl	401c70 <dcgettext@plt>
  438d44:	bl	44f3e8 <error@@Base>
  438d48:	b	438810 <ferror@plt+0x36ad0>
  438d4c:	adrp	x1, 458000 <warn@@Base+0x8640>
  438d50:	add	x1, x1, #0xe0
  438d54:	mov	w2, #0x5                   	// #5
  438d58:	mov	x0, #0x0                   	// #0
  438d5c:	bl	401c70 <dcgettext@plt>
  438d60:	bl	44f3e8 <error@@Base>
  438d64:	b	4386fc <ferror@plt+0x369bc>
  438d68:	adrp	x1, 458000 <warn@@Base+0x8640>
  438d6c:	add	x1, x1, #0xe0
  438d70:	mov	w2, #0x5                   	// #5
  438d74:	mov	x0, #0x0                   	// #0
  438d78:	bl	401c70 <dcgettext@plt>
  438d7c:	bl	44f3e8 <error@@Base>
  438d80:	b	437a3c <ferror@plt+0x35cfc>
  438d84:	adrp	x1, 458000 <warn@@Base+0x8640>
  438d88:	add	x1, x1, #0xe0
  438d8c:	mov	w2, #0x5                   	// #5
  438d90:	mov	x0, #0x0                   	// #0
  438d94:	bl	401c70 <dcgettext@plt>
  438d98:	bl	44f3e8 <error@@Base>
  438d9c:	b	437768 <ferror@plt+0x35a28>
  438da0:	ldr	x4, [sp, #128]
  438da4:	mov	x3, x23
  438da8:	mov	x0, x28
  438dac:	adrp	x2, 486000 <warn@@Base+0x36640>
  438db0:	add	x28, x28, x4
  438db4:	add	x2, x2, #0x270
  438db8:	mov	x1, #0x40                  	// #64
  438dbc:	bl	4019e0 <snprintf@plt>
  438dc0:	b	437da8 <ferror@plt+0x36068>
  438dc4:	adrp	x1, 458000 <warn@@Base+0x8640>
  438dc8:	add	x1, x1, #0xe0
  438dcc:	mov	w2, #0x5                   	// #5
  438dd0:	mov	x0, #0x0                   	// #0
  438dd4:	bl	401c70 <dcgettext@plt>
  438dd8:	bl	44f3e8 <error@@Base>
  438ddc:	b	43796c <ferror@plt+0x35c2c>
  438de0:	adrp	x1, 458000 <warn@@Base+0x8640>
  438de4:	add	x1, x1, #0xe0
  438de8:	mov	w2, #0x5                   	// #5
  438dec:	mov	x0, #0x0                   	// #0
  438df0:	bl	401c70 <dcgettext@plt>
  438df4:	bl	44f3e8 <error@@Base>
  438df8:	ldr	x0, [sp, #152]
  438dfc:	b	4384b8 <ferror@plt+0x36778>
  438e00:	adrp	x1, 458000 <warn@@Base+0x8640>
  438e04:	add	x1, x1, #0xe0
  438e08:	mov	w2, #0x5                   	// #5
  438e0c:	mov	x0, #0x0                   	// #0
  438e10:	bl	401c70 <dcgettext@plt>
  438e14:	bl	44f3e8 <error@@Base>
  438e18:	b	438448 <ferror@plt+0x36708>
  438e1c:	adrp	x1, 458000 <warn@@Base+0x8640>
  438e20:	add	x1, x1, #0xe0
  438e24:	mov	w2, #0x5                   	// #5
  438e28:	mov	x0, #0x0                   	// #0
  438e2c:	bl	401c70 <dcgettext@plt>
  438e30:	bl	44f3e8 <error@@Base>
  438e34:	b	4383ec <ferror@plt+0x366ac>
  438e38:	adrp	x1, 458000 <warn@@Base+0x8640>
  438e3c:	add	x1, x1, #0xe0
  438e40:	mov	w2, #0x5                   	// #5
  438e44:	mov	x0, #0x0                   	// #0
  438e48:	bl	401c70 <dcgettext@plt>
  438e4c:	bl	44f3e8 <error@@Base>
  438e50:	b	437414 <ferror@plt+0x356d4>
  438e54:	adrp	x1, 458000 <warn@@Base+0x8640>
  438e58:	add	x1, x1, #0xe0
  438e5c:	mov	w2, #0x5                   	// #5
  438e60:	mov	x0, #0x0                   	// #0
  438e64:	bl	401c70 <dcgettext@plt>
  438e68:	bl	44f3e8 <error@@Base>
  438e6c:	b	4376f8 <ferror@plt+0x359b8>
  438e70:	adrp	x1, 458000 <warn@@Base+0x8640>
  438e74:	add	x1, x1, #0xe0
  438e78:	mov	w2, #0x5                   	// #5
  438e7c:	mov	x0, #0x0                   	// #0
  438e80:	bl	401c70 <dcgettext@plt>
  438e84:	bl	44f3e8 <error@@Base>
  438e88:	ldr	x1, [sp, #152]
  438e8c:	b	4378c0 <ferror@plt+0x35b80>
  438e90:	adrp	x1, 458000 <warn@@Base+0x8640>
  438e94:	add	x1, x1, #0xe0
  438e98:	mov	w2, #0x5                   	// #5
  438e9c:	mov	x0, #0x0                   	// #0
  438ea0:	bl	401c70 <dcgettext@plt>
  438ea4:	bl	44f3e8 <error@@Base>
  438ea8:	b	438080 <ferror@plt+0x36340>
  438eac:	adrp	x1, 458000 <warn@@Base+0x8640>
  438eb0:	add	x1, x1, #0xe0
  438eb4:	mov	w2, #0x5                   	// #5
  438eb8:	mov	x0, #0x0                   	// #0
  438ebc:	bl	401c70 <dcgettext@plt>
  438ec0:	bl	44f3e8 <error@@Base>
  438ec4:	b	4382e0 <ferror@plt+0x365a0>
  438ec8:	adrp	x1, 458000 <warn@@Base+0x8640>
  438ecc:	add	x1, x1, #0xe0
  438ed0:	mov	w2, #0x5                   	// #5
  438ed4:	mov	x0, #0x0                   	// #0
  438ed8:	bl	401c70 <dcgettext@plt>
  438edc:	bl	44f3e8 <error@@Base>
  438ee0:	b	4387c0 <ferror@plt+0x36a80>
  438ee4:	cmp	w22, #0x8
  438ee8:	mov	w23, w22
  438eec:	b.hi	43901c <ferror@plt+0x372dc>  // b.pmore
  438ef0:	add	x1, x0, x23
  438ef4:	cmp	x19, x1
  438ef8:	b.ls	438560 <ferror@plt+0x36820>  // b.plast
  438efc:	mov	w1, w22
  438f00:	b	43856c <ferror@plt+0x3682c>
  438f04:	cmp	w22, #0x8
  438f08:	mov	w23, w22
  438f0c:	b.hi	439060 <ferror@plt+0x37320>  // b.pmore
  438f10:	add	x1, x0, x23
  438f14:	cmp	x19, x1
  438f18:	b.ls	4377ac <ferror@plt+0x35a6c>  // b.plast
  438f1c:	mov	w1, w22
  438f20:	b	438f98 <ferror@plt+0x37258>
  438f24:	cmp	w22, #0x8
  438f28:	mov	w23, w22
  438f2c:	b.hi	438fd8 <ferror@plt+0x37298>  // b.pmore
  438f30:	add	x1, x0, x23
  438f34:	cmp	x19, x1
  438f38:	b.ls	43933c <ferror@plt+0x375fc>  // b.plast
  438f3c:	mov	w1, w22
  438f40:	sub	w3, w1, #0x1
  438f44:	mov	x2, #0x0                   	// #0
  438f48:	cmp	w3, #0x7
  438f4c:	b.hi	438f64 <ferror@plt+0x37224>  // b.pmore
  438f50:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  438f54:	ldr	x2, [x2, #920]
  438f58:	blr	x2
  438f5c:	mov	x2, x0
  438f60:	ldr	x0, [sp, #152]
  438f64:	add	x0, x0, x23
  438f68:	str	x0, [sp, #152]
  438f6c:	b	43864c <ferror@plt+0x3690c>
  438f70:	adrp	x1, 458000 <warn@@Base+0x8640>
  438f74:	add	x1, x1, #0xe0
  438f78:	mov	w2, #0x5                   	// #5
  438f7c:	mov	x0, #0x0                   	// #0
  438f80:	bl	401c70 <dcgettext@plt>
  438f84:	bl	44f3e8 <error@@Base>
  438f88:	b	4377f4 <ferror@plt+0x35ab4>
  438f8c:	sub	w1, w19, w0
  438f90:	b	437bc4 <ferror@plt+0x35e84>
  438f94:	sub	w1, w19, w0
  438f98:	sub	w2, w1, #0x1
  438f9c:	cmp	w2, #0x7
  438fa0:	b.hi	4377b4 <ferror@plt+0x35a74>  // b.pmore
  438fa4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  438fa8:	ldr	x2, [x2, #920]
  438fac:	blr	x2
  438fb0:	str	x0, [sp, #136]
  438fb4:	b	4377b8 <ferror@plt+0x35a78>
  438fb8:	ldr	w1, [sp, #108]
  438fbc:	b	438f98 <ferror@plt+0x37258>
  438fc0:	ldr	w1, [sp, #108]
  438fc4:	b	43856c <ferror@plt+0x3682c>
  438fc8:	mov	w1, w2
  438fcc:	b	438cb0 <ferror@plt+0x36f70>
  438fd0:	mov	w1, #0x8                   	// #8
  438fd4:	b	437bd0 <ferror@plt+0x35e90>
  438fd8:	mov	x3, x23
  438fdc:	mov	w4, #0x5                   	// #5
  438fe0:	adrp	x2, 486000 <warn@@Base+0x36640>
  438fe4:	adrp	x1, 486000 <warn@@Base+0x36640>
  438fe8:	add	x2, x2, #0xf0
  438fec:	add	x1, x1, #0x140
  438ff0:	mov	x0, #0x0                   	// #0
  438ff4:	bl	401c20 <dcngettext@plt>
  438ff8:	mov	w1, w22
  438ffc:	mov	w2, #0x8                   	// #8
  439000:	bl	44f3e8 <error@@Base>
  439004:	ldr	x0, [sp, #152]
  439008:	add	x1, x0, #0x8
  43900c:	cmp	x19, x1
  439010:	b.ls	43933c <ferror@plt+0x375fc>  // b.plast
  439014:	mov	w1, #0x8                   	// #8
  439018:	b	438f50 <ferror@plt+0x37210>
  43901c:	mov	x3, x23
  439020:	mov	w4, #0x5                   	// #5
  439024:	adrp	x2, 486000 <warn@@Base+0x36640>
  439028:	adrp	x1, 486000 <warn@@Base+0x36640>
  43902c:	add	x2, x2, #0xf0
  439030:	add	x1, x1, #0x140
  439034:	mov	x0, #0x0                   	// #0
  439038:	bl	401c20 <dcngettext@plt>
  43903c:	mov	w1, w22
  439040:	mov	w2, #0x8                   	// #8
  439044:	bl	44f3e8 <error@@Base>
  439048:	ldr	x0, [sp, #152]
  43904c:	add	x1, x0, #0x8
  439050:	cmp	x19, x1
  439054:	b.ls	438560 <ferror@plt+0x36820>  // b.plast
  439058:	mov	w1, #0x8                   	// #8
  43905c:	b	438578 <ferror@plt+0x36838>
  439060:	mov	x3, x23
  439064:	mov	w4, #0x5                   	// #5
  439068:	adrp	x2, 486000 <warn@@Base+0x36640>
  43906c:	adrp	x1, 486000 <warn@@Base+0x36640>
  439070:	add	x2, x2, #0xf0
  439074:	add	x1, x1, #0x140
  439078:	mov	x0, #0x0                   	// #0
  43907c:	bl	401c20 <dcngettext@plt>
  439080:	mov	w1, w22
  439084:	mov	w2, #0x8                   	// #8
  439088:	bl	44f3e8 <error@@Base>
  43908c:	ldr	x0, [sp, #152]
  439090:	add	x1, x0, #0x8
  439094:	cmp	x19, x1
  439098:	b.ls	4377ac <ferror@plt+0x35a6c>  // b.plast
  43909c:	mov	w1, #0x8                   	// #8
  4390a0:	b	438fa4 <ferror@plt+0x37264>
  4390a4:	mov	w27, #0x0                   	// #0
  4390a8:	b	4374bc <ferror@plt+0x3577c>
  4390ac:	adrp	x1, 458000 <warn@@Base+0x8640>
  4390b0:	add	x1, x1, #0xf8
  4390b4:	mov	w2, #0x5                   	// #5
  4390b8:	mov	x0, #0x0                   	// #0
  4390bc:	bl	401c70 <dcgettext@plt>
  4390c0:	bl	44f3e8 <error@@Base>
  4390c4:	b	43796c <ferror@plt+0x35c2c>
  4390c8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4390cc:	add	x1, x1, #0xf8
  4390d0:	b	438e78 <ferror@plt+0x37138>
  4390d4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4390d8:	add	x1, x1, #0xf8
  4390dc:	mov	w2, #0x5                   	// #5
  4390e0:	mov	x0, #0x0                   	// #0
  4390e4:	bl	401c70 <dcgettext@plt>
  4390e8:	bl	44f3e8 <error@@Base>
  4390ec:	b	4382e0 <ferror@plt+0x365a0>
  4390f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4390f4:	add	x1, x1, #0xf8
  4390f8:	mov	w2, #0x5                   	// #5
  4390fc:	mov	x0, #0x0                   	// #0
  439100:	bl	401c70 <dcgettext@plt>
  439104:	bl	44f3e8 <error@@Base>
  439108:	b	4380cc <ferror@plt+0x3638c>
  43910c:	adrp	x1, 458000 <warn@@Base+0x8640>
  439110:	add	x1, x1, #0xf8
  439114:	mov	w2, #0x5                   	// #5
  439118:	mov	x0, #0x0                   	// #0
  43911c:	bl	401c70 <dcgettext@plt>
  439120:	bl	44f3e8 <error@@Base>
  439124:	b	438080 <ferror@plt+0x36340>
  439128:	adrp	x1, 458000 <warn@@Base+0x8640>
  43912c:	add	x1, x1, #0xf8
  439130:	mov	w2, #0x5                   	// #5
  439134:	mov	x0, #0x0                   	// #0
  439138:	bl	401c70 <dcgettext@plt>
  43913c:	bl	44f3e8 <error@@Base>
  439140:	b	437a3c <ferror@plt+0x35cfc>
  439144:	adrp	x1, 458000 <warn@@Base+0x8640>
  439148:	add	x1, x1, #0xf8
  43914c:	mov	w2, #0x5                   	// #5
  439150:	mov	x0, #0x0                   	// #0
  439154:	bl	401c70 <dcgettext@plt>
  439158:	bl	44f3e8 <error@@Base>
  43915c:	b	437588 <ferror@plt+0x35848>
  439160:	adrp	x1, 458000 <warn@@Base+0x8640>
  439164:	add	x1, x1, #0xf8
  439168:	mov	w2, #0x5                   	// #5
  43916c:	mov	x0, #0x0                   	// #0
  439170:	bl	401c70 <dcgettext@plt>
  439174:	bl	44f3e8 <error@@Base>
  439178:	b	437414 <ferror@plt+0x356d4>
  43917c:	adrp	x1, 458000 <warn@@Base+0x8640>
  439180:	add	x1, x1, #0xf8
  439184:	mov	w2, #0x5                   	// #5
  439188:	mov	x0, #0x0                   	// #0
  43918c:	bl	401c70 <dcgettext@plt>
  439190:	bl	44f3e8 <error@@Base>
  439194:	b	438810 <ferror@plt+0x36ad0>
  439198:	adrp	x1, 458000 <warn@@Base+0x8640>
  43919c:	add	x1, x1, #0xf8
  4391a0:	mov	w2, #0x5                   	// #5
  4391a4:	mov	x0, #0x0                   	// #0
  4391a8:	bl	401c70 <dcgettext@plt>
  4391ac:	bl	44f3e8 <error@@Base>
  4391b0:	b	4387c0 <ferror@plt+0x36a80>
  4391b4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4391b8:	add	x1, x1, #0xf8
  4391bc:	mov	w2, #0x5                   	// #5
  4391c0:	mov	x0, #0x0                   	// #0
  4391c4:	bl	401c70 <dcgettext@plt>
  4391c8:	bl	44f3e8 <error@@Base>
  4391cc:	b	4386fc <ferror@plt+0x369bc>
  4391d0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4391d4:	add	x1, x1, #0xf8
  4391d8:	mov	w2, #0x5                   	// #5
  4391dc:	mov	x0, #0x0                   	// #0
  4391e0:	bl	401c70 <dcgettext@plt>
  4391e4:	bl	44f3e8 <error@@Base>
  4391e8:	b	4388e4 <ferror@plt+0x36ba4>
  4391ec:	adrp	x1, 458000 <warn@@Base+0x8640>
  4391f0:	add	x1, x1, #0xf8
  4391f4:	mov	w2, #0x5                   	// #5
  4391f8:	mov	x0, #0x0                   	// #0
  4391fc:	bl	401c70 <dcgettext@plt>
  439200:	bl	44f3e8 <error@@Base>
  439204:	b	437768 <ferror@plt+0x35a28>
  439208:	adrp	x1, 458000 <warn@@Base+0x8640>
  43920c:	add	x1, x1, #0xf8
  439210:	mov	w2, #0x5                   	// #5
  439214:	mov	x0, #0x0                   	// #0
  439218:	bl	401c70 <dcgettext@plt>
  43921c:	bl	44f3e8 <error@@Base>
  439220:	b	4376f8 <ferror@plt+0x359b8>
  439224:	adrp	x1, 458000 <warn@@Base+0x8640>
  439228:	add	x1, x1, #0xf8
  43922c:	b	438de8 <ferror@plt+0x370a8>
  439230:	adrp	x1, 458000 <warn@@Base+0x8640>
  439234:	add	x1, x1, #0xf8
  439238:	mov	w2, #0x5                   	// #5
  43923c:	mov	x0, #0x0                   	// #0
  439240:	bl	401c70 <dcgettext@plt>
  439244:	bl	44f3e8 <error@@Base>
  439248:	b	438448 <ferror@plt+0x36708>
  43924c:	adrp	x1, 458000 <warn@@Base+0x8640>
  439250:	add	x1, x1, #0xf8
  439254:	mov	w2, #0x5                   	// #5
  439258:	mov	x0, #0x0                   	// #0
  43925c:	bl	401c70 <dcgettext@plt>
  439260:	bl	44f3e8 <error@@Base>
  439264:	b	4383ec <ferror@plt+0x366ac>
  439268:	adrp	x1, 458000 <warn@@Base+0x8640>
  43926c:	add	x1, x1, #0xf8
  439270:	mov	w2, #0x5                   	// #5
  439274:	mov	x0, #0x0                   	// #0
  439278:	bl	401c70 <dcgettext@plt>
  43927c:	bl	44f3e8 <error@@Base>
  439280:	b	43832c <ferror@plt+0x365ec>
  439284:	mov	x3, x23
  439288:	mov	w4, #0x5                   	// #5
  43928c:	adrp	x2, 486000 <warn@@Base+0x36640>
  439290:	adrp	x1, 486000 <warn@@Base+0x36640>
  439294:	add	x2, x2, #0xf0
  439298:	add	x1, x1, #0x140
  43929c:	mov	x0, #0x0                   	// #0
  4392a0:	bl	401c20 <dcngettext@plt>
  4392a4:	ldr	w1, [sp, #108]
  4392a8:	mov	w2, #0x8                   	// #8
  4392ac:	bl	44f3e8 <error@@Base>
  4392b0:	ldr	x0, [sp, #152]
  4392b4:	add	x1, x0, #0x8
  4392b8:	cmp	x19, x1
  4392bc:	b.ls	438634 <ferror@plt+0x368f4>  // b.plast
  4392c0:	mov	w1, #0x8                   	// #8
  4392c4:	b	438b38 <ferror@plt+0x36df8>
  4392c8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4392cc:	add	x1, x1, #0xf8
  4392d0:	mov	w2, #0x5                   	// #5
  4392d4:	mov	x0, #0x0                   	// #0
  4392d8:	bl	401c70 <dcgettext@plt>
  4392dc:	bl	44f3e8 <error@@Base>
  4392e0:	b	4377f4 <ferror@plt+0x35ab4>
  4392e4:	mov	x3, x23
  4392e8:	mov	w4, #0x5                   	// #5
  4392ec:	adrp	x2, 486000 <warn@@Base+0x36640>
  4392f0:	adrp	x1, 486000 <warn@@Base+0x36640>
  4392f4:	add	x2, x2, #0xf0
  4392f8:	add	x1, x1, #0x140
  4392fc:	mov	x0, #0x0                   	// #0
  439300:	bl	401c20 <dcngettext@plt>
  439304:	ldr	w1, [sp, #108]
  439308:	mov	w2, #0x8                   	// #8
  43930c:	b	439088 <ferror@plt+0x37348>
  439310:	mov	x3, x23
  439314:	mov	w4, #0x5                   	// #5
  439318:	adrp	x2, 486000 <warn@@Base+0x36640>
  43931c:	adrp	x1, 486000 <warn@@Base+0x36640>
  439320:	add	x2, x2, #0xf0
  439324:	add	x1, x1, #0x140
  439328:	mov	x0, #0x0                   	// #0
  43932c:	bl	401c20 <dcngettext@plt>
  439330:	ldr	w1, [sp, #108]
  439334:	mov	w2, #0x8                   	// #8
  439338:	b	439044 <ferror@plt+0x37304>
  43933c:	sub	w1, w19, w0
  439340:	cmp	x0, x19
  439344:	mov	x2, #0x0                   	// #0
  439348:	b.cc	438f40 <ferror@plt+0x37200>  // b.lo, b.ul, b.last
  43934c:	b	438f64 <ferror@plt+0x37224>
  439350:	adrp	x1, 487000 <warn@@Base+0x37640>
  439354:	add	x1, x1, #0x868
  439358:	mov	w2, #0x5                   	// #5
  43935c:	mov	x0, #0x0                   	// #0
  439360:	bl	401c70 <dcgettext@plt>
  439364:	bl	401cc0 <printf@plt>
  439368:	ldp	x21, x22, [sp, #32]
  43936c:	ldp	x23, x24, [sp, #48]
  439370:	ldp	x25, x26, [sp, #64]
  439374:	b	4374bc <ferror@plt+0x3577c>
  439378:	mov	w2, #0x5                   	// #5
  43937c:	adrp	x1, 487000 <warn@@Base+0x37640>
  439380:	mov	x0, #0x0                   	// #0
  439384:	add	x1, x1, #0x7a0
  439388:	bl	401c70 <dcgettext@plt>
  43938c:	cmp	w26, #0xa0
  439390:	adrp	x2, 487000 <warn@@Base+0x37640>
  439394:	add	x2, x2, #0xf8
  439398:	adrp	x1, 487000 <warn@@Base+0x37640>
  43939c:	add	x1, x1, #0x110
  4393a0:	csel	x1, x2, x1, eq  // eq = none
  4393a4:	bl	401cc0 <printf@plt>
  4393a8:	ldp	x21, x22, [sp, #32]
  4393ac:	ldp	x23, x24, [sp, #48]
  4393b0:	ldp	x25, x26, [sp, #64]
  4393b4:	b	4374bc <ferror@plt+0x3577c>
  4393b8:	adrp	x1, 487000 <warn@@Base+0x37640>
  4393bc:	add	x1, x1, #0x660
  4393c0:	b	439358 <ferror@plt+0x37618>
  4393c4:	nop
  4393c8:	sub	sp, sp, #0x130
  4393cc:	cmp	x4, x5
  4393d0:	stp	x29, x30, [sp, #64]
  4393d4:	add	x29, sp, #0x40
  4393d8:	stp	x19, x20, [sp, #80]
  4393dc:	mov	x20, x0
  4393e0:	ldr	w0, [sp, #360]
  4393e4:	stp	x21, x22, [sp, #96]
  4393e8:	ldr	w21, [sp, #328]
  4393ec:	stp	x23, x24, [sp, #112]
  4393f0:	mov	x24, x4
  4393f4:	stp	x27, x28, [sp, #144]
  4393f8:	ldrb	w27, [sp, #352]
  4393fc:	str	x6, [sp, #160]
  439400:	str	w0, [sp, #172]
  439404:	str	x3, [sp, #176]
  439408:	str	xzr, [sp, #208]
  43940c:	b.hi	43980c <ferror@plt+0x37acc>  // b.pmore
  439410:	mov	x19, x1
  439414:	ccmp	x1, #0x19, #0x4, eq  // eq = none
  439418:	b.ne	43980c <ferror@plt+0x37acc>  // b.any
  43941c:	stp	x25, x26, [sp, #128]
  439420:	mov	x23, x5
  439424:	mov	x22, x7
  439428:	cmp	x1, #0x10
  43942c:	b.eq	43a754 <ferror@plt+0x38a14>  // b.none
  439430:	mov	x25, x2
  439434:	b.ls	4394ac <ferror@plt+0x3776c>  // b.plast
  439438:	cmp	x1, #0x16
  43943c:	b.eq	43a6ac <ferror@plt+0x3896c>  // b.none
  439440:	b.ls	43962c <ferror@plt+0x378ec>  // b.plast
  439444:	cmp	x1, #0x19
  439448:	b.eq	43a678 <ferror@plt+0x38938>  // b.none
  43944c:	b.ls	43975c <ferror@plt+0x37a1c>  // b.plast
  439450:	mov	x0, #0x1f02                	// #7938
  439454:	cmp	x1, x0
  439458:	b.hi	43955c <ferror@plt+0x3781c>  // b.pmore
  43945c:	mov	x0, #0x1f00                	// #7936
  439460:	cmp	x1, x0
  439464:	b.hi	439648 <ferror@plt+0x37908>  // b.pmore
  439468:	cmp	x1, #0x1f
  43946c:	b.ne	43a69c <ferror@plt+0x3895c>  // b.any
  439470:	ldr	x0, [sp, #304]
  439474:	ldr	w1, [sp, #304]
  439478:	cmp	x0, #0x8
  43947c:	add	x28, x24, x0
  439480:	b.hi	43ab00 <ferror@plt+0x38dc0>  // b.pmore
  439484:	cmp	x23, x28
  439488:	b.hi	439498 <ferror@plt+0x37758>  // b.pmore
  43948c:	cmp	x24, x23
  439490:	b.cs	4394a4 <ferror@plt+0x37764>  // b.hs, b.nlast
  439494:	sub	w1, w23, w24
  439498:	sub	w0, w1, #0x1
  43949c:	cmp	w0, #0x7
  4394a0:	b.ls	439744 <ferror@plt+0x37a04>  // b.plast
  4394a4:	str	xzr, [sp, #208]
  4394a8:	b	439674 <ferror@plt+0x37934>
  4394ac:	cmp	x1, #0xc
  4394b0:	b.hi	4394f4 <ferror@plt+0x377b4>  // b.pmore
  4394b4:	cmp	x1, #0xa
  4394b8:	b.hi	439734 <ferror@plt+0x379f4>  // b.pmore
  4394bc:	cmp	x1, #0x5
  4394c0:	b.eq	43a688 <ferror@plt+0x38948>  // b.none
  4394c4:	cmp	x1, #0x6
  4394c8:	b.ne	439794 <ferror@plt+0x37a54>  // b.any
  4394cc:	add	x28, x24, #0x4
  4394d0:	cmp	x28, x23
  4394d4:	b.cc	43a7e0 <ferror@plt+0x38aa0>  // b.lo, b.ul, b.last
  4394d8:	cmp	x24, x23
  4394dc:	b.cs	439674 <ferror@plt+0x37934>  // b.hs, b.nlast
  4394e0:	sub	x1, x23, x24
  4394e4:	sub	w0, w1, #0x1
  4394e8:	cmp	w0, #0x7
  4394ec:	b.hi	439674 <ferror@plt+0x37934>  // b.pmore
  4394f0:	b	439744 <ferror@plt+0x37a04>
  4394f4:	cmp	x1, #0xd
  4394f8:	b.ne	439550 <ferror@plt+0x37810>  // b.any
  4394fc:	add	x3, sp, #0xf0
  439500:	add	x2, sp, #0xe8
  439504:	mov	x1, x5
  439508:	mov	x0, x4
  43950c:	bl	431238 <ferror@plt+0x2f4f8>
  439510:	mov	x25, x0
  439514:	ldr	w8, [sp, #232]
  439518:	ldr	w0, [sp, #240]
  43951c:	add	x28, x24, x8
  439520:	bl	4308a8 <ferror@plt+0x2eb68>
  439524:	str	x25, [sp, #208]
  439528:	mov	x26, #0x0                   	// #0
  43952c:	cbnz	w21, 439598 <ferror@plt+0x37858>
  439530:	ldr	x0, [sp, #208]
  439534:	bl	431348 <ferror@plt+0x2f608>
  439538:	mov	x2, x0
  43953c:	mov	w1, w27
  439540:	adrp	x0, 487000 <warn@@Base+0x37640>
  439544:	add	x0, x0, #0xa18
  439548:	bl	401cc0 <printf@plt>
  43954c:	b	4396a4 <ferror@plt+0x37964>
  439550:	cmp	x1, #0xe
  439554:	b.ne	439648 <ferror@plt+0x37908>  // b.any
  439558:	b	439470 <ferror@plt+0x37730>
  43955c:	mov	x3, #0xffffffffffffe0e0    	// #-7968
  439560:	add	x0, x1, x3
  439564:	cmp	x0, #0x1
  439568:	b.ls	439470 <ferror@plt+0x37730>  // b.plast
  43956c:	mov	x28, x24
  439570:	mov	x0, #0x1f20                	// #7968
  439574:	cmp	x19, x0
  439578:	b.eq	43a970 <ferror@plt+0x38c30>  // b.none
  43957c:	b.ls	439848 <ferror@plt+0x37b08>  // b.plast
  439580:	mov	x0, #0x1f21                	// #7969
  439584:	cmp	x19, x0
  439588:	b.ne	439680 <ferror@plt+0x37940>  // b.any
  43958c:	mov	x26, #0x0                   	// #0
  439590:	cbz	w21, 43a844 <ferror@plt+0x38b04>
  439594:	nop
  439598:	adrp	x27, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43959c:	add	x27, x27, #0x760
  4395a0:	ldr	w0, [x27, #1696]
  4395a4:	cmp	w0, #0x0
  4395a8:	ldr	x0, [sp, #320]
  4395ac:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4395b0:	b.eq	4398f0 <ferror@plt+0x37bb0>  // b.none
  4395b4:	cmp	x20, #0x86
  4395b8:	b.hi	439ac0 <ferror@plt+0x37d80>  // b.pmore
  4395bc:	cmp	x20, #0x47
  4395c0:	b.hi	4398f8 <ferror@plt+0x37bb8>  // b.pmore
  4395c4:	b.eq	43ae08 <ferror@plt+0x390c8>  // b.none
  4395c8:	cmp	x20, #0x18
  4395cc:	b.ls	439a94 <ferror@plt+0x37d54>  // b.plast
  4395d0:	sub	x1, x20, #0x19
  4395d4:	mov	x0, #0x1                   	// #1
  4395d8:	mov	x25, #0x1                   	// #1
  4395dc:	movk	x0, #0x8002, lsl #16
  4395e0:	movk	x0, #0x2000, lsl #32
  4395e4:	lsl	x1, x25, x1
  4395e8:	tst	x1, x0
  4395ec:	b.ne	439be0 <ferror@plt+0x37ea0>  // b.any
  4395f0:	tbnz	w1, #2, 43ac30 <ferror@plt+0x38ef0>
  4395f4:	tbnz	x1, #39, 43ac28 <ferror@plt+0x38ee8>
  4395f8:	cmp	x20, #0x0
  4395fc:	and	w21, w21, #0x1
  439600:	csinc	w21, w21, wzr, ne  // ne = any
  439604:	cbz	w21, 4396f8 <ferror@plt+0x379b8>
  439608:	mov	x0, x28
  43960c:	ldp	x29, x30, [sp, #64]
  439610:	ldp	x19, x20, [sp, #80]
  439614:	ldp	x21, x22, [sp, #96]
  439618:	ldp	x23, x24, [sp, #112]
  43961c:	ldp	x25, x26, [sp, #128]
  439620:	ldp	x27, x28, [sp, #144]
  439624:	add	sp, sp, #0x130
  439628:	ret
  43962c:	cmp	x1, #0x12
  439630:	b.eq	43a688 <ferror@plt+0x38948>  // b.none
  439634:	b.ls	439728 <ferror@plt+0x379e8>  // b.plast
  439638:	cmp	x1, #0x13
  43963c:	b.eq	4394cc <ferror@plt+0x3778c>  // b.none
  439640:	cmp	x1, #0x15
  439644:	b.ne	439764 <ferror@plt+0x37a24>  // b.any
  439648:	mov	x1, x23
  43964c:	add	x3, sp, #0xf0
  439650:	add	x2, sp, #0xe8
  439654:	mov	x0, x24
  439658:	bl	4312d0 <ferror@plt+0x2f590>
  43965c:	mov	x1, x0
  439660:	ldr	w8, [sp, #232]
  439664:	ldr	w0, [sp, #240]
  439668:	add	x28, x24, x8
  43966c:	str	x1, [sp, #208]
  439670:	bl	4308a8 <ferror@plt+0x2eb68>
  439674:	cmp	x19, #0x21
  439678:	b.hi	439570 <ferror@plt+0x37830>  // b.pmore
  43967c:	cbnz	x19, 439768 <ferror@plt+0x37a28>
  439680:	mov	w2, #0x5                   	// #5
  439684:	adrp	x1, 487000 <warn@@Base+0x37640>
  439688:	mov	x0, #0x0                   	// #0
  43968c:	add	x1, x1, #0xc58
  439690:	bl	401c70 <dcgettext@plt>
  439694:	mov	x1, x19
  439698:	bl	44f9c0 <warn@@Base>
  43969c:	mov	x26, #0x0                   	// #0
  4396a0:	cbnz	w21, 439598 <ferror@plt+0x37858>
  4396a4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4396a8:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4396ac:	ldr	w0, [x0, #844]
  4396b0:	ldr	w1, [x1, #880]
  4396b4:	orr	w0, w0, w1
  4396b8:	cbz	w0, 4396d8 <ferror@plt+0x37998>
  4396bc:	adrp	x27, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4396c0:	add	x27, x27, #0x760
  4396c4:	ldr	w0, [x27, #1696]
  4396c8:	cmp	w0, #0x0
  4396cc:	ldr	x0, [sp, #320]
  4396d0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4396d4:	b.ne	4395b4 <ferror@plt+0x37874>  // b.any
  4396d8:	cmp	x20, #0x0
  4396dc:	and	w21, w21, #0x1
  4396e0:	csinc	w21, w21, wzr, ne  // ne = any
  4396e4:	cbnz	w21, 4399d0 <ferror@plt+0x37c90>
  4396e8:	cmp	x20, #0x8b
  4396ec:	b.hi	439a04 <ferror@plt+0x37cc4>  // b.pmore
  4396f0:	cmp	x20, #0x1
  4396f4:	b.ls	4399ac <ferror@plt+0x37c6c>  // b.plast
  4396f8:	sub	x20, x20, #0x2
  4396fc:	cmp	x20, #0x89
  439700:	b.ls	439944 <ferror@plt+0x37c04>  // b.plast
  439704:	mov	x0, x28
  439708:	ldp	x29, x30, [sp, #64]
  43970c:	ldp	x19, x20, [sp, #80]
  439710:	ldp	x21, x22, [sp, #96]
  439714:	ldp	x23, x24, [sp, #112]
  439718:	ldp	x25, x26, [sp, #128]
  43971c:	ldp	x27, x28, [sp, #144]
  439720:	add	sp, sp, #0x130
  439724:	ret
  439728:	mov	x28, x4
  43972c:	cmp	x1, #0x11
  439730:	b.ne	439f20 <ferror@plt+0x381e0>  // b.any
  439734:	add	x28, x24, #0x1
  439738:	cmp	x28, x23
  43973c:	b.cs	4394d8 <ferror@plt+0x37798>  // b.hs, b.nlast
  439740:	mov	w1, #0x1                   	// #1
  439744:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  439748:	mov	x0, x24
  43974c:	ldr	x2, [x2, #920]
  439750:	blr	x2
  439754:	str	x0, [sp, #208]
  439758:	b	439674 <ferror@plt+0x37934>
  43975c:	cmp	x1, #0x17
  439760:	b.eq	439470 <ferror@plt+0x37730>  // b.none
  439764:	mov	x28, x24
  439768:	sub	x3, x19, #0x1
  43976c:	cmp	x3, #0x20
  439770:	b.hi	439680 <ferror@plt+0x37940>  // b.pmore
  439774:	cmp	w3, #0x20
  439778:	b.hi	439680 <ferror@plt+0x37940>  // b.pmore
  43977c:	adrp	x1, 48d000 <warn@@Base+0x3d640>
  439780:	add	x1, x1, #0x378
  439784:	ldrh	w0, [x1, w3, uxtw #1]
  439788:	adr	x1, 439794 <ferror@plt+0x37a54>
  43978c:	add	x0, x1, w0, sxth #2
  439790:	br	x0
  439794:	mov	x28, x4
  439798:	cmp	x1, #0x1
  43979c:	b.ne	43967c <ferror@plt+0x3793c>  // b.any
  4397a0:	cmp	x7, #0x8
  4397a4:	mov	w1, w7
  4397a8:	add	x28, x4, x7
  4397ac:	b.hi	43a7f8 <ferror@plt+0x38ab8>  // b.pmore
  4397b0:	cmp	x5, x28
  4397b4:	b.hi	4397c4 <ferror@plt+0x37a84>  // b.pmore
  4397b8:	cmp	x24, x23
  4397bc:	b.cs	43a968 <ferror@plt+0x38c28>  // b.hs, b.nlast
  4397c0:	sub	w1, w23, w24
  4397c4:	sub	w0, w1, #0x1
  4397c8:	cmp	w0, #0x7
  4397cc:	b.hi	43a968 <ferror@plt+0x38c28>  // b.pmore
  4397d0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4397d4:	mov	x0, x24
  4397d8:	ldr	x2, [x2, #920]
  4397dc:	blr	x2
  4397e0:	str	x0, [sp, #208]
  4397e4:	mov	x26, #0x0                   	// #0
  4397e8:	cbnz	w21, 439598 <ferror@plt+0x37858>
  4397ec:	ldr	x0, [sp, #208]
  4397f0:	bl	4319f0 <ferror@plt+0x2fcb0>
  4397f4:	mov	x2, x0
  4397f8:	mov	w1, w27
  4397fc:	adrp	x0, 487000 <warn@@Base+0x37640>
  439800:	add	x0, x0, #0xa40
  439804:	bl	401cc0 <printf@plt>
  439808:	b	4396a4 <ferror@plt+0x37964>
  43980c:	adrp	x1, 487000 <warn@@Base+0x37640>
  439810:	add	x1, x1, #0x9c8
  439814:	mov	w2, #0x5                   	// #5
  439818:	mov	x28, x24
  43981c:	mov	x0, #0x0                   	// #0
  439820:	bl	401c70 <dcgettext@plt>
  439824:	bl	44f9c0 <warn@@Base>
  439828:	mov	x0, x28
  43982c:	ldp	x29, x30, [sp, #64]
  439830:	ldp	x19, x20, [sp, #80]
  439834:	ldp	x21, x22, [sp, #96]
  439838:	ldp	x23, x24, [sp, #112]
  43983c:	ldp	x27, x28, [sp, #144]
  439840:	add	sp, sp, #0x130
  439844:	ret
  439848:	mov	x0, #0x1f01                	// #7937
  43984c:	cmp	x19, x0
  439850:	b.eq	43a998 <ferror@plt+0x38c58>  // b.none
  439854:	mov	x0, #0x1f02                	// #7938
  439858:	cmp	x19, x0
  43985c:	b.ne	439680 <ferror@plt+0x37940>  // b.any
  439860:	cbnz	w21, 43a83c <ferror@plt+0x38afc>
  439864:	ldr	x0, [sp, #336]
  439868:	mov	w1, #0x2e                  	// #46
  43986c:	mov	w25, #0x0                   	// #0
  439870:	ldr	x0, [x0, #16]
  439874:	bl	401b10 <strrchr@plt>
  439878:	cbz	x0, 439890 <ferror@plt+0x37b50>
  43987c:	adrp	x1, 487000 <warn@@Base+0x37640>
  439880:	add	x1, x1, #0xae8
  439884:	bl	401ba0 <strcmp@plt>
  439888:	cmp	w0, #0x0
  43988c:	cset	w25, eq  // eq = none
  439890:	mov	w2, #0x5                   	// #5
  439894:	adrp	x1, 487000 <warn@@Base+0x37640>
  439898:	mov	x0, #0x0                   	// #0
  43989c:	add	x1, x1, #0xaf0
  4398a0:	bl	401c70 <dcgettext@plt>
  4398a4:	mov	x1, x0
  4398a8:	ldr	x0, [sp, #208]
  4398ac:	str	x1, [sp, #192]
  4398b0:	mov	x26, #0x0                   	// #0
  4398b4:	bl	4319f0 <ferror@plt+0x2fcb0>
  4398b8:	mov	x5, x0
  4398bc:	ldr	x0, [sp, #208]
  4398c0:	mov	w3, w25
  4398c4:	ldr	x2, [sp, #304]
  4398c8:	str	x5, [sp, #184]
  4398cc:	ldr	x1, [sp, #344]
  4398d0:	bl	435f48 <ferror@plt+0x34208>
  4398d4:	mov	x3, x0
  4398d8:	ldp	x5, x4, [sp, #184]
  4398dc:	mov	w1, w27
  4398e0:	mov	x2, x5
  4398e4:	mov	x0, x4
  4398e8:	bl	401cc0 <printf@plt>
  4398ec:	b	4396a4 <ferror@plt+0x37964>
  4398f0:	ldp	x25, x26, [sp, #128]
  4398f4:	b	439828 <ferror@plt+0x37ae8>
  4398f8:	sub	x2, x20, #0x48
  4398fc:	mov	x1, #0x1                   	// #1
  439900:	mov	x0, #0x25                  	// #37
  439904:	movk	x0, #0x5840, lsl #48
  439908:	lsl	x1, x1, x2
  43990c:	tst	x1, x0
  439910:	b.ne	439be0 <ferror@plt+0x37ea0>  // b.any
  439914:	tbnz	x1, #46, 439b70 <ferror@plt+0x37e30>
  439918:	tbz	w1, #13, 4395f8 <ferror@plt+0x378b8>
  43991c:	ldr	w0, [sp, #312]
  439920:	cmp	w0, #0x3
  439924:	b.gt	439934 <ferror@plt+0x37bf4>
  439928:	sub	x0, x19, #0x6
  43992c:	cmp	x0, #0x1
  439930:	b.ls	43ae9c <ferror@plt+0x3915c>  // b.plast
  439934:	cmp	x19, #0x17
  439938:	b.eq	43ae9c <ferror@plt+0x3915c>  // b.none
  43993c:	ldp	x25, x26, [sp, #128]
  439940:	b	439828 <ferror@plt+0x37ae8>
  439944:	cmp	w20, #0x89
  439948:	b.hi	439988 <ferror@plt+0x37c48>  // b.pmore
  43994c:	adrp	x1, 48d000 <warn@@Base+0x3d640>
  439950:	add	x1, x1, #0x3bc
  439954:	ldrh	w0, [x1, w20, uxtw #1]
  439958:	adr	x1, 439964 <ferror@plt+0x37c24>
  43995c:	add	x0, x1, w0, sxth #2
  439960:	br	x0
  439964:	mov	x0, x28
  439968:	ldp	x29, x30, [sp, #64]
  43996c:	ldp	x19, x20, [sp, #80]
  439970:	ldp	x21, x22, [sp, #96]
  439974:	ldp	x23, x24, [sp, #112]
  439978:	ldp	x25, x26, [sp, #128]
  43997c:	ldp	x27, x28, [sp, #144]
  439980:	add	sp, sp, #0x130
  439984:	ret
  439988:	mov	x0, x28
  43998c:	ldp	x29, x30, [sp, #64]
  439990:	ldp	x19, x20, [sp, #80]
  439994:	ldp	x21, x22, [sp, #96]
  439998:	ldp	x23, x24, [sp, #112]
  43999c:	ldp	x25, x26, [sp, #128]
  4399a0:	ldp	x27, x28, [sp, #144]
  4399a4:	add	sp, sp, #0x130
  4399a8:	ret
  4399ac:	mov	x0, x28
  4399b0:	ldp	x29, x30, [sp, #64]
  4399b4:	ldp	x19, x20, [sp, #80]
  4399b8:	ldp	x21, x22, [sp, #96]
  4399bc:	ldp	x23, x24, [sp, #112]
  4399c0:	ldp	x25, x26, [sp, #128]
  4399c4:	ldp	x27, x28, [sp, #144]
  4399c8:	add	sp, sp, #0x130
  4399cc:	ret
  4399d0:	mov	x0, x28
  4399d4:	ldp	x29, x30, [sp, #64]
  4399d8:	ldp	x19, x20, [sp, #80]
  4399dc:	ldp	x21, x22, [sp, #96]
  4399e0:	ldp	x23, x24, [sp, #112]
  4399e4:	ldp	x25, x26, [sp, #128]
  4399e8:	ldp	x27, x28, [sp, #144]
  4399ec:	add	sp, sp, #0x130
  4399f0:	ret
  4399f4:	mov	x0, #0x2137                	// #8503
  4399f8:	cmp	x20, x0
  4399fc:	b.eq	439be0 <ferror@plt+0x37ea0>  // b.none
  439a00:	tbnz	w21, #0, 43bc30 <ferror@plt+0x39ef0>
  439a04:	mov	x2, #0xffffffffffffdeef    	// #-8465
  439a08:	add	x20, x20, x2
  439a0c:	cmp	x20, #0x3
  439a10:	b.hi	43bc64 <ferror@plt+0x39f24>  // b.pmore
  439a14:	ldr	w0, [sp, #312]
  439a18:	cmp	w0, #0x3
  439a1c:	b.le	43a7e8 <ferror@plt+0x38aa8>
  439a20:	cmp	x19, #0x17
  439a24:	b.ne	439a40 <ferror@plt+0x37d00>  // b.any
  439a28:	adrp	x1, 488000 <warn@@Base+0x38640>
  439a2c:	add	x1, x1, #0x620
  439a30:	mov	w2, #0x5                   	// #5
  439a34:	mov	x0, #0x0                   	// #0
  439a38:	bl	401c70 <dcgettext@plt>
  439a3c:	bl	401cc0 <printf@plt>
  439a40:	cbz	x26, 43aa28 <ferror@plt+0x38ce8>
  439a44:	adrp	x0, 488000 <warn@@Base+0x38640>
  439a48:	add	x0, x0, #0x638
  439a4c:	bl	401cc0 <printf@plt>
  439a50:	ldr	w2, [sp, #304]
  439a54:	mov	w1, w22
  439a58:	ldr	w3, [sp, #312]
  439a5c:	mov	x0, x26
  439a60:	ldr	x5, [sp, #160]
  439a64:	ldr	x4, [sp, #208]
  439a68:	ldr	x6, [sp, #336]
  439a6c:	bl	437300 <ferror@plt+0x355c0>
  439a70:	mov	w19, w0
  439a74:	mov	w0, #0x29                  	// #41
  439a78:	bl	401cf0 <putchar@plt>
  439a7c:	cbz	w19, 43aca4 <ferror@plt+0x38f64>
  439a80:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  439a84:	ldr	w0, [x0, #3588]
  439a88:	cbz	w0, 43b110 <ferror@plt+0x393d0>
  439a8c:	ldp	x25, x26, [sp, #128]
  439a90:	b	439828 <ferror@plt+0x37ae8>
  439a94:	cmp	x20, #0x2
  439a98:	b.eq	439be0 <ferror@plt+0x37ea0>  // b.none
  439a9c:	cmp	x20, #0x11
  439aa0:	b.ne	43ae08 <ferror@plt+0x390c8>  // b.any
  439aa4:	ldr	w0, [x27, #1704]
  439aa8:	cbz	w0, 43a8fc <ferror@plt+0x38bbc>
  439aac:	ldr	x1, [sp, #320]
  439ab0:	ldr	x0, [sp, #208]
  439ab4:	ldp	x25, x26, [sp, #128]
  439ab8:	str	x0, [x1, #24]
  439abc:	b	439828 <ferror@plt+0x37ae8>
  439ac0:	mov	x0, #0x2132                	// #8498
  439ac4:	cmp	x20, x0
  439ac8:	b.eq	43ac14 <ferror@plt+0x38ed4>  // b.none
  439acc:	b.ls	439af0 <ferror@plt+0x37db0>  // b.plast
  439ad0:	mov	x0, #0x2133                	// #8499
  439ad4:	cmp	x20, x0
  439ad8:	b.ne	4399f4 <ferror@plt+0x37cb4>  // b.any
  439adc:	ldr	x1, [sp, #320]
  439ae0:	ldr	x0, [sp, #208]
  439ae4:	ldp	x25, x26, [sp, #128]
  439ae8:	str	x0, [x1, #32]
  439aec:	b	439828 <ferror@plt+0x37ae8>
  439af0:	mov	x1, #0x2131                	// #8497
  439af4:	cmp	x20, x1
  439af8:	b.ne	439b50 <ferror@plt+0x37e10>  // b.any
  439afc:	ldr	w0, [x27, #1708]
  439b00:	cbz	w0, 43a904 <ferror@plt+0x38bc4>
  439b04:	cmp	x19, #0x7
  439b08:	b.eq	43b620 <ferror@plt+0x398e0>  // b.none
  439b0c:	adrp	x1, 487000 <warn@@Base+0x37640>
  439b10:	add	x1, x1, #0xd40
  439b14:	mov	w2, #0x5                   	// #5
  439b18:	mov	x0, #0x0                   	// #0
  439b1c:	bl	401c70 <dcgettext@plt>
  439b20:	mov	x21, x0
  439b24:	mov	x0, x19
  439b28:	bl	4309e8 <ferror@plt+0x2eca8>
  439b2c:	mov	x19, x0
  439b30:	mov	x0, x20
  439b34:	bl	430948 <ferror@plt+0x2ec08>
  439b38:	mov	x2, x0
  439b3c:	mov	x1, x19
  439b40:	mov	x0, x21
  439b44:	bl	44f9c0 <warn@@Base>
  439b48:	ldp	x25, x26, [sp, #128]
  439b4c:	b	439828 <ferror@plt+0x37ae8>
  439b50:	cmp	x20, x0
  439b54:	b.eq	439a00 <ferror@plt+0x37cc0>  // b.none
  439b58:	mov	x0, #0x2114                	// #8468
  439b5c:	cmp	x20, x0
  439b60:	b.ls	439bd4 <ferror@plt+0x37e94>  // b.plast
  439b64:	mov	x0, #0x2130                	// #8496
  439b68:	cmp	x20, x0
  439b6c:	b.ne	439a00 <ferror@plt+0x37cc0>  // b.any
  439b70:	ldr	w0, [x27, #1708]
  439b74:	cbz	w0, 4396d8 <ferror@plt+0x37998>
  439b78:	cmp	x19, #0xe
  439b7c:	b.eq	43b720 <ferror@plt+0x399e0>  // b.none
  439b80:	mov	x0, #0x1f02                	// #7938
  439b84:	cmp	x19, x0
  439b88:	b.eq	43b6ec <ferror@plt+0x399ac>  // b.none
  439b8c:	cmp	x19, #0x8
  439b90:	b.eq	43b6cc <ferror@plt+0x3998c>  // b.none
  439b94:	adrp	x1, 487000 <warn@@Base+0x37640>
  439b98:	add	x1, x1, #0xd40
  439b9c:	mov	w2, #0x5                   	// #5
  439ba0:	mov	x0, #0x0                   	// #0
  439ba4:	bl	401c70 <dcgettext@plt>
  439ba8:	mov	x25, x0
  439bac:	mov	x0, x19
  439bb0:	bl	4309e8 <ferror@plt+0x2eca8>
  439bb4:	mov	x27, x0
  439bb8:	mov	x0, x20
  439bbc:	bl	430948 <ferror@plt+0x2ec08>
  439bc0:	mov	x2, x0
  439bc4:	mov	x1, x27
  439bc8:	mov	x0, x25
  439bcc:	bl	44f9c0 <warn@@Base>
  439bd0:	b	4396d8 <ferror@plt+0x37998>
  439bd4:	mov	x0, #0x2110                	// #8464
  439bd8:	cmp	x20, x0
  439bdc:	b.ls	4396d8 <ferror@plt+0x37998>  // b.plast
  439be0:	ldr	w0, [sp, #312]
  439be4:	cmp	w0, #0x3
  439be8:	b.gt	439bf8 <ferror@plt+0x37eb8>
  439bec:	sub	x0, x19, #0x6
  439bf0:	cmp	x0, #0x1
  439bf4:	b.ls	439c00 <ferror@plt+0x37ec0>  // b.plast
  439bf8:	cmp	x19, #0x17
  439bfc:	b.ne	4396d8 <ferror@plt+0x37998>  // b.any
  439c00:	ldr	x0, [sp, #320]
  439c04:	ldp	w4, w1, [x0, #72]
  439c08:	cmp	w1, #0x0
  439c0c:	ccmp	w1, w4, #0x0, ne  // ne = any
  439c10:	b.ls	43b09c <ferror@plt+0x3935c>  // b.plast
  439c14:	ldr	x0, [x0, #64]
  439c18:	ldr	x1, [sp, #344]
  439c1c:	cbz	x1, 439c30 <ferror@plt+0x37ef0>
  439c20:	ldr	x2, [x1, #48]
  439c24:	ldr	x1, [sp, #208]
  439c28:	add	x1, x1, x2
  439c2c:	str	x1, [sp, #208]
  439c30:	mov	w1, w4
  439c34:	ldr	w2, [x27, #1700]
  439c38:	mov	x3, #0x2137                	// #8503
  439c3c:	cmp	x20, x3
  439c40:	str	w2, [x0, x1, lsl #2]
  439c44:	ldr	x0, [sp, #320]
  439c48:	b.eq	43b05c <ferror@plt+0x3931c>  // b.none
  439c4c:	ldr	x2, [sp, #320]
  439c50:	ldr	w0, [x0, #72]
  439c54:	ldr	w2, [x2, #80]
  439c58:	cmp	w0, w2
  439c5c:	b.hi	43b530 <ferror@plt+0x397f0>  // b.pmore
  439c60:	ldr	x2, [sp, #320]
  439c64:	add	w0, w0, #0x1
  439c68:	ldr	x3, [sp, #208]
  439c6c:	ldr	x2, [x2, #48]
  439c70:	str	x3, [x2, x1, lsl #3]
  439c74:	ldr	x1, [sp, #320]
  439c78:	str	w0, [x1, #72]
  439c7c:	b	4396d8 <ferror@plt+0x37998>
  439c80:	add	x25, x28, #0x8
  439c84:	cbnz	w21, 43a838 <ferror@plt+0x38af8>
  439c88:	cmp	x23, x25
  439c8c:	b.cs	43afdc <ferror@plt+0x3929c>  // b.hs, b.nlast
  439c90:	mov	x26, #0x0                   	// #0
  439c94:	str	xzr, [sp, #208]
  439c98:	str	xzr, [sp, #232]
  439c9c:	add	x4, sp, #0xf0
  439ca0:	mov	x3, x26
  439ca4:	mov	x0, x4
  439ca8:	adrp	x2, 45d000 <warn@@Base+0xd640>
  439cac:	mov	x1, #0x40                  	// #64
  439cb0:	add	x2, x2, #0x4d0
  439cb4:	str	x4, [sp, #184]
  439cb8:	bl	4019e0 <snprintf@plt>
  439cbc:	ldr	x4, [sp, #184]
  439cc0:	mov	x2, x4
  439cc4:	mov	w1, w27
  439cc8:	mov	x28, x25
  439ccc:	adrp	x0, 487000 <warn@@Base+0x37640>
  439cd0:	mov	x26, #0x0                   	// #0
  439cd4:	add	x0, x0, #0xbd8
  439cd8:	bl	401cc0 <printf@plt>
  439cdc:	b	4396a4 <ferror@plt+0x37964>
  439ce0:	add	x25, x28, #0x10
  439ce4:	cbnz	w21, 43a838 <ferror@plt+0x38af8>
  439ce8:	add	x26, x28, #0x8
  439cec:	cmp	x26, x23
  439cf0:	b.ls	43b3cc <ferror@plt+0x3968c>  // b.plast
  439cf4:	stp	xzr, xzr, [sp, #216]
  439cf8:	cmp	x23, x25
  439cfc:	b.cs	43b3b4 <ferror@plt+0x39674>  // b.hs, b.nlast
  439d00:	mov	x4, #0x0                   	// #0
  439d04:	mov	x3, #0x0                   	// #0
  439d08:	stp	xzr, xzr, [sp, #232]
  439d0c:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  439d10:	adrp	x0, 44f000 <ferror@plt+0x4d2c0>
  439d14:	add	x0, x0, #0xc00
  439d18:	ldr	x2, [x1, #920]
  439d1c:	cmp	x2, x0
  439d20:	ldp	x1, x2, [sp, #216]
  439d24:	b.eq	43b3e0 <ferror@plt+0x396a0>  // b.none
  439d28:	mov	x28, x25
  439d2c:	adrp	x0, 487000 <warn@@Base+0x37640>
  439d30:	mov	x26, #0x0                   	// #0
  439d34:	add	x0, x0, #0xa48
  439d38:	bl	401cc0 <printf@plt>
  439d3c:	b	4396a4 <ferror@plt+0x37964>
  439d40:	mov	x26, #0x0                   	// #0
  439d44:	cbnz	w21, 439598 <ferror@plt+0x37858>
  439d48:	mov	x0, x25
  439d4c:	bl	431348 <ferror@plt+0x2f608>
  439d50:	mov	w1, w27
  439d54:	mov	x2, x0
  439d58:	adrp	x0, 487000 <warn@@Base+0x37640>
  439d5c:	add	x0, x0, #0xa18
  439d60:	bl	401cc0 <printf@plt>
  439d64:	b	4396a4 <ferror@plt+0x37964>
  439d68:	mov	x26, #0x0                   	// #0
  439d6c:	cbnz	w21, 439598 <ferror@plt+0x37858>
  439d70:	mov	w2, #0x5                   	// #5
  439d74:	adrp	x1, 487000 <warn@@Base+0x37640>
  439d78:	mov	x0, #0x0                   	// #0
  439d7c:	add	x1, x1, #0xa90
  439d80:	bl	401c70 <dcgettext@plt>
  439d84:	mov	x25, x0
  439d88:	ldr	x0, [sp, #208]
  439d8c:	bl	4319f0 <ferror@plt+0x2fcb0>
  439d90:	mov	x1, x0
  439d94:	ldr	x0, [sp, #208]
  439d98:	str	x1, [sp, #184]
  439d9c:	bl	432900 <ferror@plt+0x30bc0>
  439da0:	ldr	x2, [sp, #184]
  439da4:	mov	x3, x0
  439da8:	mov	w1, w27
  439dac:	mov	x0, x25
  439db0:	bl	401cc0 <printf@plt>
  439db4:	b	4396a4 <ferror@plt+0x37964>
  439db8:	add	x26, x28, #0x1
  439dbc:	cmp	x26, x23
  439dc0:	b.cs	43a90c <ferror@plt+0x38bcc>  // b.hs, b.nlast
  439dc4:	mov	w1, #0x1                   	// #1
  439dc8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  439dcc:	mov	x0, x28
  439dd0:	ldr	x2, [x2, #920]
  439dd4:	blr	x2
  439dd8:	str	x0, [sp, #208]
  439ddc:	cmp	x26, x23
  439de0:	b.cs	43a928 <ferror@plt+0x38be8>  // b.hs, b.nlast
  439de4:	ldr	x28, [sp, #208]
  439de8:	sub	x25, x23, x26
  439dec:	cmp	x28, x25
  439df0:	b.ls	439e14 <ferror@plt+0x380d4>  // b.plast
  439df4:	mov	w2, #0x5                   	// #5
  439df8:	adrp	x1, 487000 <warn@@Base+0x37640>
  439dfc:	mov	x0, #0x0                   	// #0
  439e00:	add	x1, x1, #0xa68
  439e04:	bl	401c70 <dcgettext@plt>
  439e08:	mov	x1, x28
  439e0c:	mov	x28, x25
  439e10:	bl	44f9c0 <warn@@Base>
  439e14:	str	x28, [sp, #208]
  439e18:	cbz	w21, 43a94c <ferror@plt+0x38c0c>
  439e1c:	add	x28, x26, x28
  439e20:	b	439598 <ferror@plt+0x37858>
  439e24:	mov	x1, x23
  439e28:	add	x3, sp, #0xf0
  439e2c:	add	x2, sp, #0xe8
  439e30:	mov	x0, x28
  439e34:	bl	4312d0 <ferror@plt+0x2f590>
  439e38:	mov	x1, x0
  439e3c:	ldr	w0, [sp, #240]
  439e40:	ldr	w26, [sp, #232]
  439e44:	str	x1, [sp, #208]
  439e48:	add	x26, x28, x26
  439e4c:	bl	4308a8 <ferror@plt+0x2eb68>
  439e50:	b	439ddc <ferror@plt+0x3809c>
  439e54:	sub	x25, x23, x28
  439e58:	cbz	w21, 43ae30 <ferror@plt+0x390f0>
  439e5c:	mov	x0, x28
  439e60:	mov	x1, x25
  439e64:	bl	401940 <strnlen@plt>
  439e68:	add	x0, x0, #0x1
  439e6c:	add	x28, x28, x0
  439e70:	b	43969c <ferror@plt+0x3795c>
  439e74:	add	x25, x28, #0x8
  439e78:	cbnz	w21, 439ee8 <ferror@plt+0x381a8>
  439e7c:	cmp	x23, x25
  439e80:	b.cs	43b334 <ferror@plt+0x395f4>  // b.hs, b.nlast
  439e84:	ldr	x0, [sp, #160]
  439e88:	cmp	x19, #0x14
  439e8c:	str	xzr, [sp, #208]
  439e90:	csel	x26, x0, xzr, eq  // eq = none
  439e94:	str	xzr, [sp, #232]
  439e98:	add	x4, sp, #0xf0
  439e9c:	mov	x3, x26
  439ea0:	mov	x0, x4
  439ea4:	adrp	x2, 45d000 <warn@@Base+0xd640>
  439ea8:	mov	x1, #0x40                  	// #64
  439eac:	add	x2, x2, #0x4d0
  439eb0:	str	x4, [sp, #184]
  439eb4:	bl	4019e0 <snprintf@plt>
  439eb8:	ldr	x4, [sp, #184]
  439ebc:	mov	w1, w27
  439ec0:	mov	x2, x4
  439ec4:	adrp	x0, 487000 <warn@@Base+0x37640>
  439ec8:	add	x0, x0, #0xa40
  439ecc:	bl	401cc0 <printf@plt>
  439ed0:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  439ed4:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  439ed8:	ldr	w0, [x0, #844]
  439edc:	ldr	w1, [x1, #880]
  439ee0:	orr	w0, w0, w1
  439ee4:	cbz	w0, 439f18 <ferror@plt+0x381d8>
  439ee8:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  439eec:	ldr	w0, [x0, #3584]
  439ef0:	cbnz	w0, 439f18 <ferror@plt+0x381d8>
  439ef4:	cmp	x23, x25
  439ef8:	b.hi	43b03c <ferror@plt+0x392fc>  // b.pmore
  439efc:	cmp	x23, x28
  439f00:	b.ls	439f14 <ferror@plt+0x381d4>  // b.plast
  439f04:	sub	x1, x23, x28
  439f08:	sub	w0, w1, #0x1
  439f0c:	cmp	w0, #0x7
  439f10:	b.ls	43b040 <ferror@plt+0x39300>  // b.plast
  439f14:	str	xzr, [sp, #208]
  439f18:	mov	x28, x25
  439f1c:	b	43969c <ferror@plt+0x3795c>
  439f20:	mov	x26, #0x0                   	// #0
  439f24:	cbnz	w21, 439598 <ferror@plt+0x37858>
  439f28:	ldr	x1, [sp, #160]
  439f2c:	ldr	x0, [sp, #208]
  439f30:	add	x0, x1, x0
  439f34:	bl	4319f0 <ferror@plt+0x2fcb0>
  439f38:	mov	w1, w27
  439f3c:	mov	x2, x0
  439f40:	adrp	x0, 487000 <warn@@Base+0x37640>
  439f44:	add	x0, x0, #0xa20
  439f48:	bl	401cc0 <printf@plt>
  439f4c:	b	4396a4 <ferror@plt+0x37964>
  439f50:	add	x26, x28, #0x4
  439f54:	cmp	x26, x23
  439f58:	b.cs	43a90c <ferror@plt+0x38bcc>  // b.hs, b.nlast
  439f5c:	mov	w1, #0x4                   	// #4
  439f60:	b	439dc8 <ferror@plt+0x38088>
  439f64:	add	x26, x28, #0x2
  439f68:	cmp	x26, x23
  439f6c:	b.cs	43a90c <ferror@plt+0x38bcc>  // b.hs, b.nlast
  439f70:	mov	w1, #0x2                   	// #2
  439f74:	b	439dc8 <ferror@plt+0x38088>
  439f78:	mov	x26, #0x0                   	// #0
  439f7c:	cbnz	w21, 439598 <ferror@plt+0x37858>
  439f80:	mov	w2, #0x5                   	// #5
  439f84:	adrp	x1, 487000 <warn@@Base+0x37640>
  439f88:	mov	x0, #0x0                   	// #0
  439f8c:	add	x1, x1, #0xab8
  439f90:	bl	401c70 <dcgettext@plt>
  439f94:	mov	x25, x0
  439f98:	ldr	x0, [sp, #208]
  439f9c:	bl	4319f0 <ferror@plt+0x2fcb0>
  439fa0:	mov	x1, x0
  439fa4:	ldr	x0, [sp, #208]
  439fa8:	str	x1, [sp, #184]
  439fac:	bl	432a48 <ferror@plt+0x30d08>
  439fb0:	b	439da0 <ferror@plt+0x38060>
  439fb4:	mov	w0, #0x9                   	// #9
  439fb8:	bl	401cf0 <putchar@plt>
  439fbc:	ldr	x0, [sp, #208]
  439fc0:	cmp	x0, #0x2
  439fc4:	b.eq	43b1a8 <ferror@plt+0x39468>  // b.none
  439fc8:	cmp	x0, #0x3
  439fcc:	b.eq	43b194 <ferror@plt+0x39454>  // b.none
  439fd0:	cmp	x0, #0x1
  439fd4:	b.eq	43b130 <ferror@plt+0x393f0>  // b.none
  439fd8:	adrp	x1, 488000 <warn@@Base+0x38640>
  439fdc:	add	x1, x1, #0x248
  439fe0:	mov	w2, #0x5                   	// #5
  439fe4:	mov	x0, #0x0                   	// #0
  439fe8:	bl	401c70 <dcgettext@plt>
  439fec:	bl	401cc0 <printf@plt>
  439ff0:	ldp	x25, x26, [sp, #128]
  439ff4:	b	439828 <ferror@plt+0x37ae8>
  439ff8:	mov	w0, #0x9                   	// #9
  439ffc:	bl	401cf0 <putchar@plt>
  43a000:	ldr	x0, [sp, #208]
  43a004:	cmp	x0, #0x1
  43a008:	b.eq	43b254 <ferror@plt+0x39514>  // b.none
  43a00c:	cmp	x0, #0x2
  43a010:	b.eq	43b234 <ferror@plt+0x394f4>  // b.none
  43a014:	cbz	x0, 43b274 <ferror@plt+0x39534>
  43a018:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a01c:	add	x1, x1, #0x4c8
  43a020:	mov	w2, #0x5                   	// #5
  43a024:	mov	x0, #0x0                   	// #0
  43a028:	bl	401c70 <dcgettext@plt>
  43a02c:	bl	401cc0 <printf@plt>
  43a030:	ldp	x25, x26, [sp, #128]
  43a034:	b	439828 <ferror@plt+0x37ae8>
  43a038:	mov	w0, #0x9                   	// #9
  43a03c:	bl	401cf0 <putchar@plt>
  43a040:	ldr	x2, [sp, #208]
  43a044:	cmp	x2, #0x3
  43a048:	b.eq	43b5b8 <ferror@plt+0x39878>  // b.none
  43a04c:	b.hi	43aa88 <ferror@plt+0x38d48>  // b.pmore
  43a050:	cmp	x2, #0x1
  43a054:	b.eq	43b598 <ferror@plt+0x39858>  // b.none
  43a058:	cmp	x2, #0x2
  43a05c:	b.ne	43b578 <ferror@plt+0x39838>  // b.any
  43a060:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a064:	add	x1, x1, #0x468
  43a068:	mov	w2, #0x5                   	// #5
  43a06c:	mov	x0, #0x0                   	// #0
  43a070:	bl	401c70 <dcgettext@plt>
  43a074:	bl	401cc0 <printf@plt>
  43a078:	ldp	x25, x26, [sp, #128]
  43a07c:	b	439828 <ferror@plt+0x37ae8>
  43a080:	ldr	w0, [sp, #172]
  43a084:	cmp	w0, #0xff
  43a088:	b.hi	43ae28 <ferror@plt+0x390e8>  // b.pmore
  43a08c:	ldr	x0, [sp, #176]
  43a090:	ldr	x1, [sp, #208]
  43a094:	sub	x0, x23, x0
  43a098:	cmp	x0, x1
  43a09c:	b.hi	43b5d8 <ferror@plt+0x39898>  // b.pmore
  43a0a0:	ldp	x25, x26, [sp, #128]
  43a0a4:	b	439828 <ferror@plt+0x37ae8>
  43a0a8:	mov	w0, #0x9                   	// #9
  43a0ac:	bl	401cf0 <putchar@plt>
  43a0b0:	ldr	x0, [sp, #208]
  43a0b4:	cmp	x0, #0x2
  43a0b8:	b.eq	43b404 <ferror@plt+0x396c4>  // b.none
  43a0bc:	b.hi	43ab40 <ferror@plt+0x38e00>  // b.pmore
  43a0c0:	cbz	x0, 43b44c <ferror@plt+0x3970c>
  43a0c4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43a0c8:	add	x0, x0, #0x350
  43a0cc:	bl	401cc0 <printf@plt>
  43a0d0:	ldp	x25, x26, [sp, #128]
  43a0d4:	b	439828 <ferror@plt+0x37ae8>
  43a0d8:	mov	w0, #0x9                   	// #9
  43a0dc:	bl	401cf0 <putchar@plt>
  43a0e0:	ldr	x0, [sp, #208]
  43a0e4:	cmp	x0, #0x1
  43a0e8:	b.eq	43b1e4 <ferror@plt+0x394a4>  // b.none
  43a0ec:	cmp	x0, #0x2
  43a0f0:	b.eq	43b1d0 <ferror@plt+0x39490>  // b.none
  43a0f4:	cbz	x0, 43b1bc <ferror@plt+0x3947c>
  43a0f8:	sub	x0, x0, #0x40
  43a0fc:	cmp	x0, #0xbf
  43a100:	b.hi	43b698 <ferror@plt+0x39958>  // b.pmore
  43a104:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a108:	add	x1, x1, #0x2c8
  43a10c:	mov	w2, #0x5                   	// #5
  43a110:	mov	x0, #0x0                   	// #0
  43a114:	bl	401c70 <dcgettext@plt>
  43a118:	bl	401cc0 <printf@plt>
  43a11c:	ldp	x25, x26, [sp, #128]
  43a120:	b	439828 <ferror@plt+0x37ae8>
  43a124:	mov	w0, #0x9                   	// #9
  43a128:	bl	401cf0 <putchar@plt>
  43a12c:	ldr	x0, [sp, #208]
  43a130:	cmp	x0, #0x2
  43a134:	b.eq	43b220 <ferror@plt+0x394e0>  // b.none
  43a138:	cmp	x0, #0x3
  43a13c:	b.eq	43b20c <ferror@plt+0x394cc>  // b.none
  43a140:	cmp	x0, #0x1
  43a144:	b.eq	43b1f8 <ferror@plt+0x394b8>  // b.none
  43a148:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a14c:	add	x1, x1, #0x288
  43a150:	mov	w2, #0x5                   	// #5
  43a154:	mov	x0, #0x0                   	// #0
  43a158:	bl	401c70 <dcgettext@plt>
  43a15c:	bl	401cc0 <printf@plt>
  43a160:	ldp	x25, x26, [sp, #128]
  43a164:	b	439828 <ferror@plt+0x37ae8>
  43a168:	mov	w0, #0x9                   	// #9
  43a16c:	bl	401cf0 <putchar@plt>
  43a170:	ldr	x1, [sp, #208]
  43a174:	cmp	x1, #0x24
  43a178:	b.hi	43ab8c <ferror@plt+0x38e4c>  // b.pmore
  43a17c:	cbz	x1, 43bbec <ferror@plt+0x39eac>
  43a180:	sub	x1, x1, #0x2
  43a184:	cmp	x1, #0x22
  43a188:	b.hi	43bb08 <ferror@plt+0x39dc8>  // b.pmore
  43a18c:	cmp	w1, #0x22
  43a190:	b.hi	43bb08 <ferror@plt+0x39dc8>  // b.pmore
  43a194:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  43a198:	add	x0, x0, #0x4d0
  43a19c:	ldrh	w0, [x0, w1, uxtw #1]
  43a1a0:	adr	x1, 43a1ac <ferror@plt+0x3846c>
  43a1a4:	add	x0, x1, w0, sxth #2
  43a1a8:	br	x0
  43a1ac:	cmp	x19, #0x18
  43a1b0:	b.eq	43b460 <ferror@plt+0x39720>  // b.none
  43a1b4:	ldp	x25, x26, [sp, #128]
  43a1b8:	b	439828 <ferror@plt+0x37ae8>
  43a1bc:	mov	w0, #0x9                   	// #9
  43a1c0:	bl	401cf0 <putchar@plt>
  43a1c4:	ldr	x0, [sp, #208]
  43a1c8:	cmp	x0, #0x1
  43a1cc:	b.eq	43b16c <ferror@plt+0x3942c>  // b.none
  43a1d0:	b.hi	43ab5c <ferror@plt+0x38e1c>  // b.pmore
  43a1d4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43a1d8:	add	x0, x0, #0x448
  43a1dc:	bl	401cc0 <printf@plt>
  43a1e0:	ldp	x25, x26, [sp, #128]
  43a1e4:	b	439828 <ferror@plt+0x37ae8>
  43a1e8:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43a1ec:	mov	w1, #0x1                   	// #1
  43a1f0:	str	w1, [x0, #3588]
  43a1f4:	b	439a14 <ferror@plt+0x37cd4>
  43a1f8:	mov	w0, #0x9                   	// #9
  43a1fc:	bl	401cf0 <putchar@plt>
  43a200:	ldr	x0, [sp, #208]
  43a204:	cmp	x0, #0x86
  43a208:	b.ls	43b510 <ferror@plt+0x397d0>  // b.plast
  43a20c:	sub	x0, x0, #0x80
  43a210:	cmp	x0, #0x7f
  43a214:	b.hi	43bb30 <ferror@plt+0x39df0>  // b.pmore
  43a218:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a21c:	add	x1, x1, #0x1f0
  43a220:	mov	w2, #0x5                   	// #5
  43a224:	mov	x0, #0x0                   	// #0
  43a228:	bl	401c70 <dcgettext@plt>
  43a22c:	bl	401cc0 <printf@plt>
  43a230:	ldp	x25, x26, [sp, #128]
  43a234:	b	439828 <ferror@plt+0x37ae8>
  43a238:	mov	w0, #0x9                   	// #9
  43a23c:	bl	401cf0 <putchar@plt>
  43a240:	ldr	x0, [sp, #208]
  43a244:	cmp	x0, #0x2
  43a248:	b.eq	43b4bc <ferror@plt+0x3977c>  // b.none
  43a24c:	b.hi	43aab4 <ferror@plt+0x38d74>  // b.pmore
  43a250:	cbz	x0, 43b49c <ferror@plt+0x3975c>
  43a254:	adrp	x1, 487000 <warn@@Base+0x37640>
  43a258:	add	x1, x1, #0xd78
  43a25c:	mov	w2, #0x5                   	// #5
  43a260:	mov	x0, #0x0                   	// #0
  43a264:	bl	401c70 <dcgettext@plt>
  43a268:	bl	401cc0 <printf@plt>
  43a26c:	ldp	x25, x26, [sp, #128]
  43a270:	b	439828 <ferror@plt+0x37ae8>
  43a274:	cmp	x19, #0x20
  43a278:	mov	x0, #0x1f20                	// #7968
  43a27c:	ccmp	x19, x0, #0x4, ne  // ne = any
  43a280:	b.eq	43ae20 <ferror@plt+0x390e0>  // b.none
  43a284:	sub	x0, x19, #0x11
  43a288:	cmp	x0, #0x2
  43a28c:	ccmp	x19, #0x15, #0x4, hi  // hi = pmore
  43a290:	ldr	x0, [sp, #208]
  43a294:	b.ne	43a2a4 <ferror@plt+0x38564>  // b.any
  43a298:	ldr	x1, [sp, #160]
  43a29c:	add	x0, x0, x1
  43a2a0:	str	x0, [sp, #208]
  43a2a4:	ldr	x1, [sp, #336]
  43a2a8:	ldr	x1, [x1, #48]
  43a2ac:	cmp	x1, x0
  43a2b0:	b.hi	43b290 <ferror@plt+0x39550>  // b.pmore
  43a2b4:	mov	w2, #0x5                   	// #5
  43a2b8:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a2bc:	mov	x0, #0x0                   	// #0
  43a2c0:	add	x1, x1, #0x660
  43a2c4:	bl	401c70 <dcgettext@plt>
  43a2c8:	mov	x19, x0
  43a2cc:	ldr	x0, [sp, #208]
  43a2d0:	bl	4319f0 <ferror@plt+0x2fcb0>
  43a2d4:	mov	x1, x0
  43a2d8:	ldr	x0, [sp, #336]
  43a2dc:	ldr	x2, [x0, #32]
  43a2e0:	mov	x0, x19
  43a2e4:	sub	x2, x24, x2
  43a2e8:	bl	44f9c0 <warn@@Base>
  43a2ec:	ldp	x25, x26, [sp, #128]
  43a2f0:	b	439828 <ferror@plt+0x37ae8>
  43a2f4:	mov	w0, #0x9                   	// #9
  43a2f8:	bl	401cf0 <putchar@plt>
  43a2fc:	ldr	x0, [sp, #208]
  43a300:	cmp	x0, #0x1
  43a304:	b.eq	43b158 <ferror@plt+0x39418>  // b.none
  43a308:	cmp	x0, #0x2
  43a30c:	b.eq	43b144 <ferror@plt+0x39404>  // b.none
  43a310:	cbz	x0, 43b180 <ferror@plt+0x39440>
  43a314:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a318:	add	x1, x1, #0x320
  43a31c:	mov	w2, #0x5                   	// #5
  43a320:	mov	x0, #0x0                   	// #0
  43a324:	bl	401c70 <dcgettext@plt>
  43a328:	bl	401cc0 <printf@plt>
  43a32c:	ldp	x25, x26, [sp, #128]
  43a330:	b	439828 <ferror@plt+0x37ae8>
  43a334:	mov	w0, #0x9                   	// #9
  43a338:	bl	401cf0 <putchar@plt>
  43a33c:	ldr	x20, [sp, #208]
  43a340:	cbz	x20, 43b438 <ferror@plt+0x396f8>
  43a344:	cmp	x19, #0x4
  43a348:	b.hi	43acac <ferror@plt+0x38f6c>  // b.pmore
  43a34c:	cmp	x19, #0x2
  43a350:	b.hi	43acb8 <ferror@plt+0x38f78>  // b.pmore
  43a354:	adrp	x0, 456000 <warn@@Base+0x6640>
  43a358:	add	x0, x0, #0xd78
  43a35c:	bl	401b70 <puts@plt>
  43a360:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a364:	add	x1, x1, #0x510
  43a368:	mov	w2, #0x5                   	// #5
  43a36c:	mov	x0, #0x0                   	// #0
  43a370:	bl	401c70 <dcgettext@plt>
  43a374:	bl	44f9c0 <warn@@Base>
  43a378:	ldp	x25, x26, [sp, #128]
  43a37c:	b	439828 <ferror@plt+0x37ae8>
  43a380:	mov	w0, #0x9                   	// #9
  43a384:	bl	401cf0 <putchar@plt>
  43a388:	ldr	x0, [sp, #208]
  43a38c:	cmp	x0, #0x4
  43a390:	b.eq	43b684 <ferror@plt+0x39944>  // b.none
  43a394:	b.hi	43abd4 <ferror@plt+0x38e94>  // b.pmore
  43a398:	cmp	x0, #0x2
  43a39c:	b.eq	43b6b8 <ferror@plt+0x39978>  // b.none
  43a3a0:	cmp	x0, #0x3
  43a3a4:	b.ne	43abb8 <ferror@plt+0x38e78>  // b.any
  43a3a8:	adrp	x0, 488000 <warn@@Base+0x38640>
  43a3ac:	add	x0, x0, #0x3b8
  43a3b0:	bl	401cc0 <printf@plt>
  43a3b4:	ldp	x25, x26, [sp, #128]
  43a3b8:	b	439828 <ferror@plt+0x37ae8>
  43a3bc:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a3c0:	add	x0, x0, #0xf70
  43a3c4:	bl	401cc0 <printf@plt>
  43a3c8:	ldp	x25, x26, [sp, #128]
  43a3cc:	b	439828 <ferror@plt+0x37ae8>
  43a3d0:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a3d4:	add	x0, x0, #0xf68
  43a3d8:	bl	401cc0 <printf@plt>
  43a3dc:	ldp	x25, x26, [sp, #128]
  43a3e0:	b	439828 <ferror@plt+0x37ae8>
  43a3e4:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a3e8:	add	x0, x0, #0xf60
  43a3ec:	bl	401cc0 <printf@plt>
  43a3f0:	ldp	x25, x26, [sp, #128]
  43a3f4:	b	439828 <ferror@plt+0x37ae8>
  43a3f8:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a3fc:	add	x0, x0, #0xf58
  43a400:	bl	401cc0 <printf@plt>
  43a404:	ldp	x25, x26, [sp, #128]
  43a408:	b	439828 <ferror@plt+0x37ae8>
  43a40c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a410:	add	x0, x0, #0xf48
  43a414:	bl	401cc0 <printf@plt>
  43a418:	ldp	x25, x26, [sp, #128]
  43a41c:	b	439828 <ferror@plt+0x37ae8>
  43a420:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a424:	add	x0, x0, #0xf38
  43a428:	bl	401cc0 <printf@plt>
  43a42c:	ldp	x25, x26, [sp, #128]
  43a430:	b	439828 <ferror@plt+0x37ae8>
  43a434:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a438:	add	x0, x0, #0xf30
  43a43c:	bl	401cc0 <printf@plt>
  43a440:	ldp	x25, x26, [sp, #128]
  43a444:	b	439828 <ferror@plt+0x37ae8>
  43a448:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a44c:	add	x0, x0, #0xf20
  43a450:	bl	401cc0 <printf@plt>
  43a454:	ldp	x25, x26, [sp, #128]
  43a458:	b	439828 <ferror@plt+0x37ae8>
  43a45c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a460:	add	x0, x0, #0xf10
  43a464:	bl	401cc0 <printf@plt>
  43a468:	ldp	x25, x26, [sp, #128]
  43a46c:	b	439828 <ferror@plt+0x37ae8>
  43a470:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a474:	add	x0, x0, #0xf08
  43a478:	bl	401cc0 <printf@plt>
  43a47c:	ldp	x25, x26, [sp, #128]
  43a480:	b	439828 <ferror@plt+0x37ae8>
  43a484:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a488:	add	x0, x0, #0xef0
  43a48c:	bl	401cc0 <printf@plt>
  43a490:	ldp	x25, x26, [sp, #128]
  43a494:	b	439828 <ferror@plt+0x37ae8>
  43a498:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a49c:	add	x0, x0, #0xee0
  43a4a0:	bl	401cc0 <printf@plt>
  43a4a4:	ldp	x25, x26, [sp, #128]
  43a4a8:	b	439828 <ferror@plt+0x37ae8>
  43a4ac:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a4b0:	add	x0, x0, #0xed0
  43a4b4:	bl	401cc0 <printf@plt>
  43a4b8:	ldp	x25, x26, [sp, #128]
  43a4bc:	b	439828 <ferror@plt+0x37ae8>
  43a4c0:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a4c4:	add	x0, x0, #0xec8
  43a4c8:	bl	401cc0 <printf@plt>
  43a4cc:	ldp	x25, x26, [sp, #128]
  43a4d0:	b	439828 <ferror@plt+0x37ae8>
  43a4d4:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a4d8:	add	x0, x0, #0xeb8
  43a4dc:	bl	401cc0 <printf@plt>
  43a4e0:	ldp	x25, x26, [sp, #128]
  43a4e4:	b	439828 <ferror@plt+0x37ae8>
  43a4e8:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a4ec:	add	x0, x0, #0xea8
  43a4f0:	bl	401cc0 <printf@plt>
  43a4f4:	ldp	x25, x26, [sp, #128]
  43a4f8:	b	439828 <ferror@plt+0x37ae8>
  43a4fc:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a500:	add	x0, x0, #0xe98
  43a504:	bl	401cc0 <printf@plt>
  43a508:	ldp	x25, x26, [sp, #128]
  43a50c:	b	439828 <ferror@plt+0x37ae8>
  43a510:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a514:	add	x0, x0, #0xe90
  43a518:	bl	401cc0 <printf@plt>
  43a51c:	ldp	x25, x26, [sp, #128]
  43a520:	b	439828 <ferror@plt+0x37ae8>
  43a524:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a528:	add	x0, x0, #0xe80
  43a52c:	bl	401cc0 <printf@plt>
  43a530:	ldp	x25, x26, [sp, #128]
  43a534:	b	439828 <ferror@plt+0x37ae8>
  43a538:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a53c:	add	x0, x0, #0xe70
  43a540:	bl	401cc0 <printf@plt>
  43a544:	ldp	x25, x26, [sp, #128]
  43a548:	b	439828 <ferror@plt+0x37ae8>
  43a54c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a550:	add	x0, x0, #0xe60
  43a554:	bl	401cc0 <printf@plt>
  43a558:	ldp	x25, x26, [sp, #128]
  43a55c:	b	439828 <ferror@plt+0x37ae8>
  43a560:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a564:	add	x0, x0, #0xe50
  43a568:	bl	401cc0 <printf@plt>
  43a56c:	ldp	x25, x26, [sp, #128]
  43a570:	b	439828 <ferror@plt+0x37ae8>
  43a574:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a578:	add	x0, x0, #0xe40
  43a57c:	bl	401cc0 <printf@plt>
  43a580:	ldp	x25, x26, [sp, #128]
  43a584:	b	439828 <ferror@plt+0x37ae8>
  43a588:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a58c:	add	x0, x0, #0xe30
  43a590:	bl	401cc0 <printf@plt>
  43a594:	ldp	x25, x26, [sp, #128]
  43a598:	b	439828 <ferror@plt+0x37ae8>
  43a59c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a5a0:	add	x0, x0, #0xe28
  43a5a4:	bl	401cc0 <printf@plt>
  43a5a8:	ldp	x25, x26, [sp, #128]
  43a5ac:	b	439828 <ferror@plt+0x37ae8>
  43a5b0:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a5b4:	add	x0, x0, #0xe20
  43a5b8:	bl	401cc0 <printf@plt>
  43a5bc:	ldp	x25, x26, [sp, #128]
  43a5c0:	b	439828 <ferror@plt+0x37ae8>
  43a5c4:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a5c8:	add	x0, x0, #0xe10
  43a5cc:	bl	401cc0 <printf@plt>
  43a5d0:	ldp	x25, x26, [sp, #128]
  43a5d4:	b	439828 <ferror@plt+0x37ae8>
  43a5d8:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a5dc:	add	x0, x0, #0xfb0
  43a5e0:	bl	401cc0 <printf@plt>
  43a5e4:	ldp	x25, x26, [sp, #128]
  43a5e8:	b	439828 <ferror@plt+0x37ae8>
  43a5ec:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a5f0:	add	x0, x0, #0xfc0
  43a5f4:	bl	401cc0 <printf@plt>
  43a5f8:	ldp	x25, x26, [sp, #128]
  43a5fc:	b	439828 <ferror@plt+0x37ae8>
  43a600:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a604:	add	x0, x0, #0xfa0
  43a608:	bl	401cc0 <printf@plt>
  43a60c:	ldp	x25, x26, [sp, #128]
  43a610:	b	439828 <ferror@plt+0x37ae8>
  43a614:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a618:	add	x0, x0, #0xf98
  43a61c:	bl	401cc0 <printf@plt>
  43a620:	ldp	x25, x26, [sp, #128]
  43a624:	b	439828 <ferror@plt+0x37ae8>
  43a628:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a62c:	add	x0, x0, #0xf90
  43a630:	bl	401cc0 <printf@plt>
  43a634:	ldp	x25, x26, [sp, #128]
  43a638:	b	439828 <ferror@plt+0x37ae8>
  43a63c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a640:	add	x0, x0, #0xf88
  43a644:	bl	401cc0 <printf@plt>
  43a648:	ldp	x25, x26, [sp, #128]
  43a64c:	b	439828 <ferror@plt+0x37ae8>
  43a650:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a654:	add	x0, x0, #0xf80
  43a658:	bl	401cc0 <printf@plt>
  43a65c:	ldp	x25, x26, [sp, #128]
  43a660:	b	439828 <ferror@plt+0x37ae8>
  43a664:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a668:	add	x0, x0, #0xf78
  43a66c:	bl	401cc0 <printf@plt>
  43a670:	ldp	x25, x26, [sp, #128]
  43a674:	b	439828 <ferror@plt+0x37ae8>
  43a678:	mov	x0, #0x1                   	// #1
  43a67c:	mov	x28, x4
  43a680:	str	x0, [sp, #208]
  43a684:	b	439528 <ferror@plt+0x377e8>
  43a688:	add	x28, x24, #0x2
  43a68c:	cmp	x28, x23
  43a690:	b.cs	4394d8 <ferror@plt+0x37798>  // b.hs, b.nlast
  43a694:	mov	w1, #0x2                   	// #2
  43a698:	b	439744 <ferror@plt+0x37a04>
  43a69c:	cmp	x1, #0x21
  43a6a0:	b.ls	439764 <ferror@plt+0x37a24>  // b.plast
  43a6a4:	mov	x28, x24
  43a6a8:	b	439570 <ferror@plt+0x37830>
  43a6ac:	add	x4, sp, #0xf0
  43a6b0:	add	x2, sp, #0xe8
  43a6b4:	mov	x3, x4
  43a6b8:	mov	x1, x5
  43a6bc:	mov	x0, x24
  43a6c0:	str	x4, [sp, #184]
  43a6c4:	bl	4312d0 <ferror@plt+0x2f590>
  43a6c8:	mov	x19, x0
  43a6cc:	ldr	w0, [sp, #240]
  43a6d0:	ldr	w26, [sp, #232]
  43a6d4:	add	x26, x24, x26
  43a6d8:	bl	4308a8 <ferror@plt+0x2eb68>
  43a6dc:	ldr	x4, [sp, #184]
  43a6e0:	cbz	w21, 43aadc <ferror@plt+0x38d9c>
  43a6e4:	cmp	x19, #0x21
  43a6e8:	b.eq	43addc <ferror@plt+0x3909c>  // b.none
  43a6ec:	ldr	x0, [sp, #304]
  43a6f0:	str	x0, [sp]
  43a6f4:	ldr	w0, [sp, #312]
  43a6f8:	mov	x4, x26
  43a6fc:	str	w0, [sp, #8]
  43a700:	mov	x2, x25
  43a704:	ldr	x0, [sp, #320]
  43a708:	str	x0, [sp, #16]
  43a70c:	ldr	x0, [sp, #336]
  43a710:	str	x0, [sp, #32]
  43a714:	ldr	x6, [sp, #160]
  43a718:	str	w21, [sp, #24]
  43a71c:	ldr	x3, [sp, #176]
  43a720:	strb	w27, [sp, #48]
  43a724:	ldr	x0, [sp, #344]
  43a728:	str	x0, [sp, #40]
  43a72c:	ldr	w0, [sp, #172]
  43a730:	mov	x7, x22
  43a734:	str	w0, [sp, #56]
  43a738:	mov	x5, x23
  43a73c:	mov	x1, x19
  43a740:	mov	x0, x20
  43a744:	bl	4393c8 <ferror@plt+0x37688>
  43a748:	mov	x28, x0
  43a74c:	ldp	x25, x26, [sp, #128]
  43a750:	b	439828 <ferror@plt+0x37ae8>
  43a754:	ldr	w0, [sp, #312]
  43a758:	cmp	w0, #0x2
  43a75c:	b.eq	43aa38 <ferror@plt+0x38cf8>  // b.none
  43a760:	ldr	w0, [sp, #312]
  43a764:	sub	w0, w0, #0x3
  43a768:	cmp	w0, #0x1
  43a76c:	b.hi	43ac84 <ferror@plt+0x38f44>  // b.pmore
  43a770:	ldr	x0, [sp, #304]
  43a774:	ldr	w1, [sp, #304]
  43a778:	cmp	x0, #0x8
  43a77c:	add	x28, x4, x0
  43a780:	b.hi	43af9c <ferror@plt+0x3925c>  // b.pmore
  43a784:	cmp	x23, x28
  43a788:	b.hi	43a798 <ferror@plt+0x38a58>  // b.pmore
  43a78c:	cmp	x24, x23
  43a790:	b.cs	43aa30 <ferror@plt+0x38cf0>  // b.hs, b.nlast
  43a794:	sub	w1, w23, w24
  43a798:	sub	w0, w1, #0x1
  43a79c:	cmp	w0, #0x7
  43a7a0:	b.hi	43aa30 <ferror@plt+0x38cf0>  // b.pmore
  43a7a4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43a7a8:	mov	x0, x24
  43a7ac:	ldr	x2, [x2, #920]
  43a7b0:	blr	x2
  43a7b4:	str	x0, [sp, #208]
  43a7b8:	mov	x26, #0x0                   	// #0
  43a7bc:	cbnz	w21, 439598 <ferror@plt+0x37858>
  43a7c0:	ldr	x0, [sp, #208]
  43a7c4:	bl	4319f0 <ferror@plt+0x2fcb0>
  43a7c8:	mov	x2, x0
  43a7cc:	mov	w1, w27
  43a7d0:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a7d4:	add	x0, x0, #0xa20
  43a7d8:	bl	401cc0 <printf@plt>
  43a7dc:	b	4396a4 <ferror@plt+0x37964>
  43a7e0:	mov	w1, #0x4                   	// #4
  43a7e4:	b	439744 <ferror@plt+0x37a04>
  43a7e8:	sub	x0, x19, #0x6
  43a7ec:	cmp	x0, #0x1
  43a7f0:	b.hi	439a20 <ferror@plt+0x37ce0>  // b.pmore
  43a7f4:	b	439a28 <ferror@plt+0x37ce8>
  43a7f8:	mov	x3, x7
  43a7fc:	mov	w4, #0x5                   	// #5
  43a800:	adrp	x2, 486000 <warn@@Base+0x36640>
  43a804:	adrp	x1, 486000 <warn@@Base+0x36640>
  43a808:	add	x2, x2, #0xf0
  43a80c:	add	x1, x1, #0x140
  43a810:	mov	x0, #0x0                   	// #0
  43a814:	bl	401c20 <dcngettext@plt>
  43a818:	mov	w1, w22
  43a81c:	mov	w2, #0x8                   	// #8
  43a820:	bl	44f3e8 <error@@Base>
  43a824:	add	x0, x24, #0x8
  43a828:	mov	w1, #0x8                   	// #8
  43a82c:	cmp	x23, x0
  43a830:	b.hi	4397d0 <ferror@plt+0x37a90>  // b.pmore
  43a834:	b	4397b8 <ferror@plt+0x37a78>
  43a838:	mov	x28, x25
  43a83c:	mov	x26, #0x0                   	// #0
  43a840:	b	439598 <ferror@plt+0x37858>
  43a844:	mov	w2, #0x5                   	// #5
  43a848:	adrp	x1, 487000 <warn@@Base+0x37640>
  43a84c:	mov	x0, #0x0                   	// #0
  43a850:	add	x1, x1, #0xb10
  43a854:	bl	401c70 <dcgettext@plt>
  43a858:	mov	x25, x0
  43a85c:	ldr	x0, [sp, #208]
  43a860:	bl	4319f0 <ferror@plt+0x2fcb0>
  43a864:	str	x0, [sp, #184]
  43a868:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43a86c:	ldr	w0, [x1, #852]
  43a870:	cbz	w0, 43b54c <ferror@plt+0x3980c>
  43a874:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43a878:	ldr	x26, [x0, #1936]
  43a87c:	cbz	x26, 43bad0 <ferror@plt+0x39d90>
  43a880:	ldr	x0, [sp, #208]
  43a884:	str	x0, [sp, #200]
  43a888:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  43a88c:	add	x0, x0, #0x198
  43a890:	str	x0, [sp, #192]
  43a894:	ldr	x1, [x26]
  43a898:	mov	w0, #0x2a                  	// #42
  43a89c:	bl	42cea8 <ferror@plt+0x2b168>
  43a8a0:	cbz	w0, 43af4c <ferror@plt+0x3920c>
  43a8a4:	ldr	x1, [sp, #192]
  43a8a8:	ldr	x0, [x1, #4736]
  43a8ac:	cbz	x0, 43af4c <ferror@plt+0x3920c>
  43a8b0:	ldr	x2, [sp, #200]
  43a8b4:	ldr	x1, [x1, #4752]
  43a8b8:	cmp	x2, x1
  43a8bc:	b.cs	43af4c <ferror@plt+0x3920c>  // b.hs, b.nlast
  43a8c0:	add	x3, x0, x2
  43a8c4:	sub	x26, x1, x2
  43a8c8:	mov	x0, x3
  43a8cc:	mov	x1, x26
  43a8d0:	str	x3, [sp, #192]
  43a8d4:	bl	401940 <strnlen@plt>
  43a8d8:	cmp	x26, x0
  43a8dc:	ldr	x3, [sp, #192]
  43a8e0:	b.eq	43baec <ferror@plt+0x39dac>  // b.none
  43a8e4:	ldr	x2, [sp, #184]
  43a8e8:	mov	w1, w27
  43a8ec:	mov	x0, x25
  43a8f0:	mov	x26, #0x0                   	// #0
  43a8f4:	bl	401cc0 <printf@plt>
  43a8f8:	b	4396a4 <ferror@plt+0x37964>
  43a8fc:	ldp	x25, x26, [sp, #128]
  43a900:	b	439828 <ferror@plt+0x37ae8>
  43a904:	ldp	x25, x26, [sp, #128]
  43a908:	b	439828 <ferror@plt+0x37ae8>
  43a90c:	cmp	x23, x28
  43a910:	b.ls	43a924 <ferror@plt+0x38be4>  // b.plast
  43a914:	sub	x1, x23, x28
  43a918:	sub	w0, w1, #0x1
  43a91c:	cmp	w0, #0x7
  43a920:	b.ls	439dc8 <ferror@plt+0x38088>  // b.plast
  43a924:	str	xzr, [sp, #208]
  43a928:	adrp	x1, 488000 <warn@@Base+0x38640>
  43a92c:	add	x1, x1, #0x6d0
  43a930:	mov	w2, #0x5                   	// #5
  43a934:	mov	x26, x23
  43a938:	mov	x0, #0x0                   	// #0
  43a93c:	mov	x28, #0x0                   	// #0
  43a940:	bl	401c70 <dcgettext@plt>
  43a944:	bl	44f9c0 <warn@@Base>
  43a948:	b	439e14 <ferror@plt+0x380d4>
  43a94c:	mov	x1, x28
  43a950:	mov	w3, w27
  43a954:	mov	x2, x23
  43a958:	mov	x0, x26
  43a95c:	bl	4321d0 <ferror@plt+0x30490>
  43a960:	mov	x28, x0
  43a964:	b	4396a4 <ferror@plt+0x37964>
  43a968:	str	xzr, [sp, #208]
  43a96c:	b	4397e4 <ferror@plt+0x37aa4>
  43a970:	mov	x26, #0x0                   	// #0
  43a974:	cbnz	w21, 439598 <ferror@plt+0x37858>
  43a978:	ldr	x0, [sp, #208]
  43a97c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43a980:	mov	x2, x0
  43a984:	mov	w1, w27
  43a988:	adrp	x0, 487000 <warn@@Base+0x37640>
  43a98c:	add	x0, x0, #0xa30
  43a990:	bl	401cc0 <printf@plt>
  43a994:	b	4396a4 <ferror@plt+0x37964>
  43a998:	mov	x26, #0x0                   	// #0
  43a99c:	cbnz	w21, 439598 <ferror@plt+0x37858>
  43a9a0:	mov	w2, #0x5                   	// #5
  43a9a4:	adrp	x1, 487000 <warn@@Base+0x37640>
  43a9a8:	mov	x0, #0x0                   	// #0
  43a9ac:	add	x1, x1, #0xbf0
  43a9b0:	bl	401c70 <dcgettext@plt>
  43a9b4:	mov	x25, x0
  43a9b8:	ldr	x0, [sp, #208]
  43a9bc:	adrp	x26, 4ab000 <warn@@Base+0x5b640>
  43a9c0:	add	x26, x26, #0x198
  43a9c4:	bl	4319f0 <ferror@plt+0x2fcb0>
  43a9c8:	mov	x4, x0
  43a9cc:	ldr	x1, [sp, #208]
  43a9d0:	ldr	x0, [x26, #4176]
  43a9d4:	mul	x3, x22, x1
  43a9d8:	cbz	x0, 43b8a8 <ferror@plt+0x39b68>
  43a9dc:	ldr	x1, [x26, #4192]
  43a9e0:	add	x2, x3, x22
  43a9e4:	cmp	x2, x1
  43a9e8:	b.hi	43b7e0 <ferror@plt+0x39aa0>  // b.pmore
  43a9ec:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43a9f0:	mov	w1, w22
  43a9f4:	add	x0, x0, x3
  43a9f8:	str	x4, [sp, #184]
  43a9fc:	ldr	x2, [x2, #920]
  43aa00:	blr	x2
  43aa04:	bl	4319f0 <ferror@plt+0x2fcb0>
  43aa08:	mov	x3, x0
  43aa0c:	ldr	x4, [sp, #184]
  43aa10:	mov	x2, x4
  43aa14:	mov	w1, w27
  43aa18:	mov	x0, x25
  43aa1c:	mov	x26, #0x0                   	// #0
  43aa20:	bl	401cc0 <printf@plt>
  43aa24:	b	4396a4 <ferror@plt+0x37964>
  43aa28:	ldp	x25, x26, [sp, #128]
  43aa2c:	b	439828 <ferror@plt+0x37ae8>
  43aa30:	str	xzr, [sp, #208]
  43aa34:	b	43a7b8 <ferror@plt+0x38a78>
  43aa38:	cmp	x7, #0x8
  43aa3c:	mov	w1, w7
  43aa40:	add	x28, x4, x7
  43aa44:	b.ls	43a784 <ferror@plt+0x38a44>  // b.plast
  43aa48:	mov	x3, x7
  43aa4c:	mov	w4, #0x5                   	// #5
  43aa50:	adrp	x2, 486000 <warn@@Base+0x36640>
  43aa54:	adrp	x1, 486000 <warn@@Base+0x36640>
  43aa58:	add	x2, x2, #0xf0
  43aa5c:	add	x1, x1, #0x140
  43aa60:	mov	x0, #0x0                   	// #0
  43aa64:	bl	401c20 <dcngettext@plt>
  43aa68:	mov	w1, w22
  43aa6c:	mov	w2, #0x8                   	// #8
  43aa70:	bl	44f3e8 <error@@Base>
  43aa74:	add	x0, x24, #0x8
  43aa78:	mov	w1, #0x8                   	// #8
  43aa7c:	cmp	x23, x0
  43aa80:	b.hi	43a7a4 <ferror@plt+0x38a64>  // b.pmore
  43aa84:	b	43a78c <ferror@plt+0x38a4c>
  43aa88:	cmp	x2, #0x4
  43aa8c:	b.eq	43b558 <ferror@plt+0x39818>  // b.none
  43aa90:	cmp	x2, #0x5
  43aa94:	b.ne	43b578 <ferror@plt+0x39838>  // b.any
  43aa98:	adrp	x1, 488000 <warn@@Base+0x38640>
  43aa9c:	add	x1, x1, #0x4b0
  43aaa0:	mov	x0, #0x0                   	// #0
  43aaa4:	bl	401c70 <dcgettext@plt>
  43aaa8:	bl	401cc0 <printf@plt>
  43aaac:	ldp	x25, x26, [sp, #128]
  43aab0:	b	439828 <ferror@plt+0x37ae8>
  43aab4:	cmp	x0, #0x3
  43aab8:	b.ne	43b4dc <ferror@plt+0x3979c>  // b.any
  43aabc:	adrp	x1, 487000 <warn@@Base+0x37640>
  43aac0:	add	x1, x1, #0xdb0
  43aac4:	mov	w2, #0x5                   	// #5
  43aac8:	mov	x0, #0x0                   	// #0
  43aacc:	bl	401c70 <dcgettext@plt>
  43aad0:	bl	401cc0 <printf@plt>
  43aad4:	ldp	x25, x26, [sp, #128]
  43aad8:	b	439828 <ferror@plt+0x37ae8>
  43aadc:	mov	x0, x19
  43aae0:	bl	4309e8 <ferror@plt+0x2eca8>
  43aae4:	adrp	x1, 487000 <warn@@Base+0x37640>
  43aae8:	mov	x2, x0
  43aaec:	add	x0, x1, #0xa18
  43aaf0:	mov	w1, w27
  43aaf4:	bl	401cc0 <printf@plt>
  43aaf8:	ldr	x4, [sp, #184]
  43aafc:	b	43a6e4 <ferror@plt+0x389a4>
  43ab00:	mov	x3, x0
  43ab04:	mov	w4, #0x5                   	// #5
  43ab08:	adrp	x2, 486000 <warn@@Base+0x36640>
  43ab0c:	adrp	x1, 486000 <warn@@Base+0x36640>
  43ab10:	add	x2, x2, #0xf0
  43ab14:	add	x1, x1, #0x140
  43ab18:	mov	x0, #0x0                   	// #0
  43ab1c:	bl	401c20 <dcngettext@plt>
  43ab20:	ldr	w1, [sp, #304]
  43ab24:	mov	w2, #0x8                   	// #8
  43ab28:	bl	44f3e8 <error@@Base>
  43ab2c:	add	x0, x24, #0x8
  43ab30:	mov	w1, #0x8                   	// #8
  43ab34:	cmp	x23, x0
  43ab38:	b.hi	439744 <ferror@plt+0x37a04>  // b.pmore
  43ab3c:	b	43948c <ferror@plt+0x3774c>
  43ab40:	cmp	x0, #0x3
  43ab44:	b.ne	43b418 <ferror@plt+0x396d8>  // b.any
  43ab48:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ab4c:	add	x0, x0, #0x370
  43ab50:	bl	401cc0 <printf@plt>
  43ab54:	ldp	x25, x26, [sp, #128]
  43ab58:	b	439828 <ferror@plt+0x37ae8>
  43ab5c:	cmp	x0, #0xff
  43ab60:	b.eq	43ab6c <ferror@plt+0x38e2c>  // b.none
  43ab64:	cmn	x0, #0x1
  43ab68:	b.ne	43bc38 <ferror@plt+0x39ef8>  // b.any
  43ab6c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43ab70:	add	x1, x1, #0x438
  43ab74:	mov	w2, #0x5                   	// #5
  43ab78:	mov	x0, #0x0                   	// #0
  43ab7c:	bl	401c70 <dcgettext@plt>
  43ab80:	bl	401cc0 <printf@plt>
  43ab84:	ldp	x25, x26, [sp, #128]
  43ab88:	b	439828 <ferror@plt+0x37ae8>
  43ab8c:	mov	x0, #0x8001                	// #32769
  43ab90:	cmp	x1, x0
  43ab94:	b.eq	43bb1c <ferror@plt+0x39ddc>  // b.none
  43ab98:	mov	x0, #0x8765                	// #34661
  43ab9c:	cmp	x1, x0
  43aba0:	b.ne	43bba8 <ferror@plt+0x39e68>  // b.any
  43aba4:	adrp	x0, 487000 <warn@@Base+0x37640>
  43aba8:	add	x0, x0, #0xef0
  43abac:	bl	401cc0 <printf@plt>
  43abb0:	ldp	x25, x26, [sp, #128]
  43abb4:	b	439828 <ferror@plt+0x37ae8>
  43abb8:	cmp	x0, #0x1
  43abbc:	b.ne	43b888 <ferror@plt+0x39b48>  // b.any
  43abc0:	adrp	x0, 488000 <warn@@Base+0x38640>
  43abc4:	add	x0, x0, #0x398
  43abc8:	bl	401cc0 <printf@plt>
  43abcc:	ldp	x25, x26, [sp, #128]
  43abd0:	b	439828 <ferror@plt+0x37ae8>
  43abd4:	cmp	x0, #0x40
  43abd8:	b.eq	43b670 <ferror@plt+0x39930>  // b.none
  43abdc:	cmp	x0, #0x41
  43abe0:	b.ne	43abf8 <ferror@plt+0x38eb8>  // b.any
  43abe4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43abe8:	add	x0, x0, #0x3f8
  43abec:	bl	401cc0 <printf@plt>
  43abf0:	ldp	x25, x26, [sp, #128]
  43abf4:	b	439828 <ferror@plt+0x37ae8>
  43abf8:	cmp	x0, #0x5
  43abfc:	b.ne	43b85c <ferror@plt+0x39b1c>  // b.any
  43ac00:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ac04:	add	x0, x0, #0x3d8
  43ac08:	bl	401cc0 <printf@plt>
  43ac0c:	ldp	x25, x26, [sp, #128]
  43ac10:	b	439828 <ferror@plt+0x37ae8>
  43ac14:	ldr	x1, [sp, #320]
  43ac18:	ldr	x0, [sp, #208]
  43ac1c:	ldp	x25, x26, [sp, #128]
  43ac20:	str	x0, [x1, #40]
  43ac24:	b	439828 <ferror@plt+0x37ae8>
  43ac28:	str	w25, [x27, #1700]
  43ac2c:	b	439be0 <ferror@plt+0x37ea0>
  43ac30:	ldr	w0, [x27, #1708]
  43ac34:	cbz	w0, 43ae94 <ferror@plt+0x39154>
  43ac38:	cmp	x19, #0x1f
  43ac3c:	b.eq	43b790 <ferror@plt+0x39a50>  // b.none
  43ac40:	b.hi	43ae4c <ferror@plt+0x3910c>  // b.pmore
  43ac44:	cmp	x19, #0x8
  43ac48:	b.eq	43b7bc <ferror@plt+0x39a7c>  // b.none
  43ac4c:	cmp	x19, #0xe
  43ac50:	b.ne	43b74c <ferror@plt+0x39a0c>  // b.any
  43ac54:	ldr	x0, [sp, #208]
  43ac58:	bl	432900 <ferror@plt+0x30bc0>
  43ac5c:	mov	x19, x0
  43ac60:	mov	x0, #0x18                  	// #24
  43ac64:	bl	4539a0 <warn@@Base+0x3fe0>
  43ac68:	ldr	x1, [x27, #1712]
  43ac6c:	mov	w2, #0x1                   	// #1
  43ac70:	ldp	x25, x26, [sp, #128]
  43ac74:	str	w2, [x0]
  43ac78:	stp	x19, x1, [x0, #8]
  43ac7c:	str	x0, [x27, #1712]
  43ac80:	b	439828 <ferror@plt+0x37ae8>
  43ac84:	adrp	x1, 487000 <warn@@Base+0x37640>
  43ac88:	add	x1, x1, #0x9e0
  43ac8c:	mov	w2, #0x5                   	// #5
  43ac90:	mov	x28, x4
  43ac94:	mov	x0, #0x0                   	// #0
  43ac98:	bl	401c70 <dcgettext@plt>
  43ac9c:	bl	44f3e8 <error@@Base>
  43aca0:	b	43a7b8 <ferror@plt+0x38a78>
  43aca4:	ldp	x25, x26, [sp, #128]
  43aca8:	b	439828 <ferror@plt+0x37ae8>
  43acac:	sub	x19, x19, #0x9
  43acb0:	cmp	x19, #0x1
  43acb4:	b.hi	43a354 <ferror@plt+0x38614>  // b.pmore
  43acb8:	cmp	x20, #0x1
  43acbc:	sub	x19, x28, x20
  43acc0:	b.ls	43b830 <ferror@plt+0x39af0>  // b.plast
  43acc4:	ldr	w0, [sp, #172]
  43acc8:	mov	w22, #0x0                   	// #0
  43accc:	sub	w1, w0, #0x1
  43acd0:	cmp	w1, #0xff
  43acd4:	b.hi	43ace8 <ferror@plt+0x38fa8>  // b.pmore
  43acd8:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43acdc:	add	x0, x0, #0x760
  43ace0:	add	x0, x0, #0x6c0
  43ace4:	ldr	w22, [x0, w1, sxtw #2]
  43ace8:	mov	w0, #0x28                  	// #40
  43acec:	bl	401cf0 <putchar@plt>
  43acf0:	adrp	x24, 488000 <warn@@Base+0x38640>
  43acf4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43acf8:	add	x24, x24, #0x580
  43acfc:	add	x25, x0, #0x5b0
  43ad00:	add	x21, x19, #0x1
  43ad04:	cmp	x23, x21
  43ad08:	b.hi	43ad80 <ferror@plt+0x39040>  // b.pmore
  43ad0c:	cmp	x23, x19
  43ad10:	b.ls	43ad24 <ferror@plt+0x38fe4>  // b.plast
  43ad14:	sub	x1, x23, x19
  43ad18:	sub	w0, w1, #0x1
  43ad1c:	cmp	w0, #0x7
  43ad20:	b.ls	43ad84 <ferror@plt+0x39044>  // b.plast
  43ad24:	subs	x20, x20, #0x1
  43ad28:	b.eq	43bcd8 <ferror@plt+0x39f98>  // b.none
  43ad2c:	mov	x0, x24
  43ad30:	bl	401cc0 <printf@plt>
  43ad34:	mov	w3, w22
  43ad38:	mov	x2, x23
  43ad3c:	add	x1, sp, #0xf0
  43ad40:	mov	x0, x21
  43ad44:	bl	4322e8 <ferror@plt+0x305a8>
  43ad48:	ldr	w19, [sp, #240]
  43ad4c:	cmp	w19, #0x0
  43ad50:	mov	w19, w19
  43ad54:	ccmp	x19, x20, #0x2, ne  // ne = any
  43ad58:	b.hi	43bcb4 <ferror@plt+0x39f74>  // b.pmore
  43ad5c:	sub	x20, x20, x19
  43ad60:	add	x19, x21, x19
  43ad64:	cbnz	x20, 43b100 <ferror@plt+0x393c0>
  43ad68:	cbz	w22, 43bb94 <ferror@plt+0x39e54>
  43ad6c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ad70:	add	x0, x0, #0x600
  43ad74:	bl	401cc0 <printf@plt>
  43ad78:	ldp	x25, x26, [sp, #128]
  43ad7c:	b	439828 <ferror@plt+0x37ae8>
  43ad80:	mov	w1, #0x1                   	// #1
  43ad84:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43ad88:	mov	x0, x19
  43ad8c:	ldr	x2, [x2, #920]
  43ad90:	blr	x2
  43ad94:	and	w19, w0, #0xff
  43ad98:	subs	x20, x20, #0x1
  43ad9c:	b.eq	43bcd8 <ferror@plt+0x39f98>  // b.none
  43ada0:	cbz	w19, 43ad2c <ferror@plt+0x38fec>
  43ada4:	cmp	w19, #0x1
  43ada8:	b.eq	43aed4 <ferror@plt+0x39194>  // b.none
  43adac:	adrp	x0, 456000 <warn@@Base+0x6640>
  43adb0:	add	x0, x0, #0xd78
  43adb4:	bl	401b70 <puts@plt>
  43adb8:	mov	w2, #0x5                   	// #5
  43adbc:	adrp	x1, 488000 <warn@@Base+0x38640>
  43adc0:	mov	x0, #0x0                   	// #0
  43adc4:	add	x1, x1, #0x5c0
  43adc8:	bl	401c70 <dcgettext@plt>
  43adcc:	mov	w1, w19
  43add0:	bl	44f9c0 <warn@@Base>
  43add4:	ldp	x25, x26, [sp, #128]
  43add8:	b	439828 <ferror@plt+0x37ae8>
  43addc:	mov	x1, x23
  43ade0:	mov	x3, x4
  43ade4:	add	x2, sp, #0xe8
  43ade8:	mov	x0, x26
  43adec:	bl	431238 <ferror@plt+0x2f4f8>
  43adf0:	mov	x25, x0
  43adf4:	ldr	w1, [sp, #232]
  43adf8:	ldr	w0, [sp, #240]
  43adfc:	add	x26, x26, x1
  43ae00:	bl	4308a8 <ferror@plt+0x2eb68>
  43ae04:	b	43a6ec <ferror@plt+0x389ac>
  43ae08:	cmp	x20, #0x0
  43ae0c:	and	w0, w21, #0x1
  43ae10:	csinc	w0, w0, wzr, ne  // ne = any
  43ae14:	cbz	w0, 4396f0 <ferror@plt+0x379b0>
  43ae18:	ldp	x25, x26, [sp, #128]
  43ae1c:	b	439828 <ferror@plt+0x37ae8>
  43ae20:	ldp	x25, x26, [sp, #128]
  43ae24:	b	439828 <ferror@plt+0x37ae8>
  43ae28:	ldp	x25, x26, [sp, #128]
  43ae2c:	b	439828 <ferror@plt+0x37ae8>
  43ae30:	mov	w1, w27
  43ae34:	mov	x3, x28
  43ae38:	mov	w2, w25
  43ae3c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43ae40:	add	x0, x0, #0xa60
  43ae44:	bl	401cc0 <printf@plt>
  43ae48:	b	439e5c <ferror@plt+0x3811c>
  43ae4c:	mov	x0, #0x1f02                	// #7938
  43ae50:	cmp	x19, x0
  43ae54:	b.ne	43b74c <ferror@plt+0x39a0c>  // b.any
  43ae58:	ldr	x0, [sp, #208]
  43ae5c:	mov	w3, #0x0                   	// #0
  43ae60:	ldr	x2, [sp, #304]
  43ae64:	ldr	x1, [sp, #344]
  43ae68:	bl	435f48 <ferror@plt+0x34208>
  43ae6c:	mov	x19, x0
  43ae70:	mov	x0, #0x18                  	// #24
  43ae74:	bl	4539a0 <warn@@Base+0x3fe0>
  43ae78:	ldr	x1, [x27, #1712]
  43ae7c:	mov	w2, #0x1                   	// #1
  43ae80:	ldp	x25, x26, [sp, #128]
  43ae84:	str	w2, [x0]
  43ae88:	stp	x19, x1, [x0, #8]
  43ae8c:	str	x0, [x27, #1712]
  43ae90:	b	439828 <ferror@plt+0x37ae8>
  43ae94:	ldp	x25, x26, [sp, #128]
  43ae98:	b	439828 <ferror@plt+0x37ae8>
  43ae9c:	ldr	x0, [sp, #320]
  43aea0:	ldp	w20, w2, [x0, #96]
  43aea4:	ldr	x0, [x0, #88]
  43aea8:	cmp	w2, #0x0
  43aeac:	ccmp	w2, w20, #0x0, ne  // ne = any
  43aeb0:	mov	w1, w20
  43aeb4:	b.ls	43b648 <ferror@plt+0x39908>  // b.plast
  43aeb8:	ldr	x2, [sp, #208]
  43aebc:	add	w1, w1, #0x1
  43aec0:	ldp	x25, x26, [sp, #128]
  43aec4:	str	x2, [x0, w20, uxtw #3]
  43aec8:	ldr	x0, [sp, #320]
  43aecc:	str	w1, [x0, #96]
  43aed0:	b	439828 <ferror@plt+0x37ae8>
  43aed4:	mov	x0, x25
  43aed8:	bl	401cc0 <printf@plt>
  43aedc:	mov	x0, x21
  43aee0:	mov	w3, w22
  43aee4:	mov	x2, x23
  43aee8:	add	x1, sp, #0xf0
  43aeec:	bl	4322e8 <ferror@plt+0x305a8>
  43aef0:	ldr	w0, [sp, #240]
  43aef4:	cmp	w0, #0x0
  43aef8:	mov	w0, w0
  43aefc:	ccmp	x20, x0, #0x0, ne  // ne = any
  43af00:	b.cc	43bc90 <ferror@plt+0x39f50>  // b.lo, b.ul, b.last
  43af04:	sub	x20, x20, x0
  43af08:	add	x19, x21, x0
  43af0c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43af10:	add	x0, x0, #0x5b8
  43af14:	bl	401cc0 <printf@plt>
  43af18:	mov	x0, x19
  43af1c:	mov	w3, w22
  43af20:	mov	x2, x23
  43af24:	add	x1, sp, #0xf0
  43af28:	bl	4322e8 <ferror@plt+0x305a8>
  43af2c:	ldr	w0, [sp, #240]
  43af30:	cmp	w0, #0x0
  43af34:	mov	w0, w0
  43af38:	ccmp	x20, x0, #0x0, ne  // ne = any
  43af3c:	b.cc	43bc6c <ferror@plt+0x39f2c>  // b.lo, b.ul, b.last
  43af40:	sub	x20, x20, x0
  43af44:	add	x19, x19, x0
  43af48:	b	43ad64 <ferror@plt+0x39024>
  43af4c:	ldr	x26, [x26, #16]
  43af50:	cbnz	x26, 43a894 <ferror@plt+0x38b54>
  43af54:	mov	w2, #0x5                   	// #5
  43af58:	adrp	x1, 487000 <warn@@Base+0x37640>
  43af5c:	mov	x0, #0x0                   	// #0
  43af60:	add	x1, x1, #0xb88
  43af64:	bl	401c70 <dcgettext@plt>
  43af68:	mov	x26, x0
  43af6c:	ldr	x0, [sp, #200]
  43af70:	bl	4319f0 <ferror@plt+0x2fcb0>
  43af74:	mov	x1, x0
  43af78:	mov	x0, x26
  43af7c:	bl	44f9c0 <warn@@Base>
  43af80:	adrp	x1, 486000 <warn@@Base+0x36640>
  43af84:	mov	w2, #0x5                   	// #5
  43af88:	add	x1, x1, #0x2f8
  43af8c:	mov	x0, #0x0                   	// #0
  43af90:	bl	401c70 <dcgettext@plt>
  43af94:	mov	x3, x0
  43af98:	b	43a8e4 <ferror@plt+0x38ba4>
  43af9c:	mov	x3, x0
  43afa0:	mov	w4, #0x5                   	// #5
  43afa4:	adrp	x2, 486000 <warn@@Base+0x36640>
  43afa8:	adrp	x1, 486000 <warn@@Base+0x36640>
  43afac:	add	x2, x2, #0xf0
  43afb0:	add	x1, x1, #0x140
  43afb4:	mov	x0, #0x0                   	// #0
  43afb8:	bl	401c20 <dcngettext@plt>
  43afbc:	ldr	w1, [sp, #304]
  43afc0:	mov	w2, #0x8                   	// #8
  43afc4:	bl	44f3e8 <error@@Base>
  43afc8:	add	x0, x24, #0x8
  43afcc:	cmp	x23, x0
  43afd0:	b.ls	43a78c <ferror@plt+0x38a4c>  // b.plast
  43afd4:	mov	w1, #0x8                   	// #8
  43afd8:	b	43a7a4 <ferror@plt+0x38a64>
  43afdc:	mov	x0, x28
  43afe0:	add	x2, sp, #0xd0
  43afe4:	add	x1, sp, #0xe8
  43afe8:	bl	44fe40 <warn@@Base+0x480>
  43afec:	ldr	x3, [sp, #232]
  43aff0:	ldr	x26, [sp, #208]
  43aff4:	cbz	x3, 439c9c <ferror@plt+0x37f5c>
  43aff8:	add	x4, sp, #0xf0
  43affc:	mov	x1, #0x40                  	// #64
  43b000:	mov	x0, x4
  43b004:	adrp	x2, 45d000 <warn@@Base+0xd640>
  43b008:	add	x2, x2, #0x4d0
  43b00c:	str	x4, [sp, #184]
  43b010:	bl	4019e0 <snprintf@plt>
  43b014:	ldr	x4, [sp, #184]
  43b018:	mov	x3, x26
  43b01c:	mov	w1, #0x40                  	// #64
  43b020:	adrp	x2, 486000 <warn@@Base+0x36640>
  43b024:	sub	w1, w1, w0
  43b028:	add	x2, x2, #0x898
  43b02c:	add	x0, x4, w0, sxtw
  43b030:	bl	4019e0 <snprintf@plt>
  43b034:	ldr	x4, [sp, #184]
  43b038:	b	439cc0 <ferror@plt+0x37f80>
  43b03c:	mov	w1, #0x8                   	// #8
  43b040:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43b044:	mov	x0, x28
  43b048:	mov	x28, x25
  43b04c:	ldr	x2, [x2, #920]
  43b050:	blr	x2
  43b054:	str	x0, [sp, #208]
  43b058:	b	43969c <ferror@plt+0x3795c>
  43b05c:	ldr	w0, [x0, #80]
  43b060:	cmp	w0, w4
  43b064:	b.hi	43bc40 <ferror@plt+0x39f00>  // b.pmore
  43b068:	ldr	x1, [sp, #320]
  43b06c:	ldr	w1, [x1, #72]
  43b070:	cmp	w0, w1
  43b074:	b.hi	43b72c <ferror@plt+0x399ec>  // b.pmore
  43b078:	ldr	x1, [sp, #320]
  43b07c:	ldr	x3, [sp, #208]
  43b080:	ldr	x2, [x1, #56]
  43b084:	add	w1, w0, #0x1
  43b088:	ldp	x25, x26, [sp, #128]
  43b08c:	str	x3, [x2, w0, uxtw #3]
  43b090:	ldr	x0, [sp, #320]
  43b094:	str	w1, [x0, #80]
  43b098:	b	439828 <ferror@plt+0x37ae8>
  43b09c:	ldr	x0, [x0, #48]
  43b0a0:	add	w2, w1, #0x400
  43b0a4:	add	w25, w1, #0x400
  43b0a8:	str	w4, [sp, #200]
  43b0ac:	lsl	x1, x2, #3
  43b0b0:	stp	x1, x2, [sp, #184]
  43b0b4:	bl	453a28 <warn@@Base+0x4068>
  43b0b8:	ldr	x1, [sp, #320]
  43b0bc:	str	x0, [x1, #48]
  43b0c0:	ldr	x0, [x1, #56]
  43b0c4:	ldr	x1, [sp, #184]
  43b0c8:	bl	453a28 <warn@@Base+0x4068>
  43b0cc:	mov	x1, x0
  43b0d0:	ldr	x2, [sp, #320]
  43b0d4:	ldr	x0, [sp, #320]
  43b0d8:	ldr	x0, [x0, #64]
  43b0dc:	str	x1, [x2, #56]
  43b0e0:	ldr	x2, [sp, #192]
  43b0e4:	lsl	x1, x2, #2
  43b0e8:	bl	453a28 <warn@@Base+0x4068>
  43b0ec:	ldr	x1, [sp, #320]
  43b0f0:	ldr	w4, [sp, #200]
  43b0f4:	str	x0, [x1, #64]
  43b0f8:	str	w25, [x1, #76]
  43b0fc:	b	439c18 <ferror@plt+0x37ed8>
  43b100:	adrp	x0, 460000 <warn@@Base+0x10640>
  43b104:	add	x0, x0, #0x898
  43b108:	bl	401cc0 <printf@plt>
  43b10c:	b	43ad00 <ferror@plt+0x38fc0>
  43b110:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b114:	add	x1, x1, #0x640
  43b118:	mov	w2, #0x5                   	// #5
  43b11c:	mov	x0, #0x0                   	// #0
  43b120:	bl	401c70 <dcgettext@plt>
  43b124:	bl	401cc0 <printf@plt>
  43b128:	ldp	x25, x26, [sp, #128]
  43b12c:	b	439828 <ferror@plt+0x37ae8>
  43b130:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b134:	add	x0, x0, #0x218
  43b138:	bl	401cc0 <printf@plt>
  43b13c:	ldp	x25, x26, [sp, #128]
  43b140:	b	439828 <ferror@plt+0x37ae8>
  43b144:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b148:	add	x0, x0, #0x310
  43b14c:	bl	401cc0 <printf@plt>
  43b150:	ldp	x25, x26, [sp, #128]
  43b154:	b	439828 <ferror@plt+0x37ae8>
  43b158:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b15c:	add	x0, x0, #0x300
  43b160:	bl	401cc0 <printf@plt>
  43b164:	ldp	x25, x26, [sp, #128]
  43b168:	b	439828 <ferror@plt+0x37ae8>
  43b16c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b170:	add	x0, x0, #0x458
  43b174:	bl	401cc0 <printf@plt>
  43b178:	ldp	x25, x26, [sp, #128]
  43b17c:	b	439828 <ferror@plt+0x37ae8>
  43b180:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b184:	add	x0, x0, #0x2f8
  43b188:	bl	401cc0 <printf@plt>
  43b18c:	ldp	x25, x26, [sp, #128]
  43b190:	b	439828 <ferror@plt+0x37ae8>
  43b194:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b198:	add	x0, x0, #0x238
  43b19c:	bl	401cc0 <printf@plt>
  43b1a0:	ldp	x25, x26, [sp, #128]
  43b1a4:	b	439828 <ferror@plt+0x37ae8>
  43b1a8:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b1ac:	add	x0, x0, #0x228
  43b1b0:	bl	401cc0 <printf@plt>
  43b1b4:	ldp	x25, x26, [sp, #128]
  43b1b8:	b	439828 <ferror@plt+0x37ae8>
  43b1bc:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b1c0:	add	x0, x0, #0x2a0
  43b1c4:	bl	401cc0 <printf@plt>
  43b1c8:	ldp	x25, x26, [sp, #128]
  43b1cc:	b	439828 <ferror@plt+0x37ae8>
  43b1d0:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b1d4:	add	x0, x0, #0x2b8
  43b1d8:	bl	401cc0 <printf@plt>
  43b1dc:	ldp	x25, x26, [sp, #128]
  43b1e0:	b	439828 <ferror@plt+0x37ae8>
  43b1e4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b1e8:	add	x0, x0, #0x2b0
  43b1ec:	bl	401cc0 <printf@plt>
  43b1f0:	ldp	x25, x26, [sp, #128]
  43b1f4:	b	439828 <ferror@plt+0x37ae8>
  43b1f8:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b1fc:	add	x0, x0, #0x260
  43b200:	bl	401cc0 <printf@plt>
  43b204:	ldp	x25, x26, [sp, #128]
  43b208:	b	439828 <ferror@plt+0x37ae8>
  43b20c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b210:	add	x0, x0, #0x278
  43b214:	bl	401cc0 <printf@plt>
  43b218:	ldp	x25, x26, [sp, #128]
  43b21c:	b	439828 <ferror@plt+0x37ae8>
  43b220:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b224:	add	x0, x0, #0x268
  43b228:	bl	401cc0 <printf@plt>
  43b22c:	ldp	x25, x26, [sp, #128]
  43b230:	b	439828 <ferror@plt+0x37ae8>
  43b234:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b238:	add	x1, x1, #0x4f0
  43b23c:	mov	w2, #0x5                   	// #5
  43b240:	mov	x0, #0x0                   	// #0
  43b244:	bl	401c70 <dcgettext@plt>
  43b248:	bl	401cc0 <printf@plt>
  43b24c:	ldp	x25, x26, [sp, #128]
  43b250:	b	439828 <ferror@plt+0x37ae8>
  43b254:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b258:	add	x1, x1, #0x4e0
  43b25c:	mov	w2, #0x5                   	// #5
  43b260:	mov	x0, #0x0                   	// #0
  43b264:	bl	401c70 <dcgettext@plt>
  43b268:	bl	401cc0 <printf@plt>
  43b26c:	ldp	x25, x26, [sp, #128]
  43b270:	b	439828 <ferror@plt+0x37ae8>
  43b274:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b278:	add	x1, x1, #0x4d8
  43b27c:	mov	w2, #0x5                   	// #5
  43b280:	bl	401c70 <dcgettext@plt>
  43b284:	bl	401cc0 <printf@plt>
  43b288:	ldp	x25, x26, [sp, #128]
  43b28c:	b	439828 <ferror@plt+0x37ae8>
  43b290:	ldr	x1, [sp, #336]
  43b294:	add	x3, sp, #0xf0
  43b298:	add	x2, sp, #0xe8
  43b29c:	ldr	x4, [x1, #32]
  43b2a0:	mov	x1, x23
  43b2a4:	add	x0, x4, x0
  43b2a8:	bl	4312d0 <ferror@plt+0x2f590>
  43b2ac:	mov	x20, x0
  43b2b0:	ldr	w0, [sp, #240]
  43b2b4:	bl	4308a8 <ferror@plt+0x2eb68>
  43b2b8:	mov	w2, #0x5                   	// #5
  43b2bc:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b2c0:	mov	x0, #0x0                   	// #0
  43b2c4:	add	x1, x1, #0x6b8
  43b2c8:	bl	401c70 <dcgettext@plt>
  43b2cc:	mov	x1, x20
  43b2d0:	bl	401cc0 <printf@plt>
  43b2d4:	cmp	x19, #0x10
  43b2d8:	b.eq	43b324 <ferror@plt+0x395e4>  // b.none
  43b2dc:	adrp	x27, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43b2e0:	add	x27, x27, #0x760
  43b2e4:	ldr	x0, [x27, #1408]
  43b2e8:	cbnz	x0, 43b2f8 <ferror@plt+0x395b8>
  43b2ec:	b	43b324 <ferror@plt+0x395e4>
  43b2f0:	ldr	x0, [x0, #40]
  43b2f4:	cbz	x0, 43b324 <ferror@plt+0x395e4>
  43b2f8:	ldr	x1, [x0]
  43b2fc:	cmp	x1, x20
  43b300:	b.ne	43b2f0 <ferror@plt+0x395b0>  // b.any
  43b304:	ldr	x19, [x0, #8]
  43b308:	mov	w0, w19
  43b30c:	bl	4516f0 <warn@@Base+0x1d30>
  43b310:	mov	x1, x0
  43b314:	cbz	x0, 43bb50 <ferror@plt+0x39e10>
  43b318:	adrp	x0, 45c000 <warn@@Base+0xc640>
  43b31c:	add	x0, x0, #0xdf8
  43b320:	bl	401cc0 <printf@plt>
  43b324:	mov	w0, #0x5d                  	// #93
  43b328:	bl	401cf0 <putchar@plt>
  43b32c:	ldp	x25, x26, [sp, #128]
  43b330:	b	439828 <ferror@plt+0x37ae8>
  43b334:	add	x2, sp, #0xd0
  43b338:	add	x1, sp, #0xe8
  43b33c:	mov	x0, x28
  43b340:	bl	44fe40 <warn@@Base+0x480>
  43b344:	cmp	x19, #0x14
  43b348:	ldr	x26, [sp, #208]
  43b34c:	ldr	x3, [sp, #232]
  43b350:	b.eq	43b39c <ferror@plt+0x3965c>  // b.none
  43b354:	cbz	x3, 439e98 <ferror@plt+0x38158>
  43b358:	add	x4, sp, #0xf0
  43b35c:	mov	x1, #0x40                  	// #64
  43b360:	mov	x0, x4
  43b364:	adrp	x2, 45d000 <warn@@Base+0xd640>
  43b368:	add	x2, x2, #0x4d0
  43b36c:	str	x4, [sp, #184]
  43b370:	bl	4019e0 <snprintf@plt>
  43b374:	ldr	x4, [sp, #184]
  43b378:	mov	x3, x26
  43b37c:	mov	w1, #0x40                  	// #64
  43b380:	adrp	x2, 486000 <warn@@Base+0x36640>
  43b384:	sub	w1, w1, w0
  43b388:	add	x2, x2, #0x898
  43b38c:	add	x0, x4, w0, sxtw
  43b390:	bl	4019e0 <snprintf@plt>
  43b394:	ldr	x4, [sp, #184]
  43b398:	b	439ebc <ferror@plt+0x3817c>
  43b39c:	ldr	x0, [sp, #160]
  43b3a0:	adds	x26, x0, x26
  43b3a4:	b.cc	43b354 <ferror@plt+0x39614>  // b.lo, b.ul, b.last
  43b3a8:	add	x3, x3, #0x1
  43b3ac:	str	x3, [sp, #232]
  43b3b0:	b	43b354 <ferror@plt+0x39614>
  43b3b4:	mov	x0, x26
  43b3b8:	add	x2, sp, #0xf0
  43b3bc:	add	x1, sp, #0xe8
  43b3c0:	bl	44fe40 <warn@@Base+0x480>
  43b3c4:	ldp	x3, x4, [sp, #232]
  43b3c8:	b	439d0c <ferror@plt+0x37fcc>
  43b3cc:	mov	x0, x28
  43b3d0:	add	x2, sp, #0xe0
  43b3d4:	add	x1, sp, #0xd8
  43b3d8:	bl	44fe40 <warn@@Base+0x480>
  43b3dc:	b	439cf8 <ferror@plt+0x37fb8>
  43b3e0:	mov	x6, x1
  43b3e4:	mov	x0, x2
  43b3e8:	stp	x3, x4, [sp, #216]
  43b3ec:	stp	x1, x2, [sp, #232]
  43b3f0:	mov	x1, x3
  43b3f4:	mov	x2, x4
  43b3f8:	mov	x3, x6
  43b3fc:	mov	x4, x0
  43b400:	b	439d28 <ferror@plt+0x37fe8>
  43b404:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b408:	add	x0, x0, #0x360
  43b40c:	bl	401cc0 <printf@plt>
  43b410:	ldp	x25, x26, [sp, #128]
  43b414:	b	439828 <ferror@plt+0x37ae8>
  43b418:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b41c:	add	x1, x1, #0x388
  43b420:	mov	w2, #0x5                   	// #5
  43b424:	mov	x0, #0x0                   	// #0
  43b428:	bl	401c70 <dcgettext@plt>
  43b42c:	bl	401cc0 <printf@plt>
  43b430:	ldp	x25, x26, [sp, #128]
  43b434:	b	439828 <ferror@plt+0x37ae8>
  43b438:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b43c:	add	x0, x0, #0x500
  43b440:	bl	401cc0 <printf@plt>
  43b444:	ldp	x25, x26, [sp, #128]
  43b448:	b	439828 <ferror@plt+0x37ae8>
  43b44c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b450:	add	x0, x0, #0x338
  43b454:	bl	401cc0 <printf@plt>
  43b458:	ldp	x25, x26, [sp, #128]
  43b45c:	b	439828 <ferror@plt+0x37ae8>
  43b460:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b464:	add	x0, x0, #0x638
  43b468:	bl	401cc0 <printf@plt>
  43b46c:	ldr	w2, [sp, #304]
  43b470:	mov	w1, w22
  43b474:	ldr	w3, [sp, #312]
  43b478:	mov	x0, x26
  43b47c:	ldr	x5, [sp, #160]
  43b480:	ldr	x4, [sp, #208]
  43b484:	ldr	x6, [sp, #336]
  43b488:	bl	437300 <ferror@plt+0x355c0>
  43b48c:	mov	w0, #0x29                  	// #41
  43b490:	bl	401cf0 <putchar@plt>
  43b494:	ldp	x25, x26, [sp, #128]
  43b498:	b	439828 <ferror@plt+0x37ae8>
  43b49c:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b4a0:	add	x1, x1, #0xd68
  43b4a4:	mov	w2, #0x5                   	// #5
  43b4a8:	mov	x0, #0x0                   	// #0
  43b4ac:	bl	401c70 <dcgettext@plt>
  43b4b0:	bl	401cc0 <printf@plt>
  43b4b4:	ldp	x25, x26, [sp, #128]
  43b4b8:	b	439828 <ferror@plt+0x37ae8>
  43b4bc:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b4c0:	add	x1, x1, #0xd88
  43b4c4:	mov	w2, #0x5                   	// #5
  43b4c8:	mov	x0, #0x0                   	// #0
  43b4cc:	bl	401c70 <dcgettext@plt>
  43b4d0:	bl	401cc0 <printf@plt>
  43b4d4:	ldp	x25, x26, [sp, #128]
  43b4d8:	b	439828 <ferror@plt+0x37ae8>
  43b4dc:	mov	w2, #0x5                   	// #5
  43b4e0:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b4e4:	mov	x0, #0x0                   	// #0
  43b4e8:	add	x1, x1, #0xdd8
  43b4ec:	bl	401c70 <dcgettext@plt>
  43b4f0:	mov	x19, x0
  43b4f4:	ldr	x0, [sp, #208]
  43b4f8:	bl	4319f0 <ferror@plt+0x2fcb0>
  43b4fc:	mov	x1, x0
  43b500:	mov	x0, x19
  43b504:	bl	401cc0 <printf@plt>
  43b508:	ldp	x25, x26, [sp, #128]
  43b50c:	b	439828 <ferror@plt+0x37ae8>
  43b510:	cmp	w0, #0x86
  43b514:	b.hi	43a20c <ferror@plt+0x384cc>  // b.pmore
  43b518:	adrp	x1, 48d000 <warn@@Base+0x3d640>
  43b51c:	add	x1, x1, #0x518
  43b520:	ldrh	w1, [x1, w0, uxtw #1]
  43b524:	adr	x2, 43b530 <ferror@plt+0x397f0>
  43b528:	add	x1, x2, w1, sxth #2
  43b52c:	br	x1
  43b530:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b534:	add	x1, x1, #0xc70
  43b538:	mov	w2, #0x5                   	// #5
  43b53c:	mov	x0, #0x0                   	// #0
  43b540:	bl	401c70 <dcgettext@plt>
  43b544:	bl	44f9c0 <warn@@Base>
  43b548:	b	4396d8 <ferror@plt+0x37998>
  43b54c:	adrp	x0, 484000 <warn@@Base+0x34640>
  43b550:	add	x3, x0, #0x810
  43b554:	b	43a8e4 <ferror@plt+0x38ba4>
  43b558:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b55c:	add	x1, x1, #0x498
  43b560:	mov	w2, #0x5                   	// #5
  43b564:	mov	x0, #0x0                   	// #0
  43b568:	bl	401c70 <dcgettext@plt>
  43b56c:	bl	401cc0 <printf@plt>
  43b570:	ldp	x25, x26, [sp, #128]
  43b574:	b	439828 <ferror@plt+0x37ae8>
  43b578:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b57c:	add	x1, x1, #0x4c8
  43b580:	mov	w2, #0x5                   	// #5
  43b584:	mov	x0, #0x0                   	// #0
  43b588:	bl	401c70 <dcgettext@plt>
  43b58c:	bl	401cc0 <printf@plt>
  43b590:	ldp	x25, x26, [sp, #128]
  43b594:	b	439828 <ferror@plt+0x37ae8>
  43b598:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b59c:	add	x1, x1, #0x80
  43b5a0:	mov	w2, #0x5                   	// #5
  43b5a4:	mov	x0, #0x0                   	// #0
  43b5a8:	bl	401c70 <dcgettext@plt>
  43b5ac:	bl	401cc0 <printf@plt>
  43b5b0:	ldp	x25, x26, [sp, #128]
  43b5b4:	b	439828 <ferror@plt+0x37ae8>
  43b5b8:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b5bc:	add	x1, x1, #0x480
  43b5c0:	mov	w2, #0x5                   	// #5
  43b5c4:	mov	x0, #0x0                   	// #0
  43b5c8:	bl	401c70 <dcgettext@plt>
  43b5cc:	bl	401cc0 <printf@plt>
  43b5d0:	ldp	x25, x26, [sp, #128]
  43b5d4:	b	439828 <ferror@plt+0x37ae8>
  43b5d8:	ldr	w5, [sp, #312]
  43b5dc:	mov	x2, x23
  43b5e0:	ldr	x0, [sp, #176]
  43b5e4:	mov	x3, x22
  43b5e8:	ldr	x4, [sp, #304]
  43b5ec:	add	x1, x0, x1
  43b5f0:	add	x6, sp, #0xf0
  43b5f4:	mov	w7, #0x0                   	// #0
  43b5f8:	str	wzr, [sp, #240]
  43b5fc:	bl	434740 <ferror@plt+0x32a00>
  43b600:	ldr	w2, [sp, #172]
  43b604:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43b608:	add	x0, x0, #0x760
  43b60c:	ldr	w1, [sp, #240]
  43b610:	add	x0, x0, #0x6c0
  43b614:	ldp	x25, x26, [sp, #128]
  43b618:	str	w1, [x0, w2, sxtw #2]
  43b61c:	b	439828 <ferror@plt+0x37ae8>
  43b620:	mov	x0, #0x18                  	// #24
  43b624:	bl	4539a0 <warn@@Base+0x3fe0>
  43b628:	ldr	x2, [x27, #1712]
  43b62c:	sub	x1, x28, #0x8
  43b630:	mov	w3, #0x2                   	// #2
  43b634:	ldp	x25, x26, [sp, #128]
  43b638:	str	w3, [x0]
  43b63c:	stp	x1, x2, [x0, #8]
  43b640:	str	x0, [x27, #1712]
  43b644:	b	439828 <ferror@plt+0x37ae8>
  43b648:	add	w1, w2, #0x400
  43b64c:	add	w19, w2, #0x400
  43b650:	lsl	x1, x1, #3
  43b654:	bl	453a28 <warn@@Base+0x4068>
  43b658:	ldr	x2, [sp, #320]
  43b65c:	ldr	x1, [sp, #320]
  43b660:	ldr	w1, [x1, #96]
  43b664:	str	x0, [x2, #88]
  43b668:	str	w19, [x2, #100]
  43b66c:	b	43aeb8 <ferror@plt+0x39178>
  43b670:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b674:	add	x0, x0, #0x3e8
  43b678:	bl	401cc0 <printf@plt>
  43b67c:	ldp	x25, x26, [sp, #128]
  43b680:	b	439828 <ferror@plt+0x37ae8>
  43b684:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b688:	add	x0, x0, #0x3c8
  43b68c:	bl	401cc0 <printf@plt>
  43b690:	ldp	x25, x26, [sp, #128]
  43b694:	b	439828 <ferror@plt+0x37ae8>
  43b698:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b69c:	add	x1, x1, #0x2e0
  43b6a0:	mov	w2, #0x5                   	// #5
  43b6a4:	mov	x0, #0x0                   	// #0
  43b6a8:	bl	401c70 <dcgettext@plt>
  43b6ac:	bl	401cc0 <printf@plt>
  43b6b0:	ldp	x25, x26, [sp, #128]
  43b6b4:	b	439828 <ferror@plt+0x37ae8>
  43b6b8:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b6bc:	add	x0, x0, #0x3a8
  43b6c0:	bl	401cc0 <printf@plt>
  43b6c4:	ldp	x25, x26, [sp, #128]
  43b6c8:	b	439828 <ferror@plt+0x37ae8>
  43b6cc:	mov	x0, #0x18                  	// #24
  43b6d0:	bl	4539a0 <warn@@Base+0x3fe0>
  43b6d4:	ldr	x1, [x27, #1712]
  43b6d8:	str	x0, [x27, #1712]
  43b6dc:	str	wzr, [x0]
  43b6e0:	str	x24, [x0, #8]
  43b6e4:	str	x1, [x0, #16]
  43b6e8:	b	4396d8 <ferror@plt+0x37998>
  43b6ec:	ldr	x0, [sp, #208]
  43b6f0:	mov	w3, #0x0                   	// #0
  43b6f4:	ldr	x2, [sp, #304]
  43b6f8:	ldr	x1, [sp, #344]
  43b6fc:	bl	435f48 <ferror@plt+0x34208>
  43b700:	mov	x25, x0
  43b704:	mov	x0, #0x18                  	// #24
  43b708:	bl	4539a0 <warn@@Base+0x3fe0>
  43b70c:	ldr	x1, [x27, #1712]
  43b710:	str	x0, [x27, #1712]
  43b714:	str	wzr, [x0]
  43b718:	stp	x25, x1, [x0, #8]
  43b71c:	b	4396d8 <ferror@plt+0x37998>
  43b720:	ldr	x0, [sp, #208]
  43b724:	bl	432900 <ferror@plt+0x30bc0>
  43b728:	b	43b700 <ferror@plt+0x399c0>
  43b72c:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b730:	add	x1, x1, #0xcf8
  43b734:	mov	w2, #0x5                   	// #5
  43b738:	mov	x0, #0x0                   	// #0
  43b73c:	bl	401c70 <dcgettext@plt>
  43b740:	bl	44f9c0 <warn@@Base>
  43b744:	ldp	x25, x26, [sp, #128]
  43b748:	b	439828 <ferror@plt+0x37ae8>
  43b74c:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b750:	add	x1, x1, #0xd40
  43b754:	mov	w2, #0x5                   	// #5
  43b758:	mov	x0, #0x0                   	// #0
  43b75c:	bl	401c70 <dcgettext@plt>
  43b760:	mov	x20, x0
  43b764:	mov	x0, x19
  43b768:	bl	4309e8 <ferror@plt+0x2eca8>
  43b76c:	mov	x19, x0
  43b770:	mov	x0, #0x1b                  	// #27
  43b774:	bl	430948 <ferror@plt+0x2ec08>
  43b778:	mov	x2, x0
  43b77c:	mov	x1, x19
  43b780:	mov	x0, x20
  43b784:	bl	44f9c0 <warn@@Base>
  43b788:	ldp	x25, x26, [sp, #128]
  43b78c:	b	439828 <ferror@plt+0x37ae8>
  43b790:	ldr	x0, [sp, #208]
  43b794:	bl	432a48 <ferror@plt+0x30d08>
  43b798:	mov	x19, x0
  43b79c:	mov	x0, #0x18                  	// #24
  43b7a0:	bl	4539a0 <warn@@Base+0x3fe0>
  43b7a4:	ldr	x1, [x27, #1712]
  43b7a8:	str	w25, [x0]
  43b7ac:	stp	x19, x1, [x0, #8]
  43b7b0:	ldp	x25, x26, [sp, #128]
  43b7b4:	str	x0, [x27, #1712]
  43b7b8:	b	439828 <ferror@plt+0x37ae8>
  43b7bc:	mov	x0, #0x18                  	// #24
  43b7c0:	bl	4539a0 <warn@@Base+0x3fe0>
  43b7c4:	ldr	x1, [x27, #1712]
  43b7c8:	mov	w2, #0x1                   	// #1
  43b7cc:	ldp	x25, x26, [sp, #128]
  43b7d0:	str	w2, [x0]
  43b7d4:	stp	x24, x1, [x0, #8]
  43b7d8:	str	x0, [x27, #1712]
  43b7dc:	b	439828 <ferror@plt+0x37ae8>
  43b7e0:	mov	w2, #0x5                   	// #5
  43b7e4:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b7e8:	mov	x0, #0x0                   	// #0
  43b7ec:	add	x1, x1, #0xc30
  43b7f0:	stp	x3, x4, [sp, #192]
  43b7f4:	bl	401c70 <dcgettext@plt>
  43b7f8:	ldr	x3, [sp, #192]
  43b7fc:	ldr	x1, [x26, #4160]
  43b800:	mov	x26, x0
  43b804:	mov	x0, x3
  43b808:	str	x1, [sp, #184]
  43b80c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43b810:	mov	x2, x0
  43b814:	ldr	x1, [sp, #184]
  43b818:	mov	x0, x26
  43b81c:	bl	44f9c0 <warn@@Base>
  43b820:	adrp	x3, 487000 <warn@@Base+0x37640>
  43b824:	add	x3, x3, #0x9b0
  43b828:	ldr	x4, [sp, #200]
  43b82c:	b	43aa10 <ferror@plt+0x38cd0>
  43b830:	adrp	x0, 456000 <warn@@Base+0x6640>
  43b834:	add	x0, x0, #0xd78
  43b838:	bl	401b70 <puts@plt>
  43b83c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b840:	add	x1, x1, #0x540
  43b844:	mov	w2, #0x5                   	// #5
  43b848:	mov	x0, #0x0                   	// #0
  43b84c:	bl	401c70 <dcgettext@plt>
  43b850:	bl	44f9c0 <warn@@Base>
  43b854:	ldp	x25, x26, [sp, #128]
  43b858:	b	439828 <ferror@plt+0x37ae8>
  43b85c:	sub	x0, x0, #0x40
  43b860:	cmp	x0, #0xbf
  43b864:	b.hi	43b888 <ferror@plt+0x39b48>  // b.pmore
  43b868:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b86c:	add	x1, x1, #0x410
  43b870:	mov	w2, #0x5                   	// #5
  43b874:	mov	x0, #0x0                   	// #0
  43b878:	bl	401c70 <dcgettext@plt>
  43b87c:	bl	401cc0 <printf@plt>
  43b880:	ldp	x25, x26, [sp, #128]
  43b884:	b	439828 <ferror@plt+0x37ae8>
  43b888:	adrp	x1, 488000 <warn@@Base+0x38640>
  43b88c:	add	x1, x1, #0x420
  43b890:	mov	w2, #0x5                   	// #5
  43b894:	mov	x0, #0x0                   	// #0
  43b898:	bl	401c70 <dcgettext@plt>
  43b89c:	bl	401cc0 <printf@plt>
  43b8a0:	ldp	x25, x26, [sp, #128]
  43b8a4:	b	439828 <ferror@plt+0x37ae8>
  43b8a8:	adrp	x1, 487000 <warn@@Base+0x37640>
  43b8ac:	mov	w2, #0x5                   	// #5
  43b8b0:	add	x1, x1, #0xc10
  43b8b4:	str	x4, [sp, #184]
  43b8b8:	bl	401c70 <dcgettext@plt>
  43b8bc:	mov	x3, x0
  43b8c0:	ldr	x4, [sp, #184]
  43b8c4:	b	43aa10 <ferror@plt+0x38cd0>
  43b8c8:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b8cc:	add	x0, x0, #0x1a8
  43b8d0:	bl	401cc0 <printf@plt>
  43b8d4:	ldp	x25, x26, [sp, #128]
  43b8d8:	b	439828 <ferror@plt+0x37ae8>
  43b8dc:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b8e0:	add	x0, x0, #0x190
  43b8e4:	bl	401cc0 <printf@plt>
  43b8e8:	ldp	x25, x26, [sp, #128]
  43b8ec:	b	439828 <ferror@plt+0x37ae8>
  43b8f0:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b8f4:	add	x0, x0, #0x180
  43b8f8:	bl	401cc0 <printf@plt>
  43b8fc:	ldp	x25, x26, [sp, #128]
  43b900:	b	439828 <ferror@plt+0x37ae8>
  43b904:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b908:	add	x0, x0, #0x168
  43b90c:	bl	401cc0 <printf@plt>
  43b910:	ldp	x25, x26, [sp, #128]
  43b914:	b	439828 <ferror@plt+0x37ae8>
  43b918:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b91c:	add	x0, x0, #0x158
  43b920:	bl	401cc0 <printf@plt>
  43b924:	ldp	x25, x26, [sp, #128]
  43b928:	b	439828 <ferror@plt+0x37ae8>
  43b92c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b930:	add	x0, x0, #0x150
  43b934:	bl	401cc0 <printf@plt>
  43b938:	ldp	x25, x26, [sp, #128]
  43b93c:	b	439828 <ferror@plt+0x37ae8>
  43b940:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b944:	add	x0, x0, #0x148
  43b948:	bl	401cc0 <printf@plt>
  43b94c:	ldp	x25, x26, [sp, #128]
  43b950:	b	439828 <ferror@plt+0x37ae8>
  43b954:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b958:	add	x0, x0, #0x130
  43b95c:	bl	401cc0 <printf@plt>
  43b960:	ldp	x25, x26, [sp, #128]
  43b964:	b	439828 <ferror@plt+0x37ae8>
  43b968:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b96c:	add	x0, x0, #0x1d8
  43b970:	bl	401cc0 <printf@plt>
  43b974:	ldp	x25, x26, [sp, #128]
  43b978:	b	439828 <ferror@plt+0x37ae8>
  43b97c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b980:	add	x0, x0, #0x1c0
  43b984:	bl	401cc0 <printf@plt>
  43b988:	ldp	x25, x26, [sp, #128]
  43b98c:	b	439828 <ferror@plt+0x37ae8>
  43b990:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b994:	add	x0, x0, #0xb8
  43b998:	bl	401cc0 <printf@plt>
  43b99c:	ldp	x25, x26, [sp, #128]
  43b9a0:	b	439828 <ferror@plt+0x37ae8>
  43b9a4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b9a8:	add	x0, x0, #0x118
  43b9ac:	bl	401cc0 <printf@plt>
  43b9b0:	ldp	x25, x26, [sp, #128]
  43b9b4:	b	439828 <ferror@plt+0x37ae8>
  43b9b8:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b9bc:	add	x0, x0, #0x108
  43b9c0:	bl	401cc0 <printf@plt>
  43b9c4:	ldp	x25, x26, [sp, #128]
  43b9c8:	b	439828 <ferror@plt+0x37ae8>
  43b9cc:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b9d0:	add	x0, x0, #0xf8
  43b9d4:	bl	401cc0 <printf@plt>
  43b9d8:	ldp	x25, x26, [sp, #128]
  43b9dc:	b	439828 <ferror@plt+0x37ae8>
  43b9e0:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b9e4:	add	x0, x0, #0xe0
  43b9e8:	bl	401cc0 <printf@plt>
  43b9ec:	ldp	x25, x26, [sp, #128]
  43b9f0:	b	439828 <ferror@plt+0x37ae8>
  43b9f4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43b9f8:	add	x0, x0, #0xc8
  43b9fc:	bl	401cc0 <printf@plt>
  43ba00:	ldp	x25, x26, [sp, #128]
  43ba04:	b	439828 <ferror@plt+0x37ae8>
  43ba08:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba0c:	add	x0, x0, #0xa0
  43ba10:	bl	401cc0 <printf@plt>
  43ba14:	ldp	x25, x26, [sp, #128]
  43ba18:	b	439828 <ferror@plt+0x37ae8>
  43ba1c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba20:	add	x0, x0, #0x90
  43ba24:	bl	401cc0 <printf@plt>
  43ba28:	ldp	x25, x26, [sp, #128]
  43ba2c:	b	439828 <ferror@plt+0x37ae8>
  43ba30:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba34:	add	x0, x0, #0x80
  43ba38:	bl	401cc0 <printf@plt>
  43ba3c:	ldp	x25, x26, [sp, #128]
  43ba40:	b	439828 <ferror@plt+0x37ae8>
  43ba44:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba48:	add	x0, x0, #0x70
  43ba4c:	bl	401cc0 <printf@plt>
  43ba50:	ldp	x25, x26, [sp, #128]
  43ba54:	b	439828 <ferror@plt+0x37ae8>
  43ba58:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba5c:	add	x0, x0, #0x60
  43ba60:	bl	401cc0 <printf@plt>
  43ba64:	ldp	x25, x26, [sp, #128]
  43ba68:	b	439828 <ferror@plt+0x37ae8>
  43ba6c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba70:	add	x0, x0, #0x58
  43ba74:	bl	401cc0 <printf@plt>
  43ba78:	ldp	x25, x26, [sp, #128]
  43ba7c:	b	439828 <ferror@plt+0x37ae8>
  43ba80:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba84:	add	x0, x0, #0x48
  43ba88:	bl	401cc0 <printf@plt>
  43ba8c:	ldp	x25, x26, [sp, #128]
  43ba90:	b	439828 <ferror@plt+0x37ae8>
  43ba94:	adrp	x0, 488000 <warn@@Base+0x38640>
  43ba98:	add	x0, x0, #0x38
  43ba9c:	bl	401cc0 <printf@plt>
  43baa0:	ldp	x25, x26, [sp, #128]
  43baa4:	b	439828 <ferror@plt+0x37ae8>
  43baa8:	adrp	x0, 488000 <warn@@Base+0x38640>
  43baac:	add	x0, x0, #0x20
  43bab0:	bl	401cc0 <printf@plt>
  43bab4:	ldp	x25, x26, [sp, #128]
  43bab8:	b	439828 <ferror@plt+0x37ae8>
  43babc:	adrp	x0, 488000 <warn@@Base+0x38640>
  43bac0:	add	x0, x0, #0x18
  43bac4:	bl	401cc0 <printf@plt>
  43bac8:	ldp	x25, x26, [sp, #128]
  43bacc:	b	439828 <ferror@plt+0x37ae8>
  43bad0:	adrp	x1, 487000 <warn@@Base+0x37640>
  43bad4:	mov	w2, #0x5                   	// #5
  43bad8:	add	x1, x1, #0xb40
  43badc:	mov	x0, #0x0                   	// #0
  43bae0:	bl	401c70 <dcgettext@plt>
  43bae4:	mov	x3, x0
  43bae8:	b	43a8e4 <ferror@plt+0x38ba4>
  43baec:	adrp	x1, 487000 <warn@@Base+0x37640>
  43baf0:	mov	w2, #0x5                   	// #5
  43baf4:	add	x1, x1, #0xb58
  43baf8:	mov	x0, #0x0                   	// #0
  43bafc:	bl	401c70 <dcgettext@plt>
  43bb00:	mov	x3, x0
  43bb04:	b	43a8e4 <ferror@plt+0x38ba4>
  43bb08:	adrp	x0, 487000 <warn@@Base+0x37640>
  43bb0c:	add	x0, x0, #0xe00
  43bb10:	bl	401cc0 <printf@plt>
  43bb14:	ldp	x25, x26, [sp, #128]
  43bb18:	b	439828 <ferror@plt+0x37ae8>
  43bb1c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43bb20:	add	x0, x0, #0xfd0
  43bb24:	bl	401cc0 <printf@plt>
  43bb28:	ldp	x25, x26, [sp, #128]
  43bb2c:	b	439828 <ferror@plt+0x37ae8>
  43bb30:	adrp	x1, 488000 <warn@@Base+0x38640>
  43bb34:	add	x1, x1, #0x208
  43bb38:	mov	w2, #0x5                   	// #5
  43bb3c:	mov	x0, #0x0                   	// #0
  43bb40:	bl	401c70 <dcgettext@plt>
  43bb44:	bl	401cc0 <printf@plt>
  43bb48:	ldp	x25, x26, [sp, #128]
  43bb4c:	b	439828 <ferror@plt+0x37ae8>
  43bb50:	mov	x1, #0xffffffffffffbf80    	// #-16512
  43bb54:	add	x2, x19, x1
  43bb58:	add	x27, x27, #0x5a0
  43bb5c:	mov	x1, #0xbf7f                	// #49023
  43bb60:	cmp	x2, x1
  43bb64:	b.hi	43bc20 <ferror@plt+0x39ee0>  // b.pmore
  43bb68:	adrp	x1, 486000 <warn@@Base+0x36640>
  43bb6c:	add	x1, x1, #0x3d0
  43bb70:	mov	w2, #0x5                   	// #5
  43bb74:	bl	401c70 <dcgettext@plt>
  43bb78:	mov	x2, x0
  43bb7c:	mov	x1, #0x64                  	// #100
  43bb80:	mov	x3, x19
  43bb84:	mov	x0, x27
  43bb88:	bl	4019e0 <snprintf@plt>
  43bb8c:	mov	x1, x27
  43bb90:	b	43b318 <ferror@plt+0x395d8>
  43bb94:	adrp	x0, 488000 <warn@@Base+0x38640>
  43bb98:	add	x0, x0, #0x610
  43bb9c:	bl	401cc0 <printf@plt>
  43bba0:	ldp	x25, x26, [sp, #128]
  43bba4:	b	439828 <ferror@plt+0x37ae8>
  43bba8:	sub	x1, x1, #0x8, lsl #12
  43bbac:	mov	x0, #0x7fff                	// #32767
  43bbb0:	cmp	x1, x0
  43bbb4:	b.hi	43bbec <ferror@plt+0x39eac>  // b.pmore
  43bbb8:	mov	w2, #0x5                   	// #5
  43bbbc:	adrp	x1, 487000 <warn@@Base+0x37640>
  43bbc0:	mov	x0, #0x0                   	// #0
  43bbc4:	add	x1, x1, #0xfe8
  43bbc8:	bl	401c70 <dcgettext@plt>
  43bbcc:	mov	x19, x0
  43bbd0:	ldr	x0, [sp, #208]
  43bbd4:	bl	4319f0 <ferror@plt+0x2fcb0>
  43bbd8:	mov	x1, x0
  43bbdc:	mov	x0, x19
  43bbe0:	bl	401cc0 <printf@plt>
  43bbe4:	ldp	x25, x26, [sp, #128]
  43bbe8:	b	439828 <ferror@plt+0x37ae8>
  43bbec:	mov	w2, #0x5                   	// #5
  43bbf0:	adrp	x1, 488000 <warn@@Base+0x38640>
  43bbf4:	mov	x0, #0x0                   	// #0
  43bbf8:	add	x1, x1, #0x8
  43bbfc:	bl	401c70 <dcgettext@plt>
  43bc00:	mov	x19, x0
  43bc04:	ldr	x0, [sp, #208]
  43bc08:	bl	4319f0 <ferror@plt+0x2fcb0>
  43bc0c:	mov	x1, x0
  43bc10:	mov	x0, x19
  43bc14:	bl	401cc0 <printf@plt>
  43bc18:	ldp	x25, x26, [sp, #128]
  43bc1c:	b	439828 <ferror@plt+0x37ae8>
  43bc20:	adrp	x1, 486000 <warn@@Base+0x36640>
  43bc24:	mov	w2, #0x5                   	// #5
  43bc28:	add	x1, x1, #0x3e8
  43bc2c:	b	43bb74 <ferror@plt+0x39e34>
  43bc30:	ldp	x25, x26, [sp, #128]
  43bc34:	b	439828 <ferror@plt+0x37ae8>
  43bc38:	ldp	x25, x26, [sp, #128]
  43bc3c:	b	439828 <ferror@plt+0x37ae8>
  43bc40:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43bc44:	add	x3, x3, #0x960
  43bc48:	adrp	x1, 487000 <warn@@Base+0x37640>
  43bc4c:	adrp	x0, 487000 <warn@@Base+0x37640>
  43bc50:	add	x3, x3, #0xa90
  43bc54:	add	x1, x1, #0xcb8
  43bc58:	add	x0, x0, #0xcd0
  43bc5c:	mov	w2, #0x9aa                 	// #2474
  43bc60:	bl	401cd0 <__assert_fail@plt>
  43bc64:	ldp	x25, x26, [sp, #128]
  43bc68:	b	439828 <ferror@plt+0x37ae8>
  43bc6c:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43bc70:	add	x3, x3, #0x960
  43bc74:	adrp	x1, 487000 <warn@@Base+0x37640>
  43bc78:	adrp	x0, 488000 <warn@@Base+0x38640>
  43bc7c:	add	x3, x3, #0xab0
  43bc80:	add	x1, x1, #0xcb8
  43bc84:	add	x0, x0, #0x588
  43bc88:	mov	w2, #0x825                 	// #2085
  43bc8c:	bl	401cd0 <__assert_fail@plt>
  43bc90:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43bc94:	add	x3, x3, #0x960
  43bc98:	adrp	x1, 487000 <warn@@Base+0x37640>
  43bc9c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43bca0:	add	x3, x3, #0xab0
  43bca4:	add	x1, x1, #0xcb8
  43bca8:	add	x0, x0, #0x588
  43bcac:	mov	w2, #0x81f                 	// #2079
  43bcb0:	bl	401cd0 <__assert_fail@plt>
  43bcb4:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43bcb8:	add	x3, x3, #0x960
  43bcbc:	adrp	x1, 487000 <warn@@Base+0x37640>
  43bcc0:	adrp	x0, 488000 <warn@@Base+0x38640>
  43bcc4:	add	x3, x3, #0xab0
  43bcc8:	add	x1, x1, #0xcb8
  43bccc:	add	x0, x0, #0x588
  43bcd0:	mov	w2, #0x817                 	// #2071
  43bcd4:	bl	401cd0 <__assert_fail@plt>
  43bcd8:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43bcdc:	add	x3, x3, #0x960
  43bce0:	adrp	x1, 487000 <warn@@Base+0x37640>
  43bce4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43bce8:	add	x3, x3, #0xab0
  43bcec:	add	x1, x1, #0xcb8
  43bcf0:	add	x0, x0, #0x570
  43bcf4:	mov	w2, #0x811                 	// #2065
  43bcf8:	bl	401cd0 <__assert_fail@plt>
  43bcfc:	nop
  43bd00:	sub	sp, sp, #0x1b0
  43bd04:	stp	x29, x30, [sp, #64]
  43bd08:	add	x29, sp, #0x40
  43bd0c:	stp	x19, x20, [sp, #80]
  43bd10:	mov	w19, w2
  43bd14:	mov	x20, x1
  43bd18:	ldr	x2, [x0, #32]
  43bd1c:	stp	x0, x2, [sp, #200]
  43bd20:	ldr	x0, [x0, #48]
  43bd24:	stp	x21, x22, [sp, #96]
  43bd28:	stp	x25, x26, [sp, #128]
  43bd2c:	add	x26, x2, x0
  43bd30:	stp	x27, x28, [sp, #144]
  43bd34:	str	w4, [sp, #188]
  43bd38:	str	w3, [sp, #220]
  43bd3c:	cbnz	w3, 43be18 <ferror@plt+0x3a0d8>
  43bd40:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43bd44:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43bd48:	ldr	w0, [x0, #844]
  43bd4c:	ldr	w1, [x1, #880]
  43bd50:	orr	w0, w0, w1
  43bd54:	cbz	w0, 43c278 <ferror@plt+0x3a538>
  43bd58:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43bd5c:	add	x28, x0, #0x760
  43bd60:	ldr	w1, [sp, #188]
  43bd64:	ldr	w0, [x28, #1696]
  43bd68:	orr	w0, w1, w0
  43bd6c:	cbnz	w0, 43c278 <ferror@plt+0x3a538>
  43bd70:	stp	x23, x24, [sp, #112]
  43bd74:	mov	w0, #0x0                   	// #0
  43bd78:	ldr	x24, [sp, #208]
  43bd7c:	cmp	x24, x26
  43bd80:	mov	x23, x24
  43bd84:	b.cs	43d474 <ferror@plt+0x3b734>  // b.hs, b.nlast
  43bd88:	mov	x22, #0xffffffffffff0010    	// #-65520
  43bd8c:	str	w19, [sp, #168]
  43bd90:	mov	w19, w0
  43bd94:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43bd98:	mov	x21, #0xffffffff            	// #4294967295
  43bd9c:	movk	x22, #0x0, lsl #16
  43bda0:	add	x25, x23, #0x4
  43bda4:	cmp	x25, x26
  43bda8:	b.cc	43c7a0 <ferror@plt+0x3aa60>  // b.lo, b.ul, b.last
  43bdac:	sub	x1, x26, x23
  43bdb0:	sub	w0, w1, #0x1
  43bdb4:	cmp	w0, #0x7
  43bdb8:	b.ls	43c7a4 <ferror@plt+0x3aa64>  // b.plast
  43bdbc:	mov	x24, #0x0                   	// #0
  43bdc0:	adrp	x1, 488000 <warn@@Base+0x38640>
  43bdc4:	add	x1, x1, #0x750
  43bdc8:	mov	w2, #0x5                   	// #5
  43bdcc:	mov	x0, #0x0                   	// #0
  43bdd0:	bl	401c70 <dcgettext@plt>
  43bdd4:	mov	x19, x0
  43bdd8:	mov	x0, x24
  43bddc:	bl	4319f0 <ferror@plt+0x2fcb0>
  43bde0:	mov	x1, x0
  43bde4:	ldr	x0, [sp, #200]
  43bde8:	ldr	x2, [x0, #16]
  43bdec:	mov	x0, x19
  43bdf0:	bl	44f9c0 <warn@@Base>
  43bdf4:	mov	w0, #0x0                   	// #0
  43bdf8:	ldp	x29, x30, [sp, #64]
  43bdfc:	ldp	x19, x20, [sp, #80]
  43be00:	ldp	x21, x22, [sp, #96]
  43be04:	ldp	x23, x24, [sp, #112]
  43be08:	ldp	x25, x26, [sp, #128]
  43be0c:	ldp	x27, x28, [sp, #144]
  43be10:	add	sp, sp, #0x1b0
  43be14:	ret
  43be18:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43be1c:	add	x28, x0, #0x760
  43be20:	ldr	w2, [sp, #188]
  43be24:	ldr	w0, [x28, #1696]
  43be28:	orr	w0, w2, w0
  43be2c:	cbz	w0, 43bd70 <ferror@plt+0x3a030>
  43be30:	mov	w0, w19
  43be34:	bl	4307b0 <ferror@plt+0x2ea70>
  43be38:	mov	w21, w19
  43be3c:	ubfiz	x0, x19, #3, #32
  43be40:	sub	x0, x0, x21
  43be44:	adrp	x19, 4ab000 <warn@@Base+0x5b640>
  43be48:	add	x19, x19, #0x198
  43be4c:	add	x0, x19, x0, lsl #4
  43be50:	ldr	x0, [x0, #32]
  43be54:	cbz	x0, 43c860 <ferror@plt+0x3ab20>
  43be58:	ldr	x0, [sp, #208]
  43be5c:	str	wzr, [sp, #328]
  43be60:	cmp	x0, x26
  43be64:	b.cs	43d370 <ferror@plt+0x3b630>  // b.hs, b.nlast
  43be68:	stp	x23, x24, [sp, #112]
  43be6c:	lsl	x0, x21, #3
  43be70:	sub	x0, x0, x21
  43be74:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43be78:	ldr	x21, [sp, #208]
  43be7c:	add	x1, x1, #0x390
  43be80:	add	x0, x19, x0, lsl #4
  43be84:	str	wzr, [sp, #216]
  43be88:	str	x1, [sp, #224]
  43be8c:	str	x0, [sp, #288]
  43be90:	stp	xzr, xzr, [sp, #352]
  43be94:	add	x19, x21, #0x4
  43be98:	cmp	x19, x26
  43be9c:	b.cc	43c3c0 <ferror@plt+0x3a680>  // b.lo, b.ul, b.last
  43bea0:	sub	x1, x26, x21
  43bea4:	sub	w0, w1, #0x1
  43bea8:	cmp	w0, #0x7
  43beac:	b.ls	43c3c4 <ferror@plt+0x3a684>  // b.plast
  43beb0:	mov	x0, #0x4                   	// #4
  43beb4:	mov	x20, x0
  43beb8:	mov	w22, w0
  43bebc:	str	x0, [sp, #176]
  43bec0:	add	x3, x19, #0x2
  43bec4:	cmp	x26, x3
  43bec8:	b.ls	43c438 <ferror@plt+0x3a6f8>  // b.plast
  43becc:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43bed0:	add	x5, x27, #0x398
  43bed4:	mov	w1, #0x2                   	// #2
  43bed8:	mov	x24, #0x0                   	// #0
  43bedc:	ldr	x2, [x5]
  43bee0:	mov	x0, x19
  43bee4:	str	x3, [sp, #192]
  43bee8:	blr	x2
  43beec:	and	w0, w0, #0xffff
  43bef0:	ldr	x3, [sp, #192]
  43bef4:	str	w0, [sp, #168]
  43bef8:	ldr	x0, [sp, #208]
  43befc:	sub	x23, x21, x0
  43bf00:	ldr	w0, [sp, #188]
  43bf04:	cbz	w0, 43c3b0 <ferror@plt+0x3a670>
  43bf08:	ldr	w0, [x28, #1664]
  43bf0c:	mov	x2, #0x2                   	// #2
  43bf10:	ldr	x27, [x28, #1672]
  43bf14:	cbz	w0, 43c358 <ferror@plt+0x3a618>
  43bf18:	sub	w0, w0, #0x1
  43bf1c:	add	x0, x0, #0x1
  43bf20:	add	x0, x0, x0, lsl #4
  43bf24:	add	x0, x27, x0, lsl #3
  43bf28:	b	43bf38 <ferror@plt+0x3a1f8>
  43bf2c:	add	x27, x27, #0x88
  43bf30:	cmp	x27, x0
  43bf34:	b.eq	43c358 <ferror@plt+0x3a618>  // b.none
  43bf38:	add	x1, x27, #0x8
  43bf3c:	ldr	x1, [x1, x2, lsl #3]
  43bf40:	cmp	x23, x1
  43bf44:	b.ne	43bf2c <ferror@plt+0x3a1ec>  // b.any
  43bf48:	ldr	w0, [sp, #168]
  43bf4c:	cmp	w0, #0x4
  43bf50:	b.ls	43c368 <ferror@plt+0x3a628>  // b.plast
  43bf54:	add	x4, x19, #0x3
  43bf58:	cmp	x4, x26
  43bf5c:	b.cc	43c8c4 <ferror@plt+0x3ab84>  // b.lo, b.ul, b.last
  43bf60:	cmp	x26, x3
  43bf64:	b.ls	43bf78 <ferror@plt+0x3a238>  // b.plast
  43bf68:	sub	x1, x26, x3
  43bf6c:	sub	w0, w1, #0x1
  43bf70:	cmp	w0, #0x7
  43bf74:	b.ls	43d4b8 <ferror@plt+0x3b778>  // b.plast
  43bf78:	add	x3, x19, #0x4
  43bf7c:	cmp	x26, x3
  43bf80:	b.ls	43cdd8 <ferror@plt+0x3b098>  // b.plast
  43bf84:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43bf88:	add	x5, x0, #0x398
  43bf8c:	mov	w25, #0x0                   	// #0
  43bf90:	str	wzr, [sp, #188]
  43bf94:	mov	w1, #0x1                   	// #1
  43bf98:	ldr	x2, [x5]
  43bf9c:	mov	x0, x4
  43bfa0:	str	x3, [sp, #232]
  43bfa4:	blr	x2
  43bfa8:	and	w0, w0, #0xff
  43bfac:	str	w0, [sp, #192]
  43bfb0:	ldr	x0, [sp, #176]
  43bfb4:	ldr	x3, [sp, #232]
  43bfb8:	add	x19, x3, x0
  43bfbc:	cmp	x19, x26
  43bfc0:	b.cc	43c384 <ferror@plt+0x3a644>  // b.lo, b.ul, b.last
  43bfc4:	str	xzr, [sp, #232]
  43bfc8:	cmp	x3, x26
  43bfcc:	b.cs	43bfe0 <ferror@plt+0x3a2a0>  // b.hs, b.nlast
  43bfd0:	sub	x1, x26, x3
  43bfd4:	sub	w0, w1, #0x1
  43bfd8:	cmp	w0, #0x7
  43bfdc:	b.ls	43c388 <ferror@plt+0x3a648>  // b.plast
  43bfe0:	cbz	x27, 43c3a0 <ferror@plt+0x3a660>
  43bfe4:	ldr	x0, [x27, #32]
  43bfe8:	str	x0, [sp, #248]
  43bfec:	ldr	x0, [x27, #96]
  43bff0:	str	x0, [sp, #240]
  43bff4:	ldr	w0, [sp, #168]
  43bff8:	cmp	w0, #0x4
  43bffc:	b.hi	43c338 <ferror@plt+0x3a5f8>  // b.pmore
  43c000:	add	x3, x19, #0x1
  43c004:	cmp	x3, x26
  43c008:	b.cc	43c318 <ferror@plt+0x3a5d8>  // b.lo, b.ul, b.last
  43c00c:	cmp	x26, x19
  43c010:	b.ls	43cd54 <ferror@plt+0x3b014>  // b.plast
  43c014:	sub	x1, x26, x19
  43c018:	mov	w4, #0x0                   	// #0
  43c01c:	sub	w0, w1, #0x1
  43c020:	cmp	w0, #0x7
  43c024:	b.ls	43c31c <ferror@plt+0x3a5dc>  // b.plast
  43c028:	and	w0, w22, #0xff
  43c02c:	mov	w2, #0x5                   	// #5
  43c030:	mov	x19, x3
  43c034:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c038:	add	x1, x1, #0x7a0
  43c03c:	str	w0, [sp, #192]
  43c040:	mov	x0, #0x0                   	// #0
  43c044:	str	w4, [sp, #256]
  43c048:	bl	401c70 <dcgettext@plt>
  43c04c:	ldr	w4, [sp, #256]
  43c050:	mov	w2, w22
  43c054:	mov	w1, w4
  43c058:	bl	44f9c0 <warn@@Base>
  43c05c:	ldr	w0, [sp, #188]
  43c060:	mov	x6, #0x0                   	// #0
  43c064:	cbz	w0, 43c0a8 <ferror@plt+0x3a368>
  43c068:	add	x3, x19, #0x8
  43c06c:	cmp	x3, x26
  43c070:	b.ls	43cc9c <ferror@plt+0x3af5c>  // b.plast
  43c074:	stp	xzr, xzr, [sp, #352]
  43c078:	ldr	x0, [sp, #176]
  43c07c:	add	x19, x3, x0
  43c080:	cmp	x19, x26
  43c084:	b.cc	43c8a8 <ferror@plt+0x3ab68>  // b.lo, b.ul, b.last
  43c088:	cmp	x3, x26
  43c08c:	mov	x6, #0x0                   	// #0
  43c090:	b.cs	43c0a8 <ferror@plt+0x3a368>  // b.hs, b.nlast
  43c094:	sub	x1, x26, x3
  43c098:	sub	w0, w1, #0x1
  43c09c:	cmp	w0, #0x7
  43c0a0:	b.ls	43c8ac <ferror@plt+0x3ab6c>  // b.plast
  43c0a4:	nop
  43c0a8:	ldr	x0, [sp, #224]
  43c0ac:	add	x5, x24, x20
  43c0b0:	add	x2, x23, x5
  43c0b4:	ldr	x1, [x0]
  43c0b8:	cmp	x2, x1
  43c0bc:	b.cc	43c794 <ferror@plt+0x3aa54>  // b.lo, b.ul, b.last
  43c0c0:	ldr	w0, [sp, #220]
  43c0c4:	cbnz	w0, 43c788 <ferror@plt+0x3aa48>
  43c0c8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c0cc:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c0d0:	ldr	w2, [x2, #844]
  43c0d4:	ldr	w0, [x0, #880]
  43c0d8:	orr	w2, w2, w0
  43c0dc:	cbz	w2, 43c444 <ferror@plt+0x3a704>
  43c0e0:	ldr	w0, [x28, #1696]
  43c0e4:	cbnz	w0, 43c444 <ferror@plt+0x3a704>
  43c0e8:	ldr	w0, [sp, #188]
  43c0ec:	cbnz	w0, 43c12c <ferror@plt+0x3a3ec>
  43c0f0:	ldr	w2, [sp, #216]
  43c0f4:	mov	w0, #0x68                  	// #104
  43c0f8:	ldr	x4, [x28, #1424]
  43c0fc:	mov	x3, #0xffffffff            	// #4294967295
  43c100:	ldr	w7, [sp, #192]
  43c104:	umull	x0, w2, w0
  43c108:	add	x2, x4, x0
  43c10c:	str	x23, [x2, #16]
  43c110:	str	w7, [x4, x0]
  43c114:	ldr	w0, [sp, #168]
  43c118:	stp	w22, w0, [x2, #4]
  43c11c:	stp	xzr, x3, [x2, #24]
  43c120:	stp	x3, xzr, [x2, #40]
  43c124:	stp	xzr, xzr, [x2, #64]
  43c128:	stp	xzr, xzr, [x2, #88]
  43c12c:	ldr	w0, [sp, #220]
  43c130:	cbz	w0, 43c444 <ferror@plt+0x3a704>
  43c134:	add	x20, x23, x20
  43c138:	adds	x20, x24, x20
  43c13c:	b.cs	43d328 <ferror@plt+0x3b5e8>  // b.hs, b.nlast
  43c140:	ldr	x0, [sp, #200]
  43c144:	ldr	x0, [x0, #48]
  43c148:	cmp	x20, x0
  43c14c:	b.hi	43d328 <ferror@plt+0x3b5e8>  // b.pmore
  43c150:	ldr	w0, [sp, #168]
  43c154:	add	x21, x21, x5
  43c158:	sub	w0, w0, #0x2
  43c15c:	and	w0, w0, #0xffff
  43c160:	cmp	w0, #0x3
  43c164:	b.hi	43cd5c <ferror@plt+0x3b01c>  // b.pmore
  43c168:	sub	w0, w25, #0x1
  43c16c:	cmp	w0, #0x1
  43c170:	b.ls	43c934 <ferror@plt+0x3abf4>  // b.plast
  43c174:	mov	w2, #0x5                   	// #5
  43c178:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c17c:	mov	x0, #0x0                   	// #0
  43c180:	add	x1, x1, #0xa08
  43c184:	bl	401c70 <dcgettext@plt>
  43c188:	add	x19, x28, #0x180
  43c18c:	ldr	w1, [x28, #376]
  43c190:	mov	x20, x0
  43c194:	adrp	x3, 458000 <warn@@Base+0x8640>
  43c198:	add	x0, sp, #0x170
  43c19c:	add	w4, w1, #0x1
  43c1a0:	add	x3, x3, #0xc88
  43c1a4:	and	w4, w4, #0xf
  43c1a8:	sbfiz	x1, x1, #6, #32
  43c1ac:	add	x19, x19, x1
  43c1b0:	adrp	x2, 490000 <warn@@Base+0x40640>
  43c1b4:	adrp	x1, 454000 <warn@@Base+0x4640>
  43c1b8:	add	x2, x2, #0xb30
  43c1bc:	add	x1, x1, #0x870
  43c1c0:	str	w4, [x28, #376]
  43c1c4:	bl	401980 <sprintf@plt>
  43c1c8:	mov	x3, x23
  43c1cc:	add	x2, sp, #0x170
  43c1d0:	mov	x1, #0x40                  	// #64
  43c1d4:	mov	x0, x19
  43c1d8:	bl	4019e0 <snprintf@plt>
  43c1dc:	mov	w2, w25
  43c1e0:	mov	x1, x19
  43c1e4:	mov	x0, x20
  43c1e8:	bl	44f9c0 <warn@@Base>
  43c1ec:	ldr	w0, [sp, #216]
  43c1f0:	cmp	x21, x26
  43c1f4:	add	w0, w0, #0x1
  43c1f8:	str	w0, [sp, #216]
  43c1fc:	b.cc	43be90 <ferror@plt+0x3a150>  // b.lo, b.ul, b.last
  43c200:	ldr	w0, [sp, #220]
  43c204:	ldp	x23, x24, [sp, #112]
  43c208:	cbnz	w0, 43d370 <ferror@plt+0x3b630>
  43c20c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c210:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c214:	ldr	w0, [x0, #844]
  43c218:	ldr	w1, [x1, #880]
  43c21c:	orr	w0, w0, w1
  43c220:	cbz	w0, 43d29c <ferror@plt+0x3b55c>
  43c224:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43c228:	add	x28, x0, #0x760
  43c22c:	ldr	w1, [sp, #188]
  43c230:	ldr	w0, [x28, #1696]
  43c234:	orr	w0, w1, w0
  43c238:	cbnz	w0, 43d29c <ferror@plt+0x3b55c>
  43c23c:	ldr	w0, [x28, #2752]
  43c240:	ldr	w1, [sp, #328]
  43c244:	cmp	w0, w1
  43c248:	csel	w0, w1, w0, cs  // cs = hs, nlast
  43c24c:	str	w0, [x28, #1696]
  43c250:	ldr	w0, [sp, #220]
  43c254:	cbz	w0, 43d29c <ferror@plt+0x3b55c>
  43c258:	mov	w0, #0x1                   	// #1
  43c25c:	ldp	x29, x30, [sp, #64]
  43c260:	ldp	x19, x20, [sp, #80]
  43c264:	ldp	x21, x22, [sp, #96]
  43c268:	ldp	x25, x26, [sp, #128]
  43c26c:	ldp	x27, x28, [sp, #144]
  43c270:	add	sp, sp, #0x1b0
  43c274:	ret
  43c278:	str	wzr, [sp, #328]
  43c27c:	mov	x1, x20
  43c280:	mov	w0, #0xa                   	// #10
  43c284:	bl	4307b0 <ferror@plt+0x2ea70>
  43c288:	mov	w21, w19
  43c28c:	mov	x1, x20
  43c290:	mov	w0, #0xb                   	// #11
  43c294:	bl	4307b0 <ferror@plt+0x2ea70>
  43c298:	mov	x1, x20
  43c29c:	mov	w0, #0x22                  	// #34
  43c2a0:	bl	4307b0 <ferror@plt+0x2ea70>
  43c2a4:	mov	x1, x20
  43c2a8:	mov	w0, #0x23                  	// #35
  43c2ac:	bl	4307b0 <ferror@plt+0x2ea70>
  43c2b0:	mov	x1, x20
  43c2b4:	mov	w0, #0x24                  	// #36
  43c2b8:	bl	4307b0 <ferror@plt+0x2ea70>
  43c2bc:	mov	x1, x20
  43c2c0:	mov	w0, #0x25                  	// #37
  43c2c4:	bl	4307b0 <ferror@plt+0x2ea70>
  43c2c8:	mov	w0, w19
  43c2cc:	mov	x1, x20
  43c2d0:	bl	4307b0 <ferror@plt+0x2ea70>
  43c2d4:	ubfiz	x0, x19, #3, #32
  43c2d8:	adrp	x19, 4ab000 <warn@@Base+0x5b640>
  43c2dc:	sub	x0, x0, x21
  43c2e0:	add	x19, x19, #0x198
  43c2e4:	add	x0, x19, x0, lsl #4
  43c2e8:	ldr	x0, [x0, #32]
  43c2ec:	cbz	x0, 43c860 <ferror@plt+0x3ab20>
  43c2f0:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c2f4:	ldr	x0, [x0, #912]
  43c2f8:	cbz	x0, 43d314 <ferror@plt+0x3b5d4>
  43c2fc:	ldr	x0, [sp, #208]
  43c300:	cmp	x0, x26
  43c304:	b.cs	43c20c <ferror@plt+0x3a4cc>  // b.hs, b.nlast
  43c308:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43c30c:	add	x28, x0, #0x760
  43c310:	stp	x23, x24, [sp, #112]
  43c314:	b	43be6c <ferror@plt+0x3a12c>
  43c318:	mov	w1, #0x1                   	// #1
  43c31c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c320:	mov	x0, x19
  43c324:	mov	x19, x3
  43c328:	ldr	x2, [x2, #920]
  43c32c:	blr	x2
  43c330:	and	w0, w0, #0xff
  43c334:	str	w0, [sp, #192]
  43c338:	ldr	w0, [sp, #192]
  43c33c:	sub	w0, w0, #0x2
  43c340:	and	w0, w0, #0xff
  43c344:	cmp	w0, #0x6
  43c348:	b.ls	43c05c <ferror@plt+0x3a31c>  // b.plast
  43c34c:	ldr	w4, [sp, #192]
  43c350:	mov	x3, x19
  43c354:	b	43c028 <ferror@plt+0x3a2e8>
  43c358:	ldr	w0, [sp, #168]
  43c35c:	mov	x27, #0x0                   	// #0
  43c360:	cmp	w0, #0x4
  43c364:	b.hi	43bf54 <ferror@plt+0x3a214>  // b.pmore
  43c368:	mov	w0, #0xff                  	// #255
  43c36c:	str	w0, [sp, #192]
  43c370:	ldr	x0, [sp, #176]
  43c374:	mov	w25, #0x1                   	// #1
  43c378:	add	x19, x3, x0
  43c37c:	cmp	x19, x26
  43c380:	b.cs	43bfc4 <ferror@plt+0x3a284>  // b.hs, b.nlast
  43c384:	mov	w1, w22
  43c388:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c38c:	mov	x0, x3
  43c390:	ldr	x2, [x2, #920]
  43c394:	blr	x2
  43c398:	str	x0, [sp, #232]
  43c39c:	cbnz	x27, 43bfe4 <ferror@plt+0x3a2a4>
  43c3a0:	ldr	x0, [sp, #288]
  43c3a4:	ldr	x0, [x0, #48]
  43c3a8:	stp	x0, xzr, [sp, #240]
  43c3ac:	b	43bff4 <ferror@plt+0x3a2b4>
  43c3b0:	ldr	w0, [x28, #1680]
  43c3b4:	mov	x2, #0x1                   	// #1
  43c3b8:	ldr	x27, [x28, #1688]
  43c3bc:	b	43bf14 <ferror@plt+0x3a1d4>
  43c3c0:	mov	w1, #0x4                   	// #4
  43c3c4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c3c8:	add	x5, x2, #0x398
  43c3cc:	mov	x0, x21
  43c3d0:	str	x5, [sp, #168]
  43c3d4:	ldr	x2, [x2, #920]
  43c3d8:	blr	x2
  43c3dc:	mov	x24, x0
  43c3e0:	mov	x0, #0xffffffff            	// #4294967295
  43c3e4:	cmp	x24, x0
  43c3e8:	ldr	x5, [sp, #168]
  43c3ec:	b.ne	43ccb8 <ferror@plt+0x3af78>  // b.any
  43c3f0:	add	x2, x21, #0xc
  43c3f4:	cmp	x2, x26
  43c3f8:	b.cc	43cc44 <ferror@plt+0x3af04>  // b.lo, b.ul, b.last
  43c3fc:	cmp	x19, x26
  43c400:	b.cs	43d140 <ferror@plt+0x3b400>  // b.hs, b.nlast
  43c404:	sub	x1, x26, x19
  43c408:	sub	w0, w1, #0x1
  43c40c:	cmp	w0, #0x7
  43c410:	b.ls	43cc48 <ferror@plt+0x3af08>  // b.plast
  43c414:	mov	x0, #0x8                   	// #8
  43c418:	mov	x19, x2
  43c41c:	str	x0, [sp, #176]
  43c420:	add	x3, x19, #0x2
  43c424:	mov	w22, w0
  43c428:	cmp	x26, x3
  43c42c:	mov	x20, #0xc                   	// #12
  43c430:	b.hi	43becc <ferror@plt+0x3a18c>  // b.pmore
  43c434:	nop
  43c438:	mov	x24, #0x0                   	// #0
  43c43c:	str	wzr, [sp, #168]
  43c440:	b	43bef8 <ferror@plt+0x3a1b8>
  43c444:	cbnz	x1, 43c134 <ferror@plt+0x3a3f4>
  43c448:	mov	w2, #0x5                   	// #5
  43c44c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c450:	mov	x0, #0x0                   	// #0
  43c454:	add	x1, x1, #0x7e0
  43c458:	str	x6, [sp, #280]
  43c45c:	str	x5, [sp, #296]
  43c460:	bl	401c70 <dcgettext@plt>
  43c464:	ldr	w1, [x28, #376]
  43c468:	add	x4, x28, #0x180
  43c46c:	mov	x12, x0
  43c470:	adrp	x10, 458000 <warn@@Base+0x8640>
  43c474:	add	w2, w1, #0x1
  43c478:	add	x10, x10, #0xc88
  43c47c:	sbfiz	x1, x1, #6, #32
  43c480:	adrp	x11, 490000 <warn@@Base+0x40640>
  43c484:	add	x7, x4, x1
  43c488:	add	x11, x11, #0xb30
  43c48c:	adrp	x9, 454000 <warn@@Base+0x4640>
  43c490:	add	x9, x9, #0x870
  43c494:	and	w0, w2, #0xf
  43c498:	mov	x3, x10
  43c49c:	mov	x2, x11
  43c4a0:	mov	x1, x9
  43c4a4:	stp	x7, x4, [sp, #256]
  43c4a8:	str	x12, [sp, #272]
  43c4ac:	str	w0, [x28, #376]
  43c4b0:	add	x0, sp, #0x170
  43c4b4:	bl	401980 <sprintf@plt>
  43c4b8:	ldr	x7, [sp, #256]
  43c4bc:	mov	x3, x23
  43c4c0:	add	x2, sp, #0x170
  43c4c4:	mov	x1, #0x40                  	// #64
  43c4c8:	mov	x0, x7
  43c4cc:	bl	4019e0 <snprintf@plt>
  43c4d0:	ldr	x7, [sp, #256]
  43c4d4:	ldr	x12, [sp, #272]
  43c4d8:	mov	x1, x7
  43c4dc:	mov	x0, x12
  43c4e0:	bl	401cc0 <printf@plt>
  43c4e4:	mov	w2, #0x5                   	// #5
  43c4e8:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c4ec:	mov	x0, #0x0                   	// #0
  43c4f0:	add	x1, x1, #0x808
  43c4f4:	bl	401c70 <dcgettext@plt>
  43c4f8:	mov	x12, x0
  43c4fc:	ldr	w7, [x28, #376]
  43c500:	adrp	x0, 458000 <warn@@Base+0x8640>
  43c504:	ldr	x4, [sp, #264]
  43c508:	add	x10, x0, #0xc88
  43c50c:	adrp	x0, 490000 <warn@@Base+0x40640>
  43c510:	add	x11, x0, #0xb30
  43c514:	add	w0, w7, #0x1
  43c518:	sbfiz	x7, x7, #6, #32
  43c51c:	add	x7, x4, x7
  43c520:	adrp	x1, 454000 <warn@@Base+0x4640>
  43c524:	add	x9, x1, #0x870
  43c528:	and	w0, w0, #0xf
  43c52c:	mov	x3, x10
  43c530:	mov	x2, x11
  43c534:	mov	x1, x9
  43c538:	str	x7, [sp, #256]
  43c53c:	str	x12, [sp, #272]
  43c540:	str	w0, [x28, #376]
  43c544:	add	x0, sp, #0x170
  43c548:	bl	401980 <sprintf@plt>
  43c54c:	ldr	x7, [sp, #256]
  43c550:	mov	x3, x24
  43c554:	add	x2, sp, #0x170
  43c558:	mov	x1, #0x40                  	// #64
  43c55c:	mov	x0, x7
  43c560:	bl	4019e0 <snprintf@plt>
  43c564:	ldr	x7, [sp, #256]
  43c568:	cmp	w22, #0x8
  43c56c:	ldr	x12, [sp, #272]
  43c570:	adrp	x3, 488000 <warn@@Base+0x38640>
  43c574:	add	x3, x3, #0x6e8
  43c578:	adrp	x2, 488000 <warn@@Base+0x38640>
  43c57c:	add	x2, x2, #0x6f0
  43c580:	mov	x0, x12
  43c584:	csel	x2, x3, x2, ne  // ne = any
  43c588:	mov	x1, x7
  43c58c:	bl	401cc0 <printf@plt>
  43c590:	mov	w2, #0x5                   	// #5
  43c594:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c598:	mov	x0, #0x0                   	// #0
  43c59c:	add	x1, x1, #0x828
  43c5a0:	bl	401c70 <dcgettext@plt>
  43c5a4:	ldr	w1, [sp, #168]
  43c5a8:	bl	401cc0 <printf@plt>
  43c5ac:	mov	w2, #0x5                   	// #5
  43c5b0:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c5b4:	mov	x0, #0x0                   	// #0
  43c5b8:	add	x1, x1, #0x840
  43c5bc:	bl	401c70 <dcgettext@plt>
  43c5c0:	ldr	w7, [x28, #376]
  43c5c4:	adrp	x1, 458000 <warn@@Base+0x8640>
  43c5c8:	ldr	x4, [sp, #264]
  43c5cc:	add	x10, x1, #0xc88
  43c5d0:	adrp	x1, 490000 <warn@@Base+0x40640>
  43c5d4:	mov	x3, x10
  43c5d8:	add	x11, x1, #0xb30
  43c5dc:	add	w10, w7, #0x1
  43c5e0:	adrp	x1, 454000 <warn@@Base+0x4640>
  43c5e4:	sbfiz	x7, x7, #6, #32
  43c5e8:	add	x9, x1, #0x870
  43c5ec:	add	x22, x4, x7
  43c5f0:	mov	x1, x9
  43c5f4:	and	w4, w10, #0xf
  43c5f8:	mov	x9, x0
  43c5fc:	mov	x2, x11
  43c600:	add	x0, sp, #0x170
  43c604:	str	x9, [sp, #256]
  43c608:	str	w4, [x28, #376]
  43c60c:	bl	401980 <sprintf@plt>
  43c610:	ldr	x3, [sp, #232]
  43c614:	add	x2, sp, #0x170
  43c618:	mov	x1, #0x40                  	// #64
  43c61c:	mov	x0, x22
  43c620:	bl	4019e0 <snprintf@plt>
  43c624:	ldr	x9, [sp, #256]
  43c628:	mov	x1, x22
  43c62c:	mov	x0, x9
  43c630:	bl	401cc0 <printf@plt>
  43c634:	mov	w2, #0x5                   	// #5
  43c638:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c63c:	mov	x0, #0x0                   	// #0
  43c640:	add	x1, x1, #0x858
  43c644:	bl	401c70 <dcgettext@plt>
  43c648:	ldr	w1, [sp, #192]
  43c64c:	bl	401cc0 <printf@plt>
  43c650:	ldr	w0, [sp, #188]
  43c654:	ldr	x6, [sp, #280]
  43c658:	ldr	x5, [sp, #296]
  43c65c:	cbnz	w0, 43d1f8 <ferror@plt+0x3b4b8>
  43c660:	cbz	x27, 43c134 <ferror@plt+0x3a3f4>
  43c664:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c668:	add	x1, x1, #0x8a0
  43c66c:	mov	w2, #0x5                   	// #5
  43c670:	mov	x0, #0x0                   	// #0
  43c674:	str	x5, [sp, #264]
  43c678:	bl	401c70 <dcgettext@plt>
  43c67c:	bl	401cc0 <printf@plt>
  43c680:	mov	w2, #0x5                   	// #5
  43c684:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c688:	mov	x0, #0x0                   	// #0
  43c68c:	add	x1, x1, #0x8c0
  43c690:	bl	401c70 <dcgettext@plt>
  43c694:	mov	x22, x0
  43c698:	ldr	x0, [x27, #32]
  43c69c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c6a0:	mov	x1, x0
  43c6a4:	ldr	x0, [x27, #96]
  43c6a8:	str	x1, [sp, #256]
  43c6ac:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c6b0:	mov	x2, x0
  43c6b4:	ldr	x1, [sp, #256]
  43c6b8:	mov	x0, x22
  43c6bc:	bl	401cc0 <printf@plt>
  43c6c0:	mov	w2, #0x5                   	// #5
  43c6c4:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c6c8:	mov	x0, #0x0                   	// #0
  43c6cc:	add	x1, x1, #0x8f0
  43c6d0:	bl	401c70 <dcgettext@plt>
  43c6d4:	mov	x22, x0
  43c6d8:	ldr	x0, [x27, #40]
  43c6dc:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c6e0:	mov	x1, x0
  43c6e4:	ldr	x0, [x27, #104]
  43c6e8:	str	x1, [sp, #256]
  43c6ec:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c6f0:	mov	x2, x0
  43c6f4:	ldr	x1, [sp, #256]
  43c6f8:	mov	x0, x22
  43c6fc:	bl	401cc0 <printf@plt>
  43c700:	mov	w2, #0x5                   	// #5
  43c704:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c708:	mov	x0, #0x0                   	// #0
  43c70c:	add	x1, x1, #0x920
  43c710:	bl	401c70 <dcgettext@plt>
  43c714:	mov	x22, x0
  43c718:	ldr	x0, [x27, #48]
  43c71c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c720:	mov	x1, x0
  43c724:	ldr	x0, [x27, #112]
  43c728:	str	x1, [sp, #256]
  43c72c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c730:	mov	x2, x0
  43c734:	ldr	x1, [sp, #256]
  43c738:	mov	x0, x22
  43c73c:	bl	401cc0 <printf@plt>
  43c740:	mov	w2, #0x5                   	// #5
  43c744:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c748:	mov	x0, #0x0                   	// #0
  43c74c:	add	x1, x1, #0x950
  43c750:	bl	401c70 <dcgettext@plt>
  43c754:	mov	x22, x0
  43c758:	ldr	x0, [x27, #56]
  43c75c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c760:	mov	x1, x0
  43c764:	ldr	x0, [x27, #120]
  43c768:	str	x1, [sp, #256]
  43c76c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43c770:	mov	x2, x0
  43c774:	ldr	x1, [sp, #256]
  43c778:	mov	x0, x22
  43c77c:	bl	401cc0 <printf@plt>
  43c780:	ldr	x5, [sp, #264]
  43c784:	b	43c134 <ferror@plt+0x3a3f4>
  43c788:	ldr	w0, [x28, #1696]
  43c78c:	cbz	w0, 43c0e8 <ferror@plt+0x3a3a8>
  43c790:	b	43c134 <ferror@plt+0x3a3f4>
  43c794:	ldr	x0, [sp, #208]
  43c798:	add	x21, x0, x2
  43c79c:	b	43c1ec <ferror@plt+0x3a4ac>
  43c7a0:	mov	w1, #0x4                   	// #4
  43c7a4:	ldr	x3, [x27, #920]
  43c7a8:	mov	x0, x23
  43c7ac:	blr	x3
  43c7b0:	cmp	x0, x21
  43c7b4:	b.eq	43cde4 <ferror@plt+0x3b0a4>  // b.none
  43c7b8:	add	x1, x0, x22
  43c7bc:	cmp	x1, #0xe
  43c7c0:	b.ls	43d3d0 <ferror@plt+0x3b690>  // b.plast
  43c7c4:	add	x1, x0, #0x4
  43c7c8:	cmp	x0, #0x0
  43c7cc:	add	x23, x23, x1
  43c7d0:	cset	w1, le
  43c7d4:	cmp	x24, x23
  43c7d8:	cset	w3, hi  // hi = pmore
  43c7dc:	orr	w1, w1, w3
  43c7e0:	cbnz	w1, 43d520 <ferror@plt+0x3b7e0>
  43c7e4:	add	w19, w19, #0x1
  43c7e8:	cmp	x23, x26
  43c7ec:	b.cc	43bda0 <ferror@plt+0x3a060>  // b.lo, b.ul, b.last
  43c7f0:	mov	w0, w19
  43c7f4:	str	w0, [sp, #328]
  43c7f8:	mov	w22, w19
  43c7fc:	ldr	w19, [sp, #168]
  43c800:	cbz	w0, 43d474 <ferror@plt+0x3b734>
  43c804:	mov	w21, #0x68                  	// #104
  43c808:	umull	x21, w0, w21
  43c80c:	mov	x0, x21
  43c810:	bl	4539a0 <warn@@Base+0x3fe0>
  43c814:	mov	x2, x21
  43c818:	mov	w1, #0x0                   	// #0
  43c81c:	str	x0, [x28, #1424]
  43c820:	bl	401a90 <memset@plt>
  43c824:	ldr	w0, [sp, #220]
  43c828:	str	w22, [x28, #2752]
  43c82c:	cbz	w0, 43d4b0 <ferror@plt+0x3b770>
  43c830:	mov	w0, w19
  43c834:	mov	x1, x20
  43c838:	bl	4307b0 <ferror@plt+0x2ea70>
  43c83c:	mov	w21, w19
  43c840:	ubfiz	x0, x19, #3, #32
  43c844:	adrp	x19, 4ab000 <warn@@Base+0x5b640>
  43c848:	sub	x0, x0, x21
  43c84c:	add	x19, x19, #0x198
  43c850:	add	x0, x19, x0, lsl #4
  43c854:	ldr	x0, [x0, #32]
  43c858:	cbnz	x0, 43be6c <ferror@plt+0x3a12c>
  43c85c:	ldp	x23, x24, [sp, #112]
  43c860:	mov	w2, #0x5                   	// #5
  43c864:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c868:	mov	x0, #0x0                   	// #0
  43c86c:	add	x1, x1, #0x780
  43c870:	bl	401c70 <dcgettext@plt>
  43c874:	lsl	x1, x21, #3
  43c878:	sub	x1, x1, x21
  43c87c:	lsl	x1, x1, #4
  43c880:	ldr	x1, [x19, x1]
  43c884:	bl	44f9c0 <warn@@Base>
  43c888:	mov	w0, #0x0                   	// #0
  43c88c:	ldp	x29, x30, [sp, #64]
  43c890:	ldp	x19, x20, [sp, #80]
  43c894:	ldp	x21, x22, [sp, #96]
  43c898:	ldp	x25, x26, [sp, #128]
  43c89c:	ldp	x27, x28, [sp, #144]
  43c8a0:	add	sp, sp, #0x1b0
  43c8a4:	ret
  43c8a8:	mov	w1, w22
  43c8ac:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c8b0:	mov	x0, x3
  43c8b4:	ldr	x2, [x2, #920]
  43c8b8:	blr	x2
  43c8bc:	mov	x6, x0
  43c8c0:	b	43c0a8 <ferror@plt+0x3a368>
  43c8c4:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43c8c8:	add	x5, x2, #0x398
  43c8cc:	mov	x0, x3
  43c8d0:	add	x3, x19, #0x4
  43c8d4:	ldr	x2, [x2, #920]
  43c8d8:	mov	w1, #0x1                   	// #1
  43c8dc:	str	x3, [sp, #192]
  43c8e0:	stp	x5, x4, [sp, #232]
  43c8e4:	blr	x2
  43c8e8:	cmp	w0, #0x2
  43c8ec:	mov	x25, x0
  43c8f0:	ldr	x3, [sp, #192]
  43c8f4:	cset	w0, eq  // eq = none
  43c8f8:	str	w0, [sp, #188]
  43c8fc:	cmp	x26, x3
  43c900:	ldp	x5, x4, [sp, #232]
  43c904:	b.hi	43bf94 <ferror@plt+0x3a254>  // b.pmore
  43c908:	sub	x1, x26, x4
  43c90c:	sub	w0, w1, #0x1
  43c910:	cmp	w0, #0x7
  43c914:	b.ls	43bf98 <ferror@plt+0x3a258>  // b.plast
  43c918:	ldr	x0, [sp, #176]
  43c91c:	str	wzr, [sp, #192]
  43c920:	add	x19, x3, x0
  43c924:	cmp	x26, x19
  43c928:	b.hi	43c384 <ferror@plt+0x3a644>  // b.pmore
  43c92c:	str	xzr, [sp, #232]
  43c930:	b	43bfe0 <ferror@plt+0x3a2a0>
  43c934:	ldr	x20, [x28, #1408]
  43c938:	cbz	x20, 43c96c <ferror@plt+0x3ac2c>
  43c93c:	nop
  43c940:	mov	x24, x20
  43c944:	ldr	x20, [x20, #40]
  43c948:	ldr	x22, [x24, #24]
  43c94c:	cbz	x22, 43c960 <ferror@plt+0x3ac20>
  43c950:	mov	x0, x22
  43c954:	ldr	x22, [x22, #24]
  43c958:	bl	401bc0 <free@plt>
  43c95c:	cbnz	x22, 43c950 <ferror@plt+0x3ac10>
  43c960:	mov	x0, x24
  43c964:	bl	401bc0 <free@plt>
  43c968:	cbnz	x20, 43c940 <ferror@plt+0x3ac00>
  43c96c:	ldp	x1, x0, [sp, #232]
  43c970:	str	xzr, [x28, #1408]
  43c974:	str	xzr, [x28, #1416]
  43c978:	cmp	x0, x1
  43c97c:	b.ls	43d16c <ferror@plt+0x3b42c>  // b.plast
  43c980:	mov	x2, x0
  43c984:	ldr	x0, [sp, #288]
  43c988:	ldr	x1, [sp, #248]
  43c98c:	ldr	x0, [x0, #48]
  43c990:	add	x20, x1, x2
  43c994:	cmp	x20, x0
  43c998:	b.hi	43d2ac <ferror@plt+0x3b56c>  // b.pmore
  43c99c:	ldr	x0, [sp, #288]
  43c9a0:	ldr	x2, [sp, #232]
  43c9a4:	ldr	x1, [x0, #32]
  43c9a8:	ldr	x0, [sp, #248]
  43c9ac:	add	x0, x0, x2
  43c9b0:	add	x0, x1, x0
  43c9b4:	add	x1, x1, x20
  43c9b8:	bl	431a68 <ferror@plt+0x2fd28>
  43c9bc:	cmp	x19, x21
  43c9c0:	b.cs	43c1ec <ferror@plt+0x3a4ac>  // b.hs, b.nlast
  43c9c4:	adrp	x1, 488000 <warn@@Base+0x38640>
  43c9c8:	add	x1, x1, #0xc90
  43c9cc:	str	x1, [sp, #304]
  43c9d0:	mov	w1, #0xffffffff            	// #-1
  43c9d4:	str	w1, [sp, #296]
  43c9d8:	mov	w0, #0x68                  	// #104
  43c9dc:	ldr	w1, [sp, #216]
  43c9e0:	mov	x25, x19
  43c9e4:	str	x27, [sp, #240]
  43c9e8:	mov	w24, #0x0                   	// #0
  43c9ec:	ldr	x27, [sp, #208]
  43c9f0:	str	x28, [sp, #256]
  43c9f4:	umull	x0, w1, w0
  43c9f8:	mov	x28, x21
  43c9fc:	mov	x21, x23
  43ca00:	mov	w22, #0x3                   	// #3
  43ca04:	str	wzr, [sp, #332]
  43ca08:	str	x0, [sp, #336]
  43ca0c:	mov	w6, #0x1                   	// #1
  43ca10:	sub	x20, x25, x27
  43ca14:	sub	w7, w6, w25
  43ca18:	mov	x1, x25
  43ca1c:	mov	x23, #0x0                   	// #0
  43ca20:	mov	w2, #0x0                   	// #0
  43ca24:	nop
  43ca28:	ldrb	w0, [x1]
  43ca2c:	cmp	w2, #0x3f
  43ca30:	add	w3, w7, w1
  43ca34:	b.hi	43cb1c <ferror@plt+0x3addc>  // b.pmore
  43ca38:	and	x4, x0, #0x7f
  43ca3c:	lsl	x5, x4, x2
  43ca40:	orr	x23, x23, x5
  43ca44:	lsr	x5, x23, x2
  43ca48:	cmp	x4, x5
  43ca4c:	csel	w6, w6, w22, eq  // eq = none
  43ca50:	add	w2, w2, #0x7
  43ca54:	tbz	w0, #7, 43cb28 <ferror@plt+0x3ade8>
  43ca58:	add	x1, x1, #0x1
  43ca5c:	cmp	x28, x1
  43ca60:	b.hi	43ca28 <ferror@plt+0x3ace8>  // b.pmore
  43ca64:	add	x25, x25, w3, uxtw
  43ca68:	tbz	w6, #0, 43cb30 <ferror@plt+0x3adf0>
  43ca6c:	adrp	x1, 458000 <warn@@Base+0x8640>
  43ca70:	add	x1, x1, #0xe0
  43ca74:	mov	w2, #0x5                   	// #5
  43ca78:	mov	x0, #0x0                   	// #0
  43ca7c:	bl	401c70 <dcgettext@plt>
  43ca80:	bl	44f3e8 <error@@Base>
  43ca84:	cbnz	x23, 43cb50 <ferror@plt+0x3ae10>
  43ca88:	cmp	w24, #0x0
  43ca8c:	ccmp	x26, x28, #0x0, eq  // eq = none
  43ca90:	b.eq	43cd00 <ferror@plt+0x3afc0>  // b.none
  43ca94:	ldr	w0, [sp, #220]
  43ca98:	sub	w19, w24, #0x1
  43ca9c:	cbnz	w0, 43cb78 <ferror@plt+0x3ae38>
  43caa0:	ldr	x0, [sp, #224]
  43caa4:	ldr	x0, [x0]
  43caa8:	cmp	x0, x20
  43caac:	b.hi	43cb78 <ferror@plt+0x3ae38>  // b.pmore
  43cab0:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  43cab4:	ldr	w0, [x0, #400]
  43cab8:	cmp	w0, w24
  43cabc:	ccmn	w0, #0x1, #0x4, le
  43cac0:	b.ne	43cb78 <ferror@plt+0x3ae38>  // b.any
  43cac4:	mov	w2, #0x5                   	// #5
  43cac8:	adrp	x1, 488000 <warn@@Base+0x38640>
  43cacc:	mov	x0, #0x0                   	// #0
  43cad0:	add	x1, x1, #0xaf8
  43cad4:	bl	401c70 <dcgettext@plt>
  43cad8:	mov	w1, w24
  43cadc:	mov	x2, x20
  43cae0:	mov	w24, w19
  43cae4:	bl	401cc0 <printf@plt>
  43cae8:	tbnz	w19, #31, 43cb80 <ferror@plt+0x3ae40>
  43caec:	nop
  43caf0:	ldr	x0, [sp, #224]
  43caf4:	ldr	x0, [x0]
  43caf8:	cmp	x0, #0x0
  43cafc:	ldr	w0, [sp, #296]
  43cb00:	ccmp	w0, w24, #0x4, ne  // ne = any
  43cb04:	b.gt	43ccdc <ferror@plt+0x3af9c>
  43cb08:	cmp	x28, x25
  43cb0c:	b.hi	43ca0c <ferror@plt+0x3accc>  // b.pmore
  43cb10:	mov	x21, x28
  43cb14:	ldr	x28, [sp, #256]
  43cb18:	b	43c1ec <ferror@plt+0x3a4ac>
  43cb1c:	tst	x0, #0x7f
  43cb20:	csel	w6, w6, w22, eq  // eq = none
  43cb24:	tbnz	w0, #7, 43ca58 <ferror@plt+0x3ad18>
  43cb28:	and	w6, w6, #0xfffffffe
  43cb2c:	add	x25, x25, w3, uxtw
  43cb30:	tbz	w6, #1, 43ca84 <ferror@plt+0x3ad44>
  43cb34:	adrp	x1, 458000 <warn@@Base+0x8640>
  43cb38:	add	x1, x1, #0xf8
  43cb3c:	mov	w2, #0x5                   	// #5
  43cb40:	mov	x0, #0x0                   	// #0
  43cb44:	bl	401c70 <dcgettext@plt>
  43cb48:	bl	44f3e8 <error@@Base>
  43cb4c:	cbz	x23, 43ca88 <ferror@plt+0x3ad48>
  43cb50:	ldr	w0, [sp, #220]
  43cb54:	cbnz	w0, 43ce0c <ferror@plt+0x3b0cc>
  43cb58:	ldr	x0, [sp, #224]
  43cb5c:	ldr	x0, [x0]
  43cb60:	cbz	x0, 43cbf4 <ferror@plt+0x3aeb4>
  43cb64:	cmp	x0, x20
  43cb68:	b.ls	43cbe8 <ferror@plt+0x3aea8>  // b.plast
  43cb6c:	mov	w5, #0x0                   	// #0
  43cb70:	str	wzr, [sp, #232]
  43cb74:	b	43ce14 <ferror@plt+0x3b0d4>
  43cb78:	mov	w24, w19
  43cb7c:	tbz	w19, #31, 43caf0 <ferror@plt+0x3adb0>
  43cb80:	ldr	x0, [sp, #256]
  43cb84:	ldr	w0, [x0, #2756]
  43cb88:	cmp	w0, #0x2
  43cb8c:	b.hi	43caf0 <ferror@plt+0x3adb0>  // b.pmore
  43cb90:	mov	w2, #0x5                   	// #5
  43cb94:	adrp	x1, 488000 <warn@@Base+0x38640>
  43cb98:	mov	x0, #0x0                   	// #0
  43cb9c:	add	x1, x1, #0xb18
  43cba0:	bl	401c70 <dcgettext@plt>
  43cba4:	ldr	x1, [sp, #200]
  43cba8:	ldr	x2, [x1, #16]
  43cbac:	mov	x1, x20
  43cbb0:	bl	44f9c0 <warn@@Base>
  43cbb4:	ldr	x1, [sp, #256]
  43cbb8:	ldr	w0, [x1, #2756]
  43cbbc:	add	w0, w0, #0x1
  43cbc0:	str	w0, [x1, #2756]
  43cbc4:	cmp	w0, #0x3
  43cbc8:	b.ne	43caf0 <ferror@plt+0x3adb0>  // b.any
  43cbcc:	adrp	x1, 488000 <warn@@Base+0x38640>
  43cbd0:	add	x1, x1, #0xb60
  43cbd4:	mov	w2, #0x5                   	// #5
  43cbd8:	mov	x0, #0x0                   	// #0
  43cbdc:	bl	401c70 <dcgettext@plt>
  43cbe0:	bl	44f9c0 <warn@@Base>
  43cbe4:	b	43caf0 <ferror@plt+0x3adb0>
  43cbe8:	ldr	w0, [sp, #296]
  43cbec:	csel	w0, w0, w24, ne  // ne = any
  43cbf0:	str	w0, [sp, #296]
  43cbf4:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  43cbf8:	ldr	w0, [x0, #400]
  43cbfc:	cmp	w0, w24
  43cc00:	cset	w1, gt
  43cc04:	cmn	w0, #0x1
  43cc08:	csinc	w1, w1, wzr, ne  // ne = any
  43cc0c:	str	w1, [sp, #232]
  43cc10:	cbz	w1, 43d284 <ferror@plt+0x3b544>
  43cc14:	mov	w2, #0x5                   	// #5
  43cc18:	adrp	x1, 488000 <warn@@Base+0x38640>
  43cc1c:	mov	x0, #0x0                   	// #0
  43cc20:	add	x1, x1, #0xba0
  43cc24:	bl	401c70 <dcgettext@plt>
  43cc28:	mov	x3, x23
  43cc2c:	mov	x2, x20
  43cc30:	mov	w1, w24
  43cc34:	bl	401cc0 <printf@plt>
  43cc38:	mov	w5, #0x1                   	// #1
  43cc3c:	str	w24, [sp, #332]
  43cc40:	b	43ce14 <ferror@plt+0x3b0d4>
  43cc44:	mov	w1, #0x8                   	// #8
  43cc48:	ldr	x3, [x5]
  43cc4c:	mov	x4, #0x8                   	// #8
  43cc50:	mov	x0, x19
  43cc54:	mov	w22, w4
  43cc58:	mov	x19, x2
  43cc5c:	stp	x5, x4, [sp, #168]
  43cc60:	blr	x3
  43cc64:	add	x3, x19, #0x2
  43cc68:	mov	x24, x0
  43cc6c:	cmp	x3, x26
  43cc70:	mov	x20, #0xc                   	// #12
  43cc74:	ldr	x5, [sp, #168]
  43cc78:	b.cc	43ccd4 <ferror@plt+0x3af94>  // b.lo, b.ul, b.last
  43cc7c:	cmp	x19, x26
  43cc80:	b.cs	43c43c <ferror@plt+0x3a6fc>  // b.hs, b.nlast
  43cc84:	sub	x1, x26, x19
  43cc88:	str	wzr, [sp, #168]
  43cc8c:	sub	w0, w1, #0x1
  43cc90:	cmp	w0, #0x7
  43cc94:	b.hi	43bef8 <ferror@plt+0x3a1b8>  // b.pmore
  43cc98:	b	43bedc <ferror@plt+0x3a19c>
  43cc9c:	mov	x0, x19
  43cca0:	add	x2, sp, #0x168
  43cca4:	add	x1, sp, #0x160
  43cca8:	str	x3, [sp, #256]
  43ccac:	bl	44fe40 <warn@@Base+0x480>
  43ccb0:	ldr	x3, [sp, #256]
  43ccb4:	b	43c078 <ferror@plt+0x3a338>
  43ccb8:	mov	x0, #0x4                   	// #4
  43ccbc:	str	x0, [sp, #176]
  43ccc0:	add	x3, x19, #0x2
  43ccc4:	mov	x20, x0
  43ccc8:	mov	w22, w0
  43cccc:	cmp	x3, x26
  43ccd0:	b.cs	43cc7c <ferror@plt+0x3af3c>  // b.hs, b.nlast
  43ccd4:	mov	w1, #0x2                   	// #2
  43ccd8:	b	43bedc <ferror@plt+0x3a19c>
  43ccdc:	ldp	x23, x24, [sp, #112]
  43cce0:	mov	w0, #0x1                   	// #1
  43cce4:	ldp	x29, x30, [sp, #64]
  43cce8:	ldp	x19, x20, [sp, #80]
  43ccec:	ldp	x21, x22, [sp, #96]
  43ccf0:	ldp	x25, x26, [sp, #128]
  43ccf4:	ldp	x27, x28, [sp, #144]
  43ccf8:	add	sp, sp, #0x1b0
  43ccfc:	ret
  43cd00:	mov	x0, x25
  43cd04:	cmp	x28, x25
  43cd08:	b.hi	43cd1c <ferror@plt+0x3afdc>  // b.pmore
  43cd0c:	b	43cd24 <ferror@plt+0x3afe4>
  43cd10:	add	x0, x0, #0x1
  43cd14:	cmp	x28, x0
  43cd18:	b.eq	43cb10 <ferror@plt+0x3add0>  // b.none
  43cd1c:	ldrb	w1, [x0]
  43cd20:	cbz	w1, 43cd10 <ferror@plt+0x3afd0>
  43cd24:	cmp	x28, x0
  43cd28:	b.eq	43cb10 <ferror@plt+0x3add0>  // b.none
  43cd2c:	ldr	w0, [sp, #220]
  43cd30:	cbnz	w0, 43cd4c <ferror@plt+0x3b00c>
  43cd34:	ldr	x0, [sp, #224]
  43cd38:	ldr	x0, [x0]
  43cd3c:	cmp	x20, x0
  43cd40:	b.cc	43cd4c <ferror@plt+0x3b00c>  // b.lo, b.ul, b.last
  43cd44:	mov	w19, #0xffffffff            	// #-1
  43cd48:	b	43cab0 <ferror@plt+0x3ad70>
  43cd4c:	mov	w24, #0xffffffff            	// #-1
  43cd50:	b	43cb80 <ferror@plt+0x3ae40>
  43cd54:	mov	w4, #0x0                   	// #0
  43cd58:	b	43c028 <ferror@plt+0x3a2e8>
  43cd5c:	mov	w2, #0x5                   	// #5
  43cd60:	adrp	x1, 488000 <warn@@Base+0x38640>
  43cd64:	mov	x0, #0x0                   	// #0
  43cd68:	add	x1, x1, #0x9c0
  43cd6c:	bl	401c70 <dcgettext@plt>
  43cd70:	add	x19, x28, #0x180
  43cd74:	ldr	w1, [x28, #376]
  43cd78:	mov	x20, x0
  43cd7c:	adrp	x3, 458000 <warn@@Base+0x8640>
  43cd80:	add	x0, sp, #0x170
  43cd84:	add	w4, w1, #0x1
  43cd88:	add	x3, x3, #0xc88
  43cd8c:	and	w4, w4, #0xf
  43cd90:	sbfiz	x1, x1, #6, #32
  43cd94:	add	x19, x19, x1
  43cd98:	adrp	x2, 490000 <warn@@Base+0x40640>
  43cd9c:	adrp	x1, 454000 <warn@@Base+0x4640>
  43cda0:	add	x2, x2, #0xb30
  43cda4:	add	x1, x1, #0x870
  43cda8:	str	w4, [x28, #376]
  43cdac:	bl	401980 <sprintf@plt>
  43cdb0:	add	x2, sp, #0x170
  43cdb4:	mov	x3, x23
  43cdb8:	mov	x0, x19
  43cdbc:	mov	x1, #0x40                  	// #64
  43cdc0:	bl	4019e0 <snprintf@plt>
  43cdc4:	ldr	w2, [sp, #168]
  43cdc8:	mov	x1, x19
  43cdcc:	mov	x0, x20
  43cdd0:	bl	44f9c0 <warn@@Base>
  43cdd4:	b	43c1ec <ferror@plt+0x3a4ac>
  43cdd8:	mov	w25, #0x0                   	// #0
  43cddc:	str	wzr, [sp, #188]
  43cde0:	b	43c918 <ferror@plt+0x3abd8>
  43cde4:	add	x0, x23, #0xc
  43cde8:	cmp	x26, x0
  43cdec:	b.hi	43d1e0 <ferror@plt+0x3b4a0>  // b.pmore
  43cdf0:	cmp	x25, x26
  43cdf4:	b.cs	43bdbc <ferror@plt+0x3a07c>  // b.hs, b.nlast
  43cdf8:	sub	x1, x26, x25
  43cdfc:	sub	w0, w1, #0x1
  43ce00:	cmp	w0, #0x7
  43ce04:	b.hi	43bdbc <ferror@plt+0x3a07c>  // b.pmore
  43ce08:	b	43d1e4 <ferror@plt+0x3b4a4>
  43ce0c:	ldr	w5, [sp, #220]
  43ce10:	str	wzr, [sp, #232]
  43ce14:	ldr	x0, [sp, #256]
  43ce18:	ldr	x0, [x0, #1408]
  43ce1c:	str	x0, [sp, #280]
  43ce20:	cbz	x0, 43ce38 <ferror@plt+0x3b0f8>
  43ce24:	ldr	x1, [x0]
  43ce28:	cmp	x1, x23
  43ce2c:	b.eq	43ce74 <ferror@plt+0x3b134>  // b.none
  43ce30:	ldr	x0, [x0, #40]
  43ce34:	cbnz	x0, 43ce24 <ferror@plt+0x3b0e4>
  43ce38:	ldr	w0, [sp, #232]
  43ce3c:	mov	x24, x20
  43ce40:	mov	x25, x23
  43ce44:	cbnz	w0, 43d430 <ferror@plt+0x3b6f0>
  43ce48:	mov	w2, #0x5                   	// #5
  43ce4c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43ce50:	mov	x0, #0x0                   	// #0
  43ce54:	add	x1, x1, #0xbd8
  43ce58:	bl	401c70 <dcgettext@plt>
  43ce5c:	mov	x1, x24
  43ce60:	mov	x2, x25
  43ce64:	bl	44f9c0 <warn@@Base>
  43ce68:	mov	w0, #0x0                   	// #0
  43ce6c:	ldp	x23, x24, [sp, #112]
  43ce70:	b	43cce4 <ferror@plt+0x3afa4>
  43ce74:	str	x0, [sp, #280]
  43ce78:	ldr	x20, [x0, #8]
  43ce7c:	ldr	w0, [sp, #232]
  43ce80:	cbnz	w0, 43d1a8 <ferror@plt+0x3b468>
  43ce84:	cmp	x20, #0x11
  43ce88:	b.eq	43d18c <ferror@plt+0x3b44c>  // b.none
  43ce8c:	cmp	x20, #0x2e
  43ce90:	ldr	x0, [sp, #256]
  43ce94:	b.eq	43d0a0 <ferror@plt+0x3b360>  // b.none
  43ce98:	cmp	x20, #0x3
  43ce9c:	b.eq	43d0a0 <ferror@plt+0x3b360>  // b.none
  43cea0:	str	wzr, [x0, #1704]
  43cea4:	ldr	x20, [x0, #1424]
  43cea8:	cbz	x20, 43ced4 <ferror@plt+0x3b194>
  43ceac:	ldr	w0, [x0, #2752]
  43ceb0:	ldr	w1, [sp, #216]
  43ceb4:	cmp	w0, w1
  43ceb8:	b.ls	43d158 <ferror@plt+0x3b418>  // b.plast
  43cebc:	ldr	x0, [sp, #336]
  43cec0:	add	x20, x20, x0
  43cec4:	ldr	w1, [x20, #72]
  43cec8:	ldr	w0, [x20, #80]
  43cecc:	cmp	w1, w0
  43ced0:	b.ne	43d4fc <ferror@plt+0x3b7bc>  // b.any
  43ced4:	ldr	x0, [sp, #280]
  43ced8:	ldr	x19, [x0, #24]
  43cedc:	cbz	x19, 43d08c <ferror@plt+0x3b34c>
  43cee0:	ldrb	w23, [sp, #192]
  43cee4:	adrp	x0, 485000 <warn@@Base+0x35640>
  43cee8:	ldr	w1, [sp, #220]
  43ceec:	add	x0, x0, #0xd90
  43cef0:	eor	w5, w5, #0x1
  43cef4:	stp	x0, x28, [sp, #312]
  43cef8:	mov	x0, x23
  43cefc:	orr	w1, w5, w1
  43cf00:	mov	x23, x25
  43cf04:	mov	x25, x0
  43cf08:	str	w1, [sp, #248]
  43cf0c:	b	43cf84 <ferror@plt+0x3b244>
  43cf10:	ldr	w0, [sp, #248]
  43cf14:	ldp	x7, x6, [x19, #8]
  43cf18:	cbz	w0, 43d0a8 <ferror@plt+0x3b368>
  43cf1c:	ldr	x1, [sp, #176]
  43cf20:	str	x1, [sp]
  43cf24:	ldr	x5, [sp, #200]
  43cf28:	str	x5, [sp, #32]
  43cf2c:	ldr	w1, [sp, #168]
  43cf30:	mov	w3, #0x20                  	// #32
  43cf34:	ldr	x5, [sp, #240]
  43cf38:	mov	w0, #0x1                   	// #1
  43cf3c:	str	w1, [sp, #8]
  43cf40:	mov	x4, x23
  43cf44:	str	x20, [sp, #16]
  43cf48:	mov	x2, x6
  43cf4c:	str	w0, [sp, #24]
  43cf50:	mov	x1, x7
  43cf54:	str	x5, [sp, #40]
  43cf58:	mov	x6, x21
  43cf5c:	strb	w3, [sp, #48]
  43cf60:	mov	x0, x28
  43cf64:	str	w24, [sp, #56]
  43cf68:	mov	x3, x27
  43cf6c:	mov	x7, x25
  43cf70:	mov	x5, x26
  43cf74:	bl	4393c8 <ferror@plt+0x37688>
  43cf78:	mov	x23, x0
  43cf7c:	ldr	x19, [x19, #24]
  43cf80:	cbz	x19, 43d040 <ferror@plt+0x3b300>
  43cf84:	ldr	x28, [x19]
  43cf88:	cbz	x28, 43d040 <ferror@plt+0x3b300>
  43cf8c:	ldr	w0, [sp, #232]
  43cf90:	cbz	w0, 43cf10 <ferror@plt+0x3b1d0>
  43cf94:	sub	x1, x23, x27
  43cf98:	adrp	x0, 488000 <warn@@Base+0x38640>
  43cf9c:	add	x0, x0, #0xc80
  43cfa0:	bl	401cc0 <printf@plt>
  43cfa4:	ldr	w0, [sp, #248]
  43cfa8:	ldp	x28, x7, [x19]
  43cfac:	ldr	x6, [x19, #16]
  43cfb0:	cbnz	w0, 43cf1c <ferror@plt+0x3b1dc>
  43cfb4:	cbnz	x28, 43d0a8 <ferror@plt+0x3b368>
  43cfb8:	adrp	x1, 485000 <warn@@Base+0x35640>
  43cfbc:	add	x1, x1, #0xd80
  43cfc0:	ldr	x0, [sp, #304]
  43cfc4:	stp	x6, x7, [sp, #264]
  43cfc8:	bl	401cc0 <printf@plt>
  43cfcc:	str	x20, [sp, #16]
  43cfd0:	ldp	x6, x7, [sp, #264]
  43cfd4:	mov	x4, x23
  43cfd8:	ldr	x8, [sp, #200]
  43cfdc:	str	x8, [sp, #32]
  43cfe0:	ldr	x0, [sp, #176]
  43cfe4:	str	x0, [sp]
  43cfe8:	ldr	x8, [sp, #240]
  43cfec:	mov	x2, x6
  43cff0:	ldr	w0, [sp, #168]
  43cff4:	mov	x1, x7
  43cff8:	mov	w10, #0x20                  	// #32
  43cffc:	mov	x5, x26
  43d000:	mov	x3, x27
  43d004:	mov	x7, x25
  43d008:	mov	x6, x21
  43d00c:	str	w0, [sp, #8]
  43d010:	str	wzr, [sp, #24]
  43d014:	mov	x0, x28
  43d018:	str	x8, [sp, #40]
  43d01c:	strb	w10, [sp, #48]
  43d020:	str	w24, [sp, #56]
  43d024:	bl	4393c8 <ferror@plt+0x37688>
  43d028:	mov	x23, x0
  43d02c:	mov	w0, #0xa                   	// #10
  43d030:	bl	401cf0 <putchar@plt>
  43d034:	ldr	x19, [x19, #24]
  43d038:	cbnz	x19, 43cf84 <ferror@plt+0x3b244>
  43d03c:	nop
  43d040:	mov	x25, x23
  43d044:	ldr	x28, [sp, #320]
  43d048:	cbz	x20, 43d08c <ferror@plt+0x3b34c>
  43d04c:	ldr	w2, [x20, #72]
  43d050:	ldr	w1, [x20, #80]
  43d054:	sub	w0, w2, w1
  43d058:	cmp	w0, #0x1
  43d05c:	b.eq	43d2d4 <ferror@plt+0x3b594>  // b.none
  43d060:	cmn	w0, #0x1
  43d064:	b.ne	43d118 <ferror@plt+0x3b3d8>  // b.any
  43d068:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d06c:	add	x1, x1, #0xce0
  43d070:	mov	w2, #0x5                   	// #5
  43d074:	mov	x0, #0x0                   	// #0
  43d078:	bl	401c70 <dcgettext@plt>
  43d07c:	bl	44f9c0 <warn@@Base>
  43d080:	ldr	w0, [x20, #80]
  43d084:	sub	w0, w0, #0x1
  43d088:	str	w0, [x20, #80]
  43d08c:	ldr	x0, [sp, #280]
  43d090:	ldr	w0, [x0, #16]
  43d094:	cmp	w0, #0x0
  43d098:	cinc	w24, w24, ne  // ne = any
  43d09c:	b	43cb08 <ferror@plt+0x3adc8>
  43d0a0:	str	wzr, [x0, #1700]
  43d0a4:	b	43cea0 <ferror@plt+0x3b160>
  43d0a8:	mov	x0, #0x2001                	// #8193
  43d0ac:	cmp	x28, x0
  43d0b0:	ldr	x1, [sp, #312]
  43d0b4:	b.eq	43cfc0 <ferror@plt+0x3b280>  // b.none
  43d0b8:	mov	w0, w28
  43d0bc:	stp	x6, x7, [sp, #264]
  43d0c0:	bl	451ee0 <warn@@Base+0x2520>
  43d0c4:	mov	x1, x0
  43d0c8:	ldp	x6, x7, [sp, #264]
  43d0cc:	cbnz	x0, 43cfc0 <ferror@plt+0x3b280>
  43d0d0:	ldr	x3, [sp, #256]
  43d0d4:	mov	w2, #0x5                   	// #5
  43d0d8:	adrp	x1, 485000 <warn@@Base+0x35640>
  43d0dc:	add	x1, x1, #0xdb8
  43d0e0:	add	x5, x3, #0x40
  43d0e4:	stp	x5, x6, [sp, #264]
  43d0e8:	str	x7, [sp, #344]
  43d0ec:	bl	401c70 <dcgettext@plt>
  43d0f0:	mov	x2, x0
  43d0f4:	ldr	x5, [sp, #264]
  43d0f8:	mov	x1, #0x64                  	// #100
  43d0fc:	mov	x3, x28
  43d100:	mov	x0, x5
  43d104:	bl	4019e0 <snprintf@plt>
  43d108:	ldp	x5, x6, [sp, #264]
  43d10c:	ldr	x7, [sp, #344]
  43d110:	mov	x1, x5
  43d114:	b	43cfc0 <ferror@plt+0x3b280>
  43d118:	cbz	w0, 43d08c <ferror@plt+0x3b34c>
  43d11c:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43d120:	add	x3, x3, #0x960
  43d124:	adrp	x1, 487000 <warn@@Base+0x37640>
  43d128:	adrp	x0, 458000 <warn@@Base+0x8640>
  43d12c:	add	x3, x3, #0xac8
  43d130:	add	x1, x1, #0xcb8
  43d134:	add	x0, x0, #0xa10
  43d138:	mov	w2, #0xddf                 	// #3551
  43d13c:	bl	401cd0 <__assert_fail@plt>
  43d140:	mov	x0, #0x8                   	// #8
  43d144:	mov	x19, x2
  43d148:	mov	w22, w0
  43d14c:	mov	x20, #0xc                   	// #12
  43d150:	str	x0, [sp, #176]
  43d154:	b	43bec0 <ferror@plt+0x3a180>
  43d158:	ldr	x0, [sp, #280]
  43d15c:	mov	x20, #0x0                   	// #0
  43d160:	ldr	x19, [x0, #24]
  43d164:	cbnz	x19, 43cee0 <ferror@plt+0x3b1a0>
  43d168:	b	43d08c <ferror@plt+0x3b34c>
  43d16c:	mov	w2, #0x5                   	// #5
  43d170:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d174:	mov	x0, #0x0                   	// #0
  43d178:	add	x1, x1, #0xa48
  43d17c:	bl	401c70 <dcgettext@plt>
  43d180:	ldp	x1, x2, [sp, #232]
  43d184:	bl	44f9c0 <warn@@Base>
  43d188:	b	43c9bc <ferror@plt+0x3ac7c>
  43d18c:	ldr	x1, [sp, #256]
  43d190:	mov	w0, #0x1                   	// #1
  43d194:	str	w0, [x1, #1704]
  43d198:	ldr	w0, [sp, #220]
  43d19c:	str	w0, [x1, #1708]
  43d1a0:	mov	x0, x1
  43d1a4:	b	43cea4 <ferror@plt+0x3b164>
  43d1a8:	mov	w0, w20
  43d1ac:	str	w5, [sp, #248]
  43d1b0:	bl	4516f0 <warn@@Base+0x1d30>
  43d1b4:	mov	x1, x0
  43d1b8:	ldr	w5, [sp, #248]
  43d1bc:	cbz	x0, 43d3e0 <ferror@plt+0x3b6a0>
  43d1c0:	adrp	x0, 488000 <warn@@Base+0x38640>
  43d1c4:	add	x0, x0, #0xc28
  43d1c8:	str	w5, [sp, #248]
  43d1cc:	bl	401cc0 <printf@plt>
  43d1d0:	ldr	x0, [sp, #280]
  43d1d4:	ldr	w5, [sp, #248]
  43d1d8:	ldr	x20, [x0, #8]
  43d1dc:	b	43ce84 <ferror@plt+0x3b144>
  43d1e0:	mov	w1, #0x8                   	// #8
  43d1e4:	ldr	x3, [x27, #920]
  43d1e8:	mov	x0, x25
  43d1ec:	blr	x3
  43d1f0:	add	x1, x0, #0xc
  43d1f4:	b	43c7c8 <ferror@plt+0x3aa88>
  43d1f8:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d1fc:	mov	w2, #0x5                   	// #5
  43d200:	add	x1, x1, #0x870
  43d204:	mov	x0, #0x0                   	// #0
  43d208:	stp	x6, x5, [sp, #256]
  43d20c:	bl	401c70 <dcgettext@plt>
  43d210:	mov	x22, x0
  43d214:	ldp	x3, x4, [sp, #352]
  43d218:	ldp	x6, x5, [sp, #256]
  43d21c:	cbnz	x3, 43d388 <ferror@plt+0x3b648>
  43d220:	mov	x3, x4
  43d224:	add	x0, sp, #0x170
  43d228:	adrp	x2, 45d000 <warn@@Base+0xd640>
  43d22c:	mov	x1, #0x40                  	// #64
  43d230:	add	x2, x2, #0x4d0
  43d234:	bl	4019e0 <snprintf@plt>
  43d238:	ldp	x6, x5, [sp, #256]
  43d23c:	add	x1, sp, #0x170
  43d240:	mov	x0, x22
  43d244:	stp	x6, x5, [sp, #256]
  43d248:	bl	401cc0 <printf@plt>
  43d24c:	mov	w2, #0x5                   	// #5
  43d250:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d254:	mov	x0, #0x0                   	// #0
  43d258:	add	x1, x1, #0x888
  43d25c:	bl	401c70 <dcgettext@plt>
  43d260:	mov	x22, x0
  43d264:	ldr	x6, [sp, #256]
  43d268:	mov	x0, x6
  43d26c:	bl	4319f0 <ferror@plt+0x2fcb0>
  43d270:	mov	x1, x0
  43d274:	mov	x0, x22
  43d278:	bl	401cc0 <printf@plt>
  43d27c:	ldr	x5, [sp, #264]
  43d280:	b	43c660 <ferror@plt+0x3a920>
  43d284:	ldr	w1, [sp, #332]
  43d288:	cmp	w0, w1
  43d28c:	b.gt	43d448 <ferror@plt+0x3b708>
  43d290:	mov	w5, #0x0                   	// #0
  43d294:	str	w24, [sp, #332]
  43d298:	b	43ce14 <ferror@plt+0x3b0d4>
  43d29c:	mov	w0, #0xa                   	// #10
  43d2a0:	bl	401cf0 <putchar@plt>
  43d2a4:	mov	w0, #0x1                   	// #1
  43d2a8:	b	43cce4 <ferror@plt+0x3afa4>
  43d2ac:	mov	w2, #0x5                   	// #5
  43d2b0:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d2b4:	mov	x0, #0x0                   	// #0
  43d2b8:	add	x1, x1, #0xaa0
  43d2bc:	bl	401c70 <dcgettext@plt>
  43d2c0:	ldr	x1, [sp, #288]
  43d2c4:	ldr	x2, [x1, #48]
  43d2c8:	mov	x1, x20
  43d2cc:	bl	44f9c0 <warn@@Base>
  43d2d0:	b	43c9bc <ferror@plt+0x3ac7c>
  43d2d4:	ldr	x3, [x20, #56]
  43d2d8:	mov	x5, #0xffffffffffffffff    	// #-1
  43d2dc:	add	w0, w1, #0x1
  43d2e0:	cmp	w0, w2
  43d2e4:	str	x5, [x3, w1, uxtw #3]
  43d2e8:	str	w0, [x20, #80]
  43d2ec:	b.eq	43d08c <ferror@plt+0x3b34c>  // b.none
  43d2f0:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43d2f4:	add	x3, x3, #0x960
  43d2f8:	adrp	x1, 487000 <warn@@Base+0x37640>
  43d2fc:	adrp	x0, 488000 <warn@@Base+0x38640>
  43d300:	add	x3, x3, #0xac8
  43d304:	add	x1, x1, #0xcb8
  43d308:	add	x0, x0, #0xca0
  43d30c:	mov	w2, #0xdd2                 	// #3538
  43d310:	bl	401cd0 <__assert_fail@plt>
  43d314:	ldr	x0, [sp, #200]
  43d318:	add	x1, x0, #0x18
  43d31c:	add	x0, x0, #0x10
  43d320:	bl	4311c0 <ferror@plt+0x2f480>
  43d324:	b	43c2fc <ferror@plt+0x3a5bc>
  43d328:	mov	w2, #0x5                   	// #5
  43d32c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d330:	mov	x0, #0x0                   	// #0
  43d334:	add	x1, x1, #0x980
  43d338:	bl	401c70 <dcgettext@plt>
  43d33c:	mov	x19, x0
  43d340:	ldr	x1, [sp, #200]
  43d344:	mov	x0, x24
  43d348:	ldr	x20, [x1, #16]
  43d34c:	ldr	w1, [sp, #216]
  43d350:	str	w1, [sp, #328]
  43d354:	bl	4319f0 <ferror@plt+0x2fcb0>
  43d358:	mov	x3, x0
  43d35c:	mov	x2, x23
  43d360:	mov	x1, x20
  43d364:	mov	x0, x19
  43d368:	bl	44f9c0 <warn@@Base>
  43d36c:	b	43c200 <ferror@plt+0x3a4c0>
  43d370:	ldr	w0, [x28, #1696]
  43d374:	ldr	w1, [sp, #188]
  43d378:	orr	w0, w1, w0
  43d37c:	cbz	w0, 43c23c <ferror@plt+0x3a4fc>
  43d380:	mov	w0, #0x1                   	// #1
  43d384:	b	43c25c <ferror@plt+0x3a51c>
  43d388:	mov	x1, #0x40                  	// #64
  43d38c:	add	x0, sp, #0x170
  43d390:	adrp	x2, 45d000 <warn@@Base+0xd640>
  43d394:	add	x2, x2, #0x4d0
  43d398:	stp	x4, x6, [sp, #256]
  43d39c:	str	x5, [sp, #272]
  43d3a0:	bl	4019e0 <snprintf@plt>
  43d3a4:	ldr	x4, [sp, #256]
  43d3a8:	mov	w1, #0x40                  	// #64
  43d3ac:	adrp	x2, 486000 <warn@@Base+0x36640>
  43d3b0:	sub	w1, w1, w0
  43d3b4:	mov	x3, x4
  43d3b8:	add	x4, sp, #0x170
  43d3bc:	add	x2, x2, #0x898
  43d3c0:	add	x0, x4, w0, sxtw
  43d3c4:	bl	4019e0 <snprintf@plt>
  43d3c8:	ldp	x6, x5, [sp, #264]
  43d3cc:	b	43d23c <ferror@plt+0x3b4fc>
  43d3d0:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d3d4:	mov	x24, x0
  43d3d8:	add	x1, x1, #0x718
  43d3dc:	b	43bdc8 <ferror@plt+0x3a088>
  43d3e0:	str	w5, [sp, #248]
  43d3e4:	mov	x1, #0xffffffffffffbf80    	// #-16512
  43d3e8:	add	x2, x20, x1
  43d3ec:	mov	x1, #0xbf7f                	// #49023
  43d3f0:	cmp	x2, x1
  43d3f4:	b.hi	43d4a0 <ferror@plt+0x3b760>  // b.pmore
  43d3f8:	adrp	x1, 486000 <warn@@Base+0x36640>
  43d3fc:	add	x1, x1, #0x3d0
  43d400:	mov	w2, #0x5                   	// #5
  43d404:	ldr	x3, [sp, #256]
  43d408:	add	x23, x3, #0x5a0
  43d40c:	bl	401c70 <dcgettext@plt>
  43d410:	mov	x2, x0
  43d414:	mov	x1, #0x64                  	// #100
  43d418:	mov	x3, x20
  43d41c:	mov	x0, x23
  43d420:	bl	4019e0 <snprintf@plt>
  43d424:	ldr	w5, [sp, #248]
  43d428:	mov	x1, x23
  43d42c:	b	43d1c0 <ferror@plt+0x3b480>
  43d430:	mov	w0, #0xa                   	// #10
  43d434:	bl	401cf0 <putchar@plt>
  43d438:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  43d43c:	ldr	x0, [x0, #1160]
  43d440:	bl	401c30 <fflush@plt>
  43d444:	b	43ce48 <ferror@plt+0x3b108>
  43d448:	mov	w2, #0x5                   	// #5
  43d44c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d450:	mov	x0, #0x0                   	// #0
  43d454:	add	x1, x1, #0xbc0
  43d458:	bl	401c70 <dcgettext@plt>
  43d45c:	mov	x2, x20
  43d460:	mov	w1, w24
  43d464:	bl	401cc0 <printf@plt>
  43d468:	str	w24, [sp, #332]
  43d46c:	mov	w5, #0x0                   	// #0
  43d470:	b	43ce14 <ferror@plt+0x3b0d4>
  43d474:	mov	w2, #0x5                   	// #5
  43d478:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d47c:	mov	x0, #0x0                   	// #0
  43d480:	add	x1, x1, #0x6f8
  43d484:	bl	401c70 <dcgettext@plt>
  43d488:	ldr	x1, [sp, #200]
  43d48c:	ldr	x1, [x1, #16]
  43d490:	bl	44f3e8 <error@@Base>
  43d494:	mov	w0, #0x0                   	// #0
  43d498:	ldp	x23, x24, [sp, #112]
  43d49c:	b	43cce4 <ferror@plt+0x3afa4>
  43d4a0:	adrp	x1, 486000 <warn@@Base+0x36640>
  43d4a4:	mov	w2, #0x5                   	// #5
  43d4a8:	add	x1, x1, #0x3e8
  43d4ac:	b	43d404 <ferror@plt+0x3b6c4>
  43d4b0:	ldp	x23, x24, [sp, #112]
  43d4b4:	b	43c27c <ferror@plt+0x3a53c>
  43d4b8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43d4bc:	add	x5, x2, #0x398
  43d4c0:	mov	x0, x3
  43d4c4:	add	x3, x19, #0x4
  43d4c8:	ldr	x2, [x2, #920]
  43d4cc:	str	x3, [sp, #192]
  43d4d0:	stp	x5, x4, [sp, #232]
  43d4d4:	blr	x2
  43d4d8:	cmp	w0, #0x2
  43d4dc:	ldr	x3, [sp, #192]
  43d4e0:	mov	x25, x0
  43d4e4:	cset	w0, eq  // eq = none
  43d4e8:	str	w0, [sp, #188]
  43d4ec:	cmp	x26, x3
  43d4f0:	ldp	x5, x4, [sp, #232]
  43d4f4:	b.ls	43c918 <ferror@plt+0x3abd8>  // b.plast
  43d4f8:	b	43bf94 <ferror@plt+0x3a254>
  43d4fc:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  43d500:	add	x3, x3, #0x960
  43d504:	adrp	x1, 487000 <warn@@Base+0x37640>
  43d508:	adrp	x0, 488000 <warn@@Base+0x38640>
  43d50c:	add	x3, x3, #0xac8
  43d510:	add	x1, x1, #0xcb8
  43d514:	add	x0, x0, #0xc30
  43d518:	mov	w2, #0xdad                 	// #3501
  43d51c:	bl	401cd0 <__assert_fail@plt>
  43d520:	mov	x24, x0
  43d524:	b	43bdc0 <ferror@plt+0x3a080>
  43d528:	ldr	w2, [x0, #56]
  43d52c:	mov	w4, #0x1                   	// #1
  43d530:	mov	w3, #0x0                   	// #0
  43d534:	b	43bd00 <ferror@plt+0x39fc0>
  43d538:	ldr	w2, [x0, #56]
  43d53c:	mov	w4, #0x0                   	// #0
  43d540:	mov	w3, #0x0                   	// #0
  43d544:	b	43bd00 <ferror@plt+0x39fc0>
  43d548:	stp	x29, x30, [sp, #-48]!
  43d54c:	mov	x29, sp
  43d550:	stp	x19, x20, [sp, #16]
  43d554:	adrp	x19, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43d558:	add	x19, x19, #0x760
  43d55c:	stp	x21, x22, [sp, #32]
  43d560:	ldr	w21, [x19, #1696]
  43d564:	cmn	w21, #0x1
  43d568:	b.eq	43d5d8 <ferror@plt+0x3b898>  // b.none
  43d56c:	cbz	w21, 43d584 <ferror@plt+0x3b844>
  43d570:	mov	w0, w21
  43d574:	ldp	x19, x20, [sp, #16]
  43d578:	ldp	x21, x22, [sp, #32]
  43d57c:	ldp	x29, x30, [sp], #48
  43d580:	ret
  43d584:	adrp	x22, 4ab000 <warn@@Base+0x5b640>
  43d588:	add	x22, x22, #0x190
  43d58c:	mov	x20, x0
  43d590:	ldr	w0, [x22, #4]
  43d594:	cmn	w0, #0x1
  43d598:	b.eq	43d650 <ferror@plt+0x3b910>  // b.none
  43d59c:	mov	x1, x20
  43d5a0:	mov	w0, #0x3                   	// #3
  43d5a4:	bl	4307b0 <ferror@plt+0x2ea70>
  43d5a8:	cbnz	w0, 43d5f0 <ferror@plt+0x3b8b0>
  43d5ac:	mov	x1, x20
  43d5b0:	mov	w0, #0x1b                  	// #27
  43d5b4:	bl	4307b0 <ferror@plt+0x2ea70>
  43d5b8:	cbnz	w0, 43d628 <ferror@plt+0x3b8e8>
  43d5bc:	mov	w0, #0xffffffff            	// #-1
  43d5c0:	str	w0, [x19, #1696]
  43d5c4:	mov	w0, w21
  43d5c8:	ldp	x19, x20, [sp, #16]
  43d5cc:	ldp	x21, x22, [sp, #32]
  43d5d0:	ldp	x29, x30, [sp], #48
  43d5d4:	ret
  43d5d8:	mov	w21, #0x0                   	// #0
  43d5dc:	mov	w0, w21
  43d5e0:	ldp	x19, x20, [sp, #16]
  43d5e4:	ldp	x21, x22, [sp, #32]
  43d5e8:	ldp	x29, x30, [sp], #48
  43d5ec:	ret
  43d5f0:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  43d5f4:	mov	x1, x20
  43d5f8:	add	x0, x0, #0x2e8
  43d5fc:	mov	w4, #0x0                   	// #0
  43d600:	mov	w3, #0x1                   	// #1
  43d604:	mov	w2, #0x0                   	// #0
  43d608:	bl	43bd00 <ferror@plt+0x39fc0>
  43d60c:	cbz	w0, 43d5ac <ferror@plt+0x3b86c>
  43d610:	ldr	w21, [x19, #1696]
  43d614:	mov	w0, w21
  43d618:	ldp	x19, x20, [sp, #16]
  43d61c:	ldp	x21, x22, [sp, #32]
  43d620:	ldp	x29, x30, [sp], #48
  43d624:	ret
  43d628:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  43d62c:	mov	x1, x20
  43d630:	add	x0, x0, #0xd68
  43d634:	mov	w4, #0x0                   	// #0
  43d638:	mov	w3, #0x1                   	// #1
  43d63c:	mov	w2, #0x1c                  	// #28
  43d640:	bl	43bd00 <ferror@plt+0x39fc0>
  43d644:	cbz	w0, 43d5bc <ferror@plt+0x3b87c>
  43d648:	ldr	w21, [x19, #1696]
  43d64c:	b	43d614 <ferror@plt+0x3b8d4>
  43d650:	mov	w2, #0x1                   	// #1
  43d654:	mov	x1, x20
  43d658:	mov	w0, #0x26                  	// #38
  43d65c:	str	w2, [x22, #4]
  43d660:	bl	4307b0 <ferror@plt+0x2ea70>
  43d664:	cbnz	w0, 43d694 <ferror@plt+0x3b954>
  43d668:	mov	x1, x20
  43d66c:	mov	w0, #0x27                  	// #39
  43d670:	bl	4307b0 <ferror@plt+0x2ea70>
  43d674:	cbz	w0, 43d59c <ferror@plt+0x3b85c>
  43d678:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  43d67c:	mov	w1, #0x0                   	// #0
  43d680:	add	x0, x0, #0x2a8
  43d684:	bl	434e78 <ferror@plt+0x33138>
  43d688:	cbnz	w0, 43d59c <ferror@plt+0x3b85c>
  43d68c:	str	wzr, [x22, #4]
  43d690:	b	43d59c <ferror@plt+0x3b85c>
  43d694:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  43d698:	mov	w1, #0x0                   	// #0
  43d69c:	add	x0, x0, #0x238
  43d6a0:	bl	434e78 <ferror@plt+0x33138>
  43d6a4:	cbnz	w0, 43d668 <ferror@plt+0x3b928>
  43d6a8:	str	wzr, [x22, #4]
  43d6ac:	b	43d668 <ferror@plt+0x3b928>
  43d6b0:	stp	x29, x30, [sp, #-224]!
  43d6b4:	mov	x2, x0
  43d6b8:	mov	x29, sp
  43d6bc:	str	x0, [sp, #136]
  43d6c0:	mov	x0, x1
  43d6c4:	ldr	x1, [x2, #48]
  43d6c8:	cbz	x1, 43db30 <ferror@plt+0x3bdf0>
  43d6cc:	bl	43d548 <ferror@plt+0x3b808>
  43d6d0:	cbz	w0, 43d710 <ferror@plt+0x3b9d0>
  43d6d4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43d6d8:	stp	x19, x20, [sp, #16]
  43d6dc:	ldr	w0, [x0, #852]
  43d6e0:	cbz	w0, 43d73c <ferror@plt+0x3b9fc>
  43d6e4:	ldr	x19, [sp, #136]
  43d6e8:	ldr	x0, [x19, #24]
  43d6ec:	cbz	x0, 43d73c <ferror@plt+0x3b9fc>
  43d6f0:	mov	w2, #0x5                   	// #5
  43d6f4:	adrp	x1, 485000 <warn@@Base+0x35640>
  43d6f8:	mov	x0, #0x0                   	// #0
  43d6fc:	add	x1, x1, #0xfc0
  43d700:	bl	401c70 <dcgettext@plt>
  43d704:	ldp	x1, x2, [x19, #16]
  43d708:	bl	401cc0 <printf@plt>
  43d70c:	b	43d75c <ferror@plt+0x3ba1c>
  43d710:	mov	w2, #0x5                   	// #5
  43d714:	adrp	x1, 488000 <warn@@Base+0x38640>
  43d718:	mov	x0, #0x0                   	// #0
  43d71c:	add	x1, x1, #0xd08
  43d720:	bl	401c70 <dcgettext@plt>
  43d724:	ldr	x1, [sp, #136]
  43d728:	ldr	x1, [x1, #16]
  43d72c:	bl	44f9c0 <warn@@Base>
  43d730:	mov	w0, #0x0                   	// #0
  43d734:	ldp	x29, x30, [sp], #224
  43d738:	ret
  43d73c:	adrp	x1, 485000 <warn@@Base+0x35640>
  43d740:	mov	w2, #0x5                   	// #5
  43d744:	add	x1, x1, #0xff0
  43d748:	mov	x0, #0x0                   	// #0
  43d74c:	bl	401c70 <dcgettext@plt>
  43d750:	ldr	x1, [sp, #136]
  43d754:	ldr	x1, [x1, #16]
  43d758:	bl	401cc0 <printf@plt>
  43d75c:	adrp	x20, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43d760:	add	x20, x20, #0x760
  43d764:	mov	x1, #0x8                   	// #8
  43d768:	ldr	w0, [x20, #1696]
  43d76c:	add	w0, w0, #0x1
  43d770:	bl	4539d8 <warn@@Base+0x4018>
  43d774:	ldr	w2, [x20, #1696]
  43d778:	str	x0, [sp, #144]
  43d77c:	cbz	w2, 43db5c <ferror@plt+0x3be1c>
  43d780:	stp	x21, x22, [sp, #32]
  43d784:	mov	w22, #0x0                   	// #0
  43d788:	mov	w21, #0x0                   	// #0
  43d78c:	stp	x23, x24, [sp, #48]
  43d790:	mov	x23, #0x0                   	// #0
  43d794:	stp	x25, x26, [sp, #64]
  43d798:	mov	w26, #0x68                  	// #104
  43d79c:	mov	x25, #0xffffffff            	// #4294967295
  43d7a0:	stp	x27, x28, [sp, #80]
  43d7a4:	adrp	x27, 488000 <warn@@Base+0x38640>
  43d7a8:	add	x27, x27, #0xd60
  43d7ac:	b	43d7d0 <ferror@plt+0x3ba90>
  43d7b0:	ldr	x0, [sp, #144]
  43d7b4:	add	w23, w22, #0x1
  43d7b8:	mov	x22, x23
  43d7bc:	add	x24, x0, w23, uxtw #3
  43d7c0:	str	x19, [x0, x1]
  43d7c4:	add	w21, w21, #0x1
  43d7c8:	cmp	w21, w2
  43d7cc:	b.cs	43d82c <ferror@plt+0x3baec>  // b.hs, b.nlast
  43d7d0:	ldr	x19, [x20, #1424]
  43d7d4:	lsl	x1, x23, #3
  43d7d8:	ldr	x0, [sp, #144]
  43d7dc:	umaddl	x19, w21, w26, x19
  43d7e0:	add	x24, x0, x1
  43d7e4:	ldr	x0, [x19, #32]
  43d7e8:	cmp	x0, x25
  43d7ec:	b.eq	43d7c4 <ferror@plt+0x3ba84>  // b.none
  43d7f0:	ldr	x3, [sp, #136]
  43d7f4:	ldr	x3, [x3, #48]
  43d7f8:	cmp	x0, x3
  43d7fc:	b.cc	43d7b0 <ferror@plt+0x3ba70>  // b.lo, b.ul, b.last
  43d800:	mov	x1, x27
  43d804:	mov	w2, #0x5                   	// #5
  43d808:	mov	x0, #0x0                   	// #0
  43d80c:	bl	401c70 <dcgettext@plt>
  43d810:	ldr	x1, [x19, #32]
  43d814:	mov	w2, w21
  43d818:	add	w21, w21, #0x1
  43d81c:	bl	44f9c0 <warn@@Base>
  43d820:	ldr	w2, [x20, #1696]
  43d824:	cmp	w21, w2
  43d828:	b.cc	43d7d0 <ferror@plt+0x3ba90>  // b.lo, b.ul, b.last
  43d82c:	mov	x0, #0x68                  	// #104
  43d830:	bl	4539a0 <warn@@Base+0x3fe0>
  43d834:	mov	x4, x0
  43d838:	str	x4, [x24]
  43d83c:	ldp	x0, x19, [sp, #136]
  43d840:	adrp	x3, 42f000 <ferror@plt+0x2d2c0>
  43d844:	mov	x1, x23
  43d848:	add	x3, x3, #0x608
  43d84c:	mov	x2, #0x8                   	// #8
  43d850:	ldr	x5, [x0, #48]
  43d854:	str	x5, [x4, #32]
  43d858:	mov	x0, x19
  43d85c:	bl	4019b0 <qsort@plt>
  43d860:	cbz	w22, 43da48 <ferror@plt+0x3bd08>
  43d864:	sub	w22, w22, #0x1
  43d868:	add	x0, x19, #0x8
  43d86c:	adrp	x2, 488000 <warn@@Base+0x38640>
  43d870:	adrp	x1, 458000 <warn@@Base+0x8640>
  43d874:	add	x0, x0, w22, uxtw #3
  43d878:	str	x0, [sp, #152]
  43d87c:	add	x0, x2, #0xd98
  43d880:	str	x0, [sp, #160]
  43d884:	add	x0, x1, #0xc88
  43d888:	adrp	x26, 490000 <warn@@Base+0x40640>
  43d88c:	adrp	x23, 488000 <warn@@Base+0x38640>
  43d890:	adrp	x22, 487000 <warn@@Base+0x37640>
  43d894:	add	x26, x26, #0xb30
  43d898:	add	x23, x23, #0xdd0
  43d89c:	add	x22, x22, #0x6f8
  43d8a0:	str	x0, [sp, #184]
  43d8a4:	adrp	x0, 454000 <warn@@Base+0x4640>
  43d8a8:	add	x0, x0, #0x870
  43d8ac:	str	x19, [sp, #112]
  43d8b0:	str	x0, [sp, #176]
  43d8b4:	adrp	x0, 488000 <warn@@Base+0x38640>
  43d8b8:	add	x0, x0, #0xdc0
  43d8bc:	str	x0, [sp, #168]
  43d8c0:	ldr	x28, [sp, #112]
  43d8c4:	mov	w2, #0x5                   	// #5
  43d8c8:	ldr	x1, [sp, #160]
  43d8cc:	mov	x0, #0x0                   	// #0
  43d8d0:	ldr	x3, [x28]
  43d8d4:	add	x24, x20, #0x180
  43d8d8:	ldr	w19, [x3]
  43d8dc:	bl	401c70 <dcgettext@plt>
  43d8e0:	ldr	x1, [x28]
  43d8e4:	mov	x27, x0
  43d8e8:	ldr	w21, [x20, #376]
  43d8ec:	mov	x2, x26
  43d8f0:	add	x0, sp, #0xc0
  43d8f4:	ldr	x25, [x1, #16]
  43d8f8:	add	w4, w21, #0x1
  43d8fc:	ldp	x1, x3, [sp, #176]
  43d900:	and	w4, w4, #0xf
  43d904:	str	w4, [x20, #376]
  43d908:	sbfiz	x21, x21, #6, #32
  43d90c:	add	x21, x24, x21
  43d910:	bl	401980 <sprintf@plt>
  43d914:	mov	x3, x25
  43d918:	add	x2, sp, #0xc0
  43d91c:	mov	x0, x21
  43d920:	mov	x1, #0x40                  	// #64
  43d924:	bl	4019e0 <snprintf@plt>
  43d928:	mov	x1, x21
  43d92c:	mov	x0, x27
  43d930:	bl	401cc0 <printf@plt>
  43d934:	ldr	x1, [sp, #168]
  43d938:	mov	w2, #0x5                   	// #5
  43d93c:	mov	x0, #0x0                   	// #0
  43d940:	bl	401c70 <dcgettext@plt>
  43d944:	bl	401cc0 <printf@plt>
  43d948:	ldp	x1, x0, [x28]
  43d94c:	ldr	x5, [x1, #32]
  43d950:	ldr	x1, [sp, #136]
  43d954:	ldr	x0, [x0, #32]
  43d958:	ldr	x21, [x1, #32]
  43d95c:	add	x25, x21, x5
  43d960:	add	x21, x21, x0
  43d964:	cmp	x25, x21
  43d968:	b.cs	43da30 <ferror@plt+0x3bcf0>  // b.hs, b.nlast
  43d96c:	cmp	w19, #0x8
  43d970:	mov	w0, #0x8                   	// #8
  43d974:	csel	w1, w19, w0, ls  // ls = plast
  43d978:	mov	w2, w19
  43d97c:	sub	w0, w0, w1
  43d980:	lsl	w0, w0, #1
  43d984:	stp	x0, x2, [sp, #96]
  43d988:	cbnz	w19, 43da78 <ferror@plt+0x3bd38>
  43d98c:	adrp	x7, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43d990:	adrp	x27, 486000 <warn@@Base+0x36640>
  43d994:	add	x28, x7, #0x398
  43d998:	add	x27, x27, #0x280
  43d99c:	str	x24, [sp, #104]
  43d9a0:	ldr	x2, [x28]
  43d9a4:	mov	w1, #0x0                   	// #0
  43d9a8:	mov	x0, x25
  43d9ac:	blr	x2
  43d9b0:	mov	x3, x0
  43d9b4:	mov	w2, #0x5                   	// #5
  43d9b8:	mov	x1, x23
  43d9bc:	mov	x0, #0x0                   	// #0
  43d9c0:	str	x3, [sp, #96]
  43d9c4:	bl	401c70 <dcgettext@plt>
  43d9c8:	mov	w1, w19
  43d9cc:	bl	401cc0 <printf@plt>
  43d9d0:	ldr	w4, [x20, #376]
  43d9d4:	mov	x2, x26
  43d9d8:	ldr	x3, [sp, #104]
  43d9dc:	add	w6, w4, #0x1
  43d9e0:	and	w6, w6, #0xf
  43d9e4:	sbfiz	x4, x4, #6, #32
  43d9e8:	add	x24, x3, x4
  43d9ec:	mov	x1, x27
  43d9f0:	add	x0, sp, #0xc0
  43d9f4:	str	w6, [x20, #376]
  43d9f8:	bl	401980 <sprintf@plt>
  43d9fc:	add	w19, w19, #0x1
  43da00:	ldr	x3, [sp, #96]
  43da04:	add	x2, sp, #0xc0
  43da08:	mov	x1, #0x40                  	// #64
  43da0c:	mov	x0, x24
  43da10:	bl	4019e0 <snprintf@plt>
  43da14:	mov	x1, x24
  43da18:	mov	x0, x22
  43da1c:	bl	401cc0 <printf@plt>
  43da20:	mov	w0, #0xa                   	// #10
  43da24:	bl	401cf0 <putchar@plt>
  43da28:	cmp	x25, x21
  43da2c:	b.cc	43d9a0 <ferror@plt+0x3bc60>  // b.lo, b.ul, b.last
  43da30:	ldr	x0, [sp, #112]
  43da34:	ldr	x1, [sp, #152]
  43da38:	add	x0, x0, #0x8
  43da3c:	str	x0, [sp, #112]
  43da40:	cmp	x1, x0
  43da44:	b.ne	43d8c0 <ferror@plt+0x3bb80>  // b.any
  43da48:	ldp	x21, x22, [sp, #32]
  43da4c:	ldp	x23, x24, [sp, #48]
  43da50:	ldp	x25, x26, [sp, #64]
  43da54:	ldp	x27, x28, [sp, #80]
  43da58:	mov	w0, #0xa                   	// #10
  43da5c:	bl	401cf0 <putchar@plt>
  43da60:	ldr	x0, [sp, #144]
  43da64:	bl	401bc0 <free@plt>
  43da68:	mov	w0, #0x1                   	// #1
  43da6c:	ldp	x19, x20, [sp, #16]
  43da70:	ldp	x29, x30, [sp], #224
  43da74:	ret
  43da78:	adrp	x7, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43da7c:	add	x28, x7, #0x398
  43da80:	adrp	x27, 486000 <warn@@Base+0x36640>
  43da84:	add	x0, x27, #0x270
  43da88:	stp	x24, x0, [sp, #120]
  43da8c:	mov	w24, #0x0                   	// #0
  43da90:	mov	w1, w19
  43da94:	ldr	x2, [x28]
  43da98:	mov	x0, x25
  43da9c:	ldr	x3, [sp, #104]
  43daa0:	add	x25, x25, x3
  43daa4:	blr	x2
  43daa8:	mov	x27, x0
  43daac:	mov	w2, #0x5                   	// #5
  43dab0:	mov	x1, x23
  43dab4:	mov	x0, #0x0                   	// #0
  43dab8:	bl	401c70 <dcgettext@plt>
  43dabc:	mov	w1, w24
  43dac0:	bl	401cc0 <printf@plt>
  43dac4:	ldp	x5, x2, [sp, #120]
  43dac8:	mov	x3, x27
  43dacc:	ldr	w4, [x20, #376]
  43dad0:	mov	x1, #0x40                  	// #64
  43dad4:	add	w24, w24, #0x1
  43dad8:	add	w0, w4, #0x1
  43dadc:	sbfiz	x4, x4, #6, #32
  43dae0:	and	w0, w0, #0xf
  43dae4:	add	x27, x5, x4
  43dae8:	str	w0, [x20, #376]
  43daec:	mov	x0, x27
  43daf0:	bl	4019e0 <snprintf@plt>
  43daf4:	ldr	x0, [sp, #96]
  43daf8:	add	x1, x27, x0
  43dafc:	mov	x0, x22
  43db00:	bl	401cc0 <printf@plt>
  43db04:	mov	w0, #0xa                   	// #10
  43db08:	bl	401cf0 <putchar@plt>
  43db0c:	cmp	x21, x25
  43db10:	b.hi	43da90 <ferror@plt+0x3bd50>  // b.pmore
  43db14:	ldr	x0, [sp, #112]
  43db18:	ldr	x1, [sp, #152]
  43db1c:	add	x0, x0, #0x8
  43db20:	str	x0, [sp, #112]
  43db24:	cmp	x1, x0
  43db28:	b.ne	43d8c0 <ferror@plt+0x3bb80>  // b.any
  43db2c:	b	43da48 <ferror@plt+0x3bd08>
  43db30:	mov	w2, #0x5                   	// #5
  43db34:	adrp	x1, 485000 <warn@@Base+0x35640>
  43db38:	mov	x0, #0x0                   	// #0
  43db3c:	add	x1, x1, #0xd60
  43db40:	bl	401c70 <dcgettext@plt>
  43db44:	ldr	x1, [sp, #136]
  43db48:	ldr	x1, [x1, #16]
  43db4c:	bl	401cc0 <printf@plt>
  43db50:	mov	w0, #0x0                   	// #0
  43db54:	ldp	x29, x30, [sp], #224
  43db58:	ret
  43db5c:	mov	x0, #0x68                  	// #104
  43db60:	bl	4539a0 <warn@@Base+0x3fe0>
  43db64:	mov	x4, x0
  43db68:	adrp	x3, 42f000 <ferror@plt+0x2d2c0>
  43db6c:	ldr	x0, [sp, #136]
  43db70:	add	x3, x3, #0x608
  43db74:	mov	x2, #0x8                   	// #8
  43db78:	mov	x1, #0x0                   	// #0
  43db7c:	ldr	x5, [x0, #48]
  43db80:	str	x5, [x4, #32]
  43db84:	ldr	x0, [sp, #144]
  43db88:	str	x4, [x0]
  43db8c:	bl	4019b0 <qsort@plt>
  43db90:	b	43da58 <ferror@plt+0x3bd18>
  43db94:	nop
  43db98:	stp	x29, x30, [sp, #-176]!
  43db9c:	mov	x29, sp
  43dba0:	stp	x23, x24, [sp, #48]
  43dba4:	ldr	x24, [x0, #48]
  43dba8:	stp	x19, x20, [sp, #16]
  43dbac:	mov	x19, x0
  43dbb0:	ldr	x20, [x0, #32]
  43dbb4:	stp	x21, x22, [sp, #32]
  43dbb8:	add	x21, x20, x24
  43dbbc:	cbz	x24, 43dd80 <ferror@plt+0x3c040>
  43dbc0:	ldr	x0, [x0, #16]
  43dbc4:	stp	x25, x26, [sp, #64]
  43dbc8:	mov	x25, x1
  43dbcc:	adrp	x1, 488000 <warn@@Base+0x38640>
  43dbd0:	add	x1, x1, #0xdd8
  43dbd4:	stp	x27, x28, [sp, #80]
  43dbd8:	bl	401c60 <strstr@plt>
  43dbdc:	mov	x23, x0
  43dbe0:	cbz	x0, 43e114 <ferror@plt+0x3c3d4>
  43dbe4:	add	x22, x20, #0x4
  43dbe8:	cmp	x22, x21
  43dbec:	b.cs	43dc78 <ferror@plt+0x3bf38>  // b.hs, b.nlast
  43dbf0:	mov	w1, #0x4                   	// #4
  43dbf4:	adrp	x28, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43dbf8:	mov	x0, x20
  43dbfc:	ldr	x2, [x28, #920]
  43dc00:	blr	x2
  43dc04:	mov	x26, x0
  43dc08:	mov	x0, #0xffffffff            	// #4294967295
  43dc0c:	cmp	x26, x0
  43dc10:	b.eq	43e120 <ferror@plt+0x3c3e0>  // b.none
  43dc14:	ldr	x24, [x19, #48]
  43dc18:	add	x0, x26, #0x4
  43dc1c:	mov	x1, #0x4                   	// #4
  43dc20:	cmp	x24, x0
  43dc24:	b.cc	43dca4 <ferror@plt+0x3bf64>  // b.lo, b.ul, b.last
  43dc28:	add	x24, x22, #0x2
  43dc2c:	cmp	x24, x21
  43dc30:	b.cc	43dcec <ferror@plt+0x3bfac>  // b.lo, b.ul, b.last
  43dc34:	cmp	x22, x21
  43dc38:	b.cc	43ddc4 <ferror@plt+0x3c084>  // b.lo, b.ul, b.last
  43dc3c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43dc40:	add	x1, x1, #0xe48
  43dc44:	mov	w2, #0x5                   	// #5
  43dc48:	mov	x0, #0x0                   	// #0
  43dc4c:	bl	401c70 <dcgettext@plt>
  43dc50:	mov	w24, #0x0                   	// #0
  43dc54:	bl	44f9c0 <warn@@Base>
  43dc58:	ldp	x25, x26, [sp, #64]
  43dc5c:	ldp	x27, x28, [sp, #80]
  43dc60:	mov	w0, w24
  43dc64:	ldp	x19, x20, [sp, #16]
  43dc68:	ldp	x21, x22, [sp, #32]
  43dc6c:	ldp	x23, x24, [sp, #48]
  43dc70:	ldp	x29, x30, [sp], #176
  43dc74:	ret
  43dc78:	cmp	x20, x21
  43dc7c:	b.cs	43ddb4 <ferror@plt+0x3c074>  // b.hs, b.nlast
  43dc80:	sub	w0, w24, #0x1
  43dc84:	mov	w1, w24
  43dc88:	cmp	w0, #0x7
  43dc8c:	b.ls	43dbf4 <ferror@plt+0x3beb4>  // b.plast
  43dc90:	mov	x1, #0x4                   	// #4
  43dc94:	mov	x0, x1
  43dc98:	cmp	x24, x0
  43dc9c:	mov	x26, #0x0                   	// #0
  43dca0:	b.cs	43dc28 <ferror@plt+0x3bee8>  // b.hs, b.nlast
  43dca4:	ldr	x2, [x19, #32]
  43dca8:	mov	x0, x19
  43dcac:	sub	x2, x22, x2
  43dcb0:	sub	x1, x2, x1
  43dcb4:	bl	42ce60 <ferror@plt+0x2b120>
  43dcb8:	str	w0, [sp, #108]
  43dcbc:	mov	w24, w0
  43dcc0:	cbnz	w24, 43dc28 <ferror@plt+0x3bee8>
  43dcc4:	mov	w2, #0x5                   	// #5
  43dcc8:	adrp	x1, 488000 <warn@@Base+0x38640>
  43dccc:	mov	x0, #0x0                   	// #0
  43dcd0:	add	x1, x1, #0xde8
  43dcd4:	bl	401c70 <dcgettext@plt>
  43dcd8:	mov	x1, x26
  43dcdc:	bl	44f9c0 <warn@@Base>
  43dce0:	ldp	x25, x26, [sp, #64]
  43dce4:	ldp	x27, x28, [sp, #80]
  43dce8:	b	43dc60 <ferror@plt+0x3bf20>
  43dcec:	mov	w1, #0x2                   	// #2
  43dcf0:	adrp	x28, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43dcf4:	mov	x0, x22
  43dcf8:	ldr	x2, [x28, #920]
  43dcfc:	blr	x2
  43dd00:	and	w0, w0, #0xffff
  43dd04:	cmp	w0, #0x5
  43dd08:	b.ne	43dc3c <ferror@plt+0x3befc>  // b.any
  43dd0c:	add	x26, x22, #0x3
  43dd10:	cmp	x26, x21
  43dd14:	b.cc	43ddd8 <ferror@plt+0x3c098>  // b.lo, b.ul, b.last
  43dd18:	cmp	x24, x21
  43dd1c:	b.cs	43dd30 <ferror@plt+0x3bff0>  // b.hs, b.nlast
  43dd20:	sub	x1, x21, x24
  43dd24:	sub	w0, w1, #0x1
  43dd28:	cmp	w0, #0x7
  43dd2c:	b.ls	43e294 <ferror@plt+0x3c554>  // b.plast
  43dd30:	str	wzr, [sp, #108]
  43dd34:	add	x24, x22, #0x4
  43dd38:	cmp	x21, x24
  43dd3c:	b.ls	43de0c <ferror@plt+0x3c0cc>  // b.plast
  43dd40:	mov	w1, #0x1                   	// #1
  43dd44:	ldr	x2, [x28, #920]
  43dd48:	mov	x0, x26
  43dd4c:	blr	x2
  43dd50:	ands	w26, w0, #0xff
  43dd54:	b.ne	43e240 <ferror@plt+0x3c500>  // b.any
  43dd58:	add	x22, x22, #0x8
  43dd5c:	cmp	x22, x21
  43dd60:	b.cc	43de18 <ferror@plt+0x3c0d8>  // b.lo, b.ul, b.last
  43dd64:	cmp	x24, x21
  43dd68:	b.cs	43de30 <ferror@plt+0x3c0f0>  // b.hs, b.nlast
  43dd6c:	sub	x1, x21, x24
  43dd70:	sub	w0, w1, #0x1
  43dd74:	cmp	w0, #0x7
  43dd78:	b.hi	43de30 <ferror@plt+0x3c0f0>  // b.pmore
  43dd7c:	b	43de1c <ferror@plt+0x3c0dc>
  43dd80:	mov	w2, #0x5                   	// #5
  43dd84:	adrp	x1, 485000 <warn@@Base+0x35640>
  43dd88:	mov	x0, #0x0                   	// #0
  43dd8c:	add	x1, x1, #0xd60
  43dd90:	bl	401c70 <dcgettext@plt>
  43dd94:	ldr	x1, [x19, #16]
  43dd98:	bl	401cc0 <printf@plt>
  43dd9c:	mov	w0, w24
  43dda0:	ldp	x19, x20, [sp, #16]
  43dda4:	ldp	x21, x22, [sp, #32]
  43dda8:	ldp	x23, x24, [sp, #48]
  43ddac:	ldp	x29, x30, [sp], #176
  43ddb0:	ret
  43ddb4:	mov	x1, #0x4                   	// #4
  43ddb8:	mov	x26, #0x0                   	// #0
  43ddbc:	mov	x0, x1
  43ddc0:	b	43dc20 <ferror@plt+0x3bee0>
  43ddc4:	sub	x1, x21, x22
  43ddc8:	sub	w0, w1, #0x1
  43ddcc:	cmp	w0, #0x7
  43ddd0:	b.ls	43dcf0 <ferror@plt+0x3bfb0>  // b.plast
  43ddd4:	b	43dc3c <ferror@plt+0x3befc>
  43ddd8:	ldr	x2, [x28, #920]
  43dddc:	mov	x0, x24
  43dde0:	mov	w1, #0x1                   	// #1
  43dde4:	add	x24, x22, #0x4
  43dde8:	blr	x2
  43ddec:	and	w0, w0, #0xff
  43ddf0:	str	w0, [sp, #108]
  43ddf4:	cmp	x21, x24
  43ddf8:	b.hi	43dd40 <ferror@plt+0x3c000>  // b.pmore
  43ddfc:	sub	x1, x21, x26
  43de00:	sub	w0, w1, #0x1
  43de04:	cmp	w0, #0x7
  43de08:	b.ls	43dd44 <ferror@plt+0x3c004>  // b.plast
  43de0c:	add	x22, x22, #0x8
  43de10:	cmp	x22, x21
  43de14:	b.cs	43de30 <ferror@plt+0x3c0f0>  // b.hs, b.nlast
  43de18:	mov	w1, #0x4                   	// #4
  43de1c:	ldr	x2, [x28, #920]
  43de20:	mov	x0, x24
  43de24:	blr	x2
  43de28:	mov	x24, x0
  43de2c:	cbnz	w0, 43e270 <ferror@plt+0x3c530>
  43de30:	mov	x0, x25
  43de34:	bl	43d548 <ferror@plt+0x3b808>
  43de38:	cbz	w0, 43e1c4 <ferror@plt+0x3c484>
  43de3c:	adrp	x24, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43de40:	add	x24, x24, #0x760
  43de44:	ldr	w1, [x24, #1696]
  43de48:	cbz	w1, 43e19c <ferror@plt+0x3c45c>
  43de4c:	ldr	x0, [x24, #1424]
  43de50:	sub	w1, w1, #0x1
  43de54:	mov	w3, #0x68                  	// #104
  43de58:	mov	w27, #0x0                   	// #0
  43de5c:	add	x2, x0, #0xc8
  43de60:	add	x0, x0, #0x60
  43de64:	umaddl	x2, w1, w3, x2
  43de68:	ldr	w1, [x0], #104
  43de6c:	add	w27, w27, w1
  43de70:	cmp	x2, x0
  43de74:	b.ne	43de68 <ferror@plt+0x3c128>  // b.any
  43de78:	cbz	w27, 43e19c <ferror@plt+0x3c45c>
  43de7c:	ubfiz	x0, x27, #4, #32
  43de80:	bl	4539a0 <warn@@Base+0x3fe0>
  43de84:	ldr	w2, [x24, #1696]
  43de88:	mov	w1, w27
  43de8c:	str	x0, [sp, #120]
  43de90:	cbz	w2, 43df00 <ferror@plt+0x3c1c0>
  43de94:	ldr	x5, [x24, #1424]
  43de98:	sub	w2, w2, #0x1
  43de9c:	mov	w10, #0x68                  	// #104
  43dea0:	mov	x9, x0
  43dea4:	add	x8, x5, #0x68
  43dea8:	umaddl	x10, w2, w10, x8
  43deac:	nop
  43deb0:	ldr	w4, [x5, #96]
  43deb4:	cbz	w4, 43deec <ferror@plt+0x3c1ac>
  43deb8:	ldr	x6, [x5, #88]
  43debc:	mov	x2, x9
  43dec0:	mov	x0, #0x0                   	// #0
  43dec4:	nop
  43dec8:	ldr	x3, [x6, x0, lsl #3]
  43decc:	stp	x3, x5, [x2]
  43ded0:	add	x0, x0, #0x1
  43ded4:	cmp	w4, w0
  43ded8:	add	x2, x2, #0x10
  43dedc:	b.hi	43dec8 <ferror@plt+0x3c188>  // b.pmore
  43dee0:	sub	w4, w4, #0x1
  43dee4:	add	x4, x4, #0x1
  43dee8:	add	x9, x9, x4, lsl #4
  43deec:	cmp	x10, x8
  43def0:	mov	x5, x8
  43def4:	b.eq	43df00 <ferror@plt+0x3c1c0>  // b.none
  43def8:	add	x8, x8, #0x68
  43defc:	b	43deb0 <ferror@plt+0x3c170>
  43df00:	ldr	x0, [sp, #120]
  43df04:	adrp	x3, 42f000 <ferror@plt+0x2d2c0>
  43df08:	mov	x2, #0x10                  	// #16
  43df0c:	add	x3, x3, #0x620
  43df10:	bl	4019b0 <qsort@plt>
  43df14:	ldr	w0, [x24, #2760]
  43df18:	cbz	w0, 43df28 <ferror@plt+0x3c1e8>
  43df1c:	ldr	x0, [sp, #120]
  43df20:	ldr	x0, [x0]
  43df24:	cbnz	x0, 43e218 <ferror@plt+0x3c4d8>
  43df28:	add	x1, x19, #0x18
  43df2c:	add	x0, x19, #0x10
  43df30:	bl	4311c0 <ferror@plt+0x2f480>
  43df34:	adrp	x26, 433000 <ferror@plt+0x312c0>
  43df38:	adrp	x1, 488000 <warn@@Base+0x38640>
  43df3c:	add	x1, x1, #0xf28
  43df40:	mov	w2, #0x5                   	// #5
  43df44:	mov	x0, #0x0                   	// #0
  43df48:	bl	401c70 <dcgettext@plt>
  43df4c:	add	x26, x26, #0xdb0
  43df50:	ldr	x28, [sp, #120]
  43df54:	bl	401cc0 <printf@plt>
  43df58:	cmp	x23, #0x0
  43df5c:	adrp	x0, 432000 <ferror@plt+0x302c0>
  43df60:	add	x0, x0, #0x460
  43df64:	adrp	x1, 488000 <warn@@Base+0x38640>
  43df68:	csel	x0, x26, x0, ne  // ne = any
  43df6c:	add	x1, x1, #0xfe8
  43df70:	mov	x25, x20
  43df74:	mov	w26, #0x0                   	// #0
  43df78:	str	x0, [sp, #112]
  43df7c:	adrp	x0, 488000 <warn@@Base+0x38640>
  43df80:	add	x0, x0, #0xfb8
  43df84:	str	x0, [sp, #144]
  43df88:	str	x1, [sp, #152]
  43df8c:	b	43dff8 <ferror@plt+0x3c2b8>
  43df90:	ldr	w10, [sp, #108]
  43df94:	ldr	x9, [x28]
  43df98:	sub	w0, w10, #0x2
  43df9c:	cmp	w0, #0x6
  43dfa0:	add	x6, x20, x9
  43dfa4:	b.hi	43e018 <ferror@plt+0x3c2d8>  // b.pmore
  43dfa8:	cmp	x20, x6
  43dfac:	ccmp	x21, x6, #0x0, ls  // ls = plast
  43dfb0:	b.ls	43e0e8 <ferror@plt+0x3c3a8>  // b.plast
  43dfb4:	ldr	w0, [x24, #2760]
  43dfb8:	ldr	x4, [x1, #24]
  43dfbc:	cmp	w0, #0x0
  43dfc0:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  43dfc4:	b.ne	43e094 <ferror@plt+0x3c354>  // b.any
  43dfc8:	ldr	x5, [sp, #112]
  43dfcc:	mov	x25, x6
  43dfd0:	mov	x22, x6
  43dfd4:	mov	x3, x9
  43dfd8:	mov	w2, w10
  43dfdc:	mov	x1, x21
  43dfe0:	mov	x0, x6
  43dfe4:	blr	x5
  43dfe8:	add	w26, w26, #0x1
  43dfec:	add	x28, x28, #0x10
  43dff0:	cmp	w26, w27
  43dff4:	b.eq	43e058 <ferror@plt+0x3c318>  // b.none
  43dff8:	ldr	x1, [x28, #8]
  43dffc:	cbnz	x23, 43df90 <ferror@plt+0x3c250>
  43e000:	ldr	w10, [x1]
  43e004:	ldr	x9, [x28]
  43e008:	sub	w0, w10, #0x2
  43e00c:	cmp	w0, #0x6
  43e010:	add	x6, x20, x9
  43e014:	b.ls	43dfa8 <ferror@plt+0x3c268>  // b.plast
  43e018:	mov	w2, #0x5                   	// #5
  43e01c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43e020:	mov	x0, #0x0                   	// #0
  43e024:	add	x1, x1, #0xf48
  43e028:	str	w10, [sp, #128]
  43e02c:	add	w26, w26, #0x1
  43e030:	str	x9, [sp, #136]
  43e034:	bl	401c70 <dcgettext@plt>
  43e038:	ldr	w10, [sp, #128]
  43e03c:	add	x28, x28, #0x10
  43e040:	ldr	x9, [sp, #136]
  43e044:	mov	w1, w10
  43e048:	mov	x2, x9
  43e04c:	bl	44f9c0 <warn@@Base>
  43e050:	cmp	w26, w27
  43e054:	b.ne	43dff8 <ferror@plt+0x3c2b8>  // b.any
  43e058:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  43e05c:	mov	w0, #0xa                   	// #10
  43e060:	mov	w24, #0x1                   	// #1
  43e064:	ldr	x1, [x1, #1160]
  43e068:	bl	401990 <putc@plt>
  43e06c:	ldr	x0, [sp, #120]
  43e070:	bl	401bc0 <free@plt>
  43e074:	mov	w0, w24
  43e078:	ldp	x19, x20, [sp, #16]
  43e07c:	ldp	x21, x22, [sp, #32]
  43e080:	ldp	x23, x24, [sp, #48]
  43e084:	ldp	x25, x26, [sp, #64]
  43e088:	ldp	x27, x28, [sp, #80]
  43e08c:	ldp	x29, x30, [sp], #176
  43e090:	ret
  43e094:	cmp	x6, x22
  43e098:	b.hi	43e15c <ferror@plt+0x3c41c>  // b.pmore
  43e09c:	b.cs	43dfc8 <ferror@plt+0x3c288>  // b.hs, b.nlast
  43e0a0:	str	x6, [sp, #128]
  43e0a4:	cmp	x6, x25
  43e0a8:	str	w10, [sp, #136]
  43e0ac:	stp	x9, x4, [sp, #160]
  43e0b0:	b.eq	43dfe8 <ferror@plt+0x3c2a8>  // b.none
  43e0b4:	ldr	x1, [sp, #152]
  43e0b8:	mov	w2, #0x5                   	// #5
  43e0bc:	mov	x0, #0x0                   	// #0
  43e0c0:	bl	401c70 <dcgettext@plt>
  43e0c4:	ldr	x3, [x19, #16]
  43e0c8:	sub	x1, x22, x20
  43e0cc:	ldr	x9, [sp, #160]
  43e0d0:	mov	x2, x9
  43e0d4:	bl	44f9c0 <warn@@Base>
  43e0d8:	ldr	w10, [sp, #136]
  43e0dc:	ldr	x6, [sp, #128]
  43e0e0:	ldp	x9, x4, [sp, #160]
  43e0e4:	b	43dfc8 <ferror@plt+0x3c288>
  43e0e8:	mov	w2, #0x5                   	// #5
  43e0ec:	adrp	x1, 488000 <warn@@Base+0x38640>
  43e0f0:	mov	x0, #0x0                   	// #0
  43e0f4:	add	x1, x1, #0xf88
  43e0f8:	str	x9, [sp, #128]
  43e0fc:	bl	401c70 <dcgettext@plt>
  43e100:	ldr	x9, [sp, #128]
  43e104:	mov	w2, w26
  43e108:	mov	x1, x9
  43e10c:	bl	44f9c0 <warn@@Base>
  43e110:	b	43dfe8 <ferror@plt+0x3c2a8>
  43e114:	mov	x22, x20
  43e118:	str	wzr, [sp, #108]
  43e11c:	b	43de30 <ferror@plt+0x3c0f0>
  43e120:	add	x2, x20, #0xc
  43e124:	cmp	x2, x21
  43e128:	b.cc	43e1f0 <ferror@plt+0x3c4b0>  // b.lo, b.ul, b.last
  43e12c:	cmp	x22, x21
  43e130:	b.cs	43e144 <ferror@plt+0x3c404>  // b.hs, b.nlast
  43e134:	sub	w1, w24, #0x5
  43e138:	sub	x0, x24, #0x4
  43e13c:	cmp	w1, #0x7
  43e140:	b.ls	43e28c <ferror@plt+0x3c54c>  // b.plast
  43e144:	mov	x22, x2
  43e148:	mov	x1, #0x8                   	// #8
  43e14c:	mov	x0, #0xc                   	// #12
  43e150:	mov	x26, #0x0                   	// #0
  43e154:	ldr	x24, [x19, #48]
  43e158:	b	43dc20 <ferror@plt+0x3bee0>
  43e15c:	ldr	x1, [sp, #144]
  43e160:	mov	w2, #0x5                   	// #5
  43e164:	mov	x0, #0x0                   	// #0
  43e168:	str	x9, [sp, #128]
  43e16c:	str	w10, [sp, #136]
  43e170:	stp	x6, x4, [sp, #160]
  43e174:	bl	401c70 <dcgettext@plt>
  43e178:	sub	x1, x22, x20
  43e17c:	ldr	x3, [x19, #16]
  43e180:	ldr	x9, [sp, #128]
  43e184:	mov	x2, x9
  43e188:	bl	44f9c0 <warn@@Base>
  43e18c:	ldr	w10, [sp, #136]
  43e190:	ldr	x9, [sp, #128]
  43e194:	ldp	x6, x4, [sp, #160]
  43e198:	b	43dfc8 <ferror@plt+0x3c288>
  43e19c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43e1a0:	add	x1, x1, #0xed0
  43e1a4:	mov	w2, #0x5                   	// #5
  43e1a8:	mov	x0, #0x0                   	// #0
  43e1ac:	mov	w24, #0x1                   	// #1
  43e1b0:	bl	401c70 <dcgettext@plt>
  43e1b4:	bl	401cc0 <printf@plt>
  43e1b8:	ldp	x25, x26, [sp, #64]
  43e1bc:	ldp	x27, x28, [sp, #80]
  43e1c0:	b	43dc60 <ferror@plt+0x3bf20>
  43e1c4:	mov	w2, #0x5                   	// #5
  43e1c8:	adrp	x1, 488000 <warn@@Base+0x38640>
  43e1cc:	mov	x0, #0x0                   	// #0
  43e1d0:	add	x1, x1, #0xd08
  43e1d4:	bl	401c70 <dcgettext@plt>
  43e1d8:	mov	w24, #0x0                   	// #0
  43e1dc:	ldr	x1, [x19, #16]
  43e1e0:	bl	44f9c0 <warn@@Base>
  43e1e4:	ldp	x25, x26, [sp, #64]
  43e1e8:	ldp	x27, x28, [sp, #80]
  43e1ec:	b	43dc60 <ferror@plt+0x3bf20>
  43e1f0:	mov	w1, #0x8                   	// #8
  43e1f4:	ldr	x3, [x28, #920]
  43e1f8:	mov	x0, x22
  43e1fc:	mov	x22, x2
  43e200:	blr	x3
  43e204:	mov	x26, x0
  43e208:	mov	x1, #0x8                   	// #8
  43e20c:	add	x0, x0, #0xc
  43e210:	ldr	x24, [x19, #48]
  43e214:	b	43dc20 <ferror@plt+0x3bee0>
  43e218:	mov	w2, #0x5                   	// #5
  43e21c:	adrp	x1, 488000 <warn@@Base+0x38640>
  43e220:	mov	x0, #0x0                   	// #0
  43e224:	add	x1, x1, #0xef8
  43e228:	bl	401c70 <dcgettext@plt>
  43e22c:	ldr	x1, [sp, #120]
  43e230:	ldr	x2, [x1]
  43e234:	ldr	x1, [x19, #16]
  43e238:	bl	44f9c0 <warn@@Base>
  43e23c:	b	43df28 <ferror@plt+0x3c1e8>
  43e240:	mov	w2, #0x5                   	// #5
  43e244:	adrp	x1, 486000 <warn@@Base+0x36640>
  43e248:	mov	x0, #0x0                   	// #0
  43e24c:	add	x1, x1, #0xb0
  43e250:	bl	401c70 <dcgettext@plt>
  43e254:	mov	w2, w26
  43e258:	ldr	x1, [x19, #16]
  43e25c:	mov	w24, #0x0                   	// #0
  43e260:	bl	44f9c0 <warn@@Base>
  43e264:	ldp	x25, x26, [sp, #64]
  43e268:	ldp	x27, x28, [sp, #80]
  43e26c:	b	43dc60 <ferror@plt+0x3bf20>
  43e270:	mov	w2, #0x5                   	// #5
  43e274:	adrp	x1, 488000 <warn@@Base+0x38640>
  43e278:	mov	x0, #0x0                   	// #0
  43e27c:	add	x1, x1, #0xe90
  43e280:	bl	401c70 <dcgettext@plt>
  43e284:	mov	w2, w24
  43e288:	b	43e258 <ferror@plt+0x3c518>
  43e28c:	mov	w1, w0
  43e290:	b	43e1f4 <ferror@plt+0x3c4b4>
  43e294:	ldr	x2, [x28, #920]
  43e298:	mov	x0, x24
  43e29c:	add	x24, x22, #0x4
  43e2a0:	blr	x2
  43e2a4:	and	w0, w0, #0xff
  43e2a8:	str	w0, [sp, #108]
  43e2ac:	cmp	x21, x24
  43e2b0:	b.ls	43de0c <ferror@plt+0x3c0cc>  // b.plast
  43e2b4:	b	43dd40 <ferror@plt+0x3c000>
  43e2b8:	stp	x29, x30, [sp, #-352]!
  43e2bc:	mov	x29, sp
  43e2c0:	stp	x19, x20, [sp, #16]
  43e2c4:	mov	x20, x1
  43e2c8:	mov	w1, #0x2e                  	// #46
  43e2cc:	ldr	x19, [x0, #16]
  43e2d0:	stp	x27, x28, [sp, #80]
  43e2d4:	mov	x27, x0
  43e2d8:	ldr	x0, [x0, #32]
  43e2dc:	str	x0, [sp, #208]
  43e2e0:	str	wzr, [sp, #252]
  43e2e4:	stp	x0, xzr, [sp, #336]
  43e2e8:	mov	x0, x19
  43e2ec:	bl	401b10 <strrchr@plt>
  43e2f0:	cbz	x0, 43e30c <ferror@plt+0x3c5cc>
  43e2f4:	adrp	x1, 487000 <warn@@Base+0x37640>
  43e2f8:	add	x1, x1, #0xae8
  43e2fc:	bl	401ba0 <strcmp@plt>
  43e300:	cmp	w0, #0x0
  43e304:	cset	w0, eq  // eq = none
  43e308:	str	w0, [sp, #252]
  43e30c:	ldr	x0, [x27, #48]
  43e310:	str	x0, [sp, #144]
  43e314:	cbz	x0, 43e47c <ferror@plt+0x3c73c>
  43e318:	mov	x0, x19
  43e31c:	adrp	x1, 489000 <warn@@Base+0x39640>
  43e320:	add	x1, x1, #0x20
  43e324:	stp	x21, x22, [sp, #32]
  43e328:	stp	x23, x24, [sp, #48]
  43e32c:	bl	401c60 <strstr@plt>
  43e330:	str	x0, [sp, #304]
  43e334:	cbz	x0, 440520 <ferror@plt+0x3e7e0>
  43e338:	ldr	x1, [sp, #144]
  43e33c:	ldr	x0, [sp, #208]
  43e340:	add	x22, x0, x1
  43e344:	add	x19, x0, #0x4
  43e348:	cmp	x19, x22
  43e34c:	b.cs	43e398 <ferror@plt+0x3c658>  // b.hs, b.nlast
  43e350:	mov	w1, #0x4                   	// #4
  43e354:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43e358:	ldr	x2, [x23, #920]
  43e35c:	blr	x2
  43e360:	mov	x1, #0xffffffff            	// #4294967295
  43e364:	cmp	x0, x1
  43e368:	b.eq	440528 <ferror@plt+0x3e7e8>  // b.none
  43e36c:	add	x21, x19, #0x2
  43e370:	cmp	x21, x22
  43e374:	b.cc	43e8b8 <ferror@plt+0x3cb78>  // b.lo, b.ul, b.last
  43e378:	cmp	x19, x22
  43e37c:	b.cs	43e390 <ferror@plt+0x3c650>  // b.hs, b.nlast
  43e380:	sub	x1, x22, x19
  43e384:	sub	w0, w1, #0x1
  43e388:	cmp	w0, #0x7
  43e38c:	b.ls	43e3b4 <ferror@plt+0x3c674>  // b.plast
  43e390:	mov	w19, #0x0                   	// #0
  43e394:	b	43e3d0 <ferror@plt+0x3c690>
  43e398:	cmp	x0, x22
  43e39c:	b.cc	43e4a8 <ferror@plt+0x3c768>  // b.lo, b.ul, b.last
  43e3a0:	add	x21, x19, #0x2
  43e3a4:	cmp	x22, x21
  43e3a8:	b.ls	43e390 <ferror@plt+0x3c650>  // b.plast
  43e3ac:	mov	w1, #0x2                   	// #2
  43e3b0:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43e3b4:	ldr	x2, [x23, #920]
  43e3b8:	mov	x0, x19
  43e3bc:	blr	x2
  43e3c0:	and	w2, w0, #0xffff
  43e3c4:	cmp	w2, #0x5
  43e3c8:	b.eq	43e40c <ferror@plt+0x3c6cc>  // b.none
  43e3cc:	mov	w19, w2
  43e3d0:	mov	w2, #0x5                   	// #5
  43e3d4:	adrp	x1, 489000 <warn@@Base+0x39640>
  43e3d8:	mov	x0, #0x0                   	// #0
  43e3dc:	add	x1, x1, #0x30
  43e3e0:	bl	401c70 <dcgettext@plt>
  43e3e4:	mov	w2, w19
  43e3e8:	ldr	x1, [x27, #16]
  43e3ec:	bl	44f9c0 <warn@@Base>
  43e3f0:	ldp	x21, x22, [sp, #32]
  43e3f4:	mov	w0, #0x0                   	// #0
  43e3f8:	ldp	x23, x24, [sp, #48]
  43e3fc:	ldp	x19, x20, [sp, #16]
  43e400:	ldp	x27, x28, [sp, #80]
  43e404:	ldp	x29, x30, [sp], #352
  43e408:	ret
  43e40c:	add	x24, x19, #0x3
  43e410:	cmp	x24, x22
  43e414:	b.cc	43e4c0 <ferror@plt+0x3c780>  // b.lo, b.ul, b.last
  43e418:	cmp	x22, x21
  43e41c:	b.ls	43e430 <ferror@plt+0x3c6f0>  // b.plast
  43e420:	sub	x1, x22, x21
  43e424:	sub	w0, w1, #0x1
  43e428:	cmp	w0, #0x7
  43e42c:	b.ls	440714 <ferror@plt+0x3e9d4>  // b.plast
  43e430:	add	x21, x19, #0x4
  43e434:	cmp	x22, x21
  43e438:	b.ls	43e4ec <ferror@plt+0x3c7ac>  // b.plast
  43e43c:	mov	w1, #0x1                   	// #1
  43e440:	ldr	x2, [x23, #920]
  43e444:	mov	x0, x24
  43e448:	blr	x2
  43e44c:	ands	w24, w0, #0xff
  43e450:	b.ne	4406d4 <ferror@plt+0x3e994>  // b.any
  43e454:	add	x19, x19, #0x8
  43e458:	cmp	x19, x22
  43e45c:	b.cc	43e4f8 <ferror@plt+0x3c7b8>  // b.lo, b.ul, b.last
  43e460:	cmp	x22, x21
  43e464:	b.ls	43e510 <ferror@plt+0x3c7d0>  // b.plast
  43e468:	sub	x1, x22, x21
  43e46c:	sub	w0, w1, #0x1
  43e470:	cmp	w0, #0x7
  43e474:	b.hi	43e510 <ferror@plt+0x3c7d0>  // b.pmore
  43e478:	b	43e4fc <ferror@plt+0x3c7bc>
  43e47c:	mov	w2, #0x5                   	// #5
  43e480:	adrp	x1, 485000 <warn@@Base+0x35640>
  43e484:	add	x1, x1, #0xd60
  43e488:	bl	401c70 <dcgettext@plt>
  43e48c:	ldr	x1, [x27, #16]
  43e490:	bl	401cc0 <printf@plt>
  43e494:	mov	w0, #0x0                   	// #0
  43e498:	ldp	x19, x20, [sp, #16]
  43e49c:	ldp	x27, x28, [sp, #80]
  43e4a0:	ldp	x29, x30, [sp], #352
  43e4a4:	ret
  43e4a8:	sub	w0, w1, #0x1
  43e4ac:	cmp	w0, #0x7
  43e4b0:	b.hi	43e3a0 <ferror@plt+0x3c660>  // b.pmore
  43e4b4:	ldr	w1, [sp, #144]
  43e4b8:	ldr	x0, [sp, #208]
  43e4bc:	b	43e354 <ferror@plt+0x3c614>
  43e4c0:	ldr	x2, [x23, #920]
  43e4c4:	mov	x0, x21
  43e4c8:	mov	w1, #0x1                   	// #1
  43e4cc:	add	x21, x19, #0x4
  43e4d0:	blr	x2
  43e4d4:	cmp	x22, x21
  43e4d8:	b.hi	43e43c <ferror@plt+0x3c6fc>  // b.pmore
  43e4dc:	sub	x1, x22, x24
  43e4e0:	sub	w0, w1, #0x1
  43e4e4:	cmp	w0, #0x7
  43e4e8:	b.ls	43e440 <ferror@plt+0x3c700>  // b.plast
  43e4ec:	add	x19, x19, #0x8
  43e4f0:	cmp	x22, x19
  43e4f4:	b.ls	43e510 <ferror@plt+0x3c7d0>  // b.plast
  43e4f8:	mov	w1, #0x4                   	// #4
  43e4fc:	ldr	x2, [x23, #920]
  43e500:	mov	x0, x21
  43e504:	blr	x2
  43e508:	mov	x21, x0
  43e50c:	cbnz	w0, 4406f0 <ferror@plt+0x3e9b0>
  43e510:	ldr	x0, [sp, #208]
  43e514:	sub	x19, x19, x0
  43e518:	mov	x0, x20
  43e51c:	bl	43d548 <ferror@plt+0x3b808>
  43e520:	cbz	w0, 440624 <ferror@plt+0x3e8e4>
  43e524:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  43e528:	stp	x25, x26, [sp, #64]
  43e52c:	add	x25, x0, #0x760
  43e530:	ldr	w9, [x25, #1696]
  43e534:	cbz	w9, 4405b0 <ferror@plt+0x3e870>
  43e538:	ldr	x21, [x25, #1424]
  43e53c:	mov	w3, #0x1                   	// #1
  43e540:	mov	w2, #0x0                   	// #0
  43e544:	mov	w8, #0x0                   	// #0
  43e548:	add	x5, x21, #0x30
  43e54c:	mov	x6, #0x0                   	// #0
  43e550:	mov	x4, #0x0                   	// #0
  43e554:	mov	w20, #0x0                   	// #0
  43e558:	str	wzr, [sp, #204]
  43e55c:	b	43e570 <ferror@plt+0x3c830>
  43e560:	add	w8, w8, #0x1
  43e564:	add	x5, x5, #0x68
  43e568:	cmp	w8, w9
  43e56c:	b.eq	43e628 <ferror@plt+0x3c8e8>  // b.none
  43e570:	ldr	w0, [x5, #24]
  43e574:	cmp	w20, w0
  43e578:	csel	w20, w20, w0, cs  // cs = hs, nlast
  43e57c:	cmp	w0, #0x0
  43e580:	csel	w1, w3, wzr, ne  // ne = any
  43e584:	cbz	w1, 43e560 <ferror@plt+0x3c820>
  43e588:	mov	w1, #0x0                   	// #0
  43e58c:	cbnz	w2, 43e5a4 <ferror@plt+0x3c864>
  43e590:	ldp	x3, x2, [x5]
  43e594:	mov	w1, #0x1                   	// #1
  43e598:	str	w8, [sp, #204]
  43e59c:	ldr	x6, [x2]
  43e5a0:	ldr	x4, [x3]
  43e5a4:	mov	w3, #0x1                   	// #1
  43e5a8:	cmp	w0, w1
  43e5ac:	mov	w2, w3
  43e5b0:	b.ls	43e560 <ferror@plt+0x3c820>  // b.plast
  43e5b4:	sub	w2, w0, #0x1
  43e5b8:	mov	w0, w1
  43e5bc:	sub	w2, w2, w1
  43e5c0:	add	x1, x0, #0x1
  43e5c4:	add	x2, x2, x1
  43e5c8:	lsl	x0, x0, #3
  43e5cc:	mov	x1, x4
  43e5d0:	lsl	x2, x2, #3
  43e5d4:	ldr	x7, [x5]
  43e5d8:	b	43e5e8 <ferror@plt+0x3c8a8>
  43e5dc:	mov	x6, x3
  43e5e0:	cmp	x2, x0
  43e5e4:	b.eq	440440 <ferror@plt+0x3e700>  // b.none
  43e5e8:	mov	x4, x1
  43e5ec:	ldr	x1, [x7, x0]
  43e5f0:	cmp	x1, x4
  43e5f4:	b.cc	43e610 <ferror@plt+0x3c8d0>  // b.lo, b.ul, b.last
  43e5f8:	ldr	x3, [x5, #8]
  43e5fc:	ldr	x3, [x3, x0]
  43e600:	add	x0, x0, #0x8
  43e604:	b.ne	43e5dc <ferror@plt+0x3c89c>  // b.any
  43e608:	cmp	x6, x3
  43e60c:	b.ls	43e5dc <ferror@plt+0x3c89c>  // b.plast
  43e610:	add	w8, w8, #0x1
  43e614:	add	x5, x5, #0x68
  43e618:	cmp	w8, w9
  43e61c:	mov	w3, #0x0                   	// #0
  43e620:	mov	w2, #0x1                   	// #1
  43e624:	b.ne	43e570 <ferror@plt+0x3c830>  // b.any
  43e628:	ldr	w0, [sp, #204]
  43e62c:	mov	w22, #0x68                  	// #104
  43e630:	str	w3, [sp, #248]
  43e634:	umull	x22, w0, w22
  43e638:	cbz	w2, 4405c4 <ferror@plt+0x3e884>
  43e63c:	add	x21, x21, x22
  43e640:	ldr	w0, [x21, #72]
  43e644:	cbz	w0, 43e668 <ferror@plt+0x3c928>
  43e648:	ldr	x0, [x21, #48]
  43e64c:	ldr	x0, [x0]
  43e650:	cmp	x0, x19
  43e654:	b.eq	43e668 <ferror@plt+0x3c928>  // b.none
  43e658:	ldr	x0, [x21, #56]
  43e65c:	ldr	x0, [x0]
  43e660:	cmp	x0, x19
  43e664:	b.ne	440680 <ferror@plt+0x3e940>  // b.any
  43e668:	ldr	w0, [sp, #248]
  43e66c:	str	xzr, [sp, #264]
  43e670:	cbz	w0, 440584 <ferror@plt+0x3e844>
  43e674:	add	x1, x27, #0x18
  43e678:	add	x0, x27, #0x10
  43e67c:	bl	4311c0 <ferror@plt+0x2f480>
  43e680:	mov	x0, x27
  43e684:	mov	x1, #0x0                   	// #0
  43e688:	bl	42ce60 <ferror@plt+0x2b120>
  43e68c:	cbnz	w0, 440594 <ferror@plt+0x3e854>
  43e690:	adrp	x1, 489000 <warn@@Base+0x39640>
  43e694:	add	x1, x1, #0x170
  43e698:	mov	w2, #0x5                   	// #5
  43e69c:	mov	x0, #0x0                   	// #0
  43e6a0:	bl	401c70 <dcgettext@plt>
  43e6a4:	bl	401cc0 <printf@plt>
  43e6a8:	ldr	w0, [x25, #1696]
  43e6ac:	ldr	w1, [sp, #204]
  43e6b0:	cmp	w1, w0
  43e6b4:	b.cs	4406c8 <ferror@plt+0x3e988>  // b.hs, b.nlast
  43e6b8:	ldr	x6, [x25, #1424]
  43e6bc:	adrp	x0, 486000 <warn@@Base+0x36640>
  43e6c0:	add	x0, x0, #0x270
  43e6c4:	mov	w19, #0x0                   	// #0
  43e6c8:	str	x27, [sp, #136]
  43e6cc:	str	x0, [sp, #152]
  43e6d0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  43e6d4:	str	x0, [sp, #224]
  43e6d8:	ldr	w1, [sp, #204]
  43e6dc:	mov	w0, #0x68                  	// #104
  43e6e0:	ldr	w2, [sp, #248]
  43e6e4:	umull	x0, w1, w0
  43e6e8:	str	x0, [sp, #184]
  43e6ec:	add	x0, x6, x0
  43e6f0:	ldr	w1, [x0, #72]
  43e6f4:	cbz	w2, 43ff84 <ferror@plt+0x3e244>
  43e6f8:	mov	w2, #0x1                   	// #1
  43e6fc:	str	w2, [sp, #132]
  43e700:	mov	w27, #0x0                   	// #0
  43e704:	cbnz	w1, 43e89c <ferror@plt+0x3cb5c>
  43e708:	b	43f08c <ferror@plt+0x3d34c>
  43e70c:	ldr	x1, [sp, #264]
  43e710:	ldr	w1, [x1, w27, uxtw #2]
  43e714:	lsl	x2, x1, #3
  43e718:	cbnz	w27, 43e8d8 <ferror@plt+0x3cb98>
  43e71c:	ldp	x3, x5, [x0, #48]
  43e720:	lsl	x1, x1, #2
  43e724:	ldr	x4, [x0, #64]
  43e728:	ldr	x28, [x3, x2]
  43e72c:	ldr	x3, [sp, #208]
  43e730:	ldr	w1, [x4, x1]
  43e734:	ldr	x20, [x5, x2]
  43e738:	add	x2, x3, x28
  43e73c:	ldr	x0, [x0, #24]
  43e740:	str	x2, [sp, #104]
  43e744:	str	x0, [sp, #120]
  43e748:	cmn	x20, #0x1
  43e74c:	str	w1, [sp, #200]
  43e750:	b.eq	43e8c0 <ferror@plt+0x3cb80>  // b.none
  43e754:	adds	x5, x3, x20
  43e758:	str	x5, [sp, #112]
  43e75c:	cset	w1, ne  // ne = any
  43e760:	cmp	x2, x5
  43e764:	str	w1, [sp, #128]
  43e768:	cset	w0, hi  // hi = pmore
  43e76c:	mov	x22, x5
  43e770:	ands	w21, w1, w0
  43e774:	b.eq	43e7a8 <ferror@plt+0x3ca68>  // b.none
  43e778:	ldr	x0, [sp, #136]
  43e77c:	mov	x4, x2
  43e780:	ldr	w3, [sp, #204]
  43e784:	add	x2, sp, #0x158
  43e788:	add	x0, x0, #0x20
  43e78c:	str	x5, [sp, #344]
  43e790:	ldr	x1, [x0, #16]
  43e794:	bl	431f30 <ferror@plt+0x301f0>
  43e798:	str	w21, [sp, #128]
  43e79c:	ldr	x0, [sp, #336]
  43e7a0:	cmp	x0, x22
  43e7a4:	b.eq	43f2f4 <ferror@plt+0x3d5b4>  // b.none
  43e7a8:	ldr	w1, [sp, #132]
  43e7ac:	eor	w0, w19, #0x1
  43e7b0:	eor	w1, w1, #0x1
  43e7b4:	orr	w0, w0, w1
  43e7b8:	cbnz	w0, 43e7d0 <ferror@plt+0x3ca90>
  43e7bc:	ldr	x1, [sp, #104]
  43e7c0:	ldr	x0, [sp, #336]
  43e7c4:	cmp	x0, x1
  43e7c8:	b.cc	43f1e4 <ferror@plt+0x3d4a4>  // b.lo, b.ul, b.last
  43e7cc:	b.hi	43f2c8 <ferror@plt+0x3d588>  // b.pmore
  43e7d0:	ldr	x0, [sp, #104]
  43e7d4:	str	x0, [sp, #336]
  43e7d8:	ldr	x0, [sp, #144]
  43e7dc:	cmp	x0, x28
  43e7e0:	ldr	x0, [sp, #112]
  43e7e4:	str	x0, [sp, #344]
  43e7e8:	b.ls	43f050 <ferror@plt+0x3d310>  // b.plast
  43e7ec:	ldr	w0, [sp, #128]
  43e7f0:	cmp	w0, #0x0
  43e7f4:	ldr	x0, [sp, #144]
  43e7f8:	ccmp	x0, x20, #0x2, ne  // ne = any
  43e7fc:	b.ls	43f210 <ferror@plt+0x3d4d0>  // b.plast
  43e800:	ldr	x0, [sp, #304]
  43e804:	cbz	x0, 43f0f8 <ferror@plt+0x3d3b8>
  43e808:	ldr	w0, [sp, #252]
  43e80c:	cbz	w0, 43e948 <ferror@plt+0x3cc08>
  43e810:	adrp	x1, 489000 <warn@@Base+0x39640>
  43e814:	add	x1, x1, #0x428
  43e818:	mov	w2, #0x5                   	// #5
  43e81c:	mov	x0, #0x0                   	// #0
  43e820:	bl	401c70 <dcgettext@plt>
  43e824:	bl	44f9c0 <warn@@Base>
  43e828:	ldp	w0, w1, [sp, #128]
  43e82c:	tst	w0, w1
  43e830:	b.eq	43e8cc <ferror@plt+0x3cb8c>  // b.none
  43e834:	ldp	x0, x4, [sp, #336]
  43e838:	ldr	x1, [sp, #112]
  43e83c:	cmp	x0, x1
  43e840:	b.eq	43f300 <ferror@plt+0x3d5c0>  // b.none
  43e844:	ldr	x0, [sp, #104]
  43e848:	cmp	x0, x4
  43e84c:	b.eq	43f2d8 <ferror@plt+0x3d598>  // b.none
  43e850:	adrp	x1, 489000 <warn@@Base+0x39640>
  43e854:	add	x1, x1, #0x510
  43e858:	mov	w2, #0x5                   	// #5
  43e85c:	mov	x0, #0x0                   	// #0
  43e860:	str	wzr, [sp, #132]
  43e864:	bl	401c70 <dcgettext@plt>
  43e868:	bl	44f9c0 <warn@@Base>
  43e86c:	ldr	x1, [sp, #112]
  43e870:	ldr	x0, [sp, #336]
  43e874:	cmp	x0, x1
  43e878:	b.eq	44070c <ferror@plt+0x3e9cc>  // b.none
  43e87c:	ldr	x0, [sp, #184]
  43e880:	mov	w19, #0x1                   	// #1
  43e884:	ldr	x6, [x25, #1424]
  43e888:	add	x0, x6, x0
  43e88c:	ldr	w1, [x0, #72]
  43e890:	add	w27, w27, #0x1
  43e894:	cmp	w1, w27
  43e898:	b.ls	43f08c <ferror@plt+0x3d34c>  // b.plast
  43e89c:	ldr	w1, [sp, #248]
  43e8a0:	cbz	w1, 43e70c <ferror@plt+0x3c9cc>
  43e8a4:	cbnz	w27, 43e908 <ferror@plt+0x3cbc8>
  43e8a8:	mov	x2, #0x0                   	// #0
  43e8ac:	mov	x1, #0x0                   	// #0
  43e8b0:	ldp	x3, x5, [x0, #48]
  43e8b4:	b	43e724 <ferror@plt+0x3c9e4>
  43e8b8:	mov	w1, #0x2                   	// #2
  43e8bc:	b	43e3b4 <ferror@plt+0x3c674>
  43e8c0:	str	xzr, [sp, #112]
  43e8c4:	str	wzr, [sp, #128]
  43e8c8:	b	43e7a8 <ferror@plt+0x3ca68>
  43e8cc:	ldr	x0, [sp, #112]
  43e8d0:	cbz	x0, 43e87c <ferror@plt+0x3cb3c>
  43e8d4:	b	43e86c <ferror@plt+0x3cb2c>
  43e8d8:	ldr	x4, [sp, #264]
  43e8dc:	sub	w3, w27, #0x1
  43e8e0:	ldr	w4, [x4, x3, lsl #2]
  43e8e4:	ldr	x3, [x0, #48]
  43e8e8:	lsl	x4, x4, #3
  43e8ec:	ldr	x5, [x3, x2]
  43e8f0:	ldr	x7, [x3, x4]
  43e8f4:	cmp	x7, x5
  43e8f8:	b.eq	43e92c <ferror@plt+0x3cbec>  // b.none
  43e8fc:	lsl	x1, x1, #2
  43e900:	ldr	x5, [x0, #56]
  43e904:	b	43e724 <ferror@plt+0x3c9e4>
  43e908:	sub	w4, w27, #0x1
  43e90c:	ubfiz	x2, x27, #3, #32
  43e910:	ldr	x3, [x0, #48]
  43e914:	lsl	x4, x4, #3
  43e918:	mov	w1, w27
  43e91c:	ldr	x7, [x3, x4]
  43e920:	ldr	x5, [x3, x2]
  43e924:	cmp	x7, x5
  43e928:	b.ne	43e8fc <ferror@plt+0x3cbbc>  // b.any
  43e92c:	ldr	x5, [x0, #56]
  43e930:	ldr	x7, [x5, x4]
  43e934:	ldr	x4, [x5, x2]
  43e938:	cmp	x7, x4
  43e93c:	b.eq	43e88c <ferror@plt+0x3cb4c>  // b.none
  43e940:	lsl	x1, x1, #2
  43e944:	b	43e724 <ferror@plt+0x3c9e4>
  43e948:	ldr	w0, [x25, #1696]
  43e94c:	ldr	w1, [sp, #204]
  43e950:	cmp	w0, w1
  43e954:	b.ls	43fec8 <ferror@plt+0x3e188>  // b.plast
  43e958:	ldr	x2, [sp, #184]
  43e95c:	ldr	x1, [x25, #1424]
  43e960:	add	x0, x1, x2
  43e964:	ldr	w1, [x1, x2]
  43e968:	str	w1, [sp, #168]
  43e96c:	sub	w1, w1, #0x2
  43e970:	cmp	w1, #0x6
  43e974:	b.hi	43ff60 <ferror@plt+0x3e220>  // b.pmore
  43e978:	ldr	x1, [sp, #136]
  43e97c:	ldr	x2, [sp, #104]
  43e980:	ldr	x7, [x1, #32]
  43e984:	add	x19, x2, #0x1
  43e988:	ldr	x1, [x1, #48]
  43e98c:	add	x24, x7, x1
  43e990:	cmp	x24, x19
  43e994:	b.cc	440650 <ferror@plt+0x3e910>  // b.lo, b.ul, b.last
  43e998:	ldr	w1, [sp, #168]
  43e99c:	mov	w26, #0x8                   	// #8
  43e9a0:	ldr	x20, [sp, #112]
  43e9a4:	sub	w26, w26, w1
  43e9a8:	lsl	w23, w1, #1
  43e9ac:	ldr	w1, [x0, #4]
  43e9b0:	str	w1, [sp, #296]
  43e9b4:	sub	w23, w23, #0x1
  43e9b8:	ldr	w1, [x0, #8]
  43e9bc:	mov	x21, x2
  43e9c0:	ldr	x0, [x0, #16]
  43e9c4:	str	x0, [sp, #272]
  43e9c8:	adrp	x0, 486000 <warn@@Base+0x36640>
  43e9cc:	add	x0, x0, #0x210
  43e9d0:	str	x0, [sp, #176]
  43e9d4:	adrp	x0, 487000 <warn@@Base+0x37640>
  43e9d8:	add	x0, x0, #0x6f8
  43e9dc:	str	x0, [sp, #232]
  43e9e0:	mov	w0, w23
  43e9e4:	str	w1, [sp, #280]
  43e9e8:	lsl	w1, w26, #1
  43e9ec:	mov	x23, x24
  43e9f0:	mov	x26, #0xffffffffffffffff    	// #-1
  43e9f4:	mov	w24, w0
  43e9f8:	str	w27, [sp, #192]
  43e9fc:	mov	x27, x26
  43ea00:	str	x1, [sp, #216]
  43ea04:	mov	x1, x28
  43ea08:	str	x28, [sp, #160]
  43ea0c:	ldr	x0, [sp, #176]
  43ea10:	bl	401cc0 <printf@plt>
  43ea14:	cmp	x23, x19
  43ea18:	b.hi	43ea6c <ferror@plt+0x3cd2c>  // b.pmore
  43ea1c:	cmp	x23, x21
  43ea20:	b.hi	43f22c <ferror@plt+0x3d4ec>  // b.pmore
  43ea24:	adrp	x1, 486000 <warn@@Base+0x36640>
  43ea28:	add	x1, x1, #0x260
  43ea2c:	mov	w2, #0x5                   	// #5
  43ea30:	and	x22, x27, x26
  43ea34:	mov	x0, #0x0                   	// #0
  43ea38:	ldr	w27, [sp, #192]
  43ea3c:	bl	401c70 <dcgettext@plt>
  43ea40:	bl	401cc0 <printf@plt>
  43ea44:	cmn	x22, #0x1
  43ea48:	b.eq	43ea64 <ferror@plt+0x3cd24>  // b.none
  43ea4c:	adrp	x1, 489000 <warn@@Base+0x39640>
  43ea50:	add	x1, x1, #0x4e8
  43ea54:	mov	w2, #0x5                   	// #5
  43ea58:	mov	x0, #0x0                   	// #0
  43ea5c:	bl	401c70 <dcgettext@plt>
  43ea60:	bl	401cc0 <printf@plt>
  43ea64:	stp	x19, x20, [sp, #336]
  43ea68:	b	43e828 <ferror@plt+0x3cae8>
  43ea6c:	mov	w1, #0x1                   	// #1
  43ea70:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43ea74:	add	x22, x2, #0x398
  43ea78:	mov	x0, x21
  43ea7c:	ldr	x2, [x2, #920]
  43ea80:	blr	x2
  43ea84:	mov	w3, w0
  43ea88:	cmp	x20, #0x0
  43ea8c:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  43ea90:	b.ne	43eec8 <ferror@plt+0x3d188>  // b.any
  43ea94:	ldr	x21, [sp, #336]
  43ea98:	mov	x3, x20
  43ea9c:	ldr	x1, [sp, #160]
  43eaa0:	sub	x21, x20, x21
  43eaa4:	mov	w2, #0x1                   	// #1
  43eaa8:	mov	w0, #0x0                   	// #0
  43eaac:	add	x21, x21, x1
  43eab0:	mov	w4, #0x0                   	// #0
  43eab4:	mov	x27, #0x0                   	// #0
  43eab8:	mov	w6, #0x3                   	// #3
  43eabc:	nop
  43eac0:	cmp	x23, x3
  43eac4:	b.ls	43f99c <ferror@plt+0x3dc5c>  // b.plast
  43eac8:	ldrb	w1, [x3], #1
  43eacc:	add	w4, w4, #0x1
  43ead0:	cmp	w0, #0x3f
  43ead4:	b.hi	43ee88 <ferror@plt+0x3d148>  // b.pmore
  43ead8:	and	x5, x1, #0x7f
  43eadc:	lsl	x7, x5, x0
  43eae0:	orr	x27, x27, x7
  43eae4:	lsr	x7, x27, x0
  43eae8:	cmp	x5, x7
  43eaec:	csel	w2, w2, w6, eq  // eq = none
  43eaf0:	add	w0, w0, #0x7
  43eaf4:	tbnz	w1, #7, 43eac0 <ferror@plt+0x3cd80>
  43eaf8:	and	w2, w2, #0xfffffffe
  43eafc:	add	x20, x20, w4, uxtw
  43eb00:	tbnz	w2, #1, 43fee8 <ferror@plt+0x3e1a8>
  43eb04:	adrp	x6, 486000 <warn@@Base+0x36640>
  43eb08:	add	x28, x6, #0x220
  43eb0c:	mov	x2, x27
  43eb10:	mov	x0, x28
  43eb14:	mov	w1, w24
  43eb18:	bl	401cc0 <printf@plt>
  43eb1c:	mov	x3, x20
  43eb20:	mov	x26, #0x0                   	// #0
  43eb24:	mov	w2, #0x1                   	// #1
  43eb28:	mov	w0, #0x0                   	// #0
  43eb2c:	mov	w4, #0x0                   	// #0
  43eb30:	mov	w10, #0x3                   	// #3
  43eb34:	nop
  43eb38:	cmp	x23, x3
  43eb3c:	b.ls	43f9c0 <ferror@plt+0x3dc80>  // b.plast
  43eb40:	ldrb	w1, [x3], #1
  43eb44:	add	w4, w4, #0x1
  43eb48:	cmp	w0, #0x3f
  43eb4c:	b.hi	43ee78 <ferror@plt+0x3d138>  // b.pmore
  43eb50:	and	x5, x1, #0x7f
  43eb54:	lsl	x6, x5, x0
  43eb58:	orr	x26, x26, x6
  43eb5c:	lsr	x6, x26, x0
  43eb60:	cmp	x5, x6
  43eb64:	csel	w2, w2, w10, eq  // eq = none
  43eb68:	add	w0, w0, #0x7
  43eb6c:	tbnz	w1, #7, 43eb38 <ferror@plt+0x3cdf8>
  43eb70:	and	w2, w2, #0xfffffffe
  43eb74:	add	x20, x20, w4, uxtw
  43eb78:	tbnz	w2, #1, 43ff04 <ferror@plt+0x3e1c4>
  43eb7c:	mov	x2, x26
  43eb80:	mov	w1, w24
  43eb84:	mov	x0, x28
  43eb88:	bl	401cc0 <printf@plt>
  43eb8c:	mov	w2, #0x5                   	// #5
  43eb90:	adrp	x1, 489000 <warn@@Base+0x39640>
  43eb94:	mov	x0, #0x0                   	// #0
  43eb98:	add	x1, x1, #0x350
  43eb9c:	bl	401c70 <dcgettext@plt>
  43eba0:	adrp	x3, 484000 <warn@@Base+0x34640>
  43eba4:	mov	x1, x21
  43eba8:	add	x3, x3, #0x810
  43ebac:	mov	w2, #0x8                   	// #8
  43ebb0:	bl	401cc0 <printf@plt>
  43ebb4:	mov	x0, x19
  43ebb8:	mov	w3, #0x1                   	// #1
  43ebbc:	mov	w1, #0x0                   	// #0
  43ebc0:	mov	w4, #0x0                   	// #0
  43ebc4:	mov	x11, #0x0                   	// #0
  43ebc8:	mov	w6, #0x3                   	// #3
  43ebcc:	nop
  43ebd0:	cmp	x23, x0
  43ebd4:	b.ls	43fe30 <ferror@plt+0x3e0f0>  // b.plast
  43ebd8:	ldrb	w2, [x0], #1
  43ebdc:	add	w4, w4, #0x1
  43ebe0:	cmp	w1, #0x3f
  43ebe4:	b.hi	43eeb8 <ferror@plt+0x3d178>  // b.pmore
  43ebe8:	and	x5, x2, #0x7f
  43ebec:	lsl	x7, x5, x1
  43ebf0:	orr	x11, x11, x7
  43ebf4:	lsr	x7, x11, x1
  43ebf8:	cmp	x5, x7
  43ebfc:	csel	w3, w3, w6, eq  // eq = none
  43ec00:	add	w1, w1, #0x7
  43ec04:	tbnz	w2, #7, 43ebd0 <ferror@plt+0x3ce90>
  43ec08:	and	w3, w3, #0xfffffffe
  43ec0c:	add	x21, x19, w4, uxtw
  43ec10:	tbnz	w3, #1, 440120 <ferror@plt+0x3e3e0>
  43ec14:	mov	x0, x21
  43ec18:	mov	w3, #0x1                   	// #1
  43ec1c:	mov	w1, #0x0                   	// #0
  43ec20:	mov	w19, #0x0                   	// #0
  43ec24:	mov	x22, #0x0                   	// #0
  43ec28:	mov	w5, #0x3                   	// #3
  43ec2c:	nop
  43ec30:	cmp	x23, x0
  43ec34:	b.ls	43fda0 <ferror@plt+0x3e060>  // b.plast
  43ec38:	ldrb	w2, [x0], #1
  43ec3c:	add	w19, w19, #0x1
  43ec40:	cmp	w1, #0x3f
  43ec44:	b.hi	43eea8 <ferror@plt+0x3d168>  // b.pmore
  43ec48:	and	x4, x2, #0x7f
  43ec4c:	lsl	x6, x4, x1
  43ec50:	orr	x22, x22, x6
  43ec54:	lsr	x6, x22, x1
  43ec58:	cmp	x4, x6
  43ec5c:	csel	w3, w3, w5, eq  // eq = none
  43ec60:	add	w1, w1, #0x7
  43ec64:	tbnz	w2, #7, 43ec30 <ferror@plt+0x3cef0>
  43ec68:	and	w3, w3, #0xfffffffe
  43ec6c:	add	x19, x21, w19, uxtw
  43ec70:	tbnz	w3, #1, 440130 <ferror@plt+0x3e3f0>
  43ec74:	add	x0, x19, #0x2
  43ec78:	cmp	x23, x0
  43ec7c:	b.cc	43fdd4 <ferror@plt+0x3e094>  // b.lo, b.ul, b.last
  43ec80:	mov	x2, x19
  43ec84:	mov	w3, #0x1                   	// #1
  43ec88:	mov	w0, #0x0                   	// #0
  43ec8c:	mov	w5, #0x0                   	// #0
  43ec90:	mov	x28, #0x0                   	// #0
  43ec94:	mov	w12, #0x3                   	// #3
  43ec98:	cmp	x23, x2
  43ec9c:	b.eq	43f9e4 <ferror@plt+0x3dca4>  // b.none
  43eca0:	ldrb	w1, [x2], #1
  43eca4:	add	w5, w5, #0x1
  43eca8:	cmp	w0, #0x3f
  43ecac:	b.hi	43ee98 <ferror@plt+0x3d158>  // b.pmore
  43ecb0:	and	x4, x1, #0x7f
  43ecb4:	lsl	x6, x4, x0
  43ecb8:	orr	x28, x28, x6
  43ecbc:	lsr	x6, x28, x0
  43ecc0:	cmp	x4, x6
  43ecc4:	csel	w3, w3, w12, eq  // eq = none
  43ecc8:	add	w0, w0, #0x7
  43eccc:	tbnz	w1, #7, 43ec98 <ferror@plt+0x3cf58>
  43ecd0:	and	w3, w3, #0xfffffffe
  43ecd4:	add	x19, x19, w5, uxtw
  43ecd8:	tbnz	w3, #1, 43ff50 <ferror@plt+0x3e210>
  43ecdc:	ldr	w21, [x25, #376]
  43ece0:	add	x5, x25, #0x180
  43ece4:	ldr	x0, [sp, #120]
  43ece8:	mov	x1, #0x40                  	// #64
  43ecec:	ldr	x2, [sp, #152]
  43ecf0:	add	x3, x11, x0
  43ecf4:	add	w0, w21, #0x1
  43ecf8:	sbfiz	x21, x21, #6, #32
  43ecfc:	add	x21, x5, x21
  43ed00:	and	w0, w0, #0xf
  43ed04:	str	x5, [sp, #240]
  43ed08:	str	x11, [sp, #256]
  43ed0c:	str	w0, [x25, #376]
  43ed10:	mov	x0, x21
  43ed14:	bl	4019e0 <snprintf@plt>
  43ed18:	ldr	x3, [sp, #216]
  43ed1c:	ldr	x0, [sp, #232]
  43ed20:	add	x1, x21, x3
  43ed24:	bl	401cc0 <printf@plt>
  43ed28:	ldr	w21, [x25, #376]
  43ed2c:	ldr	x2, [sp, #152]
  43ed30:	add	w0, w21, #0x1
  43ed34:	ldr	x5, [sp, #240]
  43ed38:	sbfiz	x21, x21, #6, #32
  43ed3c:	ldr	x1, [sp, #120]
  43ed40:	add	x21, x5, x21
  43ed44:	and	w0, w0, #0xf
  43ed48:	str	w0, [x25, #376]
  43ed4c:	add	x3, x22, x1
  43ed50:	mov	x0, x21
  43ed54:	mov	x1, #0x40                  	// #64
  43ed58:	bl	4019e0 <snprintf@plt>
  43ed5c:	ldr	x3, [sp, #216]
  43ed60:	ldr	x0, [sp, #232]
  43ed64:	add	x1, x21, x3
  43ed68:	bl	401cc0 <printf@plt>
  43ed6c:	ldr	x0, [sp, #224]
  43ed70:	add	x21, x0, #0x488
  43ed74:	ldr	x1, [x0, #1160]
  43ed78:	mov	w0, #0x28                  	// #40
  43ed7c:	bl	401990 <putc@plt>
  43ed80:	ldr	w1, [sp, #168]
  43ed84:	mov	x4, x28
  43ed88:	ldr	w3, [sp, #280]
  43ed8c:	mov	x0, x19
  43ed90:	ldr	w2, [sp, #296]
  43ed94:	ldr	x6, [sp, #136]
  43ed98:	ldr	x5, [sp, #272]
  43ed9c:	bl	437300 <ferror@plt+0x355c0>
  43eda0:	mov	w2, w0
  43eda4:	ldr	x1, [sp, #224]
  43eda8:	mov	w0, #0x29                  	// #41
  43edac:	str	w2, [sp, #240]
  43edb0:	ldr	x1, [x1, #1160]
  43edb4:	bl	401990 <putc@plt>
  43edb8:	ldr	w2, [sp, #240]
  43edbc:	ldr	w0, [sp, #200]
  43edc0:	cmp	w2, #0x0
  43edc4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43edc8:	ldr	x11, [sp, #256]
  43edcc:	b.eq	43fe74 <ferror@plt+0x3e134>  // b.none
  43edd0:	cmp	x11, x22
  43edd4:	cset	w0, eq  // eq = none
  43edd8:	cmp	w0, #0x0
  43eddc:	ccmp	x27, x26, #0x0, ne  // ne = any
  43ede0:	b.eq	43fea8 <ferror@plt+0x3e168>  // b.none
  43ede4:	cmp	x11, x22
  43ede8:	b.hi	43edf8 <ferror@plt+0x3d0b8>  // b.pmore
  43edec:	cmp	w0, #0x0
  43edf0:	ccmp	x27, x26, #0x0, ne  // ne = any
  43edf4:	b.ls	43ee14 <ferror@plt+0x3d0d4>  // b.plast
  43edf8:	adrp	x1, 489000 <warn@@Base+0x39640>
  43edfc:	mov	w2, #0x5                   	// #5
  43ee00:	add	x1, x1, #0x418
  43ee04:	mov	x0, #0x0                   	// #0
  43ee08:	bl	401c70 <dcgettext@plt>
  43ee0c:	ldr	x1, [x21]
  43ee10:	bl	401910 <fputs@plt>
  43ee14:	ldr	x1, [x21]
  43ee18:	mov	x26, #0xffffffffffffffff    	// #-1
  43ee1c:	add	x21, x19, x28
  43ee20:	mov	x27, x26
  43ee24:	mov	w0, #0xa                   	// #10
  43ee28:	bl	401990 <putc@plt>
  43ee2c:	ldr	x1, [sp, #336]
  43ee30:	add	x19, x21, #0x1
  43ee34:	ldr	x0, [sp, #160]
  43ee38:	sub	x1, x21, x1
  43ee3c:	cmp	x23, x19
  43ee40:	add	x1, x1, x0
  43ee44:	b.cs	43ea0c <ferror@plt+0x3cccc>  // b.hs, b.nlast
  43ee48:	and	x22, x26, x27
  43ee4c:	ldr	w27, [sp, #192]
  43ee50:	mov	x28, x0
  43ee54:	mov	x19, x21
  43ee58:	mov	w2, #0x5                   	// #5
  43ee5c:	adrp	x1, 489000 <warn@@Base+0x39640>
  43ee60:	mov	x0, #0x0                   	// #0
  43ee64:	add	x1, x1, #0x310
  43ee68:	bl	401c70 <dcgettext@plt>
  43ee6c:	mov	x1, x28
  43ee70:	bl	44f9c0 <warn@@Base>
  43ee74:	b	43ea44 <ferror@plt+0x3cd04>
  43ee78:	tst	x1, #0x7f
  43ee7c:	csel	w2, w2, w10, eq  // eq = none
  43ee80:	tbnz	w1, #7, 43eb38 <ferror@plt+0x3cdf8>
  43ee84:	b	43eb70 <ferror@plt+0x3ce30>
  43ee88:	tst	x1, #0x7f
  43ee8c:	csel	w2, w2, w6, eq  // eq = none
  43ee90:	tbnz	w1, #7, 43eac0 <ferror@plt+0x3cd80>
  43ee94:	b	43eaf8 <ferror@plt+0x3cdb8>
  43ee98:	tst	x1, #0x7f
  43ee9c:	csel	w3, w3, w12, eq  // eq = none
  43eea0:	tbnz	w1, #7, 43ec98 <ferror@plt+0x3cf58>
  43eea4:	b	43ecd0 <ferror@plt+0x3cf90>
  43eea8:	tst	x2, #0x7f
  43eeac:	csel	w3, w3, w5, eq  // eq = none
  43eeb0:	tbnz	w2, #7, 43ec30 <ferror@plt+0x3cef0>
  43eeb4:	b	43ec68 <ferror@plt+0x3cf28>
  43eeb8:	tst	x2, #0x7f
  43eebc:	csel	w3, w3, w6, eq  // eq = none
  43eec0:	tbnz	w2, #7, 43ebd0 <ferror@plt+0x3ce90>
  43eec4:	b	43ec08 <ferror@plt+0x3cec8>
  43eec8:	cmp	w0, #0x6
  43eecc:	b.eq	43f240 <ferror@plt+0x3d500>  // b.none
  43eed0:	b.ls	43f018 <ferror@plt+0x3d2d8>  // b.plast
  43eed4:	cmp	w0, #0x9
  43eed8:	b.ne	43f024 <ferror@plt+0x3d2e4>  // b.any
  43eedc:	cbz	x20, 43eef8 <ferror@plt+0x3d1b8>
  43eee0:	adrp	x1, 489000 <warn@@Base+0x39640>
  43eee4:	add	x1, x1, #0x488
  43eee8:	mov	w2, #0x5                   	// #5
  43eeec:	mov	x0, #0x0                   	// #0
  43eef0:	bl	401c70 <dcgettext@plt>
  43eef4:	bl	401cc0 <printf@plt>
  43eef8:	mov	x0, x19
  43eefc:	mov	w3, #0x1                   	// #1
  43ef00:	mov	w1, #0x0                   	// #0
  43ef04:	mov	w4, #0x0                   	// #0
  43ef08:	mov	x27, #0x0                   	// #0
  43ef0c:	mov	w6, #0x3                   	// #3
  43ef10:	cmp	x23, x0
  43ef14:	b.ls	43fe0c <ferror@plt+0x3e0cc>  // b.plast
  43ef18:	ldrb	w2, [x0], #1
  43ef1c:	add	w4, w4, #0x1
  43ef20:	cmp	w1, #0x3f
  43ef24:	b.hi	43f008 <ferror@plt+0x3d2c8>  // b.pmore
  43ef28:	and	x5, x2, #0x7f
  43ef2c:	lsl	x7, x5, x1
  43ef30:	orr	x27, x27, x7
  43ef34:	lsr	x7, x27, x1
  43ef38:	cmp	x5, x7
  43ef3c:	csel	w3, w3, w6, eq  // eq = none
  43ef40:	add	w1, w1, #0x7
  43ef44:	tbnz	w2, #7, 43ef10 <ferror@plt+0x3d1d0>
  43ef48:	and	w3, w3, #0xfffffffe
  43ef4c:	add	x19, x19, w4, uxtw
  43ef50:	tbnz	w3, #1, 440104 <ferror@plt+0x3e3c4>
  43ef54:	adrp	x6, 486000 <warn@@Base+0x36640>
  43ef58:	add	x28, x6, #0x220
  43ef5c:	mov	w1, w24
  43ef60:	mov	x0, x28
  43ef64:	mov	x2, x27
  43ef68:	bl	401cc0 <printf@plt>
  43ef6c:	mov	x0, x19
  43ef70:	mov	x26, #0x0                   	// #0
  43ef74:	mov	w3, #0x1                   	// #1
  43ef78:	mov	w1, #0x0                   	// #0
  43ef7c:	mov	w4, #0x0                   	// #0
  43ef80:	mov	w10, #0x3                   	// #3
  43ef84:	nop
  43ef88:	cmp	x23, x0
  43ef8c:	b.ls	43fde8 <ferror@plt+0x3e0a8>  // b.plast
  43ef90:	ldrb	w2, [x0], #1
  43ef94:	add	w4, w4, #0x1
  43ef98:	cmp	w1, #0x3f
  43ef9c:	b.hi	43eff8 <ferror@plt+0x3d2b8>  // b.pmore
  43efa0:	and	x5, x2, #0x7f
  43efa4:	lsl	x6, x5, x1
  43efa8:	orr	x26, x26, x6
  43efac:	lsr	x6, x26, x1
  43efb0:	cmp	x5, x6
  43efb4:	csel	w3, w3, w10, eq  // eq = none
  43efb8:	add	w1, w1, #0x7
  43efbc:	tbnz	w2, #7, 43ef88 <ferror@plt+0x3d248>
  43efc0:	and	w3, w3, #0xfffffffe
  43efc4:	add	x21, x19, w4, uxtw
  43efc8:	tbnz	w3, #1, 4400e8 <ferror@plt+0x3e3a8>
  43efcc:	mov	x2, x26
  43efd0:	mov	w1, w24
  43efd4:	mov	x0, x28
  43efd8:	bl	401cc0 <printf@plt>
  43efdc:	adrp	x1, 489000 <warn@@Base+0x39640>
  43efe0:	add	x1, x1, #0x5c8
  43efe4:	mov	w2, #0x5                   	// #5
  43efe8:	mov	x0, #0x0                   	// #0
  43efec:	bl	401c70 <dcgettext@plt>
  43eff0:	bl	401cc0 <printf@plt>
  43eff4:	b	43ee2c <ferror@plt+0x3d0ec>
  43eff8:	tst	x2, #0x7f
  43effc:	csel	w3, w3, w10, eq  // eq = none
  43f000:	tbnz	w2, #7, 43ef88 <ferror@plt+0x3d248>
  43f004:	b	43efc0 <ferror@plt+0x3d280>
  43f008:	tst	x2, #0x7f
  43f00c:	csel	w3, w3, w6, eq  // eq = none
  43f010:	tbnz	w2, #7, 43ef10 <ferror@plt+0x3d1d0>
  43f014:	b	43ef48 <ferror@plt+0x3d208>
  43f018:	cbz	w0, 43ea24 <ferror@plt+0x3cce4>
  43f01c:	cmp	w0, #0x4
  43f020:	b.eq	43ebb4 <ferror@plt+0x3ce74>  // b.none
  43f024:	ldr	w27, [sp, #192]
  43f028:	mov	w2, #0x5                   	// #5
  43f02c:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f030:	mov	x0, #0x0                   	// #0
  43f034:	add	x1, x1, #0x4c0
  43f038:	str	w3, [sp, #120]
  43f03c:	bl	401c70 <dcgettext@plt>
  43f040:	ldr	w3, [sp, #120]
  43f044:	mov	w1, w3
  43f048:	bl	44f3e8 <error@@Base>
  43f04c:	b	43e828 <ferror@plt+0x3cae8>
  43f050:	mov	w2, #0x5                   	// #5
  43f054:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f058:	mov	x0, #0x0                   	// #0
  43f05c:	add	x1, x1, #0x228
  43f060:	bl	401c70 <dcgettext@plt>
  43f064:	mov	x1, x28
  43f068:	bl	44f9c0 <warn@@Base>
  43f06c:	add	w27, w27, #0x1
  43f070:	ldr	x0, [sp, #184]
  43f074:	mov	w19, #0x1                   	// #1
  43f078:	ldr	x6, [x25, #1424]
  43f07c:	add	x0, x6, x0
  43f080:	ldr	w1, [x0, #72]
  43f084:	cmp	w1, w27
  43f088:	b.hi	43e89c <ferror@plt+0x3cb5c>  // b.pmore
  43f08c:	ldr	w1, [sp, #204]
  43f090:	ldr	w0, [x25, #1696]
  43f094:	add	w1, w1, #0x1
  43f098:	str	w1, [sp, #204]
  43f09c:	cmp	w0, w1
  43f0a0:	b.hi	43e6d8 <ferror@plt+0x3c998>  // b.pmore
  43f0a4:	ldr	x27, [sp, #136]
  43f0a8:	ldr	x0, [x27, #32]
  43f0ac:	ldr	x1, [x27, #48]
  43f0b0:	ldr	x3, [sp, #336]
  43f0b4:	add	x0, x0, x1
  43f0b8:	cmp	x0, x3
  43f0bc:	b.hi	4405e4 <ferror@plt+0x3e8a4>  // b.pmore
  43f0c0:	ldr	x0, [sp, #224]
  43f0c4:	ldr	x1, [x0, #1160]
  43f0c8:	mov	w0, #0xa                   	// #10
  43f0cc:	bl	401990 <putc@plt>
  43f0d0:	ldr	x0, [sp, #264]
  43f0d4:	bl	401bc0 <free@plt>
  43f0d8:	mov	w0, #0x1                   	// #1
  43f0dc:	ldp	x19, x20, [sp, #16]
  43f0e0:	ldp	x21, x22, [sp, #32]
  43f0e4:	ldp	x23, x24, [sp, #48]
  43f0e8:	ldp	x25, x26, [sp, #64]
  43f0ec:	ldp	x27, x28, [sp, #80]
  43f0f0:	ldp	x29, x30, [sp], #352
  43f0f4:	ret
  43f0f8:	ldr	x0, [sp, #136]
  43f0fc:	ldr	w1, [x25, #1696]
  43f100:	ldr	x19, [x0, #32]
  43f104:	ldr	x0, [x0, #48]
  43f108:	add	x19, x19, x0
  43f10c:	ldr	w0, [sp, #252]
  43f110:	cbz	w0, 43f334 <ferror@plt+0x3d5f4>
  43f114:	ldr	w0, [sp, #204]
  43f118:	cmp	w0, w1
  43f11c:	b.cs	440160 <ferror@plt+0x3e420>  // b.hs, b.nlast
  43f120:	ldr	x1, [sp, #184]
  43f124:	ldr	x0, [x25, #1424]
  43f128:	add	x2, x0, x1
  43f12c:	ldr	w26, [x0, x1]
  43f130:	sub	w0, w26, #0x2
  43f134:	cmp	w0, #0x6
  43f138:	b.hi	4401fc <ferror@plt+0x3e4bc>  // b.pmore
  43f13c:	ldp	x20, x24, [sp, #104]
  43f140:	adrp	x0, 486000 <warn@@Base+0x36640>
  43f144:	adrp	x1, 486000 <warn@@Base+0x36640>
  43f148:	add	x22, x0, #0x210
  43f14c:	add	x0, x1, #0x220
  43f150:	str	x0, [sp, #192]
  43f154:	adrp	x0, 489000 <warn@@Base+0x39640>
  43f158:	add	x0, x0, #0x350
  43f15c:	str	x0, [sp, #216]
  43f160:	mov	x23, x19
  43f164:	ldr	w0, [x2, #4]
  43f168:	mov	x1, x20
  43f16c:	str	w0, [sp, #160]
  43f170:	ldr	w0, [x2, #8]
  43f174:	str	w0, [sp, #168]
  43f178:	ldr	x0, [x2, #16]
  43f17c:	str	x0, [sp, #120]
  43f180:	str	w26, [sp, #176]
  43f184:	str	w27, [sp, #232]
  43f188:	sub	x1, x20, x1
  43f18c:	mov	x0, x22
  43f190:	add	x1, x1, x28
  43f194:	bl	401cc0 <printf@plt>
  43f198:	cmp	x20, x23
  43f19c:	b.cs	44055c <ferror@plt+0x3e81c>  // b.hs, b.nlast
  43f1a0:	add	x27, x20, #0x1
  43f1a4:	cmp	x27, x23
  43f1a8:	b.cc	43fa10 <ferror@plt+0x3dcd0>  // b.lo, b.ul, b.last
  43f1ac:	sub	x1, x23, x20
  43f1b0:	sub	w0, w1, #0x1
  43f1b4:	cmp	w0, #0x7
  43f1b8:	b.ls	43fa14 <ferror@plt+0x3dcd4>  // b.plast
  43f1bc:	adrp	x1, 486000 <warn@@Base+0x36640>
  43f1c0:	add	x1, x1, #0x260
  43f1c4:	mov	w2, #0x5                   	// #5
  43f1c8:	mov	x23, x27
  43f1cc:	mov	x0, #0x0                   	// #0
  43f1d0:	ldr	w27, [sp, #232]
  43f1d4:	stp	x23, x24, [sp, #336]
  43f1d8:	bl	401c70 <dcgettext@plt>
  43f1dc:	bl	401cc0 <printf@plt>
  43f1e0:	b	43e828 <ferror@plt+0x3cae8>
  43f1e4:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f1e8:	add	x1, x1, #0x1b0
  43f1ec:	mov	w2, #0x5                   	// #5
  43f1f0:	mov	x0, #0x0                   	// #0
  43f1f4:	bl	401c70 <dcgettext@plt>
  43f1f8:	ldr	x3, [sp, #208]
  43f1fc:	mov	x2, x28
  43f200:	ldr	x1, [sp, #336]
  43f204:	sub	x1, x1, x3
  43f208:	bl	44f9c0 <warn@@Base>
  43f20c:	b	43e7d0 <ferror@plt+0x3ca90>
  43f210:	mov	w2, #0x5                   	// #5
  43f214:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f218:	mov	x0, #0x0                   	// #0
  43f21c:	add	x1, x1, #0x260
  43f220:	bl	401c70 <dcgettext@plt>
  43f224:	mov	x1, x20
  43f228:	b	43f068 <ferror@plt+0x3d328>
  43f22c:	sub	x1, x23, x21
  43f230:	sub	w0, w1, #0x1
  43f234:	cmp	w0, #0x7
  43f238:	b.ls	43ea70 <ferror@plt+0x3cd30>  // b.plast
  43f23c:	b	43ea24 <ferror@plt+0x3cce4>
  43f240:	ldr	w0, [sp, #168]
  43f244:	add	x21, x19, w0, uxtw
  43f248:	cmp	x23, x21
  43f24c:	b.hi	43fe5c <ferror@plt+0x3e11c>  // b.pmore
  43f250:	str	xzr, [sp, #120]
  43f254:	cmp	x23, x19
  43f258:	b.ls	43f26c <ferror@plt+0x3d52c>  // b.plast
  43f25c:	sub	x1, x23, x19
  43f260:	sub	w0, w1, #0x1
  43f264:	cmp	w0, #0x7
  43f268:	b.ls	43fe60 <ferror@plt+0x3e120>  // b.plast
  43f26c:	ldr	w0, [x25, #376]
  43f270:	add	x19, x25, #0x180
  43f274:	ldr	x3, [sp, #120]
  43f278:	add	w5, w0, #0x1
  43f27c:	ldr	x2, [sp, #152]
  43f280:	and	w5, w5, #0xf
  43f284:	sbfiz	x0, x0, #6, #32
  43f288:	mov	x1, #0x40                  	// #64
  43f28c:	add	x19, x19, x0
  43f290:	str	w5, [x25, #376]
  43f294:	mov	x0, x19
  43f298:	bl	4019e0 <snprintf@plt>
  43f29c:	ldr	x0, [sp, #216]
  43f2a0:	add	x1, x19, x0
  43f2a4:	ldr	x0, [sp, #232]
  43f2a8:	bl	401cc0 <printf@plt>
  43f2ac:	adrp	x1, 486000 <warn@@Base+0x36640>
  43f2b0:	add	x1, x1, #0x6e0
  43f2b4:	mov	w2, #0x5                   	// #5
  43f2b8:	mov	x0, #0x0                   	// #0
  43f2bc:	bl	401c70 <dcgettext@plt>
  43f2c0:	bl	401cc0 <printf@plt>
  43f2c4:	b	43ee2c <ferror@plt+0x3d0ec>
  43f2c8:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f2cc:	mov	w2, #0x5                   	// #5
  43f2d0:	add	x1, x1, #0x1e8
  43f2d4:	b	43f1f0 <ferror@plt+0x3d4b0>
  43f2d8:	mov	w0, #0x1                   	// #1
  43f2dc:	mov	w19, w0
  43f2e0:	str	w0, [sp, #132]
  43f2e4:	ldr	x0, [sp, #184]
  43f2e8:	ldr	x6, [x25, #1424]
  43f2ec:	add	x0, x6, x0
  43f2f0:	b	43e88c <ferror@plt+0x3cb4c>
  43f2f4:	ldr	x0, [sp, #344]
  43f2f8:	str	x0, [sp, #336]
  43f2fc:	b	43e7a8 <ferror@plt+0x3ca68>
  43f300:	mov	w0, #0x1                   	// #1
  43f304:	str	w0, [sp, #132]
  43f308:	ldr	x0, [sp, #136]
  43f30c:	add	x2, sp, #0x150
  43f310:	ldr	w3, [sp, #204]
  43f314:	mov	w19, #0x1                   	// #1
  43f318:	add	x0, x0, #0x20
  43f31c:	ldr	x1, [x0, #16]
  43f320:	bl	431f30 <ferror@plt+0x301f0>
  43f324:	ldr	x0, [sp, #184]
  43f328:	ldr	x6, [x25, #1424]
  43f32c:	add	x0, x6, x0
  43f330:	b	43e88c <ferror@plt+0x3cb4c>
  43f334:	ldr	w0, [sp, #204]
  43f338:	cmp	w0, w1
  43f33c:	b.cs	440140 <ferror@plt+0x3e400>  // b.hs, b.nlast
  43f340:	ldr	x2, [sp, #184]
  43f344:	ldr	x0, [x25, #1424]
  43f348:	add	x1, x0, x2
  43f34c:	ldr	w2, [x0, x2]
  43f350:	str	w2, [sp, #160]
  43f354:	sub	w0, w2, #0x2
  43f358:	cmp	w0, #0x6
  43f35c:	b.hi	4401d8 <ferror@plt+0x3e498>  // b.pmore
  43f360:	mov	w0, w2
  43f364:	lsl	w2, w2, #1
  43f368:	str	x2, [sp, #272]
  43f36c:	lsl	w4, w0, #1
  43f370:	ldr	x0, [sp, #104]
  43f374:	add	x0, x0, x2
  43f378:	cmp	x19, x0
  43f37c:	b.cc	4406bc <ferror@plt+0x3e97c>  // b.lo, b.ul, b.last
  43f380:	ldr	w5, [sp, #160]
  43f384:	mov	w3, #0x8                   	// #8
  43f388:	ldr	w6, [x1, #4]
  43f38c:	mov	x2, #0xfffffffffffffffe    	// #-2
  43f390:	sub	w3, w3, w5
  43f394:	str	w6, [sp, #300]
  43f398:	lsl	w0, w5, #3
  43f39c:	ldr	w6, [x1, #8]
  43f3a0:	sub	w0, w0, #0x1
  43f3a4:	mov	x22, x28
  43f3a8:	ldr	x1, [x1, #16]
  43f3ac:	lsl	x0, x2, x0
  43f3b0:	mvn	x0, x0
  43f3b4:	stp	x28, x0, [sp, #232]
  43f3b8:	adrp	x0, 486000 <warn@@Base+0x36640>
  43f3bc:	add	x0, x0, #0x210
  43f3c0:	str	x1, [sp, #288]
  43f3c4:	lsl	w1, w3, #1
  43f3c8:	str	x0, [sp, #176]
  43f3cc:	str	x1, [sp, #192]
  43f3d0:	adrp	x1, 487000 <warn@@Base+0x37640>
  43f3d4:	add	x0, x1, #0x6f8
  43f3d8:	str	x0, [sp, #280]
  43f3dc:	mov	w0, w5
  43f3e0:	str	x0, [sp, #256]
  43f3e4:	ldr	x21, [sp, #104]
  43f3e8:	sub	w4, w4, #0x1
  43f3ec:	ldr	x0, [sp, #112]
  43f3f0:	str	x0, [sp, #168]
  43f3f4:	str	w4, [sp, #296]
  43f3f8:	str	w6, [sp, #312]
  43f3fc:	str	w27, [sp, #316]
  43f400:	ldr	x0, [sp, #176]
  43f404:	mov	x1, x22
  43f408:	bl	401cc0 <printf@plt>
  43f40c:	ldr	x0, [sp, #256]
  43f410:	add	x23, x21, x0
  43f414:	cmp	x23, x19
  43f418:	add	x26, x23, x0
  43f41c:	b.cc	43f7a8 <ferror@plt+0x3da68>  // b.lo, b.ul, b.last
  43f420:	cmp	x19, x21
  43f424:	b.ls	43f438 <ferror@plt+0x3d6f8>  // b.plast
  43f428:	sub	x1, x19, x21
  43f42c:	sub	w0, w1, #0x1
  43f430:	cmp	w0, #0x7
  43f434:	b.ls	440730 <ferror@plt+0x3e9f0>  // b.plast
  43f438:	cmp	x26, x19
  43f43c:	b.cs	43f940 <ferror@plt+0x3dc00>  // b.hs, b.nlast
  43f440:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43f444:	add	x21, x21, #0x398
  43f448:	mov	x20, #0x0                   	// #0
  43f44c:	ldr	w1, [sp, #160]
  43f450:	ldr	x2, [x21]
  43f454:	mov	x0, x23
  43f458:	blr	x2
  43f45c:	mov	x23, x0
  43f460:	orr	x0, x0, x20
  43f464:	cbz	x0, 43f7e8 <ferror@plt+0x3daa8>
  43f468:	ldr	x0, [sp, #240]
  43f46c:	bics	xzr, x0, x20
  43f470:	b.eq	43f858 <ferror@plt+0x3db18>  // b.none
  43f474:	ldr	x2, [sp, #168]
  43f478:	cbz	x2, 43f830 <ferror@plt+0x3daf0>
  43f47c:	ldr	x22, [sp, #336]
  43f480:	mov	x3, x2
  43f484:	mov	w1, #0x1                   	// #1
  43f488:	mov	w0, #0x0                   	// #0
  43f48c:	sub	x22, x2, x22
  43f490:	mov	w21, #0x0                   	// #0
  43f494:	ldr	x2, [sp, #232]
  43f498:	mov	x27, #0x0                   	// #0
  43f49c:	mov	w5, #0x3                   	// #3
  43f4a0:	add	x22, x22, x2
  43f4a4:	nop
  43f4a8:	cmp	x3, x19
  43f4ac:	b.cs	43f974 <ferror@plt+0x3dc34>  // b.hs, b.nlast
  43f4b0:	ldrb	w2, [x3], #1
  43f4b4:	add	w21, w21, #0x1
  43f4b8:	cmp	w0, #0x3f
  43f4bc:	b.hi	43f760 <ferror@plt+0x3da20>  // b.pmore
  43f4c0:	and	x4, x2, #0x7f
  43f4c4:	lsl	x6, x4, x0
  43f4c8:	orr	x27, x27, x6
  43f4cc:	lsr	x6, x27, x0
  43f4d0:	cmp	x4, x6
  43f4d4:	csel	w1, w1, w5, eq  // eq = none
  43f4d8:	add	w0, w0, #0x7
  43f4dc:	tbnz	w2, #7, 43f4a8 <ferror@plt+0x3d768>
  43f4e0:	ldr	x0, [sp, #168]
  43f4e4:	and	w1, w1, #0xfffffffe
  43f4e8:	add	x21, x0, w21, uxtw
  43f4ec:	tbnz	w1, #1, 43fd68 <ferror@plt+0x3e028>
  43f4f0:	ldr	w1, [sp, #296]
  43f4f4:	adrp	x10, 486000 <warn@@Base+0x36640>
  43f4f8:	add	x24, x10, #0x220
  43f4fc:	mov	x2, x27
  43f500:	mov	x0, x24
  43f504:	mov	x28, #0x0                   	// #0
  43f508:	bl	401cc0 <printf@plt>
  43f50c:	mov	x3, x21
  43f510:	mov	w1, #0x1                   	// #1
  43f514:	mov	w0, #0x0                   	// #0
  43f518:	mov	w5, #0x0                   	// #0
  43f51c:	mov	w6, #0x3                   	// #3
  43f520:	cmp	x3, x19
  43f524:	b.cs	43f94c <ferror@plt+0x3dc0c>  // b.hs, b.nlast
  43f528:	ldrb	w2, [x3], #1
  43f52c:	add	w5, w5, #0x1
  43f530:	cmp	w0, #0x3f
  43f534:	b.hi	43f750 <ferror@plt+0x3da10>  // b.pmore
  43f538:	and	x4, x2, #0x7f
  43f53c:	lsl	x7, x4, x0
  43f540:	orr	x28, x28, x7
  43f544:	lsr	x7, x28, x0
  43f548:	cmp	x4, x7
  43f54c:	csel	w1, w1, w6, eq  // eq = none
  43f550:	add	w0, w0, #0x7
  43f554:	tbnz	w2, #7, 43f520 <ferror@plt+0x3d7e0>
  43f558:	and	w1, w1, #0xfffffffe
  43f55c:	add	x0, x21, w5, uxtw
  43f560:	str	x0, [sp, #168]
  43f564:	tbnz	w1, #1, 43fd84 <ferror@plt+0x3e044>
  43f568:	ldr	w1, [sp, #296]
  43f56c:	mov	x0, x24
  43f570:	mov	x2, x28
  43f574:	add	x24, x26, #0x2
  43f578:	bl	401cc0 <printf@plt>
  43f57c:	mov	w2, #0x5                   	// #5
  43f580:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f584:	mov	x0, #0x0                   	// #0
  43f588:	add	x1, x1, #0x350
  43f58c:	bl	401c70 <dcgettext@plt>
  43f590:	mov	x1, x22
  43f594:	adrp	x3, 484000 <warn@@Base+0x34640>
  43f598:	mov	w2, #0x8                   	// #8
  43f59c:	add	x3, x3, #0x810
  43f5a0:	bl	401cc0 <printf@plt>
  43f5a4:	cmp	x24, x19
  43f5a8:	b.hi	43f844 <ferror@plt+0x3db04>  // b.pmore
  43f5ac:	b.ne	43f770 <ferror@plt+0x3da30>  // b.any
  43f5b0:	cmp	x26, x19
  43f5b4:	b.cs	43f5c8 <ferror@plt+0x3d888>  // b.hs, b.nlast
  43f5b8:	sub	x1, x19, x26
  43f5bc:	sub	w0, w1, #0x1
  43f5c0:	cmp	w0, #0x7
  43f5c4:	b.ls	43f774 <ferror@plt+0x3da34>  // b.plast
  43f5c8:	mov	x21, x19
  43f5cc:	mov	x4, #0x0                   	// #0
  43f5d0:	ldr	w26, [x25, #376]
  43f5d4:	add	x22, x25, #0x180
  43f5d8:	ldr	x0, [sp, #120]
  43f5dc:	mov	x1, #0x40                  	// #64
  43f5e0:	ldr	x2, [sp, #152]
  43f5e4:	add	x3, x20, x0
  43f5e8:	add	w0, w26, #0x1
  43f5ec:	sbfiz	x26, x26, #6, #32
  43f5f0:	add	x26, x22, x26
  43f5f4:	and	w0, w0, #0xf
  43f5f8:	str	x4, [sp, #216]
  43f5fc:	str	w0, [x25, #376]
  43f600:	mov	x0, x26
  43f604:	bl	4019e0 <snprintf@plt>
  43f608:	ldr	x3, [sp, #192]
  43f60c:	add	x1, x26, x3
  43f610:	ldr	x26, [sp, #280]
  43f614:	mov	x0, x26
  43f618:	bl	401cc0 <printf@plt>
  43f61c:	ldr	w0, [x25, #376]
  43f620:	ldr	x2, [sp, #152]
  43f624:	add	w5, w0, #0x1
  43f628:	and	w5, w5, #0xf
  43f62c:	sbfiz	x0, x0, #6, #32
  43f630:	ldr	x1, [sp, #120]
  43f634:	add	x22, x22, x0
  43f638:	mov	x0, x22
  43f63c:	str	w5, [x25, #376]
  43f640:	add	x3, x1, x23
  43f644:	mov	x1, #0x40                  	// #64
  43f648:	bl	4019e0 <snprintf@plt>
  43f64c:	ldr	x3, [sp, #192]
  43f650:	mov	x0, x26
  43f654:	add	x1, x22, x3
  43f658:	bl	401cc0 <printf@plt>
  43f65c:	ldr	x26, [sp, #224]
  43f660:	mov	w0, #0x28                  	// #40
  43f664:	add	x22, x26, #0x488
  43f668:	ldr	x1, [x26, #1160]
  43f66c:	bl	401990 <putc@plt>
  43f670:	ldr	w1, [sp, #160]
  43f674:	mov	x0, x24
  43f678:	ldr	w2, [sp, #300]
  43f67c:	ldr	w3, [sp, #312]
  43f680:	ldr	x6, [sp, #136]
  43f684:	ldr	x4, [sp, #216]
  43f688:	ldr	x5, [sp, #288]
  43f68c:	bl	437300 <ferror@plt+0x355c0>
  43f690:	ldr	x1, [x26, #1160]
  43f694:	mov	w26, w0
  43f698:	mov	w0, #0x29                  	// #41
  43f69c:	bl	401990 <putc@plt>
  43f6a0:	ldr	w0, [sp, #200]
  43f6a4:	cmp	w26, #0x0
  43f6a8:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43f6ac:	b.eq	43f924 <ferror@plt+0x3dbe4>  // b.none
  43f6b0:	cmp	x20, x23
  43f6b4:	cset	w0, eq  // eq = none
  43f6b8:	cmp	w0, #0x0
  43f6bc:	ccmp	x27, x28, #0x0, ne  // ne = any
  43f6c0:	b.eq	43f904 <ferror@plt+0x3dbc4>  // b.none
  43f6c4:	cmp	x20, x23
  43f6c8:	b.hi	43f6d8 <ferror@plt+0x3d998>  // b.pmore
  43f6cc:	cmp	w0, #0x0
  43f6d0:	ccmp	x27, x28, #0x0, ne  // ne = any
  43f6d4:	b.ls	43f6f4 <ferror@plt+0x3d9b4>  // b.plast
  43f6d8:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f6dc:	mov	w2, #0x5                   	// #5
  43f6e0:	add	x1, x1, #0x418
  43f6e4:	mov	x0, #0x0                   	// #0
  43f6e8:	bl	401c70 <dcgettext@plt>
  43f6ec:	ldr	x1, [x22]
  43f6f0:	bl	401910 <fputs@plt>
  43f6f4:	ldr	x1, [x22]
  43f6f8:	mov	w0, #0xa                   	// #10
  43f6fc:	bl	401990 <putc@plt>
  43f700:	ldr	x0, [sp, #272]
  43f704:	ldr	x22, [sp, #336]
  43f708:	add	x0, x21, x0
  43f70c:	cmp	x19, x0
  43f710:	ldr	x0, [sp, #232]
  43f714:	sub	x22, x21, x22
  43f718:	add	x22, x22, x0
  43f71c:	b.cs	43f400 <ferror@plt+0x3d6c0>  // b.hs, b.nlast
  43f720:	ldr	w27, [sp, #316]
  43f724:	mov	x28, x0
  43f728:	mov	w2, #0x5                   	// #5
  43f72c:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f730:	mov	x0, #0x0                   	// #0
  43f734:	add	x1, x1, #0x310
  43f738:	bl	401c70 <dcgettext@plt>
  43f73c:	mov	x1, x28
  43f740:	bl	44f9c0 <warn@@Base>
  43f744:	ldr	x0, [sp, #168]
  43f748:	stp	x21, x0, [sp, #336]
  43f74c:	b	43e828 <ferror@plt+0x3cae8>
  43f750:	tst	x2, #0x7f
  43f754:	csel	w1, w1, w6, eq  // eq = none
  43f758:	tbnz	w2, #7, 43f520 <ferror@plt+0x3d7e0>
  43f75c:	b	43f558 <ferror@plt+0x3d818>
  43f760:	tst	x2, #0x7f
  43f764:	csel	w1, w1, w5, eq  // eq = none
  43f768:	tbnz	w2, #7, 43f4a8 <ferror@plt+0x3d768>
  43f76c:	b	43f4e0 <ferror@plt+0x3d7a0>
  43f770:	mov	w1, #0x2                   	// #2
  43f774:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43f778:	mov	x0, x26
  43f77c:	ldr	x2, [x2, #920]
  43f780:	blr	x2
  43f784:	add	x21, x24, w0, uxth
  43f788:	and	x4, x0, #0xffff
  43f78c:	cmp	x19, x21
  43f790:	b.cs	43f5d0 <ferror@plt+0x3d890>  // b.hs, b.nlast
  43f794:	ldr	w27, [sp, #316]
  43f798:	mov	x21, x24
  43f79c:	mov	w2, #0x5                   	// #5
  43f7a0:	ldr	x28, [sp, #232]
  43f7a4:	b	43f72c <ferror@plt+0x3d9ec>
  43f7a8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43f7ac:	mov	x0, x21
  43f7b0:	ldr	w1, [sp, #160]
  43f7b4:	add	x21, x2, #0x398
  43f7b8:	ldr	x2, [x2, #920]
  43f7bc:	blr	x2
  43f7c0:	mov	x20, x0
  43f7c4:	cmp	x26, x19
  43f7c8:	b.cc	43f44c <ferror@plt+0x3d70c>  // b.lo, b.ul, b.last
  43f7cc:	sub	x1, x19, x23
  43f7d0:	sub	w0, w1, #0x1
  43f7d4:	cmp	w0, #0x7
  43f7d8:	b.ls	43f450 <ferror@plt+0x3d710>  // b.plast
  43f7dc:	mov	x0, x20
  43f7e0:	mov	x23, #0x0                   	// #0
  43f7e4:	cbnz	x0, 43f468 <ferror@plt+0x3d728>
  43f7e8:	ldr	x0, [sp, #136]
  43f7ec:	mov	x1, x22
  43f7f0:	bl	42ce60 <ferror@plt+0x2b120>
  43f7f4:	cbnz	w0, 43f468 <ferror@plt+0x3d728>
  43f7f8:	ldr	x0, [sp, #256]
  43f7fc:	add	x1, x22, x0
  43f800:	ldr	x0, [sp, #136]
  43f804:	bl	42ce60 <ferror@plt+0x2b120>
  43f808:	cbnz	w0, 43f468 <ferror@plt+0x3d728>
  43f80c:	adrp	x1, 486000 <warn@@Base+0x36640>
  43f810:	add	x1, x1, #0x260
  43f814:	mov	w2, #0x5                   	// #5
  43f818:	ldr	w27, [sp, #316]
  43f81c:	mov	x21, x26
  43f820:	mov	x0, #0x0                   	// #0
  43f824:	bl	401c70 <dcgettext@plt>
  43f828:	bl	401cc0 <printf@plt>
  43f82c:	b	43f744 <ferror@plt+0x3da04>
  43f830:	add	x24, x26, #0x2
  43f834:	mov	x28, #0xffffffffffffffff    	// #-1
  43f838:	cmp	x24, x19
  43f83c:	mov	x27, x28
  43f840:	b.ls	43f5ac <ferror@plt+0x3d86c>  // b.plast
  43f844:	ldr	w27, [sp, #316]
  43f848:	mov	x21, x26
  43f84c:	mov	w2, #0x5                   	// #5
  43f850:	ldr	x28, [sp, #232]
  43f854:	b	43f72c <ferror@plt+0x3d9ec>
  43f858:	bics	xzr, x0, x23
  43f85c:	b.eq	43f474 <ferror@plt+0x3d734>  // b.none
  43f860:	ldr	w21, [x25, #376]
  43f864:	mov	x3, x20
  43f868:	ldr	x24, [sp, #152]
  43f86c:	add	x20, x25, #0x180
  43f870:	add	w0, w21, #0x1
  43f874:	sbfiz	x21, x21, #6, #32
  43f878:	add	x21, x20, x21
  43f87c:	and	w0, w0, #0xf
  43f880:	mov	x2, x24
  43f884:	mov	x1, #0x40                  	// #64
  43f888:	str	w0, [x25, #376]
  43f88c:	mov	x0, x21
  43f890:	bl	4019e0 <snprintf@plt>
  43f894:	ldr	x22, [sp, #192]
  43f898:	add	x1, x21, x22
  43f89c:	ldr	x21, [sp, #280]
  43f8a0:	mov	x0, x21
  43f8a4:	bl	401cc0 <printf@plt>
  43f8a8:	ldr	w0, [x25, #376]
  43f8ac:	mov	x3, x23
  43f8b0:	mov	x2, x24
  43f8b4:	mov	x1, #0x40                  	// #64
  43f8b8:	add	w4, w0, #0x1
  43f8bc:	and	w4, w4, #0xf
  43f8c0:	sbfiz	x0, x0, #6, #32
  43f8c4:	add	x20, x20, x0
  43f8c8:	str	w4, [x25, #376]
  43f8cc:	mov	x0, x20
  43f8d0:	bl	4019e0 <snprintf@plt>
  43f8d4:	add	x1, x20, x22
  43f8d8:	mov	x0, x21
  43f8dc:	bl	401cc0 <printf@plt>
  43f8e0:	mov	x21, x26
  43f8e4:	adrp	x1, 486000 <warn@@Base+0x36640>
  43f8e8:	add	x1, x1, #0x6e0
  43f8ec:	mov	w2, #0x5                   	// #5
  43f8f0:	mov	x0, #0x0                   	// #0
  43f8f4:	str	x23, [sp, #120]
  43f8f8:	bl	401c70 <dcgettext@plt>
  43f8fc:	bl	401cc0 <printf@plt>
  43f900:	b	43f700 <ferror@plt+0x3d9c0>
  43f904:	mov	w2, #0x5                   	// #5
  43f908:	adrp	x1, 489000 <warn@@Base+0x39640>
  43f90c:	mov	x0, #0x0                   	// #0
  43f910:	add	x1, x1, #0x408
  43f914:	bl	401c70 <dcgettext@plt>
  43f918:	ldr	x1, [x22]
  43f91c:	bl	401910 <fputs@plt>
  43f920:	b	43f6f4 <ferror@plt+0x3d9b4>
  43f924:	adrp	x1, 488000 <warn@@Base+0x38640>
  43f928:	add	x1, x1, #0x640
  43f92c:	mov	w2, #0x5                   	// #5
  43f930:	mov	x0, #0x0                   	// #0
  43f934:	bl	401c70 <dcgettext@plt>
  43f938:	bl	401cc0 <printf@plt>
  43f93c:	b	43f6b0 <ferror@plt+0x3d970>
  43f940:	mov	x20, #0x0                   	// #0
  43f944:	mov	x23, #0x0                   	// #0
  43f948:	b	43f7e8 <ferror@plt+0x3daa8>
  43f94c:	add	x0, x21, w5, uxtw
  43f950:	str	x0, [sp, #168]
  43f954:	tbz	w1, #0, 43f564 <ferror@plt+0x3d824>
  43f958:	adrp	x1, 458000 <warn@@Base+0x8640>
  43f95c:	add	x1, x1, #0xe0
  43f960:	mov	w2, #0x5                   	// #5
  43f964:	mov	x0, #0x0                   	// #0
  43f968:	bl	401c70 <dcgettext@plt>
  43f96c:	bl	44f3e8 <error@@Base>
  43f970:	b	43f568 <ferror@plt+0x3d828>
  43f974:	ldr	x0, [sp, #168]
  43f978:	add	x21, x0, w21, uxtw
  43f97c:	tbz	w1, #0, 43f4ec <ferror@plt+0x3d7ac>
  43f980:	adrp	x1, 458000 <warn@@Base+0x8640>
  43f984:	add	x1, x1, #0xe0
  43f988:	mov	w2, #0x5                   	// #5
  43f98c:	mov	x0, #0x0                   	// #0
  43f990:	bl	401c70 <dcgettext@plt>
  43f994:	bl	44f3e8 <error@@Base>
  43f998:	b	43f4f0 <ferror@plt+0x3d7b0>
  43f99c:	add	x20, x20, w4, uxtw
  43f9a0:	tbz	w2, #0, 43eb00 <ferror@plt+0x3cdc0>
  43f9a4:	adrp	x1, 458000 <warn@@Base+0x8640>
  43f9a8:	add	x1, x1, #0xe0
  43f9ac:	mov	w2, #0x5                   	// #5
  43f9b0:	mov	x0, #0x0                   	// #0
  43f9b4:	bl	401c70 <dcgettext@plt>
  43f9b8:	bl	44f3e8 <error@@Base>
  43f9bc:	b	43eb04 <ferror@plt+0x3cdc4>
  43f9c0:	add	x20, x20, w4, uxtw
  43f9c4:	tbz	w2, #0, 43eb78 <ferror@plt+0x3ce38>
  43f9c8:	adrp	x1, 458000 <warn@@Base+0x8640>
  43f9cc:	add	x1, x1, #0xe0
  43f9d0:	mov	w2, #0x5                   	// #5
  43f9d4:	mov	x0, #0x0                   	// #0
  43f9d8:	bl	401c70 <dcgettext@plt>
  43f9dc:	bl	44f3e8 <error@@Base>
  43f9e0:	b	43eb7c <ferror@plt+0x3ce3c>
  43f9e4:	add	x19, x19, w5, uxtw
  43f9e8:	tbz	w3, #0, 43ecd8 <ferror@plt+0x3cf98>
  43f9ec:	adrp	x1, 458000 <warn@@Base+0x8640>
  43f9f0:	add	x1, x1, #0xe0
  43f9f4:	str	x11, [sp, #240]
  43f9f8:	mov	w2, #0x5                   	// #5
  43f9fc:	mov	x0, #0x0                   	// #0
  43fa00:	bl	401c70 <dcgettext@plt>
  43fa04:	bl	44f3e8 <error@@Base>
  43fa08:	ldr	x11, [sp, #240]
  43fa0c:	b	43ecdc <ferror@plt+0x3cf9c>
  43fa10:	ldr	w1, [sp, #252]
  43fa14:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  43fa18:	add	x19, x2, #0x398
  43fa1c:	mov	x0, x20
  43fa20:	ldr	x2, [x2, #920]
  43fa24:	blr	x2
  43fa28:	mov	x21, x0
  43fa2c:	mov	w26, w0
  43fa30:	cbz	x24, 43fb58 <ferror@plt+0x3de18>
  43fa34:	sub	w0, w0, #0x2
  43fa38:	cmp	w0, #0x2
  43fa3c:	b.hi	43fb58 <ferror@plt+0x3de18>  // b.pmore
  43fa40:	ldr	x3, [sp, #336]
  43fa44:	mov	x1, x24
  43fa48:	ldr	w0, [sp, #252]
  43fa4c:	mov	w2, #0x0                   	// #0
  43fa50:	sub	x3, x24, x3
  43fa54:	mov	w8, #0x0                   	// #0
  43fa58:	add	x3, x3, x28
  43fa5c:	mov	x9, #0x0                   	// #0
  43fa60:	mov	w11, #0x3                   	// #3
  43fa64:	str	x3, [sp, #240]
  43fa68:	cmp	x1, x23
  43fa6c:	b.cs	4401ac <ferror@plt+0x3e46c>  // b.hs, b.nlast
  43fa70:	ldrb	w3, [x1], #1
  43fa74:	add	w8, w8, #0x1
  43fa78:	cmp	w2, #0x3f
  43fa7c:	b.hi	43fc88 <ferror@plt+0x3df48>  // b.pmore
  43fa80:	and	x4, x3, #0x7f
  43fa84:	lsl	x5, x4, x2
  43fa88:	orr	x9, x9, x5
  43fa8c:	lsr	x5, x9, x2
  43fa90:	cmp	x4, x5
  43fa94:	csel	w0, w0, w11, eq  // eq = none
  43fa98:	add	w2, w2, #0x7
  43fa9c:	tbnz	w3, #7, 43fa68 <ferror@plt+0x3dd28>
  43faa0:	and	w0, w0, #0xfffffffe
  43faa4:	add	x24, x24, w8, uxtw
  43faa8:	tbnz	w0, #1, 440500 <ferror@plt+0x3e7c0>
  43faac:	ldr	x0, [sp, #192]
  43fab0:	mov	x2, x9
  43fab4:	mov	x9, #0x0                   	// #0
  43fab8:	mov	w1, #0xf                   	// #15
  43fabc:	str	x9, [sp, #256]
  43fac0:	bl	401cc0 <printf@plt>
  43fac4:	ldr	w0, [sp, #252]
  43fac8:	mov	x1, x24
  43facc:	ldr	x9, [sp, #256]
  43fad0:	mov	w2, #0x0                   	// #0
  43fad4:	mov	w8, #0x0                   	// #0
  43fad8:	mov	w11, #0x3                   	// #3
  43fadc:	nop
  43fae0:	cmp	x1, x23
  43fae4:	b.cs	440180 <ferror@plt+0x3e440>  // b.hs, b.nlast
  43fae8:	ldrb	w3, [x1], #1
  43faec:	add	w8, w8, #0x1
  43faf0:	cmp	w2, #0x3f
  43faf4:	b.hi	43fc78 <ferror@plt+0x3df38>  // b.pmore
  43faf8:	and	x4, x3, #0x7f
  43fafc:	lsl	x5, x4, x2
  43fb00:	orr	x9, x9, x5
  43fb04:	lsr	x5, x9, x2
  43fb08:	cmp	x4, x5
  43fb0c:	csel	w0, w0, w11, eq  // eq = none
  43fb10:	add	w2, w2, #0x7
  43fb14:	tbnz	w3, #7, 43fae0 <ferror@plt+0x3dda0>
  43fb18:	and	w0, w0, #0xfffffffe
  43fb1c:	add	x24, x24, w8, uxtw
  43fb20:	tbnz	w0, #1, 440510 <ferror@plt+0x3e7d0>
  43fb24:	ldr	x0, [sp, #192]
  43fb28:	mov	x2, x9
  43fb2c:	mov	w1, #0xf                   	// #15
  43fb30:	bl	401cc0 <printf@plt>
  43fb34:	ldr	x1, [sp, #216]
  43fb38:	mov	w2, #0x5                   	// #5
  43fb3c:	mov	x0, #0x0                   	// #0
  43fb40:	bl	401c70 <dcgettext@plt>
  43fb44:	ldr	x1, [sp, #240]
  43fb48:	adrp	x3, 484000 <warn@@Base+0x34640>
  43fb4c:	mov	w2, #0x8                   	// #8
  43fb50:	add	x3, x3, #0x810
  43fb54:	bl	401cc0 <printf@plt>
  43fb58:	cmp	w21, #0x2
  43fb5c:	b.eq	440220 <ferror@plt+0x3e4e0>  // b.none
  43fb60:	b.le	43fc98 <ferror@plt+0x3df58>
  43fb64:	cmp	w21, #0x3
  43fb68:	b.eq	43ffd8 <ferror@plt+0x3e298>  // b.none
  43fb6c:	cmp	w21, #0x4
  43fb70:	b.ne	440754 <ferror@plt+0x3ea14>  // b.any
  43fb74:	add	x2, x20, #0x5
  43fb78:	str	x2, [sp, #240]
  43fb7c:	cmp	x2, x23
  43fb80:	b.cc	440468 <ferror@plt+0x3e728>  // b.lo, b.ul, b.last
  43fb84:	cmp	x27, x23
  43fb88:	b.cs	43fb9c <ferror@plt+0x3de5c>  // b.hs, b.nlast
  43fb8c:	sub	x1, x23, x27
  43fb90:	sub	w0, w1, #0x1
  43fb94:	cmp	w0, #0x7
  43fb98:	b.ls	440780 <ferror@plt+0x3ea40>  // b.plast
  43fb9c:	adrp	x21, 489000 <warn@@Base+0x39640>
  43fba0:	add	x21, x21, #0x398
  43fba4:	mov	w1, #0x0                   	// #0
  43fba8:	add	x20, x20, #0x9
  43fbac:	mov	x0, x21
  43fbb0:	bl	401cc0 <printf@plt>
  43fbb4:	cmp	x20, x23
  43fbb8:	mov	w1, #0x0                   	// #0
  43fbbc:	ldr	x2, [sp, #240]
  43fbc0:	b.cs	43fbd8 <ferror@plt+0x3de98>  // b.hs, b.nlast
  43fbc4:	ldr	x3, [x19]
  43fbc8:	mov	w1, w26
  43fbcc:	mov	x0, x2
  43fbd0:	blr	x3
  43fbd4:	mov	w1, w0
  43fbd8:	mov	x0, x21
  43fbdc:	bl	401cc0 <printf@plt>
  43fbe0:	add	x21, x20, #0x2
  43fbe4:	cmp	x21, x23
  43fbe8:	b.hi	44055c <ferror@plt+0x3e81c>  // b.pmore
  43fbec:	b.ne	43ff20 <ferror@plt+0x3e1e0>  // b.any
  43fbf0:	cmp	x20, x23
  43fbf4:	b.cs	43fc08 <ferror@plt+0x3dec8>  // b.hs, b.nlast
  43fbf8:	sub	x1, x23, x20
  43fbfc:	sub	w0, w1, #0x1
  43fc00:	cmp	w0, #0x7
  43fc04:	b.ls	43ff24 <ferror@plt+0x3e1e4>  // b.plast
  43fc08:	mov	x20, x23
  43fc0c:	mov	x19, #0x0                   	// #0
  43fc10:	ldr	x27, [sp, #224]
  43fc14:	mov	w0, #0x28                  	// #40
  43fc18:	add	x26, x27, #0x488
  43fc1c:	ldr	x1, [x27, #1160]
  43fc20:	bl	401990 <putc@plt>
  43fc24:	ldr	w2, [sp, #160]
  43fc28:	mov	x4, x19
  43fc2c:	ldr	w3, [sp, #168]
  43fc30:	mov	x0, x21
  43fc34:	ldr	w1, [sp, #176]
  43fc38:	ldr	x5, [sp, #120]
  43fc3c:	ldr	x6, [sp, #136]
  43fc40:	bl	437300 <ferror@plt+0x355c0>
  43fc44:	mov	w19, w0
  43fc48:	ldr	x1, [x27, #1160]
  43fc4c:	mov	w0, #0x29                  	// #41
  43fc50:	bl	401990 <putc@plt>
  43fc54:	ldr	w0, [sp, #200]
  43fc58:	cmp	w19, #0x0
  43fc5c:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43fc60:	b.eq	4400cc <ferror@plt+0x3e38c>  // b.none
  43fc64:	ldr	x1, [x26]
  43fc68:	mov	w0, #0xa                   	// #10
  43fc6c:	bl	401990 <putc@plt>
  43fc70:	ldr	x1, [sp, #336]
  43fc74:	b	43f188 <ferror@plt+0x3d448>
  43fc78:	tst	x3, #0x7f
  43fc7c:	csel	w0, w0, w11, eq  // eq = none
  43fc80:	tbnz	w3, #7, 43fae0 <ferror@plt+0x3dda0>
  43fc84:	b	43fb18 <ferror@plt+0x3ddd8>
  43fc88:	tst	x3, #0x7f
  43fc8c:	csel	w0, w0, w11, eq  // eq = none
  43fc90:	tbnz	w3, #7, 43fa68 <ferror@plt+0x3dd28>
  43fc94:	b	43faa0 <ferror@plt+0x3dd60>
  43fc98:	cbz	w21, 43f1bc <ferror@plt+0x3d47c>
  43fc9c:	cmp	w21, #0x1
  43fca0:	b.ne	440754 <ferror@plt+0x3ea14>  // b.any
  43fca4:	add	x3, sp, #0x14c
  43fca8:	add	x2, sp, #0x148
  43fcac:	mov	x1, x23
  43fcb0:	mov	x0, x27
  43fcb4:	bl	4312d0 <ferror@plt+0x2f590>
  43fcb8:	ldr	w20, [sp, #328]
  43fcbc:	mov	x19, x0
  43fcc0:	tst	x0, #0xffffffff00000000
  43fcc4:	add	x20, x27, x20
  43fcc8:	ldr	w0, [sp, #332]
  43fccc:	b.eq	4404dc <ferror@plt+0x3e79c>  // b.none
  43fcd0:	orr	w1, w0, #0x2
  43fcd4:	str	w1, [sp, #332]
  43fcd8:	tbz	w0, #0, 4404e4 <ferror@plt+0x3e7a4>
  43fcdc:	adrp	x1, 458000 <warn@@Base+0x8640>
  43fce0:	add	x1, x1, #0xe0
  43fce4:	mov	w2, #0x5                   	// #5
  43fce8:	mov	x0, #0x0                   	// #0
  43fcec:	bl	401c70 <dcgettext@plt>
  43fcf0:	bl	44f3e8 <error@@Base>
  43fcf4:	mov	w3, w19
  43fcf8:	add	x19, x25, #0xad0
  43fcfc:	mov	x1, #0xf                   	// #15
  43fd00:	mov	x0, x19
  43fd04:	adrp	x2, 48a000 <warn@@Base+0x3a640>
  43fd08:	add	x2, x2, #0x6a8
  43fd0c:	bl	4019e0 <snprintf@plt>
  43fd10:	mov	x2, x19
  43fd14:	mov	w1, #0x8                   	// #8
  43fd18:	adrp	x0, 489000 <warn@@Base+0x39640>
  43fd1c:	add	x0, x0, #0x370
  43fd20:	bl	401cc0 <printf@plt>
  43fd24:	cmp	x24, #0x0
  43fd28:	mov	w0, #0x9                   	// #9
  43fd2c:	mov	w1, #0x15                  	// #21
  43fd30:	adrp	x2, 484000 <warn@@Base+0x34640>
  43fd34:	csel	w1, w1, w0, ne  // ne = any
  43fd38:	add	x2, x2, #0x810
  43fd3c:	adrp	x0, 458000 <warn@@Base+0x8640>
  43fd40:	add	x0, x0, #0x90
  43fd44:	bl	401cc0 <printf@plt>
  43fd48:	adrp	x1, 489000 <warn@@Base+0x39640>
  43fd4c:	add	x1, x1, #0x378
  43fd50:	mov	w2, #0x5                   	// #5
  43fd54:	mov	x0, #0x0                   	// #0
  43fd58:	bl	401c70 <dcgettext@plt>
  43fd5c:	bl	401cc0 <printf@plt>
  43fd60:	ldr	x1, [sp, #336]
  43fd64:	b	43f188 <ferror@plt+0x3d448>
  43fd68:	adrp	x1, 458000 <warn@@Base+0x8640>
  43fd6c:	add	x1, x1, #0xf8
  43fd70:	mov	w2, #0x5                   	// #5
  43fd74:	mov	x0, #0x0                   	// #0
  43fd78:	bl	401c70 <dcgettext@plt>
  43fd7c:	bl	44f3e8 <error@@Base>
  43fd80:	b	43f4f0 <ferror@plt+0x3d7b0>
  43fd84:	adrp	x1, 458000 <warn@@Base+0x8640>
  43fd88:	add	x1, x1, #0xf8
  43fd8c:	mov	w2, #0x5                   	// #5
  43fd90:	mov	x0, #0x0                   	// #0
  43fd94:	bl	401c70 <dcgettext@plt>
  43fd98:	bl	44f3e8 <error@@Base>
  43fd9c:	b	43f568 <ferror@plt+0x3d828>
  43fda0:	add	x19, x21, w19, uxtw
  43fda4:	tbz	w3, #0, 43ec70 <ferror@plt+0x3cf30>
  43fda8:	adrp	x1, 458000 <warn@@Base+0x8640>
  43fdac:	add	x1, x1, #0xe0
  43fdb0:	str	x11, [sp, #240]
  43fdb4:	mov	w2, #0x5                   	// #5
  43fdb8:	mov	x0, #0x0                   	// #0
  43fdbc:	bl	401c70 <dcgettext@plt>
  43fdc0:	bl	44f3e8 <error@@Base>
  43fdc4:	add	x0, x19, #0x2
  43fdc8:	cmp	x23, x0
  43fdcc:	ldr	x11, [sp, #240]
  43fdd0:	b.cs	43ec80 <ferror@plt+0x3cf40>  // b.hs, b.nlast
  43fdd4:	and	x22, x27, x26
  43fdd8:	mov	w2, #0x5                   	// #5
  43fddc:	ldr	w27, [sp, #192]
  43fde0:	ldr	x28, [sp, #160]
  43fde4:	b	43ee5c <ferror@plt+0x3d11c>
  43fde8:	add	x21, x19, w4, uxtw
  43fdec:	tbz	w3, #0, 43efc8 <ferror@plt+0x3d288>
  43fdf0:	adrp	x1, 458000 <warn@@Base+0x8640>
  43fdf4:	add	x1, x1, #0xe0
  43fdf8:	mov	w2, #0x5                   	// #5
  43fdfc:	mov	x0, #0x0                   	// #0
  43fe00:	bl	401c70 <dcgettext@plt>
  43fe04:	bl	44f3e8 <error@@Base>
  43fe08:	b	43efcc <ferror@plt+0x3d28c>
  43fe0c:	add	x19, x19, w4, uxtw
  43fe10:	tbz	w3, #0, 43ef50 <ferror@plt+0x3d210>
  43fe14:	adrp	x1, 458000 <warn@@Base+0x8640>
  43fe18:	add	x1, x1, #0xe0
  43fe1c:	mov	w2, #0x5                   	// #5
  43fe20:	mov	x0, #0x0                   	// #0
  43fe24:	bl	401c70 <dcgettext@plt>
  43fe28:	bl	44f3e8 <error@@Base>
  43fe2c:	b	43ef54 <ferror@plt+0x3d214>
  43fe30:	add	x21, x19, w4, uxtw
  43fe34:	tbz	w3, #0, 43ec10 <ferror@plt+0x3ced0>
  43fe38:	adrp	x1, 458000 <warn@@Base+0x8640>
  43fe3c:	add	x1, x1, #0xe0
  43fe40:	str	x11, [sp, #240]
  43fe44:	mov	w2, #0x5                   	// #5
  43fe48:	mov	x0, #0x0                   	// #0
  43fe4c:	bl	401c70 <dcgettext@plt>
  43fe50:	bl	44f3e8 <error@@Base>
  43fe54:	ldr	x11, [sp, #240]
  43fe58:	b	43ec14 <ferror@plt+0x3ced4>
  43fe5c:	ldr	w1, [sp, #168]
  43fe60:	ldr	x2, [x22]
  43fe64:	mov	x0, x19
  43fe68:	blr	x2
  43fe6c:	str	x0, [sp, #120]
  43fe70:	b	43f26c <ferror@plt+0x3d52c>
  43fe74:	adrp	x1, 488000 <warn@@Base+0x38640>
  43fe78:	add	x1, x1, #0x640
  43fe7c:	mov	w2, #0x5                   	// #5
  43fe80:	mov	x0, #0x0                   	// #0
  43fe84:	str	x11, [sp, #240]
  43fe88:	bl	401c70 <dcgettext@plt>
  43fe8c:	bl	401cc0 <printf@plt>
  43fe90:	ldr	x11, [sp, #240]
  43fe94:	cmp	x11, x22
  43fe98:	cset	w0, eq  // eq = none
  43fe9c:	cmp	w0, #0x0
  43fea0:	ccmp	x27, x26, #0x0, ne  // ne = any
  43fea4:	b.ne	43ede4 <ferror@plt+0x3d0a4>  // b.any
  43fea8:	mov	w2, #0x5                   	// #5
  43feac:	adrp	x1, 489000 <warn@@Base+0x39640>
  43feb0:	mov	x0, #0x0                   	// #0
  43feb4:	add	x1, x1, #0x408
  43feb8:	bl	401c70 <dcgettext@plt>
  43febc:	ldr	x1, [x21]
  43fec0:	bl	401910 <fputs@plt>
  43fec4:	b	43ee14 <ferror@plt+0x3d0d4>
  43fec8:	mov	w2, #0x5                   	// #5
  43fecc:	adrp	x1, 489000 <warn@@Base+0x39640>
  43fed0:	mov	x0, #0x0                   	// #0
  43fed4:	add	x1, x1, #0x448
  43fed8:	bl	401c70 <dcgettext@plt>
  43fedc:	ldr	w1, [sp, #204]
  43fee0:	bl	44f9c0 <warn@@Base>
  43fee4:	b	43e828 <ferror@plt+0x3cae8>
  43fee8:	adrp	x1, 458000 <warn@@Base+0x8640>
  43feec:	add	x1, x1, #0xf8
  43fef0:	mov	w2, #0x5                   	// #5
  43fef4:	mov	x0, #0x0                   	// #0
  43fef8:	bl	401c70 <dcgettext@plt>
  43fefc:	bl	44f3e8 <error@@Base>
  43ff00:	b	43eb04 <ferror@plt+0x3cdc4>
  43ff04:	adrp	x1, 458000 <warn@@Base+0x8640>
  43ff08:	add	x1, x1, #0xf8
  43ff0c:	mov	w2, #0x5                   	// #5
  43ff10:	mov	x0, #0x0                   	// #0
  43ff14:	bl	401c70 <dcgettext@plt>
  43ff18:	bl	44f3e8 <error@@Base>
  43ff1c:	b	43eb7c <ferror@plt+0x3ce3c>
  43ff20:	mov	w1, #0x2                   	// #2
  43ff24:	ldr	x2, [x19]
  43ff28:	mov	x0, x20
  43ff2c:	blr	x2
  43ff30:	add	x20, x21, w0, uxth
  43ff34:	and	x19, x0, #0xffff
  43ff38:	cmp	x20, x23
  43ff3c:	b.ls	43fc10 <ferror@plt+0x3ded0>  // b.plast
  43ff40:	ldr	w27, [sp, #232]
  43ff44:	mov	x20, x21
  43ff48:	mov	w2, #0x5                   	// #5
  43ff4c:	b	440564 <ferror@plt+0x3e824>
  43ff50:	adrp	x1, 458000 <warn@@Base+0x8640>
  43ff54:	add	x1, x1, #0xf8
  43ff58:	str	x11, [sp, #240]
  43ff5c:	b	43f9f8 <ferror@plt+0x3dcb8>
  43ff60:	mov	w2, #0x5                   	// #5
  43ff64:	adrp	x1, 489000 <warn@@Base+0x39640>
  43ff68:	mov	x0, #0x0                   	// #0
  43ff6c:	add	x1, x1, #0x2d8
  43ff70:	bl	401c70 <dcgettext@plt>
  43ff74:	ldr	w1, [sp, #168]
  43ff78:	ldr	w2, [sp, #204]
  43ff7c:	bl	44f9c0 <warn@@Base>
  43ff80:	b	43e828 <ferror@plt+0x3cae8>
  43ff84:	cbz	w1, 440660 <ferror@plt+0x3e920>
  43ff88:	ldr	x3, [sp, #264]
  43ff8c:	mov	w1, #0x0                   	// #0
  43ff90:	str	w1, [x3, w1, uxtw #2]
  43ff94:	add	w1, w1, #0x1
  43ff98:	ldr	w2, [x0, #72]
  43ff9c:	cmp	w2, w1
  43ffa0:	b.hi	43ff90 <ferror@plt+0x3e250>  // b.pmore
  43ffa4:	mov	w1, w2
  43ffa8:	ldp	x5, x4, [x0, #48]
  43ffac:	adrp	x3, 42f000 <ferror@plt+0x2d2c0>
  43ffb0:	ldr	x0, [sp, #264]
  43ffb4:	add	x3, x3, #0x5c0
  43ffb8:	mov	x2, #0x4                   	// #4
  43ffbc:	stp	x5, x4, [x25]
  43ffc0:	bl	4019b0 <qsort@plt>
  43ffc4:	ldr	x0, [sp, #184]
  43ffc8:	ldr	x6, [x25, #1424]
  43ffcc:	add	x0, x6, x0
  43ffd0:	ldr	w1, [x0, #72]
  43ffd4:	b	43e6f8 <ferror@plt+0x3c9b8>
  43ffd8:	ldr	w4, [sp, #252]
  43ffdc:	mov	x0, x27
  43ffe0:	mov	w1, #0x0                   	// #0
  43ffe4:	mov	w21, #0x0                   	// #0
  43ffe8:	mov	x3, #0x0                   	// #0
  43ffec:	nop
  43fff0:	cmp	x0, x23
  43fff4:	b.eq	44040c <ferror@plt+0x3e6cc>  // b.none
  43fff8:	ldrb	w2, [x0], #1
  43fffc:	add	w21, w21, #0x1
  440000:	cmp	w1, #0x3f
  440004:	b.hi	4400bc <ferror@plt+0x3e37c>  // b.pmore
  440008:	and	x5, x2, #0x7f
  44000c:	lsl	x6, x5, x1
  440010:	orr	x3, x3, x6
  440014:	lsr	x6, x3, x1
  440018:	cmp	x5, x6
  44001c:	csel	w4, w4, w26, eq  // eq = none
  440020:	add	w1, w1, #0x7
  440024:	tbnz	w2, #7, 43fff0 <ferror@plt+0x3e2b0>
  440028:	and	w4, w4, #0xfffffffe
  44002c:	add	x21, x27, w21, uxtw
  440030:	tst	x3, #0xffffffff00000000
  440034:	mov	w20, w3
  440038:	b.eq	4404bc <ferror@plt+0x3e77c>  // b.none
  44003c:	adrp	x1, 458000 <warn@@Base+0x8640>
  440040:	add	x1, x1, #0xf8
  440044:	mov	w2, #0x5                   	// #5
  440048:	mov	x0, #0x0                   	// #0
  44004c:	bl	401c70 <dcgettext@plt>
  440050:	bl	44f3e8 <error@@Base>
  440054:	mov	w3, w20
  440058:	add	x26, x25, #0xad0
  44005c:	mov	x1, #0xf                   	// #15
  440060:	mov	x0, x26
  440064:	adrp	x2, 48a000 <warn@@Base+0x3a640>
  440068:	add	x2, x2, #0x6a8
  44006c:	bl	4019e0 <snprintf@plt>
  440070:	add	x20, x21, #0x4
  440074:	mov	x2, x26
  440078:	adrp	x0, 489000 <warn@@Base+0x39640>
  44007c:	mov	w1, #0x8                   	// #8
  440080:	add	x0, x0, #0x370
  440084:	bl	401cc0 <printf@plt>
  440088:	cmp	x20, x23
  44008c:	b.cc	440450 <ferror@plt+0x3e710>  // b.lo, b.ul, b.last
  440090:	cmp	x21, x23
  440094:	mov	w1, #0x0                   	// #0
  440098:	b.cs	4400ac <ferror@plt+0x3e36c>  // b.hs, b.nlast
  44009c:	sub	x0, x23, x21
  4400a0:	sub	w2, w0, #0x1
  4400a4:	cmp	w2, #0x7
  4400a8:	b.ls	4407b4 <ferror@plt+0x3ea74>  // b.plast
  4400ac:	adrp	x0, 489000 <warn@@Base+0x39640>
  4400b0:	add	x0, x0, #0x398
  4400b4:	bl	401cc0 <printf@plt>
  4400b8:	b	43fbe0 <ferror@plt+0x3dea0>
  4400bc:	tst	x2, #0x7f
  4400c0:	csel	w4, w4, w26, eq  // eq = none
  4400c4:	tbnz	w2, #7, 43fff0 <ferror@plt+0x3e2b0>
  4400c8:	b	440028 <ferror@plt+0x3e2e8>
  4400cc:	adrp	x1, 488000 <warn@@Base+0x38640>
  4400d0:	add	x1, x1, #0x640
  4400d4:	mov	w2, #0x5                   	// #5
  4400d8:	mov	x0, #0x0                   	// #0
  4400dc:	bl	401c70 <dcgettext@plt>
  4400e0:	bl	401cc0 <printf@plt>
  4400e4:	b	43fc64 <ferror@plt+0x3df24>
  4400e8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4400ec:	add	x1, x1, #0xf8
  4400f0:	mov	w2, #0x5                   	// #5
  4400f4:	mov	x0, #0x0                   	// #0
  4400f8:	bl	401c70 <dcgettext@plt>
  4400fc:	bl	44f3e8 <error@@Base>
  440100:	b	43efcc <ferror@plt+0x3d28c>
  440104:	adrp	x1, 458000 <warn@@Base+0x8640>
  440108:	add	x1, x1, #0xf8
  44010c:	mov	w2, #0x5                   	// #5
  440110:	mov	x0, #0x0                   	// #0
  440114:	bl	401c70 <dcgettext@plt>
  440118:	bl	44f3e8 <error@@Base>
  44011c:	b	43ef54 <ferror@plt+0x3d214>
  440120:	adrp	x1, 458000 <warn@@Base+0x8640>
  440124:	add	x1, x1, #0xf8
  440128:	str	x11, [sp, #240]
  44012c:	b	43fe44 <ferror@plt+0x3e104>
  440130:	adrp	x1, 458000 <warn@@Base+0x8640>
  440134:	add	x1, x1, #0xf8
  440138:	str	x11, [sp, #240]
  44013c:	b	43fdb4 <ferror@plt+0x3e074>
  440140:	mov	w2, #0x5                   	// #5
  440144:	adrp	x1, 489000 <warn@@Base+0x39640>
  440148:	mov	x0, #0x0                   	// #0
  44014c:	add	x1, x1, #0x3c8
  440150:	bl	401c70 <dcgettext@plt>
  440154:	ldr	w1, [sp, #204]
  440158:	bl	44f9c0 <warn@@Base>
  44015c:	b	43e828 <ferror@plt+0x3cae8>
  440160:	mov	w2, #0x5                   	// #5
  440164:	adrp	x1, 489000 <warn@@Base+0x39640>
  440168:	mov	x0, #0x0                   	// #0
  44016c:	add	x1, x1, #0x2a0
  440170:	bl	401c70 <dcgettext@plt>
  440174:	ldr	w1, [sp, #204]
  440178:	bl	44f9c0 <warn@@Base>
  44017c:	b	43e828 <ferror@plt+0x3cae8>
  440180:	add	x24, x24, w8, uxtw
  440184:	tbz	w0, #0, 43fb20 <ferror@plt+0x3dde0>
  440188:	adrp	x1, 458000 <warn@@Base+0x8640>
  44018c:	add	x1, x1, #0xe0
  440190:	str	x9, [sp, #256]
  440194:	mov	w2, #0x5                   	// #5
  440198:	mov	x0, #0x0                   	// #0
  44019c:	bl	401c70 <dcgettext@plt>
  4401a0:	bl	44f3e8 <error@@Base>
  4401a4:	ldr	x9, [sp, #256]
  4401a8:	b	43fb24 <ferror@plt+0x3dde4>
  4401ac:	add	x24, x24, w8, uxtw
  4401b0:	tbz	w0, #0, 43faa8 <ferror@plt+0x3dd68>
  4401b4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4401b8:	add	x1, x1, #0xe0
  4401bc:	str	x9, [sp, #256]
  4401c0:	mov	w2, #0x5                   	// #5
  4401c4:	mov	x0, #0x0                   	// #0
  4401c8:	bl	401c70 <dcgettext@plt>
  4401cc:	bl	44f3e8 <error@@Base>
  4401d0:	ldr	x9, [sp, #256]
  4401d4:	b	43faac <ferror@plt+0x3dd6c>
  4401d8:	mov	w2, #0x5                   	// #5
  4401dc:	adrp	x1, 489000 <warn@@Base+0x39640>
  4401e0:	mov	x0, #0x0                   	// #0
  4401e4:	add	x1, x1, #0x2d8
  4401e8:	bl	401c70 <dcgettext@plt>
  4401ec:	ldr	w1, [sp, #160]
  4401f0:	ldr	w2, [sp, #204]
  4401f4:	bl	44f9c0 <warn@@Base>
  4401f8:	b	43e828 <ferror@plt+0x3cae8>
  4401fc:	mov	w2, #0x5                   	// #5
  440200:	adrp	x1, 489000 <warn@@Base+0x39640>
  440204:	mov	x0, #0x0                   	// #0
  440208:	add	x1, x1, #0x2d8
  44020c:	bl	401c70 <dcgettext@plt>
  440210:	ldr	w2, [sp, #204]
  440214:	mov	w1, w26
  440218:	bl	44f9c0 <warn@@Base>
  44021c:	b	43e828 <ferror@plt+0x3cae8>
  440220:	ldr	w4, [sp, #252]
  440224:	mov	x0, x27
  440228:	mov	w1, #0x0                   	// #0
  44022c:	mov	w20, #0x0                   	// #0
  440230:	mov	x3, #0x0                   	// #0
  440234:	mov	w8, #0x3                   	// #3
  440238:	cmp	x0, x23
  44023c:	b.eq	4403d8 <ferror@plt+0x3e698>  // b.none
  440240:	ldrb	w2, [x0], #1
  440244:	add	w20, w20, #0x1
  440248:	cmp	w1, #0x3f
  44024c:	b.hi	440394 <ferror@plt+0x3e654>  // b.pmore
  440250:	and	x5, x2, #0x7f
  440254:	lsl	x6, x5, x1
  440258:	orr	x3, x3, x6
  44025c:	lsr	x6, x3, x1
  440260:	cmp	x5, x6
  440264:	csel	w4, w4, w8, eq  // eq = none
  440268:	add	w1, w1, #0x7
  44026c:	tbnz	w2, #7, 440238 <ferror@plt+0x3e4f8>
  440270:	and	w4, w4, #0xfffffffe
  440274:	add	x20, x27, w20, uxtw
  440278:	tst	x3, #0xffffffff00000000
  44027c:	mov	w21, w3
  440280:	b.eq	4404c8 <ferror@plt+0x3e788>  // b.none
  440284:	adrp	x1, 458000 <warn@@Base+0x8640>
  440288:	add	x1, x1, #0xf8
  44028c:	mov	w2, #0x5                   	// #5
  440290:	mov	x0, #0x0                   	// #0
  440294:	bl	401c70 <dcgettext@plt>
  440298:	bl	44f3e8 <error@@Base>
  44029c:	add	x4, x25, #0xad0
  4402a0:	mov	w3, w21
  4402a4:	adrp	x10, 48a000 <warn@@Base+0x3a640>
  4402a8:	add	x26, x10, #0x6a8
  4402ac:	mov	x27, x4
  4402b0:	mov	x0, x4
  4402b4:	mov	x2, x26
  4402b8:	mov	x1, #0xf                   	// #15
  4402bc:	adrp	x21, 489000 <warn@@Base+0x39640>
  4402c0:	bl	4019e0 <snprintf@plt>
  4402c4:	add	x21, x21, #0x370
  4402c8:	mov	w1, #0x8                   	// #8
  4402cc:	mov	x2, x27
  4402d0:	mov	x0, x21
  4402d4:	bl	401cc0 <printf@plt>
  4402d8:	ldr	w4, [sp, #252]
  4402dc:	mov	x0, x20
  4402e0:	mov	w1, #0x0                   	// #0
  4402e4:	mov	w5, #0x0                   	// #0
  4402e8:	mov	x3, #0x0                   	// #0
  4402ec:	mov	w8, #0x3                   	// #3
  4402f0:	cmp	x0, x23
  4402f4:	b.cs	4403a4 <ferror@plt+0x3e664>  // b.hs, b.nlast
  4402f8:	ldrb	w2, [x0], #1
  4402fc:	add	w5, w5, #0x1
  440300:	cmp	w1, #0x3f
  440304:	b.hi	440384 <ferror@plt+0x3e644>  // b.pmore
  440308:	and	x6, x2, #0x7f
  44030c:	lsl	x7, x6, x1
  440310:	orr	x3, x3, x7
  440314:	lsr	x7, x3, x1
  440318:	cmp	x6, x7
  44031c:	csel	w4, w4, w8, eq  // eq = none
  440320:	add	w1, w1, #0x7
  440324:	tbnz	w2, #7, 4402f0 <ferror@plt+0x3e5b0>
  440328:	and	w4, w4, #0xfffffffe
  44032c:	add	x20, x20, w5, uxtw
  440330:	tst	x3, #0xffffffff00000000
  440334:	mov	w27, w3
  440338:	b.eq	4404d4 <ferror@plt+0x3e794>  // b.none
  44033c:	adrp	x1, 458000 <warn@@Base+0x8640>
  440340:	add	x1, x1, #0xf8
  440344:	mov	w2, #0x5                   	// #5
  440348:	mov	x0, #0x0                   	// #0
  44034c:	bl	401c70 <dcgettext@plt>
  440350:	bl	44f3e8 <error@@Base>
  440354:	add	x4, x25, #0xad0
  440358:	mov	w3, w27
  44035c:	mov	x2, x26
  440360:	mov	x0, x4
  440364:	mov	x26, x4
  440368:	mov	x1, #0xf                   	// #15
  44036c:	bl	4019e0 <snprintf@plt>
  440370:	mov	x2, x26
  440374:	mov	x0, x21
  440378:	mov	w1, #0x8                   	// #8
  44037c:	bl	401cc0 <printf@plt>
  440380:	b	43fbe0 <ferror@plt+0x3dea0>
  440384:	tst	x2, #0x7f
  440388:	csel	w4, w4, w8, eq  // eq = none
  44038c:	tbnz	w2, #7, 4402f0 <ferror@plt+0x3e5b0>
  440390:	b	440328 <ferror@plt+0x3e5e8>
  440394:	tst	x2, #0x7f
  440398:	csel	w4, w4, w8, eq  // eq = none
  44039c:	tbnz	w2, #7, 440238 <ferror@plt+0x3e4f8>
  4403a0:	b	440270 <ferror@plt+0x3e530>
  4403a4:	add	x20, x20, w5, uxtw
  4403a8:	tst	x3, #0xffffffff00000000
  4403ac:	mov	w27, w3
  4403b0:	and	w0, w4, #0x1
  4403b4:	b.eq	4404d0 <ferror@plt+0x3e790>  // b.none
  4403b8:	cbz	w0, 44033c <ferror@plt+0x3e5fc>
  4403bc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4403c0:	add	x1, x1, #0xe0
  4403c4:	mov	w2, #0x5                   	// #5
  4403c8:	mov	x0, #0x0                   	// #0
  4403cc:	bl	401c70 <dcgettext@plt>
  4403d0:	bl	44f3e8 <error@@Base>
  4403d4:	b	440354 <ferror@plt+0x3e614>
  4403d8:	add	x20, x27, w20, uxtw
  4403dc:	tst	x3, #0xffffffff00000000
  4403e0:	mov	w21, w3
  4403e4:	and	w0, w4, #0x1
  4403e8:	b.eq	4404c4 <ferror@plt+0x3e784>  // b.none
  4403ec:	cbz	w0, 440284 <ferror@plt+0x3e544>
  4403f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4403f4:	add	x1, x1, #0xe0
  4403f8:	mov	w2, #0x5                   	// #5
  4403fc:	mov	x0, #0x0                   	// #0
  440400:	bl	401c70 <dcgettext@plt>
  440404:	bl	44f3e8 <error@@Base>
  440408:	b	44029c <ferror@plt+0x3e55c>
  44040c:	add	x21, x27, w21, uxtw
  440410:	tst	x3, #0xffffffff00000000
  440414:	mov	w20, w3
  440418:	and	w0, w4, #0x1
  44041c:	b.eq	4404b8 <ferror@plt+0x3e778>  // b.none
  440420:	cbz	w0, 44003c <ferror@plt+0x3e2fc>
  440424:	adrp	x1, 458000 <warn@@Base+0x8640>
  440428:	add	x1, x1, #0xe0
  44042c:	mov	w2, #0x5                   	// #5
  440430:	mov	x0, #0x0                   	// #0
  440434:	bl	401c70 <dcgettext@plt>
  440438:	bl	44f3e8 <error@@Base>
  44043c:	b	440054 <ferror@plt+0x3e314>
  440440:	mov	w3, #0x1                   	// #1
  440444:	mov	x4, x1
  440448:	mov	w2, w3
  44044c:	b	43e560 <ferror@plt+0x3c820>
  440450:	mov	w1, #0x4                   	// #4
  440454:	ldr	x2, [x19]
  440458:	mov	x0, x21
  44045c:	blr	x2
  440460:	mov	w1, w0
  440464:	b	4400ac <ferror@plt+0x3e36c>
  440468:	ldr	x3, [x19]
  44046c:	mov	w1, w21
  440470:	mov	x0, x27
  440474:	adrp	x21, 489000 <warn@@Base+0x39640>
  440478:	add	x21, x21, #0x398
  44047c:	add	x20, x20, #0x9
  440480:	blr	x3
  440484:	mov	w1, w0
  440488:	mov	x0, x21
  44048c:	bl	401cc0 <printf@plt>
  440490:	cmp	x23, x20
  440494:	ldr	x2, [sp, #240]
  440498:	b.hi	43fbc4 <ferror@plt+0x3de84>  // b.pmore
  44049c:	sub	x6, x23, x2
  4404a0:	mov	w1, #0x0                   	// #0
  4404a4:	sub	w0, w6, #0x1
  4404a8:	cmp	w0, #0x7
  4404ac:	b.hi	43fbd8 <ferror@plt+0x3de98>  // b.pmore
  4404b0:	mov	w26, w6
  4404b4:	b	43fbc4 <ferror@plt+0x3de84>
  4404b8:	cbnz	w0, 440424 <ferror@plt+0x3e6e4>
  4404bc:	tbz	w4, #1, 440054 <ferror@plt+0x3e314>
  4404c0:	b	44003c <ferror@plt+0x3e2fc>
  4404c4:	cbnz	w0, 4403f0 <ferror@plt+0x3e6b0>
  4404c8:	tbz	w4, #1, 44029c <ferror@plt+0x3e55c>
  4404cc:	b	440284 <ferror@plt+0x3e544>
  4404d0:	cbnz	w0, 4403bc <ferror@plt+0x3e67c>
  4404d4:	tbz	w4, #1, 440354 <ferror@plt+0x3e614>
  4404d8:	b	44033c <ferror@plt+0x3e5fc>
  4404dc:	tbnz	w0, #0, 43fcdc <ferror@plt+0x3df9c>
  4404e0:	tbz	w0, #1, 43fcf4 <ferror@plt+0x3dfb4>
  4404e4:	adrp	x1, 458000 <warn@@Base+0x8640>
  4404e8:	add	x1, x1, #0xf8
  4404ec:	mov	w2, #0x5                   	// #5
  4404f0:	mov	x0, #0x0                   	// #0
  4404f4:	bl	401c70 <dcgettext@plt>
  4404f8:	bl	44f3e8 <error@@Base>
  4404fc:	b	43fcf4 <ferror@plt+0x3dfb4>
  440500:	adrp	x1, 458000 <warn@@Base+0x8640>
  440504:	add	x1, x1, #0xf8
  440508:	str	x9, [sp, #256]
  44050c:	b	4401c0 <ferror@plt+0x3e480>
  440510:	adrp	x1, 458000 <warn@@Base+0x8640>
  440514:	add	x1, x1, #0xf8
  440518:	str	x9, [sp, #256]
  44051c:	b	440194 <ferror@plt+0x3e454>
  440520:	mov	x19, #0x0                   	// #0
  440524:	b	43e518 <ferror@plt+0x3c7d8>
  440528:	ldr	x0, [sp, #208]
  44052c:	add	x2, x0, #0xc
  440530:	cmp	x2, x22
  440534:	b.cc	440668 <ferror@plt+0x3e928>  // b.lo, b.ul, b.last
  440538:	cmp	x19, x22
  44053c:	b.cs	440554 <ferror@plt+0x3e814>  // b.hs, b.nlast
  440540:	ldr	x1, [sp, #144]
  440544:	sub	w0, w1, #0x5
  440548:	sub	x1, x1, #0x4
  44054c:	cmp	w0, #0x7
  440550:	b.ls	44066c <ferror@plt+0x3e92c>  // b.plast
  440554:	mov	x19, x2
  440558:	b	43e3a0 <ferror@plt+0x3c660>
  44055c:	ldr	w27, [sp, #232]
  440560:	mov	w2, #0x5                   	// #5
  440564:	adrp	x1, 489000 <warn@@Base+0x39640>
  440568:	mov	x0, #0x0                   	// #0
  44056c:	add	x1, x1, #0x310
  440570:	bl	401c70 <dcgettext@plt>
  440574:	mov	x1, x28
  440578:	bl	44f9c0 <warn@@Base>
  44057c:	stp	x20, x24, [sp, #336]
  440580:	b	43e828 <ferror@plt+0x3cae8>
  440584:	ubfiz	x0, x20, #2, #32
  440588:	bl	4539a0 <warn@@Base+0x3fe0>
  44058c:	str	x0, [sp, #264]
  440590:	b	43e674 <ferror@plt+0x3c934>
  440594:	adrp	x1, 489000 <warn@@Base+0x39640>
  440598:	add	x1, x1, #0x118
  44059c:	mov	w2, #0x5                   	// #5
  4405a0:	mov	x0, #0x0                   	// #0
  4405a4:	bl	401c70 <dcgettext@plt>
  4405a8:	bl	401cc0 <printf@plt>
  4405ac:	b	43e690 <ferror@plt+0x3c950>
  4405b0:	mov	w0, #0x1                   	// #1
  4405b4:	mov	w20, #0x0                   	// #0
  4405b8:	mov	x22, #0x0                   	// #0
  4405bc:	str	wzr, [sp, #204]
  4405c0:	str	w0, [sp, #248]
  4405c4:	adrp	x1, 489000 <warn@@Base+0x39640>
  4405c8:	add	x1, x1, #0xb8
  4405cc:	mov	w2, #0x5                   	// #5
  4405d0:	mov	x0, #0x0                   	// #0
  4405d4:	bl	401c70 <dcgettext@plt>
  4405d8:	bl	44f3e8 <error@@Base>
  4405dc:	ldr	x21, [x25, #1424]
  4405e0:	b	43e63c <ferror@plt+0x3c8fc>
  4405e4:	sub	x3, x0, x3
  4405e8:	mov	w4, #0x5                   	// #5
  4405ec:	adrp	x2, 489000 <warn@@Base+0x39640>
  4405f0:	adrp	x1, 489000 <warn@@Base+0x39640>
  4405f4:	add	x2, x2, #0x558
  4405f8:	add	x1, x1, #0x590
  4405fc:	mov	x0, #0x0                   	// #0
  440600:	bl	401c20 <dcngettext@plt>
  440604:	ldr	x2, [x27, #16]
  440608:	ldr	x1, [x27, #32]
  44060c:	ldr	x4, [x27, #48]
  440610:	ldr	x3, [sp, #336]
  440614:	add	x1, x1, x4
  440618:	sub	x1, x1, x3
  44061c:	bl	44f9c0 <warn@@Base>
  440620:	b	43f0c0 <ferror@plt+0x3d380>
  440624:	mov	w2, #0x5                   	// #5
  440628:	adrp	x1, 488000 <warn@@Base+0x38640>
  44062c:	mov	x0, #0x0                   	// #0
  440630:	add	x1, x1, #0xd08
  440634:	bl	401c70 <dcgettext@plt>
  440638:	ldr	x1, [x27, #16]
  44063c:	bl	44f9c0 <warn@@Base>
  440640:	mov	w0, #0x0                   	// #0
  440644:	ldp	x21, x22, [sp, #32]
  440648:	ldp	x23, x24, [sp, #48]
  44064c:	b	43e3fc <ferror@plt+0x3c6bc>
  440650:	mov	x19, x2
  440654:	mov	x22, #0xffffffffffffffff    	// #-1
  440658:	ldr	x20, [sp, #112]
  44065c:	b	43ee58 <ferror@plt+0x3d118>
  440660:	mov	x1, #0x0                   	// #0
  440664:	b	43ffa8 <ferror@plt+0x3e268>
  440668:	mov	w1, #0x8                   	// #8
  44066c:	ldr	x3, [x23, #920]
  440670:	mov	x0, x19
  440674:	mov	x19, x2
  440678:	blr	x3
  44067c:	b	43e36c <ferror@plt+0x3c62c>
  440680:	mov	w2, #0x5                   	// #5
  440684:	adrp	x1, 489000 <warn@@Base+0x39640>
  440688:	mov	x0, #0x0                   	// #0
  44068c:	add	x1, x1, #0xe8
  440690:	bl	401c70 <dcgettext@plt>
  440694:	mov	x19, x0
  440698:	ldr	x1, [x21, #48]
  44069c:	ldr	x21, [x27, #16]
  4406a0:	ldr	x0, [x1]
  4406a4:	bl	4319f0 <ferror@plt+0x2fcb0>
  4406a8:	mov	x2, x0
  4406ac:	mov	x1, x21
  4406b0:	mov	x0, x19
  4406b4:	bl	44f9c0 <warn@@Base>
  4406b8:	b	43e668 <ferror@plt+0x3c928>
  4406bc:	ldp	x21, x0, [sp, #104]
  4406c0:	str	x0, [sp, #168]
  4406c4:	b	43f728 <ferror@plt+0x3d9e8>
  4406c8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4406cc:	str	x0, [sp, #224]
  4406d0:	b	43f0a8 <ferror@plt+0x3d368>
  4406d4:	mov	w2, #0x5                   	// #5
  4406d8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4406dc:	mov	x0, #0x0                   	// #0
  4406e0:	add	x1, x1, #0xb0
  4406e4:	bl	401c70 <dcgettext@plt>
  4406e8:	mov	w2, w24
  4406ec:	b	43e3e8 <ferror@plt+0x3c6a8>
  4406f0:	mov	w2, #0x5                   	// #5
  4406f4:	adrp	x1, 489000 <warn@@Base+0x39640>
  4406f8:	mov	x0, #0x0                   	// #0
  4406fc:	add	x1, x1, #0x78
  440700:	bl	401c70 <dcgettext@plt>
  440704:	mov	w2, w21
  440708:	b	43e3e8 <ferror@plt+0x3c6a8>
  44070c:	ldr	x4, [sp, #344]
  440710:	b	43f308 <ferror@plt+0x3d5c8>
  440714:	ldr	x2, [x23, #920]
  440718:	mov	x0, x21
  44071c:	add	x21, x19, #0x4
  440720:	blr	x2
  440724:	cmp	x22, x21
  440728:	b.ls	43e4ec <ferror@plt+0x3c7ac>  // b.plast
  44072c:	b	43e43c <ferror@plt+0x3c6fc>
  440730:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440734:	mov	x0, x21
  440738:	add	x21, x2, #0x398
  44073c:	ldr	x2, [x2, #920]
  440740:	blr	x2
  440744:	mov	x20, x0
  440748:	cmp	x26, x19
  44074c:	b.cs	43f7dc <ferror@plt+0x3da9c>  // b.hs, b.nlast
  440750:	b	43f44c <ferror@plt+0x3d70c>
  440754:	mov	w2, #0x5                   	// #5
  440758:	mov	x23, x27
  44075c:	adrp	x1, 489000 <warn@@Base+0x39640>
  440760:	ldr	w27, [sp, #232]
  440764:	add	x1, x1, #0x3a0
  440768:	mov	x0, #0x0                   	// #0
  44076c:	bl	401c70 <dcgettext@plt>
  440770:	mov	w1, w26
  440774:	bl	44f9c0 <warn@@Base>
  440778:	stp	x23, x24, [sp, #336]
  44077c:	b	43e828 <ferror@plt+0x3cae8>
  440780:	ldr	x3, [x19]
  440784:	mov	x0, x27
  440788:	adrp	x21, 489000 <warn@@Base+0x39640>
  44078c:	add	x21, x21, #0x398
  440790:	add	x20, x20, #0x9
  440794:	blr	x3
  440798:	mov	w1, w0
  44079c:	mov	x0, x21
  4407a0:	bl	401cc0 <printf@plt>
  4407a4:	cmp	x23, x20
  4407a8:	b.ls	4407bc <ferror@plt+0x3ea7c>  // b.plast
  4407ac:	ldr	x2, [sp, #240]
  4407b0:	b	43fbc4 <ferror@plt+0x3de84>
  4407b4:	mov	w1, w0
  4407b8:	b	440454 <ferror@plt+0x3e714>
  4407bc:	mov	w1, #0x0                   	// #0
  4407c0:	b	43fbd8 <ferror@plt+0x3de98>
  4407c4:	nop
  4407c8:	stp	x29, x30, [sp, #-176]!
  4407cc:	mov	x29, sp
  4407d0:	stp	x27, x28, [sp, #80]
  4407d4:	mov	x27, x0
  4407d8:	mov	x0, x1
  4407dc:	stp	x19, x20, [sp, #16]
  4407e0:	stp	x21, x22, [sp, #32]
  4407e4:	str	w2, [sp, #108]
  4407e8:	ldr	x22, [x27, #32]
  4407ec:	ldr	x19, [x27, #48]
  4407f0:	bl	43d548 <ferror@plt+0x3b808>
  4407f4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4407f8:	add	x19, x22, x19
  4407fc:	ldr	w0, [x0, #852]
  440800:	cbz	w0, 44082c <ferror@plt+0x3eaec>
  440804:	ldr	x0, [x27, #24]
  440808:	cbz	x0, 44082c <ferror@plt+0x3eaec>
  44080c:	mov	w2, #0x5                   	// #5
  440810:	adrp	x1, 485000 <warn@@Base+0x35640>
  440814:	mov	x0, #0x0                   	// #0
  440818:	add	x1, x1, #0xfc0
  44081c:	bl	401c70 <dcgettext@plt>
  440820:	ldp	x1, x2, [x27, #16]
  440824:	bl	401cc0 <printf@plt>
  440828:	b	440848 <ferror@plt+0x3eb08>
  44082c:	adrp	x1, 485000 <warn@@Base+0x35640>
  440830:	mov	w2, #0x5                   	// #5
  440834:	add	x1, x1, #0xff0
  440838:	mov	x0, #0x0                   	// #0
  44083c:	bl	401c70 <dcgettext@plt>
  440840:	ldr	x1, [x27, #16]
  440844:	bl	401cc0 <printf@plt>
  440848:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  44084c:	add	x0, x0, #0x960
  440850:	add	x0, x0, #0xa50
  440854:	adrp	x28, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  440858:	str	x0, [sp, #136]
  44085c:	add	x0, x28, #0x760
  440860:	str	x0, [sp, #112]
  440864:	cmp	x22, x19
  440868:	b.cs	4409fc <ferror@plt+0x3ecbc>  // b.hs, b.nlast
  44086c:	stp	x23, x24, [sp, #48]
  440870:	stp	x25, x26, [sp, #64]
  440874:	nop
  440878:	add	x20, x22, #0x4
  44087c:	cmp	x20, x19
  440880:	b.cc	440a1c <ferror@plt+0x3ecdc>  // b.lo, b.ul, b.last
  440884:	sub	x1, x19, x22
  440888:	sub	w0, w1, #0x1
  44088c:	cmp	w0, #0x7
  440890:	b.ls	440a20 <ferror@plt+0x3ece0>  // b.plast
  440894:	mov	w2, #0x4                   	// #4
  440898:	mov	w25, w2
  44089c:	ldr	x0, [x27, #32]
  4408a0:	mov	x21, #0x0                   	// #0
  4408a4:	sub	x0, x20, x0
  4408a8:	mov	x22, x0
  4408ac:	ldr	x1, [x27, #48]
  4408b0:	cmp	x1, x0
  4408b4:	b.cc	440e90 <ferror@plt+0x3f150>  // b.lo, b.ul, b.last
  4408b8:	add	x5, x20, #0x2
  4408bc:	add	x22, x20, x21
  4408c0:	cmp	x5, x19
  4408c4:	b.cc	440a78 <ferror@plt+0x3ed38>  // b.lo, b.ul, b.last
  4408c8:	cmp	x19, x20
  4408cc:	b.ls	4408e0 <ferror@plt+0x3eba0>  // b.plast
  4408d0:	sub	x1, x19, x20
  4408d4:	sub	w0, w1, #0x1
  4408d8:	cmp	w0, #0x7
  4408dc:	b.ls	440d00 <ferror@plt+0x3efc0>  // b.plast
  4408e0:	mov	w24, w25
  4408e4:	add	x4, x5, x24
  4408e8:	cmp	x19, x4
  4408ec:	b.ls	440d48 <ferror@plt+0x3f008>  // b.plast
  4408f0:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4408f4:	mov	w0, #0xfffe                	// #65534
  4408f8:	add	x23, x23, #0x398
  4408fc:	mov	w26, w0
  440900:	mov	w20, #0x0                   	// #0
  440904:	mov	w1, w25
  440908:	ldr	x2, [x23]
  44090c:	mov	x0, x5
  440910:	str	x4, [sp, #120]
  440914:	blr	x2
  440918:	mov	x3, x0
  44091c:	ldr	x4, [sp, #120]
  440920:	ldr	x0, [sp, #112]
  440924:	ldr	w2, [x0, #1696]
  440928:	sub	w2, w2, #0x1
  44092c:	cmn	w2, #0x3
  440930:	b.ls	440ae0 <ferror@plt+0x3eda0>  // b.plast
  440934:	add	x23, x4, x24
  440938:	cmp	x23, x19
  44093c:	b.cc	440b48 <ferror@plt+0x3ee08>  // b.lo, b.ul, b.last
  440940:	cmp	x19, x4
  440944:	mov	x5, #0x0                   	// #0
  440948:	b.ls	44095c <ferror@plt+0x3ec1c>  // b.plast
  44094c:	sub	x1, x19, x4
  440950:	sub	w0, w1, #0x1
  440954:	cmp	w0, #0x7
  440958:	b.ls	440b4c <ferror@plt+0x3ee0c>  // b.plast
  44095c:	mov	w2, #0x5                   	// #5
  440960:	adrp	x1, 489000 <warn@@Base+0x39640>
  440964:	mov	x0, #0x0                   	// #0
  440968:	add	x1, x1, #0x5d8
  44096c:	stp	x3, x5, [sp, #120]
  440970:	bl	401c70 <dcgettext@plt>
  440974:	mov	x1, x21
  440978:	bl	401cc0 <printf@plt>
  44097c:	mov	w2, #0x5                   	// #5
  440980:	adrp	x1, 489000 <warn@@Base+0x39640>
  440984:	mov	x0, #0x0                   	// #0
  440988:	add	x1, x1, #0x608
  44098c:	bl	401c70 <dcgettext@plt>
  440990:	mov	w1, w20
  440994:	bl	401cc0 <printf@plt>
  440998:	mov	w2, #0x5                   	// #5
  44099c:	adrp	x1, 489000 <warn@@Base+0x39640>
  4409a0:	mov	x0, #0x0                   	// #0
  4409a4:	add	x1, x1, #0x638
  4409a8:	bl	401c70 <dcgettext@plt>
  4409ac:	ldr	x3, [sp, #120]
  4409b0:	mov	x1, x3
  4409b4:	bl	401cc0 <printf@plt>
  4409b8:	mov	w2, #0x5                   	// #5
  4409bc:	adrp	x1, 489000 <warn@@Base+0x39640>
  4409c0:	mov	x0, #0x0                   	// #0
  4409c4:	add	x1, x1, #0x668
  4409c8:	bl	401c70 <dcgettext@plt>
  4409cc:	ldr	x5, [sp, #128]
  4409d0:	mov	x1, x5
  4409d4:	bl	401cc0 <printf@plt>
  4409d8:	cmp	w26, #0x1
  4409dc:	b.ls	440b6c <ferror@plt+0x3ee2c>  // b.plast
  4409e0:	ldr	x0, [sp, #112]
  4409e4:	ldr	w0, [x0, #2784]
  4409e8:	cbz	w0, 440d5c <ferror@plt+0x3f01c>
  4409ec:	cmp	x19, x22
  4409f0:	b.hi	440878 <ferror@plt+0x3eb38>  // b.pmore
  4409f4:	ldp	x23, x24, [sp, #48]
  4409f8:	ldp	x25, x26, [sp, #64]
  4409fc:	mov	w0, #0xa                   	// #10
  440a00:	bl	401cf0 <putchar@plt>
  440a04:	mov	w0, #0x1                   	// #1
  440a08:	ldp	x19, x20, [sp, #16]
  440a0c:	ldp	x21, x22, [sp, #32]
  440a10:	ldp	x27, x28, [sp, #80]
  440a14:	ldp	x29, x30, [sp], #176
  440a18:	ret
  440a1c:	mov	w1, #0x4                   	// #4
  440a20:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440a24:	add	x23, x2, #0x398
  440a28:	mov	x0, x22
  440a2c:	ldr	x2, [x2, #920]
  440a30:	blr	x2
  440a34:	mov	x21, x0
  440a38:	mov	x0, #0xffffffff            	// #4294967295
  440a3c:	cmp	x21, x0
  440a40:	b.ne	440e64 <ferror@plt+0x3f124>  // b.any
  440a44:	add	x22, x22, #0xc
  440a48:	cmp	x22, x19
  440a4c:	b.cc	440d84 <ferror@plt+0x3f044>  // b.lo, b.ul, b.last
  440a50:	cmp	x20, x19
  440a54:	b.cs	440a68 <ferror@plt+0x3ed28>  // b.hs, b.nlast
  440a58:	sub	x1, x19, x20
  440a5c:	sub	w0, w1, #0x1
  440a60:	cmp	w0, #0x7
  440a64:	b.ls	440d88 <ferror@plt+0x3f048>  // b.plast
  440a68:	mov	x20, x22
  440a6c:	mov	w2, #0xc                   	// #12
  440a70:	mov	w25, #0x8                   	// #8
  440a74:	b	44089c <ferror@plt+0x3eb5c>
  440a78:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440a7c:	mov	w24, w25
  440a80:	add	x23, x2, #0x398
  440a84:	add	x4, x5, x24
  440a88:	ldr	x2, [x2, #920]
  440a8c:	mov	x0, x20
  440a90:	mov	w1, #0x2                   	// #2
  440a94:	stp	x4, x5, [sp, #120]
  440a98:	blr	x2
  440a9c:	and	w20, w0, #0xffff
  440aa0:	ldp	x4, x5, [sp, #120]
  440aa4:	cmp	x19, x4
  440aa8:	b.hi	440d38 <ferror@plt+0x3eff8>  // b.pmore
  440aac:	sub	x1, x19, x5
  440ab0:	sub	w2, w20, #0x2
  440ab4:	sub	w0, w1, #0x1
  440ab8:	and	w2, w2, #0xffff
  440abc:	mov	w26, w2
  440ac0:	cmp	w0, #0x7
  440ac4:	mov	x3, #0x0                   	// #0
  440ac8:	b.ls	440908 <ferror@plt+0x3ebc8>  // b.plast
  440acc:	ldr	x0, [sp, #112]
  440ad0:	ldr	w2, [x0, #1696]
  440ad4:	sub	w2, w2, #0x1
  440ad8:	cmn	w2, #0x3
  440adc:	b.hi	440934 <ferror@plt+0x3ebf4>  // b.pmore
  440ae0:	ldr	x1, [x0, #1424]
  440ae4:	mov	w5, #0x68                  	// #104
  440ae8:	add	x0, x1, #0x78
  440aec:	add	x1, x1, #0x10
  440af0:	umaddl	x2, w2, w5, x0
  440af4:	nop
  440af8:	ldr	x0, [x1]
  440afc:	add	x1, x1, #0x68
  440b00:	cmp	x3, x0
  440b04:	b.eq	440934 <ferror@plt+0x3ebf4>  // b.none
  440b08:	cmp	x2, x1
  440b0c:	b.ne	440af8 <ferror@plt+0x3edb8>  // b.any
  440b10:	mov	w2, #0x5                   	// #5
  440b14:	adrp	x1, 489000 <warn@@Base+0x39640>
  440b18:	mov	x0, #0x0                   	// #0
  440b1c:	add	x1, x1, #0x748
  440b20:	stp	x3, x4, [sp, #120]
  440b24:	bl	401c70 <dcgettext@plt>
  440b28:	ldr	x2, [x27, #16]
  440b2c:	ldr	x3, [sp, #120]
  440b30:	mov	x1, x3
  440b34:	bl	44f9c0 <warn@@Base>
  440b38:	ldp	x3, x4, [sp, #120]
  440b3c:	add	x23, x4, x24
  440b40:	cmp	x23, x19
  440b44:	b.cs	440940 <ferror@plt+0x3ec00>  // b.hs, b.nlast
  440b48:	mov	w1, w25
  440b4c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440b50:	mov	x0, x4
  440b54:	str	x3, [sp, #120]
  440b58:	ldr	x2, [x2, #920]
  440b5c:	blr	x2
  440b60:	mov	x5, x0
  440b64:	ldr	x3, [sp, #120]
  440b68:	b	44095c <ferror@plt+0x3ec1c>
  440b6c:	ldr	w0, [sp, #108]
  440b70:	cbz	w0, 440e74 <ferror@plt+0x3f134>
  440b74:	adrp	x1, 489000 <warn@@Base+0x39640>
  440b78:	add	x1, x1, #0x6d0
  440b7c:	mov	w2, #0x5                   	// #5
  440b80:	mov	x0, #0x0                   	// #0
  440b84:	bl	401c70 <dcgettext@plt>
  440b88:	bl	401cc0 <printf@plt>
  440b8c:	adrp	x0, 489000 <warn@@Base+0x39640>
  440b90:	add	x0, x0, #0x730
  440b94:	str	x0, [sp, #120]
  440b98:	add	x28, x23, x24
  440b9c:	cmp	x28, x19
  440ba0:	b.cc	440bd0 <ferror@plt+0x3ee90>  // b.lo, b.ul, b.last
  440ba4:	cmp	x23, x19
  440ba8:	b.cs	4409ec <ferror@plt+0x3ecac>  // b.hs, b.nlast
  440bac:	sub	x1, x19, x23
  440bb0:	sub	w0, w1, #0x1
  440bb4:	cmp	w0, #0x7
  440bb8:	b.hi	4409ec <ferror@plt+0x3ecac>  // b.pmore
  440bbc:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440bc0:	mov	x0, x23
  440bc4:	ldr	x2, [x2, #920]
  440bc8:	blr	x2
  440bcc:	b	4409ec <ferror@plt+0x3ecac>
  440bd0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440bd4:	mov	x0, x23
  440bd8:	add	x23, x2, #0x398
  440bdc:	mov	w1, w25
  440be0:	ldr	x2, [x2, #920]
  440be4:	blr	x2
  440be8:	cmp	x0, #0x0
  440bec:	mov	x26, x0
  440bf0:	ccmp	x28, x19, #0x2, ne  // ne = any
  440bf4:	b.cs	4409ec <ferror@plt+0x3ecac>  // b.hs, b.nlast
  440bf8:	ldr	w1, [sp, #108]
  440bfc:	sub	x0, x19, x28
  440c00:	cbz	w1, 440ce0 <ferror@plt+0x3efa0>
  440c04:	add	x20, x28, #0x1
  440c08:	sub	x21, x0, #0x2
  440c0c:	cmp	x20, x19
  440c10:	b.cc	440c8c <ferror@plt+0x3ef4c>  // b.lo, b.ul, b.last
  440c14:	sub	w1, w0, #0x1
  440c18:	cmp	w1, #0x7
  440c1c:	b.ls	440e98 <ferror@plt+0x3f158>  // b.plast
  440c20:	adrp	x1, 489000 <warn@@Base+0x39640>
  440c24:	mov	w2, #0x5                   	// #5
  440c28:	add	x1, x1, #0x740
  440c2c:	mov	x0, #0x0                   	// #0
  440c30:	bl	401c70 <dcgettext@plt>
  440c34:	mov	x23, x0
  440c38:	mov	w2, #0x5                   	// #5
  440c3c:	adrp	x1, 487000 <warn@@Base+0x37640>
  440c40:	mov	x0, #0x0                   	// #0
  440c44:	add	x1, x1, #0x430
  440c48:	bl	401c70 <dcgettext@plt>
  440c4c:	mov	x2, x0
  440c50:	adrp	x0, 489000 <warn@@Base+0x39640>
  440c54:	mov	x3, x23
  440c58:	mov	x1, x26
  440c5c:	mov	x5, x20
  440c60:	add	x0, x0, #0x710
  440c64:	mov	w4, w21
  440c68:	bl	401cc0 <printf@plt>
  440c6c:	mov	x1, x21
  440c70:	mov	x0, x20
  440c74:	bl	401940 <strnlen@plt>
  440c78:	add	x23, x0, #0x1
  440c7c:	add	x23, x20, x23
  440c80:	cmp	x19, x23
  440c84:	b.hi	440b98 <ferror@plt+0x3ee58>  // b.pmore
  440c88:	b	4409ec <ferror@plt+0x3ecac>
  440c8c:	ldr	w1, [sp, #108]
  440c90:	ldr	x2, [x23]
  440c94:	mov	x0, x28
  440c98:	blr	x2
  440c9c:	mov	x28, x0
  440ca0:	ldr	x1, [sp, #136]
  440ca4:	ubfx	x5, x28, #4, #3
  440ca8:	mov	w2, #0x5                   	// #5
  440cac:	mov	x0, #0x0                   	// #0
  440cb0:	lsl	w28, w28, #24
  440cb4:	ldr	x1, [x1, x5, lsl #3]
  440cb8:	bl	401c70 <dcgettext@plt>
  440cbc:	mov	x23, x0
  440cc0:	tbz	w28, #31, 440c38 <ferror@plt+0x3eef8>
  440cc4:	mov	w2, #0x5                   	// #5
  440cc8:	adrp	x1, 485000 <warn@@Base+0x35640>
  440ccc:	mov	x0, #0x0                   	// #0
  440cd0:	add	x1, x1, #0xec0
  440cd4:	bl	401c70 <dcgettext@plt>
  440cd8:	mov	x2, x0
  440cdc:	b	440c50 <ferror@plt+0x3ef10>
  440ce0:	sub	x21, x0, #0x1
  440ce4:	mov	x20, x28
  440ce8:	ldr	x0, [sp, #120]
  440cec:	mov	x1, x26
  440cf0:	mov	w2, w21
  440cf4:	mov	x3, x28
  440cf8:	bl	401cc0 <printf@plt>
  440cfc:	b	440c6c <ferror@plt+0x3ef2c>
  440d00:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440d04:	add	x23, x2, #0x398
  440d08:	add	x4, x5, w25, uxtw
  440d0c:	mov	x0, x20
  440d10:	ldr	x2, [x2, #920]
  440d14:	stp	x4, x5, [sp, #120]
  440d18:	mov	w24, w25
  440d1c:	blr	x2
  440d20:	and	w20, w0, #0xffff
  440d24:	ldr	x4, [sp, #120]
  440d28:	cmp	x19, x4
  440d2c:	b.ls	440ea0 <ferror@plt+0x3f160>  // b.plast
  440d30:	ldr	x5, [sp, #128]
  440d34:	nop
  440d38:	sub	w0, w20, #0x2
  440d3c:	and	w0, w0, #0xffff
  440d40:	mov	w26, w0
  440d44:	b	440904 <ferror@plt+0x3ebc4>
  440d48:	mov	w0, #0xfffe                	// #65534
  440d4c:	mov	w20, #0x0                   	// #0
  440d50:	mov	w26, w0
  440d54:	mov	x3, #0x0                   	// #0
  440d58:	b	440920 <ferror@plt+0x3ebe0>
  440d5c:	adrp	x1, 489000 <warn@@Base+0x39640>
  440d60:	add	x1, x1, #0x698
  440d64:	mov	w2, #0x5                   	// #5
  440d68:	mov	x0, #0x0                   	// #0
  440d6c:	bl	401c70 <dcgettext@plt>
  440d70:	bl	44f9c0 <warn@@Base>
  440d74:	ldr	x1, [sp, #112]
  440d78:	mov	w0, #0x1                   	// #1
  440d7c:	str	w0, [x1, #2784]
  440d80:	b	4409ec <ferror@plt+0x3ecac>
  440d84:	mov	w1, #0x8                   	// #8
  440d88:	ldr	x2, [x23]
  440d8c:	mov	x0, x20
  440d90:	mov	x23, #0xc                   	// #12
  440d94:	mov	x20, x22
  440d98:	mov	w25, #0x8                   	// #8
  440d9c:	blr	x2
  440da0:	mov	x21, x0
  440da4:	mov	w2, w23
  440da8:	ldr	x22, [x27, #32]
  440dac:	sub	x22, x20, x22
  440db0:	adds	x0, x22, x21
  440db4:	b.cc	4408ac <ferror@plt+0x3eb6c>  // b.lo, b.ul, b.last
  440db8:	mov	w2, #0x5                   	// #5
  440dbc:	adrp	x1, 488000 <warn@@Base+0x38640>
  440dc0:	mov	x0, #0x0                   	// #0
  440dc4:	add	x1, x1, #0x980
  440dc8:	bl	401c70 <dcgettext@plt>
  440dcc:	mov	x20, x0
  440dd0:	ldr	x5, [sp, #112]
  440dd4:	add	x0, sp, #0x90
  440dd8:	ldr	x24, [x27, #16]
  440ddc:	add	x19, x5, #0x180
  440de0:	ldr	w1, [x5, #376]
  440de4:	adrp	x3, 458000 <warn@@Base+0x8640>
  440de8:	adrp	x2, 490000 <warn@@Base+0x40640>
  440dec:	add	x3, x3, #0xc88
  440df0:	add	w4, w1, #0x1
  440df4:	add	x2, x2, #0xb30
  440df8:	and	w4, w4, #0xf
  440dfc:	sbfiz	x1, x1, #6, #32
  440e00:	add	x19, x19, x1
  440e04:	adrp	x1, 454000 <warn@@Base+0x4640>
  440e08:	add	x1, x1, #0x870
  440e0c:	str	w4, [x5, #376]
  440e10:	bl	401980 <sprintf@plt>
  440e14:	mov	x3, x21
  440e18:	add	x2, sp, #0x90
  440e1c:	mov	x0, x19
  440e20:	mov	x1, #0x40                  	// #64
  440e24:	bl	4019e0 <snprintf@plt>
  440e28:	sub	x2, x22, x23
  440e2c:	mov	x3, x19
  440e30:	mov	x1, x24
  440e34:	mov	x0, x20
  440e38:	bl	44f9c0 <warn@@Base>
  440e3c:	mov	w0, #0xa                   	// #10
  440e40:	ldp	x23, x24, [sp, #48]
  440e44:	ldp	x25, x26, [sp, #64]
  440e48:	bl	401cf0 <putchar@plt>
  440e4c:	mov	w0, #0x1                   	// #1
  440e50:	ldp	x19, x20, [sp, #16]
  440e54:	ldp	x21, x22, [sp, #32]
  440e58:	ldp	x27, x28, [sp, #80]
  440e5c:	ldp	x29, x30, [sp], #176
  440e60:	ret
  440e64:	mov	x23, #0x4                   	// #4
  440e68:	mov	w2, w23
  440e6c:	mov	w25, w23
  440e70:	b	440da8 <ferror@plt+0x3f068>
  440e74:	adrp	x1, 489000 <warn@@Base+0x39640>
  440e78:	add	x1, x1, #0x6f8
  440e7c:	mov	w2, #0x5                   	// #5
  440e80:	mov	x0, #0x0                   	// #0
  440e84:	bl	401c70 <dcgettext@plt>
  440e88:	bl	401cc0 <printf@plt>
  440e8c:	b	440b8c <ferror@plt+0x3ee4c>
  440e90:	mov	w23, w2
  440e94:	b	440db8 <ferror@plt+0x3f078>
  440e98:	mov	w1, w0
  440e9c:	b	440c90 <ferror@plt+0x3ef50>
  440ea0:	sub	w0, w20, #0x2
  440ea4:	mov	x3, #0x0                   	// #0
  440ea8:	and	w0, w0, #0xffff
  440eac:	mov	w26, w0
  440eb0:	b	440920 <ferror@plt+0x3ebe0>
  440eb4:	nop
  440eb8:	mov	w2, #0x1                   	// #1
  440ebc:	b	4407c8 <ferror@plt+0x3ea88>
  440ec0:	mov	w2, #0x0                   	// #0
  440ec4:	b	4407c8 <ferror@plt+0x3ea88>
  440ec8:	stp	x29, x30, [sp, #-208]!
  440ecc:	mov	x3, x0
  440ed0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  440ed4:	mov	x29, sp
  440ed8:	stp	x19, x20, [sp, #16]
  440edc:	mov	x19, x1
  440ee0:	str	x0, [sp, #160]
  440ee4:	ldr	x20, [x0, #48]
  440ee8:	stp	x21, x22, [sp, #32]
  440eec:	ldr	w0, [x2, #852]
  440ef0:	ldr	x2, [x3, #32]
  440ef4:	str	x2, [sp, #112]
  440ef8:	add	x20, x2, x20
  440efc:	cbz	w0, 440f2c <ferror@plt+0x3f1ec>
  440f00:	ldr	x0, [x3, #24]
  440f04:	mov	x21, x3
  440f08:	cbz	x0, 440f2c <ferror@plt+0x3f1ec>
  440f0c:	mov	w2, #0x5                   	// #5
  440f10:	adrp	x1, 485000 <warn@@Base+0x35640>
  440f14:	mov	x0, #0x0                   	// #0
  440f18:	add	x1, x1, #0xfc0
  440f1c:	bl	401c70 <dcgettext@plt>
  440f20:	ldp	x1, x2, [x21, #16]
  440f24:	bl	401cc0 <printf@plt>
  440f28:	b	440f4c <ferror@plt+0x3f20c>
  440f2c:	adrp	x1, 485000 <warn@@Base+0x35640>
  440f30:	mov	w2, #0x5                   	// #5
  440f34:	add	x1, x1, #0xff0
  440f38:	mov	x0, #0x0                   	// #0
  440f3c:	bl	401c70 <dcgettext@plt>
  440f40:	ldr	x1, [sp, #160]
  440f44:	ldr	x1, [x1, #16]
  440f48:	bl	401cc0 <printf@plt>
  440f4c:	mov	x0, x19
  440f50:	bl	43d548 <ferror@plt+0x3b808>
  440f54:	ldr	x0, [sp, #112]
  440f58:	cmp	x0, x20
  440f5c:	b.cs	44130c <ferror@plt+0x3f5cc>  // b.hs, b.nlast
  440f60:	adrp	x21, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  440f64:	add	x21, x21, #0x760
  440f68:	adrp	x0, 489000 <warn@@Base+0x39640>
  440f6c:	add	x0, x0, #0x748
  440f70:	stp	x23, x24, [sp, #48]
  440f74:	stp	x25, x26, [sp, #64]
  440f78:	stp	x27, x28, [sp, #80]
  440f7c:	str	x0, [sp, #168]
  440f80:	ldr	x0, [sp, #112]
  440f84:	add	x22, x0, #0x4
  440f88:	cmp	x22, x20
  440f8c:	b.cc	441380 <ferror@plt+0x3f640>  // b.lo, b.ul, b.last
  440f90:	sub	x1, x20, x0
  440f94:	sub	w0, w1, #0x1
  440f98:	cmp	w0, #0x7
  440f9c:	ldr	x23, [sp, #112]
  440fa0:	b.ls	441388 <ferror@plt+0x3f648>  // b.plast
  440fa4:	mov	w25, #0x4                   	// #4
  440fa8:	mov	w23, w25
  440fac:	ldr	x0, [sp, #160]
  440fb0:	mov	x19, #0x0                   	// #0
  440fb4:	ldr	x0, [x0, #32]
  440fb8:	sub	x0, x22, x0
  440fbc:	mov	x24, x0
  440fc0:	ldr	x1, [sp, #160]
  440fc4:	ldr	x1, [x1, #48]
  440fc8:	cmp	x1, x0
  440fcc:	b.cc	441690 <ferror@plt+0x3f950>  // b.lo, b.ul, b.last
  440fd0:	add	x3, x22, #0x2
  440fd4:	cmp	x3, x20
  440fd8:	b.cc	44147c <ferror@plt+0x3f73c>  // b.lo, b.ul, b.last
  440fdc:	cmp	x20, x22
  440fe0:	b.ls	440ff4 <ferror@plt+0x3f2b4>  // b.plast
  440fe4:	sub	x1, x20, x22
  440fe8:	sub	w0, w1, #0x1
  440fec:	cmp	w0, #0x7
  440ff0:	b.ls	441564 <ferror@plt+0x3f824>  // b.plast
  440ff4:	add	x22, x3, w23, uxtw
  440ff8:	cmp	x20, x22
  440ffc:	b.ls	441548 <ferror@plt+0x3f808>  // b.plast
  441000:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  441004:	add	x4, x4, #0x398
  441008:	mov	w24, #0xfffe                	// #65534
  44100c:	mov	w26, #0x0                   	// #0
  441010:	ldr	x2, [x4]
  441014:	mov	w1, w23
  441018:	mov	x0, x3
  44101c:	blr	x2
  441020:	mov	x27, x0
  441024:	ldr	w2, [x21, #1696]
  441028:	sub	w2, w2, #0x1
  44102c:	cmn	w2, #0x3
  441030:	b.ls	4414d8 <ferror@plt+0x3f798>  // b.plast
  441034:	add	x3, x22, #0x1
  441038:	cmp	x3, x20
  44103c:	b.cc	4413e8 <ferror@plt+0x3f6a8>  // b.lo, b.ul, b.last
  441040:	cmp	x20, x22
  441044:	b.ls	441058 <ferror@plt+0x3f318>  // b.plast
  441048:	sub	x1, x20, x22
  44104c:	sub	w0, w1, #0x1
  441050:	cmp	w0, #0x7
  441054:	b.ls	4416ec <ferror@plt+0x3f9ac>  // b.plast
  441058:	add	x28, x22, #0x2
  44105c:	cmp	x20, x28
  441060:	b.ls	441558 <ferror@plt+0x3f818>  // b.plast
  441064:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  441068:	add	x4, x4, #0x398
  44106c:	mov	w1, #0x1                   	// #1
  441070:	mov	w23, #0x0                   	// #0
  441074:	ldr	x2, [x4]
  441078:	mov	x0, x3
  44107c:	blr	x2
  441080:	and	w22, w0, #0xff
  441084:	cmp	w24, #0x1
  441088:	b.hi	441438 <ferror@plt+0x3f6f8>  // b.pmore
  44108c:	mov	w2, #0x5                   	// #5
  441090:	adrp	x1, 489000 <warn@@Base+0x39640>
  441094:	mov	x0, #0x0                   	// #0
  441098:	add	x1, x1, #0x7d0
  44109c:	bl	401c70 <dcgettext@plt>
  4410a0:	mov	x1, x19
  4410a4:	bl	401cc0 <printf@plt>
  4410a8:	mov	w2, #0x5                   	// #5
  4410ac:	adrp	x1, 489000 <warn@@Base+0x39640>
  4410b0:	mov	x0, #0x0                   	// #0
  4410b4:	add	x1, x1, #0x7f8
  4410b8:	bl	401c70 <dcgettext@plt>
  4410bc:	mov	w1, w26
  4410c0:	bl	401cc0 <printf@plt>
  4410c4:	mov	w2, #0x5                   	// #5
  4410c8:	adrp	x1, 489000 <warn@@Base+0x39640>
  4410cc:	mov	x0, #0x0                   	// #0
  4410d0:	add	x1, x1, #0x818
  4410d4:	bl	401c70 <dcgettext@plt>
  4410d8:	mov	x1, x27
  4410dc:	bl	401cc0 <printf@plt>
  4410e0:	mov	w2, #0x5                   	// #5
  4410e4:	adrp	x1, 489000 <warn@@Base+0x39640>
  4410e8:	mov	x0, #0x0                   	// #0
  4410ec:	add	x1, x1, #0x840
  4410f0:	bl	401c70 <dcgettext@plt>
  4410f4:	mov	w1, w23
  4410f8:	bl	401cc0 <printf@plt>
  4410fc:	mov	w2, #0x5                   	// #5
  441100:	adrp	x1, 489000 <warn@@Base+0x39640>
  441104:	mov	x0, #0x0                   	// #0
  441108:	add	x1, x1, #0x860
  44110c:	bl	401c70 <dcgettext@plt>
  441110:	mov	w1, w22
  441114:	add	w22, w22, w23
  441118:	bl	401cc0 <printf@plt>
  44111c:	and	w22, w22, #0xff
  441120:	sub	w0, w22, #0x1
  441124:	and	w1, w0, #0xff
  441128:	cmp	w1, #0x7
  44112c:	b.hi	441698 <ferror@plt+0x3f958>  // b.pmore
  441130:	tst	w0, w22
  441134:	b.ne	4416e0 <ferror@plt+0x3f9a0>  // b.any
  441138:	cmp	w22, #0x4
  44113c:	b.ls	44152c <ferror@plt+0x3f7ec>  // b.plast
  441140:	adrp	x1, 489000 <warn@@Base+0x39640>
  441144:	add	x1, x1, #0x8e0
  441148:	mov	w2, #0x5                   	// #5
  44114c:	mov	x0, #0x0                   	// #0
  441150:	bl	401c70 <dcgettext@plt>
  441154:	bl	401cc0 <printf@plt>
  441158:	ldr	x1, [sp, #112]
  44115c:	ubfiz	x2, x22, #1, #8
  441160:	add	x19, x19, w25, uxtw
  441164:	lsl	w0, w22, #1
  441168:	sub	x3, x28, x1
  44116c:	add	x4, x1, x19
  441170:	str	x4, [sp, #112]
  441174:	sdiv	x1, x3, x2
  441178:	msub	x1, x1, x2, x3
  44117c:	sub	w0, w0, w1
  441180:	cmp	x1, #0x0
  441184:	add	x0, x28, w0, sxtw
  441188:	csel	x28, x0, x28, ne  // ne = any
  44118c:	add	x0, x28, x2
  441190:	cmp	x4, x0
  441194:	b.cc	4412f4 <ferror@plt+0x3f5b4>  // b.lo, b.ul, b.last
  441198:	and	x0, x22, #0xff
  44119c:	mov	w23, #0x8                   	// #8
  4411a0:	sub	x1, x2, x0
  4411a4:	sub	w23, w23, w22
  4411a8:	neg	x0, x0, lsl #1
  4411ac:	str	x0, [sp, #152]
  4411b0:	adrp	x0, 460000 <warn@@Base+0x10640>
  4411b4:	add	x0, x0, #0x810
  4411b8:	adrp	x25, 486000 <warn@@Base+0x36640>
  4411bc:	adrp	x24, 487000 <warn@@Base+0x37640>
  4411c0:	lsl	w23, w23, #1
  4411c4:	add	x25, x25, #0x270
  4411c8:	add	x24, x24, #0x6f8
  4411cc:	ubfiz	x27, x22, #1, #8
  4411d0:	add	x19, x28, w22, uxtb
  4411d4:	str	x0, [sp, #136]
  4411d8:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4411dc:	add	x0, x0, #0x488
  4411e0:	str	x1, [sp, #120]
  4411e4:	str	x0, [sp, #128]
  4411e8:	add	x0, x21, #0x180
  4411ec:	str	x0, [sp, #96]
  4411f0:	add	x2, x28, x27
  4411f4:	mov	x0, x28
  4411f8:	cmp	x19, x20
  4411fc:	mov	x28, x2
  441200:	b.cc	441328 <ferror@plt+0x3f5e8>  // b.lo, b.ul, b.last
  441204:	ldr	x1, [sp, #152]
  441208:	add	x1, x2, x1
  44120c:	cmp	x20, x1
  441210:	b.ls	441224 <ferror@plt+0x3f4e4>  // b.plast
  441214:	sub	x1, x20, x0
  441218:	sub	w3, w1, #0x1
  44121c:	cmp	w3, #0x7
  441220:	b.ls	44132c <ferror@plt+0x3f5ec>  // b.plast
  441224:	cmp	x20, x28
  441228:	mov	x26, #0x0                   	// #0
  44122c:	b.ls	441378 <ferror@plt+0x3f638>  // b.plast
  441230:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  441234:	add	x4, x0, #0x398
  441238:	mov	w1, w22
  44123c:	ldr	x2, [x4]
  441240:	mov	x0, x19
  441244:	blr	x2
  441248:	mov	x7, x0
  44124c:	ldr	x0, [sp, #136]
  441250:	str	x7, [sp, #104]
  441254:	add	x19, x19, x27
  441258:	bl	401cc0 <printf@plt>
  44125c:	ldr	w4, [x21, #376]
  441260:	mov	x3, x26
  441264:	ldr	x0, [sp, #96]
  441268:	add	w6, w4, #0x1
  44126c:	and	w6, w6, #0xf
  441270:	sbfiz	x4, x4, #6, #32
  441274:	mov	x2, x25
  441278:	add	x26, x0, x4
  44127c:	mov	x0, x26
  441280:	mov	x1, #0x40                  	// #64
  441284:	str	w6, [x21, #376]
  441288:	bl	4019e0 <snprintf@plt>
  44128c:	add	x1, x26, x23
  441290:	mov	x0, x24
  441294:	bl	401cc0 <printf@plt>
  441298:	ldp	x5, x7, [sp, #96]
  44129c:	mov	x2, x25
  4412a0:	ldr	w4, [x21, #376]
  4412a4:	mov	x1, #0x40                  	// #64
  4412a8:	add	w0, w4, #0x1
  4412ac:	sbfiz	x4, x4, #6, #32
  4412b0:	and	w0, w0, #0xf
  4412b4:	mov	x3, x7
  4412b8:	add	x26, x5, x4
  4412bc:	str	w0, [x21, #376]
  4412c0:	mov	x0, x26
  4412c4:	bl	4019e0 <snprintf@plt>
  4412c8:	add	x1, x26, x23
  4412cc:	mov	x0, x24
  4412d0:	bl	401cc0 <printf@plt>
  4412d4:	ldr	x0, [sp, #128]
  4412d8:	ldr	x1, [x0]
  4412dc:	mov	w0, #0xa                   	// #10
  4412e0:	bl	401990 <putc@plt>
  4412e4:	ldp	x1, x0, [sp, #112]
  4412e8:	add	x0, x0, x19
  4412ec:	cmp	x1, x0
  4412f0:	b.cs	4411f0 <ferror@plt+0x3f4b0>  // b.hs, b.nlast
  4412f4:	ldr	x0, [sp, #112]
  4412f8:	cmp	x20, x0
  4412fc:	b.hi	440f80 <ferror@plt+0x3f240>  // b.pmore
  441300:	ldp	x23, x24, [sp, #48]
  441304:	ldp	x25, x26, [sp, #64]
  441308:	ldp	x27, x28, [sp, #80]
  44130c:	mov	w0, #0xa                   	// #10
  441310:	bl	401cf0 <putchar@plt>
  441314:	mov	w0, #0x1                   	// #1
  441318:	ldp	x19, x20, [sp, #16]
  44131c:	ldp	x21, x22, [sp, #32]
  441320:	ldp	x29, x30, [sp], #208
  441324:	ret
  441328:	mov	w1, w22
  44132c:	str	x2, [sp, #144]
  441330:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  441334:	add	x4, x2, #0x398
  441338:	str	x4, [sp, #104]
  44133c:	ldr	x3, [x2, #920]
  441340:	blr	x3
  441344:	mov	x26, x0
  441348:	ldr	x2, [sp, #144]
  44134c:	ldr	x4, [sp, #104]
  441350:	cmp	x20, x2
  441354:	b.hi	441238 <ferror@plt+0x3f4f8>  // b.pmore
  441358:	cmp	x19, x20
  44135c:	b.cs	441378 <ferror@plt+0x3f638>  // b.hs, b.nlast
  441360:	sub	x1, x20, x19
  441364:	mov	x7, #0x0                   	// #0
  441368:	sub	w0, w1, #0x1
  44136c:	cmp	w0, #0x7
  441370:	b.hi	44124c <ferror@plt+0x3f50c>  // b.pmore
  441374:	b	44123c <ferror@plt+0x3f4fc>
  441378:	mov	x7, #0x0                   	// #0
  44137c:	b	44124c <ferror@plt+0x3f50c>
  441380:	mov	x23, x0
  441384:	mov	w1, #0x4                   	// #4
  441388:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44138c:	add	x4, x2, #0x398
  441390:	mov	x0, x23
  441394:	str	x4, [sp, #96]
  441398:	ldr	x2, [x2, #920]
  44139c:	blr	x2
  4413a0:	mov	x19, x0
  4413a4:	mov	x0, #0xffffffff            	// #4294967295
  4413a8:	cmp	x19, x0
  4413ac:	b.ne	441680 <ferror@plt+0x3f940>  // b.any
  4413b0:	add	x2, x23, #0xc
  4413b4:	cmp	x2, x20
  4413b8:	ldr	x4, [sp, #96]
  4413bc:	b.cc	44159c <ferror@plt+0x3f85c>  // b.lo, b.ul, b.last
  4413c0:	cmp	x22, x20
  4413c4:	b.cs	4413d8 <ferror@plt+0x3f698>  // b.hs, b.nlast
  4413c8:	sub	x1, x20, x22
  4413cc:	sub	w0, w1, #0x1
  4413d0:	cmp	w0, #0x7
  4413d4:	b.ls	4415a0 <ferror@plt+0x3f860>  // b.plast
  4413d8:	mov	x22, x2
  4413dc:	mov	w25, #0xc                   	// #12
  4413e0:	mov	w23, #0x8                   	// #8
  4413e4:	b	440fac <ferror@plt+0x3f26c>
  4413e8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4413ec:	add	x4, x2, #0x398
  4413f0:	mov	w1, #0x1                   	// #1
  4413f4:	mov	x0, x22
  4413f8:	ldr	x2, [x2, #920]
  4413fc:	add	x28, x22, #0x2
  441400:	stp	x4, x3, [sp, #96]
  441404:	blr	x2
  441408:	and	w23, w0, #0xff
  44140c:	cmp	x20, x28
  441410:	mov	w1, #0x1                   	// #1
  441414:	ldp	x4, x3, [sp, #96]
  441418:	b.hi	441074 <ferror@plt+0x3f334>  // b.pmore
  44141c:	sub	x1, x20, x3
  441420:	mov	w22, #0x0                   	// #0
  441424:	sub	w0, w1, #0x1
  441428:	cmp	w0, #0x7
  44142c:	b.ls	441074 <ferror@plt+0x3f334>  // b.plast
  441430:	cmp	w24, #0x1
  441434:	b.ls	44108c <ferror@plt+0x3f34c>  // b.plast
  441438:	adrp	x1, 489000 <warn@@Base+0x39640>
  44143c:	add	x1, x1, #0x798
  441440:	cbz	w26, 441300 <ferror@plt+0x3f5c0>
  441444:	mov	w2, #0x5                   	// #5
  441448:	mov	x0, #0x0                   	// #0
  44144c:	bl	401c70 <dcgettext@plt>
  441450:	bl	44f9c0 <warn@@Base>
  441454:	mov	w0, #0xa                   	// #10
  441458:	ldp	x23, x24, [sp, #48]
  44145c:	ldp	x25, x26, [sp, #64]
  441460:	ldp	x27, x28, [sp, #80]
  441464:	bl	401cf0 <putchar@plt>
  441468:	mov	w0, #0x1                   	// #1
  44146c:	ldp	x19, x20, [sp, #16]
  441470:	ldp	x21, x22, [sp, #32]
  441474:	ldp	x29, x30, [sp], #208
  441478:	ret
  44147c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  441480:	add	x4, x2, #0x398
  441484:	mov	x0, x22
  441488:	mov	w1, #0x2                   	// #2
  44148c:	ldr	x2, [x2, #920]
  441490:	add	x22, x3, w23, uxtw
  441494:	stp	x3, x4, [sp, #96]
  441498:	blr	x2
  44149c:	and	w26, w0, #0xffff
  4414a0:	cmp	x20, x22
  4414a4:	ldp	x3, x4, [sp, #96]
  4414a8:	b.hi	441590 <ferror@plt+0x3f850>  // b.pmore
  4414ac:	sub	x23, x20, x3
  4414b0:	sub	w24, w26, #0x2
  4414b4:	sub	w0, w23, #0x1
  4414b8:	and	w24, w24, #0xffff
  4414bc:	cmp	w0, #0x7
  4414c0:	mov	x27, #0x0                   	// #0
  4414c4:	b.ls	441010 <ferror@plt+0x3f2d0>  // b.plast
  4414c8:	ldr	w2, [x21, #1696]
  4414cc:	sub	w2, w2, #0x1
  4414d0:	cmn	w2, #0x3
  4414d4:	b.hi	441034 <ferror@plt+0x3f2f4>  // b.pmore
  4414d8:	ldr	x1, [x21, #1424]
  4414dc:	mov	w3, #0x68                  	// #104
  4414e0:	add	x0, x1, #0x78
  4414e4:	add	x1, x1, #0x10
  4414e8:	umaddl	x2, w2, w3, x0
  4414ec:	nop
  4414f0:	ldr	x0, [x1]
  4414f4:	add	x1, x1, #0x68
  4414f8:	cmp	x27, x0
  4414fc:	b.eq	441034 <ferror@plt+0x3f2f4>  // b.none
  441500:	cmp	x2, x1
  441504:	b.ne	4414f0 <ferror@plt+0x3f7b0>  // b.any
  441508:	ldr	x1, [sp, #168]
  44150c:	mov	w2, #0x5                   	// #5
  441510:	mov	x0, #0x0                   	// #0
  441514:	bl	401c70 <dcgettext@plt>
  441518:	ldr	x1, [sp, #160]
  44151c:	ldr	x2, [x1, #16]
  441520:	mov	x1, x27
  441524:	bl	44f9c0 <warn@@Base>
  441528:	b	441034 <ferror@plt+0x3f2f4>
  44152c:	adrp	x1, 489000 <warn@@Base+0x39640>
  441530:	add	x1, x1, #0x900
  441534:	mov	w2, #0x5                   	// #5
  441538:	mov	x0, #0x0                   	// #0
  44153c:	bl	401c70 <dcgettext@plt>
  441540:	bl	401cc0 <printf@plt>
  441544:	b	441158 <ferror@plt+0x3f418>
  441548:	mov	w24, #0xfffe                	// #65534
  44154c:	mov	w26, #0x0                   	// #0
  441550:	mov	x27, #0x0                   	// #0
  441554:	b	441024 <ferror@plt+0x3f2e4>
  441558:	mov	w23, #0x0                   	// #0
  44155c:	mov	w22, #0x0                   	// #0
  441560:	b	441084 <ferror@plt+0x3f344>
  441564:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  441568:	add	x4, x2, #0x398
  44156c:	mov	x0, x22
  441570:	add	x22, x3, w23, uxtw
  441574:	ldr	x2, [x2, #920]
  441578:	stp	x3, x4, [sp, #96]
  44157c:	blr	x2
  441580:	and	w26, w0, #0xffff
  441584:	cmp	x20, x22
  441588:	b.ls	441720 <ferror@plt+0x3f9e0>  // b.plast
  44158c:	ldp	x3, x4, [sp, #96]
  441590:	sub	w24, w26, #0x2
  441594:	and	w24, w24, #0xffff
  441598:	b	441010 <ferror@plt+0x3f2d0>
  44159c:	mov	w1, #0x8                   	// #8
  4415a0:	ldr	x3, [x4]
  4415a4:	mov	x0, x22
  4415a8:	mov	x26, #0xc                   	// #12
  4415ac:	mov	x22, x2
  4415b0:	mov	w25, w26
  4415b4:	mov	w23, #0x8                   	// #8
  4415b8:	blr	x3
  4415bc:	mov	x19, x0
  4415c0:	ldr	x0, [sp, #160]
  4415c4:	ldr	x24, [x0, #32]
  4415c8:	sub	x24, x22, x24
  4415cc:	adds	x0, x19, x24
  4415d0:	b.cc	440fc0 <ferror@plt+0x3f280>  // b.lo, b.ul, b.last
  4415d4:	mov	w2, #0x5                   	// #5
  4415d8:	adrp	x1, 488000 <warn@@Base+0x38640>
  4415dc:	mov	x0, #0x0                   	// #0
  4415e0:	add	x1, x1, #0x980
  4415e4:	bl	401c70 <dcgettext@plt>
  4415e8:	add	x20, x21, #0x180
  4415ec:	ldr	w1, [x21, #376]
  4415f0:	mov	x22, x0
  4415f4:	ldr	x2, [sp, #160]
  4415f8:	add	w4, w1, #0x1
  4415fc:	and	w4, w4, #0xf
  441600:	sbfiz	x1, x1, #6, #32
  441604:	add	x20, x20, x1
  441608:	add	x0, sp, #0xb0
  44160c:	ldr	x23, [x2, #16]
  441610:	adrp	x3, 458000 <warn@@Base+0x8640>
  441614:	adrp	x1, 454000 <warn@@Base+0x4640>
  441618:	add	x3, x3, #0xc88
  44161c:	add	x1, x1, #0x870
  441620:	adrp	x2, 490000 <warn@@Base+0x40640>
  441624:	add	x2, x2, #0xb30
  441628:	str	w4, [x21, #376]
  44162c:	bl	401980 <sprintf@plt>
  441630:	mov	x3, x19
  441634:	add	x2, sp, #0xb0
  441638:	mov	x0, x20
  44163c:	mov	x1, #0x40                  	// #64
  441640:	bl	4019e0 <snprintf@plt>
  441644:	sub	x2, x24, x26
  441648:	mov	x3, x20
  44164c:	mov	x1, x23
  441650:	mov	x0, x22
  441654:	bl	44f9c0 <warn@@Base>
  441658:	mov	w0, #0xa                   	// #10
  44165c:	ldp	x23, x24, [sp, #48]
  441660:	ldp	x25, x26, [sp, #64]
  441664:	ldp	x27, x28, [sp, #80]
  441668:	bl	401cf0 <putchar@plt>
  44166c:	mov	w0, #0x1                   	// #1
  441670:	ldp	x19, x20, [sp, #16]
  441674:	ldp	x21, x22, [sp, #32]
  441678:	ldp	x29, x30, [sp], #208
  44167c:	ret
  441680:	mov	x26, #0x4                   	// #4
  441684:	mov	w25, w26
  441688:	mov	w23, w26
  44168c:	b	4415c0 <ferror@plt+0x3f880>
  441690:	mov	w26, w25
  441694:	b	4415d4 <ferror@plt+0x3f894>
  441698:	mov	w2, #0x5                   	// #5
  44169c:	adrp	x1, 489000 <warn@@Base+0x39640>
  4416a0:	mov	x0, #0x0                   	// #0
  4416a4:	add	x1, x1, #0x880
  4416a8:	bl	401c70 <dcgettext@plt>
  4416ac:	ldr	x1, [sp, #160]
  4416b0:	ldr	x1, [x1, #16]
  4416b4:	bl	44f3e8 <error@@Base>
  4416b8:	mov	w0, #0xa                   	// #10
  4416bc:	ldp	x23, x24, [sp, #48]
  4416c0:	ldp	x25, x26, [sp, #64]
  4416c4:	ldp	x27, x28, [sp, #80]
  4416c8:	bl	401cf0 <putchar@plt>
  4416cc:	mov	w0, #0x1                   	// #1
  4416d0:	ldp	x19, x20, [sp, #16]
  4416d4:	ldp	x21, x22, [sp, #32]
  4416d8:	ldp	x29, x30, [sp], #208
  4416dc:	ret
  4416e0:	adrp	x1, 489000 <warn@@Base+0x39640>
  4416e4:	add	x1, x1, #0x8a8
  4416e8:	b	441444 <ferror@plt+0x3f704>
  4416ec:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4416f0:	add	x4, x2, #0x398
  4416f4:	mov	x0, x22
  4416f8:	add	x28, x22, #0x2
  4416fc:	ldr	x2, [x2, #920]
  441700:	stp	x4, x3, [sp, #96]
  441704:	blr	x2
  441708:	and	w23, w0, #0xff
  44170c:	cmp	x20, x28
  441710:	b.ls	44155c <ferror@plt+0x3f81c>  // b.plast
  441714:	mov	w1, #0x1                   	// #1
  441718:	ldp	x4, x3, [sp, #96]
  44171c:	b	441074 <ferror@plt+0x3f334>
  441720:	sub	w24, w26, #0x2
  441724:	mov	x27, #0x0                   	// #0
  441728:	and	w24, w24, #0xffff
  44172c:	b	441024 <ferror@plt+0x3f2e4>
  441730:	ldr	w2, [x0, #56]
  441734:	mov	w4, #0x1                   	// #1
  441738:	mov	w3, #0x0                   	// #0
  44173c:	b	43bd00 <ferror@plt+0x39fc0>
  441740:	sub	sp, sp, #0x160
  441744:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  441748:	stp	x29, x30, [sp, #64]
  44174c:	add	x29, sp, #0x40
  441750:	stp	x19, x20, [sp, #80]
  441754:	mov	x19, x1
  441758:	mov	x20, x0
  44175c:	stp	x23, x24, [sp, #112]
  441760:	ldr	x24, [x0, #32]
  441764:	str	x0, [sp, #288]
  441768:	ldr	x1, [x0, #48]
  44176c:	ldr	w0, [x2, #852]
  441770:	add	x1, x24, x1
  441774:	str	x1, [sp, #312]
  441778:	cbz	w0, 4417a4 <ferror@plt+0x3fa64>
  44177c:	ldr	x0, [x20, #24]
  441780:	cbz	x0, 4417a4 <ferror@plt+0x3fa64>
  441784:	mov	w2, #0x5                   	// #5
  441788:	adrp	x1, 485000 <warn@@Base+0x35640>
  44178c:	mov	x0, #0x0                   	// #0
  441790:	add	x1, x1, #0xfc0
  441794:	bl	401c70 <dcgettext@plt>
  441798:	ldp	x1, x2, [x20, #16]
  44179c:	bl	401cc0 <printf@plt>
  4417a0:	b	4417c4 <ferror@plt+0x3fa84>
  4417a4:	adrp	x1, 485000 <warn@@Base+0x35640>
  4417a8:	mov	w2, #0x5                   	// #5
  4417ac:	add	x1, x1, #0xff0
  4417b0:	mov	x0, #0x0                   	// #0
  4417b4:	bl	401c70 <dcgettext@plt>
  4417b8:	ldr	x1, [sp, #288]
  4417bc:	ldr	x1, [x1, #16]
  4417c0:	bl	401cc0 <printf@plt>
  4417c4:	mov	x1, x19
  4417c8:	mov	w0, #0xa                   	// #10
  4417cc:	bl	4307b0 <ferror@plt+0x2ea70>
  4417d0:	ldr	x0, [sp, #312]
  4417d4:	cmp	x24, x0
  4417d8:	b.cs	442f5c <ferror@plt+0x4121c>  // b.hs, b.nlast
  4417dc:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  4417e0:	add	x0, x0, #0x760
  4417e4:	str	x0, [sp, #248]
  4417e8:	add	x0, x0, #0xaf0
  4417ec:	str	x0, [sp, #232]
  4417f0:	ldr	x0, [sp, #312]
  4417f4:	stp	x21, x22, [sp, #96]
  4417f8:	stp	x25, x26, [sp, #128]
  4417fc:	stp	x27, x28, [sp, #144]
  441800:	add	x19, x24, #0x4
  441804:	cmp	x19, x0
  441808:	b.cc	4418b4 <ferror@plt+0x3fb74>  // b.lo, b.ul, b.last
  44180c:	sub	x1, x0, x24
  441810:	mov	w0, #0x4                   	// #4
  441814:	str	w0, [sp, #256]
  441818:	sub	w0, w1, #0x1
  44181c:	cmp	w0, #0x7
  441820:	b.ls	4418b8 <ferror@plt+0x3fb78>  // b.plast
  441824:	ldr	x0, [sp, #288]
  441828:	mov	x28, x19
  44182c:	mov	x20, #0x0                   	// #0
  441830:	ldr	x0, [x0, #32]
  441834:	sub	x0, x19, x0
  441838:	ldr	x1, [sp, #288]
  44183c:	ldr	x1, [x1, #48]
  441840:	cmp	x1, x0
  441844:	b.cc	441900 <ferror@plt+0x3fbc0>  // b.lo, b.ul, b.last
  441848:	add	x22, x19, #0x2
  44184c:	cmp	x22, x28
  441850:	b.cc	4419bc <ferror@plt+0x3fc7c>  // b.lo, b.ul, b.last
  441854:	cmp	x19, x28
  441858:	b.cc	442df0 <ferror@plt+0x410b0>  // b.lo, b.ul, b.last
  44185c:	mov	w2, #0x5                   	// #5
  441860:	adrp	x1, 486000 <warn@@Base+0x36640>
  441864:	mov	x0, #0x0                   	// #0
  441868:	add	x1, x1, #0xc18
  44186c:	bl	401c70 <dcgettext@plt>
  441870:	mov	x1, #0x0                   	// #0
  441874:	bl	401cc0 <printf@plt>
  441878:	adrp	x1, 489000 <warn@@Base+0x39640>
  44187c:	add	x1, x1, #0x918
  441880:	mov	w2, #0x5                   	// #5
  441884:	mov	x0, #0x0                   	// #0
  441888:	bl	401c70 <dcgettext@plt>
  44188c:	bl	44f9c0 <warn@@Base>
  441890:	mov	w0, #0x0                   	// #0
  441894:	ldp	x29, x30, [sp, #64]
  441898:	ldp	x19, x20, [sp, #80]
  44189c:	ldp	x21, x22, [sp, #96]
  4418a0:	ldp	x23, x24, [sp, #112]
  4418a4:	ldp	x25, x26, [sp, #128]
  4418a8:	ldp	x27, x28, [sp, #144]
  4418ac:	add	sp, sp, #0x160
  4418b0:	ret
  4418b4:	mov	w1, #0x4                   	// #4
  4418b8:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4418bc:	add	x0, x2, #0x398
  4418c0:	mov	w3, #0x4                   	// #4
  4418c4:	str	x0, [sp, #224]
  4418c8:	ldr	x2, [x2, #920]
  4418cc:	mov	x0, x24
  4418d0:	str	w3, [sp, #256]
  4418d4:	blr	x2
  4418d8:	mov	x20, x0
  4418dc:	mov	x0, #0xffffffff            	// #4294967295
  4418e0:	cmp	x20, x0
  4418e4:	b.eq	442e24 <ferror@plt+0x410e4>  // b.none
  4418e8:	ldr	x0, [sp, #288]
  4418ec:	add	x28, x19, x20
  4418f0:	ldr	x0, [x0, #32]
  4418f4:	sub	x0, x19, x0
  4418f8:	adds	x0, x20, x0
  4418fc:	b.cc	441838 <ferror@plt+0x3faf8>  // b.lo, b.ul, b.last
  441900:	mov	w2, #0x5                   	// #5
  441904:	adrp	x1, 488000 <warn@@Base+0x38640>
  441908:	mov	x0, #0x0                   	// #0
  44190c:	add	x1, x1, #0x980
  441910:	bl	401c70 <dcgettext@plt>
  441914:	mov	x19, x20
  441918:	adrp	x4, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44191c:	add	x4, x4, #0x760
  441920:	ldr	x2, [sp, #288]
  441924:	add	x20, x4, #0x180
  441928:	ldr	w1, [x4, #376]
  44192c:	mov	x21, x0
  441930:	adrp	x3, 458000 <warn@@Base+0x8640>
  441934:	add	x0, sp, #0x140
  441938:	add	w5, w1, #0x1
  44193c:	add	x3, x3, #0xc88
  441940:	and	w5, w5, #0xf
  441944:	sbfiz	x1, x1, #6, #32
  441948:	ldr	x22, [x2, #32]
  44194c:	add	x20, x20, x1
  441950:	ldr	x23, [x2, #16]
  441954:	adrp	x1, 454000 <warn@@Base+0x4640>
  441958:	adrp	x2, 490000 <warn@@Base+0x40640>
  44195c:	add	x1, x1, #0x870
  441960:	add	x2, x2, #0xb30
  441964:	str	w5, [x4, #376]
  441968:	bl	401980 <sprintf@plt>
  44196c:	sub	x22, x24, x22
  441970:	mov	x3, x19
  441974:	add	x2, sp, #0x140
  441978:	mov	x1, #0x40                  	// #64
  44197c:	mov	x0, x20
  441980:	bl	4019e0 <snprintf@plt>
  441984:	mov	x3, x20
  441988:	mov	x2, x22
  44198c:	mov	x1, x23
  441990:	mov	x0, x21
  441994:	bl	44f9c0 <warn@@Base>
  441998:	mov	w0, #0x0                   	// #0
  44199c:	ldp	x29, x30, [sp, #64]
  4419a0:	ldp	x19, x20, [sp, #80]
  4419a4:	ldp	x21, x22, [sp, #96]
  4419a8:	ldp	x23, x24, [sp, #112]
  4419ac:	ldp	x25, x26, [sp, #128]
  4419b0:	ldp	x27, x28, [sp, #144]
  4419b4:	add	sp, sp, #0x160
  4419b8:	ret
  4419bc:	mov	w1, #0x2                   	// #2
  4419c0:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4419c4:	add	x0, x2, #0x398
  4419c8:	str	x0, [sp, #224]
  4419cc:	mov	x0, x19
  4419d0:	ldr	x2, [x2, #920]
  4419d4:	blr	x2
  4419d8:	mov	x21, x0
  4419dc:	mov	w2, #0x5                   	// #5
  4419e0:	adrp	x1, 486000 <warn@@Base+0x36640>
  4419e4:	mov	x0, #0x0                   	// #0
  4419e8:	add	x1, x1, #0xc18
  4419ec:	bl	401c70 <dcgettext@plt>
  4419f0:	and	x1, x21, #0xffff
  4419f4:	and	w21, w21, #0xffff
  4419f8:	bl	401cc0 <printf@plt>
  4419fc:	cmp	w21, #0x5
  441a00:	b.ne	441878 <ferror@plt+0x3fb38>  // b.any
  441a04:	add	x21, x19, #0x4
  441a08:	cmp	x21, x28
  441a0c:	b.cc	442d6c <ferror@plt+0x4102c>  // b.lo, b.ul, b.last
  441a10:	cmp	x22, x28
  441a14:	b.cs	441a28 <ferror@plt+0x3fce8>  // b.hs, b.nlast
  441a18:	sub	w0, w20, #0x3
  441a1c:	sub	x1, x20, #0x2
  441a20:	cmp	w0, #0x7
  441a24:	b.ls	442d70 <ferror@plt+0x41030>  // b.plast
  441a28:	add	x20, x19, #0x8
  441a2c:	cmp	x20, x28
  441a30:	b.cs	441a50 <ferror@plt+0x3fd10>  // b.hs, b.nlast
  441a34:	mov	w1, #0x4                   	// #4
  441a38:	ldr	x0, [sp, #224]
  441a3c:	ldr	x2, [x0]
  441a40:	mov	x0, x21
  441a44:	blr	x2
  441a48:	str	w0, [sp, #272]
  441a4c:	cbnz	w0, 441a6c <ferror@plt+0x3fd2c>
  441a50:	adrp	x1, 489000 <warn@@Base+0x39640>
  441a54:	add	x1, x1, #0x990
  441a58:	mov	w2, #0x5                   	// #5
  441a5c:	mov	x0, #0x0                   	// #0
  441a60:	str	wzr, [sp, #272]
  441a64:	bl	401c70 <dcgettext@plt>
  441a68:	bl	44f9c0 <warn@@Base>
  441a6c:	add	x21, x19, #0xc
  441a70:	cmp	x21, x28
  441a74:	b.cc	442db0 <ferror@plt+0x41070>  // b.lo, b.ul, b.last
  441a78:	cmp	x20, x28
  441a7c:	b.cs	441a90 <ferror@plt+0x3fd50>  // b.hs, b.nlast
  441a80:	sub	x1, x28, x20
  441a84:	sub	w0, w1, #0x1
  441a88:	cmp	w0, #0x7
  441a8c:	b.ls	442db4 <ferror@plt+0x41074>  // b.plast
  441a90:	add	x20, x19, #0x10
  441a94:	mov	w26, #0x0                   	// #0
  441a98:	cmp	x28, x20
  441a9c:	b.hi	442d2c <ferror@plt+0x40fec>  // b.pmore
  441aa0:	str	wzr, [sp, #216]
  441aa4:	add	x21, x19, #0x14
  441aa8:	cmp	x28, x21
  441aac:	b.hi	442a38 <ferror@plt+0x40cf8>  // b.pmore
  441ab0:	str	xzr, [sp, #176]
  441ab4:	add	x22, x19, #0x18
  441ab8:	str	xzr, [sp, #264]
  441abc:	cmp	x28, x22
  441ac0:	mov	w20, #0x0                   	// #0
  441ac4:	b.hi	4429b8 <ferror@plt+0x40c78>  // b.pmore
  441ac8:	str	xzr, [sp, #168]
  441acc:	add	x21, x19, #0x1c
  441ad0:	stp	xzr, xzr, [sp, #200]
  441ad4:	cmp	x21, x28
  441ad8:	str	wzr, [sp, #260]
  441adc:	b.cc	442ac0 <ferror@plt+0x40d80>  // b.lo, b.ul, b.last
  441ae0:	str	xzr, [sp, #192]
  441ae4:	add	x19, x19, #0x20
  441ae8:	cmp	x19, x28
  441aec:	b.cc	442b08 <ferror@plt+0x40dc8>  // b.lo, b.ul, b.last
  441af0:	adrp	x1, 489000 <warn@@Base+0x39640>
  441af4:	add	x1, x1, #0x9c8
  441af8:	mov	w2, #0x5                   	// #5
  441afc:	mov	x0, #0x0                   	// #0
  441b00:	bl	401c70 <dcgettext@plt>
  441b04:	bl	401cc0 <printf@plt>
  441b08:	adrp	x0, 489000 <warn@@Base+0x39640>
  441b0c:	add	x0, x0, #0x9e0
  441b10:	bl	401cc0 <printf@plt>
  441b14:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  441b18:	add	x0, x0, #0x488
  441b1c:	str	x0, [sp, #240]
  441b20:	adrp	x0, 489000 <warn@@Base+0x39640>
  441b24:	add	x0, x0, #0xa40
  441b28:	bl	401cc0 <printf@plt>
  441b2c:	mov	x21, x19
  441b30:	ldr	x0, [sp, #240]
  441b34:	ldr	x1, [x0]
  441b38:	mov	w0, #0xa                   	// #10
  441b3c:	bl	401990 <putc@plt>
  441b40:	adrp	x1, 489000 <warn@@Base+0x39640>
  441b44:	add	x1, x1, #0xa48
  441b48:	mov	w2, #0x5                   	// #5
  441b4c:	mov	x0, #0x0                   	// #0
  441b50:	bl	401c70 <dcgettext@plt>
  441b54:	bl	401cc0 <printf@plt>
  441b58:	ldr	w27, [sp, #272]
  441b5c:	cbz	w27, 441c10 <ferror@plt+0x3fed0>
  441b60:	ldr	w0, [sp, #256]
  441b64:	adrp	x22, 489000 <warn@@Base+0x39640>
  441b68:	mov	x19, #0x0                   	// #0
  441b6c:	add	x22, x22, #0xa58
  441b70:	mov	w23, w0
  441b74:	str	x24, [sp, #184]
  441b78:	mov	w24, w0
  441b7c:	str	x21, [sp, #272]
  441b80:	str	w20, [sp, #280]
  441b84:	ldr	x20, [sp, #224]
  441b88:	b	441bd8 <ferror@plt+0x3fe98>
  441b8c:	sub	x1, x21, x23
  441b90:	mov	x25, #0x0                   	// #0
  441b94:	cmp	x28, x1
  441b98:	b.ls	441bac <ferror@plt+0x3fe6c>  // b.plast
  441b9c:	sub	x1, x28, x0
  441ba0:	sub	w2, w1, #0x1
  441ba4:	cmp	w2, #0x7
  441ba8:	b.ls	441bec <ferror@plt+0x3feac>  // b.plast
  441bac:	mov	x1, x22
  441bb0:	mov	w2, #0x5                   	// #5
  441bb4:	mov	x0, #0x0                   	// #0
  441bb8:	bl	401c70 <dcgettext@plt>
  441bbc:	mov	x2, x25
  441bc0:	mov	w1, w19
  441bc4:	bl	401cc0 <printf@plt>
  441bc8:	add	w0, w19, #0x1
  441bcc:	cmp	w27, w0
  441bd0:	b.eq	441bfc <ferror@plt+0x3febc>  // b.none
  441bd4:	mov	w19, w0
  441bd8:	mov	x0, x21
  441bdc:	add	x21, x21, x23
  441be0:	cmp	x21, x28
  441be4:	b.cs	441b8c <ferror@plt+0x3fe4c>  // b.hs, b.nlast
  441be8:	mov	w1, w24
  441bec:	ldr	x2, [x20]
  441bf0:	blr	x2
  441bf4:	mov	x25, x0
  441bf8:	b	441bac <ferror@plt+0x3fe6c>
  441bfc:	ldr	x21, [sp, #272]
  441c00:	madd	x19, x19, x23, x23
  441c04:	ldr	w20, [sp, #280]
  441c08:	ldr	x24, [sp, #184]
  441c0c:	add	x21, x21, x19
  441c10:	ldr	x0, [sp, #240]
  441c14:	ldr	x1, [x0]
  441c18:	mov	w0, #0xa                   	// #10
  441c1c:	bl	401990 <putc@plt>
  441c20:	adrp	x1, 489000 <warn@@Base+0x39640>
  441c24:	add	x1, x1, #0xa70
  441c28:	mov	w2, #0x5                   	// #5
  441c2c:	mov	x0, #0x0                   	// #0
  441c30:	bl	401c70 <dcgettext@plt>
  441c34:	bl	401cc0 <printf@plt>
  441c38:	cbz	w26, 441ce8 <ferror@plt+0x3ffa8>
  441c3c:	ldr	w27, [sp, #256]
  441c40:	mov	w25, w20
  441c44:	adrp	x22, 489000 <warn@@Base+0x39640>
  441c48:	mov	x19, #0x0                   	// #0
  441c4c:	add	x22, x22, #0xa58
  441c50:	mov	w23, w27
  441c54:	str	x24, [sp, #184]
  441c58:	str	x21, [sp, #272]
  441c5c:	ldr	x20, [sp, #224]
  441c60:	b	441cb0 <ferror@plt+0x3ff70>
  441c64:	sub	x1, x21, x23
  441c68:	mov	x24, #0x0                   	// #0
  441c6c:	cmp	x28, x1
  441c70:	b.ls	441c84 <ferror@plt+0x3ff44>  // b.plast
  441c74:	sub	x1, x28, x0
  441c78:	sub	w2, w1, #0x1
  441c7c:	cmp	w2, #0x7
  441c80:	b.ls	441cc4 <ferror@plt+0x3ff84>  // b.plast
  441c84:	mov	x1, x22
  441c88:	mov	w2, #0x5                   	// #5
  441c8c:	mov	x0, #0x0                   	// #0
  441c90:	bl	401c70 <dcgettext@plt>
  441c94:	mov	x2, x24
  441c98:	mov	w1, w19
  441c9c:	bl	401cc0 <printf@plt>
  441ca0:	add	w0, w19, #0x1
  441ca4:	cmp	w0, w26
  441ca8:	b.eq	441cd4 <ferror@plt+0x3ff94>  // b.none
  441cac:	mov	w19, w0
  441cb0:	mov	x0, x21
  441cb4:	add	x21, x21, x23
  441cb8:	cmp	x21, x28
  441cbc:	b.cs	441c64 <ferror@plt+0x3ff24>  // b.hs, b.nlast
  441cc0:	mov	w1, w27
  441cc4:	ldr	x2, [x20]
  441cc8:	blr	x2
  441ccc:	mov	x24, x0
  441cd0:	b	441c84 <ferror@plt+0x3ff44>
  441cd4:	ldr	x21, [sp, #272]
  441cd8:	madd	x19, x19, x23, x23
  441cdc:	ldr	x24, [sp, #184]
  441ce0:	mov	w20, w25
  441ce4:	add	x21, x21, x19
  441ce8:	ldr	x27, [sp, #240]
  441cec:	mov	w0, #0xa                   	// #10
  441cf0:	ldr	x1, [x27]
  441cf4:	bl	401990 <putc@plt>
  441cf8:	adrp	x1, 489000 <warn@@Base+0x39640>
  441cfc:	add	x1, x1, #0xa68
  441d00:	mov	w2, #0x5                   	// #5
  441d04:	mov	x0, #0x0                   	// #0
  441d08:	bl	401c70 <dcgettext@plt>
  441d0c:	bl	401cc0 <printf@plt>
  441d10:	ldr	w0, [sp, #216]
  441d14:	cbz	w0, 441e28 <ferror@plt+0x400e8>
  441d18:	ldr	x1, [sp, #248]
  441d1c:	mov	x26, x21
  441d20:	adrp	x25, 489000 <warn@@Base+0x39640>
  441d24:	adrp	x23, 486000 <warn@@Base+0x36640>
  441d28:	add	x1, x1, #0x180
  441d2c:	adrp	x22, 487000 <warn@@Base+0x37640>
  441d30:	add	x25, x25, #0xa80
  441d34:	add	x23, x23, #0x270
  441d38:	add	x22, x22, #0x6f8
  441d3c:	mov	w19, #0x0                   	// #0
  441d40:	str	x24, [sp, #184]
  441d44:	mov	x24, x1
  441d48:	str	x21, [sp, #216]
  441d4c:	mov	w21, w0
  441d50:	str	w20, [sp, #272]
  441d54:	b	441de8 <ferror@plt+0x400a8>
  441d58:	sub	x1, x26, #0x8
  441d5c:	mov	x20, #0x0                   	// #0
  441d60:	cmp	x28, x1
  441d64:	b.ls	441d78 <ferror@plt+0x40038>  // b.plast
  441d68:	sub	x1, x28, x0
  441d6c:	sub	w2, w1, #0x1
  441d70:	cmp	w2, #0x7
  441d74:	b.ls	441dfc <ferror@plt+0x400bc>  // b.plast
  441d78:	mov	w2, #0x5                   	// #5
  441d7c:	mov	x1, x25
  441d80:	mov	x0, #0x0                   	// #0
  441d84:	bl	401c70 <dcgettext@plt>
  441d88:	mov	w1, w19
  441d8c:	bl	401cc0 <printf@plt>
  441d90:	ldr	x5, [sp, #248]
  441d94:	mov	x3, x20
  441d98:	mov	x2, x23
  441d9c:	mov	x1, #0x40                  	// #64
  441da0:	ldr	w4, [x5, #376]
  441da4:	add	w0, w4, #0x1
  441da8:	sbfiz	x4, x4, #6, #32
  441dac:	and	w0, w0, #0xf
  441db0:	add	x20, x24, x4
  441db4:	str	w0, [x5, #376]
  441db8:	mov	x0, x20
  441dbc:	bl	4019e0 <snprintf@plt>
  441dc0:	mov	x1, x20
  441dc4:	mov	x0, x22
  441dc8:	bl	401cc0 <printf@plt>
  441dcc:	ldr	x1, [x27]
  441dd0:	mov	w0, #0xa                   	// #10
  441dd4:	bl	401990 <putc@plt>
  441dd8:	add	w0, w19, #0x1
  441ddc:	cmp	w0, w21
  441de0:	b.eq	441e10 <ferror@plt+0x400d0>  // b.none
  441de4:	mov	w19, w0
  441de8:	mov	x0, x26
  441dec:	add	x26, x26, #0x8
  441df0:	cmp	x26, x28
  441df4:	b.cs	441d58 <ferror@plt+0x40018>  // b.hs, b.nlast
  441df8:	mov	w1, #0x8                   	// #8
  441dfc:	ldr	x2, [sp, #224]
  441e00:	ldr	x2, [x2]
  441e04:	blr	x2
  441e08:	mov	x20, x0
  441e0c:	b	441d78 <ferror@plt+0x40038>
  441e10:	ldr	x21, [sp, #216]
  441e14:	ubfiz	x0, x19, #3, #32
  441e18:	add	x0, x0, #0x8
  441e1c:	ldr	w20, [sp, #272]
  441e20:	ldr	x24, [sp, #184]
  441e24:	add	x21, x21, x0
  441e28:	ldr	x0, [sp, #264]
  441e2c:	ldr	x3, [sp, #200]
  441e30:	add	x2, x21, x0
  441e34:	str	x2, [sp, #264]
  441e38:	mov	w0, #0xa                   	// #10
  441e3c:	add	x2, x2, x3
  441e40:	str	x2, [sp, #272]
  441e44:	ldr	x3, [sp, #208]
  441e48:	ldr	x1, [sp, #240]
  441e4c:	add	x2, x2, x3
  441e50:	add	x23, x2, x3
  441e54:	str	x2, [sp, #280]
  441e58:	ldr	x2, [sp, #192]
  441e5c:	ldr	x1, [x1]
  441e60:	add	x27, x23, x2
  441e64:	bl	401990 <putc@plt>
  441e68:	cmp	x27, x28
  441e6c:	b.hi	442f74 <ferror@plt+0x41234>  // b.pmore
  441e70:	ldr	x0, [sp, #176]
  441e74:	cbz	x0, 442ea4 <ferror@plt+0x41164>
  441e78:	mov	x1, x0
  441e7c:	sub	x0, x0, #0x1
  441e80:	cmp	x0, #0x5
  441e84:	b.ls	442f44 <ferror@plt+0x41204>  // b.plast
  441e88:	lsr	x1, x1, #2
  441e8c:	mov	x0, x21
  441e90:	movi	v1.4s, #0x0
  441e94:	movi	v2.4s, #0x1
  441e98:	add	x1, x21, x1, lsl #4
  441e9c:	ldr	q0, [x0], #16
  441ea0:	cmeq	v0.4s, v0.4s, #0
  441ea4:	cmp	x1, x0
  441ea8:	bic	v0.16b, v2.16b, v0.16b
  441eac:	uaddw	v1.2d, v1.2d, v0.2s
  441eb0:	uaddw2	v1.2d, v1.2d, v0.4s
  441eb4:	b.ne	441e9c <ferror@plt+0x4015c>  // b.any
  441eb8:	addp	d1, v1.2d
  441ebc:	ldr	x0, [sp, #176]
  441ec0:	mov	x19, v1.d[0]
  441ec4:	tst	x0, #0xffffffff00000003
  441ec8:	and	x0, x0, #0xfffffffffffffffc
  441ecc:	b.eq	441f60 <ferror@plt+0x40220>  // b.none
  441ed0:	ldr	w3, [x21, x0, lsl #2]
  441ed4:	add	x2, x0, #0x1
  441ed8:	lsl	x1, x0, #2
  441edc:	cmp	w3, #0x0
  441ee0:	ldr	x3, [sp, #176]
  441ee4:	cinc	x19, x19, ne  // ne = any
  441ee8:	cmp	x2, x3
  441eec:	b.cs	441f60 <ferror@plt+0x40220>  // b.hs, b.nlast
  441ef0:	add	x21, x21, x1
  441ef4:	add	x1, x0, #0x2
  441ef8:	ldr	w2, [x21, #4]
  441efc:	cmp	w2, #0x0
  441f00:	cinc	x19, x19, ne  // ne = any
  441f04:	cmp	x1, x3
  441f08:	b.cs	441f60 <ferror@plt+0x40220>  // b.hs, b.nlast
  441f0c:	ldr	w2, [x21, #8]
  441f10:	add	x1, x0, #0x3
  441f14:	cmp	w2, #0x0
  441f18:	cinc	x19, x19, ne  // ne = any
  441f1c:	cmp	x1, x3
  441f20:	b.cs	441f60 <ferror@plt+0x40220>  // b.hs, b.nlast
  441f24:	ldr	w2, [x21, #12]
  441f28:	add	x1, x0, #0x4
  441f2c:	cmp	w2, #0x0
  441f30:	cinc	x19, x19, ne  // ne = any
  441f34:	cmp	x1, x3
  441f38:	b.cs	441f60 <ferror@plt+0x40220>  // b.hs, b.nlast
  441f3c:	ldr	w1, [x21, #16]
  441f40:	add	x0, x0, #0x5
  441f44:	cmp	w1, #0x0
  441f48:	cinc	x19, x19, ne  // ne = any
  441f4c:	cmp	x0, x3
  441f50:	b.cs	441f60 <ferror@plt+0x40220>  // b.hs, b.nlast
  441f54:	ldr	w0, [x21, #20]
  441f58:	cmp	w0, #0x0
  441f5c:	cinc	x19, x19, ne  // ne = any
  441f60:	ldr	x21, [sp, #176]
  441f64:	mov	w4, #0x5                   	// #5
  441f68:	adrp	x2, 489000 <warn@@Base+0x39640>
  441f6c:	adrp	x1, 489000 <warn@@Base+0x39640>
  441f70:	mov	x3, x21
  441f74:	add	x2, x2, #0xae0
  441f78:	add	x1, x1, #0xb00
  441f7c:	mov	x0, #0x0                   	// #0
  441f80:	bl	401c20 <dcngettext@plt>
  441f84:	mov	x2, x21
  441f88:	mov	x1, x19
  441f8c:	bl	401cc0 <printf@plt>
  441f90:	ldr	x0, [sp, #168]
  441f94:	cbz	x0, 442f04 <ferror@plt+0x411c4>
  441f98:	ldr	x2, [sp, #264]
  441f9c:	ldr	x3, [sp, #168]
  441fa0:	ldr	w1, [x2]
  441fa4:	cmp	x3, #0x1
  441fa8:	b.eq	442f10 <ferror@plt+0x411d0>  // b.none
  441fac:	add	x0, x2, #0x4
  441fb0:	add	x7, x2, x3, lsl #2
  441fb4:	mov	x6, #0x0                   	// #0
  441fb8:	mov	x21, #0x0                   	// #0
  441fbc:	mov	x22, #0x0                   	// #0
  441fc0:	b	441fd4 <ferror@plt+0x40294>
  441fc4:	add	x0, x0, #0x4
  441fc8:	mov	x6, #0x0                   	// #0
  441fcc:	cmp	x7, x0
  441fd0:	b.eq	44200c <ferror@plt+0x402cc>  // b.none
  441fd4:	udiv	w3, w1, w20
  441fd8:	msub	w3, w3, w20, w1
  441fdc:	ldr	w1, [x0]
  441fe0:	udiv	w2, w1, w20
  441fe4:	msub	w2, w2, w20, w1
  441fe8:	cmp	w3, w2
  441fec:	b.ne	441fc4 <ferror@plt+0x40284>  // b.any
  441ff0:	add	x6, x6, #0x1
  441ff4:	add	x0, x0, #0x4
  441ff8:	cmp	x21, x6
  441ffc:	add	x22, x22, #0x1
  442000:	csel	x21, x21, x6, cs  // cs = hs, nlast
  442004:	cmp	x7, x0
  442008:	b.ne	441fd4 <ferror@plt+0x40294>  // b.any
  44200c:	add	x19, x19, x22
  442010:	mov	w2, #0x5                   	// #5
  442014:	adrp	x1, 489000 <warn@@Base+0x39640>
  442018:	mov	x0, #0x0                   	// #0
  44201c:	add	x1, x1, #0xb20
  442020:	bl	401c70 <dcgettext@plt>
  442024:	ldr	x20, [sp, #168]
  442028:	mov	x3, x21
  44202c:	mov	x2, x22
  442030:	mov	x1, x20
  442034:	bl	401cc0 <printf@plt>
  442038:	cmp	x20, x19
  44203c:	b.ne	442fc4 <ferror@plt+0x41284>  // b.any
  442040:	ldr	x26, [sp, #288]
  442044:	adrp	x19, 458000 <warn@@Base+0x8640>
  442048:	add	x19, x19, #0xf8
  44204c:	stp	x24, x28, [sp, #168]
  442050:	mov	x28, x27
  442054:	mov	x27, x23
  442058:	mov	x20, #0x0                   	// #0
  44205c:	mov	x22, #0x0                   	// #0
  442060:	mov	x21, #0x0                   	// #0
  442064:	mov	w25, #0x3                   	// #3
  442068:	mov	x0, x27
  44206c:	mov	w3, #0x1                   	// #1
  442070:	mov	w1, #0x0                   	// #0
  442074:	mov	w4, #0x0                   	// #0
  442078:	mov	x23, #0x0                   	// #0
  44207c:	nop
  442080:	cmp	x28, x0
  442084:	b.ls	442638 <ferror@plt+0x408f8>  // b.plast
  442088:	ldrb	w2, [x0], #1
  44208c:	add	w4, w4, #0x1
  442090:	cmp	w1, #0x3f
  442094:	b.hi	4425b0 <ferror@plt+0x40870>  // b.pmore
  442098:	and	x5, x2, #0x7f
  44209c:	lsl	x7, x5, x1
  4420a0:	orr	x23, x23, x7
  4420a4:	lsr	x7, x23, x1
  4420a8:	cmp	x5, x7
  4420ac:	csel	w3, w3, w25, eq  // eq = none
  4420b0:	add	w1, w1, #0x7
  4420b4:	tbnz	w2, #7, 442080 <ferror@plt+0x40340>
  4420b8:	and	w3, w3, #0xfffffffe
  4420bc:	add	x27, x27, w4, uxtw
  4420c0:	tbnz	w3, #1, 442218 <ferror@plt+0x404d8>
  4420c4:	cbz	x23, 442230 <ferror@plt+0x404f0>
  4420c8:	cmp	x22, x20
  4420cc:	b.eq	44265c <ferror@plt+0x4091c>  // b.none
  4420d0:	cmp	x22, x20
  4420d4:	b.cs	442fa0 <ferror@plt+0x41260>  // b.hs, b.nlast
  4420d8:	add	x24, x21, x22, lsl #4
  4420dc:	mov	x0, x21
  4420e0:	cmp	x21, x24
  4420e4:	b.cc	4420f8 <ferror@plt+0x403b8>  // b.lo, b.ul, b.last
  4420e8:	b	44212c <ferror@plt+0x403ec>
  4420ec:	add	x0, x0, #0x10
  4420f0:	cmp	x0, x24
  4420f4:	b.cs	44212c <ferror@plt+0x403ec>  // b.hs, b.nlast
  4420f8:	ldr	x1, [x0]
  4420fc:	cmp	x1, x23
  442100:	b.ne	4420ec <ferror@plt+0x403ac>  // b.any
  442104:	mov	w2, #0x5                   	// #5
  442108:	adrp	x1, 489000 <warn@@Base+0x39640>
  44210c:	mov	x0, #0x0                   	// #0
  442110:	add	x1, x1, #0xbd0
  442114:	bl	401c70 <dcgettext@plt>
  442118:	ldr	x3, [sp, #168]
  44211c:	mov	x1, x23
  442120:	ldr	x2, [x26, #32]
  442124:	sub	x2, x3, x2
  442128:	bl	44f9c0 <warn@@Base>
  44212c:	add	x22, x22, #0x1
  442130:	mov	x0, x27
  442134:	mov	w4, #0x0                   	// #0
  442138:	stp	x23, x27, [x24]
  44213c:	b	44214c <ferror@plt+0x4040c>
  442140:	ldrsb	w1, [x0], #1
  442144:	add	w4, w4, #0x1
  442148:	tbz	w1, #31, 442154 <ferror@plt+0x40414>
  44214c:	cmp	x28, x0
  442150:	b.hi	442140 <ferror@plt+0x40400>  // b.pmore
  442154:	add	x27, x27, w4, uxtw
  442158:	mov	x3, x27
  44215c:	mov	w0, #0x1                   	// #1
  442160:	mov	w1, #0x0                   	// #0
  442164:	mov	w4, #0x0                   	// #0
  442168:	mov	x24, #0x0                   	// #0
  44216c:	nop
  442170:	cmp	x28, x3
  442174:	b.ls	4425e4 <ferror@plt+0x408a4>  // b.plast
  442178:	ldrb	w2, [x3], #1
  44217c:	add	w4, w4, #0x1
  442180:	cmp	w1, #0x3f
  442184:	b.hi	4425a0 <ferror@plt+0x40860>  // b.pmore
  442188:	and	x5, x2, #0x7f
  44218c:	lsl	x8, x5, x1
  442190:	orr	x24, x24, x8
  442194:	lsr	x8, x24, x1
  442198:	cmp	x5, x8
  44219c:	csel	w0, w0, w25, eq  // eq = none
  4421a0:	add	w1, w1, #0x7
  4421a4:	tbnz	w2, #7, 442170 <ferror@plt+0x40430>
  4421a8:	and	w0, w0, #0xfffffffe
  4421ac:	add	x27, x27, w4, uxtw
  4421b0:	tbnz	w0, #1, 442620 <ferror@plt+0x408e0>
  4421b4:	mov	x3, x27
  4421b8:	mov	w0, #0x1                   	// #1
  4421bc:	mov	w1, #0x0                   	// #0
  4421c0:	mov	w4, #0x0                   	// #0
  4421c4:	mov	x23, #0x0                   	// #0
  4421c8:	cmp	x28, x3
  4421cc:	b.ls	4425c0 <ferror@plt+0x40880>  // b.plast
  4421d0:	ldrb	w2, [x3], #1
  4421d4:	add	w4, w4, #0x1
  4421d8:	cmp	w1, #0x3f
  4421dc:	b.hi	442590 <ferror@plt+0x40850>  // b.pmore
  4421e0:	and	x5, x2, #0x7f
  4421e4:	lsl	x8, x5, x1
  4421e8:	orr	x23, x23, x8
  4421ec:	lsr	x8, x23, x1
  4421f0:	cmp	x5, x8
  4421f4:	csel	w0, w0, w25, eq  // eq = none
  4421f8:	add	w1, w1, #0x7
  4421fc:	tbnz	w2, #7, 4421c8 <ferror@plt+0x40488>
  442200:	and	w0, w0, #0xfffffffe
  442204:	add	x27, x27, w4, uxtw
  442208:	tbnz	w0, #1, 442608 <ferror@plt+0x408c8>
  44220c:	orr	x23, x23, x24
  442210:	cbnz	x23, 442158 <ferror@plt+0x40418>
  442214:	b	442068 <ferror@plt+0x40328>
  442218:	mov	x1, x19
  44221c:	mov	w2, #0x5                   	// #5
  442220:	mov	x0, #0x0                   	// #0
  442224:	bl	401c70 <dcgettext@plt>
  442228:	bl	44f3e8 <error@@Base>
  44222c:	cbnz	x23, 4420c8 <ferror@plt+0x40388>
  442230:	adrp	x1, 486000 <warn@@Base+0x36640>
  442234:	add	x1, x1, #0xed0
  442238:	mov	w2, #0x5                   	// #5
  44223c:	mov	x27, x28
  442240:	mov	x0, #0x0                   	// #0
  442244:	str	x21, [sp, #184]
  442248:	ldp	x24, x28, [sp, #168]
  44224c:	bl	401c70 <dcgettext@plt>
  442250:	bl	401cc0 <printf@plt>
  442254:	ldr	w0, [sp, #260]
  442258:	cbz	w0, 4428b4 <ferror@plt+0x40b74>
  44225c:	ldr	x0, [sp, #184]
  442260:	str	xzr, [sp, #208]
  442264:	ldr	w1, [sp, #256]
  442268:	str	x1, [sp, #176]
  44226c:	add	x22, x0, x22, lsl #4
  442270:	adrp	x0, 489000 <warn@@Base+0x39640>
  442274:	add	x0, x0, #0xc18
  442278:	str	wzr, [sp, #216]
  44227c:	str	x0, [sp, #296]
  442280:	ldr	x0, [sp, #176]
  442284:	ldr	w20, [sp, #216]
  442288:	ldr	x1, [sp, #272]
  44228c:	add	x21, x20, x0
  442290:	ldr	w19, [sp, #208]
  442294:	add	x0, x1, x20
  442298:	add	x1, x1, x21
  44229c:	cmp	x28, x1
  4422a0:	b.hi	44294c <ferror@plt+0x40c0c>  // b.pmore
  4422a4:	cmp	x0, x28
  4422a8:	mov	x3, #0x0                   	// #0
  4422ac:	b.cs	4422c0 <ferror@plt+0x40580>  // b.hs, b.nlast
  4422b0:	sub	x1, x28, x0
  4422b4:	sub	w2, w1, #0x1
  4422b8:	cmp	w2, #0x7
  4422bc:	b.ls	442950 <ferror@plt+0x40c10>  // b.plast
  4422c0:	ldr	x0, [sp, #280]
  4422c4:	add	x21, x0, x21
  4422c8:	add	x0, x0, x20
  4422cc:	cmp	x28, x21
  4422d0:	b.hi	442928 <ferror@plt+0x40be8>  // b.pmore
  4422d4:	str	x27, [sp, #200]
  4422d8:	cmp	x0, x28
  4422dc:	b.cs	4422f0 <ferror@plt+0x405b0>  // b.hs, b.nlast
  4422e0:	sub	x1, x28, x0
  4422e4:	sub	w2, w1, #0x1
  4422e8:	cmp	w2, #0x7
  4422ec:	b.ls	44292c <ferror@plt+0x40bec>  // b.plast
  4422f0:	ldp	x20, x1, [sp, #200]
  4422f4:	mov	w21, #0xfffffffe            	// #-2
  4422f8:	ldr	x0, [sp, #264]
  4422fc:	mov	w26, #0x3                   	// #3
  442300:	ldr	w2, [x0, x1, lsl #2]
  442304:	mov	x0, #0xffffffffffffffff    	// #-1
  442308:	str	w2, [sp, #168]
  44230c:	str	x0, [sp, #192]
  442310:	mov	x0, x3
  442314:	bl	432900 <ferror@plt+0x30bc0>
  442318:	mov	x3, x0
  44231c:	ldr	w2, [sp, #168]
  442320:	mov	w1, w19
  442324:	ldr	x0, [sp, #296]
  442328:	bl	401cc0 <printf@plt>
  44232c:	nop
  442330:	adrp	x0, 458000 <warn@@Base+0x8640>
  442334:	adrp	x1, 458000 <warn@@Base+0x8640>
  442338:	add	x8, x0, #0xf8
  44233c:	add	x7, x1, #0xe0
  442340:	mov	x2, x20
  442344:	mov	x19, #0x0                   	// #0
  442348:	mov	w3, #0x1                   	// #1
  44234c:	mov	w0, #0x0                   	// #0
  442350:	mov	w25, #0x0                   	// #0
  442354:	nop
  442358:	cmp	x2, x28
  44235c:	b.cs	4427bc <ferror@plt+0x40a7c>  // b.hs, b.nlast
  442360:	ldrb	w1, [x2], #1
  442364:	add	w25, w25, #0x1
  442368:	cmp	w0, #0x3f
  44236c:	b.hi	4426ec <ferror@plt+0x409ac>  // b.pmore
  442370:	and	x4, x1, #0x7f
  442374:	lsl	x5, x4, x0
  442378:	orr	x19, x19, x5
  44237c:	lsr	x5, x19, x0
  442380:	cmp	x4, x5
  442384:	csel	w3, w3, w26, eq  // eq = none
  442388:	add	w0, w0, #0x7
  44238c:	tbnz	w1, #7, 442358 <ferror@plt+0x40618>
  442390:	and	w3, w3, #0xfffffffe
  442394:	tbnz	w3, #1, 442844 <ferror@plt+0x40b04>
  442398:	cmn	w21, #0x1
  44239c:	b.eq	4427ec <ferror@plt+0x40aac>  // b.none
  4423a0:	cbz	x19, 442874 <ferror@plt+0x40b34>
  4423a4:	cmp	w21, #0x0
  4423a8:	b.lt	4423d8 <ferror@plt+0x40698>  // b.tstop
  4423ac:	ldr	x0, [sp, #192]
  4423b0:	adrp	x1, 45f000 <warn@@Base+0xf640>
  4423b4:	adrp	x2, 460000 <warn@@Base+0x10640>
  4423b8:	add	x1, x1, #0x9f8
  4423bc:	ccmp	x0, #0x0, #0x0, eq  // eq = none
  4423c0:	add	x2, x2, #0x718
  4423c4:	csel	x1, x2, x1, eq  // eq = none
  4423c8:	adrp	x0, 489000 <warn@@Base+0x39640>
  4423cc:	mov	x2, x19
  4423d0:	add	x0, x0, #0xc28
  4423d4:	bl	401cc0 <printf@plt>
  4423d8:	ldr	x0, [sp, #184]
  4423dc:	cmp	x0, x22
  4423e0:	b.cc	4423f4 <ferror@plt+0x406b4>  // b.lo, b.ul, b.last
  4423e4:	b	44284c <ferror@plt+0x40b0c>
  4423e8:	add	x0, x0, #0x10
  4423ec:	cmp	x0, x22
  4423f0:	b.cs	44284c <ferror@plt+0x40b0c>  // b.hs, b.nlast
  4423f4:	ldr	x1, [x0]
  4423f8:	cmp	x1, x19
  4423fc:	b.ne	4423e8 <ferror@plt+0x406a8>  // b.any
  442400:	cmp	x0, x22
  442404:	b.cs	44284c <ferror@plt+0x40b0c>  // b.hs, b.nlast
  442408:	ldr	x8, [x0, #8]
  44240c:	mov	x3, #0x0                   	// #0
  442410:	mov	w5, #0x1                   	// #1
  442414:	mov	w1, #0x0                   	// #0
  442418:	mov	x0, x8
  44241c:	mov	w19, #0x0                   	// #0
  442420:	cmp	x27, x0
  442424:	b.ls	4427fc <ferror@plt+0x40abc>  // b.plast
  442428:	ldrb	w2, [x0], #1
  44242c:	add	w19, w19, #0x1
  442430:	cmp	w1, #0x3f
  442434:	b.hi	442754 <ferror@plt+0x40a14>  // b.pmore
  442438:	and	x4, x2, #0x7f
  44243c:	lsl	x6, x4, x1
  442440:	orr	x3, x3, x6
  442444:	lsr	x6, x3, x1
  442448:	cmp	x4, x6
  44244c:	csel	w5, w5, w26, eq  // eq = none
  442450:	add	w1, w1, #0x7
  442454:	tbnz	w2, #7, 442420 <ferror@plt+0x406e0>
  442458:	and	w5, w5, #0xfffffffe
  44245c:	add	x19, x8, w19, uxtw
  442460:	tbnz	w5, #1, 442680 <ferror@plt+0x40940>
  442464:	tbz	w21, #31, 4426a4 <ferror@plt+0x40964>
  442468:	ldr	x23, [sp, #176]
  44246c:	add	x20, x20, w25, uxtw
  442470:	str	x22, [sp, #168]
  442474:	nop
  442478:	mov	x5, x19
  44247c:	mov	x22, #0x0                   	// #0
  442480:	mov	w0, #0x1                   	// #1
  442484:	mov	w2, #0x0                   	// #0
  442488:	mov	w1, #0x0                   	// #0
  44248c:	nop
  442490:	cmp	x27, x5
  442494:	b.ls	442730 <ferror@plt+0x409f0>  // b.plast
  442498:	ldrb	w3, [x5], #1
  44249c:	add	w1, w1, #0x1
  4424a0:	cmp	w2, #0x3f
  4424a4:	b.hi	4426dc <ferror@plt+0x4099c>  // b.pmore
  4424a8:	and	x4, x3, #0x7f
  4424ac:	lsl	x6, x4, x2
  4424b0:	orr	x22, x22, x6
  4424b4:	lsr	x6, x22, x2
  4424b8:	cmp	x4, x6
  4424bc:	csel	w0, w0, w26, eq  // eq = none
  4424c0:	add	w2, w2, #0x7
  4424c4:	tbnz	w3, #7, 442490 <ferror@plt+0x40750>
  4424c8:	and	w0, w0, #0xfffffffe
  4424cc:	add	x19, x19, w1, uxtw
  4424d0:	tbnz	w0, #1, 4427a0 <ferror@plt+0x40a60>
  4424d4:	mov	x4, x19
  4424d8:	mov	x25, #0x0                   	// #0
  4424dc:	mov	w1, #0x1                   	// #1
  4424e0:	mov	w0, #0x0                   	// #0
  4424e4:	mov	w5, #0x0                   	// #0
  4424e8:	cmp	x27, x4
  4424ec:	b.ls	4426fc <ferror@plt+0x409bc>  // b.plast
  4424f0:	ldrb	w2, [x4], #1
  4424f4:	add	w5, w5, #0x1
  4424f8:	cmp	w0, #0x3f
  4424fc:	b.hi	4426cc <ferror@plt+0x4098c>  // b.pmore
  442500:	and	x3, x2, #0x7f
  442504:	lsl	x6, x3, x0
  442508:	orr	x25, x25, x6
  44250c:	lsr	x6, x25, x0
  442510:	cmp	x3, x6
  442514:	csel	w1, w1, w26, eq  // eq = none
  442518:	add	w0, w0, #0x7
  44251c:	tbnz	w2, #7, 4424e8 <ferror@plt+0x407a8>
  442520:	and	w1, w1, #0xfffffffe
  442524:	add	x19, x19, w5, uxtw
  442528:	tbnz	w1, #1, 442784 <ferror@plt+0x40a44>
  44252c:	orr	x0, x25, x22
  442530:	cbz	x0, 442724 <ferror@plt+0x409e4>
  442534:	tbz	w21, #31, 442764 <ferror@plt+0x40a24>
  442538:	lsr	w3, w21, #31
  44253c:	mov	w0, #0xffffffff            	// #-1
  442540:	mov	w2, #0x3d                  	// #61
  442544:	mov	w1, #0x5                   	// #5
  442548:	str	x23, [sp]
  44254c:	mov	x4, x20
  442550:	str	w1, [sp, #8]
  442554:	mov	x5, x28
  442558:	str	xzr, [sp, #16]
  44255c:	mov	x1, x25
  442560:	str	w3, [sp, #24]
  442564:	mov	x7, #0x0                   	// #0
  442568:	stp	xzr, xzr, [sp, #32]
  44256c:	mov	x3, x24
  442570:	mov	x6, #0x0                   	// #0
  442574:	strb	w2, [sp, #48]
  442578:	mov	x2, #0x0                   	// #0
  44257c:	str	w0, [sp, #56]
  442580:	mov	x0, #0x0                   	// #0
  442584:	bl	4393c8 <ferror@plt+0x37688>
  442588:	mov	x20, x0
  44258c:	b	442478 <ferror@plt+0x40738>
  442590:	tst	x2, #0x7f
  442594:	csel	w0, w0, w25, eq  // eq = none
  442598:	tbnz	w2, #7, 4421c8 <ferror@plt+0x40488>
  44259c:	b	442200 <ferror@plt+0x404c0>
  4425a0:	tst	x2, #0x7f
  4425a4:	csel	w0, w0, w25, eq  // eq = none
  4425a8:	tbnz	w2, #7, 442170 <ferror@plt+0x40430>
  4425ac:	b	4421a8 <ferror@plt+0x40468>
  4425b0:	tst	x2, #0x7f
  4425b4:	csel	w3, w3, w25, eq  // eq = none
  4425b8:	tbnz	w2, #7, 442080 <ferror@plt+0x40340>
  4425bc:	b	4420b8 <ferror@plt+0x40378>
  4425c0:	add	x27, x27, w4, uxtw
  4425c4:	tbz	w0, #0, 442208 <ferror@plt+0x404c8>
  4425c8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4425cc:	add	x1, x1, #0xe0
  4425d0:	mov	w2, #0x5                   	// #5
  4425d4:	mov	x0, #0x0                   	// #0
  4425d8:	bl	401c70 <dcgettext@plt>
  4425dc:	bl	44f3e8 <error@@Base>
  4425e0:	b	44220c <ferror@plt+0x404cc>
  4425e4:	add	x27, x27, w4, uxtw
  4425e8:	tbz	w0, #0, 4421b0 <ferror@plt+0x40470>
  4425ec:	adrp	x1, 458000 <warn@@Base+0x8640>
  4425f0:	add	x1, x1, #0xe0
  4425f4:	mov	w2, #0x5                   	// #5
  4425f8:	mov	x0, #0x0                   	// #0
  4425fc:	bl	401c70 <dcgettext@plt>
  442600:	bl	44f3e8 <error@@Base>
  442604:	b	4421b4 <ferror@plt+0x40474>
  442608:	mov	x1, x19
  44260c:	mov	w2, #0x5                   	// #5
  442610:	mov	x0, #0x0                   	// #0
  442614:	bl	401c70 <dcgettext@plt>
  442618:	bl	44f3e8 <error@@Base>
  44261c:	b	44220c <ferror@plt+0x404cc>
  442620:	mov	x1, x19
  442624:	mov	w2, #0x5                   	// #5
  442628:	mov	x0, #0x0                   	// #0
  44262c:	bl	401c70 <dcgettext@plt>
  442630:	bl	44f3e8 <error@@Base>
  442634:	b	4421b4 <ferror@plt+0x40474>
  442638:	add	x27, x27, w4, uxtw
  44263c:	tbz	w3, #0, 4420c0 <ferror@plt+0x40380>
  442640:	adrp	x1, 458000 <warn@@Base+0x8640>
  442644:	add	x1, x1, #0xe0
  442648:	mov	w2, #0x5                   	// #5
  44264c:	mov	x0, #0x0                   	// #0
  442650:	bl	401c70 <dcgettext@plt>
  442654:	bl	44f3e8 <error@@Base>
  442658:	b	4420c4 <ferror@plt+0x40384>
  44265c:	lsl	x20, x22, #1
  442660:	mov	x1, #0x100                 	// #256
  442664:	cmp	x20, x1
  442668:	mov	x0, x21
  44266c:	csel	x20, x20, x1, cs  // cs = hs, nlast
  442670:	lsl	x1, x20, #4
  442674:	bl	453a28 <warn@@Base+0x4068>
  442678:	mov	x21, x0
  44267c:	b	4420d0 <ferror@plt+0x40390>
  442680:	adrp	x1, 458000 <warn@@Base+0x8640>
  442684:	add	x1, x1, #0xf8
  442688:	str	x3, [sp, #168]
  44268c:	mov	w2, #0x5                   	// #5
  442690:	mov	x0, #0x0                   	// #0
  442694:	bl	401c70 <dcgettext@plt>
  442698:	bl	44f3e8 <error@@Base>
  44269c:	ldr	x3, [sp, #168]
  4426a0:	tbnz	w21, #31, 442468 <ferror@plt+0x40728>
  4426a4:	mov	w0, w3
  4426a8:	str	x3, [sp, #168]
  4426ac:	bl	4516f0 <warn@@Base+0x1d30>
  4426b0:	mov	x1, x0
  4426b4:	ldr	x3, [sp, #168]
  4426b8:	cbz	x0, 4428d0 <ferror@plt+0x40b90>
  4426bc:	adrp	x0, 489000 <warn@@Base+0x39640>
  4426c0:	add	x0, x0, #0xc78
  4426c4:	bl	401cc0 <printf@plt>
  4426c8:	b	442468 <ferror@plt+0x40728>
  4426cc:	tst	x2, #0x7f
  4426d0:	csel	w1, w1, w26, eq  // eq = none
  4426d4:	tbnz	w2, #7, 4424e8 <ferror@plt+0x407a8>
  4426d8:	b	442520 <ferror@plt+0x407e0>
  4426dc:	tst	x3, #0x7f
  4426e0:	csel	w0, w0, w26, eq  // eq = none
  4426e4:	tbnz	w3, #7, 442490 <ferror@plt+0x40750>
  4426e8:	b	4424c8 <ferror@plt+0x40788>
  4426ec:	tst	x1, #0x7f
  4426f0:	csel	w3, w3, w26, eq  // eq = none
  4426f4:	tbnz	w1, #7, 442358 <ferror@plt+0x40618>
  4426f8:	b	442390 <ferror@plt+0x40650>
  4426fc:	add	x19, x19, w5, uxtw
  442700:	tbz	w1, #0, 442528 <ferror@plt+0x407e8>
  442704:	adrp	x1, 458000 <warn@@Base+0x8640>
  442708:	add	x1, x1, #0xe0
  44270c:	mov	w2, #0x5                   	// #5
  442710:	mov	x0, #0x0                   	// #0
  442714:	bl	401c70 <dcgettext@plt>
  442718:	bl	44f3e8 <error@@Base>
  44271c:	orr	x0, x25, x22
  442720:	cbnz	x0, 442534 <ferror@plt+0x407f4>
  442724:	add	w21, w21, #0x1
  442728:	ldr	x22, [sp, #168]
  44272c:	b	442330 <ferror@plt+0x405f0>
  442730:	add	x19, x19, w1, uxtw
  442734:	tbz	w0, #0, 4424d0 <ferror@plt+0x40790>
  442738:	adrp	x1, 458000 <warn@@Base+0x8640>
  44273c:	add	x1, x1, #0xe0
  442740:	mov	w2, #0x5                   	// #5
  442744:	mov	x0, #0x0                   	// #0
  442748:	bl	401c70 <dcgettext@plt>
  44274c:	bl	44f3e8 <error@@Base>
  442750:	b	4424d4 <ferror@plt+0x40794>
  442754:	tst	x2, #0x7f
  442758:	csel	w5, w5, w26, eq  // eq = none
  44275c:	tbnz	w2, #7, 442420 <ferror@plt+0x406e0>
  442760:	b	442458 <ferror@plt+0x40718>
  442764:	mov	w0, w22
  442768:	bl	453718 <warn@@Base+0x3d58>
  44276c:	mov	x1, x0
  442770:	cbz	x0, 442814 <ferror@plt+0x40ad4>
  442774:	adrp	x0, 489000 <warn@@Base+0x39640>
  442778:	add	x0, x0, #0xc78
  44277c:	bl	401cc0 <printf@plt>
  442780:	b	442538 <ferror@plt+0x407f8>
  442784:	adrp	x1, 458000 <warn@@Base+0x8640>
  442788:	add	x1, x1, #0xf8
  44278c:	mov	w2, #0x5                   	// #5
  442790:	mov	x0, #0x0                   	// #0
  442794:	bl	401c70 <dcgettext@plt>
  442798:	bl	44f3e8 <error@@Base>
  44279c:	b	44252c <ferror@plt+0x407ec>
  4427a0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4427a4:	add	x1, x1, #0xf8
  4427a8:	mov	w2, #0x5                   	// #5
  4427ac:	mov	x0, #0x0                   	// #0
  4427b0:	bl	401c70 <dcgettext@plt>
  4427b4:	bl	44f3e8 <error@@Base>
  4427b8:	b	4424d4 <ferror@plt+0x40794>
  4427bc:	mov	x1, x7
  4427c0:	tbz	w3, #0, 442394 <ferror@plt+0x40654>
  4427c4:	mov	w2, #0x5                   	// #5
  4427c8:	mov	x0, #0x0                   	// #0
  4427cc:	bl	401c70 <dcgettext@plt>
  4427d0:	bl	44f3e8 <error@@Base>
  4427d4:	adrp	x0, 458000 <warn@@Base+0x8640>
  4427d8:	cmn	w21, #0x1
  4427dc:	add	x7, x0, #0xe0
  4427e0:	adrp	x0, 458000 <warn@@Base+0x8640>
  4427e4:	add	x8, x0, #0xf8
  4427e8:	b.ne	4423a0 <ferror@plt+0x40660>  // b.any
  4427ec:	mov	w21, #0x0                   	// #0
  4427f0:	str	x19, [sp, #192]
  4427f4:	ldr	x20, [sp, #200]
  4427f8:	b	442340 <ferror@plt+0x40600>
  4427fc:	add	x19, x8, w19, uxtw
  442800:	tbz	w5, #0, 442460 <ferror@plt+0x40720>
  442804:	adrp	x1, 458000 <warn@@Base+0x8640>
  442808:	add	x1, x1, #0xe0
  44280c:	str	x3, [sp, #168]
  442810:	b	44268c <ferror@plt+0x4094c>
  442814:	mov	w2, #0x5                   	// #5
  442818:	adrp	x1, 489000 <warn@@Base+0x39640>
  44281c:	add	x1, x1, #0xc80
  442820:	bl	401c70 <dcgettext@plt>
  442824:	mov	x3, x22
  442828:	mov	x2, x0
  44282c:	ldr	x22, [sp, #232]
  442830:	mov	x1, #0x64                  	// #100
  442834:	mov	x0, x22
  442838:	bl	4019e0 <snprintf@plt>
  44283c:	mov	x1, x22
  442840:	b	442774 <ferror@plt+0x40a34>
  442844:	mov	x1, x8
  442848:	b	4427c4 <ferror@plt+0x40a84>
  44284c:	mov	w2, #0x5                   	// #5
  442850:	adrp	x1, 489000 <warn@@Base+0x39640>
  442854:	mov	x0, #0x0                   	// #0
  442858:	add	x1, x1, #0xc30
  44285c:	bl	401c70 <dcgettext@plt>
  442860:	ldr	x1, [sp, #288]
  442864:	ldr	x2, [x1, #32]
  442868:	mov	x1, x19
  44286c:	sub	x2, x24, x2
  442870:	bl	44f9c0 <warn@@Base>
  442874:	cmp	w21, #0x0
  442878:	b.le	442974 <ferror@plt+0x40c34>
  44287c:	ldr	x0, [sp, #240]
  442880:	ldr	w2, [sp, #216]
  442884:	ldr	w3, [sp, #256]
  442888:	ldr	x1, [x0]
  44288c:	add	w2, w2, w3
  442890:	ldr	x0, [sp, #208]
  442894:	str	w2, [sp, #216]
  442898:	add	x19, x0, #0x1
  44289c:	mov	w0, #0xa                   	// #10
  4428a0:	str	x19, [sp, #208]
  4428a4:	bl	401990 <putc@plt>
  4428a8:	ldr	w0, [sp, #260]
  4428ac:	cmp	w0, w19
  4428b0:	b.hi	442280 <ferror@plt+0x40540>  // b.pmore
  4428b4:	ldr	x0, [sp, #184]
  4428b8:	bl	401bc0 <free@plt>
  4428bc:	ldr	x0, [sp, #312]
  4428c0:	cmp	x0, x28
  4428c4:	b.ls	442f50 <ferror@plt+0x41210>  // b.plast
  4428c8:	mov	x24, x28
  4428cc:	b	441800 <ferror@plt+0x3fac0>
  4428d0:	str	x3, [sp, #304]
  4428d4:	mov	x1, #0xffffffffffffbf80    	// #-16512
  4428d8:	add	x2, x3, x1
  4428dc:	mov	x1, #0xbf7f                	// #49023
  4428e0:	cmp	x2, x1
  4428e4:	b.hi	442964 <ferror@plt+0x40c24>  // b.pmore
  4428e8:	adrp	x1, 486000 <warn@@Base+0x36640>
  4428ec:	add	x1, x1, #0x3d0
  4428f0:	mov	w2, #0x5                   	// #5
  4428f4:	ldr	x3, [sp, #248]
  4428f8:	add	x5, x3, #0x5a0
  4428fc:	str	x5, [sp, #168]
  442900:	bl	401c70 <dcgettext@plt>
  442904:	mov	x2, x0
  442908:	ldr	x5, [sp, #168]
  44290c:	mov	x1, #0x64                  	// #100
  442910:	ldr	x3, [sp, #304]
  442914:	mov	x0, x5
  442918:	bl	4019e0 <snprintf@plt>
  44291c:	ldr	x5, [sp, #168]
  442920:	mov	x1, x5
  442924:	b	4426bc <ferror@plt+0x4097c>
  442928:	ldr	w1, [sp, #256]
  44292c:	ldr	x2, [sp, #224]
  442930:	str	x3, [sp, #168]
  442934:	ldr	x2, [x2]
  442938:	blr	x2
  44293c:	add	x0, x27, x0
  442940:	str	x0, [sp, #200]
  442944:	ldr	x3, [sp, #168]
  442948:	b	4422f0 <ferror@plt+0x405b0>
  44294c:	ldr	w1, [sp, #256]
  442950:	ldr	x2, [sp, #224]
  442954:	ldr	x2, [x2]
  442958:	blr	x2
  44295c:	mov	x3, x0
  442960:	b	4422c0 <ferror@plt+0x40580>
  442964:	adrp	x1, 486000 <warn@@Base+0x36640>
  442968:	mov	w2, #0x5                   	// #5
  44296c:	add	x1, x1, #0x3e8
  442970:	b	4428f4 <ferror@plt+0x40bb4>
  442974:	mov	w2, #0x5                   	// #5
  442978:	adrp	x1, 489000 <warn@@Base+0x39640>
  44297c:	mov	x0, #0x0                   	// #0
  442980:	add	x1, x1, #0xc98
  442984:	bl	401c70 <dcgettext@plt>
  442988:	ldr	x1, [sp, #208]
  44298c:	add	x19, x1, #0x1
  442990:	str	x19, [sp, #208]
  442994:	bl	401cc0 <printf@plt>
  442998:	ldr	w0, [sp, #216]
  44299c:	ldr	w1, [sp, #256]
  4429a0:	add	w0, w0, w1
  4429a4:	str	w0, [sp, #216]
  4429a8:	ldr	x0, [sp, #240]
  4429ac:	ldr	x1, [x0]
  4429b0:	mov	w0, #0xa                   	// #10
  4429b4:	b	4428a4 <ferror@plt+0x40b64>
  4429b8:	ldr	x0, [sp, #224]
  4429bc:	mov	w1, #0x4                   	// #4
  4429c0:	ldr	x2, [x0]
  4429c4:	mov	x0, x21
  4429c8:	add	x21, x19, #0x1c
  4429cc:	blr	x2
  4429d0:	and	x1, x0, #0xffffffff
  4429d4:	str	x1, [sp, #168]
  4429d8:	ubfiz	x1, x0, #2, #32
  4429dc:	str	x1, [sp, #200]
  4429e0:	cmp	x28, x21
  4429e4:	ldr	w1, [sp, #256]
  4429e8:	str	w0, [sp, #260]
  4429ec:	mul	w0, w1, w0
  4429f0:	str	x0, [sp, #208]
  4429f4:	b.hi	442ac0 <ferror@plt+0x40d80>  // b.pmore
  4429f8:	sub	x1, x28, x22
  4429fc:	sub	w0, w1, #0x1
  442a00:	cmp	w0, #0x7
  442a04:	b.hi	441ae0 <ferror@plt+0x3fda0>  // b.pmore
  442a08:	ldr	x0, [sp, #224]
  442a0c:	add	x19, x19, #0x20
  442a10:	ldr	x2, [x0]
  442a14:	mov	x0, x22
  442a18:	blr	x2
  442a1c:	mov	x27, x0
  442a20:	cmp	x19, x28
  442a24:	mov	w0, w0
  442a28:	b.cc	442b04 <ferror@plt+0x40dc4>  // b.lo, b.ul, b.last
  442a2c:	and	x0, x27, #0xffffffff
  442a30:	str	x0, [sp, #192]
  442a34:	b	441af0 <ferror@plt+0x3fdb0>
  442a38:	mov	w1, #0x4                   	// #4
  442a3c:	ldr	x0, [sp, #224]
  442a40:	add	x22, x19, #0x18
  442a44:	ldr	x2, [x0]
  442a48:	mov	x0, x20
  442a4c:	blr	x2
  442a50:	and	x1, x0, #0xffffffff
  442a54:	mov	w20, w0
  442a58:	ubfiz	x0, x0, #2, #32
  442a5c:	str	x1, [sp, #176]
  442a60:	cmp	x22, x28
  442a64:	str	x0, [sp, #264]
  442a68:	b.cc	4429b8 <ferror@plt+0x40c78>  // b.lo, b.ul, b.last
  442a6c:	cmp	x28, x21
  442a70:	b.ls	441ac8 <ferror@plt+0x3fd88>  // b.plast
  442a74:	sub	x1, x28, x21
  442a78:	sub	w0, w1, #0x1
  442a7c:	cmp	w0, #0x7
  442a80:	b.hi	441ac8 <ferror@plt+0x3fd88>  // b.pmore
  442a84:	ldr	x0, [sp, #224]
  442a88:	ldr	x2, [x0]
  442a8c:	mov	x0, x21
  442a90:	add	x21, x19, #0x1c
  442a94:	blr	x2
  442a98:	and	x1, x0, #0xffffffff
  442a9c:	str	x1, [sp, #168]
  442aa0:	ubfiz	x1, x0, #2, #32
  442aa4:	str	x1, [sp, #200]
  442aa8:	cmp	x28, x21
  442aac:	ldr	w1, [sp, #256]
  442ab0:	str	w0, [sp, #260]
  442ab4:	mul	w0, w1, w0
  442ab8:	str	x0, [sp, #208]
  442abc:	b.ls	441ae0 <ferror@plt+0x3fda0>  // b.plast
  442ac0:	ldr	x0, [sp, #224]
  442ac4:	add	x19, x19, #0x20
  442ac8:	mov	w1, #0x4                   	// #4
  442acc:	ldr	x2, [x0]
  442ad0:	mov	x0, x22
  442ad4:	blr	x2
  442ad8:	mov	x27, x0
  442adc:	cmp	x19, x28
  442ae0:	mov	w0, w0
  442ae4:	b.cc	442b04 <ferror@plt+0x40dc4>  // b.lo, b.ul, b.last
  442ae8:	and	x0, x27, #0xffffffff
  442aec:	sub	x1, x28, x21
  442af0:	str	x0, [sp, #192]
  442af4:	sub	w0, w1, #0x1
  442af8:	cmp	w0, #0x7
  442afc:	b.hi	441af0 <ferror@plt+0x3fdb0>  // b.pmore
  442b00:	b	442b0c <ferror@plt+0x40dcc>
  442b04:	str	x0, [sp, #192]
  442b08:	mov	w1, #0x4                   	// #4
  442b0c:	ldr	x0, [sp, #224]
  442b10:	ldr	x2, [x0]
  442b14:	mov	x0, x21
  442b18:	blr	x2
  442b1c:	mov	x21, x0
  442b20:	mov	w23, w0
  442b24:	tst	x0, #0x3
  442b28:	b.eq	442b54 <ferror@plt+0x40e14>  // b.none
  442b2c:	neg	w23, w21
  442b30:	mov	w2, #0x5                   	// #5
  442b34:	and	w23, w23, #0x3
  442b38:	adrp	x1, 489000 <warn@@Base+0x39640>
  442b3c:	add	w23, w23, w21
  442b40:	add	x1, x1, #0x9e8
  442b44:	mov	x0, #0x0                   	// #0
  442b48:	bl	401c70 <dcgettext@plt>
  442b4c:	mov	w1, w21
  442b50:	bl	44f9c0 <warn@@Base>
  442b54:	adrp	x1, 489000 <warn@@Base+0x39640>
  442b58:	add	x1, x1, #0x9c8
  442b5c:	mov	w2, #0x5                   	// #5
  442b60:	mov	x0, #0x0                   	// #0
  442b64:	bl	401c70 <dcgettext@plt>
  442b68:	bl	401cc0 <printf@plt>
  442b6c:	cbz	w23, 441b08 <ferror@plt+0x3fdc8>
  442b70:	cmp	x19, x28
  442b74:	b.cs	442d14 <ferror@plt+0x40fd4>  // b.hs, b.nlast
  442b78:	add	x27, x19, w23, uxtw
  442b7c:	adrp	x21, 493000 <warn@@Base+0x43640>
  442b80:	cmp	x28, x27
  442b84:	add	x1, x21, #0x7c0
  442b88:	csel	x0, x28, x27, cc  // cc = lo, ul, last
  442b8c:	mov	w21, #0x0                   	// #0
  442b90:	mov	w27, w20
  442b94:	adrp	x22, 486000 <warn@@Base+0x36640>
  442b98:	mov	w25, #0x1                   	// #1
  442b9c:	add	x22, x22, #0x558
  442ba0:	str	x1, [sp, #184]
  442ba4:	str	w23, [sp, #240]
  442ba8:	mov	w23, w21
  442bac:	mov	x21, x19
  442bb0:	str	x24, [sp, #280]
  442bb4:	str	x19, [sp, #296]
  442bb8:	mov	x19, x0
  442bbc:	ldr	x20, [sp, #224]
  442bc0:	b	442bec <ferror@plt+0x40eac>
  442bc4:	sub	x1, x28, x0
  442bc8:	sub	w4, w1, #0x1
  442bcc:	cmp	w4, #0x7
  442bd0:	b.ls	442c00 <ferror@plt+0x40ec0>  // b.plast
  442bd4:	mov	x0, x22
  442bd8:	mov	w1, #0x0                   	// #0
  442bdc:	bl	401cc0 <printf@plt>
  442be0:	add	w23, w23, #0x1
  442be4:	cmp	x21, x19
  442be8:	b.cs	442c38 <ferror@plt+0x40ef8>  // b.hs, b.nlast
  442bec:	mov	x0, x21
  442bf0:	add	x21, x21, #0x1
  442bf4:	cmp	x21, x28
  442bf8:	b.cs	442bc4 <ferror@plt+0x40e84>  // b.hs, b.nlast
  442bfc:	mov	w1, #0x1                   	// #1
  442c00:	ldr	x4, [x20]
  442c04:	blr	x4
  442c08:	and	w24, w0, #0xff
  442c0c:	mov	w1, w24
  442c10:	mov	x0, x22
  442c14:	bl	401cc0 <printf@plt>
  442c18:	cbz	w24, 442be0 <ferror@plt+0x40ea0>
  442c1c:	ldr	x0, [sp, #184]
  442c20:	add	w23, w23, #0x1
  442c24:	ldrh	w0, [x0, w24, sxtw #1]
  442c28:	tst	x0, #0x10
  442c2c:	csel	w25, w25, wzr, ne  // ne = any
  442c30:	cmp	x21, x19
  442c34:	b.cc	442bec <ferror@plt+0x40eac>  // b.lo, b.ul, b.last
  442c38:	mov	w20, w27
  442c3c:	mov	x27, x21
  442c40:	mov	w21, w23
  442c44:	ldr	w23, [sp, #240]
  442c48:	ldr	x24, [sp, #280]
  442c4c:	cmp	w23, w21
  442c50:	ldr	x19, [sp, #296]
  442c54:	b.ls	442cf4 <ferror@plt+0x40fb4>  // b.plast
  442c58:	adrp	x0, 493000 <warn@@Base+0x43640>
  442c5c:	add	x0, x0, #0x7c0
  442c60:	str	x0, [sp, #184]
  442c64:	mov	w0, w20
  442c68:	sub	w21, w21, w27
  442c6c:	mov	x20, x27
  442c70:	mov	w27, w0
  442c74:	str	x24, [sp, #240]
  442c78:	str	x19, [sp, #280]
  442c7c:	ldr	x19, [sp, #224]
  442c80:	b	442c9c <ferror@plt+0x40f5c>
  442c84:	mov	x0, x22
  442c88:	mov	w1, #0x0                   	// #0
  442c8c:	bl	401cc0 <printf@plt>
  442c90:	add	w0, w21, w20
  442c94:	cmp	w0, w23
  442c98:	b.cs	442ce8 <ferror@plt+0x40fa8>  // b.hs, b.nlast
  442c9c:	mov	x0, x20
  442ca0:	add	x20, x20, #0x1
  442ca4:	cmp	x20, x28
  442ca8:	b.cs	442c84 <ferror@plt+0x40f44>  // b.hs, b.nlast
  442cac:	ldr	x3, [x19]
  442cb0:	mov	w1, #0x1                   	// #1
  442cb4:	blr	x3
  442cb8:	and	w24, w0, #0xff
  442cbc:	mov	w1, w24
  442cc0:	mov	x0, x22
  442cc4:	bl	401cc0 <printf@plt>
  442cc8:	cbz	w24, 442c90 <ferror@plt+0x40f50>
  442ccc:	ldr	x0, [sp, #184]
  442cd0:	ldrh	w0, [x0, w24, sxtw #1]
  442cd4:	tst	x0, #0x10
  442cd8:	add	w0, w21, w20
  442cdc:	csel	w25, w25, wzr, ne  // ne = any
  442ce0:	cmp	w0, w23
  442ce4:	b.cc	442c9c <ferror@plt+0x40f5c>  // b.lo, b.ul, b.last
  442ce8:	ldr	x24, [sp, #240]
  442cec:	mov	w20, w27
  442cf0:	ldr	x19, [sp, #280]
  442cf4:	sub	w22, w23, #0x1
  442cf8:	add	x21, x22, #0x1
  442cfc:	add	x21, x19, x21
  442d00:	cbnz	w25, 442e5c <ferror@plt+0x4111c>
  442d04:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  442d08:	add	x0, x0, #0x488
  442d0c:	str	x0, [sp, #240]
  442d10:	b	441b34 <ferror@plt+0x3fdf4>
  442d14:	adrp	x22, 486000 <warn@@Base+0x36640>
  442d18:	mov	x27, x19
  442d1c:	add	x22, x22, #0x558
  442d20:	mov	w25, #0x1                   	// #1
  442d24:	mov	w21, #0x0                   	// #0
  442d28:	b	442c58 <ferror@plt+0x40f18>
  442d2c:	mov	w1, #0x4                   	// #4
  442d30:	ldr	x0, [sp, #224]
  442d34:	ldr	x2, [x0]
  442d38:	mov	x0, x21
  442d3c:	add	x21, x19, #0x14
  442d40:	blr	x2
  442d44:	str	w0, [sp, #216]
  442d48:	cmp	x21, x28
  442d4c:	b.cc	442a38 <ferror@plt+0x40cf8>  // b.lo, b.ul, b.last
  442d50:	cmp	x28, x20
  442d54:	b.ls	441ab0 <ferror@plt+0x3fd70>  // b.plast
  442d58:	sub	x1, x28, x20
  442d5c:	sub	w0, w1, #0x1
  442d60:	cmp	w0, #0x7
  442d64:	b.hi	441ab0 <ferror@plt+0x3fd70>  // b.pmore
  442d68:	b	442a3c <ferror@plt+0x40cfc>
  442d6c:	mov	w1, #0x2                   	// #2
  442d70:	ldr	x0, [sp, #224]
  442d74:	ldr	x2, [x0]
  442d78:	mov	x0, x22
  442d7c:	blr	x2
  442d80:	ands	w20, w0, #0xffff
  442d84:	b.ne	442e04 <ferror@plt+0x410c4>  // b.any
  442d88:	add	x20, x19, #0x8
  442d8c:	cmp	x20, x28
  442d90:	b.cc	441a34 <ferror@plt+0x3fcf4>  // b.lo, b.ul, b.last
  442d94:	cmp	x21, x28
  442d98:	b.cs	441a50 <ferror@plt+0x3fd10>  // b.hs, b.nlast
  442d9c:	sub	x1, x28, x21
  442da0:	sub	w0, w1, #0x1
  442da4:	cmp	w0, #0x7
  442da8:	b.ls	441a38 <ferror@plt+0x3fcf8>  // b.plast
  442dac:	b	441a50 <ferror@plt+0x3fd10>
  442db0:	mov	w1, #0x4                   	// #4
  442db4:	ldr	x0, [sp, #224]
  442db8:	ldr	x2, [x0]
  442dbc:	mov	x0, x20
  442dc0:	add	x20, x19, #0x10
  442dc4:	blr	x2
  442dc8:	mov	w26, w0
  442dcc:	cmp	x20, x28
  442dd0:	b.cc	442d2c <ferror@plt+0x40fec>  // b.lo, b.ul, b.last
  442dd4:	cmp	x21, x28
  442dd8:	b.cs	441aa0 <ferror@plt+0x3fd60>  // b.hs, b.nlast
  442ddc:	sub	x1, x28, x21
  442de0:	sub	w0, w1, #0x1
  442de4:	cmp	w0, #0x7
  442de8:	b.hi	441aa0 <ferror@plt+0x3fd60>  // b.pmore
  442dec:	b	442d30 <ferror@plt+0x40ff0>
  442df0:	sub	w0, w20, #0x1
  442df4:	cmp	w0, #0x7
  442df8:	b.hi	44185c <ferror@plt+0x3fb1c>  // b.pmore
  442dfc:	mov	w1, w20
  442e00:	b	4419c0 <ferror@plt+0x3fc80>
  442e04:	mov	w2, #0x5                   	// #5
  442e08:	adrp	x1, 489000 <warn@@Base+0x39640>
  442e0c:	mov	x0, #0x0                   	// #0
  442e10:	add	x1, x1, #0x958
  442e14:	bl	401c70 <dcgettext@plt>
  442e18:	mov	w1, w20
  442e1c:	bl	44f9c0 <warn@@Base>
  442e20:	b	442d88 <ferror@plt+0x41048>
  442e24:	ldr	x0, [sp, #312]
  442e28:	add	x2, x24, #0xc
  442e2c:	cmp	x2, x0
  442e30:	b.cc	442f1c <ferror@plt+0x411dc>  // b.lo, b.ul, b.last
  442e34:	cmp	x19, x0
  442e38:	b.cs	442e4c <ferror@plt+0x4110c>  // b.hs, b.nlast
  442e3c:	sub	x1, x0, x19
  442e40:	sub	w0, w1, #0x1
  442e44:	cmp	w0, #0x7
  442e48:	b.ls	442f20 <ferror@plt+0x411e0>  // b.plast
  442e4c:	mov	w0, #0x8                   	// #8
  442e50:	mov	x19, x2
  442e54:	str	w0, [sp, #256]
  442e58:	b	441824 <ferror@plt+0x3fae4>
  442e5c:	adrp	x0, 489000 <warn@@Base+0x39640>
  442e60:	add	x0, x0, #0x9e0
  442e64:	bl	401cc0 <printf@plt>
  442e68:	add	x1, x19, #0x1
  442e6c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  442e70:	add	x22, x1, x22
  442e74:	add	x23, x0, #0x488
  442e78:	str	x23, [sp, #240]
  442e7c:	b	442e94 <ferror@plt+0x41154>
  442e80:	ldr	x1, [x23]
  442e84:	add	x19, x19, #0x1
  442e88:	bl	401990 <putc@plt>
  442e8c:	cmp	x19, x22
  442e90:	b.eq	442e9c <ferror@plt+0x4115c>  // b.none
  442e94:	ldrb	w0, [x19]
  442e98:	cbnz	w0, 442e80 <ferror@plt+0x41140>
  442e9c:	mov	x19, x21
  442ea0:	b	441b20 <ferror@plt+0x3fde0>
  442ea4:	mov	w4, #0x5                   	// #5
  442ea8:	mov	x3, #0x0                   	// #0
  442eac:	adrp	x2, 489000 <warn@@Base+0x39640>
  442eb0:	adrp	x1, 489000 <warn@@Base+0x39640>
  442eb4:	add	x2, x2, #0xae0
  442eb8:	add	x1, x1, #0xb00
  442ebc:	mov	x0, #0x0                   	// #0
  442ec0:	bl	401c20 <dcngettext@plt>
  442ec4:	mov	x2, #0x0                   	// #0
  442ec8:	mov	x1, #0x0                   	// #0
  442ecc:	bl	401cc0 <printf@plt>
  442ed0:	mov	x19, #0x0                   	// #0
  442ed4:	ldr	x0, [sp, #168]
  442ed8:	cbnz	x0, 441f98 <ferror@plt+0x40258>
  442edc:	mov	w2, #0x5                   	// #5
  442ee0:	adrp	x1, 489000 <warn@@Base+0x39640>
  442ee4:	mov	x0, #0x0                   	// #0
  442ee8:	add	x1, x1, #0xb20
  442eec:	bl	401c70 <dcgettext@plt>
  442ef0:	mov	x3, #0x0                   	// #0
  442ef4:	mov	x2, #0x0                   	// #0
  442ef8:	mov	x1, #0x0                   	// #0
  442efc:	bl	401cc0 <printf@plt>
  442f00:	b	442040 <ferror@plt+0x40300>
  442f04:	mov	x21, #0x0                   	// #0
  442f08:	mov	x22, #0x0                   	// #0
  442f0c:	b	442010 <ferror@plt+0x402d0>
  442f10:	mov	x21, #0x0                   	// #0
  442f14:	mov	x22, #0x0                   	// #0
  442f18:	b	44200c <ferror@plt+0x402cc>
  442f1c:	mov	w1, #0x8                   	// #8
  442f20:	ldr	x0, [sp, #224]
  442f24:	ldr	x3, [x0]
  442f28:	mov	x0, x19
  442f2c:	mov	x19, x2
  442f30:	mov	w2, #0x8                   	// #8
  442f34:	str	w2, [sp, #256]
  442f38:	blr	x3
  442f3c:	mov	x20, x0
  442f40:	b	4418e8 <ferror@plt+0x3fba8>
  442f44:	mov	x0, #0x0                   	// #0
  442f48:	mov	x19, #0x0                   	// #0
  442f4c:	b	441ed0 <ferror@plt+0x40190>
  442f50:	ldp	x21, x22, [sp, #96]
  442f54:	ldp	x25, x26, [sp, #128]
  442f58:	ldp	x27, x28, [sp, #144]
  442f5c:	mov	w0, #0x1                   	// #1
  442f60:	ldp	x29, x30, [sp, #64]
  442f64:	ldp	x19, x20, [sp, #80]
  442f68:	ldp	x23, x24, [sp, #112]
  442f6c:	add	sp, sp, #0x160
  442f70:	ret
  442f74:	mov	w2, #0x5                   	// #5
  442f78:	adrp	x1, 489000 <warn@@Base+0x39640>
  442f7c:	mov	x0, #0x0                   	// #0
  442f80:	add	x1, x1, #0xa88
  442f84:	bl	401c70 <dcgettext@plt>
  442f88:	ldr	x1, [sp, #288]
  442f8c:	ldr	x1, [x1, #32]
  442f90:	sub	x3, x24, x1
  442f94:	sub	x2, x28, x1
  442f98:	sub	x1, x27, x1
  442f9c:	b	441994 <ferror@plt+0x3fc54>
  442fa0:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  442fa4:	add	x3, x3, #0x960
  442fa8:	adrp	x1, 487000 <warn@@Base+0x37640>
  442fac:	adrp	x0, 489000 <warn@@Base+0x39640>
  442fb0:	add	x3, x3, #0xae0
  442fb4:	add	x1, x1, #0xcb8
  442fb8:	add	x0, x0, #0xba0
  442fbc:	mov	w2, #0x2323                	// #8995
  442fc0:	bl	401cd0 <__assert_fail@plt>
  442fc4:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  442fc8:	add	x3, x3, #0x960
  442fcc:	adrp	x1, 487000 <warn@@Base+0x37640>
  442fd0:	adrp	x0, 489000 <warn@@Base+0x39640>
  442fd4:	add	x3, x3, #0xae0
  442fd8:	add	x1, x1, #0xcb8
  442fdc:	add	x0, x0, #0xb70
  442fe0:	mov	w2, #0x2308                	// #8968
  442fe4:	bl	401cd0 <__assert_fail@plt>
  442fe8:	sub	sp, sp, #0x910
  442fec:	stp	x29, x30, [sp, #64]
  442ff0:	add	x29, sp, #0x40
  442ff4:	ldr	x2, [x0, #32]
  442ff8:	stp	x19, x20, [sp, #80]
  442ffc:	mov	x19, x1
  443000:	ldr	x8, [x0, #48]
  443004:	mov	x20, x0
  443008:	stp	x25, x26, [sp, #128]
  44300c:	add	x25, x2, x8
  443010:	stp	x27, x28, [sp, #144]
  443014:	str	x2, [sp, #184]
  443018:	str	x0, [sp, #232]
  44301c:	mov	w0, #0xa                   	// #10
  443020:	bl	4307b0 <ferror@plt+0x2ea70>
  443024:	mov	x1, x19
  443028:	mov	w0, #0x4                   	// #4
  44302c:	bl	4307b0 <ferror@plt+0x2ea70>
  443030:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  443034:	ldr	w0, [x0, #852]
  443038:	cbz	w0, 443064 <ferror@plt+0x41324>
  44303c:	ldr	x0, [x20, #24]
  443040:	cbz	x0, 443064 <ferror@plt+0x41324>
  443044:	mov	w2, #0x5                   	// #5
  443048:	adrp	x1, 485000 <warn@@Base+0x35640>
  44304c:	mov	x0, #0x0                   	// #0
  443050:	add	x1, x1, #0xfc0
  443054:	bl	401c70 <dcgettext@plt>
  443058:	ldp	x1, x2, [x20, #16]
  44305c:	bl	401cc0 <printf@plt>
  443060:	b	443084 <ferror@plt+0x41344>
  443064:	adrp	x1, 485000 <warn@@Base+0x35640>
  443068:	mov	w2, #0x5                   	// #5
  44306c:	add	x1, x1, #0xff0
  443070:	mov	x0, #0x0                   	// #0
  443074:	bl	401c70 <dcgettext@plt>
  443078:	ldr	x1, [sp, #232]
  44307c:	ldr	x1, [x1, #16]
  443080:	bl	401cc0 <printf@plt>
  443084:	ldr	x0, [sp, #184]
  443088:	cmp	x0, x25
  44308c:	mov	x28, x0
  443090:	b.cs	44480c <ferror@plt+0x42acc>  // b.hs, b.nlast
  443094:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  443098:	add	x0, x0, #0x760
  44309c:	stp	x23, x24, [sp, #112]
  4430a0:	mov	x24, x25
  4430a4:	add	x0, x0, #0xb0
  4430a8:	stp	x21, x22, [sp, #96]
  4430ac:	str	x0, [sp, #240]
  4430b0:	ldr	x0, [sp, #184]
  4430b4:	add	x23, x28, #0x2
  4430b8:	cmp	x23, x24
  4430bc:	sub	x21, x28, x0
  4430c0:	b.cc	443118 <ferror@plt+0x413d8>  // b.lo, b.ul, b.last
  4430c4:	sub	x1, x24, x28
  4430c8:	sub	w0, w1, #0x1
  4430cc:	cmp	w0, #0x7
  4430d0:	b.ls	44311c <ferror@plt+0x413dc>  // b.plast
  4430d4:	mov	w2, #0x5                   	// #5
  4430d8:	adrp	x1, 489000 <warn@@Base+0x39640>
  4430dc:	mov	x0, #0x0                   	// #0
  4430e0:	add	x1, x1, #0xcb0
  4430e4:	bl	401c70 <dcgettext@plt>
  4430e8:	ldr	x1, [sp, #232]
  4430ec:	ldr	x1, [x1, #16]
  4430f0:	bl	44f3e8 <error@@Base>
  4430f4:	ldp	x21, x22, [sp, #96]
  4430f8:	mov	w0, #0x0                   	// #0
  4430fc:	ldp	x23, x24, [sp, #112]
  443100:	ldp	x29, x30, [sp, #64]
  443104:	ldp	x19, x20, [sp, #80]
  443108:	ldp	x25, x26, [sp, #128]
  44310c:	ldp	x27, x28, [sp, #144]
  443110:	add	sp, sp, #0x910
  443114:	ret
  443118:	mov	w1, #0x2                   	// #2
  44311c:	adrp	x20, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  443120:	mov	x0, x28
  443124:	add	x19, x20, #0x398
  443128:	ldr	x2, [x20, #920]
  44312c:	blr	x2
  443130:	mov	x1, x0
  443134:	str	x1, [sp, #200]
  443138:	sub	w0, w0, #0x4
  44313c:	mov	w22, w1
  443140:	cmp	w0, #0x1
  443144:	b.hi	4430d4 <ferror@plt+0x41394>  // b.pmore
  443148:	add	x28, x28, #0x3
  44314c:	cmp	x28, x24
  443150:	b.cc	443204 <ferror@plt+0x414c4>  // b.lo, b.ul, b.last
  443154:	cmp	x23, x24
  443158:	b.cs	44316c <ferror@plt+0x4142c>  // b.hs, b.nlast
  44315c:	sub	x1, x24, x23
  443160:	sub	w0, w1, #0x1
  443164:	cmp	w0, #0x7
  443168:	b.ls	443208 <ferror@plt+0x414c8>  // b.plast
  44316c:	mov	w2, #0x5                   	// #5
  443170:	adrp	x1, 489000 <warn@@Base+0x39640>
  443174:	mov	x0, #0x0                   	// #0
  443178:	add	x1, x1, #0xcf8
  44317c:	bl	401c70 <dcgettext@plt>
  443180:	mov	x1, x21
  443184:	bl	401cc0 <printf@plt>
  443188:	mov	w2, #0x5                   	// #5
  44318c:	adrp	x1, 489000 <warn@@Base+0x39640>
  443190:	mov	x0, #0x0                   	// #0
  443194:	add	x1, x1, #0xd20
  443198:	bl	401c70 <dcgettext@plt>
  44319c:	mov	w1, w22
  4431a0:	bl	401cc0 <printf@plt>
  4431a4:	mov	w2, #0x5                   	// #5
  4431a8:	adrp	x1, 489000 <warn@@Base+0x39640>
  4431ac:	mov	x0, #0x0                   	// #0
  4431b0:	add	x1, x1, #0xd48
  4431b4:	bl	401c70 <dcgettext@plt>
  4431b8:	mov	w1, #0x4                   	// #4
  4431bc:	bl	401cc0 <printf@plt>
  4431c0:	mov	w0, #0xa                   	// #10
  4431c4:	bl	401cf0 <putchar@plt>
  4431c8:	adrp	x1, 489000 <warn@@Base+0x39640>
  4431cc:	add	x1, x1, #0xe28
  4431d0:	mov	w2, #0x5                   	// #5
  4431d4:	mov	x0, #0x0                   	// #0
  4431d8:	bl	401c70 <dcgettext@plt>
  4431dc:	bl	44f3e8 <error@@Base>
  4431e0:	mov	w0, #0x0                   	// #0
  4431e4:	ldp	x29, x30, [sp, #64]
  4431e8:	ldp	x19, x20, [sp, #80]
  4431ec:	ldp	x21, x22, [sp, #96]
  4431f0:	ldp	x23, x24, [sp, #112]
  4431f4:	ldp	x25, x26, [sp, #128]
  4431f8:	ldp	x27, x28, [sp, #144]
  4431fc:	add	sp, sp, #0x910
  443200:	ret
  443204:	mov	w1, #0x1                   	// #1
  443208:	ldr	x2, [x20, #920]
  44320c:	mov	x0, x23
  443210:	blr	x2
  443214:	mov	x26, x0
  443218:	tbz	w0, #0, 444820 <ferror@plt+0x42ae0>
  44321c:	mov	x27, #0x8                   	// #8
  443220:	mov	w25, #0x8                   	// #8
  443224:	str	w27, [sp, #208]
  443228:	mov	w2, #0x5                   	// #5
  44322c:	adrp	x1, 489000 <warn@@Base+0x39640>
  443230:	mov	x0, #0x0                   	// #0
  443234:	add	x1, x1, #0xcf8
  443238:	bl	401c70 <dcgettext@plt>
  44323c:	and	w23, w26, #0x4
  443240:	mov	x1, x21
  443244:	bl	401cc0 <printf@plt>
  443248:	mov	w2, #0x5                   	// #5
  44324c:	adrp	x1, 489000 <warn@@Base+0x39640>
  443250:	mov	x0, #0x0                   	// #0
  443254:	add	x1, x1, #0xd20
  443258:	bl	401c70 <dcgettext@plt>
  44325c:	ldr	w1, [sp, #200]
  443260:	bl	401cc0 <printf@plt>
  443264:	mov	w2, #0x5                   	// #5
  443268:	adrp	x1, 489000 <warn@@Base+0x39640>
  44326c:	mov	x0, #0x0                   	// #0
  443270:	add	x1, x1, #0xd48
  443274:	bl	401c70 <dcgettext@plt>
  443278:	ldr	w1, [sp, #208]
  44327c:	and	w2, w26, #0x2
  443280:	str	w2, [sp, #212]
  443284:	bl	401cc0 <printf@plt>
  443288:	tbz	w26, #1, 444814 <ferror@plt+0x42ad4>
  44328c:	add	x27, x28, x27
  443290:	cmp	x27, x24
  443294:	b.cc	4435e0 <ferror@plt+0x418a0>  // b.lo, b.ul, b.last
  443298:	str	xzr, [sp, #216]
  44329c:	cmp	x28, x24
  4432a0:	b.cs	4432b4 <ferror@plt+0x41574>  // b.hs, b.nlast
  4432a4:	sub	x25, x24, x28
  4432a8:	sub	w0, w25, #0x1
  4432ac:	cmp	w0, #0x7
  4432b0:	b.ls	4435e0 <ferror@plt+0x418a0>  // b.plast
  4432b4:	mov	w2, #0x5                   	// #5
  4432b8:	adrp	x1, 489000 <warn@@Base+0x39640>
  4432bc:	mov	x0, #0x0                   	// #0
  4432c0:	add	x1, x1, #0xd70
  4432c4:	bl	401c70 <dcgettext@plt>
  4432c8:	ldr	x1, [sp, #216]
  4432cc:	bl	401cc0 <printf@plt>
  4432d0:	cbz	w23, 44477c <ferror@plt+0x42a3c>
  4432d4:	add	x22, x27, #0x1
  4432d8:	cmp	x22, x24
  4432dc:	b.cc	443428 <ferror@plt+0x416e8>  // b.lo, b.ul, b.last
  4432e0:	cmp	x27, x24
  4432e4:	b.cs	4431c0 <ferror@plt+0x41480>  // b.hs, b.nlast
  4432e8:	sub	x1, x24, x27
  4432ec:	sub	w0, w1, #0x1
  4432f0:	cmp	w0, #0x7
  4432f4:	b.hi	4431c0 <ferror@plt+0x41480>  // b.pmore
  4432f8:	ldr	x2, [x20, #920]
  4432fc:	mov	x0, x27
  443300:	add	x23, sp, #0x110
  443304:	blr	x2
  443308:	mov	x20, x0
  44330c:	mov	w27, w20
  443310:	mov	x0, x23
  443314:	mov	x2, #0x800                 	// #2048
  443318:	mov	w1, #0x0                   	// #0
  44331c:	bl	401a90 <memset@plt>
  443320:	cbz	w20, 4431c0 <ferror@plt+0x41480>
  443324:	nop
  443328:	adrp	x1, 489000 <warn@@Base+0x39640>
  44332c:	add	x1, x1, #0xd98
  443330:	mov	w2, #0x5                   	// #5
  443334:	mov	x20, x22
  443338:	mov	x0, #0x0                   	// #0
  44333c:	mov	w25, #0x0                   	// #0
  443340:	bl	401c70 <dcgettext@plt>
  443344:	bl	401cc0 <printf@plt>
  443348:	str	w27, [sp, #176]
  44334c:	nop
  443350:	add	x26, x20, #0x1
  443354:	cmp	x26, x24
  443358:	b.cc	444358 <ferror@plt+0x42618>  // b.lo, b.ul, b.last
  44335c:	cmp	x24, x20
  443360:	b.ls	443374 <ferror@plt+0x41634>  // b.plast
  443364:	sub	x1, x24, x20
  443368:	sub	w0, w1, #0x1
  44336c:	cmp	w0, #0x7
  443370:	b.ls	44435c <ferror@plt+0x4261c>  // b.plast
  443374:	mov	x2, x23
  443378:	mov	w21, #0x0                   	// #0
  44337c:	mov	x0, x26
  443380:	mov	w3, #0x1                   	// #1
  443384:	mov	w1, #0x0                   	// #0
  443388:	mov	w20, #0x0                   	// #0
  44338c:	mov	x28, #0x0                   	// #0
  443390:	mov	w6, #0x3                   	// #3
  443394:	str	x26, [x2]
  443398:	cmp	x24, x0
  44339c:	b.ls	44423c <ferror@plt+0x424fc>  // b.plast
  4433a0:	ldrb	w2, [x0], #1
  4433a4:	add	w20, w20, #0x1
  4433a8:	cmp	w1, #0x3f
  4433ac:	b.hi	4439b4 <ferror@plt+0x41c74>  // b.pmore
  4433b0:	and	x5, x2, #0x7f
  4433b4:	lsl	x7, x5, x1
  4433b8:	orr	x28, x28, x7
  4433bc:	lsr	x7, x28, x1
  4433c0:	cmp	x5, x7
  4433c4:	csel	w3, w3, w6, eq  // eq = none
  4433c8:	add	w1, w1, #0x7
  4433cc:	tbnz	w2, #7, 443398 <ferror@plt+0x41658>
  4433d0:	and	w3, w3, #0xfffffffe
  4433d4:	add	x20, x26, w20, uxtw
  4433d8:	tbnz	w3, #1, 444628 <ferror@plt+0x428e8>
  4433dc:	mov	w2, #0x5                   	// #5
  4433e0:	cbnz	x28, 444264 <ferror@plt+0x42524>
  4433e4:	adrp	x1, 489000 <warn@@Base+0x39640>
  4433e8:	mov	x0, #0x0                   	// #0
  4433ec:	add	x1, x1, #0xdb8
  4433f0:	bl	401c70 <dcgettext@plt>
  4433f4:	mov	w1, w21
  4433f8:	bl	401cc0 <printf@plt>
  4433fc:	ldr	w0, [sp, #176]
  443400:	add	w25, w25, #0x1
  443404:	cmp	w25, w0
  443408:	b.cc	443350 <ferror@plt+0x41610>  // b.lo, b.ul, b.last
  44340c:	mov	x22, x20
  443410:	str	x23, [sp, #224]
  443414:	mov	w0, #0xa                   	// #10
  443418:	bl	401cf0 <putchar@plt>
  44341c:	cmp	x22, x24
  443420:	b.cc	443464 <ferror@plt+0x41724>  // b.lo, b.ul, b.last
  443424:	b	4431c8 <ferror@plt+0x41488>
  443428:	ldr	x2, [x20, #920]
  44342c:	mov	x0, x27
  443430:	mov	w1, #0x1                   	// #1
  443434:	add	x23, sp, #0x110
  443438:	blr	x2
  44343c:	mov	x20, x0
  443440:	mov	w27, w20
  443444:	mov	x0, x23
  443448:	mov	x2, #0x800                 	// #2048
  44344c:	mov	w1, #0x0                   	// #0
  443450:	bl	401a90 <memset@plt>
  443454:	cbnz	w20, 443328 <ferror@plt+0x415e8>
  443458:	mov	w0, #0xa                   	// #10
  44345c:	str	x23, [sp, #224]
  443460:	bl	401cf0 <putchar@plt>
  443464:	mov	x23, x22
  443468:	adrp	x1, 489000 <warn@@Base+0x39640>
  44346c:	adrp	x0, 458000 <warn@@Base+0x8640>
  443470:	add	x1, x1, #0xf70
  443474:	add	x0, x0, #0xf8
  443478:	str	x0, [sp, #176]
  44347c:	str	x1, [sp, #192]
  443480:	mov	x28, x24
  443484:	add	x26, x23, #0x1
  443488:	cmp	x26, x28
  44348c:	b.cc	4435b4 <ferror@plt+0x41874>  // b.lo, b.ul, b.last
  443490:	sub	x1, x28, x23
  443494:	sub	w0, w1, #0x1
  443498:	cmp	w0, #0x7
  44349c:	b.hi	4447f4 <ferror@plt+0x42ab4>  // b.pmore
  4434a0:	ldr	x2, [x19]
  4434a4:	mov	x0, x23
  4434a8:	blr	x2
  4434ac:	mov	w21, w0
  4434b0:	cbz	w0, 4447f4 <ferror@plt+0x42ab4>
  4434b4:	cmp	w21, #0x6
  4434b8:	b.eq	443b1c <ferror@plt+0x41ddc>  // b.none
  4434bc:	b.hi	4436d4 <ferror@plt+0x41994>  // b.pmore
  4434c0:	cmp	w21, #0x3
  4434c4:	b.eq	4439c4 <ferror@plt+0x41c84>  // b.none
  4434c8:	b.ls	443614 <ferror@plt+0x418d4>  // b.plast
  4434cc:	cmp	w21, #0x4
  4434d0:	b.eq	443be4 <ferror@plt+0x41ea4>  // b.none
  4434d4:	mov	x0, x26
  4434d8:	mov	w6, #0x1                   	// #1
  4434dc:	mov	w2, #0x0                   	// #0
  4434e0:	mov	w3, #0x0                   	// #0
  4434e4:	mov	x21, #0x0                   	// #0
  4434e8:	mov	w1, #0x3                   	// #3
  4434ec:	cmp	x28, x0
  4434f0:	b.ls	443f0c <ferror@plt+0x421cc>  // b.plast
  4434f4:	ldrb	w4, [x0], #1
  4434f8:	add	w3, w3, #0x1
  4434fc:	cmp	w2, #0x3f
  443500:	b.hi	4438e4 <ferror@plt+0x41ba4>  // b.pmore
  443504:	and	x5, x4, #0x7f
  443508:	lsl	x7, x5, x2
  44350c:	orr	x21, x21, x7
  443510:	lsr	x7, x21, x2
  443514:	cmp	x5, x7
  443518:	csel	w6, w6, w1, eq  // eq = none
  44351c:	add	w2, w2, #0x7
  443520:	tbnz	w4, #7, 4434ec <ferror@plt+0x417ac>
  443524:	and	w6, w6, #0xfffffffe
  443528:	add	x26, x26, w3, uxtw
  44352c:	tst	x21, #0xffffffff00000000
  443530:	b.eq	444130 <ferror@plt+0x423f0>  // b.none
  443534:	ldr	x1, [sp, #176]
  443538:	mov	w2, #0x5                   	// #5
  44353c:	mov	x0, #0x0                   	// #0
  443540:	bl	401c70 <dcgettext@plt>
  443544:	bl	44f3e8 <error@@Base>
  443548:	ldr	w0, [sp, #208]
  44354c:	add	x23, x26, w0, uxtw
  443550:	cmp	x23, x28
  443554:	b.cc	443f48 <ferror@plt+0x42208>  // b.lo, b.ul, b.last
  443558:	cmp	x28, x26
  44355c:	mov	x0, #0x0                   	// #0
  443560:	b.ls	443574 <ferror@plt+0x41834>  // b.plast
  443564:	sub	x1, x28, x26
  443568:	sub	w2, w1, #0x1
  44356c:	cmp	w2, #0x7
  443570:	b.ls	443f4c <ferror@plt+0x4220c>  // b.plast
  443574:	bl	432900 <ferror@plt+0x30bc0>
  443578:	mov	x20, x0
  44357c:	adrp	x1, 489000 <warn@@Base+0x39640>
  443580:	add	x1, x1, #0xf40
  443584:	mov	w2, #0x5                   	// #5
  443588:	mov	x0, #0x0                   	// #0
  44358c:	bl	401c70 <dcgettext@plt>
  443590:	mov	x2, x20
  443594:	mov	w1, w21
  443598:	bl	401cc0 <printf@plt>
  44359c:	nop
  4435a0:	cmp	x28, x23
  4435a4:	b.ls	4431c8 <ferror@plt+0x41488>  // b.plast
  4435a8:	add	x26, x23, #0x1
  4435ac:	cmp	x26, x28
  4435b0:	b.cs	443490 <ferror@plt+0x41750>  // b.hs, b.nlast
  4435b4:	ldr	x2, [x19]
  4435b8:	mov	x0, x23
  4435bc:	mov	w1, #0x1                   	// #1
  4435c0:	blr	x2
  4435c4:	mov	w21, w0
  4435c8:	cbnz	w0, 4434b4 <ferror@plt+0x41774>
  4435cc:	mov	x24, x28
  4435d0:	mov	w0, #0xa                   	// #10
  4435d4:	mov	x28, x26
  4435d8:	bl	401cf0 <putchar@plt>
  4435dc:	b	4430b0 <ferror@plt+0x41370>
  4435e0:	ldr	x2, [x20, #920]
  4435e4:	mov	w1, w25
  4435e8:	mov	x0, x28
  4435ec:	blr	x2
  4435f0:	str	x0, [sp, #216]
  4435f4:	mov	w2, #0x5                   	// #5
  4435f8:	adrp	x1, 489000 <warn@@Base+0x39640>
  4435fc:	mov	x0, #0x0                   	// #0
  443600:	add	x1, x1, #0xd70
  443604:	bl	401c70 <dcgettext@plt>
  443608:	ldr	x1, [sp, #216]
  44360c:	bl	401cc0 <printf@plt>
  443610:	b	4432d0 <ferror@plt+0x41590>
  443614:	cmp	w21, #0x1
  443618:	b.eq	44380c <ferror@plt+0x41acc>  // b.none
  44361c:	cmp	w21, #0x2
  443620:	b.ne	443c04 <ferror@plt+0x41ec4>  // b.any
  443624:	mov	x0, x26
  443628:	mov	w5, #0x1                   	// #1
  44362c:	mov	w3, #0x0                   	// #0
  443630:	mov	w2, #0x0                   	// #0
  443634:	mov	x1, #0x0                   	// #0
  443638:	mov	w7, #0x3                   	// #3
  44363c:	cmp	x28, x0
  443640:	b.ls	443dd0 <ferror@plt+0x42090>  // b.plast
  443644:	ldrb	w4, [x0], #1
  443648:	add	w2, w2, #0x1
  44364c:	cmp	w3, #0x3f
  443650:	b.hi	4438c4 <ferror@plt+0x41b84>  // b.pmore
  443654:	and	x6, x4, #0x7f
  443658:	lsl	x8, x6, x3
  44365c:	orr	x1, x1, x8
  443660:	lsr	x8, x1, x3
  443664:	cmp	x6, x8
  443668:	csel	w5, w5, w7, eq  // eq = none
  44366c:	add	w3, w3, #0x7
  443670:	tbnz	w4, #7, 44363c <ferror@plt+0x418fc>
  443674:	and	w5, w5, #0xfffffffe
  443678:	add	x26, x26, w2, uxtw
  44367c:	tst	x1, #0xffffffff00000000
  443680:	mov	w21, w1
  443684:	b.eq	444124 <ferror@plt+0x423e4>  // b.none
  443688:	ldr	x1, [sp, #176]
  44368c:	mov	w2, #0x5                   	// #5
  443690:	mov	x0, #0x0                   	// #0
  443694:	bl	401c70 <dcgettext@plt>
  443698:	bl	44f3e8 <error@@Base>
  44369c:	sub	x1, x28, x26
  4436a0:	mov	x0, x26
  4436a4:	bl	401940 <strnlen@plt>
  4436a8:	add	x6, x0, #0x1
  4436ac:	add	x23, x26, x6
  4436b0:	mov	w2, #0x5                   	// #5
  4436b4:	adrp	x1, 489000 <warn@@Base+0x39640>
  4436b8:	mov	x0, #0x0                   	// #0
  4436bc:	add	x1, x1, #0xf10
  4436c0:	bl	401c70 <dcgettext@plt>
  4436c4:	mov	x2, x26
  4436c8:	mov	w1, w21
  4436cc:	bl	401cc0 <printf@plt>
  4436d0:	b	4435a0 <ferror@plt+0x41860>
  4436d4:	cmp	w21, #0x9
  4436d8:	b.eq	4438f4 <ferror@plt+0x41bb4>  // b.none
  4436dc:	b.ls	443734 <ferror@plt+0x419f4>  // b.plast
  4436e0:	cmp	w21, #0xa
  4436e4:	b.ne	443c04 <ferror@plt+0x41ec4>  // b.any
  4436e8:	ldr	w0, [sp, #208]
  4436ec:	add	x23, x26, w0, uxtw
  4436f0:	cmp	x23, x28
  4436f4:	b.cc	443fa4 <ferror@plt+0x42264>  // b.lo, b.ul, b.last
  4436f8:	cmp	x26, x28
  4436fc:	mov	x20, #0x0                   	// #0
  443700:	b.cs	443714 <ferror@plt+0x419d4>  // b.hs, b.nlast
  443704:	sub	x1, x28, x26
  443708:	sub	w0, w1, #0x1
  44370c:	cmp	w0, #0x7
  443710:	b.ls	443fa8 <ferror@plt+0x42268>  // b.plast
  443714:	mov	w2, #0x5                   	// #5
  443718:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44371c:	mov	x0, #0x0                   	// #0
  443720:	add	x1, x1, #0x40
  443724:	bl	401c70 <dcgettext@plt>
  443728:	mov	x1, x20
  44372c:	bl	401cc0 <printf@plt>
  443730:	b	4435a0 <ferror@plt+0x41860>
  443734:	cmp	w21, #0x7
  443738:	b.eq	443ca8 <ferror@plt+0x41f68>  // b.none
  44373c:	cmp	w21, #0x8
  443740:	b.ne	443c04 <ferror@plt+0x41ec4>  // b.any
  443744:	mov	x0, x26
  443748:	mov	w5, #0x1                   	// #1
  44374c:	mov	w2, #0x0                   	// #0
  443750:	mov	w3, #0x0                   	// #0
  443754:	mov	x1, #0x0                   	// #0
  443758:	mov	w7, #0x3                   	// #3
  44375c:	cmp	x28, x0
  443760:	b.ls	443d78 <ferror@plt+0x42038>  // b.plast
  443764:	ldrb	w4, [x0], #1
  443768:	add	w3, w3, #0x1
  44376c:	cmp	w2, #0x3f
  443770:	b.hi	4438d4 <ferror@plt+0x41b94>  // b.pmore
  443774:	and	x6, x4, #0x7f
  443778:	lsl	x8, x6, x2
  44377c:	orr	x1, x1, x8
  443780:	lsr	x8, x1, x2
  443784:	cmp	x6, x8
  443788:	csel	w5, w5, w7, eq  // eq = none
  44378c:	add	w2, w2, #0x7
  443790:	tbnz	w4, #7, 44375c <ferror@plt+0x41a1c>
  443794:	and	w5, w5, #0xfffffffe
  443798:	add	x26, x26, w3, uxtw
  44379c:	tst	x1, #0xffffffff00000000
  4437a0:	mov	w21, w1
  4437a4:	b.eq	44413c <ferror@plt+0x423fc>  // b.none
  4437a8:	ldr	x1, [sp, #176]
  4437ac:	mov	w2, #0x5                   	// #5
  4437b0:	mov	x0, #0x0                   	// #0
  4437b4:	bl	401c70 <dcgettext@plt>
  4437b8:	bl	44f3e8 <error@@Base>
  4437bc:	ldr	w0, [sp, #208]
  4437c0:	add	x23, x26, w0, uxtw
  4437c4:	cmp	x23, x28
  4437c8:	b.cc	443db8 <ferror@plt+0x42078>  // b.lo, b.ul, b.last
  4437cc:	cmp	x28, x26
  4437d0:	mov	x22, #0x0                   	// #0
  4437d4:	b.ls	4437e8 <ferror@plt+0x41aa8>  // b.plast
  4437d8:	sub	x1, x28, x26
  4437dc:	sub	w0, w1, #0x1
  4437e0:	cmp	w0, #0x7
  4437e4:	b.ls	443dbc <ferror@plt+0x4207c>  // b.plast
  4437e8:	adrp	x1, 489000 <warn@@Base+0x39640>
  4437ec:	add	x1, x1, #0xfc8
  4437f0:	mov	w2, #0x5                   	// #5
  4437f4:	mov	x0, #0x0                   	// #0
  4437f8:	bl	401c70 <dcgettext@plt>
  4437fc:	mov	x2, x22
  443800:	mov	w1, w21
  443804:	bl	401cc0 <printf@plt>
  443808:	b	4435a0 <ferror@plt+0x41860>
  44380c:	mov	x0, x26
  443810:	mov	w3, #0x0                   	// #0
  443814:	mov	w2, #0x0                   	// #0
  443818:	mov	x24, #0x0                   	// #0
  44381c:	mov	w1, #0x3                   	// #3
  443820:	cmp	x28, x0
  443824:	b.ls	443d48 <ferror@plt+0x42008>  // b.plast
  443828:	ldrb	w4, [x0], #1
  44382c:	add	w2, w2, #0x1
  443830:	cmp	w3, #0x3f
  443834:	b.hi	4438b4 <ferror@plt+0x41b74>  // b.pmore
  443838:	and	x5, x4, #0x7f
  44383c:	lsl	x6, x5, x3
  443840:	orr	x24, x24, x6
  443844:	lsr	x6, x24, x3
  443848:	cmp	x5, x6
  44384c:	csel	w21, w21, w1, eq  // eq = none
  443850:	add	w3, w3, #0x7
  443854:	tbnz	w4, #7, 443820 <ferror@plt+0x41ae0>
  443858:	and	w21, w21, #0xfffffffe
  44385c:	add	x26, x26, w2, uxtw
  443860:	tst	x24, #0xffffffff00000000
  443864:	b.eq	44410c <ferror@plt+0x423cc>  // b.none
  443868:	ldr	x1, [sp, #176]
  44386c:	mov	w2, #0x5                   	// #5
  443870:	mov	x0, #0x0                   	// #0
  443874:	bl	401c70 <dcgettext@plt>
  443878:	bl	44f3e8 <error@@Base>
  44387c:	sub	x1, x28, x26
  443880:	mov	x0, x26
  443884:	bl	401940 <strnlen@plt>
  443888:	add	x6, x0, #0x1
  44388c:	add	x23, x26, x6
  443890:	mov	w2, #0x5                   	// #5
  443894:	adrp	x1, 489000 <warn@@Base+0x39640>
  443898:	mov	x0, #0x0                   	// #0
  44389c:	add	x1, x1, #0xee0
  4438a0:	bl	401c70 <dcgettext@plt>
  4438a4:	mov	x2, x26
  4438a8:	mov	w1, w24
  4438ac:	bl	401cc0 <printf@plt>
  4438b0:	b	4435a0 <ferror@plt+0x41860>
  4438b4:	tst	x4, #0x7f
  4438b8:	csel	w21, w21, w1, eq  // eq = none
  4438bc:	tbnz	w4, #7, 443820 <ferror@plt+0x41ae0>
  4438c0:	b	443858 <ferror@plt+0x41b18>
  4438c4:	tst	x4, #0x7f
  4438c8:	csel	w5, w5, w7, eq  // eq = none
  4438cc:	tbnz	w4, #7, 44363c <ferror@plt+0x418fc>
  4438d0:	b	443674 <ferror@plt+0x41934>
  4438d4:	tst	x4, #0x7f
  4438d8:	csel	w5, w5, w7, eq  // eq = none
  4438dc:	tbnz	w4, #7, 44375c <ferror@plt+0x41a1c>
  4438e0:	b	443794 <ferror@plt+0x41a54>
  4438e4:	tst	x4, #0x7f
  4438e8:	csel	w6, w6, w1, eq  // eq = none
  4438ec:	tbnz	w4, #7, 4434ec <ferror@plt+0x417ac>
  4438f0:	b	443524 <ferror@plt+0x417e4>
  4438f4:	mov	x0, x26
  4438f8:	mov	w1, #0x1                   	// #1
  4438fc:	mov	w2, #0x0                   	// #0
  443900:	mov	w5, #0x0                   	// #0
  443904:	mov	x21, #0x0                   	// #0
  443908:	mov	w7, #0x3                   	// #3
  44390c:	cmp	x28, x0
  443910:	b.ls	443cf4 <ferror@plt+0x41fb4>  // b.plast
  443914:	ldrb	w3, [x0], #1
  443918:	add	w5, w5, #0x1
  44391c:	cmp	w2, #0x3f
  443920:	b.hi	4439a4 <ferror@plt+0x41c64>  // b.pmore
  443924:	and	x4, x3, #0x7f
  443928:	lsl	x6, x4, x2
  44392c:	orr	x21, x21, x6
  443930:	lsr	x6, x21, x2
  443934:	cmp	x4, x6
  443938:	csel	w1, w1, w7, eq  // eq = none
  44393c:	add	w2, w2, #0x7
  443940:	tbnz	w3, #7, 44390c <ferror@plt+0x41bcc>
  443944:	and	w1, w1, #0xfffffffe
  443948:	add	x26, x26, w5, uxtw
  44394c:	tst	x21, #0xffffffff00000000
  443950:	b.eq	444100 <ferror@plt+0x423c0>  // b.none
  443954:	ldr	x1, [sp, #176]
  443958:	mov	w2, #0x5                   	// #5
  44395c:	mov	x0, #0x0                   	// #0
  443960:	bl	401c70 <dcgettext@plt>
  443964:	bl	44f3e8 <error@@Base>
  443968:	ldr	w0, [sp, #208]
  44396c:	add	x23, x26, w0, uxtw
  443970:	cmp	x23, x28
  443974:	b.cc	443d30 <ferror@plt+0x41ff0>  // b.lo, b.ul, b.last
  443978:	cmp	x28, x26
  44397c:	mov	x22, #0x0                   	// #0
  443980:	b.ls	443994 <ferror@plt+0x41c54>  // b.plast
  443984:	sub	x1, x28, x26
  443988:	sub	w0, w1, #0x1
  44398c:	cmp	w0, #0x7
  443990:	b.ls	443d34 <ferror@plt+0x41ff4>  // b.plast
  443994:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  443998:	mov	w2, #0x5                   	// #5
  44399c:	add	x1, x1, #0x8
  4439a0:	b	4437f4 <ferror@plt+0x41ab4>
  4439a4:	tst	x3, #0x7f
  4439a8:	csel	w1, w1, w7, eq  // eq = none
  4439ac:	tbnz	w3, #7, 44390c <ferror@plt+0x41bcc>
  4439b0:	b	443944 <ferror@plt+0x41c04>
  4439b4:	tst	x2, #0x7f
  4439b8:	csel	w3, w3, w6, eq  // eq = none
  4439bc:	tbnz	w2, #7, 443398 <ferror@plt+0x41658>
  4439c0:	b	4433d0 <ferror@plt+0x41690>
  4439c4:	mov	x0, x26
  4439c8:	mov	w3, #0x1                   	// #1
  4439cc:	mov	w2, #0x0                   	// #0
  4439d0:	mov	w6, #0x0                   	// #0
  4439d4:	mov	x20, #0x0                   	// #0
  4439d8:	cmp	x28, x0
  4439dc:	b.ls	443f5c <ferror@plt+0x4221c>  // b.plast
  4439e0:	ldrb	w1, [x0], #1
  4439e4:	add	w6, w6, #0x1
  4439e8:	cmp	w2, #0x3f
  4439ec:	b.hi	443b0c <ferror@plt+0x41dcc>  // b.pmore
  4439f0:	and	x4, x1, #0x7f
  4439f4:	lsl	x5, x4, x2
  4439f8:	orr	x20, x20, x5
  4439fc:	lsr	x5, x20, x2
  443a00:	cmp	x4, x5
  443a04:	csel	w3, w3, w21, eq  // eq = none
  443a08:	add	w2, w2, #0x7
  443a0c:	tbnz	w1, #7, 4439d8 <ferror@plt+0x41c98>
  443a10:	and	w3, w3, #0xfffffffe
  443a14:	add	x23, x26, w6, uxtw
  443a18:	tst	x20, #0xffffffff00000000
  443a1c:	b.eq	444158 <ferror@plt+0x42418>  // b.none
  443a20:	ldr	x1, [sp, #176]
  443a24:	mov	w2, #0x5                   	// #5
  443a28:	mov	x0, #0x0                   	// #0
  443a2c:	bl	401c70 <dcgettext@plt>
  443a30:	bl	44f3e8 <error@@Base>
  443a34:	mov	x0, x23
  443a38:	mov	w3, #0x1                   	// #1
  443a3c:	mov	w1, #0x0                   	// #0
  443a40:	mov	w6, #0x0                   	// #0
  443a44:	mov	x22, #0x0                   	// #0
  443a48:	mov	w5, #0x3                   	// #3
  443a4c:	nop
  443a50:	cmp	x28, x0
  443a54:	b.ls	443e04 <ferror@plt+0x420c4>  // b.plast
  443a58:	ldrb	w2, [x0], #1
  443a5c:	add	w6, w6, #0x1
  443a60:	cmp	w1, #0x3f
  443a64:	b.hi	443afc <ferror@plt+0x41dbc>  // b.pmore
  443a68:	and	x4, x2, #0x7f
  443a6c:	lsl	x7, x4, x1
  443a70:	orr	x22, x22, x7
  443a74:	lsr	x7, x22, x1
  443a78:	cmp	x4, x7
  443a7c:	csel	w3, w3, w5, eq  // eq = none
  443a80:	add	w1, w1, #0x7
  443a84:	tbnz	w2, #7, 443a50 <ferror@plt+0x41d10>
  443a88:	and	w3, w3, #0xfffffffe
  443a8c:	add	x23, x23, w6, uxtw
  443a90:	tst	x22, #0xffffffff00000000
  443a94:	mov	w21, w22
  443a98:	and	x0, x22, #0xffffffff
  443a9c:	b.eq	444148 <ferror@plt+0x42408>  // b.none
  443aa0:	ldr	x1, [sp, #176]
  443aa4:	mov	w2, #0x5                   	// #5
  443aa8:	mov	x22, x0
  443aac:	mov	x0, #0x0                   	// #0
  443ab0:	bl	401c70 <dcgettext@plt>
  443ab4:	bl	44f3e8 <error@@Base>
  443ab8:	ldr	w0, [sp, #212]
  443abc:	cbnz	w0, 443e44 <ferror@plt+0x42104>
  443ac0:	adrp	x1, 489000 <warn@@Base+0x39640>
  443ac4:	add	x1, x1, #0xe58
  443ac8:	mov	w2, #0x5                   	// #5
  443acc:	mov	x0, #0x0                   	// #0
  443ad0:	bl	401c70 <dcgettext@plt>
  443ad4:	bl	44f3e8 <error@@Base>
  443ad8:	mov	w2, #0x5                   	// #5
  443adc:	adrp	x1, 489000 <warn@@Base+0x39640>
  443ae0:	mov	x0, #0x0                   	// #0
  443ae4:	add	x1, x1, #0xe98
  443ae8:	bl	401c70 <dcgettext@plt>
  443aec:	mov	w2, w21
  443af0:	mov	w1, w20
  443af4:	bl	401cc0 <printf@plt>
  443af8:	b	4435a0 <ferror@plt+0x41860>
  443afc:	tst	x2, #0x7f
  443b00:	csel	w3, w3, w5, eq  // eq = none
  443b04:	tbnz	w2, #7, 443a50 <ferror@plt+0x41d10>
  443b08:	b	443a88 <ferror@plt+0x41d48>
  443b0c:	tst	x1, #0x7f
  443b10:	csel	w3, w3, w21, eq  // eq = none
  443b14:	tbnz	w1, #7, 4439d8 <ferror@plt+0x41c98>
  443b18:	b	443a10 <ferror@plt+0x41cd0>
  443b1c:	mov	x0, x26
  443b20:	mov	w1, #0x1                   	// #1
  443b24:	mov	w2, #0x0                   	// #0
  443b28:	mov	w5, #0x0                   	// #0
  443b2c:	mov	x21, #0x0                   	// #0
  443b30:	mov	w7, #0x3                   	// #3
  443b34:	nop
  443b38:	cmp	x28, x0
  443b3c:	b.ls	443ebc <ferror@plt+0x4217c>  // b.plast
  443b40:	ldrb	w3, [x0], #1
  443b44:	add	w5, w5, #0x1
  443b48:	cmp	w2, #0x3f
  443b4c:	b.hi	443bd4 <ferror@plt+0x41e94>  // b.pmore
  443b50:	and	x4, x3, #0x7f
  443b54:	lsl	x6, x4, x2
  443b58:	orr	x21, x21, x6
  443b5c:	lsr	x6, x21, x2
  443b60:	cmp	x4, x6
  443b64:	csel	w1, w1, w7, eq  // eq = none
  443b68:	add	w2, w2, #0x7
  443b6c:	tbnz	w3, #7, 443b38 <ferror@plt+0x41df8>
  443b70:	and	w1, w1, #0xfffffffe
  443b74:	add	x26, x26, w5, uxtw
  443b78:	tst	x21, #0xffffffff00000000
  443b7c:	b.eq	444118 <ferror@plt+0x423d8>  // b.none
  443b80:	ldr	x1, [sp, #176]
  443b84:	mov	w2, #0x5                   	// #5
  443b88:	mov	x0, #0x0                   	// #0
  443b8c:	bl	401c70 <dcgettext@plt>
  443b90:	bl	44f3e8 <error@@Base>
  443b94:	ldr	w0, [sp, #208]
  443b98:	add	x23, x26, w0, uxtw
  443b9c:	cmp	x23, x28
  443ba0:	b.cc	443ef8 <ferror@plt+0x421b8>  // b.lo, b.ul, b.last
  443ba4:	cmp	x28, x26
  443ba8:	mov	x0, #0x0                   	// #0
  443bac:	b.ls	443bc0 <ferror@plt+0x41e80>  // b.plast
  443bb0:	sub	x1, x28, x26
  443bb4:	sub	w2, w1, #0x1
  443bb8:	cmp	w2, #0x7
  443bbc:	b.ls	443efc <ferror@plt+0x421bc>  // b.plast
  443bc0:	bl	432900 <ferror@plt+0x30bc0>
  443bc4:	mov	x20, x0
  443bc8:	mov	w2, #0x5                   	// #5
  443bcc:	ldr	x1, [sp, #192]
  443bd0:	b	443588 <ferror@plt+0x41848>
  443bd4:	tst	x3, #0x7f
  443bd8:	csel	w1, w1, w7, eq  // eq = none
  443bdc:	tbnz	w3, #7, 443b38 <ferror@plt+0x41df8>
  443be0:	b	443b70 <ferror@plt+0x41e30>
  443be4:	adrp	x1, 489000 <warn@@Base+0x39640>
  443be8:	add	x1, x1, #0xec8
  443bec:	mov	w2, #0x5                   	// #5
  443bf0:	mov	x23, x26
  443bf4:	mov	x0, #0x0                   	// #0
  443bf8:	bl	401c70 <dcgettext@plt>
  443bfc:	bl	401cc0 <printf@plt>
  443c00:	b	4435a0 <ferror@plt+0x41860>
  443c04:	ldr	x1, [sp, #224]
  443c08:	cbz	x1, 444788 <ferror@plt+0x42a48>
  443c0c:	ldr	x27, [x1, w0, uxtw #3]
  443c10:	cbz	x27, 444788 <ferror@plt+0x42a48>
  443c14:	mov	x0, x27
  443c18:	mov	w3, #0x1                   	// #1
  443c1c:	mov	w1, #0x0                   	// #0
  443c20:	mov	w22, #0x0                   	// #0
  443c24:	mov	x20, #0x0                   	// #0
  443c28:	mov	w6, #0x3                   	// #3
  443c2c:	nop
  443c30:	cmp	x28, x0
  443c34:	b.ls	443fbc <ferror@plt+0x4227c>  // b.plast
  443c38:	ldrb	w2, [x0], #1
  443c3c:	add	w22, w22, #0x1
  443c40:	cmp	w1, #0x3f
  443c44:	b.hi	443c98 <ferror@plt+0x41f58>  // b.pmore
  443c48:	and	x4, x2, #0x7f
  443c4c:	lsl	x5, x4, x1
  443c50:	orr	x20, x20, x5
  443c54:	lsr	x5, x20, x1
  443c58:	cmp	x4, x5
  443c5c:	csel	w3, w3, w6, eq  // eq = none
  443c60:	add	w1, w1, #0x7
  443c64:	tbnz	w2, #7, 443c30 <ferror@plt+0x41ef0>
  443c68:	and	w3, w3, #0xfffffffe
  443c6c:	tbnz	w3, #1, 444374 <ferror@plt+0x42634>
  443c70:	mov	w2, #0x5                   	// #5
  443c74:	cbnz	x20, 443fe0 <ferror@plt+0x422a0>
  443c78:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  443c7c:	mov	x0, #0x0                   	// #0
  443c80:	add	x1, x1, #0x90
  443c84:	bl	401c70 <dcgettext@plt>
  443c88:	mov	x23, x26
  443c8c:	mov	w1, w21
  443c90:	bl	401cc0 <printf@plt>
  443c94:	b	4435a0 <ferror@plt+0x41860>
  443c98:	tst	x2, #0x7f
  443c9c:	csel	w3, w3, w6, eq  // eq = none
  443ca0:	tbnz	w2, #7, 443c30 <ferror@plt+0x41ef0>
  443ca4:	b	443c68 <ferror@plt+0x41f28>
  443ca8:	ldr	w0, [sp, #208]
  443cac:	add	x23, x26, w0, uxtw
  443cb0:	cmp	x23, x28
  443cb4:	b.cc	443f8c <ferror@plt+0x4224c>  // b.lo, b.ul, b.last
  443cb8:	cmp	x26, x28
  443cbc:	mov	x20, #0x0                   	// #0
  443cc0:	b.cs	443cd4 <ferror@plt+0x41f94>  // b.hs, b.nlast
  443cc4:	sub	x1, x28, x26
  443cc8:	sub	w0, w1, #0x1
  443ccc:	cmp	w0, #0x7
  443cd0:	b.ls	443f90 <ferror@plt+0x42250>  // b.plast
  443cd4:	mov	w2, #0x5                   	// #5
  443cd8:	adrp	x1, 489000 <warn@@Base+0x39640>
  443cdc:	mov	x0, #0x0                   	// #0
  443ce0:	add	x1, x1, #0xfa0
  443ce4:	bl	401c70 <dcgettext@plt>
  443ce8:	mov	x1, x20
  443cec:	bl	401cc0 <printf@plt>
  443cf0:	b	4435a0 <ferror@plt+0x41860>
  443cf4:	add	x26, x26, w5, uxtw
  443cf8:	tst	x21, #0xffffffff00000000
  443cfc:	and	w0, w1, #0x1
  443d00:	b.eq	4440fc <ferror@plt+0x423bc>  // b.none
  443d04:	cbz	w0, 443954 <ferror@plt+0x41c14>
  443d08:	adrp	x1, 458000 <warn@@Base+0x8640>
  443d0c:	add	x1, x1, #0xe0
  443d10:	mov	w2, #0x5                   	// #5
  443d14:	mov	x0, #0x0                   	// #0
  443d18:	bl	401c70 <dcgettext@plt>
  443d1c:	bl	44f3e8 <error@@Base>
  443d20:	ldr	w0, [sp, #208]
  443d24:	add	x23, x26, w0, uxtw
  443d28:	cmp	x23, x28
  443d2c:	b.cs	443978 <ferror@plt+0x41c38>  // b.hs, b.nlast
  443d30:	ldr	w1, [sp, #208]
  443d34:	ldr	x2, [x19]
  443d38:	mov	x0, x26
  443d3c:	blr	x2
  443d40:	mov	x22, x0
  443d44:	b	443994 <ferror@plt+0x41c54>
  443d48:	add	x26, x26, w2, uxtw
  443d4c:	tst	x24, #0xffffffff00000000
  443d50:	and	w0, w21, #0x1
  443d54:	b.eq	444108 <ferror@plt+0x423c8>  // b.none
  443d58:	cbz	w0, 443868 <ferror@plt+0x41b28>
  443d5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  443d60:	add	x1, x1, #0xe0
  443d64:	mov	w2, #0x5                   	// #5
  443d68:	mov	x0, #0x0                   	// #0
  443d6c:	bl	401c70 <dcgettext@plt>
  443d70:	bl	44f3e8 <error@@Base>
  443d74:	b	44387c <ferror@plt+0x41b3c>
  443d78:	add	x26, x26, w3, uxtw
  443d7c:	tst	x1, #0xffffffff00000000
  443d80:	mov	w21, w1
  443d84:	and	w0, w5, #0x1
  443d88:	b.eq	444138 <ferror@plt+0x423f8>  // b.none
  443d8c:	cbz	w0, 4437a8 <ferror@plt+0x41a68>
  443d90:	adrp	x1, 458000 <warn@@Base+0x8640>
  443d94:	add	x1, x1, #0xe0
  443d98:	mov	w2, #0x5                   	// #5
  443d9c:	mov	x0, #0x0                   	// #0
  443da0:	bl	401c70 <dcgettext@plt>
  443da4:	bl	44f3e8 <error@@Base>
  443da8:	ldr	w0, [sp, #208]
  443dac:	add	x23, x26, w0, uxtw
  443db0:	cmp	x23, x28
  443db4:	b.cs	4437cc <ferror@plt+0x41a8c>  // b.hs, b.nlast
  443db8:	ldr	w1, [sp, #208]
  443dbc:	ldr	x2, [x19]
  443dc0:	mov	x0, x26
  443dc4:	blr	x2
  443dc8:	mov	x22, x0
  443dcc:	b	4437e8 <ferror@plt+0x41aa8>
  443dd0:	add	x26, x26, w2, uxtw
  443dd4:	tst	x1, #0xffffffff00000000
  443dd8:	mov	w21, w1
  443ddc:	and	w0, w5, #0x1
  443de0:	b.eq	444120 <ferror@plt+0x423e0>  // b.none
  443de4:	cbz	w0, 443688 <ferror@plt+0x41948>
  443de8:	adrp	x1, 458000 <warn@@Base+0x8640>
  443dec:	add	x1, x1, #0xe0
  443df0:	mov	w2, #0x5                   	// #5
  443df4:	mov	x0, #0x0                   	// #0
  443df8:	bl	401c70 <dcgettext@plt>
  443dfc:	bl	44f3e8 <error@@Base>
  443e00:	b	44369c <ferror@plt+0x4195c>
  443e04:	add	x23, x23, w6, uxtw
  443e08:	tst	x22, #0xffffffff00000000
  443e0c:	and	w1, w3, #0x1
  443e10:	mov	w21, w22
  443e14:	and	x0, x22, #0xffffffff
  443e18:	b.eq	444144 <ferror@plt+0x42404>  // b.none
  443e1c:	cbz	w1, 443aa0 <ferror@plt+0x41d60>
  443e20:	adrp	x1, 458000 <warn@@Base+0x8640>
  443e24:	add	x1, x1, #0xe0
  443e28:	mov	w2, #0x5                   	// #5
  443e2c:	mov	x22, x0
  443e30:	mov	x0, #0x0                   	// #0
  443e34:	bl	401c70 <dcgettext@plt>
  443e38:	bl	44f3e8 <error@@Base>
  443e3c:	ldr	w0, [sp, #212]
  443e40:	cbz	w0, 443ac0 <ferror@plt+0x41d80>
  443e44:	adrp	x24, 4ab000 <warn@@Base+0x5b640>
  443e48:	add	x24, x24, #0x198
  443e4c:	ldr	x25, [x24, #480]
  443e50:	cbz	x25, 443ad8 <ferror@plt+0x41d98>
  443e54:	ldr	x0, [sp, #216]
  443e58:	cmp	x22, #0x0
  443e5c:	ldr	x1, [x24, #496]
  443e60:	ccmp	x0, x1, #0x2, ne  // ne = any
  443e64:	b.cs	443ad8 <ferror@plt+0x41d98>  // b.hs, b.nlast
  443e68:	add	x2, x25, x0
  443e6c:	add	x25, x25, x1
  443e70:	add	x27, x2, #0x4
  443e74:	cmp	x25, x27
  443e78:	b.hi	44438c <ferror@plt+0x4264c>  // b.pmore
  443e7c:	cmp	x2, x25
  443e80:	b.cc	444644 <ferror@plt+0x42904>  // b.lo, b.ul, b.last
  443e84:	mov	x0, #0x4                   	// #4
  443e88:	mov	w26, w0
  443e8c:	cmp	x1, x0
  443e90:	b.cc	443ad8 <ferror@plt+0x41d98>  // b.lo, b.ul, b.last
  443e94:	add	x0, x27, #0x2
  443e98:	cmp	x25, x0
  443e9c:	b.hi	444448 <ferror@plt+0x42708>  // b.pmore
  443ea0:	cmp	x25, x27
  443ea4:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  443ea8:	sub	x1, x25, x27
  443eac:	sub	w0, w1, #0x1
  443eb0:	cmp	w0, #0x7
  443eb4:	b.ls	44444c <ferror@plt+0x4270c>  // b.plast
  443eb8:	b	443ad8 <ferror@plt+0x41d98>
  443ebc:	add	x26, x26, w5, uxtw
  443ec0:	tst	x21, #0xffffffff00000000
  443ec4:	and	w0, w1, #0x1
  443ec8:	b.eq	444114 <ferror@plt+0x423d4>  // b.none
  443ecc:	cbz	w0, 443b80 <ferror@plt+0x41e40>
  443ed0:	adrp	x1, 458000 <warn@@Base+0x8640>
  443ed4:	add	x1, x1, #0xe0
  443ed8:	mov	w2, #0x5                   	// #5
  443edc:	mov	x0, #0x0                   	// #0
  443ee0:	bl	401c70 <dcgettext@plt>
  443ee4:	bl	44f3e8 <error@@Base>
  443ee8:	ldr	w0, [sp, #208]
  443eec:	add	x23, x26, w0, uxtw
  443ef0:	cmp	x23, x28
  443ef4:	b.cs	443ba4 <ferror@plt+0x41e64>  // b.hs, b.nlast
  443ef8:	ldr	w1, [sp, #208]
  443efc:	ldr	x2, [x19]
  443f00:	mov	x0, x26
  443f04:	blr	x2
  443f08:	b	443bc0 <ferror@plt+0x41e80>
  443f0c:	add	x26, x26, w3, uxtw
  443f10:	tst	x21, #0xffffffff00000000
  443f14:	and	w0, w6, #0x1
  443f18:	b.eq	44412c <ferror@plt+0x423ec>  // b.none
  443f1c:	cbz	w0, 443534 <ferror@plt+0x417f4>
  443f20:	adrp	x1, 458000 <warn@@Base+0x8640>
  443f24:	add	x1, x1, #0xe0
  443f28:	mov	w2, #0x5                   	// #5
  443f2c:	mov	x0, #0x0                   	// #0
  443f30:	bl	401c70 <dcgettext@plt>
  443f34:	bl	44f3e8 <error@@Base>
  443f38:	ldr	w0, [sp, #208]
  443f3c:	add	x23, x26, w0, uxtw
  443f40:	cmp	x23, x28
  443f44:	b.cs	443558 <ferror@plt+0x41818>  // b.hs, b.nlast
  443f48:	ldr	w1, [sp, #208]
  443f4c:	ldr	x2, [x19]
  443f50:	mov	x0, x26
  443f54:	blr	x2
  443f58:	b	443574 <ferror@plt+0x41834>
  443f5c:	add	x23, x26, w6, uxtw
  443f60:	tst	x20, #0xffffffff00000000
  443f64:	and	w0, w3, #0x1
  443f68:	b.eq	444154 <ferror@plt+0x42414>  // b.none
  443f6c:	cbz	w0, 443a20 <ferror@plt+0x41ce0>
  443f70:	adrp	x1, 458000 <warn@@Base+0x8640>
  443f74:	add	x1, x1, #0xe0
  443f78:	mov	w2, #0x5                   	// #5
  443f7c:	mov	x0, #0x0                   	// #0
  443f80:	bl	401c70 <dcgettext@plt>
  443f84:	bl	44f3e8 <error@@Base>
  443f88:	b	443a34 <ferror@plt+0x41cf4>
  443f8c:	ldr	w1, [sp, #208]
  443f90:	ldr	x2, [x19]
  443f94:	mov	x0, x26
  443f98:	blr	x2
  443f9c:	mov	x20, x0
  443fa0:	b	443cd4 <ferror@plt+0x41f94>
  443fa4:	ldr	w1, [sp, #208]
  443fa8:	ldr	x2, [x19]
  443fac:	mov	x0, x26
  443fb0:	blr	x2
  443fb4:	mov	x20, x0
  443fb8:	b	443714 <ferror@plt+0x419d4>
  443fbc:	tbz	w3, #0, 443c6c <ferror@plt+0x41f2c>
  443fc0:	adrp	x1, 458000 <warn@@Base+0x8640>
  443fc4:	add	x1, x1, #0xe0
  443fc8:	mov	w2, #0x5                   	// #5
  443fcc:	mov	x0, #0x0                   	// #0
  443fd0:	bl	401c70 <dcgettext@plt>
  443fd4:	bl	44f3e8 <error@@Base>
  443fd8:	mov	w2, #0x5                   	// #5
  443fdc:	cbz	x20, 443c78 <ferror@plt+0x41f38>
  443fe0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  443fe4:	mov	x0, #0x0                   	// #0
  443fe8:	add	x1, x1, #0xa0
  443fec:	bl	401c70 <dcgettext@plt>
  443ff0:	mov	w1, w21
  443ff4:	bl	401cc0 <printf@plt>
  443ff8:	ldr	w0, [sp, #208]
  443ffc:	add	x27, x27, w22, uxtw
  444000:	str	x0, [sp, #168]
  444004:	cmp	x28, x27
  444008:	ldr	w0, [sp, #200]
  44400c:	sub	x25, x20, #0x1
  444010:	str	w0, [sp, #160]
  444014:	mov	x21, #0x0                   	// #0
  444018:	b.ls	44417c <ferror@plt+0x4243c>  // b.plast
  44401c:	add	x1, x27, x20
  444020:	mov	x0, x27
  444024:	cmp	x28, x1
  444028:	str	x20, [sp, #248]
  44402c:	mov	x20, x28
  444030:	csel	x23, x28, x1, cc  // cc = lo, ul, last
  444034:	sub	x2, x20, x0
  444038:	add	x27, x27, #0x1
  44403c:	mov	x28, x23
  444040:	sub	w3, w2, #0x1
  444044:	cmp	x27, x20
  444048:	mov	w24, #0xffffffff            	// #-1
  44404c:	mov	w22, #0x20                  	// #32
  444050:	mov	w1, #0x1                   	// #1
  444054:	ldr	x23, [sp, #184]
  444058:	b.cc	4440ec <ferror@plt+0x423ac>  // b.lo, b.ul, b.last
  44405c:	nop
  444060:	cmp	w3, #0x7
  444064:	mov	x1, #0x0                   	// #0
  444068:	b.ls	444830 <ferror@plt+0x42af0>  // b.plast
  44406c:	ldr	x0, [sp, #168]
  444070:	str	x0, [sp]
  444074:	ldr	w0, [sp, #160]
  444078:	mov	x4, x26
  44407c:	str	w0, [sp, #8]
  444080:	mov	x5, x20
  444084:	str	xzr, [sp, #16]
  444088:	mov	x3, x23
  44408c:	str	wzr, [sp, #24]
  444090:	mov	x7, #0x0                   	// #0
  444094:	stp	xzr, xzr, [sp, #32]
  444098:	mov	x6, #0x0                   	// #0
  44409c:	mov	x2, #0x0                   	// #0
  4440a0:	strb	w22, [sp, #48]
  4440a4:	mov	x0, #0x0                   	// #0
  4440a8:	str	w24, [sp, #56]
  4440ac:	bl	4393c8 <ferror@plt+0x37688>
  4440b0:	mov	x26, x0
  4440b4:	cmp	x21, x25
  4440b8:	mov	w0, #0x2c                  	// #44
  4440bc:	add	x21, x21, #0x1
  4440c0:	b.eq	444160 <ferror@plt+0x42420>  // b.none
  4440c4:	bl	401cf0 <putchar@plt>
  4440c8:	cmp	x27, x28
  4440cc:	b.cs	444168 <ferror@plt+0x42428>  // b.hs, b.nlast
  4440d0:	mov	x0, x27
  4440d4:	add	x27, x27, #0x1
  4440d8:	sub	x2, x20, x0
  4440dc:	cmp	x27, x20
  4440e0:	sub	w3, w2, #0x1
  4440e4:	mov	w1, #0x1                   	// #1
  4440e8:	b.cs	444060 <ferror@plt+0x42320>  // b.hs, b.nlast
  4440ec:	ldr	x2, [x19]
  4440f0:	blr	x2
  4440f4:	sxtw	x1, w0
  4440f8:	b	44406c <ferror@plt+0x4232c>
  4440fc:	cbnz	w0, 443d08 <ferror@plt+0x41fc8>
  444100:	tbz	w1, #1, 443968 <ferror@plt+0x41c28>
  444104:	b	443954 <ferror@plt+0x41c14>
  444108:	cbnz	w0, 443d5c <ferror@plt+0x4201c>
  44410c:	tbz	w21, #1, 44387c <ferror@plt+0x41b3c>
  444110:	b	443868 <ferror@plt+0x41b28>
  444114:	cbnz	w0, 443ed0 <ferror@plt+0x42190>
  444118:	tbz	w1, #1, 443b94 <ferror@plt+0x41e54>
  44411c:	b	443b80 <ferror@plt+0x41e40>
  444120:	cbnz	w0, 443de8 <ferror@plt+0x420a8>
  444124:	tbz	w5, #1, 44369c <ferror@plt+0x4195c>
  444128:	b	443688 <ferror@plt+0x41948>
  44412c:	cbnz	w0, 443f20 <ferror@plt+0x421e0>
  444130:	tbz	w6, #1, 443548 <ferror@plt+0x41808>
  444134:	b	443534 <ferror@plt+0x417f4>
  444138:	cbnz	w0, 443d90 <ferror@plt+0x42050>
  44413c:	tbz	w5, #1, 4437bc <ferror@plt+0x41a7c>
  444140:	b	4437a8 <ferror@plt+0x41a68>
  444144:	cbnz	w1, 443e20 <ferror@plt+0x420e0>
  444148:	tbz	w3, #1, 443ab8 <ferror@plt+0x41d78>
  44414c:	mov	x0, x22
  444150:	b	443aa0 <ferror@plt+0x41d60>
  444154:	cbnz	w0, 443f70 <ferror@plt+0x42230>
  444158:	tbz	w3, #1, 443a34 <ferror@plt+0x41cf4>
  44415c:	b	443a20 <ferror@plt+0x41ce0>
  444160:	cmp	x27, x28
  444164:	b.cc	4440d0 <ferror@plt+0x42390>  // b.lo, b.ul, b.last
  444168:	mov	x28, x20
  44416c:	mov	x23, x26
  444170:	ldr	x20, [sp, #248]
  444174:	cmp	x20, x21
  444178:	b.ls	444220 <ferror@plt+0x424e0>  // b.plast
  44417c:	mov	x23, x20
  444180:	mov	x20, x26
  444184:	ldr	x26, [sp, #184]
  444188:	mov	w24, #0xffffffff            	// #-1
  44418c:	mov	w22, #0x20                  	// #32
  444190:	mov	x0, x27
  444194:	add	x27, x27, #0x1
  444198:	cmp	x28, x27
  44419c:	mov	w1, #0x1                   	// #1
  4441a0:	mov	x2, #0x0                   	// #0
  4441a4:	b.ls	4441b4 <ferror@plt+0x42474>  // b.plast
  4441a8:	ldr	x2, [x19]
  4441ac:	blr	x2
  4441b0:	sxtw	x2, w0
  4441b4:	ldr	x0, [sp, #168]
  4441b8:	str	x0, [sp]
  4441bc:	ldr	w0, [sp, #160]
  4441c0:	mov	x4, x20
  4441c4:	str	w0, [sp, #8]
  4441c8:	mov	x1, x2
  4441cc:	str	xzr, [sp, #16]
  4441d0:	mov	x5, x28
  4441d4:	str	wzr, [sp, #24]
  4441d8:	mov	x3, x26
  4441dc:	stp	xzr, xzr, [sp, #32]
  4441e0:	mov	x7, #0x0                   	// #0
  4441e4:	mov	x6, #0x0                   	// #0
  4441e8:	strb	w22, [sp, #48]
  4441ec:	mov	x2, #0x0                   	// #0
  4441f0:	str	w24, [sp, #56]
  4441f4:	mov	x0, #0x0                   	// #0
  4441f8:	bl	4393c8 <ferror@plt+0x37688>
  4441fc:	mov	x20, x0
  444200:	cmp	x25, x21
  444204:	mov	w0, #0x2c                  	// #44
  444208:	add	x21, x21, #0x1
  44420c:	b.eq	44422c <ferror@plt+0x424ec>  // b.none
  444210:	bl	401cf0 <putchar@plt>
  444214:	cmp	x23, x21
  444218:	b.hi	444190 <ferror@plt+0x42450>  // b.pmore
  44421c:	mov	x23, x20
  444220:	mov	w0, #0xa                   	// #10
  444224:	bl	401cf0 <putchar@plt>
  444228:	b	4435a0 <ferror@plt+0x41860>
  44422c:	add	x21, x25, #0x1
  444230:	cmp	x23, x21
  444234:	b.hi	444190 <ferror@plt+0x42450>  // b.pmore
  444238:	b	44421c <ferror@plt+0x424dc>
  44423c:	add	x20, x26, w20, uxtw
  444240:	tbz	w3, #0, 4433d8 <ferror@plt+0x41698>
  444244:	adrp	x1, 458000 <warn@@Base+0x8640>
  444248:	add	x1, x1, #0xe0
  44424c:	mov	w2, #0x5                   	// #5
  444250:	mov	x0, #0x0                   	// #0
  444254:	bl	401c70 <dcgettext@plt>
  444258:	bl	44f3e8 <error@@Base>
  44425c:	mov	w2, #0x5                   	// #5
  444260:	cbz	x28, 4433e4 <ferror@plt+0x416a4>
  444264:	adrp	x1, 489000 <warn@@Base+0x39640>
  444268:	mov	x0, #0x0                   	// #0
  44426c:	add	x1, x1, #0xde0
  444270:	bl	401c70 <dcgettext@plt>
  444274:	mov	x26, x20
  444278:	mov	w1, w21
  44427c:	bl	401cc0 <printf@plt>
  444280:	add	x20, x20, x28
  444284:	mvn	x0, x26
  444288:	adrp	x21, 48a000 <warn@@Base+0x3a640>
  44428c:	sub	x28, x28, #0x1
  444290:	add	x21, x21, #0x9f8
  444294:	str	x0, [sp, #160]
  444298:	adrp	x0, 485000 <warn@@Base+0x35640>
  44429c:	add	x0, x0, #0xde8
  4442a0:	str	x0, [sp, #192]
  4442a4:	nop
  4442a8:	mov	x0, x26
  4442ac:	add	x26, x26, #0x1
  4442b0:	cmp	x26, x24
  4442b4:	b.cc	4443c8 <ferror@plt+0x42688>  // b.lo, b.ul, b.last
  4442b8:	sub	x1, x26, #0x1
  4442bc:	cmp	x24, x1
  4442c0:	b.ls	4442d4 <ferror@plt+0x42594>  // b.plast
  4442c4:	sub	x1, x24, x0
  4442c8:	sub	w2, w1, #0x1
  4442cc:	cmp	w2, #0x7
  4442d0:	b.ls	4443cc <ferror@plt+0x4268c>  // b.plast
  4442d4:	mov	x27, x26
  4442d8:	mov	x26, #0x0                   	// #0
  4442dc:	ldr	x0, [sp, #160]
  4442e0:	add	x27, x27, x0
  4442e4:	mov	x0, x21
  4442e8:	cmp	x27, x28
  4442ec:	b.eq	444700 <ferror@plt+0x429c0>  // b.none
  4442f0:	adrp	x2, 460000 <warn@@Base+0x10640>
  4442f4:	adrp	x1, 485000 <warn@@Base+0x35640>
  4442f8:	add	x2, x2, #0x898
  4442fc:	add	x1, x1, #0xdd0
  444300:	str	wzr, [sp, #168]
  444304:	bl	401cc0 <printf@plt>
  444308:	adrp	x1, 489000 <warn@@Base+0x39640>
  44430c:	mov	w2, #0x5                   	// #5
  444310:	add	x1, x1, #0xe00
  444314:	mov	x0, #0x0                   	// #0
  444318:	bl	401c70 <dcgettext@plt>
  44431c:	mov	x20, x0
  444320:	cbnz	x26, 44465c <ferror@plt+0x4291c>
  444324:	adrp	x1, 485000 <warn@@Base+0x35640>
  444328:	add	x1, x1, #0xdd0
  44432c:	mov	x0, x20
  444330:	bl	44f3e8 <error@@Base>
  444334:	mov	w0, #0x0                   	// #0
  444338:	ldp	x29, x30, [sp, #64]
  44433c:	ldp	x19, x20, [sp, #80]
  444340:	ldp	x21, x22, [sp, #96]
  444344:	ldp	x23, x24, [sp, #112]
  444348:	ldp	x25, x26, [sp, #128]
  44434c:	ldp	x27, x28, [sp, #144]
  444350:	add	sp, sp, #0x910
  444354:	ret
  444358:	mov	w1, #0x1                   	// #1
  44435c:	ldr	x2, [x19]
  444360:	mov	x0, x20
  444364:	blr	x2
  444368:	mov	w21, w0
  44436c:	add	x2, x23, w0, uxtw #3
  444370:	b	44337c <ferror@plt+0x4163c>
  444374:	ldr	x1, [sp, #176]
  444378:	mov	w2, #0x5                   	// #5
  44437c:	mov	x0, #0x0                   	// #0
  444380:	bl	401c70 <dcgettext@plt>
  444384:	bl	44f3e8 <error@@Base>
  444388:	b	443c70 <ferror@plt+0x41f30>
  44438c:	mov	w1, #0x4                   	// #4
  444390:	ldr	x3, [x19]
  444394:	mov	x0, x2
  444398:	str	x2, [sp, #160]
  44439c:	blr	x3
  4443a0:	mov	x3, #0xffffffff            	// #4294967295
  4443a4:	mov	x1, #0x4                   	// #4
  4443a8:	cmp	x0, x3
  4443ac:	mov	w26, w1
  4443b0:	ldr	x2, [sp, #160]
  4443b4:	b.eq	444744 <ferror@plt+0x42a04>  // b.none
  4443b8:	adds	x0, x0, x1
  4443bc:	b.cs	443ad8 <ferror@plt+0x41d98>  // b.hs, b.nlast
  4443c0:	ldr	x1, [x24, #496]
  4443c4:	b	443e8c <ferror@plt+0x4214c>
  4443c8:	mov	w1, #0x1                   	// #1
  4443cc:	ldr	x2, [x19]
  4443d0:	blr	x2
  4443d4:	str	w0, [sp, #168]
  4443d8:	mov	x27, x0
  4443dc:	and	x22, x0, #0xffffffff
  4443e0:	cbz	w0, 4447e8 <ferror@plt+0x42aa8>
  4443e4:	bl	451c38 <warn@@Base+0x2278>
  4443e8:	mov	x1, x0
  4443ec:	cbz	x0, 44471c <ferror@plt+0x429dc>
  4443f0:	ldr	x0, [sp, #160]
  4443f4:	add	x2, x26, x0
  4443f8:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  4443fc:	cmp	x28, x2
  444400:	add	x0, x0, #0x860
  444404:	adrp	x2, 460000 <warn@@Base+0x10640>
  444408:	add	x2, x2, #0x898
  44440c:	csel	x2, x2, x0, ne  // ne = any
  444410:	mov	x0, x21
  444414:	bl	401cc0 <printf@plt>
  444418:	cmp	w27, #0xf
  44441c:	b.ls	444438 <ferror@plt+0x426f8>  // b.plast
  444420:	cmp	w27, #0x17
  444424:	b.ne	444440 <ferror@plt+0x42700>  // b.any
  444428:	cmp	x26, x20
  44442c:	b.ne	4442a8 <ferror@plt+0x42568>  // b.any
  444430:	mov	x20, x26
  444434:	b	4433fc <ferror@plt+0x416bc>
  444438:	cmp	w27, #0x2
  44443c:	b.hi	444428 <ferror@plt+0x426e8>  // b.pmore
  444440:	mov	x26, x22
  444444:	b	444308 <ferror@plt+0x425c8>
  444448:	mov	w1, #0x2                   	// #2
  44444c:	ldr	x2, [x19]
  444450:	mov	x0, x27
  444454:	blr	x2
  444458:	sub	w1, w0, #0x2
  44445c:	cmp	w1, #0x2
  444460:	b.hi	443ad8 <ferror@plt+0x41d98>  // b.pmore
  444464:	add	w26, w26, #0x1
  444468:	cmp	w0, #0x4
  44446c:	mov	w0, w26
  444470:	add	x0, x0, #0x2
  444474:	add	x0, x27, x0
  444478:	cinc	x0, x0, eq  // eq = none
  44447c:	add	x24, x0, #0x4
  444480:	add	x0, x0, #0x3
  444484:	cmp	x25, x24
  444488:	b.ls	44460c <ferror@plt+0x428cc>  // b.plast
  44448c:	mov	w1, #0x1                   	// #1
  444490:	ldr	x2, [x19]
  444494:	blr	x2
  444498:	cbz	w0, 443ad8 <ferror@plt+0x41d98>
  44449c:	sub	w0, w0, #0x1
  4444a0:	add	x24, x24, x0
  4444a4:	cmp	x25, x24
  4444a8:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  4444ac:	mov	x26, x24
  4444b0:	b	4444c8 <ferror@plt+0x42788>
  4444b4:	bl	401940 <strnlen@plt>
  4444b8:	add	x0, x0, #0x1
  4444bc:	add	x26, x26, x0
  4444c0:	cmp	x25, x26
  4444c4:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  4444c8:	ldrb	w2, [x26]
  4444cc:	sub	x1, x25, x26
  4444d0:	mov	x0, x26
  4444d4:	cbnz	w2, 4444b4 <ferror@plt+0x42774>
  4444d8:	add	x27, x26, #0x1
  4444dc:	cmp	x25, x27
  4444e0:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  4444e4:	ldrb	w0, [x26, #1]
  4444e8:	cmp	w0, #0x0
  4444ec:	ccmp	x22, #0x1, #0x4, ne  // ne = any
  4444f0:	b.eq	444594 <ferror@plt+0x42854>  // b.none
  4444f4:	nop
  4444f8:	sub	x1, x25, x27
  4444fc:	mov	x0, x27
  444500:	bl	401940 <strnlen@plt>
  444504:	add	x2, x0, #0x1
  444508:	add	x2, x27, x2
  44450c:	mov	w1, #0x0                   	// #0
  444510:	mov	x0, x2
  444514:	b	444524 <ferror@plt+0x427e4>
  444518:	ldrsb	w3, [x0], #1
  44451c:	add	w1, w1, #0x1
  444520:	tbz	w3, #31, 44452c <ferror@plt+0x427ec>
  444524:	cmp	x25, x0
  444528:	b.hi	444518 <ferror@plt+0x427d8>  // b.pmore
  44452c:	add	x2, x2, w1, uxtw
  444530:	mov	w1, #0x0                   	// #0
  444534:	mov	x0, x2
  444538:	b	444548 <ferror@plt+0x42808>
  44453c:	ldrsb	w3, [x0], #1
  444540:	add	w1, w1, #0x1
  444544:	tbz	w3, #31, 444550 <ferror@plt+0x42810>
  444548:	cmp	x25, x0
  44454c:	b.hi	44453c <ferror@plt+0x427fc>  // b.pmore
  444550:	add	x1, x2, w1, uxtw
  444554:	mov	w3, #0x0                   	// #0
  444558:	mov	x0, x1
  44455c:	b	44456c <ferror@plt+0x4282c>
  444560:	ldrsb	w2, [x0], #1
  444564:	add	w3, w3, #0x1
  444568:	tbz	w2, #31, 444574 <ferror@plt+0x42834>
  44456c:	cmp	x25, x0
  444570:	b.hi	444560 <ferror@plt+0x42820>  // b.pmore
  444574:	add	x27, x1, w3, uxtw
  444578:	sub	x22, x22, #0x1
  44457c:	cmp	x25, x27
  444580:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  444584:	ldrb	w0, [x1, w3, uxtw]
  444588:	cmp	w0, #0x0
  44458c:	ccmp	x22, #0x1, #0x4, ne  // ne = any
  444590:	b.ne	4444f8 <ferror@plt+0x427b8>  // b.any
  444594:	cbz	w0, 443ad8 <ferror@plt+0x41d98>
  444598:	sub	x1, x25, x27
  44459c:	mov	x0, x27
  4445a0:	bl	401940 <strnlen@plt>
  4445a4:	add	x0, x0, #0x1
  4445a8:	add	x0, x27, x0
  4445ac:	cmp	x25, x0
  4445b0:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  4445b4:	add	x3, sp, #0x10c
  4445b8:	add	x2, sp, #0x108
  4445bc:	mov	x1, x25
  4445c0:	bl	4312d0 <ferror@plt+0x2f590>
  4445c4:	mov	x22, x0
  4445c8:	ldr	w0, [sp, #268]
  4445cc:	bl	4308a8 <ferror@plt+0x2eb68>
  4445d0:	cbnz	x22, 4446bc <ferror@plt+0x4297c>
  4445d4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4445d8:	mov	w2, #0x5                   	// #5
  4445dc:	add	x1, x1, #0xb8
  4445e0:	mov	x0, #0x0                   	// #0
  4445e4:	adrp	x24, 484000 <warn@@Base+0x34640>
  4445e8:	bl	401c70 <dcgettext@plt>
  4445ec:	add	x24, x24, #0x810
  4445f0:	mov	x4, x24
  4445f4:	mov	x5, x27
  4445f8:	mov	x3, x24
  4445fc:	mov	w2, w21
  444600:	mov	w1, w20
  444604:	bl	401cc0 <printf@plt>
  444608:	b	4435a0 <ferror@plt+0x41860>
  44460c:	cmp	x25, x0
  444610:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  444614:	sub	x1, x25, x0
  444618:	sub	w2, w1, #0x1
  44461c:	cmp	w2, #0x7
  444620:	b.ls	444490 <ferror@plt+0x42750>  // b.plast
  444624:	b	443ad8 <ferror@plt+0x41d98>
  444628:	adrp	x1, 458000 <warn@@Base+0x8640>
  44462c:	add	x1, x1, #0xf8
  444630:	mov	w2, #0x5                   	// #5
  444634:	mov	x0, #0x0                   	// #0
  444638:	bl	401c70 <dcgettext@plt>
  44463c:	bl	44f3e8 <error@@Base>
  444640:	b	4433dc <ferror@plt+0x4169c>
  444644:	sub	x0, x1, x0
  444648:	sub	w3, w0, #0x1
  44464c:	cmp	w3, #0x7
  444650:	b.hi	443e84 <ferror@plt+0x42144>  // b.pmore
  444654:	mov	w1, w0
  444658:	b	444390 <ferror@plt+0x42650>
  44465c:	ldr	w0, [sp, #168]
  444660:	bl	451c38 <warn@@Base+0x2278>
  444664:	mov	x1, x0
  444668:	cbnz	x0, 44432c <ferror@plt+0x425ec>
  44466c:	mov	w2, #0x5                   	// #5
  444670:	adrp	x1, 485000 <warn@@Base+0x35640>
  444674:	add	x1, x1, #0xde8
  444678:	bl	401c70 <dcgettext@plt>
  44467c:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  444680:	add	x1, x1, #0x760
  444684:	add	x19, x1, #0xb0
  444688:	mov	x2, x0
  44468c:	mov	x1, #0x64                  	// #100
  444690:	mov	x3, x26
  444694:	mov	x0, x19
  444698:	bl	4019e0 <snprintf@plt>
  44469c:	mov	x1, x19
  4446a0:	b	44432c <ferror@plt+0x425ec>
  4446a4:	bl	401940 <strnlen@plt>
  4446a8:	add	x0, x0, #0x1
  4446ac:	add	x24, x24, x0
  4446b0:	sub	x22, x22, #0x1
  4446b4:	cmp	x25, x24
  4446b8:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  4446bc:	ldrb	w2, [x24]
  4446c0:	sub	x1, x25, x24
  4446c4:	mov	x0, x24
  4446c8:	cmp	w2, #0x0
  4446cc:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  4446d0:	b.hi	4446a4 <ferror@plt+0x42964>  // b.pmore
  4446d4:	cmp	x25, x24
  4446d8:	b.ls	443ad8 <ferror@plt+0x41d98>  // b.plast
  4446dc:	cbz	w2, 443ad8 <ferror@plt+0x41d98>
  4446e0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4446e4:	mov	w2, #0x5                   	// #5
  4446e8:	add	x1, x1, #0xb8
  4446ec:	mov	x0, #0x0                   	// #0
  4446f0:	bl	401c70 <dcgettext@plt>
  4446f4:	adrp	x4, 489000 <warn@@Base+0x39640>
  4446f8:	add	x4, x4, #0xca8
  4446fc:	b	4445f4 <ferror@plt+0x428b4>
  444700:	adrp	x2, 48b000 <warn@@Base+0x3b640>
  444704:	adrp	x1, 485000 <warn@@Base+0x35640>
  444708:	add	x2, x2, #0x860
  44470c:	add	x1, x1, #0xdd0
  444710:	str	wzr, [sp, #168]
  444714:	bl	401cc0 <printf@plt>
  444718:	b	444308 <ferror@plt+0x425c8>
  44471c:	ldr	x1, [sp, #192]
  444720:	mov	w2, #0x5                   	// #5
  444724:	bl	401c70 <dcgettext@plt>
  444728:	mov	x2, x0
  44472c:	ldr	x0, [sp, #240]
  444730:	mov	x1, #0x64                  	// #100
  444734:	mov	x3, x22
  444738:	bl	4019e0 <snprintf@plt>
  44473c:	ldr	x1, [sp, #240]
  444740:	b	4443f0 <ferror@plt+0x426b0>
  444744:	add	x2, x2, #0xc
  444748:	cmp	x25, x2
  44474c:	b.hi	4447c8 <ferror@plt+0x42a88>  // b.pmore
  444750:	cmp	x25, x27
  444754:	b.ls	444768 <ferror@plt+0x42a28>  // b.plast
  444758:	sub	x1, x25, x27
  44475c:	sub	w0, w1, #0x1
  444760:	cmp	w0, #0x7
  444764:	b.ls	4447cc <ferror@plt+0x42a8c>  // b.plast
  444768:	mov	x27, x2
  44476c:	mov	x0, #0xc                   	// #12
  444770:	mov	w26, #0x8                   	// #8
  444774:	ldr	x1, [x24, #496]
  444778:	b	443e8c <ferror@plt+0x4214c>
  44477c:	mov	x22, x27
  444780:	str	xzr, [sp, #224]
  444784:	b	443414 <ferror@plt+0x416d4>
  444788:	mov	w2, #0x5                   	// #5
  44478c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444790:	mov	x0, #0x0                   	// #0
  444794:	add	x1, x1, #0x68
  444798:	bl	401c70 <dcgettext@plt>
  44479c:	mov	w1, w21
  4447a0:	bl	44f3e8 <error@@Base>
  4447a4:	mov	w0, #0x0                   	// #0
  4447a8:	ldp	x29, x30, [sp, #64]
  4447ac:	ldp	x19, x20, [sp, #80]
  4447b0:	ldp	x21, x22, [sp, #96]
  4447b4:	ldp	x23, x24, [sp, #112]
  4447b8:	ldp	x25, x26, [sp, #128]
  4447bc:	ldp	x27, x28, [sp, #144]
  4447c0:	add	sp, sp, #0x910
  4447c4:	ret
  4447c8:	mov	w1, #0x8                   	// #8
  4447cc:	ldr	x3, [x19]
  4447d0:	mov	x0, x27
  4447d4:	mov	x27, x2
  4447d8:	mov	w26, #0x8                   	// #8
  4447dc:	blr	x3
  4447e0:	mov	x1, #0xc                   	// #12
  4447e4:	b	4443b8 <ferror@plt+0x42678>
  4447e8:	mov	x27, x26
  4447ec:	mov	x26, x22
  4447f0:	b	4442dc <ferror@plt+0x4259c>
  4447f4:	mov	w0, #0xa                   	// #10
  4447f8:	bl	401cf0 <putchar@plt>
  4447fc:	mov	w0, #0x1                   	// #1
  444800:	ldp	x21, x22, [sp, #96]
  444804:	ldp	x23, x24, [sp, #112]
  444808:	b	443100 <ferror@plt+0x413c0>
  44480c:	mov	w0, #0x1                   	// #1
  444810:	b	443100 <ferror@plt+0x413c0>
  444814:	mov	x27, x28
  444818:	str	xzr, [sp, #216]
  44481c:	b	4432d0 <ferror@plt+0x41590>
  444820:	mov	x27, #0x4                   	// #4
  444824:	mov	w25, #0x4                   	// #4
  444828:	str	w27, [sp, #208]
  44482c:	b	443228 <ferror@plt+0x414e8>
  444830:	mov	w1, w2
  444834:	b	4440ec <ferror@plt+0x423ac>
  444838:	sub	sp, sp, #0x120
  44483c:	stp	x29, x30, [sp, #64]
  444840:	add	x29, sp, #0x40
  444844:	stp	x19, x20, [sp, #80]
  444848:	stp	x21, x22, [sp, #96]
  44484c:	mov	x22, x1
  444850:	stp	x27, x28, [sp, #144]
  444854:	mov	x27, x2
  444858:	add	x2, x0, #0x1
  44485c:	stp	x3, x4, [sp, #168]
  444860:	cmp	x2, x27
  444864:	str	x5, [sp, #184]
  444868:	str	x2, [sp, #232]
  44486c:	str	w6, [sp, #252]
  444870:	b.cc	444a5c <ferror@plt+0x42d1c>  // b.lo, b.ul, b.last
  444874:	cmp	x0, x27
  444878:	b.cc	444ae4 <ferror@plt+0x42da4>  // b.lo, b.ul, b.last
  44487c:	mov	x28, x2
  444880:	mov	w20, #0x0                   	// #0
  444884:	mov	x0, x28
  444888:	mov	w3, #0x1                   	// #1
  44488c:	mov	w1, #0x0                   	// #0
  444890:	mov	w5, #0x0                   	// #0
  444894:	mov	w7, #0x3                   	// #3
  444898:	str	xzr, [sp, #216]
  44489c:	nop
  4448a0:	cmp	x27, x0
  4448a4:	b.ls	444b4c <ferror@plt+0x42e0c>  // b.plast
  4448a8:	ldrb	w2, [x0], #1
  4448ac:	add	w5, w5, #0x1
  4448b0:	cmp	w1, #0x3f
  4448b4:	b.hi	444b00 <ferror@plt+0x42dc0>  // b.pmore
  4448b8:	ldr	x4, [sp, #216]
  4448bc:	and	x6, x2, #0x7f
  4448c0:	lsl	x9, x6, x1
  4448c4:	orr	x4, x4, x9
  4448c8:	str	x4, [sp, #216]
  4448cc:	lsr	x9, x4, x1
  4448d0:	cmp	x6, x9
  4448d4:	csel	w3, w3, w7, eq  // eq = none
  4448d8:	add	w1, w1, #0x7
  4448dc:	tbnz	w2, #7, 4448a0 <ferror@plt+0x42b60>
  4448e0:	and	w3, w3, #0xfffffffe
  4448e4:	add	x0, x28, w5, uxtw
  4448e8:	str	x0, [sp, #208]
  4448ec:	tbnz	w3, #1, 445044 <ferror@plt+0x43304>
  4448f0:	ldr	x0, [sp, #208]
  4448f4:	cmp	x27, x0
  4448f8:	b.eq	445060 <ferror@plt+0x43320>  // b.none
  4448fc:	ldr	x0, [sp, #216]
  444900:	cbz	x0, 444f9c <ferror@plt+0x4325c>
  444904:	ldr	x0, [sp, #208]
  444908:	stp	x23, x24, [sp, #112]
  44490c:	mov	w2, #0x5                   	// #5
  444910:	sub	x19, x0, x22
  444914:	ldr	w0, [sp, #252]
  444918:	stp	x25, x26, [sp, #128]
  44491c:	cbnz	w0, 444ba8 <ferror@plt+0x42e68>
  444920:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444924:	mov	x0, #0x0                   	// #0
  444928:	add	x1, x1, #0x1f0
  44492c:	bl	401c70 <dcgettext@plt>
  444930:	mov	x1, x19
  444934:	bl	401cc0 <printf@plt>
  444938:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44493c:	add	x1, x1, #0x218
  444940:	mov	w2, #0x5                   	// #5
  444944:	mov	x0, #0x0                   	// #0
  444948:	adrp	x26, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44494c:	bl	401c70 <dcgettext@plt>
  444950:	add	x26, x26, #0x760
  444954:	bl	401cc0 <printf@plt>
  444958:	add	x0, x26, #0x180
  44495c:	mov	w28, #0x2                   	// #2
  444960:	str	x0, [sp, #200]
  444964:	and	w21, w28, #0x1
  444968:	mov	w19, #0x0                   	// #0
  44496c:	ldr	x10, [sp, #232]
  444970:	cbz	w20, 444a4c <ferror@plt+0x42d0c>
  444974:	nop
  444978:	mov	x0, x10
  44497c:	mov	w3, #0x1                   	// #1
  444980:	mov	w1, #0x0                   	// #0
  444984:	mov	w4, #0x0                   	// #0
  444988:	mov	x24, #0x0                   	// #0
  44498c:	mov	w7, #0x3                   	// #3
  444990:	cmp	x27, x0
  444994:	b.ls	444c00 <ferror@plt+0x42ec0>  // b.plast
  444998:	ldrb	w2, [x0], #1
  44499c:	add	w4, w4, #0x1
  4449a0:	cmp	w1, #0x3f
  4449a4:	b.hi	444bc4 <ferror@plt+0x42e84>  // b.pmore
  4449a8:	and	x6, x2, #0x7f
  4449ac:	lsl	x9, x6, x1
  4449b0:	orr	x24, x24, x9
  4449b4:	lsr	x9, x24, x1
  4449b8:	cmp	x6, x9
  4449bc:	csel	w3, w3, w7, eq  // eq = none
  4449c0:	add	w1, w1, #0x7
  4449c4:	tbnz	w2, #7, 444990 <ferror@plt+0x42c50>
  4449c8:	and	w3, w3, #0xfffffffe
  4449cc:	add	x23, x10, w4, uxtw
  4449d0:	tbnz	w3, #1, 444c24 <ferror@plt+0x42ee4>
  4449d4:	cmp	x24, #0x1
  4449d8:	cset	w0, ne  // ne = any
  4449dc:	cmp	w0, w21
  4449e0:	b.eq	444a18 <ferror@plt+0x42cd8>  // b.none
  4449e4:	cmp	x24, #0x3
  4449e8:	b.eq	444cdc <ferror@plt+0x42f9c>  // b.none
  4449ec:	b.hi	444bd4 <ferror@plt+0x42e94>  // b.pmore
  4449f0:	cmp	x24, #0x1
  4449f4:	b.eq	444cc0 <ferror@plt+0x42f80>  // b.none
  4449f8:	cmp	x24, #0x2
  4449fc:	b.ne	444c40 <ferror@plt+0x42f00>  // b.any
  444a00:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444a04:	add	x1, x1, #0x228
  444a08:	mov	w2, #0x5                   	// #5
  444a0c:	mov	x0, #0x0                   	// #0
  444a10:	bl	401c70 <dcgettext@plt>
  444a14:	bl	401cc0 <printf@plt>
  444a18:	mov	x0, x23
  444a1c:	mov	w1, #0x0                   	// #0
  444a20:	b	444a30 <ferror@plt+0x42cf0>
  444a24:	ldrsb	w2, [x0], #1
  444a28:	add	w1, w1, #0x1
  444a2c:	tbz	w2, #31, 444a38 <ferror@plt+0x42cf8>
  444a30:	cmp	x27, x0
  444a34:	b.hi	444a24 <ferror@plt+0x42ce4>  // b.pmore
  444a38:	add	w0, w19, #0x1
  444a3c:	add	x10, x23, w1, uxtw
  444a40:	and	w19, w0, #0xff
  444a44:	cmp	w20, w0, uxtb
  444a48:	b.ne	444978 <ferror@plt+0x42c38>  // b.any
  444a4c:	cmp	w28, #0x1
  444a50:	b.eq	444d14 <ferror@plt+0x42fd4>  // b.none
  444a54:	mov	w28, #0x1                   	// #1
  444a58:	b	444964 <ferror@plt+0x42c24>
  444a5c:	mov	w1, #0x1                   	// #1
  444a60:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  444a64:	ldr	x2, [x2, #920]
  444a68:	blr	x2
  444a6c:	ands	w3, w0, #0xff
  444a70:	b.eq	4450ac <ferror@plt+0x4336c>  // b.none
  444a74:	ldr	x28, [sp, #232]
  444a78:	mov	w20, #0x0                   	// #0
  444a7c:	nop
  444a80:	mov	x1, x28
  444a84:	mov	w0, #0x0                   	// #0
  444a88:	b	444a98 <ferror@plt+0x42d58>
  444a8c:	ldrsb	w2, [x1], #1
  444a90:	add	w0, w0, #0x1
  444a94:	tbz	w2, #31, 444aa0 <ferror@plt+0x42d60>
  444a98:	cmp	x27, x1
  444a9c:	b.hi	444a8c <ferror@plt+0x42d4c>  // b.pmore
  444aa0:	add	x4, x28, w0, uxtw
  444aa4:	mov	w0, #0x0                   	// #0
  444aa8:	mov	x1, x4
  444aac:	b	444abc <ferror@plt+0x42d7c>
  444ab0:	ldrsb	w2, [x1], #1
  444ab4:	add	w0, w0, #0x1
  444ab8:	tbz	w2, #31, 444ac4 <ferror@plt+0x42d84>
  444abc:	cmp	x27, x1
  444ac0:	b.hi	444ab0 <ferror@plt+0x42d70>  // b.pmore
  444ac4:	add	x28, x4, w0, uxtw
  444ac8:	cmp	x27, x28
  444acc:	b.eq	444b10 <ferror@plt+0x42dd0>  // b.none
  444ad0:	add	w0, w20, #0x1
  444ad4:	and	w20, w0, #0xff
  444ad8:	cmp	w3, w0, uxtb
  444adc:	b.ne	444a80 <ferror@plt+0x42d40>  // b.any
  444ae0:	b	444884 <ferror@plt+0x42b44>
  444ae4:	sub	x1, x27, x0
  444ae8:	sub	w2, w1, #0x1
  444aec:	cmp	w2, #0x7
  444af0:	b.ls	444a60 <ferror@plt+0x42d20>  // b.plast
  444af4:	mov	w20, #0x0                   	// #0
  444af8:	ldr	x28, [sp, #232]
  444afc:	b	444884 <ferror@plt+0x42b44>
  444b00:	tst	x2, #0x7f
  444b04:	csel	w3, w3, w7, eq  // eq = none
  444b08:	tbnz	w2, #7, 4448a0 <ferror@plt+0x42b60>
  444b0c:	b	4448e0 <ferror@plt+0x42ba0>
  444b10:	ldr	w0, [sp, #252]
  444b14:	cbz	w0, 444b74 <ferror@plt+0x42e34>
  444b18:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444b1c:	add	x1, x1, #0xf8
  444b20:	mov	w2, #0x5                   	// #5
  444b24:	mov	x0, #0x0                   	// #0
  444b28:	bl	401c70 <dcgettext@plt>
  444b2c:	bl	44f9c0 <warn@@Base>
  444b30:	mov	x0, x28
  444b34:	ldp	x29, x30, [sp, #64]
  444b38:	ldp	x19, x20, [sp, #80]
  444b3c:	ldp	x21, x22, [sp, #96]
  444b40:	ldp	x27, x28, [sp, #144]
  444b44:	add	sp, sp, #0x120
  444b48:	ret
  444b4c:	add	x0, x28, w5, uxtw
  444b50:	str	x0, [sp, #208]
  444b54:	tbz	w3, #0, 4448ec <ferror@plt+0x42bac>
  444b58:	adrp	x1, 458000 <warn@@Base+0x8640>
  444b5c:	add	x1, x1, #0xe0
  444b60:	mov	w2, #0x5                   	// #5
  444b64:	mov	x0, #0x0                   	// #0
  444b68:	bl	401c70 <dcgettext@plt>
  444b6c:	bl	44f3e8 <error@@Base>
  444b70:	b	4448f0 <ferror@plt+0x42bb0>
  444b74:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444b78:	add	x1, x1, #0x120
  444b7c:	mov	w2, #0x5                   	// #5
  444b80:	mov	x0, #0x0                   	// #0
  444b84:	bl	401c70 <dcgettext@plt>
  444b88:	bl	44f9c0 <warn@@Base>
  444b8c:	mov	x0, x28
  444b90:	ldp	x29, x30, [sp, #64]
  444b94:	ldp	x19, x20, [sp, #80]
  444b98:	ldp	x21, x22, [sp, #96]
  444b9c:	ldp	x27, x28, [sp, #144]
  444ba0:	add	sp, sp, #0x120
  444ba4:	ret
  444ba8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444bac:	mov	x0, #0x0                   	// #0
  444bb0:	add	x1, x1, #0x1c8
  444bb4:	bl	401c70 <dcgettext@plt>
  444bb8:	mov	x1, x19
  444bbc:	bl	401cc0 <printf@plt>
  444bc0:	b	444938 <ferror@plt+0x42bf8>
  444bc4:	tst	x2, #0x7f
  444bc8:	csel	w3, w3, w7, eq  // eq = none
  444bcc:	tbnz	w2, #7, 444990 <ferror@plt+0x42c50>
  444bd0:	b	4449c8 <ferror@plt+0x42c88>
  444bd4:	cmp	x24, #0x4
  444bd8:	b.eq	444cf8 <ferror@plt+0x42fb8>  // b.none
  444bdc:	cmp	x24, #0x5
  444be0:	b.ne	444c40 <ferror@plt+0x42f00>  // b.any
  444be4:	mov	w2, w24
  444be8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444bec:	add	x1, x1, #0x240
  444bf0:	mov	x0, #0x0                   	// #0
  444bf4:	bl	401c70 <dcgettext@plt>
  444bf8:	bl	401cc0 <printf@plt>
  444bfc:	b	444a18 <ferror@plt+0x42cd8>
  444c00:	add	x23, x10, w4, uxtw
  444c04:	tbz	w3, #0, 4449d0 <ferror@plt+0x42c90>
  444c08:	adrp	x1, 458000 <warn@@Base+0x8640>
  444c0c:	add	x1, x1, #0xe0
  444c10:	mov	w2, #0x5                   	// #5
  444c14:	mov	x0, #0x0                   	// #0
  444c18:	bl	401c70 <dcgettext@plt>
  444c1c:	bl	44f3e8 <error@@Base>
  444c20:	b	4449d4 <ferror@plt+0x42c94>
  444c24:	adrp	x1, 458000 <warn@@Base+0x8640>
  444c28:	add	x1, x1, #0xf8
  444c2c:	mov	w2, #0x5                   	// #5
  444c30:	mov	x0, #0x0                   	// #0
  444c34:	bl	401c70 <dcgettext@plt>
  444c38:	bl	44f3e8 <error@@Base>
  444c3c:	b	4449d4 <ferror@plt+0x42c94>
  444c40:	mov	w2, #0x5                   	// #5
  444c44:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444c48:	mov	x0, #0x0                   	// #0
  444c4c:	add	x1, x1, #0x248
  444c50:	bl	401c70 <dcgettext@plt>
  444c54:	mov	x4, x0
  444c58:	ldr	w1, [x26, #376]
  444c5c:	adrp	x3, 459000 <warn@@Base+0x9640>
  444c60:	str	x4, [sp, #192]
  444c64:	add	x3, x3, #0xa28
  444c68:	ldr	x4, [sp, #200]
  444c6c:	add	w0, w1, #0x1
  444c70:	and	w0, w0, #0xf
  444c74:	sbfiz	x1, x1, #6, #32
  444c78:	add	x25, x4, x1
  444c7c:	adrp	x2, 490000 <warn@@Base+0x40640>
  444c80:	adrp	x1, 454000 <warn@@Base+0x4640>
  444c84:	add	x2, x2, #0xb30
  444c88:	add	x1, x1, #0x870
  444c8c:	str	w0, [x26, #376]
  444c90:	add	x0, sp, #0x100
  444c94:	bl	401980 <sprintf@plt>
  444c98:	mov	x3, x24
  444c9c:	add	x2, sp, #0x100
  444ca0:	mov	x0, x25
  444ca4:	mov	x1, #0x40                  	// #64
  444ca8:	bl	4019e0 <snprintf@plt>
  444cac:	ldr	x4, [sp, #192]
  444cb0:	mov	x1, x25
  444cb4:	mov	x0, x4
  444cb8:	bl	401cc0 <printf@plt>
  444cbc:	b	444a18 <ferror@plt+0x42cd8>
  444cc0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444cc4:	add	x1, x1, #0x220
  444cc8:	mov	w2, #0x5                   	// #5
  444ccc:	mov	x0, #0x0                   	// #0
  444cd0:	bl	401c70 <dcgettext@plt>
  444cd4:	bl	401cc0 <printf@plt>
  444cd8:	b	444a18 <ferror@plt+0x42cd8>
  444cdc:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444ce0:	add	x1, x1, #0x230
  444ce4:	mov	w2, #0x5                   	// #5
  444ce8:	mov	x0, #0x0                   	// #0
  444cec:	bl	401c70 <dcgettext@plt>
  444cf0:	bl	401cc0 <printf@plt>
  444cf4:	b	444a18 <ferror@plt+0x42cd8>
  444cf8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444cfc:	add	x1, x1, #0x238
  444d00:	mov	w2, #0x5                   	// #5
  444d04:	mov	x0, #0x0                   	// #0
  444d08:	bl	401c70 <dcgettext@plt>
  444d0c:	bl	401cc0 <printf@plt>
  444d10:	b	444a18 <ferror@plt+0x42cd8>
  444d14:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  444d18:	mov	w0, #0xa                   	// #10
  444d1c:	str	xzr, [sp, #224]
  444d20:	adrp	x26, 458000 <warn@@Base+0x8640>
  444d24:	ldr	x1, [x1, #1160]
  444d28:	bl	401990 <putc@plt>
  444d2c:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  444d30:	add	x0, x0, #0x270
  444d34:	str	x0, [sp, #240]
  444d38:	add	x0, x26, #0xf8
  444d3c:	str	x0, [sp, #192]
  444d40:	ldr	w1, [sp, #224]
  444d44:	mov	w2, #0x2                   	// #2
  444d48:	ldr	x0, [sp, #240]
  444d4c:	mov	w26, #0x3                   	// #3
  444d50:	str	w2, [sp, #200]
  444d54:	bl	401cc0 <printf@plt>
  444d58:	cbz	w20, 444eb8 <ferror@plt+0x43178>
  444d5c:	ldp	x0, x28, [sp, #200]
  444d60:	mov	w19, #0x0                   	// #0
  444d64:	ldr	x23, [sp, #232]
  444d68:	sbfx	x21, x0, #0, #1
  444d6c:	and	w21, w21, #0x1
  444d70:	mov	x5, x23
  444d74:	mov	w0, #0x1                   	// #1
  444d78:	mov	w1, #0x0                   	// #0
  444d7c:	mov	w6, #0x0                   	// #0
  444d80:	mov	x25, #0x0                   	// #0
  444d84:	nop
  444d88:	cmp	x27, x5
  444d8c:	b.ls	444f48 <ferror@plt+0x43208>  // b.plast
  444d90:	ldrb	w2, [x5], #1
  444d94:	add	w6, w6, #0x1
  444d98:	cmp	w1, #0x3f
  444d9c:	b.hi	444f14 <ferror@plt+0x431d4>  // b.pmore
  444da0:	and	x7, x2, #0x7f
  444da4:	lsl	x11, x7, x1
  444da8:	orr	x25, x25, x11
  444dac:	lsr	x11, x25, x1
  444db0:	cmp	x7, x11
  444db4:	csel	w0, w0, w26, eq  // eq = none
  444db8:	add	w1, w1, #0x7
  444dbc:	tbnz	w2, #7, 444d88 <ferror@plt+0x43048>
  444dc0:	and	w0, w0, #0xfffffffe
  444dc4:	add	x23, x23, w6, uxtw
  444dc8:	tbnz	w0, #1, 444f6c <ferror@plt+0x4322c>
  444dcc:	mov	x5, x23
  444dd0:	mov	w0, #0x1                   	// #1
  444dd4:	mov	w1, #0x0                   	// #0
  444dd8:	mov	w9, #0x0                   	// #0
  444ddc:	mov	x24, #0x0                   	// #0
  444de0:	cmp	x27, x5
  444de4:	b.ls	444f24 <ferror@plt+0x431e4>  // b.plast
  444de8:	ldrb	w2, [x5], #1
  444dec:	add	w9, w9, #0x1
  444df0:	cmp	w1, #0x3f
  444df4:	b.hi	444f04 <ferror@plt+0x431c4>  // b.pmore
  444df8:	and	x11, x2, #0x7f
  444dfc:	lsl	x12, x11, x1
  444e00:	orr	x24, x24, x12
  444e04:	lsr	x12, x24, x1
  444e08:	cmp	x11, x12
  444e0c:	csel	w0, w0, w26, eq  // eq = none
  444e10:	add	w1, w1, #0x7
  444e14:	tbnz	w2, #7, 444de0 <ferror@plt+0x430a0>
  444e18:	and	w0, w0, #0xfffffffe
  444e1c:	add	x23, x23, w9, uxtw
  444e20:	tbnz	w0, #1, 444f84 <ferror@plt+0x43244>
  444e24:	ldp	x0, x2, [sp, #168]
  444e28:	cmp	x25, #0x1
  444e2c:	mov	w3, #0x9                   	// #9
  444e30:	mov	x4, x28
  444e34:	mov	x7, #0x0                   	// #0
  444e38:	mov	x6, #0x0                   	// #0
  444e3c:	ldrh	w1, [x0]
  444e40:	cset	w0, eq  // eq = none
  444e44:	eor	w0, w21, w0
  444e48:	ldr	w5, [x2]
  444e4c:	str	w0, [sp, #24]
  444e50:	mov	w2, #0xffffffff            	// #-1
  444e54:	ldr	x0, [sp, #184]
  444e58:	str	x5, [sp]
  444e5c:	str	w1, [sp, #8]
  444e60:	mov	x5, x27
  444e64:	str	xzr, [sp, #16]
  444e68:	mov	x1, x24
  444e6c:	str	x0, [sp, #32]
  444e70:	mov	x0, #0x0                   	// #0
  444e74:	str	xzr, [sp, #40]
  444e78:	strb	w3, [sp, #48]
  444e7c:	mov	x3, x22
  444e80:	str	w2, [sp, #56]
  444e84:	mov	x2, #0x0                   	// #0
  444e88:	bl	4393c8 <ferror@plt+0x37688>
  444e8c:	mov	x28, x0
  444e90:	add	w1, w19, #0x1
  444e94:	and	w19, w1, #0xff
  444e98:	cmp	w20, w1, uxtb
  444e9c:	b.ne	444d70 <ferror@plt+0x43030>  // b.any
  444ea0:	ldr	w0, [sp, #200]
  444ea4:	cmp	w0, #0x1
  444ea8:	b.eq	444ec8 <ferror@plt+0x43188>  // b.none
  444eac:	mov	w0, #0x1                   	// #1
  444eb0:	str	w0, [sp, #200]
  444eb4:	cbnz	w20, 444d5c <ferror@plt+0x4301c>
  444eb8:	ldr	w0, [sp, #200]
  444ebc:	ldr	x28, [sp, #208]
  444ec0:	cmp	w0, #0x1
  444ec4:	b.ne	444eac <ferror@plt+0x4316c>  // b.any
  444ec8:	cmp	x27, x28
  444ecc:	b.eq	444fdc <ferror@plt+0x4329c>  // b.none
  444ed0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  444ed4:	ldr	x1, [x0, #1160]
  444ed8:	ldr	x0, [sp, #224]
  444edc:	add	x0, x0, #0x1
  444ee0:	mov	x19, x0
  444ee4:	mov	w0, #0xa                   	// #10
  444ee8:	str	x19, [sp, #224]
  444eec:	bl	401990 <putc@plt>
  444ef0:	ldr	x1, [sp, #216]
  444ef4:	cmp	x1, x19
  444ef8:	b.eq	445020 <ferror@plt+0x432e0>  // b.none
  444efc:	str	x28, [sp, #208]
  444f00:	b	444d40 <ferror@plt+0x43000>
  444f04:	tst	x2, #0x7f
  444f08:	csel	w0, w0, w26, eq  // eq = none
  444f0c:	tbnz	w2, #7, 444de0 <ferror@plt+0x430a0>
  444f10:	b	444e18 <ferror@plt+0x430d8>
  444f14:	tst	x2, #0x7f
  444f18:	csel	w0, w0, w26, eq  // eq = none
  444f1c:	tbnz	w2, #7, 444d88 <ferror@plt+0x43048>
  444f20:	b	444dc0 <ferror@plt+0x43080>
  444f24:	add	x23, x23, w9, uxtw
  444f28:	tbz	w0, #0, 444e20 <ferror@plt+0x430e0>
  444f2c:	adrp	x1, 458000 <warn@@Base+0x8640>
  444f30:	add	x1, x1, #0xe0
  444f34:	mov	w2, #0x5                   	// #5
  444f38:	mov	x0, #0x0                   	// #0
  444f3c:	bl	401c70 <dcgettext@plt>
  444f40:	bl	44f3e8 <error@@Base>
  444f44:	b	444e24 <ferror@plt+0x430e4>
  444f48:	add	x23, x23, w6, uxtw
  444f4c:	tbz	w0, #0, 444dc8 <ferror@plt+0x43088>
  444f50:	adrp	x1, 458000 <warn@@Base+0x8640>
  444f54:	add	x1, x1, #0xe0
  444f58:	mov	w2, #0x5                   	// #5
  444f5c:	mov	x0, #0x0                   	// #0
  444f60:	bl	401c70 <dcgettext@plt>
  444f64:	bl	44f3e8 <error@@Base>
  444f68:	b	444dcc <ferror@plt+0x4308c>
  444f6c:	ldr	x1, [sp, #192]
  444f70:	mov	w2, #0x5                   	// #5
  444f74:	mov	x0, #0x0                   	// #0
  444f78:	bl	401c70 <dcgettext@plt>
  444f7c:	bl	44f3e8 <error@@Base>
  444f80:	b	444dcc <ferror@plt+0x4308c>
  444f84:	ldr	x1, [sp, #192]
  444f88:	mov	w2, #0x5                   	// #5
  444f8c:	mov	x0, #0x0                   	// #0
  444f90:	bl	401c70 <dcgettext@plt>
  444f94:	bl	44f3e8 <error@@Base>
  444f98:	b	444e24 <ferror@plt+0x430e4>
  444f9c:	ldr	w0, [sp, #252]
  444fa0:	cbz	w0, 445088 <ferror@plt+0x43348>
  444fa4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444fa8:	add	x1, x1, #0x178
  444fac:	mov	w2, #0x5                   	// #5
  444fb0:	mov	x0, #0x0                   	// #0
  444fb4:	ldr	x28, [sp, #208]
  444fb8:	bl	401c70 <dcgettext@plt>
  444fbc:	bl	401cc0 <printf@plt>
  444fc0:	mov	x0, x28
  444fc4:	ldp	x29, x30, [sp, #64]
  444fc8:	ldp	x19, x20, [sp, #80]
  444fcc:	ldp	x21, x22, [sp, #96]
  444fd0:	ldp	x27, x28, [sp, #144]
  444fd4:	add	sp, sp, #0x120
  444fd8:	ret
  444fdc:	ldr	w0, [sp, #252]
  444fe0:	cbz	w0, 445094 <ferror@plt+0x43354>
  444fe4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  444fe8:	add	x1, x1, #0x278
  444fec:	mov	w2, #0x5                   	// #5
  444ff0:	mov	x0, #0x0                   	// #0
  444ff4:	bl	401c70 <dcgettext@plt>
  444ff8:	bl	44f9c0 <warn@@Base>
  444ffc:	mov	x0, x28
  445000:	ldp	x29, x30, [sp, #64]
  445004:	ldp	x19, x20, [sp, #80]
  445008:	ldp	x21, x22, [sp, #96]
  44500c:	ldp	x23, x24, [sp, #112]
  445010:	ldp	x25, x26, [sp, #128]
  445014:	ldp	x27, x28, [sp, #144]
  445018:	add	sp, sp, #0x120
  44501c:	ret
  445020:	mov	x0, x28
  445024:	ldp	x29, x30, [sp, #64]
  445028:	ldp	x19, x20, [sp, #80]
  44502c:	ldp	x21, x22, [sp, #96]
  445030:	ldp	x23, x24, [sp, #112]
  445034:	ldp	x25, x26, [sp, #128]
  445038:	ldp	x27, x28, [sp, #144]
  44503c:	add	sp, sp, #0x120
  445040:	ret
  445044:	adrp	x1, 458000 <warn@@Base+0x8640>
  445048:	add	x1, x1, #0xf8
  44504c:	mov	w2, #0x5                   	// #5
  445050:	mov	x0, #0x0                   	// #0
  445054:	bl	401c70 <dcgettext@plt>
  445058:	bl	44f3e8 <error@@Base>
  44505c:	b	4448f0 <ferror@plt+0x42bb0>
  445060:	ldr	w0, [sp, #252]
  445064:	cbnz	w0, 4450a0 <ferror@plt+0x43360>
  445068:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44506c:	add	x1, x1, #0x160
  445070:	mov	w2, #0x5                   	// #5
  445074:	mov	x28, x27
  445078:	mov	x0, #0x0                   	// #0
  44507c:	bl	401c70 <dcgettext@plt>
  445080:	bl	44f9c0 <warn@@Base>
  445084:	b	444b30 <ferror@plt+0x42df0>
  445088:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44508c:	add	x1, x1, #0x1a0
  445090:	b	444fac <ferror@plt+0x4326c>
  445094:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445098:	add	x1, x1, #0x298
  44509c:	b	444fec <ferror@plt+0x432ac>
  4450a0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4450a4:	add	x1, x1, #0x148
  4450a8:	b	445070 <ferror@plt+0x43330>
  4450ac:	mov	w20, #0x0                   	// #0
  4450b0:	ldr	x28, [sp, #232]
  4450b4:	b	444884 <ferror@plt+0x42b44>
  4450b8:	sub	sp, sp, #0x190
  4450bc:	stp	x29, x30, [sp, #64]
  4450c0:	add	x29, sp, #0x40
  4450c4:	stp	x23, x24, [sp, #112]
  4450c8:	mov	x23, x2
  4450cc:	mov	x24, x1
  4450d0:	add	x1, x0, #0x18
  4450d4:	stp	x25, x26, [sp, #128]
  4450d8:	mov	x25, x0
  4450dc:	add	x0, x0, #0x10
  4450e0:	stp	x27, x28, [sp, #144]
  4450e4:	mov	x27, x3
  4450e8:	str	x4, [sp, #296]
  4450ec:	bl	4311c0 <ferror@plt+0x2f480>
  4450f0:	cmp	x23, x27
  4450f4:	b.cs	4453ac <ferror@plt+0x4366c>  // b.hs, b.nlast
  4450f8:	adrp	x0, 458000 <warn@@Base+0x8640>
  4450fc:	add	x0, x0, #0xf8
  445100:	stp	x25, x0, [sp, #168]
  445104:	mov	x25, x27
  445108:	adrp	x1, 45c000 <warn@@Base+0xc640>
  44510c:	add	x1, x1, #0x518
  445110:	stp	x19, x20, [sp, #80]
  445114:	stp	x21, x22, [sp, #96]
  445118:	str	x1, [sp, #272]
  44511c:	nop
  445120:	ldr	x0, [sp, #168]
  445124:	mov	x2, #0xc                   	// #12
  445128:	ldr	x1, [sp, #272]
  44512c:	ldr	x19, [x0, #16]
  445130:	mov	x0, x19
  445134:	bl	401a50 <strncmp@plt>
  445138:	cbnz	w0, 445a40 <ferror@plt+0x43d00>
  44513c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445140:	mov	x0, x19
  445144:	add	x1, x1, #0x2b8
  445148:	bl	401ba0 <strcmp@plt>
  44514c:	cbz	w0, 445a40 <ferror@plt+0x43d00>
  445150:	adrp	x19, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  445154:	add	x19, x19, #0x760
  445158:	add	x0, x19, #0xb58
  44515c:	add	x1, sp, #0x200
  445160:	str	x25, [sp, #320]
  445164:	ldp	x2, x3, [x0]
  445168:	stp	x2, x3, [x1, #-152]
  44516c:	ldp	x2, x3, [x0, #16]
  445170:	stp	x2, x3, [x1, #-136]
  445174:	ldr	x0, [x19, #2936]
  445178:	str	x0, [sp, #392]
  44517c:	tst	w0, #0xff
  445180:	b.eq	447098 <ferror@plt+0x45358>  // b.none
  445184:	adrp	x2, 48f000 <warn@@Base+0x3f640>
  445188:	add	x0, x19, #0xb80
  44518c:	ldrb	w1, [sp, #386]
  445190:	cmp	x25, x23
  445194:	ldr	q0, [x2, #1936]
  445198:	str	xzr, [x19, #2944]
  44519c:	str	w1, [x19, #2968]
  4451a0:	str	wzr, [x19, #2972]
  4451a4:	strh	wzr, [x19, #2976]
  4451a8:	str	wzr, [x19, #2980]
  4451ac:	stur	q0, [x0, #8]
  4451b0:	b.ls	447088 <ferror@plt+0x45348>  // b.plast
  4451b4:	mov	x1, x25
  4451b8:	mov	x28, #0x0                   	// #0
  4451bc:	str	wzr, [sp, #184]
  4451c0:	stp	xzr, xzr, [sp, #200]
  4451c4:	str	xzr, [sp, #216]
  4451c8:	ldp	x0, x3, [sp, #200]
  4451cc:	cmp	x0, #0x0
  4451d0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  4451d4:	cset	w2, eq  // eq = none
  4451d8:	cmp	x3, #0x0
  4451dc:	add	x21, x0, #0x488
  4451e0:	csinc	w2, w2, wzr, ne  // ne = any
  4451e4:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4451e8:	add	x0, x0, #0x6b8
  4451ec:	str	x0, [sp, #192]
  4451f0:	stp	x21, x24, [sp, #224]
  4451f4:	str	w2, [sp, #284]
  4451f8:	mov	x20, x23
  4451fc:	ldrb	w0, [sp, #393]
  445200:	ldrb	w22, [x20], #1
  445204:	cmp	w0, w22
  445208:	b.hi	4453c8 <ferror@plt+0x43688>  // b.pmore
  44520c:	ldrb	w7, [sp, #392]
  445210:	sub	w0, w22, w0
  445214:	and	w0, w0, #0xff
  445218:	ldrb	w3, [sp, #385]
  44521c:	ldrb	w2, [sp, #384]
  445220:	add	x9, x19, #0xb80
  445224:	cmp	w3, #0x1
  445228:	udiv	w1, w0, w7
  44522c:	ldr	x8, [x19, #2944]
  445230:	and	w6, w1, #0xff
  445234:	and	x4, x1, #0xff
  445238:	b.eq	445984 <ferror@plt+0x43c44>  // b.none
  44523c:	ldrb	w6, [x9, #32]
  445240:	and	x3, x3, #0xff
  445244:	add	x6, x6, x4
  445248:	udiv	x4, x6, x3
  44524c:	mul	w2, w2, w4
  445250:	msub	x3, x4, x3, x6
  445254:	mov	w4, w2
  445258:	strb	w3, [x9, #32]
  44525c:	add	x8, x4, x8
  445260:	str	x8, [x19, #2944]
  445264:	cbz	w2, 44526c <ferror@plt+0x4352c>
  445268:	str	wzr, [x19, #2952]
  44526c:	msub	w0, w1, w7, w0
  445270:	ldr	w3, [sp, #388]
  445274:	ldr	w1, [x19, #2960]
  445278:	add	w0, w3, w0, uxtb
  44527c:	add	w0, w0, w1
  445280:	str	w0, [x19, #2960]
  445284:	cbz	x28, 445a24 <ferror@plt+0x43ce4>
  445288:	ldr	w23, [x19, #2956]
  44528c:	ldr	w0, [sp, #184]
  445290:	sub	w23, w23, #0x1
  445294:	cmp	w23, w0
  445298:	b.cs	44594c <ferror@plt+0x43c0c>  // b.hs, b.nlast
  44529c:	mov	w0, #0x18                  	// #24
  4452a0:	umull	x23, w23, w0
  4452a4:	ldr	x26, [x28, x23]
  4452a8:	mov	x0, x26
  4452ac:	bl	401900 <strlen@plt>
  4452b0:	mov	x23, x0
  4452b4:	cmp	x0, #0x23
  4452b8:	b.ls	4458b4 <ferror@plt+0x43b74>  // b.plast
  4452bc:	adrp	x27, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4452c0:	ldr	w0, [x27, #864]
  4452c4:	cbz	w0, 44599c <ferror@plt+0x43c5c>
  4452c8:	add	x23, x23, #0x1
  4452cc:	mov	x0, x23
  4452d0:	bl	4539a0 <warn@@Base+0x3fe0>
  4452d4:	mov	x2, x23
  4452d8:	mov	x1, x26
  4452dc:	mov	x23, x0
  4452e0:	bl	401ca0 <strncpy@plt>
  4452e4:	ldr	w0, [x27, #864]
  4452e8:	cbnz	w0, 4459c0 <ferror@plt+0x43c80>
  4452ec:	ldrb	w1, [sp, #385]
  4452f0:	add	x0, x19, #0xb80
  4452f4:	ldr	w2, [x0, #16]
  4452f8:	cmp	w1, #0x1
  4452fc:	ldr	x3, [x19, #2944]
  445300:	b.eq	4458e8 <ferror@plt+0x43ba8>  // b.none
  445304:	ldrb	w4, [x0, #32]
  445308:	mov	x1, x23
  44530c:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  445310:	add	x0, x0, #0x668
  445314:	bl	401cc0 <printf@plt>
  445318:	ldr	w1, [x19, #2952]
  44531c:	cbz	w1, 445754 <ferror@plt+0x43a14>
  445320:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  445324:	add	x0, x0, #0x6b0
  445328:	bl	401cc0 <printf@plt>
  44532c:	ldr	w0, [x19, #2968]
  445330:	cbnz	w0, 445768 <ferror@plt+0x43a28>
  445334:	ldr	x1, [x21]
  445338:	mov	w0, #0xa                   	// #10
  44533c:	bl	401990 <putc@plt>
  445340:	ldr	w0, [x19, #2952]
  445344:	add	x2, x19, #0xb80
  445348:	cmn	w22, #0x1
  44534c:	add	w0, w0, #0x1
  445350:	str	w0, [x19, #2952]
  445354:	b.eq	4459f0 <ferror@plt+0x43cb0>  // b.none
  445358:	mov	x0, x23
  44535c:	bl	401bc0 <free@plt>
  445360:	ldr	x1, [sp, #320]
  445364:	mov	x23, x20
  445368:	cmp	x23, x1
  44536c:	b.cc	4451f8 <ferror@plt+0x434b8>  // b.lo, b.ul, b.last
  445370:	ldr	x24, [sp, #232]
  445374:	cbz	x28, 445380 <ferror@plt+0x43640>
  445378:	mov	x0, x28
  44537c:	bl	401bc0 <free@plt>
  445380:	ldr	x0, [sp, #200]
  445384:	cbz	x0, 44538c <ferror@plt+0x4364c>
  445388:	bl	401bc0 <free@plt>
  44538c:	ldr	x0, [sp, #224]
  445390:	ldr	x1, [x0]
  445394:	mov	w0, #0xa                   	// #10
  445398:	bl	401990 <putc@plt>
  44539c:	cmp	x25, x23
  4453a0:	b.hi	445120 <ferror@plt+0x433e0>  // b.pmore
  4453a4:	ldp	x19, x20, [sp, #80]
  4453a8:	ldp	x21, x22, [sp, #96]
  4453ac:	mov	w0, #0x1                   	// #1
  4453b0:	ldp	x29, x30, [sp, #64]
  4453b4:	ldp	x23, x24, [sp, #112]
  4453b8:	ldp	x25, x26, [sp, #128]
  4453bc:	ldp	x27, x28, [sp, #144]
  4453c0:	add	sp, sp, #0x190
  4453c4:	ret
  4453c8:	cmp	w22, #0x6
  4453cc:	b.eq	445c4c <ferror@plt+0x43f0c>  // b.none
  4453d0:	b.hi	445648 <ferror@plt+0x43908>  // b.pmore
  4453d4:	cmp	w22, #0x3
  4453d8:	b.eq	445b40 <ferror@plt+0x43e00>  // b.none
  4453dc:	b.ls	44546c <ferror@plt+0x4372c>  // b.plast
  4453e0:	mov	x0, x20
  4453e4:	cmp	w22, #0x4
  4453e8:	b.eq	445774 <ferror@plt+0x43a34>  // b.none
  4453ec:	mov	w4, #0x1                   	// #1
  4453f0:	mov	w2, #0x0                   	// #0
  4453f4:	mov	w23, #0x0                   	// #0
  4453f8:	mov	x26, #0x0                   	// #0
  4453fc:	mov	w5, #0x3                   	// #3
  445400:	cmp	x25, x0
  445404:	b.ls	445d54 <ferror@plt+0x44014>  // b.plast
  445408:	ldrb	w3, [x0], #1
  44540c:	add	w23, w23, #0x1
  445410:	cmp	w2, #0x3f
  445414:	b.hi	44591c <ferror@plt+0x43bdc>  // b.pmore
  445418:	and	x6, x3, #0x7f
  44541c:	lsl	x7, x6, x2
  445420:	orr	x26, x26, x7
  445424:	lsr	x7, x26, x2
  445428:	cmp	x6, x7
  44542c:	csel	w4, w4, w5, eq  // eq = none
  445430:	add	w2, w2, #0x7
  445434:	tbnz	w3, #7, 445400 <ferror@plt+0x436c0>
  445438:	and	w4, w4, #0xfffffffe
  44543c:	add	x23, x20, w23, uxtw
  445440:	tbnz	w4, #1, 44544c <ferror@plt+0x4370c>
  445444:	str	w26, [x19, #2964]
  445448:	b	445368 <ferror@plt+0x43628>
  44544c:	ldr	x1, [sp, #176]
  445450:	mov	w2, #0x5                   	// #5
  445454:	mov	x0, #0x0                   	// #0
  445458:	bl	401c70 <dcgettext@plt>
  44545c:	bl	44f3e8 <error@@Base>
  445460:	str	w26, [x19, #2964]
  445464:	ldr	x1, [sp, #320]
  445468:	b	445368 <ferror@plt+0x43628>
  44546c:	cmp	w22, #0x1
  445470:	b.eq	445284 <ferror@plt+0x43544>  // b.none
  445474:	cmp	w22, #0x2
  445478:	b.ne	445524 <ferror@plt+0x437e4>  // b.any
  44547c:	mov	x0, x20
  445480:	mov	w2, #0x1                   	// #1
  445484:	mov	w1, #0x0                   	// #0
  445488:	mov	w23, #0x0                   	// #0
  44548c:	mov	x26, #0x0                   	// #0
  445490:	mov	w4, #0x3                   	// #3
  445494:	cmp	x25, x0
  445498:	b.ls	445d68 <ferror@plt+0x44028>  // b.plast
  44549c:	ldrb	w3, [x0], #1
  4454a0:	add	w23, w23, #0x1
  4454a4:	cmp	w1, #0x3f
  4454a8:	b.hi	44592c <ferror@plt+0x43bec>  // b.pmore
  4454ac:	and	x5, x3, #0x7f
  4454b0:	lsl	x6, x5, x1
  4454b4:	orr	x26, x26, x6
  4454b8:	lsr	x6, x26, x1
  4454bc:	cmp	x5, x6
  4454c0:	csel	w2, w2, w4, eq  // eq = none
  4454c4:	add	w1, w1, #0x7
  4454c8:	tbnz	w3, #7, 445494 <ferror@plt+0x43754>
  4454cc:	and	w2, w2, #0xfffffffe
  4454d0:	add	x23, x20, w23, uxtw
  4454d4:	tbnz	w2, #1, 446e3c <ferror@plt+0x450fc>
  4454d8:	ldrb	w1, [sp, #385]
  4454dc:	add	x5, x19, #0xb80
  4454e0:	ldrb	w0, [sp, #384]
  4454e4:	cmp	w1, #0x1
  4454e8:	ldr	x3, [x19, #2944]
  4454ec:	b.eq	445da0 <ferror@plt+0x44060>  // b.none
  4454f0:	ldrb	w4, [x5, #32]
  4454f4:	and	x2, x1, #0xff
  4454f8:	ldr	x1, [sp, #320]
  4454fc:	add	x26, x4, x26
  445500:	udiv	x4, x26, x2
  445504:	mul	w0, w0, w4
  445508:	msub	x2, x4, x2, x26
  44550c:	strb	w2, [x5, #32]
  445510:	add	x3, x3, w0, uxtw
  445514:	str	x3, [x19, #2944]
  445518:	cbz	w0, 445368 <ferror@plt+0x43628>
  44551c:	str	wzr, [x5, #8]
  445520:	b	445368 <ferror@plt+0x43628>
  445524:	cbnz	w22, 445c10 <ferror@plt+0x43ed0>
  445528:	mov	x0, x20
  44552c:	mov	w3, #0x1                   	// #1
  445530:	mov	w2, #0x0                   	// #0
  445534:	mov	w26, #0x0                   	// #0
  445538:	mov	x4, #0x0                   	// #0
  44553c:	mov	w6, #0x3                   	// #3
  445540:	cmp	x0, x1
  445544:	b.cs	445dc0 <ferror@plt+0x44080>  // b.hs, b.nlast
  445548:	ldrb	w5, [x0], #1
  44554c:	add	w26, w26, #0x1
  445550:	cmp	w2, #0x3f
  445554:	b.hi	44590c <ferror@plt+0x43bcc>  // b.pmore
  445558:	and	x7, x5, #0x7f
  44555c:	lsl	x8, x7, x2
  445560:	orr	x4, x4, x8
  445564:	lsr	x8, x4, x2
  445568:	cmp	x7, x8
  44556c:	csel	w3, w3, w6, eq  // eq = none
  445570:	add	w2, w2, #0x7
  445574:	tbnz	w5, #7, 445540 <ferror@plt+0x43800>
  445578:	and	w3, w3, #0xfffffffe
  44557c:	tst	x4, #0xffffffff00000000
  445580:	mov	w23, w4
  445584:	and	x27, x4, #0xffffffff
  445588:	b.eq	44563c <ferror@plt+0x438fc>  // b.none
  44558c:	ldr	x1, [sp, #176]
  445590:	mov	w2, #0x5                   	// #5
  445594:	mov	x0, #0x0                   	// #0
  445598:	bl	401c70 <dcgettext@plt>
  44559c:	bl	44f3e8 <error@@Base>
  4455a0:	mov	x4, x27
  4455a4:	cbz	w23, 445cd4 <ferror@plt+0x43f94>
  4455a8:	ldr	x1, [sp, #320]
  4455ac:	add	x27, x20, w26, uxtw
  4455b0:	add	x23, x27, x4
  4455b4:	cmp	x1, x23
  4455b8:	b.cc	445cd4 <ferror@plt+0x43f94>  // b.lo, b.ul, b.last
  4455bc:	ldrb	w26, [x20, w26, uxtw]
  4455c0:	add	x24, x27, #0x1
  4455c4:	cmp	w26, #0x3
  4455c8:	b.eq	44714c <ferror@plt+0x4540c>  // b.none
  4455cc:	b.hi	446058 <ferror@plt+0x44318>  // b.pmore
  4455d0:	cmp	w26, #0x1
  4455d4:	b.eq	446090 <ferror@plt+0x44350>  // b.none
  4455d8:	cmp	w26, #0x2
  4455dc:	b.ne	446068 <ferror@plt+0x44328>  // b.any
  4455e0:	sub	x20, x4, #0x1
  4455e4:	cmp	w20, #0x8
  4455e8:	and	x3, x20, #0xffffffff
  4455ec:	b.hi	4472bc <ferror@plt+0x4557c>  // b.pmore
  4455f0:	add	x3, x24, x3
  4455f4:	cmp	x23, x3
  4455f8:	b.hi	445604 <ferror@plt+0x438c4>  // b.pmore
  4455fc:	cmp	x23, x24
  445600:	b.ls	44711c <ferror@plt+0x453dc>  // b.plast
  445604:	sub	w0, w20, #0x1
  445608:	mov	w1, w20
  44560c:	cmp	w0, #0x7
  445610:	b.hi	44711c <ferror@plt+0x453dc>  // b.pmore
  445614:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  445618:	mov	x0, x24
  44561c:	ldr	x2, [x2, #920]
  445620:	blr	x2
  445624:	str	x0, [x19, #2944]
  445628:	str	wzr, [x19, #2952]
  44562c:	strb	wzr, [x19, #2976]
  445630:	ldr	x1, [sp, #320]
  445634:	b	445368 <ferror@plt+0x43628>
  445638:	cbnz	w0, 445dd8 <ferror@plt+0x44098>
  44563c:	tbz	w3, #1, 4455a4 <ferror@plt+0x43864>
  445640:	mov	x27, x4
  445644:	b	44558c <ferror@plt+0x4384c>
  445648:	cmp	w22, #0x9
  44564c:	b.eq	445c64 <ferror@plt+0x43f24>  // b.none
  445650:	b.ls	4456e4 <ferror@plt+0x439a4>  // b.plast
  445654:	cmp	w22, #0xb
  445658:	b.ls	445c40 <ferror@plt+0x43f00>  // b.plast
  44565c:	cmp	w22, #0xc
  445660:	b.ne	445c10 <ferror@plt+0x43ed0>  // b.any
  445664:	mov	x0, x20
  445668:	mov	w2, #0x1                   	// #1
  44566c:	mov	w1, #0x0                   	// #0
  445670:	mov	w23, #0x0                   	// #0
  445674:	mov	x26, #0x0                   	// #0
  445678:	mov	w4, #0x3                   	// #3
  44567c:	cmp	x25, x0
  445680:	b.ls	445de4 <ferror@plt+0x440a4>  // b.plast
  445684:	ldrb	w3, [x0], #1
  445688:	add	w23, w23, #0x1
  44568c:	cmp	w1, #0x3f
  445690:	b.hi	44593c <ferror@plt+0x43bfc>  // b.pmore
  445694:	and	x5, x3, #0x7f
  445698:	lsl	x6, x5, x1
  44569c:	orr	x26, x26, x6
  4456a0:	lsr	x6, x26, x1
  4456a4:	cmp	x5, x6
  4456a8:	csel	w2, w2, w4, eq  // eq = none
  4456ac:	add	w1, w1, #0x7
  4456b0:	tbnz	w3, #7, 44567c <ferror@plt+0x4393c>
  4456b4:	and	w2, w2, #0xfffffffe
  4456b8:	add	x23, x20, w23, uxtw
  4456bc:	tbnz	w2, #1, 446eb0 <ferror@plt+0x45170>
  4456c0:	mov	w2, #0x5                   	// #5
  4456c4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4456c8:	mov	x0, #0x0                   	// #0
  4456cc:	add	x1, x1, #0x5e0
  4456d0:	bl	401c70 <dcgettext@plt>
  4456d4:	mov	x1, x26
  4456d8:	bl	401cc0 <printf@plt>
  4456dc:	ldr	x1, [sp, #320]
  4456e0:	b	445368 <ferror@plt+0x43628>
  4456e4:	cmp	w22, #0x7
  4456e8:	b.eq	445ca0 <ferror@plt+0x43f60>  // b.none
  4456ec:	cmp	w22, #0x8
  4456f0:	b.ne	445c10 <ferror@plt+0x43ed0>  // b.any
  4456f4:	ldrb	w4, [sp, #392]
  4456f8:	mov	w2, #0xff                  	// #255
  4456fc:	sub	w0, w2, w0
  445700:	ldrb	w3, [sp, #385]
  445704:	ldrb	w2, [sp, #384]
  445708:	add	x6, x19, #0xb80
  44570c:	cmp	w3, #0x1
  445710:	udiv	w0, w0, w4
  445714:	ldr	x4, [x19, #2944]
  445718:	sxtw	x7, w0
  44571c:	b.eq	446038 <ferror@plt+0x442f8>  // b.none
  445720:	ldrb	w5, [x6, #32]
  445724:	and	x3, x3, #0xff
  445728:	mov	x23, x20
  44572c:	add	x5, x5, x7
  445730:	udiv	x0, x5, x3
  445734:	mul	w2, w2, w0
  445738:	msub	x3, x0, x3, x5
  44573c:	strb	w3, [x6, #32]
  445740:	add	x4, x4, w2, uxtw
  445744:	str	x4, [x19, #2944]
  445748:	cbz	w2, 445368 <ferror@plt+0x43628>
  44574c:	str	wzr, [x6, #8]
  445750:	b	445368 <ferror@plt+0x43628>
  445754:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  445758:	add	x0, x0, #0xad0
  44575c:	bl	401cc0 <printf@plt>
  445760:	ldr	w0, [x19, #2968]
  445764:	cbz	w0, 445334 <ferror@plt+0x435f4>
  445768:	ldr	x0, [sp, #192]
  44576c:	bl	401cc0 <printf@plt>
  445770:	b	445334 <ferror@plt+0x435f4>
  445774:	mov	w3, #0x1                   	// #1
  445778:	mov	w1, #0x0                   	// #0
  44577c:	mov	w23, #0x0                   	// #0
  445780:	mov	x26, #0x0                   	// #0
  445784:	mov	w4, #0x3                   	// #3
  445788:	cmp	x25, x0
  44578c:	b.ls	445cf8 <ferror@plt+0x43fb8>  // b.plast
  445790:	ldrb	w2, [x0], #1
  445794:	add	w23, w23, #0x1
  445798:	cmp	w1, #0x3f
  44579c:	b.hi	4458fc <ferror@plt+0x43bbc>  // b.pmore
  4457a0:	and	x5, x2, #0x7f
  4457a4:	lsl	x6, x5, x1
  4457a8:	orr	x26, x26, x6
  4457ac:	lsr	x6, x26, x1
  4457b0:	cmp	x5, x6
  4457b4:	csel	w3, w3, w4, eq  // eq = none
  4457b8:	add	w1, w1, #0x7
  4457bc:	tbnz	w2, #7, 445788 <ferror@plt+0x43a48>
  4457c0:	and	w3, w3, #0xfffffffe
  4457c4:	add	x23, x20, w23, uxtw
  4457c8:	tbnz	w3, #1, 446e54 <ferror@plt+0x45114>
  4457cc:	ldr	w0, [sp, #184]
  4457d0:	cmp	x28, #0x0
  4457d4:	str	w26, [x19, #2956]
  4457d8:	sub	w20, w26, #0x1
  4457dc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4457e0:	b.eq	445d30 <ferror@plt+0x43ff0>  // b.none
  4457e4:	ldr	w0, [sp, #184]
  4457e8:	cmp	w20, w0
  4457ec:	b.cs	446e6c <ferror@plt+0x4512c>  // b.hs, b.nlast
  4457f0:	mov	w0, #0x18                  	// #24
  4457f4:	umull	x20, w20, w0
  4457f8:	add	x27, x28, x20
  4457fc:	ldr	w26, [x27, #8]
  445800:	cbz	w26, 446fc4 <ferror@plt+0x45284>
  445804:	ldr	w0, [sp, #284]
  445808:	cbnz	w0, 447124 <ferror@plt+0x453e4>
  44580c:	ldr	x22, [sp, #208]
  445810:	cmp	x22, w26, uxtw
  445814:	b.cs	4470d4 <ferror@plt+0x45394>  // b.hs, b.nlast
  445818:	mov	w2, #0x5                   	// #5
  44581c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445820:	mov	x0, #0x0                   	// #0
  445824:	add	x1, x1, #0x400
  445828:	bl	401c70 <dcgettext@plt>
  44582c:	mov	x27, x0
  445830:	ldr	w2, [x19, #376]
  445834:	add	x1, x19, #0x180
  445838:	adrp	x3, 459000 <warn@@Base+0x9640>
  44583c:	add	x3, x3, #0xa28
  445840:	add	w0, w2, #0x1
  445844:	and	w0, w0, #0xf
  445848:	sbfiz	x2, x2, #6, #32
  44584c:	add	x20, x1, x2
  445850:	adrp	x2, 490000 <warn@@Base+0x40640>
  445854:	adrp	x1, 454000 <warn@@Base+0x4640>
  445858:	add	x2, x2, #0xb30
  44585c:	add	x1, x1, #0x870
  445860:	str	w0, [x19, #376]
  445864:	add	x0, sp, #0x148
  445868:	bl	401980 <sprintf@plt>
  44586c:	mov	x3, x22
  445870:	add	x2, sp, #0x148
  445874:	mov	x1, #0x40                  	// #64
  445878:	mov	x0, x20
  44587c:	bl	4019e0 <snprintf@plt>
  445880:	mov	x2, x20
  445884:	mov	w1, w26
  445888:	mov	x0, x27
  44588c:	bl	44f9c0 <warn@@Base>
  445890:	mov	w2, #0x5                   	// #5
  445894:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445898:	mov	x0, #0x0                   	// #0
  44589c:	add	x1, x1, #0x5a0
  4458a0:	bl	401c70 <dcgettext@plt>
  4458a4:	mov	w1, w26
  4458a8:	bl	401cc0 <printf@plt>
  4458ac:	ldr	x1, [sp, #320]
  4458b0:	b	445368 <ferror@plt+0x43628>
  4458b4:	add	x23, x0, #0x1
  4458b8:	mov	x0, x23
  4458bc:	bl	4539a0 <warn@@Base+0x3fe0>
  4458c0:	mov	x2, x23
  4458c4:	mov	x1, x26
  4458c8:	mov	x23, x0
  4458cc:	bl	401ca0 <strncpy@plt>
  4458d0:	ldrb	w1, [sp, #385]
  4458d4:	add	x0, x19, #0xb80
  4458d8:	ldr	w2, [x0, #16]
  4458dc:	cmp	w1, #0x1
  4458e0:	ldr	x3, [x19, #2944]
  4458e4:	b.ne	445304 <ferror@plt+0x435c4>  // b.any
  4458e8:	mov	x1, x23
  4458ec:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4458f0:	add	x0, x0, #0x650
  4458f4:	bl	401cc0 <printf@plt>
  4458f8:	b	445318 <ferror@plt+0x435d8>
  4458fc:	tst	x2, #0x7f
  445900:	csel	w3, w3, w4, eq  // eq = none
  445904:	tbnz	w2, #7, 445788 <ferror@plt+0x43a48>
  445908:	b	4457c0 <ferror@plt+0x43a80>
  44590c:	tst	x5, #0x7f
  445910:	csel	w3, w3, w6, eq  // eq = none
  445914:	tbnz	w5, #7, 445540 <ferror@plt+0x43800>
  445918:	b	445578 <ferror@plt+0x43838>
  44591c:	tst	x3, #0x7f
  445920:	csel	w4, w4, w5, eq  // eq = none
  445924:	tbnz	w3, #7, 445400 <ferror@plt+0x436c0>
  445928:	b	445438 <ferror@plt+0x436f8>
  44592c:	tst	x3, #0x7f
  445930:	csel	w2, w2, w4, eq  // eq = none
  445934:	tbnz	w3, #7, 445494 <ferror@plt+0x43754>
  445938:	b	4454cc <ferror@plt+0x4378c>
  44593c:	tst	x3, #0x7f
  445940:	csel	w2, w2, w4, eq  // eq = none
  445944:	tbnz	w3, #7, 44567c <ferror@plt+0x4393c>
  445948:	b	4456b4 <ferror@plt+0x43974>
  44594c:	mov	w2, #0x5                   	// #5
  445950:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445954:	mov	x0, #0x0                   	// #0
  445958:	add	x1, x1, #0x628
  44595c:	bl	401c70 <dcgettext@plt>
  445960:	mov	w1, w23
  445964:	bl	44f9c0 <warn@@Base>
  445968:	adrp	x1, 456000 <warn@@Base+0x6640>
  44596c:	mov	w2, #0x5                   	// #5
  445970:	add	x1, x1, #0xd78
  445974:	mov	x0, #0x0                   	// #0
  445978:	bl	401c70 <dcgettext@plt>
  44597c:	mov	x26, x0
  445980:	b	4452a8 <ferror@plt+0x43568>
  445984:	umull	x2, w2, w6
  445988:	add	x8, x2, x8
  44598c:	str	x8, [x19, #2944]
  445990:	cbz	x2, 44526c <ferror@plt+0x4352c>
  445994:	str	wzr, [x19, #2952]
  445998:	b	44526c <ferror@plt+0x4352c>
  44599c:	sub	x23, x23, #0x23
  4459a0:	mov	x0, #0x24                  	// #36
  4459a4:	bl	4539a0 <warn@@Base+0x3fe0>
  4459a8:	add	x1, x26, x23
  4459ac:	mov	x2, #0x24                  	// #36
  4459b0:	mov	x23, x0
  4459b4:	bl	401ca0 <strncpy@plt>
  4459b8:	ldr	w0, [x27, #864]
  4459bc:	cbz	w0, 4452ec <ferror@plt+0x435ac>
  4459c0:	ldrb	w1, [sp, #385]
  4459c4:	add	x0, x19, #0xb80
  4459c8:	ldr	w2, [x0, #16]
  4459cc:	cmp	w1, #0x1
  4459d0:	ldr	x3, [x19, #2944]
  4459d4:	b.eq	445bfc <ferror@plt+0x43ebc>  // b.none
  4459d8:	ldrb	w4, [x0, #32]
  4459dc:	mov	x1, x23
  4459e0:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4459e4:	add	x0, x0, #0x698
  4459e8:	bl	401cc0 <printf@plt>
  4459ec:	b	445318 <ferror@plt+0x435d8>
  4459f0:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  4459f4:	ldrb	w3, [sp, #386]
  4459f8:	ldr	x1, [x21]
  4459fc:	strh	wzr, [x19, #2976]
  445a00:	ldr	q0, [x0, #1936]
  445a04:	mov	w0, #0xa                   	// #10
  445a08:	str	xzr, [x19, #2944]
  445a0c:	str	w3, [x19, #2968]
  445a10:	stur	q0, [x2, #8]
  445a14:	str	wzr, [x19, #2972]
  445a18:	str	wzr, [x19, #2980]
  445a1c:	bl	401990 <putc@plt>
  445a20:	b	445358 <ferror@plt+0x43618>
  445a24:	adrp	x1, 456000 <warn@@Base+0x6640>
  445a28:	mov	w2, #0x5                   	// #5
  445a2c:	add	x1, x1, #0xd38
  445a30:	mov	x0, #0x0                   	// #0
  445a34:	bl	401c70 <dcgettext@plt>
  445a38:	mov	x26, x0
  445a3c:	b	4452a8 <ferror@plt+0x43568>
  445a40:	ldr	x0, [sp, #168]
  445a44:	mov	x1, x23
  445a48:	add	x4, sp, #0x140
  445a4c:	add	x3, sp, #0x168
  445a50:	mov	x2, x25
  445a54:	bl	431438 <ferror@plt+0x2f6f8>
  445a58:	str	x0, [sp, #216]
  445a5c:	cbz	x0, 4470b0 <ferror@plt+0x45370>
  445a60:	ldrb	w0, [sp, #392]
  445a64:	cbz	w0, 445cb0 <ferror@plt+0x43f70>
  445a68:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  445a6c:	adrp	x19, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  445a70:	add	x19, x19, #0x760
  445a74:	ldrb	w26, [sp, #393]
  445a78:	ldr	q0, [x1, #1936]
  445a7c:	add	x0, x19, #0xb80
  445a80:	ldr	x2, [sp, #216]
  445a84:	sub	x23, x26, #0x1
  445a88:	ldrb	w1, [sp, #386]
  445a8c:	str	xzr, [x19, #2944]
  445a90:	add	x23, x2, x23
  445a94:	str	w1, [x19, #2968]
  445a98:	cmp	x25, x23
  445a9c:	str	wzr, [x19, #2972]
  445aa0:	strh	wzr, [x19, #2976]
  445aa4:	str	wzr, [x19, #2980]
  445aa8:	stur	q0, [x0, #8]
  445aac:	b.ls	44729c <ferror@plt+0x4555c>  // b.plast
  445ab0:	ldrh	w0, [sp, #368]
  445ab4:	cmp	w0, #0x4
  445ab8:	b.hi	44609c <ferror@plt+0x4435c>  // b.pmore
  445abc:	ldrb	w0, [x23]
  445ac0:	stp	xzr, xzr, [sp, #200]
  445ac4:	cbnz	w0, 445f98 <ferror@plt+0x44258>
  445ac8:	add	x26, x23, #0x1
  445acc:	cmp	x25, x26
  445ad0:	b.ls	445adc <ferror@plt+0x43d9c>  // b.plast
  445ad4:	ldrb	w0, [x23, #1]
  445ad8:	cbnz	w0, 446ad4 <ferror@plt+0x44d94>
  445adc:	add	x23, x23, #0x2
  445ae0:	mov	x28, #0x0                   	// #0
  445ae4:	str	wzr, [sp, #184]
  445ae8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445aec:	add	x1, x1, #0x448
  445af0:	mov	w2, #0x5                   	// #5
  445af4:	mov	x0, #0x0                   	// #0
  445af8:	bl	401c70 <dcgettext@plt>
  445afc:	bl	401cc0 <printf@plt>
  445b00:	add	x2, sp, #0x200
  445b04:	add	x0, x19, #0xb58
  445b08:	ldr	x1, [sp, #320]
  445b0c:	ldp	x2, x3, [x2, #-152]
  445b10:	stp	x2, x3, [x0]
  445b14:	cmp	x23, x1
  445b18:	add	x2, sp, #0x200
  445b1c:	ldp	x2, x3, [x2, #-136]
  445b20:	stp	x2, x3, [x0, #16]
  445b24:	ldr	x2, [sp, #392]
  445b28:	str	x2, [x19, #2936]
  445b2c:	b.cc	4451c8 <ferror@plt+0x43488>  // b.lo, b.ul, b.last
  445b30:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  445b34:	add	x0, x0, #0x488
  445b38:	str	x0, [sp, #224]
  445b3c:	b	445374 <ferror@plt+0x43634>
  445b40:	mov	w5, w22
  445b44:	mov	x2, x20
  445b48:	mov	w4, #0x1                   	// #1
  445b4c:	mov	w0, #0x0                   	// #0
  445b50:	mov	w23, #0x0                   	// #0
  445b54:	mov	x26, #0x0                   	// #0
  445b58:	cmp	x25, x2
  445b5c:	b.ls	445e08 <ferror@plt+0x440c8>  // b.plast
  445b60:	ldrb	w3, [x2], #1
  445b64:	add	w23, w23, #0x1
  445b68:	cmp	w0, #0x3f
  445b6c:	b.hi	445bec <ferror@plt+0x43eac>  // b.pmore
  445b70:	and	x6, x3, #0x7f
  445b74:	lsl	x7, x6, x0
  445b78:	orr	x26, x26, x7
  445b7c:	lsr	x7, x26, x0
  445b80:	cmp	x6, x7
  445b84:	csel	w4, w4, w5, eq  // eq = none
  445b88:	add	w0, w0, #0x7
  445b8c:	tbnz	w3, #7, 445b58 <ferror@plt+0x43e18>
  445b90:	and	w4, w4, #0xfffffffe
  445b94:	cmp	w0, #0x3f
  445b98:	b.hi	446024 <ferror@plt+0x442e4>  // b.pmore
  445b9c:	tbz	w3, #6, 446024 <ferror@plt+0x442e4>
  445ba0:	mov	x2, #0xffffffffffffffff    	// #-1
  445ba4:	add	x23, x20, w23, uxtw
  445ba8:	lsl	x0, x2, x0
  445bac:	orr	x26, x26, x0
  445bb0:	cmp	x26, w26, sxtw
  445bb4:	b.eq	445be4 <ferror@plt+0x43ea4>  // b.none
  445bb8:	ldr	x1, [sp, #176]
  445bbc:	mov	w2, #0x5                   	// #5
  445bc0:	mov	x0, #0x0                   	// #0
  445bc4:	bl	401c70 <dcgettext@plt>
  445bc8:	bl	44f3e8 <error@@Base>
  445bcc:	ldr	x1, [sp, #320]
  445bd0:	ldr	w0, [x19, #2960]
  445bd4:	add	w26, w0, w26
  445bd8:	str	w26, [x19, #2960]
  445bdc:	b	445368 <ferror@plt+0x43628>
  445be0:	cbnz	w0, 445e1c <ferror@plt+0x440dc>
  445be4:	tbz	w4, #1, 445bd0 <ferror@plt+0x43e90>
  445be8:	b	445bb8 <ferror@plt+0x43e78>
  445bec:	tst	x3, #0x7f
  445bf0:	csel	w4, w4, w5, eq  // eq = none
  445bf4:	tbnz	w3, #7, 445b58 <ferror@plt+0x43e18>
  445bf8:	b	445b90 <ferror@plt+0x43e50>
  445bfc:	mov	x1, x23
  445c00:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  445c04:	add	x0, x0, #0x680
  445c08:	bl	401cc0 <printf@plt>
  445c0c:	b	445318 <ferror@plt+0x435d8>
  445c10:	mov	w2, #0x5                   	// #5
  445c14:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445c18:	mov	x0, #0x0                   	// #0
  445c1c:	add	x1, x1, #0x5f8
  445c20:	bl	401c70 <dcgettext@plt>
  445c24:	mov	w1, w22
  445c28:	bl	401cc0 <printf@plt>
  445c2c:	ldr	x0, [sp, #216]
  445c30:	cbnz	x0, 445e44 <ferror@plt+0x44104>
  445c34:	ldr	x1, [x21]
  445c38:	mov	w0, #0xa                   	// #10
  445c3c:	bl	401990 <putc@plt>
  445c40:	cmp	w22, #0x1
  445c44:	b.eq	445284 <ferror@plt+0x43544>  // b.none
  445c48:	b	445360 <ferror@plt+0x43620>
  445c4c:	ldr	w2, [x19, #2968]
  445c50:	mov	x23, x20
  445c54:	cmp	w2, #0x0
  445c58:	cset	w2, eq  // eq = none
  445c5c:	str	w2, [x19, #2968]
  445c60:	b	445368 <ferror@plt+0x43628>
  445c64:	add	x23, x23, #0x3
  445c68:	cmp	x23, x25
  445c6c:	b.cc	445e28 <ferror@plt+0x440e8>  // b.lo, b.ul, b.last
  445c70:	cmp	x25, x20
  445c74:	mov	x0, #0x0                   	// #0
  445c78:	b.ls	445c8c <ferror@plt+0x43f4c>  // b.plast
  445c7c:	sub	x2, x25, x20
  445c80:	sub	w3, w2, #0x1
  445c84:	cmp	w3, #0x7
  445c88:	b.ls	447408 <ferror@plt+0x456c8>  // b.plast
  445c8c:	ldr	x2, [x19, #2944]
  445c90:	strb	wzr, [x19, #2976]
  445c94:	add	x0, x2, x0
  445c98:	str	x0, [x19, #2944]
  445c9c:	b	445368 <ferror@plt+0x43628>
  445ca0:	mov	w0, #0x1                   	// #1
  445ca4:	mov	x23, x20
  445ca8:	str	w0, [x19, #2972]
  445cac:	b	445368 <ferror@plt+0x43628>
  445cb0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445cb4:	add	x1, x1, #0x320
  445cb8:	mov	w2, #0x5                   	// #5
  445cbc:	mov	x0, #0x0                   	// #0
  445cc0:	bl	401c70 <dcgettext@plt>
  445cc4:	bl	44f9c0 <warn@@Base>
  445cc8:	mov	w0, #0x1                   	// #1
  445ccc:	strb	w0, [sp, #392]
  445cd0:	b	445a68 <ferror@plt+0x43d28>
  445cd4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445cd8:	add	x1, x1, #0x4a0
  445cdc:	mov	w2, #0x5                   	// #5
  445ce0:	mov	x0, #0x0                   	// #0
  445ce4:	bl	401c70 <dcgettext@plt>
  445ce8:	mov	x23, x20
  445cec:	bl	44f9c0 <warn@@Base>
  445cf0:	ldr	x1, [sp, #320]
  445cf4:	b	445368 <ferror@plt+0x43628>
  445cf8:	add	x23, x20, w23, uxtw
  445cfc:	tbz	w3, #0, 4457c8 <ferror@plt+0x43a88>
  445d00:	adrp	x1, 458000 <warn@@Base+0x8640>
  445d04:	add	x1, x1, #0xe0
  445d08:	mov	w2, #0x5                   	// #5
  445d0c:	mov	x0, #0x0                   	// #0
  445d10:	bl	401c70 <dcgettext@plt>
  445d14:	sub	w20, w26, #0x1
  445d18:	bl	44f3e8 <error@@Base>
  445d1c:	str	w26, [x19, #2956]
  445d20:	ldr	w0, [sp, #184]
  445d24:	cmp	x28, #0x0
  445d28:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  445d2c:	b.ne	4457e4 <ferror@plt+0x43aa4>  // b.any
  445d30:	mov	w2, #0x5                   	// #5
  445d34:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  445d38:	mov	x0, #0x0                   	// #0
  445d3c:	add	x1, x1, #0x4f0
  445d40:	bl	401c70 <dcgettext@plt>
  445d44:	mov	w1, w20
  445d48:	bl	401cc0 <printf@plt>
  445d4c:	ldr	x1, [sp, #320]
  445d50:	b	445368 <ferror@plt+0x43628>
  445d54:	add	x23, x20, w23, uxtw
  445d58:	tbz	w4, #0, 445440 <ferror@plt+0x43700>
  445d5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  445d60:	add	x1, x1, #0xe0
  445d64:	b	445450 <ferror@plt+0x43710>
  445d68:	add	x23, x20, w23, uxtw
  445d6c:	tbz	w2, #0, 4454d4 <ferror@plt+0x43794>
  445d70:	adrp	x1, 458000 <warn@@Base+0x8640>
  445d74:	add	x1, x1, #0xe0
  445d78:	mov	w2, #0x5                   	// #5
  445d7c:	mov	x0, #0x0                   	// #0
  445d80:	bl	401c70 <dcgettext@plt>
  445d84:	bl	44f3e8 <error@@Base>
  445d88:	ldrb	w1, [sp, #385]
  445d8c:	add	x5, x19, #0xb80
  445d90:	ldrb	w0, [sp, #384]
  445d94:	cmp	w1, #0x1
  445d98:	ldr	x3, [x19, #2944]
  445d9c:	b.ne	4454f0 <ferror@plt+0x437b0>  // b.any
  445da0:	and	x0, x0, #0xff
  445da4:	ldr	x1, [sp, #320]
  445da8:	mul	x26, x0, x26
  445dac:	add	x3, x26, x3
  445db0:	str	x3, [x19, #2944]
  445db4:	cbz	x26, 445368 <ferror@plt+0x43628>
  445db8:	str	wzr, [x5, #8]
  445dbc:	b	445368 <ferror@plt+0x43628>
  445dc0:	tst	x4, #0xffffffff00000000
  445dc4:	and	w0, w3, #0x1
  445dc8:	mov	w23, w4
  445dcc:	and	x27, x4, #0xffffffff
  445dd0:	b.eq	445638 <ferror@plt+0x438f8>  // b.none
  445dd4:	cbz	w0, 44558c <ferror@plt+0x4384c>
  445dd8:	adrp	x1, 458000 <warn@@Base+0x8640>
  445ddc:	add	x1, x1, #0xe0
  445de0:	b	445590 <ferror@plt+0x43850>
  445de4:	add	x23, x20, w23, uxtw
  445de8:	tbz	w2, #0, 4456bc <ferror@plt+0x4397c>
  445dec:	adrp	x1, 458000 <warn@@Base+0x8640>
  445df0:	add	x1, x1, #0xe0
  445df4:	mov	w2, #0x5                   	// #5
  445df8:	mov	x0, #0x0                   	// #0
  445dfc:	bl	401c70 <dcgettext@plt>
  445e00:	bl	44f3e8 <error@@Base>
  445e04:	b	4456c0 <ferror@plt+0x43980>
  445e08:	add	x23, x20, w23, uxtw
  445e0c:	cmp	x26, w26, sxtw
  445e10:	and	w0, w4, #0x1
  445e14:	b.eq	445be0 <ferror@plt+0x43ea0>  // b.none
  445e18:	cbz	w0, 445bb8 <ferror@plt+0x43e78>
  445e1c:	adrp	x1, 458000 <warn@@Base+0x8640>
  445e20:	add	x1, x1, #0xe0
  445e24:	b	445bbc <ferror@plt+0x43e7c>
  445e28:	mov	w1, #0x2                   	// #2
  445e2c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  445e30:	mov	x0, x20
  445e34:	ldr	x2, [x2, #920]
  445e38:	blr	x2
  445e3c:	ldr	x1, [sp, #320]
  445e40:	b	445c8c <ferror@plt+0x43f4c>
  445e44:	add	x0, x0, w22, uxtb
  445e48:	ldurb	w23, [x0, #-1]
  445e4c:	cbz	w23, 445c34 <ferror@plt+0x43ef4>
  445e50:	adrp	x2, 490000 <warn@@Base+0x40640>
  445e54:	add	x0, x2, #0xb30
  445e58:	adrp	x1, 454000 <warn@@Base+0x4640>
  445e5c:	str	x0, [sp, #248]
  445e60:	add	x0, x1, #0x870
  445e64:	adrp	x1, 458000 <warn@@Base+0x8640>
  445e68:	add	x1, x1, #0xc88
  445e6c:	stp	x0, x1, [sp, #256]
  445e70:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  445e74:	add	x0, x0, #0x620
  445e78:	mov	w26, #0x3                   	// #3
  445e7c:	str	x0, [sp, #240]
  445e80:	adrp	x0, 458000 <warn@@Base+0x8640>
  445e84:	add	x0, x0, #0xe0
  445e88:	str	x0, [sp, #288]
  445e8c:	nop
  445e90:	mov	x2, x20
  445e94:	mov	w3, #0x1                   	// #1
  445e98:	mov	w0, #0x0                   	// #0
  445e9c:	mov	w4, #0x0                   	// #0
  445ea0:	mov	x27, #0x0                   	// #0
  445ea4:	nop
  445ea8:	cmp	x25, x2
  445eac:	b.ls	445f60 <ferror@plt+0x44220>  // b.plast
  445eb0:	ldrb	w1, [x2], #1
  445eb4:	add	w4, w4, #0x1
  445eb8:	cmp	w0, #0x3f
  445ebc:	b.hi	445f50 <ferror@plt+0x44210>  // b.pmore
  445ec0:	and	x5, x1, #0x7f
  445ec4:	lsl	x6, x5, x0
  445ec8:	orr	x27, x27, x6
  445ecc:	lsr	x6, x27, x0
  445ed0:	cmp	x5, x6
  445ed4:	csel	w3, w3, w26, eq  // eq = none
  445ed8:	add	w0, w0, #0x7
  445edc:	tbnz	w1, #7, 445ea8 <ferror@plt+0x44168>
  445ee0:	and	w3, w3, #0xfffffffe
  445ee4:	add	x20, x20, w4, uxtw
  445ee8:	tbnz	w3, #1, 445f80 <ferror@plt+0x44240>
  445eec:	ldr	w0, [x19, #376]
  445ef0:	add	x24, x19, #0x180
  445ef4:	ldp	x2, x1, [sp, #248]
  445ef8:	add	w4, w0, #0x1
  445efc:	ldr	x3, [sp, #264]
  445f00:	and	w4, w4, #0xf
  445f04:	sbfiz	x0, x0, #6, #32
  445f08:	str	w4, [x19, #376]
  445f0c:	add	x24, x24, x0
  445f10:	add	x0, sp, #0x148
  445f14:	bl	401980 <sprintf@plt>
  445f18:	mov	x1, #0x40                  	// #64
  445f1c:	mov	x3, x27
  445f20:	add	x2, sp, #0x148
  445f24:	mov	x0, x24
  445f28:	bl	4019e0 <snprintf@plt>
  445f2c:	mov	x1, x24
  445f30:	cmp	w23, #0x1
  445f34:	b.eq	446010 <ferror@plt+0x442d0>  // b.none
  445f38:	ldr	x0, [sp, #240]
  445f3c:	sub	w23, w23, #0x1
  445f40:	adrp	x2, 460000 <warn@@Base+0x10640>
  445f44:	add	x2, x2, #0x898
  445f48:	bl	401cc0 <printf@plt>
  445f4c:	b	445e90 <ferror@plt+0x44150>
  445f50:	tst	x1, #0x7f
  445f54:	csel	w3, w3, w26, eq  // eq = none
  445f58:	tbnz	w1, #7, 445ea8 <ferror@plt+0x44168>
  445f5c:	b	445ee0 <ferror@plt+0x441a0>
  445f60:	add	x20, x20, w4, uxtw
  445f64:	tbz	w3, #0, 445ee8 <ferror@plt+0x441a8>
  445f68:	ldr	x1, [sp, #288]
  445f6c:	mov	w2, #0x5                   	// #5
  445f70:	mov	x0, #0x0                   	// #0
  445f74:	bl	401c70 <dcgettext@plt>
  445f78:	bl	44f3e8 <error@@Base>
  445f7c:	b	445eec <ferror@plt+0x441ac>
  445f80:	ldr	x1, [sp, #176]
  445f84:	mov	w2, #0x5                   	// #5
  445f88:	mov	x0, #0x0                   	// #0
  445f8c:	bl	401c70 <dcgettext@plt>
  445f90:	bl	44f3e8 <error@@Base>
  445f94:	b	445eec <ferror@plt+0x441ac>
  445f98:	mov	x20, x23
  445f9c:	mov	x21, #0x0                   	// #0
  445fa0:	sub	x1, x25, x20
  445fa4:	mov	x0, x20
  445fa8:	bl	401940 <strnlen@plt>
  445fac:	add	x0, x0, #0x1
  445fb0:	add	x20, x20, x0
  445fb4:	add	x21, x21, #0x1
  445fb8:	cmp	x25, x20
  445fbc:	b.ls	447358 <ferror@plt+0x45618>  // b.plast
  445fc0:	ldrb	w0, [x20]
  445fc4:	cbnz	w0, 445fa0 <ferror@plt+0x44260>
  445fc8:	lsl	x0, x21, #3
  445fcc:	str	x21, [sp, #208]
  445fd0:	bl	4539a0 <warn@@Base+0x3fe0>
  445fd4:	str	x0, [sp, #200]
  445fd8:	ldrb	w1, [x23]
  445fdc:	cbz	w1, 446008 <ferror@plt+0x442c8>
  445fe0:	mov	x21, x0
  445fe4:	nop
  445fe8:	str	x23, [x21], #8
  445fec:	sub	x1, x23, x25
  445ff0:	mov	x0, x23
  445ff4:	bl	401940 <strnlen@plt>
  445ff8:	add	x0, x0, #0x1
  445ffc:	add	x23, x23, x0
  446000:	ldrb	w0, [x23]
  446004:	cbnz	w0, 445fe8 <ferror@plt+0x442a8>
  446008:	mov	x23, x20
  44600c:	b	445ac8 <ferror@plt+0x43d88>
  446010:	ldr	x0, [sp, #240]
  446014:	adrp	x2, 484000 <warn@@Base+0x34640>
  446018:	add	x2, x2, #0x810
  44601c:	bl	401cc0 <printf@plt>
  446020:	b	445c34 <ferror@plt+0x43ef4>
  446024:	add	x23, x20, w23, uxtw
  446028:	cmp	x26, w26, sxtw
  44602c:	b.ne	445bb8 <ferror@plt+0x43e78>  // b.any
  446030:	tbz	w4, #1, 445bd0 <ferror@plt+0x43e90>
  446034:	b	445bb8 <ferror@plt+0x43e78>
  446038:	smull	x0, w2, w0
  44603c:	mov	x23, x20
  446040:	add	x4, x0, x4
  446044:	str	x4, [x19, #2944]
  446048:	cbz	x0, 445368 <ferror@plt+0x43628>
  44604c:	str	wzr, [x6, #8]
  446050:	ldr	x1, [sp, #320]
  446054:	b	445368 <ferror@plt+0x43628>
  446058:	cmp	w26, #0x4
  44605c:	b.eq	445368 <ferror@plt+0x43628>  // b.none
  446060:	cmp	w26, #0x16
  446064:	b.eq	445368 <ferror@plt+0x43628>  // b.none
  446068:	mov	w2, #0x5                   	// #5
  44606c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  446070:	mov	x0, #0x0                   	// #0
  446074:	add	x1, x1, #0x4d0
  446078:	bl	401c70 <dcgettext@plt>
  44607c:	sub	x2, x24, x20
  446080:	mov	w1, w26
  446084:	bl	401cc0 <printf@plt>
  446088:	cmp	w26, #0x1
  44608c:	b.ne	445630 <ferror@plt+0x438f0>  // b.any
  446090:	mov	x20, x23
  446094:	mov	w22, #0xffffffff            	// #-1
  446098:	b	445284 <ferror@plt+0x43544>
  44609c:	ldr	x1, [sp, #296]
  4460a0:	add	x0, x2, x26
  4460a4:	mov	x20, x0
  4460a8:	mov	w0, #0xb                   	// #11
  4460ac:	str	x20, [sp, #192]
  4460b0:	bl	4307b0 <ferror@plt+0x2ea70>
  4460b4:	cmp	x20, x25
  4460b8:	b.cc	446f08 <ferror@plt+0x451c8>  // b.lo, b.ul, b.last
  4460bc:	sub	x1, x25, x23
  4460c0:	sub	w0, w1, #0x1
  4460c4:	cmp	w0, #0x7
  4460c8:	b.ls	446f0c <ferror@plt+0x451cc>  // b.plast
  4460cc:	ldr	x2, [sp, #192]
  4460d0:	mov	x22, #0x0                   	// #0
  4460d4:	mov	x0, x2
  4460d8:	mov	w4, #0x1                   	// #1
  4460dc:	mov	w1, #0x0                   	// #0
  4460e0:	mov	w28, #0x0                   	// #0
  4460e4:	mov	x5, #0x0                   	// #0
  4460e8:	mov	w7, #0x3                   	// #3
  4460ec:	nop
  4460f0:	cmp	x25, x0
  4460f4:	b.ls	446ee0 <ferror@plt+0x451a0>  // b.plast
  4460f8:	ldrb	w3, [x0], #1
  4460fc:	add	w28, w28, #0x1
  446100:	cmp	w1, #0x3f
  446104:	b.hi	446a00 <ferror@plt+0x44cc0>  // b.pmore
  446108:	and	x6, x3, #0x7f
  44610c:	lsl	x8, x6, x1
  446110:	orr	x5, x5, x8
  446114:	lsr	x8, x5, x1
  446118:	cmp	x6, x8
  44611c:	csel	w4, w4, w7, eq  // eq = none
  446120:	add	w1, w1, #0x7
  446124:	tbnz	w3, #7, 4460f0 <ferror@plt+0x443b0>
  446128:	and	w4, w4, #0xfffffffe
  44612c:	add	x28, x2, w28, uxtw
  446130:	str	x5, [sp, #208]
  446134:	tbnz	w4, #1, 447284 <ferror@plt+0x45544>
  446138:	cmp	x25, x28
  44613c:	b.eq	4473cc <ferror@plt+0x4568c>  // b.none
  446140:	ldr	x20, [sp, #208]
  446144:	lsl	x0, x20, #3
  446148:	bl	4539a0 <warn@@Base+0x3fe0>
  44614c:	str	x0, [sp, #200]
  446150:	cbz	x20, 4462c8 <ferror@plt+0x44588>
  446154:	mov	w27, #0x3                   	// #3
  446158:	str	xzr, [sp, #184]
  44615c:	str	x19, [sp, #224]
  446160:	mov	x21, #0x0                   	// #0
  446164:	ldr	x20, [sp, #192]
  446168:	cbz	x22, 4462a4 <ferror@plt+0x44564>
  44616c:	nop
  446170:	mov	x4, x20
  446174:	mov	w1, #0x1                   	// #1
  446178:	mov	w2, #0x0                   	// #0
  44617c:	mov	w6, #0x0                   	// #0
  446180:	mov	x26, #0x0                   	// #0
  446184:	nop
  446188:	cmp	x25, x4
  44618c:	b.ls	446684 <ferror@plt+0x44944>  // b.plast
  446190:	ldrb	w3, [x4], #1
  446194:	add	w6, w6, #0x1
  446198:	cmp	w2, #0x3f
  44619c:	b.hi	446674 <ferror@plt+0x44934>  // b.pmore
  4461a0:	and	x0, x3, #0x7f
  4461a4:	lsl	x9, x0, x2
  4461a8:	orr	x26, x26, x9
  4461ac:	lsr	x9, x26, x2
  4461b0:	cmp	x0, x9
  4461b4:	csel	w1, w1, w27, eq  // eq = none
  4461b8:	add	w2, w2, #0x7
  4461bc:	tbnz	w3, #7, 446188 <ferror@plt+0x44448>
  4461c0:	and	w1, w1, #0xfffffffe
  4461c4:	add	x23, x20, w6, uxtw
  4461c8:	tbnz	w1, #1, 4468bc <ferror@plt+0x44b7c>
  4461cc:	mov	x4, x23
  4461d0:	mov	w1, #0x1                   	// #1
  4461d4:	mov	w2, #0x0                   	// #0
  4461d8:	mov	w20, #0x0                   	// #0
  4461dc:	mov	x19, #0x0                   	// #0
  4461e0:	cmp	x25, x4
  4461e4:	b.ls	4466a8 <ferror@plt+0x44968>  // b.plast
  4461e8:	ldrb	w3, [x4], #1
  4461ec:	add	w20, w20, #0x1
  4461f0:	cmp	w2, #0x3f
  4461f4:	b.hi	446644 <ferror@plt+0x44904>  // b.pmore
  4461f8:	and	x0, x3, #0x7f
  4461fc:	lsl	x10, x0, x2
  446200:	orr	x19, x19, x10
  446204:	lsr	x10, x19, x2
  446208:	cmp	x0, x10
  44620c:	csel	w1, w1, w27, eq  // eq = none
  446210:	add	w2, w2, #0x7
  446214:	tbnz	w3, #7, 4461e0 <ferror@plt+0x444a0>
  446218:	and	w1, w1, #0xfffffffe
  44621c:	add	x20, x23, w20, uxtw
  446220:	tbnz	w1, #1, 4468d4 <ferror@plt+0x44b94>
  446224:	cmp	x25, x28
  446228:	b.eq	4466d0 <ferror@plt+0x44990>  // b.none
  44622c:	ldr	w6, [sp, #396]
  446230:	cmp	x26, #0x1
  446234:	mov	w3, w6
  446238:	b.eq	4467e8 <ferror@plt+0x44aa8>  // b.none
  44623c:	ldrh	w1, [sp, #368]
  446240:	mov	w0, #0xffffffff            	// #-1
  446244:	str	x3, [sp]
  446248:	mov	w2, #0x9                   	// #9
  44624c:	ldr	x3, [sp, #168]
  446250:	mov	w6, #0x1                   	// #1
  446254:	str	w1, [sp, #8]
  446258:	mov	x4, x28
  44625c:	str	xzr, [sp, #16]
  446260:	add	x21, x21, #0x1
  446264:	str	w6, [sp, #24]
  446268:	mov	x5, x25
  44626c:	str	x3, [sp, #32]
  446270:	mov	x1, x19
  446274:	str	xzr, [sp, #40]
  446278:	mov	x3, x24
  44627c:	strb	w2, [sp, #48]
  446280:	mov	x7, #0x0                   	// #0
  446284:	str	w0, [sp, #56]
  446288:	mov	x2, #0x0                   	// #0
  44628c:	mov	x6, #0x0                   	// #0
  446290:	mov	x0, #0x0                   	// #0
  446294:	bl	4393c8 <ferror@plt+0x37688>
  446298:	mov	x28, x0
  44629c:	cmp	x21, x22
  4462a0:	b.ne	446170 <ferror@plt+0x44430>  // b.any
  4462a4:	cmp	x25, x28
  4462a8:	b.eq	447410 <ferror@plt+0x456d0>  // b.none
  4462ac:	ldr	x0, [sp, #184]
  4462b0:	ldr	x1, [sp, #208]
  4462b4:	add	x0, x0, #0x1
  4462b8:	str	x0, [sp, #184]
  4462bc:	cmp	x0, x1
  4462c0:	b.ne	446160 <ferror@plt+0x44420>  // b.any
  4462c4:	ldr	x19, [sp, #224]
  4462c8:	add	x0, x28, #0x1
  4462cc:	str	x0, [sp, #224]
  4462d0:	cmp	x0, x25
  4462d4:	mov	w1, #0x1                   	// #1
  4462d8:	b.cs	4470f8 <ferror@plt+0x453b8>  // b.hs, b.nlast
  4462dc:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4462e0:	mov	x0, x28
  4462e4:	ldr	x2, [x2, #920]
  4462e8:	blr	x2
  4462ec:	ands	x0, x0, #0xff
  4462f0:	mov	x22, x0
  4462f4:	mov	x5, x0
  4462f8:	mov	x4, #0x0                   	// #0
  4462fc:	ldr	x2, [sp, #224]
  446300:	b.eq	44635c <ferror@plt+0x4461c>  // b.none
  446304:	nop
  446308:	mov	x0, x2
  44630c:	mov	w1, #0x0                   	// #0
  446310:	b	446320 <ferror@plt+0x445e0>
  446314:	ldrsb	w3, [x0], #1
  446318:	add	w1, w1, #0x1
  44631c:	tbz	w3, #31, 446328 <ferror@plt+0x445e8>
  446320:	cmp	x25, x0
  446324:	b.hi	446314 <ferror@plt+0x445d4>  // b.pmore
  446328:	add	x1, x2, w1, uxtw
  44632c:	mov	w2, #0x0                   	// #0
  446330:	mov	x0, x1
  446334:	b	446344 <ferror@plt+0x44604>
  446338:	ldrsb	w3, [x0], #1
  44633c:	add	w2, w2, #0x1
  446340:	tbz	w3, #31, 44634c <ferror@plt+0x4460c>
  446344:	cmp	x25, x0
  446348:	b.hi	446338 <ferror@plt+0x445f8>  // b.pmore
  44634c:	add	x4, x4, #0x1
  446350:	add	x2, x1, w2, uxtw
  446354:	cmp	x4, x5
  446358:	b.ne	446308 <ferror@plt+0x445c8>  // b.any
  44635c:	mov	x0, x2
  446360:	mov	w4, #0x1                   	// #1
  446364:	mov	w1, #0x0                   	// #0
  446368:	mov	w23, #0x0                   	// #0
  44636c:	mov	x20, #0x0                   	// #0
  446370:	mov	w7, #0x3                   	// #3
  446374:	nop
  446378:	cmp	x25, x0
  44637c:	b.ls	446f88 <ferror@plt+0x45248>  // b.plast
  446380:	ldrb	w3, [x0], #1
  446384:	add	w23, w23, #0x1
  446388:	cmp	w1, #0x3f
  44638c:	b.hi	446a10 <ferror@plt+0x44cd0>  // b.pmore
  446390:	and	x5, x3, #0x7f
  446394:	lsl	x6, x5, x1
  446398:	orr	x20, x20, x6
  44639c:	lsr	x6, x20, x1
  4463a0:	cmp	x5, x6
  4463a4:	csel	w4, w4, w7, eq  // eq = none
  4463a8:	add	w1, w1, #0x7
  4463ac:	tbnz	w3, #7, 446378 <ferror@plt+0x44638>
  4463b0:	str	w20, [sp, #184]
  4463b4:	and	w4, w4, #0xfffffffe
  4463b8:	add	x23, x2, w23, uxtw
  4463bc:	tst	x20, #0xffffffff00000000
  4463c0:	and	x0, x20, #0xffffffff
  4463c4:	b.eq	4463e8 <ferror@plt+0x446a8>  // b.none
  4463c8:	ldr	x1, [sp, #176]
  4463cc:	mov	w2, #0x5                   	// #5
  4463d0:	mov	x20, x0
  4463d4:	mov	x0, #0x0                   	// #0
  4463d8:	bl	401c70 <dcgettext@plt>
  4463dc:	bl	44f3e8 <error@@Base>
  4463e0:	b	4463ec <ferror@plt+0x446ac>
  4463e4:	cbnz	w1, 446fa4 <ferror@plt+0x45264>
  4463e8:	tbnz	w4, #1, 447400 <ferror@plt+0x456c0>
  4463ec:	cmp	x25, x23
  4463f0:	b.eq	4473b0 <ferror@plt+0x45670>  // b.none
  4463f4:	add	x28, x20, x20, lsl #1
  4463f8:	mov	x0, #0x1                   	// #1
  4463fc:	lsl	x21, x28, #3
  446400:	mov	x1, x21
  446404:	bl	4539d8 <warn@@Base+0x4018>
  446408:	mov	x28, x0
  44640c:	cbz	x20, 4465c0 <ferror@plt+0x44880>
  446410:	add	x0, x21, x0
  446414:	str	x28, [sp, #192]
  446418:	stp	x0, x28, [sp, #232]
  44641c:	mov	x28, x23
  446420:	mov	x23, x25
  446424:	mov	w27, #0x3                   	// #3
  446428:	str	x19, [sp, #248]
  44642c:	nop
  446430:	mov	x21, #0x0                   	// #0
  446434:	ldr	x20, [sp, #224]
  446438:	cbz	x22, 446590 <ferror@plt+0x44850>
  44643c:	nop
  446440:	mov	x1, x20
  446444:	mov	w2, #0x1                   	// #1
  446448:	mov	w3, #0x0                   	// #0
  44644c:	mov	w4, #0x0                   	// #0
  446450:	mov	x19, #0x0                   	// #0
  446454:	nop
  446458:	cmp	x23, x1
  44645c:	b.ls	4467c4 <ferror@plt+0x44a84>  // b.plast
  446460:	ldrb	w0, [x1], #1
  446464:	add	w4, w4, #0x1
  446468:	cmp	w3, #0x3f
  44646c:	b.hi	446654 <ferror@plt+0x44914>  // b.pmore
  446470:	and	x8, x0, #0x7f
  446474:	lsl	x9, x8, x3
  446478:	orr	x19, x19, x9
  44647c:	lsr	x9, x19, x3
  446480:	cmp	x8, x9
  446484:	csel	w2, w2, w27, eq  // eq = none
  446488:	add	w3, w3, #0x7
  44648c:	tbnz	w0, #7, 446458 <ferror@plt+0x44718>
  446490:	and	w2, w2, #0xfffffffe
  446494:	add	x26, x20, w4, uxtw
  446498:	tbnz	w2, #1, 4468ec <ferror@plt+0x44bac>
  44649c:	mov	x1, x26
  4464a0:	mov	w2, #0x1                   	// #1
  4464a4:	mov	w3, #0x0                   	// #0
  4464a8:	mov	w20, #0x0                   	// #0
  4464ac:	mov	x25, #0x0                   	// #0
  4464b0:	cmp	x23, x1
  4464b4:	b.ls	446728 <ferror@plt+0x449e8>  // b.plast
  4464b8:	ldrb	w0, [x1], #1
  4464bc:	add	w20, w20, #0x1
  4464c0:	cmp	w3, #0x3f
  4464c4:	b.hi	446664 <ferror@plt+0x44924>  // b.pmore
  4464c8:	and	x9, x0, #0x7f
  4464cc:	lsl	x10, x9, x3
  4464d0:	orr	x25, x25, x10
  4464d4:	lsr	x10, x25, x3
  4464d8:	cmp	x9, x10
  4464dc:	csel	w2, w2, w27, eq  // eq = none
  4464e0:	add	w3, w3, #0x7
  4464e4:	tbnz	w0, #7, 4464b0 <ferror@plt+0x44770>
  4464e8:	and	w2, w2, #0xfffffffe
  4464ec:	add	x20, x26, w20, uxtw
  4464f0:	tbnz	w2, #1, 446904 <ferror@plt+0x44bc4>
  4464f4:	cmp	x23, x28
  4464f8:	b.eq	446750 <ferror@plt+0x44a10>  // b.none
  4464fc:	cmp	x19, #0x1
  446500:	b.eq	446850 <ferror@plt+0x44b10>  // b.none
  446504:	cmp	x19, #0x2
  446508:	b.ne	446524 <ferror@plt+0x447e4>  // b.any
  44650c:	cmp	x25, #0xb
  446510:	b.eq	4469ec <ferror@plt+0x44cac>  // b.none
  446514:	cmp	x25, #0xf
  446518:	b.eq	446938 <ferror@plt+0x44bf8>  // b.none
  44651c:	cmp	x25, #0x5
  446520:	b.eq	446614 <ferror@plt+0x448d4>  // b.none
  446524:	ldr	w3, [sp, #396]
  446528:	ldrh	w1, [sp, #368]
  44652c:	mov	w0, #0xffffffff            	// #-1
  446530:	str	x3, [sp]
  446534:	mov	w2, #0x9                   	// #9
  446538:	ldr	x3, [sp, #168]
  44653c:	mov	w7, #0x1                   	// #1
  446540:	str	w1, [sp, #8]
  446544:	mov	x4, x28
  446548:	str	xzr, [sp, #16]
  44654c:	add	x21, x21, #0x1
  446550:	str	w7, [sp, #24]
  446554:	mov	x5, x23
  446558:	str	x3, [sp, #32]
  44655c:	mov	x1, x25
  446560:	str	xzr, [sp, #40]
  446564:	mov	x3, x24
  446568:	strb	w2, [sp, #48]
  44656c:	mov	x6, #0x0                   	// #0
  446570:	str	w0, [sp, #56]
  446574:	mov	x2, #0x0                   	// #0
  446578:	mov	x7, #0x0                   	// #0
  44657c:	mov	x0, #0x0                   	// #0
  446580:	bl	4393c8 <ferror@plt+0x37688>
  446584:	mov	x28, x0
  446588:	cmp	x21, x22
  44658c:	b.ne	446440 <ferror@plt+0x44700>  // b.any
  446590:	cmp	x28, x23
  446594:	b.eq	4473e8 <ferror@plt+0x456a8>  // b.none
  446598:	ldr	x0, [sp, #192]
  44659c:	ldr	x1, [sp, #232]
  4465a0:	add	x0, x0, #0x18
  4465a4:	str	x0, [sp, #192]
  4465a8:	cmp	x1, x0
  4465ac:	b.ne	446430 <ferror@plt+0x446f0>  // b.any
  4465b0:	mov	x25, x23
  4465b4:	mov	x23, x28
  4465b8:	ldp	x28, x19, [sp, #240]
  4465bc:	nop
  4465c0:	ldr	w20, [x28, #8]
  4465c4:	cbz	w20, 446798 <ferror@plt+0x44a58>
  4465c8:	ldr	x0, [sp, #208]
  4465cc:	cbz	x0, 446ec8 <ferror@plt+0x45188>
  4465d0:	cmp	x0, w20, uxtw
  4465d4:	b.cc	446ff4 <ferror@plt+0x452b4>  // b.lo, b.ul, b.last
  4465d8:	ldr	x0, [sp, #200]
  4465dc:	sub	w20, w20, #0x1
  4465e0:	ldr	x20, [x0, x20, lsl #3]
  4465e4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4465e8:	ldr	w0, [x0, #864]
  4465ec:	cbnz	w0, 4467a0 <ferror@plt+0x44a60>
  4465f0:	mov	x0, x20
  4465f4:	bl	401900 <strlen@plt>
  4465f8:	cmp	x0, #0x4b
  4465fc:	b.ls	4467a0 <ferror@plt+0x44a60>  // b.plast
  446600:	ldr	x1, [x28]
  446604:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  446608:	add	x0, x0, #0x440
  44660c:	bl	401cc0 <printf@plt>
  446610:	b	445ae8 <ferror@plt+0x43da8>
  446614:	add	x0, x28, #0x2
  446618:	cmp	x23, x0
  44661c:	b.ls	4469c4 <ferror@plt+0x44c84>  // b.plast
  446620:	mov	w1, w19
  446624:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  446628:	mov	x0, x28
  44662c:	ldr	x2, [x2, #920]
  446630:	blr	x2
  446634:	ldr	x1, [sp, #192]
  446638:	ldr	w3, [sp, #396]
  44663c:	str	w0, [x1, #8]
  446640:	b	446528 <ferror@plt+0x447e8>
  446644:	tst	x3, #0x7f
  446648:	csel	w1, w1, w27, eq  // eq = none
  44664c:	tbnz	w3, #7, 4461e0 <ferror@plt+0x444a0>
  446650:	b	446218 <ferror@plt+0x444d8>
  446654:	tst	x0, #0x7f
  446658:	csel	w2, w2, w27, eq  // eq = none
  44665c:	tbnz	w0, #7, 446458 <ferror@plt+0x44718>
  446660:	b	446490 <ferror@plt+0x44750>
  446664:	tst	x0, #0x7f
  446668:	csel	w2, w2, w27, eq  // eq = none
  44666c:	tbnz	w0, #7, 4464b0 <ferror@plt+0x44770>
  446670:	b	4464e8 <ferror@plt+0x447a8>
  446674:	tst	x3, #0x7f
  446678:	csel	w1, w1, w27, eq  // eq = none
  44667c:	tbnz	w3, #7, 446188 <ferror@plt+0x44448>
  446680:	b	4461c0 <ferror@plt+0x44480>
  446684:	add	x23, x20, w6, uxtw
  446688:	tbz	w1, #0, 4461c8 <ferror@plt+0x44488>
  44668c:	adrp	x1, 458000 <warn@@Base+0x8640>
  446690:	add	x1, x1, #0xe0
  446694:	mov	w2, #0x5                   	// #5
  446698:	mov	x0, #0x0                   	// #0
  44669c:	bl	401c70 <dcgettext@plt>
  4466a0:	bl	44f3e8 <error@@Base>
  4466a4:	b	4461cc <ferror@plt+0x4448c>
  4466a8:	add	x20, x23, w20, uxtw
  4466ac:	tbz	w1, #0, 446220 <ferror@plt+0x444e0>
  4466b0:	adrp	x1, 458000 <warn@@Base+0x8640>
  4466b4:	add	x1, x1, #0xe0
  4466b8:	mov	w2, #0x5                   	// #5
  4466bc:	mov	x0, #0x0                   	// #0
  4466c0:	bl	401c70 <dcgettext@plt>
  4466c4:	bl	44f3e8 <error@@Base>
  4466c8:	cmp	x25, x28
  4466cc:	b.ne	44622c <ferror@plt+0x444ec>  // b.any
  4466d0:	adrp	x20, 48a000 <warn@@Base+0x3a640>
  4466d4:	add	x20, x20, #0x388
  4466d8:	mov	x1, x20
  4466dc:	mov	w2, #0x5                   	// #5
  4466e0:	mov	x0, #0x0                   	// #0
  4466e4:	ldr	x19, [sp, #224]
  4466e8:	bl	401c70 <dcgettext@plt>
  4466ec:	bl	44f9c0 <warn@@Base>
  4466f0:	mov	x1, x20
  4466f4:	add	x3, x28, #0x1
  4466f8:	mov	w2, #0x5                   	// #5
  4466fc:	mov	x20, x3
  446700:	mov	x0, #0x0                   	// #0
  446704:	str	x3, [sp, #224]
  446708:	bl	401c70 <dcgettext@plt>
  44670c:	bl	44f9c0 <warn@@Base>
  446710:	cmp	x20, x25
  446714:	mov	w1, #0x1                   	// #1
  446718:	b.cc	4462dc <ferror@plt+0x4459c>  // b.lo, b.ul, b.last
  44671c:	mov	x22, #0x0                   	// #0
  446720:	ldr	x2, [sp, #224]
  446724:	b	44635c <ferror@plt+0x4461c>
  446728:	add	x20, x26, w20, uxtw
  44672c:	tbz	w2, #0, 4464f0 <ferror@plt+0x447b0>
  446730:	adrp	x1, 458000 <warn@@Base+0x8640>
  446734:	add	x1, x1, #0xe0
  446738:	mov	w2, #0x5                   	// #5
  44673c:	mov	x0, #0x0                   	// #0
  446740:	bl	401c70 <dcgettext@plt>
  446744:	bl	44f3e8 <error@@Base>
  446748:	cmp	x23, x28
  44674c:	b.ne	4464fc <ferror@plt+0x447bc>  // b.any
  446750:	adrp	x20, 48a000 <warn@@Base+0x3a640>
  446754:	add	x20, x20, #0x160
  446758:	mov	x1, x20
  44675c:	mov	w2, #0x5                   	// #5
  446760:	mov	x25, x23
  446764:	mov	x0, #0x0                   	// #0
  446768:	mov	x23, x28
  44676c:	ldp	x28, x19, [sp, #240]
  446770:	bl	401c70 <dcgettext@plt>
  446774:	bl	44f9c0 <warn@@Base>
  446778:	mov	x1, x20
  44677c:	mov	w2, #0x5                   	// #5
  446780:	mov	x0, #0x0                   	// #0
  446784:	bl	401c70 <dcgettext@plt>
  446788:	bl	44f9c0 <warn@@Base>
  44678c:	ldr	w20, [x28, #8]
  446790:	cbnz	w20, 4465c8 <ferror@plt+0x44888>
  446794:	nop
  446798:	adrp	x20, 45c000 <warn@@Base+0xc640>
  44679c:	add	x20, x20, #0x510
  4467a0:	mov	w2, #0x5                   	// #5
  4467a4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4467a8:	mov	x0, #0x0                   	// #0
  4467ac:	add	x1, x1, #0x430
  4467b0:	bl	401c70 <dcgettext@plt>
  4467b4:	ldr	x2, [x28]
  4467b8:	mov	x1, x20
  4467bc:	bl	401cc0 <printf@plt>
  4467c0:	b	445ae8 <ferror@plt+0x43da8>
  4467c4:	add	x26, x20, w4, uxtw
  4467c8:	tbz	w2, #0, 446498 <ferror@plt+0x44758>
  4467cc:	adrp	x1, 458000 <warn@@Base+0x8640>
  4467d0:	add	x1, x1, #0xe0
  4467d4:	mov	w2, #0x5                   	// #5
  4467d8:	mov	x0, #0x0                   	// #0
  4467dc:	bl	401c70 <dcgettext@plt>
  4467e0:	bl	44f3e8 <error@@Base>
  4467e4:	b	44649c <ferror@plt+0x4475c>
  4467e8:	cmp	x19, #0x8
  4467ec:	b.eq	44691c <ferror@plt+0x44bdc>  // b.none
  4467f0:	cmp	x19, #0x1f
  4467f4:	b.ne	44623c <ferror@plt+0x444fc>  // b.any
  4467f8:	cmp	w6, #0x8
  4467fc:	b.hi	446a54 <ferror@plt+0x44d14>  // b.pmore
  446800:	add	x3, x28, x3
  446804:	cmp	x25, x3
  446808:	b.hi	446818 <ferror@plt+0x44ad8>  // b.pmore
  44680c:	cmp	x25, x28
  446810:	b.ls	446a20 <ferror@plt+0x44ce0>  // b.plast
  446814:	sub	w6, w25, w28
  446818:	sub	w0, w6, #0x1
  44681c:	cmp	w0, #0x7
  446820:	b.hi	446a20 <ferror@plt+0x44ce0>  // b.pmore
  446824:	mov	w1, w6
  446828:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44682c:	mov	x0, x28
  446830:	ldr	x2, [x2, #920]
  446834:	blr	x2
  446838:	bl	432a48 <ferror@plt+0x30d08>
  44683c:	ldr	x2, [sp, #184]
  446840:	ldr	x1, [sp, #200]
  446844:	ldr	w3, [sp, #396]
  446848:	str	x0, [x1, x2, lsl #3]
  44684c:	b	44623c <ferror@plt+0x444fc>
  446850:	ldr	w19, [sp, #396]
  446854:	cmp	x25, #0x8
  446858:	mov	w3, w19
  44685c:	b.eq	44692c <ferror@plt+0x44bec>  // b.none
  446860:	cmp	x25, #0x1f
  446864:	b.ne	446528 <ferror@plt+0x447e8>  // b.any
  446868:	cmp	w19, #0x8
  44686c:	b.hi	446a98 <ferror@plt+0x44d58>  // b.pmore
  446870:	add	x3, x28, x3
  446874:	cmp	x23, x3
  446878:	b.hi	446888 <ferror@plt+0x44b48>  // b.pmore
  44687c:	cmp	x23, x28
  446880:	b.ls	446a28 <ferror@plt+0x44ce8>  // b.plast
  446884:	sub	w19, w23, w28
  446888:	sub	w0, w19, #0x1
  44688c:	mov	w1, w19
  446890:	cmp	w0, #0x7
  446894:	b.hi	446a28 <ferror@plt+0x44ce8>  // b.pmore
  446898:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44689c:	mov	x0, x28
  4468a0:	ldr	x2, [x2, #920]
  4468a4:	blr	x2
  4468a8:	bl	432a48 <ferror@plt+0x30d08>
  4468ac:	ldr	x1, [sp, #192]
  4468b0:	ldr	w3, [sp, #396]
  4468b4:	str	x0, [x1]
  4468b8:	b	446528 <ferror@plt+0x447e8>
  4468bc:	ldr	x1, [sp, #176]
  4468c0:	mov	w2, #0x5                   	// #5
  4468c4:	mov	x0, #0x0                   	// #0
  4468c8:	bl	401c70 <dcgettext@plt>
  4468cc:	bl	44f3e8 <error@@Base>
  4468d0:	b	4461cc <ferror@plt+0x4448c>
  4468d4:	ldr	x1, [sp, #176]
  4468d8:	mov	w2, #0x5                   	// #5
  4468dc:	mov	x0, #0x0                   	// #0
  4468e0:	bl	401c70 <dcgettext@plt>
  4468e4:	bl	44f3e8 <error@@Base>
  4468e8:	b	446224 <ferror@plt+0x444e4>
  4468ec:	ldr	x1, [sp, #176]
  4468f0:	mov	w2, #0x5                   	// #5
  4468f4:	mov	x0, #0x0                   	// #0
  4468f8:	bl	401c70 <dcgettext@plt>
  4468fc:	bl	44f3e8 <error@@Base>
  446900:	b	44649c <ferror@plt+0x4475c>
  446904:	ldr	x1, [sp, #176]
  446908:	mov	w2, #0x5                   	// #5
  44690c:	mov	x0, #0x0                   	// #0
  446910:	bl	401c70 <dcgettext@plt>
  446914:	bl	44f3e8 <error@@Base>
  446918:	b	4464f4 <ferror@plt+0x447b4>
  44691c:	ldr	x1, [sp, #184]
  446920:	ldr	x0, [sp, #200]
  446924:	str	x28, [x0, x1, lsl #3]
  446928:	b	44623c <ferror@plt+0x444fc>
  44692c:	ldr	x0, [sp, #192]
  446930:	str	x28, [x0]
  446934:	b	446528 <ferror@plt+0x447e8>
  446938:	mov	x0, x28
  44693c:	mov	w3, #0x1                   	// #1
  446940:	mov	w1, #0x0                   	// #0
  446944:	mov	x4, #0x0                   	// #0
  446948:	cmp	x23, x0
  44694c:	b.ls	446a30 <ferror@plt+0x44cf0>  // b.plast
  446950:	ldrb	w2, [x0], #1
  446954:	cmp	w1, #0x3f
  446958:	b.hi	4469b4 <ferror@plt+0x44c74>  // b.pmore
  44695c:	and	x7, x2, #0x7f
  446960:	lsl	x9, x7, x1
  446964:	orr	x4, x4, x9
  446968:	lsr	x9, x4, x1
  44696c:	cmp	x7, x9
  446970:	csel	w3, w3, w27, eq  // eq = none
  446974:	add	w1, w1, #0x7
  446978:	tbnz	w2, #7, 446948 <ferror@plt+0x44c08>
  44697c:	ldr	x0, [sp, #192]
  446980:	and	w3, w3, #0xfffffffe
  446984:	tst	x4, #0xffffffff00000000
  446988:	str	w4, [x0, #8]
  44698c:	b.eq	4469ac <ferror@plt+0x44c6c>  // b.none
  446990:	ldr	x1, [sp, #176]
  446994:	mov	w2, #0x5                   	// #5
  446998:	mov	x0, #0x0                   	// #0
  44699c:	bl	401c70 <dcgettext@plt>
  4469a0:	bl	44f3e8 <error@@Base>
  4469a4:	b	446524 <ferror@plt+0x447e4>
  4469a8:	cbnz	w0, 446a48 <ferror@plt+0x44d08>
  4469ac:	tbz	w3, #1, 446524 <ferror@plt+0x447e4>
  4469b0:	b	446990 <ferror@plt+0x44c50>
  4469b4:	tst	x2, #0x7f
  4469b8:	csel	w3, w3, w27, eq  // eq = none
  4469bc:	tbnz	w2, #7, 446948 <ferror@plt+0x44c08>
  4469c0:	b	44697c <ferror@plt+0x44c3c>
  4469c4:	cmp	x23, x28
  4469c8:	b.ls	4469dc <ferror@plt+0x44c9c>  // b.plast
  4469cc:	sub	x1, x23, x28
  4469d0:	sub	w0, w1, #0x1
  4469d4:	cmp	w0, #0x7
  4469d8:	b.ls	446624 <ferror@plt+0x448e4>  // b.plast
  4469dc:	ldr	x0, [sp, #192]
  4469e0:	ldr	w3, [sp, #396]
  4469e4:	str	wzr, [x0, #8]
  4469e8:	b	446528 <ferror@plt+0x447e8>
  4469ec:	add	x0, x28, #0x1
  4469f0:	cmp	x23, x0
  4469f4:	b.ls	4469c4 <ferror@plt+0x44c84>  // b.plast
  4469f8:	mov	w1, #0x1                   	// #1
  4469fc:	b	446624 <ferror@plt+0x448e4>
  446a00:	tst	x3, #0x7f
  446a04:	csel	w4, w4, w7, eq  // eq = none
  446a08:	tbnz	w3, #7, 4460f0 <ferror@plt+0x443b0>
  446a0c:	b	446128 <ferror@plt+0x443e8>
  446a10:	tst	x3, #0x7f
  446a14:	csel	w4, w4, w7, eq  // eq = none
  446a18:	tbnz	w3, #7, 446378 <ferror@plt+0x44638>
  446a1c:	b	4463b0 <ferror@plt+0x44670>
  446a20:	mov	x0, #0x0                   	// #0
  446a24:	b	446838 <ferror@plt+0x44af8>
  446a28:	mov	x0, #0x0                   	// #0
  446a2c:	b	4468a8 <ferror@plt+0x44b68>
  446a30:	ldr	x0, [sp, #192]
  446a34:	tst	x4, #0xffffffff00000000
  446a38:	str	w4, [x0, #8]
  446a3c:	and	w0, w3, #0x1
  446a40:	b.eq	4469a8 <ferror@plt+0x44c68>  // b.none
  446a44:	cbz	w0, 446990 <ferror@plt+0x44c50>
  446a48:	adrp	x1, 458000 <warn@@Base+0x8640>
  446a4c:	add	x1, x1, #0xe0
  446a50:	b	446994 <ferror@plt+0x44c54>
  446a54:	mov	w4, #0x5                   	// #5
  446a58:	adrp	x2, 486000 <warn@@Base+0x36640>
  446a5c:	adrp	x1, 486000 <warn@@Base+0x36640>
  446a60:	add	x2, x2, #0xf0
  446a64:	add	x1, x1, #0x140
  446a68:	mov	x0, #0x0                   	// #0
  446a6c:	str	w6, [sp, #232]
  446a70:	bl	401c20 <dcngettext@plt>
  446a74:	ldr	w6, [sp, #232]
  446a78:	mov	w2, #0x8                   	// #8
  446a7c:	mov	w1, w6
  446a80:	bl	44f3e8 <error@@Base>
  446a84:	add	x0, x28, #0x8
  446a88:	mov	w1, #0x8                   	// #8
  446a8c:	cmp	x25, x0
  446a90:	b.hi	446828 <ferror@plt+0x44ae8>  // b.pmore
  446a94:	b	44680c <ferror@plt+0x44acc>
  446a98:	mov	w4, #0x5                   	// #5
  446a9c:	adrp	x2, 486000 <warn@@Base+0x36640>
  446aa0:	adrp	x1, 486000 <warn@@Base+0x36640>
  446aa4:	add	x2, x2, #0xf0
  446aa8:	add	x1, x1, #0x140
  446aac:	mov	x0, #0x0                   	// #0
  446ab0:	bl	401c20 <dcngettext@plt>
  446ab4:	mov	w1, w19
  446ab8:	mov	w2, #0x8                   	// #8
  446abc:	bl	44f3e8 <error@@Base>
  446ac0:	add	x0, x28, #0x8
  446ac4:	cmp	x23, x0
  446ac8:	b.ls	44687c <ferror@plt+0x44b3c>  // b.plast
  446acc:	mov	w1, #0x8                   	// #8
  446ad0:	b	446898 <ferror@plt+0x44b58>
  446ad4:	mov	x20, x26
  446ad8:	mov	w21, #0x0                   	// #0
  446adc:	nop
  446ae0:	sub	x1, x25, x20
  446ae4:	mov	x0, x20
  446ae8:	bl	401940 <strnlen@plt>
  446aec:	add	x2, x0, #0x1
  446af0:	add	x2, x20, x2
  446af4:	mov	w1, #0x0                   	// #0
  446af8:	mov	x0, x2
  446afc:	b	446b0c <ferror@plt+0x44dcc>
  446b00:	ldrsb	w3, [x0], #1
  446b04:	add	w1, w1, #0x1
  446b08:	tbz	w3, #31, 446b14 <ferror@plt+0x44dd4>
  446b0c:	cmp	x25, x0
  446b10:	b.hi	446b00 <ferror@plt+0x44dc0>  // b.pmore
  446b14:	add	x2, x2, w1, uxtw
  446b18:	mov	w1, #0x0                   	// #0
  446b1c:	mov	x0, x2
  446b20:	b	446b30 <ferror@plt+0x44df0>
  446b24:	ldrsb	w3, [x0], #1
  446b28:	add	w1, w1, #0x1
  446b2c:	tbz	w3, #31, 446b38 <ferror@plt+0x44df8>
  446b30:	cmp	x25, x0
  446b34:	b.hi	446b24 <ferror@plt+0x44de4>  // b.pmore
  446b38:	add	x1, x2, w1, uxtw
  446b3c:	mov	w3, #0x0                   	// #0
  446b40:	mov	x0, x1
  446b44:	b	446b54 <ferror@plt+0x44e14>
  446b48:	ldrsb	w2, [x0], #1
  446b4c:	add	w3, w3, #0x1
  446b50:	tbz	w2, #31, 446b5c <ferror@plt+0x44e1c>
  446b54:	cmp	x25, x0
  446b58:	b.hi	446b48 <ferror@plt+0x44e08>  // b.pmore
  446b5c:	add	x20, x1, w3, uxtw
  446b60:	add	w21, w21, #0x1
  446b64:	cmp	x25, x20
  446b68:	b.ls	447394 <ferror@plt+0x45654>  // b.plast
  446b6c:	ldrb	w0, [x1, w3, uxtw]
  446b70:	cbnz	w0, 446ae0 <ferror@plt+0x44da0>
  446b74:	mov	w1, w21
  446b78:	mov	w0, #0x18                  	// #24
  446b7c:	str	w1, [sp, #184]
  446b80:	mov	w21, #0x3                   	// #3
  446b84:	umull	x0, w1, w0
  446b88:	bl	4539a0 <warn@@Base+0x3fe0>
  446b8c:	mov	x28, x0
  446b90:	ldrb	w1, [x23, #1]
  446b94:	mov	x22, x0
  446b98:	cbz	w1, 446cfc <ferror@plt+0x44fbc>
  446b9c:	nop
  446ba0:	str	x26, [x22]
  446ba4:	sub	x1, x25, x26
  446ba8:	mov	x0, x26
  446bac:	bl	401940 <strnlen@plt>
  446bb0:	add	x0, x0, #0x1
  446bb4:	add	x0, x26, x0
  446bb8:	mov	w4, #0x1                   	// #1
  446bbc:	mov	x1, x0
  446bc0:	mov	w2, #0x0                   	// #0
  446bc4:	mov	w26, #0x0                   	// #0
  446bc8:	mov	x5, #0x0                   	// #0
  446bcc:	nop
  446bd0:	cmp	x25, x1
  446bd4:	b.ls	446dd4 <ferror@plt+0x45094>  // b.plast
  446bd8:	ldrb	w3, [x1], #1
  446bdc:	add	w26, w26, #0x1
  446be0:	cmp	w2, #0x3f
  446be4:	b.hi	446d70 <ferror@plt+0x45030>  // b.pmore
  446be8:	and	x6, x3, #0x7f
  446bec:	lsl	x7, x6, x2
  446bf0:	orr	x5, x5, x7
  446bf4:	lsr	x7, x5, x2
  446bf8:	cmp	x6, x7
  446bfc:	csel	w4, w4, w21, eq  // eq = none
  446c00:	add	w2, w2, #0x7
  446c04:	tbnz	w3, #7, 446bd0 <ferror@plt+0x44e90>
  446c08:	str	w5, [x22, #8]
  446c0c:	and	w4, w4, #0xfffffffe
  446c10:	add	x26, x0, w26, uxtw
  446c14:	tst	x5, #0xffffffff00000000
  446c18:	b.ne	446d58 <ferror@plt+0x45018>  // b.any
  446c1c:	tbnz	w4, #1, 446d58 <ferror@plt+0x45018>
  446c20:	mov	x1, x26
  446c24:	mov	w4, #0x1                   	// #1
  446c28:	mov	w2, #0x0                   	// #0
  446c2c:	mov	w0, #0x0                   	// #0
  446c30:	mov	x5, #0x0                   	// #0
  446c34:	nop
  446c38:	cmp	x25, x1
  446c3c:	b.ls	446da0 <ferror@plt+0x45060>  // b.plast
  446c40:	ldrb	w3, [x1], #1
  446c44:	add	w0, w0, #0x1
  446c48:	cmp	w2, #0x3f
  446c4c:	b.hi	446d90 <ferror@plt+0x45050>  // b.pmore
  446c50:	and	x6, x3, #0x7f
  446c54:	lsl	x7, x6, x2
  446c58:	orr	x5, x5, x7
  446c5c:	lsr	x7, x5, x2
  446c60:	cmp	x6, x7
  446c64:	csel	w4, w4, w21, eq  // eq = none
  446c68:	add	w2, w2, #0x7
  446c6c:	tbnz	w3, #7, 446c38 <ferror@plt+0x44ef8>
  446c70:	str	w5, [x22, #12]
  446c74:	and	w4, w4, #0xfffffffe
  446c78:	add	x26, x26, w0, uxtw
  446c7c:	tst	x5, #0xffffffff00000000
  446c80:	b.ne	446d40 <ferror@plt+0x45000>  // b.any
  446c84:	tbnz	w4, #1, 446d40 <ferror@plt+0x45000>
  446c88:	mov	x1, x26
  446c8c:	mov	w4, #0x1                   	// #1
  446c90:	mov	w2, #0x0                   	// #0
  446c94:	mov	w0, #0x0                   	// #0
  446c98:	mov	x5, #0x0                   	// #0
  446c9c:	nop
  446ca0:	cmp	x25, x1
  446ca4:	b.ls	446e08 <ferror@plt+0x450c8>  // b.plast
  446ca8:	ldrb	w3, [x1], #1
  446cac:	add	w0, w0, #0x1
  446cb0:	cmp	w2, #0x3f
  446cb4:	b.hi	446d80 <ferror@plt+0x45040>  // b.pmore
  446cb8:	and	x6, x3, #0x7f
  446cbc:	lsl	x7, x6, x2
  446cc0:	orr	x5, x5, x7
  446cc4:	lsr	x7, x5, x2
  446cc8:	cmp	x6, x7
  446ccc:	csel	w4, w4, w21, eq  // eq = none
  446cd0:	add	w2, w2, #0x7
  446cd4:	tbnz	w3, #7, 446ca0 <ferror@plt+0x44f60>
  446cd8:	str	w5, [x22, #16]
  446cdc:	and	w4, w4, #0xfffffffe
  446ce0:	add	x26, x26, w0, uxtw
  446ce4:	tst	x5, #0xffffffff00000000
  446ce8:	b.ne	446d28 <ferror@plt+0x44fe8>  // b.any
  446cec:	tbnz	w4, #1, 446d28 <ferror@plt+0x44fe8>
  446cf0:	ldrb	w0, [x26]
  446cf4:	add	x22, x22, #0x18
  446cf8:	cbnz	w0, 446ba0 <ferror@plt+0x44e60>
  446cfc:	ldr	x0, [sp, #200]
  446d00:	add	x23, x20, #0x1
  446d04:	cbnz	x0, 4465c0 <ferror@plt+0x44880>
  446d08:	mov	w2, #0x5                   	// #5
  446d0c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  446d10:	mov	x0, #0x0                   	// #0
  446d14:	add	x1, x1, #0x3f0
  446d18:	bl	401c70 <dcgettext@plt>
  446d1c:	ldr	x1, [x28]
  446d20:	bl	401cc0 <printf@plt>
  446d24:	b	445ae8 <ferror@plt+0x43da8>
  446d28:	ldr	x1, [sp, #176]
  446d2c:	mov	w2, #0x5                   	// #5
  446d30:	mov	x0, #0x0                   	// #0
  446d34:	bl	401c70 <dcgettext@plt>
  446d38:	bl	44f3e8 <error@@Base>
  446d3c:	b	446cf0 <ferror@plt+0x44fb0>
  446d40:	ldr	x1, [sp, #176]
  446d44:	mov	w2, #0x5                   	// #5
  446d48:	mov	x0, #0x0                   	// #0
  446d4c:	bl	401c70 <dcgettext@plt>
  446d50:	bl	44f3e8 <error@@Base>
  446d54:	b	446c88 <ferror@plt+0x44f48>
  446d58:	ldr	x1, [sp, #176]
  446d5c:	mov	w2, #0x5                   	// #5
  446d60:	mov	x0, #0x0                   	// #0
  446d64:	bl	401c70 <dcgettext@plt>
  446d68:	bl	44f3e8 <error@@Base>
  446d6c:	b	446c20 <ferror@plt+0x44ee0>
  446d70:	tst	x3, #0x7f
  446d74:	csel	w4, w4, w21, eq  // eq = none
  446d78:	tbnz	w3, #7, 446bd0 <ferror@plt+0x44e90>
  446d7c:	b	446c08 <ferror@plt+0x44ec8>
  446d80:	tst	x3, #0x7f
  446d84:	csel	w4, w4, w21, eq  // eq = none
  446d88:	tbnz	w3, #7, 446ca0 <ferror@plt+0x44f60>
  446d8c:	b	446cd8 <ferror@plt+0x44f98>
  446d90:	tst	x3, #0x7f
  446d94:	csel	w4, w4, w21, eq  // eq = none
  446d98:	tbnz	w3, #7, 446c38 <ferror@plt+0x44ef8>
  446d9c:	b	446c70 <ferror@plt+0x44f30>
  446da0:	str	w5, [x22, #12]
  446da4:	add	x26, x26, w0, uxtw
  446da8:	tst	x5, #0xffffffff00000000
  446dac:	and	w0, w4, #0x1
  446db0:	b.eq	446fe4 <ferror@plt+0x452a4>  // b.none
  446db4:	cbz	w0, 446d40 <ferror@plt+0x45000>
  446db8:	adrp	x1, 458000 <warn@@Base+0x8640>
  446dbc:	add	x1, x1, #0xe0
  446dc0:	mov	w2, #0x5                   	// #5
  446dc4:	mov	x0, #0x0                   	// #0
  446dc8:	bl	401c70 <dcgettext@plt>
  446dcc:	bl	44f3e8 <error@@Base>
  446dd0:	b	446c88 <ferror@plt+0x44f48>
  446dd4:	str	w5, [x22, #8]
  446dd8:	add	x26, x0, w26, uxtw
  446ddc:	tst	x5, #0xffffffff00000000
  446de0:	and	w0, w4, #0x1
  446de4:	b.eq	446fec <ferror@plt+0x452ac>  // b.none
  446de8:	cbz	w0, 446d58 <ferror@plt+0x45018>
  446dec:	adrp	x1, 458000 <warn@@Base+0x8640>
  446df0:	add	x1, x1, #0xe0
  446df4:	mov	w2, #0x5                   	// #5
  446df8:	mov	x0, #0x0                   	// #0
  446dfc:	bl	401c70 <dcgettext@plt>
  446e00:	bl	44f3e8 <error@@Base>
  446e04:	b	446c20 <ferror@plt+0x44ee0>
  446e08:	str	w5, [x22, #16]
  446e0c:	add	x26, x26, w0, uxtw
  446e10:	tst	x5, #0xffffffff00000000
  446e14:	and	w0, w4, #0x1
  446e18:	b.eq	446fdc <ferror@plt+0x4529c>  // b.none
  446e1c:	cbz	w0, 446d28 <ferror@plt+0x44fe8>
  446e20:	adrp	x1, 458000 <warn@@Base+0x8640>
  446e24:	add	x1, x1, #0xe0
  446e28:	mov	w2, #0x5                   	// #5
  446e2c:	mov	x0, #0x0                   	// #0
  446e30:	bl	401c70 <dcgettext@plt>
  446e34:	bl	44f3e8 <error@@Base>
  446e38:	b	446cf0 <ferror@plt+0x44fb0>
  446e3c:	ldr	x1, [sp, #176]
  446e40:	mov	w2, #0x5                   	// #5
  446e44:	mov	x0, #0x0                   	// #0
  446e48:	bl	401c70 <dcgettext@plt>
  446e4c:	bl	44f3e8 <error@@Base>
  446e50:	b	4454d8 <ferror@plt+0x43798>
  446e54:	ldr	x1, [sp, #176]
  446e58:	mov	w2, #0x5                   	// #5
  446e5c:	mov	x0, #0x0                   	// #0
  446e60:	bl	401c70 <dcgettext@plt>
  446e64:	bl	44f3e8 <error@@Base>
  446e68:	b	4457cc <ferror@plt+0x43a8c>
  446e6c:	mov	w2, #0x5                   	// #5
  446e70:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  446e74:	mov	x0, #0x0                   	// #0
  446e78:	add	x1, x1, #0x510
  446e7c:	bl	401c70 <dcgettext@plt>
  446e80:	ldr	w2, [sp, #184]
  446e84:	mov	w1, w26
  446e88:	bl	44f9c0 <warn@@Base>
  446e8c:	mov	w2, #0x5                   	// #5
  446e90:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  446e94:	mov	x0, #0x0                   	// #0
  446e98:	add	x1, x1, #0x538
  446e9c:	bl	401c70 <dcgettext@plt>
  446ea0:	mov	w1, w20
  446ea4:	bl	401cc0 <printf@plt>
  446ea8:	ldr	x1, [sp, #320]
  446eac:	b	445368 <ferror@plt+0x43628>
  446eb0:	ldr	x1, [sp, #176]
  446eb4:	mov	w2, #0x5                   	// #5
  446eb8:	mov	x0, #0x0                   	// #0
  446ebc:	bl	401c70 <dcgettext@plt>
  446ec0:	bl	44f3e8 <error@@Base>
  446ec4:	b	4456c0 <ferror@plt+0x43980>
  446ec8:	adrp	x1, 456000 <warn@@Base+0x6640>
  446ecc:	mov	w2, #0x5                   	// #5
  446ed0:	add	x1, x1, #0xd38
  446ed4:	bl	401c70 <dcgettext@plt>
  446ed8:	mov	x20, x0
  446edc:	b	4465e4 <ferror@plt+0x448a4>
  446ee0:	str	x5, [sp, #208]
  446ee4:	add	x28, x2, w28, uxtw
  446ee8:	tbz	w4, #0, 446134 <ferror@plt+0x443f4>
  446eec:	adrp	x1, 458000 <warn@@Base+0x8640>
  446ef0:	add	x1, x1, #0xe0
  446ef4:	mov	w2, #0x5                   	// #5
  446ef8:	mov	x0, #0x0                   	// #0
  446efc:	bl	401c70 <dcgettext@plt>
  446f00:	bl	44f3e8 <error@@Base>
  446f04:	b	446138 <ferror@plt+0x443f8>
  446f08:	mov	w1, #0x1                   	// #1
  446f0c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  446f10:	mov	x0, x23
  446f14:	ldr	x2, [x2, #920]
  446f18:	blr	x2
  446f1c:	ands	x22, x0, #0xff
  446f20:	mov	x4, #0x0                   	// #0
  446f24:	ldr	x2, [sp, #192]
  446f28:	b.eq	4460d4 <ferror@plt+0x44394>  // b.none
  446f2c:	nop
  446f30:	mov	x0, x2
  446f34:	mov	w1, #0x0                   	// #0
  446f38:	b	446f48 <ferror@plt+0x45208>
  446f3c:	ldrsb	w3, [x0], #1
  446f40:	add	w1, w1, #0x1
  446f44:	tbz	w3, #31, 446f50 <ferror@plt+0x45210>
  446f48:	cmp	x25, x0
  446f4c:	b.hi	446f3c <ferror@plt+0x451fc>  // b.pmore
  446f50:	add	x1, x2, w1, uxtw
  446f54:	mov	w2, #0x0                   	// #0
  446f58:	mov	x0, x1
  446f5c:	b	446f6c <ferror@plt+0x4522c>
  446f60:	ldrsb	w3, [x0], #1
  446f64:	add	w2, w2, #0x1
  446f68:	tbz	w3, #31, 446f74 <ferror@plt+0x45234>
  446f6c:	cmp	x25, x0
  446f70:	b.hi	446f60 <ferror@plt+0x45220>  // b.pmore
  446f74:	add	x4, x4, #0x1
  446f78:	add	x2, x1, w2, uxtw
  446f7c:	cmp	x4, x22
  446f80:	b.ne	446f30 <ferror@plt+0x451f0>  // b.any
  446f84:	b	4460d4 <ferror@plt+0x44394>
  446f88:	str	w20, [sp, #184]
  446f8c:	add	x23, x2, w23, uxtw
  446f90:	tst	x20, #0xffffffff00000000
  446f94:	and	w1, w4, #0x1
  446f98:	and	x0, x20, #0xffffffff
  446f9c:	b.eq	4463e4 <ferror@plt+0x446a4>  // b.none
  446fa0:	cbz	w1, 4463c8 <ferror@plt+0x44688>
  446fa4:	adrp	x1, 458000 <warn@@Base+0x8640>
  446fa8:	add	x1, x1, #0xe0
  446fac:	mov	w2, #0x5                   	// #5
  446fb0:	mov	x20, x0
  446fb4:	mov	x0, #0x0                   	// #0
  446fb8:	bl	401c70 <dcgettext@plt>
  446fbc:	bl	44f3e8 <error@@Base>
  446fc0:	b	4463ec <ferror@plt+0x446ac>
  446fc4:	ldr	x1, [x28, x20]
  446fc8:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  446fcc:	add	x0, x0, #0x560
  446fd0:	bl	401cc0 <printf@plt>
  446fd4:	ldr	x1, [sp, #320]
  446fd8:	b	445368 <ferror@plt+0x43628>
  446fdc:	cbnz	w0, 446e20 <ferror@plt+0x450e0>
  446fe0:	b	446cec <ferror@plt+0x44fac>
  446fe4:	cbnz	w0, 446db8 <ferror@plt+0x45078>
  446fe8:	b	446c84 <ferror@plt+0x44f44>
  446fec:	cbnz	w0, 446dec <ferror@plt+0x450ac>
  446ff0:	b	446c1c <ferror@plt+0x44edc>
  446ff4:	mov	w2, #0x5                   	// #5
  446ff8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  446ffc:	mov	x0, #0x0                   	// #0
  447000:	add	x1, x1, #0x400
  447004:	bl	401c70 <dcgettext@plt>
  447008:	mov	x22, x0
  44700c:	ldr	w1, [x19, #376]
  447010:	add	x21, x19, #0x180
  447014:	adrp	x3, 459000 <warn@@Base+0x9640>
  447018:	adrp	x2, 490000 <warn@@Base+0x40640>
  44701c:	add	w0, w1, #0x1
  447020:	add	x3, x3, #0xa28
  447024:	sbfiz	x1, x1, #6, #32
  447028:	and	w0, w0, #0xf
  44702c:	add	x21, x21, x1
  447030:	add	x2, x2, #0xb30
  447034:	adrp	x1, 454000 <warn@@Base+0x4640>
  447038:	add	x1, x1, #0x870
  44703c:	str	w0, [x19, #376]
  447040:	add	x0, sp, #0x148
  447044:	bl	401980 <sprintf@plt>
  447048:	ldr	x3, [sp, #208]
  44704c:	add	x2, sp, #0x148
  447050:	mov	x1, #0x40                  	// #64
  447054:	mov	x0, x21
  447058:	bl	4019e0 <snprintf@plt>
  44705c:	mov	w1, w20
  447060:	mov	x2, x21
  447064:	mov	x0, x22
  447068:	bl	44f9c0 <warn@@Base>
  44706c:	adrp	x1, 456000 <warn@@Base+0x6640>
  447070:	mov	w2, #0x5                   	// #5
  447074:	add	x1, x1, #0xd78
  447078:	mov	x0, #0x0                   	// #0
  44707c:	bl	401c70 <dcgettext@plt>
  447080:	mov	x20, x0
  447084:	b	4465e4 <ferror@plt+0x448a4>
  447088:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  44708c:	add	x0, x0, #0x488
  447090:	str	x0, [sp, #224]
  447094:	b	44538c <ferror@plt+0x4364c>
  447098:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44709c:	add	x1, x1, #0x2c8
  4470a0:	mov	w2, #0x5                   	// #5
  4470a4:	mov	x0, #0x0                   	// #0
  4470a8:	bl	401c70 <dcgettext@plt>
  4470ac:	bl	44f9c0 <warn@@Base>
  4470b0:	mov	w0, #0x0                   	// #0
  4470b4:	ldp	x29, x30, [sp, #64]
  4470b8:	ldp	x19, x20, [sp, #80]
  4470bc:	ldp	x21, x22, [sp, #96]
  4470c0:	ldp	x23, x24, [sp, #112]
  4470c4:	ldp	x25, x26, [sp, #128]
  4470c8:	ldp	x27, x28, [sp, #144]
  4470cc:	add	sp, sp, #0x190
  4470d0:	ret
  4470d4:	ldr	x1, [sp, #200]
  4470d8:	sub	w26, w26, #0x1
  4470dc:	ldr	x2, [x27]
  4470e0:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4470e4:	ldr	x1, [x1, x26, lsl #3]
  4470e8:	add	x0, x0, #0x5d0
  4470ec:	bl	401cc0 <printf@plt>
  4470f0:	ldr	x1, [sp, #320]
  4470f4:	b	445368 <ferror@plt+0x43628>
  4470f8:	cmp	x28, x25
  4470fc:	b.cs	44671c <ferror@plt+0x449dc>  // b.hs, b.nlast
  447100:	sub	x1, x25, x28
  447104:	sub	w0, w1, #0x1
  447108:	cmp	w0, #0x7
  44710c:	b.ls	4462dc <ferror@plt+0x4459c>  // b.plast
  447110:	mov	x22, #0x0                   	// #0
  447114:	ldr	x2, [sp, #224]
  447118:	b	44635c <ferror@plt+0x4461c>
  44711c:	str	xzr, [x19, #2944]
  447120:	b	445628 <ferror@plt+0x438e8>
  447124:	mov	w2, #0x5                   	// #5
  447128:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44712c:	mov	x0, #0x0                   	// #0
  447130:	add	x1, x1, #0x570
  447134:	bl	401c70 <dcgettext@plt>
  447138:	ldr	x1, [x27]
  44713c:	mov	w2, w26
  447140:	bl	401cc0 <printf@plt>
  447144:	ldr	x1, [sp, #320]
  447148:	b	445368 <ferror@plt+0x43628>
  44714c:	ldr	w22, [sp, #184]
  447150:	mov	w20, #0x18                  	// #24
  447154:	mov	x0, x28
  447158:	add	w26, w22, #0x1
  44715c:	umull	x1, w26, w20
  447160:	umull	x20, w22, w20
  447164:	bl	453a28 <warn@@Base+0x4068>
  447168:	mov	x28, x0
  44716c:	ldr	w1, [x19, #2980]
  447170:	add	x22, x28, x20
  447174:	mov	x0, x24
  447178:	add	w1, w1, #0x1
  44717c:	str	x24, [x28, x20]
  447180:	str	w1, [x19, #2980]
  447184:	bl	401900 <strlen@plt>
  447188:	add	x20, x0, #0x1
  44718c:	add	x20, x24, x20
  447190:	mov	x1, x23
  447194:	mov	x0, x20
  447198:	add	x2, sp, #0x13c
  44719c:	add	x3, sp, #0x148
  4471a0:	bl	4312d0 <ferror@plt+0x2f590>
  4471a4:	ldr	w1, [sp, #316]
  4471a8:	tst	x0, #0xffffffff00000000
  4471ac:	str	w0, [x22, #8]
  4471b0:	add	x20, x20, x1
  4471b4:	ldr	w0, [sp, #328]
  4471b8:	b.eq	4472f8 <ferror@plt+0x455b8>  // b.none
  4471bc:	orr	w1, w0, #0x2
  4471c0:	str	w1, [sp, #328]
  4471c4:	tbz	w0, #0, 447300 <ferror@plt+0x455c0>
  4471c8:	adrp	x1, 458000 <warn@@Base+0x8640>
  4471cc:	add	x1, x1, #0xe0
  4471d0:	mov	w2, #0x5                   	// #5
  4471d4:	mov	x0, #0x0                   	// #0
  4471d8:	bl	401c70 <dcgettext@plt>
  4471dc:	bl	44f3e8 <error@@Base>
  4471e0:	mov	x1, x23
  4471e4:	mov	x0, x20
  4471e8:	add	x3, sp, #0x148
  4471ec:	add	x2, sp, #0x13c
  4471f0:	bl	4312d0 <ferror@plt+0x2f590>
  4471f4:	tst	x0, #0xffffffff00000000
  4471f8:	ldr	w1, [sp, #316]
  4471fc:	str	w0, [x22, #12]
  447200:	add	x20, x20, x1
  447204:	ldr	w0, [sp, #328]
  447208:	b.eq	447338 <ferror@plt+0x455f8>  // b.none
  44720c:	orr	w1, w0, #0x2
  447210:	str	w1, [sp, #328]
  447214:	tbz	w0, #0, 447340 <ferror@plt+0x45600>
  447218:	adrp	x1, 458000 <warn@@Base+0x8640>
  44721c:	add	x1, x1, #0xe0
  447220:	mov	w2, #0x5                   	// #5
  447224:	mov	x0, #0x0                   	// #0
  447228:	bl	401c70 <dcgettext@plt>
  44722c:	bl	44f3e8 <error@@Base>
  447230:	add	x2, sp, #0x13c
  447234:	mov	x0, x20
  447238:	add	x3, sp, #0x148
  44723c:	mov	x1, x23
  447240:	bl	4312d0 <ferror@plt+0x2f590>
  447244:	str	w0, [x22, #16]
  447248:	tst	x0, #0xffffffff00000000
  44724c:	ldr	w0, [sp, #328]
  447250:	b.eq	447318 <ferror@plt+0x455d8>  // b.none
  447254:	orr	w1, w0, #0x2
  447258:	str	w1, [sp, #328]
  44725c:	tbz	w0, #0, 447320 <ferror@plt+0x455e0>
  447260:	adrp	x1, 458000 <warn@@Base+0x8640>
  447264:	add	x1, x1, #0xe0
  447268:	mov	w2, #0x5                   	// #5
  44726c:	mov	x0, #0x0                   	// #0
  447270:	bl	401c70 <dcgettext@plt>
  447274:	bl	44f3e8 <error@@Base>
  447278:	str	w26, [sp, #184]
  44727c:	ldr	x1, [sp, #320]
  447280:	b	445368 <ferror@plt+0x43628>
  447284:	ldr	x1, [sp, #176]
  447288:	mov	w2, #0x5                   	// #5
  44728c:	mov	x0, #0x0                   	// #0
  447290:	bl	401c70 <dcgettext@plt>
  447294:	bl	44f3e8 <error@@Base>
  447298:	b	446138 <ferror@plt+0x443f8>
  44729c:	mov	w2, #0x5                   	// #5
  4472a0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4472a4:	mov	x0, #0x0                   	// #0
  4472a8:	add	x1, x1, #0x350
  4472ac:	bl	401c70 <dcgettext@plt>
  4472b0:	ldrb	w1, [sp, #393]
  4472b4:	bl	44f9c0 <warn@@Base>
  4472b8:	b	4470b0 <ferror@plt+0x45370>
  4472bc:	mov	w4, #0x5                   	// #5
  4472c0:	adrp	x2, 486000 <warn@@Base+0x36640>
  4472c4:	adrp	x1, 486000 <warn@@Base+0x36640>
  4472c8:	add	x2, x2, #0xf0
  4472cc:	add	x1, x1, #0x140
  4472d0:	mov	x0, #0x0                   	// #0
  4472d4:	bl	401c20 <dcngettext@plt>
  4472d8:	add	x27, x27, #0x9
  4472dc:	mov	w1, w20
  4472e0:	mov	w2, #0x8                   	// #8
  4472e4:	bl	44f3e8 <error@@Base>
  4472e8:	cmp	x23, x27
  4472ec:	b.ls	4455fc <ferror@plt+0x438bc>  // b.plast
  4472f0:	mov	w1, #0x8                   	// #8
  4472f4:	b	445614 <ferror@plt+0x438d4>
  4472f8:	tbnz	w0, #0, 4471c8 <ferror@plt+0x45488>
  4472fc:	tbz	w0, #1, 4471e0 <ferror@plt+0x454a0>
  447300:	ldr	x1, [sp, #176]
  447304:	mov	w2, #0x5                   	// #5
  447308:	mov	x0, #0x0                   	// #0
  44730c:	bl	401c70 <dcgettext@plt>
  447310:	bl	44f3e8 <error@@Base>
  447314:	b	4471e0 <ferror@plt+0x454a0>
  447318:	tbnz	w0, #0, 447260 <ferror@plt+0x45520>
  44731c:	tbz	w0, #1, 447278 <ferror@plt+0x45538>
  447320:	ldr	x1, [sp, #176]
  447324:	mov	w2, #0x5                   	// #5
  447328:	mov	x0, #0x0                   	// #0
  44732c:	bl	401c70 <dcgettext@plt>
  447330:	bl	44f3e8 <error@@Base>
  447334:	b	447278 <ferror@plt+0x45538>
  447338:	tbnz	w0, #0, 447218 <ferror@plt+0x454d8>
  44733c:	tbz	w0, #1, 447230 <ferror@plt+0x454f0>
  447340:	ldr	x1, [sp, #176]
  447344:	mov	w2, #0x5                   	// #5
  447348:	mov	x0, #0x0                   	// #0
  44734c:	bl	401c70 <dcgettext@plt>
  447350:	bl	44f3e8 <error@@Base>
  447354:	b	447230 <ferror@plt+0x454f0>
  447358:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44735c:	add	x1, x1, #0x3a8
  447360:	mov	w2, #0x5                   	// #5
  447364:	mov	x0, #0x0                   	// #0
  447368:	bl	401c70 <dcgettext@plt>
  44736c:	bl	44f9c0 <warn@@Base>
  447370:	mov	w0, #0x1                   	// #1
  447374:	ldp	x29, x30, [sp, #64]
  447378:	ldp	x19, x20, [sp, #80]
  44737c:	ldp	x21, x22, [sp, #96]
  447380:	ldp	x23, x24, [sp, #112]
  447384:	ldp	x25, x26, [sp, #128]
  447388:	ldp	x27, x28, [sp, #144]
  44738c:	add	sp, sp, #0x190
  447390:	ret
  447394:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447398:	add	x1, x1, #0x3d0
  44739c:	mov	w2, #0x5                   	// #5
  4473a0:	mov	x0, #0x0                   	// #0
  4473a4:	bl	401c70 <dcgettext@plt>
  4473a8:	bl	44f9c0 <warn@@Base>
  4473ac:	b	447370 <ferror@plt+0x45630>
  4473b0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4473b4:	add	x1, x1, #0x160
  4473b8:	mov	w2, #0x5                   	// #5
  4473bc:	mov	x0, #0x0                   	// #0
  4473c0:	bl	401c70 <dcgettext@plt>
  4473c4:	bl	44f9c0 <warn@@Base>
  4473c8:	b	447370 <ferror@plt+0x45630>
  4473cc:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4473d0:	add	x1, x1, #0x388
  4473d4:	mov	w2, #0x5                   	// #5
  4473d8:	mov	x0, #0x0                   	// #0
  4473dc:	bl	401c70 <dcgettext@plt>
  4473e0:	bl	44f9c0 <warn@@Base>
  4473e4:	b	447370 <ferror@plt+0x45630>
  4473e8:	mov	x25, x23
  4473ec:	adrp	x20, 48a000 <warn@@Base+0x3a640>
  4473f0:	mov	x23, x28
  4473f4:	add	x20, x20, #0x160
  4473f8:	ldp	x28, x19, [sp, #240]
  4473fc:	b	446778 <ferror@plt+0x44a38>
  447400:	mov	x0, x20
  447404:	b	4463c8 <ferror@plt+0x44688>
  447408:	mov	w1, w2
  44740c:	b	445e2c <ferror@plt+0x440ec>
  447410:	adrp	x20, 48a000 <warn@@Base+0x3a640>
  447414:	add	x20, x20, #0x388
  447418:	ldr	x19, [sp, #224]
  44741c:	b	4466f0 <ferror@plt+0x449b0>
  447420:	stp	x29, x30, [sp, #-288]!
  447424:	mov	x29, sp
  447428:	stp	x25, x26, [sp, #64]
  44742c:	mov	x25, x0
  447430:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  447434:	stp	x23, x24, [sp, #48]
  447438:	ldr	w0, [x0, #876]
  44743c:	ldr	x26, [x25, #32]
  447440:	str	x1, [sp, #128]
  447444:	ldr	x23, [x25, #48]
  447448:	add	x23, x26, x23
  44744c:	cbnz	w0, 447490 <ferror@plt+0x45750>
  447450:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  447454:	mov	w0, #0x1                   	// #1
  447458:	str	w0, [x1, #876]
  44745c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  447460:	ldr	w0, [x0, #852]
  447464:	cbz	w0, 4474ac <ferror@plt+0x4576c>
  447468:	ldr	x0, [x25, #24]
  44746c:	cbz	x0, 4474ac <ferror@plt+0x4576c>
  447470:	mov	w2, #0x5                   	// #5
  447474:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447478:	mov	x0, #0x0                   	// #0
  44747c:	add	x1, x1, #0x6c8
  447480:	bl	401c70 <dcgettext@plt>
  447484:	ldp	x1, x2, [x25, #16]
  447488:	bl	401cc0 <printf@plt>
  44748c:	b	4474c8 <ferror@plt+0x45788>
  447490:	tbnz	w0, #0, 44745c <ferror@plt+0x4571c>
  447494:	tbnz	w0, #1, 447a88 <ferror@plt+0x45d48>
  447498:	mov	w0, #0x1                   	// #1
  44749c:	ldp	x23, x24, [sp, #48]
  4474a0:	ldp	x25, x26, [sp, #64]
  4474a4:	ldp	x29, x30, [sp], #288
  4474a8:	ret
  4474ac:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4474b0:	mov	w2, #0x5                   	// #5
  4474b4:	add	x1, x1, #0x708
  4474b8:	mov	x0, #0x0                   	// #0
  4474bc:	bl	401c70 <dcgettext@plt>
  4474c0:	ldr	x1, [x25, #16]
  4474c4:	bl	401cc0 <printf@plt>
  4474c8:	cmp	x26, x23
  4474cc:	b.cs	449850 <ferror@plt+0x47b10>  // b.hs, b.nlast
  4474d0:	adrp	x1, 45c000 <warn@@Base+0xc640>
  4474d4:	adrp	x0, 458000 <warn@@Base+0x8640>
  4474d8:	add	x1, x1, #0x518
  4474dc:	add	x0, x0, #0xf8
  4474e0:	stp	x19, x20, [sp, #16]
  4474e4:	mov	x20, x26
  4474e8:	stp	x21, x22, [sp, #32]
  4474ec:	stp	x27, x28, [sp, #80]
  4474f0:	str	x0, [sp, #120]
  4474f4:	str	x1, [sp, #184]
  4474f8:	b	44751c <ferror@plt+0x457dc>
  4474fc:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447500:	add	x1, x1, #0x978
  447504:	mov	w2, #0x5                   	// #5
  447508:	mov	x0, #0x0                   	// #0
  44750c:	bl	401c70 <dcgettext@plt>
  447510:	bl	401cc0 <printf@plt>
  447514:	cmp	x23, x20
  447518:	b.ls	447a6c <ferror@plt+0x45d2c>  // b.plast
  44751c:	ldr	x1, [sp, #184]
  447520:	mov	x2, #0xc                   	// #12
  447524:	ldr	x19, [x25, #16]
  447528:	mov	x0, x19
  44752c:	bl	401a50 <strncmp@plt>
  447530:	cbnz	w0, 44814c <ferror@plt+0x4640c>
  447534:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447538:	mov	x0, x19
  44753c:	add	x1, x1, #0x2b8
  447540:	bl	401ba0 <strcmp@plt>
  447544:	cbz	w0, 44814c <ferror@plt+0x4640c>
  447548:	adrp	x19, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44754c:	add	x19, x19, #0x760
  447550:	add	x0, x19, #0xba8
  447554:	add	x1, sp, #0x200
  447558:	str	x23, [sp, #208]
  44755c:	ldp	x2, x3, [x0]
  447560:	stp	x2, x3, [sp, #248]
  447564:	ldp	x2, x3, [x0, #16]
  447568:	stp	x2, x3, [x1, #-248]
  44756c:	ldr	x0, [x19, #3016]
  447570:	str	x0, [sp, #280]
  447574:	tst	w0, #0xff
  447578:	b.eq	448fa4 <ferror@plt+0x47264>  // b.none
  44757c:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  447580:	ldrb	w2, [sp, #274]
  447584:	mov	x1, x23
  447588:	mov	x24, #0x0                   	// #0
  44758c:	ldr	q0, [x0, #1936]
  447590:	add	x0, x19, #0xb80
  447594:	str	xzr, [x19, #2944]
  447598:	str	w2, [x19, #2968]
  44759c:	str	wzr, [x19, #2972]
  4475a0:	strh	wzr, [x19, #2976]
  4475a4:	str	wzr, [x19, #2980]
  4475a8:	stur	q0, [x0, #8]
  4475ac:	cmp	x20, x1
  4475b0:	b.cs	4474fc <ferror@plt+0x457bc>  // b.hs, b.nlast
  4475b4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4475b8:	add	x1, x1, #0x998
  4475bc:	mov	w2, #0x5                   	// #5
  4475c0:	mov	x0, #0x0                   	// #0
  4475c4:	bl	401c70 <dcgettext@plt>
  4475c8:	bl	401cc0 <printf@plt>
  4475cc:	ldr	x0, [sp, #208]
  4475d0:	cmp	x20, x0
  4475d4:	b.cs	449350 <ferror@plt+0x47610>  // b.hs, b.nlast
  4475d8:	adrp	x28, 48a000 <warn@@Base+0x3a640>
  4475dc:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4475e0:	add	x1, x28, #0x9b8
  4475e4:	add	x0, x0, #0xe50
  4475e8:	str	x1, [sp, #112]
  4475ec:	str	x0, [sp, #176]
  4475f0:	b	447854 <ferror@plt+0x45b14>
  4475f4:	sub	w20, w21, w0
  4475f8:	ldrb	w3, [sp, #280]
  4475fc:	and	w20, w20, #0xff
  447600:	ldrb	w0, [sp, #273]
  447604:	ldrb	w4, [sp, #272]
  447608:	add	x1, x19, #0xb80
  44760c:	cmp	w0, #0x1
  447610:	udiv	w3, w20, w3
  447614:	ldr	x2, [x19, #2944]
  447618:	and	x5, x3, #0xff
  44761c:	b.eq	448024 <ferror@plt+0x462e4>  // b.none
  447620:	ldrb	w6, [x1, #32]
  447624:	and	x0, x0, #0xff
  447628:	add	x6, x6, x5
  44762c:	udiv	x3, x6, x0
  447630:	mul	w4, w4, w3
  447634:	msub	x0, x3, x0, x6
  447638:	mov	w3, w4
  44763c:	strb	w0, [x1, #32]
  447640:	add	x2, x3, x2
  447644:	str	x2, [x19, #2944]
  447648:	cbz	w4, 447650 <ferror@plt+0x45910>
  44764c:	str	wzr, [x1, #8]
  447650:	mov	w2, #0x5                   	// #5
  447654:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447658:	mov	x0, #0x0                   	// #0
  44765c:	add	x1, x1, #0xa00
  447660:	str	x5, [sp, #136]
  447664:	bl	401c70 <dcgettext@plt>
  447668:	ldr	w7, [x19, #376]
  44766c:	add	x8, x19, #0x180
  447670:	mov	x9, x0
  447674:	add	x28, sp, #0xd8
  447678:	add	w3, w7, #0x1
  44767c:	adrp	x22, 490000 <warn@@Base+0x40640>
  447680:	sbfiz	x7, x7, #6, #32
  447684:	add	x22, x22, #0xb30
  447688:	add	x7, x8, x7
  44768c:	and	w3, w3, #0xf
  447690:	adrp	x21, 454000 <warn@@Base+0x4640>
  447694:	add	x21, x21, #0x870
  447698:	mov	x2, x22
  44769c:	mov	x1, x21
  4476a0:	mov	x0, x28
  4476a4:	str	x7, [sp, #104]
  4476a8:	stp	x8, x9, [sp, #160]
  4476ac:	str	w3, [x19, #376]
  4476b0:	adrp	x3, 459000 <warn@@Base+0x9640>
  4476b4:	add	x3, x3, #0xa28
  4476b8:	bl	401980 <sprintf@plt>
  4476bc:	ldr	x7, [sp, #104]
  4476c0:	mov	x2, x28
  4476c4:	ldr	x5, [sp, #136]
  4476c8:	mov	x0, x7
  4476cc:	mov	x1, #0x40                  	// #64
  4476d0:	str	x7, [sp, #152]
  4476d4:	mov	x3, x5
  4476d8:	bl	4019e0 <snprintf@plt>
  4476dc:	ldr	w1, [x19, #376]
  4476e0:	add	x4, x19, #0xb80
  4476e4:	ldr	x8, [sp, #160]
  4476e8:	add	w3, w1, #0x1
  4476ec:	sbfiz	x1, x1, #6, #32
  4476f0:	and	w3, w3, #0xf
  4476f4:	ldr	x5, [x19, #2944]
  4476f8:	add	x8, x8, x1
  4476fc:	mov	x2, x22
  447700:	mov	x1, x21
  447704:	mov	x0, x28
  447708:	str	x8, [sp, #104]
  44770c:	stp	x4, x5, [sp, #136]
  447710:	str	w3, [x19, #376]
  447714:	adrp	x3, 458000 <warn@@Base+0x8640>
  447718:	add	x3, x3, #0xc88
  44771c:	bl	401980 <sprintf@plt>
  447720:	ldr	x8, [sp, #104]
  447724:	mov	x2, x28
  447728:	ldr	x5, [sp, #144]
  44772c:	mov	x0, x8
  447730:	mov	x1, #0x40                  	// #64
  447734:	mov	x3, x5
  447738:	bl	4019e0 <snprintf@plt>
  44773c:	ldr	x4, [sp, #136]
  447740:	adrp	x5, 484000 <warn@@Base+0x34640>
  447744:	ldr	x8, [sp, #104]
  447748:	add	x5, x5, #0x810
  44774c:	ldrb	w4, [x4, #32]
  447750:	mov	w1, w20
  447754:	ldr	x7, [sp, #152]
  447758:	mov	x3, x8
  44775c:	ldr	x9, [sp, #168]
  447760:	mov	x2, x7
  447764:	mov	x0, x9
  447768:	bl	401cc0 <printf@plt>
  44776c:	ldrb	w7, [sp, #280]
  447770:	add	x5, x19, #0xb80
  447774:	ldr	w8, [sp, #276]
  447778:	mov	w2, #0x5                   	// #5
  44777c:	ldr	w3, [x19, #2960]
  447780:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447784:	mov	x0, #0x0                   	// #0
  447788:	add	x1, x1, #0xa40
  44778c:	udiv	w4, w20, w7
  447790:	str	x5, [sp, #104]
  447794:	msub	w20, w4, w7, w20
  447798:	add	w20, w8, w20, uxtb
  44779c:	add	w3, w3, w20
  4477a0:	str	w3, [x19, #2960]
  4477a4:	bl	401c70 <dcgettext@plt>
  4477a8:	mov	x7, x0
  4477ac:	ldr	w4, [x19, #376]
  4477b0:	mov	x1, x21
  4477b4:	add	x3, x19, #0x180
  4477b8:	mov	x2, x22
  4477bc:	add	w0, w4, #0x1
  4477c0:	str	x7, [sp, #136]
  4477c4:	sbfiz	x21, x4, #6, #32
  4477c8:	and	w0, w0, #0xf
  4477cc:	add	x21, x3, x21
  4477d0:	adrp	x3, 45b000 <warn@@Base+0xb640>
  4477d4:	add	x3, x3, #0xd18
  4477d8:	str	w0, [x19, #376]
  4477dc:	mov	x0, x28
  4477e0:	bl	401980 <sprintf@plt>
  4477e4:	sxtw	x3, w20
  4477e8:	mov	x2, x28
  4477ec:	mov	x1, #0x40                  	// #64
  4477f0:	mov	x0, x21
  4477f4:	bl	4019e0 <snprintf@plt>
  4477f8:	ldr	x5, [sp, #104]
  4477fc:	mov	x1, x21
  447800:	ldr	x7, [sp, #136]
  447804:	ldr	w2, [x5, #16]
  447808:	mov	x0, x7
  44780c:	bl	401cc0 <printf@plt>
  447810:	ldr	x5, [sp, #104]
  447814:	ldr	w20, [x5, #8]
  447818:	cbz	w20, 448010 <ferror@plt+0x462d0>
  44781c:	mov	w2, #0x5                   	// #5
  447820:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447824:	mov	x0, #0x0                   	// #0
  447828:	add	x1, x1, #0xa58
  44782c:	bl	401c70 <dcgettext@plt>
  447830:	mov	w1, w20
  447834:	bl	401cc0 <printf@plt>
  447838:	ldr	w0, [x19, #2952]
  44783c:	add	w0, w0, #0x1
  447840:	str	w0, [x19, #2952]
  447844:	ldr	x0, [sp, #208]
  447848:	cmp	x0, x27
  44784c:	b.ls	447a50 <ferror@plt+0x45d10>  // b.plast
  447850:	mov	x20, x27
  447854:	ldr	x0, [sp, #112]
  447858:	mov	x27, x20
  44785c:	sub	x1, x20, x26
  447860:	bl	401cc0 <printf@plt>
  447864:	ldrb	w21, [x27], #1
  447868:	ldrb	w0, [sp, #281]
  44786c:	cmp	w21, w0
  447870:	b.cs	4475f4 <ferror@plt+0x458b4>  // b.hs, b.nlast
  447874:	cmp	w21, #0x6
  447878:	b.eq	44852c <ferror@plt+0x467ec>  // b.none
  44787c:	b.hi	447d68 <ferror@plt+0x46028>  // b.pmore
  447880:	cmp	w21, #0x3
  447884:	b.eq	4483c4 <ferror@plt+0x46684>  // b.none
  447888:	b.hi	447b8c <ferror@plt+0x45e4c>  // b.pmore
  44788c:	cmp	w21, #0x1
  447890:	b.eq	447fec <ferror@plt+0x462ac>  // b.none
  447894:	cmp	w21, #0x2
  447898:	b.ne	447ad8 <ferror@plt+0x45d98>  // b.any
  44789c:	mov	x2, x27
  4478a0:	mov	w1, #0x1                   	// #1
  4478a4:	mov	w0, #0x0                   	// #0
  4478a8:	mov	w4, #0x0                   	// #0
  4478ac:	mov	x20, #0x0                   	// #0
  4478b0:	mov	w5, #0x3                   	// #3
  4478b4:	cmp	x23, x2
  4478b8:	b.ls	448cd0 <ferror@plt+0x46f90>  // b.plast
  4478bc:	ldrb	w3, [x2], #1
  4478c0:	add	w4, w4, #0x1
  4478c4:	cmp	w0, #0x3f
  4478c8:	b.hi	447ac8 <ferror@plt+0x45d88>  // b.pmore
  4478cc:	and	x6, x3, #0x7f
  4478d0:	lsl	x7, x6, x0
  4478d4:	orr	x20, x20, x7
  4478d8:	lsr	x7, x20, x0
  4478dc:	cmp	x6, x7
  4478e0:	csel	w1, w1, w5, eq  // eq = none
  4478e4:	add	w0, w0, #0x7
  4478e8:	tbnz	w3, #7, 4478b4 <ferror@plt+0x45b74>
  4478ec:	and	w1, w1, #0xfffffffe
  4478f0:	add	x27, x27, w4, uxtw
  4478f4:	tbnz	w1, #1, 44938c <ferror@plt+0x4764c>
  4478f8:	ldrb	w1, [sp, #273]
  4478fc:	add	x5, x19, #0xb80
  447900:	ldrb	w0, [sp, #272]
  447904:	cmp	w1, #0x1
  447908:	ldr	x2, [x19, #2944]
  44790c:	b.eq	448d08 <ferror@plt+0x46fc8>  // b.none
  447910:	ldrb	w4, [x5, #32]
  447914:	and	x1, x1, #0xff
  447918:	add	x4, x4, x20
  44791c:	udiv	x3, x4, x1
  447920:	mul	w0, w0, w3
  447924:	msub	x1, x3, x1, x4
  447928:	strb	w1, [x5, #32]
  44792c:	add	x2, x2, w0, uxtw
  447930:	str	x2, [x19, #2944]
  447934:	cbz	w0, 44793c <ferror@plt+0x45bfc>
  447938:	str	wzr, [x5, #8]
  44793c:	mov	w2, #0x5                   	// #5
  447940:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447944:	mov	x0, #0x0                   	// #0
  447948:	add	x1, x1, #0xdb8
  44794c:	bl	401c70 <dcgettext@plt>
  447950:	mov	x7, x0
  447954:	ldr	w5, [x19, #376]
  447958:	add	x4, x19, #0x180
  44795c:	add	x28, sp, #0xd8
  447960:	adrp	x22, 490000 <warn@@Base+0x40640>
  447964:	add	w3, w5, #0x1
  447968:	add	x22, x22, #0xb30
  44796c:	sbfiz	x5, x5, #6, #32
  447970:	and	w3, w3, #0xf
  447974:	add	x5, x4, x5
  447978:	adrp	x21, 454000 <warn@@Base+0x4640>
  44797c:	add	x21, x21, #0x870
  447980:	mov	x2, x22
  447984:	mov	x1, x21
  447988:	mov	x0, x28
  44798c:	str	x5, [sp, #104]
  447990:	stp	x4, x7, [sp, #152]
  447994:	str	w3, [x19, #376]
  447998:	adrp	x3, 459000 <warn@@Base+0x9640>
  44799c:	add	x3, x3, #0xa28
  4479a0:	bl	401980 <sprintf@plt>
  4479a4:	ldr	x5, [sp, #104]
  4479a8:	mov	x3, x20
  4479ac:	mov	x2, x28
  4479b0:	mov	x1, #0x40                  	// #64
  4479b4:	mov	x0, x5
  4479b8:	str	x5, [sp, #144]
  4479bc:	bl	4019e0 <snprintf@plt>
  4479c0:	ldr	w20, [x19, #376]
  4479c4:	ldr	x4, [sp, #152]
  4479c8:	add	w0, w20, #0x1
  4479cc:	sbfiz	x20, x20, #6, #32
  4479d0:	add	x8, x19, #0xb80
  4479d4:	ldr	x9, [x19, #2944]
  4479d8:	add	x20, x4, x20
  4479dc:	and	w4, w0, #0xf
  4479e0:	mov	x2, x22
  4479e4:	mov	x1, x21
  4479e8:	mov	x0, x28
  4479ec:	adrp	x3, 458000 <warn@@Base+0x8640>
  4479f0:	add	x3, x3, #0xc88
  4479f4:	str	x9, [sp, #104]
  4479f8:	str	x8, [sp, #136]
  4479fc:	str	w4, [x19, #376]
  447a00:	bl	401980 <sprintf@plt>
  447a04:	ldr	x9, [sp, #104]
  447a08:	mov	x2, x28
  447a0c:	mov	x1, #0x40                  	// #64
  447a10:	mov	x0, x20
  447a14:	mov	x3, x9
  447a18:	bl	4019e0 <snprintf@plt>
  447a1c:	ldp	x8, x5, [sp, #136]
  447a20:	mov	x2, x20
  447a24:	ldr	x7, [sp, #160]
  447a28:	adrp	x4, 484000 <warn@@Base+0x34640>
  447a2c:	add	x4, x4, #0x810
  447a30:	mov	x0, x7
  447a34:	ldrb	w3, [x8, #32]
  447a38:	mov	x1, x5
  447a3c:	bl	401cc0 <printf@plt>
  447a40:	ldr	x0, [sp, #208]
  447a44:	cmp	x0, x27
  447a48:	b.hi	447850 <ferror@plt+0x45b10>  // b.pmore
  447a4c:	nop
  447a50:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  447a54:	mov	x20, x27
  447a58:	mov	w0, #0xa                   	// #10
  447a5c:	ldr	x1, [x1, #1160]
  447a60:	bl	401990 <putc@plt>
  447a64:	cmp	x23, x20
  447a68:	b.hi	44751c <ferror@plt+0x457dc>  // b.pmore
  447a6c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  447a70:	ldp	x19, x20, [sp, #16]
  447a74:	ldr	w0, [x0, #876]
  447a78:	ldp	x21, x22, [sp, #32]
  447a7c:	ldp	x27, x28, [sp, #80]
  447a80:	tbz	w0, #1, 447498 <ferror@plt+0x45758>
  447a84:	nop
  447a88:	stp	x19, x20, [sp, #16]
  447a8c:	mov	w19, #0x0                   	// #0
  447a90:	mov	x3, x23
  447a94:	ldr	x4, [sp, #128]
  447a98:	mov	x2, x26
  447a9c:	mov	x1, x26
  447aa0:	mov	x0, x25
  447aa4:	bl	4450b8 <ferror@plt+0x43378>
  447aa8:	cmp	w0, #0x0
  447aac:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  447ab0:	cset	w0, eq  // eq = none
  447ab4:	ldp	x19, x20, [sp, #16]
  447ab8:	ldp	x23, x24, [sp, #48]
  447abc:	ldp	x25, x26, [sp, #64]
  447ac0:	ldp	x29, x30, [sp], #288
  447ac4:	ret
  447ac8:	tst	x3, #0x7f
  447acc:	csel	w1, w1, w5, eq  // eq = none
  447ad0:	tbnz	w3, #7, 4478b4 <ferror@plt+0x45b74>
  447ad4:	b	4478ec <ferror@plt+0x45bac>
  447ad8:	cbnz	w21, 4484f8 <ferror@plt+0x467b8>
  447adc:	ldrb	w0, [sp, #274]
  447ae0:	mov	x4, x27
  447ae4:	mov	w1, #0x1                   	// #1
  447ae8:	mov	x22, #0x0                   	// #0
  447aec:	mov	x20, #0x0                   	// #0
  447af0:	mov	w6, #0x3                   	// #3
  447af4:	str	w0, [sp, #104]
  447af8:	mov	w0, #0x0                   	// #0
  447afc:	nop
  447b00:	cmp	x23, x4
  447b04:	b.ls	448cac <ferror@plt+0x46f6c>  // b.plast
  447b08:	ldrb	w2, [x4], #1
  447b0c:	add	w22, w22, #0x1
  447b10:	cmp	w0, #0x3f
  447b14:	b.hi	447b7c <ferror@plt+0x45e3c>  // b.pmore
  447b18:	and	x5, x2, #0x7f
  447b1c:	lsl	x7, x5, x0
  447b20:	orr	x20, x20, x7
  447b24:	lsr	x7, x20, x0
  447b28:	cmp	x5, x7
  447b2c:	csel	w1, w1, w6, eq  // eq = none
  447b30:	add	w0, w0, #0x7
  447b34:	tbnz	w2, #7, 447b00 <ferror@plt+0x45dc0>
  447b38:	and	w1, w1, #0xfffffffe
  447b3c:	add	x21, x27, x22
  447b40:	tbnz	w1, #1, 4493ec <ferror@plt+0x476ac>
  447b44:	cmp	x20, #0x0
  447b48:	ccmp	x23, x21, #0x4, ne  // ne = any
  447b4c:	b.eq	447b5c <ferror@plt+0x45e1c>  // b.none
  447b50:	sub	x0, x23, x21
  447b54:	cmp	x20, x0
  447b58:	b.ls	448ec4 <ferror@plt+0x47184>  // b.plast
  447b5c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447b60:	add	x1, x1, #0x4a0
  447b64:	mov	w2, #0x5                   	// #5
  447b68:	mov	x27, x21
  447b6c:	mov	x0, #0x0                   	// #0
  447b70:	bl	401c70 <dcgettext@plt>
  447b74:	bl	44f9c0 <warn@@Base>
  447b78:	b	447844 <ferror@plt+0x45b04>
  447b7c:	tst	x2, #0x7f
  447b80:	csel	w1, w1, w6, eq  // eq = none
  447b84:	tbnz	w2, #7, 447b00 <ferror@plt+0x45dc0>
  447b88:	b	447b38 <ferror@plt+0x45df8>
  447b8c:	mov	x2, x27
  447b90:	cmp	w21, #0x4
  447b94:	mov	w1, #0x1                   	// #1
  447b98:	mov	w0, #0x0                   	// #0
  447b9c:	mov	w4, #0x0                   	// #0
  447ba0:	mov	x20, #0x0                   	// #0
  447ba4:	mov	w5, #0x3                   	// #3
  447ba8:	b.eq	447c90 <ferror@plt+0x45f50>  // b.none
  447bac:	cmp	x23, x2
  447bb0:	b.ls	448bc0 <ferror@plt+0x46e80>  // b.plast
  447bb4:	ldrb	w3, [x2], #1
  447bb8:	add	w4, w4, #0x1
  447bbc:	cmp	w0, #0x3f
  447bc0:	b.hi	447fdc <ferror@plt+0x4629c>  // b.pmore
  447bc4:	and	x6, x3, #0x7f
  447bc8:	lsl	x7, x6, x0
  447bcc:	orr	x20, x20, x7
  447bd0:	lsr	x7, x20, x0
  447bd4:	cmp	x6, x7
  447bd8:	csel	w1, w1, w5, eq  // eq = none
  447bdc:	add	w0, w0, #0x7
  447be0:	tbnz	w3, #7, 447bac <ferror@plt+0x45e6c>
  447be4:	and	w1, w1, #0xfffffffe
  447be8:	add	x27, x27, w4, uxtw
  447bec:	tbnz	w1, #1, 4493bc <ferror@plt+0x4767c>
  447bf0:	mov	w2, #0x5                   	// #5
  447bf4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447bf8:	mov	x0, #0x0                   	// #0
  447bfc:	add	x1, x1, #0xe38
  447c00:	bl	401c70 <dcgettext@plt>
  447c04:	mov	x5, x0
  447c08:	ldr	w1, [x19, #376]
  447c0c:	add	x4, x19, #0x180
  447c10:	add	x28, sp, #0xd8
  447c14:	adrp	x3, 459000 <warn@@Base+0x9640>
  447c18:	add	w7, w1, #0x1
  447c1c:	add	x3, x3, #0xa28
  447c20:	sbfiz	x1, x1, #6, #32
  447c24:	and	w7, w7, #0xf
  447c28:	add	x4, x4, x1
  447c2c:	mov	x0, x28
  447c30:	adrp	x22, 490000 <warn@@Base+0x40640>
  447c34:	adrp	x21, 454000 <warn@@Base+0x4640>
  447c38:	add	x2, x22, #0xb30
  447c3c:	add	x1, x21, #0x870
  447c40:	str	x4, [sp, #104]
  447c44:	str	x5, [sp, #136]
  447c48:	str	w7, [x19, #376]
  447c4c:	bl	401980 <sprintf@plt>
  447c50:	ldr	x4, [sp, #104]
  447c54:	mov	x3, x20
  447c58:	mov	x2, x28
  447c5c:	mov	x1, #0x40                  	// #64
  447c60:	mov	x0, x4
  447c64:	bl	4019e0 <snprintf@plt>
  447c68:	ldr	x4, [sp, #104]
  447c6c:	ldr	x5, [sp, #136]
  447c70:	mov	x1, x4
  447c74:	mov	x0, x5
  447c78:	bl	401cc0 <printf@plt>
  447c7c:	str	w20, [x19, #2964]
  447c80:	b	447844 <ferror@plt+0x45b04>
  447c84:	tst	x3, #0x7f
  447c88:	csel	w1, w1, w5, eq  // eq = none
  447c8c:	tbz	w3, #7, 447cc8 <ferror@plt+0x45f88>
  447c90:	cmp	x23, x2
  447c94:	b.ls	448d54 <ferror@plt+0x47014>  // b.plast
  447c98:	ldrb	w3, [x2], #1
  447c9c:	add	w4, w4, #0x1
  447ca0:	cmp	w0, #0x3f
  447ca4:	b.hi	447c84 <ferror@plt+0x45f44>  // b.pmore
  447ca8:	and	x6, x3, #0x7f
  447cac:	lsl	x7, x6, x0
  447cb0:	orr	x20, x20, x7
  447cb4:	lsr	x7, x20, x0
  447cb8:	cmp	x6, x7
  447cbc:	csel	w1, w1, w5, eq  // eq = none
  447cc0:	add	w0, w0, #0x7
  447cc4:	tbnz	w3, #7, 447c90 <ferror@plt+0x45f50>
  447cc8:	and	w1, w1, #0xfffffffe
  447ccc:	add	x27, x27, w4, uxtw
  447cd0:	tbnz	w1, #1, 4493d4 <ferror@plt+0x47694>
  447cd4:	mov	w2, #0x5                   	// #5
  447cd8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447cdc:	mov	x0, #0x0                   	// #0
  447ce0:	add	x1, x1, #0xe00
  447ce4:	bl	401c70 <dcgettext@plt>
  447ce8:	mov	x5, x0
  447cec:	ldr	w1, [x19, #376]
  447cf0:	add	x4, x19, #0x180
  447cf4:	add	x28, sp, #0xd8
  447cf8:	adrp	x3, 459000 <warn@@Base+0x9640>
  447cfc:	add	w7, w1, #0x1
  447d00:	add	x3, x3, #0xa28
  447d04:	sbfiz	x1, x1, #6, #32
  447d08:	and	w7, w7, #0xf
  447d0c:	add	x4, x4, x1
  447d10:	mov	x0, x28
  447d14:	adrp	x22, 490000 <warn@@Base+0x40640>
  447d18:	adrp	x21, 454000 <warn@@Base+0x4640>
  447d1c:	add	x2, x22, #0xb30
  447d20:	add	x1, x21, #0x870
  447d24:	str	x4, [sp, #104]
  447d28:	str	x5, [sp, #136]
  447d2c:	str	w7, [x19, #376]
  447d30:	bl	401980 <sprintf@plt>
  447d34:	ldr	x4, [sp, #104]
  447d38:	mov	x3, x20
  447d3c:	mov	x2, x28
  447d40:	mov	x1, #0x40                  	// #64
  447d44:	mov	x0, x4
  447d48:	bl	4019e0 <snprintf@plt>
  447d4c:	ldr	x4, [sp, #104]
  447d50:	ldr	x5, [sp, #136]
  447d54:	mov	x1, x4
  447d58:	mov	x0, x5
  447d5c:	bl	401cc0 <printf@plt>
  447d60:	str	w20, [x19, #2956]
  447d64:	b	447844 <ferror@plt+0x45b04>
  447d68:	cmp	w21, #0xa
  447d6c:	b.eq	44870c <ferror@plt+0x469cc>  // b.none
  447d70:	b.hi	447ed0 <ferror@plt+0x46190>  // b.pmore
  447d74:	cmp	w21, #0x8
  447d78:	b.eq	4485d0 <ferror@plt+0x46890>  // b.none
  447d7c:	cmp	w21, #0x9
  447d80:	b.ne	447ea4 <ferror@plt+0x46164>  // b.any
  447d84:	add	x4, x20, #0x3
  447d88:	cmp	x23, x4
  447d8c:	b.hi	448d7c <ferror@plt+0x4703c>  // b.pmore
  447d90:	cmp	x23, x27
  447d94:	mov	x7, #0x0                   	// #0
  447d98:	b.ls	447dac <ferror@plt+0x4606c>  // b.plast
  447d9c:	sub	x1, x23, x27
  447da0:	sub	w0, w1, #0x1
  447da4:	cmp	w0, #0x7
  447da8:	b.ls	448d80 <ferror@plt+0x47040>  // b.plast
  447dac:	ldr	x3, [x19, #2944]
  447db0:	mov	w2, #0x5                   	// #5
  447db4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447db8:	mov	x0, #0x0                   	// #0
  447dbc:	add	x3, x3, x7
  447dc0:	add	x1, x1, #0xea8
  447dc4:	stp	x7, x4, [sp, #136]
  447dc8:	add	x28, sp, #0xd8
  447dcc:	add	x27, x19, #0x180
  447dd0:	str	x3, [x19, #2944]
  447dd4:	adrp	x22, 490000 <warn@@Base+0x40640>
  447dd8:	strb	wzr, [x19, #2976]
  447ddc:	bl	401c70 <dcgettext@plt>
  447de0:	ldr	w1, [x19, #376]
  447de4:	mov	x5, x0
  447de8:	add	x22, x22, #0xb30
  447dec:	adrp	x21, 454000 <warn@@Base+0x4640>
  447df0:	add	w3, w1, #0x1
  447df4:	add	x21, x21, #0x870
  447df8:	sbfiz	x1, x1, #6, #32
  447dfc:	and	w3, w3, #0xf
  447e00:	add	x20, x27, x1
  447e04:	mov	x2, x22
  447e08:	mov	x1, x21
  447e0c:	mov	x0, x28
  447e10:	str	x5, [sp, #104]
  447e14:	str	w3, [x19, #376]
  447e18:	adrp	x3, 459000 <warn@@Base+0x9640>
  447e1c:	add	x3, x3, #0xa28
  447e20:	bl	401980 <sprintf@plt>
  447e24:	ldr	x7, [sp, #136]
  447e28:	mov	x2, x28
  447e2c:	mov	x0, x20
  447e30:	mov	x1, #0x40                  	// #64
  447e34:	mov	x3, x7
  447e38:	bl	4019e0 <snprintf@plt>
  447e3c:	ldr	w1, [x19, #376]
  447e40:	mov	x2, x22
  447e44:	mov	x0, x28
  447e48:	add	w7, w1, #0x1
  447e4c:	and	w7, w7, #0xf
  447e50:	sbfiz	x3, x1, #6, #32
  447e54:	mov	x1, x21
  447e58:	add	x21, x27, x3
  447e5c:	adrp	x3, 458000 <warn@@Base+0x8640>
  447e60:	add	x3, x3, #0xc88
  447e64:	str	w7, [x19, #376]
  447e68:	ldr	x22, [x19, #2944]
  447e6c:	bl	401980 <sprintf@plt>
  447e70:	ldr	x4, [sp, #144]
  447e74:	mov	x2, x28
  447e78:	mov	x3, x22
  447e7c:	mov	x0, x21
  447e80:	mov	x27, x4
  447e84:	mov	x1, #0x40                  	// #64
  447e88:	bl	4019e0 <snprintf@plt>
  447e8c:	ldr	x5, [sp, #104]
  447e90:	mov	x2, x21
  447e94:	mov	x1, x20
  447e98:	mov	x0, x5
  447e9c:	bl	401cc0 <printf@plt>
  447ea0:	b	447844 <ferror@plt+0x45b04>
  447ea4:	cmp	w21, #0x7
  447ea8:	b.ne	4484f8 <ferror@plt+0x467b8>  // b.any
  447eac:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447eb0:	add	x1, x1, #0xe68
  447eb4:	mov	w2, #0x5                   	// #5
  447eb8:	mov	x0, #0x0                   	// #0
  447ebc:	bl	401c70 <dcgettext@plt>
  447ec0:	bl	401cc0 <printf@plt>
  447ec4:	mov	w0, #0x1                   	// #1
  447ec8:	str	w0, [x19, #2972]
  447ecc:	b	447844 <ferror@plt+0x45b04>
  447ed0:	cmp	w21, #0xb
  447ed4:	b.eq	4486f0 <ferror@plt+0x469b0>  // b.none
  447ed8:	cmp	w21, #0xc
  447edc:	b.ne	4484f8 <ferror@plt+0x467b8>  // b.any
  447ee0:	mov	x2, x27
  447ee4:	mov	w1, #0x1                   	// #1
  447ee8:	mov	w0, #0x0                   	// #0
  447eec:	mov	w4, #0x0                   	// #0
  447ef0:	mov	x20, #0x0                   	// #0
  447ef4:	mov	w5, #0x3                   	// #3
  447ef8:	cmp	x23, x2
  447efc:	b.ls	448d30 <ferror@plt+0x46ff0>  // b.plast
  447f00:	ldrb	w3, [x2], #1
  447f04:	add	w4, w4, #0x1
  447f08:	cmp	w0, #0x3f
  447f0c:	b.hi	447fcc <ferror@plt+0x4628c>  // b.pmore
  447f10:	and	x6, x3, #0x7f
  447f14:	lsl	x7, x6, x0
  447f18:	orr	x20, x20, x7
  447f1c:	lsr	x7, x20, x0
  447f20:	cmp	x6, x7
  447f24:	csel	w1, w1, w5, eq  // eq = none
  447f28:	add	w0, w0, #0x7
  447f2c:	tbnz	w3, #7, 447ef8 <ferror@plt+0x461b8>
  447f30:	and	w1, w1, #0xfffffffe
  447f34:	add	x27, x27, w4, uxtw
  447f38:	tbnz	w1, #1, 4493a4 <ferror@plt+0x47664>
  447f3c:	mov	w2, #0x5                   	// #5
  447f40:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447f44:	mov	x0, #0x0                   	// #0
  447f48:	add	x1, x1, #0xf18
  447f4c:	bl	401c70 <dcgettext@plt>
  447f50:	mov	x5, x0
  447f54:	ldr	w1, [x19, #376]
  447f58:	add	x4, x19, #0x180
  447f5c:	add	x28, sp, #0xd8
  447f60:	adrp	x22, 490000 <warn@@Base+0x40640>
  447f64:	add	w7, w1, #0x1
  447f68:	add	x2, x22, #0xb30
  447f6c:	sbfiz	x1, x1, #6, #32
  447f70:	and	w7, w7, #0xf
  447f74:	add	x4, x4, x1
  447f78:	mov	x0, x28
  447f7c:	adrp	x21, 454000 <warn@@Base+0x4640>
  447f80:	adrp	x3, 459000 <warn@@Base+0x9640>
  447f84:	add	x1, x21, #0x870
  447f88:	add	x3, x3, #0xa28
  447f8c:	str	x4, [sp, #104]
  447f90:	str	x5, [sp, #136]
  447f94:	str	w7, [x19, #376]
  447f98:	bl	401980 <sprintf@plt>
  447f9c:	ldr	x4, [sp, #104]
  447fa0:	mov	x3, x20
  447fa4:	mov	x2, x28
  447fa8:	mov	x1, #0x40                  	// #64
  447fac:	mov	x0, x4
  447fb0:	bl	4019e0 <snprintf@plt>
  447fb4:	ldr	x4, [sp, #104]
  447fb8:	ldr	x5, [sp, #136]
  447fbc:	mov	x1, x4
  447fc0:	mov	x0, x5
  447fc4:	bl	401cc0 <printf@plt>
  447fc8:	b	447844 <ferror@plt+0x45b04>
  447fcc:	tst	x3, #0x7f
  447fd0:	csel	w1, w1, w5, eq  // eq = none
  447fd4:	tbnz	w3, #7, 447ef8 <ferror@plt+0x461b8>
  447fd8:	b	447f30 <ferror@plt+0x461f0>
  447fdc:	tst	x3, #0x7f
  447fe0:	csel	w1, w1, w5, eq  // eq = none
  447fe4:	tbnz	w3, #7, 447bac <ferror@plt+0x45e6c>
  447fe8:	b	447be4 <ferror@plt+0x45ea4>
  447fec:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  447ff0:	add	x1, x1, #0xd90
  447ff4:	mov	w2, #0x5                   	// #5
  447ff8:	mov	x0, #0x0                   	// #0
  447ffc:	bl	401c70 <dcgettext@plt>
  448000:	bl	401cc0 <printf@plt>
  448004:	ldr	w20, [x19, #2952]
  448008:	cbnz	w20, 44781c <ferror@plt+0x45adc>
  44800c:	nop
  448010:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  448014:	mov	w0, #0xa                   	// #10
  448018:	ldr	x1, [x1, #1160]
  44801c:	bl	401990 <putc@plt>
  448020:	b	447838 <ferror@plt+0x45af8>
  448024:	umull	x4, w3, w4
  448028:	add	x2, x4, x2
  44802c:	str	x2, [x19, #2944]
  448030:	cbz	x4, 448038 <ferror@plt+0x462f8>
  448034:	str	wzr, [x1, #8]
  448038:	mov	w2, #0x5                   	// #5
  44803c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448040:	mov	x0, #0x0                   	// #0
  448044:	add	x1, x1, #0x9c8
  448048:	str	x4, [sp, #136]
  44804c:	bl	401c70 <dcgettext@plt>
  448050:	ldr	w5, [x19, #376]
  448054:	add	x7, x19, #0x180
  448058:	mov	x8, x0
  44805c:	add	x28, sp, #0xd8
  448060:	add	w3, w5, #0x1
  448064:	adrp	x22, 490000 <warn@@Base+0x40640>
  448068:	sbfiz	x5, x5, #6, #32
  44806c:	add	x22, x22, #0xb30
  448070:	add	x5, x7, x5
  448074:	and	w3, w3, #0xf
  448078:	adrp	x21, 454000 <warn@@Base+0x4640>
  44807c:	add	x21, x21, #0x870
  448080:	mov	x2, x22
  448084:	mov	x1, x21
  448088:	mov	x0, x28
  44808c:	str	x5, [sp, #104]
  448090:	stp	x7, x8, [sp, #152]
  448094:	str	w3, [x19, #376]
  448098:	adrp	x3, 459000 <warn@@Base+0x9640>
  44809c:	add	x3, x3, #0xa28
  4480a0:	bl	401980 <sprintf@plt>
  4480a4:	ldr	x5, [sp, #104]
  4480a8:	mov	x2, x28
  4480ac:	ldr	x4, [sp, #136]
  4480b0:	mov	x0, x5
  4480b4:	mov	x1, #0x40                  	// #64
  4480b8:	str	x5, [sp, #144]
  4480bc:	mov	x3, x4
  4480c0:	bl	4019e0 <snprintf@plt>
  4480c4:	ldr	w4, [x19, #376]
  4480c8:	mov	x2, x22
  4480cc:	ldr	x7, [sp, #152]
  4480d0:	add	w3, w4, #0x1
  4480d4:	sbfiz	x4, x4, #6, #32
  4480d8:	and	w3, w3, #0xf
  4480dc:	ldr	x9, [x19, #2944]
  4480e0:	add	x4, x7, x4
  4480e4:	mov	x1, x21
  4480e8:	mov	x0, x28
  4480ec:	str	x4, [sp, #104]
  4480f0:	str	x9, [sp, #136]
  4480f4:	str	w3, [x19, #376]
  4480f8:	adrp	x3, 458000 <warn@@Base+0x8640>
  4480fc:	add	x3, x3, #0xc88
  448100:	bl	401980 <sprintf@plt>
  448104:	ldr	x4, [sp, #104]
  448108:	mov	x2, x28
  44810c:	ldr	x9, [sp, #136]
  448110:	mov	x0, x4
  448114:	mov	x1, #0x40                  	// #64
  448118:	mov	x3, x9
  44811c:	bl	4019e0 <snprintf@plt>
  448120:	ldr	x5, [sp, #144]
  448124:	mov	w1, w20
  448128:	ldr	x8, [sp, #160]
  44812c:	mov	x2, x5
  448130:	ldr	x4, [sp, #104]
  448134:	mov	x0, x8
  448138:	mov	x3, x4
  44813c:	adrp	x4, 484000 <warn@@Base+0x34640>
  448140:	add	x4, x4, #0x810
  448144:	bl	401cc0 <printf@plt>
  448148:	b	44776c <ferror@plt+0x45a2c>
  44814c:	add	x4, sp, #0xd0
  448150:	add	x3, sp, #0xf8
  448154:	mov	x2, x23
  448158:	mov	x1, x20
  44815c:	mov	x0, x25
  448160:	bl	431438 <ferror@plt+0x2f6f8>
  448164:	mov	x24, x0
  448168:	cbz	x0, 448fbc <ferror@plt+0x4727c>
  44816c:	mov	w2, #0x5                   	// #5
  448170:	adrp	x1, 489000 <warn@@Base+0x39640>
  448174:	mov	x0, #0x0                   	// #0
  448178:	add	x1, x1, #0xcf8
  44817c:	bl	401c70 <dcgettext@plt>
  448180:	sub	x1, x20, x26
  448184:	bl	401cc0 <printf@plt>
  448188:	mov	w2, #0x5                   	// #5
  44818c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448190:	mov	x0, #0x0                   	// #0
  448194:	add	x1, x1, #0x738
  448198:	bl	401c70 <dcgettext@plt>
  44819c:	ldr	x1, [sp, #248]
  4481a0:	bl	401cc0 <printf@plt>
  4481a4:	mov	w2, #0x5                   	// #5
  4481a8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4481ac:	mov	x0, #0x0                   	// #0
  4481b0:	add	x1, x1, #0x760
  4481b4:	bl	401c70 <dcgettext@plt>
  4481b8:	ldrh	w1, [sp, #256]
  4481bc:	bl	401cc0 <printf@plt>
  4481c0:	mov	w2, #0x5                   	// #5
  4481c4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4481c8:	mov	x0, #0x0                   	// #0
  4481cc:	add	x1, x1, #0x788
  4481d0:	bl	401c70 <dcgettext@plt>
  4481d4:	ldr	w1, [sp, #264]
  4481d8:	bl	401cc0 <printf@plt>
  4481dc:	mov	w2, #0x5                   	// #5
  4481e0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4481e4:	mov	x0, #0x0                   	// #0
  4481e8:	add	x1, x1, #0x7b0
  4481ec:	bl	401c70 <dcgettext@plt>
  4481f0:	ldrb	w1, [sp, #272]
  4481f4:	bl	401cc0 <printf@plt>
  4481f8:	ldrh	w0, [sp, #256]
  4481fc:	cmp	w0, #0x3
  448200:	b.hi	448480 <ferror@plt+0x46740>  // b.pmore
  448204:	mov	w2, #0x5                   	// #5
  448208:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  44820c:	mov	x0, #0x0                   	// #0
  448210:	add	x1, x1, #0x800
  448214:	bl	401c70 <dcgettext@plt>
  448218:	ldrb	w1, [sp, #274]
  44821c:	bl	401cc0 <printf@plt>
  448220:	mov	w2, #0x5                   	// #5
  448224:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448228:	mov	x0, #0x0                   	// #0
  44822c:	add	x1, x1, #0x828
  448230:	bl	401c70 <dcgettext@plt>
  448234:	ldr	w1, [sp, #276]
  448238:	bl	401cc0 <printf@plt>
  44823c:	mov	w2, #0x5                   	// #5
  448240:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448244:	mov	x0, #0x0                   	// #0
  448248:	add	x1, x1, #0x850
  44824c:	bl	401c70 <dcgettext@plt>
  448250:	ldrb	w1, [sp, #280]
  448254:	bl	401cc0 <printf@plt>
  448258:	mov	w2, #0x5                   	// #5
  44825c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448260:	mov	x0, #0x0                   	// #0
  448264:	add	x1, x1, #0x878
  448268:	bl	401c70 <dcgettext@plt>
  44826c:	ldrb	w1, [sp, #281]
  448270:	bl	401cc0 <printf@plt>
  448274:	ldrb	w0, [sp, #280]
  448278:	cbz	w0, 44845c <ferror@plt+0x4671c>
  44827c:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  448280:	adrp	x19, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  448284:	add	x19, x19, #0x760
  448288:	ldrb	w2, [sp, #274]
  44828c:	ldr	q0, [x1, #1936]
  448290:	add	x0, x19, #0xb80
  448294:	ldrb	w1, [sp, #281]
  448298:	str	xzr, [x19, #2944]
  44829c:	str	w2, [x19, #2968]
  4482a0:	add	x1, x24, x1
  4482a4:	str	wzr, [x19, #2972]
  4482a8:	cmp	x23, x1
  4482ac:	strh	wzr, [x19, #2976]
  4482b0:	str	wzr, [x19, #2980]
  4482b4:	stur	q0, [x0, #8]
  4482b8:	b.ls	449414 <ferror@plt+0x476d4>  // b.plast
  4482bc:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4482c0:	add	x1, x1, #0x8d0
  4482c4:	mov	w2, #0x5                   	// #5
  4482c8:	mov	x0, #0x0                   	// #0
  4482cc:	bl	401c70 <dcgettext@plt>
  4482d0:	bl	401cc0 <printf@plt>
  4482d4:	ldrb	w0, [sp, #281]
  4482d8:	cmp	w0, #0x1
  4482dc:	b.ls	44832c <ferror@plt+0x465ec>  // b.plast
  4482e0:	adrp	x27, 48a000 <warn@@Base+0x3a640>
  4482e4:	adrp	x22, 48a000 <warn@@Base+0x3a640>
  4482e8:	add	x27, x27, #0x8e0
  4482ec:	add	x22, x22, #0x900
  4482f0:	sub	x20, x24, #0x1
  4482f4:	mov	x21, #0x1                   	// #1
  4482f8:	ldrb	w3, [x20, x21]
  4482fc:	mov	x2, x27
  448300:	mov	x1, x22
  448304:	mov	w4, #0x5                   	// #5
  448308:	mov	x0, #0x0                   	// #0
  44830c:	bl	401c20 <dcngettext@plt>
  448310:	ldrb	w2, [x20, x21]
  448314:	mov	w1, w21
  448318:	add	x21, x21, #0x1
  44831c:	bl	401cc0 <printf@plt>
  448320:	ldrb	w0, [sp, #281]
  448324:	cmp	w0, w21
  448328:	b.gt	4482f8 <ferror@plt+0x465b8>
  44832c:	ldrh	w1, [sp, #256]
  448330:	and	x0, x0, #0xff
  448334:	sub	x0, x0, #0x1
  448338:	add	x20, x24, x0
  44833c:	cmp	w1, #0x4
  448340:	b.hi	4484a0 <ferror@plt+0x46760>  // b.pmore
  448344:	ldrb	w0, [x24, x0]
  448348:	cbnz	w0, 448728 <ferror@plt+0x469e8>
  44834c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448350:	add	x1, x1, #0x178
  448354:	mov	w2, #0x5                   	// #5
  448358:	mov	x0, #0x0                   	// #0
  44835c:	bl	401c70 <dcgettext@plt>
  448360:	add	x20, x20, #0x1
  448364:	bl	401cc0 <printf@plt>
  448368:	ldrb	w0, [x20]
  44836c:	cbnz	w0, 4487b4 <ferror@plt+0x46a74>
  448370:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448374:	add	x1, x1, #0x1a0
  448378:	mov	w2, #0x5                   	// #5
  44837c:	mov	x0, #0x0                   	// #0
  448380:	bl	401c70 <dcgettext@plt>
  448384:	bl	401cc0 <printf@plt>
  448388:	add	x20, x20, #0x1
  44838c:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  448390:	mov	w0, #0xa                   	// #10
  448394:	ldr	x1, [x1, #1160]
  448398:	bl	401990 <putc@plt>
  44839c:	add	x0, x19, #0xba8
  4483a0:	ldp	x2, x3, [sp, #248]
  4483a4:	stp	x2, x3, [x0]
  4483a8:	add	x2, sp, #0x200
  4483ac:	ldr	x1, [sp, #208]
  4483b0:	ldp	x2, x3, [x2, #-248]
  4483b4:	stp	x2, x3, [x0, #16]
  4483b8:	ldr	x2, [sp, #280]
  4483bc:	str	x2, [x19, #3016]
  4483c0:	b	4475ac <ferror@plt+0x4586c>
  4483c4:	mov	x3, x27
  4483c8:	mov	w1, #0x1                   	// #1
  4483cc:	mov	w0, #0x0                   	// #0
  4483d0:	mov	w4, #0x0                   	// #0
  4483d4:	mov	x20, #0x0                   	// #0
  4483d8:	cmp	x23, x3
  4483dc:	b.ls	448be4 <ferror@plt+0x46ea4>  // b.plast
  4483e0:	ldrb	w2, [x3], #1
  4483e4:	add	w4, w4, #0x1
  4483e8:	cmp	w0, #0x3f
  4483ec:	b.hi	44844c <ferror@plt+0x4670c>  // b.pmore
  4483f0:	and	x5, x2, #0x7f
  4483f4:	lsl	x6, x5, x0
  4483f8:	orr	x20, x20, x6
  4483fc:	lsr	x6, x20, x0
  448400:	cmp	x5, x6
  448404:	csel	w1, w1, w21, eq  // eq = none
  448408:	add	w0, w0, #0x7
  44840c:	tbnz	w2, #7, 4483d8 <ferror@plt+0x46698>
  448410:	and	w1, w1, #0xfffffffe
  448414:	cmp	w0, #0x3f
  448418:	b.hi	448f38 <ferror@plt+0x471f8>  // b.pmore
  44841c:	tbz	w2, #6, 448f38 <ferror@plt+0x471f8>
  448420:	mov	x2, #0xffffffffffffffff    	// #-1
  448424:	add	x27, x27, w4, uxtw
  448428:	lsl	x0, x2, x0
  44842c:	orr	x20, x20, x0
  448430:	tbz	w1, #1, 448c04 <ferror@plt+0x46ec4>
  448434:	ldr	x1, [sp, #120]
  448438:	mov	w2, #0x5                   	// #5
  44843c:	mov	x0, #0x0                   	// #0
  448440:	bl	401c70 <dcgettext@plt>
  448444:	bl	44f3e8 <error@@Base>
  448448:	b	448c04 <ferror@plt+0x46ec4>
  44844c:	tst	x2, #0x7f
  448450:	csel	w1, w1, w21, eq  // eq = none
  448454:	tbnz	w2, #7, 4483d8 <ferror@plt+0x46698>
  448458:	b	448410 <ferror@plt+0x466d0>
  44845c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448460:	add	x1, x1, #0x320
  448464:	mov	w2, #0x5                   	// #5
  448468:	mov	x0, #0x0                   	// #0
  44846c:	bl	401c70 <dcgettext@plt>
  448470:	bl	44f9c0 <warn@@Base>
  448474:	mov	w0, #0x1                   	// #1
  448478:	strb	w0, [sp, #280]
  44847c:	b	44827c <ferror@plt+0x4653c>
  448480:	mov	w2, #0x5                   	// #5
  448484:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448488:	mov	x0, #0x0                   	// #0
  44848c:	add	x1, x1, #0x7d8
  448490:	bl	401c70 <dcgettext@plt>
  448494:	ldrb	w1, [sp, #273]
  448498:	bl	401cc0 <printf@plt>
  44849c:	b	448204 <ferror@plt+0x464c4>
  4484a0:	ldr	x1, [sp, #128]
  4484a4:	mov	w0, #0xb                   	// #11
  4484a8:	add	x21, sp, #0x11c
  4484ac:	bl	4307b0 <ferror@plt+0x2ea70>
  4484b0:	add	x3, sp, #0x100
  4484b4:	mov	x0, x20
  4484b8:	mov	x4, x21
  4484bc:	mov	x20, x3
  4484c0:	mov	x5, x25
  4484c4:	mov	x2, x23
  4484c8:	mov	x1, x26
  4484cc:	mov	w6, #0x1                   	// #1
  4484d0:	bl	444838 <ferror@plt+0x42af8>
  4484d4:	mov	x3, x20
  4484d8:	mov	x4, x21
  4484dc:	mov	x5, x25
  4484e0:	mov	x2, x23
  4484e4:	mov	x1, x26
  4484e8:	mov	w6, #0x0                   	// #0
  4484ec:	bl	444838 <ferror@plt+0x42af8>
  4484f0:	mov	x20, x0
  4484f4:	b	44838c <ferror@plt+0x4664c>
  4484f8:	mov	w2, #0x5                   	// #5
  4484fc:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448500:	mov	x0, #0x0                   	// #0
  448504:	add	x1, x1, #0x5f8
  448508:	bl	401c70 <dcgettext@plt>
  44850c:	mov	w1, w21
  448510:	bl	401cc0 <printf@plt>
  448514:	cbnz	x24, 448da0 <ferror@plt+0x47060>
  448518:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  44851c:	mov	w0, #0xa                   	// #10
  448520:	ldr	x1, [x1, #1160]
  448524:	bl	401990 <putc@plt>
  448528:	b	447844 <ferror@plt+0x45b04>
  44852c:	ldr	w3, [x19, #2968]
  448530:	add	x8, x19, #0xb80
  448534:	ldr	x1, [sp, #176]
  448538:	cmp	w3, #0x0
  44853c:	cset	w21, eq  // eq = none
  448540:	mov	w2, #0x5                   	// #5
  448544:	mov	x0, #0x0                   	// #0
  448548:	str	w21, [sp, #104]
  44854c:	str	x8, [sp, #144]
  448550:	bl	401c70 <dcgettext@plt>
  448554:	ldr	w1, [x19, #376]
  448558:	mov	x5, x0
  44855c:	add	x4, x19, #0x180
  448560:	add	x28, sp, #0xd8
  448564:	add	w7, w1, #0x1
  448568:	adrp	x21, 454000 <warn@@Base+0x4640>
  44856c:	and	w7, w7, #0xf
  448570:	sbfiz	x1, x1, #6, #32
  448574:	add	x20, x4, x1
  448578:	mov	x0, x28
  44857c:	add	x1, x21, #0x870
  448580:	adrp	x22, 490000 <warn@@Base+0x40640>
  448584:	adrp	x3, 45b000 <warn@@Base+0xb640>
  448588:	add	x2, x22, #0xb30
  44858c:	add	x3, x3, #0xd18
  448590:	str	x5, [sp, #136]
  448594:	str	w7, [x19, #376]
  448598:	bl	401980 <sprintf@plt>
  44859c:	ldr	w21, [sp, #104]
  4485a0:	mov	x2, x28
  4485a4:	mov	x1, #0x40                  	// #64
  4485a8:	mov	x0, x20
  4485ac:	and	x3, x21, #0x1
  4485b0:	bl	4019e0 <snprintf@plt>
  4485b4:	ldr	x5, [sp, #136]
  4485b8:	mov	x1, x20
  4485bc:	mov	x0, x5
  4485c0:	bl	401cc0 <printf@plt>
  4485c4:	ldr	x8, [sp, #144]
  4485c8:	str	w21, [x8, #24]
  4485cc:	b	447844 <ferror@plt+0x45b04>
  4485d0:	ldrb	w1, [sp, #273]
  4485d4:	cbz	w1, 448d78 <ferror@plt+0x47038>
  4485d8:	ldrb	w2, [sp, #280]
  4485dc:	mov	w20, #0xff                  	// #255
  4485e0:	sub	w20, w20, w0
  4485e4:	ldrb	w1, [sp, #272]
  4485e8:	ldr	x0, [x19, #2944]
  4485ec:	udiv	w20, w20, w2
  4485f0:	smull	x20, w20, w1
  4485f4:	add	x0, x0, x20
  4485f8:	str	x0, [x19, #2944]
  4485fc:	cbnz	x20, 448f30 <ferror@plt+0x471f0>
  448600:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448604:	add	x1, x1, #0xe80
  448608:	mov	w2, #0x5                   	// #5
  44860c:	mov	x0, #0x0                   	// #0
  448610:	bl	401c70 <dcgettext@plt>
  448614:	ldr	w4, [x19, #376]
  448618:	add	x5, x19, #0x180
  44861c:	mov	x7, x0
  448620:	add	x28, sp, #0xd8
  448624:	add	w3, w4, #0x1
  448628:	adrp	x22, 490000 <warn@@Base+0x40640>
  44862c:	sbfiz	x4, x4, #6, #32
  448630:	add	x22, x22, #0xb30
  448634:	add	x4, x5, x4
  448638:	and	w3, w3, #0xf
  44863c:	adrp	x21, 454000 <warn@@Base+0x4640>
  448640:	add	x21, x21, #0x870
  448644:	mov	x2, x22
  448648:	mov	x1, x21
  44864c:	mov	x0, x28
  448650:	str	x4, [sp, #104]
  448654:	stp	x5, x7, [sp, #136]
  448658:	str	w3, [x19, #376]
  44865c:	adrp	x3, 459000 <warn@@Base+0x9640>
  448660:	add	x3, x3, #0xa28
  448664:	bl	401980 <sprintf@plt>
  448668:	ldr	x4, [sp, #104]
  44866c:	mov	x3, x20
  448670:	mov	x2, x28
  448674:	mov	x1, #0x40                  	// #64
  448678:	mov	x0, x4
  44867c:	bl	4019e0 <snprintf@plt>
  448680:	ldr	w20, [x19, #376]
  448684:	ldr	x5, [sp, #136]
  448688:	add	w0, w20, #0x1
  44868c:	sbfiz	x20, x20, #6, #32
  448690:	mov	x2, x22
  448694:	add	x20, x5, x20
  448698:	and	w5, w0, #0xf
  44869c:	ldr	x22, [x19, #2944]
  4486a0:	mov	x1, x21
  4486a4:	mov	x0, x28
  4486a8:	adrp	x3, 458000 <warn@@Base+0x8640>
  4486ac:	add	x3, x3, #0xc88
  4486b0:	str	w5, [x19, #376]
  4486b4:	bl	401980 <sprintf@plt>
  4486b8:	mov	x3, x22
  4486bc:	mov	x2, x28
  4486c0:	mov	x0, x20
  4486c4:	mov	x1, #0x40                  	// #64
  4486c8:	bl	4019e0 <snprintf@plt>
  4486cc:	ldr	x4, [sp, #104]
  4486d0:	mov	x2, x20
  4486d4:	ldr	x7, [sp, #144]
  4486d8:	mov	x1, x4
  4486dc:	adrp	x3, 484000 <warn@@Base+0x34640>
  4486e0:	add	x3, x3, #0x810
  4486e4:	mov	x0, x7
  4486e8:	bl	401cc0 <printf@plt>
  4486ec:	b	447844 <ferror@plt+0x45b04>
  4486f0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4486f4:	add	x1, x1, #0xef8
  4486f8:	mov	w2, #0x5                   	// #5
  4486fc:	mov	x0, #0x0                   	// #0
  448700:	bl	401c70 <dcgettext@plt>
  448704:	bl	401cc0 <printf@plt>
  448708:	b	447844 <ferror@plt+0x45b04>
  44870c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448710:	add	x1, x1, #0xed8
  448714:	mov	w2, #0x5                   	// #5
  448718:	mov	x0, #0x0                   	// #0
  44871c:	bl	401c70 <dcgettext@plt>
  448720:	bl	401cc0 <printf@plt>
  448724:	b	447844 <ferror@plt+0x45b04>
  448728:	mov	w2, #0x5                   	// #5
  44872c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448730:	mov	x0, #0x0                   	// #0
  448734:	add	x1, x1, #0x1c8
  448738:	bl	401c70 <dcgettext@plt>
  44873c:	adrp	x27, 48a000 <warn@@Base+0x3a640>
  448740:	sub	x1, x20, x26
  448744:	bl	401cc0 <printf@plt>
  448748:	cmp	x23, x20
  44874c:	add	x27, x27, #0x918
  448750:	mov	w21, #0x0                   	// #0
  448754:	b.hi	448794 <ferror@plt+0x46a54>  // b.pmore
  448758:	b	44879c <ferror@plt+0x46a5c>
  44875c:	sub	x22, x23, x20
  448760:	mov	x3, x20
  448764:	mov	w2, w22
  448768:	add	w21, w21, #0x1
  44876c:	mov	w1, w21
  448770:	mov	x0, x27
  448774:	bl	401cc0 <printf@plt>
  448778:	mov	x0, x20
  44877c:	mov	x1, x22
  448780:	bl	401940 <strnlen@plt>
  448784:	add	x0, x0, #0x1
  448788:	add	x20, x20, x0
  44878c:	cmp	x23, x20
  448790:	b.ls	44879c <ferror@plt+0x46a5c>  // b.plast
  448794:	ldrb	w0, [x20]
  448798:	cbnz	w0, 44875c <ferror@plt+0x46a1c>
  44879c:	sub	x0, x23, #0x1
  4487a0:	cmp	x20, x0
  4487a4:	b.cs	447a6c <ferror@plt+0x45d2c>  // b.hs, b.nlast
  4487a8:	ldrb	w0, [x20, #1]
  4487ac:	add	x20, x20, #0x1
  4487b0:	cbz	w0, 448370 <ferror@plt+0x46630>
  4487b4:	mov	w2, #0x5                   	// #5
  4487b8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4487bc:	mov	x0, #0x0                   	// #0
  4487c0:	add	x1, x1, #0x1f0
  4487c4:	bl	401c70 <dcgettext@plt>
  4487c8:	sub	x1, x20, x26
  4487cc:	bl	401cc0 <printf@plt>
  4487d0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4487d4:	add	x1, x1, #0x928
  4487d8:	mov	w2, #0x5                   	// #5
  4487dc:	mov	x0, #0x0                   	// #0
  4487e0:	bl	401c70 <dcgettext@plt>
  4487e4:	bl	401cc0 <printf@plt>
  4487e8:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4487ec:	add	x0, x0, #0x948
  4487f0:	str	x0, [sp, #152]
  4487f4:	nop
  4487f8:	cmp	x23, x20
  4487fc:	b.ls	448388 <ferror@plt+0x46648>  // b.plast
  448800:	ldrb	w0, [x20]
  448804:	cbz	w0, 448388 <ferror@plt+0x46648>
  448808:	ldr	x0, [sp, #152]
  44880c:	sub	x21, x23, x20
  448810:	ldr	w1, [x19, #2980]
  448814:	mov	x27, #0x0                   	// #0
  448818:	str	x21, [sp, #136]
  44881c:	add	w1, w1, #0x1
  448820:	str	w1, [x19, #2980]
  448824:	bl	401cc0 <printf@plt>
  448828:	mov	x1, x21
  44882c:	mov	x0, x20
  448830:	bl	401940 <strnlen@plt>
  448834:	add	x0, x0, #0x1
  448838:	add	x0, x20, x0
  44883c:	mov	w1, #0x1                   	// #1
  448840:	mov	x4, x0
  448844:	mov	w2, #0x0                   	// #0
  448848:	mov	w3, #0x0                   	// #0
  44884c:	mov	w6, #0x3                   	// #3
  448850:	cmp	x23, x4
  448854:	b.ls	448b50 <ferror@plt+0x46e10>  // b.plast
  448858:	ldrb	w5, [x4], #1
  44885c:	add	w3, w3, #0x1
  448860:	cmp	w2, #0x3f
  448864:	b.hi	448b40 <ferror@plt+0x46e00>  // b.pmore
  448868:	and	x7, x5, #0x7f
  44886c:	lsl	x8, x7, x2
  448870:	orr	x27, x27, x8
  448874:	lsr	x8, x27, x2
  448878:	cmp	x7, x8
  44887c:	csel	w1, w1, w6, eq  // eq = none
  448880:	add	w2, w2, #0x7
  448884:	tbnz	w5, #7, 448850 <ferror@plt+0x46b10>
  448888:	and	w1, w1, #0xfffffffe
  44888c:	add	x0, x0, w3, uxtw
  448890:	str	x0, [sp, #104]
  448894:	tbnz	w1, #1, 448b78 <ferror@plt+0x46e38>
  448898:	ldr	w0, [x19, #376]
  44889c:	add	x4, x19, #0x180
  4488a0:	adrp	x28, 459000 <warn@@Base+0x9640>
  4488a4:	adrp	x22, 490000 <warn@@Base+0x40640>
  4488a8:	add	w5, w0, #0x1
  4488ac:	add	x28, x28, #0xa28
  4488b0:	sbfiz	x0, x0, #6, #32
  4488b4:	and	w5, w5, #0xf
  4488b8:	add	x4, x4, x0
  4488bc:	add	x22, x22, #0xb30
  4488c0:	adrp	x21, 454000 <warn@@Base+0x4640>
  4488c4:	add	x21, x21, #0x870
  4488c8:	mov	x3, x28
  4488cc:	mov	x2, x22
  4488d0:	mov	x1, x21
  4488d4:	add	x0, sp, #0xd8
  4488d8:	str	x4, [sp, #112]
  4488dc:	str	w5, [x19, #376]
  4488e0:	bl	401980 <sprintf@plt>
  4488e4:	ldr	x4, [sp, #112]
  4488e8:	mov	x3, x27
  4488ec:	add	x2, sp, #0xd8
  4488f0:	mov	x1, #0x40                  	// #64
  4488f4:	mov	x0, x4
  4488f8:	adrp	x27, 48a000 <warn@@Base+0x3a640>
  4488fc:	bl	4019e0 <snprintf@plt>
  448900:	add	x27, x27, #0x950
  448904:	ldr	x4, [sp, #112]
  448908:	mov	x0, x27
  44890c:	str	xzr, [sp, #112]
  448910:	mov	x1, x4
  448914:	bl	401cc0 <printf@plt>
  448918:	ldr	x3, [sp, #104]
  44891c:	mov	w0, #0x1                   	// #1
  448920:	mov	w1, #0x0                   	// #0
  448924:	mov	w2, #0x0                   	// #0
  448928:	mov	w5, #0x3                   	// #3
  44892c:	nop
  448930:	cmp	x23, x3
  448934:	b.ls	448b14 <ferror@plt+0x46dd4>  // b.plast
  448938:	ldrb	w4, [x3], #1
  44893c:	add	w2, w2, #0x1
  448940:	cmp	w1, #0x3f
  448944:	b.hi	448b04 <ferror@plt+0x46dc4>  // b.pmore
  448948:	ldr	x8, [sp, #112]
  44894c:	and	x6, x4, #0x7f
  448950:	lsl	x7, x6, x1
  448954:	orr	x7, x8, x7
  448958:	str	x7, [sp, #112]
  44895c:	lsr	x7, x7, x1
  448960:	cmp	x6, x7
  448964:	csel	w0, w0, w5, eq  // eq = none
  448968:	add	w1, w1, #0x7
  44896c:	tbnz	w4, #7, 448930 <ferror@plt+0x46bf0>
  448970:	ldr	x1, [sp, #104]
  448974:	and	w0, w0, #0xfffffffe
  448978:	add	x1, x1, w2, uxtw
  44897c:	str	x1, [sp, #104]
  448980:	tbnz	w0, #1, 448ba8 <ferror@plt+0x46e68>
  448984:	ldr	w0, [x19, #376]
  448988:	add	x4, x19, #0x180
  44898c:	mov	x3, x28
  448990:	mov	x2, x22
  448994:	add	w5, w0, #0x1
  448998:	mov	x1, x21
  44899c:	sbfiz	x0, x0, #6, #32
  4489a0:	and	w5, w5, #0xf
  4489a4:	add	x4, x4, x0
  4489a8:	add	x0, sp, #0xd8
  4489ac:	str	x4, [sp, #144]
  4489b0:	str	w5, [x19, #376]
  4489b4:	bl	401980 <sprintf@plt>
  4489b8:	ldr	x3, [sp, #112]
  4489bc:	add	x2, sp, #0xd8
  4489c0:	ldr	x4, [sp, #144]
  4489c4:	mov	x1, #0x40                  	// #64
  4489c8:	str	xzr, [sp, #112]
  4489cc:	mov	x0, x4
  4489d0:	bl	4019e0 <snprintf@plt>
  4489d4:	ldr	x4, [sp, #144]
  4489d8:	mov	x0, x27
  4489dc:	mov	x1, x4
  4489e0:	bl	401cc0 <printf@plt>
  4489e4:	ldr	x3, [sp, #104]
  4489e8:	mov	w0, #0x1                   	// #1
  4489ec:	mov	w1, #0x0                   	// #0
  4489f0:	mov	w2, #0x0                   	// #0
  4489f4:	mov	w5, #0x3                   	// #3
  4489f8:	cmp	x23, x3
  4489fc:	b.ls	448ad8 <ferror@plt+0x46d98>  // b.plast
  448a00:	ldrb	w4, [x3], #1
  448a04:	add	w2, w2, #0x1
  448a08:	cmp	w1, #0x3f
  448a0c:	b.hi	448ac8 <ferror@plt+0x46d88>  // b.pmore
  448a10:	ldr	x8, [sp, #112]
  448a14:	and	x6, x4, #0x7f
  448a18:	lsl	x7, x6, x1
  448a1c:	orr	x7, x8, x7
  448a20:	str	x7, [sp, #112]
  448a24:	lsr	x7, x7, x1
  448a28:	cmp	x6, x7
  448a2c:	csel	w0, w0, w5, eq  // eq = none
  448a30:	add	w1, w1, #0x7
  448a34:	tbnz	w4, #7, 4489f8 <ferror@plt+0x46cb8>
  448a38:	ldr	x1, [sp, #104]
  448a3c:	and	w0, w0, #0xfffffffe
  448a40:	add	x1, x1, w2, uxtw
  448a44:	str	x1, [sp, #104]
  448a48:	tbnz	w0, #1, 448b90 <ferror@plt+0x46e50>
  448a4c:	ldr	w4, [x19, #376]
  448a50:	add	x0, x19, #0x180
  448a54:	mov	x1, x21
  448a58:	mov	x21, x0
  448a5c:	add	w5, w4, #0x1
  448a60:	mov	x3, x28
  448a64:	sbfiz	x4, x4, #6, #32
  448a68:	and	w5, w5, #0xf
  448a6c:	add	x21, x21, x4
  448a70:	mov	x2, x22
  448a74:	add	x0, sp, #0xd8
  448a78:	str	w5, [x19, #376]
  448a7c:	bl	401980 <sprintf@plt>
  448a80:	ldr	x3, [sp, #112]
  448a84:	add	x2, sp, #0xd8
  448a88:	mov	x1, #0x40                  	// #64
  448a8c:	mov	x0, x21
  448a90:	bl	4019e0 <snprintf@plt>
  448a94:	mov	x1, x21
  448a98:	mov	x0, x27
  448a9c:	bl	401cc0 <printf@plt>
  448aa0:	ldr	w1, [sp, #136]
  448aa4:	mov	x2, x20
  448aa8:	adrp	x0, 45a000 <warn@@Base+0xa640>
  448aac:	add	x0, x0, #0x550
  448ab0:	bl	401cc0 <printf@plt>
  448ab4:	ldr	x0, [sp, #104]
  448ab8:	cmp	x23, x0
  448abc:	b.eq	44936c <ferror@plt+0x4762c>  // b.none
  448ac0:	mov	x20, x0
  448ac4:	b	4487f8 <ferror@plt+0x46ab8>
  448ac8:	tst	x4, #0x7f
  448acc:	csel	w0, w0, w5, eq  // eq = none
  448ad0:	tbnz	w4, #7, 4489f8 <ferror@plt+0x46cb8>
  448ad4:	b	448a38 <ferror@plt+0x46cf8>
  448ad8:	ldr	x1, [sp, #104]
  448adc:	add	x1, x1, w2, uxtw
  448ae0:	str	x1, [sp, #104]
  448ae4:	tbz	w0, #0, 448a48 <ferror@plt+0x46d08>
  448ae8:	adrp	x1, 458000 <warn@@Base+0x8640>
  448aec:	add	x1, x1, #0xe0
  448af0:	mov	w2, #0x5                   	// #5
  448af4:	mov	x0, #0x0                   	// #0
  448af8:	bl	401c70 <dcgettext@plt>
  448afc:	bl	44f3e8 <error@@Base>
  448b00:	b	448a4c <ferror@plt+0x46d0c>
  448b04:	tst	x4, #0x7f
  448b08:	csel	w0, w0, w5, eq  // eq = none
  448b0c:	tbnz	w4, #7, 448930 <ferror@plt+0x46bf0>
  448b10:	b	448970 <ferror@plt+0x46c30>
  448b14:	ldr	x1, [sp, #104]
  448b18:	add	x1, x1, w2, uxtw
  448b1c:	str	x1, [sp, #104]
  448b20:	tbz	w0, #0, 448980 <ferror@plt+0x46c40>
  448b24:	adrp	x1, 458000 <warn@@Base+0x8640>
  448b28:	add	x1, x1, #0xe0
  448b2c:	mov	w2, #0x5                   	// #5
  448b30:	mov	x0, #0x0                   	// #0
  448b34:	bl	401c70 <dcgettext@plt>
  448b38:	bl	44f3e8 <error@@Base>
  448b3c:	b	448984 <ferror@plt+0x46c44>
  448b40:	tst	x5, #0x7f
  448b44:	csel	w1, w1, w6, eq  // eq = none
  448b48:	tbnz	w5, #7, 448850 <ferror@plt+0x46b10>
  448b4c:	b	448888 <ferror@plt+0x46b48>
  448b50:	add	x0, x0, w3, uxtw
  448b54:	str	x0, [sp, #104]
  448b58:	tbz	w1, #0, 448894 <ferror@plt+0x46b54>
  448b5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  448b60:	add	x1, x1, #0xe0
  448b64:	mov	w2, #0x5                   	// #5
  448b68:	mov	x0, #0x0                   	// #0
  448b6c:	bl	401c70 <dcgettext@plt>
  448b70:	bl	44f3e8 <error@@Base>
  448b74:	b	448898 <ferror@plt+0x46b58>
  448b78:	ldr	x1, [sp, #120]
  448b7c:	mov	w2, #0x5                   	// #5
  448b80:	mov	x0, #0x0                   	// #0
  448b84:	bl	401c70 <dcgettext@plt>
  448b88:	bl	44f3e8 <error@@Base>
  448b8c:	b	448898 <ferror@plt+0x46b58>
  448b90:	ldr	x1, [sp, #120]
  448b94:	mov	w2, #0x5                   	// #5
  448b98:	mov	x0, #0x0                   	// #0
  448b9c:	bl	401c70 <dcgettext@plt>
  448ba0:	bl	44f3e8 <error@@Base>
  448ba4:	b	448a4c <ferror@plt+0x46d0c>
  448ba8:	ldr	x1, [sp, #120]
  448bac:	mov	w2, #0x5                   	// #5
  448bb0:	mov	x0, #0x0                   	// #0
  448bb4:	bl	401c70 <dcgettext@plt>
  448bb8:	bl	44f3e8 <error@@Base>
  448bbc:	b	448984 <ferror@plt+0x46c44>
  448bc0:	add	x27, x27, w4, uxtw
  448bc4:	tbz	w1, #0, 447bec <ferror@plt+0x45eac>
  448bc8:	adrp	x1, 458000 <warn@@Base+0x8640>
  448bcc:	add	x1, x1, #0xe0
  448bd0:	mov	w2, #0x5                   	// #5
  448bd4:	mov	x0, #0x0                   	// #0
  448bd8:	bl	401c70 <dcgettext@plt>
  448bdc:	bl	44f3e8 <error@@Base>
  448be0:	b	447bf0 <ferror@plt+0x45eb0>
  448be4:	add	x27, x27, w4, uxtw
  448be8:	tbz	w1, #0, 448430 <ferror@plt+0x466f0>
  448bec:	adrp	x1, 458000 <warn@@Base+0x8640>
  448bf0:	add	x1, x1, #0xe0
  448bf4:	mov	w2, #0x5                   	// #5
  448bf8:	mov	x0, #0x0                   	// #0
  448bfc:	bl	401c70 <dcgettext@plt>
  448c00:	bl	44f3e8 <error@@Base>
  448c04:	ldr	w3, [x19, #2960]
  448c08:	add	x5, x19, #0xb80
  448c0c:	mov	w2, #0x5                   	// #5
  448c10:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448c14:	add	w3, w3, w20
  448c18:	add	x1, x1, #0xde0
  448c1c:	mov	x0, #0x0                   	// #0
  448c20:	str	x5, [sp, #144]
  448c24:	str	w3, [x19, #2960]
  448c28:	add	x28, sp, #0xd8
  448c2c:	bl	401c70 <dcgettext@plt>
  448c30:	mov	x8, x0
  448c34:	ldr	w1, [x19, #376]
  448c38:	add	x4, x19, #0x180
  448c3c:	mov	x0, x28
  448c40:	adrp	x22, 490000 <warn@@Base+0x40640>
  448c44:	add	w7, w1, #0x1
  448c48:	add	x2, x22, #0xb30
  448c4c:	sbfiz	x1, x1, #6, #32
  448c50:	and	w7, w7, #0xf
  448c54:	add	x4, x4, x1
  448c58:	adrp	x21, 454000 <warn@@Base+0x4640>
  448c5c:	adrp	x3, 45b000 <warn@@Base+0xb640>
  448c60:	add	x1, x21, #0x870
  448c64:	add	x3, x3, #0xd18
  448c68:	str	x4, [sp, #104]
  448c6c:	str	x8, [sp, #136]
  448c70:	str	w7, [x19, #376]
  448c74:	bl	401980 <sprintf@plt>
  448c78:	ldr	x4, [sp, #104]
  448c7c:	mov	x2, x28
  448c80:	mov	x3, x20
  448c84:	mov	x1, #0x40                  	// #64
  448c88:	mov	x0, x4
  448c8c:	bl	4019e0 <snprintf@plt>
  448c90:	ldp	x8, x5, [sp, #136]
  448c94:	ldr	x4, [sp, #104]
  448c98:	mov	x1, x4
  448c9c:	ldr	w2, [x5, #16]
  448ca0:	mov	x0, x8
  448ca4:	bl	401cc0 <printf@plt>
  448ca8:	b	447844 <ferror@plt+0x45b04>
  448cac:	add	x21, x27, x22
  448cb0:	tbz	w1, #0, 447b40 <ferror@plt+0x45e00>
  448cb4:	adrp	x1, 458000 <warn@@Base+0x8640>
  448cb8:	add	x1, x1, #0xe0
  448cbc:	mov	w2, #0x5                   	// #5
  448cc0:	mov	x0, #0x0                   	// #0
  448cc4:	bl	401c70 <dcgettext@plt>
  448cc8:	bl	44f3e8 <error@@Base>
  448ccc:	b	447b44 <ferror@plt+0x45e04>
  448cd0:	add	x27, x27, w4, uxtw
  448cd4:	tbz	w1, #0, 4478f4 <ferror@plt+0x45bb4>
  448cd8:	adrp	x1, 458000 <warn@@Base+0x8640>
  448cdc:	add	x1, x1, #0xe0
  448ce0:	mov	w2, #0x5                   	// #5
  448ce4:	mov	x0, #0x0                   	// #0
  448ce8:	bl	401c70 <dcgettext@plt>
  448cec:	bl	44f3e8 <error@@Base>
  448cf0:	ldrb	w1, [sp, #273]
  448cf4:	add	x5, x19, #0xb80
  448cf8:	ldrb	w0, [sp, #272]
  448cfc:	cmp	w1, #0x1
  448d00:	ldr	x2, [x19, #2944]
  448d04:	b.ne	447910 <ferror@plt+0x45bd0>  // b.any
  448d08:	and	x0, x0, #0xff
  448d0c:	mul	x20, x0, x20
  448d10:	add	x2, x20, x2
  448d14:	str	x2, [x19, #2944]
  448d18:	cbz	x20, 448d20 <ferror@plt+0x46fe0>
  448d1c:	str	wzr, [x5, #8]
  448d20:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448d24:	mov	w2, #0x5                   	// #5
  448d28:	add	x1, x1, #0xd98
  448d2c:	b	44860c <ferror@plt+0x468cc>
  448d30:	add	x27, x27, w4, uxtw
  448d34:	tbz	w1, #0, 447f38 <ferror@plt+0x461f8>
  448d38:	adrp	x1, 458000 <warn@@Base+0x8640>
  448d3c:	add	x1, x1, #0xe0
  448d40:	mov	w2, #0x5                   	// #5
  448d44:	mov	x0, #0x0                   	// #0
  448d48:	bl	401c70 <dcgettext@plt>
  448d4c:	bl	44f3e8 <error@@Base>
  448d50:	b	447f3c <ferror@plt+0x461fc>
  448d54:	add	x27, x27, w4, uxtw
  448d58:	tbz	w1, #0, 447cd0 <ferror@plt+0x45f90>
  448d5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  448d60:	add	x1, x1, #0xe0
  448d64:	mov	w2, #0x5                   	// #5
  448d68:	mov	x0, #0x0                   	// #0
  448d6c:	bl	401c70 <dcgettext@plt>
  448d70:	bl	44f3e8 <error@@Base>
  448d74:	b	447cd4 <ferror@plt+0x45f94>
  448d78:	brk	#0x3e8
  448d7c:	mov	w1, #0x2                   	// #2
  448d80:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  448d84:	mov	x0, x27
  448d88:	str	x4, [sp, #104]
  448d8c:	ldr	x2, [x2, #920]
  448d90:	blr	x2
  448d94:	mov	x7, x0
  448d98:	ldr	x4, [sp, #104]
  448d9c:	b	447dac <ferror@plt+0x4606c>
  448da0:	add	x21, x24, w21, uxtb
  448da4:	ldurb	w0, [x21, #-1]
  448da8:	str	w0, [sp, #104]
  448dac:	cbz	w0, 448518 <ferror@plt+0x467d8>
  448db0:	adrp	x22, 490000 <warn@@Base+0x40640>
  448db4:	adrp	x21, 454000 <warn@@Base+0x4640>
  448db8:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  448dbc:	add	x22, x22, #0xb30
  448dc0:	add	x0, x0, #0x620
  448dc4:	add	x21, x21, #0x870
  448dc8:	add	x28, sp, #0xd8
  448dcc:	adrp	x3, 458000 <warn@@Base+0x8640>
  448dd0:	add	x1, x3, #0xc88
  448dd4:	stp	x0, x1, [sp, #144]
  448dd8:	adrp	x0, 458000 <warn@@Base+0x8640>
  448ddc:	add	x0, x0, #0xe0
  448de0:	str	x0, [sp, #160]
  448de4:	nop
  448de8:	mov	x3, x27
  448dec:	mov	w0, #0x1                   	// #1
  448df0:	mov	w1, #0x0                   	// #0
  448df4:	mov	w2, #0x0                   	// #0
  448df8:	mov	x20, #0x0                   	// #0
  448dfc:	nop
  448e00:	cmp	x23, x3
  448e04:	b.ls	448f58 <ferror@plt+0x47218>  // b.plast
  448e08:	ldrb	w4, [x3], #1
  448e0c:	add	w2, w2, #0x1
  448e10:	cmp	w1, #0x3f
  448e14:	b.hi	448f44 <ferror@plt+0x47204>  // b.pmore
  448e18:	and	x7, x4, #0x7f
  448e1c:	mov	w5, #0x3                   	// #3
  448e20:	lsl	x8, x7, x1
  448e24:	orr	x20, x20, x8
  448e28:	lsr	x8, x20, x1
  448e2c:	cmp	x7, x8
  448e30:	csel	w0, w0, w5, eq  // eq = none
  448e34:	add	w1, w1, #0x7
  448e38:	tbnz	w4, #7, 448e00 <ferror@plt+0x470c0>
  448e3c:	and	w0, w0, #0xfffffffe
  448e40:	add	x27, x27, w2, uxtw
  448e44:	tbnz	w0, #1, 448f78 <ferror@plt+0x47238>
  448e48:	ldr	w0, [x19, #376]
  448e4c:	add	x4, x19, #0x180
  448e50:	ldr	x3, [sp, #152]
  448e54:	add	w7, w0, #0x1
  448e58:	sbfiz	x0, x0, #6, #32
  448e5c:	and	w7, w7, #0xf
  448e60:	add	x4, x4, x0
  448e64:	mov	x2, x22
  448e68:	mov	x1, x21
  448e6c:	mov	x0, x28
  448e70:	str	x4, [sp, #136]
  448e74:	str	w7, [x19, #376]
  448e78:	bl	401980 <sprintf@plt>
  448e7c:	ldr	x4, [sp, #136]
  448e80:	mov	x1, #0x40                  	// #64
  448e84:	mov	x3, x20
  448e88:	mov	x2, x28
  448e8c:	mov	x0, x4
  448e90:	bl	4019e0 <snprintf@plt>
  448e94:	ldr	x4, [sp, #136]
  448e98:	ldr	w0, [sp, #104]
  448e9c:	mov	x1, x4
  448ea0:	cmp	w0, #0x1
  448ea4:	b.eq	448f90 <ferror@plt+0x47250>  // b.none
  448ea8:	sub	w0, w0, #0x1
  448eac:	str	w0, [sp, #104]
  448eb0:	ldr	x0, [sp, #144]
  448eb4:	adrp	x2, 460000 <warn@@Base+0x10640>
  448eb8:	add	x2, x2, #0x898
  448ebc:	bl	401cc0 <printf@plt>
  448ec0:	b	448de8 <ferror@plt+0x470a8>
  448ec4:	mov	x7, x21
  448ec8:	mov	w2, #0x5                   	// #5
  448ecc:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448ed0:	mov	x0, #0x0                   	// #0
  448ed4:	add	x1, x1, #0xa68
  448ed8:	add	x22, x20, x22
  448edc:	ldrb	w28, [x7], #1
  448ee0:	str	x7, [sp, #136]
  448ee4:	bl	401c70 <dcgettext@plt>
  448ee8:	mov	w1, w28
  448eec:	bl	401cc0 <printf@plt>
  448ef0:	cmp	w28, #0x14
  448ef4:	b.eq	449730 <ferror@plt+0x479f0>  // b.none
  448ef8:	ldr	x7, [sp, #136]
  448efc:	b.hi	4491b0 <ferror@plt+0x47470>  // b.pmore
  448f00:	cmp	w28, #0x4
  448f04:	b.eq	44976c <ferror@plt+0x47a2c>  // b.none
  448f08:	b.ls	449004 <ferror@plt+0x472c4>  // b.plast
  448f0c:	cmp	w28, #0x12
  448f10:	b.eq	44968c <ferror@plt+0x4794c>  // b.none
  448f14:	cmp	w28, #0x13
  448f18:	b.ne	448fe8 <ferror@plt+0x472a8>  // b.any
  448f1c:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  448f20:	add	x0, x0, #0xb98
  448f24:	bl	401b70 <puts@plt>
  448f28:	add	x27, x27, x22
  448f2c:	b	447844 <ferror@plt+0x45b04>
  448f30:	str	wzr, [x19, #2952]
  448f34:	b	448600 <ferror@plt+0x468c0>
  448f38:	add	x27, x27, w4, uxtw
  448f3c:	tbz	w1, #1, 448c04 <ferror@plt+0x46ec4>
  448f40:	b	448434 <ferror@plt+0x466f4>
  448f44:	tst	x4, #0x7f
  448f48:	mov	w5, #0x3                   	// #3
  448f4c:	csel	w0, w0, w5, eq  // eq = none
  448f50:	tbnz	w4, #7, 448e00 <ferror@plt+0x470c0>
  448f54:	b	448e3c <ferror@plt+0x470fc>
  448f58:	add	x27, x27, w2, uxtw
  448f5c:	tbz	w0, #0, 448e44 <ferror@plt+0x47104>
  448f60:	ldr	x1, [sp, #160]
  448f64:	mov	w2, #0x5                   	// #5
  448f68:	mov	x0, #0x0                   	// #0
  448f6c:	bl	401c70 <dcgettext@plt>
  448f70:	bl	44f3e8 <error@@Base>
  448f74:	b	448e48 <ferror@plt+0x47108>
  448f78:	ldr	x1, [sp, #120]
  448f7c:	mov	w2, #0x5                   	// #5
  448f80:	mov	x0, #0x0                   	// #0
  448f84:	bl	401c70 <dcgettext@plt>
  448f88:	bl	44f3e8 <error@@Base>
  448f8c:	b	448e48 <ferror@plt+0x47108>
  448f90:	ldr	x0, [sp, #144]
  448f94:	adrp	x2, 484000 <warn@@Base+0x34640>
  448f98:	add	x2, x2, #0x810
  448f9c:	bl	401cc0 <printf@plt>
  448fa0:	b	448518 <ferror@plt+0x467d8>
  448fa4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  448fa8:	add	x1, x1, #0x2c8
  448fac:	mov	w2, #0x5                   	// #5
  448fb0:	mov	x0, #0x0                   	// #0
  448fb4:	bl	401c70 <dcgettext@plt>
  448fb8:	bl	44f9c0 <warn@@Base>
  448fbc:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  448fc0:	ldr	w1, [x0, #876]
  448fc4:	and	w0, w1, #0x2
  448fc8:	tbnz	w1, #1, 449404 <ferror@plt+0x476c4>
  448fcc:	ldp	x19, x20, [sp, #16]
  448fd0:	ldp	x21, x22, [sp, #32]
  448fd4:	ldp	x23, x24, [sp, #48]
  448fd8:	ldp	x25, x26, [sp, #64]
  448fdc:	ldp	x27, x28, [sp, #80]
  448fe0:	ldp	x29, x30, [sp], #288
  448fe4:	ret
  448fe8:	cmp	w28, #0x11
  448fec:	b.ne	4498f8 <ferror@plt+0x47bb8>  // b.any
  448ff0:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  448ff4:	add	x27, x27, x22
  448ff8:	add	x0, x0, #0xb60
  448ffc:	bl	401b70 <puts@plt>
  449000:	b	447844 <ferror@plt+0x45b04>
  449004:	cmp	w28, #0x2
  449008:	b.eq	4496a0 <ferror@plt+0x47960>  // b.none
  44900c:	cmp	w28, #0x3
  449010:	b.ne	4492a4 <ferror@plt+0x47564>  // b.any
  449014:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449018:	add	x1, x1, #0xae8
  44901c:	mov	w2, #0x5                   	// #5
  449020:	mov	x0, #0x0                   	// #0
  449024:	str	x7, [sp, #104]
  449028:	bl	401c70 <dcgettext@plt>
  44902c:	bl	401cc0 <printf@plt>
  449030:	add	x20, sp, #0xcc
  449034:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449038:	add	x1, x1, #0x928
  44903c:	mov	w2, #0x5                   	// #5
  449040:	mov	x0, #0x0                   	// #0
  449044:	bl	401c70 <dcgettext@plt>
  449048:	add	x28, sp, #0xd8
  44904c:	bl	401cc0 <printf@plt>
  449050:	ldr	w1, [x19, #2980]
  449054:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449058:	add	x0, x0, #0xb08
  44905c:	add	w1, w1, #0x1
  449060:	str	w1, [x19, #2980]
  449064:	bl	401cc0 <printf@plt>
  449068:	ldr	x7, [sp, #104]
  44906c:	sub	x1, x23, x7
  449070:	mov	x0, x7
  449074:	bl	401940 <strnlen@plt>
  449078:	mov	x5, x0
  44907c:	ldr	x7, [sp, #104]
  449080:	add	x21, x0, #0x1
  449084:	mov	x3, x28
  449088:	mov	x2, x20
  44908c:	add	x21, x7, x21
  449090:	mov	x1, x23
  449094:	mov	x0, x21
  449098:	stp	x7, x5, [sp, #136]
  44909c:	bl	4312d0 <ferror@plt+0x2f590>
  4490a0:	ldr	w2, [sp, #204]
  4490a4:	mov	x1, x0
  4490a8:	ldr	w0, [sp, #216]
  4490ac:	add	x21, x21, x2
  4490b0:	str	x1, [sp, #104]
  4490b4:	bl	4308a8 <ferror@plt+0x2eb68>
  4490b8:	ldr	x1, [sp, #104]
  4490bc:	mov	x0, x1
  4490c0:	bl	4313c0 <ferror@plt+0x2f680>
  4490c4:	mov	x1, x0
  4490c8:	adrp	x4, 48a000 <warn@@Base+0x3a640>
  4490cc:	add	x4, x4, #0x950
  4490d0:	mov	x0, x4
  4490d4:	bl	401cc0 <printf@plt>
  4490d8:	mov	x3, x28
  4490dc:	mov	x2, x20
  4490e0:	mov	x1, x23
  4490e4:	mov	x0, x21
  4490e8:	bl	4312d0 <ferror@plt+0x2f590>
  4490ec:	mov	x1, x0
  4490f0:	ldr	w2, [sp, #204]
  4490f4:	ldr	w0, [sp, #216]
  4490f8:	add	x21, x21, x2
  4490fc:	str	x1, [sp, #104]
  449100:	bl	4308a8 <ferror@plt+0x2eb68>
  449104:	ldr	x1, [sp, #104]
  449108:	mov	x0, x1
  44910c:	bl	4313c0 <ferror@plt+0x2f680>
  449110:	mov	x1, x0
  449114:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449118:	add	x4, x0, #0x950
  44911c:	mov	x0, x4
  449120:	bl	401cc0 <printf@plt>
  449124:	mov	x2, x20
  449128:	mov	x3, x28
  44912c:	mov	x1, x23
  449130:	mov	x0, x21
  449134:	bl	4312d0 <ferror@plt+0x2f590>
  449138:	mov	x20, x0
  44913c:	ldr	w1, [sp, #204]
  449140:	ldr	w0, [sp, #216]
  449144:	add	x21, x21, x1
  449148:	bl	4308a8 <ferror@plt+0x2eb68>
  44914c:	mov	x0, x20
  449150:	bl	4313c0 <ferror@plt+0x2f680>
  449154:	mov	x1, x0
  449158:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44915c:	add	x4, x0, #0x950
  449160:	mov	x0, x4
  449164:	bl	401cc0 <printf@plt>
  449168:	ldp	x7, x5, [sp, #136]
  44916c:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449170:	add	x0, x0, #0xb10
  449174:	mov	w1, w5
  449178:	mov	x2, x7
  44917c:	bl	401cc0 <printf@plt>
  449180:	sub	x0, x21, x27
  449184:	cmp	x0, x22
  449188:	ccmp	x23, x21, #0x4, eq  // eq = none
  44918c:	b.ne	448f28 <ferror@plt+0x471e8>  // b.any
  449190:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449194:	add	x1, x1, #0xb18
  449198:	mov	w2, #0x5                   	// #5
  44919c:	mov	x0, #0x0                   	// #0
  4491a0:	add	x27, x27, x22
  4491a4:	bl	401c70 <dcgettext@plt>
  4491a8:	bl	44f9c0 <warn@@Base>
  4491ac:	b	447844 <ferror@plt+0x45b04>
  4491b0:	cmp	w28, #0x18
  4491b4:	b.eq	449678 <ferror@plt+0x47938>  // b.none
  4491b8:	b.ls	449310 <ferror@plt+0x475d0>  // b.plast
  4491bc:	cmp	w28, #0x20
  4491c0:	b.eq	449744 <ferror@plt+0x47a04>  // b.none
  4491c4:	cmp	w28, #0x80
  4491c8:	b.ne	4492f4 <ferror@plt+0x475b4>  // b.any
  4491cc:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4491d0:	add	x0, x0, #0xc88
  4491d4:	str	x7, [sp, #104]
  4491d8:	bl	401b70 <puts@plt>
  4491dc:	ldr	x7, [sp, #104]
  4491e0:	add	x21, x21, x20
  4491e4:	cmp	x7, x21
  4491e8:	b.cs	448f28 <ferror@plt+0x471e8>  // b.hs, b.nlast
  4491ec:	add	x28, sp, #0xd8
  4491f0:	add	x20, sp, #0xcc
  4491f4:	adrp	x0, 458000 <warn@@Base+0x8640>
  4491f8:	add	x0, x0, #0xe0
  4491fc:	str	x0, [sp, #144]
  449200:	mov	x3, x28
  449204:	mov	x1, x21
  449208:	mov	x0, x7
  44920c:	mov	x2, x20
  449210:	str	x7, [sp, #104]
  449214:	bl	4312d0 <ferror@plt+0x2f590>
  449218:	ldr	x7, [sp, #104]
  44921c:	mov	x3, x0
  449220:	ldr	w1, [sp, #204]
  449224:	tst	x0, #0xffffffff00000000
  449228:	str	w3, [sp, #136]
  44922c:	ldr	w0, [sp, #216]
  449230:	add	x7, x7, x1
  449234:	b.eq	449430 <ferror@plt+0x476f0>  // b.none
  449238:	orr	w1, w0, #0x2
  44923c:	str	w1, [sp, #216]
  449240:	tbz	w0, #0, 449438 <ferror@plt+0x476f8>
  449244:	ldr	x1, [sp, #144]
  449248:	mov	w2, #0x5                   	// #5
  44924c:	mov	x0, #0x0                   	// #0
  449250:	str	x3, [sp, #104]
  449254:	str	x7, [sp, #152]
  449258:	bl	401c70 <dcgettext@plt>
  44925c:	bl	44f3e8 <error@@Base>
  449260:	ldr	x3, [sp, #104]
  449264:	ldr	x7, [sp, #152]
  449268:	cmp	w3, #0x2
  44926c:	b.eq	44956c <ferror@plt+0x4782c>  // b.none
  449270:	cmp	w3, #0x3
  449274:	b.eq	449460 <ferror@plt+0x47720>  // b.none
  449278:	cmp	w3, #0x1
  44927c:	b.eq	4495c4 <ferror@plt+0x47884>  // b.none
  449280:	mov	w2, #0x5                   	// #5
  449284:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449288:	mov	x0, #0x0                   	// #0
  44928c:	add	x1, x1, #0xd38
  449290:	bl	401c70 <dcgettext@plt>
  449294:	add	x27, x27, x22
  449298:	ldr	w1, [sp, #136]
  44929c:	bl	401cc0 <printf@plt>
  4492a0:	b	447844 <ferror@plt+0x45b04>
  4492a4:	cmp	w28, #0x1
  4492a8:	b.ne	4498f8 <ferror@plt+0x47bb8>  // b.any
  4492ac:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4492b0:	add	x1, x1, #0xa80
  4492b4:	mov	w2, #0x5                   	// #5
  4492b8:	mov	x0, #0x0                   	// #0
  4492bc:	bl	401c70 <dcgettext@plt>
  4492c0:	add	x27, x27, x22
  4492c4:	bl	401cc0 <printf@plt>
  4492c8:	str	xzr, [x19, #2944]
  4492cc:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  4492d0:	add	x0, x19, #0xb80
  4492d4:	str	wzr, [x19, #2972]
  4492d8:	ldr	q0, [x1, #1936]
  4492dc:	strh	wzr, [x19, #2976]
  4492e0:	ldr	w1, [sp, #104]
  4492e4:	str	w1, [x19, #2968]
  4492e8:	stur	q0, [x0, #8]
  4492ec:	str	wzr, [x19, #2980]
  4492f0:	b	447844 <ferror@plt+0x45b04>
  4492f4:	cmp	w28, #0x19
  4492f8:	b.ne	4495dc <ferror@plt+0x4789c>  // b.any
  4492fc:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449300:	add	x27, x27, x22
  449304:	add	x0, x0, #0xc48
  449308:	bl	401b70 <puts@plt>
  44930c:	b	447844 <ferror@plt+0x45b04>
  449310:	cmp	w28, #0x16
  449314:	b.eq	449758 <ferror@plt+0x47a18>  // b.none
  449318:	cmp	w28, #0x17
  44931c:	b.ne	449334 <ferror@plt+0x475f4>  // b.any
  449320:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449324:	add	x27, x27, x22
  449328:	add	x0, x0, #0xc08
  44932c:	bl	401b70 <puts@plt>
  449330:	b	447844 <ferror@plt+0x45b04>
  449334:	cmp	w28, #0x15
  449338:	b.ne	4498f8 <ferror@plt+0x47bb8>  // b.any
  44933c:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449340:	add	x27, x27, x22
  449344:	add	x0, x0, #0xbd0
  449348:	bl	401b70 <puts@plt>
  44934c:	b	447844 <ferror@plt+0x45b04>
  449350:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  449354:	mov	x27, x20
  449358:	mov	x20, x27
  44935c:	mov	w0, #0xa                   	// #10
  449360:	ldr	x1, [x1, #1160]
  449364:	bl	401990 <putc@plt>
  449368:	b	447a64 <ferror@plt+0x45d24>
  44936c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449370:	add	x1, x1, #0x958
  449374:	mov	w2, #0x5                   	// #5
  449378:	mov	x20, x23
  44937c:	mov	x0, #0x0                   	// #0
  449380:	bl	401c70 <dcgettext@plt>
  449384:	bl	44f9c0 <warn@@Base>
  449388:	b	448388 <ferror@plt+0x46648>
  44938c:	ldr	x1, [sp, #120]
  449390:	mov	w2, #0x5                   	// #5
  449394:	mov	x0, #0x0                   	// #0
  449398:	bl	401c70 <dcgettext@plt>
  44939c:	bl	44f3e8 <error@@Base>
  4493a0:	b	4478f8 <ferror@plt+0x45bb8>
  4493a4:	ldr	x1, [sp, #120]
  4493a8:	mov	w2, #0x5                   	// #5
  4493ac:	mov	x0, #0x0                   	// #0
  4493b0:	bl	401c70 <dcgettext@plt>
  4493b4:	bl	44f3e8 <error@@Base>
  4493b8:	b	447f3c <ferror@plt+0x461fc>
  4493bc:	ldr	x1, [sp, #120]
  4493c0:	mov	w2, #0x5                   	// #5
  4493c4:	mov	x0, #0x0                   	// #0
  4493c8:	bl	401c70 <dcgettext@plt>
  4493cc:	bl	44f3e8 <error@@Base>
  4493d0:	b	447bf0 <ferror@plt+0x45eb0>
  4493d4:	ldr	x1, [sp, #120]
  4493d8:	mov	w2, #0x5                   	// #5
  4493dc:	mov	x0, #0x0                   	// #0
  4493e0:	bl	401c70 <dcgettext@plt>
  4493e4:	bl	44f3e8 <error@@Base>
  4493e8:	b	447cd4 <ferror@plt+0x45f94>
  4493ec:	ldr	x1, [sp, #120]
  4493f0:	mov	w2, #0x5                   	// #5
  4493f4:	mov	x0, #0x0                   	// #0
  4493f8:	bl	401c70 <dcgettext@plt>
  4493fc:	bl	44f3e8 <error@@Base>
  449400:	b	447b44 <ferror@plt+0x45e04>
  449404:	mov	w19, #0x1                   	// #1
  449408:	ldp	x21, x22, [sp, #32]
  44940c:	ldp	x27, x28, [sp, #80]
  449410:	b	447a90 <ferror@plt+0x45d50>
  449414:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449418:	add	x1, x1, #0x8a0
  44941c:	mov	w2, #0x5                   	// #5
  449420:	mov	x0, #0x0                   	// #0
  449424:	bl	401c70 <dcgettext@plt>
  449428:	bl	44f9c0 <warn@@Base>
  44942c:	b	448fbc <ferror@plt+0x4727c>
  449430:	tbnz	w0, #0, 449244 <ferror@plt+0x47504>
  449434:	tbz	w0, #1, 449268 <ferror@plt+0x47528>
  449438:	ldr	x1, [sp, #120]
  44943c:	mov	w2, #0x5                   	// #5
  449440:	mov	x0, #0x0                   	// #0
  449444:	str	x3, [sp, #104]
  449448:	str	x7, [sp, #152]
  44944c:	bl	401c70 <dcgettext@plt>
  449450:	bl	44f3e8 <error@@Base>
  449454:	ldr	x3, [sp, #104]
  449458:	ldr	x7, [sp, #152]
  44945c:	b	449268 <ferror@plt+0x47528>
  449460:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449464:	add	x0, x0, #0xd00
  449468:	str	x7, [sp, #104]
  44946c:	bl	401cc0 <printf@plt>
  449470:	ldr	x7, [sp, #104]
  449474:	mov	x3, x28
  449478:	mov	x2, x20
  44947c:	mov	x1, x21
  449480:	mov	x0, x7
  449484:	bl	4312d0 <ferror@plt+0x2f590>
  449488:	mov	x3, x0
  44948c:	ldr	x7, [sp, #104]
  449490:	ldr	w2, [sp, #204]
  449494:	ldr	w1, [sp, #216]
  449498:	add	x0, x7, x2
  44949c:	str	x0, [sp, #104]
  4494a0:	tbnz	w1, #0, 449830 <ferror@plt+0x47af0>
  4494a4:	tbnz	w1, #1, 449868 <ferror@plt+0x47b28>
  4494a8:	mov	x0, x3
  4494ac:	bl	4313c0 <ferror@plt+0x2f680>
  4494b0:	adrp	x2, 48a000 <warn@@Base+0x3a640>
  4494b4:	mov	x1, x0
  4494b8:	add	x0, x2, #0xd20
  4494bc:	bl	401cc0 <printf@plt>
  4494c0:	ldr	x12, [sp, #104]
  4494c4:	mov	x3, x28
  4494c8:	mov	x2, x20
  4494cc:	mov	x1, x21
  4494d0:	mov	x0, x12
  4494d4:	bl	4312d0 <ferror@plt+0x2f590>
  4494d8:	mov	x3, x0
  4494dc:	ldr	w2, [sp, #204]
  4494e0:	ldr	w1, [sp, #216]
  4494e4:	add	x0, x12, x2
  4494e8:	str	x0, [sp, #104]
  4494ec:	tbnz	w1, #0, 449810 <ferror@plt+0x47ad0>
  4494f0:	tbnz	w1, #1, 44985c <ferror@plt+0x47b1c>
  4494f4:	mov	x0, x3
  4494f8:	bl	4313c0 <ferror@plt+0x2f680>
  4494fc:	adrp	x2, 48a000 <warn@@Base+0x3a640>
  449500:	mov	x1, x0
  449504:	add	x0, x2, #0xd28
  449508:	bl	401cc0 <printf@plt>
  44950c:	ldr	x12, [sp, #104]
  449510:	mov	x3, x28
  449514:	mov	x1, x21
  449518:	mov	x2, x20
  44951c:	mov	x0, x12
  449520:	bl	4312d0 <ferror@plt+0x2f590>
  449524:	mov	x3, x0
  449528:	ldr	w1, [sp, #216]
  44952c:	ldr	w7, [sp, #204]
  449530:	add	x7, x12, x7
  449534:	tbnz	w1, #0, 4497e8 <ferror@plt+0x47aa8>
  449538:	tbnz	w1, #1, 44989c <ferror@plt+0x47b5c>
  44953c:	mov	x0, x3
  449540:	str	x7, [sp, #104]
  449544:	bl	4313c0 <ferror@plt+0x2f680>
  449548:	mov	x1, x0
  44954c:	adrp	x2, 48a000 <warn@@Base+0x3a640>
  449550:	add	x0, x2, #0xd30
  449554:	bl	401cc0 <printf@plt>
  449558:	ldr	x7, [sp, #104]
  44955c:	cmp	x21, x7
  449560:	b.hi	449200 <ferror@plt+0x474c0>  // b.pmore
  449564:	add	x27, x27, x22
  449568:	b	447844 <ferror@plt+0x45b04>
  44956c:	mov	x3, x28
  449570:	mov	x1, x21
  449574:	mov	x0, x7
  449578:	mov	x2, x20
  44957c:	str	x7, [sp, #104]
  449580:	bl	4312d0 <ferror@plt+0x2f590>
  449584:	ldr	w1, [sp, #216]
  449588:	mov	x3, x0
  44958c:	ldr	x7, [sp, #104]
  449590:	ldr	w0, [sp, #204]
  449594:	add	x7, x7, x0
  449598:	tbnz	w1, #0, 4497c0 <ferror@plt+0x47a80>
  44959c:	tbnz	w1, #1, 449874 <ferror@plt+0x47b34>
  4495a0:	mov	x0, x3
  4495a4:	str	x7, [sp, #104]
  4495a8:	bl	4313c0 <ferror@plt+0x2f680>
  4495ac:	mov	x1, x0
  4495b0:	adrp	x2, 48a000 <warn@@Base+0x3a640>
  4495b4:	add	x0, x2, #0xcd0
  4495b8:	bl	401cc0 <printf@plt>
  4495bc:	ldr	x7, [sp, #104]
  4495c0:	b	44955c <ferror@plt+0x4781c>
  4495c4:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4495c8:	add	x0, x0, #0xcb0
  4495cc:	str	x7, [sp, #104]
  4495d0:	bl	401b70 <puts@plt>
  4495d4:	ldr	x7, [sp, #104]
  4495d8:	b	44955c <ferror@plt+0x4781c>
  4495dc:	str	w20, [sp, #136]
  4495e0:	sub	w20, w20, #0x1
  4495e4:	tbnz	w28, #7, 4498c4 <ferror@plt+0x47b84>
  4495e8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4495ec:	add	x1, x1, #0xd70
  4495f0:	str	x7, [sp, #104]
  4495f4:	mov	w2, #0x5                   	// #5
  4495f8:	mov	x0, #0x0                   	// #0
  4495fc:	bl	401c70 <dcgettext@plt>
  449600:	bl	401cc0 <printf@plt>
  449604:	ldr	x7, [sp, #104]
  449608:	mov	w2, #0x5                   	// #5
  44960c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449610:	mov	x0, #0x0                   	// #0
  449614:	add	x1, x1, #0xd80
  449618:	str	x7, [sp, #104]
  44961c:	bl	401c70 <dcgettext@plt>
  449620:	mov	w1, w20
  449624:	bl	401cc0 <printf@plt>
  449628:	ldr	x7, [sp, #104]
  44962c:	cbz	w20, 449664 <ferror@plt+0x47924>
  449630:	ldr	w0, [sp, #136]
  449634:	sub	w20, w0, #0x2
  449638:	adrp	x0, 486000 <warn@@Base+0x36640>
  44963c:	add	x20, x20, #0x2
  449640:	add	x28, x0, #0x558
  449644:	add	x20, x21, x20
  449648:	ldrb	w1, [x7], #1
  44964c:	mov	x0, x28
  449650:	str	x7, [sp, #104]
  449654:	bl	401cc0 <printf@plt>
  449658:	ldr	x7, [sp, #104]
  44965c:	cmp	x7, x20
  449660:	b.ne	449648 <ferror@plt+0x47908>  // b.any
  449664:	adrp	x0, 45b000 <warn@@Base+0xb640>
  449668:	add	x27, x27, x22
  44966c:	add	x0, x0, #0xcc0
  449670:	bl	401b70 <puts@plt>
  449674:	b	447844 <ferror@plt+0x45b04>
  449678:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44967c:	add	x27, x27, x22
  449680:	add	x0, x0, #0xc28
  449684:	bl	401b70 <puts@plt>
  449688:	b	447844 <ferror@plt+0x45b04>
  44968c:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449690:	add	x27, x27, x22
  449694:	add	x0, x0, #0xb80
  449698:	bl	401b70 <puts@plt>
  44969c:	b	447844 <ferror@plt+0x45b04>
  4496a0:	sub	x21, x20, #0x1
  4496a4:	cmp	x21, #0x8
  4496a8:	b.hi	4498d4 <ferror@plt+0x47b94>  // b.pmore
  4496ac:	sub	w1, w20, #0x1
  4496b0:	add	x0, x7, w1, uxtw
  4496b4:	cmp	x23, x0
  4496b8:	b.hi	4496cc <ferror@plt+0x4798c>  // b.pmore
  4496bc:	cmp	x23, x7
  4496c0:	mov	x20, #0x0                   	// #0
  4496c4:	b.ls	4496f0 <ferror@plt+0x479b0>  // b.plast
  4496c8:	sub	w1, w23, w7
  4496cc:	sub	w0, w1, #0x1
  4496d0:	mov	x20, #0x0                   	// #0
  4496d4:	cmp	w0, #0x7
  4496d8:	b.hi	4496f0 <ferror@plt+0x479b0>  // b.pmore
  4496dc:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4496e0:	mov	x0, x7
  4496e4:	ldr	x2, [x2, #920]
  4496e8:	blr	x2
  4496ec:	mov	x20, x0
  4496f0:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4496f4:	add	x1, x1, #0xad0
  4496f8:	mov	w2, #0x5                   	// #5
  4496fc:	mov	x0, #0x0                   	// #0
  449700:	bl	401c70 <dcgettext@plt>
  449704:	mov	x21, x0
  449708:	mov	x0, x20
  44970c:	bl	4319f0 <ferror@plt+0x2fcb0>
  449710:	add	x27, x27, x22
  449714:	mov	x1, x0
  449718:	mov	x0, x21
  44971c:	bl	401cc0 <printf@plt>
  449720:	str	x20, [x19, #2944]
  449724:	str	wzr, [x19, #2952]
  449728:	strb	wzr, [x19, #2976]
  44972c:	b	447844 <ferror@plt+0x45b04>
  449730:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449734:	add	x27, x27, x22
  449738:	add	x0, x0, #0xbb0
  44973c:	bl	401b70 <puts@plt>
  449740:	b	447844 <ferror@plt+0x45b04>
  449744:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  449748:	add	x27, x27, x22
  44974c:	add	x0, x0, #0xc70
  449750:	bl	401b70 <puts@plt>
  449754:	b	447844 <ferror@plt+0x45b04>
  449758:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44975c:	add	x27, x27, x22
  449760:	add	x0, x0, #0xbf0
  449764:	bl	401b70 <puts@plt>
  449768:	b	447844 <ferror@plt+0x45b04>
  44976c:	mov	x0, x7
  449770:	add	x3, sp, #0xd8
  449774:	add	x2, sp, #0xcc
  449778:	mov	x1, x23
  44977c:	bl	4312d0 <ferror@plt+0x2f590>
  449780:	mov	x21, x0
  449784:	ldr	w0, [sp, #216]
  449788:	add	x27, x27, x22
  44978c:	bl	4308a8 <ferror@plt+0x2eb68>
  449790:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449794:	add	x1, x1, #0xb40
  449798:	mov	w2, #0x5                   	// #5
  44979c:	mov	x0, #0x0                   	// #0
  4497a0:	bl	401c70 <dcgettext@plt>
  4497a4:	mov	x20, x0
  4497a8:	mov	x0, x21
  4497ac:	bl	4313c0 <ferror@plt+0x2f680>
  4497b0:	mov	x1, x0
  4497b4:	mov	x0, x20
  4497b8:	bl	401cc0 <printf@plt>
  4497bc:	b	447844 <ferror@plt+0x45b04>
  4497c0:	ldr	x1, [sp, #144]
  4497c4:	mov	w2, #0x5                   	// #5
  4497c8:	mov	x0, #0x0                   	// #0
  4497cc:	str	x3, [sp, #104]
  4497d0:	str	x7, [sp, #136]
  4497d4:	bl	401c70 <dcgettext@plt>
  4497d8:	bl	44f3e8 <error@@Base>
  4497dc:	ldr	x3, [sp, #104]
  4497e0:	ldr	x7, [sp, #136]
  4497e4:	b	4495a0 <ferror@plt+0x47860>
  4497e8:	ldr	x1, [sp, #144]
  4497ec:	mov	w2, #0x5                   	// #5
  4497f0:	mov	x0, #0x0                   	// #0
  4497f4:	str	x3, [sp, #104]
  4497f8:	str	x7, [sp, #136]
  4497fc:	bl	401c70 <dcgettext@plt>
  449800:	bl	44f3e8 <error@@Base>
  449804:	ldr	x3, [sp, #104]
  449808:	ldr	x7, [sp, #136]
  44980c:	b	44953c <ferror@plt+0x477fc>
  449810:	ldr	x1, [sp, #144]
  449814:	str	x3, [sp, #136]
  449818:	mov	w2, #0x5                   	// #5
  44981c:	mov	x0, #0x0                   	// #0
  449820:	bl	401c70 <dcgettext@plt>
  449824:	bl	44f3e8 <error@@Base>
  449828:	ldr	x3, [sp, #136]
  44982c:	b	4494f4 <ferror@plt+0x477b4>
  449830:	ldr	x1, [sp, #144]
  449834:	str	x3, [sp, #136]
  449838:	mov	w2, #0x5                   	// #5
  44983c:	mov	x0, #0x0                   	// #0
  449840:	bl	401c70 <dcgettext@plt>
  449844:	bl	44f3e8 <error@@Base>
  449848:	ldr	x3, [sp, #136]
  44984c:	b	4494a8 <ferror@plt+0x47768>
  449850:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  449854:	ldr	w0, [x0, #876]
  449858:	b	447494 <ferror@plt+0x45754>
  44985c:	str	x3, [sp, #136]
  449860:	ldr	x1, [sp, #120]
  449864:	b	449818 <ferror@plt+0x47ad8>
  449868:	str	x3, [sp, #136]
  44986c:	ldr	x1, [sp, #120]
  449870:	b	449838 <ferror@plt+0x47af8>
  449874:	ldr	x1, [sp, #120]
  449878:	mov	w2, #0x5                   	// #5
  44987c:	mov	x0, #0x0                   	// #0
  449880:	str	x3, [sp, #104]
  449884:	str	x7, [sp, #136]
  449888:	bl	401c70 <dcgettext@plt>
  44988c:	bl	44f3e8 <error@@Base>
  449890:	ldr	x3, [sp, #104]
  449894:	ldr	x7, [sp, #136]
  449898:	b	4495a0 <ferror@plt+0x47860>
  44989c:	ldr	x1, [sp, #120]
  4498a0:	mov	w2, #0x5                   	// #5
  4498a4:	mov	x0, #0x0                   	// #0
  4498a8:	str	x3, [sp, #104]
  4498ac:	str	x7, [sp, #136]
  4498b0:	bl	401c70 <dcgettext@plt>
  4498b4:	bl	44f3e8 <error@@Base>
  4498b8:	ldr	x3, [sp, #104]
  4498bc:	ldr	x7, [sp, #136]
  4498c0:	b	44953c <ferror@plt+0x477fc>
  4498c4:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4498c8:	add	x1, x1, #0xd60
  4498cc:	str	x7, [sp, #104]
  4498d0:	b	4495f4 <ferror@plt+0x478b4>
  4498d4:	mov	w2, #0x5                   	// #5
  4498d8:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  4498dc:	mov	x0, #0x0                   	// #0
  4498e0:	add	x1, x1, #0xa98
  4498e4:	bl	401c70 <dcgettext@plt>
  4498e8:	mov	x20, #0x0                   	// #0
  4498ec:	mov	x1, x21
  4498f0:	bl	44f9c0 <warn@@Base>
  4498f4:	b	4496f0 <ferror@plt+0x479b0>
  4498f8:	str	w20, [sp, #136]
  4498fc:	sub	w20, w20, #0x1
  449900:	b	4495e8 <ferror@plt+0x478a8>
  449904:	nop
  449908:	stp	x29, x30, [sp, #-288]!
  44990c:	adrp	x1, 460000 <warn@@Base+0x10640>
  449910:	add	x1, x1, #0x278
  449914:	mov	x29, sp
  449918:	stp	x19, x20, [sp, #16]
  44991c:	mov	x19, x0
  449920:	str	x0, [sp, #168]
  449924:	ldr	x2, [x0, #32]
  449928:	stp	x25, x26, [sp, #64]
  44992c:	ldr	x7, [x0, #48]
  449930:	str	x2, [sp, #128]
  449934:	ldr	x0, [x0, #16]
  449938:	add	x25, x2, x7
  44993c:	str	x2, [sp, #224]
  449940:	bl	401ba0 <strcmp@plt>
  449944:	str	w0, [sp, #192]
  449948:	mov	w2, #0x5                   	// #5
  44994c:	adrp	x1, 48a000 <warn@@Base+0x3a640>
  449950:	mov	x0, #0x0                   	// #0
  449954:	add	x1, x1, #0xf30
  449958:	str	wzr, [sp, #212]
  44995c:	bl	401c70 <dcgettext@plt>
  449960:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  449964:	add	x1, x19, #0x18
  449968:	str	x0, [sp, #144]
  44996c:	add	x0, x19, #0x10
  449970:	ldr	w2, [x2, #868]
  449974:	str	w2, [sp, #140]
  449978:	bl	4311c0 <ferror@plt+0x2f480>
  44997c:	ldr	x20, [sp, #224]
  449980:	cmp	x25, x20
  449984:	b.ls	44e574 <ferror@plt+0x4c834>  // b.plast
  449988:	mov	x26, x25
  44998c:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  449990:	add	x0, x0, #0x628
  449994:	stp	x21, x22, [sp, #32]
  449998:	stp	x23, x24, [sp, #48]
  44999c:	stp	x27, x28, [sp, #80]
  4499a0:	str	x0, [sp, #96]
  4499a4:	stp	xzr, xzr, [sp, #152]
  4499a8:	str	xzr, [sp, #176]
  4499ac:	nop
  4499b0:	mov	w0, #0x1                   	// #1
  4499b4:	str	w0, [sp, #216]
  4499b8:	stp	xzr, xzr, [sp, #240]
  4499bc:	add	x0, x20, #0x4
  4499c0:	cmp	x26, x0
  4499c4:	b.hi	449ae0 <ferror@plt+0x47da0>  // b.pmore
  4499c8:	sub	x1, x26, x20
  4499cc:	sub	w0, w1, #0x1
  4499d0:	cmp	w0, #0x7
  4499d4:	b.ls	449ae4 <ferror@plt+0x47da4>  // b.plast
  4499d8:	ldr	x0, [sp, #224]
  4499dc:	add	x0, x0, #0x4
  4499e0:	str	x0, [sp, #224]
  4499e4:	ldr	x0, [sp, #128]
  4499e8:	sub	x1, x20, x0
  4499ec:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  4499f0:	add	x0, x0, #0xf40
  4499f4:	bl	401cc0 <printf@plt>
  4499f8:	ldr	x20, [sp, #224]
  4499fc:	cmp	x26, x20
  449a00:	b.hi	449a18 <ferror@plt+0x47cd8>  // b.pmore
  449a04:	b	449a28 <ferror@plt+0x47ce8>
  449a08:	add	x20, x20, #0x1
  449a0c:	str	x20, [sp, #224]
  449a10:	cmp	x20, x26
  449a14:	b.eq	449a20 <ferror@plt+0x47ce0>  // b.none
  449a18:	ldrb	w0, [x20]
  449a1c:	cbz	w0, 449a08 <ferror@plt+0x47cc8>
  449a20:	cmp	x26, x20
  449a24:	b.hi	4499b0 <ferror@plt+0x47c70>  // b.pmore
  449a28:	mov	w0, #0xa                   	// #10
  449a2c:	bl	401cf0 <putchar@plt>
  449a30:	ldr	x0, [sp, #152]
  449a34:	mov	x19, x0
  449a38:	cbz	x0, 449a60 <ferror@plt+0x47d20>
  449a3c:	mov	x20, x19
  449a40:	ldr	x19, [x19]
  449a44:	ldr	x0, [x20, #24]
  449a48:	bl	401bc0 <free@plt>
  449a4c:	ldr	x0, [x20, #32]
  449a50:	bl	401bc0 <free@plt>
  449a54:	mov	x0, x20
  449a58:	bl	401bc0 <free@plt>
  449a5c:	cbnz	x19, 449a3c <ferror@plt+0x47cfc>
  449a60:	ldr	x0, [sp, #160]
  449a64:	mov	x19, x0
  449a68:	cbz	x0, 449a90 <ferror@plt+0x47d50>
  449a6c:	mov	x20, x19
  449a70:	ldr	x19, [x19]
  449a74:	ldr	x0, [x20, #24]
  449a78:	bl	401bc0 <free@plt>
  449a7c:	ldr	x0, [x20, #32]
  449a80:	bl	401bc0 <free@plt>
  449a84:	mov	x0, x20
  449a88:	bl	401bc0 <free@plt>
  449a8c:	cbnz	x19, 449a6c <ferror@plt+0x47d2c>
  449a90:	ldr	x0, [sp, #176]
  449a94:	cbz	x0, 449ac0 <ferror@plt+0x47d80>
  449a98:	mov	x19, x0
  449a9c:	mov	x20, x19
  449aa0:	ldr	x19, [x19]
  449aa4:	ldr	x0, [x20, #24]
  449aa8:	bl	401bc0 <free@plt>
  449aac:	ldr	x0, [x20, #32]
  449ab0:	bl	401bc0 <free@plt>
  449ab4:	mov	x0, x20
  449ab8:	bl	401bc0 <free@plt>
  449abc:	cbnz	x19, 449a9c <ferror@plt+0x47d5c>
  449ac0:	ldp	x21, x22, [sp, #32]
  449ac4:	ldp	x23, x24, [sp, #48]
  449ac8:	ldp	x27, x28, [sp, #80]
  449acc:	mov	w0, #0x1                   	// #1
  449ad0:	ldp	x19, x20, [sp, #16]
  449ad4:	ldp	x25, x26, [sp, #64]
  449ad8:	ldp	x29, x30, [sp], #288
  449adc:	ret
  449ae0:	mov	w1, #0x4                   	// #4
  449ae4:	adrp	x23, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  449ae8:	mov	x0, x20
  449aec:	ldr	x2, [x23, #920]
  449af0:	blr	x2
  449af4:	mov	x21, x0
  449af8:	ldr	x1, [sp, #224]
  449afc:	add	x0, x1, #0x4
  449b00:	str	x0, [sp, #224]
  449b04:	cbz	x21, 4499e4 <ferror@plt+0x47ca4>
  449b08:	mov	x2, #0xffffffff            	// #4294967295
  449b0c:	cmp	x21, x2
  449b10:	b.eq	44cb98 <ferror@plt+0x4ae58>  // b.none
  449b14:	mov	x28, #0x4                   	// #4
  449b18:	add	x19, x21, x28
  449b1c:	add	x19, x20, x19
  449b20:	mov	w22, w28
  449b24:	cmp	x26, x19
  449b28:	mov	w24, #0x4                   	// #4
  449b2c:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  449b30:	mov	x25, #0x8                   	// #8
  449b34:	mov	w27, #0x1                   	// #1
  449b38:	b.cc	44cbf0 <ferror@plt+0x4aeb0>  // b.lo, b.ul, b.last
  449b3c:	add	x1, x0, x28
  449b40:	cmp	x1, x26
  449b44:	b.cc	44c86c <ferror@plt+0x4ab2c>  // b.lo, b.ul, b.last
  449b48:	cmp	x0, x26
  449b4c:	b.cs	449b60 <ferror@plt+0x47e20>  // b.hs, b.nlast
  449b50:	sub	x24, x26, x0
  449b54:	sub	w2, w24, #0x1
  449b58:	cmp	w2, #0x7
  449b5c:	b.ls	44c86c <ferror@plt+0x4ab2c>  // b.plast
  449b60:	ldr	w0, [sp, #192]
  449b64:	str	x1, [sp, #224]
  449b68:	cbnz	w0, 449b74 <ferror@plt+0x47e34>
  449b6c:	str	x26, [sp, #224]
  449b70:	b	449a28 <ferror@plt+0x47ce8>
  449b74:	mov	x24, #0x0                   	// #0
  449b78:	ldr	x0, [sp, #128]
  449b7c:	add	x27, x0, x24
  449b80:	cmp	x20, x27
  449b84:	b.cc	44ca40 <ferror@plt+0x4ad00>  // b.lo, b.ul, b.last
  449b88:	ldr	x0, [sp, #160]
  449b8c:	str	x0, [sp, #232]
  449b90:	cbz	x0, 44cd70 <ferror@plt+0x4b030>
  449b94:	mov	w2, #0x0                   	// #0
  449b98:	b	449ba8 <ferror@plt+0x47e68>
  449b9c:	ldr	x0, [x0]
  449ba0:	mov	w2, #0x1                   	// #1
  449ba4:	cbz	x0, 44cf5c <ferror@plt+0x4b21c>
  449ba8:	ldr	x1, [x0, #8]
  449bac:	cmp	x1, x27
  449bb0:	b.ne	449b9c <ferror@plt+0x47e5c>  // b.any
  449bb4:	cbz	w2, 44a91c <ferror@plt+0x48bdc>
  449bb8:	str	x0, [sp, #232]
  449bbc:	ldr	w28, [sp, #140]
  449bc0:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  449bc4:	add	x1, x1, #0x364
  449bc8:	str	x1, [sp, #120]
  449bcc:	adrp	x22, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  449bd0:	add	x22, x22, #0x760
  449bd4:	add	x1, x22, #0x118
  449bd8:	stp	xzr, xzr, [x1]
  449bdc:	stp	xzr, xzr, [x1, #16]
  449be0:	stp	xzr, xzr, [x1, #32]
  449be4:	stp	xzr, xzr, [x1, #48]
  449be8:	stp	xzr, xzr, [x1, #64]
  449bec:	stp	xzr, xzr, [x1, #80]
  449bf0:	ldr	w1, [x0, #16]
  449bf4:	str	w1, [x22, #296]
  449bf8:	add	x27, x22, #0x118
  449bfc:	ubfiz	x0, x1, #1, #32
  449c00:	bl	4539a0 <warn@@Base+0x3fe0>
  449c04:	str	x0, [x27, #24]
  449c08:	ldr	w1, [x27, #16]
  449c0c:	lsl	x0, x1, #2
  449c10:	bl	4539a0 <warn@@Base+0x3fe0>
  449c14:	ldr	x1, [sp, #232]
  449c18:	ldr	w2, [x27, #16]
  449c1c:	ldr	x1, [x1, #24]
  449c20:	str	x0, [x27, #32]
  449c24:	ldr	x0, [x27, #24]
  449c28:	lsl	x2, x2, #1
  449c2c:	bl	4018d0 <memcpy@plt>
  449c30:	ldr	x1, [sp, #232]
  449c34:	ldr	x0, [x27, #32]
  449c38:	ldr	x1, [x1, #32]
  449c3c:	ldr	w2, [x27, #16]
  449c40:	lsl	x2, x2, #2
  449c44:	bl	4018d0 <memcpy@plt>
  449c48:	ldr	x1, [sp, #232]
  449c4c:	ldr	w0, [sp, #212]
  449c50:	cmp	w0, #0x0
  449c54:	ldrb	w3, [x1, #94]
  449c58:	cset	w2, ne  // ne = any
  449c5c:	ldrb	w4, [x1, #95]
  449c60:	sub	w0, w0, w2
  449c64:	ldr	x2, [x1, #40]
  449c68:	strb	w3, [x27, #94]
  449c6c:	str	x2, [x27, #40]
  449c70:	ldrb	w3, [x1, #94]
  449c74:	strb	w4, [x27, #95]
  449c78:	ldr	x4, [sp, #120]
  449c7c:	ldr	w5, [x1, #48]
  449c80:	ldr	x2, [x1, #80]
  449c84:	str	w3, [x4]
  449c88:	ldr	w4, [x1, #52]
  449c8c:	ldr	w3, [x1, #72]
  449c90:	ldr	w1, [x1, #88]
  449c94:	stp	w5, w4, [x27, #48]
  449c98:	str	w3, [x27, #72]
  449c9c:	str	x2, [x27, #80]
  449ca0:	str	w1, [x27, #88]
  449ca4:	bl	431080 <ferror@plt+0x2f340>
  449ca8:	tbnz	w0, #31, 44e48c <ferror@plt+0x4c74c>
  449cac:	ldr	x1, [sp, #232]
  449cb0:	ldr	x0, [sp, #128]
  449cb4:	ldrb	w1, [x1, #92]
  449cb8:	strb	w1, [x27, #92]
  449cbc:	sub	x20, x20, x0
  449cc0:	ldrb	w0, [x27, #95]
  449cc4:	cbz	w1, 449ce8 <ferror@plt+0x47fa8>
  449cc8:	and	w2, w1, #0x7
  449ccc:	sub	w2, w2, #0x2
  449cd0:	cmp	w2, #0x2
  449cd4:	b.hi	44cea0 <ferror@plt+0x4b160>  // b.pmore
  449cd8:	adrp	x3, 48d000 <warn@@Base+0x3d640>
  449cdc:	add	x3, x3, #0x960
  449ce0:	add	x3, x3, #0xa00
  449ce4:	ldr	w28, [x3, w2, uxtw #2]
  449ce8:	cbz	w0, 44cc58 <ferror@plt+0x4af18>
  449cec:	cmp	w0, #0x8
  449cf0:	b.ls	44cc6c <ferror@plt+0x4af2c>  // b.plast
  449cf4:	mov	w2, #0x5                   	// #5
  449cf8:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  449cfc:	mov	x0, #0x0                   	// #0
  449d00:	add	x1, x1, #0x120
  449d04:	bl	401c70 <dcgettext@plt>
  449d08:	add	x27, x22, #0x118
  449d0c:	ldrb	w1, [x22, #375]
  449d10:	bl	44f9c0 <warn@@Base>
  449d14:	mov	w0, #0x4                   	// #4
  449d18:	strb	w0, [x27, #95]
  449d1c:	ldr	x0, [sp, #224]
  449d20:	mov	x2, #0x4                   	// #4
  449d24:	mov	w1, w2
  449d28:	add	x2, x0, x2
  449d2c:	cmp	x26, x2
  449d30:	b.hi	44cc84 <ferror@plt+0x4af44>  // b.pmore
  449d34:	cmp	x0, x26
  449d38:	mov	x27, #0x0                   	// #0
  449d3c:	b.cs	449d50 <ferror@plt+0x48010>  // b.hs, b.nlast
  449d40:	sub	x1, x26, x0
  449d44:	sub	w2, w1, #0x1
  449d48:	cmp	w2, #0x7
  449d4c:	b.ls	44cc84 <ferror@plt+0x4af44>  // b.plast
  449d50:	ldrb	w2, [x22, #375]
  449d54:	adrp	x6, 486000 <warn@@Base+0x36640>
  449d58:	ldrb	w1, [x22, #372]
  449d5c:	add	x3, x6, #0x270
  449d60:	add	x0, x0, x2
  449d64:	str	x3, [sp, #112]
  449d68:	str	x0, [sp, #224]
  449d6c:	ldr	x0, [sp, #168]
  449d70:	mov	x4, x26
  449d74:	add	x3, x0, #0x28
  449d78:	add	x2, x0, #0x20
  449d7c:	add	x0, sp, #0xe0
  449d80:	bl	430a60 <ferror@plt+0x2ed20>
  449d84:	str	x0, [x22, #336]
  449d88:	cmp	w28, #0x8
  449d8c:	mov	w3, w28
  449d90:	b.hi	44cc98 <ferror@plt+0x4af58>  // b.pmore
  449d94:	ldr	x0, [sp, #224]
  449d98:	mov	w1, w28
  449d9c:	add	x2, x0, x3
  449da0:	cmp	x26, x2
  449da4:	b.hi	449db4 <ferror@plt+0x48074>  // b.pmore
  449da8:	cmp	x26, x0
  449dac:	b.ls	44caa0 <ferror@plt+0x4ad60>  // b.plast
  449db0:	sub	w1, w26, w0
  449db4:	sub	w2, w1, #0x1
  449db8:	cmp	w2, #0x7
  449dbc:	b.hi	44caa0 <ferror@plt+0x4ad60>  // b.pmore
  449dc0:	ldr	x2, [x23, #920]
  449dc4:	str	x3, [sp, #104]
  449dc8:	blr	x2
  449dcc:	mov	x1, x0
  449dd0:	str	x1, [x22, #344]
  449dd4:	ldr	x1, [sp, #232]
  449dd8:	ldr	x3, [sp, #104]
  449ddc:	ldr	x0, [sp, #224]
  449de0:	ldr	x1, [x1, #40]
  449de4:	add	x0, x0, x3
  449de8:	str	x0, [sp, #224]
  449dec:	ldrb	w1, [x1]
  449df0:	cmp	w1, #0x7a
  449df4:	b.eq	44cac0 <ferror@plt+0x4ad80>  // b.none
  449df8:	ldr	w0, [x22, #376]
  449dfc:	add	x23, x22, #0x180
  449e00:	ldrb	w5, [x22, #374]
  449e04:	add	w4, w0, #0x1
  449e08:	and	w4, w4, #0xf
  449e0c:	str	w4, [x22, #376]
  449e10:	sbfiz	x0, x0, #6, #32
  449e14:	add	x23, x23, x0
  449e18:	cbnz	w5, 44cb60 <ferror@plt+0x4ae20>
  449e1c:	add	x0, sp, #0x100
  449e20:	adrp	x2, 490000 <warn@@Base+0x40640>
  449e24:	adrp	x1, 486000 <warn@@Base+0x36640>
  449e28:	add	x2, x2, #0xb30
  449e2c:	add	x1, x1, #0x280
  449e30:	bl	401980 <sprintf@plt>
  449e34:	mov	x3, x21
  449e38:	add	x2, sp, #0x100
  449e3c:	mov	x0, x23
  449e40:	mov	x1, #0x40                  	// #64
  449e44:	bl	4019e0 <snprintf@plt>
  449e48:	ldr	w0, [x22, #376]
  449e4c:	add	x21, x22, #0x180
  449e50:	ldr	x2, [sp, #112]
  449e54:	add	w4, w0, #0x1
  449e58:	and	w4, w4, #0xf
  449e5c:	sbfiz	x0, x0, #6, #32
  449e60:	add	x21, x21, x0
  449e64:	mov	x3, x24
  449e68:	mov	x1, #0x40                  	// #64
  449e6c:	mov	x0, x21
  449e70:	str	w4, [x22, #376]
  449e74:	bl	4019e0 <snprintf@plt>
  449e78:	ldr	x4, [sp, #232]
  449e7c:	add	x3, x21, x25
  449e80:	ldr	x5, [sp, #128]
  449e84:	mov	x2, x23
  449e88:	ldr	x4, [x4, #8]
  449e8c:	mov	x1, x20
  449e90:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  449e94:	add	x0, x0, #0x158
  449e98:	sub	x4, x4, x5
  449e9c:	bl	401cc0 <printf@plt>
  449ea0:	ldrb	w0, [x22, #375]
  449ea4:	cbnz	w0, 44cd40 <ferror@plt+0x4b000>
  449ea8:	ldr	w1, [x22, #376]
  449eac:	add	x20, x22, #0x180
  449eb0:	ldrb	w21, [x22, #374]
  449eb4:	add	w2, w1, #0x1
  449eb8:	and	w2, w2, #0xf
  449ebc:	str	w2, [x22, #376]
  449ec0:	sbfiz	x1, x1, #6, #32
  449ec4:	add	x20, x20, x1
  449ec8:	ldr	x23, [x22, #336]
  449ecc:	cbnz	w21, 44cd10 <ferror@plt+0x4afd0>
  449ed0:	add	x0, sp, #0x100
  449ed4:	adrp	x2, 490000 <warn@@Base+0x40640>
  449ed8:	adrp	x1, 486000 <warn@@Base+0x36640>
  449edc:	add	x2, x2, #0xb30
  449ee0:	add	x1, x1, #0x280
  449ee4:	bl	401980 <sprintf@plt>
  449ee8:	mov	x3, x23
  449eec:	add	x2, sp, #0x100
  449ef0:	mov	x0, x20
  449ef4:	mov	x1, #0x40                  	// #64
  449ef8:	bl	4019e0 <snprintf@plt>
  449efc:	ldp	x23, x0, [x22, #336]
  449f00:	add	x21, x22, #0x180
  449f04:	ldr	w1, [x22, #376]
  449f08:	ldrb	w24, [x22, #374]
  449f0c:	add	w2, w1, #0x1
  449f10:	and	w2, w2, #0xf
  449f14:	str	w2, [x22, #376]
  449f18:	sbfiz	x1, x1, #6, #32
  449f1c:	add	x23, x23, x0
  449f20:	add	x21, x21, x1
  449f24:	cbnz	w24, 44cce0 <ferror@plt+0x4afa0>
  449f28:	add	x0, sp, #0x100
  449f2c:	adrp	x2, 490000 <warn@@Base+0x40640>
  449f30:	adrp	x1, 486000 <warn@@Base+0x36640>
  449f34:	add	x2, x2, #0xb30
  449f38:	add	x1, x1, #0x280
  449f3c:	bl	401980 <sprintf@plt>
  449f40:	mov	x3, x23
  449f44:	add	x2, sp, #0x100
  449f48:	mov	x0, x21
  449f4c:	mov	x1, #0x40                  	// #64
  449f50:	bl	4019e0 <snprintf@plt>
  449f54:	mov	x2, x21
  449f58:	mov	x1, x20
  449f5c:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  449f60:	add	x0, x0, #0x180
  449f64:	bl	401cc0 <printf@plt>
  449f68:	add	x27, x22, #0x118
  449f6c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  449f70:	add	x23, x0, #0x380
  449f74:	ldr	w0, [x0, #896]
  449f78:	cbnz	w0, 449f84 <ferror@plt+0x48244>
  449f7c:	ldr	x3, [sp, #248]
  449f80:	cbnz	x3, 44d918 <ferror@plt+0x4bbd8>
  449f84:	ldr	x20, [sp, #224]
  449f88:	adrp	x24, 458000 <warn@@Base+0x8640>
  449f8c:	add	x24, x24, #0xf8
  449f90:	mov	x0, x20
  449f94:	nop
  449f98:	cmp	x19, x0
  449f9c:	b.ls	449fe4 <ferror@plt+0x482a4>  // b.plast
  449fa0:	add	x3, x0, #0x1
  449fa4:	str	x3, [sp, #224]
  449fa8:	ldurb	w2, [x3, #-1]
  449fac:	ands	w4, w2, #0xc0
  449fb0:	and	w21, w2, #0x3f
  449fb4:	csel	w2, w2, w4, eq  // eq = none
  449fb8:	sub	w2, w2, #0x1
  449fbc:	cmp	w2, #0xbf
  449fc0:	b.hi	449fd8 <ferror@plt+0x48298>  // b.pmore
  449fc4:	ldr	x1, [sp, #96]
  449fc8:	ldrh	w1, [x1, w2, uxtw #1]
  449fcc:	adr	x2, 449fd8 <ferror@plt+0x48298>
  449fd0:	add	x1, x2, w1, sxth #2
  449fd4:	br	x1
  449fd8:	mov	x0, x3
  449fdc:	cmp	x19, x0
  449fe0:	b.hi	449fa0 <ferror@plt+0x48260>  // b.pmore
  449fe4:	str	x20, [sp, #224]
  449fe8:	cmp	x19, x20
  449fec:	b.ls	44a090 <ferror@plt+0x48350>  // b.plast
  449ff0:	adrp	x21, 48d000 <warn@@Base+0x3d640>
  449ff4:	adrp	x0, 484000 <warn@@Base+0x34640>
  449ff8:	add	x21, x21, #0x7a8
  449ffc:	add	x0, x0, #0x810
  44a000:	mov	w25, #0x1                   	// #1
  44a004:	str	x0, [sp, #104]
  44a008:	b	44a028 <ferror@plt+0x482e8>
  44a00c:	cbnz	w1, 44e548 <ferror@plt+0x4c808>
  44a010:	ldr	w1, [x23]
  44a014:	mov	x20, x0
  44a018:	cbz	w1, 44daa4 <ferror@plt+0x4bd64>
  44a01c:	nop
  44a020:	cmp	x19, x20
  44a024:	b.ls	44ab80 <ferror@plt+0x48e40>  // b.plast
  44a028:	add	x0, x20, #0x1
  44a02c:	str	x0, [sp, #224]
  44a030:	ldrb	w1, [x20]
  44a034:	and	w28, w1, #0x3f
  44a038:	ands	w2, w1, #0xc0
  44a03c:	b.eq	44a00c <ferror@plt+0x482cc>  // b.none
  44a040:	mov	w24, w2
  44a044:	sub	w2, w2, #0x1
  44a048:	cmp	w2, #0xbf
  44a04c:	b.ls	44ab30 <ferror@plt+0x48df0>  // b.plast
  44a050:	sub	w0, w24, #0x1c
  44a054:	mov	w2, #0x5                   	// #5
  44a058:	cmp	w0, #0x23
  44a05c:	b.hi	44d6ac <ferror@plt+0x4b96c>  // b.pmore
  44a060:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44a064:	mov	x0, #0x0                   	// #0
  44a068:	add	x1, x1, #0x6c0
  44a06c:	bl	401c70 <dcgettext@plt>
  44a070:	mov	w1, w24
  44a074:	bl	401cc0 <printf@plt>
  44a078:	ldr	w1, [x23]
  44a07c:	mov	w0, #0x1                   	// #1
  44a080:	str	x19, [sp, #224]
  44a084:	cmp	w1, #0x0
  44a088:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  44a08c:	b.ne	44ab98 <ferror@plt+0x48e58>  // b.any
  44a090:	ldr	x0, [x22, #304]
  44a094:	cbz	x0, 44a0a0 <ferror@plt+0x48360>
  44a098:	bl	401bc0 <free@plt>
  44a09c:	str	xzr, [x22, #304]
  44a0a0:	ldr	x0, [x22, #312]
  44a0a4:	add	x22, x22, #0x118
  44a0a8:	cbz	x0, 44a0b4 <ferror@plt+0x48374>
  44a0ac:	bl	401bc0 <free@plt>
  44a0b0:	str	xzr, [x22, #32]
  44a0b4:	ldr	x0, [sp, #120]
  44a0b8:	str	x19, [sp, #224]
  44a0bc:	ldr	w1, [sp, #140]
  44a0c0:	mov	x20, x19
  44a0c4:	cmp	x26, x20
  44a0c8:	str	w1, [x0]
  44a0cc:	b.hi	4499b0 <ferror@plt+0x47c70>  // b.pmore
  44a0d0:	b	449a28 <ferror@plt+0x47ce8>
  44a0d4:	mov	x0, x3
  44a0d8:	mov	w5, #0x1                   	// #1
  44a0dc:	mov	w1, #0x0                   	// #0
  44a0e0:	mov	w4, #0x0                   	// #0
  44a0e4:	mov	x21, #0x0                   	// #0
  44a0e8:	mov	w7, #0x3                   	// #3
  44a0ec:	nop
  44a0f0:	cmp	x26, x0
  44a0f4:	b.ls	44aa54 <ferror@plt+0x48d14>  // b.plast
  44a0f8:	ldrb	w2, [x0], #1
  44a0fc:	add	w4, w4, #0x1
  44a100:	cmp	w1, #0x3f
  44a104:	b.hi	44a984 <ferror@plt+0x48c44>  // b.pmore
  44a108:	and	x6, x2, #0x7f
  44a10c:	lsl	x8, x6, x1
  44a110:	orr	x21, x21, x8
  44a114:	lsr	x8, x21, x1
  44a118:	cmp	x6, x8
  44a11c:	csel	w5, w5, w7, eq  // eq = none
  44a120:	add	w1, w1, #0x7
  44a124:	tbnz	w2, #7, 44a0f0 <ferror@plt+0x483b0>
  44a128:	add	x3, x3, w4, uxtw
  44a12c:	str	x3, [sp, #224]
  44a130:	tst	x21, #0xffffffff00000000
  44a134:	mov	w25, w21
  44a138:	and	w5, w5, #0xfffffffe
  44a13c:	and	x21, x21, #0xffffffff
  44a140:	b.ne	44a194 <ferror@plt+0x48454>  // b.any
  44a144:	tbnz	w5, #1, 44a194 <ferror@plt+0x48454>
  44a148:	mov	x0, x3
  44a14c:	mov	w4, #0x0                   	// #0
  44a150:	b	44a160 <ferror@plt+0x48420>
  44a154:	ldrsb	w1, [x0], #1
  44a158:	add	w4, w4, #0x1
  44a15c:	tbz	w1, #31, 44a168 <ferror@plt+0x48428>
  44a160:	cmp	x26, x0
  44a164:	b.hi	44a154 <ferror@plt+0x48414>  // b.pmore
  44a168:	add	x3, x3, w4, uxtw
  44a16c:	mov	w1, w25
  44a170:	mov	x0, x27
  44a174:	str	x3, [sp, #224]
  44a178:	bl	42f6a8 <ferror@plt+0x2d968>
  44a17c:	tbnz	w0, #31, 44a390 <ferror@plt+0x48650>
  44a180:	ldr	x1, [x27, #24]
  44a184:	mov	w2, #0x7                   	// #7
  44a188:	ldr	x0, [sp, #224]
  44a18c:	strh	w2, [x1, x21, lsl #1]
  44a190:	b	449f98 <ferror@plt+0x48258>
  44a194:	mov	x1, x24
  44a198:	mov	w2, #0x5                   	// #5
  44a19c:	mov	x0, #0x0                   	// #0
  44a1a0:	bl	401c70 <dcgettext@plt>
  44a1a4:	bl	44f3e8 <error@@Base>
  44a1a8:	ldr	x3, [sp, #224]
  44a1ac:	b	44a148 <ferror@plt+0x48408>
  44a1b0:	mov	x0, x3
  44a1b4:	mov	w5, #0x1                   	// #1
  44a1b8:	mov	w1, #0x0                   	// #0
  44a1bc:	mov	w2, #0x0                   	// #0
  44a1c0:	mov	x21, #0x0                   	// #0
  44a1c4:	mov	w7, #0x3                   	// #3
  44a1c8:	cmp	x26, x0
  44a1cc:	b.ls	44ab00 <ferror@plt+0x48dc0>  // b.plast
  44a1d0:	ldrb	w4, [x0], #1
  44a1d4:	add	w2, w2, #0x1
  44a1d8:	cmp	w1, #0x3f
  44a1dc:	b.hi	44a964 <ferror@plt+0x48c24>  // b.pmore
  44a1e0:	and	x6, x4, #0x7f
  44a1e4:	lsl	x8, x6, x1
  44a1e8:	orr	x21, x21, x8
  44a1ec:	lsr	x8, x21, x1
  44a1f0:	cmp	x6, x8
  44a1f4:	csel	w5, w5, w7, eq  // eq = none
  44a1f8:	add	w1, w1, #0x7
  44a1fc:	tbnz	w4, #7, 44a1c8 <ferror@plt+0x48488>
  44a200:	add	x3, x3, w2, uxtw
  44a204:	and	x0, x21, #0xffffffff
  44a208:	str	x0, [sp, #104]
  44a20c:	and	w5, w5, #0xfffffffe
  44a210:	str	x3, [sp, #224]
  44a214:	tst	x21, #0xffffffff00000000
  44a218:	mov	w25, w21
  44a21c:	b.eq	44a3a8 <ferror@plt+0x48668>  // b.none
  44a220:	mov	x1, x24
  44a224:	mov	w2, #0x5                   	// #5
  44a228:	mov	x0, #0x0                   	// #0
  44a22c:	bl	401c70 <dcgettext@plt>
  44a230:	bl	44f3e8 <error@@Base>
  44a234:	ldr	x3, [sp, #224]
  44a238:	mov	x0, x3
  44a23c:	mov	w5, #0x1                   	// #1
  44a240:	mov	w1, #0x0                   	// #0
  44a244:	mov	w2, #0x0                   	// #0
  44a248:	mov	x21, #0x0                   	// #0
  44a24c:	mov	w8, #0x3                   	// #3
  44a250:	cmp	x26, x0
  44a254:	b.ls	44aa80 <ferror@plt+0x48d40>  // b.plast
  44a258:	ldrb	w4, [x0], #1
  44a25c:	add	w2, w2, #0x1
  44a260:	cmp	w1, #0x3f
  44a264:	b.hi	44a9a4 <ferror@plt+0x48c64>  // b.pmore
  44a268:	and	x6, x4, #0x7f
  44a26c:	lsl	x7, x6, x1
  44a270:	orr	x21, x21, x7
  44a274:	lsr	x7, x21, x1
  44a278:	cmp	x6, x7
  44a27c:	csel	w5, w5, w8, eq  // eq = none
  44a280:	add	w1, w1, #0x7
  44a284:	tbnz	w4, #7, 44a250 <ferror@plt+0x48510>
  44a288:	and	w5, w5, #0xfffffffe
  44a28c:	add	x2, x3, w2, uxtw
  44a290:	str	x2, [sp, #224]
  44a294:	tbnz	w5, #1, 44ca30 <ferror@plt+0x4acf0>
  44a298:	adds	x2, x2, x21
  44a29c:	b.cs	44aab0 <ferror@plt+0x48d70>  // b.hs, b.nlast
  44a2a0:	str	x2, [sp, #224]
  44a2a4:	mov	w1, w25
  44a2a8:	mov	x0, x27
  44a2ac:	bl	42f6a8 <ferror@plt+0x2d968>
  44a2b0:	tbnz	w0, #31, 44a390 <ferror@plt+0x48650>
  44a2b4:	ldr	x1, [x27, #24]
  44a2b8:	mov	w2, #0x7                   	// #7
  44a2bc:	ldr	x3, [sp, #104]
  44a2c0:	ldr	x0, [sp, #224]
  44a2c4:	strh	w2, [x1, x3, lsl #1]
  44a2c8:	b	449f98 <ferror@plt+0x48258>
  44a2cc:	mov	x0, x3
  44a2d0:	mov	w5, #0x1                   	// #1
  44a2d4:	mov	w1, #0x0                   	// #0
  44a2d8:	mov	w4, #0x0                   	// #0
  44a2dc:	mov	x21, #0x0                   	// #0
  44a2e0:	mov	w7, #0x3                   	// #3
  44a2e4:	nop
  44a2e8:	cmp	x26, x0
  44a2ec:	b.ls	44aa28 <ferror@plt+0x48ce8>  // b.plast
  44a2f0:	ldrb	w2, [x0], #1
  44a2f4:	add	w4, w4, #0x1
  44a2f8:	cmp	w1, #0x3f
  44a2fc:	b.hi	44a954 <ferror@plt+0x48c14>  // b.pmore
  44a300:	and	x6, x2, #0x7f
  44a304:	lsl	x8, x6, x1
  44a308:	orr	x21, x21, x8
  44a30c:	lsr	x8, x21, x1
  44a310:	cmp	x6, x8
  44a314:	csel	w5, w5, w7, eq  // eq = none
  44a318:	add	w1, w1, #0x7
  44a31c:	tbnz	w2, #7, 44a2e8 <ferror@plt+0x485a8>
  44a320:	add	x3, x3, w4, uxtw
  44a324:	str	x3, [sp, #224]
  44a328:	tst	x21, #0xffffffff00000000
  44a32c:	mov	w25, w21
  44a330:	and	w5, w5, #0xfffffffe
  44a334:	and	x21, x21, #0xffffffff
  44a338:	b.eq	44a39c <ferror@plt+0x4865c>  // b.none
  44a33c:	mov	x1, x24
  44a340:	mov	w2, #0x5                   	// #5
  44a344:	mov	x0, #0x0                   	// #0
  44a348:	bl	401c70 <dcgettext@plt>
  44a34c:	bl	44f3e8 <error@@Base>
  44a350:	ldr	x3, [sp, #224]
  44a354:	mov	x0, x3
  44a358:	mov	w4, #0x0                   	// #0
  44a35c:	b	44a36c <ferror@plt+0x4862c>
  44a360:	ldrsb	w1, [x0], #1
  44a364:	add	w4, w4, #0x1
  44a368:	tbz	w1, #31, 44a168 <ferror@plt+0x48428>
  44a36c:	cmp	x26, x0
  44a370:	b.hi	44a360 <ferror@plt+0x48620>  // b.pmore
  44a374:	add	x3, x3, w4, uxtw
  44a378:	mov	w1, w25
  44a37c:	mov	x0, x27
  44a380:	str	x3, [sp, #224]
  44a384:	bl	42f6a8 <ferror@plt+0x2d968>
  44a388:	tbz	w0, #31, 44a180 <ferror@plt+0x48440>
  44a38c:	nop
  44a390:	ldr	x0, [sp, #224]
  44a394:	b	449f98 <ferror@plt+0x48258>
  44a398:	cbnz	w0, 44aa48 <ferror@plt+0x48d08>
  44a39c:	tbz	w5, #1, 44a354 <ferror@plt+0x48614>
  44a3a0:	b	44a33c <ferror@plt+0x485fc>
  44a3a4:	cbnz	w0, 44ab24 <ferror@plt+0x48de4>
  44a3a8:	tbz	w5, #1, 44a238 <ferror@plt+0x484f8>
  44a3ac:	b	44a220 <ferror@plt+0x484e0>
  44a3b0:	add	x0, x0, #0x9
  44a3b4:	b	449f98 <ferror@plt+0x48258>
  44a3b8:	mov	w1, w21
  44a3bc:	mov	x0, x27
  44a3c0:	bl	42f6a8 <ferror@plt+0x2d968>
  44a3c4:	tbnz	w0, #31, 44a390 <ferror@plt+0x48650>
  44a3c8:	ldr	x1, [x27, #24]
  44a3cc:	ubfiz	x21, x21, #1, #6
  44a3d0:	mov	w2, #0x7                   	// #7
  44a3d4:	ldr	x0, [sp, #224]
  44a3d8:	strh	w2, [x1, x21]
  44a3dc:	b	449f98 <ferror@plt+0x48258>
  44a3e0:	add	x0, x0, #0x5
  44a3e4:	b	449f98 <ferror@plt+0x48258>
  44a3e8:	add	x0, x0, #0x3
  44a3ec:	b	449f98 <ferror@plt+0x48258>
  44a3f0:	add	x0, x0, #0x2
  44a3f4:	b	449f98 <ferror@plt+0x48258>
  44a3f8:	add	x0, x3, w28, uxtw
  44a3fc:	b	449f98 <ferror@plt+0x48258>
  44a400:	mov	x0, x3
  44a404:	mov	w5, #0x1                   	// #1
  44a408:	mov	w1, #0x0                   	// #0
  44a40c:	mov	w4, #0x0                   	// #0
  44a410:	mov	x21, #0x0                   	// #0
  44a414:	mov	w7, #0x3                   	// #3
  44a418:	cmp	x26, x0
  44a41c:	b.ls	44a9d0 <ferror@plt+0x48c90>  // b.plast
  44a420:	ldrb	w2, [x0], #1
  44a424:	add	w4, w4, #0x1
  44a428:	cmp	w1, #0x3f
  44a42c:	b.hi	44a944 <ferror@plt+0x48c04>  // b.pmore
  44a430:	and	x6, x2, #0x7f
  44a434:	lsl	x8, x6, x1
  44a438:	orr	x21, x21, x8
  44a43c:	lsr	x8, x21, x1
  44a440:	cmp	x6, x8
  44a444:	csel	w5, w5, w7, eq  // eq = none
  44a448:	add	w1, w1, #0x7
  44a44c:	tbnz	w2, #7, 44a418 <ferror@plt+0x486d8>
  44a450:	add	x3, x3, w4, uxtw
  44a454:	str	x3, [sp, #224]
  44a458:	tst	x21, #0xffffffff00000000
  44a45c:	mov	w25, w21
  44a460:	and	w5, w5, #0xfffffffe
  44a464:	and	x21, x21, #0xffffffff
  44a468:	b.ne	44a494 <ferror@plt+0x48754>  // b.any
  44a46c:	tbnz	w5, #1, 44a494 <ferror@plt+0x48754>
  44a470:	mov	x0, x3
  44a474:	mov	w4, #0x0                   	// #0
  44a478:	b	44a488 <ferror@plt+0x48748>
  44a47c:	ldrsb	w1, [x0], #1
  44a480:	add	w4, w4, #0x1
  44a484:	tbz	w1, #31, 44a168 <ferror@plt+0x48428>
  44a488:	cmp	x26, x0
  44a48c:	b.hi	44a47c <ferror@plt+0x4873c>  // b.pmore
  44a490:	b	44a168 <ferror@plt+0x48428>
  44a494:	mov	x1, x24
  44a498:	mov	w2, #0x5                   	// #5
  44a49c:	mov	x0, #0x0                   	// #0
  44a4a0:	bl	401c70 <dcgettext@plt>
  44a4a4:	bl	44f3e8 <error@@Base>
  44a4a8:	ldr	x3, [sp, #224]
  44a4ac:	b	44a470 <ferror@plt+0x48730>
  44a4b0:	mov	x1, x3
  44a4b4:	mov	w0, #0x0                   	// #0
  44a4b8:	b	44a4c8 <ferror@plt+0x48788>
  44a4bc:	ldrsb	w2, [x1], #1
  44a4c0:	add	w0, w0, #0x1
  44a4c4:	tbz	w2, #31, 44a4d0 <ferror@plt+0x48790>
  44a4c8:	cmp	x26, x1
  44a4cc:	b.hi	44a4bc <ferror@plt+0x4877c>  // b.pmore
  44a4d0:	add	x0, x3, w0, uxtw
  44a4d4:	b	449f98 <ferror@plt+0x48258>
  44a4d8:	mov	x0, x3
  44a4dc:	mov	w5, #0x1                   	// #1
  44a4e0:	mov	w1, #0x0                   	// #0
  44a4e4:	mov	w4, #0x0                   	// #0
  44a4e8:	mov	x21, #0x0                   	// #0
  44a4ec:	mov	w7, #0x3                   	// #3
  44a4f0:	cmp	x26, x0
  44a4f4:	b.ls	44a5c8 <ferror@plt+0x48888>  // b.plast
  44a4f8:	ldrb	w2, [x0], #1
  44a4fc:	add	w4, w4, #0x1
  44a500:	cmp	w1, #0x3f
  44a504:	b.hi	44a934 <ferror@plt+0x48bf4>  // b.pmore
  44a508:	and	x6, x2, #0x7f
  44a50c:	lsl	x8, x6, x1
  44a510:	orr	x21, x21, x8
  44a514:	lsr	x8, x21, x1
  44a518:	cmp	x6, x8
  44a51c:	csel	w5, w5, w7, eq  // eq = none
  44a520:	add	w1, w1, #0x7
  44a524:	tbnz	w2, #7, 44a4f0 <ferror@plt+0x487b0>
  44a528:	add	x3, x3, w4, uxtw
  44a52c:	str	x3, [sp, #224]
  44a530:	tst	x21, #0xffffffff00000000
  44a534:	mov	w25, w21
  44a538:	and	w5, w5, #0xfffffffe
  44a53c:	and	x21, x21, #0xffffffff
  44a540:	b.eq	44a834 <ferror@plt+0x48af4>  // b.none
  44a544:	mov	x1, x24
  44a548:	mov	w2, #0x5                   	// #5
  44a54c:	mov	x0, #0x0                   	// #0
  44a550:	bl	401c70 <dcgettext@plt>
  44a554:	bl	44f3e8 <error@@Base>
  44a558:	mov	w1, w25
  44a55c:	mov	x0, x27
  44a560:	bl	42f6a8 <ferror@plt+0x2d968>
  44a564:	tbz	w0, #31, 44a180 <ferror@plt+0x48440>
  44a568:	ldr	x0, [sp, #224]
  44a56c:	b	449f98 <ferror@plt+0x48258>
  44a570:	mov	x0, x3
  44a574:	mov	w5, #0x1                   	// #1
  44a578:	cmp	x26, x0
  44a57c:	mov	w1, #0x0                   	// #0
  44a580:	mov	w4, #0x0                   	// #0
  44a584:	mov	x21, #0x0                   	// #0
  44a588:	mov	w7, #0x3                   	// #3
  44a58c:	b.ls	44a5c8 <ferror@plt+0x48888>  // b.plast
  44a590:	ldrb	w2, [x0], #1
  44a594:	add	w4, w4, #0x1
  44a598:	cmp	w1, #0x3f
  44a59c:	b.hi	44a924 <ferror@plt+0x48be4>  // b.pmore
  44a5a0:	and	x6, x2, #0x7f
  44a5a4:	lsl	x8, x6, x1
  44a5a8:	orr	x21, x21, x8
  44a5ac:	lsr	x8, x21, x1
  44a5b0:	cmp	x6, x8
  44a5b4:	csel	w5, w5, w7, eq  // eq = none
  44a5b8:	add	w1, w1, #0x7
  44a5bc:	tbz	w2, #7, 44a528 <ferror@plt+0x487e8>
  44a5c0:	cmp	x26, x0
  44a5c4:	b.hi	44a590 <ferror@plt+0x48850>  // b.pmore
  44a5c8:	add	x3, x3, w4, uxtw
  44a5cc:	str	x3, [sp, #224]
  44a5d0:	tst	x21, #0xffffffff00000000
  44a5d4:	mov	w25, w21
  44a5d8:	and	w0, w5, #0x1
  44a5dc:	and	x21, x21, #0xffffffff
  44a5e0:	b.eq	44a9c4 <ferror@plt+0x48c84>  // b.none
  44a5e4:	cbz	w0, 44a544 <ferror@plt+0x48804>
  44a5e8:	adrp	x1, 458000 <warn@@Base+0x8640>
  44a5ec:	add	x1, x1, #0xe0
  44a5f0:	mov	w2, #0x5                   	// #5
  44a5f4:	mov	x0, #0x0                   	// #0
  44a5f8:	bl	401c70 <dcgettext@plt>
  44a5fc:	bl	44f3e8 <error@@Base>
  44a600:	b	44a558 <ferror@plt+0x48818>
  44a604:	mov	x1, x3
  44a608:	mov	w0, #0x0                   	// #0
  44a60c:	b	44a61c <ferror@plt+0x488dc>
  44a610:	ldrsb	w2, [x1], #1
  44a614:	add	w0, w0, #0x1
  44a618:	tbz	w2, #31, 44a4d0 <ferror@plt+0x48790>
  44a61c:	cmp	x26, x1
  44a620:	b.hi	44a610 <ferror@plt+0x488d0>  // b.pmore
  44a624:	add	x0, x3, w0, uxtw
  44a628:	b	449f98 <ferror@plt+0x48258>
  44a62c:	mov	x0, x3
  44a630:	mov	w1, #0x0                   	// #0
  44a634:	b	44a644 <ferror@plt+0x48904>
  44a638:	ldrsb	w2, [x0], #1
  44a63c:	add	w1, w1, #0x1
  44a640:	tbz	w2, #31, 44a64c <ferror@plt+0x4890c>
  44a644:	cmp	x26, x0
  44a648:	b.hi	44a638 <ferror@plt+0x488f8>  // b.pmore
  44a64c:	add	x3, x3, w1, uxtw
  44a650:	mov	x0, x27
  44a654:	mov	w1, w21
  44a658:	str	x3, [sp, #224]
  44a65c:	bl	42f6a8 <ferror@plt+0x2d968>
  44a660:	tbz	w0, #31, 44a3c8 <ferror@plt+0x48688>
  44a664:	ldr	x0, [sp, #224]
  44a668:	b	449f98 <ferror@plt+0x48258>
  44a66c:	mov	x1, x3
  44a670:	mov	w0, #0x0                   	// #0
  44a674:	b	44a684 <ferror@plt+0x48944>
  44a678:	ldrsb	w2, [x1], #1
  44a67c:	add	w0, w0, #0x1
  44a680:	tbz	w2, #31, 44a4d0 <ferror@plt+0x48790>
  44a684:	cmp	x26, x1
  44a688:	b.hi	44a678 <ferror@plt+0x48938>  // b.pmore
  44a68c:	add	x0, x3, w0, uxtw
  44a690:	b	449f98 <ferror@plt+0x48258>
  44a694:	mov	x1, x3
  44a698:	mov	w0, #0x0                   	// #0
  44a69c:	b	44a6ac <ferror@plt+0x4896c>
  44a6a0:	ldrsb	w2, [x1], #1
  44a6a4:	add	w0, w0, #0x1
  44a6a8:	tbz	w2, #31, 44a4d0 <ferror@plt+0x48790>
  44a6ac:	cmp	x26, x1
  44a6b0:	b.hi	44a6a0 <ferror@plt+0x48960>  // b.pmore
  44a6b4:	add	x0, x3, w0, uxtw
  44a6b8:	b	449f98 <ferror@plt+0x48258>
  44a6bc:	mov	x1, x3
  44a6c0:	mov	w0, #0x0                   	// #0
  44a6c4:	b	44a6d4 <ferror@plt+0x48994>
  44a6c8:	ldrsb	w2, [x1], #1
  44a6cc:	add	w0, w0, #0x1
  44a6d0:	tbz	w2, #31, 44a6dc <ferror@plt+0x4899c>
  44a6d4:	cmp	x26, x1
  44a6d8:	b.hi	44a6c8 <ferror@plt+0x48988>  // b.pmore
  44a6dc:	add	x0, x3, w0, uxtw
  44a6e0:	mov	w2, #0x0                   	// #0
  44a6e4:	mov	x1, x0
  44a6e8:	str	x0, [sp, #224]
  44a6ec:	b	44a6fc <ferror@plt+0x489bc>
  44a6f0:	ldrsb	w3, [x1], #1
  44a6f4:	add	w2, w2, #0x1
  44a6f8:	tbz	w3, #31, 44a704 <ferror@plt+0x489c4>
  44a6fc:	cmp	x26, x1
  44a700:	b.hi	44a6f0 <ferror@plt+0x489b0>  // b.pmore
  44a704:	add	x0, x0, w2, uxtw
  44a708:	b	449f98 <ferror@plt+0x48258>
  44a70c:	mov	x0, x3
  44a710:	mov	w5, #0x1                   	// #1
  44a714:	mov	w1, #0x0                   	// #0
  44a718:	mov	w4, #0x0                   	// #0
  44a71c:	mov	x21, #0x0                   	// #0
  44a720:	mov	w7, #0x3                   	// #3
  44a724:	nop
  44a728:	cmp	x26, x0
  44a72c:	b.ls	44a9fc <ferror@plt+0x48cbc>  // b.plast
  44a730:	ldrb	w2, [x0], #1
  44a734:	add	w4, w4, #0x1
  44a738:	cmp	w1, #0x3f
  44a73c:	b.hi	44a9b4 <ferror@plt+0x48c74>  // b.pmore
  44a740:	and	x6, x2, #0x7f
  44a744:	lsl	x8, x6, x1
  44a748:	orr	x21, x21, x8
  44a74c:	lsr	x8, x21, x1
  44a750:	cmp	x6, x8
  44a754:	csel	w5, w5, w7, eq  // eq = none
  44a758:	add	w1, w1, #0x7
  44a75c:	tbnz	w2, #7, 44a728 <ferror@plt+0x489e8>
  44a760:	add	x3, x3, w4, uxtw
  44a764:	str	x3, [sp, #224]
  44a768:	tst	x21, #0xffffffff00000000
  44a76c:	mov	w25, w21
  44a770:	and	w5, w5, #0xfffffffe
  44a774:	and	x21, x21, #0xffffffff
  44a778:	b.eq	44a7bc <ferror@plt+0x48a7c>  // b.none
  44a77c:	mov	x1, x24
  44a780:	mov	w2, #0x5                   	// #5
  44a784:	mov	x0, #0x0                   	// #0
  44a788:	bl	401c70 <dcgettext@plt>
  44a78c:	bl	44f3e8 <error@@Base>
  44a790:	ldr	x3, [sp, #224]
  44a794:	mov	x0, x3
  44a798:	mov	w4, #0x0                   	// #0
  44a79c:	b	44a7ac <ferror@plt+0x48a6c>
  44a7a0:	ldrsb	w1, [x0], #1
  44a7a4:	add	w4, w4, #0x1
  44a7a8:	tbz	w1, #31, 44a168 <ferror@plt+0x48428>
  44a7ac:	cmp	x26, x0
  44a7b0:	b.hi	44a7a0 <ferror@plt+0x48a60>  // b.pmore
  44a7b4:	b	44a168 <ferror@plt+0x48428>
  44a7b8:	cbnz	w0, 44aa1c <ferror@plt+0x48cdc>
  44a7bc:	tbz	w5, #1, 44a794 <ferror@plt+0x48a54>
  44a7c0:	b	44a77c <ferror@plt+0x48a3c>
  44a7c4:	mov	x0, x3
  44a7c8:	mov	w5, #0x1                   	// #1
  44a7cc:	mov	w1, #0x0                   	// #0
  44a7d0:	mov	w4, #0x0                   	// #0
  44a7d4:	mov	x21, #0x0                   	// #0
  44a7d8:	mov	w7, #0x3                   	// #3
  44a7dc:	nop
  44a7e0:	cmp	x26, x0
  44a7e4:	b.ls	44a5c8 <ferror@plt+0x48888>  // b.plast
  44a7e8:	ldrb	w2, [x0], #1
  44a7ec:	add	w4, w4, #0x1
  44a7f0:	cmp	w1, #0x3f
  44a7f4:	b.hi	44a994 <ferror@plt+0x48c54>  // b.pmore
  44a7f8:	and	x6, x2, #0x7f
  44a7fc:	lsl	x8, x6, x1
  44a800:	orr	x21, x21, x8
  44a804:	lsr	x8, x21, x1
  44a808:	cmp	x6, x8
  44a80c:	csel	w5, w5, w7, eq  // eq = none
  44a810:	add	w1, w1, #0x7
  44a814:	tbnz	w2, #7, 44a7e0 <ferror@plt+0x48aa0>
  44a818:	add	x3, x3, w4, uxtw
  44a81c:	str	x3, [sp, #224]
  44a820:	tst	x21, #0xffffffff00000000
  44a824:	mov	w25, w21
  44a828:	and	w5, w5, #0xfffffffe
  44a82c:	and	x21, x21, #0xffffffff
  44a830:	b.ne	44a544 <ferror@plt+0x48804>  // b.any
  44a834:	tbz	w5, #1, 44a558 <ferror@plt+0x48818>
  44a838:	b	44a544 <ferror@plt+0x48804>
  44a83c:	mov	x1, x3
  44a840:	mov	w5, #0x1                   	// #1
  44a844:	mov	w2, #0x0                   	// #0
  44a848:	mov	w0, #0x0                   	// #0
  44a84c:	mov	x21, #0x0                   	// #0
  44a850:	mov	w7, #0x3                   	// #3
  44a854:	nop
  44a858:	cmp	x26, x1
  44a85c:	b.ls	44aad4 <ferror@plt+0x48d94>  // b.plast
  44a860:	ldrb	w4, [x1], #1
  44a864:	add	w0, w0, #0x1
  44a868:	cmp	w2, #0x3f
  44a86c:	b.hi	44a974 <ferror@plt+0x48c34>  // b.pmore
  44a870:	and	x6, x4, #0x7f
  44a874:	lsl	x8, x6, x2
  44a878:	orr	x21, x21, x8
  44a87c:	lsr	x8, x21, x2
  44a880:	cmp	x6, x8
  44a884:	csel	w5, w5, w7, eq  // eq = none
  44a888:	add	w2, w2, #0x7
  44a88c:	tbnz	w4, #7, 44a858 <ferror@plt+0x48b18>
  44a890:	and	w5, w5, #0xfffffffe
  44a894:	add	x0, x3, w0, uxtw
  44a898:	str	x0, [sp, #224]
  44a89c:	tbnz	w5, #1, 44ca38 <ferror@plt+0x4acf8>
  44a8a0:	adds	x0, x0, x21
  44a8a4:	b.cc	449f98 <ferror@plt+0x48258>  // b.lo, b.ul, b.last
  44a8a8:	mov	w2, #0x5                   	// #5
  44a8ac:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44a8b0:	mov	x0, #0x0                   	// #0
  44a8b4:	add	x1, x1, #0x188
  44a8b8:	bl	401c70 <dcgettext@plt>
  44a8bc:	mov	x1, x21
  44a8c0:	bl	44f9c0 <warn@@Base>
  44a8c4:	mov	x0, x19
  44a8c8:	b	449f98 <ferror@plt+0x48258>
  44a8cc:	mov	x1, x3
  44a8d0:	mov	w0, #0x0                   	// #0
  44a8d4:	b	44a8e4 <ferror@plt+0x48ba4>
  44a8d8:	ldrsb	w2, [x1], #1
  44a8dc:	add	w0, w0, #0x1
  44a8e0:	tbz	w2, #31, 44a8ec <ferror@plt+0x48bac>
  44a8e4:	cmp	x26, x1
  44a8e8:	b.hi	44a8d8 <ferror@plt+0x48b98>  // b.pmore
  44a8ec:	add	x0, x3, w0, uxtw
  44a8f0:	mov	w2, #0x0                   	// #0
  44a8f4:	mov	x1, x0
  44a8f8:	str	x0, [sp, #224]
  44a8fc:	b	44a90c <ferror@plt+0x48bcc>
  44a900:	ldrsb	w3, [x1], #1
  44a904:	add	w2, w2, #0x1
  44a908:	tbz	w3, #31, 44a704 <ferror@plt+0x489c4>
  44a90c:	cmp	x26, x1
  44a910:	b.hi	44a900 <ferror@plt+0x48bc0>  // b.pmore
  44a914:	add	x0, x0, w2, uxtw
  44a918:	b	449f98 <ferror@plt+0x48258>
  44a91c:	ldr	x0, [sp, #160]
  44a920:	b	449bbc <ferror@plt+0x47e7c>
  44a924:	tst	x2, #0x7f
  44a928:	csel	w5, w5, w7, eq  // eq = none
  44a92c:	tbnz	w2, #7, 44a5c0 <ferror@plt+0x48880>
  44a930:	b	44a528 <ferror@plt+0x487e8>
  44a934:	tst	x2, #0x7f
  44a938:	csel	w5, w5, w7, eq  // eq = none
  44a93c:	tbnz	w2, #7, 44a4f0 <ferror@plt+0x487b0>
  44a940:	b	44a528 <ferror@plt+0x487e8>
  44a944:	tst	x2, #0x7f
  44a948:	csel	w5, w5, w7, eq  // eq = none
  44a94c:	tbnz	w2, #7, 44a418 <ferror@plt+0x486d8>
  44a950:	b	44a450 <ferror@plt+0x48710>
  44a954:	tst	x2, #0x7f
  44a958:	csel	w5, w5, w7, eq  // eq = none
  44a95c:	tbnz	w2, #7, 44a2e8 <ferror@plt+0x485a8>
  44a960:	b	44a320 <ferror@plt+0x485e0>
  44a964:	tst	x4, #0x7f
  44a968:	csel	w5, w5, w7, eq  // eq = none
  44a96c:	tbnz	w4, #7, 44a1c8 <ferror@plt+0x48488>
  44a970:	b	44a200 <ferror@plt+0x484c0>
  44a974:	tst	x4, #0x7f
  44a978:	csel	w5, w5, w7, eq  // eq = none
  44a97c:	tbnz	w4, #7, 44a858 <ferror@plt+0x48b18>
  44a980:	b	44a890 <ferror@plt+0x48b50>
  44a984:	tst	x2, #0x7f
  44a988:	csel	w5, w5, w7, eq  // eq = none
  44a98c:	tbnz	w2, #7, 44a0f0 <ferror@plt+0x483b0>
  44a990:	b	44a128 <ferror@plt+0x483e8>
  44a994:	tst	x2, #0x7f
  44a998:	csel	w5, w5, w7, eq  // eq = none
  44a99c:	tbnz	w2, #7, 44a7e0 <ferror@plt+0x48aa0>
  44a9a0:	b	44a818 <ferror@plt+0x48ad8>
  44a9a4:	tst	x4, #0x7f
  44a9a8:	csel	w5, w5, w8, eq  // eq = none
  44a9ac:	tbnz	w4, #7, 44a250 <ferror@plt+0x48510>
  44a9b0:	b	44a288 <ferror@plt+0x48548>
  44a9b4:	tst	x2, #0x7f
  44a9b8:	csel	w5, w5, w7, eq  // eq = none
  44a9bc:	tbnz	w2, #7, 44a728 <ferror@plt+0x489e8>
  44a9c0:	b	44a760 <ferror@plt+0x48a20>
  44a9c4:	cbnz	w0, 44a5e8 <ferror@plt+0x488a8>
  44a9c8:	tbz	w5, #1, 44a558 <ferror@plt+0x48818>
  44a9cc:	b	44a544 <ferror@plt+0x48804>
  44a9d0:	add	x3, x3, w4, uxtw
  44a9d4:	str	x3, [sp, #224]
  44a9d8:	tst	x21, #0xffffffff00000000
  44a9dc:	mov	w25, w21
  44a9e0:	and	w0, w5, #0x1
  44a9e4:	and	x21, x21, #0xffffffff
  44a9e8:	b.eq	44cf6c <ferror@plt+0x4b22c>  // b.none
  44a9ec:	cbz	w0, 44a494 <ferror@plt+0x48754>
  44a9f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44a9f4:	add	x1, x1, #0xe0
  44a9f8:	b	44a498 <ferror@plt+0x48758>
  44a9fc:	add	x3, x3, w4, uxtw
  44aa00:	str	x3, [sp, #224]
  44aa04:	tst	x21, #0xffffffff00000000
  44aa08:	mov	w25, w21
  44aa0c:	and	w0, w5, #0x1
  44aa10:	and	x21, x21, #0xffffffff
  44aa14:	b.eq	44a7b8 <ferror@plt+0x48a78>  // b.none
  44aa18:	cbz	w0, 44a77c <ferror@plt+0x48a3c>
  44aa1c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44aa20:	add	x1, x1, #0xe0
  44aa24:	b	44a780 <ferror@plt+0x48a40>
  44aa28:	add	x3, x3, w4, uxtw
  44aa2c:	str	x3, [sp, #224]
  44aa30:	tst	x21, #0xffffffff00000000
  44aa34:	mov	w25, w21
  44aa38:	and	w0, w5, #0x1
  44aa3c:	and	x21, x21, #0xffffffff
  44aa40:	b.eq	44a398 <ferror@plt+0x48658>  // b.none
  44aa44:	cbz	w0, 44a33c <ferror@plt+0x485fc>
  44aa48:	adrp	x1, 458000 <warn@@Base+0x8640>
  44aa4c:	add	x1, x1, #0xe0
  44aa50:	b	44a340 <ferror@plt+0x48600>
  44aa54:	add	x3, x3, w4, uxtw
  44aa58:	str	x3, [sp, #224]
  44aa5c:	tst	x21, #0xffffffff00000000
  44aa60:	mov	w25, w21
  44aa64:	and	w0, w5, #0x1
  44aa68:	and	x21, x21, #0xffffffff
  44aa6c:	b.eq	44cf64 <ferror@plt+0x4b224>  // b.none
  44aa70:	cbz	w0, 44a194 <ferror@plt+0x48454>
  44aa74:	adrp	x1, 458000 <warn@@Base+0x8640>
  44aa78:	add	x1, x1, #0xe0
  44aa7c:	b	44a198 <ferror@plt+0x48458>
  44aa80:	add	x2, x3, w2, uxtw
  44aa84:	str	x2, [sp, #224]
  44aa88:	tbz	w5, #0, 44a294 <ferror@plt+0x48554>
  44aa8c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44aa90:	add	x1, x1, #0xe0
  44aa94:	mov	w2, #0x5                   	// #5
  44aa98:	mov	x0, #0x0                   	// #0
  44aa9c:	bl	401c70 <dcgettext@plt>
  44aaa0:	bl	44f3e8 <error@@Base>
  44aaa4:	ldr	x2, [sp, #224]
  44aaa8:	adds	x2, x2, x21
  44aaac:	b.cc	44a2a0 <ferror@plt+0x48560>  // b.lo, b.ul, b.last
  44aab0:	mov	w2, #0x5                   	// #5
  44aab4:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44aab8:	mov	x0, #0x0                   	// #0
  44aabc:	add	x1, x1, #0x1b0
  44aac0:	bl	401c70 <dcgettext@plt>
  44aac4:	mov	x1, x21
  44aac8:	bl	44f9c0 <warn@@Base>
  44aacc:	str	x19, [sp, #224]
  44aad0:	b	44a2a4 <ferror@plt+0x48564>
  44aad4:	add	x0, x3, w0, uxtw
  44aad8:	str	x0, [sp, #224]
  44aadc:	tbz	w5, #0, 44a89c <ferror@plt+0x48b5c>
  44aae0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44aae4:	add	x1, x1, #0xe0
  44aae8:	mov	w2, #0x5                   	// #5
  44aaec:	mov	x0, #0x0                   	// #0
  44aaf0:	bl	401c70 <dcgettext@plt>
  44aaf4:	bl	44f3e8 <error@@Base>
  44aaf8:	ldr	x0, [sp, #224]
  44aafc:	b	44a8a0 <ferror@plt+0x48b60>
  44ab00:	add	x3, x3, w2, uxtw
  44ab04:	and	x1, x21, #0xffffffff
  44ab08:	str	x1, [sp, #104]
  44ab0c:	tst	x21, #0xffffffff00000000
  44ab10:	str	x3, [sp, #224]
  44ab14:	and	w0, w5, #0x1
  44ab18:	mov	w25, w21
  44ab1c:	b.eq	44a3a4 <ferror@plt+0x48664>  // b.none
  44ab20:	cbz	w0, 44a220 <ferror@plt+0x484e0>
  44ab24:	adrp	x1, 458000 <warn@@Base+0x8640>
  44ab28:	add	x1, x1, #0xe0
  44ab2c:	b	44a224 <ferror@plt+0x484e4>
  44ab30:	ldrh	w1, [x21, w2, uxtw #1]
  44ab34:	adr	x2, 44ab40 <ferror@plt+0x48e00>
  44ab38:	add	x1, x2, w1, sxth #2
  44ab3c:	br	x1
  44ab40:	ldr	w0, [x23]
  44ab44:	cbz	w0, 44d6e8 <ferror@plt+0x4b9a8>
  44ab48:	add	x2, sp, #0xd4
  44ab4c:	add	x1, sp, #0xd8
  44ab50:	mov	x0, x27
  44ab54:	bl	4339a8 <ferror@plt+0x31c68>
  44ab58:	ldr	w1, [x27, #48]
  44ab5c:	mov	w25, #0x0                   	// #0
  44ab60:	ldr	x0, [x27, #56]
  44ab64:	ldr	x20, [sp, #224]
  44ab68:	mul	w28, w28, w1
  44ab6c:	add	x0, x0, x28
  44ab70:	str	x0, [x27, #56]
  44ab74:	cmp	x19, x20
  44ab78:	b.hi	44a028 <ferror@plt+0x482e8>  // b.pmore
  44ab7c:	nop
  44ab80:	ldr	w1, [x23]
  44ab84:	eor	w0, w25, #0x1
  44ab88:	and	w0, w0, #0x1
  44ab8c:	cmp	w1, #0x0
  44ab90:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  44ab94:	b.eq	44a090 <ferror@plt+0x48350>  // b.none
  44ab98:	mov	x0, x27
  44ab9c:	add	x2, sp, #0xd4
  44aba0:	add	x1, sp, #0xd8
  44aba4:	bl	4339a8 <ferror@plt+0x31c68>
  44aba8:	b	44a090 <ferror@plt+0x48350>
  44abac:	ldr	w25, [x23]
  44abb0:	cbz	w25, 44da90 <ferror@plt+0x4bd50>
  44abb4:	mov	x20, x0
  44abb8:	mov	w25, #0x0                   	// #0
  44abbc:	b	44a020 <ferror@plt+0x482e0>
  44abc0:	add	x20, x20, #0x9
  44abc4:	cmp	x19, x20
  44abc8:	b.hi	44d6c8 <ferror@plt+0x4b988>  // b.pmore
  44abcc:	cmp	x0, x19
  44abd0:	mov	x24, #0x0                   	// #0
  44abd4:	b.cs	44abe8 <ferror@plt+0x48ea8>  // b.hs, b.nlast
  44abd8:	sub	x1, x19, x0
  44abdc:	sub	w2, w1, #0x1
  44abe0:	cmp	w2, #0x7
  44abe4:	b.ls	44d6cc <ferror@plt+0x4b98c>  // b.plast
  44abe8:	ldr	w1, [x23]
  44abec:	add	x0, x0, #0x8
  44abf0:	str	x0, [sp, #224]
  44abf4:	cbnz	w1, 44c858 <ferror@plt+0x4ab18>
  44abf8:	ldr	w25, [x27, #48]
  44abfc:	add	x20, x22, #0x180
  44ac00:	ldr	w0, [x22, #376]
  44ac04:	ldrb	w4, [x27, #94]
  44ac08:	add	w1, w0, #0x1
  44ac0c:	ldr	x28, [x27, #56]
  44ac10:	mul	x25, x25, x24
  44ac14:	and	w1, w1, #0xf
  44ac18:	str	w1, [x22, #376]
  44ac1c:	sbfiz	x0, x0, #6, #32
  44ac20:	add	x28, x25, x28
  44ac24:	add	x20, x20, x0
  44ac28:	cbnz	w4, 44de58 <ferror@plt+0x4c118>
  44ac2c:	add	x0, sp, #0x100
  44ac30:	adrp	x2, 490000 <warn@@Base+0x40640>
  44ac34:	adrp	x1, 486000 <warn@@Base+0x36640>
  44ac38:	add	x2, x2, #0xb30
  44ac3c:	add	x1, x1, #0x280
  44ac40:	bl	401980 <sprintf@plt>
  44ac44:	mov	x3, x28
  44ac48:	add	x2, sp, #0x100
  44ac4c:	mov	x0, x20
  44ac50:	mov	x1, #0x40                  	// #64
  44ac54:	bl	4019e0 <snprintf@plt>
  44ac58:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44ac5c:	mov	x2, x20
  44ac60:	mov	x1, x25
  44ac64:	add	x0, x0, #0x620
  44ac68:	bl	401cc0 <printf@plt>
  44ac6c:	nop
  44ac70:	ldr	w0, [x27, #48]
  44ac74:	mov	w25, #0x0                   	// #0
  44ac78:	ldr	x1, [x27, #56]
  44ac7c:	ldr	x20, [sp, #224]
  44ac80:	madd	x0, x0, x24, x1
  44ac84:	str	x0, [x27, #56]
  44ac88:	b	44a020 <ferror@plt+0x482e0>
  44ac8c:	ldr	w0, [x23]
  44ac90:	cbz	w0, 44dac8 <ferror@plt+0x4bd88>
  44ac94:	ldr	x0, [sp, #152]
  44ac98:	cbz	x0, 44dae4 <ferror@plt+0x4bda4>
  44ac9c:	ldr	x4, [sp, #152]
  44aca0:	mov	x0, x27
  44aca4:	ldr	w1, [x4, #88]
  44aca8:	ldr	w3, [x4, #72]
  44acac:	ldr	x2, [x4, #80]
  44acb0:	ldr	x20, [x4]
  44acb4:	str	w3, [x27, #72]
  44acb8:	str	x2, [x27, #80]
  44acbc:	str	w1, [x27, #88]
  44acc0:	ldrb	w1, [x4, #93]
  44acc4:	strb	w1, [x27, #93]
  44acc8:	ldr	w1, [x4, #16]
  44accc:	sub	w1, w1, #0x1
  44acd0:	bl	42f6a8 <ferror@plt+0x2d968>
  44acd4:	tbnz	w0, #31, 44dcb8 <ferror@plt+0x4bf78>
  44acd8:	ldr	x24, [sp, #152]
  44acdc:	mov	w25, #0x0                   	// #0
  44ace0:	ldr	x0, [x27, #24]
  44ace4:	ldr	x1, [x24, #24]
  44ace8:	ldr	w2, [x24, #16]
  44acec:	lsl	x2, x2, #1
  44acf0:	bl	4018d0 <memcpy@plt>
  44acf4:	ldr	x1, [x24, #32]
  44acf8:	ldr	x0, [x27, #32]
  44acfc:	ldr	w2, [x24, #16]
  44ad00:	lsl	x2, x2, #2
  44ad04:	bl	4018d0 <memcpy@plt>
  44ad08:	ldr	x0, [x24, #24]
  44ad0c:	bl	401bc0 <free@plt>
  44ad10:	ldr	x0, [x24, #32]
  44ad14:	bl	401bc0 <free@plt>
  44ad18:	str	x20, [sp, #152]
  44ad1c:	mov	x0, x24
  44ad20:	bl	401bc0 <free@plt>
  44ad24:	ldr	x20, [sp, #224]
  44ad28:	b	44a020 <ferror@plt+0x482e0>
  44ad2c:	add	x20, x20, #0x5
  44ad30:	cmp	x19, x20
  44ad34:	b.hi	44d894 <ferror@plt+0x4bb54>  // b.pmore
  44ad38:	cmp	x0, x19
  44ad3c:	mov	x24, #0x0                   	// #0
  44ad40:	b.cs	44ad54 <ferror@plt+0x49014>  // b.hs, b.nlast
  44ad44:	sub	x1, x19, x0
  44ad48:	sub	w2, w1, #0x1
  44ad4c:	cmp	w2, #0x7
  44ad50:	b.ls	44d898 <ferror@plt+0x4bb58>  // b.plast
  44ad54:	ldr	w1, [x23]
  44ad58:	add	x0, x0, #0x4
  44ad5c:	str	x0, [sp, #224]
  44ad60:	cbnz	w1, 44c858 <ferror@plt+0x4ab18>
  44ad64:	ldr	w25, [x27, #48]
  44ad68:	add	x20, x22, #0x180
  44ad6c:	ldr	w0, [x22, #376]
  44ad70:	ldrb	w4, [x27, #94]
  44ad74:	add	w1, w0, #0x1
  44ad78:	ldr	x28, [x27, #56]
  44ad7c:	mul	x25, x25, x24
  44ad80:	and	w1, w1, #0xf
  44ad84:	str	w1, [x22, #376]
  44ad88:	sbfiz	x0, x0, #6, #32
  44ad8c:	add	x28, x25, x28
  44ad90:	add	x20, x20, x0
  44ad94:	cbnz	w4, 44de90 <ferror@plt+0x4c150>
  44ad98:	add	x0, sp, #0x100
  44ad9c:	adrp	x2, 490000 <warn@@Base+0x40640>
  44ada0:	adrp	x1, 486000 <warn@@Base+0x36640>
  44ada4:	add	x2, x2, #0xb30
  44ada8:	add	x1, x1, #0x280
  44adac:	bl	401980 <sprintf@plt>
  44adb0:	mov	x3, x28
  44adb4:	add	x2, sp, #0x100
  44adb8:	mov	x0, x20
  44adbc:	mov	x1, #0x40                  	// #64
  44adc0:	bl	4019e0 <snprintf@plt>
  44adc4:	mov	x2, x20
  44adc8:	mov	x1, x25
  44adcc:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44add0:	add	x0, x0, #0x2a0
  44add4:	bl	401cc0 <printf@plt>
  44add8:	b	44ac70 <ferror@plt+0x48f30>
  44addc:	ldr	w0, [x23]
  44ade0:	cbz	w0, 44dab8 <ferror@plt+0x4bd78>
  44ade4:	mov	x0, #0x60                  	// #96
  44ade8:	bl	4539a0 <warn@@Base+0x3fe0>
  44adec:	mov	x20, x0
  44adf0:	ldr	w2, [x27, #72]
  44adf4:	ldr	w0, [x27, #88]
  44adf8:	mov	w25, #0x0                   	// #0
  44adfc:	ldr	x1, [x27, #80]
  44ae00:	str	w2, [x20, #72]
  44ae04:	str	x1, [x20, #80]
  44ae08:	str	w0, [x20, #88]
  44ae0c:	ldrb	w0, [x27, #93]
  44ae10:	strb	w0, [x20, #93]
  44ae14:	ldr	w0, [x27, #16]
  44ae18:	str	w0, [x20, #16]
  44ae1c:	ubfiz	x0, x0, #1, #32
  44ae20:	bl	4539a0 <warn@@Base+0x3fe0>
  44ae24:	ldr	w1, [x20, #16]
  44ae28:	str	x0, [x20, #24]
  44ae2c:	lsl	x0, x1, #2
  44ae30:	bl	4539a0 <warn@@Base+0x3fe0>
  44ae34:	mov	x1, x0
  44ae38:	str	x1, [x20, #32]
  44ae3c:	ldr	x0, [x20, #24]
  44ae40:	ldr	x1, [x27, #24]
  44ae44:	ldr	w2, [x20, #16]
  44ae48:	lsl	x2, x2, #1
  44ae4c:	bl	4018d0 <memcpy@plt>
  44ae50:	ldr	x0, [x20, #32]
  44ae54:	ldr	x1, [x27, #32]
  44ae58:	ldr	w2, [x20, #16]
  44ae5c:	lsl	x2, x2, #2
  44ae60:	bl	4018d0 <memcpy@plt>
  44ae64:	ldr	x0, [sp, #152]
  44ae68:	str	x0, [x20]
  44ae6c:	str	x20, [sp, #152]
  44ae70:	ldr	x20, [sp, #224]
  44ae74:	b	44a020 <ferror@plt+0x482e0>
  44ae78:	add	x20, x20, #0x2
  44ae7c:	cmp	x26, x20
  44ae80:	b.hi	44d854 <ferror@plt+0x4bb14>  // b.pmore
  44ae84:	cmp	x0, x26
  44ae88:	mov	x24, #0x0                   	// #0
  44ae8c:	b.cs	44aea0 <ferror@plt+0x49160>  // b.hs, b.nlast
  44ae90:	sub	x1, x26, x0
  44ae94:	sub	w2, w1, #0x1
  44ae98:	cmp	w2, #0x7
  44ae9c:	b.ls	44d858 <ferror@plt+0x4bb18>  // b.plast
  44aea0:	ldr	w1, [x23]
  44aea4:	add	x0, x0, #0x1
  44aea8:	str	x0, [sp, #224]
  44aeac:	cbnz	w1, 44c858 <ferror@plt+0x4ab18>
  44aeb0:	ldr	w25, [x27, #48]
  44aeb4:	add	x20, x22, #0x180
  44aeb8:	ldr	w0, [x22, #376]
  44aebc:	ldrb	w4, [x27, #94]
  44aec0:	add	w1, w0, #0x1
  44aec4:	ldr	x28, [x27, #56]
  44aec8:	mul	x25, x25, x24
  44aecc:	and	w1, w1, #0xf
  44aed0:	str	w1, [x22, #376]
  44aed4:	sbfiz	x0, x0, #6, #32
  44aed8:	add	x28, x25, x28
  44aedc:	add	x20, x20, x0
  44aee0:	cbnz	w4, 44e0c8 <ferror@plt+0x4c388>
  44aee4:	add	x0, sp, #0x100
  44aee8:	adrp	x2, 490000 <warn@@Base+0x40640>
  44aeec:	adrp	x1, 486000 <warn@@Base+0x36640>
  44aef0:	add	x2, x2, #0xb30
  44aef4:	add	x1, x1, #0x280
  44aef8:	bl	401980 <sprintf@plt>
  44aefc:	mov	x3, x28
  44af00:	add	x2, sp, #0x100
  44af04:	mov	x0, x20
  44af08:	mov	x1, #0x40                  	// #64
  44af0c:	bl	4019e0 <snprintf@plt>
  44af10:	mov	x2, x20
  44af14:	mov	x1, x25
  44af18:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44af1c:	add	x0, x0, #0x250
  44af20:	bl	401cc0 <printf@plt>
  44af24:	b	44ac70 <ferror@plt+0x48f30>
  44af28:	add	x20, x20, #0x3
  44af2c:	cmp	x19, x20
  44af30:	b.hi	44d874 <ferror@plt+0x4bb34>  // b.pmore
  44af34:	cmp	x0, x19
  44af38:	mov	x24, #0x0                   	// #0
  44af3c:	b.cs	44af50 <ferror@plt+0x49210>  // b.hs, b.nlast
  44af40:	sub	x1, x19, x0
  44af44:	sub	w2, w1, #0x1
  44af48:	cmp	w2, #0x7
  44af4c:	b.ls	44d878 <ferror@plt+0x4bb38>  // b.plast
  44af50:	ldr	w1, [x23]
  44af54:	add	x0, x0, #0x2
  44af58:	str	x0, [sp, #224]
  44af5c:	cbnz	w1, 44c858 <ferror@plt+0x4ab18>
  44af60:	ldr	w25, [x27, #48]
  44af64:	add	x20, x22, #0x180
  44af68:	ldr	w0, [x22, #376]
  44af6c:	ldrb	w4, [x27, #94]
  44af70:	add	w1, w0, #0x1
  44af74:	ldr	x28, [x27, #56]
  44af78:	mul	x25, x25, x24
  44af7c:	and	w1, w1, #0xf
  44af80:	str	w1, [x22, #376]
  44af84:	sbfiz	x0, x0, #6, #32
  44af88:	add	x28, x25, x28
  44af8c:	add	x20, x20, x0
  44af90:	cbnz	w4, 44e06c <ferror@plt+0x4c32c>
  44af94:	add	x0, sp, #0x100
  44af98:	adrp	x2, 490000 <warn@@Base+0x40640>
  44af9c:	adrp	x1, 486000 <warn@@Base+0x36640>
  44afa0:	add	x2, x2, #0xb30
  44afa4:	add	x1, x1, #0x280
  44afa8:	bl	401980 <sprintf@plt>
  44afac:	mov	x3, x28
  44afb0:	add	x2, sp, #0x100
  44afb4:	mov	x0, x20
  44afb8:	mov	x1, #0x40                  	// #64
  44afbc:	bl	4019e0 <snprintf@plt>
  44afc0:	mov	x2, x20
  44afc4:	mov	x1, x25
  44afc8:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44afcc:	add	x0, x0, #0x278
  44afd0:	bl	401cc0 <printf@plt>
  44afd4:	b	44ac70 <ferror@plt+0x48f30>
  44afd8:	ldr	w0, [x27, #16]
  44afdc:	ldr	w1, [x23]
  44afe0:	cmp	w0, w28
  44afe4:	b.hi	44d760 <ferror@plt+0x4ba20>  // b.pmore
  44afe8:	ldr	x20, [sp, #144]
  44afec:	cbz	w1, 44aff8 <ferror@plt+0x492b8>
  44aff0:	ldrb	w0, [x20]
  44aff4:	cbz	w0, 44d764 <ferror@plt+0x4ba24>
  44aff8:	ldr	x1, [x22, #1616]
  44affc:	cbz	x1, 44dc04 <ferror@plt+0x4bec4>
  44b000:	mov	w0, w28
  44b004:	blr	x1
  44b008:	mov	x4, x0
  44b00c:	cbz	x0, 44dc04 <ferror@plt+0x4bec4>
  44b010:	adrp	x2, 486000 <warn@@Base+0x36640>
  44b014:	mov	w3, w28
  44b018:	add	x2, x2, #0x690
  44b01c:	add	x0, x22, #0x610
  44b020:	mov	x1, #0x40                  	// #64
  44b024:	bl	4019e0 <snprintf@plt>
  44b028:	add	x2, x22, #0x610
  44b02c:	mov	x1, x20
  44b030:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44b034:	add	x0, x0, #0x220
  44b038:	bl	401cc0 <printf@plt>
  44b03c:	ldrb	w0, [x20]
  44b040:	cbz	w0, 44d764 <ferror@plt+0x4ba24>
  44b044:	nop
  44b048:	mov	w25, #0x0                   	// #0
  44b04c:	ldr	x20, [sp, #224]
  44b050:	b	44a020 <ferror@plt+0x482e0>
  44b054:	ldrb	w1, [x27, #92]
  44b058:	mov	x4, x19
  44b05c:	ldr	x0, [sp, #168]
  44b060:	add	x3, x0, #0x28
  44b064:	add	x2, x0, #0x20
  44b068:	add	x0, sp, #0xe0
  44b06c:	bl	430a60 <ferror@plt+0x2ed20>
  44b070:	ldr	w1, [x23]
  44b074:	mov	x20, x0
  44b078:	cbz	w1, 44d8b4 <ferror@plt+0x4bb74>
  44b07c:	add	x2, sp, #0xd4
  44b080:	add	x1, sp, #0xd8
  44b084:	mov	x0, x27
  44b088:	bl	4339a8 <ferror@plt+0x31c68>
  44b08c:	mov	w25, #0x0                   	// #0
  44b090:	str	x20, [x27, #56]
  44b094:	ldr	x20, [sp, #224]
  44b098:	b	44a020 <ferror@plt+0x482e0>
  44b09c:	mov	x1, x0
  44b0a0:	mov	w5, #0x1                   	// #1
  44b0a4:	mov	w2, #0x0                   	// #0
  44b0a8:	mov	w4, #0x0                   	// #0
  44b0ac:	mov	x6, #0x0                   	// #0
  44b0b0:	mov	w8, #0x3                   	// #3
  44b0b4:	nop
  44b0b8:	cmp	x26, x1
  44b0bc:	b.ls	44d5a0 <ferror@plt+0x4b860>  // b.plast
  44b0c0:	ldrb	w3, [x1], #1
  44b0c4:	add	w4, w4, #0x1
  44b0c8:	cmp	w2, #0x3f
  44b0cc:	b.hi	44c758 <ferror@plt+0x4aa18>  // b.pmore
  44b0d0:	and	x7, x3, #0x7f
  44b0d4:	lsl	x9, x7, x2
  44b0d8:	orr	x6, x6, x9
  44b0dc:	lsr	x9, x6, x2
  44b0e0:	cmp	x7, x9
  44b0e4:	csel	w5, w5, w8, eq  // eq = none
  44b0e8:	add	w2, w2, #0x7
  44b0ec:	tbnz	w3, #7, 44b0b8 <ferror@plt+0x49378>
  44b0f0:	add	x4, x0, w4, uxtw
  44b0f4:	str	w6, [x27, #72]
  44b0f8:	str	x4, [sp, #224]
  44b0fc:	and	w5, w5, #0xfffffffe
  44b100:	tst	x6, #0xffffffff00000000
  44b104:	b.ne	44b1d0 <ferror@plt+0x49490>  // b.any
  44b108:	tbnz	w5, #1, 44b1d0 <ferror@plt+0x49490>
  44b10c:	mov	x0, x4
  44b110:	mov	w5, #0x1                   	// #1
  44b114:	mov	w1, #0x0                   	// #0
  44b118:	mov	w3, #0x0                   	// #0
  44b11c:	mov	x6, #0x0                   	// #0
  44b120:	mov	w8, #0x3                   	// #3
  44b124:	nop
  44b128:	cmp	x26, x0
  44b12c:	b.ls	44d5c8 <ferror@plt+0x4b888>  // b.plast
  44b130:	ldrb	w2, [x0], #1
  44b134:	add	w3, w3, #0x1
  44b138:	cmp	w1, #0x3f
  44b13c:	b.hi	44c748 <ferror@plt+0x4aa08>  // b.pmore
  44b140:	and	x7, x2, #0x7f
  44b144:	lsl	x9, x7, x1
  44b148:	orr	x6, x6, x9
  44b14c:	lsr	x9, x6, x1
  44b150:	cmp	x7, x9
  44b154:	csel	w5, w5, w8, eq  // eq = none
  44b158:	add	w1, w1, #0x7
  44b15c:	tbnz	w2, #7, 44b128 <ferror@plt+0x493e8>
  44b160:	and	w5, w5, #0xfffffffe
  44b164:	add	x4, x4, w3, uxtw
  44b168:	str	x6, [x27, #80]
  44b16c:	str	x4, [sp, #224]
  44b170:	tbnz	w5, #1, 44dd24 <ferror@plt+0x4bfe4>
  44b174:	ldr	w25, [x23]
  44b178:	strb	wzr, [x27, #93]
  44b17c:	cbnz	w25, 44b048 <ferror@plt+0x49308>
  44b180:	ldr	x1, [x22, #1616]
  44b184:	ldr	w20, [x27, #72]
  44b188:	cbz	x1, 44e138 <ferror@plt+0x4c3f8>
  44b18c:	mov	w0, w20
  44b190:	blr	x1
  44b194:	mov	x4, x0
  44b198:	cbz	x0, 44e138 <ferror@plt+0x4c3f8>
  44b19c:	adrp	x2, 486000 <warn@@Base+0x36640>
  44b1a0:	mov	w3, w20
  44b1a4:	add	x2, x2, #0x690
  44b1a8:	add	x0, x22, #0x610
  44b1ac:	mov	x1, #0x40                  	// #64
  44b1b0:	bl	4019e0 <snprintf@plt>
  44b1b4:	ldr	w2, [x27, #80]
  44b1b8:	add	x1, x22, #0x610
  44b1bc:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44b1c0:	add	x0, x0, #0x428
  44b1c4:	bl	401cc0 <printf@plt>
  44b1c8:	ldr	x20, [sp, #224]
  44b1cc:	b	44a020 <ferror@plt+0x482e0>
  44b1d0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44b1d4:	add	x1, x1, #0xf8
  44b1d8:	mov	w2, #0x5                   	// #5
  44b1dc:	mov	x0, #0x0                   	// #0
  44b1e0:	bl	401c70 <dcgettext@plt>
  44b1e4:	bl	44f3e8 <error@@Base>
  44b1e8:	ldr	x4, [sp, #224]
  44b1ec:	b	44b10c <ferror@plt+0x493cc>
  44b1f0:	mov	x1, x0
  44b1f4:	mov	w6, #0x1                   	// #1
  44b1f8:	mov	w2, #0x0                   	// #0
  44b1fc:	mov	w4, #0x0                   	// #0
  44b200:	mov	x24, #0x0                   	// #0
  44b204:	mov	w7, #0x3                   	// #3
  44b208:	cmp	x26, x1
  44b20c:	b.ls	44d414 <ferror@plt+0x4b6d4>  // b.plast
  44b210:	ldrb	w3, [x1], #1
  44b214:	add	w4, w4, #0x1
  44b218:	cmp	w2, #0x3f
  44b21c:	b.hi	44c738 <ferror@plt+0x4a9f8>  // b.pmore
  44b220:	and	x5, x3, #0x7f
  44b224:	lsl	x8, x5, x2
  44b228:	orr	x24, x24, x8
  44b22c:	lsr	x8, x24, x2
  44b230:	cmp	x5, x8
  44b234:	csel	w6, w6, w7, eq  // eq = none
  44b238:	add	w2, w2, #0x7
  44b23c:	tbnz	w3, #7, 44b208 <ferror@plt+0x494c8>
  44b240:	add	x5, x0, w4, uxtw
  44b244:	and	x0, x24, #0xffffffff
  44b248:	str	x0, [sp, #184]
  44b24c:	and	w6, w6, #0xfffffffe
  44b250:	str	x5, [sp, #224]
  44b254:	tst	x24, #0xffffffff00000000
  44b258:	mov	w28, w24
  44b25c:	b.ne	44b308 <ferror@plt+0x495c8>  // b.any
  44b260:	tbnz	w6, #1, 44b308 <ferror@plt+0x495c8>
  44b264:	mov	x0, x5
  44b268:	mov	w6, #0x1                   	// #1
  44b26c:	mov	w1, #0x0                   	// #0
  44b270:	mov	w4, #0x0                   	// #0
  44b274:	mov	x25, #0x0                   	// #0
  44b278:	mov	w8, #0x3                   	// #3
  44b27c:	nop
  44b280:	cmp	x26, x0
  44b284:	b.ls	44cf84 <ferror@plt+0x4b244>  // b.plast
  44b288:	ldrb	w2, [x0], #1
  44b28c:	add	w4, w4, #0x1
  44b290:	cmp	w1, #0x3f
  44b294:	b.hi	44c848 <ferror@plt+0x4ab08>  // b.pmore
  44b298:	and	x3, x2, #0x7f
  44b29c:	lsl	x7, x3, x1
  44b2a0:	orr	x25, x25, x7
  44b2a4:	lsr	x7, x25, x1
  44b2a8:	cmp	x3, x7
  44b2ac:	csel	w6, w6, w8, eq  // eq = none
  44b2b0:	add	w1, w1, #0x7
  44b2b4:	tbnz	w2, #7, 44b280 <ferror@plt+0x49540>
  44b2b8:	and	w6, w6, #0xfffffffe
  44b2bc:	add	x4, x5, w4, uxtw
  44b2c0:	str	x4, [sp, #224]
  44b2c4:	tbnz	w6, #1, 44dcf0 <ferror@plt+0x4bfb0>
  44b2c8:	ldr	w0, [x27, #16]
  44b2cc:	ldr	x1, [sp, #144]
  44b2d0:	cmp	w0, w28
  44b2d4:	ldr	x0, [sp, #104]
  44b2d8:	csel	x24, x0, x1, hi  // hi = pmore
  44b2dc:	adds	x20, x4, x25
  44b2e0:	ccmp	x19, x20, #0x0, cc  // cc = lo, ul, last
  44b2e4:	ccmp	x19, x4, #0x0, cs  // cs = hs, nlast
  44b2e8:	b.hi	44e014 <ferror@plt+0x4c2d4>  // b.pmore
  44b2ec:	mov	x1, x25
  44b2f0:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44b2f4:	mov	w25, #0x0                   	// #0
  44b2f8:	add	x0, x0, #0x530
  44b2fc:	bl	401cc0 <printf@plt>
  44b300:	ldr	x20, [sp, #224]
  44b304:	b	44a020 <ferror@plt+0x482e0>
  44b308:	adrp	x1, 458000 <warn@@Base+0x8640>
  44b30c:	add	x1, x1, #0xf8
  44b310:	mov	w2, #0x5                   	// #5
  44b314:	mov	x0, #0x0                   	// #0
  44b318:	bl	401c70 <dcgettext@plt>
  44b31c:	bl	44f3e8 <error@@Base>
  44b320:	ldr	x5, [sp, #224]
  44b324:	b	44b264 <ferror@plt+0x49524>
  44b328:	mov	x1, x0
  44b32c:	mov	w5, #0x1                   	// #1
  44b330:	mov	w2, #0x0                   	// #0
  44b334:	mov	w4, #0x0                   	// #0
  44b338:	mov	x24, #0x0                   	// #0
  44b33c:	mov	w7, #0x3                   	// #3
  44b340:	cmp	x26, x1
  44b344:	b.ls	44d2d0 <ferror@plt+0x4b590>  // b.plast
  44b348:	ldrb	w3, [x1], #1
  44b34c:	add	w4, w4, #0x1
  44b350:	cmp	w2, #0x3f
  44b354:	b.hi	44c778 <ferror@plt+0x4aa38>  // b.pmore
  44b358:	and	x6, x3, #0x7f
  44b35c:	lsl	x8, x6, x2
  44b360:	orr	x24, x24, x8
  44b364:	lsr	x8, x24, x2
  44b368:	cmp	x6, x8
  44b36c:	csel	w5, w5, w7, eq  // eq = none
  44b370:	add	w2, w2, #0x7
  44b374:	tbnz	w3, #7, 44b340 <ferror@plt+0x49600>
  44b378:	add	x4, x0, w4, uxtw
  44b37c:	str	x4, [sp, #224]
  44b380:	tst	x24, #0xffffffff00000000
  44b384:	mov	w20, w24
  44b388:	and	w5, w5, #0xfffffffe
  44b38c:	and	x24, x24, #0xffffffff
  44b390:	b.ne	44b434 <ferror@plt+0x496f4>  // b.any
  44b394:	tbnz	w5, #1, 44b434 <ferror@plt+0x496f4>
  44b398:	mov	x1, x4
  44b39c:	mov	w5, #0x1                   	// #1
  44b3a0:	mov	w0, #0x0                   	// #0
  44b3a4:	mov	w3, #0x0                   	// #0
  44b3a8:	mov	x28, #0x0                   	// #0
  44b3ac:	mov	w7, #0x3                   	// #3
  44b3b0:	cmp	x26, x1
  44b3b4:	b.ls	44d338 <ferror@plt+0x4b5f8>  // b.plast
  44b3b8:	ldrb	w2, [x1], #1
  44b3bc:	add	w3, w3, #0x1
  44b3c0:	cmp	w0, #0x3f
  44b3c4:	b.hi	44c688 <ferror@plt+0x4a948>  // b.pmore
  44b3c8:	and	x6, x2, #0x7f
  44b3cc:	lsl	x8, x6, x0
  44b3d0:	orr	x28, x28, x8
  44b3d4:	lsr	x8, x28, x0
  44b3d8:	cmp	x6, x8
  44b3dc:	csel	w5, w5, w7, eq  // eq = none
  44b3e0:	add	w0, w0, #0x7
  44b3e4:	tbnz	w2, #7, 44b3b0 <ferror@plt+0x49670>
  44b3e8:	and	w5, w5, #0xfffffffe
  44b3ec:	cmp	w0, #0x3f
  44b3f0:	b.hi	44da68 <ferror@plt+0x4bd28>  // b.pmore
  44b3f4:	tbz	w2, #6, 44da68 <ferror@plt+0x4bd28>
  44b3f8:	mov	x1, #0xffffffffffffffff    	// #-1
  44b3fc:	add	x4, x4, w3, uxtw
  44b400:	lsl	x0, x1, x0
  44b404:	orr	x28, x28, x0
  44b408:	str	x4, [sp, #224]
  44b40c:	tbnz	w5, #1, 44da74 <ferror@plt+0x4bd34>
  44b410:	mov	w1, w20
  44b414:	mov	x0, x27
  44b418:	bl	42f6a8 <ferror@plt+0x2d968>
  44b41c:	tbnz	w0, #31, 44d36c <ferror@plt+0x4b62c>
  44b420:	ldr	w0, [x23]
  44b424:	cbz	w0, 44dc60 <ferror@plt+0x4bf20>
  44b428:	mov	w3, #0x14                  	// #20
  44b42c:	ldr	x2, [x27, #24]
  44b430:	b	44bc3c <ferror@plt+0x49efc>
  44b434:	adrp	x1, 458000 <warn@@Base+0x8640>
  44b438:	add	x1, x1, #0xf8
  44b43c:	mov	w2, #0x5                   	// #5
  44b440:	mov	x0, #0x0                   	// #0
  44b444:	bl	401c70 <dcgettext@plt>
  44b448:	bl	44f3e8 <error@@Base>
  44b44c:	ldr	x4, [sp, #224]
  44b450:	b	44b398 <ferror@plt+0x49658>
  44b454:	mov	x1, x0
  44b458:	mov	w5, #0x1                   	// #1
  44b45c:	mov	w2, #0x0                   	// #0
  44b460:	mov	w4, #0x0                   	// #0
  44b464:	mov	x24, #0x0                   	// #0
  44b468:	mov	w7, #0x3                   	// #3
  44b46c:	nop
  44b470:	cmp	x26, x1
  44b474:	b.ls	44cfe0 <ferror@plt+0x4b2a0>  // b.plast
  44b478:	ldrb	w3, [x1], #1
  44b47c:	add	w4, w4, #0x1
  44b480:	cmp	w2, #0x3f
  44b484:	b.hi	44c788 <ferror@plt+0x4aa48>  // b.pmore
  44b488:	and	x6, x3, #0x7f
  44b48c:	lsl	x8, x6, x2
  44b490:	orr	x24, x24, x8
  44b494:	lsr	x8, x24, x2
  44b498:	cmp	x6, x8
  44b49c:	csel	w5, w5, w7, eq  // eq = none
  44b4a0:	add	w2, w2, #0x7
  44b4a4:	tbnz	w3, #7, 44b470 <ferror@plt+0x49730>
  44b4a8:	add	x4, x0, w4, uxtw
  44b4ac:	str	x4, [sp, #224]
  44b4b0:	tst	x24, #0xffffffff00000000
  44b4b4:	mov	w25, w24
  44b4b8:	and	w5, w5, #0xfffffffe
  44b4bc:	and	x24, x24, #0xffffffff
  44b4c0:	b.ne	44b5c0 <ferror@plt+0x49880>  // b.any
  44b4c4:	tbnz	w5, #1, 44b5c0 <ferror@plt+0x49880>
  44b4c8:	mov	x0, x4
  44b4cc:	mov	w6, #0x1                   	// #1
  44b4d0:	mov	w1, #0x0                   	// #0
  44b4d4:	mov	w5, #0x0                   	// #0
  44b4d8:	mov	x20, #0x0                   	// #0
  44b4dc:	mov	w8, #0x3                   	// #3
  44b4e0:	cmp	x26, x0
  44b4e4:	b.ls	44d00c <ferror@plt+0x4b2cc>  // b.plast
  44b4e8:	ldrb	w2, [x0], #1
  44b4ec:	add	w5, w5, #0x1
  44b4f0:	cmp	w1, #0x3f
  44b4f4:	b.hi	44c798 <ferror@plt+0x4aa58>  // b.pmore
  44b4f8:	and	x3, x2, #0x7f
  44b4fc:	lsl	x7, x3, x1
  44b500:	orr	x20, x20, x7
  44b504:	lsr	x7, x20, x1
  44b508:	cmp	x3, x7
  44b50c:	csel	w6, w6, w8, eq  // eq = none
  44b510:	add	w1, w1, #0x7
  44b514:	tbnz	w2, #7, 44b4e0 <ferror@plt+0x497a0>
  44b518:	and	w6, w6, #0xfffffffe
  44b51c:	add	x4, x4, w5, uxtw
  44b520:	str	x4, [sp, #224]
  44b524:	tbnz	w6, #1, 44dc80 <ferror@plt+0x4bf40>
  44b528:	ldr	w0, [x27, #16]
  44b52c:	ldr	w1, [x23]
  44b530:	cmp	w0, w25
  44b534:	b.hi	44d040 <ferror@plt+0x4b300>  // b.pmore
  44b538:	ldr	x28, [sp, #144]
  44b53c:	cbz	w1, 44b548 <ferror@plt+0x49808>
  44b540:	ldrb	w0, [x28]
  44b544:	cbz	w0, 44b59c <ferror@plt+0x4985c>
  44b548:	ldr	x1, [x22, #1616]
  44b54c:	cbz	x1, 44d050 <ferror@plt+0x4b310>
  44b550:	mov	w0, w25
  44b554:	blr	x1
  44b558:	mov	x4, x0
  44b55c:	cbz	x0, 44d050 <ferror@plt+0x4b310>
  44b560:	adrp	x2, 486000 <warn@@Base+0x36640>
  44b564:	mov	w3, w25
  44b568:	add	x2, x2, #0x690
  44b56c:	add	x0, x22, #0x610
  44b570:	mov	x1, #0x40                  	// #64
  44b574:	bl	4019e0 <snprintf@plt>
  44b578:	ldrsw	x3, [x27, #52]
  44b57c:	add	x2, x22, #0x610
  44b580:	mov	x1, x28
  44b584:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44b588:	add	x0, x0, #0x2f8
  44b58c:	mul	x3, x3, x20
  44b590:	bl	401cc0 <printf@plt>
  44b594:	ldrb	w0, [x28]
  44b598:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44b59c:	ldrsw	x0, [x27, #52]
  44b5a0:	mov	w3, #0x14                  	// #20
  44b5a4:	ldp	x2, x1, [x27, #24]
  44b5a8:	mul	w0, w0, w20
  44b5ac:	strh	w3, [x2, x24, lsl #1]
  44b5b0:	mov	w25, #0x0                   	// #0
  44b5b4:	ldr	x20, [sp, #224]
  44b5b8:	str	w0, [x1, x24, lsl #2]
  44b5bc:	b	44a020 <ferror@plt+0x482e0>
  44b5c0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44b5c4:	add	x1, x1, #0xf8
  44b5c8:	mov	w2, #0x5                   	// #5
  44b5cc:	mov	x0, #0x0                   	// #0
  44b5d0:	bl	401c70 <dcgettext@plt>
  44b5d4:	bl	44f3e8 <error@@Base>
  44b5d8:	ldr	x4, [sp, #224]
  44b5dc:	b	44b4c8 <ferror@plt+0x49788>
  44b5e0:	mov	x1, x0
  44b5e4:	mov	w5, #0x1                   	// #1
  44b5e8:	mov	w2, #0x0                   	// #0
  44b5ec:	mov	w4, #0x0                   	// #0
  44b5f0:	mov	x6, #0x0                   	// #0
  44b5f4:	mov	w8, #0x3                   	// #3
  44b5f8:	cmp	x26, x1
  44b5fc:	b.ls	44cfb0 <ferror@plt+0x4b270>  // b.plast
  44b600:	ldrb	w3, [x1], #1
  44b604:	add	w4, w4, #0x1
  44b608:	cmp	w2, #0x3f
  44b60c:	b.hi	44c768 <ferror@plt+0x4aa28>  // b.pmore
  44b610:	and	x7, x3, #0x7f
  44b614:	lsl	x9, x7, x2
  44b618:	orr	x6, x6, x9
  44b61c:	lsr	x9, x6, x2
  44b620:	cmp	x7, x9
  44b624:	csel	w5, w5, w8, eq  // eq = none
  44b628:	add	w2, w2, #0x7
  44b62c:	tbnz	w3, #7, 44b5f8 <ferror@plt+0x498b8>
  44b630:	and	w5, w5, #0xfffffffe
  44b634:	add	x0, x0, w4, uxtw
  44b638:	str	x6, [x27, #80]
  44b63c:	str	x0, [sp, #224]
  44b640:	tbnz	w5, #1, 44dd5c <ferror@plt+0x4c01c>
  44b644:	ldrsw	x1, [x27, #52]
  44b648:	ldr	w25, [x23]
  44b64c:	mul	x1, x1, x6
  44b650:	str	x1, [x27, #80]
  44b654:	cbnz	w25, 44b048 <ferror@plt+0x49308>
  44b658:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44b65c:	add	x0, x0, #0x600
  44b660:	bl	401cc0 <printf@plt>
  44b664:	ldr	x20, [sp, #224]
  44b668:	b	44a020 <ferror@plt+0x482e0>
  44b66c:	mov	x1, x0
  44b670:	mov	w5, #0x1                   	// #1
  44b674:	mov	w2, #0x0                   	// #0
  44b678:	mov	w4, #0x0                   	// #0
  44b67c:	mov	x6, #0x0                   	// #0
  44b680:	mov	w8, #0x3                   	// #3
  44b684:	nop
  44b688:	cmp	x26, x1
  44b68c:	b.ls	44d194 <ferror@plt+0x4b454>  // b.plast
  44b690:	ldrb	w3, [x1], #1
  44b694:	add	w4, w4, #0x1
  44b698:	cmp	w2, #0x3f
  44b69c:	b.hi	44c828 <ferror@plt+0x4aae8>  // b.pmore
  44b6a0:	and	x7, x3, #0x7f
  44b6a4:	lsl	x9, x7, x2
  44b6a8:	orr	x6, x6, x9
  44b6ac:	lsr	x9, x6, x2
  44b6b0:	cmp	x7, x9
  44b6b4:	csel	w5, w5, w8, eq  // eq = none
  44b6b8:	add	w2, w2, #0x7
  44b6bc:	tbnz	w3, #7, 44b688 <ferror@plt+0x49948>
  44b6c0:	add	x4, x0, w4, uxtw
  44b6c4:	str	w6, [x27, #72]
  44b6c8:	str	x4, [sp, #224]
  44b6cc:	and	w5, w5, #0xfffffffe
  44b6d0:	tst	x6, #0xffffffff00000000
  44b6d4:	b.ne	44b7ac <ferror@plt+0x49a6c>  // b.any
  44b6d8:	tbnz	w5, #1, 44b7ac <ferror@plt+0x49a6c>
  44b6dc:	mov	x0, x4
  44b6e0:	mov	w5, #0x1                   	// #1
  44b6e4:	mov	w1, #0x0                   	// #0
  44b6e8:	mov	w3, #0x0                   	// #0
  44b6ec:	mov	x6, #0x0                   	// #0
  44b6f0:	mov	w8, #0x3                   	// #3
  44b6f4:	nop
  44b6f8:	cmp	x26, x0
  44b6fc:	b.ls	44d2a0 <ferror@plt+0x4b560>  // b.plast
  44b700:	ldrb	w2, [x0], #1
  44b704:	add	w3, w3, #0x1
  44b708:	cmp	w1, #0x3f
  44b70c:	b.hi	44c818 <ferror@plt+0x4aad8>  // b.pmore
  44b710:	and	x7, x2, #0x7f
  44b714:	lsl	x9, x7, x1
  44b718:	orr	x6, x6, x9
  44b71c:	lsr	x9, x6, x1
  44b720:	cmp	x7, x9
  44b724:	csel	w5, w5, w8, eq  // eq = none
  44b728:	add	w1, w1, #0x7
  44b72c:	tbnz	w2, #7, 44b6f8 <ferror@plt+0x499b8>
  44b730:	and	w5, w5, #0xfffffffe
  44b734:	add	x4, x4, w3, uxtw
  44b738:	str	x6, [x27, #80]
  44b73c:	str	x4, [sp, #224]
  44b740:	tbnz	w5, #1, 44dce4 <ferror@plt+0x4bfa4>
  44b744:	ldrsw	x0, [x27, #52]
  44b748:	ldr	w25, [x23]
  44b74c:	strb	wzr, [x27, #93]
  44b750:	mul	x6, x0, x6
  44b754:	str	x6, [x27, #80]
  44b758:	cbnz	w25, 44b048 <ferror@plt+0x49308>
  44b75c:	ldr	x1, [x22, #1616]
  44b760:	ldr	w20, [x27, #72]
  44b764:	cbz	x1, 44e11c <ferror@plt+0x4c3dc>
  44b768:	mov	w0, w20
  44b76c:	blr	x1
  44b770:	mov	x4, x0
  44b774:	cbz	x0, 44e11c <ferror@plt+0x4c3dc>
  44b778:	adrp	x2, 486000 <warn@@Base+0x36640>
  44b77c:	mov	w3, w20
  44b780:	add	x2, x2, #0x690
  44b784:	add	x0, x22, #0x610
  44b788:	mov	x1, #0x40                  	// #64
  44b78c:	bl	4019e0 <snprintf@plt>
  44b790:	ldr	w2, [x27, #80]
  44b794:	add	x1, x22, #0x610
  44b798:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44b79c:	add	x0, x0, #0x5e0
  44b7a0:	bl	401cc0 <printf@plt>
  44b7a4:	ldr	x20, [sp, #224]
  44b7a8:	b	44a020 <ferror@plt+0x482e0>
  44b7ac:	adrp	x1, 458000 <warn@@Base+0x8640>
  44b7b0:	add	x1, x1, #0xf8
  44b7b4:	mov	w2, #0x5                   	// #5
  44b7b8:	mov	x0, #0x0                   	// #0
  44b7bc:	bl	401c70 <dcgettext@plt>
  44b7c0:	bl	44f3e8 <error@@Base>
  44b7c4:	ldr	x4, [sp, #224]
  44b7c8:	b	44b6dc <ferror@plt+0x4999c>
  44b7cc:	mov	x1, x0
  44b7d0:	mov	w5, #0x1                   	// #1
  44b7d4:	mov	w2, #0x0                   	// #0
  44b7d8:	mov	w4, #0x0                   	// #0
  44b7dc:	mov	x24, #0x0                   	// #0
  44b7e0:	mov	w7, #0x3                   	// #3
  44b7e4:	nop
  44b7e8:	cmp	x26, x1
  44b7ec:	b.ls	44d680 <ferror@plt+0x4b940>  // b.plast
  44b7f0:	ldrb	w3, [x1], #1
  44b7f4:	add	w4, w4, #0x1
  44b7f8:	cmp	w2, #0x3f
  44b7fc:	b.hi	44c6b8 <ferror@plt+0x4a978>  // b.pmore
  44b800:	and	x6, x3, #0x7f
  44b804:	lsl	x8, x6, x2
  44b808:	orr	x24, x24, x8
  44b80c:	lsr	x8, x24, x2
  44b810:	cmp	x6, x8
  44b814:	csel	w5, w5, w7, eq  // eq = none
  44b818:	add	w2, w2, #0x7
  44b81c:	tbnz	w3, #7, 44b7e8 <ferror@plt+0x49aa8>
  44b820:	add	x4, x0, w4, uxtw
  44b824:	str	x4, [sp, #224]
  44b828:	tst	x24, #0xffffffff00000000
  44b82c:	mov	w20, w24
  44b830:	and	w5, w5, #0xfffffffe
  44b834:	and	x24, x24, #0xffffffff
  44b838:	b.ne	44b92c <ferror@plt+0x49bec>  // b.any
  44b83c:	tbnz	w5, #1, 44b92c <ferror@plt+0x49bec>
  44b840:	mov	x1, x4
  44b844:	mov	w5, #0x1                   	// #1
  44b848:	mov	w0, #0x0                   	// #0
  44b84c:	mov	w3, #0x0                   	// #0
  44b850:	mov	x28, #0x0                   	// #0
  44b854:	mov	w7, #0x3                   	// #3
  44b858:	cmp	x26, x1
  44b85c:	b.ls	44d128 <ferror@plt+0x4b3e8>  // b.plast
  44b860:	ldrb	w2, [x1], #1
  44b864:	add	w3, w3, #0x1
  44b868:	cmp	w0, #0x3f
  44b86c:	b.hi	44c838 <ferror@plt+0x4aaf8>  // b.pmore
  44b870:	and	x6, x2, #0x7f
  44b874:	lsl	x8, x6, x0
  44b878:	orr	x28, x28, x8
  44b87c:	lsr	x8, x28, x0
  44b880:	cmp	x6, x8
  44b884:	csel	w5, w5, w7, eq  // eq = none
  44b888:	add	w0, w0, #0x7
  44b88c:	tbnz	w2, #7, 44b858 <ferror@plt+0x49b18>
  44b890:	and	w5, w5, #0xfffffffe
  44b894:	cmp	w0, #0x3f
  44b898:	b.hi	44da14 <ferror@plt+0x4bcd4>  // b.pmore
  44b89c:	tbz	w2, #6, 44da14 <ferror@plt+0x4bcd4>
  44b8a0:	mov	x1, #0xffffffffffffffff    	// #-1
  44b8a4:	add	x4, x4, w3, uxtw
  44b8a8:	lsl	x0, x1, x0
  44b8ac:	orr	x28, x28, x0
  44b8b0:	str	x4, [sp, #224]
  44b8b4:	tbnz	w5, #1, 44da20 <ferror@plt+0x4bce0>
  44b8b8:	mov	w1, w20
  44b8bc:	mov	x0, x27
  44b8c0:	bl	42f6a8 <ferror@plt+0x2d968>
  44b8c4:	tbnz	w0, #31, 44d15c <ferror@plt+0x4b41c>
  44b8c8:	ldr	w0, [x23]
  44b8cc:	cbnz	w0, 44bc34 <ferror@plt+0x49ef4>
  44b8d0:	ldr	x25, [sp, #104]
  44b8d4:	ldr	x1, [x22, #1616]
  44b8d8:	cbz	x1, 44d178 <ferror@plt+0x4b438>
  44b8dc:	mov	w0, w20
  44b8e0:	blr	x1
  44b8e4:	mov	x4, x0
  44b8e8:	cbz	x0, 44d178 <ferror@plt+0x4b438>
  44b8ec:	adrp	x2, 486000 <warn@@Base+0x36640>
  44b8f0:	mov	w3, w20
  44b8f4:	add	x2, x2, #0x690
  44b8f8:	add	x0, x22, #0x610
  44b8fc:	mov	x1, #0x40                  	// #64
  44b900:	bl	4019e0 <snprintf@plt>
  44b904:	ldrsw	x3, [x27, #52]
  44b908:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44b90c:	add	x2, x22, #0x610
  44b910:	add	x0, x0, #0x580
  44b914:	mul	x3, x3, x28
  44b918:	mov	x1, x25
  44b91c:	bl	401cc0 <printf@plt>
  44b920:	ldrb	w0, [x25]
  44b924:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44b928:	b	44bc34 <ferror@plt+0x49ef4>
  44b92c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44b930:	add	x1, x1, #0xf8
  44b934:	mov	w2, #0x5                   	// #5
  44b938:	mov	x0, #0x0                   	// #0
  44b93c:	bl	401c70 <dcgettext@plt>
  44b940:	bl	44f3e8 <error@@Base>
  44b944:	ldr	x4, [sp, #224]
  44b948:	b	44b840 <ferror@plt+0x49b00>
  44b94c:	mov	x1, x0
  44b950:	mov	w6, #0x1                   	// #1
  44b954:	mov	w2, #0x0                   	// #0
  44b958:	mov	w4, #0x0                   	// #0
  44b95c:	mov	x24, #0x0                   	// #0
  44b960:	mov	w7, #0x3                   	// #3
  44b964:	nop
  44b968:	cmp	x26, x1
  44b96c:	b.ls	44d270 <ferror@plt+0x4b530>  // b.plast
  44b970:	ldrb	w3, [x1], #1
  44b974:	add	w4, w4, #0x1
  44b978:	cmp	w2, #0x3f
  44b97c:	b.hi	44c808 <ferror@plt+0x4aac8>  // b.pmore
  44b980:	and	x5, x3, #0x7f
  44b984:	lsl	x8, x5, x2
  44b988:	orr	x24, x24, x8
  44b98c:	lsr	x8, x24, x2
  44b990:	cmp	x5, x8
  44b994:	csel	w6, w6, w7, eq  // eq = none
  44b998:	add	w2, w2, #0x7
  44b99c:	tbnz	w3, #7, 44b968 <ferror@plt+0x49c28>
  44b9a0:	add	x5, x0, w4, uxtw
  44b9a4:	and	x0, x24, #0xffffffff
  44b9a8:	str	x0, [sp, #184]
  44b9ac:	and	w6, w6, #0xfffffffe
  44b9b0:	str	x5, [sp, #224]
  44b9b4:	tst	x24, #0xffffffff00000000
  44b9b8:	mov	w25, w24
  44b9bc:	b.ne	44ba78 <ferror@plt+0x49d38>  // b.any
  44b9c0:	tbnz	w6, #1, 44ba78 <ferror@plt+0x49d38>
  44b9c4:	mov	x0, x5
  44b9c8:	mov	w6, #0x1                   	// #1
  44b9cc:	mov	w1, #0x0                   	// #0
  44b9d0:	mov	w4, #0x0                   	// #0
  44b9d4:	mov	x28, #0x0                   	// #0
  44b9d8:	mov	w8, #0x3                   	// #3
  44b9dc:	nop
  44b9e0:	cmp	x26, x0
  44b9e4:	b.ls	44d098 <ferror@plt+0x4b358>  // b.plast
  44b9e8:	ldrb	w2, [x0], #1
  44b9ec:	add	w4, w4, #0x1
  44b9f0:	cmp	w1, #0x3f
  44b9f4:	b.hi	44c7f8 <ferror@plt+0x4aab8>  // b.pmore
  44b9f8:	and	x3, x2, #0x7f
  44b9fc:	lsl	x7, x3, x1
  44ba00:	orr	x28, x28, x7
  44ba04:	lsr	x7, x28, x1
  44ba08:	cmp	x3, x7
  44ba0c:	csel	w6, w6, w8, eq  // eq = none
  44ba10:	add	w1, w1, #0x7
  44ba14:	tbnz	w2, #7, 44b9e0 <ferror@plt+0x49ca0>
  44ba18:	and	w6, w6, #0xfffffffe
  44ba1c:	add	x4, x5, w4, uxtw
  44ba20:	str	x4, [sp, #224]
  44ba24:	tbnz	w6, #1, 44dcfc <ferror@plt+0x4bfbc>
  44ba28:	ldr	w0, [x27, #16]
  44ba2c:	add	x20, x4, x28
  44ba30:	ldr	x1, [sp, #144]
  44ba34:	cmp	w0, w25
  44ba38:	ldr	x0, [sp, #104]
  44ba3c:	csel	x24, x0, x1, hi  // hi = pmore
  44ba40:	cmp	x19, x20
  44ba44:	ccmp	x4, x20, #0x2, cs  // cs = hs, nlast
  44ba48:	ccmp	x4, x19, #0x2, ls  // ls = plast
  44ba4c:	b.cc	44e048 <ferror@plt+0x4c308>  // b.lo, b.ul, b.last
  44ba50:	mov	w2, #0x5                   	// #5
  44ba54:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ba58:	mov	x0, #0x0                   	// #0
  44ba5c:	add	x1, x1, #0x4e8
  44ba60:	bl	401c70 <dcgettext@plt>
  44ba64:	mov	w25, #0x0                   	// #0
  44ba68:	mov	x1, x28
  44ba6c:	bl	401cc0 <printf@plt>
  44ba70:	ldr	x20, [sp, #224]
  44ba74:	b	44a020 <ferror@plt+0x482e0>
  44ba78:	adrp	x1, 458000 <warn@@Base+0x8640>
  44ba7c:	add	x1, x1, #0xf8
  44ba80:	mov	w2, #0x5                   	// #5
  44ba84:	mov	x0, #0x0                   	// #0
  44ba88:	bl	401c70 <dcgettext@plt>
  44ba8c:	bl	44f3e8 <error@@Base>
  44ba90:	ldr	x5, [sp, #224]
  44ba94:	b	44b9c4 <ferror@plt+0x49c84>
  44ba98:	mov	x1, x0
  44ba9c:	mov	w6, #0x1                   	// #1
  44baa0:	mov	w2, #0x0                   	// #0
  44baa4:	mov	w5, #0x0                   	// #0
  44baa8:	mov	x20, #0x0                   	// #0
  44baac:	mov	w7, #0x3                   	// #3
  44bab0:	cmp	x26, x1
  44bab4:	b.ls	44d06c <ferror@plt+0x4b32c>  // b.plast
  44bab8:	ldrb	w3, [x1], #1
  44babc:	add	w5, w5, #0x1
  44bac0:	cmp	w2, #0x3f
  44bac4:	b.hi	44c7e8 <ferror@plt+0x4aaa8>  // b.pmore
  44bac8:	and	x4, x3, #0x7f
  44bacc:	lsl	x8, x4, x2
  44bad0:	orr	x20, x20, x8
  44bad4:	lsr	x8, x20, x2
  44bad8:	cmp	x4, x8
  44badc:	csel	w6, w6, w7, eq  // eq = none
  44bae0:	add	w2, w2, #0x7
  44bae4:	tbnz	w3, #7, 44bab0 <ferror@plt+0x49d70>
  44bae8:	and	w6, w6, #0xfffffffe
  44baec:	add	x0, x0, w5, uxtw
  44baf0:	str	x0, [sp, #224]
  44baf4:	tbnz	w6, #1, 44dd68 <ferror@plt+0x4c028>
  44baf8:	cmp	x19, x0
  44bafc:	b.ls	44ce78 <ferror@plt+0x4b138>  // b.plast
  44bb00:	sub	x1, x19, x0
  44bb04:	cmp	x1, x20
  44bb08:	b.cc	44ce78 <ferror@plt+0x4b138>  // b.lo, b.ul, b.last
  44bb0c:	ldr	w1, [x23]
  44bb10:	cbz	w1, 44e248 <ferror@plt+0x4c508>
  44bb14:	add	x20, x0, x20
  44bb18:	mov	w25, #0x0                   	// #0
  44bb1c:	mov	w0, #0x1                   	// #1
  44bb20:	strb	w0, [x27, #93]
  44bb24:	str	x20, [sp, #224]
  44bb28:	b	44a020 <ferror@plt+0x482e0>
  44bb2c:	mov	x1, x0
  44bb30:	mov	w5, #0x1                   	// #1
  44bb34:	mov	w2, #0x0                   	// #0
  44bb38:	mov	w4, #0x0                   	// #0
  44bb3c:	mov	x24, #0x0                   	// #0
  44bb40:	mov	w7, #0x3                   	// #3
  44bb44:	nop
  44bb48:	cmp	x26, x1
  44bb4c:	b.ls	44d4e0 <ferror@plt+0x4b7a0>  // b.plast
  44bb50:	ldrb	w3, [x1], #1
  44bb54:	add	w4, w4, #0x1
  44bb58:	cmp	w2, #0x3f
  44bb5c:	b.hi	44c698 <ferror@plt+0x4a958>  // b.pmore
  44bb60:	and	x6, x3, #0x7f
  44bb64:	lsl	x8, x6, x2
  44bb68:	orr	x24, x24, x8
  44bb6c:	lsr	x8, x24, x2
  44bb70:	cmp	x6, x8
  44bb74:	csel	w5, w5, w7, eq  // eq = none
  44bb78:	add	w2, w2, #0x7
  44bb7c:	tbnz	w3, #7, 44bb48 <ferror@plt+0x49e08>
  44bb80:	add	x4, x0, w4, uxtw
  44bb84:	str	x4, [sp, #224]
  44bb88:	tst	x24, #0xffffffff00000000
  44bb8c:	mov	w20, w24
  44bb90:	and	w5, w5, #0xfffffffe
  44bb94:	and	x24, x24, #0xffffffff
  44bb98:	b.ne	44bc5c <ferror@plt+0x49f1c>  // b.any
  44bb9c:	tbnz	w5, #1, 44bc5c <ferror@plt+0x49f1c>
  44bba0:	mov	x1, x4
  44bba4:	mov	w5, #0x1                   	// #1
  44bba8:	mov	w0, #0x0                   	// #0
  44bbac:	mov	w3, #0x0                   	// #0
  44bbb0:	mov	x6, #0x0                   	// #0
  44bbb4:	mov	w8, #0x3                   	// #3
  44bbb8:	cmp	x26, x1
  44bbbc:	b.ls	44d50c <ferror@plt+0x4b7cc>  // b.plast
  44bbc0:	ldrb	w2, [x1], #1
  44bbc4:	add	w3, w3, #0x1
  44bbc8:	cmp	w0, #0x3f
  44bbcc:	b.hi	44c6a8 <ferror@plt+0x4a968>  // b.pmore
  44bbd0:	and	x7, x2, #0x7f
  44bbd4:	lsl	x9, x7, x0
  44bbd8:	orr	x6, x6, x9
  44bbdc:	lsr	x9, x6, x0
  44bbe0:	cmp	x7, x9
  44bbe4:	csel	w5, w5, w8, eq  // eq = none
  44bbe8:	add	w0, w0, #0x7
  44bbec:	tbnz	w2, #7, 44bbb8 <ferror@plt+0x49e78>
  44bbf0:	and	w5, w5, #0xfffffffe
  44bbf4:	cmp	w0, #0x3f
  44bbf8:	b.hi	44da3c <ferror@plt+0x4bcfc>  // b.pmore
  44bbfc:	tbz	w2, #6, 44da3c <ferror@plt+0x4bcfc>
  44bc00:	mov	x28, #0xffffffffffffffff    	// #-1
  44bc04:	add	x4, x4, w3, uxtw
  44bc08:	lsl	x28, x28, x0
  44bc0c:	orr	x28, x28, x6
  44bc10:	str	x4, [sp, #224]
  44bc14:	tbnz	w5, #1, 44da4c <ferror@plt+0x4bd0c>
  44bc18:	neg	x28, x28
  44bc1c:	mov	w1, w20
  44bc20:	mov	x0, x27
  44bc24:	bl	42f6a8 <ferror@plt+0x2d968>
  44bc28:	tbnz	w0, #31, 44d548 <ferror@plt+0x4b808>
  44bc2c:	ldr	w0, [x23]
  44bc30:	cbz	w0, 44dc38 <ferror@plt+0x4bef8>
  44bc34:	ldr	x2, [x27, #24]
  44bc38:	mov	w3, #0x80                  	// #128
  44bc3c:	ldr	w0, [x27, #52]
  44bc40:	mov	w25, #0x0                   	// #0
  44bc44:	ldr	x1, [x27, #32]
  44bc48:	strh	w3, [x2, x24, lsl #1]
  44bc4c:	ldr	x20, [sp, #224]
  44bc50:	mul	w28, w0, w28
  44bc54:	str	w28, [x1, x24, lsl #2]
  44bc58:	b	44a020 <ferror@plt+0x482e0>
  44bc5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44bc60:	add	x1, x1, #0xf8
  44bc64:	mov	w2, #0x5                   	// #5
  44bc68:	mov	x0, #0x0                   	// #0
  44bc6c:	bl	401c70 <dcgettext@plt>
  44bc70:	bl	44f3e8 <error@@Base>
  44bc74:	ldr	x4, [sp, #224]
  44bc78:	b	44bba0 <ferror@plt+0x49e60>
  44bc7c:	mov	x1, x0
  44bc80:	mov	w5, #0x1                   	// #1
  44bc84:	mov	w2, #0x0                   	// #0
  44bc88:	mov	w4, #0x0                   	// #0
  44bc8c:	mov	x6, #0x0                   	// #0
  44bc90:	mov	w8, #0x3                   	// #3
  44bc94:	nop
  44bc98:	cmp	x26, x1
  44bc9c:	b.ls	44d0fc <ferror@plt+0x4b3bc>  // b.plast
  44bca0:	ldrb	w3, [x1], #1
  44bca4:	add	w4, w4, #0x1
  44bca8:	cmp	w2, #0x3f
  44bcac:	b.hi	44c7d8 <ferror@plt+0x4aa98>  // b.pmore
  44bcb0:	and	x7, x3, #0x7f
  44bcb4:	lsl	x9, x7, x2
  44bcb8:	orr	x6, x6, x9
  44bcbc:	lsr	x9, x6, x2
  44bcc0:	cmp	x7, x9
  44bcc4:	csel	w5, w5, w8, eq  // eq = none
  44bcc8:	add	w2, w2, #0x7
  44bccc:	tbnz	w3, #7, 44bc98 <ferror@plt+0x49f58>
  44bcd0:	and	w5, w5, #0xfffffffe
  44bcd4:	add	x0, x0, w4, uxtw
  44bcd8:	str	x6, [x27, #80]
  44bcdc:	str	x0, [sp, #224]
  44bce0:	tbnz	w5, #1, 44dc9c <ferror@plt+0x4bf5c>
  44bce4:	ldr	w25, [x23]
  44bce8:	cbnz	w25, 44b048 <ferror@plt+0x49308>
  44bcec:	ldr	w1, [x27, #80]
  44bcf0:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44bcf4:	add	x0, x0, #0x468
  44bcf8:	bl	401cc0 <printf@plt>
  44bcfc:	ldr	x20, [sp, #224]
  44bd00:	b	44a020 <ferror@plt+0x482e0>
  44bd04:	mov	x1, x0
  44bd08:	mov	w5, #0x1                   	// #1
  44bd0c:	mov	w2, #0x0                   	// #0
  44bd10:	mov	w4, #0x0                   	// #0
  44bd14:	mov	x6, #0x0                   	// #0
  44bd18:	mov	w8, #0x3                   	// #3
  44bd1c:	nop
  44bd20:	cmp	x26, x1
  44bd24:	b.ls	44d0c4 <ferror@plt+0x4b384>  // b.plast
  44bd28:	ldrb	w3, [x1], #1
  44bd2c:	add	w4, w4, #0x1
  44bd30:	cmp	w2, #0x3f
  44bd34:	b.hi	44c7c8 <ferror@plt+0x4aa88>  // b.pmore
  44bd38:	and	x7, x3, #0x7f
  44bd3c:	lsl	x9, x7, x2
  44bd40:	orr	x6, x6, x9
  44bd44:	lsr	x9, x6, x2
  44bd48:	cmp	x7, x9
  44bd4c:	csel	w5, w5, w8, eq  // eq = none
  44bd50:	add	w2, w2, #0x7
  44bd54:	tbnz	w3, #7, 44bd20 <ferror@plt+0x49fe0>
  44bd58:	add	x0, x0, w4, uxtw
  44bd5c:	str	w6, [x27, #72]
  44bd60:	str	x0, [sp, #224]
  44bd64:	and	w5, w5, #0xfffffffe
  44bd68:	tst	x6, #0xffffffff00000000
  44bd6c:	b.ne	44bdcc <ferror@plt+0x4a08c>  // b.any
  44bd70:	tbnz	w5, #1, 44bdcc <ferror@plt+0x4a08c>
  44bd74:	ldr	w25, [x23]
  44bd78:	strb	wzr, [x27, #93]
  44bd7c:	cbnz	w25, 44b048 <ferror@plt+0x49308>
  44bd80:	ldr	x1, [x22, #1616]
  44bd84:	ldr	w20, [x27, #72]
  44bd88:	cbz	x1, 44e100 <ferror@plt+0x4c3c0>
  44bd8c:	mov	w0, w20
  44bd90:	blr	x1
  44bd94:	mov	x4, x0
  44bd98:	cbz	x0, 44e100 <ferror@plt+0x4c3c0>
  44bd9c:	adrp	x2, 486000 <warn@@Base+0x36640>
  44bda0:	mov	w3, w20
  44bda4:	add	x2, x2, #0x690
  44bda8:	add	x0, x22, #0x610
  44bdac:	mov	x1, #0x40                  	// #64
  44bdb0:	bl	4019e0 <snprintf@plt>
  44bdb4:	add	x1, x22, #0x610
  44bdb8:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44bdbc:	add	x0, x0, #0x448
  44bdc0:	bl	401cc0 <printf@plt>
  44bdc4:	ldr	x20, [sp, #224]
  44bdc8:	b	44a020 <ferror@plt+0x482e0>
  44bdcc:	adrp	x1, 458000 <warn@@Base+0x8640>
  44bdd0:	add	x1, x1, #0xf8
  44bdd4:	mov	w2, #0x5                   	// #5
  44bdd8:	mov	x0, #0x0                   	// #0
  44bddc:	bl	401c70 <dcgettext@plt>
  44bde0:	bl	44f3e8 <error@@Base>
  44bde4:	b	44bd74 <ferror@plt+0x4a034>
  44bde8:	mov	x1, x0
  44bdec:	mov	w5, #0x1                   	// #1
  44bdf0:	mov	w2, #0x0                   	// #0
  44bdf4:	mov	w4, #0x0                   	// #0
  44bdf8:	mov	x6, #0x0                   	// #0
  44bdfc:	mov	w8, #0x3                   	// #3
  44be00:	cmp	x26, x1
  44be04:	b.ls	44d3d8 <ferror@plt+0x4b698>  // b.plast
  44be08:	ldrb	w3, [x1], #1
  44be0c:	add	w4, w4, #0x1
  44be10:	cmp	w2, #0x3f
  44be14:	b.hi	44c7b8 <ferror@plt+0x4aa78>  // b.pmore
  44be18:	and	x7, x3, #0x7f
  44be1c:	lsl	x9, x7, x2
  44be20:	orr	x6, x6, x9
  44be24:	lsr	x9, x6, x2
  44be28:	cmp	x7, x9
  44be2c:	csel	w5, w5, w8, eq  // eq = none
  44be30:	add	w2, w2, #0x7
  44be34:	tbnz	w3, #7, 44be00 <ferror@plt+0x4a0c0>
  44be38:	add	x0, x0, w4, uxtw
  44be3c:	str	x0, [sp, #224]
  44be40:	and	w5, w5, #0xfffffffe
  44be44:	tst	x6, #0xffffffff00000000
  44be48:	mov	w20, w6
  44be4c:	and	x24, x6, #0xffffffff
  44be50:	b.ne	44bee4 <ferror@plt+0x4a1a4>  // b.any
  44be54:	tbnz	w5, #1, 44bee4 <ferror@plt+0x4a1a4>
  44be58:	ldr	w0, [x27, #16]
  44be5c:	ldr	w1, [x23]
  44be60:	cmp	w0, w20
  44be64:	b.hi	44bf0c <ferror@plt+0x4a1cc>  // b.pmore
  44be68:	ldr	x25, [sp, #144]
  44be6c:	cbz	w1, 44be78 <ferror@plt+0x4a138>
  44be70:	ldrb	w0, [x25]
  44be74:	cbz	w0, 44bec4 <ferror@plt+0x4a184>
  44be78:	ldr	x1, [x22, #1616]
  44be7c:	cbz	x1, 44bf1c <ferror@plt+0x4a1dc>
  44be80:	mov	w0, w20
  44be84:	blr	x1
  44be88:	mov	x4, x0
  44be8c:	cbz	x0, 44bf1c <ferror@plt+0x4a1dc>
  44be90:	adrp	x2, 486000 <warn@@Base+0x36640>
  44be94:	mov	w3, w20
  44be98:	add	x2, x2, #0x690
  44be9c:	add	x0, x22, #0x610
  44bea0:	mov	x1, #0x40                  	// #64
  44bea4:	bl	4019e0 <snprintf@plt>
  44bea8:	add	x2, x22, #0x610
  44beac:	mov	x1, x25
  44beb0:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44beb4:	add	x0, x0, #0x368
  44beb8:	bl	401cc0 <printf@plt>
  44bebc:	ldrb	w0, [x25]
  44bec0:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44bec4:	ldr	x1, [x27, #24]
  44bec8:	mov	w2, #0x8                   	// #8
  44becc:	ldr	x0, [x27, #32]
  44bed0:	strh	w2, [x1, x24, lsl #1]
  44bed4:	mov	w25, #0x0                   	// #0
  44bed8:	ldr	x20, [sp, #224]
  44bedc:	str	wzr, [x0, x24, lsl #2]
  44bee0:	b	44a020 <ferror@plt+0x482e0>
  44bee4:	adrp	x1, 458000 <warn@@Base+0x8640>
  44bee8:	add	x1, x1, #0xf8
  44beec:	mov	w2, #0x5                   	// #5
  44bef0:	mov	x0, #0x0                   	// #0
  44bef4:	bl	401c70 <dcgettext@plt>
  44bef8:	bl	44f3e8 <error@@Base>
  44befc:	ldr	w0, [x27, #16]
  44bf00:	ldr	w1, [x23]
  44bf04:	cmp	w0, w20
  44bf08:	b.ls	44be68 <ferror@plt+0x4a128>  // b.plast
  44bf0c:	cbnz	w1, 44bec4 <ferror@plt+0x4a184>
  44bf10:	ldr	x1, [x22, #1616]
  44bf14:	ldr	x25, [sp, #104]
  44bf18:	cbnz	x1, 44be80 <ferror@plt+0x4a140>
  44bf1c:	mov	w3, w20
  44bf20:	add	x0, x22, #0x610
  44bf24:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44bf28:	mov	x1, #0x40                  	// #64
  44bf2c:	add	x2, x2, #0xbe0
  44bf30:	bl	4019e0 <snprintf@plt>
  44bf34:	b	44bea8 <ferror@plt+0x4a168>
  44bf38:	mov	x1, x0
  44bf3c:	mov	w5, #0x1                   	// #1
  44bf40:	mov	w2, #0x0                   	// #0
  44bf44:	mov	w4, #0x0                   	// #0
  44bf48:	mov	x6, #0x0                   	// #0
  44bf4c:	mov	w8, #0x3                   	// #3
  44bf50:	cmp	x26, x1
  44bf54:	b.ls	44d2fc <ferror@plt+0x4b5bc>  // b.plast
  44bf58:	ldrb	w3, [x1], #1
  44bf5c:	add	w4, w4, #0x1
  44bf60:	cmp	w2, #0x3f
  44bf64:	b.hi	44c7a8 <ferror@plt+0x4aa68>  // b.pmore
  44bf68:	and	x7, x3, #0x7f
  44bf6c:	lsl	x9, x7, x2
  44bf70:	orr	x6, x6, x9
  44bf74:	lsr	x9, x6, x2
  44bf78:	cmp	x7, x9
  44bf7c:	csel	w5, w5, w8, eq  // eq = none
  44bf80:	add	w2, w2, #0x7
  44bf84:	tbnz	w3, #7, 44bf50 <ferror@plt+0x4a210>
  44bf88:	add	x0, x0, w4, uxtw
  44bf8c:	str	x0, [sp, #224]
  44bf90:	and	w5, w5, #0xfffffffe
  44bf94:	tst	x6, #0xffffffff00000000
  44bf98:	mov	w20, w6
  44bf9c:	and	x24, x6, #0xffffffff
  44bfa0:	b.ne	44c020 <ferror@plt+0x4a2e0>  // b.any
  44bfa4:	tbnz	w5, #1, 44c020 <ferror@plt+0x4a2e0>
  44bfa8:	ldr	w0, [x27, #16]
  44bfac:	ldr	w1, [x23]
  44bfb0:	cmp	w0, w20
  44bfb4:	b.hi	44c048 <ferror@plt+0x4a308>  // b.pmore
  44bfb8:	ldr	x25, [sp, #144]
  44bfbc:	cbz	w1, 44bfc8 <ferror@plt+0x4a288>
  44bfc0:	ldrb	w0, [x25]
  44bfc4:	cbz	w0, 44c014 <ferror@plt+0x4a2d4>
  44bfc8:	ldr	x1, [x22, #1616]
  44bfcc:	cbz	x1, 44c058 <ferror@plt+0x4a318>
  44bfd0:	mov	w0, w20
  44bfd4:	blr	x1
  44bfd8:	mov	x4, x0
  44bfdc:	cbz	x0, 44c058 <ferror@plt+0x4a318>
  44bfe0:	adrp	x2, 486000 <warn@@Base+0x36640>
  44bfe4:	mov	w3, w20
  44bfe8:	add	x2, x2, #0x690
  44bfec:	add	x0, x22, #0x610
  44bff0:	mov	x1, #0x40                  	// #64
  44bff4:	bl	4019e0 <snprintf@plt>
  44bff8:	add	x2, x22, #0x610
  44bffc:	mov	x1, x25
  44c000:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44c004:	add	x0, x0, #0x348
  44c008:	bl	401cc0 <printf@plt>
  44c00c:	ldrb	w0, [x25]
  44c010:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44c014:	mov	w2, #0x7                   	// #7
  44c018:	ldr	x1, [x27, #24]
  44c01c:	b	44becc <ferror@plt+0x4a18c>
  44c020:	adrp	x1, 458000 <warn@@Base+0x8640>
  44c024:	add	x1, x1, #0xf8
  44c028:	mov	w2, #0x5                   	// #5
  44c02c:	mov	x0, #0x0                   	// #0
  44c030:	bl	401c70 <dcgettext@plt>
  44c034:	bl	44f3e8 <error@@Base>
  44c038:	ldr	w0, [x27, #16]
  44c03c:	ldr	w1, [x23]
  44c040:	cmp	w0, w20
  44c044:	b.ls	44bfb8 <ferror@plt+0x4a278>  // b.plast
  44c048:	cbnz	w1, 44c014 <ferror@plt+0x4a2d4>
  44c04c:	ldr	x1, [x22, #1616]
  44c050:	ldr	x25, [sp, #104]
  44c054:	cbnz	x1, 44bfd0 <ferror@plt+0x4a290>
  44c058:	mov	w3, w20
  44c05c:	add	x0, x22, #0x610
  44c060:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44c064:	mov	x1, #0x40                  	// #64
  44c068:	add	x2, x2, #0xbe0
  44c06c:	bl	4019e0 <snprintf@plt>
  44c070:	b	44bff8 <ferror@plt+0x4a2b8>
  44c074:	mov	x1, x0
  44c078:	mov	w5, #0x1                   	// #1
  44c07c:	mov	w2, #0x0                   	// #0
  44c080:	mov	w4, #0x0                   	// #0
  44c084:	mov	x24, #0x0                   	// #0
  44c088:	mov	w7, #0x3                   	// #3
  44c08c:	nop
  44c090:	cmp	x26, x1
  44c094:	b.ls	44d5f4 <ferror@plt+0x4b8b4>  // b.plast
  44c098:	ldrb	w3, [x1], #1
  44c09c:	add	w4, w4, #0x1
  44c0a0:	cmp	w2, #0x3f
  44c0a4:	b.hi	44c6e8 <ferror@plt+0x4a9a8>  // b.pmore
  44c0a8:	and	x6, x3, #0x7f
  44c0ac:	lsl	x8, x6, x2
  44c0b0:	orr	x24, x24, x8
  44c0b4:	lsr	x8, x24, x2
  44c0b8:	cmp	x6, x8
  44c0bc:	csel	w5, w5, w7, eq  // eq = none
  44c0c0:	add	w2, w2, #0x7
  44c0c4:	tbnz	w3, #7, 44c090 <ferror@plt+0x4a350>
  44c0c8:	add	x4, x0, w4, uxtw
  44c0cc:	str	x4, [sp, #224]
  44c0d0:	tst	x24, #0xffffffff00000000
  44c0d4:	mov	w20, w24
  44c0d8:	and	w5, w5, #0xfffffffe
  44c0dc:	and	x24, x24, #0xffffffff
  44c0e0:	b.ne	44c218 <ferror@plt+0x4a4d8>  // b.any
  44c0e4:	tbnz	w5, #1, 44c218 <ferror@plt+0x4a4d8>
  44c0e8:	mov	x0, x4
  44c0ec:	mov	w6, #0x1                   	// #1
  44c0f0:	mov	w1, #0x0                   	// #0
  44c0f4:	mov	w5, #0x0                   	// #0
  44c0f8:	mov	x28, #0x0                   	// #0
  44c0fc:	mov	w8, #0x3                   	// #3
  44c100:	cmp	x26, x0
  44c104:	b.ls	44d480 <ferror@plt+0x4b740>  // b.plast
  44c108:	ldrb	w2, [x0], #1
  44c10c:	add	w5, w5, #0x1
  44c110:	cmp	w1, #0x3f
  44c114:	b.hi	44c6f8 <ferror@plt+0x4a9b8>  // b.pmore
  44c118:	and	x3, x2, #0x7f
  44c11c:	lsl	x7, x3, x1
  44c120:	orr	x28, x28, x7
  44c124:	lsr	x7, x28, x1
  44c128:	cmp	x3, x7
  44c12c:	csel	w6, w6, w8, eq  // eq = none
  44c130:	add	w1, w1, #0x7
  44c134:	tbnz	w2, #7, 44c100 <ferror@plt+0x4a3c0>
  44c138:	and	w6, w6, #0xfffffffe
  44c13c:	add	x4, x4, w5, uxtw
  44c140:	str	x4, [sp, #224]
  44c144:	tbnz	w6, #1, 44dd08 <ferror@plt+0x4bfc8>
  44c148:	ldr	w0, [x27, #16]
  44c14c:	ldr	w1, [x23]
  44c150:	cmp	w0, w20
  44c154:	b.hi	44d4b4 <ferror@plt+0x4b774>  // b.pmore
  44c158:	ldr	x25, [sp, #144]
  44c15c:	cbz	w1, 44c168 <ferror@plt+0x4a428>
  44c160:	ldrb	w0, [x25]
  44c164:	cbz	w0, 44c1fc <ferror@plt+0x4a4bc>
  44c168:	ldr	x1, [x22, #1616]
  44c16c:	cbz	x1, 44d4c4 <ferror@plt+0x4b784>
  44c170:	mov	w0, w20
  44c174:	blr	x1
  44c178:	mov	x4, x0
  44c17c:	cbz	x0, 44d4c4 <ferror@plt+0x4b784>
  44c180:	adrp	x2, 486000 <warn@@Base+0x36640>
  44c184:	mov	w3, w20
  44c188:	add	x2, x2, #0x690
  44c18c:	add	x0, x22, #0x610
  44c190:	mov	x1, #0x40                  	// #64
  44c194:	bl	4019e0 <snprintf@plt>
  44c198:	add	x20, x22, #0x610
  44c19c:	mov	x1, x25
  44c1a0:	mov	x2, x20
  44c1a4:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44c1a8:	add	x0, x0, #0x388
  44c1ac:	bl	401cc0 <printf@plt>
  44c1b0:	ldr	x1, [x22, #1616]
  44c1b4:	mov	w3, w28
  44c1b8:	cbz	x1, 44dc20 <ferror@plt+0x4bee0>
  44c1bc:	mov	w0, w28
  44c1c0:	str	w28, [sp, #184]
  44c1c4:	blr	x1
  44c1c8:	mov	x4, x0
  44c1cc:	ldr	w3, [sp, #184]
  44c1d0:	cbz	x0, 44dc20 <ferror@plt+0x4bee0>
  44c1d4:	adrp	x2, 486000 <warn@@Base+0x36640>
  44c1d8:	mov	x0, x20
  44c1dc:	mov	w3, w28
  44c1e0:	add	x2, x2, #0x690
  44c1e4:	mov	x1, #0x40                  	// #64
  44c1e8:	bl	4019e0 <snprintf@plt>
  44c1ec:	add	x0, x22, #0x610
  44c1f0:	bl	401b70 <puts@plt>
  44c1f4:	ldrb	w0, [x25]
  44c1f8:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44c1fc:	ldp	x1, x0, [x27, #24]
  44c200:	mov	w2, #0x9                   	// #9
  44c204:	strh	w2, [x1, x24, lsl #1]
  44c208:	mov	w25, #0x0                   	// #0
  44c20c:	ldr	x20, [sp, #224]
  44c210:	str	w28, [x0, x24, lsl #2]
  44c214:	b	44a020 <ferror@plt+0x482e0>
  44c218:	adrp	x1, 458000 <warn@@Base+0x8640>
  44c21c:	add	x1, x1, #0xf8
  44c220:	mov	w2, #0x5                   	// #5
  44c224:	mov	x0, #0x0                   	// #0
  44c228:	bl	401c70 <dcgettext@plt>
  44c22c:	bl	44f3e8 <error@@Base>
  44c230:	ldr	x4, [sp, #224]
  44c234:	b	44c0e8 <ferror@plt+0x4a3a8>
  44c238:	mov	x1, x0
  44c23c:	mov	w5, #0x1                   	// #1
  44c240:	mov	w2, #0x0                   	// #0
  44c244:	mov	w4, #0x0                   	// #0
  44c248:	mov	x20, #0x0                   	// #0
  44c24c:	mov	w7, #0x3                   	// #3
  44c250:	cmp	x26, x1
  44c254:	b.ls	44d620 <ferror@plt+0x4b8e0>  // b.plast
  44c258:	ldrb	w3, [x1], #1
  44c25c:	add	w4, w4, #0x1
  44c260:	cmp	w2, #0x3f
  44c264:	b.hi	44c6d8 <ferror@plt+0x4a998>  // b.pmore
  44c268:	and	x6, x3, #0x7f
  44c26c:	lsl	x8, x6, x2
  44c270:	orr	x20, x20, x8
  44c274:	lsr	x8, x20, x2
  44c278:	cmp	x6, x8
  44c27c:	csel	w5, w5, w7, eq  // eq = none
  44c280:	add	w2, w2, #0x7
  44c284:	tbnz	w3, #7, 44c250 <ferror@plt+0x4a510>
  44c288:	and	w5, w5, #0xfffffffe
  44c28c:	add	x0, x0, w4, uxtw
  44c290:	str	x0, [sp, #224]
  44c294:	tbnz	w5, #1, 44dd90 <ferror@plt+0x4c050>
  44c298:	ldr	w0, [x27, #16]
  44c29c:	ldr	w1, [x23]
  44c2a0:	cmp	w0, w28
  44c2a4:	b.hi	44d654 <ferror@plt+0x4b914>  // b.pmore
  44c2a8:	ldr	x24, [sp, #144]
  44c2ac:	cbz	w1, 44c2b8 <ferror@plt+0x4a578>
  44c2b0:	ldrb	w0, [x24]
  44c2b4:	cbz	w0, 44c30c <ferror@plt+0x4a5cc>
  44c2b8:	ldr	x1, [x22, #1616]
  44c2bc:	cbz	x1, 44d664 <ferror@plt+0x4b924>
  44c2c0:	mov	w0, w28
  44c2c4:	blr	x1
  44c2c8:	mov	x4, x0
  44c2cc:	cbz	x0, 44d664 <ferror@plt+0x4b924>
  44c2d0:	adrp	x2, 486000 <warn@@Base+0x36640>
  44c2d4:	mov	w3, w28
  44c2d8:	add	x2, x2, #0x690
  44c2dc:	add	x0, x22, #0x610
  44c2e0:	mov	x1, #0x40                  	// #64
  44c2e4:	bl	4019e0 <snprintf@plt>
  44c2e8:	ldrsw	x3, [x27, #52]
  44c2ec:	add	x2, x22, #0x610
  44c2f0:	mov	x1, x24
  44c2f4:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44c2f8:	add	x0, x0, #0x1f8
  44c2fc:	mul	x3, x3, x20
  44c300:	bl	401cc0 <printf@plt>
  44c304:	ldrb	w0, [x24]
  44c308:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44c30c:	ldp	x3, x1, [x27, #24]
  44c310:	ubfiz	x2, x28, #1, #6
  44c314:	ldrsw	x0, [x27, #52]
  44c318:	mov	w4, #0x80                  	// #128
  44c31c:	mov	w25, #0x0                   	// #0
  44c320:	strh	w4, [x3, x2]
  44c324:	mul	w20, w0, w20
  44c328:	str	w20, [x1, x28, lsl #2]
  44c32c:	ldr	x20, [sp, #224]
  44c330:	b	44a020 <ferror@plt+0x482e0>
  44c334:	mov	x1, x0
  44c338:	mov	w5, #0x1                   	// #1
  44c33c:	mov	w2, #0x0                   	// #0
  44c340:	mov	w4, #0x0                   	// #0
  44c344:	mov	x6, #0x0                   	// #0
  44c348:	mov	w8, #0x3                   	// #3
  44c34c:	nop
  44c350:	cmp	x26, x1
  44c354:	b.ls	44d444 <ferror@plt+0x4b704>  // b.plast
  44c358:	ldrb	w3, [x1], #1
  44c35c:	add	w4, w4, #0x1
  44c360:	cmp	w2, #0x3f
  44c364:	b.hi	44c6c8 <ferror@plt+0x4a988>  // b.pmore
  44c368:	and	x7, x3, #0x7f
  44c36c:	lsl	x9, x7, x2
  44c370:	orr	x6, x6, x9
  44c374:	lsr	x9, x6, x2
  44c378:	cmp	x7, x9
  44c37c:	csel	w5, w5, w8, eq  // eq = none
  44c380:	add	w2, w2, #0x7
  44c384:	tbnz	w3, #7, 44c350 <ferror@plt+0x4a610>
  44c388:	add	x0, x0, w4, uxtw
  44c38c:	str	x0, [sp, #224]
  44c390:	and	w5, w5, #0xfffffffe
  44c394:	tst	x6, #0xffffffff00000000
  44c398:	mov	w24, w6
  44c39c:	and	x20, x6, #0xffffffff
  44c3a0:	b.ne	44c444 <ferror@plt+0x4a704>  // b.any
  44c3a4:	tbnz	w5, #1, 44c444 <ferror@plt+0x4a704>
  44c3a8:	ldr	w0, [x27, #16]
  44c3ac:	ldr	w1, [x23]
  44c3b0:	cmp	w0, w24
  44c3b4:	b.hi	44c46c <ferror@plt+0x4a72c>  // b.pmore
  44c3b8:	ldr	x25, [sp, #144]
  44c3bc:	cbz	w1, 44c3c8 <ferror@plt+0x4a688>
  44c3c0:	ldrb	w0, [x25]
  44c3c4:	cbz	w0, 44c414 <ferror@plt+0x4a6d4>
  44c3c8:	ldr	x1, [x22, #1616]
  44c3cc:	cbz	x1, 44c47c <ferror@plt+0x4a73c>
  44c3d0:	mov	w0, w24
  44c3d4:	blr	x1
  44c3d8:	mov	x4, x0
  44c3dc:	cbz	x0, 44c47c <ferror@plt+0x4a73c>
  44c3e0:	adrp	x2, 486000 <warn@@Base+0x36640>
  44c3e4:	mov	w3, w24
  44c3e8:	add	x2, x2, #0x690
  44c3ec:	add	x0, x22, #0x610
  44c3f0:	mov	x1, #0x40                  	// #64
  44c3f4:	bl	4019e0 <snprintf@plt>
  44c3f8:	add	x2, x22, #0x610
  44c3fc:	mov	x1, x25
  44c400:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44c404:	add	x0, x0, #0x320
  44c408:	bl	401cc0 <printf@plt>
  44c40c:	ldrb	w0, [x25]
  44c410:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44c414:	ldr	x0, [sp, #232]
  44c418:	lsl	x1, x20, #1
  44c41c:	ldp	x3, x2, [x27, #24]
  44c420:	ldr	w4, [x0, #16]
  44c424:	cmp	w4, w24
  44c428:	b.hi	44dc40 <ferror@plt+0x4bf00>  // b.pmore
  44c42c:	mov	w0, #0x7                   	// #7
  44c430:	strh	w0, [x3, x1]
  44c434:	mov	w25, #0x0                   	// #0
  44c438:	str	wzr, [x2, x20, lsl #2]
  44c43c:	ldr	x20, [sp, #224]
  44c440:	b	44a020 <ferror@plt+0x482e0>
  44c444:	adrp	x1, 458000 <warn@@Base+0x8640>
  44c448:	add	x1, x1, #0xf8
  44c44c:	mov	w2, #0x5                   	// #5
  44c450:	mov	x0, #0x0                   	// #0
  44c454:	bl	401c70 <dcgettext@plt>
  44c458:	bl	44f3e8 <error@@Base>
  44c45c:	ldr	w0, [x27, #16]
  44c460:	ldr	w1, [x23]
  44c464:	cmp	w0, w24
  44c468:	b.ls	44c3b8 <ferror@plt+0x4a678>  // b.plast
  44c46c:	cbnz	w1, 44c414 <ferror@plt+0x4a6d4>
  44c470:	ldr	x1, [x22, #1616]
  44c474:	ldr	x25, [sp, #104]
  44c478:	cbnz	x1, 44c3d0 <ferror@plt+0x4a690>
  44c47c:	mov	w3, w24
  44c480:	add	x0, x22, #0x610
  44c484:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44c488:	mov	x1, #0x40                  	// #64
  44c48c:	add	x2, x2, #0xbe0
  44c490:	bl	4019e0 <snprintf@plt>
  44c494:	b	44c3f8 <ferror@plt+0x4a6b8>
  44c498:	mov	x1, x0
  44c49c:	mov	w5, #0x1                   	// #1
  44c4a0:	mov	w2, #0x0                   	// #0
  44c4a4:	mov	w4, #0x0                   	// #0
  44c4a8:	mov	x24, #0x0                   	// #0
  44c4ac:	mov	w7, #0x3                   	// #3
  44c4b0:	cmp	x26, x1
  44c4b4:	b.ls	44d1bc <ferror@plt+0x4b47c>  // b.plast
  44c4b8:	ldrb	w3, [x1], #1
  44c4bc:	add	w4, w4, #0x1
  44c4c0:	cmp	w2, #0x3f
  44c4c4:	b.hi	44c718 <ferror@plt+0x4a9d8>  // b.pmore
  44c4c8:	and	x6, x3, #0x7f
  44c4cc:	lsl	x8, x6, x2
  44c4d0:	orr	x24, x24, x8
  44c4d4:	lsr	x8, x24, x2
  44c4d8:	cmp	x6, x8
  44c4dc:	csel	w5, w5, w7, eq  // eq = none
  44c4e0:	add	w2, w2, #0x7
  44c4e4:	tbnz	w3, #7, 44c4b0 <ferror@plt+0x4a770>
  44c4e8:	add	x4, x0, w4, uxtw
  44c4ec:	str	x4, [sp, #224]
  44c4f0:	tst	x24, #0xffffffff00000000
  44c4f4:	mov	w25, w24
  44c4f8:	and	w5, w5, #0xfffffffe
  44c4fc:	and	x24, x24, #0xffffffff
  44c500:	b.ne	44c5e8 <ferror@plt+0x4a8a8>  // b.any
  44c504:	tbnz	w5, #1, 44c5e8 <ferror@plt+0x4a8a8>
  44c508:	mov	x0, x4
  44c50c:	mov	w6, #0x1                   	// #1
  44c510:	mov	w1, #0x0                   	// #0
  44c514:	mov	w5, #0x0                   	// #0
  44c518:	mov	x20, #0x0                   	// #0
  44c51c:	mov	w8, #0x3                   	// #3
  44c520:	cmp	x26, x0
  44c524:	b.ls	44d210 <ferror@plt+0x4b4d0>  // b.plast
  44c528:	ldrb	w2, [x0], #1
  44c52c:	add	w5, w5, #0x1
  44c530:	cmp	w1, #0x3f
  44c534:	b.hi	44c728 <ferror@plt+0x4a9e8>  // b.pmore
  44c538:	and	x3, x2, #0x7f
  44c53c:	lsl	x7, x3, x1
  44c540:	orr	x20, x20, x7
  44c544:	lsr	x7, x20, x1
  44c548:	cmp	x3, x7
  44c54c:	csel	w6, w6, w8, eq  // eq = none
  44c550:	add	w1, w1, #0x7
  44c554:	tbnz	w2, #7, 44c520 <ferror@plt+0x4a7e0>
  44c558:	and	w6, w6, #0xfffffffe
  44c55c:	add	x4, x4, w5, uxtw
  44c560:	str	x4, [sp, #224]
  44c564:	tbnz	w6, #1, 44dd74 <ferror@plt+0x4c034>
  44c568:	ldr	w0, [x27, #16]
  44c56c:	ldr	w1, [x23]
  44c570:	cmp	w0, w25
  44c574:	b.hi	44d244 <ferror@plt+0x4b504>  // b.pmore
  44c578:	ldr	x28, [sp, #144]
  44c57c:	cbz	w1, 44c588 <ferror@plt+0x4a848>
  44c580:	ldrb	w0, [x28]
  44c584:	cbz	w0, 44c5dc <ferror@plt+0x4a89c>
  44c588:	ldr	x1, [x22, #1616]
  44c58c:	cbz	x1, 44d254 <ferror@plt+0x4b514>
  44c590:	mov	w0, w25
  44c594:	blr	x1
  44c598:	mov	x4, x0
  44c59c:	cbz	x0, 44d254 <ferror@plt+0x4b514>
  44c5a0:	adrp	x2, 486000 <warn@@Base+0x36640>
  44c5a4:	mov	w3, w25
  44c5a8:	add	x2, x2, #0x690
  44c5ac:	add	x0, x22, #0x610
  44c5b0:	mov	x1, #0x40                  	// #64
  44c5b4:	bl	4019e0 <snprintf@plt>
  44c5b8:	ldrsw	x3, [x27, #52]
  44c5bc:	add	x2, x22, #0x610
  44c5c0:	mov	x1, x28
  44c5c4:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44c5c8:	add	x0, x0, #0x2c8
  44c5cc:	mul	x3, x3, x20
  44c5d0:	bl	401cc0 <printf@plt>
  44c5d4:	ldrb	w0, [x28]
  44c5d8:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44c5dc:	ldrsw	x0, [x27, #52]
  44c5e0:	mov	w3, #0x80                  	// #128
  44c5e4:	b	44b5a4 <ferror@plt+0x49864>
  44c5e8:	adrp	x1, 458000 <warn@@Base+0x8640>
  44c5ec:	add	x1, x1, #0xf8
  44c5f0:	mov	w2, #0x5                   	// #5
  44c5f4:	mov	x0, #0x0                   	// #0
  44c5f8:	bl	401c70 <dcgettext@plt>
  44c5fc:	bl	44f3e8 <error@@Base>
  44c600:	ldr	x4, [sp, #224]
  44c604:	b	44c508 <ferror@plt+0x4a7c8>
  44c608:	mov	x1, x0
  44c60c:	mov	w5, #0x1                   	// #1
  44c610:	mov	w2, #0x0                   	// #0
  44c614:	mov	w4, #0x0                   	// #0
  44c618:	mov	x20, #0x0                   	// #0
  44c61c:	mov	w7, #0x3                   	// #3
  44c620:	cmp	x26, x1
  44c624:	b.ls	44d1e8 <ferror@plt+0x4b4a8>  // b.plast
  44c628:	ldrb	w3, [x1], #1
  44c62c:	add	w4, w4, #0x1
  44c630:	cmp	w2, #0x3f
  44c634:	b.hi	44c708 <ferror@plt+0x4a9c8>  // b.pmore
  44c638:	and	x6, x3, #0x7f
  44c63c:	lsl	x8, x6, x2
  44c640:	orr	x20, x20, x8
  44c644:	lsr	x8, x20, x2
  44c648:	cmp	x6, x8
  44c64c:	csel	w5, w5, w7, eq  // eq = none
  44c650:	add	w2, w2, #0x7
  44c654:	tbnz	w3, #7, 44c620 <ferror@plt+0x4a8e0>
  44c658:	and	w5, w5, #0xfffffffe
  44c65c:	add	x0, x0, w4, uxtw
  44c660:	str	x0, [sp, #224]
  44c664:	tbnz	w5, #1, 44dd40 <ferror@plt+0x4c000>
  44c668:	ldr	w25, [x23]
  44c66c:	cbnz	w25, 44b048 <ferror@plt+0x49308>
  44c670:	mov	x1, x20
  44c674:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44c678:	add	x0, x0, #0x668
  44c67c:	bl	401cc0 <printf@plt>
  44c680:	ldr	x20, [sp, #224]
  44c684:	b	44a020 <ferror@plt+0x482e0>
  44c688:	tst	x2, #0x7f
  44c68c:	csel	w5, w5, w7, eq  // eq = none
  44c690:	tbnz	w2, #7, 44b3b0 <ferror@plt+0x49670>
  44c694:	b	44b3e8 <ferror@plt+0x496a8>
  44c698:	tst	x3, #0x7f
  44c69c:	csel	w5, w5, w7, eq  // eq = none
  44c6a0:	tbnz	w3, #7, 44bb48 <ferror@plt+0x49e08>
  44c6a4:	b	44bb80 <ferror@plt+0x49e40>
  44c6a8:	tst	x2, #0x7f
  44c6ac:	csel	w5, w5, w8, eq  // eq = none
  44c6b0:	tbnz	w2, #7, 44bbb8 <ferror@plt+0x49e78>
  44c6b4:	b	44bbf0 <ferror@plt+0x49eb0>
  44c6b8:	tst	x3, #0x7f
  44c6bc:	csel	w5, w5, w7, eq  // eq = none
  44c6c0:	tbnz	w3, #7, 44b7e8 <ferror@plt+0x49aa8>
  44c6c4:	b	44b820 <ferror@plt+0x49ae0>
  44c6c8:	tst	x3, #0x7f
  44c6cc:	csel	w5, w5, w8, eq  // eq = none
  44c6d0:	tbnz	w3, #7, 44c350 <ferror@plt+0x4a610>
  44c6d4:	b	44c388 <ferror@plt+0x4a648>
  44c6d8:	tst	x3, #0x7f
  44c6dc:	csel	w5, w5, w7, eq  // eq = none
  44c6e0:	tbnz	w3, #7, 44c250 <ferror@plt+0x4a510>
  44c6e4:	b	44c288 <ferror@plt+0x4a548>
  44c6e8:	tst	x3, #0x7f
  44c6ec:	csel	w5, w5, w7, eq  // eq = none
  44c6f0:	tbnz	w3, #7, 44c090 <ferror@plt+0x4a350>
  44c6f4:	b	44c0c8 <ferror@plt+0x4a388>
  44c6f8:	tst	x2, #0x7f
  44c6fc:	csel	w6, w6, w8, eq  // eq = none
  44c700:	tbnz	w2, #7, 44c100 <ferror@plt+0x4a3c0>
  44c704:	b	44c138 <ferror@plt+0x4a3f8>
  44c708:	tst	x3, #0x7f
  44c70c:	csel	w5, w5, w7, eq  // eq = none
  44c710:	tbnz	w3, #7, 44c620 <ferror@plt+0x4a8e0>
  44c714:	b	44c658 <ferror@plt+0x4a918>
  44c718:	tst	x3, #0x7f
  44c71c:	csel	w5, w5, w7, eq  // eq = none
  44c720:	tbnz	w3, #7, 44c4b0 <ferror@plt+0x4a770>
  44c724:	b	44c4e8 <ferror@plt+0x4a7a8>
  44c728:	tst	x2, #0x7f
  44c72c:	csel	w6, w6, w8, eq  // eq = none
  44c730:	tbnz	w2, #7, 44c520 <ferror@plt+0x4a7e0>
  44c734:	b	44c558 <ferror@plt+0x4a818>
  44c738:	tst	x3, #0x7f
  44c73c:	csel	w6, w6, w7, eq  // eq = none
  44c740:	tbnz	w3, #7, 44b208 <ferror@plt+0x494c8>
  44c744:	b	44b240 <ferror@plt+0x49500>
  44c748:	tst	x2, #0x7f
  44c74c:	csel	w5, w5, w8, eq  // eq = none
  44c750:	tbnz	w2, #7, 44b128 <ferror@plt+0x493e8>
  44c754:	b	44b160 <ferror@plt+0x49420>
  44c758:	tst	x3, #0x7f
  44c75c:	csel	w5, w5, w8, eq  // eq = none
  44c760:	tbnz	w3, #7, 44b0b8 <ferror@plt+0x49378>
  44c764:	b	44b0f0 <ferror@plt+0x493b0>
  44c768:	tst	x3, #0x7f
  44c76c:	csel	w5, w5, w8, eq  // eq = none
  44c770:	tbnz	w3, #7, 44b5f8 <ferror@plt+0x498b8>
  44c774:	b	44b630 <ferror@plt+0x498f0>
  44c778:	tst	x3, #0x7f
  44c77c:	csel	w5, w5, w7, eq  // eq = none
  44c780:	tbnz	w3, #7, 44b340 <ferror@plt+0x49600>
  44c784:	b	44b378 <ferror@plt+0x49638>
  44c788:	tst	x3, #0x7f
  44c78c:	csel	w5, w5, w7, eq  // eq = none
  44c790:	tbnz	w3, #7, 44b470 <ferror@plt+0x49730>
  44c794:	b	44b4a8 <ferror@plt+0x49768>
  44c798:	tst	x2, #0x7f
  44c79c:	csel	w6, w6, w8, eq  // eq = none
  44c7a0:	tbnz	w2, #7, 44b4e0 <ferror@plt+0x497a0>
  44c7a4:	b	44b518 <ferror@plt+0x497d8>
  44c7a8:	tst	x3, #0x7f
  44c7ac:	csel	w5, w5, w8, eq  // eq = none
  44c7b0:	tbnz	w3, #7, 44bf50 <ferror@plt+0x4a210>
  44c7b4:	b	44bf88 <ferror@plt+0x4a248>
  44c7b8:	tst	x3, #0x7f
  44c7bc:	csel	w5, w5, w8, eq  // eq = none
  44c7c0:	tbnz	w3, #7, 44be00 <ferror@plt+0x4a0c0>
  44c7c4:	b	44be38 <ferror@plt+0x4a0f8>
  44c7c8:	tst	x3, #0x7f
  44c7cc:	csel	w5, w5, w8, eq  // eq = none
  44c7d0:	tbnz	w3, #7, 44bd20 <ferror@plt+0x49fe0>
  44c7d4:	b	44bd58 <ferror@plt+0x4a018>
  44c7d8:	tst	x3, #0x7f
  44c7dc:	csel	w5, w5, w8, eq  // eq = none
  44c7e0:	tbnz	w3, #7, 44bc98 <ferror@plt+0x49f58>
  44c7e4:	b	44bcd0 <ferror@plt+0x49f90>
  44c7e8:	tst	x3, #0x7f
  44c7ec:	csel	w6, w6, w7, eq  // eq = none
  44c7f0:	tbnz	w3, #7, 44bab0 <ferror@plt+0x49d70>
  44c7f4:	b	44bae8 <ferror@plt+0x49da8>
  44c7f8:	tst	x2, #0x7f
  44c7fc:	csel	w6, w6, w8, eq  // eq = none
  44c800:	tbnz	w2, #7, 44b9e0 <ferror@plt+0x49ca0>
  44c804:	b	44ba18 <ferror@plt+0x49cd8>
  44c808:	tst	x3, #0x7f
  44c80c:	csel	w6, w6, w7, eq  // eq = none
  44c810:	tbnz	w3, #7, 44b968 <ferror@plt+0x49c28>
  44c814:	b	44b9a0 <ferror@plt+0x49c60>
  44c818:	tst	x2, #0x7f
  44c81c:	csel	w5, w5, w8, eq  // eq = none
  44c820:	tbnz	w2, #7, 44b6f8 <ferror@plt+0x499b8>
  44c824:	b	44b730 <ferror@plt+0x499f0>
  44c828:	tst	x3, #0x7f
  44c82c:	csel	w5, w5, w8, eq  // eq = none
  44c830:	tbnz	w3, #7, 44b688 <ferror@plt+0x49948>
  44c834:	b	44b6c0 <ferror@plt+0x49980>
  44c838:	tst	x2, #0x7f
  44c83c:	csel	w5, w5, w7, eq  // eq = none
  44c840:	tbnz	w2, #7, 44b858 <ferror@plt+0x49b18>
  44c844:	b	44b890 <ferror@plt+0x49b50>
  44c848:	tst	x2, #0x7f
  44c84c:	csel	w6, w6, w8, eq  // eq = none
  44c850:	tbnz	w2, #7, 44b280 <ferror@plt+0x49540>
  44c854:	b	44b2b8 <ferror@plt+0x49578>
  44c858:	add	x2, sp, #0xd4
  44c85c:	add	x1, sp, #0xd8
  44c860:	mov	x0, x27
  44c864:	bl	4339a8 <ferror@plt+0x31c68>
  44c868:	b	44ac70 <ferror@plt+0x48f30>
  44c86c:	ldr	x2, [x23, #920]
  44c870:	mov	w1, w24
  44c874:	blr	x2
  44c878:	mov	x24, x0
  44c87c:	ldr	x1, [sp, #224]
  44c880:	add	x0, x1, x28
  44c884:	ldr	w1, [sp, #192]
  44c888:	str	x0, [sp, #224]
  44c88c:	cbz	w1, 44ca78 <ferror@plt+0x4ad38>
  44c890:	cmp	w27, #0x0
  44c894:	mov	x1, #0xffffffff            	// #4294967295
  44c898:	ccmp	x24, x1, #0x0, ne  // ne = any
  44c89c:	b.ne	44da00 <ferror@plt+0x4bcc0>  // b.any
  44c8a0:	mov	x24, x1
  44c8a4:	str	xzr, [sp, #232]
  44c8a8:	cmp	x0, x26
  44c8ac:	b.cs	449b6c <ferror@plt+0x47e2c>  // b.hs, b.nlast
  44c8b0:	add	x5, sp, #0xf0
  44c8b4:	add	x4, sp, #0xf8
  44c8b8:	add	x3, sp, #0xdc
  44c8bc:	add	x2, sp, #0xe8
  44c8c0:	mov	x1, x26
  44c8c4:	bl	436c30 <ferror@plt+0x34ef0>
  44c8c8:	ldr	x27, [sp, #232]
  44c8cc:	str	x0, [sp, #224]
  44c8d0:	cbz	x27, 449a28 <ferror@plt+0x47ce8>
  44c8d4:	ldr	w1, [sp, #212]
  44c8d8:	mov	x0, x27
  44c8dc:	ldr	x3, [sp, #160]
  44c8e0:	cmp	w1, #0x0
  44c8e4:	ldr	w2, [x27, #88]
  44c8e8:	stp	x3, x20, [x27]
  44c8ec:	cset	w3, ne  // ne = any
  44c8f0:	sub	w1, w1, w3
  44c8f4:	cmp	w2, w1
  44c8f8:	csel	w1, w2, w1, cs  // cs = hs, nlast
  44c8fc:	bl	42f6a8 <ferror@plt+0x2d968>
  44c900:	tbnz	w0, #31, 44e540 <ferror@plt+0x4c800>
  44c904:	ldrb	w0, [x27, #92]
  44c908:	cbz	w0, 44d840 <ferror@plt+0x4bb00>
  44c90c:	and	w0, w0, #0x7
  44c910:	sub	w0, w0, #0x2
  44c914:	cmp	w0, #0x2
  44c918:	b.hi	44dc68 <ferror@plt+0x4bf28>  // b.pmore
  44c91c:	adrp	x1, 48d000 <warn@@Base+0x3d640>
  44c920:	add	x1, x1, #0x960
  44c924:	add	x1, x1, #0xa00
  44c928:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44c92c:	add	x2, x2, #0x364
  44c930:	str	x2, [sp, #120]
  44c934:	ldr	w28, [x1, w0, uxtw #2]
  44c938:	ldr	x0, [sp, #128]
  44c93c:	adrp	x22, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44c940:	add	x22, x22, #0x760
  44c944:	sub	x1, x20, x0
  44c948:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44c94c:	add	x0, x0, #0xf88
  44c950:	bl	401cc0 <printf@plt>
  44c954:	ldr	w0, [x22, #376]
  44c958:	add	x20, x22, #0x180
  44c95c:	ldrb	w23, [x27, #94]
  44c960:	add	w1, w0, #0x1
  44c964:	and	w1, w1, #0xf
  44c968:	str	w1, [x22, #376]
  44c96c:	sbfiz	x0, x0, #6, #32
  44c970:	add	x20, x20, x0
  44c974:	cbnz	w23, 44db40 <ferror@plt+0x4be00>
  44c978:	add	x0, sp, #0x100
  44c97c:	adrp	x2, 490000 <warn@@Base+0x40640>
  44c980:	adrp	x1, 486000 <warn@@Base+0x36640>
  44c984:	add	x2, x2, #0xb30
  44c988:	add	x1, x1, #0x280
  44c98c:	bl	401980 <sprintf@plt>
  44c990:	mov	x3, x21
  44c994:	add	x2, sp, #0x100
  44c998:	mov	x0, x20
  44c99c:	mov	x1, #0x40                  	// #64
  44c9a0:	bl	4019e0 <snprintf@plt>
  44c9a4:	adrp	x6, 486000 <warn@@Base+0x36640>
  44c9a8:	add	x0, x6, #0x270
  44c9ac:	str	x0, [sp, #112]
  44c9b0:	adrp	x21, 487000 <warn@@Base+0x37640>
  44c9b4:	add	x21, x21, #0x6f8
  44c9b8:	mov	x1, x20
  44c9bc:	mov	x0, x21
  44c9c0:	bl	401cc0 <printf@plt>
  44c9c4:	add	x20, x22, #0x180
  44c9c8:	ldr	w0, [x22, #376]
  44c9cc:	mov	x3, x24
  44c9d0:	ldr	x2, [sp, #112]
  44c9d4:	add	w4, w0, #0x1
  44c9d8:	and	w4, w4, #0xf
  44c9dc:	sbfiz	x0, x0, #6, #32
  44c9e0:	add	x20, x20, x0
  44c9e4:	mov	x1, #0x40                  	// #64
  44c9e8:	mov	x0, x20
  44c9ec:	str	w4, [x22, #376]
  44c9f0:	bl	4019e0 <snprintf@plt>
  44c9f4:	add	x1, x20, x25
  44c9f8:	mov	x0, x21
  44c9fc:	bl	401cc0 <printf@plt>
  44ca00:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44ca04:	add	x23, x0, #0x380
  44ca08:	ldr	w0, [x0, #896]
  44ca0c:	cbz	w0, 44d7b4 <ferror@plt+0x4ba74>
  44ca10:	ldp	w2, w3, [x27, #48]
  44ca14:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44ca18:	ldr	w4, [x27, #88]
  44ca1c:	add	x0, x0, #0xf90
  44ca20:	ldr	x1, [x27, #40]
  44ca24:	bl	401cc0 <printf@plt>
  44ca28:	str	x27, [sp, #160]
  44ca2c:	b	449f84 <ferror@plt+0x48244>
  44ca30:	mov	x1, x24
  44ca34:	b	44aa94 <ferror@plt+0x48d54>
  44ca38:	mov	x1, x24
  44ca3c:	b	44aae8 <ferror@plt+0x48da8>
  44ca40:	ldr	x0, [sp, #176]
  44ca44:	str	x0, [sp, #232]
  44ca48:	cbz	x0, 44cecc <ferror@plt+0x4b18c>
  44ca4c:	mov	w2, #0x0                   	// #0
  44ca50:	b	44ca60 <ferror@plt+0x4ad20>
  44ca54:	ldr	x0, [x0]
  44ca58:	mov	w2, #0x1                   	// #1
  44ca5c:	cbz	x0, 44cec8 <ferror@plt+0x4b188>
  44ca60:	ldr	x1, [x0, #8]
  44ca64:	cmp	x1, x27
  44ca68:	b.ne	44ca54 <ferror@plt+0x4ad14>  // b.any
  44ca6c:	cbnz	w2, 449bb8 <ferror@plt+0x47e78>
  44ca70:	ldr	x0, [sp, #176]
  44ca74:	b	449bbc <ferror@plt+0x47e7c>
  44ca78:	cbz	x24, 44c8a4 <ferror@plt+0x4ab64>
  44ca7c:	lsl	w1, w22, #3
  44ca80:	mov	x2, #0x1                   	// #1
  44ca84:	sub	w1, w1, #0x1
  44ca88:	lsl	x1, x2, x1
  44ca8c:	sub	x27, x1, #0x4
  44ca90:	eor	x1, x24, x1
  44ca94:	sub	x1, x27, x1
  44ca98:	add	x27, x0, x1
  44ca9c:	b	449b80 <ferror@plt+0x47e40>
  44caa0:	ldr	x1, [sp, #232]
  44caa4:	add	x0, x0, x3
  44caa8:	str	x0, [sp, #224]
  44caac:	str	xzr, [x22, #344]
  44cab0:	ldr	x1, [x1, #40]
  44cab4:	ldrb	w1, [x1]
  44cab8:	cmp	w1, #0x7a
  44cabc:	b.ne	449df8 <ferror@plt+0x480b8>  // b.any
  44cac0:	mov	x1, x0
  44cac4:	mov	w5, #0x1                   	// #1
  44cac8:	mov	w2, #0x0                   	// #0
  44cacc:	mov	w4, #0x0                   	// #0
  44cad0:	mov	x6, #0x0                   	// #0
  44cad4:	mov	w9, #0x3                   	// #3
  44cad8:	cmp	x26, x1
  44cadc:	b.ls	44db98 <ferror@plt+0x4be58>  // b.plast
  44cae0:	ldrb	w3, [x1], #1
  44cae4:	add	w4, w4, #0x1
  44cae8:	cmp	w2, #0x3f
  44caec:	b.hi	44cf74 <ferror@plt+0x4b234>  // b.pmore
  44caf0:	and	x7, x3, #0x7f
  44caf4:	lsl	x8, x7, x2
  44caf8:	orr	x6, x6, x8
  44cafc:	lsr	x8, x6, x2
  44cb00:	cmp	x7, x8
  44cb04:	csel	w5, w5, w9, eq  // eq = none
  44cb08:	add	w2, w2, #0x7
  44cb0c:	tbnz	w3, #7, 44cad8 <ferror@plt+0x4ad98>
  44cb10:	and	w5, w5, #0xfffffffe
  44cb14:	add	x0, x0, w4, uxtw
  44cb18:	str	x0, [sp, #224]
  44cb1c:	str	x6, [sp, #248]
  44cb20:	tbnz	w5, #1, 44e23c <ferror@plt+0x4c4fc>
  44cb24:	ldr	w1, [x22, #376]
  44cb28:	add	x5, x22, #0x180
  44cb2c:	str	x0, [sp, #240]
  44cb30:	sub	x2, x26, x0
  44cb34:	add	w4, w1, #0x1
  44cb38:	cmp	x2, x6
  44cb3c:	sbfiz	x1, x1, #6, #32
  44cb40:	and	w4, w4, #0xf
  44cb44:	add	x23, x5, x1
  44cb48:	b.cc	44ddac <ferror@plt+0x4c06c>  // b.lo, b.ul, b.last
  44cb4c:	add	x0, x0, x6
  44cb50:	str	x0, [sp, #224]
  44cb54:	ldrb	w5, [x22, #374]
  44cb58:	str	w4, [x22, #376]
  44cb5c:	cbz	w5, 449e1c <ferror@plt+0x480dc>
  44cb60:	ldr	x2, [sp, #112]
  44cb64:	mov	x0, x23
  44cb68:	mov	x3, x21
  44cb6c:	mov	x1, #0x40                  	// #64
  44cb70:	str	w5, [sp, #104]
  44cb74:	bl	4019e0 <snprintf@plt>
  44cb78:	ldr	w5, [sp, #104]
  44cb7c:	mov	w0, #0x8                   	// #8
  44cb80:	cmp	w5, w0
  44cb84:	csel	w5, w5, w0, ls  // ls = plast
  44cb88:	sub	w0, w0, w5
  44cb8c:	lsl	w0, w0, #1
  44cb90:	add	x23, x23, x0
  44cb94:	b	449e48 <ferror@plt+0x48108>
  44cb98:	add	x1, x1, #0xc
  44cb9c:	cmp	x26, x1
  44cba0:	b.hi	44ceac <ferror@plt+0x4b16c>  // b.pmore
  44cba4:	cmp	x0, x26
  44cba8:	b.cs	44cbbc <ferror@plt+0x4ae7c>  // b.hs, b.nlast
  44cbac:	sub	x1, x26, x0
  44cbb0:	sub	w2, w1, #0x1
  44cbb4:	cmp	w2, #0x7
  44cbb8:	b.ls	44ceb0 <ferror@plt+0x4b170>  // b.plast
  44cbbc:	mov	x19, #0xc                   	// #12
  44cbc0:	mov	x21, #0x0                   	// #0
  44cbc4:	add	x19, x20, x19
  44cbc8:	mov	x28, #0x8                   	// #8
  44cbcc:	add	x0, x0, x28
  44cbd0:	str	x0, [sp, #224]
  44cbd4:	cmp	x26, x19
  44cbd8:	mov	w22, w28
  44cbdc:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  44cbe0:	mov	w24, #0x8                   	// #8
  44cbe4:	mov	x25, #0x0                   	// #0
  44cbe8:	mov	w27, #0x0                   	// #0
  44cbec:	b.cs	449b3c <ferror@plt+0x47dfc>  // b.hs, b.nlast
  44cbf0:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44cbf4:	add	x0, x0, #0x760
  44cbf8:	adrp	x6, 486000 <warn@@Base+0x36640>
  44cbfc:	add	x4, x0, #0x180
  44cc00:	add	x2, x6, #0x270
  44cc04:	mov	x3, x21
  44cc08:	ldr	w5, [x0, #376]
  44cc0c:	mov	x1, #0x40                  	// #64
  44cc10:	mov	x19, x26
  44cc14:	add	w6, w5, #0x1
  44cc18:	sbfiz	x5, x5, #6, #32
  44cc1c:	and	w6, w6, #0xf
  44cc20:	add	x4, x4, x5
  44cc24:	str	x4, [sp, #104]
  44cc28:	str	w6, [x0, #376]
  44cc2c:	mov	x0, x4
  44cc30:	bl	4019e0 <snprintf@plt>
  44cc34:	ldr	x4, [sp, #104]
  44cc38:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44cc3c:	ldr	x2, [sp, #128]
  44cc40:	add	x0, x0, #0xf60
  44cc44:	add	x1, x4, x25
  44cc48:	sub	x2, x20, x2
  44cc4c:	bl	44f9c0 <warn@@Base>
  44cc50:	ldr	x0, [sp, #224]
  44cc54:	b	449b3c <ferror@plt+0x47dfc>
  44cc58:	adrp	x6, 486000 <warn@@Base+0x36640>
  44cc5c:	mov	x27, #0x0                   	// #0
  44cc60:	add	x0, x6, #0x270
  44cc64:	str	x0, [sp, #112]
  44cc68:	b	449d6c <ferror@plt+0x4802c>
  44cc6c:	and	x2, x0, #0xff
  44cc70:	mov	w1, w0
  44cc74:	ldr	x0, [sp, #224]
  44cc78:	add	x2, x0, x2
  44cc7c:	cmp	x26, x2
  44cc80:	b.ls	449d34 <ferror@plt+0x47ff4>  // b.plast
  44cc84:	ldr	x2, [x23, #920]
  44cc88:	blr	x2
  44cc8c:	mov	x27, x0
  44cc90:	ldr	x0, [sp, #224]
  44cc94:	b	449d50 <ferror@plt+0x48010>
  44cc98:	mov	w4, #0x5                   	// #5
  44cc9c:	adrp	x2, 486000 <warn@@Base+0x36640>
  44cca0:	adrp	x1, 486000 <warn@@Base+0x36640>
  44cca4:	add	x2, x2, #0xf0
  44cca8:	add	x1, x1, #0x140
  44ccac:	mov	x0, #0x0                   	// #0
  44ccb0:	str	x3, [sp, #104]
  44ccb4:	bl	401c20 <dcngettext@plt>
  44ccb8:	mov	w1, w28
  44ccbc:	mov	w2, #0x8                   	// #8
  44ccc0:	bl	44f3e8 <error@@Base>
  44ccc4:	ldr	x0, [sp, #224]
  44ccc8:	ldr	x3, [sp, #104]
  44cccc:	add	x1, x0, #0x8
  44ccd0:	cmp	x26, x1
  44ccd4:	b.ls	449da8 <ferror@plt+0x48068>  // b.plast
  44ccd8:	mov	w1, #0x8                   	// #8
  44ccdc:	b	449dc0 <ferror@plt+0x48080>
  44cce0:	ldr	x2, [sp, #112]
  44cce4:	mov	x0, x21
  44cce8:	mov	x3, x23
  44ccec:	mov	x1, #0x40                  	// #64
  44ccf0:	bl	4019e0 <snprintf@plt>
  44ccf4:	mov	w0, #0x8                   	// #8
  44ccf8:	cmp	w24, w0
  44ccfc:	csel	w24, w24, w0, ls  // ls = plast
  44cd00:	sub	w0, w0, w24
  44cd04:	lsl	w0, w0, #1
  44cd08:	add	x21, x21, x0
  44cd0c:	b	449f54 <ferror@plt+0x48214>
  44cd10:	ldr	x2, [sp, #112]
  44cd14:	mov	x0, x20
  44cd18:	mov	x3, x23
  44cd1c:	mov	x1, #0x40                  	// #64
  44cd20:	bl	4019e0 <snprintf@plt>
  44cd24:	mov	w0, #0x8                   	// #8
  44cd28:	cmp	w21, w0
  44cd2c:	csel	w21, w21, w0, ls  // ls = plast
  44cd30:	sub	w0, w0, w21
  44cd34:	lsl	w0, w0, #1
  44cd38:	add	x20, x20, x0
  44cd3c:	b	449efc <ferror@plt+0x481bc>
  44cd40:	mov	x1, x27
  44cd44:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44cd48:	add	x0, x0, #0x178
  44cd4c:	bl	401cc0 <printf@plt>
  44cd50:	b	449ea8 <ferror@plt+0x48168>
  44cd54:	cmp	x27, x26
  44cd58:	b.cs	44e330 <ferror@plt+0x4c5f0>  // b.hs, b.nlast
  44cd5c:	sub	x1, x26, x27
  44cd60:	mov	x21, #0x0                   	// #0
  44cd64:	sub	w0, w1, #0x1
  44cd68:	cmp	w0, #0x7
  44cd6c:	b.ls	44cedc <ferror@plt+0x4b19c>  // b.plast
  44cd70:	adrp	x22, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44cd74:	add	x22, x22, #0x760
  44cd78:	add	x0, x22, #0x118
  44cd7c:	stp	xzr, xzr, [x0]
  44cd80:	stp	xzr, xzr, [x0, #16]
  44cd84:	stp	xzr, xzr, [x0, #32]
  44cd88:	stp	xzr, xzr, [x0, #48]
  44cd8c:	stp	xzr, xzr, [x0, #64]
  44cd90:	stp	xzr, xzr, [x0, #80]
  44cd94:	ldr	w0, [x22, #376]
  44cd98:	ldr	x1, [sp, #128]
  44cd9c:	add	w4, w0, #0x1
  44cda0:	and	w4, w4, #0xf
  44cda4:	adrp	x6, 486000 <warn@@Base+0x36640>
  44cda8:	sbfiz	x0, x0, #6, #32
  44cdac:	add	x27, x22, #0x180
  44cdb0:	add	x27, x27, x0
  44cdb4:	add	x2, x6, #0x270
  44cdb8:	mov	x3, x24
  44cdbc:	sub	x20, x20, x1
  44cdc0:	mov	x0, x27
  44cdc4:	mov	x1, #0x40                  	// #64
  44cdc8:	str	x2, [sp, #112]
  44cdcc:	str	w4, [x22, #376]
  44cdd0:	bl	4019e0 <snprintf@plt>
  44cdd4:	add	x3, x22, #0x118
  44cdd8:	mov	x2, x20
  44cddc:	add	x1, x27, x25
  44cde0:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44cde4:	add	x0, x0, #0xf0
  44cde8:	str	x3, [sp, #104]
  44cdec:	bl	44f9c0 <warn@@Base>
  44cdf0:	ldr	x3, [sp, #104]
  44cdf4:	mov	x0, #0x2                   	// #2
  44cdf8:	str	wzr, [x3, #16]
  44cdfc:	bl	4539a0 <warn@@Base+0x3fe0>
  44ce00:	ldr	x3, [sp, #104]
  44ce04:	mov	x1, x0
  44ce08:	mov	x0, #0x4                   	// #4
  44ce0c:	str	x1, [x3, #24]
  44ce10:	bl	4539a0 <warn@@Base+0x3fe0>
  44ce14:	ldr	w1, [sp, #212]
  44ce18:	ldr	x3, [sp, #104]
  44ce1c:	cmp	w1, #0x0
  44ce20:	str	x0, [x3, #32]
  44ce24:	cset	w0, ne  // ne = any
  44ce28:	sub	w0, w1, w0
  44ce2c:	bl	431080 <ferror@plt+0x2f340>
  44ce30:	ldr	x3, [sp, #104]
  44ce34:	tbnz	w0, #31, 44e48c <ferror@plt+0x4c74c>
  44ce38:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44ce3c:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44ce40:	add	x1, x1, #0x364
  44ce44:	ldr	w28, [sp, #140]
  44ce48:	ldr	w2, [x0, #868]
  44ce4c:	mov	x27, #0x0                   	// #0
  44ce50:	adrp	x0, 484000 <warn@@Base+0x34640>
  44ce54:	add	x0, x0, #0x810
  44ce58:	str	x0, [x3, #40]
  44ce5c:	strb	wzr, [x3, #92]
  44ce60:	strb	w2, [x3, #94]
  44ce64:	strb	wzr, [x3, #95]
  44ce68:	str	x1, [sp, #120]
  44ce6c:	mov	w1, #0x0                   	// #0
  44ce70:	str	x3, [sp, #232]
  44ce74:	b	449d6c <ferror@plt+0x4802c>
  44ce78:	mov	w2, #0x5                   	// #5
  44ce7c:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ce80:	mov	x0, #0x0                   	// #0
  44ce84:	add	x1, x1, #0x498
  44ce88:	bl	401c70 <dcgettext@plt>
  44ce8c:	mov	w25, #0x0                   	// #0
  44ce90:	mov	x1, x20
  44ce94:	bl	401cc0 <printf@plt>
  44ce98:	ldr	x20, [sp, #224]
  44ce9c:	b	44a020 <ferror@plt+0x482e0>
  44cea0:	ldr	x2, [sp, #120]
  44cea4:	ldr	w28, [x2]
  44cea8:	b	449ce8 <ferror@plt+0x47fa8>
  44ceac:	mov	w1, #0x8                   	// #8
  44ceb0:	ldr	x2, [x23, #920]
  44ceb4:	blr	x2
  44ceb8:	mov	x21, x0
  44cebc:	add	x19, x0, #0xc
  44cec0:	ldr	x0, [sp, #224]
  44cec4:	b	44cbc4 <ferror@plt+0x4ae84>
  44cec8:	str	xzr, [sp, #232]
  44cecc:	add	x28, x27, #0x4
  44ced0:	mov	w1, #0x4                   	// #4
  44ced4:	cmp	x28, x26
  44ced8:	b.cs	44cd54 <ferror@plt+0x4b014>  // b.hs, b.nlast
  44cedc:	ldr	x2, [x23, #920]
  44cee0:	mov	x0, x27
  44cee4:	blr	x2
  44cee8:	mov	x21, x0
  44ceec:	mov	x0, #0xffffffff            	// #4294967295
  44cef0:	cmp	x21, x0
  44cef4:	b.eq	44e42c <ferror@plt+0x4c6ec>  // b.none
  44cef8:	mov	w0, #0x1                   	// #1
  44cefc:	mov	w1, #0x4                   	// #4
  44cf00:	mov	w22, #0x0                   	// #0
  44cf04:	mov	x2, #0x4                   	// #4
  44cf08:	str	w0, [sp, #104]
  44cf0c:	cbz	x21, 44e17c <ferror@plt+0x4c43c>
  44cf10:	add	x2, x28, x2
  44cf14:	cmp	x2, x26
  44cf18:	b.cc	44e154 <ferror@plt+0x4c414>  // b.lo, b.ul, b.last
  44cf1c:	cmp	x28, x26
  44cf20:	b.cs	44cf34 <ferror@plt+0x4b1f4>  // b.hs, b.nlast
  44cf24:	sub	x1, x26, x28
  44cf28:	sub	w0, w1, #0x1
  44cf2c:	cmp	w0, #0x7
  44cf30:	b.ls	44e154 <ferror@plt+0x4c414>  // b.plast
  44cf34:	ldr	w0, [sp, #192]
  44cf38:	cbnz	w0, 44e17c <ferror@plt+0x4c43c>
  44cf3c:	str	xzr, [sp, #232]
  44cf40:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44cf44:	add	x1, x1, #0xb8
  44cf48:	mov	w2, #0x5                   	// #5
  44cf4c:	mov	x0, #0x0                   	// #0
  44cf50:	bl	401c70 <dcgettext@plt>
  44cf54:	bl	44f9c0 <warn@@Base>
  44cf58:	b	449a28 <ferror@plt+0x47ce8>
  44cf5c:	str	xzr, [sp, #232]
  44cf60:	b	44cd70 <ferror@plt+0x4b030>
  44cf64:	cbnz	w0, 44aa74 <ferror@plt+0x48d34>
  44cf68:	b	44a144 <ferror@plt+0x48404>
  44cf6c:	cbnz	w0, 44a9f0 <ferror@plt+0x48cb0>
  44cf70:	b	44a46c <ferror@plt+0x4872c>
  44cf74:	tst	x3, #0x7f
  44cf78:	csel	w5, w5, w9, eq  // eq = none
  44cf7c:	tbnz	w3, #7, 44cad8 <ferror@plt+0x4ad98>
  44cf80:	b	44cb10 <ferror@plt+0x4add0>
  44cf84:	add	x4, x5, w4, uxtw
  44cf88:	str	x4, [sp, #224]
  44cf8c:	tbz	w6, #0, 44b2c4 <ferror@plt+0x49584>
  44cf90:	adrp	x1, 458000 <warn@@Base+0x8640>
  44cf94:	add	x1, x1, #0xe0
  44cf98:	mov	w2, #0x5                   	// #5
  44cf9c:	mov	x0, #0x0                   	// #0
  44cfa0:	bl	401c70 <dcgettext@plt>
  44cfa4:	bl	44f3e8 <error@@Base>
  44cfa8:	ldr	x4, [sp, #224]
  44cfac:	b	44b2c8 <ferror@plt+0x49588>
  44cfb0:	add	x0, x0, w4, uxtw
  44cfb4:	str	x6, [x27, #80]
  44cfb8:	str	x0, [sp, #224]
  44cfbc:	tbz	w5, #0, 44b640 <ferror@plt+0x49900>
  44cfc0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44cfc4:	add	x1, x1, #0xe0
  44cfc8:	mov	w2, #0x5                   	// #5
  44cfcc:	mov	x0, #0x0                   	// #0
  44cfd0:	bl	401c70 <dcgettext@plt>
  44cfd4:	bl	44f3e8 <error@@Base>
  44cfd8:	ldr	x6, [x27, #80]
  44cfdc:	b	44b644 <ferror@plt+0x49904>
  44cfe0:	add	x4, x0, w4, uxtw
  44cfe4:	str	x4, [sp, #224]
  44cfe8:	tst	x24, #0xffffffff00000000
  44cfec:	mov	w25, w24
  44cff0:	and	w0, w5, #0x1
  44cff4:	and	x24, x24, #0xffffffff
  44cff8:	b.eq	44e3f4 <ferror@plt+0x4c6b4>  // b.none
  44cffc:	cbz	w0, 44b5c0 <ferror@plt+0x49880>
  44d000:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d004:	add	x1, x1, #0xe0
  44d008:	b	44b5c8 <ferror@plt+0x49888>
  44d00c:	add	x4, x4, w5, uxtw
  44d010:	str	x4, [sp, #224]
  44d014:	tbz	w6, #0, 44b524 <ferror@plt+0x497e4>
  44d018:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d01c:	add	x1, x1, #0xe0
  44d020:	mov	w2, #0x5                   	// #5
  44d024:	mov	x0, #0x0                   	// #0
  44d028:	bl	401c70 <dcgettext@plt>
  44d02c:	bl	44f3e8 <error@@Base>
  44d030:	ldr	w0, [x27, #16]
  44d034:	ldr	w1, [x23]
  44d038:	cmp	w0, w25
  44d03c:	b.ls	44b538 <ferror@plt+0x497f8>  // b.plast
  44d040:	cbnz	w1, 44b59c <ferror@plt+0x4985c>
  44d044:	ldr	x1, [x22, #1616]
  44d048:	ldr	x28, [sp, #104]
  44d04c:	cbnz	x1, 44b550 <ferror@plt+0x49810>
  44d050:	mov	w3, w25
  44d054:	add	x0, x22, #0x610
  44d058:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44d05c:	mov	x1, #0x40                  	// #64
  44d060:	add	x2, x2, #0xbe0
  44d064:	bl	4019e0 <snprintf@plt>
  44d068:	b	44b578 <ferror@plt+0x49838>
  44d06c:	add	x0, x0, w5, uxtw
  44d070:	str	x0, [sp, #224]
  44d074:	tbz	w6, #0, 44baf4 <ferror@plt+0x49db4>
  44d078:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d07c:	add	x1, x1, #0xe0
  44d080:	mov	w2, #0x5                   	// #5
  44d084:	mov	x0, #0x0                   	// #0
  44d088:	bl	401c70 <dcgettext@plt>
  44d08c:	bl	44f3e8 <error@@Base>
  44d090:	ldr	x0, [sp, #224]
  44d094:	b	44baf8 <ferror@plt+0x49db8>
  44d098:	add	x4, x5, w4, uxtw
  44d09c:	str	x4, [sp, #224]
  44d0a0:	tbz	w6, #0, 44ba24 <ferror@plt+0x49ce4>
  44d0a4:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d0a8:	add	x1, x1, #0xe0
  44d0ac:	mov	w2, #0x5                   	// #5
  44d0b0:	mov	x0, #0x0                   	// #0
  44d0b4:	bl	401c70 <dcgettext@plt>
  44d0b8:	bl	44f3e8 <error@@Base>
  44d0bc:	ldr	x4, [sp, #224]
  44d0c0:	b	44ba28 <ferror@plt+0x49ce8>
  44d0c4:	add	x0, x0, w4, uxtw
  44d0c8:	str	w6, [x27, #72]
  44d0cc:	str	x0, [sp, #224]
  44d0d0:	tst	x6, #0xffffffff00000000
  44d0d4:	and	w0, w5, #0x1
  44d0d8:	b.eq	44e3ec <ferror@plt+0x4c6ac>  // b.none
  44d0dc:	cbz	w0, 44bdcc <ferror@plt+0x4a08c>
  44d0e0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d0e4:	add	x1, x1, #0xe0
  44d0e8:	mov	w2, #0x5                   	// #5
  44d0ec:	mov	x0, #0x0                   	// #0
  44d0f0:	bl	401c70 <dcgettext@plt>
  44d0f4:	bl	44f3e8 <error@@Base>
  44d0f8:	b	44bd74 <ferror@plt+0x4a034>
  44d0fc:	add	x0, x0, w4, uxtw
  44d100:	str	x6, [x27, #80]
  44d104:	str	x0, [sp, #224]
  44d108:	tbz	w5, #0, 44bce0 <ferror@plt+0x49fa0>
  44d10c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d110:	add	x1, x1, #0xe0
  44d114:	mov	w2, #0x5                   	// #5
  44d118:	mov	x0, #0x0                   	// #0
  44d11c:	bl	401c70 <dcgettext@plt>
  44d120:	bl	44f3e8 <error@@Base>
  44d124:	b	44bce4 <ferror@plt+0x49fa4>
  44d128:	add	x4, x4, w3, uxtw
  44d12c:	str	x4, [sp, #224]
  44d130:	tbz	w5, #0, 44b8b4 <ferror@plt+0x49b74>
  44d134:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d138:	add	x1, x1, #0xe0
  44d13c:	mov	w2, #0x5                   	// #5
  44d140:	mov	x0, #0x0                   	// #0
  44d144:	bl	401c70 <dcgettext@plt>
  44d148:	bl	44f3e8 <error@@Base>
  44d14c:	mov	w1, w20
  44d150:	mov	x0, x27
  44d154:	bl	42f6a8 <ferror@plt+0x2d968>
  44d158:	tbz	w0, #31, 44b8c8 <ferror@plt+0x49b88>
  44d15c:	ldr	w0, [x23]
  44d160:	ldr	x25, [sp, #144]
  44d164:	cbz	w0, 44b8d4 <ferror@plt+0x49b94>
  44d168:	ldrb	w0, [x25]
  44d16c:	cbz	w0, 44bc34 <ferror@plt+0x49ef4>
  44d170:	ldr	x1, [x22, #1616]
  44d174:	cbnz	x1, 44b8dc <ferror@plt+0x49b9c>
  44d178:	mov	w3, w20
  44d17c:	add	x0, x22, #0x610
  44d180:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44d184:	mov	x1, #0x40                  	// #64
  44d188:	add	x2, x2, #0xbe0
  44d18c:	bl	4019e0 <snprintf@plt>
  44d190:	b	44b904 <ferror@plt+0x49bc4>
  44d194:	add	x4, x0, w4, uxtw
  44d198:	str	w6, [x27, #72]
  44d19c:	str	x4, [sp, #224]
  44d1a0:	tst	x6, #0xffffffff00000000
  44d1a4:	and	w0, w5, #0x1
  44d1a8:	b.eq	44e41c <ferror@plt+0x4c6dc>  // b.none
  44d1ac:	cbz	w0, 44b7ac <ferror@plt+0x49a6c>
  44d1b0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d1b4:	add	x1, x1, #0xe0
  44d1b8:	b	44b7b4 <ferror@plt+0x49a74>
  44d1bc:	add	x4, x0, w4, uxtw
  44d1c0:	str	x4, [sp, #224]
  44d1c4:	tst	x24, #0xffffffff00000000
  44d1c8:	mov	w25, w24
  44d1cc:	and	w0, w5, #0x1
  44d1d0:	and	x24, x24, #0xffffffff
  44d1d4:	b.eq	44e40c <ferror@plt+0x4c6cc>  // b.none
  44d1d8:	cbz	w0, 44c5e8 <ferror@plt+0x4a8a8>
  44d1dc:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d1e0:	add	x1, x1, #0xe0
  44d1e4:	b	44c5f0 <ferror@plt+0x4a8b0>
  44d1e8:	add	x0, x0, w4, uxtw
  44d1ec:	str	x0, [sp, #224]
  44d1f0:	tbz	w5, #0, 44c664 <ferror@plt+0x4a924>
  44d1f4:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d1f8:	add	x1, x1, #0xe0
  44d1fc:	mov	w2, #0x5                   	// #5
  44d200:	mov	x0, #0x0                   	// #0
  44d204:	bl	401c70 <dcgettext@plt>
  44d208:	bl	44f3e8 <error@@Base>
  44d20c:	b	44c668 <ferror@plt+0x4a928>
  44d210:	add	x4, x4, w5, uxtw
  44d214:	str	x4, [sp, #224]
  44d218:	tbz	w6, #0, 44c564 <ferror@plt+0x4a824>
  44d21c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d220:	add	x1, x1, #0xe0
  44d224:	mov	w2, #0x5                   	// #5
  44d228:	mov	x0, #0x0                   	// #0
  44d22c:	bl	401c70 <dcgettext@plt>
  44d230:	bl	44f3e8 <error@@Base>
  44d234:	ldr	w0, [x27, #16]
  44d238:	ldr	w1, [x23]
  44d23c:	cmp	w0, w25
  44d240:	b.ls	44c578 <ferror@plt+0x4a838>  // b.plast
  44d244:	cbnz	w1, 44c5dc <ferror@plt+0x4a89c>
  44d248:	ldr	x1, [x22, #1616]
  44d24c:	ldr	x28, [sp, #104]
  44d250:	cbnz	x1, 44c590 <ferror@plt+0x4a850>
  44d254:	mov	w3, w25
  44d258:	add	x0, x22, #0x610
  44d25c:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44d260:	mov	x1, #0x40                  	// #64
  44d264:	add	x2, x2, #0xbe0
  44d268:	bl	4019e0 <snprintf@plt>
  44d26c:	b	44c5b8 <ferror@plt+0x4a878>
  44d270:	add	x5, x0, w4, uxtw
  44d274:	and	x1, x24, #0xffffffff
  44d278:	str	x1, [sp, #184]
  44d27c:	tst	x24, #0xffffffff00000000
  44d280:	str	x5, [sp, #224]
  44d284:	and	w0, w6, #0x1
  44d288:	mov	w25, w24
  44d28c:	b.eq	44e414 <ferror@plt+0x4c6d4>  // b.none
  44d290:	cbz	w0, 44ba78 <ferror@plt+0x49d38>
  44d294:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d298:	add	x1, x1, #0xe0
  44d29c:	b	44ba80 <ferror@plt+0x49d40>
  44d2a0:	add	x4, x4, w3, uxtw
  44d2a4:	str	x6, [x27, #80]
  44d2a8:	str	x4, [sp, #224]
  44d2ac:	tbz	w5, #0, 44b740 <ferror@plt+0x49a00>
  44d2b0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d2b4:	add	x1, x1, #0xe0
  44d2b8:	mov	w2, #0x5                   	// #5
  44d2bc:	mov	x0, #0x0                   	// #0
  44d2c0:	bl	401c70 <dcgettext@plt>
  44d2c4:	bl	44f3e8 <error@@Base>
  44d2c8:	ldr	x6, [x27, #80]
  44d2cc:	b	44b744 <ferror@plt+0x49a04>
  44d2d0:	add	x4, x0, w4, uxtw
  44d2d4:	str	x4, [sp, #224]
  44d2d8:	tst	x24, #0xffffffff00000000
  44d2dc:	mov	w20, w24
  44d2e0:	and	w0, w5, #0x1
  44d2e4:	and	x24, x24, #0xffffffff
  44d2e8:	b.eq	44e3fc <ferror@plt+0x4c6bc>  // b.none
  44d2ec:	cbz	w0, 44b434 <ferror@plt+0x496f4>
  44d2f0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d2f4:	add	x1, x1, #0xe0
  44d2f8:	b	44b43c <ferror@plt+0x496fc>
  44d2fc:	add	x0, x0, w4, uxtw
  44d300:	str	x0, [sp, #224]
  44d304:	tst	x6, #0xffffffff00000000
  44d308:	mov	w20, w6
  44d30c:	and	x24, x6, #0xffffffff
  44d310:	and	w0, w5, #0x1
  44d314:	b.eq	44e404 <ferror@plt+0x4c6c4>  // b.none
  44d318:	cbz	w0, 44c020 <ferror@plt+0x4a2e0>
  44d31c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d320:	add	x1, x1, #0xe0
  44d324:	mov	w2, #0x5                   	// #5
  44d328:	mov	x0, #0x0                   	// #0
  44d32c:	bl	401c70 <dcgettext@plt>
  44d330:	bl	44f3e8 <error@@Base>
  44d334:	b	44bfa8 <ferror@plt+0x4a268>
  44d338:	add	x4, x4, w3, uxtw
  44d33c:	str	x4, [sp, #224]
  44d340:	tbz	w5, #0, 44b40c <ferror@plt+0x496cc>
  44d344:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d348:	add	x1, x1, #0xe0
  44d34c:	mov	w2, #0x5                   	// #5
  44d350:	mov	x0, #0x0                   	// #0
  44d354:	bl	401c70 <dcgettext@plt>
  44d358:	bl	44f3e8 <error@@Base>
  44d35c:	mov	w1, w20
  44d360:	mov	x0, x27
  44d364:	bl	42f6a8 <ferror@plt+0x2d968>
  44d368:	tbz	w0, #31, 44b420 <ferror@plt+0x496e0>
  44d36c:	ldr	w0, [x23]
  44d370:	ldr	x25, [sp, #144]
  44d374:	cbz	w0, 44d380 <ferror@plt+0x4b640>
  44d378:	ldrb	w0, [x25]
  44d37c:	cbz	w0, 44b428 <ferror@plt+0x496e8>
  44d380:	ldr	x1, [x22, #1616]
  44d384:	cbz	x1, 44dbcc <ferror@plt+0x4be8c>
  44d388:	mov	w0, w20
  44d38c:	blr	x1
  44d390:	mov	x4, x0
  44d394:	cbz	x0, 44dbcc <ferror@plt+0x4be8c>
  44d398:	adrp	x2, 486000 <warn@@Base+0x36640>
  44d39c:	mov	w3, w20
  44d3a0:	add	x2, x2, #0x690
  44d3a4:	add	x0, x22, #0x610
  44d3a8:	mov	x1, #0x40                  	// #64
  44d3ac:	bl	4019e0 <snprintf@plt>
  44d3b0:	ldrsw	x3, [x27, #52]
  44d3b4:	add	x2, x22, #0x610
  44d3b8:	mov	x1, x25
  44d3bc:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44d3c0:	add	x0, x0, #0x5b0
  44d3c4:	mul	x3, x3, x28
  44d3c8:	bl	401cc0 <printf@plt>
  44d3cc:	ldrb	w0, [x25]
  44d3d0:	cbnz	w0, 44b048 <ferror@plt+0x49308>
  44d3d4:	b	44b428 <ferror@plt+0x496e8>
  44d3d8:	add	x0, x0, w4, uxtw
  44d3dc:	str	x0, [sp, #224]
  44d3e0:	tst	x6, #0xffffffff00000000
  44d3e4:	mov	w20, w6
  44d3e8:	and	x24, x6, #0xffffffff
  44d3ec:	and	w0, w5, #0x1
  44d3f0:	b.eq	44e46c <ferror@plt+0x4c72c>  // b.none
  44d3f4:	cbz	w0, 44bee4 <ferror@plt+0x4a1a4>
  44d3f8:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d3fc:	add	x1, x1, #0xe0
  44d400:	mov	w2, #0x5                   	// #5
  44d404:	mov	x0, #0x0                   	// #0
  44d408:	bl	401c70 <dcgettext@plt>
  44d40c:	bl	44f3e8 <error@@Base>
  44d410:	b	44be58 <ferror@plt+0x4a118>
  44d414:	add	x5, x0, w4, uxtw
  44d418:	and	x1, x24, #0xffffffff
  44d41c:	str	x1, [sp, #184]
  44d420:	tst	x24, #0xffffffff00000000
  44d424:	str	x5, [sp, #224]
  44d428:	and	w0, w6, #0x1
  44d42c:	mov	w28, w24
  44d430:	b.eq	44e47c <ferror@plt+0x4c73c>  // b.none
  44d434:	cbz	w0, 44b308 <ferror@plt+0x495c8>
  44d438:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d43c:	add	x1, x1, #0xe0
  44d440:	b	44b310 <ferror@plt+0x495d0>
  44d444:	add	x0, x0, w4, uxtw
  44d448:	str	x0, [sp, #224]
  44d44c:	tst	x6, #0xffffffff00000000
  44d450:	mov	w24, w6
  44d454:	and	x20, x6, #0xffffffff
  44d458:	and	w0, w5, #0x1
  44d45c:	b.eq	44e464 <ferror@plt+0x4c724>  // b.none
  44d460:	cbz	w0, 44c444 <ferror@plt+0x4a704>
  44d464:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d468:	add	x1, x1, #0xe0
  44d46c:	mov	w2, #0x5                   	// #5
  44d470:	mov	x0, #0x0                   	// #0
  44d474:	bl	401c70 <dcgettext@plt>
  44d478:	bl	44f3e8 <error@@Base>
  44d47c:	b	44c3a8 <ferror@plt+0x4a668>
  44d480:	add	x4, x4, w5, uxtw
  44d484:	str	x4, [sp, #224]
  44d488:	tbz	w6, #0, 44c144 <ferror@plt+0x4a404>
  44d48c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d490:	add	x1, x1, #0xe0
  44d494:	mov	w2, #0x5                   	// #5
  44d498:	mov	x0, #0x0                   	// #0
  44d49c:	bl	401c70 <dcgettext@plt>
  44d4a0:	bl	44f3e8 <error@@Base>
  44d4a4:	ldr	w0, [x27, #16]
  44d4a8:	ldr	w1, [x23]
  44d4ac:	cmp	w0, w20
  44d4b0:	b.ls	44c158 <ferror@plt+0x4a418>  // b.plast
  44d4b4:	cbnz	w1, 44c1fc <ferror@plt+0x4a4bc>
  44d4b8:	ldr	x1, [x22, #1616]
  44d4bc:	ldr	x25, [sp, #104]
  44d4c0:	cbnz	x1, 44c170 <ferror@plt+0x4a430>
  44d4c4:	mov	w3, w20
  44d4c8:	add	x0, x22, #0x610
  44d4cc:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44d4d0:	mov	x1, #0x40                  	// #64
  44d4d4:	add	x2, x2, #0xbe0
  44d4d8:	bl	4019e0 <snprintf@plt>
  44d4dc:	b	44c198 <ferror@plt+0x4a458>
  44d4e0:	add	x4, x0, w4, uxtw
  44d4e4:	str	x4, [sp, #224]
  44d4e8:	tst	x24, #0xffffffff00000000
  44d4ec:	mov	w20, w24
  44d4f0:	and	w0, w5, #0x1
  44d4f4:	and	x24, x24, #0xffffffff
  44d4f8:	b.eq	44e424 <ferror@plt+0x4c6e4>  // b.none
  44d4fc:	cbz	w0, 44bc5c <ferror@plt+0x49f1c>
  44d500:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d504:	add	x1, x1, #0xe0
  44d508:	b	44bc64 <ferror@plt+0x49f24>
  44d50c:	add	x4, x4, w3, uxtw
  44d510:	str	x4, [sp, #224]
  44d514:	mov	x28, x6
  44d518:	tbz	w5, #0, 44bc14 <ferror@plt+0x49ed4>
  44d51c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d520:	add	x1, x1, #0xe0
  44d524:	mov	w2, #0x5                   	// #5
  44d528:	mov	x0, #0x0                   	// #0
  44d52c:	bl	401c70 <dcgettext@plt>
  44d530:	neg	x28, x28
  44d534:	bl	44f3e8 <error@@Base>
  44d538:	mov	w1, w20
  44d53c:	mov	x0, x27
  44d540:	bl	42f6a8 <ferror@plt+0x2d968>
  44d544:	tbz	w0, #31, 44bc2c <ferror@plt+0x49eec>
  44d548:	ldr	w0, [x23]
  44d54c:	ldr	x25, [sp, #144]
  44d550:	cbz	w0, 44d55c <ferror@plt+0x4b81c>
  44d554:	ldrb	w0, [x25]
  44d558:	cbz	w0, 44bc34 <ferror@plt+0x49ef4>
  44d55c:	ldr	x1, [x22, #1616]
  44d560:	cbz	x1, 44dbe8 <ferror@plt+0x4bea8>
  44d564:	mov	w0, w20
  44d568:	blr	x1
  44d56c:	mov	x4, x0
  44d570:	cbz	x0, 44dbe8 <ferror@plt+0x4bea8>
  44d574:	adrp	x2, 486000 <warn@@Base+0x36640>
  44d578:	mov	w3, w20
  44d57c:	add	x2, x2, #0x690
  44d580:	add	x0, x22, #0x610
  44d584:	mov	x1, #0x40                  	// #64
  44d588:	bl	4019e0 <snprintf@plt>
  44d58c:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44d590:	ldrsw	x3, [x27, #52]
  44d594:	add	x2, x22, #0x610
  44d598:	add	x0, x0, #0x688
  44d59c:	b	44b914 <ferror@plt+0x49bd4>
  44d5a0:	add	x4, x0, w4, uxtw
  44d5a4:	str	w6, [x27, #72]
  44d5a8:	str	x4, [sp, #224]
  44d5ac:	tst	x6, #0xffffffff00000000
  44d5b0:	and	w0, w5, #0x1
  44d5b4:	b.eq	44e474 <ferror@plt+0x4c734>  // b.none
  44d5b8:	cbz	w0, 44b1d0 <ferror@plt+0x49490>
  44d5bc:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d5c0:	add	x1, x1, #0xe0
  44d5c4:	b	44b1d8 <ferror@plt+0x49498>
  44d5c8:	add	x4, x4, w3, uxtw
  44d5cc:	str	x6, [x27, #80]
  44d5d0:	str	x4, [sp, #224]
  44d5d4:	tbz	w5, #0, 44b170 <ferror@plt+0x49430>
  44d5d8:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d5dc:	add	x1, x1, #0xe0
  44d5e0:	mov	w2, #0x5                   	// #5
  44d5e4:	mov	x0, #0x0                   	// #0
  44d5e8:	bl	401c70 <dcgettext@plt>
  44d5ec:	bl	44f3e8 <error@@Base>
  44d5f0:	b	44b174 <ferror@plt+0x49434>
  44d5f4:	add	x4, x0, w4, uxtw
  44d5f8:	str	x4, [sp, #224]
  44d5fc:	tst	x24, #0xffffffff00000000
  44d600:	mov	w20, w24
  44d604:	and	w0, w5, #0x1
  44d608:	and	x24, x24, #0xffffffff
  44d60c:	b.eq	44e484 <ferror@plt+0x4c744>  // b.none
  44d610:	cbz	w0, 44c218 <ferror@plt+0x4a4d8>
  44d614:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d618:	add	x1, x1, #0xe0
  44d61c:	b	44c220 <ferror@plt+0x4a4e0>
  44d620:	add	x0, x0, w4, uxtw
  44d624:	str	x0, [sp, #224]
  44d628:	tbz	w5, #0, 44c294 <ferror@plt+0x4a554>
  44d62c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d630:	add	x1, x1, #0xe0
  44d634:	mov	w2, #0x5                   	// #5
  44d638:	mov	x0, #0x0                   	// #0
  44d63c:	bl	401c70 <dcgettext@plt>
  44d640:	bl	44f3e8 <error@@Base>
  44d644:	ldr	w0, [x27, #16]
  44d648:	ldr	w1, [x23]
  44d64c:	cmp	w0, w28
  44d650:	b.ls	44c2a8 <ferror@plt+0x4a568>  // b.plast
  44d654:	cbnz	w1, 44c30c <ferror@plt+0x4a5cc>
  44d658:	ldr	x1, [x22, #1616]
  44d65c:	ldr	x24, [sp, #104]
  44d660:	cbnz	x1, 44c2c0 <ferror@plt+0x4a580>
  44d664:	mov	w3, w28
  44d668:	add	x0, x22, #0x610
  44d66c:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44d670:	mov	x1, #0x40                  	// #64
  44d674:	add	x2, x2, #0xbe0
  44d678:	bl	4019e0 <snprintf@plt>
  44d67c:	b	44c2e8 <ferror@plt+0x4a5a8>
  44d680:	add	x4, x0, w4, uxtw
  44d684:	str	x4, [sp, #224]
  44d688:	tst	x24, #0xffffffff00000000
  44d68c:	mov	w20, w24
  44d690:	and	w0, w5, #0x1
  44d694:	and	x24, x24, #0xffffffff
  44d698:	b.eq	44e45c <ferror@plt+0x4c71c>  // b.none
  44d69c:	cbz	w0, 44b92c <ferror@plt+0x49bec>
  44d6a0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44d6a4:	add	x1, x1, #0xe0
  44d6a8:	b	44b934 <ferror@plt+0x49bf4>
  44d6ac:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44d6b0:	mov	x0, #0x0                   	// #0
  44d6b4:	add	x1, x1, #0x6f0
  44d6b8:	bl	401c70 <dcgettext@plt>
  44d6bc:	mov	w1, w24
  44d6c0:	bl	44f9c0 <warn@@Base>
  44d6c4:	b	44a078 <ferror@plt+0x48338>
  44d6c8:	mov	w1, #0x8                   	// #8
  44d6cc:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44d6d0:	add	x2, x2, #0x398
  44d6d4:	ldr	x2, [x2]
  44d6d8:	blr	x2
  44d6dc:	mov	x24, x0
  44d6e0:	ldr	x0, [sp, #224]
  44d6e4:	b	44abe8 <ferror@plt+0x48ea8>
  44d6e8:	ldr	w24, [x27, #48]
  44d6ec:	add	x20, x22, #0x180
  44d6f0:	ldr	w0, [x22, #376]
  44d6f4:	ldrb	w4, [x27, #94]
  44d6f8:	ldr	x25, [x27, #56]
  44d6fc:	add	w1, w0, #0x1
  44d700:	mul	w24, w28, w24
  44d704:	and	w1, w1, #0xf
  44d708:	str	w1, [x22, #376]
  44d70c:	sbfiz	x0, x0, #6, #32
  44d710:	add	x20, x20, x0
  44d714:	add	x25, x25, w24, uxtw
  44d718:	cbnz	w4, 44dec8 <ferror@plt+0x4c188>
  44d71c:	add	x0, sp, #0x100
  44d720:	adrp	x2, 490000 <warn@@Base+0x40640>
  44d724:	adrp	x1, 486000 <warn@@Base+0x36640>
  44d728:	add	x2, x2, #0xb30
  44d72c:	add	x1, x1, #0x280
  44d730:	bl	401980 <sprintf@plt>
  44d734:	mov	x3, x25
  44d738:	add	x2, sp, #0x100
  44d73c:	mov	x0, x20
  44d740:	mov	x1, #0x40                  	// #64
  44d744:	bl	4019e0 <snprintf@plt>
  44d748:	mov	x2, x20
  44d74c:	mov	w1, w24
  44d750:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44d754:	add	x0, x0, #0x1d8
  44d758:	bl	401cc0 <printf@plt>
  44d75c:	b	44ab58 <ferror@plt+0x48e18>
  44d760:	cbz	w1, 44e040 <ferror@plt+0x4c300>
  44d764:	ldr	x0, [sp, #232]
  44d768:	mov	w1, w28
  44d76c:	ubfiz	x2, x28, #1, #6
  44d770:	ldr	w3, [x0, #16]
  44d774:	cmp	w3, w28
  44d778:	b.ls	44db7c <ferror@plt+0x4be3c>  // b.plast
  44d77c:	ldr	w4, [x23]
  44d780:	ldr	x3, [x0, #24]
  44d784:	ldrsh	w3, [x3, x2]
  44d788:	cbz	w4, 44d794 <ferror@plt+0x4ba54>
  44d78c:	cmn	w3, #0x1
  44d790:	b.eq	44db7c <ferror@plt+0x4be3c>  // b.none
  44d794:	ldr	x4, [x0, #32]
  44d798:	mov	w25, #0x0                   	// #0
  44d79c:	ldp	x5, x0, [x27, #24]
  44d7a0:	strh	w3, [x5, x2]
  44d7a4:	ldr	w2, [x4, x1, lsl #2]
  44d7a8:	ldr	x20, [sp, #224]
  44d7ac:	str	w2, [x0, x1, lsl #2]
  44d7b0:	b	44a020 <ferror@plt+0x482e0>
  44d7b4:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44d7b8:	add	x0, x0, #0xfb0
  44d7bc:	bl	401b70 <puts@plt>
  44d7c0:	ldr	w1, [sp, #220]
  44d7c4:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44d7c8:	add	x0, x0, #0xfb8
  44d7cc:	bl	401cc0 <printf@plt>
  44d7d0:	ldr	x1, [x27, #40]
  44d7d4:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44d7d8:	add	x0, x0, #0xfd8
  44d7dc:	bl	401cc0 <printf@plt>
  44d7e0:	ldr	w0, [sp, #220]
  44d7e4:	cmp	w0, #0x3
  44d7e8:	b.gt	44e0a4 <ferror@plt+0x4c364>
  44d7ec:	ldr	w1, [x27, #48]
  44d7f0:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44d7f4:	add	x0, x0, #0x38
  44d7f8:	bl	401cc0 <printf@plt>
  44d7fc:	ldr	w1, [x27, #52]
  44d800:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44d804:	add	x0, x0, #0x58
  44d808:	bl	401cc0 <printf@plt>
  44d80c:	ldr	w1, [x27, #88]
  44d810:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44d814:	add	x0, x0, #0x78
  44d818:	bl	401cc0 <printf@plt>
  44d81c:	ldr	x3, [sp, #248]
  44d820:	cbnz	x3, 44df30 <ferror@plt+0x4c1f0>
  44d824:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  44d828:	add	x21, x21, #0x488
  44d82c:	ldr	x1, [x21]
  44d830:	mov	w0, #0xa                   	// #10
  44d834:	bl	401990 <putc@plt>
  44d838:	str	x27, [sp, #160]
  44d83c:	b	449f84 <ferror@plt+0x48244>
  44d840:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44d844:	ldr	w28, [sp, #140]
  44d848:	add	x0, x0, #0x364
  44d84c:	str	x0, [sp, #120]
  44d850:	b	44c938 <ferror@plt+0x4abf8>
  44d854:	mov	w1, #0x1                   	// #1
  44d858:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44d85c:	add	x2, x2, #0x398
  44d860:	ldr	x2, [x2]
  44d864:	blr	x2
  44d868:	mov	x24, x0
  44d86c:	ldr	x0, [sp, #224]
  44d870:	b	44aea0 <ferror@plt+0x49160>
  44d874:	mov	w1, #0x2                   	// #2
  44d878:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44d87c:	add	x2, x2, #0x398
  44d880:	ldr	x2, [x2]
  44d884:	blr	x2
  44d888:	mov	x24, x0
  44d88c:	ldr	x0, [sp, #224]
  44d890:	b	44af50 <ferror@plt+0x49210>
  44d894:	mov	w1, #0x4                   	// #4
  44d898:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44d89c:	add	x2, x2, #0x398
  44d8a0:	ldr	x2, [x2]
  44d8a4:	blr	x2
  44d8a8:	mov	x24, x0
  44d8ac:	ldr	x0, [sp, #224]
  44d8b0:	b	44ad54 <ferror@plt+0x49014>
  44d8b4:	ldr	w0, [x22, #376]
  44d8b8:	add	x24, x22, #0x180
  44d8bc:	ldrb	w25, [x27, #94]
  44d8c0:	add	w1, w0, #0x1
  44d8c4:	and	w1, w1, #0xf
  44d8c8:	str	w1, [x22, #376]
  44d8cc:	sbfiz	x0, x0, #6, #32
  44d8d0:	add	x24, x24, x0
  44d8d4:	cbnz	w25, 44df00 <ferror@plt+0x4c1c0>
  44d8d8:	add	x0, sp, #0x100
  44d8dc:	adrp	x2, 490000 <warn@@Base+0x40640>
  44d8e0:	adrp	x1, 486000 <warn@@Base+0x36640>
  44d8e4:	add	x2, x2, #0xb30
  44d8e8:	add	x1, x1, #0x280
  44d8ec:	bl	401980 <sprintf@plt>
  44d8f0:	mov	x3, x20
  44d8f4:	add	x2, sp, #0x100
  44d8f8:	mov	x0, x24
  44d8fc:	mov	x1, #0x40                  	// #64
  44d900:	bl	4019e0 <snprintf@plt>
  44d904:	mov	x1, x24
  44d908:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44d90c:	add	x0, x0, #0x238
  44d910:	bl	401cc0 <printf@plt>
  44d914:	b	44b08c <ferror@plt+0x4934c>
  44d918:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44d91c:	add	x1, x1, #0x98
  44d920:	mov	w2, #0x5                   	// #5
  44d924:	mov	x0, #0x0                   	// #0
  44d928:	str	x3, [sp, #104]
  44d92c:	ldr	x24, [sp, #240]
  44d930:	bl	401c70 <dcgettext@plt>
  44d934:	bl	401cc0 <printf@plt>
  44d938:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44d93c:	ldr	x3, [sp, #104]
  44d940:	ldr	w1, [x1, #864]
  44d944:	cbnz	w1, 44db00 <ferror@plt+0x4bdc0>
  44d948:	mov	x1, #0x50                  	// #80
  44d94c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  44d950:	sub	x0, x1, w0, sxtw
  44d954:	movk	x2, #0xaaab
  44d958:	umulh	x0, x0, x2
  44d95c:	cmp	x3, x0, lsr #1
  44d960:	b.cc	44db00 <ferror@plt+0x4bdc0>  // b.lo, b.ul, b.last
  44d964:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  44d968:	adrp	x20, 486000 <warn@@Base+0x36640>
  44d96c:	add	x21, x21, #0x488
  44d970:	add	x20, x20, #0x558
  44d974:	mov	x27, x3
  44d978:	mov	x25, #0x0                   	// #0
  44d97c:	b	44d998 <ferror@plt+0x4bc58>
  44d980:	ldrb	w1, [x24, x25]
  44d984:	mov	x0, x20
  44d988:	add	x25, x25, #0x1
  44d98c:	bl	401cc0 <printf@plt>
  44d990:	cmp	x27, x25
  44d994:	b.eq	44d9ec <ferror@plt+0x4bcac>  // b.none
  44d998:	mov	x0, #0x4ec5                	// #20165
  44d99c:	mov	x1, #0x89d8                	// #35288
  44d9a0:	movk	x0, #0xc4ec, lsl #16
  44d9a4:	movk	x1, #0xd89d, lsl #16
  44d9a8:	movk	x0, #0xec4e, lsl #32
  44d9ac:	movk	x1, #0x9d89, lsl #32
  44d9b0:	movk	x0, #0x4ec4, lsl #48
  44d9b4:	movk	x1, #0x9d8, lsl #48
  44d9b8:	mul	x0, x25, x0
  44d9bc:	ror	x0, x0, #1
  44d9c0:	cmp	x0, x1
  44d9c4:	b.hi	44d980 <ferror@plt+0x4bc40>  // b.pmore
  44d9c8:	ldr	x1, [x21]
  44d9cc:	mov	w0, #0xa                   	// #10
  44d9d0:	bl	401990 <putc@plt>
  44d9d4:	ldrb	w1, [x24, x25]
  44d9d8:	mov	x0, x20
  44d9dc:	add	x25, x25, #0x1
  44d9e0:	bl	401cc0 <printf@plt>
  44d9e4:	cmp	x27, x25
  44d9e8:	b.ne	44d998 <ferror@plt+0x4bc58>  // b.any
  44d9ec:	ldr	x1, [x21]
  44d9f0:	add	x27, x22, #0x118
  44d9f4:	mov	w0, #0xa                   	// #10
  44d9f8:	bl	401990 <putc@plt>
  44d9fc:	b	449f84 <ferror@plt+0x48244>
  44da00:	cmp	w22, #0x8
  44da04:	ccmn	x24, #0x1, #0x0, eq  // eq = none
  44da08:	b.ne	449b78 <ferror@plt+0x47e38>  // b.any
  44da0c:	mov	x24, #0xffffffffffffffff    	// #-1
  44da10:	b	44c8a4 <ferror@plt+0x4ab64>
  44da14:	add	x4, x4, w3, uxtw
  44da18:	str	x4, [sp, #224]
  44da1c:	tbz	w5, #1, 44b8b8 <ferror@plt+0x49b78>
  44da20:	adrp	x1, 458000 <warn@@Base+0x8640>
  44da24:	add	x1, x1, #0xf8
  44da28:	mov	w2, #0x5                   	// #5
  44da2c:	mov	x0, #0x0                   	// #0
  44da30:	bl	401c70 <dcgettext@plt>
  44da34:	bl	44f3e8 <error@@Base>
  44da38:	b	44b8b8 <ferror@plt+0x49b78>
  44da3c:	add	x4, x4, w3, uxtw
  44da40:	str	x4, [sp, #224]
  44da44:	mov	x28, x6
  44da48:	tbz	w5, #1, 44bc18 <ferror@plt+0x49ed8>
  44da4c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44da50:	add	x1, x1, #0xf8
  44da54:	mov	w2, #0x5                   	// #5
  44da58:	mov	x0, #0x0                   	// #0
  44da5c:	bl	401c70 <dcgettext@plt>
  44da60:	bl	44f3e8 <error@@Base>
  44da64:	b	44bc18 <ferror@plt+0x49ed8>
  44da68:	add	x4, x4, w3, uxtw
  44da6c:	str	x4, [sp, #224]
  44da70:	tbz	w5, #1, 44b410 <ferror@plt+0x496d0>
  44da74:	adrp	x1, 458000 <warn@@Base+0x8640>
  44da78:	add	x1, x1, #0xf8
  44da7c:	mov	w2, #0x5                   	// #5
  44da80:	mov	x0, #0x0                   	// #0
  44da84:	bl	401c70 <dcgettext@plt>
  44da88:	bl	44f3e8 <error@@Base>
  44da8c:	b	44b410 <ferror@plt+0x496d0>
  44da90:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44da94:	add	x0, x0, #0x648
  44da98:	bl	401b70 <puts@plt>
  44da9c:	ldr	x20, [sp, #224]
  44daa0:	b	44a020 <ferror@plt+0x482e0>
  44daa4:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44daa8:	add	x0, x0, #0x488
  44daac:	bl	401b70 <puts@plt>
  44dab0:	ldr	x20, [sp, #224]
  44dab4:	b	44a020 <ferror@plt+0x482e0>
  44dab8:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44dabc:	add	x0, x0, #0x3a8
  44dac0:	bl	401b70 <puts@plt>
  44dac4:	b	44ade4 <ferror@plt+0x490a4>
  44dac8:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44dacc:	add	x0, x0, #0x3c0
  44dad0:	bl	401b70 <puts@plt>
  44dad4:	ldr	x0, [sp, #152]
  44dad8:	cbnz	x0, 44ac9c <ferror@plt+0x48f5c>
  44dadc:	ldr	w25, [x23]
  44dae0:	cbz	w25, 44da9c <ferror@plt+0x4bd5c>
  44dae4:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44dae8:	mov	w25, #0x0                   	// #0
  44daec:	add	x0, x0, #0x408
  44daf0:	str	xzr, [sp, #152]
  44daf4:	bl	401b70 <puts@plt>
  44daf8:	ldr	x20, [sp, #224]
  44dafc:	b	44a020 <ferror@plt+0x482e0>
  44db00:	adrp	x20, 486000 <warn@@Base+0x36640>
  44db04:	add	x21, x24, x3
  44db08:	add	x20, x20, #0x558
  44db0c:	nop
  44db10:	ldrb	w1, [x24], #1
  44db14:	mov	x0, x20
  44db18:	bl	401cc0 <printf@plt>
  44db1c:	cmp	x24, x21
  44db20:	b.ne	44db10 <ferror@plt+0x4bdd0>  // b.any
  44db24:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  44db28:	add	x21, x21, #0x488
  44db2c:	add	x27, x22, #0x118
  44db30:	mov	w0, #0xa                   	// #10
  44db34:	ldr	x1, [x21]
  44db38:	bl	401990 <putc@plt>
  44db3c:	b	449f84 <ferror@plt+0x48244>
  44db40:	adrp	x6, 486000 <warn@@Base+0x36640>
  44db44:	add	x0, x6, #0x270
  44db48:	mov	x2, x0
  44db4c:	mov	x3, x21
  44db50:	mov	x1, #0x40                  	// #64
  44db54:	str	x0, [sp, #112]
  44db58:	mov	x0, x20
  44db5c:	bl	4019e0 <snprintf@plt>
  44db60:	mov	w0, #0x8                   	// #8
  44db64:	cmp	w23, w0
  44db68:	csel	w23, w23, w0, ls  // ls = plast
  44db6c:	sub	w0, w0, w23
  44db70:	lsl	w0, w0, #1
  44db74:	add	x20, x20, x0
  44db78:	b	44c9b0 <ferror@plt+0x4ac70>
  44db7c:	ldp	x3, x0, [x27, #24]
  44db80:	mov	w4, #0x7                   	// #7
  44db84:	strh	w4, [x3, x2]
  44db88:	mov	w25, #0x0                   	// #0
  44db8c:	ldr	x20, [sp, #224]
  44db90:	str	wzr, [x0, x1, lsl #2]
  44db94:	b	44a020 <ferror@plt+0x482e0>
  44db98:	add	x0, x0, w4, uxtw
  44db9c:	str	x0, [sp, #224]
  44dba0:	str	x6, [sp, #248]
  44dba4:	tbz	w5, #0, 44cb20 <ferror@plt+0x4ade0>
  44dba8:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dbac:	add	x1, x1, #0xe0
  44dbb0:	mov	w2, #0x5                   	// #5
  44dbb4:	mov	x0, #0x0                   	// #0
  44dbb8:	bl	401c70 <dcgettext@plt>
  44dbbc:	bl	44f3e8 <error@@Base>
  44dbc0:	ldr	x0, [sp, #224]
  44dbc4:	ldr	x6, [sp, #248]
  44dbc8:	b	44cb24 <ferror@plt+0x4ade4>
  44dbcc:	mov	w3, w20
  44dbd0:	add	x0, x22, #0x610
  44dbd4:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44dbd8:	mov	x1, #0x40                  	// #64
  44dbdc:	add	x2, x2, #0xbe0
  44dbe0:	bl	4019e0 <snprintf@plt>
  44dbe4:	b	44d3b0 <ferror@plt+0x4b670>
  44dbe8:	mov	w3, w20
  44dbec:	add	x0, x22, #0x610
  44dbf0:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44dbf4:	mov	x1, #0x40                  	// #64
  44dbf8:	add	x2, x2, #0xbe0
  44dbfc:	bl	4019e0 <snprintf@plt>
  44dc00:	b	44d58c <ferror@plt+0x4b84c>
  44dc04:	mov	w3, w28
  44dc08:	add	x0, x22, #0x610
  44dc0c:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44dc10:	mov	x1, #0x40                  	// #64
  44dc14:	add	x2, x2, #0xbe0
  44dc18:	bl	4019e0 <snprintf@plt>
  44dc1c:	b	44b028 <ferror@plt+0x492e8>
  44dc20:	add	x0, x22, #0x610
  44dc24:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44dc28:	mov	x1, #0x40                  	// #64
  44dc2c:	add	x2, x2, #0xbe0
  44dc30:	bl	4019e0 <snprintf@plt>
  44dc34:	b	44c1ec <ferror@plt+0x4a4ac>
  44dc38:	ldr	x25, [sp, #104]
  44dc3c:	b	44d55c <ferror@plt+0x4b81c>
  44dc40:	ldp	x4, x0, [x0, #24]
  44dc44:	mov	w25, #0x0                   	// #0
  44dc48:	ldrsh	w4, [x4, x1]
  44dc4c:	ldr	w0, [x0, x20, lsl #2]
  44dc50:	strh	w4, [x3, x1]
  44dc54:	str	w0, [x2, x20, lsl #2]
  44dc58:	ldr	x20, [sp, #224]
  44dc5c:	b	44a020 <ferror@plt+0x482e0>
  44dc60:	ldr	x25, [sp, #104]
  44dc64:	b	44d380 <ferror@plt+0x4b640>
  44dc68:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44dc6c:	add	x0, x0, #0x364
  44dc70:	str	x0, [sp, #120]
  44dc74:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44dc78:	ldr	w28, [x0, #868]
  44dc7c:	b	44c938 <ferror@plt+0x4abf8>
  44dc80:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dc84:	add	x1, x1, #0xf8
  44dc88:	mov	w2, #0x5                   	// #5
  44dc8c:	mov	x0, #0x0                   	// #0
  44dc90:	bl	401c70 <dcgettext@plt>
  44dc94:	bl	44f3e8 <error@@Base>
  44dc98:	b	44b528 <ferror@plt+0x497e8>
  44dc9c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dca0:	add	x1, x1, #0xf8
  44dca4:	mov	w2, #0x5                   	// #5
  44dca8:	mov	x0, #0x0                   	// #0
  44dcac:	bl	401c70 <dcgettext@plt>
  44dcb0:	bl	44f3e8 <error@@Base>
  44dcb4:	b	44bce4 <ferror@plt+0x49fa4>
  44dcb8:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44dcbc:	add	x1, x1, #0x3d8
  44dcc0:	mov	w2, #0x5                   	// #5
  44dcc4:	mov	x0, #0x0                   	// #0
  44dcc8:	mov	w25, #0x0                   	// #0
  44dccc:	str	x20, [sp, #152]
  44dcd0:	bl	401c70 <dcgettext@plt>
  44dcd4:	bl	44f9c0 <warn@@Base>
  44dcd8:	str	wzr, [x27, #16]
  44dcdc:	ldr	x20, [sp, #224]
  44dce0:	b	44a020 <ferror@plt+0x482e0>
  44dce4:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dce8:	add	x1, x1, #0xf8
  44dcec:	b	44d2b8 <ferror@plt+0x4b578>
  44dcf0:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dcf4:	add	x1, x1, #0xf8
  44dcf8:	b	44cf98 <ferror@plt+0x4b258>
  44dcfc:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd00:	add	x1, x1, #0xf8
  44dd04:	b	44d0ac <ferror@plt+0x4b36c>
  44dd08:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd0c:	add	x1, x1, #0xf8
  44dd10:	mov	w2, #0x5                   	// #5
  44dd14:	mov	x0, #0x0                   	// #0
  44dd18:	bl	401c70 <dcgettext@plt>
  44dd1c:	bl	44f3e8 <error@@Base>
  44dd20:	b	44c148 <ferror@plt+0x4a408>
  44dd24:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd28:	add	x1, x1, #0xf8
  44dd2c:	mov	w2, #0x5                   	// #5
  44dd30:	mov	x0, #0x0                   	// #0
  44dd34:	bl	401c70 <dcgettext@plt>
  44dd38:	bl	44f3e8 <error@@Base>
  44dd3c:	b	44b174 <ferror@plt+0x49434>
  44dd40:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd44:	add	x1, x1, #0xf8
  44dd48:	mov	w2, #0x5                   	// #5
  44dd4c:	mov	x0, #0x0                   	// #0
  44dd50:	bl	401c70 <dcgettext@plt>
  44dd54:	bl	44f3e8 <error@@Base>
  44dd58:	b	44c668 <ferror@plt+0x4a928>
  44dd5c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd60:	add	x1, x1, #0xf8
  44dd64:	b	44cfc8 <ferror@plt+0x4b288>
  44dd68:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd6c:	add	x1, x1, #0xf8
  44dd70:	b	44d080 <ferror@plt+0x4b340>
  44dd74:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd78:	add	x1, x1, #0xf8
  44dd7c:	mov	w2, #0x5                   	// #5
  44dd80:	mov	x0, #0x0                   	// #0
  44dd84:	bl	401c70 <dcgettext@plt>
  44dd88:	bl	44f3e8 <error@@Base>
  44dd8c:	b	44c568 <ferror@plt+0x4a828>
  44dd90:	adrp	x1, 458000 <warn@@Base+0x8640>
  44dd94:	add	x1, x1, #0xf8
  44dd98:	mov	w2, #0x5                   	// #5
  44dd9c:	mov	x0, #0x0                   	// #0
  44dda0:	bl	401c70 <dcgettext@plt>
  44dda4:	bl	44f3e8 <error@@Base>
  44dda8:	b	44c298 <ferror@plt+0x4a558>
  44ddac:	mov	w2, #0x5                   	// #5
  44ddb0:	adrp	x1, 487000 <warn@@Base+0x37640>
  44ddb4:	mov	x0, #0x0                   	// #0
  44ddb8:	add	x1, x1, #0xb8
  44ddbc:	str	w4, [sp, #196]
  44ddc0:	str	x5, [sp, #200]
  44ddc4:	bl	401c70 <dcgettext@plt>
  44ddc8:	ldr	w4, [sp, #196]
  44ddcc:	mov	x6, x0
  44ddd0:	ldr	x8, [sp, #248]
  44ddd4:	add	x0, sp, #0x100
  44ddd8:	adrp	x3, 458000 <warn@@Base+0x8640>
  44dddc:	adrp	x2, 490000 <warn@@Base+0x40640>
  44dde0:	add	x3, x3, #0xc88
  44dde4:	add	x2, x2, #0xb30
  44dde8:	adrp	x1, 454000 <warn@@Base+0x4640>
  44ddec:	add	x1, x1, #0x870
  44ddf0:	str	x6, [sp, #104]
  44ddf4:	str	x8, [sp, #184]
  44ddf8:	str	w4, [x22, #376]
  44ddfc:	bl	401980 <sprintf@plt>
  44de00:	ldr	x8, [sp, #184]
  44de04:	add	x2, sp, #0x100
  44de08:	mov	x0, x23
  44de0c:	mov	x1, #0x40                  	// #64
  44de10:	mov	x3, x8
  44de14:	bl	4019e0 <snprintf@plt>
  44de18:	ldr	x6, [sp, #104]
  44de1c:	mov	x1, x23
  44de20:	ldr	x2, [sp, #224]
  44de24:	mov	x0, x6
  44de28:	sub	x2, x26, x2
  44de2c:	bl	44f9c0 <warn@@Base>
  44de30:	ldr	w1, [x22, #376]
  44de34:	mov	x0, x26
  44de38:	ldr	x5, [sp, #200]
  44de3c:	add	w4, w1, #0x1
  44de40:	sbfiz	x1, x1, #6, #32
  44de44:	and	w4, w4, #0xf
  44de48:	add	x23, x5, x1
  44de4c:	str	x0, [sp, #224]
  44de50:	stp	xzr, xzr, [sp, #240]
  44de54:	b	44cb54 <ferror@plt+0x4ae14>
  44de58:	ldr	x2, [sp, #112]
  44de5c:	mov	x0, x20
  44de60:	mov	x3, x28
  44de64:	mov	x1, #0x40                  	// #64
  44de68:	str	w4, [sp, #184]
  44de6c:	bl	4019e0 <snprintf@plt>
  44de70:	ldr	w4, [sp, #184]
  44de74:	mov	w0, #0x8                   	// #8
  44de78:	cmp	w4, w0
  44de7c:	csel	w4, w4, w0, ls  // ls = plast
  44de80:	sub	w0, w0, w4
  44de84:	lsl	w0, w0, #1
  44de88:	add	x20, x20, x0
  44de8c:	b	44ac58 <ferror@plt+0x48f18>
  44de90:	ldr	x2, [sp, #112]
  44de94:	mov	x0, x20
  44de98:	mov	x3, x28
  44de9c:	mov	x1, #0x40                  	// #64
  44dea0:	str	w4, [sp, #184]
  44dea4:	bl	4019e0 <snprintf@plt>
  44dea8:	ldr	w4, [sp, #184]
  44deac:	mov	w0, #0x8                   	// #8
  44deb0:	cmp	w4, w0
  44deb4:	csel	w4, w4, w0, ls  // ls = plast
  44deb8:	sub	w0, w0, w4
  44debc:	lsl	w0, w0, #1
  44dec0:	add	x20, x20, x0
  44dec4:	b	44adc4 <ferror@plt+0x49084>
  44dec8:	ldr	x2, [sp, #112]
  44decc:	mov	x0, x20
  44ded0:	mov	x3, x25
  44ded4:	mov	x1, #0x40                  	// #64
  44ded8:	str	w4, [sp, #184]
  44dedc:	bl	4019e0 <snprintf@plt>
  44dee0:	ldr	w4, [sp, #184]
  44dee4:	mov	w0, #0x8                   	// #8
  44dee8:	cmp	w4, w0
  44deec:	csel	w4, w4, w0, ls  // ls = plast
  44def0:	sub	w0, w0, w4
  44def4:	lsl	w0, w0, #1
  44def8:	add	x20, x20, x0
  44defc:	b	44d748 <ferror@plt+0x4ba08>
  44df00:	ldr	x2, [sp, #112]
  44df04:	mov	x0, x24
  44df08:	mov	x3, x20
  44df0c:	mov	x1, #0x40                  	// #64
  44df10:	bl	4019e0 <snprintf@plt>
  44df14:	mov	w0, #0x8                   	// #8
  44df18:	cmp	w25, w0
  44df1c:	csel	w25, w25, w0, ls  // ls = plast
  44df20:	sub	w0, w0, w25
  44df24:	lsl	w0, w0, #1
  44df28:	add	x24, x24, x0
  44df2c:	b	44d904 <ferror@plt+0x4bbc4>
  44df30:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44df34:	add	x1, x1, #0x98
  44df38:	mov	w2, #0x5                   	// #5
  44df3c:	mov	x0, #0x0                   	// #0
  44df40:	str	x3, [sp, #104]
  44df44:	ldr	x24, [sp, #240]
  44df48:	bl	401c70 <dcgettext@plt>
  44df4c:	bl	401cc0 <printf@plt>
  44df50:	mov	w1, w0
  44df54:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44df58:	ldr	x3, [sp, #104]
  44df5c:	ldr	w0, [x2, #864]
  44df60:	cbnz	w0, 44e28c <ferror@plt+0x4c54c>
  44df64:	mov	x0, #0x50                  	// #80
  44df68:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  44df6c:	sub	x0, x0, w1, sxtw
  44df70:	movk	x2, #0xaaab
  44df74:	umulh	x0, x0, x2
  44df78:	cmp	x3, x0, lsr #1
  44df7c:	b.cc	44e28c <ferror@plt+0x4c54c>  // b.lo, b.ul, b.last
  44df80:	adrp	x21, 4ac000 <warn@@Base+0x5c640>
  44df84:	adrp	x20, 486000 <warn@@Base+0x36640>
  44df88:	add	x21, x21, #0x488
  44df8c:	add	x20, x20, #0x558
  44df90:	mov	x25, #0x0                   	// #0
  44df94:	str	x19, [sp, #104]
  44df98:	mov	x19, x3
  44df9c:	b	44dfb8 <ferror@plt+0x4c278>
  44dfa0:	ldrb	w1, [x24, x25]
  44dfa4:	mov	x0, x20
  44dfa8:	add	x25, x25, #0x1
  44dfac:	bl	401cc0 <printf@plt>
  44dfb0:	cmp	x19, x25
  44dfb4:	b.eq	44e00c <ferror@plt+0x4c2cc>  // b.none
  44dfb8:	mov	x0, #0x4ec5                	// #20165
  44dfbc:	mov	x1, #0x89d8                	// #35288
  44dfc0:	movk	x0, #0xc4ec, lsl #16
  44dfc4:	movk	x1, #0xd89d, lsl #16
  44dfc8:	movk	x0, #0xec4e, lsl #32
  44dfcc:	movk	x1, #0x9d89, lsl #32
  44dfd0:	movk	x0, #0x4ec4, lsl #48
  44dfd4:	movk	x1, #0x9d8, lsl #48
  44dfd8:	mul	x0, x25, x0
  44dfdc:	ror	x0, x0, #1
  44dfe0:	cmp	x0, x1
  44dfe4:	b.hi	44dfa0 <ferror@plt+0x4c260>  // b.pmore
  44dfe8:	ldr	x1, [x21]
  44dfec:	mov	w0, #0xa                   	// #10
  44dff0:	bl	401990 <putc@plt>
  44dff4:	ldrb	w1, [x24, x25]
  44dff8:	mov	x0, x20
  44dffc:	add	x25, x25, #0x1
  44e000:	bl	401cc0 <printf@plt>
  44e004:	cmp	x19, x25
  44e008:	b.ne	44dfb8 <ferror@plt+0x4c278>  // b.any
  44e00c:	ldr	x19, [sp, #104]
  44e010:	b	44d82c <ferror@plt+0x4baec>
  44e014:	ldr	w0, [x23]
  44e018:	cbz	w0, 44e2b0 <ferror@plt+0x4c570>
  44e01c:	ldrb	w0, [x24]
  44e020:	cbnz	w0, 44e2b0 <ferror@plt+0x4c570>
  44e024:	ldr	x0, [x27, #24]
  44e028:	mov	w1, #0x16                  	// #22
  44e02c:	ldr	x2, [sp, #184]
  44e030:	strh	w1, [x0, x2, lsl #1]
  44e034:	mov	w25, #0x0                   	// #0
  44e038:	str	x20, [sp, #224]
  44e03c:	b	44a020 <ferror@plt+0x482e0>
  44e040:	ldr	x20, [sp, #104]
  44e044:	b	44aff8 <ferror@plt+0x492b8>
  44e048:	ldr	w0, [x23]
  44e04c:	cbz	w0, 44e1bc <ferror@plt+0x4c47c>
  44e050:	ldrb	w0, [x24]
  44e054:	cbnz	w0, 44e1bc <ferror@plt+0x4c47c>
  44e058:	ldr	x0, [x27, #24]
  44e05c:	mov	w1, #0x10                  	// #16
  44e060:	ldr	x2, [sp, #184]
  44e064:	strh	w1, [x0, x2, lsl #1]
  44e068:	b	44e034 <ferror@plt+0x4c2f4>
  44e06c:	ldr	x2, [sp, #112]
  44e070:	mov	x0, x20
  44e074:	mov	x3, x28
  44e078:	mov	x1, #0x40                  	// #64
  44e07c:	str	w4, [sp, #184]
  44e080:	bl	4019e0 <snprintf@plt>
  44e084:	ldr	w4, [sp, #184]
  44e088:	mov	w0, #0x8                   	// #8
  44e08c:	cmp	w4, w0
  44e090:	csel	w4, w4, w0, ls  // ls = plast
  44e094:	sub	w0, w0, w4
  44e098:	lsl	w0, w0, #1
  44e09c:	add	x20, x20, x0
  44e0a0:	b	44afc0 <ferror@plt+0x49280>
  44e0a4:	ldrb	w1, [x27, #94]
  44e0a8:	adrp	x0, 48a000 <warn@@Base+0x3a640>
  44e0ac:	add	x0, x0, #0xff8
  44e0b0:	bl	401cc0 <printf@plt>
  44e0b4:	ldrb	w1, [x27, #95]
  44e0b8:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44e0bc:	add	x0, x0, #0x18
  44e0c0:	bl	401cc0 <printf@plt>
  44e0c4:	b	44d7ec <ferror@plt+0x4baac>
  44e0c8:	ldr	x2, [sp, #112]
  44e0cc:	mov	x0, x20
  44e0d0:	mov	x3, x28
  44e0d4:	mov	x1, #0x40                  	// #64
  44e0d8:	str	w4, [sp, #184]
  44e0dc:	bl	4019e0 <snprintf@plt>
  44e0e0:	ldr	w4, [sp, #184]
  44e0e4:	mov	w0, #0x8                   	// #8
  44e0e8:	cmp	w4, w0
  44e0ec:	csel	w4, w4, w0, ls  // ls = plast
  44e0f0:	sub	w0, w0, w4
  44e0f4:	lsl	w0, w0, #1
  44e0f8:	add	x20, x20, x0
  44e0fc:	b	44af10 <ferror@plt+0x491d0>
  44e100:	mov	w3, w20
  44e104:	add	x0, x22, #0x610
  44e108:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44e10c:	mov	x1, #0x40                  	// #64
  44e110:	add	x2, x2, #0xbe0
  44e114:	bl	4019e0 <snprintf@plt>
  44e118:	b	44bdb4 <ferror@plt+0x4a074>
  44e11c:	mov	w3, w20
  44e120:	add	x0, x22, #0x610
  44e124:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44e128:	mov	x1, #0x40                  	// #64
  44e12c:	add	x2, x2, #0xbe0
  44e130:	bl	4019e0 <snprintf@plt>
  44e134:	b	44b790 <ferror@plt+0x49a50>
  44e138:	mov	w3, w20
  44e13c:	add	x0, x22, #0x610
  44e140:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44e144:	mov	x1, #0x40                  	// #64
  44e148:	add	x2, x2, #0xbe0
  44e14c:	bl	4019e0 <snprintf@plt>
  44e150:	b	44b1b4 <ferror@plt+0x49474>
  44e154:	ldr	x3, [x23, #920]
  44e158:	mov	x0, x28
  44e15c:	str	x2, [sp, #112]
  44e160:	blr	x3
  44e164:	ldr	w1, [sp, #192]
  44e168:	ldr	x2, [sp, #112]
  44e16c:	cbnz	w1, 44e338 <ferror@plt+0x4c5f8>
  44e170:	cmp	x0, #0x0
  44e174:	cset	w22, eq  // eq = none
  44e178:	cbnz	w22, 44e34c <ferror@plt+0x4c60c>
  44e17c:	ldr	x0, [sp, #232]
  44e180:	adrp	x22, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44e184:	add	x22, x22, #0x760
  44e188:	add	x1, x22, #0x118
  44e18c:	stp	xzr, xzr, [x1]
  44e190:	stp	xzr, xzr, [x1, #16]
  44e194:	stp	xzr, xzr, [x1, #32]
  44e198:	stp	xzr, xzr, [x1, #48]
  44e19c:	stp	xzr, xzr, [x1, #64]
  44e1a0:	stp	xzr, xzr, [x1, #80]
  44e1a4:	cbz	x0, 44cd94 <ferror@plt+0x4b054>
  44e1a8:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44e1ac:	ldr	w28, [sp, #140]
  44e1b0:	add	x1, x1, #0x364
  44e1b4:	str	x1, [sp, #120]
  44e1b8:	b	449bf0 <ferror@plt+0x47eb0>
  44e1bc:	ldr	x1, [x22, #1616]
  44e1c0:	cbz	x1, 44e4ec <ferror@plt+0x4c7ac>
  44e1c4:	mov	w0, w25
  44e1c8:	blr	x1
  44e1cc:	mov	x4, x0
  44e1d0:	cbz	x0, 44e4ec <ferror@plt+0x4c7ac>
  44e1d4:	adrp	x2, 486000 <warn@@Base+0x36640>
  44e1d8:	mov	w3, w25
  44e1dc:	add	x2, x2, #0x690
  44e1e0:	add	x0, x22, #0x610
  44e1e4:	mov	x1, #0x40                  	// #64
  44e1e8:	bl	4019e0 <snprintf@plt>
  44e1ec:	add	x2, x22, #0x610
  44e1f0:	mov	x1, x24
  44e1f4:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44e1f8:	add	x0, x0, #0x510
  44e1fc:	bl	401cc0 <printf@plt>
  44e200:	ldr	x1, [sp, #120]
  44e204:	mov	x4, x28
  44e208:	ldr	x6, [sp, #168]
  44e20c:	mov	x5, #0x0                   	// #0
  44e210:	ldr	w1, [x1]
  44e214:	mov	w3, #0xffffffff            	// #-1
  44e218:	ldr	x0, [sp, #224]
  44e21c:	mov	w2, #0x0                   	// #0
  44e220:	bl	437300 <ferror@plt+0x355c0>
  44e224:	adrp	x0, 455000 <warn@@Base+0x5640>
  44e228:	add	x0, x0, #0xb68
  44e22c:	bl	401b70 <puts@plt>
  44e230:	ldrb	w0, [x24]
  44e234:	cbnz	w0, 44e034 <ferror@plt+0x4c2f4>
  44e238:	b	44e058 <ferror@plt+0x4c318>
  44e23c:	adrp	x1, 458000 <warn@@Base+0x8640>
  44e240:	add	x1, x1, #0xf8
  44e244:	b	44dbb0 <ferror@plt+0x4be70>
  44e248:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44e24c:	add	x0, x0, #0x4c8
  44e250:	bl	401cc0 <printf@plt>
  44e254:	ldr	x1, [sp, #120]
  44e258:	mov	x4, x20
  44e25c:	ldr	x6, [sp, #168]
  44e260:	mov	x5, #0x0                   	// #0
  44e264:	ldr	w1, [x1]
  44e268:	mov	w3, #0xffffffff            	// #-1
  44e26c:	ldr	x0, [sp, #224]
  44e270:	mov	w2, #0x0                   	// #0
  44e274:	bl	437300 <ferror@plt+0x355c0>
  44e278:	adrp	x0, 455000 <warn@@Base+0x5640>
  44e27c:	add	x0, x0, #0xb68
  44e280:	bl	401b70 <puts@plt>
  44e284:	ldr	x0, [sp, #224]
  44e288:	b	44bb14 <ferror@plt+0x49dd4>
  44e28c:	adrp	x20, 486000 <warn@@Base+0x36640>
  44e290:	add	x21, x24, x3
  44e294:	add	x20, x20, #0x558
  44e298:	ldrb	w1, [x24], #1
  44e29c:	mov	x0, x20
  44e2a0:	bl	401cc0 <printf@plt>
  44e2a4:	cmp	x24, x21
  44e2a8:	b.ne	44e298 <ferror@plt+0x4c558>  // b.any
  44e2ac:	b	44d824 <ferror@plt+0x4bae4>
  44e2b0:	ldr	x1, [x22, #1616]
  44e2b4:	cbz	x1, 44e508 <ferror@plt+0x4c7c8>
  44e2b8:	mov	w0, w28
  44e2bc:	blr	x1
  44e2c0:	mov	x4, x0
  44e2c4:	cbz	x0, 44e508 <ferror@plt+0x4c7c8>
  44e2c8:	adrp	x2, 486000 <warn@@Base+0x36640>
  44e2cc:	mov	w3, w28
  44e2d0:	add	x2, x2, #0x690
  44e2d4:	add	x0, x22, #0x610
  44e2d8:	mov	x1, #0x40                  	// #64
  44e2dc:	bl	4019e0 <snprintf@plt>
  44e2e0:	add	x2, x22, #0x610
  44e2e4:	mov	x1, x24
  44e2e8:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44e2ec:	add	x0, x0, #0x560
  44e2f0:	bl	401cc0 <printf@plt>
  44e2f4:	ldr	x1, [sp, #120]
  44e2f8:	mov	x4, x25
  44e2fc:	ldr	x6, [sp, #168]
  44e300:	mov	x5, #0x0                   	// #0
  44e304:	ldr	w1, [x1]
  44e308:	mov	w3, #0xffffffff            	// #-1
  44e30c:	ldr	x0, [sp, #224]
  44e310:	mov	w2, #0x0                   	// #0
  44e314:	bl	437300 <ferror@plt+0x355c0>
  44e318:	adrp	x0, 455000 <warn@@Base+0x5640>
  44e31c:	add	x0, x0, #0xb68
  44e320:	bl	401b70 <puts@plt>
  44e324:	ldrb	w0, [x24]
  44e328:	cbnz	w0, 44e034 <ferror@plt+0x4c2f4>
  44e32c:	b	44e024 <ferror@plt+0x4c2e4>
  44e330:	mov	x21, #0x0                   	// #0
  44e334:	b	44cd70 <ferror@plt+0x4b030>
  44e338:	ldr	w1, [sp, #104]
  44e33c:	cmp	w1, #0x0
  44e340:	mov	x1, #0xffffffff            	// #4294967295
  44e344:	ccmp	x0, x1, #0x0, ne  // ne = any
  44e348:	b.ne	44e580 <ferror@plt+0x4c840>  // b.any
  44e34c:	str	xzr, [sp, #232]
  44e350:	cmp	x2, x26
  44e354:	b.cs	44cf40 <ferror@plt+0x4b200>  // b.hs, b.nlast
  44e358:	mov	x0, x2
  44e35c:	add	x5, sp, #0xf0
  44e360:	add	x4, sp, #0xf8
  44e364:	add	x3, sp, #0x100
  44e368:	add	x2, sp, #0xe8
  44e36c:	mov	x1, x26
  44e370:	bl	436c30 <ferror@plt+0x34ef0>
  44e374:	ldr	x22, [sp, #232]
  44e378:	cbz	x22, 44cf40 <ferror@plt+0x4b200>
  44e37c:	ldr	w1, [sp, #212]
  44e380:	mov	x0, x22
  44e384:	ldr	x2, [sp, #176]
  44e388:	cmp	w1, #0x0
  44e38c:	cset	w3, ne  // ne = any
  44e390:	stp	x2, x27, [x22]
  44e394:	ldr	w2, [x22, #88]
  44e398:	sub	w1, w1, w3
  44e39c:	cmp	w2, w1
  44e3a0:	csel	w1, w2, w1, cs  // cs = hs, nlast
  44e3a4:	bl	42f6a8 <ferror@plt+0x2d968>
  44e3a8:	tbnz	w0, #31, 44e554 <ferror@plt+0x4c814>
  44e3ac:	ldr	x0, [sp, #232]
  44e3b0:	ldrb	w1, [x0, #92]
  44e3b4:	cbz	w1, 44e4a8 <ferror@plt+0x4c768>
  44e3b8:	and	w1, w1, #0x7
  44e3bc:	sub	w1, w1, #0x2
  44e3c0:	cmp	w1, #0x2
  44e3c4:	b.hi	44e524 <ferror@plt+0x4c7e4>  // b.pmore
  44e3c8:	adrp	x2, 48d000 <warn@@Base+0x3d640>
  44e3cc:	add	x2, x2, #0x960
  44e3d0:	add	x2, x2, #0xa00
  44e3d4:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44e3d8:	add	x3, x3, #0x364
  44e3dc:	str	x3, [sp, #120]
  44e3e0:	str	x22, [sp, #176]
  44e3e4:	ldr	w28, [x2, w1, uxtw #2]
  44e3e8:	b	449bcc <ferror@plt+0x47e8c>
  44e3ec:	cbnz	w0, 44d0e0 <ferror@plt+0x4b3a0>
  44e3f0:	b	44bd70 <ferror@plt+0x4a030>
  44e3f4:	cbnz	w0, 44d000 <ferror@plt+0x4b2c0>
  44e3f8:	b	44b4c4 <ferror@plt+0x49784>
  44e3fc:	cbnz	w0, 44d2f0 <ferror@plt+0x4b5b0>
  44e400:	b	44b394 <ferror@plt+0x49654>
  44e404:	cbnz	w0, 44d31c <ferror@plt+0x4b5dc>
  44e408:	b	44bfa4 <ferror@plt+0x4a264>
  44e40c:	cbnz	w0, 44d1dc <ferror@plt+0x4b49c>
  44e410:	b	44c504 <ferror@plt+0x4a7c4>
  44e414:	cbnz	w0, 44d294 <ferror@plt+0x4b554>
  44e418:	b	44b9c0 <ferror@plt+0x49c80>
  44e41c:	cbnz	w0, 44d1b0 <ferror@plt+0x4b470>
  44e420:	b	44b6d8 <ferror@plt+0x49998>
  44e424:	cbnz	w0, 44d500 <ferror@plt+0x4b7c0>
  44e428:	b	44bb9c <ferror@plt+0x49e5c>
  44e42c:	add	x2, x27, #0xc
  44e430:	cmp	x2, x26
  44e434:	b.cc	44e4c0 <ferror@plt+0x4c780>  // b.lo, b.ul, b.last
  44e438:	cmp	x28, x26
  44e43c:	b.cs	44e450 <ferror@plt+0x4c710>  // b.hs, b.nlast
  44e440:	sub	x1, x26, x28
  44e444:	sub	w0, w1, #0x1
  44e448:	cmp	w0, #0x7
  44e44c:	b.ls	44e4c4 <ferror@plt+0x4c784>  // b.plast
  44e450:	mov	x21, #0x0                   	// #0
  44e454:	ldr	x0, [sp, #232]
  44e458:	b	44e180 <ferror@plt+0x4c440>
  44e45c:	cbnz	w0, 44d6a0 <ferror@plt+0x4b960>
  44e460:	b	44b83c <ferror@plt+0x49afc>
  44e464:	cbnz	w0, 44d464 <ferror@plt+0x4b724>
  44e468:	b	44c3a4 <ferror@plt+0x4a664>
  44e46c:	cbnz	w0, 44d3f8 <ferror@plt+0x4b6b8>
  44e470:	b	44be54 <ferror@plt+0x4a114>
  44e474:	cbnz	w0, 44d5bc <ferror@plt+0x4b87c>
  44e478:	b	44b108 <ferror@plt+0x493c8>
  44e47c:	cbnz	w0, 44d438 <ferror@plt+0x4b6f8>
  44e480:	b	44b260 <ferror@plt+0x49520>
  44e484:	cbnz	w0, 44d614 <ferror@plt+0x4b8d4>
  44e488:	b	44c0e4 <ferror@plt+0x4a3a4>
  44e48c:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44e490:	add	x1, x1, #0xd8
  44e494:	mov	w2, #0x5                   	// #5
  44e498:	mov	x0, #0x0                   	// #0
  44e49c:	bl	401c70 <dcgettext@plt>
  44e4a0:	bl	44f9c0 <warn@@Base>
  44e4a4:	b	449a28 <ferror@plt+0x47ce8>
  44e4a8:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44e4ac:	ldr	w28, [sp, #140]
  44e4b0:	add	x1, x1, #0x364
  44e4b4:	str	x1, [sp, #120]
  44e4b8:	str	x22, [sp, #176]
  44e4bc:	b	449bcc <ferror@plt+0x47e8c>
  44e4c0:	mov	w1, #0x8                   	// #8
  44e4c4:	ldr	x3, [x23, #920]
  44e4c8:	mov	x0, x28
  44e4cc:	mov	x28, x2
  44e4d0:	str	wzr, [sp, #104]
  44e4d4:	mov	w22, #0x1                   	// #1
  44e4d8:	blr	x3
  44e4dc:	mov	x21, x0
  44e4e0:	mov	w1, #0x8                   	// #8
  44e4e4:	mov	x2, #0x8                   	// #8
  44e4e8:	b	44cf0c <ferror@plt+0x4b1cc>
  44e4ec:	mov	w3, w25
  44e4f0:	add	x0, x22, #0x610
  44e4f4:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44e4f8:	mov	x1, #0x40                  	// #64
  44e4fc:	add	x2, x2, #0xbe0
  44e500:	bl	4019e0 <snprintf@plt>
  44e504:	b	44e1ec <ferror@plt+0x4c4ac>
  44e508:	mov	w3, w28
  44e50c:	add	x0, x22, #0x610
  44e510:	adrp	x2, 45b000 <warn@@Base+0xb640>
  44e514:	mov	x1, #0x40                  	// #64
  44e518:	add	x2, x2, #0xbe0
  44e51c:	bl	4019e0 <snprintf@plt>
  44e520:	b	44e2e0 <ferror@plt+0x4c5a0>
  44e524:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44e528:	add	x1, x1, #0x364
  44e52c:	str	x1, [sp, #120]
  44e530:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44e534:	str	x22, [sp, #176]
  44e538:	ldr	w28, [x1, #868]
  44e53c:	b	449bcc <ferror@plt+0x47e8c>
  44e540:	str	x27, [sp, #160]
  44e544:	b	449a28 <ferror@plt+0x47ce8>
  44e548:	mov	w24, w1
  44e54c:	mov	w2, w1
  44e550:	b	44a044 <ferror@plt+0x48304>
  44e554:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44e558:	add	x1, x1, #0xd8
  44e55c:	mov	w2, #0x5                   	// #5
  44e560:	mov	x0, #0x0                   	// #0
  44e564:	str	x22, [sp, #176]
  44e568:	bl	401c70 <dcgettext@plt>
  44e56c:	bl	44f9c0 <warn@@Base>
  44e570:	b	449a28 <ferror@plt+0x47ce8>
  44e574:	mov	w0, #0xa                   	// #10
  44e578:	bl	401cf0 <putchar@plt>
  44e57c:	b	449acc <ferror@plt+0x47d8c>
  44e580:	cmn	x0, #0x1
  44e584:	csel	w22, w22, wzr, eq  // eq = none
  44e588:	cbz	w22, 44e17c <ferror@plt+0x4c43c>
  44e58c:	b	44e34c <ferror@plt+0x4c60c>
  44e590:	mov	x5, x0
  44e594:	mov	w8, #0x1                   	// #1
  44e598:	mov	w6, #0x0                   	// #0
  44e59c:	mov	w9, #0x0                   	// #0
  44e5a0:	mov	x0, #0x0                   	// #0
  44e5a4:	mov	w11, #0x3                   	// #3
  44e5a8:	cmp	x5, x1
  44e5ac:	b.cs	44e604 <ferror@plt+0x4c8c4>  // b.hs, b.nlast
  44e5b0:	ldrb	w7, [x5], #1
  44e5b4:	add	w9, w9, #0x1
  44e5b8:	cmp	w6, #0x3f
  44e5bc:	b.hi	44e618 <ferror@plt+0x4c8d8>  // b.pmore
  44e5c0:	and	x10, x7, #0x7f
  44e5c4:	lsl	x12, x10, x6
  44e5c8:	orr	x0, x0, x12
  44e5cc:	lsr	x12, x0, x6
  44e5d0:	cmp	x10, x12
  44e5d4:	csel	w8, w8, w11, eq  // eq = none
  44e5d8:	add	w6, w6, #0x7
  44e5dc:	tbnz	w7, #7, 44e5a8 <ferror@plt+0x4c868>
  44e5e0:	cmp	w6, #0x3f
  44e5e4:	and	w8, w8, #0xfffffffe
  44e5e8:	ccmp	w2, #0x0, #0x4, ls  // ls = plast
  44e5ec:	b.eq	44e604 <ferror@plt+0x4c8c4>  // b.none
  44e5f0:	mov	x1, #0xffffffffffffffff    	// #-1
  44e5f4:	tst	x7, #0x40
  44e5f8:	lsl	x1, x1, x6
  44e5fc:	orr	x1, x0, x1
  44e600:	csel	x0, x1, x0, ne  // ne = any
  44e604:	cbz	x3, 44e60c <ferror@plt+0x4c8cc>
  44e608:	str	w9, [x3]
  44e60c:	cbz	x4, 44e614 <ferror@plt+0x4c8d4>
  44e610:	str	w8, [x4]
  44e614:	ret
  44e618:	tst	x7, #0x7f
  44e61c:	csel	w8, w8, w11, eq  // eq = none
  44e620:	tbnz	w7, #7, 44e5a8 <ferror@plt+0x4c868>
  44e624:	b	44e5e0 <ferror@plt+0x4c8a0>
  44e628:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44e62c:	add	x1, x1, #0x760
  44e630:	cmp	w0, #0x3e
  44e634:	str	xzr, [x1, #1616]
  44e638:	b.eq	44e6e4 <ferror@plt+0x4c9a4>  // b.none
  44e63c:	b.hi	44e6a8 <ferror@plt+0x4c968>  // b.pmore
  44e640:	cmp	w0, #0x6
  44e644:	b.eq	44e734 <ferror@plt+0x4c9f4>  // b.none
  44e648:	cmp	w0, #0x16
  44e64c:	b.ne	44e678 <ferror@plt+0x4c938>  // b.any
  44e650:	adrp	x0, 48e000 <warn@@Base+0x3e640>
  44e654:	add	x0, x0, #0xa60
  44e658:	add	x0, x0, #0x850
  44e65c:	adrp	x2, 42f000 <ferror@plt+0x2d2c0>
  44e660:	mov	w3, #0x54                  	// #84
  44e664:	add	x2, x2, #0x638
  44e668:	str	x0, [x1, #16]
  44e66c:	str	w3, [x1, #24]
  44e670:	str	x2, [x1, #1616]
  44e674:	ret
  44e678:	cmp	w0, #0x3
  44e67c:	b.ne	44e674 <ferror@plt+0x4c934>  // b.any
  44e680:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  44e684:	add	x0, x0, #0x960
  44e688:	add	x0, x0, #0xb00
  44e68c:	adrp	x2, 42f000 <ferror@plt+0x2d2c0>
  44e690:	mov	w3, #0x65                  	// #101
  44e694:	add	x2, x2, #0x638
  44e698:	str	x0, [x1, #16]
  44e69c:	str	w3, [x1, #24]
  44e6a0:	str	x2, [x1, #1616]
  44e6a4:	ret
  44e6a8:	cmp	w0, #0xb7
  44e6ac:	b.eq	44e70c <ferror@plt+0x4c9cc>  // b.none
  44e6b0:	b.ls	44e6d8 <ferror@plt+0x4c998>  // b.plast
  44e6b4:	cmp	w0, #0xf3
  44e6b8:	b.ne	44e674 <ferror@plt+0x4c934>  // b.any
  44e6bc:	mov	w2, #0x2000                	// #8192
  44e6c0:	adrp	x0, 42f000 <ferror@plt+0x2d2c0>
  44e6c4:	add	x0, x0, #0xa68
  44e6c8:	str	xzr, [x1, #16]
  44e6cc:	str	w2, [x1, #24]
  44e6d0:	str	x0, [x1, #1616]
  44e6d4:	ret
  44e6d8:	sub	w0, w0, #0xb4
  44e6dc:	cmp	w0, #0x1
  44e6e0:	b.hi	44e674 <ferror@plt+0x4c934>  // b.pmore
  44e6e4:	adrp	x0, 48e000 <warn@@Base+0x3e640>
  44e6e8:	add	x0, x0, #0xa60
  44e6ec:	add	x0, x0, #0x60
  44e6f0:	mov	w3, #0x7e                  	// #126
  44e6f4:	adrp	x2, 42f000 <ferror@plt+0x2d2c0>
  44e6f8:	add	x2, x2, #0x638
  44e6fc:	str	x0, [x1, #16]
  44e700:	str	w3, [x1, #24]
  44e704:	str	x2, [x1, #1616]
  44e708:	ret
  44e70c:	adrp	x0, 48e000 <warn@@Base+0x3e640>
  44e710:	add	x0, x0, #0xa60
  44e714:	add	x0, x0, #0x450
  44e718:	mov	w3, #0x80                  	// #128
  44e71c:	adrp	x2, 42f000 <ferror@plt+0x2d2c0>
  44e720:	add	x2, x2, #0x638
  44e724:	str	x0, [x1, #16]
  44e728:	str	w3, [x1, #24]
  44e72c:	str	x2, [x1, #1616]
  44e730:	ret
  44e734:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  44e738:	add	x0, x0, #0x960
  44e73c:	add	x0, x0, #0xe30
  44e740:	adrp	x2, 42f000 <ferror@plt+0x2d2c0>
  44e744:	mov	w3, #0x65                  	// #101
  44e748:	add	x2, x2, #0x638
  44e74c:	str	x0, [x1, #16]
  44e750:	str	w3, [x1, #24]
  44e754:	str	x2, [x1, #1616]
  44e758:	b	44e6a4 <ferror@plt+0x4c964>
  44e75c:	nop
  44e760:	adrp	x2, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44e764:	add	x2, x2, #0x760
  44e768:	cmp	w0, #0x42
  44e76c:	str	xzr, [x2, #1616]
  44e770:	b.eq	44e814 <ferror@plt+0x4cad4>  // b.none
  44e774:	b.ls	44e7b0 <ferror@plt+0x4ca70>  // b.plast
  44e778:	cmp	w0, #0x45
  44e77c:	b.eq	44e830 <ferror@plt+0x4caf0>  // b.none
  44e780:	cmp	w0, #0x52
  44e784:	b.ne	44e7ac <ferror@plt+0x4ca6c>  // b.any
  44e788:	adrp	x0, 48e000 <warn@@Base+0x3e640>
  44e78c:	add	x0, x0, #0xa60
  44e790:	add	x0, x0, #0x450
  44e794:	adrp	x1, 42f000 <ferror@plt+0x2d2c0>
  44e798:	mov	w3, #0x80                  	// #128
  44e79c:	add	x1, x1, #0x638
  44e7a0:	str	x0, [x2, #16]
  44e7a4:	str	w3, [x2, #24]
  44e7a8:	str	x1, [x2, #1616]
  44e7ac:	ret
  44e7b0:	cmp	w0, #0x8
  44e7b4:	b.eq	44e7e8 <ferror@plt+0x4caa8>  // b.none
  44e7b8:	cmp	w0, #0xb
  44e7bc:	b.ne	44e7ac <ferror@plt+0x4ca6c>  // b.any
  44e7c0:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  44e7c4:	add	x0, x0, #0x960
  44e7c8:	add	x0, x0, #0xe30
  44e7cc:	mov	w3, #0x65                  	// #101
  44e7d0:	adrp	x1, 42f000 <ferror@plt+0x2d2c0>
  44e7d4:	add	x1, x1, #0x638
  44e7d8:	str	x0, [x2, #16]
  44e7dc:	str	w3, [x2, #24]
  44e7e0:	str	x1, [x2, #1616]
  44e7e4:	ret
  44e7e8:	cmp	x1, #0x88
  44e7ec:	b.eq	44e864 <ferror@plt+0x4cb24>  // b.none
  44e7f0:	b.hi	44e88c <ferror@plt+0x4cb4c>  // b.pmore
  44e7f4:	cmp	x1, #0x9
  44e7f8:	b.hi	44e858 <ferror@plt+0x4cb18>  // b.pmore
  44e7fc:	cmp	x1, #0x7
  44e800:	b.hi	44e864 <ferror@plt+0x4cb24>  // b.pmore
  44e804:	adrp	x0, 48d000 <warn@@Base+0x3d640>
  44e808:	add	x0, x0, #0x960
  44e80c:	add	x0, x0, #0xb00
  44e810:	b	44e7cc <ferror@plt+0x4ca8c>
  44e814:	mov	w1, #0x2000                	// #8192
  44e818:	adrp	x0, 42f000 <ferror@plt+0x2d2c0>
  44e81c:	add	x0, x0, #0xa68
  44e820:	str	xzr, [x2, #16]
  44e824:	str	w1, [x2, #24]
  44e828:	str	x0, [x2, #1616]
  44e82c:	ret
  44e830:	adrp	x0, 48e000 <warn@@Base+0x3e640>
  44e834:	add	x0, x0, #0xa60
  44e838:	add	x0, x0, #0x850
  44e83c:	mov	w3, #0x54                  	// #84
  44e840:	adrp	x1, 42f000 <ferror@plt+0x2d2c0>
  44e844:	add	x1, x1, #0x638
  44e848:	str	x0, [x2, #16]
  44e84c:	str	w3, [x2, #24]
  44e850:	str	x1, [x2, #1616]
  44e854:	ret
  44e858:	sub	x1, x1, #0x10
  44e85c:	cmp	x1, #0x1
  44e860:	b.hi	44e804 <ferror@plt+0x4cac4>  // b.pmore
  44e864:	adrp	x0, 48e000 <warn@@Base+0x3e640>
  44e868:	add	x0, x0, #0xa60
  44e86c:	add	x0, x0, #0x60
  44e870:	mov	w3, #0x7e                  	// #126
  44e874:	adrp	x1, 42f000 <ferror@plt+0x2d2c0>
  44e878:	add	x1, x1, #0x638
  44e87c:	str	x0, [x2, #16]
  44e880:	str	w3, [x2, #24]
  44e884:	str	x1, [x2, #1616]
  44e888:	ret
  44e88c:	cmp	x1, #0x90
  44e890:	b.ne	44e804 <ferror@plt+0x4cac4>  // b.any
  44e894:	b	44e864 <ferror@plt+0x4cb24>
  44e898:	stp	x29, x30, [sp, #-48]!
  44e89c:	mov	x29, sp
  44e8a0:	stp	x19, x20, [sp, #16]
  44e8a4:	adrp	x20, 4ab000 <warn@@Base+0x5b640>
  44e8a8:	add	x20, x20, #0x190
  44e8ac:	str	x21, [sp, #32]
  44e8b0:	mov	x21, x0
  44e8b4:	mov	w19, w1
  44e8b8:	ldr	w0, [x20, #4]
  44e8bc:	cmn	w0, #0x1
  44e8c0:	b.eq	44e93c <ferror@plt+0x4cbfc>  // b.none
  44e8c4:	cbz	w0, 44e928 <ferror@plt+0x4cbe8>
  44e8c8:	adrp	x0, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44e8cc:	add	x0, x0, #0x760
  44e8d0:	ldr	w1, [x0, #1660]
  44e8d4:	cbz	w1, 44e928 <ferror@plt+0x4cbe8>
  44e8d8:	mov	x2, #0x0                   	// #0
  44e8dc:	ldr	x0, [x0, #1648]
  44e8e0:	b	44e8ec <ferror@plt+0x4cbac>
  44e8e4:	cmp	w1, w2
  44e8e8:	b.ls	44e928 <ferror@plt+0x4cbe8>  // b.plast
  44e8ec:	ldr	w4, [x0, x2, lsl #2]
  44e8f0:	mov	w3, w2
  44e8f4:	add	x2, x2, #0x1
  44e8f8:	cmp	w4, w19
  44e8fc:	b.ne	44e8e4 <ferror@plt+0x4cba4>  // b.any
  44e900:	b	44e910 <ferror@plt+0x4cbd0>
  44e904:	ldr	w2, [x0, w1, uxtw #2]
  44e908:	cbz	w2, 44e96c <ferror@plt+0x4cc2c>
  44e90c:	mov	w3, w1
  44e910:	sub	w1, w3, #0x1
  44e914:	cbnz	w3, 44e904 <ferror@plt+0x4cbc4>
  44e918:	ldp	x19, x20, [sp, #16]
  44e91c:	ldr	x21, [sp, #32]
  44e920:	ldp	x29, x30, [sp], #48
  44e924:	ret
  44e928:	mov	x0, #0x0                   	// #0
  44e92c:	ldp	x19, x20, [sp, #16]
  44e930:	ldr	x21, [sp, #32]
  44e934:	ldp	x29, x30, [sp], #48
  44e938:	ret
  44e93c:	mov	w2, #0x1                   	// #1
  44e940:	mov	x1, x21
  44e944:	mov	w0, #0x26                  	// #38
  44e948:	str	w2, [x20, #4]
  44e94c:	bl	4307b0 <ferror@plt+0x2ea70>
  44e950:	cbnz	w0, 44e9a0 <ferror@plt+0x4cc60>
  44e954:	mov	x1, x21
  44e958:	mov	w0, #0x27                  	// #39
  44e95c:	bl	4307b0 <ferror@plt+0x2ea70>
  44e960:	cbnz	w0, 44e980 <ferror@plt+0x4cc40>
  44e964:	ldr	w0, [x20, #4]
  44e968:	b	44e8c4 <ferror@plt+0x4cb84>
  44e96c:	add	x0, x0, w3, uxtw #2
  44e970:	ldp	x19, x20, [sp, #16]
  44e974:	ldr	x21, [sp, #32]
  44e978:	ldp	x29, x30, [sp], #48
  44e97c:	ret
  44e980:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  44e984:	mov	w1, #0x0                   	// #0
  44e988:	add	x0, x0, #0x2a8
  44e98c:	bl	434e78 <ferror@plt+0x33138>
  44e990:	cbnz	w0, 44e964 <ferror@plt+0x4cc24>
  44e994:	mov	x0, #0x0                   	// #0
  44e998:	str	wzr, [x20, #4]
  44e99c:	b	44e918 <ferror@plt+0x4cbd8>
  44e9a0:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  44e9a4:	mov	w1, #0x0                   	// #0
  44e9a8:	add	x0, x0, #0x238
  44e9ac:	bl	434e78 <ferror@plt+0x33138>
  44e9b0:	cbnz	w0, 44e954 <ferror@plt+0x4cc14>
  44e9b4:	str	wzr, [x20, #4]
  44e9b8:	b	44e954 <ferror@plt+0x4cc14>
  44e9bc:	nop
  44e9c0:	mov	x2, #0xffffffffffffffff    	// #-1
  44e9c4:	udiv	x2, x2, x1
  44e9c8:	cmp	x2, x0
  44e9cc:	b.ls	44e9d8 <ferror@plt+0x4cc98>  // b.plast
  44e9d0:	mul	x0, x1, x0
  44e9d4:	b	4539a0 <warn@@Base+0x3fe0>
  44e9d8:	mov	x0, #0x0                   	// #0
  44e9dc:	ret
  44e9e0:	mov	x2, #0xffffffffffffffff    	// #-1
  44e9e4:	stp	x29, x30, [sp, #-32]!
  44e9e8:	udiv	x2, x2, x1
  44e9ec:	mov	x29, sp
  44e9f0:	stp	x19, x20, [sp, #16]
  44e9f4:	mov	x19, x0
  44e9f8:	cmp	x2, x0
  44e9fc:	b.ls	44ea10 <ferror@plt+0x4ccd0>  // b.plast
  44ea00:	ldp	x19, x20, [sp, #16]
  44ea04:	mul	x0, x1, x0
  44ea08:	ldp	x29, x30, [sp], #32
  44ea0c:	b	4539a0 <warn@@Base+0x3fe0>
  44ea10:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  44ea14:	mov	w2, #0x5                   	// #5
  44ea18:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ea1c:	add	x1, x1, #0x738
  44ea20:	ldr	x20, [x0, #1136]
  44ea24:	mov	x0, #0x0                   	// #0
  44ea28:	bl	401c70 <dcgettext@plt>
  44ea2c:	mov	x1, x0
  44ea30:	mov	x2, x19
  44ea34:	mov	x0, x20
  44ea38:	bl	401d20 <fprintf@plt>
  44ea3c:	mov	w0, #0x1                   	// #1
  44ea40:	bl	4538a0 <warn@@Base+0x3ee0>
  44ea44:	nop
  44ea48:	mov	x3, #0xffffffffffffffff    	// #-1
  44ea4c:	stp	x29, x30, [sp, #-32]!
  44ea50:	udiv	x3, x3, x2
  44ea54:	mov	x29, sp
  44ea58:	str	x19, [sp, #16]
  44ea5c:	mov	x19, x1
  44ea60:	cmp	x3, x1
  44ea64:	b.ls	44ea78 <ferror@plt+0x4cd38>  // b.plast
  44ea68:	ldr	x19, [sp, #16]
  44ea6c:	mul	x1, x2, x1
  44ea70:	ldp	x29, x30, [sp], #32
  44ea74:	b	453a28 <warn@@Base+0x4068>
  44ea78:	mov	w2, #0x5                   	// #5
  44ea7c:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ea80:	mov	x0, #0x0                   	// #0
  44ea84:	add	x1, x1, #0x788
  44ea88:	bl	401c70 <dcgettext@plt>
  44ea8c:	mov	x1, x19
  44ea90:	bl	44f3e8 <error@@Base>
  44ea94:	mov	w0, #0x1                   	// #1
  44ea98:	bl	4538a0 <warn@@Base+0x3ee0>
  44ea9c:	nop
  44eaa0:	mov	x2, #0xffffffffffffffff    	// #-1
  44eaa4:	udiv	x2, x2, x1
  44eaa8:	cmp	x2, x0
  44eaac:	b.ls	44eab4 <ferror@plt+0x4cd74>  // b.plast
  44eab0:	b	4539d8 <warn@@Base+0x4018>
  44eab4:	stp	x29, x30, [sp, #-32]!
  44eab8:	mov	w2, #0x5                   	// #5
  44eabc:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44eac0:	mov	x29, sp
  44eac4:	add	x1, x1, #0x7d8
  44eac8:	str	x19, [sp, #16]
  44eacc:	mov	x19, x0
  44ead0:	mov	x0, #0x0                   	// #0
  44ead4:	bl	401c70 <dcgettext@plt>
  44ead8:	mov	x1, x19
  44eadc:	bl	44f3e8 <error@@Base>
  44eae0:	mov	w0, #0x1                   	// #1
  44eae4:	bl	4538a0 <warn@@Base+0x3ee0>
  44eae8:	stp	x29, x30, [sp, #-144]!
  44eaec:	mov	x29, sp
  44eaf0:	stp	x21, x22, [sp, #32]
  44eaf4:	adrp	x21, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44eaf8:	adrp	x22, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44eafc:	ldr	w2, [x21, #852]
  44eb00:	stp	x19, x20, [sp, #16]
  44eb04:	mov	x19, x0
  44eb08:	ldr	w0, [x22, #900]
  44eb0c:	orr	w2, w2, w0
  44eb10:	cbz	w2, 44eb30 <ferror@plt+0x4cdf0>
  44eb14:	mov	x20, x1
  44eb18:	mov	w0, #0xa                   	// #10
  44eb1c:	mov	x1, x19
  44eb20:	bl	42cea8 <ferror@plt+0x2b168>
  44eb24:	cbnz	w0, 44eb7c <ferror@plt+0x4ce3c>
  44eb28:	ldr	w0, [x21, #852]
  44eb2c:	cbnz	w0, 44eb44 <ferror@plt+0x4ce04>
  44eb30:	mov	w0, #0x0                   	// #0
  44eb34:	ldp	x19, x20, [sp, #16]
  44eb38:	ldp	x21, x22, [sp, #32]
  44eb3c:	ldp	x29, x30, [sp], #144
  44eb40:	ret
  44eb44:	mov	x1, x19
  44eb48:	mov	w0, #0x29                  	// #41
  44eb4c:	bl	42cea8 <ferror@plt+0x2b168>
  44eb50:	cbnz	w0, 44ec14 <ferror@plt+0x4ced4>
  44eb54:	mov	x1, x19
  44eb58:	mov	w0, #0x28                  	// #40
  44eb5c:	bl	42cea8 <ferror@plt+0x2b168>
  44eb60:	cbnz	w0, 44ebec <ferror@plt+0x4ceac>
  44eb64:	adrp	x1, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44eb68:	mov	w0, #0x1                   	// #1
  44eb6c:	ldr	x1, [x1, #1936]
  44eb70:	cbnz	x1, 44eb34 <ferror@plt+0x4cdf4>
  44eb74:	str	wzr, [x21, #852]
  44eb78:	b	44eb30 <ferror@plt+0x4cdf0>
  44eb7c:	mov	x1, x19
  44eb80:	mov	w0, #0x0                   	// #0
  44eb84:	bl	42cea8 <ferror@plt+0x2b168>
  44eb88:	cbz	w0, 44eb28 <ferror@plt+0x4cde8>
  44eb8c:	mov	x1, x19
  44eb90:	mov	w0, #0x3                   	// #3
  44eb94:	bl	42cea8 <ferror@plt+0x2b168>
  44eb98:	cbz	w0, 44eb28 <ferror@plt+0x4cde8>
  44eb9c:	stp	x23, x24, [sp, #48]
  44eba0:	adrp	x23, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44eba4:	add	x23, x23, #0x760
  44eba8:	ldr	x24, [x23, #1712]
  44ebac:	cbz	x24, 44ebc0 <ferror@plt+0x4ce80>
  44ebb0:	mov	x0, x24
  44ebb4:	ldr	x24, [x24, #16]
  44ebb8:	bl	401bc0 <free@plt>
  44ebbc:	cbnz	x24, 44ebb0 <ferror@plt+0x4ce70>
  44ebc0:	adrp	x0, 4ab000 <warn@@Base+0x5b640>
  44ebc4:	mov	x1, x19
  44ebc8:	add	x0, x0, #0x2e8
  44ebcc:	mov	w4, #0x0                   	// #0
  44ebd0:	mov	w3, #0x1                   	// #1
  44ebd4:	mov	w2, #0x0                   	// #0
  44ebd8:	str	xzr, [x23, #1712]
  44ebdc:	bl	43bd00 <ferror@plt+0x39fc0>
  44ebe0:	cbnz	w0, 44ec3c <ferror@plt+0x4cefc>
  44ebe4:	ldp	x23, x24, [sp, #48]
  44ebe8:	b	44eb28 <ferror@plt+0x4cde8>
  44ebec:	mov	x0, x20
  44ebf0:	add	x4, sp, #0x88
  44ebf4:	adrp	x3, 42f000 <ferror@plt+0x2d2c0>
  44ebf8:	adrp	x2, 42f000 <ferror@plt+0x2d2c0>
  44ebfc:	add	x3, x3, #0x800
  44ec00:	add	x2, x2, #0x960
  44ec04:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  44ec08:	add	x1, x1, #0x318
  44ec0c:	bl	430be8 <ferror@plt+0x2eea8>
  44ec10:	b	44eb64 <ferror@plt+0x4ce24>
  44ec14:	add	x4, sp, #0x88
  44ec18:	mov	x0, x20
  44ec1c:	adrp	x3, 42f000 <ferror@plt+0x2d2c0>
  44ec20:	adrp	x2, 42f000 <ferror@plt+0x2d2c0>
  44ec24:	add	x3, x3, #0x7e0
  44ec28:	add	x2, x2, #0x9e0
  44ec2c:	adrp	x1, 4ac000 <warn@@Base+0x5c640>
  44ec30:	add	x1, x1, #0x388
  44ec34:	bl	430be8 <ferror@plt+0x2eea8>
  44ec38:	b	44eb54 <ferror@plt+0x4ce14>
  44ec3c:	stp	x25, x26, [sp, #64]
  44ec40:	ldr	x25, [x23, #1712]
  44ec44:	cbz	x25, 44eea0 <ferror@plt+0x4d160>
  44ec48:	adrp	x26, 48b000 <warn@@Base+0x3b640>
  44ec4c:	adrp	x0, 489000 <warn@@Base+0x39640>
  44ec50:	add	x26, x26, #0x920
  44ec54:	add	x0, x0, #0xca8
  44ec58:	mov	x24, #0x0                   	// #0
  44ec5c:	stp	x27, x28, [sp, #80]
  44ec60:	mov	w28, #0x0                   	// #0
  44ec64:	stp	xzr, x0, [sp, #104]
  44ec68:	b	44ec8c <ferror@plt+0x4cf4c>
  44ec6c:	cbz	w0, 44ecb4 <ferror@plt+0x4cf74>
  44ec70:	mov	x1, x26
  44ec74:	mov	w2, #0x5                   	// #5
  44ec78:	mov	x0, #0x0                   	// #0
  44ec7c:	bl	401c70 <dcgettext@plt>
  44ec80:	bl	44f3e8 <error@@Base>
  44ec84:	ldr	x25, [x25, #16]
  44ec88:	cbz	x25, 44ee04 <ferror@plt+0x4d0c4>
  44ec8c:	ldr	w0, [x25]
  44ec90:	cmp	w0, #0x1
  44ec94:	b.eq	44eca8 <ferror@plt+0x4cf68>  // b.none
  44ec98:	cmp	w0, #0x2
  44ec9c:	b.ne	44ec6c <ferror@plt+0x4cf2c>  // b.any
  44eca0:	ldr	x24, [x25, #8]
  44eca4:	b	44ec84 <ferror@plt+0x4cf44>
  44eca8:	ldr	x0, [x25, #8]
  44ecac:	str	x0, [sp, #104]
  44ecb0:	b	44ec84 <ferror@plt+0x4cf44>
  44ecb4:	ldr	w0, [x22, #900]
  44ecb8:	cbz	w0, 44ed98 <ferror@plt+0x4d058>
  44ecbc:	cbz	w28, 44ee60 <ferror@plt+0x4d120>
  44ecc0:	mov	w2, #0x5                   	// #5
  44ecc4:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ecc8:	mov	x0, #0x0                   	// #0
  44eccc:	add	x1, x1, #0x868
  44ecd0:	bl	401c70 <dcgettext@plt>
  44ecd4:	ldr	x1, [x25, #8]
  44ecd8:	bl	401cc0 <printf@plt>
  44ecdc:	mov	w2, #0x5                   	// #5
  44ece0:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ece4:	mov	x0, #0x0                   	// #0
  44ece8:	add	x1, x1, #0x880
  44ecec:	bl	401c70 <dcgettext@plt>
  44ecf0:	mov	x27, x0
  44ecf4:	ldr	x2, [sp, #104]
  44ecf8:	mov	x1, x2
  44ecfc:	cbz	x2, 44ee84 <ferror@plt+0x4d144>
  44ed00:	mov	x0, x27
  44ed04:	bl	401cc0 <printf@plt>
  44ed08:	cbz	x24, 44ed70 <ferror@plt+0x4d030>
  44ed0c:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ed10:	add	x1, x1, #0x8a8
  44ed14:	mov	w2, #0x5                   	// #5
  44ed18:	mov	x0, #0x0                   	// #0
  44ed1c:	bl	401c70 <dcgettext@plt>
  44ed20:	bl	401cc0 <printf@plt>
  44ed24:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44ed28:	ldr	w1, [x1, #864]
  44ed2c:	cbnz	w1, 44ee14 <ferror@plt+0x4d0d4>
  44ed30:	mov	x1, #0x50                  	// #80
  44ed34:	sub	x0, x1, w0, sxtw
  44ed38:	cmp	x0, #0x1a
  44ed3c:	b.hi	44ee14 <ferror@plt+0x4d0d4>  // b.pmore
  44ed40:	adrp	x27, 486000 <warn@@Base+0x36640>
  44ed44:	add	x27, x27, #0x558
  44ed48:	mov	x28, #0x0                   	// #0
  44ed4c:	nop
  44ed50:	mov	x0, x27
  44ed54:	cbz	x28, 44ee3c <ferror@plt+0x4d0fc>
  44ed58:	ldrb	w1, [x24, x28]
  44ed5c:	bl	401cc0 <printf@plt>
  44ed60:	cmp	x28, #0x7
  44ed64:	b.eq	44ed88 <ferror@plt+0x4d048>  // b.none
  44ed68:	add	x28, x28, #0x1
  44ed6c:	b	44ed50 <ferror@plt+0x4d010>
  44ed70:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ed74:	add	x1, x1, #0x8b8
  44ed78:	mov	w2, #0x5                   	// #5
  44ed7c:	mov	x0, #0x0                   	// #0
  44ed80:	bl	401c70 <dcgettext@plt>
  44ed84:	bl	401cc0 <printf@plt>
  44ed88:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44ed8c:	mov	w28, #0x1                   	// #1
  44ed90:	add	x0, x0, #0x860
  44ed94:	bl	401b70 <puts@plt>
  44ed98:	ldr	w0, [x21, #852]
  44ed9c:	cbz	w0, 44ec84 <ferror@plt+0x4cf44>
  44eda0:	ldp	x0, x1, [sp, #104]
  44eda4:	mov	x3, #0x0                   	// #0
  44eda8:	ldr	x2, [x25, #8]
  44edac:	bl	4513d0 <warn@@Base+0x1a10>
  44edb0:	mov	x27, x0
  44edb4:	bl	42d140 <ferror@plt+0x2b400>
  44edb8:	mov	x3, x0
  44edbc:	cbz	x0, 44eeac <ferror@plt+0x4d16c>
  44edc0:	mov	w2, #0x5                   	// #5
  44edc4:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44edc8:	mov	x0, #0x0                   	// #0
  44edcc:	add	x1, x1, #0x8f0
  44edd0:	str	x3, [sp, #120]
  44edd4:	bl	401c70 <dcgettext@plt>
  44edd8:	mov	x1, x20
  44eddc:	mov	x2, x27
  44ede0:	bl	401cc0 <printf@plt>
  44ede4:	mov	x0, #0x18                  	// #24
  44ede8:	bl	4539a0 <warn@@Base+0x3fe0>
  44edec:	ldr	x1, [x23, #48]
  44edf0:	str	x1, [x0, #16]
  44edf4:	ldr	x3, [sp, #120]
  44edf8:	stp	x3, x27, [x0]
  44edfc:	str	x0, [x23, #48]
  44ee00:	b	44ec84 <ferror@plt+0x4cf44>
  44ee04:	ldp	x23, x24, [sp, #48]
  44ee08:	ldp	x25, x26, [sp, #64]
  44ee0c:	ldp	x27, x28, [sp, #80]
  44ee10:	b	44eb28 <ferror@plt+0x4cde8>
  44ee14:	adrp	x27, 486000 <warn@@Base+0x36640>
  44ee18:	add	x27, x27, #0x558
  44ee1c:	mov	x28, #0x0                   	// #0
  44ee20:	ldrb	w1, [x24, x28]
  44ee24:	mov	x0, x27
  44ee28:	add	x28, x28, #0x1
  44ee2c:	bl	401cc0 <printf@plt>
  44ee30:	cmp	x28, #0x8
  44ee34:	b.ne	44ee20 <ferror@plt+0x4d0e0>  // b.any
  44ee38:	b	44ed88 <ferror@plt+0x4d048>
  44ee3c:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  44ee40:	add	x28, x28, #0x1
  44ee44:	ldr	x1, [x0, #1160]
  44ee48:	mov	w0, #0xa                   	// #10
  44ee4c:	bl	401990 <putc@plt>
  44ee50:	ldrb	w1, [x24]
  44ee54:	mov	x0, x27
  44ee58:	bl	401cc0 <printf@plt>
  44ee5c:	b	44ed50 <ferror@plt+0x4d010>
  44ee60:	mov	w2, #0x5                   	// #5
  44ee64:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ee68:	mov	x0, #0x0                   	// #0
  44ee6c:	add	x1, x1, #0x830
  44ee70:	bl	401c70 <dcgettext@plt>
  44ee74:	adrp	x1, 4ab000 <warn@@Base+0x5b640>
  44ee78:	ldr	x1, [x1, #744]
  44ee7c:	bl	401cc0 <printf@plt>
  44ee80:	b	44ecc0 <ferror@plt+0x4cf80>
  44ee84:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44ee88:	add	x1, x1, #0x898
  44ee8c:	mov	w2, #0x5                   	// #5
  44ee90:	mov	x0, #0x0                   	// #0
  44ee94:	bl	401c70 <dcgettext@plt>
  44ee98:	mov	x1, x0
  44ee9c:	b	44ed00 <ferror@plt+0x4cfc0>
  44eea0:	ldp	x23, x24, [sp, #48]
  44eea4:	ldp	x25, x26, [sp, #64]
  44eea8:	b	44eb28 <ferror@plt+0x4cde8>
  44eeac:	mov	w2, #0x5                   	// #5
  44eeb0:	adrp	x1, 48b000 <warn@@Base+0x3b640>
  44eeb4:	add	x1, x1, #0x8d0
  44eeb8:	bl	401c70 <dcgettext@plt>
  44eebc:	mov	x1, x27
  44eec0:	bl	44f9c0 <warn@@Base>
  44eec4:	mov	x0, x27
  44eec8:	bl	401bc0 <free@plt>
  44eecc:	b	44ec84 <ferror@plt+0x4cf44>
  44eed0:	stp	x29, x30, [sp, #-48]!
  44eed4:	mov	x29, sp
  44eed8:	stp	x21, x22, [sp, #32]
  44eedc:	adrp	x22, 4ae000 <stdout@@GLIBC_2.17+0x1b78>
  44eee0:	add	x22, x22, #0x760
  44eee4:	stp	x19, x20, [sp, #16]
  44eee8:	ldr	x20, [x22, #1408]
  44eeec:	cbz	x20, 44ef1c <ferror@plt+0x4d1dc>
  44eef0:	mov	x21, x20
  44eef4:	ldr	x20, [x20, #40]
  44eef8:	ldr	x19, [x21, #24]
  44eefc:	cbz	x19, 44ef10 <ferror@plt+0x4d1d0>
  44ef00:	mov	x0, x19
  44ef04:	ldr	x19, [x19, #24]
  44ef08:	bl	401bc0 <free@plt>
  44ef0c:	cbnz	x19, 44ef00 <ferror@plt+0x4d1c0>
  44ef10:	mov	x0, x21
  44ef14:	bl	401bc0 <free@plt>
  44ef18:	cbnz	x20, 44eef0 <ferror@plt+0x4d1b0>
  44ef1c:	mov	w19, #0x0                   	// #0
  44ef20:	str	xzr, [x22, #1408]
  44ef24:	str	xzr, [x22, #1416]
  44ef28:	mov	w0, w19
  44ef2c:	add	w19, w19, #0x1
  44ef30:	bl	42d0a0 <ferror@plt+0x2b360>
  44ef34:	cmp	w19, #0x2b
  44ef38:	b.ne	44ef28 <ferror@plt+0x4d1e8>  // b.any
  44ef3c:	ldr	x21, [x22, #1424]
  44ef40:	cbz	x21, 44efc4 <ferror@plt+0x4d284>
  44ef44:	ldr	w20, [x22, #1696]
  44ef48:	sub	w20, w20, #0x1
  44ef4c:	cmn	w20, #0x3
  44ef50:	b.hi	44efb0 <ferror@plt+0x4d270>  // b.pmore
  44ef54:	add	x0, x21, #0x98
  44ef58:	mov	w1, #0x68                  	// #104
  44ef5c:	add	x19, x21, #0x30
  44ef60:	umaddl	x20, w20, w1, x0
  44ef64:	b	44ef7c <ferror@plt+0x4d23c>
  44ef68:	ldr	w0, [x19, #52]
  44ef6c:	cbz	w0, 44ef9c <ferror@plt+0x4d25c>
  44ef70:	add	x19, x19, #0x68
  44ef74:	cmp	x19, x20
  44ef78:	b.eq	44efb0 <ferror@plt+0x4d270>  // b.none
  44ef7c:	ldr	w0, [x19, #28]
  44ef80:	cbnz	w0, 44ef68 <ferror@plt+0x4d228>
  44ef84:	ldr	x0, [x19]
  44ef88:	bl	401bc0 <free@plt>
  44ef8c:	ldr	x0, [x19, #16]
  44ef90:	bl	401bc0 <free@plt>
  44ef94:	ldr	w0, [x19, #52]
  44ef98:	cbnz	w0, 44ef70 <ferror@plt+0x4d230>
  44ef9c:	ldr	x0, [x19, #40]
  44efa0:	add	x19, x19, #0x68
  44efa4:	bl	401bc0 <free@plt>
  44efa8:	cmp	x19, x20
  44efac:	b.ne	44ef7c <ferror@plt+0x4d23c>  // b.any
  44efb0:	mov	x0, x21
  44efb4:	bl	401bc0 <free@plt>
  44efb8:	str	xzr, [x22, #1424]
  44efbc:	str	wzr, [x22, #1696]
  44efc0:	str	wzr, [x22, #2752]
  44efc4:	ldr	x19, [x22, #48]
  44efc8:	cbz	x19, 44eff0 <ferror@plt+0x4d2b0>
  44efcc:	nop
  44efd0:	ldr	x0, [x19]
  44efd4:	bl	42d108 <ferror@plt+0x2b3c8>
  44efd8:	ldr	x0, [x19, #8]
  44efdc:	bl	401bc0 <free@plt>
  44efe0:	mov	x0, x19
  44efe4:	ldr	x19, [x19, #16]
  44efe8:	bl	401bc0 <free@plt>
  44efec:	cbnz	x19, 44efd0 <ferror@plt+0x4d290>
  44eff0:	ldr	x19, [x22, #1712]
  44eff4:	str	xzr, [x22, #48]
  44eff8:	cbz	x19, 44f010 <ferror@plt+0x4d2d0>
  44effc:	nop
  44f000:	mov	x0, x19
  44f004:	ldr	x19, [x19, #16]
  44f008:	bl	401bc0 <free@plt>
  44f00c:	cbnz	x19, 44f000 <ferror@plt+0x4d2c0>
  44f010:	str	xzr, [x22, #1712]
  44f014:	ldp	x19, x20, [sp, #16]
  44f018:	ldp	x21, x22, [sp, #32]
  44f01c:	ldp	x29, x30, [sp], #48
  44f020:	ret
  44f024:	nop
  44f028:	stp	x29, x30, [sp, #-80]!
  44f02c:	mov	x29, sp
  44f030:	stp	x21, x22, [sp, #32]
  44f034:	mov	x21, x0
  44f038:	ldrb	w0, [x0]
  44f03c:	cbz	w0, 44f104 <ferror@plt+0x4d3c4>
  44f040:	stp	x23, x24, [sp, #48]
  44f044:	adrp	x24, 48e000 <warn@@Base+0x3e640>
  44f048:	adrp	x23, 48b000 <warn@@Base+0x3b640>
  44f04c:	add	x24, x24, #0xa60
  44f050:	add	x23, x23, #0x940
  44f054:	stp	x25, x26, [sp, #64]
  44f058:	adrp	x26, 48b000 <warn@@Base+0x3b640>
  44f05c:	adrp	x25, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f060:	add	x26, x26, #0x948
  44f064:	add	x25, x25, #0x380
  44f068:	stp	x19, x20, [sp, #16]
  44f06c:	nop
  44f070:	add	x22, x24, #0xaf0
  44f074:	mov	x20, x23
  44f078:	mov	x19, #0x6                   	// #6
  44f07c:	b	44f088 <ferror@plt+0x4d348>
  44f080:	bl	401900 <strlen@plt>
  44f084:	mov	x19, x0
  44f088:	mov	x1, x20
  44f08c:	mov	x2, x19
  44f090:	mov	x0, x21
  44f094:	bl	401a50 <strncmp@plt>
  44f098:	cbnz	w0, 44f0b0 <ferror@plt+0x4d370>
  44f09c:	ldrb	w0, [x21, x19]
  44f0a0:	add	x19, x21, x19
  44f0a4:	cmp	w0, #0x2c
  44f0a8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  44f0ac:	b.eq	44f120 <ferror@plt+0x4d3e0>  // b.none
  44f0b0:	ldr	x20, [x22, #24]!
  44f0b4:	mov	x0, x20
  44f0b8:	cbnz	x20, 44f080 <ferror@plt+0x4d340>
  44f0bc:	mov	w2, #0x5                   	// #5
  44f0c0:	mov	x1, x26
  44f0c4:	mov	x0, #0x0                   	// #0
  44f0c8:	bl	401c70 <dcgettext@plt>
  44f0cc:	mov	x1, x21
  44f0d0:	bl	44f9c0 <warn@@Base>
  44f0d4:	mov	x0, x21
  44f0d8:	mov	w1, #0x2c                  	// #44
  44f0dc:	bl	401bf0 <strchr@plt>
  44f0e0:	mov	x21, x0
  44f0e4:	cbz	x0, 44f0f8 <ferror@plt+0x4d3b8>
  44f0e8:	ldrb	w0, [x21]
  44f0ec:	cmp	w0, #0x2c
  44f0f0:	b.eq	44f110 <ferror@plt+0x4d3d0>  // b.none
  44f0f4:	cbnz	w0, 44f070 <ferror@plt+0x4d330>
  44f0f8:	ldp	x19, x20, [sp, #16]
  44f0fc:	ldp	x23, x24, [sp, #48]
  44f100:	ldp	x25, x26, [sp, #64]
  44f104:	ldp	x21, x22, [sp, #32]
  44f108:	ldp	x29, x30, [sp], #80
  44f10c:	ret
  44f110:	ldrb	w1, [x21, #1]
  44f114:	add	x21, x21, #0x1
  44f118:	cbnz	w1, 44f070 <ferror@plt+0x4d330>
  44f11c:	b	44f0f8 <ferror@plt+0x4d3b8>
  44f120:	ldr	x1, [x22, #8]
  44f124:	mov	x21, x19
  44f128:	ldr	w2, [x22, #16]
  44f12c:	ldr	w0, [x1]
  44f130:	orr	w0, w0, w2
  44f134:	str	w0, [x1]
  44f138:	ldr	w0, [x25]
  44f13c:	cbz	w0, 44f0e8 <ferror@plt+0x4d3a8>
  44f140:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f144:	mov	w1, #0x1                   	// #1
  44f148:	str	w1, [x0, #836]
  44f14c:	b	44f0e8 <ferror@plt+0x4d3a8>
  44f150:	ldrb	w1, [x0]
  44f154:	cbz	w1, 44f330 <ferror@plt+0x4d5f0>
  44f158:	stp	x29, x30, [sp, #-48]!
  44f15c:	mov	x29, sp
  44f160:	stp	x19, x20, [sp, #16]
  44f164:	mov	x20, x0
  44f168:	mov	w19, #0x0                   	// #0
  44f16c:	adrp	x0, 48b000 <warn@@Base+0x3b640>
  44f170:	stp	x21, x22, [sp, #32]
  44f174:	adrp	x21, 48d000 <warn@@Base+0x3d640>
  44f178:	add	x22, x0, #0x948
  44f17c:	add	x21, x21, #0x928
  44f180:	b	44f1a8 <ferror@plt+0x4d468>
  44f184:	mov	w2, #0x5                   	// #5
  44f188:	mov	x1, x22
  44f18c:	mov	x0, #0x0                   	// #0
  44f190:	bl	401c70 <dcgettext@plt>
  44f194:	mov	x1, x20
  44f198:	bl	44f9c0 <warn@@Base>
  44f19c:	nop
  44f1a0:	ldrb	w1, [x20, w19, uxtw]
  44f1a4:	cbz	w1, 44f1e8 <ferror@plt+0x4d4a8>
  44f1a8:	sub	w1, w1, #0x41
  44f1ac:	add	w19, w19, #0x1
  44f1b0:	cmp	w1, #0x34
  44f1b4:	b.hi	44f184 <ferror@plt+0x4d444>  // b.pmore
  44f1b8:	ldrb	w0, [x21, w1, uxtw]
  44f1bc:	adr	x1, 44f1c8 <ferror@plt+0x4d488>
  44f1c0:	add	x0, x1, w0, sxtb #2
  44f1c4:	br	x0
  44f1c8:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f1cc:	mov	w1, #0x1                   	// #1
  44f1d0:	str	w1, [x0, #896]
  44f1d4:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f1d8:	mov	w1, #0x1                   	// #1
  44f1dc:	str	w1, [x0, #836]
  44f1e0:	ldrb	w1, [x20, w19, uxtw]
  44f1e4:	cbnz	w1, 44f1a8 <ferror@plt+0x4d468>
  44f1e8:	ldp	x19, x20, [sp, #16]
  44f1ec:	ldp	x21, x22, [sp, #32]
  44f1f0:	ldp	x29, x30, [sp], #48
  44f1f4:	ret
  44f1f8:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f1fc:	mov	w1, #0x1                   	// #1
  44f200:	str	w1, [x0, #872]
  44f204:	b	44f1a0 <ferror@plt+0x4d460>
  44f208:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f20c:	mov	w1, #0x1                   	// #1
  44f210:	str	w1, [x0, #888]
  44f214:	b	44f1a0 <ferror@plt+0x4d460>
  44f218:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f21c:	mov	w1, #0x1                   	// #1
  44f220:	str	w1, [x0, #824]
  44f224:	b	44f1a0 <ferror@plt+0x4d460>
  44f228:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f22c:	mov	w1, #0x1                   	// #1
  44f230:	str	w1, [x0, #832]
  44f234:	b	44f1a0 <ferror@plt+0x4d460>
  44f238:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f23c:	mov	w1, #0x1                   	// #1
  44f240:	str	w1, [x0, #840]
  44f244:	b	44f1a0 <ferror@plt+0x4d460>
  44f248:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f24c:	mov	w1, #0x1                   	// #1
  44f250:	str	w1, [x0, #844]
  44f254:	b	44f1a0 <ferror@plt+0x4d460>
  44f258:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f25c:	mov	w1, #0x1                   	// #1
  44f260:	str	w1, [x0, #892]
  44f264:	b	44f1a0 <ferror@plt+0x4d460>
  44f268:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f26c:	ldr	w0, [x1, #876]
  44f270:	orr	w0, w0, #0x1
  44f274:	str	w0, [x1, #876]
  44f278:	b	44f1a0 <ferror@plt+0x4d460>
  44f27c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f280:	mov	w1, #0x1                   	// #1
  44f284:	str	w1, [x0, #900]
  44f288:	b	44f1a0 <ferror@plt+0x4d460>
  44f28c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f290:	mov	w1, #0x1                   	// #1
  44f294:	str	w1, [x0, #828]
  44f298:	b	44f1a0 <ferror@plt+0x4d460>
  44f29c:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f2a0:	mov	w1, #0x1                   	// #1
  44f2a4:	str	w1, [x0, #904]
  44f2a8:	b	44f1a0 <ferror@plt+0x4d460>
  44f2ac:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f2b0:	mov	w1, #0x1                   	// #1
  44f2b4:	str	w1, [x0, #908]
  44f2b8:	b	44f1a0 <ferror@plt+0x4d460>
  44f2bc:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f2c0:	mov	w1, #0x1                   	// #1
  44f2c4:	str	w1, [x0, #848]
  44f2c8:	b	44f1a0 <ferror@plt+0x4d460>
  44f2cc:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f2d0:	mov	w1, #0x1                   	// #1
  44f2d4:	str	w1, [x0, #884]
  44f2d8:	b	44f1a0 <ferror@plt+0x4d460>
  44f2dc:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f2e0:	mov	w1, #0x1                   	// #1
  44f2e4:	str	w1, [x0, #860]
  44f2e8:	b	44f1a0 <ferror@plt+0x4d460>
  44f2ec:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f2f0:	mov	w1, #0x1                   	// #1
  44f2f4:	str	w1, [x0, #880]
  44f2f8:	b	44f1a0 <ferror@plt+0x4d460>
  44f2fc:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f300:	ldr	w0, [x1, #876]
  44f304:	orr	w0, w0, #0x2
  44f308:	str	w0, [x1, #876]
  44f30c:	b	44f1a0 <ferror@plt+0x4d460>
  44f310:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f314:	mov	w1, #0x1                   	// #1
  44f318:	str	w1, [x0, #852]
  44f31c:	b	44f1a0 <ferror@plt+0x4d460>
  44f320:	adrp	x0, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f324:	mov	w1, #0x1                   	// #1
  44f328:	str	w1, [x0, #856]
  44f32c:	b	44f1a0 <ferror@plt+0x4d460>
  44f330:	ret
  44f334:	nop
  44f338:	stp	x29, x30, [sp, #-16]!
  44f33c:	adrp	x18, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f340:	adrp	x30, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f344:	adrp	x17, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f348:	adrp	x16, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f34c:	adrp	x15, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f350:	adrp	x14, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f354:	adrp	x13, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f358:	adrp	x12, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f35c:	adrp	x11, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f360:	adrp	x10, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f364:	adrp	x9, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f368:	adrp	x8, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f36c:	adrp	x7, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f370:	adrp	x6, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f374:	adrp	x5, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f378:	adrp	x4, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f37c:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f380:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f384:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44f388:	mov	x29, sp
  44f38c:	mov	w0, #0x1                   	// #1
  44f390:	str	w0, [x30, #828]
  44f394:	str	w0, [x18, #848]
  44f398:	ldp	x29, x30, [sp], #16
  44f39c:	str	w0, [x17, #876]
  44f3a0:	str	w0, [x16, #840]
  44f3a4:	str	w0, [x15, #888]
  44f3a8:	str	w0, [x14, #832]
  44f3ac:	str	w0, [x13, #880]
  44f3b0:	str	w0, [x12, #836]
  44f3b4:	str	w0, [x11, #892]
  44f3b8:	str	w0, [x10, #824]
  44f3bc:	str	w0, [x9, #844]
  44f3c0:	str	w0, [x8, #904]
  44f3c4:	str	w0, [x7, #884]
  44f3c8:	str	w0, [x6, #872]
  44f3cc:	str	w0, [x5, #860]
  44f3d0:	str	w0, [x4, #856]
  44f3d4:	str	w0, [x3, #908]
  44f3d8:	str	w0, [x2, #852]
  44f3dc:	str	w0, [x1, #900]
  44f3e0:	ret
  44f3e4:	nop

000000000044f3e8 <error@@Base>:
  44f3e8:	stp	x29, x30, [sp, #-304]!
  44f3ec:	adrp	x8, 4ac000 <warn@@Base+0x5c640>
  44f3f0:	mov	x29, sp
  44f3f4:	stp	x19, x20, [sp, #16]
  44f3f8:	mov	x19, x0
  44f3fc:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  44f400:	ldr	x0, [x8, #1160]
  44f404:	str	x21, [sp, #32]
  44f408:	str	q0, [sp, #112]
  44f40c:	str	q1, [sp, #128]
  44f410:	str	q2, [sp, #144]
  44f414:	str	q3, [sp, #160]
  44f418:	str	q4, [sp, #176]
  44f41c:	str	q5, [sp, #192]
  44f420:	str	q6, [sp, #208]
  44f424:	str	q7, [sp, #224]
  44f428:	stp	x1, x2, [sp, #248]
  44f42c:	stp	x3, x4, [sp, #264]
  44f430:	stp	x5, x6, [sp, #280]
  44f434:	str	x7, [sp, #296]
  44f438:	bl	401c30 <fflush@plt>
  44f43c:	add	x5, sp, #0xf0
  44f440:	add	x6, sp, #0x130
  44f444:	mov	w3, #0xffffff80            	// #-128
  44f448:	mov	w4, #0xffffffc8            	// #-56
  44f44c:	ldr	x21, [x20, #1136]
  44f450:	mov	w2, #0x5                   	// #5
  44f454:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f458:	mov	x0, #0x0                   	// #0
  44f45c:	add	x1, x1, #0x7a0
  44f460:	stp	x6, x6, [sp, #80]
  44f464:	str	x5, [sp, #96]
  44f468:	stp	w4, w3, [sp, #104]
  44f46c:	bl	401c70 <dcgettext@plt>
  44f470:	adrp	x2, 4aa000 <warn@@Base+0x5a640>
  44f474:	mov	x1, x0
  44f478:	mov	x0, x21
  44f47c:	ldr	x2, [x2, #2224]
  44f480:	bl	401d20 <fprintf@plt>
  44f484:	ldp	x6, x7, [sp, #80]
  44f488:	mov	x1, x19
  44f48c:	ldp	x4, x5, [sp, #96]
  44f490:	add	x2, sp, #0x30
  44f494:	ldr	x0, [x20, #1136]
  44f498:	stp	x6, x7, [sp, #48]
  44f49c:	stp	x4, x5, [sp, #64]
  44f4a0:	bl	401cb0 <vfprintf@plt>
  44f4a4:	ldp	x19, x20, [sp, #16]
  44f4a8:	ldr	x21, [sp, #32]
  44f4ac:	ldp	x29, x30, [sp], #304
  44f4b0:	ret
  44f4b4:	nop
  44f4b8:	cmp	w1, #0x5
  44f4bc:	b.eq	44f578 <error@@Base+0x190>  // b.none
  44f4c0:	stp	x29, x30, [sp, #-32]!
  44f4c4:	mov	x29, sp
  44f4c8:	str	x19, [sp, #16]
  44f4cc:	mov	w19, w1
  44f4d0:	b.gt	44f50c <error@@Base+0x124>
  44f4d4:	cmp	w1, #0x3
  44f4d8:	b.eq	44f5a8 <error@@Base+0x1c0>  // b.none
  44f4dc:	cmp	w1, #0x4
  44f4e0:	b.eq	44f5cc <error@@Base+0x1e4>  // b.none
  44f4e4:	cmp	w1, #0x1
  44f4e8:	b.eq	44f5e0 <error@@Base+0x1f8>  // b.none
  44f4ec:	cmp	w1, #0x2
  44f4f0:	b.ne	44f63c <error@@Base+0x254>  // b.any
  44f4f4:	ldrh	w0, [x0]
  44f4f8:	ldr	x19, [sp, #16]
  44f4fc:	rev16	w0, w0
  44f500:	and	x0, x0, #0xffff
  44f504:	ldp	x29, x30, [sp], #32
  44f508:	ret
  44f50c:	cmp	w1, #0x7
  44f510:	b.eq	44f5f0 <error@@Base+0x208>  // b.none
  44f514:	cmp	w1, #0x8
  44f518:	b.ne	44f530 <error@@Base+0x148>  // b.any
  44f51c:	ldr	x0, [x0]
  44f520:	ldr	x19, [sp, #16]
  44f524:	rev	x0, x0
  44f528:	ldp	x29, x30, [sp], #32
  44f52c:	ret
  44f530:	cmp	w1, #0x6
  44f534:	b.ne	44f63c <error@@Base+0x254>  // b.any
  44f538:	ldrb	w5, [x0, #3]
  44f53c:	ldrb	w4, [x0, #1]
  44f540:	ldrb	w1, [x0, #4]
  44f544:	ldrb	w3, [x0, #2]
  44f548:	lsl	x5, x5, #16
  44f54c:	ldrb	w2, [x0]
  44f550:	lsl	x4, x4, #32
  44f554:	ldrb	w6, [x0, #5]
  44f558:	orr	x0, x5, x1, lsl #8
  44f55c:	orr	x3, x4, x3, lsl #24
  44f560:	orr	x0, x0, x3
  44f564:	orr	x1, x6, x2, lsl #40
  44f568:	orr	x0, x0, x1
  44f56c:	ldr	x19, [sp, #16]
  44f570:	ldp	x29, x30, [sp], #32
  44f574:	ret
  44f578:	ldrb	w4, [x0, #2]
  44f57c:	ldrb	w3, [x0]
  44f580:	ldrb	w1, [x0, #3]
  44f584:	ldrb	w2, [x0, #1]
  44f588:	lsl	x4, x4, #16
  44f58c:	lsl	x3, x3, #32
  44f590:	ldrb	w5, [x0, #4]
  44f594:	orr	x0, x4, x1, lsl #8
  44f598:	orr	x1, x3, x2, lsl #24
  44f59c:	orr	x0, x0, x1
  44f5a0:	orr	x0, x0, x5
  44f5a4:	ret
  44f5a8:	ldrb	w2, [x0]
  44f5ac:	ldrb	w1, [x0, #1]
  44f5b0:	ldrb	w3, [x0, #2]
  44f5b4:	lsl	x0, x2, #16
  44f5b8:	orr	x0, x0, x1, lsl #8
  44f5bc:	orr	x0, x0, x3
  44f5c0:	ldr	x19, [sp, #16]
  44f5c4:	ldp	x29, x30, [sp], #32
  44f5c8:	ret
  44f5cc:	ldr	w0, [x0]
  44f5d0:	ldr	x19, [sp, #16]
  44f5d4:	rev	w0, w0
  44f5d8:	ldp	x29, x30, [sp], #32
  44f5dc:	ret
  44f5e0:	ldrb	w0, [x0]
  44f5e4:	ldr	x19, [sp, #16]
  44f5e8:	ldp	x29, x30, [sp], #32
  44f5ec:	ret
  44f5f0:	ldrb	w6, [x0, #4]
  44f5f4:	ldrb	w5, [x0, #2]
  44f5f8:	ldrb	w1, [x0, #5]
  44f5fc:	ldrb	w4, [x0, #3]
  44f600:	lsl	x6, x6, #16
  44f604:	ldrb	w3, [x0]
  44f608:	lsl	x5, x5, #32
  44f60c:	ldrb	w2, [x0, #1]
  44f610:	orr	x1, x6, x1, lsl #8
  44f614:	orr	x4, x5, x4, lsl #24
  44f618:	ldrb	w5, [x0, #6]
  44f61c:	lsl	x3, x3, #48
  44f620:	orr	x0, x1, x4
  44f624:	orr	x1, x3, x2, lsl #40
  44f628:	orr	x0, x0, x1
  44f62c:	orr	x0, x0, x5
  44f630:	ldr	x19, [sp, #16]
  44f634:	ldp	x29, x30, [sp], #32
  44f638:	ret
  44f63c:	mov	w2, #0x5                   	// #5
  44f640:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f644:	mov	x0, #0x0                   	// #0
  44f648:	add	x1, x1, #0x7b0
  44f64c:	bl	401c70 <dcgettext@plt>
  44f650:	mov	w1, w19
  44f654:	bl	44f3e8 <error@@Base>
  44f658:	bl	401b40 <abort@plt>
  44f65c:	nop
  44f660:	stp	x29, x30, [sp, #-96]!
  44f664:	mov	x29, sp
  44f668:	stp	x19, x20, [sp, #16]
  44f66c:	mov	x19, x0
  44f670:	add	x0, x0, #0x88
  44f674:	stp	x21, x22, [sp, #32]
  44f678:	mov	w21, w1
  44f67c:	mov	w22, w2
  44f680:	ldrb	w20, [x19, #146]
  44f684:	mov	w2, #0xa                   	// #10
  44f688:	strb	wzr, [x19, #146]
  44f68c:	mov	x1, #0x0                   	// #0
  44f690:	bl	4018f0 <strtoul@plt>
  44f694:	strb	w20, [x19, #146]
  44f698:	mov	x20, x0
  44f69c:	tbnz	x0, #63, 44f7e8 <error@@Base+0x400>
  44f6a0:	add	x20, x0, #0x1
  44f6a4:	ldr	x0, [x19, #72]
  44f6a8:	and	x20, x20, #0xfffffffffffffffe
  44f6ac:	add	x0, x0, #0x3c
  44f6b0:	add	x0, x0, x20
  44f6b4:	str	x0, [x19, #72]
  44f6b8:	cbz	w22, 44f754 <error@@Base+0x36c>
  44f6bc:	cmp	x20, w21, uxtw
  44f6c0:	mov	w22, w21
  44f6c4:	b.cc	44f7a0 <error@@Base+0x3b8>  // b.lo, b.ul, b.last
  44f6c8:	ldr	x3, [x19, #8]
  44f6cc:	add	x0, sp, #0x58
  44f6d0:	mov	x2, x22
  44f6d4:	mov	x1, #0x1                   	// #1
  44f6d8:	bl	401bb0 <fread@plt>
  44f6dc:	cmp	x22, x0
  44f6e0:	b.ne	44f7c4 <error@@Base+0x3dc>  // b.any
  44f6e4:	mov	w1, w21
  44f6e8:	add	x0, sp, #0x58
  44f6ec:	stp	x23, x24, [sp, #48]
  44f6f0:	bl	44f4b8 <error@@Base+0xd0>
  44f6f4:	mov	x23, x0
  44f6f8:	mul	x0, x22, x0
  44f6fc:	str	x23, [x19, #16]
  44f700:	sub	x20, x20, x22
  44f704:	cmp	x23, x0
  44f708:	csel	x1, x23, x0, cs  // cs = hs, nlast
  44f70c:	cmp	x1, x20
  44f710:	b.ls	44f81c <error@@Base+0x434>  // b.plast
  44f714:	mov	w2, #0x5                   	// #5
  44f718:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f71c:	mov	x0, #0x0                   	// #0
  44f720:	add	x1, x1, #0x870
  44f724:	bl	401c70 <dcgettext@plt>
  44f728:	ldr	x1, [x19]
  44f72c:	mov	x4, x20
  44f730:	ldr	x2, [x19, #16]
  44f734:	mov	w3, w21
  44f738:	bl	44f3e8 <error@@Base>
  44f73c:	ldp	x23, x24, [sp, #48]
  44f740:	mov	w0, #0x0                   	// #0
  44f744:	ldp	x19, x20, [sp, #16]
  44f748:	ldp	x21, x22, [sp, #32]
  44f74c:	ldp	x29, x30, [sp], #96
  44f750:	ret
  44f754:	ldr	x0, [x19, #8]
  44f758:	mov	x1, x20
  44f75c:	mov	w2, #0x1                   	// #1
  44f760:	bl	401b30 <fseek@plt>
  44f764:	cbnz	w0, 44f8dc <error@@Base+0x4f4>
  44f768:	ldr	x3, [x19, #8]
  44f76c:	mov	x1, #0x1                   	// #1
  44f770:	add	x0, x19, #0x58
  44f774:	mov	x2, #0x3c                  	// #60
  44f778:	bl	401bb0 <fread@plt>
  44f77c:	mov	x1, x0
  44f780:	cmp	x1, #0x3c
  44f784:	mov	w0, #0x1                   	// #1
  44f788:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  44f78c:	b.eq	44f744 <error@@Base+0x35c>  // b.none
  44f790:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f794:	mov	w2, #0x5                   	// #5
  44f798:	add	x1, x1, #0xa00
  44f79c:	b	44f8e8 <error@@Base+0x500>
  44f7a0:	mov	w2, #0x5                   	// #5
  44f7a4:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f7a8:	mov	x0, #0x0                   	// #0
  44f7ac:	add	x1, x1, #0x828
  44f7b0:	bl	401c70 <dcgettext@plt>
  44f7b4:	ldr	x1, [x19]
  44f7b8:	bl	44f3e8 <error@@Base>
  44f7bc:	mov	w0, #0x0                   	// #0
  44f7c0:	b	44f744 <error@@Base+0x35c>
  44f7c4:	mov	w2, #0x5                   	// #5
  44f7c8:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f7cc:	mov	x0, #0x0                   	// #0
  44f7d0:	add	x1, x1, #0x848
  44f7d4:	bl	401c70 <dcgettext@plt>
  44f7d8:	ldr	x1, [x19]
  44f7dc:	bl	44f3e8 <error@@Base>
  44f7e0:	mov	w0, #0x0                   	// #0
  44f7e4:	b	44f744 <error@@Base+0x35c>
  44f7e8:	mov	w2, #0x5                   	// #5
  44f7ec:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f7f0:	mov	x0, #0x0                   	// #0
  44f7f4:	add	x1, x1, #0x7d0
  44f7f8:	bl	401c70 <dcgettext@plt>
  44f7fc:	ldr	x1, [x19]
  44f800:	mov	x2, x20
  44f804:	bl	44f3e8 <error@@Base>
  44f808:	mov	w0, #0x0                   	// #0
  44f80c:	ldp	x19, x20, [sp, #16]
  44f810:	ldp	x21, x22, [sp, #32]
  44f814:	ldp	x29, x30, [sp], #96
  44f818:	ret
  44f81c:	stp	x25, x26, [sp, #64]
  44f820:	bl	401a30 <malloc@plt>
  44f824:	mov	x26, x0
  44f828:	cbz	x0, 44f980 <error@@Base+0x598>
  44f82c:	ldr	x3, [x19, #8]
  44f830:	mov	x2, x23
  44f834:	mov	x1, x22
  44f838:	bl	401bb0 <fread@plt>
  44f83c:	ldr	x23, [x19, #16]
  44f840:	cmp	x23, x0
  44f844:	b.ne	44f900 <error@@Base+0x518>  // b.any
  44f848:	lsl	x0, x23, #3
  44f84c:	bl	401a30 <malloc@plt>
  44f850:	str	x0, [x19, #24]
  44f854:	msub	x20, x22, x23, x20
  44f858:	mov	x25, x0
  44f85c:	cbz	x0, 44f98c <error@@Base+0x5a4>
  44f860:	cbz	x23, 44f898 <error@@Base+0x4b0>
  44f864:	mov	x24, x26
  44f868:	mov	x23, #0x0                   	// #0
  44f86c:	b	44f874 <error@@Base+0x48c>
  44f870:	ldr	x25, [x19, #24]
  44f874:	mov	x0, x24
  44f878:	mov	w1, w21
  44f87c:	bl	44f4b8 <error@@Base+0xd0>
  44f880:	str	x0, [x25, x23, lsl #3]
  44f884:	add	x23, x23, #0x1
  44f888:	add	x24, x24, x22
  44f88c:	ldr	x0, [x19, #16]
  44f890:	cmp	x0, x23
  44f894:	b.hi	44f870 <error@@Base+0x488>  // b.pmore
  44f898:	mov	x0, x26
  44f89c:	bl	401bc0 <free@plt>
  44f8a0:	cbz	x20, 44f934 <error@@Base+0x54c>
  44f8a4:	mov	x0, x20
  44f8a8:	bl	401a30 <malloc@plt>
  44f8ac:	str	x0, [x19, #32]
  44f8b0:	cbz	x0, 44f95c <error@@Base+0x574>
  44f8b4:	ldr	x3, [x19, #8]
  44f8b8:	str	x20, [x19, #40]
  44f8bc:	mov	x2, x20
  44f8c0:	mov	x1, #0x1                   	// #1
  44f8c4:	bl	401bb0 <fread@plt>
  44f8c8:	cmp	x20, x0
  44f8cc:	b.ne	44f948 <error@@Base+0x560>  // b.any
  44f8d0:	ldp	x23, x24, [sp, #48]
  44f8d4:	ldp	x25, x26, [sp, #64]
  44f8d8:	b	44f768 <error@@Base+0x380>
  44f8dc:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f8e0:	add	x1, x1, #0x7f8
  44f8e4:	mov	w2, #0x5                   	// #5
  44f8e8:	mov	x0, #0x0                   	// #0
  44f8ec:	bl	401c70 <dcgettext@plt>
  44f8f0:	ldr	x1, [x19]
  44f8f4:	bl	44f3e8 <error@@Base>
  44f8f8:	mov	w0, #0x0                   	// #0
  44f8fc:	b	44f744 <error@@Base+0x35c>
  44f900:	mov	x0, x26
  44f904:	bl	401bc0 <free@plt>
  44f908:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f90c:	add	x1, x1, #0x848
  44f910:	mov	w2, #0x5                   	// #5
  44f914:	mov	x0, #0x0                   	// #0
  44f918:	bl	401c70 <dcgettext@plt>
  44f91c:	ldr	x1, [x19]
  44f920:	bl	44f3e8 <error@@Base>
  44f924:	mov	w0, #0x0                   	// #0
  44f928:	ldp	x23, x24, [sp, #48]
  44f92c:	ldp	x25, x26, [sp, #64]
  44f930:	b	44f744 <error@@Base+0x35c>
  44f934:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f938:	mov	w2, #0x5                   	// #5
  44f93c:	add	x1, x1, #0x960
  44f940:	mov	x0, #0x0                   	// #0
  44f944:	b	44f918 <error@@Base+0x530>
  44f948:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f94c:	mov	w2, #0x5                   	// #5
  44f950:	add	x1, x1, #0x9d0
  44f954:	mov	x0, #0x0                   	// #0
  44f958:	b	44f918 <error@@Base+0x530>
  44f95c:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f960:	add	x1, x1, #0x990
  44f964:	mov	w2, #0x5                   	// #5
  44f968:	bl	401c70 <dcgettext@plt>
  44f96c:	bl	44f3e8 <error@@Base>
  44f970:	mov	w0, #0x0                   	// #0
  44f974:	ldp	x23, x24, [sp, #48]
  44f978:	ldp	x25, x26, [sp, #64]
  44f97c:	b	44f744 <error@@Base+0x35c>
  44f980:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f984:	add	x1, x1, #0x8d8
  44f988:	b	44f964 <error@@Base+0x57c>
  44f98c:	mov	x0, x26
  44f990:	bl	401bc0 <free@plt>
  44f994:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44f998:	add	x1, x1, #0x918
  44f99c:	mov	w2, #0x5                   	// #5
  44f9a0:	mov	x0, #0x0                   	// #0
  44f9a4:	bl	401c70 <dcgettext@plt>
  44f9a8:	bl	44f3e8 <error@@Base>
  44f9ac:	mov	w0, #0x0                   	// #0
  44f9b0:	ldp	x23, x24, [sp, #48]
  44f9b4:	ldp	x25, x26, [sp, #64]
  44f9b8:	b	44f744 <error@@Base+0x35c>
  44f9bc:	nop

000000000044f9c0 <warn@@Base>:
  44f9c0:	stp	x29, x30, [sp, #-304]!
  44f9c4:	adrp	x8, 4ac000 <warn@@Base+0x5c640>
  44f9c8:	mov	x29, sp
  44f9cc:	stp	x19, x20, [sp, #16]
  44f9d0:	mov	x19, x0
  44f9d4:	adrp	x20, 4ac000 <warn@@Base+0x5c640>
  44f9d8:	ldr	x0, [x8, #1160]
  44f9dc:	str	x21, [sp, #32]
  44f9e0:	str	q0, [sp, #112]
  44f9e4:	str	q1, [sp, #128]
  44f9e8:	str	q2, [sp, #144]
  44f9ec:	str	q3, [sp, #160]
  44f9f0:	str	q4, [sp, #176]
  44f9f4:	str	q5, [sp, #192]
  44f9f8:	str	q6, [sp, #208]
  44f9fc:	str	q7, [sp, #224]
  44fa00:	stp	x1, x2, [sp, #248]
  44fa04:	stp	x3, x4, [sp, #264]
  44fa08:	stp	x5, x6, [sp, #280]
  44fa0c:	str	x7, [sp, #296]
  44fa10:	bl	401c30 <fflush@plt>
  44fa14:	add	x5, sp, #0xf0
  44fa18:	add	x6, sp, #0x130
  44fa1c:	mov	w3, #0xffffff80            	// #-128
  44fa20:	mov	w4, #0xffffffc8            	// #-56
  44fa24:	ldr	x21, [x20, #1136]
  44fa28:	mov	w2, #0x5                   	// #5
  44fa2c:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44fa30:	mov	x0, #0x0                   	// #0
  44fa34:	add	x1, x1, #0xa40
  44fa38:	stp	x6, x6, [sp, #80]
  44fa3c:	str	x5, [sp, #96]
  44fa40:	stp	w4, w3, [sp, #104]
  44fa44:	bl	401c70 <dcgettext@plt>
  44fa48:	adrp	x2, 4aa000 <warn@@Base+0x5a640>
  44fa4c:	mov	x1, x0
  44fa50:	mov	x0, x21
  44fa54:	ldr	x2, [x2, #2224]
  44fa58:	bl	401d20 <fprintf@plt>
  44fa5c:	ldp	x6, x7, [sp, #80]
  44fa60:	mov	x1, x19
  44fa64:	ldp	x4, x5, [sp, #96]
  44fa68:	add	x2, sp, #0x30
  44fa6c:	ldr	x0, [x20, #1136]
  44fa70:	stp	x6, x7, [sp, #48]
  44fa74:	stp	x4, x5, [sp, #64]
  44fa78:	bl	401cb0 <vfprintf@plt>
  44fa7c:	ldp	x19, x20, [sp, #16]
  44fa80:	ldr	x21, [sp, #32]
  44fa84:	ldp	x29, x30, [sp], #304
  44fa88:	ret
  44fa8c:	nop
  44fa90:	cmp	w2, #0x3
  44fa94:	b.eq	44fb18 <warn@@Base+0x158>  // b.none
  44fa98:	stp	x29, x30, [sp, #-32]!
  44fa9c:	mov	x29, sp
  44faa0:	str	x19, [sp, #16]
  44faa4:	mov	w19, w2
  44faa8:	b.gt	44fad4 <warn@@Base+0x114>
  44faac:	cmp	w2, #0x1
  44fab0:	b.eq	44fac4 <warn@@Base+0x104>  // b.none
  44fab4:	cmp	w2, #0x2
  44fab8:	b.ne	44fb30 <warn@@Base+0x170>  // b.any
  44fabc:	lsr	x2, x1, #8
  44fac0:	strb	w2, [x0, #1]
  44fac4:	strb	w1, [x0]
  44fac8:	ldr	x19, [sp, #16]
  44facc:	ldp	x29, x30, [sp], #32
  44fad0:	ret
  44fad4:	cmp	w2, #0x4
  44fad8:	b.eq	44fb04 <warn@@Base+0x144>  // b.none
  44fadc:	cmp	w2, #0x8
  44fae0:	b.ne	44fb30 <warn@@Base+0x170>  // b.any
  44fae4:	lsr	x2, x1, #56
  44fae8:	lsr	x3, x1, #48
  44faec:	lsr	x4, x1, #40
  44faf0:	lsr	x5, x1, #32
  44faf4:	strb	w5, [x0, #4]
  44faf8:	strb	w4, [x0, #5]
  44fafc:	strb	w3, [x0, #6]
  44fb00:	strb	w2, [x0, #7]
  44fb04:	lsr	x2, x1, #24
  44fb08:	strb	w2, [x0, #3]
  44fb0c:	lsr	x2, x1, #16
  44fb10:	strb	w2, [x0, #2]
  44fb14:	b	44fabc <warn@@Base+0xfc>
  44fb18:	lsr	x2, x1, #16
  44fb1c:	strb	w1, [x0]
  44fb20:	strb	w2, [x0, #2]
  44fb24:	lsr	x2, x1, #8
  44fb28:	strb	w2, [x0, #1]
  44fb2c:	ret
  44fb30:	mov	w2, #0x5                   	// #5
  44fb34:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44fb38:	mov	x0, #0x0                   	// #0
  44fb3c:	add	x1, x1, #0x7b0
  44fb40:	bl	401c70 <dcgettext@plt>
  44fb44:	mov	w1, w19
  44fb48:	bl	44f3e8 <error@@Base>
  44fb4c:	bl	401b40 <abort@plt>
  44fb50:	cmp	w2, #0x3
  44fb54:	b.eq	44fbc4 <warn@@Base+0x204>  // b.none
  44fb58:	stp	x29, x30, [sp, #-32]!
  44fb5c:	mov	x29, sp
  44fb60:	str	x19, [sp, #16]
  44fb64:	mov	w19, w2
  44fb68:	b.gt	44fb94 <warn@@Base+0x1d4>
  44fb6c:	cmp	w2, #0x1
  44fb70:	b.eq	44fb84 <warn@@Base+0x1c4>  // b.none
  44fb74:	cmp	w2, #0x2
  44fb78:	b.ne	44fbdc <warn@@Base+0x21c>  // b.any
  44fb7c:	strb	w1, [x0, #1]
  44fb80:	lsr	x1, x1, #8
  44fb84:	strb	w1, [x0]
  44fb88:	ldr	x19, [sp, #16]
  44fb8c:	ldp	x29, x30, [sp], #32
  44fb90:	ret
  44fb94:	cmp	w2, #0x4
  44fb98:	b.eq	44fbb0 <warn@@Base+0x1f0>  // b.none
  44fb9c:	cmp	w2, #0x8
  44fba0:	b.ne	44fbdc <warn@@Base+0x21c>  // b.any
  44fba4:	rev	w2, w1
  44fba8:	lsr	x1, x1, #32
  44fbac:	str	w2, [x0, #4]
  44fbb0:	strb	w1, [x0, #3]
  44fbb4:	lsr	x1, x1, #8
  44fbb8:	strb	w1, [x0, #2]
  44fbbc:	lsr	x1, x1, #8
  44fbc0:	b	44fb7c <warn@@Base+0x1bc>
  44fbc4:	strb	w1, [x0, #2]
  44fbc8:	lsr	x1, x1, #8
  44fbcc:	strb	w1, [x0, #1]
  44fbd0:	lsr	x1, x1, #8
  44fbd4:	strb	w1, [x0]
  44fbd8:	ret
  44fbdc:	mov	w2, #0x5                   	// #5
  44fbe0:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44fbe4:	mov	x0, #0x0                   	// #0
  44fbe8:	add	x1, x1, #0x7b0
  44fbec:	bl	401c70 <dcgettext@plt>
  44fbf0:	mov	w1, w19
  44fbf4:	bl	44f3e8 <error@@Base>
  44fbf8:	bl	401b40 <abort@plt>
  44fbfc:	nop
  44fc00:	cmp	w1, #0x5
  44fc04:	b.eq	44fcb4 <warn@@Base+0x2f4>  // b.none
  44fc08:	stp	x29, x30, [sp, #-32]!
  44fc0c:	mov	x29, sp
  44fc10:	str	x19, [sp, #16]
  44fc14:	mov	w19, w1
  44fc18:	b.gt	44fc4c <warn@@Base+0x28c>
  44fc1c:	cmp	w1, #0x3
  44fc20:	b.eq	44fce4 <warn@@Base+0x324>  // b.none
  44fc24:	cmp	w1, #0x4
  44fc28:	b.eq	44fd08 <warn@@Base+0x348>  // b.none
  44fc2c:	cmp	w1, #0x1
  44fc30:	b.eq	44fd18 <warn@@Base+0x358>  // b.none
  44fc34:	cmp	w1, #0x2
  44fc38:	b.ne	44fd74 <warn@@Base+0x3b4>  // b.any
  44fc3c:	ldrh	w0, [x0]
  44fc40:	ldr	x19, [sp, #16]
  44fc44:	ldp	x29, x30, [sp], #32
  44fc48:	ret
  44fc4c:	cmp	w1, #0x7
  44fc50:	b.eq	44fd28 <warn@@Base+0x368>  // b.none
  44fc54:	cmp	w1, #0x8
  44fc58:	b.ne	44fc6c <warn@@Base+0x2ac>  // b.any
  44fc5c:	ldr	x0, [x0]
  44fc60:	ldr	x19, [sp, #16]
  44fc64:	ldp	x29, x30, [sp], #32
  44fc68:	ret
  44fc6c:	cmp	w1, #0x6
  44fc70:	b.ne	44fd74 <warn@@Base+0x3b4>  // b.any
  44fc74:	ldrb	w5, [x0, #2]
  44fc78:	ldrb	w4, [x0, #4]
  44fc7c:	ldrb	w1, [x0, #1]
  44fc80:	ldrb	w3, [x0, #3]
  44fc84:	lsl	x5, x5, #16
  44fc88:	ldrb	w2, [x0, #5]
  44fc8c:	lsl	x4, x4, #32
  44fc90:	ldrb	w6, [x0]
  44fc94:	orr	x0, x5, x1, lsl #8
  44fc98:	orr	x3, x4, x3, lsl #24
  44fc9c:	orr	x0, x0, x3
  44fca0:	orr	x1, x6, x2, lsl #40
  44fca4:	orr	x0, x0, x1
  44fca8:	ldr	x19, [sp, #16]
  44fcac:	ldp	x29, x30, [sp], #32
  44fcb0:	ret
  44fcb4:	ldrb	w4, [x0, #2]
  44fcb8:	ldrb	w3, [x0, #4]
  44fcbc:	ldrb	w1, [x0, #1]
  44fcc0:	ldrb	w2, [x0, #3]
  44fcc4:	lsl	x4, x4, #16
  44fcc8:	lsl	x3, x3, #32
  44fccc:	ldrb	w5, [x0]
  44fcd0:	orr	x0, x4, x1, lsl #8
  44fcd4:	orr	x1, x3, x2, lsl #24
  44fcd8:	orr	x0, x0, x1
  44fcdc:	orr	x0, x0, x5
  44fce0:	ret
  44fce4:	ldrb	w2, [x0, #2]
  44fce8:	ldrb	w1, [x0, #1]
  44fcec:	ldrb	w3, [x0]
  44fcf0:	lsl	x0, x2, #16
  44fcf4:	orr	x0, x0, x1, lsl #8
  44fcf8:	orr	x0, x0, x3
  44fcfc:	ldr	x19, [sp, #16]
  44fd00:	ldp	x29, x30, [sp], #32
  44fd04:	ret
  44fd08:	ldr	w0, [x0]
  44fd0c:	ldr	x19, [sp, #16]
  44fd10:	ldp	x29, x30, [sp], #32
  44fd14:	ret
  44fd18:	ldrb	w0, [x0]
  44fd1c:	ldr	x19, [sp, #16]
  44fd20:	ldp	x29, x30, [sp], #32
  44fd24:	ret
  44fd28:	ldrb	w6, [x0, #2]
  44fd2c:	ldrb	w5, [x0, #4]
  44fd30:	ldrb	w1, [x0, #1]
  44fd34:	ldrb	w4, [x0, #3]
  44fd38:	lsl	x6, x6, #16
  44fd3c:	ldrb	w3, [x0, #6]
  44fd40:	lsl	x5, x5, #32
  44fd44:	ldrb	w2, [x0, #5]
  44fd48:	orr	x1, x6, x1, lsl #8
  44fd4c:	orr	x4, x5, x4, lsl #24
  44fd50:	ldrb	w5, [x0]
  44fd54:	lsl	x3, x3, #48
  44fd58:	orr	x0, x1, x4
  44fd5c:	orr	x1, x3, x2, lsl #40
  44fd60:	orr	x0, x0, x1
  44fd64:	orr	x0, x0, x5
  44fd68:	ldr	x19, [sp, #16]
  44fd6c:	ldp	x29, x30, [sp], #32
  44fd70:	ret
  44fd74:	mov	w2, #0x5                   	// #5
  44fd78:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44fd7c:	mov	x0, #0x0                   	// #0
  44fd80:	add	x1, x1, #0x7b0
  44fd84:	bl	401c70 <dcgettext@plt>
  44fd88:	mov	w1, w19
  44fd8c:	bl	44f3e8 <error@@Base>
  44fd90:	bl	401b40 <abort@plt>
  44fd94:	nop
  44fd98:	stp	x29, x30, [sp, #-32]!
  44fd9c:	adrp	x2, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44fda0:	mov	x29, sp
  44fda4:	ldr	x2, [x2, #920]
  44fda8:	str	x19, [sp, #16]
  44fdac:	mov	w19, w1
  44fdb0:	blr	x2
  44fdb4:	cmp	w19, #0x3
  44fdb8:	b.eq	44fe28 <warn@@Base+0x468>  // b.none
  44fdbc:	b.le	44fdf0 <warn@@Base+0x430>
  44fdc0:	cmp	w19, #0x4
  44fdc4:	b.ne	44fde0 <warn@@Base+0x420>  // b.any
  44fdc8:	eor	x0, x0, #0x80000000
  44fdcc:	mov	x1, #0xffffffff80000000    	// #-2147483648
  44fdd0:	add	x0, x0, x1
  44fdd4:	ldr	x19, [sp, #16]
  44fdd8:	ldp	x29, x30, [sp], #32
  44fddc:	ret
  44fde0:	sub	w19, w19, #0x5
  44fde4:	cmp	w19, #0x3
  44fde8:	b.ls	44fdd4 <warn@@Base+0x414>  // b.plast
  44fdec:	bl	401b40 <abort@plt>
  44fdf0:	cmp	w19, #0x1
  44fdf4:	b.ne	44fe0c <warn@@Base+0x44c>  // b.any
  44fdf8:	eor	x0, x0, #0x80
  44fdfc:	sub	x0, x0, #0x80
  44fe00:	ldr	x19, [sp, #16]
  44fe04:	ldp	x29, x30, [sp], #32
  44fe08:	ret
  44fe0c:	cmp	w19, #0x2
  44fe10:	b.ne	44fdec <warn@@Base+0x42c>  // b.any
  44fe14:	eor	x0, x0, #0x8000
  44fe18:	sub	x0, x0, #0x8, lsl #12
  44fe1c:	ldr	x19, [sp, #16]
  44fe20:	ldp	x29, x30, [sp], #32
  44fe24:	ret
  44fe28:	eor	x0, x0, #0x800000
  44fe2c:	sub	x0, x0, #0x800, lsl #12
  44fe30:	ldr	x19, [sp, #16]
  44fe34:	ldp	x29, x30, [sp], #32
  44fe38:	ret
  44fe3c:	nop
  44fe40:	adrp	x3, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  44fe44:	ldr	x4, [x3, #920]
  44fe48:	adrp	x3, 44f000 <ferror@plt+0x4d2c0>
  44fe4c:	add	x3, x3, #0x4b8
  44fe50:	cmp	x4, x3
  44fe54:	b.eq	44fe6c <warn@@Base+0x4ac>  // b.none
  44fe58:	ldr	w3, [x0, #4]
  44fe5c:	str	x3, [x1]
  44fe60:	ldr	w0, [x0]
  44fe64:	str	x0, [x2]
  44fe68:	ret
  44fe6c:	ldr	w3, [x0]
  44fe70:	rev	w3, w3
  44fe74:	str	x3, [x1]
  44fe78:	ldr	w0, [x0, #4]
  44fe7c:	rev	w0, w0
  44fe80:	str	x0, [x2]
  44fe84:	ret
  44fe88:	stp	x29, x30, [sp, #-64]!
  44fe8c:	mov	x29, sp
  44fe90:	stp	x23, x24, [sp, #48]
  44fe94:	mov	x23, x1
  44fe98:	stp	x19, x20, [sp, #16]
  44fe9c:	mov	x20, x2
  44fea0:	stp	x21, x22, [sp, #32]
  44fea4:	mov	x22, x0
  44fea8:	bl	453858 <warn@@Base+0x3e98>
  44feac:	ldrb	w1, [x23]
  44feb0:	cmp	w1, #0x2f
  44feb4:	ccmp	x22, x0, #0x4, ne  // ne = any
  44feb8:	b.ne	44fefc <warn@@Base+0x53c>  // b.any
  44febc:	adds	x0, x20, #0x1
  44fec0:	mov	x21, #0x0                   	// #0
  44fec4:	b.eq	44fee4 <warn@@Base+0x524>  // b.none
  44fec8:	bl	401a30 <malloc@plt>
  44fecc:	mov	x21, x0
  44fed0:	cbz	x0, 44ff80 <warn@@Base+0x5c0>
  44fed4:	mov	x1, x23
  44fed8:	mov	x2, x20
  44fedc:	bl	4018d0 <memcpy@plt>
  44fee0:	strb	wzr, [x21, x20]
  44fee4:	mov	x0, x21
  44fee8:	ldp	x19, x20, [sp, #16]
  44feec:	ldp	x21, x22, [sp, #32]
  44fef0:	ldp	x23, x24, [sp, #48]
  44fef4:	ldp	x29, x30, [sp], #64
  44fef8:	ret
  44fefc:	sub	x19, x0, x22
  44ff00:	cmp	x19, x20
  44ff04:	add	x24, x19, x20
  44ff08:	csel	x1, x19, x20, cs  // cs = hs, nlast
  44ff0c:	add	x0, x24, #0x1
  44ff10:	cmp	x0, x1
  44ff14:	b.cc	44ff5c <warn@@Base+0x59c>  // b.lo, b.ul, b.last
  44ff18:	bl	401a30 <malloc@plt>
  44ff1c:	mov	x21, x0
  44ff20:	cbz	x0, 44ff80 <warn@@Base+0x5c0>
  44ff24:	mov	x1, x22
  44ff28:	mov	x2, x19
  44ff2c:	bl	4018d0 <memcpy@plt>
  44ff30:	mov	x2, x20
  44ff34:	mov	x1, x23
  44ff38:	add	x0, x21, x19
  44ff3c:	bl	4018d0 <memcpy@plt>
  44ff40:	strb	wzr, [x21, x24]
  44ff44:	mov	x0, x21
  44ff48:	ldp	x19, x20, [sp, #16]
  44ff4c:	ldp	x21, x22, [sp, #32]
  44ff50:	ldp	x23, x24, [sp, #48]
  44ff54:	ldp	x29, x30, [sp], #64
  44ff58:	ret
  44ff5c:	mov	w2, #0x5                   	// #5
  44ff60:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44ff64:	mov	x0, #0x0                   	// #0
  44ff68:	add	x1, x1, #0xa60
  44ff6c:	bl	401c70 <dcgettext@plt>
  44ff70:	mov	x21, #0x0                   	// #0
  44ff74:	mov	x1, x20
  44ff78:	bl	44f3e8 <error@@Base>
  44ff7c:	b	44fee4 <warn@@Base+0x524>
  44ff80:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  44ff84:	add	x1, x1, #0xa50
  44ff88:	mov	w2, #0x5                   	// #5
  44ff8c:	bl	401c70 <dcgettext@plt>
  44ff90:	bl	44f3e8 <error@@Base>
  44ff94:	b	44fee4 <warn@@Base+0x524>
  44ff98:	stp	x29, x30, [sp, #-80]!
  44ff9c:	mov	x29, sp
  44ffa0:	stp	x19, x20, [sp, #16]
  44ffa4:	mov	x19, x0
  44ffa8:	mov	x20, x2
  44ffac:	mov	x0, x1
  44ffb0:	stp	x21, x22, [sp, #32]
  44ffb4:	mov	x22, x1
  44ffb8:	mov	w21, w3
  44ffbc:	stp	x23, x24, [sp, #48]
  44ffc0:	mov	x24, #0x8                   	// #8
  44ffc4:	mov	w23, w4
  44ffc8:	bl	401af0 <strdup@plt>
  44ffcc:	stp	x0, x20, [x19]
  44ffd0:	mov	x1, x24
  44ffd4:	mov	x0, x20
  44ffd8:	stp	xzr, xzr, [x19, #16]
  44ffdc:	mov	w2, #0x0                   	// #0
  44ffe0:	stp	xzr, xzr, [x19, #32]
  44ffe4:	stp	xzr, xzr, [x19, #48]
  44ffe8:	stp	xzr, x24, [x19, #64]
  44ffec:	stp	w21, wzr, [x19, #80]
  44fff0:	bl	401b30 <fseek@plt>
  44fff4:	cbnz	w0, 450110 <warn@@Base+0x750>
  44fff8:	str	x25, [sp, #64]
  44fffc:	add	x25, x19, #0x58
  450000:	mov	w21, w0
  450004:	mov	x3, x20
  450008:	mov	x0, x25
  45000c:	mov	x2, #0x3c                  	// #60
  450010:	mov	x1, #0x1                   	// #1
  450014:	bl	401bb0 <fread@plt>
  450018:	cmp	x0, #0x3c
  45001c:	b.eq	450040 <warn@@Base+0x680>  // b.none
  450020:	cbnz	x0, 450148 <warn@@Base+0x788>
  450024:	ldr	x25, [sp, #64]
  450028:	mov	w0, w21
  45002c:	ldp	x19, x20, [sp, #16]
  450030:	ldp	x21, x22, [sp, #32]
  450034:	ldp	x23, x24, [sp, #48]
  450038:	ldp	x29, x30, [sp], #80
  45003c:	ret
  450040:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450044:	mov	x0, x25
  450048:	add	x1, x1, #0xac8
  45004c:	mov	x2, #0x10                  	// #16
  450050:	bl	401a50 <strncmp@plt>
  450054:	cbz	w0, 450184 <warn@@Base+0x7c4>
  450058:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  45005c:	mov	x0, x25
  450060:	add	x1, x1, #0xae0
  450064:	mov	x2, #0x10                  	// #16
  450068:	bl	401a50 <strncmp@plt>
  45006c:	cbz	w0, 4501d0 <warn@@Base+0x810>
  450070:	cbnz	w23, 4501f0 <warn@@Base+0x830>
  450074:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450078:	mov	x0, x25
  45007c:	add	x1, x1, #0xb18
  450080:	mov	x2, #0x10                  	// #16
  450084:	bl	401a50 <strncmp@plt>
  450088:	cbnz	w0, 450024 <warn@@Base+0x664>
  45008c:	ldrb	w23, [x19, #146]
  450090:	add	x0, x19, #0x88
  450094:	strb	wzr, [x19, #146]
  450098:	mov	w2, #0xa                   	// #10
  45009c:	mov	x1, #0x0                   	// #0
  4500a0:	bl	4018f0 <strtoul@plt>
  4500a4:	str	x0, [x19, #56]
  4500a8:	strb	w23, [x19, #146]
  4500ac:	mov	x21, x0
  4500b0:	cmp	x0, #0x7
  4500b4:	b.ls	4501a4 <warn@@Base+0x7e4>  // b.plast
  4500b8:	tbnz	x0, #63, 450210 <warn@@Base+0x850>
  4500bc:	ldr	x1, [x19, #72]
  4500c0:	add	x0, x0, #0x1
  4500c4:	add	x1, x1, #0x3c
  4500c8:	add	x1, x1, x21
  4500cc:	str	x1, [x19, #72]
  4500d0:	bl	401a30 <malloc@plt>
  4500d4:	str	x0, [x19, #48]
  4500d8:	cbz	x0, 450264 <warn@@Base+0x8a4>
  4500dc:	mov	x1, x21
  4500e0:	mov	x3, x20
  4500e4:	mov	x2, #0x1                   	// #1
  4500e8:	bl	401bb0 <fread@plt>
  4500ec:	cmp	x0, #0x1
  4500f0:	b.ne	450220 <warn@@Base+0x860>  // b.any
  4500f4:	ldr	x0, [x19, #56]
  4500f8:	tbnz	w0, #0, 450254 <warn@@Base+0x894>
  4500fc:	ldr	x1, [x19, #48]
  450100:	mov	w21, #0x0                   	// #0
  450104:	strb	wzr, [x1, x0]
  450108:	ldr	x25, [sp, #64]
  45010c:	b	450028 <warn@@Base+0x668>
  450110:	mov	w2, #0x5                   	// #5
  450114:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450118:	mov	x0, #0x0                   	// #0
  45011c:	add	x1, x1, #0xa98
  450120:	bl	401c70 <dcgettext@plt>
  450124:	mov	w21, #0x1                   	// #1
  450128:	mov	x1, x22
  45012c:	bl	44f3e8 <error@@Base>
  450130:	mov	w0, w21
  450134:	ldp	x19, x20, [sp, #16]
  450138:	ldp	x21, x22, [sp, #32]
  45013c:	ldp	x23, x24, [sp, #48]
  450140:	ldp	x29, x30, [sp], #80
  450144:	ret
  450148:	mov	w2, #0x5                   	// #5
  45014c:	adrp	x1, 461000 <warn@@Base+0x11640>
  450150:	mov	x0, #0x0                   	// #0
  450154:	add	x1, x1, #0xf78
  450158:	bl	401c70 <dcgettext@plt>
  45015c:	mov	w21, #0x1                   	// #1
  450160:	mov	x1, x22
  450164:	bl	44f3e8 <error@@Base>
  450168:	mov	w0, w21
  45016c:	ldp	x19, x20, [sp, #16]
  450170:	ldp	x21, x22, [sp, #32]
  450174:	ldp	x23, x24, [sp, #48]
  450178:	ldr	x25, [sp, #64]
  45017c:	ldp	x29, x30, [sp], #80
  450180:	ret
  450184:	mov	w2, w23
  450188:	mov	x0, x19
  45018c:	mov	w1, #0x4                   	// #4
  450190:	bl	44f660 <error@@Base+0x278>
  450194:	cbnz	w0, 450074 <warn@@Base+0x6b4>
  450198:	mov	w21, #0x1                   	// #1
  45019c:	ldr	x25, [sp, #64]
  4501a0:	b	450028 <warn@@Base+0x668>
  4501a4:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  4501a8:	add	x1, x1, #0xb30
  4501ac:	mov	w2, #0x5                   	// #5
  4501b0:	mov	x0, #0x0                   	// #0
  4501b4:	bl	401c70 <dcgettext@plt>
  4501b8:	ldr	x2, [x19, #56]
  4501bc:	mov	x1, x22
  4501c0:	mov	w21, #0x1                   	// #1
  4501c4:	bl	44f3e8 <error@@Base>
  4501c8:	ldr	x25, [sp, #64]
  4501cc:	b	450028 <warn@@Base+0x668>
  4501d0:	mov	w0, #0x1                   	// #1
  4501d4:	str	w0, [x19, #84]
  4501d8:	mov	w2, w23
  4501dc:	mov	w1, w24
  4501e0:	mov	x0, x19
  4501e4:	bl	44f660 <error@@Base+0x278>
  4501e8:	cbnz	w0, 450074 <warn@@Base+0x6b4>
  4501ec:	b	450198 <warn@@Base+0x7d8>
  4501f0:	mov	w2, #0x5                   	// #5
  4501f4:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  4501f8:	mov	x0, #0x0                   	// #0
  4501fc:	add	x1, x1, #0xaf8
  450200:	bl	401c70 <dcgettext@plt>
  450204:	mov	x1, x22
  450208:	bl	401cc0 <printf@plt>
  45020c:	b	450074 <warn@@Base+0x6b4>
  450210:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450214:	mov	w2, #0x5                   	// #5
  450218:	add	x1, x1, #0xb60
  45021c:	b	4501b0 <warn@@Base+0x7f0>
  450220:	ldr	x0, [x19, #48]
  450224:	mov	w21, #0x1                   	// #1
  450228:	bl	401bc0 <free@plt>
  45022c:	str	xzr, [x19, #48]
  450230:	mov	w2, #0x5                   	// #5
  450234:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450238:	mov	x0, #0x0                   	// #0
  45023c:	add	x1, x1, #0xbc8
  450240:	bl	401c70 <dcgettext@plt>
  450244:	mov	x1, x22
  450248:	bl	44f3e8 <error@@Base>
  45024c:	ldr	x25, [sp, #64]
  450250:	b	450028 <warn@@Base+0x668>
  450254:	mov	x0, x20
  450258:	bl	401ae0 <getc@plt>
  45025c:	ldr	x0, [x19, #56]
  450260:	b	4500fc <warn@@Base+0x73c>
  450264:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450268:	add	x1, x1, #0xb90
  45026c:	mov	w2, #0x5                   	// #5
  450270:	mov	w21, #0x1                   	// #1
  450274:	bl	401c70 <dcgettext@plt>
  450278:	bl	44f3e8 <error@@Base>
  45027c:	ldr	x25, [sp, #64]
  450280:	b	450028 <warn@@Base+0x668>
  450284:	nop
  450288:	stp	x29, x30, [sp, #-48]!
  45028c:	mov	x29, sp
  450290:	str	x21, [sp, #32]
  450294:	ldr	x21, [x0]
  450298:	stp	x19, x20, [sp, #16]
  45029c:	mov	x19, x0
  4502a0:	mov	x20, x1
  4502a4:	cbz	x21, 450344 <warn@@Base+0x984>
  4502a8:	mov	x0, x21
  4502ac:	bl	401ba0 <strcmp@plt>
  4502b0:	cbz	w0, 450328 <warn@@Base+0x968>
  4502b4:	ldr	x0, [x19, #8]
  4502b8:	cbz	x0, 450338 <warn@@Base+0x978>
  4502bc:	bl	401a10 <fclose@plt>
  4502c0:	ldr	x21, [x19]
  4502c4:	cbnz	x21, 450338 <warn@@Base+0x978>
  4502c8:	ldr	x0, [x19, #24]
  4502cc:	cbz	x0, 4502d4 <warn@@Base+0x914>
  4502d0:	bl	401bc0 <free@plt>
  4502d4:	ldr	x0, [x19, #32]
  4502d8:	cbz	x0, 4502e0 <warn@@Base+0x920>
  4502dc:	bl	401bc0 <free@plt>
  4502e0:	ldr	x0, [x19, #48]
  4502e4:	cbz	x0, 4502ec <warn@@Base+0x92c>
  4502e8:	bl	401bc0 <free@plt>
  4502ec:	mov	x0, x20
  4502f0:	adrp	x1, 461000 <warn@@Base+0x11640>
  4502f4:	add	x1, x1, #0xff0
  4502f8:	bl	401a20 <fopen@plt>
  4502fc:	mov	x2, x0
  450300:	cbz	x0, 450324 <warn@@Base+0x964>
  450304:	mov	x1, x20
  450308:	mov	x0, x19
  45030c:	ldp	x19, x20, [sp, #16]
  450310:	mov	w4, #0x0                   	// #0
  450314:	ldr	x21, [sp, #32]
  450318:	mov	w3, #0x0                   	// #0
  45031c:	ldp	x29, x30, [sp], #48
  450320:	b	44ff98 <warn@@Base+0x5d8>
  450324:	mov	w0, #0x1                   	// #1
  450328:	ldp	x19, x20, [sp, #16]
  45032c:	ldr	x21, [sp, #32]
  450330:	ldp	x29, x30, [sp], #48
  450334:	ret
  450338:	mov	x0, x21
  45033c:	bl	401bc0 <free@plt>
  450340:	b	4502c8 <warn@@Base+0x908>
  450344:	ldr	x0, [x0, #8]
  450348:	cbnz	x0, 4502bc <warn@@Base+0x8fc>
  45034c:	b	4502c8 <warn@@Base+0x908>
  450350:	stp	x29, x30, [sp, #-32]!
  450354:	mov	x29, sp
  450358:	str	x19, [sp, #16]
  45035c:	mov	x19, x0
  450360:	ldr	x0, [x0]
  450364:	cbz	x0, 45036c <warn@@Base+0x9ac>
  450368:	bl	401bc0 <free@plt>
  45036c:	ldr	x0, [x19, #24]
  450370:	cbz	x0, 450378 <warn@@Base+0x9b8>
  450374:	bl	401bc0 <free@plt>
  450378:	ldr	x0, [x19, #32]
  45037c:	cbz	x0, 450384 <warn@@Base+0x9c4>
  450380:	bl	401bc0 <free@plt>
  450384:	ldr	x0, [x19, #48]
  450388:	cbz	x0, 450398 <warn@@Base+0x9d8>
  45038c:	ldr	x19, [sp, #16]
  450390:	ldp	x29, x30, [sp], #32
  450394:	b	401bc0 <free@plt>
  450398:	ldr	x19, [sp, #16]
  45039c:	ldp	x29, x30, [sp], #32
  4503a0:	ret
  4503a4:	nop
  4503a8:	stp	x29, x30, [sp, #-32]!
  4503ac:	mov	x29, sp
  4503b0:	stp	x19, x20, [sp, #16]
  4503b4:	mov	x19, x0
  4503b8:	mov	x20, x2
  4503bc:	ldr	x0, [x0, #8]
  4503c0:	mov	w2, #0x0                   	// #0
  4503c4:	bl	401b30 <fseek@plt>
  4503c8:	cbnz	w0, 450408 <warn@@Base+0xa48>
  4503cc:	ldr	x3, [x19, #8]
  4503d0:	add	x0, x19, #0x58
  4503d4:	mov	x2, #0x3c                  	// #60
  4503d8:	mov	x1, #0x1                   	// #1
  4503dc:	bl	401bb0 <fread@plt>
  4503e0:	cmp	x0, #0x3c
  4503e4:	b.ne	450434 <warn@@Base+0xa74>  // b.any
  4503e8:	ldrh	w0, [x19, #146]
  4503ec:	cmp	w0, #0xa60
  4503f0:	b.ne	450460 <warn@@Base+0xaa0>  // b.any
  4503f4:	mov	x1, x20
  4503f8:	mov	x0, x19
  4503fc:	ldp	x19, x20, [sp, #16]
  450400:	ldp	x29, x30, [sp], #32
  450404:	b	450490 <warn@@Base+0xad0>
  450408:	mov	w2, #0x5                   	// #5
  45040c:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450410:	mov	x0, #0x0                   	// #0
  450414:	add	x1, x1, #0xc00
  450418:	bl	401c70 <dcgettext@plt>
  45041c:	ldr	x1, [x19]
  450420:	bl	44f3e8 <error@@Base>
  450424:	mov	x0, #0x0                   	// #0
  450428:	ldp	x19, x20, [sp, #16]
  45042c:	ldp	x29, x30, [sp], #32
  450430:	ret
  450434:	mov	w2, #0x5                   	// #5
  450438:	adrp	x1, 461000 <warn@@Base+0x11640>
  45043c:	mov	x0, #0x0                   	// #0
  450440:	add	x1, x1, #0xf78
  450444:	bl	401c70 <dcgettext@plt>
  450448:	ldr	x1, [x19]
  45044c:	bl	44f3e8 <error@@Base>
  450450:	mov	x0, #0x0                   	// #0
  450454:	ldp	x19, x20, [sp, #16]
  450458:	ldp	x29, x30, [sp], #32
  45045c:	ret
  450460:	mov	w2, #0x5                   	// #5
  450464:	adrp	x1, 461000 <warn@@Base+0x11640>
  450468:	mov	x0, #0x0                   	// #0
  45046c:	add	x1, x1, #0xfa0
  450470:	bl	401c70 <dcgettext@plt>
  450474:	ldr	x1, [x19]
  450478:	bl	44f3e8 <error@@Base>
  45047c:	mov	x0, #0x0                   	// #0
  450480:	ldp	x19, x20, [sp, #16]
  450484:	ldp	x29, x30, [sp], #32
  450488:	ret
  45048c:	nop
  450490:	stp	x29, x30, [sp, #-64]!
  450494:	mov	x29, sp
  450498:	stp	x19, x20, [sp, #16]
  45049c:	mov	x19, x0
  4504a0:	ldrb	w0, [x0, #88]
  4504a4:	cmp	w0, #0x2f
  4504a8:	b.eq	450588 <warn@@Base+0xbc8>  // b.none
  4504ac:	ldrb	w0, [x19, #89]
  4504b0:	cmp	w0, #0x2f
  4504b4:	b.eq	450758 <warn@@Base+0xd98>  // b.none
  4504b8:	ldrb	w0, [x19, #90]
  4504bc:	cmp	w0, #0x2f
  4504c0:	b.eq	450760 <warn@@Base+0xda0>  // b.none
  4504c4:	ldrb	w0, [x19, #91]
  4504c8:	cmp	w0, #0x2f
  4504cc:	b.eq	450770 <warn@@Base+0xdb0>  // b.none
  4504d0:	ldrb	w0, [x19, #92]
  4504d4:	cmp	w0, #0x2f
  4504d8:	b.eq	450778 <warn@@Base+0xdb8>  // b.none
  4504dc:	ldrb	w0, [x19, #93]
  4504e0:	cmp	w0, #0x2f
  4504e4:	b.eq	4506ec <warn@@Base+0xd2c>  // b.none
  4504e8:	ldrb	w0, [x19, #94]
  4504ec:	cmp	w0, #0x2f
  4504f0:	b.eq	4507a8 <warn@@Base+0xde8>  // b.none
  4504f4:	ldrb	w0, [x19, #95]
  4504f8:	cmp	w0, #0x2f
  4504fc:	b.eq	4507b0 <warn@@Base+0xdf0>  // b.none
  450500:	ldrb	w0, [x19, #96]
  450504:	cmp	w0, #0x2f
  450508:	b.eq	4507b8 <warn@@Base+0xdf8>  // b.none
  45050c:	ldrb	w0, [x19, #97]
  450510:	cmp	w0, #0x2f
  450514:	b.eq	4507c0 <warn@@Base+0xe00>  // b.none
  450518:	ldrb	w0, [x19, #98]
  45051c:	cmp	w0, #0x2f
  450520:	b.eq	4507c8 <warn@@Base+0xe08>  // b.none
  450524:	ldrb	w0, [x19, #99]
  450528:	cmp	w0, #0x2f
  45052c:	b.eq	4507d0 <warn@@Base+0xe10>  // b.none
  450530:	ldrb	w0, [x19, #100]
  450534:	cmp	w0, #0x2f
  450538:	b.eq	4507d8 <warn@@Base+0xe18>  // b.none
  45053c:	ldrb	w0, [x19, #101]
  450540:	cmp	w0, #0x2f
  450544:	b.eq	4507e0 <warn@@Base+0xe20>  // b.none
  450548:	ldrb	w0, [x19, #102]
  45054c:	cmp	w0, #0x2f
  450550:	b.eq	4507e8 <warn@@Base+0xe28>  // b.none
  450554:	ldrb	w0, [x19, #103]
  450558:	cmp	w0, #0x2f
  45055c:	b.eq	4507f0 <warn@@Base+0xe30>  // b.none
  450560:	mov	x0, #0x11                  	// #17
  450564:	bl	4539a0 <warn@@Base+0x3fe0>
  450568:	mov	x20, x0
  45056c:	ldp	x0, x1, [x19, #88]
  450570:	stp	x0, x1, [x20]
  450574:	strb	wzr, [x20, #16]
  450578:	mov	x0, x20
  45057c:	ldp	x19, x20, [sp, #16]
  450580:	ldp	x29, x30, [sp], #64
  450584:	ret
  450588:	ldr	x0, [x19, #48]
  45058c:	cbz	x0, 450598 <warn@@Base+0xbd8>
  450590:	ldr	x0, [x19, #56]
  450594:	cbnz	x0, 4505c4 <warn@@Base+0xc04>
  450598:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  45059c:	add	x1, x1, #0xc28
  4505a0:	mov	w2, #0x5                   	// #5
  4505a4:	mov	x20, #0x0                   	// #0
  4505a8:	mov	x0, #0x0                   	// #0
  4505ac:	bl	401c70 <dcgettext@plt>
  4505b0:	bl	44f3e8 <error@@Base>
  4505b4:	mov	x0, x20
  4505b8:	ldp	x19, x20, [sp, #16]
  4505bc:	ldp	x29, x30, [sp], #64
  4505c0:	ret
  4505c4:	stp	x21, x22, [sp, #32]
  4505c8:	mov	x20, x1
  4505cc:	add	x0, x19, #0x59
  4505d0:	ldrb	w22, [x19, #146]
  4505d4:	add	x1, sp, #0x38
  4505d8:	str	xzr, [x19, #64]
  4505dc:	mov	w2, #0xa                   	// #10
  4505e0:	strb	wzr, [x19, #146]
  4505e4:	bl	4018f0 <strtoul@plt>
  4505e8:	mov	x21, x0
  4505ec:	ldr	w1, [x19, #80]
  4505f0:	cbz	w1, 450608 <warn@@Base+0xc48>
  4505f4:	ldr	x0, [sp, #56]
  4505f8:	cbz	x0, 450608 <warn@@Base+0xc48>
  4505fc:	ldrb	w1, [x0]
  450600:	cmp	w1, #0x3a
  450604:	b.eq	450740 <warn@@Base+0xd80>  // b.none
  450608:	ldr	x4, [x19, #56]
  45060c:	strb	w22, [x19, #146]
  450610:	cmp	x21, x4
  450614:	b.hi	450780 <warn@@Base+0xdc0>  // b.pmore
  450618:	mov	x2, x21
  45061c:	ldr	x1, [x19, #48]
  450620:	b.cc	450634 <warn@@Base+0xc74>  // b.lo, b.ul, b.last
  450624:	b	450644 <warn@@Base+0xc84>
  450628:	add	x2, x2, #0x1
  45062c:	cmp	x4, x2
  450630:	b.eq	450768 <warn@@Base+0xda8>  // b.none
  450634:	ldrb	w3, [x1, x2]
  450638:	cmp	w3, #0x0
  45063c:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  450640:	b.ne	450628 <warn@@Base+0xc68>  // b.any
  450644:	cbz	x2, 450664 <warn@@Base+0xca4>
  450648:	sub	x0, x2, #0x1
  45064c:	ldrb	w3, [x1, x0]
  450650:	cmp	w3, #0x2f
  450654:	b.eq	45070c <warn@@Base+0xd4c>  // b.none
  450658:	cmp	x2, x4
  45065c:	csel	x2, x2, x4, ls  // ls = plast
  450660:	add	x1, x1, x2
  450664:	strb	wzr, [x1]
  450668:	ldr	w0, [x19, #80]
  45066c:	cbz	w0, 4506dc <warn@@Base+0xd1c>
  450670:	ldr	x0, [x19, #64]
  450674:	cbz	x0, 4506dc <warn@@Base+0xd1c>
  450678:	cmp	x21, x2
  45067c:	b.cs	45071c <warn@@Base+0xd5c>  // b.hs, b.nlast
  450680:	ldr	x0, [x19]
  450684:	sub	x2, x2, x21
  450688:	ldr	x1, [x19, #48]
  45068c:	add	x1, x1, x21
  450690:	bl	44fe88 <warn@@Base+0x4c8>
  450694:	mov	x22, x0
  450698:	cbz	x0, 4506d4 <warn@@Base+0xd14>
  45069c:	mov	x1, x0
  4506a0:	mov	x0, x20
  4506a4:	bl	450288 <warn@@Base+0x8c8>
  4506a8:	cbnz	w0, 4506d4 <warn@@Base+0xd14>
  4506ac:	ldr	x1, [x19, #64]
  4506b0:	mov	x0, x20
  4506b4:	mov	x2, #0x0                   	// #0
  4506b8:	bl	4503a8 <warn@@Base+0x9e8>
  4506bc:	mov	x20, x0
  4506c0:	cbz	x0, 4506d4 <warn@@Base+0xd14>
  4506c4:	mov	x0, x22
  4506c8:	bl	401bc0 <free@plt>
  4506cc:	ldp	x21, x22, [sp, #32]
  4506d0:	b	450578 <warn@@Base+0xbb8>
  4506d4:	mov	x0, x22
  4506d8:	bl	401bc0 <free@plt>
  4506dc:	ldr	x20, [x19, #48]
  4506e0:	add	x20, x20, x21
  4506e4:	ldp	x21, x22, [sp, #32]
  4506e8:	b	450578 <warn@@Base+0xbb8>
  4506ec:	mov	x0, #0x5                   	// #5
  4506f0:	add	x0, x19, x0
  4506f4:	add	x20, x19, #0x58
  4506f8:	strb	wzr, [x0, #88]
  4506fc:	mov	x0, x20
  450700:	ldp	x19, x20, [sp, #16]
  450704:	ldp	x29, x30, [sp], #64
  450708:	ret
  45070c:	cmp	x4, x0
  450710:	csel	x2, x4, x0, ls  // ls = plast
  450714:	add	x1, x1, x2
  450718:	b	450664 <warn@@Base+0xca4>
  45071c:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450720:	add	x1, x1, #0xca8
  450724:	mov	w2, #0x5                   	// #5
  450728:	mov	x0, #0x0                   	// #0
  45072c:	mov	x20, #0x0                   	// #0
  450730:	bl	401c70 <dcgettext@plt>
  450734:	bl	44f3e8 <error@@Base>
  450738:	ldp	x21, x22, [sp, #32]
  45073c:	b	450578 <warn@@Base+0xbb8>
  450740:	add	x0, x0, #0x1
  450744:	mov	w2, #0xa                   	// #10
  450748:	mov	x1, #0x0                   	// #0
  45074c:	bl	4018f0 <strtoul@plt>
  450750:	str	x0, [x19, #64]
  450754:	b	450608 <warn@@Base+0xc48>
  450758:	mov	x0, #0x1                   	// #1
  45075c:	b	4506f0 <warn@@Base+0xd30>
  450760:	mov	x0, #0x2                   	// #2
  450764:	b	4506f0 <warn@@Base+0xd30>
  450768:	mov	x2, x4
  45076c:	b	450644 <warn@@Base+0xc84>
  450770:	mov	x0, #0x3                   	// #3
  450774:	b	4506f0 <warn@@Base+0xd30>
  450778:	mov	x0, #0x4                   	// #4
  45077c:	b	4506f0 <warn@@Base+0xd30>
  450780:	mov	w2, #0x5                   	// #5
  450784:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450788:	mov	x0, #0x0                   	// #0
  45078c:	add	x1, x1, #0xc68
  450790:	bl	401c70 <dcgettext@plt>
  450794:	mov	x20, #0x0                   	// #0
  450798:	mov	x1, x21
  45079c:	bl	44f3e8 <error@@Base>
  4507a0:	ldp	x21, x22, [sp, #32]
  4507a4:	b	450578 <warn@@Base+0xbb8>
  4507a8:	mov	x0, #0x6                   	// #6
  4507ac:	b	4506f0 <warn@@Base+0xd30>
  4507b0:	mov	x0, #0x7                   	// #7
  4507b4:	b	4506f0 <warn@@Base+0xd30>
  4507b8:	mov	x0, #0x8                   	// #8
  4507bc:	b	4506f0 <warn@@Base+0xd30>
  4507c0:	mov	x0, #0x9                   	// #9
  4507c4:	b	4506f0 <warn@@Base+0xd30>
  4507c8:	mov	x0, #0xa                   	// #10
  4507cc:	b	4506f0 <warn@@Base+0xd30>
  4507d0:	mov	x0, #0xb                   	// #11
  4507d4:	b	4506f0 <warn@@Base+0xd30>
  4507d8:	mov	x0, #0xc                   	// #12
  4507dc:	b	4506f0 <warn@@Base+0xd30>
  4507e0:	mov	x0, #0xd                   	// #13
  4507e4:	b	4506f0 <warn@@Base+0xd30>
  4507e8:	mov	x0, #0xe                   	// #14
  4507ec:	b	4506f0 <warn@@Base+0xd30>
  4507f0:	mov	x0, #0xf                   	// #15
  4507f4:	b	4506f0 <warn@@Base+0xd30>
  4507f8:	stp	x29, x30, [sp, #-64]!
  4507fc:	mov	x29, sp
  450800:	stp	x19, x20, [sp, #16]
  450804:	mov	x20, x0
  450808:	mov	x0, #0x0                   	// #0
  45080c:	stp	x21, x22, [sp, #32]
  450810:	mov	x21, x2
  450814:	mov	w2, #0x5                   	// #5
  450818:	stp	x23, x24, [sp, #48]
  45081c:	mov	x23, x1
  450820:	adrp	x1, 456000 <warn@@Base+0x6640>
  450824:	add	x1, x1, #0xd78
  450828:	bl	401c70 <dcgettext@plt>
  45082c:	ldr	x24, [x20]
  450830:	mov	x22, x0
  450834:	mov	x0, x24
  450838:	bl	401900 <strlen@plt>
  45083c:	mov	x19, x0
  450840:	mov	x0, x21
  450844:	bl	401900 <strlen@plt>
  450848:	add	x5, x19, x0
  45084c:	ldr	w2, [x20, #80]
  450850:	add	x19, x5, #0x3
  450854:	cbz	w2, 4508a0 <warn@@Base+0xee0>
  450858:	ldr	x0, [x20, #64]
  45085c:	cbnz	x0, 4508e0 <warn@@Base+0xf20>
  450860:	mov	x0, x19
  450864:	bl	401a30 <malloc@plt>
  450868:	mov	x20, x0
  45086c:	cbz	x0, 450964 <warn@@Base+0xfa4>
  450870:	mov	x4, x21
  450874:	mov	x3, x24
  450878:	mov	x1, x19
  45087c:	adrp	x2, 48f000 <warn@@Base+0x3f640>
  450880:	add	x2, x2, #0xce8
  450884:	bl	4019e0 <snprintf@plt>
  450888:	mov	x0, x20
  45088c:	ldp	x19, x20, [sp, #16]
  450890:	ldp	x21, x22, [sp, #32]
  450894:	ldp	x23, x24, [sp, #48]
  450898:	ldp	x29, x30, [sp], #64
  45089c:	ret
  4508a0:	mov	x0, x19
  4508a4:	bl	401a30 <malloc@plt>
  4508a8:	mov	x20, x0
  4508ac:	cbz	x0, 450964 <warn@@Base+0xfa4>
  4508b0:	adrp	x2, 48f000 <warn@@Base+0x3f640>
  4508b4:	mov	x4, x21
  4508b8:	mov	x3, x24
  4508bc:	mov	x1, x19
  4508c0:	add	x2, x2, #0xce0
  4508c4:	bl	4019e0 <snprintf@plt>
  4508c8:	mov	x0, x20
  4508cc:	ldp	x19, x20, [sp, #16]
  4508d0:	ldp	x21, x22, [sp, #32]
  4508d4:	ldp	x23, x24, [sp, #48]
  4508d8:	ldp	x29, x30, [sp], #64
  4508dc:	ret
  4508e0:	ldr	x23, [x23]
  4508e4:	add	x19, x5, #0x5
  4508e8:	cbz	x23, 45093c <warn@@Base+0xf7c>
  4508ec:	mov	x0, x23
  4508f0:	bl	401900 <strlen@plt>
  4508f4:	add	x19, x0, x19
  4508f8:	mov	x0, x19
  4508fc:	bl	401a30 <malloc@plt>
  450900:	mov	x20, x0
  450904:	cbz	x0, 450964 <warn@@Base+0xfa4>
  450908:	mov	x5, x21
  45090c:	mov	x4, x23
  450910:	mov	x3, x24
  450914:	mov	x1, x19
  450918:	adrp	x2, 48f000 <warn@@Base+0x3f640>
  45091c:	add	x2, x2, #0xcd0
  450920:	bl	4019e0 <snprintf@plt>
  450924:	mov	x0, x20
  450928:	ldp	x19, x20, [sp, #16]
  45092c:	ldp	x21, x22, [sp, #32]
  450930:	ldp	x23, x24, [sp, #48]
  450934:	ldp	x29, x30, [sp], #64
  450938:	ret
  45093c:	mov	x0, x22
  450940:	bl	401900 <strlen@plt>
  450944:	add	x19, x19, x0
  450948:	mov	x0, x19
  45094c:	bl	401a30 <malloc@plt>
  450950:	mov	x20, x0
  450954:	cbz	x0, 450964 <warn@@Base+0xfa4>
  450958:	mov	x5, x21
  45095c:	mov	x4, x22
  450960:	b	450910 <warn@@Base+0xf50>
  450964:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  450968:	add	x1, x1, #0xa50
  45096c:	mov	w2, #0x5                   	// #5
  450970:	mov	x20, #0x0                   	// #0
  450974:	mov	x0, #0x0                   	// #0
  450978:	bl	401c70 <dcgettext@plt>
  45097c:	bl	44f3e8 <error@@Base>
  450980:	b	4508c8 <warn@@Base+0xf08>
  450984:	nop
  450988:	stp	x29, x30, [sp, #-48]!
  45098c:	mov	x29, sp
  450990:	str	x21, [sp, #32]
  450994:	cbz	x0, 450a30 <warn@@Base+0x1070>
  450998:	stp	x19, x20, [sp, #16]
  45099c:	mov	x20, x0
  4509a0:	ldr	x0, [x0]
  4509a4:	cbz	x0, 450a10 <warn@@Base+0x1050>
  4509a8:	sub	x3, x20, #0x8
  4509ac:	mov	x1, #0x1                   	// #1
  4509b0:	mov	w0, w1
  4509b4:	add	x1, x1, #0x1
  4509b8:	ldr	x2, [x3, x1, lsl #3]
  4509bc:	cbnz	x2, 4509b0 <warn@@Base+0xff0>
  4509c0:	add	w0, w0, #0x1
  4509c4:	sbfiz	x0, x0, #3, #32
  4509c8:	bl	4539a0 <warn@@Base+0x3fe0>
  4509cc:	mov	x21, x0
  4509d0:	ldr	x0, [x20]
  4509d4:	cbz	x0, 450a28 <warn@@Base+0x1068>
  4509d8:	mov	x19, #0x0                   	// #0
  4509dc:	nop
  4509e0:	bl	453a70 <warn@@Base+0x40b0>
  4509e4:	str	x0, [x21, x19]
  4509e8:	add	x19, x19, #0x8
  4509ec:	ldr	x0, [x20, x19]
  4509f0:	cbnz	x0, 4509e0 <warn@@Base+0x1020>
  4509f4:	add	x19, x21, x19
  4509f8:	str	xzr, [x19]
  4509fc:	ldp	x19, x20, [sp, #16]
  450a00:	mov	x0, x21
  450a04:	ldr	x21, [sp, #32]
  450a08:	ldp	x29, x30, [sp], #48
  450a0c:	ret
  450a10:	mov	x0, #0x8                   	// #8
  450a14:	bl	4539a0 <warn@@Base+0x3fe0>
  450a18:	mov	x21, x0
  450a1c:	ldr	x0, [x20]
  450a20:	cbnz	x0, 4509d8 <warn@@Base+0x1018>
  450a24:	nop
  450a28:	mov	x19, x21
  450a2c:	b	4509f8 <warn@@Base+0x1038>
  450a30:	mov	x21, #0x0                   	// #0
  450a34:	b	450a00 <warn@@Base+0x1040>
  450a38:	cbz	x0, 450a74 <warn@@Base+0x10b4>
  450a3c:	stp	x29, x30, [sp, #-32]!
  450a40:	mov	x29, sp
  450a44:	stp	x19, x20, [sp, #16]
  450a48:	mov	x20, x0
  450a4c:	ldr	x0, [x0]
  450a50:	cbz	x0, 450a64 <warn@@Base+0x10a4>
  450a54:	mov	x19, x20
  450a58:	bl	401bc0 <free@plt>
  450a5c:	ldr	x0, [x19, #8]!
  450a60:	cbnz	x0, 450a58 <warn@@Base+0x1098>
  450a64:	mov	x0, x20
  450a68:	ldp	x19, x20, [sp, #16]
  450a6c:	ldp	x29, x30, [sp], #32
  450a70:	b	401bc0 <free@plt>
  450a74:	ret
  450a78:	stp	x29, x30, [sp, #-96]!
  450a7c:	mov	x29, sp
  450a80:	stp	x27, x28, [sp, #80]
  450a84:	mov	x28, #0x0                   	// #0
  450a88:	cbz	x0, 450b98 <warn@@Base+0x11d8>
  450a8c:	stp	x19, x20, [sp, #16]
  450a90:	mov	x19, x0
  450a94:	mov	x20, #0x0                   	// #0
  450a98:	stp	x21, x22, [sp, #32]
  450a9c:	adrp	x21, 4a9000 <warn@@Base+0x59640>
  450aa0:	mov	x28, #0x0                   	// #0
  450aa4:	stp	x23, x24, [sp, #48]
  450aa8:	mov	w27, #0x0                   	// #0
  450aac:	mov	w23, #0x0                   	// #0
  450ab0:	stp	x25, x26, [sp, #64]
  450ab4:	bl	401900 <strlen@plt>
  450ab8:	add	x0, x0, #0x1
  450abc:	bl	4539a0 <warn@@Base+0x3fe0>
  450ac0:	mov	x22, x0
  450ac4:	ldrb	w1, [x19]
  450ac8:	mov	w25, #0x0                   	// #0
  450acc:	ldr	x2, [x21, #4032]
  450ad0:	mov	w24, #0x0                   	// #0
  450ad4:	ldrh	w2, [x2, w1, sxtw #1]
  450ad8:	and	w4, w2, #0x40
  450adc:	nop
  450ae0:	cbz	w4, 450af4 <warn@@Base+0x1134>
  450ae4:	ldr	x3, [x21, #4032]
  450ae8:	ldrb	w1, [x19, #1]!
  450aec:	ldrh	w2, [x3, w1, sxtw #1]
  450af0:	tbnz	w2, #6, 450ae8 <warn@@Base+0x1128>
  450af4:	lsl	x26, x20, #3
  450af8:	cbz	w27, 450c20 <warn@@Base+0x1260>
  450afc:	sub	w0, w27, #0x1
  450b00:	cmp	w0, w20
  450b04:	b.le	450c20 <warn@@Base+0x1260>
  450b08:	add	x26, x28, x26
  450b0c:	cbz	w1, 450c48 <warn@@Base+0x1288>
  450b10:	ldr	x4, [x21, #4032]
  450b14:	mov	x2, x22
  450b18:	ldrh	w3, [x4, w1, sxtw #1]
  450b1c:	tbz	w3, #6, 450b2c <warn@@Base+0x116c>
  450b20:	orr	w3, w25, w24
  450b24:	orr	w3, w3, w23
  450b28:	cbz	w3, 450ba8 <warn@@Base+0x11e8>
  450b2c:	cbz	w23, 450bb8 <warn@@Base+0x11f8>
  450b30:	mov	w23, #0x0                   	// #0
  450b34:	strb	w1, [x2], #1
  450b38:	ldrb	w1, [x19, #1]!
  450b3c:	cbnz	w1, 450b18 <warn@@Base+0x1158>
  450b40:	strb	wzr, [x2]
  450b44:	mov	x0, x22
  450b48:	bl	453a70 <warn@@Base+0x40b0>
  450b4c:	stp	x0, xzr, [x26]
  450b50:	ldr	x3, [x21, #4032]
  450b54:	ldrb	w1, [x19]
  450b58:	ldrh	w2, [x3, w1, sxtw #1]
  450b5c:	and	w4, w2, #0x40
  450b60:	tbz	w2, #6, 450b78 <warn@@Base+0x11b8>
  450b64:	nop
  450b68:	ldrb	w1, [x19, #1]!
  450b6c:	ldrh	w2, [x3, w1, sxtw #1]
  450b70:	and	w4, w2, #0x40
  450b74:	tbnz	w2, #6, 450b68 <warn@@Base+0x11a8>
  450b78:	add	x20, x20, #0x1
  450b7c:	cbnz	w1, 450ae0 <warn@@Base+0x1120>
  450b80:	mov	x0, x22
  450b84:	bl	401bc0 <free@plt>
  450b88:	ldp	x19, x20, [sp, #16]
  450b8c:	ldp	x21, x22, [sp, #32]
  450b90:	ldp	x23, x24, [sp, #48]
  450b94:	ldp	x25, x26, [sp, #64]
  450b98:	mov	x0, x28
  450b9c:	ldp	x27, x28, [sp, #80]
  450ba0:	ldp	x29, x30, [sp], #96
  450ba4:	ret
  450ba8:	mov	w25, #0x0                   	// #0
  450bac:	mov	w24, #0x0                   	// #0
  450bb0:	mov	w23, #0x0                   	// #0
  450bb4:	b	450b40 <warn@@Base+0x1180>
  450bb8:	cmp	w1, #0x5c
  450bbc:	b.eq	450bdc <warn@@Base+0x121c>  // b.none
  450bc0:	cbz	w24, 450be4 <warn@@Base+0x1224>
  450bc4:	cmp	w1, #0x27
  450bc8:	b.eq	450bd4 <warn@@Base+0x1214>  // b.none
  450bcc:	strb	w1, [x2], #1
  450bd0:	b	450b38 <warn@@Base+0x1178>
  450bd4:	mov	w24, #0x0                   	// #0
  450bd8:	b	450b38 <warn@@Base+0x1178>
  450bdc:	mov	w23, #0x1                   	// #1
  450be0:	b	450b38 <warn@@Base+0x1178>
  450be4:	cbz	w25, 450bfc <warn@@Base+0x123c>
  450be8:	mov	w23, w24
  450bec:	cmp	w1, #0x22
  450bf0:	b.ne	450bcc <warn@@Base+0x120c>  // b.any
  450bf4:	mov	w25, #0x0                   	// #0
  450bf8:	b	450b38 <warn@@Base+0x1178>
  450bfc:	mov	w23, w25
  450c00:	cmp	w1, #0x27
  450c04:	mov	w24, #0x1                   	// #1
  450c08:	b.eq	450b38 <warn@@Base+0x1178>  // b.none
  450c0c:	cmp	w1, #0x22
  450c10:	b.eq	450c64 <warn@@Base+0x12a4>  // b.none
  450c14:	mov	w24, w25
  450c18:	strb	w1, [x2], #1
  450c1c:	b	450b38 <warn@@Base+0x1178>
  450c20:	cbz	x28, 450c50 <warn@@Base+0x1290>
  450c24:	lsl	w27, w27, #1
  450c28:	mov	x0, x28
  450c2c:	sbfiz	x1, x27, #3, #32
  450c30:	bl	453a28 <warn@@Base+0x4068>
  450c34:	mov	x28, x0
  450c38:	str	xzr, [x28, x26]
  450c3c:	add	x26, x28, x26
  450c40:	ldrb	w1, [x19]
  450c44:	cbnz	w1, 450b10 <warn@@Base+0x1150>
  450c48:	mov	x2, x22
  450c4c:	b	450b40 <warn@@Base+0x1180>
  450c50:	mov	x0, #0x40                  	// #64
  450c54:	mov	w27, #0x8                   	// #8
  450c58:	bl	4539a0 <warn@@Base+0x3fe0>
  450c5c:	mov	x28, x0
  450c60:	b	450c38 <warn@@Base+0x1278>
  450c64:	mov	w24, w25
  450c68:	mov	w25, #0x1                   	// #1
  450c6c:	b	450b38 <warn@@Base+0x1178>
  450c70:	cbz	x1, 450d48 <warn@@Base+0x1388>
  450c74:	stp	x29, x30, [sp, #-80]!
  450c78:	mov	x29, sp
  450c7c:	stp	x21, x22, [sp, #32]
  450c80:	ldr	x21, [x0]
  450c84:	stp	x23, x24, [sp, #48]
  450c88:	mov	x24, x0
  450c8c:	cbz	x21, 450d40 <warn@@Base+0x1380>
  450c90:	adrp	x22, 4a9000 <warn@@Base+0x59640>
  450c94:	stp	x19, x20, [sp, #16]
  450c98:	mov	x20, x1
  450c9c:	ldr	x22, [x22, #4032]
  450ca0:	mov	w23, #0x22                  	// #34
  450ca4:	str	x25, [sp, #64]
  450ca8:	mov	w25, #0x27                  	// #39
  450cac:	ldrb	w19, [x21]
  450cb0:	cbnz	w19, 450cc0 <warn@@Base+0x1300>
  450cb4:	b	450d1c <warn@@Base+0x135c>
  450cb8:	ldrb	w19, [x21, #1]!
  450cbc:	cbz	w19, 450d1c <warn@@Base+0x135c>
  450cc0:	ldrh	w2, [x22, w19, sxtw #1]
  450cc4:	mov	x1, x20
  450cc8:	mov	w0, #0x5c                  	// #92
  450ccc:	tbnz	w2, #6, 450ce0 <warn@@Base+0x1320>
  450cd0:	cmp	w19, w0
  450cd4:	ccmp	w19, w25, #0x4, ne  // ne = any
  450cd8:	ccmp	w19, w23, #0x4, ne  // ne = any
  450cdc:	b.ne	450cec <warn@@Base+0x132c>  // b.any
  450ce0:	bl	4019a0 <fputc@plt>
  450ce4:	cmn	w0, #0x1
  450ce8:	b.eq	450d00 <warn@@Base+0x1340>  // b.none
  450cec:	mov	w0, w19
  450cf0:	mov	x1, x20
  450cf4:	bl	4019a0 <fputc@plt>
  450cf8:	cmn	w0, #0x1
  450cfc:	b.ne	450cb8 <warn@@Base+0x12f8>  // b.any
  450d00:	ldp	x19, x20, [sp, #16]
  450d04:	mov	w0, #0x1                   	// #1
  450d08:	ldr	x25, [sp, #64]
  450d0c:	ldp	x21, x22, [sp, #32]
  450d10:	ldp	x23, x24, [sp, #48]
  450d14:	ldp	x29, x30, [sp], #80
  450d18:	ret
  450d1c:	mov	x1, x20
  450d20:	mov	w0, #0xa                   	// #10
  450d24:	bl	4019a0 <fputc@plt>
  450d28:	cmn	w0, #0x1
  450d2c:	b.eq	450d00 <warn@@Base+0x1340>  // b.none
  450d30:	ldr	x21, [x24, #8]!
  450d34:	cbnz	x21, 450cac <warn@@Base+0x12ec>
  450d38:	ldp	x19, x20, [sp, #16]
  450d3c:	ldr	x25, [sp, #64]
  450d40:	mov	w0, #0x0                   	// #0
  450d44:	b	450d0c <warn@@Base+0x134c>
  450d48:	mov	w0, #0x1                   	// #1
  450d4c:	ret
  450d50:	stp	x29, x30, [sp, #-288]!
  450d54:	mov	x29, sp
  450d58:	ldr	w3, [x0]
  450d5c:	stp	x23, x24, [sp, #48]
  450d60:	mov	x24, x0
  450d64:	cmp	w3, #0x1
  450d68:	ldr	x0, [x1]
  450d6c:	str	x0, [sp, #152]
  450d70:	b.le	450ed8 <warn@@Base+0x1518>
  450d74:	stp	x27, x28, [sp, #80]
  450d78:	adrp	x27, 4a9000 <warn@@Base+0x59640>
  450d7c:	mov	w23, #0x0                   	// #0
  450d80:	stp	x21, x22, [sp, #32]
  450d84:	mov	x21, x1
  450d88:	ldr	x1, [x27, #4032]
  450d8c:	mov	w27, #0x1                   	// #1
  450d90:	stp	x19, x20, [sp, #16]
  450d94:	mov	w20, #0x7d0                 	// #2000
  450d98:	stp	x25, x26, [sp, #64]
  450d9c:	adrp	x26, 490000 <warn@@Base+0x40640>
  450da0:	add	x25, sp, #0xa0
  450da4:	add	x26, x26, #0xb88
  450da8:	str	x1, [sp, #96]
  450dac:	b	450ea0 <warn@@Base+0x14e0>
  450db0:	subs	w20, w20, #0x1
  450db4:	b.eq	451064 <warn@@Base+0x16a4>  // b.none
  450db8:	add	x28, x1, #0x1
  450dbc:	mov	x2, x25
  450dc0:	mov	x1, x28
  450dc4:	mov	w0, #0x0                   	// #0
  450dc8:	bl	401d00 <__xstat@plt>
  450dcc:	tbnz	w0, #31, 450ee4 <warn@@Base+0x1524>
  450dd0:	ldr	w0, [sp, #176]
  450dd4:	and	w0, w0, #0xf000
  450dd8:	cmp	w0, #0x4, lsl #12
  450ddc:	b.eq	451088 <warn@@Base+0x16c8>  // b.none
  450de0:	mov	x0, x28
  450de4:	mov	x1, x26
  450de8:	bl	401a20 <fopen@plt>
  450dec:	mov	x28, x0
  450df0:	cbz	x0, 450ee4 <warn@@Base+0x1524>
  450df4:	mov	w2, #0x2                   	// #2
  450df8:	mov	x1, #0x0                   	// #0
  450dfc:	bl	401b30 <fseek@plt>
  450e00:	cmn	w0, #0x1
  450e04:	b.eq	450e80 <warn@@Base+0x14c0>  // b.none
  450e08:	mov	x0, x28
  450e0c:	bl	401970 <ftell@plt>
  450e10:	str	x0, [sp, #104]
  450e14:	cmn	x0, #0x1
  450e18:	b.eq	450e80 <warn@@Base+0x14c0>  // b.none
  450e1c:	mov	x0, x28
  450e20:	mov	w2, #0x0                   	// #0
  450e24:	mov	x1, #0x0                   	// #0
  450e28:	bl	401b30 <fseek@plt>
  450e2c:	cmn	w0, #0x1
  450e30:	b.eq	450e80 <warn@@Base+0x14c0>  // b.none
  450e34:	ldr	x5, [sp, #104]
  450e38:	str	x5, [sp, #112]
  450e3c:	add	x0, x5, #0x1
  450e40:	bl	4539a0 <warn@@Base+0x3fe0>
  450e44:	str	x0, [sp, #104]
  450e48:	ldr	x5, [sp, #112]
  450e4c:	mov	x1, #0x1                   	// #1
  450e50:	mov	x3, x28
  450e54:	mov	x2, x5
  450e58:	bl	401bb0 <fread@plt>
  450e5c:	mov	x1, x0
  450e60:	ldr	x5, [sp, #112]
  450e64:	cmp	x5, x0
  450e68:	b.eq	450ef4 <warn@@Base+0x1534>  // b.none
  450e6c:	mov	x0, x28
  450e70:	str	x1, [sp, #112]
  450e74:	bl	401d40 <ferror@plt>
  450e78:	cbz	w0, 450ef0 <warn@@Base+0x1530>
  450e7c:	nop
  450e80:	mov	x0, x28
  450e84:	bl	401a10 <fclose@plt>
  450e88:	ldr	w3, [x24]
  450e8c:	mov	w23, w27
  450e90:	add	w27, w27, #0x1
  450e94:	cmp	w27, w3
  450e98:	b.ge	450ec8 <warn@@Base+0x1508>  // b.tcont
  450e9c:	ldr	x0, [x21]
  450ea0:	sxtw	x19, w27
  450ea4:	sbfiz	x22, x27, #3, #32
  450ea8:	ldr	x1, [x0, x19, lsl #3]
  450eac:	ldrb	w2, [x1]
  450eb0:	cmp	w2, #0x40
  450eb4:	b.eq	450db0 <warn@@Base+0x13f0>  // b.none
  450eb8:	mov	w23, w27
  450ebc:	add	w27, w27, #0x1
  450ec0:	cmp	w27, w3
  450ec4:	b.lt	450e9c <warn@@Base+0x14dc>  // b.tstop
  450ec8:	ldp	x19, x20, [sp, #16]
  450ecc:	ldp	x21, x22, [sp, #32]
  450ed0:	ldp	x25, x26, [sp, #64]
  450ed4:	ldp	x27, x28, [sp, #80]
  450ed8:	ldp	x23, x24, [sp, #48]
  450edc:	ldp	x29, x30, [sp], #288
  450ee0:	ret
  450ee4:	ldr	w3, [x24]
  450ee8:	mov	w23, w27
  450eec:	b	450ebc <warn@@Base+0x14fc>
  450ef0:	ldr	x1, [sp, #112]
  450ef4:	ldr	x0, [sp, #104]
  450ef8:	strb	wzr, [x0, x1]
  450efc:	mov	x1, x0
  450f00:	ldrb	w0, [x0]
  450f04:	cbnz	w0, 450f14 <warn@@Base+0x1554>
  450f08:	b	451008 <warn@@Base+0x1648>
  450f0c:	ldrb	w0, [x1, #1]!
  450f10:	cbz	w0, 451008 <warn@@Base+0x1648>
  450f14:	ldr	x2, [sp, #96]
  450f18:	ldrh	w0, [x2, w0, sxtw #1]
  450f1c:	tbnz	w0, #6, 450f0c <warn@@Base+0x154c>
  450f20:	ldr	x0, [sp, #104]
  450f24:	bl	450a78 <warn@@Base+0x10b8>
  450f28:	mov	x5, x0
  450f2c:	ldr	x9, [x21]
  450f30:	ldr	x0, [sp, #152]
  450f34:	cmp	x9, x0
  450f38:	b.eq	4510b0 <warn@@Base+0x16f0>  // b.none
  450f3c:	ldr	x1, [x5]
  450f40:	cbz	x1, 451050 <warn@@Base+0x1690>
  450f44:	mov	x1, #0x0                   	// #0
  450f48:	add	x1, x1, #0x1
  450f4c:	lsl	x6, x1, #3
  450f50:	ldr	x2, [x5, x1, lsl #3]
  450f54:	cbnz	x2, 450f48 <warn@@Base+0x1588>
  450f58:	add	x7, x19, x1
  450f5c:	mov	w8, w1
  450f60:	lsl	x7, x7, #3
  450f64:	ldr	x0, [x9, x19, lsl #3]
  450f68:	stp	x5, x1, [sp, #112]
  450f6c:	stp	x6, x7, [sp, #128]
  450f70:	str	w8, [sp, #148]
  450f74:	bl	401bc0 <free@plt>
  450f78:	ldrsw	x2, [x24]
  450f7c:	ldr	x1, [sp, #120]
  450f80:	add	x2, x2, #0x1
  450f84:	ldr	x0, [x21]
  450f88:	add	x1, x2, x1
  450f8c:	lsl	x1, x1, #3
  450f90:	bl	453a28 <warn@@Base+0x4068>
  450f94:	mov	x1, x0
  450f98:	ldr	w2, [x24]
  450f9c:	add	x4, x22, #0x8
  450fa0:	ldr	x7, [sp, #136]
  450fa4:	sub	w2, w2, w27
  450fa8:	str	x1, [x21]
  450fac:	add	x1, x1, x4
  450fb0:	add	x0, x0, x7
  450fb4:	sbfiz	x2, x2, #3, #32
  450fb8:	bl	4018e0 <memmove@plt>
  450fbc:	mov	w27, w23
  450fc0:	ldr	x5, [sp, #112]
  450fc4:	ldr	x6, [sp, #128]
  450fc8:	mov	x1, x5
  450fcc:	ldr	x0, [x21]
  450fd0:	mov	x2, x6
  450fd4:	add	x0, x0, x22
  450fd8:	bl	4018d0 <memcpy@plt>
  450fdc:	ldr	w1, [x24]
  450fe0:	ldr	w8, [sp, #148]
  450fe4:	sub	w1, w1, #0x1
  450fe8:	ldr	x5, [sp, #112]
  450fec:	add	w1, w1, w8
  450ff0:	str	w1, [x24]
  450ff4:	mov	x0, x5
  450ff8:	bl	401bc0 <free@plt>
  450ffc:	ldr	x0, [sp, #104]
  451000:	bl	401bc0 <free@plt>
  451004:	b	450e80 <warn@@Base+0x14c0>
  451008:	mov	x0, #0x8                   	// #8
  45100c:	bl	4539a0 <warn@@Base+0x3fe0>
  451010:	mov	x5, x0
  451014:	ldr	x9, [x21]
  451018:	ldr	x0, [sp, #152]
  45101c:	str	xzr, [x5]
  451020:	cmp	x0, x9
  451024:	b.ne	451050 <warn@@Base+0x1690>  // b.any
  451028:	str	x5, [sp, #112]
  45102c:	bl	450988 <warn@@Base+0xfc8>
  451030:	mov	x7, x22
  451034:	mov	x9, x0
  451038:	mov	w8, #0x0                   	// #0
  45103c:	mov	x1, #0x0                   	// #0
  451040:	mov	x6, #0x0                   	// #0
  451044:	str	x0, [x21]
  451048:	ldr	x5, [sp, #112]
  45104c:	b	450f64 <warn@@Base+0x15a4>
  451050:	mov	x7, x22
  451054:	mov	w8, #0x0                   	// #0
  451058:	mov	x1, #0x0                   	// #0
  45105c:	mov	x6, #0x0                   	// #0
  451060:	b	450f64 <warn@@Base+0x15a4>
  451064:	adrp	x3, 4a9000 <warn@@Base+0x59640>
  451068:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  45106c:	ldr	x2, [x0]
  451070:	add	x1, x1, #0xcf0
  451074:	ldr	x3, [x3, #4024]
  451078:	ldr	x0, [x3]
  45107c:	bl	401d20 <fprintf@plt>
  451080:	mov	w0, #0x1                   	// #1
  451084:	bl	4538a0 <warn@@Base+0x3ee0>
  451088:	adrp	x0, 4a9000 <warn@@Base+0x59640>
  45108c:	adrp	x1, 48f000 <warn@@Base+0x3f640>
  451090:	ldr	x2, [x21]
  451094:	add	x1, x1, #0xd20
  451098:	ldr	x0, [x0, #4024]
  45109c:	ldr	x2, [x2]
  4510a0:	ldr	x0, [x0]
  4510a4:	bl	401d20 <fprintf@plt>
  4510a8:	mov	w0, #0x1                   	// #1
  4510ac:	bl	4538a0 <warn@@Base+0x3ee0>
  4510b0:	ldr	x1, [x5]
  4510b4:	stp	x1, x5, [sp, #112]
  4510b8:	ldr	x0, [sp, #152]
  4510bc:	bl	450988 <warn@@Base+0xfc8>
  4510c0:	mov	x9, x0
  4510c4:	str	x0, [x21]
  4510c8:	ldp	x1, x5, [sp, #112]
  4510cc:	b	450f40 <warn@@Base+0x1580>
  4510d0:	mov	x1, x0
  4510d4:	cbz	x0, 451100 <warn@@Base+0x1740>
  4510d8:	ldr	x2, [x1]
  4510dc:	mov	w0, #0x0                   	// #0
  4510e0:	cbz	x2, 4510fc <warn@@Base+0x173c>
  4510e4:	sub	x1, x1, #0x8
  4510e8:	mov	x2, #0x1                   	// #1
  4510ec:	mov	w0, w2
  4510f0:	add	x2, x2, #0x1
  4510f4:	ldr	x3, [x1, x2, lsl #3]
  4510f8:	cbnz	x3, 4510ec <warn@@Base+0x172c>
  4510fc:	ret
  451100:	mov	w0, #0x0                   	// #0
  451104:	ret
  451108:	stp	x29, x30, [sp, #-272]!
  45110c:	mov	w8, #0xffffffc8            	// #-56
  451110:	mov	w9, #0xffffff80            	// #-128
  451114:	mov	x29, sp
  451118:	add	x10, sp, #0xd0
  45111c:	stp	x19, x20, [sp, #16]
  451120:	add	x20, sp, #0x110
  451124:	stp	x21, x22, [sp, #32]
  451128:	stp	x20, x20, [sp, #48]
  45112c:	str	x10, [sp, #64]
  451130:	stp	w8, w9, [sp, #72]
  451134:	str	q0, [sp, #80]
  451138:	str	q1, [sp, #96]
  45113c:	str	q2, [sp, #112]
  451140:	str	q3, [sp, #128]
  451144:	str	q4, [sp, #144]
  451148:	str	q5, [sp, #160]
  45114c:	str	q6, [sp, #176]
  451150:	str	q7, [sp, #192]
  451154:	stp	x1, x2, [sp, #216]
  451158:	stp	x3, x4, [sp, #232]
  45115c:	stp	x5, x6, [sp, #248]
  451160:	str	x7, [sp, #264]
  451164:	cbz	x0, 4511c4 <warn@@Base+0x1804>
  451168:	mov	w19, w8
  45116c:	mov	x22, x20
  451170:	mov	x21, #0x0                   	// #0
  451174:	b	451188 <warn@@Base+0x17c8>
  451178:	mov	x0, x20
  45117c:	add	x20, x20, #0x8
  451180:	ldr	x0, [x0]
  451184:	cbz	x0, 4511b0 <warn@@Base+0x17f0>
  451188:	bl	401900 <strlen@plt>
  45118c:	add	x21, x21, x0
  451190:	add	w1, w19, #0x8
  451194:	tbz	w19, #31, 451178 <warn@@Base+0x17b8>
  451198:	add	x0, x22, w19, sxtw
  45119c:	cmp	w1, #0x0
  4511a0:	mov	w19, w1
  4511a4:	b.gt	451178 <warn@@Base+0x17b8>
  4511a8:	ldr	x0, [x0]
  4511ac:	cbnz	x0, 451188 <warn@@Base+0x17c8>
  4511b0:	mov	x0, x21
  4511b4:	ldp	x19, x20, [sp, #16]
  4511b8:	ldp	x21, x22, [sp, #32]
  4511bc:	ldp	x29, x30, [sp], #272
  4511c0:	ret
  4511c4:	mov	x21, #0x0                   	// #0
  4511c8:	mov	x0, x21
  4511cc:	ldp	x19, x20, [sp, #16]
  4511d0:	ldp	x21, x22, [sp, #32]
  4511d4:	ldp	x29, x30, [sp], #272
  4511d8:	ret
  4511dc:	nop
  4511e0:	stp	x29, x30, [sp, #-272]!
  4511e4:	mov	w8, #0xffffffd0            	// #-48
  4511e8:	mov	w9, #0xffffff80            	// #-128
  4511ec:	mov	x29, sp
  4511f0:	add	x10, sp, #0xe0
  4511f4:	stp	x19, x20, [sp, #16]
  4511f8:	add	x20, sp, #0x110
  4511fc:	stp	x21, x22, [sp, #32]
  451200:	stp	x23, x24, [sp, #48]
  451204:	mov	x23, x0
  451208:	stp	x20, x20, [sp, #64]
  45120c:	str	x10, [sp, #80]
  451210:	stp	w8, w9, [sp, #88]
  451214:	str	q0, [sp, #96]
  451218:	str	q1, [sp, #112]
  45121c:	str	q2, [sp, #128]
  451220:	str	q3, [sp, #144]
  451224:	str	q4, [sp, #160]
  451228:	str	q5, [sp, #176]
  45122c:	str	q6, [sp, #192]
  451230:	str	q7, [sp, #208]
  451234:	stp	x2, x3, [sp, #224]
  451238:	stp	x4, x5, [sp, #240]
  45123c:	stp	x6, x7, [sp, #256]
  451240:	cbz	x1, 4512c0 <warn@@Base+0x1900>
  451244:	mov	x19, x1
  451248:	mov	w21, w8
  45124c:	mov	x24, x20
  451250:	mov	x22, x0
  451254:	b	451268 <warn@@Base+0x18a8>
  451258:	mov	x0, x20
  45125c:	add	x20, x20, #0x8
  451260:	ldr	x19, [x0]
  451264:	cbz	x19, 4512a4 <warn@@Base+0x18e4>
  451268:	mov	x0, x19
  45126c:	bl	401900 <strlen@plt>
  451270:	mov	x2, x0
  451274:	mov	x1, x19
  451278:	mov	x0, x22
  45127c:	add	x22, x22, x2
  451280:	bl	4018d0 <memcpy@plt>
  451284:	add	w1, w21, #0x8
  451288:	tbz	w21, #31, 451258 <warn@@Base+0x1898>
  45128c:	add	x0, x24, w21, sxtw
  451290:	cmp	w1, #0x0
  451294:	mov	w21, w1
  451298:	b.gt	451258 <warn@@Base+0x1898>
  45129c:	ldr	x19, [x0]
  4512a0:	cbnz	x19, 451268 <warn@@Base+0x18a8>
  4512a4:	strb	wzr, [x22]
  4512a8:	mov	x0, x23
  4512ac:	ldp	x19, x20, [sp, #16]
  4512b0:	ldp	x21, x22, [sp, #32]
  4512b4:	ldp	x23, x24, [sp, #48]
  4512b8:	ldp	x29, x30, [sp], #272
  4512bc:	ret
  4512c0:	mov	x22, x0
  4512c4:	mov	x0, x23
  4512c8:	strb	wzr, [x22]
  4512cc:	ldp	x19, x20, [sp, #16]
  4512d0:	ldp	x21, x22, [sp, #32]
  4512d4:	ldp	x23, x24, [sp, #48]
  4512d8:	ldp	x29, x30, [sp], #272
  4512dc:	ret
  4512e0:	stp	x29, x30, [sp, #-288]!
  4512e4:	mov	w8, #0xffffffc8            	// #-56
  4512e8:	mov	w10, #0xffffff80            	// #-128
  4512ec:	mov	x29, sp
  4512f0:	stp	x21, x22, [sp, #32]
  4512f4:	adrp	x22, 4a9000 <warn@@Base+0x59640>
  4512f8:	add	x11, sp, #0xe0
  4512fc:	ldr	x9, [x22, #4040]
  451300:	stp	x19, x20, [sp, #16]
  451304:	add	x20, sp, #0x120
  451308:	stp	x23, x24, [sp, #48]
  45130c:	mov	x19, x0
  451310:	stp	x20, x20, [sp, #64]
  451314:	str	x11, [sp, #80]
  451318:	stp	w8, w10, [sp, #88]
  45131c:	str	q0, [sp, #96]
  451320:	str	q1, [sp, #112]
  451324:	str	q2, [sp, #128]
  451328:	str	q3, [sp, #144]
  45132c:	str	q4, [sp, #160]
  451330:	str	q5, [sp, #176]
  451334:	str	q6, [sp, #192]
  451338:	str	q7, [sp, #208]
  45133c:	stp	x1, x2, [sp, #232]
  451340:	stp	x3, x4, [sp, #248]
  451344:	stp	x5, x6, [sp, #264]
  451348:	str	x7, [sp, #280]
  45134c:	ldr	x23, [x9]
  451350:	cbz	x0, 4513ac <warn@@Base+0x19ec>
  451354:	mov	w21, w8
  451358:	mov	x24, x20
  45135c:	b	451370 <warn@@Base+0x19b0>
  451360:	mov	x0, x20
  451364:	add	x20, x20, #0x8
  451368:	ldr	x19, [x0]
  45136c:	cbz	x19, 4513ac <warn@@Base+0x19ec>
  451370:	mov	x0, x19
  451374:	bl	401900 <strlen@plt>
  451378:	mov	x2, x0
  45137c:	mov	x1, x19
  451380:	mov	x0, x23
  451384:	add	x23, x23, x2
  451388:	bl	4018d0 <memcpy@plt>
  45138c:	add	w1, w21, #0x8
  451390:	tbz	w21, #31, 451360 <warn@@Base+0x19a0>
  451394:	add	x0, x24, w21, sxtw
  451398:	cmp	w1, #0x0
  45139c:	mov	w21, w1
  4513a0:	b.gt	451360 <warn@@Base+0x19a0>
  4513a4:	ldr	x19, [x0]
  4513a8:	cbnz	x19, 451370 <warn@@Base+0x19b0>
  4513ac:	ldr	x22, [x22, #4040]
  4513b0:	strb	wzr, [x23]
  4513b4:	ldp	x19, x20, [sp, #16]
  4513b8:	ldr	x0, [x22]
  4513bc:	ldp	x21, x22, [sp, #32]
  4513c0:	ldp	x23, x24, [sp, #48]
  4513c4:	ldp	x29, x30, [sp], #288
  4513c8:	ret
  4513cc:	nop
  4513d0:	stp	x29, x30, [sp, #-304]!
  4513d4:	mov	x29, sp
  4513d8:	stp	x19, x20, [sp, #16]
  4513dc:	mov	x19, x0
  4513e0:	stp	x21, x22, [sp, #32]
  4513e4:	add	x21, sp, #0x130
  4513e8:	mov	w22, #0xffffffc8            	// #-56
  4513ec:	stp	x23, x24, [sp, #48]
  4513f0:	add	x23, sp, #0xf0
  4513f4:	str	x25, [sp, #64]
  4513f8:	mov	w25, #0xffffff80            	// #-128
  4513fc:	stp	x21, x21, [sp, #80]
  451400:	str	x23, [sp, #96]
  451404:	str	w22, [sp, #104]
  451408:	str	w25, [sp, #108]
  45140c:	str	q0, [sp, #112]
  451410:	str	q1, [sp, #128]
  451414:	str	q2, [sp, #144]
  451418:	str	q3, [sp, #160]
  45141c:	str	q4, [sp, #176]
  451420:	str	q5, [sp, #192]
  451424:	str	q6, [sp, #208]
  451428:	str	q7, [sp, #224]
  45142c:	stp	x1, x2, [sp, #248]
  451430:	stp	x3, x4, [sp, #264]
  451434:	stp	x5, x6, [sp, #280]
  451438:	str	x7, [sp, #296]
  45143c:	cbz	x0, 451528 <warn@@Base+0x1b68>
  451440:	mov	w20, w22
  451444:	mov	x24, x21
  451448:	mov	x22, #0x0                   	// #0
  45144c:	b	451460 <warn@@Base+0x1aa0>
  451450:	mov	x0, x21
  451454:	add	x21, x21, #0x8
  451458:	ldr	x0, [x0]
  45145c:	cbz	x0, 451488 <warn@@Base+0x1ac8>
  451460:	bl	401900 <strlen@plt>
  451464:	add	x22, x22, x0
  451468:	add	w1, w20, #0x8
  45146c:	tbz	w20, #31, 451450 <warn@@Base+0x1a90>
  451470:	add	x0, x24, w20, sxtw
  451474:	cmp	w1, #0x0
  451478:	mov	w20, w1
  45147c:	b.gt	451450 <warn@@Base+0x1a90>
  451480:	ldr	x0, [x0]
  451484:	cbnz	x0, 451460 <warn@@Base+0x1aa0>
  451488:	add	x0, x22, #0x1
  45148c:	add	x22, sp, #0x130
  451490:	bl	4539a0 <warn@@Base+0x3fe0>
  451494:	mov	x25, x22
  451498:	mov	w1, #0xffffffc8            	// #-56
  45149c:	mov	x24, x0
  4514a0:	mov	x20, x0
  4514a4:	mov	w21, w1
  4514a8:	mov	w0, #0xffffff80            	// #-128
  4514ac:	stp	x22, x22, [sp, #80]
  4514b0:	str	x23, [sp, #96]
  4514b4:	stp	w1, w0, [sp, #104]
  4514b8:	b	4514cc <warn@@Base+0x1b0c>
  4514bc:	mov	x1, x22
  4514c0:	add	x22, x22, #0x8
  4514c4:	ldr	x19, [x1]
  4514c8:	cbz	x19, 451508 <warn@@Base+0x1b48>
  4514cc:	mov	x0, x19
  4514d0:	bl	401900 <strlen@plt>
  4514d4:	mov	x2, x0
  4514d8:	mov	x1, x19
  4514dc:	mov	x0, x20
  4514e0:	add	x20, x20, x2
  4514e4:	bl	4018d0 <memcpy@plt>
  4514e8:	add	w0, w21, #0x8
  4514ec:	tbz	w21, #31, 4514bc <warn@@Base+0x1afc>
  4514f0:	add	x1, x25, w21, sxtw
  4514f4:	cmp	w0, #0x0
  4514f8:	mov	w21, w0
  4514fc:	b.gt	4514bc <warn@@Base+0x1afc>
  451500:	ldr	x19, [x1]
  451504:	cbnz	x19, 4514cc <warn@@Base+0x1b0c>
  451508:	strb	wzr, [x20]
  45150c:	mov	x0, x24
  451510:	ldp	x19, x20, [sp, #16]
  451514:	ldp	x21, x22, [sp, #32]
  451518:	ldp	x23, x24, [sp, #48]
  45151c:	ldr	x25, [sp, #64]
  451520:	ldp	x29, x30, [sp], #304
  451524:	ret
  451528:	mov	x0, #0x1                   	// #1
  45152c:	bl	4539a0 <warn@@Base+0x3fe0>
  451530:	mov	x20, x0
  451534:	add	x1, sp, #0x130
  451538:	stp	x1, x1, [sp, #80]
  45153c:	mov	x24, x0
  451540:	mov	x0, x24
  451544:	strb	wzr, [x20]
  451548:	str	x23, [sp, #96]
  45154c:	stp	w22, w25, [sp, #104]
  451550:	ldp	x19, x20, [sp, #16]
  451554:	ldp	x21, x22, [sp, #32]
  451558:	ldp	x23, x24, [sp, #48]
  45155c:	ldr	x25, [sp, #64]
  451560:	ldp	x29, x30, [sp], #304
  451564:	ret
  451568:	stp	x29, x30, [sp, #-288]!
  45156c:	mov	x29, sp
  451570:	stp	x19, x20, [sp, #16]
  451574:	stp	x21, x22, [sp, #32]
  451578:	add	x21, sp, #0x120
  45157c:	mov	x22, x0
  451580:	stp	x23, x24, [sp, #48]
  451584:	add	x24, sp, #0xf0
  451588:	mov	w23, #0xffffffd0            	// #-48
  45158c:	stp	x25, x26, [sp, #64]
  451590:	mov	w26, #0xffffff80            	// #-128
  451594:	stp	x21, x21, [sp, #80]
  451598:	str	x24, [sp, #96]
  45159c:	stp	w23, w26, [sp, #104]
  4515a0:	str	q0, [sp, #112]
  4515a4:	str	q1, [sp, #128]
  4515a8:	str	q2, [sp, #144]
  4515ac:	str	q3, [sp, #160]
  4515b0:	str	q4, [sp, #176]
  4515b4:	str	q5, [sp, #192]
  4515b8:	str	q6, [sp, #208]
  4515bc:	str	q7, [sp, #224]
  4515c0:	stp	x2, x3, [sp, #240]
  4515c4:	stp	x4, x5, [sp, #256]
  4515c8:	stp	x6, x7, [sp, #272]
  4515cc:	cbz	x1, 4516cc <warn@@Base+0x1d0c>
  4515d0:	mov	w20, w23
  4515d4:	mov	x19, x1
  4515d8:	mov	x25, x21
  4515dc:	mov	x0, x1
  4515e0:	mov	x23, #0x0                   	// #0
  4515e4:	b	4515f8 <warn@@Base+0x1c38>
  4515e8:	mov	x0, x21
  4515ec:	add	x21, x21, #0x8
  4515f0:	ldr	x0, [x0]
  4515f4:	cbz	x0, 451620 <warn@@Base+0x1c60>
  4515f8:	bl	401900 <strlen@plt>
  4515fc:	add	x23, x23, x0
  451600:	add	w1, w20, #0x8
  451604:	tbz	w20, #31, 4515e8 <warn@@Base+0x1c28>
  451608:	add	x0, x25, w20, sxtw
  45160c:	cmp	w1, #0x0
  451610:	mov	w20, w1
  451614:	b.gt	4515e8 <warn@@Base+0x1c28>
  451618:	ldr	x0, [x0]
  45161c:	cbnz	x0, 4515f8 <warn@@Base+0x1c38>
  451620:	add	x0, x23, #0x1
  451624:	add	x23, sp, #0x120
  451628:	bl	4539a0 <warn@@Base+0x3fe0>
  45162c:	mov	x26, x23
  451630:	mov	w1, #0xffffffd0            	// #-48
  451634:	mov	x25, x0
  451638:	mov	x20, x0
  45163c:	mov	w21, w1
  451640:	mov	w0, #0xffffff80            	// #-128
  451644:	stp	x23, x23, [sp, #80]
  451648:	str	x24, [sp, #96]
  45164c:	stp	w1, w0, [sp, #104]
  451650:	b	451664 <warn@@Base+0x1ca4>
  451654:	mov	x0, x23
  451658:	add	x23, x23, #0x8
  45165c:	ldr	x19, [x0]
  451660:	cbz	x19, 4516a0 <warn@@Base+0x1ce0>
  451664:	mov	x0, x19
  451668:	bl	401900 <strlen@plt>
  45166c:	mov	x2, x0
  451670:	mov	x1, x19
  451674:	mov	x0, x20
  451678:	add	x20, x20, x2
  45167c:	bl	4018d0 <memcpy@plt>
  451680:	add	w1, w21, #0x8
  451684:	tbz	w21, #31, 451654 <warn@@Base+0x1c94>
  451688:	add	x0, x26, w21, sxtw
  45168c:	cmp	w1, #0x0
  451690:	mov	w21, w1
  451694:	b.gt	451654 <warn@@Base+0x1c94>
  451698:	ldr	x19, [x0]
  45169c:	cbnz	x19, 451664 <warn@@Base+0x1ca4>
  4516a0:	strb	wzr, [x20]
  4516a4:	cbz	x22, 4516b0 <warn@@Base+0x1cf0>
  4516a8:	mov	x0, x22
  4516ac:	bl	401bc0 <free@plt>
  4516b0:	mov	x0, x25
  4516b4:	ldp	x19, x20, [sp, #16]
  4516b8:	ldp	x21, x22, [sp, #32]
  4516bc:	ldp	x23, x24, [sp, #48]
  4516c0:	ldp	x25, x26, [sp, #64]
  4516c4:	ldp	x29, x30, [sp], #288
  4516c8:	ret
  4516cc:	mov	x0, #0x1                   	// #1
  4516d0:	bl	4539a0 <warn@@Base+0x3fe0>
  4516d4:	add	x1, sp, #0x120
  4516d8:	mov	x20, x0
  4516dc:	mov	x25, x0
  4516e0:	stp	x1, x1, [sp, #80]
  4516e4:	str	x24, [sp, #96]
  4516e8:	stp	w23, w26, [sp, #104]
  4516ec:	b	4516a0 <warn@@Base+0x1ce0>
  4516f0:	mov	w1, w0
  4516f4:	cmp	w0, #0x4b
  4516f8:	b.hi	451734 <warn@@Base+0x1d74>  // b.pmore
  4516fc:	adrp	x0, 492000 <warn@@Base+0x42640>
  451700:	add	x0, x0, #0xc64
  451704:	ldrh	w0, [x0, w1, uxtw #1]
  451708:	adr	x1, 451714 <warn@@Base+0x1d54>
  45170c:	add	x0, x1, w0, sxth #2
  451710:	br	x0
  451714:	adrp	x0, 490000 <warn@@Base+0x40640>
  451718:	add	x0, x0, #0x4a0
  45171c:	ret
  451720:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451724:	add	x0, x0, #0xd50
  451728:	ret
  45172c:	mov	x0, #0x0                   	// #0
  451730:	ret
  451734:	mov	w0, #0x4106                	// #16646
  451738:	cmp	w1, w0
  45173c:	b.eq	451908 <warn@@Base+0x1f48>  // b.none
  451740:	b.ls	451778 <warn@@Base+0x1db8>  // b.plast
  451744:	mov	w0, #0x8765                	// #34661
  451748:	cmp	w1, w0
  45174c:	b.eq	4518f0 <warn@@Base+0x1f30>  // b.none
  451750:	b.ls	4517d4 <warn@@Base+0x1e14>  // b.plast
  451754:	cmp	w1, #0xa, lsl #12
  451758:	b.eq	4518e4 <warn@@Base+0x1f24>  // b.none
  45175c:	b.ls	4517b0 <warn@@Base+0x1df0>  // b.plast
  451760:	mov	w2, #0xa020                	// #40992
  451764:	adrp	x0, 490000 <warn@@Base+0x40640>
  451768:	cmp	w1, w2
  45176c:	add	x0, x0, #0x5b8
  451770:	csel	x0, x0, xzr, eq  // eq = none
  451774:	ret
  451778:	mov	w0, #0x4101                	// #16641
  45177c:	cmp	w1, w0
  451780:	b.eq	4518fc <warn@@Base+0x1f3c>  // b.none
  451784:	b.ls	451820 <warn@@Base+0x1e60>  // b.plast
  451788:	mov	w0, #0x4104                	// #16644
  45178c:	cmp	w1, w0
  451790:	b.eq	4518c0 <warn@@Base+0x1f00>  // b.none
  451794:	b.ls	4517fc <warn@@Base+0x1e3c>  // b.plast
  451798:	mov	w2, #0x4105                	// #16645
  45179c:	adrp	x0, 490000 <warn@@Base+0x40640>
  4517a0:	cmp	w1, w2
  4517a4:	add	x0, x0, #0x538
  4517a8:	csel	x0, x0, xzr, eq  // eq = none
  4517ac:	ret
  4517b0:	mov	w0, #0x8766                	// #34662
  4517b4:	cmp	w1, w0
  4517b8:	b.eq	4518b4 <warn@@Base+0x1ef4>  // b.none
  4517bc:	mov	w0, #0x8767                	// #34663
  4517c0:	cmp	w1, w0
  4517c4:	b.ne	45172c <warn@@Base+0x1d6c>  // b.any
  4517c8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4517cc:	add	x0, x0, #0x5a0
  4517d0:	ret
  4517d4:	mov	w0, #0x4109                	// #16649
  4517d8:	cmp	w1, w0
  4517dc:	b.eq	4518d8 <warn@@Base+0x1f18>  // b.none
  4517e0:	b.ls	451848 <warn@@Base+0x1e88>  // b.plast
  4517e4:	mov	w2, #0x410a                	// #16650
  4517e8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4517ec:	cmp	w1, w2
  4517f0:	add	x0, x0, #0x580
  4517f4:	csel	x0, x0, xzr, eq  // eq = none
  4517f8:	ret
  4517fc:	mov	w0, #0x4102                	// #16642
  451800:	cmp	w1, w0
  451804:	b.eq	4518a8 <warn@@Base+0x1ee8>  // b.none
  451808:	mov	w0, #0x4103                	// #16643
  45180c:	cmp	w1, w0
  451810:	b.ne	45172c <warn@@Base+0x1d6c>  // b.any
  451814:	adrp	x0, 490000 <warn@@Base+0x40640>
  451818:	add	x0, x0, #0x488
  45181c:	ret
  451820:	mov	w0, #0x4091                	// #16529
  451824:	cmp	w1, w0
  451828:	b.eq	4518cc <warn@@Base+0x1f0c>  // b.none
  45182c:	b.ls	45186c <warn@@Base+0x1eac>  // b.plast
  451830:	mov	w2, #0x4092                	// #16530
  451834:	adrp	x0, 490000 <warn@@Base+0x40640>
  451838:	cmp	w1, w2
  45183c:	add	x0, x0, #0x468
  451840:	csel	x0, x0, xzr, eq  // eq = none
  451844:	ret
  451848:	mov	w0, #0x4107                	// #16647
  45184c:	cmp	w1, w0
  451850:	b.eq	45189c <warn@@Base+0x1edc>  // b.none
  451854:	mov	w0, #0x4108                	// #16648
  451858:	cmp	w1, w0
  45185c:	b.ne	45172c <warn@@Base+0x1d6c>  // b.any
  451860:	adrp	x0, 490000 <warn@@Base+0x40640>
  451864:	add	x0, x0, #0x510
  451868:	ret
  45186c:	mov	w0, #0x4081                	// #16513
  451870:	cmp	w1, w0
  451874:	b.eq	451890 <warn@@Base+0x1ed0>  // b.none
  451878:	mov	w0, #0x4090                	// #16528
  45187c:	cmp	w1, w0
  451880:	b.ne	45172c <warn@@Base+0x1d6c>  // b.any
  451884:	adrp	x0, 490000 <warn@@Base+0x40640>
  451888:	add	x0, x0, #0x3e8
  45188c:	ret
  451890:	adrp	x0, 490000 <warn@@Base+0x40640>
  451894:	add	x0, x0, #0x3b8
  451898:	ret
  45189c:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518a0:	add	x0, x0, #0x4d0
  4518a4:	ret
  4518a8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518ac:	add	x0, x0, #0x448
  4518b0:	ret
  4518b4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518b8:	add	x0, x0, #0x568
  4518bc:	ret
  4518c0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518c4:	add	x0, x0, #0x430
  4518c8:	ret
  4518cc:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518d0:	add	x0, x0, #0x3a0
  4518d4:	ret
  4518d8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518dc:	add	x0, x0, #0x4b8
  4518e0:	ret
  4518e4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518e8:	add	x0, x0, #0x550
  4518ec:	ret
  4518f0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4518f4:	add	x0, x0, #0x4f8
  4518f8:	ret
  4518fc:	adrp	x0, 490000 <warn@@Base+0x40640>
  451900:	add	x0, x0, #0x3d0
  451904:	ret
  451908:	adrp	x0, 490000 <warn@@Base+0x40640>
  45190c:	add	x0, x0, #0x408
  451910:	ret
  451914:	adrp	x0, 490000 <warn@@Base+0x40640>
  451918:	add	x0, x0, #0x388
  45191c:	ret
  451920:	adrp	x0, 490000 <warn@@Base+0x40640>
  451924:	add	x0, x0, #0x370
  451928:	ret
  45192c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451930:	add	x0, x0, #0x350
  451934:	ret
  451938:	adrp	x0, 490000 <warn@@Base+0x40640>
  45193c:	add	x0, x0, #0x338
  451940:	ret
  451944:	adrp	x0, 490000 <warn@@Base+0x40640>
  451948:	add	x0, x0, #0x320
  45194c:	ret
  451950:	adrp	x0, 490000 <warn@@Base+0x40640>
  451954:	add	x0, x0, #0x308
  451958:	ret
  45195c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451960:	add	x0, x0, #0x2f0
  451964:	ret
  451968:	adrp	x0, 490000 <warn@@Base+0x40640>
  45196c:	add	x0, x0, #0x2d8
  451970:	ret
  451974:	adrp	x0, 490000 <warn@@Base+0x40640>
  451978:	add	x0, x0, #0x2c0
  45197c:	ret
  451980:	adrp	x0, 490000 <warn@@Base+0x40640>
  451984:	add	x0, x0, #0x2a0
  451988:	ret
  45198c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451990:	add	x0, x0, #0x288
  451994:	ret
  451998:	adrp	x0, 490000 <warn@@Base+0x40640>
  45199c:	add	x0, x0, #0x270
  4519a0:	ret
  4519a4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519a8:	add	x0, x0, #0x258
  4519ac:	ret
  4519b0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519b4:	add	x0, x0, #0x240
  4519b8:	ret
  4519bc:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519c0:	add	x0, x0, #0x228
  4519c4:	ret
  4519c8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519cc:	add	x0, x0, #0x210
  4519d0:	ret
  4519d4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519d8:	add	x0, x0, #0x1f8
  4519dc:	ret
  4519e0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519e4:	add	x0, x0, #0x1e0
  4519e8:	ret
  4519ec:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519f0:	add	x0, x0, #0x1c8
  4519f4:	ret
  4519f8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4519fc:	add	x0, x0, #0x1b0
  451a00:	ret
  451a04:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a08:	add	x0, x0, #0x198
  451a0c:	ret
  451a10:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a14:	add	x0, x0, #0x180
  451a18:	ret
  451a1c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a20:	add	x0, x0, #0x170
  451a24:	ret
  451a28:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a2c:	add	x0, x0, #0x158
  451a30:	ret
  451a34:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a38:	add	x0, x0, #0x140
  451a3c:	ret
  451a40:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a44:	add	x0, x0, #0x128
  451a48:	ret
  451a4c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a50:	add	x0, x0, #0x108
  451a54:	ret
  451a58:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a5c:	add	x0, x0, #0xe8
  451a60:	ret
  451a64:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a68:	add	x0, x0, #0xd0
  451a6c:	ret
  451a70:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a74:	add	x0, x0, #0xb8
  451a78:	ret
  451a7c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a80:	add	x0, x0, #0xa0
  451a84:	ret
  451a88:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a8c:	add	x0, x0, #0x90
  451a90:	ret
  451a94:	adrp	x0, 490000 <warn@@Base+0x40640>
  451a98:	add	x0, x0, #0x80
  451a9c:	ret
  451aa0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451aa4:	add	x0, x0, #0x68
  451aa8:	ret
  451aac:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ab0:	add	x0, x0, #0x50
  451ab4:	ret
  451ab8:	adrp	x0, 490000 <warn@@Base+0x40640>
  451abc:	add	x0, x0, #0x40
  451ac0:	ret
  451ac4:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ac8:	add	x0, x0, #0x28
  451acc:	ret
  451ad0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ad4:	add	x0, x0, #0x10
  451ad8:	ret
  451adc:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451ae0:	add	x0, x0, #0xff8
  451ae4:	ret
  451ae8:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451aec:	add	x0, x0, #0xfd8
  451af0:	ret
  451af4:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451af8:	add	x0, x0, #0xfc0
  451afc:	ret
  451b00:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b04:	add	x0, x0, #0xfa8
  451b08:	ret
  451b0c:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b10:	add	x0, x0, #0xf98
  451b14:	ret
  451b18:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b1c:	add	x0, x0, #0xf78
  451b20:	ret
  451b24:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b28:	add	x0, x0, #0xf68
  451b2c:	ret
  451b30:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b34:	add	x0, x0, #0xf48
  451b38:	ret
  451b3c:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b40:	add	x0, x0, #0xf30
  451b44:	ret
  451b48:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b4c:	add	x0, x0, #0xf18
  451b50:	ret
  451b54:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b58:	add	x0, x0, #0xf00
  451b5c:	ret
  451b60:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b64:	add	x0, x0, #0xef0
  451b68:	ret
  451b6c:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b70:	add	x0, x0, #0xed0
  451b74:	ret
  451b78:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b7c:	add	x0, x0, #0xeb8
  451b80:	ret
  451b84:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b88:	add	x0, x0, #0xea8
  451b8c:	ret
  451b90:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451b94:	add	x0, x0, #0xe90
  451b98:	ret
  451b9c:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451ba0:	add	x0, x0, #0xe78
  451ba4:	ret
  451ba8:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451bac:	add	x0, x0, #0xe60
  451bb0:	ret
  451bb4:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451bb8:	add	x0, x0, #0xe48
  451bbc:	ret
  451bc0:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451bc4:	add	x0, x0, #0xe30
  451bc8:	ret
  451bcc:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451bd0:	add	x0, x0, #0xe18
  451bd4:	ret
  451bd8:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451bdc:	add	x0, x0, #0xe08
  451be0:	ret
  451be4:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451be8:	add	x0, x0, #0xdf0
  451bec:	ret
  451bf0:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451bf4:	add	x0, x0, #0xde0
  451bf8:	ret
  451bfc:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451c00:	add	x0, x0, #0xdc0
  451c04:	ret
  451c08:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451c0c:	add	x0, x0, #0xda8
  451c10:	ret
  451c14:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451c18:	add	x0, x0, #0xd90
  451c1c:	ret
  451c20:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451c24:	add	x0, x0, #0xd78
  451c28:	ret
  451c2c:	adrp	x0, 48f000 <warn@@Base+0x3f640>
  451c30:	add	x0, x0, #0xd60
  451c34:	ret
  451c38:	mov	w1, w0
  451c3c:	cmp	w0, #0x2c
  451c40:	b.hi	451c8c <warn@@Base+0x22cc>  // b.pmore
  451c44:	cbz	w0, 451c84 <warn@@Base+0x22c4>
  451c48:	sub	w1, w0, #0x1
  451c4c:	cmp	w1, #0x2b
  451c50:	b.hi	451c84 <warn@@Base+0x22c4>  // b.pmore
  451c54:	adrp	x0, 492000 <warn@@Base+0x42640>
  451c58:	add	x0, x0, #0xcfc
  451c5c:	ldrh	w0, [x0, w1, uxtw #1]
  451c60:	adr	x1, 451c6c <warn@@Base+0x22ac>
  451c64:	add	x0, x1, w0, sxth #2
  451c68:	br	x0
  451c6c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451c70:	add	x0, x0, #0x910
  451c74:	ret
  451c78:	adrp	x0, 490000 <warn@@Base+0x40640>
  451c7c:	add	x0, x0, #0x5d8
  451c80:	ret
  451c84:	mov	x0, #0x0                   	// #0
  451c88:	ret
  451c8c:	mov	w0, #0x1f20                	// #7968
  451c90:	cmp	w1, w0
  451c94:	b.eq	451ce4 <warn@@Base+0x2324>  // b.none
  451c98:	b.ls	451cb4 <warn@@Base+0x22f4>  // b.plast
  451c9c:	mov	w2, #0x1f21                	// #7969
  451ca0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ca4:	cmp	w1, w2
  451ca8:	add	x0, x0, #0x938
  451cac:	csel	x0, x0, xzr, eq  // eq = none
  451cb0:	ret
  451cb4:	mov	w0, #0x1f01                	// #7937
  451cb8:	cmp	w1, w0
  451cbc:	b.eq	451cd8 <warn@@Base+0x2318>  // b.none
  451cc0:	mov	w0, #0x1f02                	// #7938
  451cc4:	cmp	w1, w0
  451cc8:	b.ne	451c84 <warn@@Base+0x22c4>  // b.any
  451ccc:	adrp	x0, 490000 <warn@@Base+0x40640>
  451cd0:	add	x0, x0, #0x920
  451cd4:	ret
  451cd8:	adrp	x0, 490000 <warn@@Base+0x40640>
  451cdc:	add	x0, x0, #0x8f8
  451ce0:	ret
  451ce4:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ce8:	add	x0, x0, #0x8e0
  451cec:	ret
  451cf0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451cf4:	add	x0, x0, #0x8d0
  451cf8:	ret
  451cfc:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d00:	add	x0, x0, #0x8c0
  451d04:	ret
  451d08:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d0c:	add	x0, x0, #0x8b0
  451d10:	ret
  451d14:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d18:	add	x0, x0, #0x8a0
  451d1c:	ret
  451d20:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d24:	add	x0, x0, #0x890
  451d28:	ret
  451d2c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d30:	add	x0, x0, #0x880
  451d34:	ret
  451d38:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d3c:	add	x0, x0, #0x870
  451d40:	ret
  451d44:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d48:	add	x0, x0, #0x860
  451d4c:	ret
  451d50:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d54:	add	x0, x0, #0x848
  451d58:	ret
  451d5c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d60:	add	x0, x0, #0x830
  451d64:	ret
  451d68:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d6c:	add	x0, x0, #0x818
  451d70:	ret
  451d74:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d78:	add	x0, x0, #0x800
  451d7c:	ret
  451d80:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d84:	add	x0, x0, #0x770
  451d88:	ret
  451d8c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d90:	add	x0, x0, #0x7e8
  451d94:	ret
  451d98:	adrp	x0, 490000 <warn@@Base+0x40640>
  451d9c:	add	x0, x0, #0x7d8
  451da0:	ret
  451da4:	adrp	x0, 490000 <warn@@Base+0x40640>
  451da8:	add	x0, x0, #0x7c0
  451dac:	ret
  451db0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451db4:	add	x0, x0, #0x7a8
  451db8:	ret
  451dbc:	adrp	x0, 490000 <warn@@Base+0x40640>
  451dc0:	add	x0, x0, #0x798
  451dc4:	ret
  451dc8:	adrp	x0, 490000 <warn@@Base+0x40640>
  451dcc:	add	x0, x0, #0x788
  451dd0:	ret
  451dd4:	adrp	x0, 490000 <warn@@Base+0x40640>
  451dd8:	add	x0, x0, #0x758
  451ddc:	ret
  451de0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451de4:	add	x0, x0, #0x748
  451de8:	ret
  451dec:	adrp	x0, 490000 <warn@@Base+0x40640>
  451df0:	add	x0, x0, #0x730
  451df4:	ret
  451df8:	adrp	x0, 490000 <warn@@Base+0x40640>
  451dfc:	add	x0, x0, #0x718
  451e00:	ret
  451e04:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e08:	add	x0, x0, #0x700
  451e0c:	ret
  451e10:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e14:	add	x0, x0, #0x6f0
  451e18:	ret
  451e1c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e20:	add	x0, x0, #0x6e0
  451e24:	ret
  451e28:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e2c:	add	x0, x0, #0x6d0
  451e30:	ret
  451e34:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e38:	add	x0, x0, #0x6c0
  451e3c:	ret
  451e40:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e44:	add	x0, x0, #0x6a8
  451e48:	ret
  451e4c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e50:	add	x0, x0, #0x698
  451e54:	ret
  451e58:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e5c:	add	x0, x0, #0x688
  451e60:	ret
  451e64:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e68:	add	x0, x0, #0x678
  451e6c:	ret
  451e70:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e74:	add	x0, x0, #0x668
  451e78:	ret
  451e7c:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e80:	add	x0, x0, #0x658
  451e84:	ret
  451e88:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e8c:	add	x0, x0, #0x648
  451e90:	ret
  451e94:	adrp	x0, 490000 <warn@@Base+0x40640>
  451e98:	add	x0, x0, #0x638
  451e9c:	ret
  451ea0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ea4:	add	x0, x0, #0x628
  451ea8:	ret
  451eac:	adrp	x0, 490000 <warn@@Base+0x40640>
  451eb0:	add	x0, x0, #0x618
  451eb4:	ret
  451eb8:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ebc:	add	x0, x0, #0x608
  451ec0:	ret
  451ec4:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ec8:	add	x0, x0, #0x5f8
  451ecc:	ret
  451ed0:	adrp	x0, 490000 <warn@@Base+0x40640>
  451ed4:	add	x0, x0, #0x5e8
  451ed8:	ret
  451edc:	nop
  451ee0:	mov	w1, w0
  451ee4:	cmp	w0, #0x8c
  451ee8:	b.hi	451f38 <warn@@Base+0x2578>  // b.pmore
  451eec:	mov	x0, #0x0                   	// #0
  451ef0:	cbz	w1, 451f20 <warn@@Base+0x2560>
  451ef4:	sub	w1, w1, #0x1
  451ef8:	cmp	w1, #0x8b
  451efc:	b.hi	451f30 <warn@@Base+0x2570>  // b.pmore
  451f00:	adrp	x0, 492000 <warn@@Base+0x42640>
  451f04:	add	x0, x0, #0xd54
  451f08:	ldrh	w0, [x0, w1, uxtw #1]
  451f0c:	adr	x1, 451f18 <warn@@Base+0x2558>
  451f10:	add	x0, x1, w0, sxth #2
  451f14:	br	x0
  451f18:	adrp	x0, 491000 <warn@@Base+0x41640>
  451f1c:	add	x0, x0, #0xba0
  451f20:	ret
  451f24:	adrp	x0, 490000 <warn@@Base+0x40640>
  451f28:	add	x0, x0, #0x950
  451f2c:	ret
  451f30:	mov	x0, #0x0                   	// #0
  451f34:	ret
  451f38:	mov	w0, #0x2201                	// #8705
  451f3c:	cmp	w1, w0
  451f40:	b.hi	451f94 <warn@@Base+0x25d4>  // b.pmore
  451f44:	mov	w0, #0x1fff                	// #8191
  451f48:	cmp	w1, w0
  451f4c:	b.ls	45216c <warn@@Base+0x27ac>  // b.plast
  451f50:	sub	w1, w1, #0x2, lsl #12
  451f54:	cmp	w1, #0x201
  451f58:	b.hi	451f8c <warn@@Base+0x25cc>  // b.pmore
  451f5c:	adrp	x0, 492000 <warn@@Base+0x42640>
  451f60:	add	x0, x0, #0xe6c
  451f64:	ldrh	w0, [x0, w1, uxtw #1]
  451f68:	adr	x1, 451f74 <warn@@Base+0x25b4>
  451f6c:	add	x0, x1, w0, sxth #2
  451f70:	br	x0
  451f74:	adrp	x0, 491000 <warn@@Base+0x41640>
  451f78:	add	x0, x0, #0x3b0
  451f7c:	ret
  451f80:	adrp	x0, 491000 <warn@@Base+0x41640>
  451f84:	add	x0, x0, #0x3a0
  451f88:	ret
  451f8c:	mov	x0, #0x0                   	// #0
  451f90:	ret
  451f94:	mov	w0, #0x3fe3                	// #16355
  451f98:	cmp	w1, w0
  451f9c:	b.eq	452a74 <warn@@Base+0x30b4>  // b.none
  451fa0:	b.ls	451fdc <warn@@Base+0x261c>  // b.plast
  451fa4:	mov	w0, #0x3fe9                	// #16361
  451fa8:	cmp	w1, w0
  451fac:	b.eq	4521a4 <warn@@Base+0x27e4>  // b.none
  451fb0:	b.ls	452044 <warn@@Base+0x2684>  // b.plast
  451fb4:	mov	w0, #0x3fec                	// #16364
  451fb8:	cmp	w1, w0
  451fbc:	b.eq	452174 <warn@@Base+0x27b4>  // b.none
  451fc0:	b.ls	452020 <warn@@Base+0x2660>  // b.plast
  451fc4:	mov	w2, #0x3fed                	// #16365
  451fc8:	adrp	x0, 491000 <warn@@Base+0x41640>
  451fcc:	cmp	w1, w2
  451fd0:	add	x0, x0, #0xce0
  451fd4:	csel	x0, x0, xzr, eq  // eq = none
  451fd8:	ret
  451fdc:	mov	w0, #0x3210                	// #12816
  451fe0:	cmp	w1, w0
  451fe4:	b.eq	4521b0 <warn@@Base+0x27f0>  // b.none
  451fe8:	b.ls	45209c <warn@@Base+0x26dc>  // b.plast
  451fec:	mov	w0, #0x3a02                	// #14850
  451ff0:	cmp	w1, w0
  451ff4:	b.eq	452180 <warn@@Base+0x27c0>  // b.none
  451ff8:	b.ls	452078 <warn@@Base+0x26b8>  // b.plast
  451ffc:	mov	w0, #0x3fe1                	// #16353
  452000:	cmp	w1, w0
  452004:	b.eq	452160 <warn@@Base+0x27a0>  // b.none
  452008:	mov	w0, #0x3fe2                	// #16354
  45200c:	cmp	w1, w0
  452010:	b.ne	452a88 <warn@@Base+0x30c8>  // b.any
  452014:	adrp	x0, 491000 <warn@@Base+0x41640>
  452018:	add	x0, x0, #0xc48
  45201c:	ret
  452020:	mov	w0, #0x3fea                	// #16362
  452024:	cmp	w1, w0
  452028:	b.eq	452154 <warn@@Base+0x2794>  // b.none
  45202c:	mov	w0, #0x3feb                	// #16363
  452030:	cmp	w1, w0
  452034:	b.ne	452aa8 <warn@@Base+0x30e8>  // b.any
  452038:	adrp	x0, 491000 <warn@@Base+0x41640>
  45203c:	add	x0, x0, #0xcc0
  452040:	ret
  452044:	mov	w0, #0x3fe6                	// #16358
  452048:	cmp	w1, w0
  45204c:	b.eq	45218c <warn@@Base+0x27cc>  // b.none
  452050:	b.ls	4520d0 <warn@@Base+0x2710>  // b.plast
  452054:	mov	w0, #0x3fe7                	// #16359
  452058:	cmp	w1, w0
  45205c:	b.eq	452148 <warn@@Base+0x2788>  // b.none
  452060:	mov	w0, #0x3fe8                	// #16360
  452064:	cmp	w1, w0
  452068:	b.ne	452ab0 <warn@@Base+0x30f0>  // b.any
  45206c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452070:	add	x0, x0, #0xca0
  452074:	ret
  452078:	mov	w0, #0x3a00                	// #14848
  45207c:	cmp	w1, w0
  452080:	b.eq	45213c <warn@@Base+0x277c>  // b.none
  452084:	mov	w0, #0x3a01                	// #14849
  452088:	cmp	w1, w0
  45208c:	b.ne	452aa0 <warn@@Base+0x30e0>  // b.any
  452090:	adrp	x0, 491000 <warn@@Base+0x41640>
  452094:	add	x0, x0, #0xb70
  452098:	ret
  45209c:	mov	w0, #0x2303                	// #8963
  4520a0:	cmp	w1, w0
  4520a4:	b.eq	452198 <warn@@Base+0x27d8>  // b.none
  4520a8:	b.ls	4520f4 <warn@@Base+0x2734>  // b.plast
  4520ac:	mov	w0, #0x2304                	// #8964
  4520b0:	cmp	w1, w0
  4520b4:	b.eq	452130 <warn@@Base+0x2770>  // b.none
  4520b8:	mov	w0, #0x2305                	// #8965
  4520bc:	cmp	w1, w0
  4520c0:	b.ne	452a98 <warn@@Base+0x30d8>  // b.any
  4520c4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4520c8:	add	x0, x0, #0xb60
  4520cc:	ret
  4520d0:	mov	w0, #0x3fe4                	// #16356
  4520d4:	cmp	w1, w0
  4520d8:	b.eq	452124 <warn@@Base+0x2764>  // b.none
  4520dc:	mov	w0, #0x3fe5                	// #16357
  4520e0:	cmp	w1, w0
  4520e4:	b.ne	452a80 <warn@@Base+0x30c0>  // b.any
  4520e8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4520ec:	add	x0, x0, #0xc08
  4520f0:	ret
  4520f4:	mov	w0, #0x2301                	// #8961
  4520f8:	cmp	w1, w0
  4520fc:	b.eq	452118 <warn@@Base+0x2758>  // b.none
  452100:	mov	w0, #0x2302                	// #8962
  452104:	cmp	w1, w0
  452108:	b.ne	452a90 <warn@@Base+0x30d0>  // b.any
  45210c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452110:	add	x0, x0, #0xaf0
  452114:	ret
  452118:	adrp	x0, 491000 <warn@@Base+0x41640>
  45211c:	add	x0, x0, #0xab0
  452120:	ret
  452124:	adrp	x0, 491000 <warn@@Base+0x41640>
  452128:	add	x0, x0, #0xbd0
  45212c:	ret
  452130:	adrp	x0, 491000 <warn@@Base+0x41640>
  452134:	add	x0, x0, #0xb10
  452138:	ret
  45213c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452140:	add	x0, x0, #0xb50
  452144:	ret
  452148:	adrp	x0, 491000 <warn@@Base+0x41640>
  45214c:	add	x0, x0, #0xc28
  452150:	ret
  452154:	adrp	x0, 491000 <warn@@Base+0x41640>
  452158:	add	x0, x0, #0xc80
  45215c:	ret
  452160:	adrp	x0, 491000 <warn@@Base+0x41640>
  452164:	add	x0, x0, #0xb88
  452168:	ret
  45216c:	mov	x0, #0x0                   	// #0
  452170:	ret
  452174:	adrp	x0, 491000 <warn@@Base+0x41640>
  452178:	add	x0, x0, #0xc60
  45217c:	ret
  452180:	adrp	x0, 491000 <warn@@Base+0x41640>
  452184:	add	x0, x0, #0xb38
  452188:	ret
  45218c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452190:	add	x0, x0, #0xbb0
  452194:	ret
  452198:	adrp	x0, 491000 <warn@@Base+0x41640>
  45219c:	add	x0, x0, #0xa98
  4521a0:	ret
  4521a4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521a8:	add	x0, x0, #0xbe8
  4521ac:	ret
  4521b0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521b4:	add	x0, x0, #0xad0
  4521b8:	ret
  4521bc:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521c0:	add	x0, x0, #0xa78
  4521c4:	ret
  4521c8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521cc:	add	x0, x0, #0xa60
  4521d0:	ret
  4521d4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521d8:	add	x0, x0, #0xa48
  4521dc:	ret
  4521e0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521e4:	add	x0, x0, #0xa30
  4521e8:	ret
  4521ec:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521f0:	add	x0, x0, #0xa18
  4521f4:	ret
  4521f8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4521fc:	add	x0, x0, #0xa00
  452200:	ret
  452204:	adrp	x0, 491000 <warn@@Base+0x41640>
  452208:	add	x0, x0, #0x9e8
  45220c:	ret
  452210:	adrp	x0, 491000 <warn@@Base+0x41640>
  452214:	add	x0, x0, #0x9d0
  452218:	ret
  45221c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452220:	add	x0, x0, #0x9b8
  452224:	ret
  452228:	adrp	x0, 491000 <warn@@Base+0x41640>
  45222c:	add	x0, x0, #0x9a0
  452230:	ret
  452234:	adrp	x0, 491000 <warn@@Base+0x41640>
  452238:	add	x0, x0, #0x988
  45223c:	ret
  452240:	adrp	x0, 491000 <warn@@Base+0x41640>
  452244:	add	x0, x0, #0x970
  452248:	ret
  45224c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452250:	add	x0, x0, #0x950
  452254:	ret
  452258:	adrp	x0, 491000 <warn@@Base+0x41640>
  45225c:	add	x0, x0, #0x930
  452260:	ret
  452264:	adrp	x0, 491000 <warn@@Base+0x41640>
  452268:	add	x0, x0, #0x910
  45226c:	ret
  452270:	adrp	x0, 491000 <warn@@Base+0x41640>
  452274:	add	x0, x0, #0x8f8
  452278:	ret
  45227c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452280:	add	x0, x0, #0x8d0
  452284:	ret
  452288:	adrp	x0, 491000 <warn@@Base+0x41640>
  45228c:	add	x0, x0, #0x8b0
  452290:	ret
  452294:	adrp	x0, 491000 <warn@@Base+0x41640>
  452298:	add	x0, x0, #0x890
  45229c:	ret
  4522a0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522a4:	add	x0, x0, #0x870
  4522a8:	ret
  4522ac:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522b0:	add	x0, x0, #0x858
  4522b4:	ret
  4522b8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522bc:	add	x0, x0, #0x840
  4522c0:	ret
  4522c4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522c8:	add	x0, x0, #0x820
  4522cc:	ret
  4522d0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522d4:	add	x0, x0, #0x7f8
  4522d8:	ret
  4522dc:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522e0:	add	x0, x0, #0x7d8
  4522e4:	ret
  4522e8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522ec:	add	x0, x0, #0x7c0
  4522f0:	ret
  4522f4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4522f8:	add	x0, x0, #0x7a8
  4522fc:	ret
  452300:	adrp	x0, 491000 <warn@@Base+0x41640>
  452304:	add	x0, x0, #0x790
  452308:	ret
  45230c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452310:	add	x0, x0, #0x778
  452314:	ret
  452318:	adrp	x0, 491000 <warn@@Base+0x41640>
  45231c:	add	x0, x0, #0x760
  452320:	ret
  452324:	adrp	x0, 491000 <warn@@Base+0x41640>
  452328:	add	x0, x0, #0x750
  45232c:	ret
  452330:	adrp	x0, 491000 <warn@@Base+0x41640>
  452334:	add	x0, x0, #0x738
  452338:	ret
  45233c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452340:	add	x0, x0, #0x720
  452344:	ret
  452348:	adrp	x0, 491000 <warn@@Base+0x41640>
  45234c:	add	x0, x0, #0x710
  452350:	ret
  452354:	adrp	x0, 491000 <warn@@Base+0x41640>
  452358:	add	x0, x0, #0x700
  45235c:	ret
  452360:	adrp	x0, 491000 <warn@@Base+0x41640>
  452364:	add	x0, x0, #0x6f0
  452368:	ret
  45236c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452370:	add	x0, x0, #0x6d0
  452374:	ret
  452378:	adrp	x0, 491000 <warn@@Base+0x41640>
  45237c:	add	x0, x0, #0x6b0
  452380:	ret
  452384:	adrp	x0, 491000 <warn@@Base+0x41640>
  452388:	add	x0, x0, #0x690
  45238c:	ret
  452390:	adrp	x0, 491000 <warn@@Base+0x41640>
  452394:	add	x0, x0, #0x670
  452398:	ret
  45239c:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523a0:	add	x0, x0, #0x658
  4523a4:	ret
  4523a8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523ac:	add	x0, x0, #0x640
  4523b0:	ret
  4523b4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523b8:	add	x0, x0, #0x628
  4523bc:	ret
  4523c0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523c4:	add	x0, x0, #0x610
  4523c8:	ret
  4523cc:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523d0:	add	x0, x0, #0x5e8
  4523d4:	ret
  4523d8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523dc:	add	x0, x0, #0x5c8
  4523e0:	ret
  4523e4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523e8:	add	x0, x0, #0x5a8
  4523ec:	ret
  4523f0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4523f4:	add	x0, x0, #0x590
  4523f8:	ret
  4523fc:	adrp	x0, 491000 <warn@@Base+0x41640>
  452400:	add	x0, x0, #0x570
  452404:	ret
  452408:	adrp	x0, 491000 <warn@@Base+0x41640>
  45240c:	add	x0, x0, #0x558
  452410:	ret
  452414:	adrp	x0, 491000 <warn@@Base+0x41640>
  452418:	add	x0, x0, #0x538
  45241c:	ret
  452420:	adrp	x0, 491000 <warn@@Base+0x41640>
  452424:	add	x0, x0, #0x520
  452428:	ret
  45242c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452430:	add	x0, x0, #0x500
  452434:	ret
  452438:	adrp	x0, 491000 <warn@@Base+0x41640>
  45243c:	add	x0, x0, #0x4e0
  452440:	ret
  452444:	adrp	x0, 491000 <warn@@Base+0x41640>
  452448:	add	x0, x0, #0x4b0
  45244c:	ret
  452450:	adrp	x0, 491000 <warn@@Base+0x41640>
  452454:	add	x0, x0, #0x498
  452458:	ret
  45245c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452460:	add	x0, x0, #0x478
  452464:	ret
  452468:	adrp	x0, 491000 <warn@@Base+0x41640>
  45246c:	add	x0, x0, #0x460
  452470:	ret
  452474:	adrp	x0, 491000 <warn@@Base+0x41640>
  452478:	add	x0, x0, #0x448
  45247c:	ret
  452480:	adrp	x0, 491000 <warn@@Base+0x41640>
  452484:	add	x0, x0, #0x420
  452488:	ret
  45248c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452490:	add	x0, x0, #0x400
  452494:	ret
  452498:	adrp	x0, 491000 <warn@@Base+0x41640>
  45249c:	add	x0, x0, #0x3e8
  4524a0:	ret
  4524a4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524a8:	add	x0, x0, #0x3c8
  4524ac:	ret
  4524b0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524b4:	add	x0, x0, #0x4c8
  4524b8:	ret
  4524bc:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524c0:	add	x0, x0, #0x388
  4524c4:	ret
  4524c8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524cc:	add	x0, x0, #0x378
  4524d0:	ret
  4524d4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524d8:	add	x0, x0, #0x368
  4524dc:	ret
  4524e0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524e4:	add	x0, x0, #0x350
  4524e8:	ret
  4524ec:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524f0:	add	x0, x0, #0x340
  4524f4:	ret
  4524f8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4524fc:	add	x0, x0, #0x330
  452500:	ret
  452504:	adrp	x0, 491000 <warn@@Base+0x41640>
  452508:	add	x0, x0, #0x318
  45250c:	ret
  452510:	adrp	x0, 491000 <warn@@Base+0x41640>
  452514:	add	x0, x0, #0x2f8
  452518:	ret
  45251c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452520:	add	x0, x0, #0x2d8
  452524:	ret
  452528:	adrp	x0, 491000 <warn@@Base+0x41640>
  45252c:	add	x0, x0, #0x2c0
  452530:	ret
  452534:	adrp	x0, 491000 <warn@@Base+0x41640>
  452538:	add	x0, x0, #0x2a8
  45253c:	ret
  452540:	adrp	x0, 491000 <warn@@Base+0x41640>
  452544:	add	x0, x0, #0x298
  452548:	ret
  45254c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452550:	add	x0, x0, #0x280
  452554:	ret
  452558:	adrp	x0, 491000 <warn@@Base+0x41640>
  45255c:	add	x0, x0, #0x268
  452560:	ret
  452564:	adrp	x0, 491000 <warn@@Base+0x41640>
  452568:	add	x0, x0, #0x250
  45256c:	ret
  452570:	adrp	x0, 491000 <warn@@Base+0x41640>
  452574:	add	x0, x0, #0x238
  452578:	ret
  45257c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452580:	add	x0, x0, #0x218
  452584:	ret
  452588:	adrp	x0, 491000 <warn@@Base+0x41640>
  45258c:	add	x0, x0, #0x1f8
  452590:	ret
  452594:	adrp	x0, 491000 <warn@@Base+0x41640>
  452598:	add	x0, x0, #0x1e0
  45259c:	ret
  4525a0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525a4:	add	x0, x0, #0x1d0
  4525a8:	ret
  4525ac:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525b0:	add	x0, x0, #0x1b8
  4525b4:	ret
  4525b8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525bc:	add	x0, x0, #0x1a8
  4525c0:	ret
  4525c4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525c8:	add	x0, x0, #0x198
  4525cc:	ret
  4525d0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525d4:	add	x0, x0, #0x180
  4525d8:	ret
  4525dc:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525e0:	add	x0, x0, #0x170
  4525e4:	ret
  4525e8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525ec:	add	x0, x0, #0x158
  4525f0:	ret
  4525f4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4525f8:	add	x0, x0, #0x148
  4525fc:	ret
  452600:	adrp	x0, 491000 <warn@@Base+0x41640>
  452604:	add	x0, x0, #0x128
  452608:	ret
  45260c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452610:	add	x0, x0, #0x108
  452614:	ret
  452618:	adrp	x0, 491000 <warn@@Base+0x41640>
  45261c:	add	x0, x0, #0xf0
  452620:	ret
  452624:	adrp	x0, 491000 <warn@@Base+0x41640>
  452628:	add	x0, x0, #0xd8
  45262c:	ret
  452630:	adrp	x0, 491000 <warn@@Base+0x41640>
  452634:	add	x0, x0, #0xc0
  452638:	ret
  45263c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452640:	add	x0, x0, #0xa8
  452644:	ret
  452648:	adrp	x0, 491000 <warn@@Base+0x41640>
  45264c:	add	x0, x0, #0x90
  452650:	ret
  452654:	adrp	x0, 491000 <warn@@Base+0x41640>
  452658:	add	x0, x0, #0x80
  45265c:	ret
  452660:	adrp	x0, 491000 <warn@@Base+0x41640>
  452664:	add	x0, x0, #0x70
  452668:	ret
  45266c:	adrp	x0, 491000 <warn@@Base+0x41640>
  452670:	add	x0, x0, #0x60
  452674:	ret
  452678:	adrp	x0, 491000 <warn@@Base+0x41640>
  45267c:	add	x0, x0, #0x50
  452680:	ret
  452684:	adrp	x0, 491000 <warn@@Base+0x41640>
  452688:	add	x0, x0, #0x40
  45268c:	ret
  452690:	adrp	x0, 491000 <warn@@Base+0x41640>
  452694:	add	x0, x0, #0x28
  452698:	ret
  45269c:	adrp	x0, 491000 <warn@@Base+0x41640>
  4526a0:	add	x0, x0, #0x18
  4526a4:	ret
  4526a8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4526ac:	add	x0, x0, #0x0
  4526b0:	ret
  4526b4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4526b8:	add	x0, x0, #0xff0
  4526bc:	ret
  4526c0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4526c4:	add	x0, x0, #0xfd8
  4526c8:	ret
  4526cc:	adrp	x0, 490000 <warn@@Base+0x40640>
  4526d0:	add	x0, x0, #0xfc0
  4526d4:	ret
  4526d8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4526dc:	add	x0, x0, #0xfa8
  4526e0:	ret
  4526e4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4526e8:	add	x0, x0, #0xf98
  4526ec:	ret
  4526f0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4526f4:	add	x0, x0, #0xf80
  4526f8:	ret
  4526fc:	adrp	x0, 490000 <warn@@Base+0x40640>
  452700:	add	x0, x0, #0xf68
  452704:	ret
  452708:	adrp	x0, 490000 <warn@@Base+0x40640>
  45270c:	add	x0, x0, #0xf50
  452710:	ret
  452714:	adrp	x0, 490000 <warn@@Base+0x40640>
  452718:	add	x0, x0, #0xf40
  45271c:	ret
  452720:	adrp	x0, 490000 <warn@@Base+0x40640>
  452724:	add	x0, x0, #0xf30
  452728:	ret
  45272c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452730:	add	x0, x0, #0xf18
  452734:	ret
  452738:	adrp	x0, 490000 <warn@@Base+0x40640>
  45273c:	add	x0, x0, #0xf00
  452740:	ret
  452744:	adrp	x0, 490000 <warn@@Base+0x40640>
  452748:	add	x0, x0, #0xef0
  45274c:	ret
  452750:	adrp	x0, 490000 <warn@@Base+0x40640>
  452754:	add	x0, x0, #0xee0
  452758:	ret
  45275c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452760:	add	x0, x0, #0xed0
  452764:	ret
  452768:	adrp	x0, 490000 <warn@@Base+0x40640>
  45276c:	add	x0, x0, #0xec0
  452770:	ret
  452774:	adrp	x0, 490000 <warn@@Base+0x40640>
  452778:	add	x0, x0, #0xea8
  45277c:	ret
  452780:	adrp	x0, 490000 <warn@@Base+0x40640>
  452784:	add	x0, x0, #0xe90
  452788:	ret
  45278c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452790:	add	x0, x0, #0xe78
  452794:	ret
  452798:	adrp	x0, 490000 <warn@@Base+0x40640>
  45279c:	add	x0, x0, #0xe68
  4527a0:	ret
  4527a4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527a8:	add	x0, x0, #0xe48
  4527ac:	ret
  4527b0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527b4:	add	x0, x0, #0xe30
  4527b8:	ret
  4527bc:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527c0:	add	x0, x0, #0xe10
  4527c4:	ret
  4527c8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527cc:	add	x0, x0, #0xdf8
  4527d0:	ret
  4527d4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527d8:	add	x0, x0, #0xde8
  4527dc:	ret
  4527e0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527e4:	add	x0, x0, #0xdd0
  4527e8:	ret
  4527ec:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527f0:	add	x0, x0, #0xdb8
  4527f4:	ret
  4527f8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4527fc:	add	x0, x0, #0xda8
  452800:	ret
  452804:	adrp	x0, 490000 <warn@@Base+0x40640>
  452808:	add	x0, x0, #0xd98
  45280c:	ret
  452810:	adrp	x0, 490000 <warn@@Base+0x40640>
  452814:	add	x0, x0, #0xd80
  452818:	ret
  45281c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452820:	add	x0, x0, #0xd68
  452824:	ret
  452828:	adrp	x0, 490000 <warn@@Base+0x40640>
  45282c:	add	x0, x0, #0xd50
  452830:	ret
  452834:	adrp	x0, 490000 <warn@@Base+0x40640>
  452838:	add	x0, x0, #0xd40
  45283c:	ret
  452840:	adrp	x0, 490000 <warn@@Base+0x40640>
  452844:	add	x0, x0, #0xd28
  452848:	ret
  45284c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452850:	add	x0, x0, #0xd18
  452854:	ret
  452858:	adrp	x0, 490000 <warn@@Base+0x40640>
  45285c:	add	x0, x0, #0xd08
  452860:	ret
  452864:	adrp	x0, 490000 <warn@@Base+0x40640>
  452868:	add	x0, x0, #0xcf0
  45286c:	ret
  452870:	adrp	x0, 490000 <warn@@Base+0x40640>
  452874:	add	x0, x0, #0xcd8
  452878:	ret
  45287c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452880:	add	x0, x0, #0xcc8
  452884:	ret
  452888:	adrp	x0, 490000 <warn@@Base+0x40640>
  45288c:	add	x0, x0, #0xcb8
  452890:	ret
  452894:	adrp	x0, 490000 <warn@@Base+0x40640>
  452898:	add	x0, x0, #0xca0
  45289c:	ret
  4528a0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528a4:	add	x0, x0, #0xc80
  4528a8:	ret
  4528ac:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528b0:	add	x0, x0, #0xc70
  4528b4:	ret
  4528b8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528bc:	add	x0, x0, #0xc50
  4528c0:	ret
  4528c4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528c8:	add	x0, x0, #0xc38
  4528cc:	ret
  4528d0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528d4:	add	x0, x0, #0xc20
  4528d8:	ret
  4528dc:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528e0:	add	x0, x0, #0xc08
  4528e4:	ret
  4528e8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528ec:	add	x0, x0, #0xbf0
  4528f0:	ret
  4528f4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4528f8:	add	x0, x0, #0xbd8
  4528fc:	ret
  452900:	adrp	x0, 490000 <warn@@Base+0x40640>
  452904:	add	x0, x0, #0xbc0
  452908:	ret
  45290c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452910:	add	x0, x0, #0xba8
  452914:	ret
  452918:	adrp	x0, 490000 <warn@@Base+0x40640>
  45291c:	add	x0, x0, #0xb90
  452920:	ret
  452924:	adrp	x0, 490000 <warn@@Base+0x40640>
  452928:	add	x0, x0, #0xb78
  45292c:	ret
  452930:	adrp	x0, 490000 <warn@@Base+0x40640>
  452934:	add	x0, x0, #0xb60
  452938:	ret
  45293c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452940:	add	x0, x0, #0xb50
  452944:	ret
  452948:	adrp	x0, 490000 <warn@@Base+0x40640>
  45294c:	add	x0, x0, #0xb38
  452950:	ret
  452954:	adrp	x0, 490000 <warn@@Base+0x40640>
  452958:	add	x0, x0, #0xb20
  45295c:	ret
  452960:	adrp	x0, 490000 <warn@@Base+0x40640>
  452964:	add	x0, x0, #0xb10
  452968:	ret
  45296c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452970:	add	x0, x0, #0xaf8
  452974:	ret
  452978:	adrp	x0, 490000 <warn@@Base+0x40640>
  45297c:	add	x0, x0, #0xae0
  452980:	ret
  452984:	adrp	x0, 490000 <warn@@Base+0x40640>
  452988:	add	x0, x0, #0xac8
  45298c:	ret
  452990:	adrp	x0, 490000 <warn@@Base+0x40640>
  452994:	add	x0, x0, #0xab8
  452998:	ret
  45299c:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529a0:	add	x0, x0, #0xaa0
  4529a4:	ret
  4529a8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529ac:	add	x0, x0, #0xa88
  4529b0:	ret
  4529b4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529b8:	add	x0, x0, #0xa78
  4529bc:	ret
  4529c0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529c4:	add	x0, x0, #0xa60
  4529c8:	ret
  4529cc:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529d0:	add	x0, x0, #0xa48
  4529d4:	ret
  4529d8:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529dc:	add	x0, x0, #0xa38
  4529e0:	ret
  4529e4:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529e8:	add	x0, x0, #0xa28
  4529ec:	ret
  4529f0:	adrp	x0, 490000 <warn@@Base+0x40640>
  4529f4:	add	x0, x0, #0xa18
  4529f8:	ret
  4529fc:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a00:	add	x0, x0, #0xa08
  452a04:	ret
  452a08:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a0c:	add	x0, x0, #0x9f8
  452a10:	ret
  452a14:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a18:	add	x0, x0, #0x9e8
  452a1c:	ret
  452a20:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a24:	add	x0, x0, #0x9d0
  452a28:	ret
  452a2c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a30:	add	x0, x0, #0x9c0
  452a34:	ret
  452a38:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a3c:	add	x0, x0, #0x9a8
  452a40:	ret
  452a44:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a48:	add	x0, x0, #0x998
  452a4c:	ret
  452a50:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a54:	add	x0, x0, #0x980
  452a58:	ret
  452a5c:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a60:	add	x0, x0, #0x970
  452a64:	ret
  452a68:	adrp	x0, 490000 <warn@@Base+0x40640>
  452a6c:	add	x0, x0, #0x960
  452a70:	ret
  452a74:	adrp	x0, 491000 <warn@@Base+0x41640>
  452a78:	add	x0, x0, #0xb28
  452a7c:	ret
  452a80:	mov	x0, #0x0                   	// #0
  452a84:	ret
  452a88:	mov	x0, #0x0                   	// #0
  452a8c:	ret
  452a90:	mov	x0, #0x0                   	// #0
  452a94:	ret
  452a98:	mov	x0, #0x0                   	// #0
  452a9c:	ret
  452aa0:	mov	x0, #0x0                   	// #0
  452aa4:	ret
  452aa8:	mov	x0, #0x0                   	// #0
  452aac:	ret
  452ab0:	mov	x0, #0x0                   	// #0
  452ab4:	ret
  452ab8:	sub	w0, w0, #0x3
  452abc:	cmp	w0, #0xfa
  452ac0:	b.ls	452acc <warn@@Base+0x310c>  // b.plast
  452ac4:	mov	x0, #0x0                   	// #0
  452ac8:	ret
  452acc:	adrp	x1, 493000 <warn@@Base+0x43640>
  452ad0:	add	x1, x1, #0x270
  452ad4:	ldrh	w0, [x1, w0, uxtw #1]
  452ad8:	adr	x1, 452ae4 <warn@@Base+0x3124>
  452adc:	add	x0, x1, w0, sxth #2
  452ae0:	br	x0
  452ae4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ae8:	add	x0, x0, #0x558
  452aec:	ret
  452af0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452af4:	add	x0, x0, #0x540
  452af8:	ret
  452afc:	adrp	x0, 492000 <warn@@Base+0x42640>
  452b00:	add	x0, x0, #0x528
  452b04:	ret
  452b08:	adrp	x0, 492000 <warn@@Base+0x42640>
  452b0c:	add	x0, x0, #0x510
  452b10:	ret
  452b14:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b18:	add	x0, x0, #0x230
  452b1c:	ret
  452b20:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b24:	add	x0, x0, #0x948
  452b28:	ret
  452b2c:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b30:	add	x0, x0, #0x200
  452b34:	ret
  452b38:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b3c:	add	x0, x0, #0x1d8
  452b40:	ret
  452b44:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b48:	add	x0, x0, #0x1a8
  452b4c:	ret
  452b50:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b54:	add	x0, x0, #0x178
  452b58:	ret
  452b5c:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b60:	add	x0, x0, #0x148
  452b64:	ret
  452b68:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b6c:	add	x0, x0, #0x110
  452b70:	ret
  452b74:	adrp	x0, 492000 <warn@@Base+0x42640>
  452b78:	add	x0, x0, #0x4f8
  452b7c:	ret
  452b80:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b84:	add	x0, x0, #0x760
  452b88:	ret
  452b8c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452b90:	add	x0, x0, #0x578
  452b94:	ret
  452b98:	adrp	x0, 487000 <warn@@Base+0x37640>
  452b9c:	add	x0, x0, #0x938
  452ba0:	ret
  452ba4:	adrp	x0, 487000 <warn@@Base+0x37640>
  452ba8:	add	x0, x0, #0x920
  452bac:	ret
  452bb0:	adrp	x0, 487000 <warn@@Base+0x37640>
  452bb4:	add	x0, x0, #0x908
  452bb8:	ret
  452bbc:	adrp	x0, 487000 <warn@@Base+0x37640>
  452bc0:	add	x0, x0, #0x8f0
  452bc4:	ret
  452bc8:	adrp	x0, 487000 <warn@@Base+0x37640>
  452bcc:	add	x0, x0, #0x8d8
  452bd0:	ret
  452bd4:	adrp	x0, 487000 <warn@@Base+0x37640>
  452bd8:	add	x0, x0, #0x8c0
  452bdc:	ret
  452be0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452be4:	add	x0, x0, #0x4d8
  452be8:	ret
  452bec:	adrp	x0, 487000 <warn@@Base+0x37640>
  452bf0:	add	x0, x0, #0x218
  452bf4:	ret
  452bf8:	adrp	x0, 487000 <warn@@Base+0x37640>
  452bfc:	add	x0, x0, #0x1f0
  452c00:	ret
  452c04:	adrp	x0, 492000 <warn@@Base+0x42640>
  452c08:	add	x0, x0, #0x4c0
  452c0c:	ret
  452c10:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c14:	add	x0, x0, #0x1c0
  452c18:	ret
  452c1c:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c20:	add	x0, x0, #0x190
  452c24:	ret
  452c28:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c2c:	add	x0, x0, #0x160
  452c30:	ret
  452c34:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c38:	add	x0, x0, #0x130
  452c3c:	ret
  452c40:	adrp	x0, 492000 <warn@@Base+0x42640>
  452c44:	add	x0, x0, #0x4b0
  452c48:	ret
  452c4c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452c50:	add	x0, x0, #0x4a0
  452c54:	ret
  452c58:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c5c:	add	x0, x0, #0xf8
  452c60:	ret
  452c64:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c68:	add	x0, x0, #0x700
  452c6c:	ret
  452c70:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c74:	add	x0, x0, #0x718
  452c78:	ret
  452c7c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452c80:	add	x0, x0, #0x490
  452c84:	ret
  452c88:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c8c:	add	x0, x0, #0x6b0
  452c90:	ret
  452c94:	adrp	x0, 487000 <warn@@Base+0x37640>
  452c98:	add	x0, x0, #0x698
  452c9c:	ret
  452ca0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ca4:	add	x0, x0, #0x480
  452ca8:	ret
  452cac:	adrp	x0, 492000 <warn@@Base+0x42640>
  452cb0:	add	x0, x0, #0x470
  452cb4:	ret
  452cb8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452cbc:	add	x0, x0, #0x460
  452cc0:	ret
  452cc4:	adrp	x0, 487000 <warn@@Base+0x37640>
  452cc8:	add	x0, x0, #0x610
  452ccc:	ret
  452cd0:	adrp	x0, 487000 <warn@@Base+0x37640>
  452cd4:	add	x0, x0, #0x600
  452cd8:	ret
  452cdc:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ce0:	add	x0, x0, #0x448
  452ce4:	ret
  452ce8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452cec:	add	x0, x0, #0x430
  452cf0:	ret
  452cf4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452cf8:	add	x0, x0, #0x420
  452cfc:	ret
  452d00:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d04:	add	x0, x0, #0x410
  452d08:	ret
  452d0c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d10:	add	x0, x0, #0x400
  452d14:	ret
  452d18:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d1c:	add	x0, x0, #0x3f0
  452d20:	ret
  452d24:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d28:	add	x0, x0, #0x3e0
  452d2c:	ret
  452d30:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d34:	add	x0, x0, #0x3d0
  452d38:	ret
  452d3c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d40:	add	x0, x0, #0x3c0
  452d44:	ret
  452d48:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d4c:	add	x0, x0, #0x3b0
  452d50:	ret
  452d54:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d58:	add	x0, x0, #0x3a0
  452d5c:	ret
  452d60:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d64:	add	x0, x0, #0x390
  452d68:	ret
  452d6c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d70:	add	x0, x0, #0x380
  452d74:	ret
  452d78:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d7c:	add	x0, x0, #0x370
  452d80:	ret
  452d84:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d88:	add	x0, x0, #0x360
  452d8c:	ret
  452d90:	adrp	x0, 492000 <warn@@Base+0x42640>
  452d94:	add	x0, x0, #0x350
  452d98:	ret
  452d9c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452da0:	add	x0, x0, #0x340
  452da4:	ret
  452da8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452dac:	add	x0, x0, #0x330
  452db0:	ret
  452db4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452db8:	add	x0, x0, #0x320
  452dbc:	ret
  452dc0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452dc4:	add	x0, x0, #0x310
  452dc8:	ret
  452dcc:	adrp	x0, 492000 <warn@@Base+0x42640>
  452dd0:	add	x0, x0, #0x300
  452dd4:	ret
  452dd8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ddc:	add	x0, x0, #0x2f0
  452de0:	ret
  452de4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452de8:	add	x0, x0, #0x2e0
  452dec:	ret
  452df0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452df4:	add	x0, x0, #0x2d0
  452df8:	ret
  452dfc:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e00:	add	x0, x0, #0x2c0
  452e04:	ret
  452e08:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e0c:	add	x0, x0, #0x2b0
  452e10:	ret
  452e14:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e18:	add	x0, x0, #0x2a0
  452e1c:	ret
  452e20:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e24:	add	x0, x0, #0x290
  452e28:	ret
  452e2c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e30:	add	x0, x0, #0x280
  452e34:	ret
  452e38:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e3c:	add	x0, x0, #0x270
  452e40:	ret
  452e44:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e48:	add	x0, x0, #0x260
  452e4c:	ret
  452e50:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e54:	add	x0, x0, #0x250
  452e58:	ret
  452e5c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e60:	add	x0, x0, #0x240
  452e64:	ret
  452e68:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e6c:	add	x0, x0, #0x230
  452e70:	ret
  452e74:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e78:	add	x0, x0, #0x220
  452e7c:	ret
  452e80:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e84:	add	x0, x0, #0x210
  452e88:	ret
  452e8c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e90:	add	x0, x0, #0x200
  452e94:	ret
  452e98:	adrp	x0, 492000 <warn@@Base+0x42640>
  452e9c:	add	x0, x0, #0x1f0
  452ea0:	ret
  452ea4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ea8:	add	x0, x0, #0x1e0
  452eac:	ret
  452eb0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452eb4:	add	x0, x0, #0x1d0
  452eb8:	ret
  452ebc:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ec0:	add	x0, x0, #0x1c0
  452ec4:	ret
  452ec8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ecc:	add	x0, x0, #0x1b0
  452ed0:	ret
  452ed4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ed8:	add	x0, x0, #0x1a0
  452edc:	ret
  452ee0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ee4:	add	x0, x0, #0x190
  452ee8:	ret
  452eec:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ef0:	add	x0, x0, #0x180
  452ef4:	ret
  452ef8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452efc:	add	x0, x0, #0x170
  452f00:	ret
  452f04:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f08:	add	x0, x0, #0x160
  452f0c:	ret
  452f10:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f14:	add	x0, x0, #0x150
  452f18:	ret
  452f1c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f20:	add	x0, x0, #0x140
  452f24:	ret
  452f28:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f2c:	add	x0, x0, #0x130
  452f30:	ret
  452f34:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f38:	add	x0, x0, #0x120
  452f3c:	ret
  452f40:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f44:	add	x0, x0, #0x110
  452f48:	ret
  452f4c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f50:	add	x0, x0, #0x100
  452f54:	ret
  452f58:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f5c:	add	x0, x0, #0xf0
  452f60:	ret
  452f64:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f68:	add	x0, x0, #0xe0
  452f6c:	ret
  452f70:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f74:	add	x0, x0, #0xd0
  452f78:	ret
  452f7c:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f80:	add	x0, x0, #0xc0
  452f84:	ret
  452f88:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f8c:	add	x0, x0, #0xb0
  452f90:	ret
  452f94:	adrp	x0, 492000 <warn@@Base+0x42640>
  452f98:	add	x0, x0, #0xa0
  452f9c:	ret
  452fa0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452fa4:	add	x0, x0, #0x90
  452fa8:	ret
  452fac:	adrp	x0, 492000 <warn@@Base+0x42640>
  452fb0:	add	x0, x0, #0x80
  452fb4:	ret
  452fb8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452fbc:	add	x0, x0, #0x70
  452fc0:	ret
  452fc4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452fc8:	add	x0, x0, #0x60
  452fcc:	ret
  452fd0:	adrp	x0, 492000 <warn@@Base+0x42640>
  452fd4:	add	x0, x0, #0x50
  452fd8:	ret
  452fdc:	adrp	x0, 492000 <warn@@Base+0x42640>
  452fe0:	add	x0, x0, #0x40
  452fe4:	ret
  452fe8:	adrp	x0, 492000 <warn@@Base+0x42640>
  452fec:	add	x0, x0, #0x30
  452ff0:	ret
  452ff4:	adrp	x0, 492000 <warn@@Base+0x42640>
  452ff8:	add	x0, x0, #0x20
  452ffc:	ret
  453000:	adrp	x0, 492000 <warn@@Base+0x42640>
  453004:	add	x0, x0, #0x10
  453008:	ret
  45300c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453010:	add	x0, x0, #0x0
  453014:	ret
  453018:	adrp	x0, 491000 <warn@@Base+0x41640>
  45301c:	add	x0, x0, #0xff0
  453020:	ret
  453024:	adrp	x0, 491000 <warn@@Base+0x41640>
  453028:	add	x0, x0, #0xfe0
  45302c:	ret
  453030:	adrp	x0, 491000 <warn@@Base+0x41640>
  453034:	add	x0, x0, #0xfd0
  453038:	ret
  45303c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453040:	add	x0, x0, #0xfc0
  453044:	ret
  453048:	adrp	x0, 491000 <warn@@Base+0x41640>
  45304c:	add	x0, x0, #0xfb0
  453050:	ret
  453054:	adrp	x0, 491000 <warn@@Base+0x41640>
  453058:	add	x0, x0, #0xfa0
  45305c:	ret
  453060:	adrp	x0, 491000 <warn@@Base+0x41640>
  453064:	add	x0, x0, #0xf90
  453068:	ret
  45306c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453070:	add	x0, x0, #0xf80
  453074:	ret
  453078:	adrp	x0, 491000 <warn@@Base+0x41640>
  45307c:	add	x0, x0, #0xf70
  453080:	ret
  453084:	adrp	x0, 491000 <warn@@Base+0x41640>
  453088:	add	x0, x0, #0xf60
  45308c:	ret
  453090:	adrp	x0, 491000 <warn@@Base+0x41640>
  453094:	add	x0, x0, #0xf50
  453098:	ret
  45309c:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530a0:	add	x0, x0, #0xf40
  4530a4:	ret
  4530a8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530ac:	add	x0, x0, #0xf30
  4530b0:	ret
  4530b4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530b8:	add	x0, x0, #0xf20
  4530bc:	ret
  4530c0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530c4:	add	x0, x0, #0xf10
  4530c8:	ret
  4530cc:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530d0:	add	x0, x0, #0xf00
  4530d4:	ret
  4530d8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530dc:	add	x0, x0, #0xef0
  4530e0:	ret
  4530e4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530e8:	add	x0, x0, #0xee0
  4530ec:	ret
  4530f0:	adrp	x0, 491000 <warn@@Base+0x41640>
  4530f4:	add	x0, x0, #0xed0
  4530f8:	ret
  4530fc:	adrp	x0, 491000 <warn@@Base+0x41640>
  453100:	add	x0, x0, #0xec0
  453104:	ret
  453108:	adrp	x0, 491000 <warn@@Base+0x41640>
  45310c:	add	x0, x0, #0xeb0
  453110:	ret
  453114:	adrp	x0, 491000 <warn@@Base+0x41640>
  453118:	add	x0, x0, #0xea0
  45311c:	ret
  453120:	adrp	x0, 491000 <warn@@Base+0x41640>
  453124:	add	x0, x0, #0xe90
  453128:	ret
  45312c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453130:	add	x0, x0, #0xe80
  453134:	ret
  453138:	adrp	x0, 491000 <warn@@Base+0x41640>
  45313c:	add	x0, x0, #0xe70
  453140:	ret
  453144:	adrp	x0, 491000 <warn@@Base+0x41640>
  453148:	add	x0, x0, #0xe60
  45314c:	ret
  453150:	adrp	x0, 491000 <warn@@Base+0x41640>
  453154:	add	x0, x0, #0xe50
  453158:	ret
  45315c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453160:	add	x0, x0, #0xe40
  453164:	ret
  453168:	adrp	x0, 491000 <warn@@Base+0x41640>
  45316c:	add	x0, x0, #0xe30
  453170:	ret
  453174:	adrp	x0, 491000 <warn@@Base+0x41640>
  453178:	add	x0, x0, #0xe20
  45317c:	ret
  453180:	adrp	x0, 491000 <warn@@Base+0x41640>
  453184:	add	x0, x0, #0xe10
  453188:	ret
  45318c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453190:	add	x0, x0, #0xe00
  453194:	ret
  453198:	adrp	x0, 491000 <warn@@Base+0x41640>
  45319c:	add	x0, x0, #0xdf0
  4531a0:	ret
  4531a4:	adrp	x0, 491000 <warn@@Base+0x41640>
  4531a8:	add	x0, x0, #0xde0
  4531ac:	ret
  4531b0:	adrp	x0, 487000 <warn@@Base+0x37640>
  4531b4:	add	x0, x0, #0x520
  4531b8:	ret
  4531bc:	adrp	x0, 487000 <warn@@Base+0x37640>
  4531c0:	add	x0, x0, #0x510
  4531c4:	ret
  4531c8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4531cc:	add	x0, x0, #0x500
  4531d0:	ret
  4531d4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4531d8:	add	x0, x0, #0x4f0
  4531dc:	ret
  4531e0:	adrp	x0, 487000 <warn@@Base+0x37640>
  4531e4:	add	x0, x0, #0x4e0
  4531e8:	ret
  4531ec:	adrp	x0, 487000 <warn@@Base+0x37640>
  4531f0:	add	x0, x0, #0x4d0
  4531f4:	ret
  4531f8:	adrp	x0, 491000 <warn@@Base+0x41640>
  4531fc:	add	x0, x0, #0xdd0
  453200:	ret
  453204:	adrp	x0, 487000 <warn@@Base+0x37640>
  453208:	add	x0, x0, #0x4b0
  45320c:	ret
  453210:	adrp	x0, 487000 <warn@@Base+0x37640>
  453214:	add	x0, x0, #0x4a0
  453218:	ret
  45321c:	adrp	x0, 487000 <warn@@Base+0x37640>
  453220:	add	x0, x0, #0x490
  453224:	ret
  453228:	adrp	x0, 487000 <warn@@Base+0x37640>
  45322c:	add	x0, x0, #0x480
  453230:	ret
  453234:	adrp	x0, 491000 <warn@@Base+0x41640>
  453238:	add	x0, x0, #0xdb8
  45323c:	ret
  453240:	adrp	x0, 487000 <warn@@Base+0x37640>
  453244:	add	x0, x0, #0x458
  453248:	ret
  45324c:	adrp	x0, 487000 <warn@@Base+0x37640>
  453250:	add	x0, x0, #0x448
  453254:	ret
  453258:	adrp	x0, 487000 <warn@@Base+0x37640>
  45325c:	add	x0, x0, #0x438
  453260:	ret
  453264:	adrp	x0, 487000 <warn@@Base+0x37640>
  453268:	add	x0, x0, #0x428
  45326c:	ret
  453270:	adrp	x0, 487000 <warn@@Base+0x37640>
  453274:	add	x0, x0, #0x418
  453278:	ret
  45327c:	adrp	x0, 487000 <warn@@Base+0x37640>
  453280:	add	x0, x0, #0x408
  453284:	ret
  453288:	adrp	x0, 487000 <warn@@Base+0x37640>
  45328c:	add	x0, x0, #0x3f8
  453290:	ret
  453294:	adrp	x0, 487000 <warn@@Base+0x37640>
  453298:	add	x0, x0, #0x3e8
  45329c:	ret
  4532a0:	adrp	x0, 487000 <warn@@Base+0x37640>
  4532a4:	add	x0, x0, #0x3d8
  4532a8:	ret
  4532ac:	adrp	x0, 487000 <warn@@Base+0x37640>
  4532b0:	add	x0, x0, #0x3c8
  4532b4:	ret
  4532b8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4532bc:	add	x0, x0, #0x3b8
  4532c0:	ret
  4532c4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4532c8:	add	x0, x0, #0x3a8
  4532cc:	ret
  4532d0:	adrp	x0, 487000 <warn@@Base+0x37640>
  4532d4:	add	x0, x0, #0x398
  4532d8:	ret
  4532dc:	adrp	x0, 491000 <warn@@Base+0x41640>
  4532e0:	add	x0, x0, #0xda8
  4532e4:	ret
  4532e8:	adrp	x0, 487000 <warn@@Base+0x37640>
  4532ec:	add	x0, x0, #0x378
  4532f0:	ret
  4532f4:	adrp	x0, 487000 <warn@@Base+0x37640>
  4532f8:	add	x0, x0, #0x368
  4532fc:	ret
  453300:	adrp	x0, 487000 <warn@@Base+0x37640>
  453304:	add	x0, x0, #0x358
  453308:	ret
  45330c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453310:	add	x0, x0, #0xd98
  453314:	ret
  453318:	adrp	x0, 491000 <warn@@Base+0x41640>
  45331c:	add	x0, x0, #0xd88
  453320:	ret
  453324:	adrp	x0, 491000 <warn@@Base+0x41640>
  453328:	add	x0, x0, #0xd78
  45332c:	ret
  453330:	adrp	x0, 491000 <warn@@Base+0x41640>
  453334:	add	x0, x0, #0xd68
  453338:	ret
  45333c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453340:	add	x0, x0, #0xd58
  453344:	ret
  453348:	adrp	x0, 491000 <warn@@Base+0x41640>
  45334c:	add	x0, x0, #0xd48
  453350:	ret
  453354:	adrp	x0, 491000 <warn@@Base+0x41640>
  453358:	add	x0, x0, #0xd38
  45335c:	ret
  453360:	adrp	x0, 491000 <warn@@Base+0x41640>
  453364:	add	x0, x0, #0xd28
  453368:	ret
  45336c:	adrp	x0, 491000 <warn@@Base+0x41640>
  453370:	add	x0, x0, #0xd18
  453374:	ret
  453378:	adrp	x0, 491000 <warn@@Base+0x41640>
  45337c:	add	x0, x0, #0xd08
  453380:	ret
  453384:	adrp	x0, 491000 <warn@@Base+0x41640>
  453388:	add	x0, x0, #0xcf8
  45338c:	ret
  453390:	adrp	x0, 487000 <warn@@Base+0x37640>
  453394:	add	x0, x0, #0x258
  453398:	ret
  45339c:	nop
  4533a0:	cmp	w0, #0x90
  4533a4:	b.ls	4533b0 <warn@@Base+0x39f0>  // b.plast
  4533a8:	mov	x0, #0x0                   	// #0
  4533ac:	ret
  4533b0:	adrp	x1, 493000 <warn@@Base+0x43640>
  4533b4:	add	x1, x1, #0x468
  4533b8:	ldrb	w0, [x1, w0, uxtw]
  4533bc:	adr	x1, 4533c8 <warn@@Base+0x3a08>
  4533c0:	add	x0, x1, w0, sxtb #2
  4533c4:	br	x0
  4533c8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4533cc:	add	x0, x0, #0x898
  4533d0:	ret
  4533d4:	adrp	x0, 492000 <warn@@Base+0x42640>
  4533d8:	add	x0, x0, #0x878
  4533dc:	ret
  4533e0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4533e4:	add	x0, x0, #0x858
  4533e8:	ret
  4533ec:	adrp	x0, 492000 <warn@@Base+0x42640>
  4533f0:	add	x0, x0, #0x840
  4533f4:	ret
  4533f8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4533fc:	add	x0, x0, #0x828
  453400:	ret
  453404:	adrp	x0, 492000 <warn@@Base+0x42640>
  453408:	add	x0, x0, #0x810
  45340c:	ret
  453410:	adrp	x0, 492000 <warn@@Base+0x42640>
  453414:	add	x0, x0, #0x7f0
  453418:	ret
  45341c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453420:	add	x0, x0, #0x7d8
  453424:	ret
  453428:	adrp	x0, 492000 <warn@@Base+0x42640>
  45342c:	add	x0, x0, #0x7c0
  453430:	ret
  453434:	adrp	x0, 492000 <warn@@Base+0x42640>
  453438:	add	x0, x0, #0x7a0
  45343c:	ret
  453440:	adrp	x0, 492000 <warn@@Base+0x42640>
  453444:	add	x0, x0, #0x780
  453448:	ret
  45344c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453450:	add	x0, x0, #0x768
  453454:	ret
  453458:	adrp	x0, 492000 <warn@@Base+0x42640>
  45345c:	add	x0, x0, #0x748
  453460:	ret
  453464:	adrp	x0, 492000 <warn@@Base+0x42640>
  453468:	add	x0, x0, #0x730
  45346c:	ret
  453470:	adrp	x0, 492000 <warn@@Base+0x42640>
  453474:	add	x0, x0, #0x710
  453478:	ret
  45347c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453480:	add	x0, x0, #0x6f8
  453484:	ret
  453488:	adrp	x0, 492000 <warn@@Base+0x42640>
  45348c:	add	x0, x0, #0x6e8
  453490:	ret
  453494:	adrp	x0, 492000 <warn@@Base+0x42640>
  453498:	add	x0, x0, #0x6d8
  45349c:	ret
  4534a0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534a4:	add	x0, x0, #0x6c8
  4534a8:	ret
  4534ac:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534b0:	add	x0, x0, #0x6b0
  4534b4:	ret
  4534b8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534bc:	add	x0, x0, #0x698
  4534c0:	ret
  4534c4:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534c8:	add	x0, x0, #0x680
  4534cc:	ret
  4534d0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534d4:	add	x0, x0, #0x670
  4534d8:	ret
  4534dc:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534e0:	add	x0, x0, #0x658
  4534e4:	ret
  4534e8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534ec:	add	x0, x0, #0x640
  4534f0:	ret
  4534f4:	adrp	x0, 492000 <warn@@Base+0x42640>
  4534f8:	add	x0, x0, #0x628
  4534fc:	ret
  453500:	adrp	x0, 492000 <warn@@Base+0x42640>
  453504:	add	x0, x0, #0x610
  453508:	ret
  45350c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453510:	add	x0, x0, #0x600
  453514:	ret
  453518:	adrp	x0, 492000 <warn@@Base+0x42640>
  45351c:	add	x0, x0, #0x5e8
  453520:	ret
  453524:	adrp	x0, 492000 <warn@@Base+0x42640>
  453528:	add	x0, x0, #0x5d8
  45352c:	ret
  453530:	adrp	x0, 492000 <warn@@Base+0x42640>
  453534:	add	x0, x0, #0x5c8
  453538:	ret
  45353c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453540:	add	x0, x0, #0x5b0
  453544:	ret
  453548:	adrp	x0, 492000 <warn@@Base+0x42640>
  45354c:	add	x0, x0, #0x5a0
  453550:	ret
  453554:	adrp	x0, 492000 <warn@@Base+0x42640>
  453558:	add	x0, x0, #0x590
  45355c:	ret
  453560:	adrp	x0, 492000 <warn@@Base+0x42640>
  453564:	add	x0, x0, #0x8b8
  453568:	ret
  45356c:	nop
  453570:	cmp	w0, #0xc0
  453574:	b.ls	453580 <warn@@Base+0x3bc0>  // b.plast
  453578:	mov	x0, #0x0                   	// #0
  45357c:	ret
  453580:	adrp	x1, 493000 <warn@@Base+0x43640>
  453584:	add	x1, x1, #0x4fc
  453588:	ldrb	w0, [x1, w0, uxtw]
  45358c:	adr	x1, 453598 <warn@@Base+0x3bd8>
  453590:	add	x0, x1, w0, sxtb #2
  453594:	br	x0
  453598:	adrp	x0, 492000 <warn@@Base+0x42640>
  45359c:	add	x0, x0, #0x8e0
  4535a0:	ret
  4535a4:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535a8:	add	x0, x0, #0xb20
  4535ac:	ret
  4535b0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535b4:	add	x0, x0, #0xb80
  4535b8:	ret
  4535bc:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535c0:	add	x0, x0, #0xb68
  4535c4:	ret
  4535c8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535cc:	add	x0, x0, #0xb50
  4535d0:	ret
  4535d4:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535d8:	add	x0, x0, #0xb30
  4535dc:	ret
  4535e0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535e4:	add	x0, x0, #0xb10
  4535e8:	ret
  4535ec:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535f0:	add	x0, x0, #0xaf8
  4535f4:	ret
  4535f8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4535fc:	add	x0, x0, #0xae0
  453600:	ret
  453604:	adrp	x0, 492000 <warn@@Base+0x42640>
  453608:	add	x0, x0, #0xac8
  45360c:	ret
  453610:	adrp	x0, 492000 <warn@@Base+0x42640>
  453614:	add	x0, x0, #0xaa8
  453618:	ret
  45361c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453620:	add	x0, x0, #0xa90
  453624:	ret
  453628:	adrp	x0, 492000 <warn@@Base+0x42640>
  45362c:	add	x0, x0, #0xa70
  453630:	ret
  453634:	adrp	x0, 492000 <warn@@Base+0x42640>
  453638:	add	x0, x0, #0xa58
  45363c:	ret
  453640:	adrp	x0, 492000 <warn@@Base+0x42640>
  453644:	add	x0, x0, #0xa38
  453648:	ret
  45364c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453650:	add	x0, x0, #0xa20
  453654:	ret
  453658:	adrp	x0, 492000 <warn@@Base+0x42640>
  45365c:	add	x0, x0, #0xa08
  453660:	ret
  453664:	adrp	x0, 492000 <warn@@Base+0x42640>
  453668:	add	x0, x0, #0x9f8
  45366c:	ret
  453670:	adrp	x0, 492000 <warn@@Base+0x42640>
  453674:	add	x0, x0, #0x9e0
  453678:	ret
  45367c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453680:	add	x0, x0, #0x9c8
  453684:	ret
  453688:	adrp	x0, 492000 <warn@@Base+0x42640>
  45368c:	add	x0, x0, #0x9b8
  453690:	ret
  453694:	adrp	x0, 492000 <warn@@Base+0x42640>
  453698:	add	x0, x0, #0x9a0
  45369c:	ret
  4536a0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536a4:	add	x0, x0, #0x988
  4536a8:	ret
  4536ac:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536b0:	add	x0, x0, #0x970
  4536b4:	ret
  4536b8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536bc:	add	x0, x0, #0x958
  4536c0:	ret
  4536c4:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536c8:	add	x0, x0, #0x940
  4536cc:	ret
  4536d0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536d4:	add	x0, x0, #0x928
  4536d8:	ret
  4536dc:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536e0:	add	x0, x0, #0x910
  4536e4:	ret
  4536e8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536ec:	add	x0, x0, #0x900
  4536f0:	ret
  4536f4:	adrp	x0, 492000 <warn@@Base+0x42640>
  4536f8:	add	x0, x0, #0x8f0
  4536fc:	ret
  453700:	adrp	x0, 492000 <warn@@Base+0x42640>
  453704:	add	x0, x0, #0x8c8
  453708:	ret
  45370c:	adrp	x0, 492000 <warn@@Base+0x42640>
  453710:	add	x0, x0, #0xba8
  453714:	ret
  453718:	cmp	w0, #0x5
  45371c:	b.eq	4537b8 <warn@@Base+0x3df8>  // b.none
  453720:	b.hi	45375c <warn@@Base+0x3d9c>  // b.pmore
  453724:	cmp	w0, #0x3
  453728:	b.eq	4537ac <warn@@Base+0x3dec>  // b.none
  45372c:	cmp	w0, #0x4
  453730:	b.ne	453740 <warn@@Base+0x3d80>  // b.any
  453734:	adrp	x0, 492000 <warn@@Base+0x42640>
  453738:	add	x0, x0, #0xc40
  45373c:	ret
  453740:	cmp	w0, #0x1
  453744:	b.eq	453794 <warn@@Base+0x3dd4>  // b.none
  453748:	cmp	w0, #0x2
  45374c:	b.ne	4537c4 <warn@@Base+0x3e04>  // b.any
  453750:	adrp	x0, 492000 <warn@@Base+0x42640>
  453754:	add	x0, x0, #0xc28
  453758:	ret
  45375c:	mov	w1, #0x2001                	// #8193
  453760:	cmp	w0, w1
  453764:	b.eq	4537a0 <warn@@Base+0x3de0>  // b.none
  453768:	mov	w1, #0x3fff                	// #16383
  45376c:	cmp	w0, w1
  453770:	b.ne	453780 <warn@@Base+0x3dc0>  // b.any
  453774:	adrp	x0, 492000 <warn@@Base+0x42640>
  453778:	add	x0, x0, #0xc18
  45377c:	ret
  453780:	cmp	w0, #0x2, lsl #12
  453784:	b.ne	4537c4 <warn@@Base+0x3e04>  // b.any
  453788:	adrp	x0, 492000 <warn@@Base+0x42640>
  45378c:	add	x0, x0, #0xc50
  453790:	ret
  453794:	adrp	x0, 492000 <warn@@Base+0x42640>
  453798:	add	x0, x0, #0xbb8
  45379c:	ret
  4537a0:	adrp	x0, 492000 <warn@@Base+0x42640>
  4537a4:	add	x0, x0, #0xc00
  4537a8:	ret
  4537ac:	adrp	x0, 492000 <warn@@Base+0x42640>
  4537b0:	add	x0, x0, #0xbe8
  4537b4:	ret
  4537b8:	adrp	x0, 492000 <warn@@Base+0x42640>
  4537bc:	add	x0, x0, #0xbd0
  4537c0:	ret
  4537c4:	mov	x0, #0x0                   	// #0
  4537c8:	ret
  4537cc:	nop
  4537d0:	ldrb	w2, [x0]
  4537d4:	mov	x1, x0
  4537d8:	cbz	w2, 4537f4 <warn@@Base+0x3e34>
  4537dc:	nop
  4537e0:	add	x1, x1, #0x1
  4537e4:	cmp	w2, #0x2f
  4537e8:	csel	x0, x0, x1, ne  // ne = any
  4537ec:	ldrb	w2, [x1]
  4537f0:	cbnz	w2, 4537e0 <warn@@Base+0x3e20>
  4537f4:	ret
  4537f8:	mov	x1, x0
  4537fc:	adrp	x2, 4a9000 <warn@@Base+0x59640>
  453800:	mov	w3, #0x88                  	// #136
  453804:	ldr	x0, [x2, #4032]
  453808:	ldrb	w2, [x1]
  45380c:	ldrh	w0, [x0, w2, sxtw #1]
  453810:	tst	w3, w0
  453814:	b.eq	453824 <warn@@Base+0x3e64>  // b.none
  453818:	ldrb	w0, [x1, #1]
  45381c:	cmp	w0, #0x3a
  453820:	b.eq	45384c <warn@@Base+0x3e8c>  // b.none
  453824:	mov	x0, x1
  453828:	cbz	w2, 453848 <warn@@Base+0x3e88>
  45382c:	mov	w3, #0x5c                  	// #92
  453830:	add	x1, x1, #0x1
  453834:	cmp	w2, #0x2f
  453838:	ccmp	w2, w3, #0x4, ne  // ne = any
  45383c:	csel	x0, x0, x1, ne  // ne = any
  453840:	ldrb	w2, [x1]
  453844:	cbnz	w2, 453830 <warn@@Base+0x3e70>
  453848:	ret
  45384c:	ldrb	w2, [x1, #2]
  453850:	add	x1, x1, #0x2
  453854:	b	453824 <warn@@Base+0x3e64>
  453858:	b	4537d0 <warn@@Base+0x3e10>
  45385c:	nop
  453860:	mov	x12, #0x1020                	// #4128
  453864:	sub	sp, sp, x12
  453868:	add	x1, sp, #0x20
  45386c:	stp	x29, x30, [sp]
  453870:	mov	x29, sp
  453874:	str	x19, [sp, #16]
  453878:	mov	x19, x0
  45387c:	bl	401c90 <realpath@plt>
  453880:	cmp	x0, #0x0
  453884:	csel	x0, x0, x19, ne  // ne = any
  453888:	bl	401af0 <strdup@plt>
  45388c:	mov	x12, #0x1020                	// #4128
  453890:	ldp	x29, x30, [sp]
  453894:	ldr	x19, [sp, #16]
  453898:	add	sp, sp, x12
  45389c:	ret
  4538a0:	stp	x29, x30, [sp, #-32]!
  4538a4:	adrp	x1, 4a9000 <warn@@Base+0x59640>
  4538a8:	mov	x29, sp
  4538ac:	ldr	x1, [x1, #4056]
  4538b0:	str	x19, [sp, #16]
  4538b4:	mov	w19, w0
  4538b8:	ldr	x0, [x1]
  4538bc:	cbz	x0, 4538c4 <warn@@Base+0x3f04>
  4538c0:	blr	x0
  4538c4:	mov	w0, w19
  4538c8:	bl	401920 <exit@plt>
  4538cc:	nop
  4538d0:	stp	x29, x30, [sp, #-32]!
  4538d4:	adrp	x2, 4ac000 <warn@@Base+0x5c640>
  4538d8:	mov	x29, sp
  4538dc:	str	x19, [sp, #16]
  4538e0:	adrp	x19, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  4538e4:	str	x0, [x2, #1128]
  4538e8:	ldr	x1, [x19, #816]
  4538ec:	cbz	x1, 4538fc <warn@@Base+0x3f3c>
  4538f0:	ldr	x19, [sp, #16]
  4538f4:	ldp	x29, x30, [sp], #32
  4538f8:	ret
  4538fc:	mov	x0, #0x0                   	// #0
  453900:	bl	401930 <sbrk@plt>
  453904:	str	x0, [x19, #816]
  453908:	ldr	x19, [sp, #16]
  45390c:	ldp	x29, x30, [sp], #32
  453910:	ret
  453914:	nop
  453918:	stp	x29, x30, [sp, #-32]!
  45391c:	adrp	x1, 4b1000 <stdout@@GLIBC_2.17+0x4b78>
  453920:	mov	x29, sp
  453924:	stp	x19, x20, [sp, #16]
  453928:	mov	x19, x0
  45392c:	mov	x0, #0x0                   	// #0
  453930:	ldr	x20, [x1, #816]
  453934:	cbz	x20, 453988 <warn@@Base+0x3fc8>
  453938:	bl	401930 <sbrk@plt>
  45393c:	sub	x5, x0, x20
  453940:	adrp	x0, 4ac000 <warn@@Base+0x5c640>
  453944:	adrp	x6, 4a9000 <warn@@Base+0x59640>
  453948:	adrp	x1, 484000 <warn@@Base+0x34640>
  45394c:	adrp	x3, 45a000 <warn@@Base+0xa640>
  453950:	ldr	x2, [x0, #1128]
  453954:	add	x1, x1, #0x810
  453958:	ldr	x6, [x6, #4024]
  45395c:	add	x3, x3, #0x500
  453960:	ldrb	w7, [x2]
  453964:	mov	x4, x19
  453968:	ldr	x0, [x6]
  45396c:	cmp	w7, #0x0
  453970:	csel	x3, x3, x1, ne  // ne = any
  453974:	adrp	x1, 493000 <warn@@Base+0x43640>
  453978:	add	x1, x1, #0x9c0
  45397c:	bl	401d20 <fprintf@plt>
  453980:	mov	w0, #0x1                   	// #1
  453984:	bl	4538a0 <warn@@Base+0x3ee0>
  453988:	bl	401930 <sbrk@plt>
  45398c:	adrp	x5, 4a9000 <warn@@Base+0x59640>
  453990:	ldr	x5, [x5, #4064]
  453994:	sub	x5, x0, x5
  453998:	b	453940 <warn@@Base+0x3f80>
  45399c:	nop
  4539a0:	stp	x29, x30, [sp, #-32]!
  4539a4:	cmp	x0, #0x0
  4539a8:	mov	x29, sp
  4539ac:	str	x19, [sp, #16]
  4539b0:	csinc	x19, x0, xzr, ne  // ne = any
  4539b4:	mov	x0, x19
  4539b8:	bl	401a30 <malloc@plt>
  4539bc:	cbz	x0, 4539cc <warn@@Base+0x400c>
  4539c0:	ldr	x19, [sp, #16]
  4539c4:	ldp	x29, x30, [sp], #32
  4539c8:	ret
  4539cc:	mov	x0, x19
  4539d0:	bl	453918 <warn@@Base+0x3f58>
  4539d4:	nop
  4539d8:	stp	x29, x30, [sp, #-32]!
  4539dc:	cmp	x0, #0x0
  4539e0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4539e4:	mov	x29, sp
  4539e8:	stp	x19, x20, [sp, #16]
  4539ec:	b.ne	453a14 <warn@@Base+0x4054>  // b.any
  4539f0:	mov	x19, #0x1                   	// #1
  4539f4:	mov	x20, x19
  4539f8:	mov	x1, x19
  4539fc:	mov	x0, x20
  453a00:	bl	401aa0 <calloc@plt>
  453a04:	cbz	x0, 453a20 <warn@@Base+0x4060>
  453a08:	ldp	x19, x20, [sp, #16]
  453a0c:	ldp	x29, x30, [sp], #32
  453a10:	ret
  453a14:	mov	x20, x0
  453a18:	mov	x19, x1
  453a1c:	b	4539f8 <warn@@Base+0x4038>
  453a20:	mul	x0, x20, x19
  453a24:	bl	453918 <warn@@Base+0x3f58>
  453a28:	stp	x29, x30, [sp, #-32]!
  453a2c:	cmp	x1, #0x0
  453a30:	mov	x29, sp
  453a34:	str	x19, [sp, #16]
  453a38:	csinc	x19, x1, xzr, ne  // ne = any
  453a3c:	cbz	x0, 453a58 <warn@@Base+0x4098>
  453a40:	mov	x1, x19
  453a44:	bl	401ac0 <realloc@plt>
  453a48:	cbz	x0, 453a64 <warn@@Base+0x40a4>
  453a4c:	ldr	x19, [sp, #16]
  453a50:	ldp	x29, x30, [sp], #32
  453a54:	ret
  453a58:	mov	x0, x19
  453a5c:	bl	401a30 <malloc@plt>
  453a60:	b	453a48 <warn@@Base+0x4088>
  453a64:	mov	x0, x19
  453a68:	bl	453918 <warn@@Base+0x3f58>
  453a6c:	nop
  453a70:	stp	x29, x30, [sp, #-32]!
  453a74:	mov	x29, sp
  453a78:	stp	x19, x20, [sp, #16]
  453a7c:	mov	x20, x0
  453a80:	bl	401900 <strlen@plt>
  453a84:	add	x19, x0, #0x1
  453a88:	mov	x0, x19
  453a8c:	bl	4539a0 <warn@@Base+0x3fe0>
  453a90:	mov	x2, x19
  453a94:	mov	x1, x20
  453a98:	ldp	x19, x20, [sp, #16]
  453a9c:	ldp	x29, x30, [sp], #32
  453aa0:	b	4018d0 <memcpy@plt>
  453aa4:	nop
  453aa8:	stp	x29, x30, [sp, #-64]!
  453aac:	mov	x29, sp
  453ab0:	stp	x19, x20, [sp, #16]
  453ab4:	adrp	x20, 4a9000 <warn@@Base+0x59640>
  453ab8:	add	x20, x20, #0xd98
  453abc:	stp	x21, x22, [sp, #32]
  453ac0:	adrp	x21, 4a9000 <warn@@Base+0x59640>
  453ac4:	add	x21, x21, #0xd90
  453ac8:	sub	x20, x20, x21
  453acc:	mov	w22, w0
  453ad0:	stp	x23, x24, [sp, #48]
  453ad4:	mov	x23, x1
  453ad8:	mov	x24, x2
  453adc:	bl	401880 <mbrtowc@plt-0x40>
  453ae0:	cmp	xzr, x20, asr #3
  453ae4:	b.eq	453b10 <warn@@Base+0x4150>  // b.none
  453ae8:	asr	x20, x20, #3
  453aec:	mov	x19, #0x0                   	// #0
  453af0:	ldr	x3, [x21, x19, lsl #3]
  453af4:	mov	x2, x24
  453af8:	add	x19, x19, #0x1
  453afc:	mov	x1, x23
  453b00:	mov	w0, w22
  453b04:	blr	x3
  453b08:	cmp	x20, x19
  453b0c:	b.ne	453af0 <warn@@Base+0x4130>  // b.any
  453b10:	ldp	x19, x20, [sp, #16]
  453b14:	ldp	x21, x22, [sp, #32]
  453b18:	ldp	x23, x24, [sp, #48]
  453b1c:	ldp	x29, x30, [sp], #64
  453b20:	ret
  453b24:	nop
  453b28:	ret

Disassembly of section .fini:

0000000000453b2c <.fini>:
  453b2c:	stp	x29, x30, [sp, #-16]!
  453b30:	mov	x29, sp
  453b34:	ldp	x29, x30, [sp], #16
  453b38:	ret
