//
// Module mopshub_lib.fifo_to_elink.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 18:16:08 02/21/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module fifo_to_elink( 
   // Port Declarations
   input   wire           fifo_wr_en, 
   input   wire           clk, 
   input   wire    [9:0]  fifo_din, 
   input   wire           fifo_flush, 
   output  wire    [1:0]  data_2bit_out,  //  @ 40MHz
   output  wire           efifo_empty, 
   output  wire           efifo_full, 
   input   wire           rst, 
   input   wire           enc_stream, 
   input   wire    [7:0]  Kchar_comma,    //K28.5  BC
   input   wire    [7:0]  Kchar_eop,      // K28.6 DC
   input   wire    [7:0]  Kchar_sop       // K28.1 3C
);

// Local declarations
// Internal signal declarations
// Internal Declarations
// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [9:0] enc10b_in;    // 10-bit data in
wire        fifo_rd_en;
wire        rdy_fifo;


// Instances 
elink_proc_out elink_proc_out0( 
   .EDATA_IN      (enc10b_in), 
   .Kchar_comma   (Kchar_comma), 
   .Kchar_eop     (Kchar_eop), 
   .Kchar_sop     (Kchar_sop), 
   .clk           (clk), 
   .enc_stream    (enc_stream), 
   .fifo_rdy_en   (rdy_fifo), 
   .rst           (rst), 
   .EDATA_OUT     (data_2bit_out), 
   .get_data_trig (fifo_rd_en)
); 

fifo_core_wrapper #(8'b10111100) fifo_core_wrap_tx( 
   .clk        (clk), 
   .din_fifo   (fifo_din), 
   .flush_fifo (fifo_flush), 
   .rd_en      (fifo_rd_en), 
   .rst        (rst), 
   .wr_en      (fifo_wr_en), 
   .dout_fifo  (enc10b_in), 
   .empty_fifo (efifo_empty), 
   .full_fifo  (efifo_full), 
   .rdy_fifo   (rdy_fifo)
); 


endmodule // fifo_to_elink
// FIFO_to_Elink
