#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Jun 10 20:57:54 2017
# Process ID: 9876
# Current directory: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_rst_clk_wiz_100M_0_synth_1
# Command line: vivado.exe -log b2000t_c2c_bram_rst_clk_wiz_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_rst_clk_wiz_100M_0.tcl
# Log file: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_rst_clk_wiz_100M_0_synth_1/b2000t_c2c_bram_rst_clk_wiz_100M_0.vds
# Journal file: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_rst_clk_wiz_100M_0_synth_1\vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_rst_clk_wiz_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 340.133 ; gain = 130.180
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_rst_clk_wiz_100M_0/synth/b2000t_c2c_bram_rst_clk_wiz_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_rst_clk_wiz_100M_0' (7#1) [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_rst_clk_wiz_100M_0/synth/b2000t_c2c_bram_rst_clk_wiz_100M_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 378.609 ; gain = 168.656
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 378.609 ; gain = 168.656
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1180.242 ; gain = 0.004
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:02:08 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:02:08 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:08 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:02:09 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:29 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:29 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:29 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:31 . Memory (MB): peak = 1180.242 ; gain = 970.289
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:31 . Memory (MB): peak = 1180.242 ; gain = 970.289

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:31 . Memory (MB): peak = 1180.242 ; gain = 970.289
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:22 . Memory (MB): peak = 1180.242 ; gain = 918.152
