strict digraph "" {
	node [label="\N"];
	"1265:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffcc90>",
		fillcolor=turquoise,
		label="1265:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1266:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffccd0>",
		fillcolor=springgreen,
		label="1266:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1265:BL" -> "1266:IF"	 [cond="[]",
		lineno=None];
	"1269:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffcd10>",
		fillcolor=turquoise,
		label="1269:BL
TX_DATA_VALID_DELAY <= TX_DATA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffcd50>]",
		style=filled,
		typ=Block];
	"Leaf_1264:AL"	 [def_var="['TX_DATA_VALID_DELAY']",
		label="Leaf_1264:AL"];
	"1269:BL" -> "Leaf_1264:AL"	 [cond="[]",
		lineno=None];
	"1266:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffced0>",
		fillcolor=turquoise,
		label="1266:BL
TX_DATA_VALID_DELAY <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffcf10>]",
		style=filled,
		typ=Block];
	"1266:BL" -> "Leaf_1264:AL"	 [cond="[]",
		lineno=None];
	"1264:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12ffd210>",
		clk_sens=True,
		fillcolor=gold,
		label="1264:AL",
		sens="['TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_START', 'TX_DATA']"];
	"1264:AL" -> "1265:BL"	 [cond="[]",
		lineno=None];
	"1266:IF" -> "1269:BL"	 [cond="['TX_START']",
		label="!(TX_START)",
		lineno=1266];
	"1266:IF" -> "1266:BL"	 [cond="['TX_START']",
		label=TX_START,
		lineno=1266];
}
