do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:21 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 20:15:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:21 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 20:15:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:21 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 20:15:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:02 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 20:28:02 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:02 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 20:28:02 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:02 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 20:28:02 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 20:28:06 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 20:31:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 20:31:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 20:31:23 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 20:31:25 on Mar 17,2018, Elapsed time: 0:03:19
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 20:31:25 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:29 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 20:53:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:29 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 20:53:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:29 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 20:53:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 20:53:31 on Mar 17,2018, Elapsed time: 0:22:06
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 20:53:31 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:07 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 20:54:08 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:08 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 20:54:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:08 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# ** Error: ../tb/tb_train_crossing_task2.vhd(44): Cannot read output "track_blocked_s".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: ../tb/tb_train_crossing_task2.vhd(208): VHDL Compiler exiting
# End time: 20:54:08 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile_task2.do line 6
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_train_crossing_task2.vhd"
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:21 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 20:54:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:21 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 20:54:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:21 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 20:54:21 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 20:54:23 on Mar 17,2018, Elapsed time: 0:00:52
# Errors: 5, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 20:54:23 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for train_sim_model is 6 sec!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:36 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 20:57:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:36 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 20:57:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:36 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 20:57:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 20:57:38 on Mar 17,2018, Elapsed time: 0:03:15
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 20:57:38 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:47 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:02:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:47 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:02:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:47 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:02:47 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:02:48 on Mar 17,2018, Elapsed time: 0:05:10
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:02:48 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: there is already another train on the track!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:35 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:03:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:35 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:03:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:35 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:03:35 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:03:36 on Mar 17,2018, Elapsed time: 0:00:48
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:03:36 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: there is already another train on the track!
#    Time: 57 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 58 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 68 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 83 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 86 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:31 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:05:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:31 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:05:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:31 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:05:32 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:05:33 on Mar 17,2018, Elapsed time: 0:01:57
# Errors: 0, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:05:33 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: there is already another train on the track!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:52 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:09:52 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:52 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:09:52 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:52 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# ** Error: ../tb/tb_train_crossing_task2.vhd(62): near "train_sim_model": (vcom-1576) expecting IF.
# ** Error: ../tb/tb_train_crossing_task2.vhd(67): near "(": (vcom-1576) expecting MAP.
# ** Error: ../tb/tb_train_crossing_task2.vhd(69): near "in": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(70): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(70): near "in": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(71): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(71): near "in": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(72): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(72): near "out": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(73): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(73): near "out": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(74): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(74): near "out": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(105): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(116): Illegal sequential statement.
# ** Error (suppressible): ../tb/tb_train_crossing_task2.vhd(105): (vcom-1141) Identifier "train_crossing" does not identify a component declaration.
# ** Error: ../tb/tb_train_crossing_task2.vhd(130): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(134): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(141): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(146): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(212): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(214): VHDL Compiler exiting
# End time: 21:09:52 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile_task2.do line 6
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_train_crossing_task2.vhd"
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:12 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:10:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:12 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:10:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:12 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:10:12 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:10:15 on Mar 17,2018, Elapsed time: 0:04:42
# Errors: 24, Warnings: 6
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:10:15 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: there is already another train on the track!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: there is already another train on the track!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:56 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:14:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:56 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:14:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:56 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# ** Error: ../tb/tb_train_crossing_task2.vhd(62): near "train_sim_model": (vcom-1576) expecting IF.
# ** Error: ../tb/tb_train_crossing_task2.vhd(67): near "(": (vcom-1576) expecting MAP.
# ** Error: ../tb/tb_train_crossing_task2.vhd(69): near "in": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(70): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(70): near "in": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(71): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(71): near "in": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(72): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(72): near "out": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(73): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(73): near "out": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(74): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(74): near "out": syntax error
# ** Error: ../tb/tb_train_crossing_task2.vhd(105): Statement cannot be labeled.
# ** Error: ../tb/tb_train_crossing_task2.vhd(116): Illegal sequential statement.
# ** Error (suppressible): ../tb/tb_train_crossing_task2.vhd(105): (vcom-1141) Identifier "train_crossing" does not identify a component declaration.
# ** Error: ../tb/tb_train_crossing_task2.vhd(130): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(134): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(141): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(146): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(229): Illegal sequential statement.
# ** Error: ../tb/tb_train_crossing_task2.vhd(231): VHDL Compiler exiting
# End time: 21:14:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile_task2.do line 6
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_train_crossing_task2.vhd"
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:15:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:15:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:10 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:15:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:15:12 on Mar 17,2018, Elapsed time: 0:04:57
# Errors: 24, Warnings: 9
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:15:12 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: there is already another train on the track!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:28 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:22:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:28 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:22:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:28 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:22:28 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:22:30 on Mar 17,2018, Elapsed time: 0:07:18
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:22:30 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ___[ABC]-[DEF]-[RAILJET]___]train is now on the track...
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ___[ABC]-[DEF]-[RAILJET]___]train is now on the track...
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ___[ABC]-[DEF]-[RAILJET]___]train is now on the track...
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ___[ABC]-[DEF]-[RAILJET]___]train is now on the track...
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:24 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:23:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:24 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:23:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:24 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:23:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:23:26 on Mar 17,2018, Elapsed time: 0:00:56
# Errors: 2, Warnings: 4
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:23:26 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]___]_____ train is now on the track...
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]___]_____ train is now on the track...
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]___]_____ train is now on the track...
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]___]_____ train is now on the track...
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:55 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:24:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:55 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:24:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:55 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:24:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:24:57 on Mar 17,2018, Elapsed time: 0:01:31
# Errors: 2, Warnings: 4
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:24:57 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: there is already another train on the track!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: shortest time for is 6 sec for train crossing!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:53 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:32:53 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:53 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:32:53 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:53 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:32:53 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:32:55 on Mar 17,2018, Elapsed time: 0:07:58
# Errors: 2, Warnings: 4
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:32:55 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ------------------------------------------------------------------------
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ------------------------------------------------------------------------
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ------------------------------------------------------------------------
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ------------------------------------------------------------------------
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ------------------------------------------------------------------------
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ------------------------------------------------------------------------
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ------------------------------------------------------------------------
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-[RAILJET]_____ train is now on the track...
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ------------------------------------------------------------------------
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:10 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:37:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:11 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:37:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:11 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:37:11 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:37:12 on Mar 17,2018, Elapsed time: 0:04:17
# Errors: 1, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:37:12 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\____________________________________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\____________________________________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\____________________________________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: _____[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\____________________________________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:17 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:47:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:17 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:47:17 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:18 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:47:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:47:20 on Mar 17,2018, Elapsed time: 0:10:08
# Errors: 1, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:47:20 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:53 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:48:53 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:53 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:48:53 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:53 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:48:53 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:48:55 on Mar 17,2018, Elapsed time: 0:01:35
# Errors: 1, Warnings: 5
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:48:55 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do sim_task2.do
# End time: 21:50:30 on Mar 17,2018, Elapsed time: 0:01:35
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:50:30 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 104 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 119 sec  Iteration: 0  Instance: /tb_train_crossing
do sim_task2.do
# End time: 21:50:46 on Mar 17,2018, Elapsed time: 0:00:16
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:50:46 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 104 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 119 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 139 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 140 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 141 sec  Iteration: 0  Instance: /tb_train_crossing
do sim_task2.do
# End time: 21:51:06 on Mar 17,2018, Elapsed time: 0:00:20
# Errors: 6, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:51:06 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do sim_task2.do
# End time: 21:52:35 on Mar 17,2018, Elapsed time: 0:01:29
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:52:35 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:38 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:52:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:38 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:52:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:38 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:52:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:52:41 on Mar 17,2018, Elapsed time: 0:00:06
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:52:41 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:22 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:54:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:22 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:54:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:22 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:54:22 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:54:23 on Mar 17,2018, Elapsed time: 0:01:42
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:54:23 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:31 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:58:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:31 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:58:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:31 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:58:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:58:33 on Mar 17,2018, Elapsed time: 0:04:10
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:58:33 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 12 sec  Iteration: 0  Process: /tb_train_crossing/run File: ../tb/tb_train_crossing_task2.vhd Line: 60
# Fatal error in Process run at ../tb/tb_train_crossing_task2.vhd line 60
# 
# HDL call sequence:
# Stopped at ../tb/tb_train_crossing_task2.vhd 60 Subprogram train_sim_model
# called from  ../tb/tb_train_crossing_task2.vhd 187 Process run
# 
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:01 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 21:59:02 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:02 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 21:59:02 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:02 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 21:59:02 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 21:59:03 on Mar 17,2018, Elapsed time: 0:00:30
# Errors: 2, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 21:59:03 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:04 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:14:04 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:04 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:14:05 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:05 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:14:05 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:14:06 on Mar 17,2018, Elapsed time: 0:15:03
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:14:06 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:55 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:14:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:55 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:14:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:55 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:14:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:14:56 on Mar 17,2018, Elapsed time: 0:00:50
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:14:56 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:58 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:26:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:59 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:26:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:59 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:26:59 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:27:00 on Mar 17,2018, Elapsed time: 0:12:04
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:27:00 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:49 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:27:49 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:49 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:27:49 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:49 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:27:49 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:27:51 on Mar 17,2018, Elapsed time: 0:00:51
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:27:51 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:44 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:35:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:44 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:35:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:44 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:35:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:35:46 on Mar 17,2018, Elapsed time: 0:07:55
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:35:46 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 50 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 60 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 65 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 75 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 78 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:39:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:39:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:29 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:39:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:39:31 on Mar 17,2018, Elapsed time: 0:03:45
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:39:31 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:19 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:41:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:19 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:41:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:19 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:41:19 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:41:21 on Mar 17,2018, Elapsed time: 0:01:50
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:41:21 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do sim_task2.do
# End time: 22:43:41 on Mar 17,2018, Elapsed time: 0:02:20
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:43:41 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 12 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 27 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 47 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 48 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 49 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 59 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 74 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 77 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:44 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:43:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:44 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:43:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:44 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:43:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:43:45 on Mar 17,2018, Elapsed time: 0:00:04
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:43:45 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:44:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:44:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:18 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:44:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:44:21 on Mar 17,2018, Elapsed time: 0:00:36
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:44:21 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:44 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 22:44:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:44 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 22:44:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:44 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 22:44:44 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 22:44:46 on Mar 17,2018, Elapsed time: 0:00:25
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 22:44:46 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:56 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:00:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:56 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:00:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:56 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:00:56 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:00:58 on Mar 17,2018, Elapsed time: 0:16:12
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:00:58 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do sim_task2.do
# End time: 23:05:23 on Mar 17,2018, Elapsed time: 0:04:25
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:05:23 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:26 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:05:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:26 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:05:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:26 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:05:26 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:05:27 on Mar 17,2018, Elapsed time: 0:00:04
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:05:27 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:57 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:05:57 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:58 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:05:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:58 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:05:58 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:05:59 on Mar 17,2018, Elapsed time: 0:00:32
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:05:59 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:38 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:18:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:38 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:18:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:38 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:18:38 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:18:39 on Mar 17,2018, Elapsed time: 0:12:40
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:18:39 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:18:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:18:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:55 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:18:55 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:18:57 on Mar 17,2018, Elapsed time: 0:00:18
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:18:57 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ____________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:24 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:36:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:24 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:36:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:24 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:36:24 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:36:25 on Mar 17,2018, Elapsed time: 0:17:28
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:36:25 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:36 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:44:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:36 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:44:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:36 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:44:36 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:44:38 on Mar 17,2018, Elapsed time: 0:08:13
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:44:38 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 97 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 107 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:06 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:50:06 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:06 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:50:07 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:07 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:50:07 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 23:50:08 on Mar 17,2018, Elapsed time: 0:05:30
# Errors: 5, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:50:08 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 25500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 27500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 32500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 42500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 44500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 46500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 52500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 60500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 62500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 64500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 69500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 75500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 77500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 79500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 97 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 97500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 107 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:50:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:50:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:50:18 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 23:50:22 on Mar 17,2018, Elapsed time: 0:00:14
# Errors: 5, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:50:22 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 13500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 35500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 45 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:31 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:51:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:31 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:51:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:31 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:51:31 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 23:51:33 on Mar 17,2018, Elapsed time: 0:01:11
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:51:33 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 12500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 34500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 45 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:10 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:10 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:52:10 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:10 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:52:11 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 23:52:12 on Mar 17,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:52:12 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 12500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 34500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 45 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:46 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:53:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:46 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:53:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:46 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:53:46 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 23:53:48 on Mar 17,2018, Elapsed time: 0:01:36
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:53:48 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate copened
#    Time: 28500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 39500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:29 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:56:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:29 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:56:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:29 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:56:29 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 23:56:31 on Mar 17,2018, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:56:31 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 28500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 39500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 50 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:49 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:58:49 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:49 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:58:49 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:49 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:58:49 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 23:58:51 on Mar 17,2018, Elapsed time: 0:02:20
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:58:51 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 21500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 32500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 43500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 54 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:02 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 23:59:02 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:02 on Mar 17,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 23:59:03 on Mar 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:03 on Mar 17,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 23:59:03 on Mar 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 23:59:04 on Mar 17,2018, Elapsed time: 0:00:13
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 23:59:04 on Mar 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 28500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 39500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 50 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:27 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:01:27 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:27 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:01:27 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:27 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:01:27 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:01:32 on Mar 18,2018, Elapsed time: 0:02:28
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:01:32 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 28500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 39500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:13 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:02:13 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:13 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:02:13 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:02:13 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:02:13 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:02:15 on Mar 18,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:02:15 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 28500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 39500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! gate break
#    Time: 55 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:23 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:04:23 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:23 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:04:23 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:23 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:04:23 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:04:24 on Mar 18,2018, Elapsed time: 0:02:09
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:04:24 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 28500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 40500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:13 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:06:14 on Mar 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:14 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:06:14 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:14 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:06:14 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:06:16 on Mar 18,2018, Elapsed time: 0:01:52
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:06:16 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 29500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 41500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 53 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:09:07 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:09:07 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:07 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:09:07 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:09:09 on Mar 18,2018, Elapsed time: 0:02:53
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:09:09 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 29500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 41500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 53500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:20 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:09:20 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:20 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:09:20 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:20 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:09:20 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:09:21 on Mar 18,2018, Elapsed time: 0:00:12
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:09:21 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 29500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 41500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 53500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:57 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:09:57 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:57 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:09:57 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:57 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:09:57 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:09:58 on Mar 18,2018, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:09:58 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 29500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 41500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 53500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:25 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:10:25 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:25 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:10:25 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:25 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:10:25 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:10:26 on Mar 18,2018, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:10:26 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 29500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 41500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 53 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task1.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:53 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:10:53 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:53 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:10:53 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:53 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:10:53 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task1.do
# End time: 00:10:55 on Mar 18,2018, Elapsed time: 0:00:29
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:10:55 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 17500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 29500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 41 sec  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:20 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:11:20 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:20 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:11:20 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:20 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:11:20 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 00:11:29 on Mar 18,2018, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:11:29 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 32500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 42500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 52500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 60500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 69500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 75500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 97 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 97500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 107 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:35 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:13:35 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:35 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:13:35 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:35 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:13:35 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 00:13:37 on Mar 18,2018, Elapsed time: 0:02:08
# Errors: 5, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:13:37 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 32500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 42500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 52500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 60500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 69500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 75500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 97 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 97500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 107 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:14:03 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:14:03 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:14:03 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 00:14:05 on Mar 18,2018, Elapsed time: 0:00:28
# Errors: 5, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:14:05 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 0 ns  Iteration: 1  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 0 ns  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 6500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 32500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 42500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 52500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 60500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 69500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX gate closed
#    Time: 75500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 97 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO gate opened
#    Time: 97500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 107 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:13 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:19:13 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:13 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:19:13 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:13 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:19:13 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 00:19:14 on Mar 18,2018, Elapsed time: 0:05:09
# Errors: 5, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:19:14 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: CLOSED
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OPENING
#    Time: 28500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENED
#    Time: 28500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 37500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: CLOSED
#    Time: 37500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENING
#    Time: 47500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENED
#    Time: 47500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 57500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: CLOSED
#    Time: 57500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OPENING
#    Time: 65500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENED
#    Time: 65500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 74500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: CLOSED
#    Time: 74500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OPENING
#    Time: 80500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENED
#    Time: 80500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 97 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 102500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: CLOSED
#    Time: 102500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 107 sec  Iteration: 0  Instance: /tb_train_crossing
do compile_task2.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:31 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity train_crossing
# -- Compiling architecture rtl of train_crossing
# End time: 00:26:31 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:31 on Mar 18,2018
# vcom -reportprogress 300 ../vhdl/train_crossing_new_sim.vhd 
# -- Loading package STANDARD
# -- Compiling package gate_FSM_types
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package gate_FSM_types
# -- Compiling entity gate_simulation
# -- Compiling architecture sim of gate_simulation
# End time: 00:26:31 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:31 on Mar 18,2018
# vcom -reportprogress 300 ../tb/tb_train_crossing_task2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package gate_FSM_types
# -- Compiling entity tb_train_crossing
# -- Compiling architecture sim of tb_train_crossing
# End time: 00:26:31 on Mar 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_task2.do
# End time: 00:26:32 on Mar 18,2018, Elapsed time: 0:07:18
# Errors: 5, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_train_crossing 
# Start time: 00:26:32 on Mar 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gate_fsm_types
# Loading work.tb_train_crossing(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.train_crossing(rtl)
# Loading work.gate_simulation(sim)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: CLOSED
#    Time: 0 ns  Iteration: 0  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 17 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OPENING
#    Time: 23500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENED
#    Time: 28500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 32 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 32500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: CLOSED
#    Time: 37500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENING
#    Time: 42500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENED
#    Time: 47500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 52 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 52500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 53 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Error: track blocked - STOP!
#    Time: 54 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSED
#    Time: 57500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENING
#    Time: 60500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked and train crossing under 6 sec! - STOP!
#    Time: 64 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OPENED
#    Time: 65500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 69 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 69500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: CLOSED
#    Time: 74500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: OPENING
#    Time: 75500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 79 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: OPENED
#    Time: 80500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Warning: train crossing under 6 sec! - STOP!
#    Time: 82 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: ______________________________________________________________________________[ABC]-[DEF]-[GHI]-[JKL]-/RAILJET\__________
#    Time: 97 sec  Iteration: 0  Instance: /tb_train_crossing
# ** Note: CLOSING
#    Time: 97500 ms  Iteration: 3  Instance: /tb_train_crossing/i_gate_simulation
# ** Note: CLOSED
#    Time: 102500 ms  Iteration: 4  Instance: /tb_train_crossing/i_gate_simulation
# ** Error: track blocked - STOP!
#    Time: 107 sec  Iteration: 0  Instance: /tb_train_crossing
quit -sim
# End time: 00:35:16 on Mar 18,2018, Elapsed time: 0:08:44
# Errors: 5, Warnings: 2
quit
