

================================================================
== Vivado HLS Report for 'MaxPooBackPropagatio'
================================================================
* Date:           Thu Nov  3 16:10:29 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.251|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  254|  254|  254|  254|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  168|  168|        14|          -|          -|    12|    no    |
        | + Loop 1.1  |   12|   12|         1|          -|          -|    12|    no    |
        |- Loop 2     |   84|   84|        14|          -|          -|     6|    no    |
        | + Loop 2.1  |   12|   12|         2|          -|          -|     6|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.90>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 0, %0 ], [ %col, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.88ns)   --->   "%icmp_ln95 = icmp eq i4 %col_0, -4" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 11 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.86ns)   --->   "%col = add i4 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 12 'add' 'col' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %.preheader1.preheader, label %.preheader2.preheader" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %col_0, i4 0)" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 15 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln97_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %col_0, i2 0)" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 16 'bitconcatenate' 'shl_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i6 %shl_ln97_1 to i9" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 17 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.90ns)   --->   "%sub_ln97 = sub i9 %zext_ln97_1, %zext_ln97_2" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 18 'sub' 'sub_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.75ns)   --->   "br label %.preheader2" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 19 'br' <Predicate = (!icmp_ln95)> <Delay = 0.75>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "br label %.preheader1"   --->   Operation 20 'br' <Predicate = (icmp_ln95)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%low_0 = phi i4 [ %low, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 21 'phi' 'low_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%low_0_cast = zext i4 %low_0 to i9" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 22 'zext' 'low_0_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 23 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.88ns)   --->   "%icmp_ln96 = icmp eq i4 %low_0, -4" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 24 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.86ns)   --->   "%low = add i4 %low_0, 1" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 25 'add' 'low' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.92ns)   --->   "%add_ln97 = add i9 %sub_ln97, %low_0_cast" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 27 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i9 %add_ln97 to i32" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 28 'sext' 'sext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %sext_ln97 to i64" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 29 'zext' 'zext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [144 x float]* %output_matrix, i64 0, i64 %zext_ln97" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 30 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 31 'store' <Predicate = (!icmp_ln96)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader2" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 32 'br' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.88>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 35 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.69ns)   --->   "%icmp_ln99 = icmp eq i3 %i_0, -2" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 36 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.74ns)   --->   "%i = add i3 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %3, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 39 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i6 %shl_ln9 to i7" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 40 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln101_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 41 'bitconcatenate' 'shl_ln101_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i4 %shl_ln101_1 to i7" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 42 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.88ns)   --->   "%sub_ln101 = sub i7 %zext_ln101_1, %zext_ln101_2" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 43 'sub' 'sub_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 44 'br' <Predicate = (!icmp_ln99)> <Delay = 0.75>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:104]   --->   Operation 45 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.24>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j_0_cast = zext i3 %j_0 to i7" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 47 'zext' 'j_0_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 48 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.69ns)   --->   "%icmp_ln100 = icmp eq i3 %j_0, -2" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 49 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.74ns)   --->   "%j = add i3 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 50 'add' 'j' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader1.loopexit, label %2" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.89ns)   --->   "%add_ln101 = add i7 %j_0_cast, %sub_ln101" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 52 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i7 %add_ln101 to i32" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 53 'sext' 'sext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %sext_ln101 to i64" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 54 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%max_poo_locate_2_add = getelementptr [36 x float]* @max_poo_locate_2, i64 0, i64 %zext_ln101" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 55 'getelementptr' 'max_poo_locate_2_add' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (1.35ns)   --->   "%max_poo_locate_2_loa = load float* %max_poo_locate_2_add, align 4" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 56 'load' 'max_poo_locate_2_loa' <Predicate = (!icmp_ln100)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [36 x float]* %input_matrix, i64 0, i64 %zext_ln101" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 57 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 58 'load' 'input_matrix_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 59 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.25>
ST_6 : Operation 60 [1/2] (1.35ns)   --->   "%max_poo_locate_2_loa = load float* %max_poo_locate_2_add, align 4" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 60 'load' 'max_poo_locate_2_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %max_poo_locate_2_loa to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 61 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 62 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 63 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 64 'trunc' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_4, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 65 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 66 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 67 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.90ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 68 'add' 'add_ln339' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 69 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.90ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 70 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 71 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.45ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 72 'select' 'ush' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%sext_ln1311_3 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 73 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%sext_ln1311_5 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 74 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_3 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 75 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 76 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%r_V_4 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 77 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 79 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_4, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 80 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.45ns) (out node of the LUT)   --->   "%p_Val2_23 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_13" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 81 'select' 'p_Val2_23' <Predicate = true> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.20ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 82 'sub' 'result_V_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.52ns)   --->   "%p_Val2_24 = select i1 %p_Result_s, i32 %result_V_4, i32 %p_Val2_23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 83 'select' 'p_Val2_24' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 84 'load' 'input_matrix_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i32 %p_Val2_24 to i64" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 85 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%output_matrix_addr_28 = getelementptr [144 x float]* %output_matrix, i64 0, i64 %sext_ln102" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 86 'getelementptr' 'output_matrix_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.35ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr_28, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 87 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('col') with incoming values : ('col', f_b_4_new_network/forw_back_new_network.c:95) [7]  (0.755 ns)

 <State 2>: 0.907ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', f_b_4_new_network/forw_back_new_network.c:95) [7]  (0 ns)
	'sub' operation ('sub_ln97', f_b_4_new_network/forw_back_new_network.c:97) [17]  (0.907 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'phi' operation ('low') with incoming values : ('low', f_b_4_new_network/forw_back_new_network.c:96) [20]  (0 ns)
	'add' operation ('add_ln97', f_b_4_new_network/forw_back_new_network.c:97) [27]  (0.921 ns)
	'getelementptr' operation ('output_matrix_addr', f_b_4_new_network/forw_back_new_network.c:97) [30]  (0 ns)
	'store' operation ('store_ln97', f_b_4_new_network/forw_back_new_network.c:97) of constant 0 on array 'output_matrix' [31]  (1.35 ns)

 <State 4>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_4_new_network/forw_back_new_network.c:99) [38]  (0 ns)
	'sub' operation ('sub_ln101', f_b_4_new_network/forw_back_new_network.c:101) [48]  (0.887 ns)

 <State 5>: 2.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_4_new_network/forw_back_new_network.c:100) [51]  (0 ns)
	'add' operation ('add_ln101', f_b_4_new_network/forw_back_new_network.c:101) [58]  (0.897 ns)
	'getelementptr' operation ('max_poo_locate_2_add', f_b_4_new_network/forw_back_new_network.c:101) [61]  (0 ns)
	'load' operation ('x', f_b_4_new_network/forw_back_new_network.c:101) on array 'max_poo_locate_2' [62]  (1.35 ns)

 <State 6>: 7.25ns
The critical path consists of the following:
	'load' operation ('x', f_b_4_new_network/forw_back_new_network.c:101) on array 'max_poo_locate_2' [62]  (1.35 ns)
	'sub' operation ('sub_ln1311', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101) [72]  (0.907 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101) [74]  (0.458 ns)
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101) [79]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101) [83]  (1.45 ns)
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101) [84]  (1.2 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101) [85]  (0.525 ns)
	'getelementptr' operation ('output_matrix_addr_28', f_b_4_new_network/forw_back_new_network.c:102) [89]  (0 ns)
	'store' operation ('store_ln102', f_b_4_new_network/forw_back_new_network.c:102) of variable 'input_matrix_load', f_b_4_new_network/forw_back_new_network.c:102 on array 'output_matrix' [90]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
