library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity  is 
	port(a : in std_logic;
		  b : in std_logic;
		  out : out std_logic);
end OR2GATE;

architecture Behavioral of OR2GATE is 
begin

	outPort <= inPort0 or inPort1;
	
end Behavioral;