GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/uart_tx.sv'
Analyzing Verilog file '/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/top.sv'
Compiling module 'top'("/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/top.sv":3)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/top.sv":17)
Compiling module 'uart_tx'("/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/uart_tx.sv":12)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/uart_tx.sv":70)
WARN  (EX3834) : Case condition never applies("/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/src/uart_tx.sv":85)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/impl/gwsynthesis/uart.vg" completed
[100%] Generate report file "/home/juchap/kodzenie/fpga/tang_nano_9k/tangnano9k-playground/uart/impl/gwsynthesis/uart_syn.rpt.html" completed
GowinSynthesis finish
