CONFIGS=-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE" make -C ./ci/../runtime/rtlsim > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-rtlsim
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=rtlsim ./sgemm_tcu 
open device connection
CONFIGS: num_threads=8, num_warps=8, num_cores=4, num_clusters=1, socket_size=4, local_mem_base=0xffff0000, num_barriers=4
input data type: bf16 (id=2)
output data type: fp32 (id=0)
WMMA Core Dimension: M=4, N=2, K=2
WMMA Tile Dimension: M=8, N=8, K=16
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x15000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 170438 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=147323 (60%)
PERF: core0: scheduler stalls=140975 (57%)
PERF: core0: ibuffer stalls=56530 (23%)
PERF: core0: scoreboard stalls=54885 (22%) (alu=63%, lsu=30%, csrs=3%, wctl=0%, fpu=1%, tcu=1%)
PERF: core0: operands stalls=2431 (0%)
PERF: core0: ifetches=11336
PERF: core0: ifetch latency=47 cycles
PERF: core0: loads=17635
PERF: core0: load latency=83 cycles
PERF: core0: stores=7385
PERF: core0: instrs=103499, cycles=243756, IPC=0.424601
PERF: core1: scheduler idle=146849 (60%)
PERF: core1: scheduler stalls=145967 (59%)
PERF: core1: ibuffer stalls=54690 (22%)
PERF: core1: scoreboard stalls=58407 (23%) (alu=63%, lsu=32%, csrs=2%, wctl=0%, fpu=0%, tcu=1%)
PERF: core1: operands stalls=2431 (0%)
PERF: core1: ifetches=11336
PERF: core1: ifetch latency=46 cycles
PERF: core1: loads=17635
PERF: core1: load latency=83 cycles
PERF: core1: stores=7385
PERF: core1: instrs=103499, cycles=243759, IPC=0.424596
PERF: core2: scheduler idle=153081 (62%)
PERF: core2: scheduler stalls=147551 (60%)
PERF: core2: ibuffer stalls=40937 (16%)
PERF: core2: scoreboard stalls=52685 (21%) (alu=58%, lsu=32%, csrs=5%, wctl=0%, fpu=2%, tcu=1%)
PERF: core2: operands stalls=2431 (0%)
PERF: core2: ifetches=11336
PERF: core2: ifetch latency=51 cycles
PERF: core2: loads=17635
PERF: core2: load latency=87 cycles
PERF: core2: stores=7385
PERF: core2: instrs=103499, cycles=243757, IPC=0.424599
PERF: core3: scheduler idle=164017 (67%)
PERF: core3: scheduler stalls=137592 (56%)
PERF: core3: ibuffer stalls=55425 (22%)
PERF: core3: scoreboard stalls=56039 (22%) (alu=66%, lsu=27%, csrs=3%, wctl=0%, fpu=0%, tcu=1%)
PERF: core3: operands stalls=2431 (0%)
PERF: core3: ifetches=11336
PERF: core3: ifetch latency=53 cycles
PERF: core3: loads=17635
PERF: core3: load latency=76 cycles
PERF: core3: stores=7385
PERF: core3: instrs=103499, cycles=243800, IPC=0.424524
PERF: scheduler idle=611270 (62%)
PERF: scheduler stalls=572085 (58%)
PERF: ibuffer stalls=207582 (21%)
PERF: scoreboard stalls=222016 (22%) (alu=63%, lsu=30%, csrs=3%, wctl=0%, fpu=1%, tcu=1%)
PERF: operands stalls=9724 (0%)
PERF: ifetches=45344
PERF: loads=70540
PERF: stores=29540
PERF: ifetch latency=49 cycles
PERF: load latency=82 cycles
PERF: instrs=413996, cycles=243800, IPC=1.698097
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
