[{"DBLP title": "Optimized out-of-order parallel discrete event simulation using predictions.", "DBLP authors": ["Weiwei Chen", "Rainer D\u00f6mer"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.016", "OA papers": [{"PaperId": "https://openalex.org/W4242746511", "PaperTitle": "Optimized Out-of-Order Parallel Discrete Event Simulation Using Predictions", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Weiwei Chen", "Rainer Doemer"]}]}, {"DBLP title": "Parallel programming with SystemC for loosely timed models: a non-intrusive approach.", "DBLP authors": ["Matthieu Moy"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.017", "OA papers": [{"PaperId": "https://openalex.org/W4240473021", "PaperTitle": "Parallel Programming with SystemC for Loosely Timed Models: A Non-Intrusive Approach", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Matthieu Moy"]}]}, {"DBLP title": "Accuracy vs speed tradeoffs in the estimation of fixed-point errors on linear time-invariant systems.", "DBLP authors": ["David Novo", "Sara El Alaoui", "Paolo Ienne"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.018", "OA papers": [{"PaperId": "https://openalex.org/W4249016367", "PaperTitle": "Accuracy vs Speed Tradeoffs in the Estimation of Fixed-Point Errors on Linear Time-Invariant Systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["David Novo", "Sara El Alaoui", "Paolo Ienne"]}]}, {"DBLP title": "Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.019", "OA papers": [{"PaperId": "https://openalex.org/W4255975591", "PaperTitle": "Runtime Verification of Nonlinear Analog Circuits Using Incremental Time-Augmented RRT Algorithm", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"]}]}, {"DBLP title": "An automated parallel simulation flow for heterogeneous embedded systems.", "DBLP authors": ["Seyed-Hosein Attarzadeh-Niaki", "Ingo Sander"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.020", "OA papers": [{"PaperId": "https://openalex.org/W4246882714", "PaperTitle": "An Automated Parallel Simulation Flow for Heterogeneous Embedded Systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Seyed Taghi Akhavan Niaki", "Ingo Sander"]}]}, {"DBLP title": "Mutation analysis with coverage discounting.", "DBLP authors": ["Peter Lisherness", "Nicole Lesperance", "Kwang-Ting (Tim) Cheng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.021", "OA papers": [{"PaperId": "https://openalex.org/W4249966869", "PaperTitle": "Mutation Analysis with Coverage Discounting", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Peter Lisherness", "Nicole Lesperance", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Scalable fault localization for SystemC TLM designs.", "DBLP authors": ["Hoang Minh Le", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.022", "OA papers": [{"PaperId": "https://openalex.org/W4248224916", "PaperTitle": "Scalable Fault Localization for SystemC TLM Designs", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"]}]}, {"DBLP title": "Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors.", "DBLP authors": ["Bharathwaj Raghunathan", "Yatish Turakhia", "Siddharth Garg", "Diana Marculescu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.023", "OA papers": [{"PaperId": "https://openalex.org/W4251535115", "PaperTitle": "Cherry-Picking: Exploiting Process Variations in Dark-Silicon Homogeneous Chip Multi-Processors", "Year": 2013, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {}, "Authors": ["Bharathwaj Raghunathan", "Yatish Turakhia", "Siddharth Garg", "Diana Marculescu"]}]}, {"DBLP title": "Energy optimization with worst-case deadline guarantee for pipelined multiprocessor systems.", "DBLP authors": ["Gang Chen", "Kai Huang", "Christian Buckl", "Alois C. Knoll"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.024", "OA papers": [{"PaperId": "https://openalex.org/W4254081133", "PaperTitle": "Energy Optimization with Worst-Case Deadline Guarantee for Pipelined Multiprocessor Systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fortiss": 1.0}, "Authors": ["Gang Chen", "Kai Huang", "Christian Buckl", "Alois Knoll"]}]}, {"DBLP title": "Self-adaptive hybrid dynamic power management for many-core systems.", "DBLP authors": ["Muhammad Shafique", "Benjamin Vogel", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.025", "OA papers": [{"PaperId": "https://openalex.org/W4243657552", "PaperTitle": "Self-Adaptive Hybrid Dynamic Power Management for Many-Core Systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Muhammad Shafique", "Benjamin Vogel", "Jorg Henkel"]}]}, {"DBLP title": "SmartCap: user experience-oriented power adaptation for smartphone's application processor.", "DBLP authors": ["Xueliang Li", "Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.026", "OA papers": [{"PaperId": "https://openalex.org/W4244222751", "PaperTitle": "SmartCap: User Experience-Oriented Power Adaptation for Smartphones Application Processor", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Xueliang Li", "Yinhe Han", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Runtime power estimation of mobile AMOLED displays.", "DBLP authors": ["Dongwon Kim", "Wonwoo Jung", "Hojung Cha"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.027", "OA papers": [{"PaperId": "https://openalex.org/W4248685932", "PaperTitle": "Runtime Power Estimation of Mobile AMOLED Displays", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Dong-Won Kim", "Wonwoo Jung", "Hojung Cha"]}]}, {"DBLP title": "AVICA: an access-time variation insensitive L1 cache architecture.", "DBLP authors": ["Seokin Hong", "Soontae Kim"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.028", "OA papers": [{"PaperId": "https://openalex.org/W4245493283", "PaperTitle": "AVICA: An Access-time Variation Insensitive L1 Cache Architecture", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Seok-In Hong", "Soontae Kim"]}]}, {"DBLP title": "Dual-addressing memory architecture for two-dimensional memory access patterns.", "DBLP authors": ["Yen-Hao Chen", "Yi-Yu Liu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.029", "OA papers": [{"PaperId": "https://openalex.org/W4230826845", "PaperTitle": "Dual-addressing Memory Architecture for Two-dimensional Memory Access Patterns", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yen-Hao Chen", "Yi-Yu Liu"]}]}, {"DBLP title": "Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.030", "OA papers": [{"PaperId": "https://openalex.org/W4245045245", "PaperTitle": "Adaptive Cache Management for a Combined SRAM and DRAM Cache Hierarchy for Multi-cores", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Fazal Hameed", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Combining RAM technologies for hard-error recovery in L1 data caches working at very-low power modes.", "DBLP authors": ["Vicente Lorente", "Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Ramon Canal", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.031", "OA papers": [{"PaperId": "https://openalex.org/W4239929151", "PaperTitle": "Combining RAM Technologies for Hard-error Recovery in L1 Data Caches Working at Very-low Power Modes", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 6.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Vicente Lorente", "Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Ramon Canal", "Pedro Lopez", "Jos\u00e9 Duato"]}]}, {"DBLP title": "A dual grain hit-miss detector for large die-stacked DRAM caches.", "DBLP authors": ["Michel El-Nacouzi", "Islam Atta", "Myrto Papadopoulou", "Jason Zebchuk", "Natalie D. Enright Jerger", "Andreas Moshovos"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.032", "OA papers": [{"PaperId": "https://openalex.org/W4242355438", "PaperTitle": "A Dual Grain Hit-Miss Detector for Large Die-Stacked DRAM Caches", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Toronto": 6.0}, "Authors": ["Michel El-Nacouzi", "Islam Atta", "Myrto Papadopoulou", "Jason Zebchuk", "Natalie Enright Jerger", "Andreas Moshovos"]}]}, {"DBLP title": "Reducing writes in phase-change memory environments by using efficient cache replacement policies.", "DBLP authors": ["Roberto Rodr\u00edguez-Rodr\u00edguez", "Fernando Castro", "Daniel Chaver", "Luis Pi\u00f1uel", "Francisco Tirado"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.033", "OA papers": [{"PaperId": "https://openalex.org/W4232878597", "PaperTitle": "Reducing Writes in Phase-Change Memory Environments by Using Efficient Cache Replacement Policies", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Roberto Rodriguez", "Fernando A. Castro", "Daniel Chaver", "Luis Pi\u00f1uel", "Francisco Tirado"]}]}, {"DBLP title": "Low complexity QR-decomposition architecture using the logarithmic number system.", "DBLP authors": ["Jochen Rust", "Frank Ludwig", "Steffen Paul"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.034", "OA papers": [{"PaperId": "https://openalex.org/W4242009506", "PaperTitle": "Low Complexity QR-Decomposition Architecture Using the Logarithmic Number System", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Jochen Rust", "Frank Ludwig", "Steffen Paul"]}]}, {"DBLP title": "Perceptual quality preserving SRAM architecture for color motion pictures.", "DBLP authors": ["Wen Yueh", "Minki Cho", "Saibal Mukhopadhyay"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.035", "OA papers": [{"PaperId": "https://openalex.org/W4232787357", "PaperTitle": "Perceptual Quality Preserving SRAM Architecture for Color Motion Pictures", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wen Yueh", "Minki Cho", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Parameterized area-efficient multi-standard turbo decoder.", "DBLP authors": ["Purushotham Murugappa", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.036", "OA papers": [{"PaperId": "https://openalex.org/W4236297705", "PaperTitle": "Parameterized Area-efficient Multi-standard Turbo Decoder", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institut Mines-T\u00e9l\u00e9com": 3.0}, "Authors": ["Purushotham Murugappa", "Amer Baghdadi", "Michel Jezequel"]}]}, {"DBLP title": "An H.264 Quad-FullHD low-latency intra video encoder.", "DBLP authors": ["Muhammad Usman Karim Khan", "Jan Micha Borrmann", "Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.037", "OA papers": [{"PaperId": "https://openalex.org/W4230026013", "PaperTitle": "An H.264 Quad-FullHD Low-Latency Intra Video Encoder", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Muhammad Shahzeb Khan", "Jan Micha Borrmann", "Lars Bauer", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "A 100 GOPS ASP based baseband processor for wireless communication.", "DBLP authors": ["Ziyuan Zhu", "Shan Tang", "Yongtao Su", "Juan Han", "Gang Sun", "Jinglin Shi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.038", "OA papers": [{"PaperId": "https://openalex.org/W4243723980", "PaperTitle": "A 100 GOPS ASP Based Baseband Processor for Wireless Communication", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Zhu Ziyuan", "Tang Shan", "Shui Yongtao", "Han Juan", "Sun Gang", "Shi Jinglin"]}]}, {"DBLP title": "Hardware-software collaborative complexity reduction scheme for the emerging HEVC intra encoder.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Mateus Grellert", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.039", "OA papers": [{"PaperId": "https://openalex.org/W4253802298", "PaperTitle": "Hardware-Software Collaborative Complexity Reduction Scheme for the Emerging HEVC Intra Encoder", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Muhammad Shahzeb Khan", "Muhammad Shafique", "Mateus Grellert", "Jorg Henkel"]}]}, {"DBLP title": "Sensitivity analysis for arbitrary activation patterns in real-time systems.", "DBLP authors": ["Moritz Neukirchner", "Sophie Quinton", "Tobias Michaels", "Philip Axer", "Rolf Ernst"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.041", "OA papers": [{"PaperId": "https://openalex.org/W4253417990", "PaperTitle": "Sensitivity Analysis for Arbitrary Activation Patterns in Real-time Systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 5.0}, "Authors": ["Moritz Neukirchner", "Sophie Quinton", "Tobias Michaels", "Philip Axer", "Rolf Ernst"]}]}, {"DBLP title": "PT-AMC: integrating preemption thresholds into mixed-criticality scheduling.", "DBLP authors": ["Qingling Zhao", "Zonghua Gu", "Haibo Zeng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.042", "OA papers": [{"PaperId": "https://openalex.org/W4237560008", "PaperTitle": "PT-AMC: Integrating Preemption Thresholds into Mixed-Criticality Scheduling", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Qingling Zhao", "Zonghua Gu", "Haibo Zeng"]}]}, {"DBLP title": "An elastic mixed-criticality task model and its scheduling algorithm.", "DBLP authors": ["Hang Su", "Dakai Zhu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.043", "OA papers": [{"PaperId": "https://openalex.org/W4236319286", "PaperTitle": "An Elastic Mixed-Criticality Task Model and Its Scheduling Algorithm", "Year": 2013, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {}, "Authors": ["Hang Su", "Dakai Zhu"]}]}, {"DBLP title": "An open platform for mixed-criticality real-time ethernet.", "DBLP authors": ["Gonzalo Carvajal", "Sebastian Fischmeister"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.044", "OA papers": [{"PaperId": "https://openalex.org/W4229895108", "PaperTitle": "An Open Platform for Mixed-Criticality Real-time Ethernet", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Gonzalo Carvajal", "Sebastian Fischmeister"]}]}, {"DBLP title": "Modular SoC integration with subsystems: the audio subsystem case.", "DBLP authors": ["Pieter van der Wolf", "Ruud Derwig"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.045", "OA papers": [{"PaperId": "https://openalex.org/W4255396348", "PaperTitle": "Modular SoC Integration with Subsystems: The Audio Subsystem Case", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys Eindhoven, The Netherlands": 2.0}, "Authors": ["Pieter van der Wolf", "Ruud Derwig"]}]}, {"DBLP title": "Configurability in IP subystems: baseband examples.", "DBLP authors": ["Pierre-Xavier Thomas", "Grant Martin", "David Heine", "Dennis Moolenaar", "James Kim"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.046", "OA papers": [{"PaperId": "https://openalex.org/W4232605846", "PaperTitle": "Configurability in IP Subsystems: Baseband Examples", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pierre-Xavier Thomas", "Grant Martin", "David R. Heine", "D. Moolenaar", "James Kim"]}]}, {"DBLP title": "Profit maximization through process variation aware high level synthesis with speed binning.", "DBLP authors": ["Mengying Zhao", "Alex Orailoglu", "Chun Jason Xue"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.050", "OA papers": [{"PaperId": "https://openalex.org/W4238055857", "PaperTitle": "Profit Maximization through Process Variation Aware High Level Synthesis with Speed Binning", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Mengying Zhao", "Alex Orailoglu", "Chun Jason Xue"]}]}, {"DBLP title": "Instruction-set extension under process variation and aging effects.", "DBLP authors": ["Yuko Hara-Azumi", "Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.051", "OA papers": [{"PaperId": "https://openalex.org/W4230019620", "PaperTitle": "Instruction-Set Extension under Process Variation and Aging Effects", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yuko Hara-Azumi", "Farshad Firouzi", "Saman Kiamehr", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Multispeculative additive trees in high-level synthesis.", "DBLP authors": ["Alberto A. Del Barrio", "Rom\u00e1n Hermida", "Seda Ogrenci Memik", "Jose Manuel Mendias", "Mar\u00eda C. Molina"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.052", "OA papers": [{"PaperId": "https://openalex.org/W4246724954", "PaperTitle": "Multispeculative Additive Trees in High-Level Synthesis", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Alberto A. Del Barrio", "Roman Hermida", "Gokhan Memik", "Jose M. Mendis", "Mar\u00eda Molina"]}]}, {"DBLP title": "Multi-pumping for resource reduction in FPGA high-level synthesis.", "DBLP authors": ["Andrew Canis", "Jason Helge Anderson", "Stephen Dean Brown"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.053", "OA papers": [{"PaperId": "https://openalex.org/W4233035441", "PaperTitle": "Multi-Pumping for Resource Reduction in FPGA High-Level Synthesis", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Andrew Canis", "Jason H. Anderson", "Stephen J. Brown"]}]}, {"DBLP title": "Resource-constrained high-level datapath optimization in ASIP design.", "DBLP authors": ["Yuankai Chen", "Hai Zhou"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.054", "OA papers": [{"PaperId": "https://openalex.org/W4237543115", "PaperTitle": "Resource-Constrained High-Level Datapath Optimization in ASIP Design", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yuan-Kai Chen", "Hai Zhou"]}]}, {"DBLP title": "Extracting useful computation from error-prone processors for streaming applications.", "DBLP authors": ["Yavuz Yetim", "Margaret Martonosi", "Sharad Malik"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.055", "OA papers": [{"PaperId": "https://openalex.org/W4253611827", "PaperTitle": "Extracting Useful Computation from Error-Prone Processors for Streaming Applications", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Yavuz Yetim", "Margaret Martonosi", "Sharad Malik"]}]}, {"DBLP title": "Orchestrator: a low-cost solution to reduce voltage emergencies for multi-threaded applications.", "DBLP authors": ["Xing Hu", "Guihai Yan", "Yu Hu", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.056", "OA papers": [{"PaperId": "https://openalex.org/W4238585745", "PaperTitle": "Orchestrator: A Low-cost Solution to Reduce Voltage Emergencies for Multi-threaded Applications", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5, "University of Chinese Academy of Sciences": 1.0}, "Authors": ["Xing Hu", "Yinhe Han", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Memory array protection: check on read or check on write?", "DBLP authors": ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Emre \u00d6zer", "Sachin Idgunji"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.057", "OA papers": [{"PaperId": "https://openalex.org/W4242029429", "PaperTitle": "Memory Array Protection: Check on Read or Check on Write?", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Emre Ozer", "Sachin Satish Idgunji"]}]}, {"DBLP title": "FaulTM: error detection and recovery using hardware transactional memory.", "DBLP authors": ["Gulay Yalcin", "Osman S. Unsal", "Adri\u00e1n Cristal"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.058", "OA papers": [{"PaperId": "https://openalex.org/W4232367470", "PaperTitle": "FaulTM: Error Detection and Recovery Using Hardware Transactional Memory", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Gulay Yalcin", "Osman Unsal", "Adrian Cristal"]}]}, {"DBLP title": "Ph\u0153nix: reviving MLC blocks as SLC to extend NAND flash devices lifetime.", "DBLP authors": ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.059", "OA papers": [{"PaperId": "https://openalex.org/W4237981751", "PaperTitle": "Phoenix: Reviving MLC Blocks as SLC to Extend NAND Flash Devices Lifetime", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Xavier F. Jimenez", "David Novo", "Paolo Ienne"]}]}, {"DBLP title": "SCC thermal model identification via advanced bias-compensated least-squares.", "DBLP authors": ["Roberto Diversi", "Andrea Bartolini", "Andrea Tilli", "Francesco Beneventi", "Luca Benini"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.060", "OA papers": [{"PaperId": "https://openalex.org/W4237398101", "PaperTitle": "SCC Thermal Model Identification via Advanced Bias-Compensated Least-Squares", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Roberto Diversi", "Andrea Bartolini", "Andrea Tilli", "Francesco Beneventi", "Luca Benini"]}]}, {"DBLP title": "System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs.", "DBLP authors": ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.061", "OA papers": [{"PaperId": "https://openalex.org/W4233735179", "PaperTitle": "System and Circuit Level Power Modeling of Energy-Efficient 3D-Stacked Wide I/O DRAMs", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Delft University of Technology": 1.0, "University of Kaiserslautern": 2.0, "Polytechnic Institute of Porto": 1.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"]}]}, {"DBLP title": "Design of low energy, high performance synchronous and asynchronous 64-point FFT.", "DBLP authors": ["William Lee", "Vikas S. Vij", "Anthony R. Thatcher", "Kenneth S. Stevens"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.062", "OA papers": [{"PaperId": "https://openalex.org/W4236249998", "PaperTitle": "Design of Low Energy, High Performance Synchronous and Asynchronous 64-Point FFT", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Utah": 3.0, "Intel (United Kingdom)": 1.0}, "Authors": ["William M. Lee", "Vikas S. Vij", "Anthony R. Thatcher", "Kenneth N. Stevens"]}]}, {"DBLP title": "A multi-level Monte Carlo FPGA accelerator for option pricing in the Heston model.", "DBLP authors": ["Christian de Schryver", "Pedro Torruella", "Norbert Wehn"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.063", "OA papers": [{"PaperId": "https://openalex.org/W4239686571", "PaperTitle": "A Multi-Level Monte Carlo FPGA Accelerator for Option Pricing in the Heston Model", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Christian de Schryver", "Pedro Torruella", "Norbert Wehn"]}]}, {"DBLP title": "Non-speculative double-sampling technique to increase energy-efficiency in a high-performance processor.", "DBLP authors": ["Junyoung Park", "Ameya Chaudhari", "Jacob A. Abraham"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.064", "OA papers": [{"PaperId": "https://openalex.org/W4242071803", "PaperTitle": "Non-Speculative Double-Sampling Technique to Increase Energy-Efficiency in a High-Performance Processor", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jun-Young Park", "Ameya Chaudhari", "Jacob A. Abraham"]}]}, {"DBLP title": "User-aware energy efficient streaming strategy for smartphone based video playback applications.", "DBLP authors": ["Hao Shen", "Qinru Qiu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.065", "OA papers": [{"PaperId": "https://openalex.org/W4236411956", "PaperTitle": "User-Aware Energy Efficient Streaming Strategy for Smartphone Based Video Playback Applications", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Hao Shen", "Qinru Qiu"]}]}, {"DBLP title": "Utility-aware deferred load balancing in the cloud driven by dynamic pricing of electricity.", "DBLP authors": ["Muhammad Abdullah Adnan", "Rajesh Gupta"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.066", "OA papers": [{"PaperId": "https://openalex.org/W4233372402", "PaperTitle": "Utility-Aware Deferred Load Balancing in the Cloud Driven by Dynamic Pricing of Electricity", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Muhammad Adnan", "Rajesh Gupta"]}]}, {"DBLP title": "Leakage and temperature aware server control for improving energy efficiency in data centers.", "DBLP authors": ["Marina Zapater", "Jos\u00e9 Luis Ayala", "Jos\u00e9 Manuel Moya", "Kalyan Vaidyanathan", "Kenny C. Gross", "Ayse K. Coskun"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.067", "OA papers": [{"PaperId": "https://openalex.org/W4234851174", "PaperTitle": "Leakage and Temperature Aware Server Control for Improving Energy Efficiency in Data Centers", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Marina Zapater", "Jos\u00e9 L. Ayala", "Jos\u00e9 Manuel Huidobro Moya", "Kalyan Vaidyanathan", "Kenny C. Gross", "Ayse K. Coskun"]}]}, {"DBLP title": "MTTF-balanced pipeline design.", "DBLP authors": ["Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.068", "OA papers": [{"PaperId": "https://openalex.org/W4249583954", "PaperTitle": "MTTF-Balanced Pipeline Design", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Efficient variation-aware statistical dynamic timing analysis for delay test applications.", "DBLP authors": ["Marcus Wagner", "Hans-Joachim Wunderlich"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.069", "OA papers": [{"PaperId": "https://openalex.org/W4253495214", "PaperTitle": "Efficient Variation-Aware Statistical Dynamic Timing Analysis for Delay Test Applications", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Marcus Wagner", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "SlackProbe: a low overhead in situ on-line timing slack monitoring methodology.", "DBLP authors": ["Liangzhen Lai", "Vikas Chandra", "Robert C. Aitken", "Puneet Gupta"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.070", "OA papers": [{"PaperId": "https://openalex.org/W4231450833", "PaperTitle": "SlackProbe: A Low Overhead In Situ On-line Timing Slack Monitoring Methodology", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Los Angeles City College": 1.0, "American Rock Mechanics Association": 1.0}, "Authors": ["Liangzhen Lai", "Vikas Chandra", "Robert Grant Aitken", "Puneet Gupta"]}]}, {"DBLP title": "Capturing post-silicon variation by layout-aware path-delay testing.", "DBLP authors": ["Xiaolin Zhang", "Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.071", "OA papers": [{"PaperId": "https://openalex.org/W4230012313", "PaperTitle": "Capturing Post-Silicon Variation by Layout-aware Path-delay Testing", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Xiaolin Zhang", "Jing Yong Ye", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Adaptive reduction of the frequency search space for multi-vdd digital circuits.", "DBLP authors": ["Chandra K. H. Suresh", "Ender Yilmaz", "Sule Ozev", "Ozgur Sinanoglu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.072", "OA papers": [{"PaperId": "https://openalex.org/W4245551630", "PaperTitle": "Adaptive Reduction of the Frequency Search Space for Multi-Vdd Digital Circuits", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"New York University": 2.0, "Arizona State University": 2.0}, "Authors": ["Chandra Suresh", "Ender Yilmaz", "Sule Ozev", "Ozgur Sinanoglu"]}]}, {"DBLP title": "FIFO cache analysis for WCET estimation: a quantitative approach.", "DBLP authors": ["Nan Guan", "Xinping Yang", "Mingsong Lv", "Wang Yi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.073", "OA papers": [{"PaperId": "https://openalex.org/W4246925995", "PaperTitle": "FIFO Cache Analysis for WCET Estimation: A Quantitative Approach", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Nan Guan", "Xinping Yang", "Mingsong Lv", "Wang Yi"]}]}, {"DBLP title": "Timing analysis of multi-mode applications on AUTOSAR conform multi-core systems.", "DBLP authors": ["Mircea Negrean", "Sebastian Klawitter", "Rolf Ernst"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.074", "OA papers": [{"PaperId": "https://openalex.org/W4238938601", "PaperTitle": "Timing Analysis of Multi-Mode Applications on AUTOSAR Conform Multi-Core Systems", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Mircea Negrean", "Sebastian Klawitter", "Rolf Ernst"]}]}, {"DBLP title": "Bounding SDRAM interference: detailed analysis vs. latency-rate analysis.", "DBLP authors": ["Hardik Shah", "Alois C. Knoll", "Benny Akesson"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.075", "OA papers": [{"PaperId": "https://openalex.org/W4230077564", "PaperTitle": "Bounding SDRAM Interference: Detailed Analysis vs. Latency-Rate Analysis", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Hardik Shah", "Alois Knoll", "Benny Akesson"]}]}, {"DBLP title": "Role of design in multiple patterning: technology development, design enablement and process control.", "DBLP authors": ["Rani S. Ghaida", "Puneet Gupta"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.076", "OA papers": [{"PaperId": "https://openalex.org/W4239710679", "PaperTitle": "Role of Design in Multiple Patterning: Technology Development, Design Enablement and Process Control", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"GlobalFoundries (United Kingdom)": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Rani S. Ghaida", "Puneet Gupta"]}]}, {"DBLP title": "Overcoming post-silicon validation challenges through quick error detection (QED).", "DBLP authors": ["David Lin", "Ted Hong", "Yanjing Li", "Farzan Fallah", "Donald S. Gardner", "Nagib Hakim", "Subhasish Mitra"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.077", "OA papers": [{"PaperId": "https://openalex.org/W4243226372", "PaperTitle": "Overcoming Post-Silicon Validation Challenges through Quick Error Detection (QED)", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["David Lin", "Ted Hong", "Yanjing Li", "Farzan Fallah", "Donald G. Gardner", "Nagib Hakim", "Subhasish Mitra"]}]}, {"DBLP title": "Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS.", "DBLP authors": ["Georges G. E. Gielen", "Elie Maricau"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.078", "OA papers": [{"PaperId": "https://openalex.org/W4237018314", "PaperTitle": "Stochastic Degradation Modeling and Simulation for Analog Integrated Circuits in Nanometer CMOS", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Georges Gielen", "Elie Maricau"]}]}, {"DBLP title": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "DBLP authors": ["Alberto Ghiribaldi", "Davide Bertozzi", "Steven M. Nowick"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.079", "OA papers": [{"PaperId": "https://openalex.org/W4251474723", "PaperTitle": "A Transition-Signaling Bundled Data NoC Switch Architecture for Cost-effective GALS Multicore Systems", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Ferrara": 2.0, "Columbia University": 1.0}, "Authors": ["Alberto Ghiribaldi", "Davide Bertozzi", "Steven M. Nowick"]}]}, {"DBLP title": "SMART: a single-cycle reconfigurable NoC for SoC applications.", "DBLP authors": ["Chia-Hsin Owen Chen", "Sunghyun Park", "Tushar Krishna", "Suvinay Subramanian", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.080", "OA papers": [{"PaperId": "https://openalex.org/W2179513480", "PaperTitle": "SMART: A Single-Cycle Reconfigurable NoC for SoC Applications", "Year": 2013, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Massachusetts Institute of Technology": 6.0}, "Authors": ["Chung-Hwan Chen", "Sung Hyun Park", "Tushar Krishna", "Suvinay Subramanian", "Anantha P. Chandrakasan", "Li-Shiuan Peh"]}]}, {"DBLP title": "Switch folding: network-on-chip routers with time-multiplexed output ports.", "DBLP authors": ["Giorgos Dimitrakopoulos", "N. Georgiadis", "Chrysostomos Nicopoulos", "Emmanouil Kalligeros"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.081", "OA papers": [{"PaperId": "https://openalex.org/W4244661885", "PaperTitle": "Switch Folding: Network-on-Chip Routers with Time-Multiplexed Output Ports", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["George Dimitrakopoulos", "N. S. Georgiadis", "Chrysostomos Nicopoulos", "E. Kalligeros"]}]}, {"DBLP title": "An efficient network on-chip architecture based on isolating local and non-local communications.", "DBLP authors": ["Vahideh Akhlaghi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.082", "OA papers": [{"PaperId": "https://openalex.org/W4235017350", "PaperTitle": "An Efficient Network-on-Chip Architecture Based on Isolating Local and Non-Local Communications", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Vahideh Akhlaghi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "SVR-NoC: a performance analysis tool for network-on-chips using learning-based support vector regression model.", "DBLP authors": ["Zhiliang Qian", "Da-Cheng Juan", "Paul Bogdan", "Chi-Ying Tsui", "Diana Marculescu", "Radu Marculescu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.083", "OA papers": [{"PaperId": "https://openalex.org/W4229831042", "PaperTitle": "SVR-NoC: A Performance Analysis Tool for Network-on-Chips Using Learning-based Support Vector Regression Model", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Zhiliang Qian", "Da-Cheng Juan", "Paul Bogdan", "Chi-Ying Tsui", "Diana Marculescu", "Radu Marculescu"]}]}, {"DBLP title": "MALEC: a multiple access low energy cache.", "DBLP authors": ["Matthias Boettcher", "Giacomo Gabrielli", "Bashir M. Al-Hashimi", "Danny Kershaw"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.085", "OA papers": [{"PaperId": "https://openalex.org/W4213326783", "PaperTitle": "MALEC: A Multiple Access Low Energy Cache", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Matthias Lothar Boettcher", "Giacomo Gabrielli", "Bashir M. Al-Hashimi", "Danny Kershaw"]}]}, {"DBLP title": "TreeFTL: efficient RAM management for high performance of NAND flash-based storage systems.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.086", "OA papers": [{"PaperId": "https://openalex.org/W4254844638", "PaperTitle": "TreeFTL: Efficient RAM Management for High Performance of NAND Flash-based Storage Systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Chundong Wang", "Weng-Fai Wong"]}]}, {"DBLP title": "DA-RAID-5: a disturb aware data protection technique for NAND flash storage systems.", "DBLP authors": ["Jie Guo", "Wujie Wen", "Yaojun Zhang", "Sicheng Li", "Hai Li", "Yiran Chen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.087", "OA papers": [{"PaperId": "https://openalex.org/W4256191563", "PaperTitle": "DA-RAID-5: A Disturb Aware Data Protection Technique for NAND Flash Storage Systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 5.0, "SUNY Polytechnic Institute": 0.5, "New York University": 0.5}, "Authors": ["Jie Guo", "Wujie Wen", "Yaojun Li", "Sicheng Li", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Exploiting subarrays inside a bank to improve phase change memory performance.", "DBLP authors": ["Jianhui Yue", "Yifeng Zhu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.088", "OA papers": [{"PaperId": "https://openalex.org/W4250969878", "PaperTitle": "Exploiting Subarrays inside a Bank to Improve Phase Change Memory Performance", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Jianhui Yue", "Yifeng Zhu"]}]}, {"DBLP title": "Future of GPGPU micro-architectural parameters.", "DBLP authors": ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.089", "OA papers": [{"PaperId": "https://openalex.org/W4247742869", "PaperTitle": "Future of GPGPU Micro-Architectural Parameters", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Eindhoven University of Technology": 3.0}, "Authors": ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal"]}]}, {"DBLP title": "Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms.", "DBLP authors": ["Ahmed Yasir Dogan", "Rub\u00e9n Braojos", "Jeremy Constantin", "Giovanni Ansaloni", "Andreas Burg", "David Atienza"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.090", "OA papers": [{"PaperId": "https://openalex.org/W4232890075", "PaperTitle": "Synchronizing Code Execution on Ultra-Low-Power Embedded Multi-Channel Signal Analysis Platforms", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Ahmed Yasir Dogan", "Ruben Braojos", "Jeremy Constantin", "Giovanni Ansaloni", "Andreas Burg", "David Atienza"]}]}, {"DBLP title": "Using synchronization stalls in power-aware accelerators.", "DBLP authors": ["Ali Jooya", "Amirali Baniasadi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.091", "OA papers": [{"PaperId": "https://openalex.org/W4243004653", "PaperTitle": "Using Synchronization Stalls in Power-aware Accelerators", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ali Jooya", "Amirali Baniasadi"]}]}, {"DBLP title": "Comprehensive analysis of software countermeasures against fault attacks.", "DBLP authors": ["Nikolaus Thei\u00dfing", "Dominik Merli", "Michael Smola", "Frederic Stumpf", "Georg Sigl"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.092", "OA papers": [{"PaperId": "https://openalex.org/W4242612469", "PaperTitle": "Comprehensive Analysis of Software Countermeasures against Fault Attacks", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["N. Theissing", "Dominik Merli", "Michael Smola", "Frederic Stumpf", "Georg Sigl"]}]}, {"DBLP title": "An EDA-friendly protection scheme against side-channel attacks.", "DBLP authors": ["Ali Galip Bayrak", "Nikola Velickovic", "Francesco Regazzoni", "David Novo", "Philip Brisk", "Paolo Ienne"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.093", "OA papers": [{"PaperId": "https://openalex.org/W4231618069", "PaperTitle": "An EDA-Friendly Protection Scheme against Side-Channel Attacks", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Universit\u00e0 della Svizzera italiana": 1.0}, "Authors": ["Ali Galip Bayrak", "Nikola Velickovic", "Francesco Regazzoni", "David Novo", "Philip Brisk", "Paolo Ienne"]}]}, {"DBLP title": "Design and implementation of a group-based RO PUF.", "DBLP authors": ["Chi-En Daniel Yin", "Gang Qu", "Qiang Zhou"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.094", "OA papers": [{"PaperId": "https://openalex.org/W4251055554", "PaperTitle": "Design and Implementation of a Group-based RO PUF", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Chi-En Yin", "Gang Qu", "Qiang Zhou"]}]}, {"DBLP title": "ClockPUF: physical unclonable functions based on clock networks.", "DBLP authors": ["Yida Yao", "MyungBo Kim", "Jianmin Li", "Igor L. Markov", "Farinaz Koushanfar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.095", "OA papers": [{"PaperId": "https://openalex.org/W4241974198", "PaperTitle": "ClockPUF: Physical Unclonable Functions Based on Clock Networks", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Rice University": 1.0}, "Authors": ["Yida Yao", "Myungbo Kim", "Jianmin Li", "Igor L. Markov", "Farinaz Koushanfar"]}]}, {"DBLP title": "Memristor PUFs: a new generation of memory-based physically unclonable functions.", "DBLP authors": ["Patrick Koeberl", "\u00dcnal Ko\u00e7abas", "Ahmad-Reza Sadeghi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.096", "OA papers": [{"PaperId": "https://openalex.org/W4231232484", "PaperTitle": "Memristor PUFs: A New Generation of Memory-based Physically Unclonable Functions", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Fraunhofer Institute for Secure Information Technology": 1.0, "Intel (Germany)": 1.0, "Technical University of Darmstadt": 1.0}, "Authors": ["Patrick Koeberl", "Unal Kocabas", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "Wireless sensor network simulation for security and performance analysis.", "DBLP authors": ["\u00c1lvaro D\u00edaz Su\u00e1rez", "Pablo S\u00e1nchez Espeso", "Juan Sancho", "Juan Rico"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.097", "OA papers": [{"PaperId": "https://openalex.org/W4243356242", "PaperTitle": "Wireless Sensor Network Simulation for Security and Performance Analysis", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Cantabria": 2.0, "Tecnolog\u00edas Servicios Telem\u00e1ticos y Sistemas": 2.0}, "Authors": ["A Mendoza Diaz", "Pablo G. Sanchez", "Jos\u00e9 M. Sancho", "J. Rico"]}]}, {"DBLP title": "Accurate QBF-based test pattern generation in presence of unknown values.", "DBLP authors": ["Stefan Hillebrecht", "Michael A. Kochte", "Dominik Erb", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.098", "OA papers": [{"PaperId": "https://openalex.org/W4237494859", "PaperTitle": "Accurate QBF-based Test Pattern Generation in Presence of Unknown Values", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Freiburg": 5.0}, "Authors": ["Stefan Hillebrecht", "Michael A. Kochte", "Dominik Erb", "Hans-Joachim Wunderlich", "Bernd Becker"]}]}, {"DBLP title": "Test solution for data retention faults in low-power SRAMs.", "DBLP authors": ["Leonardo Bonet Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Nabil Badereddine"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.099", "OA papers": [{"PaperId": "https://openalex.org/W4247460165", "PaperTitle": "Test Solution for Data Retention Faults in Low-Power SRAMs", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Montpellier": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0}, "Authors": ["L. B. Zordan", "Alessio Bosio", "Luigi Dilillo", "Patrick Girard", "A. Todri", "Arnaud Virazel", "N. Badereddine"]}]}, {"DBLP title": "Efficient SAT-based dynamic compaction and relaxation for longest sensitizable paths.", "DBLP authors": ["Matthias Sauer", "Sven Reimer", "Tobias Schubert", "Ilia Polian", "Bernd Becker"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.100", "OA papers": [{"PaperId": "https://openalex.org/W4250293869", "PaperTitle": "Efficient SAT-based Dynamic Compaction and Relaxation for Longest Sensitizable Paths", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Freiburg": 4.0, "University of Passau": 1.0}, "Authors": ["Matthias Sauer", "Sven Reimer", "Tobias Schubert", "Ilia Polian", "Bernd Becker"]}]}, {"DBLP title": "Process-variation-aware Iddq diagnosis for nano-scale CMOS designs - the first step.", "DBLP authors": ["Chia-Ling Chang", "Charles H.-P. Wen", "Jayanta Bhadra"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.101", "OA papers": [{"PaperId": "https://openalex.org/W4247722124", "PaperTitle": "Process-Variation-Aware Iddq Diagnosis for Nano-Scale CMOS Designs - The First Step", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chia-Ling Chang", "Charles H.-P. Wen", "Jayanta Bhadra"]}]}, {"DBLP title": "Experiences with mobile processors for energy efficient HPC.", "DBLP authors": ["Nikola Rajovic", "Alejandro Rico", "James Vipond", "Isaac Gelado", "Nikola Puzovic", "Alex Ram\u00edrez"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.103", "OA papers": [{"PaperId": "https://openalex.org/W4242428173", "PaperTitle": "Experiences with Mobile Processors for Energy Efficient HPC", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Barcelona Supercomputing Center": 5.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Nikola Rajovic", "Alejandro Rico", "James Vipond", "Isaac Gelado", "Nikola Puzovic", "Alex Ramirez"]}]}, {"DBLP title": "Energy-efficient in-memory database computing.", "DBLP authors": ["Wolfgang Lehner"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.105", "OA papers": [{"PaperId": "https://openalex.org/W4206752758", "PaperTitle": "Energy-Efficient In-Memory Database Computing", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Dresden": 1.0}, "Authors": ["Wolfgang Lehner"]}]}, {"DBLP title": "Performance analysis of HPC applications on low-power embedded platforms.", "DBLP authors": ["Luka Stanisic", "Brice Videau", "Johan Cronsioe", "Augustin Degomme", "Vania Marangozova-Martin", "Arnaud Legrand", "Jean-Fran\u00e7ois M\u00e9haut"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.106", "OA papers": [{"PaperId": "https://openalex.org/W4232951111", "PaperTitle": "Performance Analysis of HPC Applications on Low-Power Embedded Platforms", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Grenoble Computer Science Laboratory": 7.0}, "Authors": ["Luka Stanisic", "Brice Videau", "Johan Cronsioe", "Augustin Degomme", "Vania Marangozova-Martin", "Arnaud Legrand", "Jean-Fran\u00e7ois M\u00e9haut"]}]}, {"DBLP title": "A hybrid approach for fast and accurate trace signal selection for post-silicon debug.", "DBLP authors": ["Min Li", "Azadeh Davoodi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.111", "OA papers": [{"PaperId": "https://openalex.org/W4251019760", "PaperTitle": "A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Shelley D. Minteer", "Azadeh Davoodi"]}]}, {"DBLP title": "Machine learning-based anomaly detection for post-silicon bug diagnosis.", "DBLP authors": ["Andrew DeOrio", "Qingkun Li", "Matthew Burgess", "Valeria Bertacco"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.112", "OA papers": [{"PaperId": "https://openalex.org/W4252327938", "PaperTitle": "Machine Learning-based Anomaly Detection for Post-silicon Bug Diagnosis", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Andrew DeOrio", "Qingkun Li", "Matthew Burgess", "Valeria Bertacco"]}]}, {"DBLP title": "Space sensitive cache dumping for post-silicon validation.", "DBLP authors": ["Sandeep Chandran", "Smruti R. Sarangi", "Preeti Ranjan Panda"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.113", "OA papers": [{"PaperId": "https://openalex.org/W4237422629", "PaperTitle": "Space Sensitive Cache Dumping for Post-silicon Validation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Sandeep Chandran", "Smruti R. Sarangi", "Preeti Ranjan Panda"]}]}, {"DBLP title": "Fast and accurate BER estimation methodology for I/O links based on extreme value theory.", "DBLP authors": ["Alessandro Cevrero", "Nestor E. Evmorfopoulos", "Charalampos Antoniadis", "Paolo Ienne", "Yusuf Leblebici", "Andreas Burg", "Georgios I. Stamoulis"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.114", "OA papers": [{"PaperId": "https://openalex.org/W4252365207", "PaperTitle": "Fast and Accurate BER Estimation Methodology for I/O Links Based on Extreme Value Theory", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Alessandro Cevrero", "Nestor Evmorfopoulos", "Charalampos Antoniadis", "Paolo Ienne", "Yusuf Leblebici", "Andreas Burg", "George D. Stamoulis"]}]}, {"DBLP title": "Automated determination of top level control signals.", "DBLP authors": ["Rohit Kumar Jain", "Praveen Tiwari", "Soumen Ghosh"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.115", "OA papers": [{"PaperId": "https://openalex.org/W4241729465", "PaperTitle": "Automated Determination of Top Level Control Signals", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Rohit Jain", "Praveen Chandra Tiwari", "Soumen Ghosh"]}]}, {"DBLP title": "A cache design for probabilistically analysable real-time systems.", "DBLP authors": ["Leonidas Kosmidis", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.116", "OA papers": [{"PaperId": "https://openalex.org/W4240403904", "PaperTitle": "A Cache Design for Probabilistically Analysable Real-time Systems", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Barcelona Supercomputing Center": 4.0}, "Authors": ["Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"]}]}, {"DBLP title": "MARTHA: architecture for control and emulation of power electronics and smart grid systems.", "DBLP authors": ["Michel A. Kinsy", "Ivan Celanovic", "Omer Khan", "Srinivas Devadas"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.117", "OA papers": [{"PaperId": "https://openalex.org/W4249757916", "PaperTitle": "MARTHA: Architecture for Control and Emulation of Power Electronics and Smart Grid Systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Michel A. Kinsy", "Ivan Celanovic", "Omer Khan", "Srinivas Devadas"]}]}, {"DBLP title": "Conservative open-page policy for mixed time-criticality memory controllers.", "DBLP authors": ["Sven Goossens", "Benny Akesson", "Kees Goossens"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.118", "OA papers": [{"PaperId": "https://openalex.org/W4242621628", "PaperTitle": "Conservative Open-Page Policy for Mixed Time-Criticality Memory Controllers", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Sven Goossens", "Benny Akesson", "Kees Goossens"]}]}, {"DBLP title": "An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture.", "DBLP authors": ["Farhat Thabet", "Yves Lhuillier", "Caaliph Andriamisaina", "Jean-Marc Philippe", "Rapha\u00ebl David"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.119", "OA papers": [{"PaperId": "https://openalex.org/W4243762660", "PaperTitle": "An Efficient and Flexible Hardware Support for Accelerating Synchronization Operations on the STHORM Many-Core Architecture", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Farhat Thabet", "Yves Lhuillier", "Caaliph Andriamisaina", "Jean-Marc Philippe", "Raphael David"]}]}, {"DBLP title": "Hot-swapping architecture with back-biased testing for mitigation of permanent faults in functional unit array.", "DBLP authors": ["Zolt\u00e1n Endre R\u00e1kossy", "Masayuki Hiromoto", "Hiroshi Tsutsui", "Takashi Sato", "Yukihiro Nakamura", "Hiroyuki Ochi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.120", "OA papers": [{"PaperId": "https://openalex.org/W4247459444", "PaperTitle": "Hot-Swapping Architecture with Back-biased Testing for Mitigation of Permanent Faults in Functional Unit Array", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyoto University": 4.0, "Panasonic (Japan)": 1.0, "Ritsumeikan University": 1.0}, "Authors": ["Zoltan Endre Rakossy", "Masayuki Hiromoto", "Hiroshi Tsutsui", "Takashi Sato", "Yukihiro Nakamura", "Hiroyuki Ochi"]}]}, {"DBLP title": "Variation-tolerant OpenMP tasking on tightly-coupled processor clusters.", "DBLP authors": ["Abbas Rahimi", "Andrea Marongiu", "Paolo Burgio", "Rajesh K. Gupta", "Luca Benini"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.121", "OA papers": [{"PaperId": "https://openalex.org/W3139362465", "PaperTitle": "Variation-tolerant OpenMP Tasking on Tightly-coupled Processor Clusters", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 2.0, "University of Bologna": 3.0}, "Authors": ["Rahimi Abbas", "Andrea Marongiu", "Paolo Burgio", "Rajesh Gupta", "Luca Benini"]}]}, {"DBLP title": "Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design.", "DBLP authors": ["Zheng Wang", "Kapil Singh", "Chao Chen", "Anupam Chattopadhyay"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.122", "OA papers": [{"PaperId": "https://openalex.org/W4247904356", "PaperTitle": "Accurate and Efficient Reliability Estimation Techniques during ADL-Driven Embedded Processor Design", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Zheng Wang", "Kapil Singh", "Chao Chen", "Anupam Chattopadhyay"]}]}, {"DBLP title": "Handling discontinuous effects in modeling spatial correlation of wafer-level analog/RF tests.", "DBLP authors": ["Ke Huang", "Nathan Kupp", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.123", "OA papers": [{"PaperId": "https://openalex.org/W4254713093", "PaperTitle": "Handling Discontinuous Effects in Modeling Spatial Correlation of Wafer-level Analog/RF Tests", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Dallas": 2.0, "Yale University": 1.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Ke Huang", "Nathan Kupp", "John P. Carulli", "Yiorgos Makris"]}]}, {"DBLP title": "Fault detection, real-time error recovery, and experimental demonstration for digital microfluidic biochips.", "DBLP authors": ["Kai Hu", "Bang-Ning Hsu", "Andrew Madison", "Krishnendu Chakrabarty", "Richard B. Fair"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.124", "OA papers": [{"PaperId": "https://openalex.org/W4238164950", "PaperTitle": "Fault Detection, Real-Time Error Recovery, and Experimental Demonstration for Digital Microfluidic Biochips", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {}, "Authors": ["Kai Hu", "Bang-Ning Hsu", "Andrew C. Madison", "Krishnendu Chakrabarty", "Richard B. Fair"]}]}, {"DBLP title": "Fault analysis and simulation of large scale industrial mixed-signal circuits.", "DBLP authors": ["Ender Yilmaz", "Geoff Shofner", "LeRoy Winemberg", "Sule Ozev"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.125", "OA papers": [{"PaperId": "https://openalex.org/W4231025771", "PaperTitle": "Fault Analysis and Simulation of Large Scale Industrial Mixed-Signal Circuits", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Freescale Corp": 3.0, "Arizona State University": 1.0}, "Authors": ["Ender Yilmaz", "Geoff Shofner", "LeRoy Winemberg", "Sule Ozev"]}]}, {"DBLP title": "Electrical calibration of spring-mass MEMS capacitive accelerometers.", "DBLP authors": ["Lingfei Deng", "Vinay Kundur", "Naveen Sai Jangala Naga", "Muhlis Kenan Ozel", "Ender Yilmaz", "Sule Ozev", "Bertan Bakkaloglu", "Sayfe Kiaei", "Divya Pratab", "Tehmoor Dar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.126", "OA papers": [{"PaperId": "https://openalex.org/W4247124569", "PaperTitle": "Electrical Calibration of Spring-Mass MEMS Capacitive Accelerometers", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 7.0}, "Authors": ["Lingfei Deng", "Vinay Kundur", "Naveen Sai Jangala Naga", "Muhlis Kenan Ozel", "Ender Yilmaz", "Sule Ozev", "Bertan Bakkaloglu", "Sayfe Kiaei", "Divya Pratab", "Tehmoor M. Dar"]}]}, {"DBLP title": "Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA.", "DBLP authors": ["Christophe Alias", "Alain Darte", "Alexandru Plesco"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.127", "OA papers": [{"PaperId": "https://openalex.org/W4229866061", "PaperTitle": "Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Christophe Alias", "Alain Darte", "Alexandru Plesco"]}]}, {"DBLP title": "Sequentially constructive concurrency: a conservative extension of the synchronous model of computation.", "DBLP authors": ["Reinhard von Hanxleden", "Michael Mendler", "Joaqu\u00edn Aguado", "Bj\u00f6rn Duderstadt", "Insa Fuhrmann", "Christian Motika", "Stephen Mercer", "Owen O'Brien"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.128", "OA papers": [{"PaperId": "https://openalex.org/W4246797854", "PaperTitle": "Sequentially Constructive Concurrency - A Conservative Extension of the Synchronous Model of Computation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Reinhard von Hanxleden", "Michael Mendler", "Joaquin Aguado", "Bj\u00f6rn Duderstadt", "Insa Fuhrmann", "Christian Motika", "Stephen E. Mercer", "Owen O'Brien"]}]}, {"DBLP title": "Fast and accurate cache modeling in source-level simulation of embedded software.", "DBLP authors": ["Zhonglei Wang", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.129", "OA papers": [{"PaperId": "https://openalex.org/W4236833104", "PaperTitle": "Fast and Accurate Cache Modeling in Source-Level Simulation of Embedded Software", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Zhonglei Wang", "Jorg Henkel"]}]}, {"DBLP title": "Automatic and efficient heap data management for limited local memory multicore architectures.", "DBLP authors": ["Ke Bai", "Aviral Shrivastava"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.130", "OA papers": [{"PaperId": "https://openalex.org/W4234489014", "PaperTitle": "Automatic and Efficient Heap Data Management for Limited Local Memory Multicore Architectures", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Ke Bai", "Aviral Shrivastava"]}]}, {"DBLP title": "Software enabled wear-leveling for hybrid PCM main memory on embedded systems.", "DBLP authors": ["Jingtong Hu", "Qingfeng Zhuge", "Chun Jason Xue", "Wei-Che Tseng", "Edwin Hsing-Mean Sha"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.131", "OA papers": [{"PaperId": "https://openalex.org/W4232011172", "PaperTitle": "Software Enabled Wear-Leveling for Hybrid PCM Main Memory on Embedded Systems", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"The University of Texas at Dallas": 2.0, "Chongqing University": 2.0, "City University of Hong Kong": 1.0}, "Authors": ["Jingtong Hu", "Qingfeng Zhuge", "Chun Jason Xue", "Wei-Che Tseng", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Probabilistic timing analysis on conventional cache designs.", "DBLP authors": ["Leonidas Kosmidis", "Charlie Curtsinger", "Eduardo Qui\u00f1ones", "Jaume Abella", "Emery D. Berger", "Francisco J. Cazorla"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.132", "OA papers": [{"PaperId": "https://openalex.org/W4242631161", "PaperTitle": "Probabilistic Timing Analysis on Conventional Cache Designs", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Leonidas Kosmidis", "Charlie Curtsinger", "Eduardo Quinones", "Jaume Abella", "Emery D. Berger", "Francisco J. Cazorla"]}]}, {"DBLP title": "Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs.", "DBLP authors": ["Edith Beign\u00e9", "Alexandre Valentian", "Bastien Giraud", "Olivier Thomas", "Thomas Benoist", "Yvain Thonnart", "Serge Bernard", "Guillaume Moritz", "Olivier Billoint", "Y. Maneglia", "Philippe Flatresse", "Jean-Philippe Noel", "Fady Abouzeid", "Bertrand Pelloux-Prayer", "Anuj Grover", "Sylvain Clerc", "Philippe Roche", "Julien Le Coz", "Sylvain Engels", "Robin Wilson"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.135", "OA papers": [{"PaperId": "https://openalex.org/W4231547753", "PaperTitle": "Ultra-Wide Voltage Range Designs in Fully-Depleted Silicon-On-Insulator FETs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Edith Beigne", "Alexandre Valentian", "Bastien Giraud", "Olivier P. Thomas", "T. Benoist", "Yvain Thonnart", "Serge Bernard", "G. Moritz", "O. Billoint", "Y. Maneglia", "Philippe Flatresse", "Joseph P. Noel", "Fady Abouzeid", "Bertrand Pelloux-Prayer", "A. K. Grover", "S\u00e9bastien Clerc", "Patrick F. Roche", "J\u00e9r\u00f4me Le Coz", "Siegfried Engels", "R. J. Wilson"]}]}, {"DBLP title": "Carbon nanotube circuits: opportunities and challenges.", "DBLP authors": ["Hai Wei", "Max M. Shulaker", "Gage Hills", "Hong-Yu Chen", "Chi-Shuen Lee", "Luckshitha Liyanage", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.136", "OA papers": [{"PaperId": "https://openalex.org/W4246620291", "PaperTitle": "Carbon Nanotube Circuits: Opportunities and Challenges", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hai Wei", "Max M. Shulaker", "Gage Hills", "Hongyu Chen", "Chi-Shuen Lee", "Luckshitha Suriyasena Liyanage", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"]}]}, {"DBLP title": "Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Shashikanth Bobba", "Michele De Marchi", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.137", "OA papers": [{"PaperId": "https://openalex.org/W4240435109", "PaperTitle": "Vertically-Stacked Double-Gate Nanowire FETs with Controllable Polarity: From Devices to Regular ASICs", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 7.0}, "Authors": ["Pierre-Emmanuel Gaillardon", "Luca Amaru", "Shashikanth Bobba", "Michele De Marchi", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"]}]}, {"DBLP title": "On-the-fly verification of memory consistency with concurrent relaxed scoreboards.", "DBLP authors": ["Leandro S. Freitas", "Eberle A. Rambo", "Luiz C. V. dos Santos"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.138", "OA papers": [{"PaperId": "https://openalex.org/W4235687642", "PaperTitle": "On-the-fly Verification of Memory Consistency with Concurrent Relaxed Scoreboards", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Leandro Freitas", "Eberle A. Rambo", "Luiz Eduardo dos Santos"]}]}, {"DBLP title": "Fast cache simulation for host-compiled simulation of embedded software.", "DBLP authors": ["Kun Lu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.139", "OA papers": [{"PaperId": "https://openalex.org/W4249269411", "PaperTitle": "Fast Cache Simulation for Host-Compiled Simulation of Embedded Software", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Kun Ping Lu", "Daniel Muller-Gritschneder", "Ulf Schlichtmann"]}]}, {"DBLP title": "A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations.", "DBLP authors": ["Fan-Wei Yu", "Bo-Han Zeng", "Yu-Hung Huang", "Hsin-I Wu", "Che-Rung Lee", "Ren-Song Tsay"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.140", "OA papers": [{"PaperId": "https://openalex.org/W4239452477", "PaperTitle": "A Critical-Section-Level Timing Synchronization Approach for Deterministic Multi-Core Instruction-Set Simulations", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 6.0}, "Authors": ["Fan-Wei Yu", "Bohan Zeng", "Yu-Hung Huang", "Hsin-I Wu", "Che-Rung Lee", "Ren-Song Tsay"]}]}, {"DBLP title": "Multi-level phase analysis for sampling simulation.", "DBLP authors": ["Jiaxin Li", "Weihua Zhang", "Haibo Chen", "Binyu Zang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.141", "OA papers": [{"PaperId": "https://openalex.org/W4255198930", "PaperTitle": "Multi-level Phase Analysis for Sampling Simulation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jiaxin Li", "Weihua Zhang", "Haibo Chen", "Binyu Zang"]}]}, {"DBLP title": "Hypervised transient SPICE simulations of large netlists & workloads on multi-processor systems.", "DBLP authors": ["Grigorios Lyras", "Dimitrios Rodopoulos", "Antonis Papanikolaou", "Dimitrios Soudris"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.142", "OA papers": [{"PaperId": "https://openalex.org/W4252968430", "PaperTitle": "Hypervised Transient SPICE Simulations of Large Netlists & Workloads on Multi-Processor Systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Grigorios Lyras", "Dimitrios Rodopoulos", "Antonis Papanikolaou", "Dimitrios Soudris"]}]}, {"DBLP title": "A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization.", "DBLP authors": ["Sotirios Xydis", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.143", "OA papers": [{"PaperId": "https://openalex.org/W4246385064", "PaperTitle": "A Meta-Model Assisted Coprocessor Synthesis Framework for Compiler/Architecture Parameters Customization", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Sotirios Xydis", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"]}]}, {"DBLP title": "Energy-efficient memory hierarchy for motion and disparity estimation in multiview video coding.", "DBLP authors": ["Felipe Sampaio", "Bruno Zatt", "Muhammad Shafique", "Luciano Volcan Agostini", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.144", "OA papers": [{"PaperId": "https://openalex.org/W4249740839", "PaperTitle": "Energy-Efficient Memory Hierarchy for Motion and Disparity Estimation in Multiview Video Coding", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Karlsruhe Institute of Technology": 2.0, "Universidade Federal de Pelotas": 1.0}, "Authors": ["Felipe Sampaio", "Bruno Zatt", "Muhammad Shafique", "Luciano Agostini", "Sergio Bampi", "Jorg Henkel"]}]}, {"DBLP title": "Improving simulation speed and accuracy for many-core embedded platforms with ensemble models.", "DBLP authors": ["Edoardo Paone", "Nazanin Vahabi", "Vittorio Zaccaria", "Cristina Silvano", "Diego Melpignano", "Germain Haugou", "Thierry Lepley"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.145", "OA papers": [{"PaperId": "https://openalex.org/W4235262332", "PaperTitle": "Improving Simulation Speed and Accuracy for Many-Core Embedded Platforms with Ensemble Models", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Emilia Paone", "N. Vahabi", "Vittorio Zaccaria", "Cristina Silvano", "Diego Melpignano", "Gregory Haugou", "T. Lepley"]}]}, {"DBLP title": "Statically-scheduled application-specific processor design: a case-study on MMSE MIMO equalization.", "DBLP authors": ["Mostafa Rizk", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel", "Yasser Mohana", "Youssef Atat"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.146", "OA papers": [{"PaperId": "https://openalex.org/W4243378486", "PaperTitle": "Statically-scheduled Application-specific Processor Design: A Case-study on MMSE MIMO Equalization", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mostafa Rizk", "Amer Baghdadi", "Michel Jezequel", "Yasser Mohana", "Youssef Atat"]}]}, {"DBLP title": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "DBLP authors": ["Gustavo Gir\u00e3o", "Thiago Santini", "Fl\u00e1vio Rech Wagner"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.147", "OA papers": [{"PaperId": "https://openalex.org/W4232635225", "PaperTitle": "Exploring Resource Mapping Policies for Dynamic Clustering on NoC-based MPSoCs", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Gustavo Giro", "Thiago Santini", "Fl\u00e1vio Rech Wagner"]}]}, {"DBLP title": "Characterizing the performance benefits of fused CPU/GPU systems using FusionSim.", "DBLP authors": ["Vitaly Zakharenko", "Tor M. Aamodt", "Andreas Moshovos"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.148", "OA papers": [{"PaperId": "https://openalex.org/W4256709717", "PaperTitle": "Characterizing the Performance Benefits of Fused CPU/GPU Systems Using FusionSim", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Toronto": 1.0, "University of British Columbia": 2.0}, "Authors": ["Vitaly Zakharenko", "Tor M. Aamodt", "Andreas Moshovos"]}]}, {"DBLP title": "Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.149", "OA papers": [{"PaperId": "https://openalex.org/W4243767447", "PaperTitle": "Reliability-Driven Task Mapping for Lifetime Extension of Networks-on-Chip Based Multiprocessor Systems", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"]}]}, {"DBLP title": "A work-stealing scheduling framework supporting fault tolerance.", "DBLP authors": ["Yizhuo Wang", "Weixing Ji", "Feng Shi", "Qi Zuo"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.150", "OA papers": [{"PaperId": "https://openalex.org/W4256198075", "PaperTitle": "A Work-Stealing Scheduling Framework Supporting Fault Tolerance", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Beijing Institute of Technology": 4.0}, "Authors": ["Yizhuo Wang", "Weixing Ji", "Feng Shi", "Qi Zuo"]}]}, {"DBLP title": "A cost-effective selective TMR for heterogeneous coarse-grained reconfigurable architectures based on DFG-level vulnerability analysis.", "DBLP authors": ["Takashi Imagawa", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.151", "OA papers": [{"PaperId": "https://openalex.org/W4237640126", "PaperTitle": "A Cost-Effective Selective TMR for Heterogeneous Coarse-Grained Reconfigurable Architectures Based on DFG-Level Vulnerability Analysis", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kyoto University": 4.0}, "Authors": ["Takashi Imagawa", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"]}]}, {"DBLP title": "CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors.", "DBLP authors": ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Swarnalatha Radhakrishnan", "Roshan G. Ragel", "Jude Angelo Ambrose", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.152", "OA papers": [{"PaperId": "https://openalex.org/W4237596473", "PaperTitle": "CSER: HW/SW Configurable Soft-Error Resiliency for Application Specific Instruction-Set Processors", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Swarnalatha Radhakrishnan", "Roshan Ragel", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"]}]}, {"DBLP title": "Reliability analysis for integrated circuit amplifiers used in neural measurement systems.", "DBLP authors": ["Nico Hellwege", "Nils Heidmann", "Dagmar Peters-Drolshagen", "Steffen Paul"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.153", "OA papers": [{"PaperId": "https://openalex.org/W4235197316", "PaperTitle": "Reliability Analysis for Integrated Circuit Amplifiers Used in Neural Measurement Systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Nico Hellwege", "Nils Heidmann", "Dagmar Peters-Drolshagen", "Steffen Paul"]}]}, {"DBLP title": "On-line testing of permanent radiation effects in reconfigurable systems.", "DBLP authors": ["Luca Cassano", "Dario Cozzi", "Sebastian Korf", "Jens Hagemeyer", "Mario Porrmann", "Luca Sterpone"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.154", "OA papers": [{"PaperId": "https://openalex.org/W4255763336", "PaperTitle": "On-Line Testing of Permanent Radiation Effects in Reconfigurable Systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Luca Cassano", "Dario Cozzi", "Sebastian Korf", "Jens Hagemeyer", "Mario Porrmann", "Luca Sterpone"]}]}, {"DBLP title": "An approach for redundancy in FlexRay networks using FPGA partial reconfiguration.", "DBLP authors": ["Shanker Shreejith", "Kizheppatt Vipin", "Suhaib A. Fahmy", "Martin Lukasiewycz"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.155", "OA papers": [{"PaperId": "https://openalex.org/W4255076249", "PaperTitle": "An Approach for Redundancy in FlexRay Networks Using FPGA Partial Reconfiguration", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Shanker Shreejith", "Kizheppatt Vipin", "Suhaib A. Fahmy", "Martin Lukasiewycz"]}]}, {"DBLP title": "Energy-efficient multicore chip design through cross-layer approach.", "DBLP authors": ["Paul Wettin", "Jacob Murray", "Partha Pratim Pande", "Behrooz A. Shirazi", "Amlan Ganguly"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.156", "OA papers": [{"PaperId": "https://openalex.org/W4251054073", "PaperTitle": "Energy-Efficient Multicore Chip Design through Cross-Layer Approach", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Washington State University": 4.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Paul Wettin", "Jacob Murray", "Partha Pratim Pande", "Behrooz Shirazi", "Amlan Ganguly"]}]}, {"DBLP title": "Breaking the energy barrier in fault-tolerant caches for multicore systems.", "DBLP authors": ["Paul Ampadu", "Meilin Zhang", "Vladimir Stojanovic"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.157", "OA papers": [{"PaperId": "https://openalex.org/W4250256394", "PaperTitle": "Breaking the Energy Barrier in Fault-Tolerant Caches for Multicore Systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rochester": 2.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Paul Ampadu", "Meilin Zhang", "Vladimir Stojanovic"]}]}, {"DBLP title": "Testing for SoCs with advanced static and dynamic power-management capabilities.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.158", "OA papers": [{"PaperId": "https://openalex.org/W4236555467", "PaperTitle": "Testing for SoCs with Advanced Static and Dynamic Power-Management Capabilities", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 2.0}, "Authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Towards adaptive test of multi-core RF SoCs.", "DBLP authors": ["Rajesh Mittal", "Lakshmanan Balasubramanian", "Y. B. Chethan Kumar", "V. R. Devanathan", "Mudasir Kawoosa", "Rubin A. Parekhji"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.159", "OA papers": [{"PaperId": "https://openalex.org/W4205302594", "PaperTitle": "Towards Adaptive Test of Multi-core RF SoCs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (India)": 6.0}, "Authors": ["Rajesh Mittal", "Lakshmanan Balasubramanian", "Chethan Kumar Y.B.", "V. R. Devanathan", "Mudasir Shafat Kawoosa", "Rubin A. Parekhji"]}]}, {"DBLP title": "A satisfiability approach to speed assignment for distributed real-time systems.", "DBLP authors": ["Pratyush Kumar", "Devesh B. Chokshi", "Lothar Thiele"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.160", "OA papers": [{"PaperId": "https://openalex.org/W4233112551", "PaperTitle": "A Satisfiability Approach to Speed Assignment for Distributed Real-Time Systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Pratyush Kumar", "Devesh B. Chokshi", "Lothar Thiele"]}]}, {"DBLP title": "Data mining MPSoC simulation traces to identify concurrent memory access patterns.", "DBLP authors": ["Sofiane Lagraa", "Alexandre Termier", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.161", "OA papers": [{"PaperId": "https://openalex.org/W4251167656", "PaperTitle": "Data Mining MPSoC Simulation Traces to Identify Concurrent Memory Access Patterns", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TIMA": 2.0, "Institute of Mining": 1.0}, "Authors": ["Sofiane Lagraa", "Alexandre Termier", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Model-based energy optimization of automotive control systems.", "DBLP authors": ["Joost-Pieter Katoen", "Thomas Noll", "Hao Wu", "Thomas Santen", "Dirk Seifert"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.162", "OA papers": [{"PaperId": "https://openalex.org/W4239529807", "PaperTitle": "Model-Based Energy Optimization of Automotive Control Systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 3.0, "Microsoft (Germany)": 2.0}, "Authors": ["Joost-Pieter Katoen", "Thomas Noll", "Hao Wu", "Thomas Santen", "Dirk Seifert"]}]}, {"DBLP title": "Formal analysis of sporadic bursts in real-time systems.", "DBLP authors": ["Sophie Quinton", "Mircea Negrean", "Rolf Ernst"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.163", "OA papers": [{"PaperId": "https://openalex.org/W4242093150", "PaperTitle": "Formal Analysis of Sporadic Bursts in Real-Time Systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Sophie Quinton", "Mircea Negrean", "Rolf Ernst"]}]}, {"DBLP title": "Development of low power many-core SoC for multimedia applications.", "DBLP authors": ["Takashi Miyamori", "Hui Xu", "Takeshi Kodaka", "Hiroyuki Usui", "Toru Sano", "Jun Tanabe"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.164", "OA papers": [{"PaperId": "https://openalex.org/W4242642553", "PaperTitle": "Development of Low Power Many-Core SoC for Multimedia Applications", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Takashi Miyamori", "Hui Xu", "Takeshi Kodaka", "Hiroyuki Usui", "Toru Sano", "Jun Tanabe"]}]}, {"DBLP title": "3D integration for power-efficient computing.", "DBLP authors": ["Denis Dutoit", "Eric Guthmuller", "Ivan Miro Panades"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.166", "OA papers": [{"PaperId": "https://openalex.org/W4254609597", "PaperTitle": "3D Integration for Power-Efficient Computing", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["D. Dutoit", "Eric Guthmuller", "Ivan Miro-Panades"]}]}, {"DBLP title": "Verifying safety and liveness for the FlexTM hybrid transactional memory.", "DBLP authors": ["Parosh Aziz Abdulla", "Sandhya Dwarkadas", "Ahmed Rezine", "Arrvindh Shriraman", "Yunyun Zhu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.167", "OA papers": [{"PaperId": "https://openalex.org/W4250245788", "PaperTitle": "Verifying Safety and Liveness for the FlexTM Hybrid Transactional Memory", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Parosh Aziz Abdulla", "Sandhya Dwarkadas", "Ahmed Rezine", "Arrvindh Shriraman", "Yunyun Zhu"]}]}, {"DBLP title": "QF BV model checking with property directed reachability.", "DBLP authors": ["Tobias Welp", "Andreas Kuehlmann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.168", "OA papers": [{"PaperId": "https://openalex.org/W4214510317", "PaperTitle": "QF_BV Model Checking with Property Directed Reachability", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Tobias Welp", "Andreas Kuehlmann"]}]}, {"DBLP title": "A semi-canonical form for sequential AIGs.", "DBLP authors": ["Alan Mishchenko", "Niklas E\u00e9n", "Robert K. Brayton", "Michael L. Case", "Pankaj Chauhan", "Nikhil Sharma"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.169", "OA papers": [{"PaperId": "https://openalex.org/W4243335574", "PaperTitle": "A Semi-Canonical Form for Sequential AIGs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Alan Mishchenko", "Niklas Een", "Robert K. Brayton", "Michael Case", "Pankaj Chauhan", "Nikhil Sharma"]}]}, {"DBLP title": "Fast cone-of-influence computation and estimation in problems with multiple properties.", "DBLP authors": ["Carmelo Loiacono", "Marco Palena", "Paolo Pasini", "Denis Patti", "Stefano Quer", "S. Ricossa", "Danilo Vendraminetto", "J. Baumgartner"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.170", "OA papers": [{"PaperId": "https://openalex.org/W4252185756", "PaperTitle": "Fast Cone-Of-Influence Computation and Estimation in Problems with Multiple Properties", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Carmelo Loiacono", "Marco Palena", "Paolo Pasini", "Davide Patti", "Stefano Quer", "Sergio Ricossa", "Danilo Vendraminetto", "J. D. Baumgartner"]}]}, {"DBLP title": "Using cubes of non-state variables with property directed reachability.", "DBLP authors": ["John D. Backes", "Marc D. Riedel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.171", "OA papers": [{"PaperId": "https://openalex.org/W4236111772", "PaperTitle": "Using Cubes of Non-state Variables with Property Directed Reachability", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["John Backes", "Marc D. Riedel"]}]}, {"DBLP title": "Bridging the gap between dual propagation and CNF-based QBF solving.", "DBLP authors": ["Alexandra Goultiaeva", "Martina Seidl", "Armin Biere"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.172", "OA papers": [{"PaperId": "https://openalex.org/W4232532984", "PaperTitle": "Bridging the Gap between Dual Propagation and CNF-based QBF Solving", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Alexandra Goultiaeva", "Martina Seidl", "Armin Biere"]}]}, {"DBLP title": "Dynamic configuration prefetching based on piecewise linear prediction.", "DBLP authors": ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.173", "OA papers": [{"PaperId": "https://openalex.org/W4249931065", "PaperTitle": "Dynamic Configuration Prefetching Based on Piecewise Linear Prediction", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Adrian Lifa", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "An automatic tool flow for the combined implementation of multi-mode circuits.", "DBLP authors": ["Brahim Al Farisi", "Karel Bruneel", "Jo\u00e3o M. P. Cardoso", "Dirk Stroobandt"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.174", "OA papers": [{"PaperId": "https://openalex.org/W4232559376", "PaperTitle": "An Automatic Tool Flow for the Combined Implementation of Multi-mode Circuits", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 4.0}, "Authors": ["Brahim Al Farisi", "Karel Bruneel", "Jo\u00e3o Lu\u00eds Cardoso", "Dirk Stroobandt"]}]}, {"DBLP title": "Support for dynamic issue width in VLIW processors using generic binaries.", "DBLP authors": ["Anthony Brandon", "Stephan Wong"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.175", "OA papers": [{"PaperId": "https://openalex.org/W4237432001", "PaperTitle": "Support for Dynamic Issue Width in VLIW Processors Using Generic Binaries", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Anthony Brandon", "Stephan Wong"]}]}, {"DBLP title": "The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks.", "DBLP authors": ["Byron Navas", "Ingo Sander", "Johnny \u00d6berg"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.176", "OA papers": [{"PaperId": "https://openalex.org/W4240468478", "PaperTitle": "The RecoBlock SoC Platform: A Flexible Array of Reusable Run-Time-Reconfigurable IP-Blocks", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Byron Navas", "Ingo Sander", "Johnny \u00d6berg"]}]}, {"DBLP title": "DANCE: distributed application-aware node configuration engine in shared reconfigurable sensor networks.", "DBLP authors": ["Chih-Ming Hsieh", "Zhonglei Wang", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.177", "OA papers": [{"PaperId": "https://openalex.org/W4254485006", "PaperTitle": "DANCE: Distributed Application-aware Node Configuration Engine in Shared Reconfigurable Sensor Networks", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Chih-Ming Hsieh", "Zhonglei Wang", "Jorg Henkel"]}]}, {"DBLP title": "Hybrid interconnect design for heterogeneous hardware accelerators.", "DBLP authors": ["Cuong Pham-Quoc", "Jan Heisswolf", "Stephan Werner", "Zaid Al-Ars", "J\u00fcrgen Becker", "Koen Bertels"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.178", "OA papers": [{"PaperId": "https://openalex.org/W4244778295", "PaperTitle": "Hybrid Interconnect Design for Heterogeneous Hardware Accelerators", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Cuong Pham-Quoc", "Jan Heisswolf", "Stephan Werner", "Zaid Al-Ars", "J\u00fcrgen C. Becker", "Koen Bertels"]}]}, {"DBLP title": "OAP: an obstruction-aware cache management policy for STT-RAM last-level caches.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.179", "OA papers": [{"PaperId": "https://openalex.org/W4245080405", "PaperTitle": "OAP: An Obstruction-Aware Cache Management Policy for STT-RAM Last-Level Caches", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Pennsylvania State University": 1.0, "Qualcomm (United States)": 1.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"]}]}, {"DBLP title": "STT-RAM designs supporting dual-port accesses.", "DBLP authors": ["Xiuyuan Bi", "Mohamed Anis Weldon", "Hai Li"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.180", "OA papers": [{"PaperId": "https://openalex.org/W4246347327", "PaperTitle": "STT-RAM Designs Supporting Dual-Port Accesses", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Xiuyuan Bi", "Mohamed Anis Weldon", "Hai Li"]}]}, {"DBLP title": "Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer.", "DBLP authors": ["Jie Guo", "Jun Yang", "Youtao Zhang", "Yiran Chen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.181", "OA papers": [{"PaperId": "https://openalex.org/W4254522599", "PaperTitle": "Low Cost Power Failure Protection for MLC NAND Flash Storage Systems with PRAM/DRAM Hybrid Buffer", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Jie Guo", "Jun Yang", "Youtao Zhang", "Yi Chen"]}]}, {"DBLP title": "SPaC: a segment-based parallel compression for backup acceleration in nonvolatile processors.", "DBLP authors": ["Xiao Sheng", "Yiqun Wang", "Yongpan Liu", "Huazhong Yang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.182", "OA papers": [{"PaperId": "https://openalex.org/W4248413383", "PaperTitle": "SPaC: A Segment-based Parallel Compression for Backup Acceleration in Nonvolatile Processors", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Xiao Sheng", "Yiqun Wang", "Yongpan Liu", "Huazhong Yang"]}]}, {"DBLP title": "The design of sustainable wireless sensor network node using solar energy and phase change memory.", "DBLP authors": ["Ping Zhou", "Youtao Zhang", "Jun Yang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.183", "OA papers": [{"PaperId": "https://openalex.org/W4239171212", "PaperTitle": "The Design of Sustainable Wireless Sensor Network Node Using Solar Energy and Phase Change Memory", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ping Zhou", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Optical look up table.", "DBLP authors": ["Zhen Li", "S\u00e9bastien Le Beux", "Christelle Monat", "Xavier Letartre", "Ian O'Connor"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.184", "OA papers": [{"PaperId": "https://openalex.org/W4211044782", "PaperTitle": "Optical Look Up Table", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institut des Nanotechnologies de Lyon": 2.5, "\u00c9cole Centrale de Lyon": 2.5}, "Authors": ["Zhen Li", "S\u00e9bastien Le Beux", "Christelle Monat", "Xavier Letartre", "Ian O'Connor"]}]}, {"DBLP title": "A verilog-a model for reconfigurable logic gates based on graphene pn-junctions.", "DBLP authors": ["Sandeep Miryala", "Mehrdad Montazeri", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.185", "OA papers": [{"PaperId": "https://openalex.org/W4255175069", "PaperTitle": "A Verilog-A Model for Reconfigurable Logic Gates Based on Graphene pn-Junctions", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sandeep Miryrala", "M. Montazeri", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Optimal control of a grid-connected hybrid electrical energy storage system for homes.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Sangyoung Park", "Naehyuck Chang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.186", "OA papers": [{"PaperId": "https://openalex.org/W4234150688", "PaperTitle": "Optimal Control of a Grid-Connected Hybrid Electrical Energy Storage System for Homes", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Southern California": 3.0, "Seoul National University": 2.0}, "Authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Sang Young Park", "Naehyuck Chang"]}]}, {"DBLP title": "Radar signature in multiple target tracking system for driver assistant application.", "DBLP authors": ["Haisheng Liu", "Sma\u00efl Niar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.187", "OA papers": [{"PaperId": "https://openalex.org/W4235029148", "PaperTitle": "Radar Signature in Multiple Target Tracking System for Driver Assistant Application", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nantong University": 1.0, "Laboratory of Industrial and Human Automation Control, Mechanical Engineering and Computer Science": 1.0}, "Authors": ["Haisheng Liu", "Smail Niar"]}]}, {"DBLP title": "Development of a fully implantable recording system for ECoG signals.", "DBLP authors": ["Jonas Pistor", "Janpeter Hoeffmann", "David Rotermund", "Elena Tolstosheeva", "Tim Schellenberg", "Dmitriy Boll", "V\u00edctor Gordillo-Gonz\u00e1lez", "Sunita Mandon", "Dagmar Peters-Drolshagen", "Andreas K. Kreiter", "Martin Schneider", "Walter Lang", "Klaus Pawelzik", "Steffen Paul"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.188", "OA papers": [{"PaperId": "https://openalex.org/W4244448046", "PaperTitle": "Development of a Fully Implantable Recording System for ECoG Signals", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bremen": 12.5, "Brain (Germany)": 1.5}, "Authors": ["Jonas Pistor", "Janpeter Hoeffmann", "David Rotermund", "Elena Tolstosheeva", "Tim Schellenberg", "Dmitriy Boll", "Victor Gordillo-Gonzales", "Sunita Mandon", "Dagmar Peters-Drolshagen", "Andreas K. Kreiter", "Martin Schneider", "Walter Lang", "Klaus Pawelzik", "Steffen Paul"]}]}, {"DBLP title": "A methodology for embedded classification of heartbeats using random projections.", "DBLP authors": ["Rub\u00e9n Braojos", "Giovanni Ansaloni", "David Atienza"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.189", "OA papers": [{"PaperId": "https://openalex.org/W4233320709", "PaperTitle": "A Methodology for Embedded Classification of Heartbeats Using Random Projections", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Ruben Braojos", "Giovanni Ansaloni", "David Atienza"]}]}, {"DBLP title": "A survey of multi-source energy harvesting systems.", "DBLP authors": ["Alex S. Weddell", "Michele Magno", "Geoff V. Merrett", "Davide Brunelli", "Bashir M. Al-Hashimi", "Luca Benini"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.190", "OA papers": [{"PaperId": "https://openalex.org/W4214663216", "PaperTitle": "A Survy of Multi-Source Energy Harvesting Systems", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {}, "Authors": ["Alex S. Weddell", "Michele Magno", "Geoff V. Merrett", "Davide Brunelli", "Bashir M. Al-Hashimi", "Luca Benini"]}]}, {"DBLP title": "Capital cost-aware design and partial shading-aware architecture optimization of a reconfigurable photovoltaic system.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Jaemin Kim", "Naehyuck Chang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.191", "OA papers": [{"PaperId": "https://openalex.org/W4237685289", "PaperTitle": "Capital Cost-Aware Design and Partial Shading-Aware Architecture Optimization of a Reconfigurable Photovoltaic System", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Jae-Min Kim", "Naehyuck Chang"]}]}, {"DBLP title": "An ultra-low power hardware accelerator architecture for wearable computers using dynamic time warping.", "DBLP authors": ["Reza Lotfian", "Roozbeh Jafari"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.192", "OA papers": [{"PaperId": "https://openalex.org/W4251660631", "PaperTitle": "An Ultra-Low Power Hardware Accelerator Architecture for Wearable Computers Using Dynamic Time Warping", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Reza Lotfian", "Roozbeh Jafari"]}]}, {"DBLP title": "Efficient cache architectures for reliable hybrid voltage operation using EDC codes.", "DBLP authors": ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.193", "OA papers": [{"PaperId": "https://openalex.org/W4256255270", "PaperTitle": "Efficient Cache Architectures for Reliable Hybrid Voltage Operation Using EDC Codes", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Bojan Maric", "Jaume Abella", "Mateo Valero"]}]}, {"DBLP title": "Efficient software-based fault tolerance approach on multicore platforms.", "DBLP authors": ["Hamid Mushtaq", "Zaid Al-Ars", "Koen Bertels"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.194", "OA papers": [{"PaperId": "https://openalex.org/W4230744308", "PaperTitle": "Efficient Software-Based Fault Tolerance Approach on Multicore Platforms", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Hamid Mushtaq", "Zaid Al-Ars", "Koen Bertels"]}]}, {"DBLP title": "Using explicit output comparisons for fault tolerant scheduling (FTS) on modern high-performance processors.", "DBLP authors": ["Yue Gao", "Sandeep K. Gupta", "Melvin A. Breuer"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.195", "OA papers": [{"PaperId": "https://openalex.org/W4231890321", "PaperTitle": "Using Explicit Output Comparisons for Fault Tolerant Scheduling (FTS) on Modern High-Performance Processors", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Yue Gao", "Sandeep K. S. Gupta", "Melvin A. Breuer"]}]}, {"DBLP title": "Low cost permanent fault detection using ultra-reduced instruction set co-processors.", "DBLP authors": ["Sundaram Ananthanarayanan", "Siddharth Garg", "Hiren D. Patel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.196", "OA papers": [{"PaperId": "https://openalex.org/W4236271538", "PaperTitle": "Low Cost Permanent Fault Detection Using Ultra-Reduced Instruction Set Co-Processors \\", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Stanford University": 1.0, "University of Waterloo": 2.0}, "Authors": ["Sundaram Ananthanarayan", "Siddharth Garg", "Hiren D. Patel"]}]}, {"DBLP title": "Improving fault tolerance utilizing hardware-software-co-synthesis.", "DBLP authors": ["Heinz Riener", "Stefan Frehse", "G\u00f6rschwin Fey"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.197", "OA papers": [{"PaperId": "https://openalex.org/W4252405767", "PaperTitle": "Improving Fault Tolerance Utilizing Hardware-Software-Co-Synthesis", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Heinz Riener", "Stefan Frehse", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "A dynamic self-adaptive correction method for error resilient application.", "DBLP authors": ["Luming Yan", "Huaguo Liang", "Zhengfeng Huang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.198", "OA papers": [{"PaperId": "https://openalex.org/W4247231260", "PaperTitle": "A Dynamic Self-Adaptive Correction Method for Error Resilient Application", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Luming Yan", "Huaguo Liang", "Zhengfeng Huang"]}]}, {"DBLP title": "UTBB FD-SOI: a process/design symbiosis for breakthrough energy-efficiency.", "DBLP authors": ["Philippe Magarshack", "Philippe Flatresse", "Giorgio Cesana"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.200", "OA papers": [{"PaperId": "https://openalex.org/W4256485690", "PaperTitle": "UTBB FD-SOI: A Process/Design Symbiosis for Breakthrough Energy-efficiency", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"STMicroelectronics (France)": 3.0}, "Authors": ["Philippe Magarshack", "Philippe Flatresse", "Giorgio Cesana"]}]}, {"DBLP title": "Wireless interconnect for board and chip level.", "DBLP authors": ["Gerhard P. Fettweis", "Najeeb ul Hassan", "Lukas Landau", "Erik Fischer"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.201", "OA papers": [{"PaperId": "https://openalex.org/W4240185669", "PaperTitle": "Wireless Interconnect for Board and Chip Level", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"TU Dresden": 2.0, "Vodafone (Germany)": 2.0}, "Authors": ["Gerhard Fettweis", "Najeeb ul Hassan", "Lukas T. N. Landau", "E. Fischer"]}]}, {"DBLP title": "Future memory and interconnect technologies.", "DBLP authors": ["Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.202", "OA papers": [{"PaperId": "https://openalex.org/W4235557873", "PaperTitle": "Future Memory and Interconnect Technologies", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Yuan Xie"]}]}, {"DBLP title": "Optimized scheduling of multi-IMA partitions with exclusive region for synchronized real-time multi-core systems.", "DBLP authors": ["Jung-Eun Kim", "Man-Ki Yoon", "Sungjin Im", "Richard M. Bradford", "Lui Sha"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.203", "OA papers": [{"PaperId": "https://openalex.org/W4234611172", "PaperTitle": "Optimized Scheduling of Multi-IMA Partitions with Exclusive Region for Synchronized Real-Time Multi-Core Systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Duke University": 1.0, "Rockwell Automation (United States)": 1.0}, "Authors": ["Jung Hyun Kim", "Man-Ki Yoon", "Sungjin Im", "Richard Bradford", "Lui Sha"]}]}, {"DBLP title": "Quality-aware media scheduling on MPSoC platforms.", "DBLP authors": ["Deepak Gangadharan", "Samarjit Chakraborty", "Roger Zimmermann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.204", "OA papers": [{"PaperId": "https://openalex.org/W4247827928", "PaperTitle": "Quality-Aware Media Scheduling on MPSoC Platforms", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Deepak Gangadharan", "Samarjit Chakraborty", "Roger Zimmermann"]}]}, {"DBLP title": "Priority assignment for event-triggered systems using mathematical programming.", "DBLP authors": ["Martin Lukasiewycz", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.205", "OA papers": [{"PaperId": "https://openalex.org/W4255034670", "PaperTitle": "Priority Assignment for Event-triggered Systems Using Mathematical Programming", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Martin Lukasiewycz", "Sebastian Steinhorst", "Samarjit Chakraborty"]}]}, {"DBLP title": "Efficient and scalable OpenMP-based system-level design.", "DBLP authors": ["Alessandro Cilardo", "Luca Gallo", "Antonino Mazzeo", "Nicola Mazzocca"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.206", "OA papers": [{"PaperId": "https://openalex.org/W4235262323", "PaperTitle": "Efficient and Scalable OpenMP-based System-level Design", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Alessandro Cilardo", "Luca Gallo", "Antonino Mazzeo", "Nicola Mazzocca"]}]}, {"DBLP title": "Utilizing voltage-frequency islands in C-to-RTL synthesis for streaming applications.", "DBLP authors": ["Xinyu He", "Shuangchen Li", "Yongpan Liu", "Xiaobo Sharon Hu", "Huazhong Yang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.207", "OA papers": [{"PaperId": "https://openalex.org/W4233444367", "PaperTitle": "Utilizing Voltage-Frequency Islands in C-to-RTL Synthesis for Streaming Applications", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 4.0, "University of Notre Dame": 1.0}, "Authors": ["Xinyu He", "Shuangchen Li", "Yongpan Liu", "Xiaobo Sharon Hu", "Huazhong Yang"]}]}, {"DBLP title": "Minimization of P-circuits using Boolean relations.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Gabriella Trucco", "Tiziano Villa"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.208", "OA papers": [{"PaperId": "https://openalex.org/W4211064314", "PaperTitle": "Minimization of P-Circuits Using Boolean Relations", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pisa": 1.0, "University of Milan": 2.0, "University of Verona": 1.0}, "Authors": ["Anna Bernasconi", "Anna Bernasconi", "Gabriella Trucco", "Tiziano Villa"]}]}, {"DBLP title": "Intuitive ECO synthesis for high performance circuits.", "DBLP authors": ["Haoxing Ren", "Ruchir Puri", "Lakshmi N. Reddy", "Smita Krishnaswamy", "Cindy Washburn", "Joel Earl", "Joachim Keinert"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.209", "OA papers": [{"PaperId": "https://openalex.org/W4212966386", "PaperTitle": "Intuitive ECO Synthesis for High Performance Circuits", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM T. J. Watson Research Center, NY, USA": 2.0, "IBM (United States)": 2.0, "Columbia University": 1.0, "IBM System and Technology Group, Rochester, MN, USA": 1.0, "IBM (Germany)": 1.0}, "Authors": ["Haoxing Ren", "Ruchir Puri", "Lakshmi Reddy", "Smita Krishnaswamy", "Cindy Washburn", "Joel Earl", "Joachim Keinert"]}]}, {"DBLP title": "Retiming for Soft Error Minimization Under Error-Latching Window Constraints.", "DBLP authors": ["Yinghai Lu", "Hai Zhou"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.210", "OA papers": [{"PaperId": "https://openalex.org/W4239701151", "PaperTitle": "Retiming for Soft Error Minimization under Error-Latching Window Constraints", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Yinghai Lu", "Hai Zhou"]}]}, {"DBLP title": "Biconditional BDD: a novel canonical BDD for logic synthesis targeting XOR-rich circuits.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.211", "OA papers": [{"PaperId": "https://openalex.org/W4251019779", "PaperTitle": "Biconditional BDD: A Novel Canonical BDD for Logic Synthesis Targeting XOR-rich Circuits", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Luca Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"]}]}, {"DBLP title": "Optimizing BDDs for time-series dataset manipulation.", "DBLP authors": ["Stergios Stergiou", "Jawahar Jain"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.212", "OA papers": [{"PaperId": "https://openalex.org/W4256192154", "PaperTitle": "Optimizing BDDs for Time-Series Dataset Manipulation", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fujitsu (United States)": 2.0}, "Authors": ["Stergios Stergiou", "Jawahar Jain"]}]}, {"DBLP title": "Incorporating the impacts of workload-dependent runtime variations into timing analysis.", "DBLP authors": ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.213", "OA papers": [{"PaperId": "https://openalex.org/W4234952510", "PaperTitle": "Incorporating the Impacts of Workload-Dependent Runtime Variations into Timing Analysis", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Farshad Firouzi", "Saman Kiamehr", "Mehdi B. Tahoori", "Sani R. Nassif"]}]}, {"DBLP title": "Exploring topologies for source-synchronous ring-based network-on-chip.", "DBLP authors": ["Ayan Mandal", "Sunil P. Khatri", "Rabi N. Mahapatra"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.214", "OA papers": [{"PaperId": "https://openalex.org/W4234581062", "PaperTitle": "Exploring Topologies for a Source-synchronous Ring-based Network-on-Chip", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University, TX": 3.0}, "Authors": ["Ayan Mandal", "Sunil P. Khatri", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "DBLP authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.215", "OA papers": [{"PaperId": "https://openalex.org/W4240838696", "PaperTitle": "Proactive Aging Management in Heterogeneous NoCs through a Criticality-driven Routing Approach", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "DBLP authors": ["Davide Zoni", "William Fornaciari"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.216", "OA papers": [{"PaperId": "https://openalex.org/W4252279324", "PaperTitle": "Sensor-wise Methodology to Face NBTI Stress of NoC Buffers", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Davide Zoni", "William Fornaciari"]}]}, {"DBLP title": "An area-efficient network interface for a TDM-based network-on-chip.", "DBLP authors": ["Jens Spars\u00f8", "Evangelia Kasapaki", "Martin Schoeberl"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.217", "OA papers": [{"PaperId": "https://openalex.org/W4252462448", "PaperTitle": "An Area-efficient Network Interface for a TDM-based Network-on-Chip", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Jens Spars\u00f8", "Evangelia Kasapaki", "Martin Schoeberl"]}]}, {"DBLP title": "CARS: congestion-aware request scheduler for network interfaces in NoC-based manycore systems.", "DBLP authors": ["Masoud Daneshtalab", "Masoumeh Ebrahimi", "Juha Plosila", "Hannu Tenhunen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.218", "OA papers": [{"PaperId": "https://openalex.org/W4255289471", "PaperTitle": "CARS: Congestion-Aware Request Scheduler for Network Interfaces in NoC-based Manycore Systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Masoud Daneshtalab", "Masoumeh Ebrahimi", "Juha Plosila", "Hannu Tenhunen"]}]}, {"DBLP title": "Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.225", "OA papers": [{"PaperId": "https://openalex.org/W4243369421", "PaperTitle": "Non-Invasive Pre-Bond TSV Test Using Ring Oscillators and Multiple Voltage Levels", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "LFSR seed computation and reduction using SMT-based fault-chaining.", "DBLP authors": ["Dhrumeel Bakshi", "Michael S. Hsiao"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.226", "OA papers": [{"PaperId": "https://openalex.org/W4234040450", "PaperTitle": "LFSR Seed Computation and Reduction Using SMT-Based Fault-Chaining", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Dhrumeel Bakshi", "Michael Hsiao"]}]}, {"DBLP title": "Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection.", "DBLP authors": ["S\u00e9bastien Sarrazin", "Samuel Evain", "Lirida Alves de Barros Naviner", "Yannick Bonhomme", "Valentin Gherman"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.227", "OA papers": [{"PaperId": "https://openalex.org/W4239026903", "PaperTitle": "Scan Design with Shadow Flip-flops for Low Performance Overhead and Concurrent Delay Fault Detection", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEA LIST": 4.0, "T\u00e9l\u00e9com Paris": 1.0}, "Authors": ["Sebastien Sarrazin", "Samuel Evain", "Lirida Alves de Barros Naviner", "Yannick Bonhomme", "Valentin Gherman"]}]}, {"DBLP title": "On candidate fault sets for fault diagnosis and dominance graphs of equivalence classes.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.228", "OA papers": [{"PaperId": "https://openalex.org/W4250104413", "PaperTitle": "On Candidate Fault Sets for Fault Diagnosis and Dominance Graphs of Equivalence Classes", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A fast and Effective DFT for test and diagnosis of power switches in SoCs.", "DBLP authors": ["Xiaoyu Huang", "Jimson Mathew", "Rishad A. Shafik", "Subhasis Bhattacharjee", "Dhiraj K. Pradhan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.229", "OA papers": [{"PaperId": "https://openalex.org/W4230197237", "PaperTitle": "A Fast and Efficient DFT for Test and Diagnosis of Power Switches in SoCs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bristol": 5.0}, "Authors": ["Xiaoyu Huang", "Jimson Mathew", "Rishad Shafik", "Subhasis Bhattacharjee", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "Control-quality driven design of cyber-physical systems with robustness guarantees.", "DBLP authors": ["Amir Aminifar", "Petru Eles", "Zebo Peng", "Anton Cervin"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.230", "OA papers": [{"PaperId": "https://openalex.org/W3138401086", "PaperTitle": "Control-Quality Driven Design of Cyber-Physical Systems with Robustness Guarantees", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Link\u00f6ping University": 3.0, "Lund University": 1.0}, "Authors": ["Amir Aminifar", "Petru Eles", "Zebo Peng", "Anton Cervin"]}]}, {"DBLP title": "Compositional analysis of switched ethernet topologies.", "DBLP authors": ["Reinhard Schneider", "Licong Zhang", "Dip Goswami", "Alejandro Masrur", "Samarjit Chakraborty"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.231", "OA papers": [{"PaperId": "https://openalex.org/W4238698293", "PaperTitle": "Compositional Analysis of Switched Ethernet Topologies", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Reinhard Schneider", "Licong Zhang", "Dip Goswami", "Alejandro Masrur", "Samarjit Chakraborty"]}]}, {"DBLP title": "Supervisor synthesis for controller upgrades.", "DBLP authors": ["Johannes Kloos", "Rupak Majumdar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.232", "OA papers": [{"PaperId": "https://openalex.org/W4252065961", "PaperTitle": "Supervisor Synthesis for Controller Upgrades", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Johannes Kloos", "Rupak Majumdar"]}]}, {"DBLP title": "Event density analysis for event triggered control systems.", "DBLP authors": ["Tobias Bund", "Benjamin Menhorn", "Frank Slomka"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.233", "OA papers": [{"PaperId": "https://openalex.org/W4239254152", "PaperTitle": "Event Density Analysis for Event Triggered Control Systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Tobias Bund", "Benjamin Menhorn", "Frank Slomka"]}]}, {"DBLP title": "Model predictive control over delay-based differentiated services control networks.", "DBLP authors": ["Riccardo Muradore", "Davide Quaglia", "Paolo Fiorini"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.234", "OA papers": [{"PaperId": "https://openalex.org/W4242986095", "PaperTitle": "Model Predictive Control over Delay-Based Differentiated Services Control Networks", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Riccardo Muradore", "Davide Quaglia", "Paolo Fiorini"]}]}, {"DBLP title": "Multirate controller design for resource- and schedule-constrained automotive ECUs.", "DBLP authors": ["Dip Goswami", "Alejandro Masrur", "Reinhard Schneider", "Chun Jason Xue", "Samarjit Chakraborty"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.235", "OA papers": [{"PaperId": "https://openalex.org/W4230150314", "PaperTitle": "Multirate Controller Design for Resource- and Schedule-Constrained Automotive ECUs", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institute for Real-Time Computer Systems, TU Munich, Germany": 4.0, "City University of Hong Kong": 1.0}, "Authors": ["Dip Goswami", "Alejandro Masrur", "Reinhard Schneider", "Chun Jason Xue", "Samarjit Chakraborty"]}]}, {"DBLP title": "Design of an ultra-low power device for aircraft structural health monitoring.", "DBLP authors": ["Alessandro Perelli", "Carlo Caione", "Luca De Marchi", "Davide Brunelli", "Alessandro Marzani", "Luca Benini"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.236", "OA papers": [{"PaperId": "https://openalex.org/W4247154775", "PaperTitle": "Design of an Ultra-low Power Device for Aircraft Structural Health Monitoring", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Alessandro Perelli", "Carlo Caione", "Luca De Marchi", "Davide Brunelli", "Alessandro Marzani", "Luca Benini"]}]}, {"DBLP title": "Qualification and testing process to implement anti-counterfeiting technologies into IC packages.", "DBLP authors": ["Nathalie Kae-Nune", "Stephanie Pesseguier"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.237", "OA papers": [{"PaperId": "https://openalex.org/W4234806119", "PaperTitle": "Qualification and Testing Process to Implement Anti-Counterfeiting Technologies into IC Packages", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"STMicroelectronics (Czechia)": 2.0}, "Authors": ["Nathalie Kae-Nune", "Stephanie Pesseguier"]}]}, {"DBLP title": "Anti-counterfeiting with hardware intrinsic security.", "DBLP authors": ["Vincent van der Leest", "Pim Tuyls"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.238", "OA papers": [{"PaperId": "https://openalex.org/W4250627272", "PaperTitle": "Anti-Counterfeiting with Hardware Intrinsic Security", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intrinsic LifeSciences (United States)": 2.0}, "Authors": ["Vincent van der Leest", "Pim Tuyls"]}]}, {"DBLP title": "Sustainable energy policies: research challenges and opportunities.", "DBLP authors": ["Michela Milano"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.239", "OA papers": [{"PaperId": "https://openalex.org/W4237825934", "PaperTitle": "Sustainable Energy Policies: Research Challenges and Opportunities", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Michela Milano"]}]}, {"DBLP title": "Self-aware cyber-physical systems and applications in smart buildings and cities.", "DBLP authors": ["Levent G\u00fcrgen", "Ozan Necati G\u00fcnalp", "Yazid Benazzouz", "Mathieu Gallissot"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.240", "OA papers": [{"PaperId": "https://openalex.org/W4250644647", "PaperTitle": "Self-aware Cyber-physical Systems and Applications in Smart Buildings and Cities", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {}, "Authors": ["Levent Gurgen", "Ozan Gunalp", "Yazid Benazzouz", "Mathieu Galissot"]}]}, {"DBLP title": "Perpetual and low-cost power meter for monitoring residential and industrial appliances.", "DBLP authors": ["Danilo Porcarelli", "Domenico Balsamo", "Davide Brunelli", "Giacomo Paci"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.241", "OA papers": [{"PaperId": "https://openalex.org/W4250501818", "PaperTitle": "Perpetual and Low-cost Power Meter for Monitoring Residential and Industrial Appliances", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}, "Authors": ["Danilo Porcarelli", "Domenico Balsamo", "Davide Brunelli", "Giacomo Paci"]}]}, {"DBLP title": "Analytical timing estimation for temporally decoupled TLMs considering resource conflicts.", "DBLP authors": ["Kun Lu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.242", "OA papers": [{"PaperId": "https://openalex.org/W4246509397", "PaperTitle": "Analytical Timing Estimation for Temporally Decoupled TLMs Considering Resource Conflicts", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Kun Ping Lu", "Daniel Muller-Gritschneder", "Ulf Schlichtmann"]}]}, {"DBLP title": "Towards performance analysis of SDFGs mapped to shared-bus architectures using model-checking.", "DBLP authors": ["Maher Fakih", "Kim Gr\u00fcttner", "Martin Fr\u00e4nzle", "Achim Rettberg"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.243", "OA papers": [{"PaperId": "https://openalex.org/W4247710556", "PaperTitle": "Towards Performance Analysis of SDFGs Mapped to Shared-Bus Architectures Using Model-Checking", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 2.0, "Allensbach University": 2.0}, "Authors": ["Maher Fakih", "Kim Gr\u00fcttner", "Martin Fr\u00e4nzle", "Achim Rettberg"]}]}, {"DBLP title": "Toward polychronous analysis and validation for timed software architectures in AADL.", "DBLP authors": ["Yue Ma", "Huafeng Yu", "Thierry Gautier", "Paul Le Guernic", "Jean-Pierre Talpin", "Lo\u00efc Besnard", "Maurice Heitz"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.244", "OA papers": [{"PaperId": "https://openalex.org/W4241981647", "PaperTitle": "Toward Polychronous Analysis and Validation for Timed Software Architectures in AADL", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Inria Rennes - Bretagne Atlantique Research Centre": 2.5, "French Institute for Research in Computer Science and Automation": 2.5, "University of Rennes": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "CS Communication & Syst\u00e8mes (France)": 1.0}, "Authors": ["Yue Ma", "Huafeng Yu", "Thierry Gautier", "Paul Le Guernic", "Jean-Pierre Talpin", "Lo\u00efc Besnard", "Maurice Heitz"]}]}, {"DBLP title": "Tuning dynamic data flow analysis to support design understanding.", "DBLP authors": ["Jan Malburg", "Alexander Finder", "G\u00f6rschwin Fey"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.245", "OA papers": [{"PaperId": "https://openalex.org/W4240784602", "PaperTitle": "Tuning Dynamic Data Flow Analysis to Support Design Understanding", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Jan Malburg", "Alexander Finder", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "Fast and accurate TLM simulations using temporal decoupling for FIFO-based communications.", "DBLP authors": ["Claude Helmstetter", "J\u00e9r\u00f4me Cornet", "Bruno Galil\u00e9e", "Matthieu Moy", "Pascal Vivet"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.246", "OA papers": [{"PaperId": "https://openalex.org/W4247444206", "PaperTitle": "Fast and Accurate TLM Simulations Using Temporal Decoupling for FIFO-based Communications", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEA LETI": 2.0, "STMicroelectronics (France)": 2.0, "Verimag": 0.5, "Grenoble Institute of Technology": 0.5}, "Authors": ["C. Helmstetter", "J\u00e9r\u00f4me Cornet", "Bruno Galilee", "Matthieu Moy", "Pascal Vivet"]}]}, {"DBLP title": "Determining relevant model elements for the verification of UML/OCL specifications.", "DBLP authors": ["Julia Seiter", "Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.247", "OA papers": [{"PaperId": "https://openalex.org/W4243423174", "PaperTitle": "Determining Relevant Model Elements for the Verification of UML/OCL Specifications", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Julia Seiter", "Robert Wille", "Mathias Soeken", "Rolf Drechsler"]}]}, {"DBLP title": "Towards a generic verification methodology for system models.", "DBLP authors": ["Robert Wille", "Martin Gogolla", "Mathias Soeken", "Mirco Kuhlmann", "Rolf Drechsler"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.248", "OA papers": [{"PaperId": "https://openalex.org/W4253657478", "PaperTitle": "Towards a Generic Verification Methodology for System Models", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Bremen": 5.0}, "Authors": ["Robert Wille", "Martin Gogolla", "Mathias Soeken", "Mirco Kuhlmann", "Rolf Drechsler"]}]}, {"DBLP title": "A sub-\u03bca power management circuit in 0.18\u03bcm CMOS for energy harvesters.", "DBLP authors": ["Biswajit Mishra", "Cyril Botteron", "Gabriele Tasselli", "Christian Robert", "Pierre-Andr\u00e9 Farine"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.249", "OA papers": [{"PaperId": "https://openalex.org/W4233274765", "PaperTitle": "A Sub-\u00b5A Power Management Circuit in 0.18\u00b5m CMOS for Energy Harvesters", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Biswajit Mishra", "Cyril Botteron", "G. Tasselli", "Christian P. Robert", "Pierre-Andr\u00e9 Farine"]}]}, {"DBLP title": "Saliency aware display power management.", "DBLP authors": ["Yang Xiao", "Kevin M. Irick", "Vijaykrishnan Narayanan", "Donghwa Shin", "Naehyuck Chang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.250", "OA papers": [{"PaperId": "https://openalex.org/W4230564795", "PaperTitle": "Saliency Aware Display Power Management", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Park University": 3.0, "Seoul National University": 2.0}, "Authors": ["Yang Xiao", "Kevin M. Irick", "Vijay Narayanan", "Dongwha Shin", "Naehyuck Chang"]}]}, {"DBLP title": "Active-mode leakage reduction with data-retained power gating.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Bongil Park"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.251", "OA papers": [{"PaperId": "https://openalex.org/W4239594101", "PaperTitle": "Active-Mode Leakage Reduction with Data-Retained Power Gating", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Bong-Il Park"]}]}, {"DBLP title": "A power-driven thermal sensor placement algorithm for dynamic thermal management.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Sahana Swarup", "Xuexin Liu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.252", "OA papers": [{"PaperId": "https://openalex.org/W4232551801", "PaperTitle": "A Power-Driven Thermal Sensor Placement Algorithm for Dynamic Thermal Management", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Hai Wang", "Sheldon X.-D. Tan", "Sahana Swarup", "Xue-Xin Liu"]}]}, {"DBLP title": "Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Wei Zhang", "Xiaowen Wu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Zhe Wang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.253", "OA papers": [{"PaperId": "https://openalex.org/W4245791286", "PaperTitle": "Active Power-Gating-Induced Power/Ground Noise Alleviation Using Parasitic Capacitance of On-Chip Memories", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Xuan Wang", "Jiang Xu", "Wei Zhang", "Xiaowen Wu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Zhe Wang"]}]}, {"DBLP title": "Adaptive thermal management for portable system batteries by forced convection cooling.", "DBLP authors": ["Qing Xie", "Siyu Yue", "Massoud Pedram", "Donghwa Shin", "Naehyuck Chang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.254", "OA papers": [{"PaperId": "https://openalex.org/W4251374916", "PaperTitle": "Adaptive Thermal Management for Portable System Batteries by Forced Convection Cooling", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern California": 3.0, "Department of EECS/CSE, Soule National University, Soule, Korea": 2.0}, "Authors": ["Qing Xie", "Siyu Yue", "Massoud Pedram", "Donghwa Shin", "Naehyuck Chang"]}]}, {"DBLP title": "Sparse-rotary oscillator array (SROA) design for power and skew reduction.", "DBLP authors": ["Ying Teng", "Baris Taskin"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.255", "OA papers": [{"PaperId": "https://openalex.org/W4240214568", "PaperTitle": "Sparse-Rotary Oscillator Array (SROA) Design for Power and Skew Reduction", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Ying Teng", "Baris Taskin"]}]}, {"DBLP title": "Reversible logic synthesis of k-input, m-output lookup tables.", "DBLP authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.256", "OA papers": [{"PaperId": "https://openalex.org/W4239741022", "PaperTitle": "Reversible Logic Synthesis of k-Input, m-Output Lookup Tables", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"]}]}, {"DBLP title": "3D-MMC: a modular 3D multi-core architecture with efficient resource pooling.", "DBLP authors": ["Tiansheng Zhang", "Alessandro Cevrero", "Giulia Beanato", "Panagiotis Athanasopoulos", "Ayse K. Coskun", "Yusuf Leblebici"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.257", "OA papers": [{"PaperId": "https://openalex.org/W4250234339", "PaperTitle": "3D-MMC: A Modular 3D Multi-Core Architecture with Efficient Resource Pooling", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Boston University": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Tiansheng Zhang", "Alessandro Cevrero", "Giulia Beanato", "Panagiotis E. Athanasopoulos", "Ayse K. Coskun", "Yusuf Leblebici"]}]}, {"DBLP title": "Cache coherence enabled adaptive refresh for volatile STT-RAM.", "DBLP authors": ["Jianhua Li", "Liang Shi", "Qing'an Li", "Chun Jason Xue", "Yiran Chen", "Yinlong Xu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.258", "OA papers": [{"PaperId": "https://openalex.org/W4254545254", "PaperTitle": "Cache Coherence Enabled Adaptive Refresh for Volatile STT-RAM", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Jianhua Li", "Liang Shi", "Qing'an Li", "Chun Jason Xue", "Yi Chen", "Yinlong Xu"]}]}, {"DBLP title": "Is TSV-based 3D integration suitable for inter-die memory repair?", "DBLP authors": ["Mihai Lefter", "George Razvan Voicu", "Mottaqiallah Taouil", "Marius Enachescu", "Said Hamdioui", "Sorin Dan Cotofana"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.259", "OA papers": [{"PaperId": "https://openalex.org/W4245023396", "PaperTitle": "Is TSV-based 3D Integration Suitable for Inter-die Memory Repair?", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delft University of Technology": 6.0}, "Authors": ["Mihai Lefter", "George Razvan Voicu", "Mottaqiallah Taouil", "Marius Enachescu", "Said Hamdioui", "Sorin Cotofana"]}]}, {"DBLP title": "Thermomechanical stress-aware management for 3D IC designs.", "DBLP authors": ["Qiaosha Zou", "Tao Zhang", "Eren Kursun", "Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.260", "OA papers": [{"PaperId": "https://openalex.org/W4249451197", "PaperTitle": "Thermomechanical Stress-Aware Management for 3D IC Designs", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Qiaosha Zou", "Tao Zhang", "Eren Kursun", "Yuan Xie"]}]}, {"DBLP title": "Is split manufacturing secure?", "DBLP authors": ["Jeyavijayan Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.261", "OA papers": [{"PaperId": "https://openalex.org/W4234937017", "PaperTitle": "Is Split Manufacturing Secure?", "Year": 2013, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {"SUNY Polytechnic Institute": 1.0, "New York University": 2.0}, "Authors": ["Jeyavijayan Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "Trojan detection via delay measurements: a new approach to select paths and vectors to maximize effectiveness and minimize cost.", "DBLP authors": ["Byeongju Cha", "Sandeep K. Gupta"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.262", "OA papers": [{"PaperId": "https://openalex.org/W4246316905", "PaperTitle": "Trojan Detection via Delay Measurements: A New Approach to Select Paths and Vectors to Maximize Effectiveness and Minimize Cost", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Byeongju Cha", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "High-sensitivity hardware trojan detection using multimodal characterization.", "DBLP authors": ["Kangqiao Hu", "Abdullah Nazma Nowroz", "Sherief Reda", "Farinaz Koushanfar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.263", "OA papers": [{"PaperId": "https://openalex.org/W4231260998", "PaperTitle": "High-Sensitivity Hardware Trojan Detection Using Multimodal Characterization", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Rice University": 2.0, "Brown University": 1.0, "Providence College": 1.0}, "Authors": ["Kangqiao Hu", "Abdullah Nazma Nowroz", "Sherief Reda", "Farinaz Koushanfar"]}]}, {"DBLP title": "Reverse engineering digital circuits using functional analysis.", "DBLP authors": ["Pramod Subramanyan", "Nestan Tsiskaridze", "Kanika Pasricha", "Dillon Reisman", "Adriana Susnea", "Sharad Malik"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.264", "OA papers": [{"PaperId": "https://openalex.org/W4234154886", "PaperTitle": "Reverse Engineering Digital Circuits Using Functional Analysis", "Year": 2013, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Princeton University": 6.0}, "Authors": ["Pramod Subramanyan", "Nestan Tsiskaridze", "Kanika Pasricha", "Dillon Reisman", "Adriana Susnea", "Sharad Malik"]}]}, {"DBLP title": "A practical testing framework for isolating hardware timing channels.", "DBLP authors": ["Jason Oberg", "Sarah Meiklejohn", "Timothy Sherwood", "Ryan Kastner"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.265", "OA papers": [{"PaperId": "https://openalex.org/W4237044060", "PaperTitle": "A Practical Testing Framework for Isolating Hardware Timing Channels", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Jason Oberg", "Sarah Meiklejohn", "Timothy Sherwood", "Ryan Kastner"]}]}, {"DBLP title": "Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling.", "DBLP authors": ["Yu Cai", "Erich F. Haratsch", "Onur Mutlu", "Ken Mai"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.266", "OA papers": [{"PaperId": "https://openalex.org/W4236170267", "PaperTitle": "Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis and Modeling", "Year": 2013, "CitationCount": 122, "EstimatedCitation": 122, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Yu Cai", "Erich F. Haratsch", "Onur Mutlu", "Ken Mai"]}]}, {"DBLP title": "Efficient importance sampling for high-sigma yield analysis with adaptive online surrogate modeling.", "DBLP authors": ["Jian Yao", "Zuochang Ye", "Yan Wang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.267", "OA papers": [{"PaperId": "https://openalex.org/W4256012597", "PaperTitle": "Efficient Importance Sampling for High-sigma Yield Analysis with Adaptive Online Surrogate Modeling", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Jian Yao", "Zuochang Ye", "Yan Wang"]}]}, {"DBLP title": "Metastability challenges for 65nm and beyond: simulation and measurements.", "DBLP authors": ["Salomon Beer", "Ran Ginosar", "Jerome Cox", "Tom Chaney", "David M. Zar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.268", "OA papers": [{"PaperId": "https://openalex.org/W4254011844", "PaperTitle": "Metastability Challenges for 65nm and Beyond; Simulation and Measurements", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0, "Blendics (United States)": 3.0}, "Authors": ["Salomon Beer", "Ran Ginosar", "Jerome R. Cox", "Tom Chaney", "David Zar"]}]}, {"DBLP title": "Design and implementation of an adaptive proactive reconfiguration technique for SRAM caches.", "DBLP authors": ["Peyman Pouyan", "Esteve Amat", "Francesc Moll", "Antonio Rubio"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.269", "OA papers": [{"PaperId": "https://openalex.org/W4251895507", "PaperTitle": "Design and Implementation of an Adaptive Proactive Reconfiguration Technique for SRAM Caches", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Peyman Pouyan", "Esteve Amat", "Francesc Moll", "Antonio Rubio"]}]}, {"DBLP title": "Architecture and optimal configuration of a real-time multi-channel memory controller.", "DBLP authors": ["Manil Dev Gomony", "Benny Akesson", "Kees Goossens"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.270", "OA papers": [{"PaperId": "https://openalex.org/W4229986244", "PaperTitle": "Architecture and Optimal Configuration of a Real-Time Multi-Channel Memory Controller", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Eindhoven University of Technology": 2.0, "Polytechnic Institute of Porto": 1.0}, "Authors": ["Manil Dev Gomony", "Benny Akesson", "Kees Goossens"]}]}, {"DBLP title": "Holistic design parameter optimization of multiple periodic resources in hierarchical scheduling.", "DBLP authors": ["Man-Ki Yoon", "Jung-Eun Kim", "Richard M. Bradford", "Lui Sha"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.271", "OA papers": [{"PaperId": "https://openalex.org/W4231769594", "PaperTitle": "Holistic Design Parameter Optimization of Multiple Periodic Resources in Hierarchical Scheduling", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Man-Ki Yoon", "Jung Hyun Kim", "Richard Bradford", "Lui Sha"]}]}, {"DBLP title": "Robust and extensible task implementations of synchronous finite state machines.", "DBLP authors": ["Qi Zhu", "Peng Deng", "Marco Di Natale", "Haibo Zeng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.272", "OA papers": [{"PaperId": "https://openalex.org/W4232642394", "PaperTitle": "Robust and Extensible Task Implementations of Synchronous Finite State Machines", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Qi Zhu", "Peng Deng", "Marco Di Natale", "Haibo Zeng"]}]}, {"DBLP title": "FBLT: a real-time contention manager with improved schedulability.", "DBLP authors": ["Mohammed El-Shambakey", "Binoy Ravindran"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.273", "OA papers": [{"PaperId": "https://openalex.org/W4253877383", "PaperTitle": "FBLT: A Real-Time Contention Manager with Improved Schedulability", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Mohammed Elshambakey", "Binoy Ravindran"]}]}, {"DBLP title": "A virtual prototyping platform for real-time systems with a case study for a two-wheeled robot.", "DBLP authors": ["Daniel Mueller-Gritschneder", "Kun Lu", "Erik Wallander", "Marc Greim", "Ulf Schlichtmann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.274", "OA papers": [{"PaperId": "https://openalex.org/W4246026835", "PaperTitle": "A Virtual Prototyping Platform for Real-time Systems with a Case Study for a Two-wheeled Robot", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Daniel Mueller-Gritschneder", "Kun Ping Lu", "Erik Wallander", "Marc Greim", "Ulf Schlichtmann"]}]}, {"DBLP title": "Sufficient real-time analysis for an engine control unit with constant angular velocities.", "DBLP authors": ["Victor Pollex", "Timo Feld", "Frank Slomka", "Ulrich Margull", "Ralph Mader", "Gerhard Wirrer"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.275", "OA papers": [{"PaperId": "https://openalex.org/W4256244252", "PaperTitle": "Sufficient Real-Time Analysis for an Engine Control Unit with Constant Angular Velocities", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Victor Pollex", "Timo Feld", "Frank Slomka", "Ulrich Margull", "Ralph Mader", "Gerhard Wirrer"]}]}, {"DBLP title": "Roadmap towards ultimately-efficient zeta-scale datacenters.", "DBLP authors": ["Patrick W. Ruch", "Thomas Brunschwiler", "Stephan Paredes", "Gerhard Ingmar Meijer", "Bruno Michel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.276", "OA papers": [{"PaperId": "https://openalex.org/W4254071984", "PaperTitle": "Roadmap towards Ultimately-Efficient Zeta-Scale Datacenters", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Zurich": 5.0}, "Authors": ["Patrick Ruch", "Thomas Brunschwiler", "Stephan Paredes", "Ingmar Meijer", "Bruno Michel"]}]}, {"DBLP title": "Correlation-aware virtual machine allocation for energy-efficient datacenters.", "DBLP authors": ["Jungsoo Kim", "Martino Ruggiero", "David Atienza", "Marcel Lederberger"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.277", "OA papers": [{"PaperId": "https://openalex.org/W4251782086", "PaperTitle": "Correlation-Aware Virtual Machine Allocation for Energy-Efficient Datacenters", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Embedded Systems (United States)": 3.0, "Credit Suisse (Switzerland)": 1.0}, "Authors": ["Jungsoo Kim", "Martino Ruggiero", "David Atienza", "Marcel Lederberger"]}]}, {"DBLP title": "Resource efficient computing for warehouse-scale datacenters.", "DBLP authors": ["Christos Kozyrakis"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.278", "OA papers": [{"PaperId": "https://openalex.org/W4247709344", "PaperTitle": "Resource Efficient Computing for Warehouse-scale Datacenters", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Christos Kozyrakis"]}]}, {"DBLP title": "Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits.", "DBLP authors": ["Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.280", "OA papers": [{"PaperId": "https://openalex.org/W4235991875", "PaperTitle": "Substitute-and-Simplify: A Unified Design Paradigm for Approximate and Quality Configurable Circuits", "Year": 2013, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {}, "Authors": ["Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Enhancing multicore reliability through wear compensation in online assignment and scheduling.", "DBLP authors": ["Thidapat Chantem", "Xiang Yun", "Xiaobo Sharon Hu", "Robert P. Dick"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.281", "OA papers": [{"PaperId": "https://openalex.org/W3148014290", "PaperTitle": "Enhancing Multicore Reliability through Wear Compensation in Online Assignment and Scheduling", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {}, "Authors": ["Tam Chantem"]}]}, {"DBLP title": "NUMANA: a hybrid <u>num</u>erical and <u>ana</u>lytical thermal simulator for 3-D ICs.", "DBLP authors": ["Yu-Min Lee", "Tsung-Heng Wu", "Pei-Yu Huang", "Chi-Ping Yang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.282", "OA papers": [{"PaperId": "https://openalex.org/W4252079689", "PaperTitle": "NUMANA: A Hybrid Numerical and Analytical Thermal Simulator for 3-D ICs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Yu-Min Lee", "Tsung Teh Wu", "Peiyu Huang", "Chi-Ping Yang"]}]}, {"DBLP title": "Explicit transient thermal simulation of liquid-cooled 3D ICs.", "DBLP authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.283", "OA papers": [{"PaperId": "https://openalex.org/W4242994262", "PaperTitle": "Explicit Transient Thermal Simulation of Liquid-Cooled 3D ICs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu"]}]}, {"DBLP title": "Mitigating dark-silicon problems using superlattice-based thermoelectric coolers.", "DBLP authors": ["Francesco Paterna", "Sherief Reda"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.284", "OA papers": [{"PaperId": "https://openalex.org/W4238734097", "PaperTitle": "Mitigating Dark Silicon Problems Using Superlattice-based Thermoelectric Coolers", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Francesco Paterna", "Sherief Reda"]}]}, {"DBLP title": "Run-time probabilistic detection of miscalibrated thermal sensors in many-core systems.", "DBLP authors": ["Jia Zhao", "Shiting (Justin) Lu", "Wayne P. Burleson", "Russell Tessier"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.285", "OA papers": [{"PaperId": "https://openalex.org/W4238381883", "PaperTitle": "Run-time Probabilistic Detection of Miscalibrated Thermal Sensors in Many-core Systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jia Zhao", "Shiting (Justin) Lu", "Wayne Burleson", "Russell Tessier"]}]}, {"DBLP title": "GLA: gate-level abstraction revisited.", "DBLP authors": ["Alan Mishchenko", "Niklas E\u00e9n", "Robert K. Brayton", "Jason Baumgartner", "Hari Mony", "Pradeep Kumar Nalla"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.286", "OA papers": [{"PaperId": "https://openalex.org/W4250467866", "PaperTitle": "GLA: Gate-Level Abstraction Revisited", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Alan Mishchenko", "Niklas Een", "Robert K. Brayton", "Jason R. Baumgartner", "Hari Mony", "Pradeep K. Nalla"]}]}, {"DBLP title": "Lemma localization: a practical method for downsizing SMT-interpolants.", "DBLP authors": ["Florian Pigorsch", "Christoph Scholl"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.287", "OA papers": [{"PaperId": "https://openalex.org/W4250442425", "PaperTitle": "Lemma Localization: A Practical Method for Downsizing SMT-Interpolants", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Freiburg": 2.0}, "Authors": ["Florian Pigorsch", "Christoph Scholl"]}]}, {"DBLP title": "Core minimization in SAT-based abstraction.", "DBLP authors": ["Anton Belov", "Huan Chen", "Alan Mishchenko", "Jo\u00e3o Marques-Silva"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.288", "OA papers": [{"PaperId": "https://openalex.org/W4237558733", "PaperTitle": "Core Minimization in SAT-based Abstraction", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Anton Belov", "Huan Chen", "Alan Mishchenko", "Joao Marques-Silva"]}]}, {"DBLP title": "Optimization techniques for craig interpolant compaction in unbounded model checking.", "DBLP authors": ["Gianpiero Cabodi", "Carmelo Loiacono", "Danilo Vendraminetto"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.289", "OA papers": [{"PaperId": "https://openalex.org/W4245389968", "PaperTitle": "Optimization Techniques for Craig Interpolant Compaction in Unbounded Model Checking", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Gianpiero Cabodi", "Carmelo Loiacono", "Danilo Vendraminetto"]}]}, {"DBLP title": "Formal analysis of steady state errors in feedback control systems using HOL-light.", "DBLP authors": ["Osman Hasan", "Muhammad Ahmad"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.290", "OA papers": [{"PaperId": "https://openalex.org/W4229811710", "PaperTitle": "Formal Analysis of Steady State Errors in Feedback Control Systems Using HOL-Light", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Osman Hasan", "Muhammad Ahmad"]}]}, {"DBLP title": "A novel concurrent cache-friendly binary decision diagram construction for multi-core platforms.", "DBLP authors": ["Mahmoud Elbayoumi", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.291", "OA papers": [{"PaperId": "https://openalex.org/W4246955112", "PaperTitle": "A Novel Concurrent Cache-friendly Binary Decision Diagram Construction for Multi-core Platforms", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 2.0, "Alexandria University": 1.0}, "Authors": ["Mahmoud Elbayoumi", "Michael Hsiao", "Mustafa ElNainay"]}]}, {"DBLP title": "A low-power and low-voltage BBPLL-based sensor interface in 130nm CMOS for wireless sensor networks.", "DBLP authors": ["Jelle Van Rethy", "Hans Danneels", "Valentijn De Smedt", "Wim Dehaene", "Georges G. E. Gielen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.292", "OA papers": [{"PaperId": "https://openalex.org/W4235273408", "PaperTitle": "A Low-Power and Low-Voltage BBPLL-Based Sensor Interface in 130nm CMOS for Wireless Sensor Networks", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jelle Van Rethy", "Hans Danneels", "Valentijn De Smedt", "Wim Dehaene", "Georges Gielen"]}]}, {"DBLP title": "Reachability analysis of nonlinear analog circuits through iterative reachable set reduction.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Shobha Vasudevan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.293", "OA papers": [{"PaperId": "https://openalex.org/W4253802526", "PaperTitle": "Reachability Analysis of Nonlinear Analog Circuits through Iterative Reachable Set Reduction", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Seyed Nematollah Ahmadyan", "Shohba Vasudevan"]}]}, {"DBLP title": "Formal verification of analog circuit parameters across variation utilizing SAT.", "DBLP authors": ["Merritt Miller", "Forrest Brewer"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.294", "OA papers": [{"PaperId": "https://openalex.org/W4234585396", "PaperTitle": "Formal Verification of Analog Circuit Parameters across Variation Utilizing SAT", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["M. Miller", "Forrest Brewer"]}]}, {"DBLP title": "Extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories.", "DBLP authors": ["Dimitri de Jonghe", "Dirk Deschrijver", "Tom Dhaene", "Georges G. E. Gielen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.295", "OA papers": [{"PaperId": "https://openalex.org/W4239029334", "PaperTitle": "Extracting Analytical Nonlinear Models from Analog Circuits by Recursive Vector Fitting of Transfer Function Trajectories", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"KU Leuven": 2.0, "Ghent University": 2.0}, "Authors": ["Dimitri De Jonghe", "Dirk Deschrijver", "Tom Dhaene", "Georges Gielen"]}]}, {"DBLP title": "Statistical modeling with the virtual source MOSFET model.", "DBLP authors": ["Li Yu", "Lan Wei", "Dimitri A. Antoniadis", "Ibrahim M. Elfadel", "Duane S. Boning"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.296", "OA papers": [{"PaperId": "https://openalex.org/W2172504065", "PaperTitle": "Statistical Modeling with the Virtual Source MOSFET Model", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Li Yu", "Lan Wei", "Ibrahim M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"]}]}, {"DBLP title": "Automatic circuit sizing technique for the analog circuits with flexible TFTs considering process variation and bending effects.", "DBLP authors": ["Yen-Lung Chen", "Wan-Rong Wu", "Guan-Ruei Lu", "Chien-Nan Jimmy Liu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.297", "OA papers": [{"PaperId": "https://openalex.org/W4240294350", "PaperTitle": "Automatic Circuit Sizing Technique for the Analog Circuits with Flexible TFTs Considering Process Variation and Bending Effects", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yen-Lung Chen", "Wanrong Wu", "Guan-Ruei Lu", "Chien-Nan Jimmy Liu"]}]}, {"DBLP title": "On-line functionally untestable fault identification in embedded processor cores.", "DBLP authors": ["Paolo Bernardi", "Michele Bonazza", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "Oscar Ballan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.298", "OA papers": [{"PaperId": "https://openalex.org/W4233573690", "PaperTitle": "On-Line Functionally Untestable Fault Identification in Embedded Processor Cores", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Paolo Bernardi", "Bonazza M", "E. J. Sanchez", "M. Sonza Reorda", "O. Ballan"]}]}, {"DBLP title": "Capturing vulnerability variations for register files.", "DBLP authors": ["Javier Carretero", "Enric Herrero", "Matteo Monchiero", "Tanaus\u00fa Ram\u00edrez", "Xavier Vera"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.299", "OA papers": [{"PaperId": "https://openalex.org/W4241800722", "PaperTitle": "Capturing Vulnerability Variations for Register Files", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Javier Carretero", "Enric Herrero", "Matteo Monchiero", "Tanausu Ramirez", "Xavier Vera"]}]}, {"DBLP title": "Error detection in ternary CAMs using bloom filters.", "DBLP authors": ["Salvatore Pontarelli", "Marco Ottavi", "Adrian Evans", "Shi-Jie Wen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.300", "OA papers": [{"PaperId": "https://openalex.org/W4235735820", "PaperTitle": "Error Detection in Ternary CAMs Using Bloom Filters", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rome Tor Vergata": 2.0, "Amplitude Technologies (France)": 1.0, "Cisco Systems (United States)": 1.0}, "Authors": ["Salvatore Pontarelli", "Marco Ottavi", "Adrian Evans", "Shi-Jie Wen"]}]}, {"DBLP title": "AVF-driven parity optimization for MBU protection of in-core memory arrays.", "DBLP authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.301", "OA papers": [{"PaperId": "https://openalex.org/W4233023221", "PaperTitle": "AVF-driven Parity Optimization for MBU Protection of In-core Memory Arrays", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"New York University": 1.0, "University of Cyprus": 1.0, "Electrical Engineering, University of Texas at Dallas": 1.0}, "Authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"]}]}, {"DBLP title": "An enhanced double-TSV scheme for defect tolerance in 3D-IC.", "DBLP authors": ["Hsiu-Chuan Shih", "Cheng-Wen Wu"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.302", "OA papers": [{"PaperId": "https://openalex.org/W4252828532", "PaperTitle": "An Enhanced Double-TSV Scheme for Defect Tolerance in 3D-IC", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["H.C. Shih", "Cheng-Wen Wu"]}]}, {"DBLP title": "Mempack: an order of magnitude reduction in the cost, risk, and time for memory compiler certification.", "DBLP authors": ["Kartik Mohanram", "Matthew Wartell", "Sundar Iyer"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.303", "OA papers": [{"PaperId": "https://openalex.org/W4231811897", "PaperTitle": "Mempack: An Order of Magnitude Reduction in the Cost, Risk, and Time for Memory Compiler Certification", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pittsburgh": 2.0, "Mernoir Systems, Santa Clara, CA": 1.0}, "Authors": ["Kartik Mohanram", "Matthew Wartell", "Sundar Iyer"]}]}, {"DBLP title": "Exploiting replicated checkpoints for soft error detection and correction.", "DBLP authors": ["Fahrettin Koc", "Kenan Bozdas", "Burak Karsli", "Oguz Ergin"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.304", "OA papers": [{"PaperId": "https://openalex.org/W4256692437", "PaperTitle": "Exploiting Replicated Checkpoints for Soft Error Detection and Correction", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Fahrettin Koc", "Kenan Bozdas", "Burak Karsli", "Oguz Ergin"]}]}, {"DBLP title": "Game-theoretic analysis of decentralized core allocation schemes on many-core systems.", "DBLP authors": ["Stefan Wildermann", "Tobias Ziermann", "J\u00fcrgen Teich"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.305", "OA papers": [{"PaperId": "https://openalex.org/W4243142001", "PaperTitle": "Game-Theoretic Analysis of Decentralized Core Allocation Schemes on Many-Core Systems", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Stefan Wildermann", "Tobias Ziermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Enabling fine-grained OpenMP tasking on tightly-coupled shared memory clusters.", "DBLP authors": ["Paolo Burgio", "Giuseppe Tagliavini", "Andrea Marongiu", "Luca Benini"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.306", "OA papers": [{"PaperId": "https://openalex.org/W3136588210", "PaperTitle": "Enabling Fine-Grained OpenMP Tasking on Tightly-Coupled Shared Memory Clusters", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Bologna": 2.0}, "Authors": ["Paolo Burgio", "Tagliavini Giuseppe", "Andrea Marongiu", "Benini Luca"]}]}, {"DBLP title": "ARTM: a lightweight fork-join framework for many-core embedded systems.", "DBLP authors": ["Maroun Ojail", "Rapha\u00ebl David", "Yves Lhuillier", "Alexandre Guerre"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.307", "OA papers": [{"PaperId": "https://openalex.org/W4244434032", "PaperTitle": "ARTM: A Lightweight Fork-join Framework for Many-core Embedded Systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Maroun Ojail", "Raphael David", "Yves Lhuillier", "Alexandre Guerre"]}]}, {"DBLP title": "Pipelets: self-organizing software pipelines for many-core architectures.", "DBLP authors": ["Janmartin Jahn", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.308", "OA papers": [{"PaperId": "https://openalex.org/W4213430181", "PaperTitle": "Pipelets: Self-Organizing Software Pipelines for Many-Core Architctures", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Janmartin Jahn", "Jorg Henkel"]}]}, {"DBLP title": "An integrated approach for managing the lifetime of flash-based SSDs.", "DBLP authors": ["Sungjin Lee", "Taejin Kim", "Jisung Park", "Jihong Kim"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.309", "OA papers": [{"PaperId": "https://openalex.org/W4235909892", "PaperTitle": "An Integrated Approach for Managing the Lifetime of Flash-Based SSDs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Sungjin Lee", "Taejin Kim", "Ji-Won Park", "Jihong Kim"]}]}, {"DBLP title": "Dr. Frankenstein's dream made possible: implanted electronic devices.", "DBLP authors": ["Daniela De Venuto", "Alberto L. Sangiovanni-Vincentelli"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.311", "OA papers": [{"PaperId": "https://openalex.org/W4234568942", "PaperTitle": "Dr. Frankensteins Dream Made Possible Implanted Electronic Devices", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Daniela De Venuto", "Alberto Sangiovanni Vincentelli"]}]}, {"DBLP title": "Electronic implants: power delivery and management.", "DBLP authors": ["Jacopo Olivo", "Sara S. Ghoreishizadeh", "Sandro Carrara", "Giovanni De Micheli"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.313", "OA papers": [{"PaperId": "https://openalex.org/W4232665564", "PaperTitle": "Electronic Implants Power Delivery and Management", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Integrated Systems Laboratory - EPFL Lausanne, Switzerland": 4.0}, "Authors": ["Jacopo Olivo", "Sara S. Ghoreishizadeh", "Sandro Carrara", "Giovanni De Micheli"]}]}, {"DBLP title": "Share with care: a quantitative evaluation of sharing approaches in high-level synthesis.", "DBLP authors": ["Alex Kondratyev", "Luciano Lavagno", "Mike Meyer", "Yosinori Watanabe"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.315", "OA papers": [{"PaperId": "https://openalex.org/W3137736982", "PaperTitle": "Share with Care A Quantitative Evaluation of Sharing Approaches in High-level Synthesis", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cadence Design Systems (United States)": 4.0}, "Authors": ["Alex Kondratyev", "Luciano Lavagno", "Michael Meyer", "Yosinori Watanabe"]}]}, {"DBLP title": "FPGA latency optimization using system-level transformations and DFG restructuring.", "DBLP authors": ["Daniel Gomez-Prado", "Maciej J. Ciesielski", "Russell Tessier"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.316", "OA papers": [{"PaperId": "https://openalex.org/W4254448570", "PaperTitle": "FPGA Latency Optimization Using System-level Transformations and DFG Restructuring", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["D. Gomez-Prado", "Maciej Ciesielski", "Russell Tessier"]}]}, {"DBLP title": "A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation.", "DBLP authors": ["Mateus B. Rutzig", "Antonio Carlos Schneider Beck", "Luigi Carro"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.317", "OA papers": [{"PaperId": "https://openalex.org/W4255072125", "PaperTitle": "A Transparent and Energy Aware Reconfigurable Multiprocessor Platform for Simultaneous ILP and TLP Exploitation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mateus Beck Rutzig", "Antonio Carlos Schneider Beck", "Luigi Carro"]}]}, {"DBLP title": "High-level modeling and synthesis for embedded FPGAs.", "DBLP authors": ["Xiaolin Chen", "Shuai Li", "Jochen Schleifer", "Thomas Coenen", "Anupam Chattopadhyay", "Gerd Ascheid", "Tobias G. Noll"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.318", "OA papers": [{"PaperId": "https://openalex.org/W4242267574", "PaperTitle": "High-Level Modeling and Synthesis for Embedded FPGAs", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Xiaolin Chen", "Shuai Li", "Jochen Schleifer", "Thomas Coenen", "Anupam Chattopadhyay", "Gerd Ascheid", "Tobias G. Noll"]}]}, {"DBLP title": "Scheduling independent liveness analysis for register binding in high level synthesis.", "DBLP authors": ["Vito Giovanni Castellana", "Fabrizio Ferrandi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.319", "OA papers": [{"PaperId": "https://openalex.org/W4241967587", "PaperTitle": "Scheduling Independent Liveness Analysis for Register Binding in High Level Synthesis", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Vito Giovanni Castellana", "Fabrizio Ferrandi"]}]}, {"DBLP title": "Fast shared on-chip memory architecture for efficient hybrid computing with CGRAs.", "DBLP authors": ["Jongeun Lee", "Yeonghun Jeong", "Sungsok Seo"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.320", "OA papers": [{"PaperId": "https://openalex.org/W4231951809", "PaperTitle": "Fast Shared On-Chip Memory Architecture for Efficient Hybrid Computing with CGRAs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Jongeun Lee", "Yeonghun Jeong", "Sungsok Seo"]}]}, {"DBLP title": "Compiling control-intensive loops for CGRAs with state-based full predication.", "DBLP authors": ["Kyuseung Han", "Kiyoung Choi", "Jongeun Lee"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.321", "OA papers": [{"PaperId": "https://openalex.org/W4239270458", "PaperTitle": "Compiling Control-Intensive Loops for CGRAs with State-Based Full Predication", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Seoul National University": 2.0, "Ulsan National Institute of Science and Technology": 1.0}, "Authors": ["Kyuseung Han", "Kiyoung Choi", "Jongeun Lee"]}]}, {"DBLP title": "DeBAR: deflection based adaptive router with minimal buffering.", "DBLP authors": ["John Jose", "Bhawna Nayak", "Damarla Kranthi Kumar", "Madhu Mutyam"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.322", "OA papers": [{"PaperId": "https://openalex.org/W4231180268", "PaperTitle": "DeBAR: Deflection Based Adaptive Router with Minimal Buffering", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Technology Madras": 4.0}, "Authors": ["John Jose", "Bhawna Nayak", "Kranthi Kumar", "Madhu Mutyam"]}]}, {"DBLP title": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "DBLP authors": ["Luca Ramini", "Paolo Grani", "Sandro Bartolini", "Davide Bertozzi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.323", "OA papers": [{"PaperId": "https://openalex.org/W4239998337", "PaperTitle": "Contrasting Wavelength-Routed Optical NoC Topologies for Power-Efficient 3D-Stacked Multicore Processors Using Physical-Layer Analysis", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Luca Ramini", "Paolo Grani", "Sandro Bartolini", "Davide Bertozzi"]}]}, {"DBLP title": "Topology-agnostic fault-tolerant NoC routing method.", "DBLP authors": ["Eduardo W\u00e4chter", "Augusto Erichsen", "Alexandre M. Amory", "Fernando Moraes"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.324", "OA papers": [{"PaperId": "https://openalex.org/W4237370035", "PaperTitle": "Topology-Agnostic Fault-Tolerant NoC Routing Method", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Eduardo Weber Wachter", "Augusto Erichsen", "Alexandre M. Amory", "Fernando Moraes"]}]}, {"DBLP title": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "DBLP authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Juha Plosila"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.325", "OA papers": [{"PaperId": "https://openalex.org/W4291118775", "PaperTitle": "Fault-Tolerant Routing Algorithm for 3D NoC Using Hamiltonian Path Strategy", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Information Technology University": 1.5, "University of Turku": 1.5}, "Authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Juha Plosila"]}]}, {"DBLP title": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "DBLP authors": ["Abbas BanaiyanMofrad", "Nikil D. Dutt", "Gustavo Gir\u00e3o"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.326", "OA papers": [{"PaperId": "https://openalex.org/W4247032033", "PaperTitle": "Modeling and Analysis of Fault-tolerant Distributed Memories for Networks-on-Chip", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Abbas BanaiyanMofrad", "Nikil Dutt", "Gustavo Girao"]}]}, {"DBLP title": "System-level modeling of energy in TLM for early validation of power and thermal management.", "DBLP authors": ["Tayeb Bouhadiba", "Matthieu Moy", "Florence Maraninchi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.327", "OA papers": [{"PaperId": "https://openalex.org/W4234966827", "PaperTitle": "System-Level Modeling of Energy in TLM for Early Validation of Power and Thermal Management", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Verimag": 2.0, "Grenoble Institute of Technology": 1.0}, "Authors": ["Tayeb Bouhadiba", "Matthieu Moy", "Florence Maraninchi"]}]}, {"DBLP title": "System-level modeling and microprocessor reliability analysis for backend wearout mechanisms.", "DBLP authors": ["Chang-Chih Chen", "Linda Milor"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.328", "OA papers": [{"PaperId": "https://openalex.org/W4251383832", "PaperTitle": "System-Level Modeling and Microprocessor Reliability Analysis for Backend Wearout Mechanisms", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Chang-Chih Chen", "Linda Milor"]}]}, {"DBLP title": "Automatic success tree-based reliability analysis for the consideration of transient and permanent faults.", "DBLP authors": ["Hananeh Aliee", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.329", "OA papers": [{"PaperId": "https://openalex.org/W4236783996", "PaperTitle": "Automatic Success Tree-Based Reliability Analysis for the Consideration of Transient and Permanent Faults", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Hananeh Aliee", "Michael J. Glass", "Felix Reimann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Hybrid prototyping of multicore embedded systems.", "DBLP authors": ["Ehsan Saboori", "Samar Abdi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.330", "OA papers": [{"PaperId": "https://openalex.org/W4255888795", "PaperTitle": "Hybrid Prototyping of Multicore Embedded Systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Ehsan Saboori", "Samar Abdi"]}]}, {"DBLP title": "Placement optimization of power supply pads based on locality.", "DBLP authors": ["Pingqiang Zhou", "Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.335", "OA papers": [{"PaperId": "https://openalex.org/W4246775372", "PaperTitle": "Placement Optimization of Power Supply Pads Based on Locality", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pingqiang Zhou", "Vivek Mishra", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects.", "DBLP authors": ["Kuangya Zhai", "Wenjian Yu", "Hao Zhuang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.336", "OA papers": [{"PaperId": "https://openalex.org/W4255003042", "PaperTitle": "GPU-Friendly Floating Random Walk Algorithm for Capacitance Extraction of VLSI Interconnects", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Kuangya Zhai", "Wenjian Yu", "Hao Zhuang"]}]}, {"DBLP title": "Periodic jitter and bounded uncorrelated jitter decomposition using incoherent undersampling.", "DBLP authors": ["Nicholas Tzou", "Debesh Bhatta", "Sen-Wen Hsiao", "Abhijit Chatterjee"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.337", "OA papers": [{"PaperId": "https://openalex.org/W4253290395", "PaperTitle": "Periodic Jitter and Bounded Uncorrelated Jitter Decomposition Using Incoherent Undersampling", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Nicholas Tzou", "Debesh Bhatta", "Sen-Wen Hsiao", "Abhijit Chatterjee"]}]}, {"DBLP title": "Crosstalk avoidance codes for 3D VLSI.", "DBLP authors": ["Rajeev Kumar", "Sunil P. Khatri"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.338", "OA papers": [{"PaperId": "https://openalex.org/W4250450018", "PaperTitle": "Crosstalk Avoidance Codes for 3D VLSI", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Rajeev Kumar", "Sunil P. Khatri"]}]}, {"DBLP title": "Large-scale flip-chip power grid reduction with geometric templates.", "DBLP authors": ["Zhuo Feng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.339", "OA papers": [{"PaperId": "https://openalex.org/W4247270257", "PaperTitle": "Large-Scale Flip-Chip Power Grid Reduction with Geometric Templates", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Michigan Technological University": 1.0}, "Authors": ["Zhuo Feng"]}]}, {"DBLP title": "Impact of adaptive voltage scaling on aging-aware signoff.", "DBLP authors": ["Tuck-Boon Chan", "Wei-Ting Jonas Chan", "Andrew B. Kahng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.340", "OA papers": [{"PaperId": "https://openalex.org/W4250593381", "PaperTitle": "Impact of Adaptive Voltage Scaling on Aging-Aware Signoff", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Tuck-Boon Chan", "Wei-Ting Jonas Chan", "Andrew B. Kahng"]}]}, {"DBLP title": "A parallel fast transform-based preconditioning approach for electrical-thermal co-simulation of power delivery networks.", "DBLP authors": ["Konstantis Daloukas", "Alexia Marnari", "Nestor E. Evmorfopoulos", "Panagiota E. Tsompanopoulou", "George I. Stamoulis"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.341", "OA papers": [{"PaperId": "https://openalex.org/W4251716293", "PaperTitle": "A Parallel Fast Transform-Based Preconditioning Approach for Electrical-Thermal Co-Simulation of Power Delivery Networks", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Thessaly": 5.0}, "Authors": ["Konstantis Daloukas", "Alexia Marnari", "Nestor Evmorfopoulos", "Panagiota Tsompanopoulou", "George D. Stamoulis"]}]}, {"DBLP title": "Hierarchically focused guardbanding: an adaptive approach to mitigate PVT variations and aging.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.342", "OA papers": [{"PaperId": "https://openalex.org/W4234941233", "PaperTitle": "Hierarchically Focused Guardbanding: An Adaptive Approach to Mitigate PVT Variations and Aging", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Abbas Rahimi", "Luca Benini", "Rajesh Gupta"]}]}, {"DBLP title": "Effective power network prototyping via statistical-based clustering and sequential linear programming.", "DBLP authors": ["Shih-Ying Sean Liu", "Chieh-Jui Lee", "Chuan-Chia Huang", "Hung-Ming Chen", "Chang-Tzu Lin", "Chia-Hsin Lee"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.343", "OA papers": [{"PaperId": "https://openalex.org/W4238799719", "PaperTitle": "Effective Power Network Prototyping via Statistical-Based Clustering and Sequential Linear Programming", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "Industrial Technology Research Institute": 2.0}, "Authors": ["Sean X. Liu", "Chieh-Jui Lee", "Chuan-Chia Huang", "Hung-Ming Chen", "Chang-Tzu Lin", "Chia-Hsin Lee"]}]}, {"DBLP title": "A network-flow based algorithm for power density mitigation at post-placement stage.", "DBLP authors": ["Shih-Ying Sean Liu", "Ren-Guo Luo", "Hung-Ming Chen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.344", "OA papers": [{"PaperId": "https://openalex.org/W4231608863", "PaperTitle": "A Network-Flow Based Algorithm for Power Density Mitigation at Post-Placement Stage", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sean X. Liu", "Ren-guo Luo", "Hung-Ming Chen"]}]}, {"DBLP title": "An efficient wirelength model for analytical placement.", "DBLP authors": ["B. N. Bhramar Ray", "Shankar Balachandran"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.345", "OA papers": [{"PaperId": "https://openalex.org/W4253903241", "PaperTitle": "An Efficient Wirelength Model for Analytical Placement", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["B. N. B. Ray", "Shankar Balachandran"]}]}, {"DBLP title": "Interactions of large scale EV mobility and virtual power plants.", "DBLP authors": ["Randolf Mock", "Tullio Salmon Cinotti", "Johannes Reinschke", "Luciano Bononi"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.347", "OA papers": [{"PaperId": "https://openalex.org/W4250791229", "PaperTitle": "Interactions of Large Scale EV Mobility and Virtual Power Plants", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["R. C. Mock", "J. Reinschke", "Tullio Salmon Cinotti", "Luciano Bononi"]}]}, {"DBLP title": "Innovative energy storage solutions for future electromobility in smart cities.", "DBLP authors": ["Kevin Green", "Salvador Rodr\u00edguez Gonz\u00e1lez", "Ruud Wijtvliet"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.348", "OA papers": [{"PaperId": "https://openalex.org/W4231454050", "PaperTitle": "Innovative Energy Storage Solutions for Future Electromobility in Smart Cities", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kevin Green", "Salvador Gonz\u00e1lez", "Ruud Wijtvliet"]}]}, {"DBLP title": "Automotive ethernet: in-vehicle networking and smart mobility.", "DBLP authors": ["Peter Hank", "Steffen M\u00fcller", "Ovidiu Vermesan", "Jeroen Van den Keybus"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.349", "OA papers": [{"PaperId": "https://openalex.org/W4248590438", "PaperTitle": "Automotive Ethernet: In-vehicle Networking and Smart Mobility", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"NXP (Germany)": 2.0, "SINTEF": 1.0, "Triphase (Belgium)": 1.0}, "Authors": ["Peter Hank", "Steffen M\u00fcller", "Ovidiu Vermesan", "Jeroen Van den Keybus"]}]}, {"DBLP title": "Smart, connected and mobile: architecting future electric mobility ecosystems.", "DBLP authors": ["Ovidiu Vermesan", "Lars-Cyril Julin Blystad", "Reiner John", "Peter Hank", "Roy Bahr", "Alessandro Moscatelli"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.350", "OA papers": [{"PaperId": "https://openalex.org/W4236854906", "PaperTitle": "Smart, Connected and Mobile: Architecting Future Electric Mobility Ecosystems", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Ovidiu Vermesan", "Lars-Cyril Julin Blystad", "Reiner John", "Peter Hank", "Roy Bahr", "Alessandro Moscatelli"]}]}, {"DBLP title": "e-Mobility the next frontier for automotive industry.", "DBLP authors": ["Roberto Zafalon", "Giovanni Coppola", "Ovidiu Vermesan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.351", "OA papers": [{"PaperId": "https://openalex.org/W4251326342", "PaperTitle": "e-Mobility - The Next Frontier for Automotive Industry", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Roberto Zafalon", "Giovanni Coppola", "Ovidiu Vermesan"]}]}, {"DBLP title": "Semiconductor technologies for smart mobility management.", "DBLP authors": ["Reiner John", "Martin Schulz", "Ovidiu Vermesan", "Kai Kriegel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.352", "OA papers": [{"PaperId": "https://openalex.org/W4254264116", "PaperTitle": "Semiconductor Technologies for Smart Mobility Management", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Reiner John", "Martin Schulz", "Ovidiu Vermesan", "Kai Kriegel"]}]}, {"DBLP title": "A new paradigm for trading off yield, area and performance to enhance performance per wafer.", "DBLP authors": ["Yue Gao", "Melvin A. Breuer", "Yanzhi Wang"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.353", "OA papers": [{"PaperId": "https://openalex.org/W4231285887", "PaperTitle": "A New Paradigm for Trading Off Yield, Area and Performance to Enhance Performance per Wafer", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yue Gao", "Melvin A. Breuer", "Yanzhi Wang"]}]}, {"DBLP title": "Leveraging variable function resilience for selective software reliability on unreliable hardware.", "DBLP authors": ["Semeen Rehman", "Muhammad Shafique", "Pau Vilimelis Aceituno", "Florian Kriebel", "Jian-Jia Chen", "J\u00f6rg Henkel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.354", "OA papers": [{"PaperId": "https://openalex.org/W4237732376", "PaperTitle": "Leveraging Variable Function Resilience for Selective Software Reliability on Unreliable Hardware", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Semeen Rehman", "Muhammad Shafique", "Pau Vilimelis Aceituno", "Florian Kriebel", "Jian-Jia Chen", "Jorg Henkel"]}]}, {"DBLP title": "Optimization of secure embedded systems with dynamic task sets.", "DBLP authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.355", "OA papers": [{"PaperId": "https://openalex.org/W4232374287", "PaperTitle": "Optimization of Secure Embedded Systems with Dynamic Task Sets", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Shared memory aware MPSoC software deployment.", "DBLP authors": ["Timo Sch\u00f6nwald", "Alexander Viehl", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.356", "OA papers": [{"PaperId": "https://openalex.org/W4231602019", "PaperTitle": "Shared Memory Aware MPSoC Software Deployment", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Timo Schonwald", "Alexander Viehl", "Oliver Bringmann", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems.", "DBLP authors": ["Haoyuan Ying", "Thomas Hollstein", "Klaus Hofmann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.357", "OA papers": [{"PaperId": "https://openalex.org/W4253262800", "PaperTitle": "Fast and Optimized Task Allocation Method for Low Vertical Link Density 3-Dimensional Networks-on-Chip Based Many Core Systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Haoyuan Ying", "Thomas Hollstein", "Klaus Hofmann"]}]}, {"DBLP title": "A spectral clustering approach to application-specific network-on-chip synthesis.", "DBLP authors": ["Vladimir Todorov", "Daniel Mueller-Gritschneder", "Helmut Reinig", "Ulf Schlichtmann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.358", "OA papers": [{"PaperId": "https://openalex.org/W4244606841", "PaperTitle": "A Spectral Clustering Approach to Application-Specific Network-on-Chip Synthesis", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Vladimir T. Todorov", "Daniel Mueller-Gritschneder", "Helmut Reinig", "Ulf Schlichtmann"]}]}, {"DBLP title": "A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation.", "DBLP authors": ["Ying-Yu Chen", "Artem Rogachev", "Amit Sangai", "Giuseppe Iannaccone", "Gianluca Fiori", "Deming Chen"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.359", "OA papers": [{"PaperId": "https://openalex.org/W3137896257", "PaperTitle": "A SPICE-Compatible Model of Graphene Nano-Ribbon Field-Effect Transistors Enabling Circuit-Level Delay and Power Analysis under Process Variation", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0, "University of Pisa": 2.0}, "Authors": ["Chen Ying-Yu", "Rogachev Artem", "Sangai Amit", "Iannaccone Giuseppe", "Fiori Gianluca", "Chen Deming"]}]}, {"DBLP title": "Systematic design of nanomagnet logic circuits.", "DBLP authors": ["Indranil Palit", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.360", "OA papers": [{"PaperId": "https://openalex.org/W4251074230", "PaperTitle": "Systematic Design of Nanomagnet Logic Circuits", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Notre Dame": 4.0}, "Authors": ["Indranil Palit", "Xiaobo Sharon Hu", "Joshep Nahas", "Michael Niemier"]}]}, {"DBLP title": "Defect-tolerant logic hardening for crossbar-based nanosystems.", "DBLP authors": ["Yehua Su", "Wenjing Rao"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.361", "OA papers": [{"PaperId": "https://openalex.org/W4242886075", "PaperTitle": "Defect-Tolerant Logic Hardening for Crossbar-based Nanosystems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Yehua Su", "Wenjing Rao"]}]}, {"DBLP title": "On reconfigurable single-electron transistor arrays synthesis using reordering techniques.", "DBLP authors": ["Chang-En Chiang", "Li-Fu Tang", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.362", "OA papers": [{"PaperId": "https://openalex.org/W4247353163", "PaperTitle": "On Reconfigurable Single-Electron Transistor Arrays Synthesis Using Reordering Techniques", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0, "Pennsylvania State University": 2.0}, "Authors": ["Chang-En Chiang", "Li-Fu Tang", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory.", "DBLP authors": ["Hiroki Noguchi", "Kumiko Nomura", "Keiko Abe", "Shinobu Fujita", "Eishi Arima", "Kyundong Kim", "Takashi Nakada", "Shinobu Miwa", "Hiroshi Nakamura"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.363", "OA papers": [{"PaperId": "https://openalex.org/W4255460541", "PaperTitle": "D-MRAM Cache: Enhancing Energy Efficiency with 3T-1MTJ DRAM / MRAM Hybrid Memory", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Toshiba (Japan)": 5.0, "The University of Tokyo": 4.0}, "Authors": ["Hiroki Noguchi", "Kumiko Nomura", "Keiko Abe", "Shinobu Fujita", "Eishi Arima", "Kyundong Kim", "Takashi Nakada", "Shinobu Miwa", "Hiroshi Nakamura"]}]}, {"DBLP title": "Leveraging sensitivity analysis for fast, accurate estimation of SRAM dynamic write VMIN.", "DBLP authors": ["James Boley", "Vikas Chandra", "Robert C. Aitken", "Benton H. Calhoun"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.364", "OA papers": [{"PaperId": "https://openalex.org/W4252004518", "PaperTitle": "Leveraging Sensitivity Analysis for Fast, Accurate Estimation of SRAM Dynamic Write Vmin", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["James Boley", "Vikas Chandra", "Robert Grant Aitken", "Benton H. Calhoun"]}]}, {"DBLP title": "DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes.", "DBLP authors": ["Rangharajan Venkatesan", "Mrigank Sharad", "Kaushik Roy", "Anand Raghunathan"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.365", "OA papers": [{"PaperId": "https://openalex.org/W4240165677", "PaperTitle": "DWM-TAPESTRI - An Energy Efficient All-Spin Cache Using Domain Wall Shift Based Writes", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {}, "Authors": ["Rangharajan Venkatesan", "Mrigank Sharad", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Co-synthesis of data paths and clock control paths for minimum-period clock gating.", "DBLP authors": ["Wen-Pin Tu", "Shih-Hsu Huang", "Chun-Hua Cheng"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.366", "OA papers": [{"PaperId": "https://openalex.org/W4249038728", "PaperTitle": "Co-Synthesis of Data Paths and Clock Control Paths for Minimum-Period Clock Gating", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chung Yuan Christian University": 3.0}, "Authors": ["Wen-Pin Tu", "Shih-Hsu Huang", "Chun-Hua Cheng"]}]}, {"DBLP title": "Slack budgeting and slack to length converting for multi-bit flip-flop merging.", "DBLP authors": ["Chia-Chieh Lu", "Rung-Bin Lin"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.367", "OA papers": [{"PaperId": "https://openalex.org/W4245736403", "PaperTitle": "Slack Budgeting and Slack to Length Converting for Multi-Bit Flip-Flop Merging", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chia-Chieh Lu", "Rung-Bin Lin"]}]}, {"DBLP title": "Area optimization on fixed analog floorplans using convex area functions.", "DBLP authors": ["Ahmet Unutulmaz", "G\u00fcnhan D\u00fcndar", "Francisco V. Fern\u00e1ndez"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.368", "OA papers": [{"PaperId": "https://openalex.org/W4234657901", "PaperTitle": "Area Optimization on Fixed Analog Floorplans Using Convex Area Functions", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Ahmet Unutulmaz", "Gunhan Dundar", "Francisco V. Fern\u00e1ndez"]}]}, {"DBLP title": "PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design.", "DBLP authors": ["Po-Cheng Pan", "Hung-Ming Chen", "Chien-Chih Lin"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.369", "OA papers": [{"PaperId": "https://openalex.org/W3144166208", "PaperTitle": "PAGE: Parallel Agile Genetic Exploration towards Utmost Performance for Analog Circuit Design", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Macronix International (Taiwan)": 1.0}, "Authors": ["Po-Cheng", "Hung-ming", "Chien-Chih"]}]}, {"DBLP title": "Fast and efficient lagrangian relaxation-based discrete gate sizing.", "DBLP authors": ["Vinicius S. Livramento", "Chrystian Guth", "Jos\u00e9 Lu\u00eds G\u00fcntzel", "Marcelo O. Johann"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.370", "OA papers": [{"PaperId": "https://openalex.org/W4237078476", "PaperTitle": "Fast and Efficient Lagrangian Relaxation-Based Discrete Gate Sizing", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Vinicius Livramento", "Chrystian Guth", "Jose Luis Guntzel", "Marcelo Johann"]}]}, {"DBLP title": "Enhanced metamodeling techniques for high-dimensional IC design estimation problems.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.371", "OA papers": [{"PaperId": "https://openalex.org/W4237839330", "PaperTitle": "Enhanced Metamodeling Techniques for High-Dimensional IC Design Estimation Problems", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Andrew B. Kahng", "Bill Lin", "Siddhartha Sankar Nath"]}]}, {"DBLP title": "Sub-quadratic objectives in quadratic placement.", "DBLP authors": ["Markus Struzyna"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.372", "OA papers": [{"PaperId": "https://openalex.org/W4234865370", "PaperTitle": "Sub-Quadratic Objectives in Quadratic Placement", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Markus Struzyna"]}]}, {"DBLP title": "CATALYST: planning layer directives for effective design closure.", "DBLP authors": ["Yaoguang Wei", "Zhuo Li", "Cliff C. N. Sze", "Shiyan Hu", "Charles J. Alpert", "Sachin S. Sapatnekar"], "year": 2013, "doi": "https://doi.org/10.7873/DATE.2013.373", "OA papers": [{"PaperId": "https://openalex.org/W4236702344", "PaperTitle": "CATALYST: Planning Layer Directives for Effective Design Closure", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 2.0, "IBM Research - Austin": 3.0, "Michigan Technological University": 1.0}, "Authors": ["Yaoguang Wei", "Zhuo Li", "Cliff Sze", "Shiyan Hu", "Charles J. Alpert", "Sachin S. Sapatnekar"]}]}]