62,62c62,62
< uart_regs regs (.clk (wb_clk_i),.wb_rst_i (wb_rst_i),.wb_addr_i (wb_adr_int),.wb_dat_i (wb_dat8_i),.wb_dat_o (wb_dat8_o),.wb_we_i (we_o),.wb_re_i (re_o),.modem_inputs ({cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i}),.stx_pad_o (stx_pad_o),.srx_pad_i (srx_pad_i), `ifdef DATA_BUS_WIDTH_8
---
> uart_regs regs (.clk (wb_clk_i),.wb_rst_i (wb_rst_i),.wb_addr_i (wb_adr_int),.wb_dat_i (wb_dat8_i),.wb_dat_o (wb_dat8_o),.wb_we_i (we_o),.wb_re_i (re_o),.modem_inputs ({cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i}),.stx_pad_o (stx_pad_o),.srx_pad_i (srx_pad_i),.ier (ier),.iir (iir),.fcr (fcr),.mcr (mcr),.lcr (lcr),.msr (msr),.lsr (lsr),.rf_count (rf_count),.tf_count (tf_count),.tstate (tstate),.rstate (rstate),.rts_pad_o (rts_pad_o),.dtr_pad_o (dtr_pad_o),.int_o (int_o) `ifdef UART_HAS_BAUDRATE_OUTPUT
63,65d62
< `else
< .ier (ier),.iir (iir),.fcr (fcr),.mcr (mcr),.lcr (lcr),.msr (msr),.lsr (lsr),.rf_count (rf_count),.tf_count (tf_count),.tstate (tstate),.rstate (rstate), `endif
< .rts_pad_o (rts_pad_o),.dtr_pad_o (dtr_pad_o),.int_o (int_o) `ifdef UART_HAS_BAUDRATE_OUTPUT
71,71c68,68
< `endif initial
---
> `endif
72a70,70
>     $display
73,73d69
<     `ifdef DATA_BUS_WIDTH_8 $display
74a72,72
>     $display
75a74,74
>     $display
75,75c73,73
<     `else $display ("(%m) UART INFO: Data bus width is 32. Debug Interface present.\n")
---
>     ("(%m) UART INFO: Data bus width is 32. Debug Interface present.\n");
76,78d73
<     ;
<     `endif
<     `ifdef UART_HAS_BAUDRATE_OUTPUT $display
79a76,76
>     $display
80,80c77,77
<     `else $display ("(%m) UART INFO: Doesn?t have baudrate output\n")
---
>     ("(%m) UART INFO: Doesn?t have baudrate output\n");
81,82d77
<     ;
<     `endif
