Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 12 20:34:05 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                  Violations  
--------  ----------------  -------------------------------------------  ----------  
TIMING-8  Critical Warning  No common period between related clocks      4           
LUTAR-1   Warning           LUT drives async reset alert                 4           
XDCB-5    Warning           Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.441        0.000                      0                53017        0.027        0.000                      0                53001        3.180        0.000                       0                 18028  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        {0.000 6.849}        13.699          72.998          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_design_1_clk_wiz_15                                                              {0.000 5.234}        10.468          95.530          
  clk_out2_design_1_clk_wiz_15                                                              {0.000 105.090}      210.180         4.758           
  clkfbout_design_1_clk_wiz_15                                                              {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.635        0.000                      0                  933        0.121        0.000                      0                  933       15.250        0.000                       0                   487  
sys_clock                                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_15                                                                    7.088        0.000                      0                43535        0.027        0.000                      0                43424        3.984        0.000                       0                 17460  
  clk_out2_design_1_clk_wiz_15                                                                  205.384        0.000                      0                  156        0.122        0.000                      0                  156        3.180        0.000                       0                    77  
  clkfbout_design_1_clk_wiz_15                                                                                                                                                                                                               16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_15                                                                VIRTUAL_clk_out1_design_1_clk_wiz_15                                                              0.441        0.000                      0                    9        0.293        0.000                      0                    9  
clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.117        0.000                      0                    8                                                                        
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                      2.669        0.000                      0                20532        1.533        0.000                      0                20532  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                     31.579        0.000                      0                    8                                                                        
clk_out2_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                      4.832        0.000                      0                   61        0.202        0.000                      0                   61  
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                      4.198        0.000                      0                   71        2.269        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                                                                                            0.407        0.000                      0                  111  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.772        0.000                      0                  100        0.441        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clkfbout_design_1_clk_wiz_15                                                                                                                                                            
(none)                                                                                                                                                                                  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.145ns (17.071%)  route 5.562ns (82.929%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.265 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     8.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.378    10.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.432    36.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.246    36.511    
                         clock uncertainty           -0.035    36.476    
    SLICE_X15Y55         FDRE (Setup_fdre_C_R)       -0.429    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.047    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                 25.635    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.145ns (18.000%)  route 5.216ns (82.000%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     8.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032    10.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.246    36.508    
                         clock uncertainty           -0.035    36.473    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    35.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.949    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.145ns (18.000%)  route 5.216ns (82.000%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     8.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032    10.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.246    36.508    
                         clock uncertainty           -0.035    36.473    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    35.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.949    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.145ns (18.000%)  route 5.216ns (82.000%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     8.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032    10.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.246    36.508    
                         clock uncertainty           -0.035    36.473    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    35.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.949    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.145ns (18.000%)  route 5.216ns (82.000%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     8.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032    10.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.246    36.508    
                         clock uncertainty           -0.035    36.473    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    35.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.949    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.145ns (18.000%)  route 5.216ns (82.000%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.262 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     8.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032    10.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429    36.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.246    36.508    
                         clock uncertainty           -0.035    36.473    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524    35.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.949    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             26.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.021ns (16.904%)  route 5.019ns (83.096%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     9.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Setup_fdce_C_CE)      -0.205    36.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 26.592    

Slack (MET) :             26.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.021ns (16.904%)  route 5.019ns (83.096%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     9.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Setup_fdce_C_CE)      -0.205    36.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 26.592    

Slack (MET) :             26.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.021ns (16.904%)  route 5.019ns (83.096%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     9.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Setup_fdce_C_CE)      -0.205    36.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 26.592    

Slack (MET) :             26.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.021ns (16.904%)  route 5.019ns (83.096%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.324     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     6.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     9.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Setup_fdce_C_CE)      -0.205    36.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 26.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.056     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.380     1.553    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.076     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X1Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X1Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X1Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.380     1.553    
    SLICE_X1Y59          FDCE (Hold_fdce_C_D)         0.075     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.056     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.380     1.552    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.075     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.584     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     1.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.852     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.378     1.549    
    SLICE_X7Y86          FDCE (Hold_fdce_C_D)         0.075     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.584     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y85          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X5Y85          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.852     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y85          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.378     1.549    
    SLICE_X5Y85          FDPE (Hold_fdpe_C_D)         0.075     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X3Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.379     1.552    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.075     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X5Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.379     1.552    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.075     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.575     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y74          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDPE (Prop_fdpe_C_Q)         0.141     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X5Y74          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.841     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y74          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.376     1.540    
    SLICE_X5Y74          FDPE (Hold_fdpe_C_D)         0.075     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.056     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                         clock pessimism             -0.380     1.553    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.071     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.067     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.380     1.552    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.078     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        7.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.624ns  (logic 2.460ns (19.487%)  route 10.164ns (80.513%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.551    -0.790    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y50         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.371 r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=116, routed)         3.366     2.995    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay11_ctrl_delay_out
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.299     3.294 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out[4]_i_7/O
                         net (fo=1, routed)           0.000     3.294    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out[4]_i_7_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.844 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[4]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.958 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.958    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[8]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.072 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.072    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[12]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.186 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[15]_i_3/CO[3]
                         net (fo=20, routed)          1.801     5.987    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cnt_reg_out_reg[15]_i_3_n_0
    SLICE_X13Y75         LUT5 (Prop_lut5_I1_O)        0.152     6.139 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_37/O
                         net (fo=1, routed)           0.436     6.576    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_37_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.326     6.902 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_18/O
                         net (fo=6, routed)           0.846     7.747    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_18_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I2_O)        0.124     7.871 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_8/O
                         net (fo=1, routed)           0.750     8.621    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_8_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_4/O
                         net (fo=2, routed)           2.964    11.709    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124    11.833 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay10_out1_i_1/O
                         net (fo=1, routed)           0.000    11.833    design_1_i/MCP_DRIVER_0/inst/SDI_1
    SLICE_X41Y41         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.515    18.682    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y41         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
                         clock pessimism              0.493    19.174    
                         clock uncertainty           -0.283    18.891    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    18.922    design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg
  -------------------------------------------------------------------
                         required time                         18.922    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.387ns  (logic 3.091ns (27.145%)  route 8.296ns (72.855%))
  Logic Levels:           11  (CARRY4=4 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.551    -0.790    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y50         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=116, routed)         1.598     1.227    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay11_ctrl_delay_out
    SLICE_X20Y75         LUT2 (Prop_lut2_I1_O)        0.299     1.526 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out[4]_i_3/O
                         net (fo=1, routed)           0.740     2.266    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/data14[0]
    SLICE_X16Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.846 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.846    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[4]_i_2_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.960 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.960    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[8]_i_2_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.074 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.074    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[12]_i_2_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.188 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[15]_i_2/CO[3]
                         net (fo=42, routed)          1.437     4.625    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out_reg[15]_i_2_n_0
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.150     4.775 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out[1]_i_2/O
                         net (fo=3, routed)           0.702     5.477    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/selector_reg_out[1]_i_2_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.348     5.825 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_reg_out[1]_i_13/O
                         net (fo=3, routed)           0.604     6.429    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_reg_out[1]_i_13_n_0
    SLICE_X14Y76         LUT3 (Prop_lut3_I0_O)        0.117     6.546 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/payload[0]_i_6/O
                         net (fo=14, routed)          1.338     7.884    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/payload[0]_i_6_n_0
    SLICE_X26Y73         LUT2 (Prop_lut2_I1_O)        0.357     8.241 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay6_out_i_6/O
                         net (fo=2, routed)           0.739     8.979    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay6_out_i_6_n_0
    SLICE_X23Y75         LUT6 (Prop_lut6_I2_O)        0.355     9.334 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay6_out_i_3/O
                         net (fo=1, routed)           1.138    10.473    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay6_out_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.597 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/Delay6_out_i_1/O
                         net (fo=1, routed)           0.000    10.597    design_1_i/MCP_DRIVER_0/inst/nCS3_1
    SLICE_X32Y65         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.428    18.594    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X32Y65         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/C
                         clock pessimism              0.571    19.165    
                         clock uncertainty           -0.283    18.881    
    SLICE_X32Y65         FDRE (Setup_fdre_C_D)        0.079    18.960    design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg
  -------------------------------------------------------------------
                         required time                         18.960    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[29][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[29][1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[29][1]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[29][1]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][17]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][17]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][17]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][18]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][18]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[30][18]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][0]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][0]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][0]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][1]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][1]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][2]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][2]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][3]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/rd_4_reg_reg[9][3]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/c0_serial_1_1_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.624ns  (logic 0.456ns (4.292%)  route 10.168ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.627    -0.714    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.258 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12213, routed)      10.168     9.910    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/reset
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/c0_serial_1_1_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.435    18.602    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X18Y32         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/c0_serial_1_1_reg[0][11]/C
                         clock pessimism              0.501    19.102    
                         clock uncertainty           -0.283    18.819    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.524    18.295    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/c0_serial_1_1_reg[0][11]
  -------------------------------------------------------------------
                         required time                         18.295    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  8.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/I_load_in_3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.441%)  route 0.236ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.558    -0.532    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X17Y55         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/I_load_in_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/PFC_Van_3ph_0/inst/I_load_in_3_reg[10]/Q
                         net (fo=1, routed)           0.236    -0.155    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[64]
    SLICE_X16Y49         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.832    -0.761    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X16Y49         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[64]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.076    -0.182    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[64]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay1_out1_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.314%)  route 0.218ns (60.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.554    -0.536    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay1_out1_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay1_out1_reg[2][15]/Q
                         net (fo=2, routed)           0.218    -0.177    <hidden>
    SLICE_X16Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.817    -0.775    <hidden>
    SLICE_X16Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.277    
    SLICE_X16Y81         FDRE (Hold_fdre_C_D)         0.072    -0.205    <hidden>
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.633%)  route 0.195ns (60.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.561    -0.529    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1][0]/Q
                         net (fo=1, routed)           0.195    -0.206    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1]_337[0]
    SLICE_X16Y56         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.826    -0.766    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X16Y56         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][0]/C
                         clock pessimism              0.503    -0.263    
    SLICE_X16Y56         FDRE (Hold_fdre_C_D)         0.025    -0.238    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.274ns (63.056%)  route 0.161ns (36.944%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.565    -0.525    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1][10]/Q
                         net (fo=1, routed)           0.161    -0.200    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay3_out1_2_reg[1]_337[10]
    SLICE_X26Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.090 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.090    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1[1]_338[10]
    SLICE_X26Y51         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.832    -0.761    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X26Y51         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][10]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.134    -0.124    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add2_out1_1_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.292%)  route 0.207ns (52.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.559    -0.531    <hidden>
    SLICE_X17Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  <hidden>
                         net (fo=1, routed)           0.207    -0.182    <hidden>
    SLICE_X15Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.137 r  <hidden>
                         net (fo=1, routed)           0.000    -0.137    <hidden>
    SLICE_X15Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.830    -0.762    <hidden>
    SLICE_X15Y97         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.264    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.092    -0.172    <hidden>
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_2_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.295%)  route 0.198ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.562    -0.528    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X14Y51         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][16]/Q
                         net (fo=1, routed)           0.198    -0.166    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1]_302[16]
    SLICE_X16Y54         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_2_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.826    -0.766    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_2_reg[1][16]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.066    -0.202    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_2_reg[1][16]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.018%)  route 0.210ns (52.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.558    -0.532    <hidden>
    SLICE_X16Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  <hidden>
                         net (fo=1, routed)           0.210    -0.181    <hidden>
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  <hidden>
                         net (fo=1, routed)           0.000    -0.136    <hidden>
    SLICE_X15Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.829    -0.763    <hidden>
    SLICE_X15Y95         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.265    
    SLICE_X15Y95         FDRE (Hold_fdre_C_D)         0.092    -0.173    <hidden>
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_last_value_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.243%)  route 0.176ns (43.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.562    -0.528    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/clk
    SLICE_X24Y50         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_last_value_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_last_value_reg[47]/Q
                         net (fo=2, routed)           0.176    -0.224    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1_0_1_reg[47]
    SLICE_X24Y49         LUT3 (Prop_lut3_I2_O)        0.098    -0.126 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/dout_bypass_last_value[47]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_1[47]
    SLICE_X24Y49         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.835    -0.758    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value_reg[47]/C
                         clock pessimism              0.503    -0.255    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.091    -0.164    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value_reg[47]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay8_out1_2_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.806%)  route 0.242ns (63.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.590    -0.500    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X5Y44          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay8_out1_2_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay8_out1_2_reg[1][6]/Q
                         net (fo=1, routed)           0.242    -0.117    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay8_out1_2_reg[1]_300[6]
    SLICE_X7Y52          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.859    -0.734    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X7Y52          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][6]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.076    -0.155    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_0_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage2_1_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.252ns (60.601%)  route 0.164ns (39.399%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.562    -0.528    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk
    SLICE_X15Y50         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_0_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_0_1_reg[2]/Q
                         net (fo=3, routed)           0.164    -0.223    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_0_1_reg__0[2]
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.178 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage2_1_1[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/PFC_Van_3ph_0/inst_n_1828
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.112 r  design_1_i/PFC_Van_3ph_0/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage2_1_1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.112    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage2_1_1_reg[43]_0[2]
    SLICE_X13Y47         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage2_1_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.833    -0.760    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk
    SLICE_X13Y47         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage2_1_1_reg[2]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.105    -0.152    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage2_1_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_15
Waveform(ns):       { 0.000 5.234 }
Period(ns):         10.468
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y22      design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/Gain3_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y18      design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/on_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y13      design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y9       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y15      design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y11      design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y7       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y5       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y1       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y3       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.468      202.892    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X6Y88      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack      205.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             205.384ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.839ns (22.868%)  route 2.830ns (77.132%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 208.831 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.629    -0.712    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419    -0.293 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/Q
                         net (fo=6, routed)           0.856     0.563    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.296     0.859 f  design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_8/O
                         net (fo=3, routed)           1.163     2.022    design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_8_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I1_O)        0.124     2.146 r  design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_7/O
                         net (fo=1, routed)           0.811     2.957    design_1_i/sine_3ph_0/inst/u_Lookup_Table3/prelookup_idx_2[0]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.485   208.831    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                         clock pessimism              0.573   209.403    
                         clock uncertainty           -0.496   208.907    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   208.341    design_1_i/sine_3ph_0/inst/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                        208.341    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                205.384    

Slack (MET) :             205.599ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.609ns (18.754%)  route 2.638ns (81.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 208.831 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.629    -0.712    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]/Q
                         net (fo=9, routed)           1.917     1.661    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]
    SLICE_X8Y5           LUT3 (Prop_lut3_I1_O)        0.153     1.814 r  design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_3/O
                         net (fo=1, routed)           0.721     2.535    design_1_i/sine_3ph_0/inst/u_Lookup_Table3/prelookup_idx_2[4]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.485   208.831    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                         clock pessimism              0.573   209.403    
                         clock uncertainty           -0.496   208.907    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.773   208.134    design_1_i/sine_3ph_0/inst/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                        208.134    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                205.599    

Slack (MET) :             205.826ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.580ns (17.973%)  route 2.647ns (82.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 208.831 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.629    -0.712    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]/Q
                         net (fo=9, routed)           1.917     1.661    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[5]
    SLICE_X8Y5           LUT3 (Prop_lut3_I1_O)        0.124     1.785 r  design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_4/O
                         net (fo=1, routed)           0.730     2.515    design_1_i/sine_3ph_0/inst/u_Lookup_Table3/prelookup_idx_2[3]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.485   208.831    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                         clock pessimism              0.573   209.403    
                         clock uncertainty           -0.496   208.907    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   208.341    design_1_i/sine_3ph_0/inst/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                        208.341    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                205.826    

Slack (MET) :             205.868ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.839ns (24.963%)  route 2.522ns (75.037%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.629    -0.712    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419    -0.293 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/Q
                         net (fo=6, routed)           0.856     0.563    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.296     0.859 f  design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_8/O
                         net (fo=3, routed)           1.116     1.976    design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_8_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     2.100 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1/O
                         net (fo=7, routed)           0.550     2.649    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X5Y4           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]/C
                         clock pessimism              0.587   209.443    
                         clock uncertainty           -0.496   208.947    
    SLICE_X5Y4           FDRE (Setup_fdre_C_R)       -0.429   208.518    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                        208.518    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                205.868    

Slack (MET) :             205.868ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.839ns (24.963%)  route 2.522ns (75.037%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.629    -0.712    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419    -0.293 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]/Q
                         net (fo=6, routed)           0.856     0.563    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[4]
    SLICE_X7Y4           LUT3 (Prop_lut3_I2_O)        0.296     0.859 f  design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_8/O
                         net (fo=3, routed)           1.116     1.976    design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_8_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     2.100 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1/O
                         net (fo=7, routed)           0.550     2.649    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X5Y4           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]/C
                         clock pessimism              0.587   209.443    
                         clock uncertainty           -0.496   208.947    
    SLICE_X5Y4           FDRE (Setup_fdre_C_R)       -0.429   208.518    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                        208.518    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                205.868    

Slack (MET) :             205.898ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.756%)  route 2.532ns (78.244%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.630    -0.711    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/Q
                         net (fo=3, routed)           0.578     0.323    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          1.398     1.845    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     1.969 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.556     2.525    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/C
                         clock pessimism              0.587   209.443    
                         clock uncertainty           -0.496   208.947    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524   208.423    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                        208.423    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                205.898    

Slack (MET) :             205.898ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.756%)  route 2.532ns (78.244%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.630    -0.711    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/Q
                         net (fo=3, routed)           0.578     0.323    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          1.398     1.845    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     1.969 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.556     2.525    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/C
                         clock pessimism              0.587   209.443    
                         clock uncertainty           -0.496   208.947    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524   208.423    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                        208.423    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                205.898    

Slack (MET) :             205.898ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.756%)  route 2.532ns (78.244%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.630    -0.711    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/Q
                         net (fo=3, routed)           0.578     0.323    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          1.398     1.845    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     1.969 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.556     2.525    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]/C
                         clock pessimism              0.587   209.443    
                         clock uncertainty           -0.496   208.947    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524   208.423    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                        208.423    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                205.898    

Slack (MET) :             205.898ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.756%)  route 2.532ns (78.244%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.630    -0.711    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/Q
                         net (fo=3, routed)           0.578     0.323    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          1.398     1.845    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     1.969 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.556     2.525    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/C
                         clock pessimism              0.587   209.443    
                         clock uncertainty           -0.496   208.947    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524   208.423    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                        208.423    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                205.898    

Slack (MET) :             205.898ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.744ns (25.214%)  route 2.207ns (74.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 208.831 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.629    -0.712    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419    -0.293 f  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[6]/Q
                         net (fo=9, routed)           1.398     1.105    design_1_i/sine_3ph_0/inst/u_vc/ADDRARDADDR[6]
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.325     1.430 r  design_1_i/sine_3ph_0/inst/u_vc/Delay2_out1_reg_i_2/O
                         net (fo=1, routed)           0.809     2.239    design_1_i/sine_3ph_0/inst/u_vc_n_1
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.485   208.831    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                         clock pessimism              0.573   209.403    
                         clock uncertainty           -0.496   208.907    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.770   208.137    design_1_i/sine_3ph_0/inst/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                        208.137    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                205.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.301    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.498    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.075    -0.423    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.289    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_1_in4_in
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.078    -0.420    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.591    -0.499    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/Q
                         net (fo=6, routed)           0.072    -0.286    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg_n_0_[3]
    SLICE_X4Y0           LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/p_1_in[5]
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.861    -0.732    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.246    -0.486    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.092    -0.394    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.599%)  route 0.212ns (62.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.564    -0.526    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/Q
                         net (fo=9, routed)           0.212    -0.185    design_1_i/sine_3ph_0/inst/address_cnt1_reg_1[6]
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.874    -0.719    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                         clock pessimism              0.250    -0.468    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.338    design_1_i/sine_3ph_0/inst/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X2Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.278    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X2Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X2Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.498    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.060    -0.438    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.730%)  route 0.093ns (33.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.093    -0.264    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/seq_cnt[3]
    SLICE_X0Y0           LUT4 (Prop_lut4_I1_O)        0.045    -0.219 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/p_3_out[0]
    SLICE_X0Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X0Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.092    -0.393    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.921%)  route 0.114ns (38.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X0Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.242    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_i_1_n_0
    SLICE_X0Y1           FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X0Y1           FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/C
                         clock pessimism              0.248    -0.482    
    SLICE_X0Y1           FDSE (Hold_fdse_C_D)         0.092    -0.390    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.243    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_2_in3_in
    SLICE_X1Y1           LUT5 (Prop_lut5_I2_O)        0.045    -0.198 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.248    -0.482    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.091    -0.391    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.302    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X1Y1           LUT5 (Prop_lut5_I2_O)        0.099    -0.203 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.232    -0.498    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.092    -0.406    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.989%)  route 0.113ns (35.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X2Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.221    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/p_3_out[2]
    SLICE_X0Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X0Y0           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.092    -0.390    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_15
Waveform(ns):       { 0.000 105.090 }
Period(ns):         210.180
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         210.180     207.604    RAMB18_X0Y0      design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         210.180     207.604    RAMB18_X0Y1      design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         210.180     207.604    RAMB18_X0Y2      design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         210.180     208.025    BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         210.180     208.931    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X6Y35      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X1Y18      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X0Y30      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X1Y21      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X1Y25      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       210.180     3.180      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X2Y1       design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X2Y1       design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X6Y35      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X6Y35      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y18      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y18      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X0Y30      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X0Y30      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y21      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y21      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X2Y1       design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X2Y1       design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X6Y35      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X6Y35      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y18      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y18      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X0Y30      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X0Y30      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y21      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y21      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  clkfbout_design_1_clk_wiz_15

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_15
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.466ns  (logic 4.483ns (60.041%)  route 2.984ns (39.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.551    -0.790    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y50         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=116, routed)         0.649     0.278    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.325     0.603 r  design_1_i/MCP_DRIVER_0/inst/nCS2_INST_0/O
                         net (fo=3, routed)           2.335     2.937    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.739     6.676 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000     6.676    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.438ns  (logic 4.175ns (56.127%)  route 3.263ns (43.873%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.545    -0.796    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X32Y65         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.278 r  design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/Q
                         net (fo=3, routed)           1.140     0.862    design_1_i/MCP_DRIVER_0/inst/Delay11_out
    SLICE_X30Y51         LUT2 (Prop_lut2_I0_O)        0.124     0.986 r  design_1_i/MCP_DRIVER_0/inst/nCS4_INST_0/O
                         net (fo=4, routed)           2.123     3.109    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     6.641 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000     6.641    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.320ns  (logic 4.054ns (55.380%)  route 3.266ns (44.620%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.532    -0.809    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X14Y72         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.291 r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/Q
                         net (fo=5, routed)           3.266     2.975    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.536     6.511 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     6.511    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.261ns  (logic 4.247ns (58.493%)  route 3.014ns (41.507%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.551    -0.790    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y50         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=116, routed)         0.649     0.278    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.299     0.577 r  design_1_i/MCP_DRIVER_0/inst/nCS1_INST_0/O
                         net (fo=3, routed)           2.365     2.942    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.529     6.471 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000     6.471    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.261ns  (logic 4.174ns (57.477%)  route 3.088ns (42.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.545    -0.796    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X32Y65         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.278 r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/Q
                         net (fo=2, routed)           0.955     0.676    design_1_i/MCP_DRIVER_0/inst/Delay6_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.800 r  design_1_i/MCP_DRIVER_0/inst/nCS3_INST_0/O
                         net (fo=4, routed)           2.133     2.934    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.532     6.465 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000     6.465    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.236ns  (logic 3.434ns (47.454%)  route 3.802ns (52.546%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.542    -0.799    design_1_i/amc_simulator_0/inst/clk
    SLICE_X23Y84         FDSE                                         r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDSE (Prop_fdse_C_Q)         0.456    -0.343 r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           3.802     3.459    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.978     6.436 r  va_OBUF_inst/O
                         net (fo=0)                   0.000     6.436    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.937ns  (logic 3.500ns (50.458%)  route 3.437ns (49.542%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.534    -0.807    design_1_i/amc_simulator_2/inst/clk
    SLICE_X32Y76         FDSE                                         r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDSE (Prop_fdse_C_Q)         0.518    -0.289 r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           3.437     3.148    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         2.982     6.130 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000     6.130    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.652ns  (logic 3.505ns (52.696%)  route 3.147ns (47.304%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.547    -0.794    design_1_i/amc_simulator_1/inst/clk
    SLICE_X32Y63         FDSE                                         r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDSE (Prop_fdse_C_Q)         0.518    -0.276 r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           3.147     2.870    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         2.987     5.858 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000     5.858    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        5.532ns  (logic 3.992ns (72.164%)  route 1.540ns (27.836%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.633    -0.708    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y41         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/Q
                         net (fo=6, routed)           1.540     1.288    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.536     4.824 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000     4.824    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 1.378ns (82.373%)  route 0.295ns (17.627%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.592    -0.498    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X41Y41         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/Q
                         net (fo=6, routed)           0.295    -0.062    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.237     1.175 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000     1.175    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.442ns (66.022%)  route 0.742ns (33.978%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.562    -0.528    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X30Y51         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.364 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep/Q
                         net (fo=113, routed)         0.186    -0.177    design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep_n_0
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.132 r  design_1_i/MCP_DRIVER_0/inst/nCS4_INST_0/O
                         net (fo=4, routed)           0.556     0.424    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.233     1.657 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000     1.657    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.442ns (65.753%)  route 0.751ns (34.247%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.562    -0.528    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X30Y51         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.364 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep/Q
                         net (fo=113, routed)         0.172    -0.192    design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg_rep_n_0
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  design_1_i/MCP_DRIVER_0/inst/nCS3_INST_0/O
                         net (fo=4, routed)           0.579     0.432    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         1.233     1.665 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000     1.665    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 1.307ns (58.441%)  route 0.930ns (41.559%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.557    -0.533    design_1_i/amc_simulator_1/inst/clk
    SLICE_X32Y63         FDSE                                         r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDSE (Prop_fdse_C_Q)         0.164    -0.369 r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           0.930     0.561    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.143     1.704 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000     1.704    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.416ns (61.341%)  route 0.893ns (38.659%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.562    -0.528    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X24Y51         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/Q
                         net (fo=4, routed)           0.212    -0.174    design_1_i/MCP_DRIVER_0/inst/Delay8_out
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 r  design_1_i/MCP_DRIVER_0/inst/nCS1_INST_0/O
                         net (fo=3, routed)           0.680     0.551    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         1.230     1.781 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000     1.781    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.302ns (55.113%)  route 1.061ns (44.887%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.549    -0.541    design_1_i/amc_simulator_2/inst/clk
    SLICE_X32Y76         FDSE                                         r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDSE (Prop_fdse_C_Q)         0.164    -0.377 r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           1.061     0.684    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.138     1.823 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000     1.823    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay7_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.486ns (61.225%)  route 0.941ns (38.775%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.562    -0.528    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X24Y51         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay7_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/MCP_DRIVER_0/inst/Delay7_out_reg/Q
                         net (fo=4, routed)           0.261    -0.125    design_1_i/MCP_DRIVER_0/inst/Delay7_out
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.043    -0.082 r  design_1_i/MCP_DRIVER_0/inst/nCS2_INST_0/O
                         net (fo=3, routed)           0.680     0.597    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.302     1.899 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000     1.899    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 1.401ns (56.848%)  route 1.063ns (43.152%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X14Y72         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/Q
                         net (fo=5, routed)           1.063     0.689    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.237     1.925 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     1.925    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.275ns (51.466%)  route 1.202ns (48.534%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.554    -0.536    design_1_i/amc_simulator_0/inst/clk
    SLICE_X23Y84         FDSE                                         r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           1.202     0.807    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.134     1.941 r  va_OBUF_inst/O
                         net (fo=0)                   0.000     1.941    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  1.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.978%)  route 0.848ns (65.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.848     1.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X2Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X2Y60          FDCE (Setup_fdce_C_D)       -0.047    10.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.421    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  9.117    

Slack (MET) :             9.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.631%)  route 0.756ns (62.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.756     1.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X0Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X0Y60          FDCE (Setup_fdce_C_D)       -0.071    10.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  9.185    

Slack (MET) :             9.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.163ns  (logic 0.456ns (39.221%)  route 0.707ns (60.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.707     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)       -0.095    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  9.210    

Slack (MET) :             9.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.196ns  (logic 0.456ns (38.135%)  route 0.740ns (61.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.740     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X2Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X2Y60          FDCE (Setup_fdce_C_D)       -0.043    10.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  9.229    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.196%)  route 0.678ns (59.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.678     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X1Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X1Y59          FDCE (Setup_fdce_C_D)       -0.095    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.310%)  route 0.573ns (55.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.573     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)       -0.095    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  9.344    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.278%)  route 0.598ns (56.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X6Y89          FDCE (Setup_fdce_C_D)       -0.043    10.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.300%)  route 0.448ns (51.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X6Y89          FDCE (Setup_fdce_C_D)       -0.222    10.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  9.379    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        2.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB_D1/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC_D1/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMS32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMS32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.323ns  (logic 1.617ns (13.126%)  route 10.705ns (86.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.266    14.323    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WE
    SLICE_X18Y5          RAMS32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443    18.610    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X18Y5          RAMS32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD_D1/CLK
                         clock pessimism              0.000    18.610    
                         clock uncertainty           -0.883    17.727    
    SLICE_X18Y5          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    16.992    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         16.992    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.248ns  (logic 1.617ns (13.206%)  route 10.631ns (86.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.191    14.248    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/WE
    SLICE_X22Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.444    18.611    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/WCLK
    SLICE_X22Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA/CLK
                         clock pessimism              0.000    18.611    
                         clock uncertainty           -0.883    17.728    
    SLICE_X22Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.993    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.248ns  (logic 1.617ns (13.206%)  route 10.631ns (86.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        9.439    12.905    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X27Y7          LUT3 (Prop_lut3_I1_O)        0.152    13.057 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_1__6/O
                         net (fo=136, routed)         1.191    14.248    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/WE
    SLICE_X22Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.444    18.611    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/WCLK
    SLICE_X22Y5          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA_D1/CLK
                         clock pessimism              0.000    18.611    
                         clock uncertainty           -0.883    17.728    
    SLICE_X22Y5          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.735    16.993    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.993    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  2.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.767ns  (logic 0.278ns (36.311%)  route 0.488ns (63.689%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.488     1.722    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.767 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out[2][16]_i_1/O
                         net (fo=1, routed)           0.000     1.767    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_8[2]_19[16]
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.091     0.234    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[1][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.681ns  (logic 0.233ns (34.294%)  route 0.447ns (65.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.447     1.681    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.854    -0.739    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[1][23]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.883     0.144    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.105    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.681ns  (logic 0.233ns (34.294%)  route 0.447ns (65.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.447     1.681    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][23]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.854    -0.739    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][23]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.883     0.144    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.105    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][23]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.681ns  (logic 0.233ns (34.294%)  route 0.447ns (65.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.447     1.681    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][23]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.854    -0.739    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][23]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.883     0.144    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.105    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][23]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.681ns  (logic 0.233ns (34.294%)  route 0.447ns (65.706%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.447     1.681    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][22]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.854    -0.739    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][22]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.883     0.144    
    SLICE_X0Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.105    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.845ns  (logic 0.278ns (32.940%)  route 0.567ns (67.060%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.567     1.800    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.845 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out[3][16]_i_1/O
                         net (fo=1, routed)           0.000     1.845    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_8[3]_20[16]
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.092     0.235    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.845ns  (logic 0.278ns (32.934%)  route 0.567ns (67.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.567     1.800    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.845 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out[5][23]_i_1/O
                         net (fo=1, routed)           0.000     1.845    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_8[5]_22[23]
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[5][23]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.092     0.235    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.719ns  (logic 0.233ns (32.447%)  route 0.486ns (67.553%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.486     1.719    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X0Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.719ns  (logic 0.233ns (32.447%)  route 0.486ns (67.553%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.486     1.719    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X0Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[4][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.719ns  (logic 0.233ns (32.447%)  route 0.486ns (67.553%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        0.486     1.719    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[4][23]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X0Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[4][23]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X0Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/State_out_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  1.616    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       31.579ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.326ns  (logic 0.518ns (39.076%)  route 0.808ns (60.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.808     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X1Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y61          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                 31.579    

Slack (MET) :             31.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.493%)  route 0.829ns (64.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.829     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X7Y72          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y72          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 31.620    

Slack (MET) :             31.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.641%)  route 0.617ns (56.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.617     1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X1Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y61          FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 31.641    

Slack (MET) :             31.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.476%)  route 0.794ns (63.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.794     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 31.647    

Slack (MET) :             31.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.621%)  route 0.617ns (54.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.617     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X1Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y61          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 31.772    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.922%)  route 0.632ns (58.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.632     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y92          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             31.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.023ns  (logic 0.456ns (44.561%)  route 0.567ns (55.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.567     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y92          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 31.884    

Slack (MET) :             31.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.925ns  (logic 0.456ns (49.280%)  route 0.469ns (50.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.469     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y92          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                 31.982    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        4.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.261ns  (logic 2.454ns (57.587%)  route 1.807ns (42.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOPADOP[0]
                         net (fo=1, routed)           1.807     3.524    design_1_i/PFC_Van_3ph_0/inst/vb_i[16]
    SLICE_X8Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443     8.610    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X8Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[16]/C
                         clock pessimism              0.408     9.018    
                         clock uncertainty           -0.616     8.401    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)       -0.045     8.356    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[16]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.196ns  (logic 2.454ns (58.486%)  route 1.742ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[9]
                         net (fo=1, routed)           1.742     3.458    design_1_i/PFC_Van_3ph_0/inst/va_i[9]
    SLICE_X9Y5           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.442     8.609    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y5           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[9]/C
                         clock pessimism              0.408     9.017    
                         clock uncertainty           -0.616     8.400    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.043     8.357    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.209ns  (logic 2.454ns (58.310%)  route 1.755ns (41.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[5]
                         net (fo=1, routed)           1.755     3.471    design_1_i/PFC_Van_3ph_0/inst/vc_i[5]
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.510     8.677    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[5]/C
                         clock pessimism              0.408     9.085    
                         clock uncertainty           -0.616     8.468    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.040     8.428    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.151ns  (logic 2.454ns (59.114%)  route 1.697ns (40.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[8]
                         net (fo=1, routed)           1.697     3.414    design_1_i/PFC_Van_3ph_0/inst/vc_i[8]
    SLICE_X7Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.511     8.678    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[8]/C
                         clock pessimism              0.408     9.086    
                         clock uncertainty           -0.616     8.469    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)       -0.058     8.411    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -3.414    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.135ns  (logic 2.454ns (59.353%)  route 1.681ns (40.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[15]
                         net (fo=1, routed)           1.681     3.397    design_1_i/PFC_Van_3ph_0/inst/vc_i[15]
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.510     8.677    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[15]/C
                         clock pessimism              0.408     9.085    
                         clock uncertainty           -0.616     8.468    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.062     8.406    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[15]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.063ns  (logic 2.454ns (60.400%)  route 1.609ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOPADOP[1]
                         net (fo=1, routed)           1.609     3.326    design_1_i/PFC_Van_3ph_0/inst/vc_i[17]
    SLICE_X13Y3          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.442     8.609    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X13Y3          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[17]/C
                         clock pessimism              0.408     9.017    
                         clock uncertainty           -0.616     8.400    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)       -0.040     8.360    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.050ns  (logic 2.454ns (60.587%)  route 1.596ns (39.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[6]
                         net (fo=1, routed)           1.596     3.313    design_1_i/PFC_Van_3ph_0/inst/vb_i[6]
    SLICE_X13Y5          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.442     8.609    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[6]/C
                         clock pessimism              0.408     9.017    
                         clock uncertainty           -0.616     8.400    
    SLICE_X13Y5          FDRE (Setup_fdre_C_D)       -0.040     8.360    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.313    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.106ns  (logic 2.454ns (59.769%)  route 1.652ns (40.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[4]
                         net (fo=1, routed)           1.652     3.369    design_1_i/PFC_Van_3ph_0/inst/vc_i[4]
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.510     8.677    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]/C
                         clock pessimism              0.408     9.085    
                         clock uncertainty           -0.616     8.468    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.043     8.425    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.024ns  (logic 2.454ns (60.983%)  route 1.570ns (39.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[14]
                         net (fo=1, routed)           1.570     3.287    design_1_i/PFC_Van_3ph_0/inst/vb_i[14]
    SLICE_X13Y1          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.443     8.610    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]/C
                         clock pessimism              0.408     9.018    
                         clock uncertainty           -0.616     8.401    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)       -0.040     8.361    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.041ns  (logic 2.454ns (60.728%)  route 1.587ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[1]
                         net (fo=1, routed)           1.587     3.303    design_1_i/PFC_Van_3ph_0/inst/va_i[1]
    SLICE_X8Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.442     8.609    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X8Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[1]/C
                         clock pessimism              0.408     9.017    
                         clock uncertainty           -0.616     8.400    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)       -0.013     8.387    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  5.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.585ns (50.591%)  route 0.571ns (49.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOPADOP[0]
                         net (fo=1, routed)           0.571     0.672    design_1_i/PFC_Van_3ph_0/inst/vc_i[16]
    SLICE_X8Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.833    -0.760    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X8Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]/C
                         clock pessimism              0.550    -0.210    
                         clock uncertainty            0.616     0.406    
    SLICE_X8Y2           FDRE (Hold_fdre_C_D)         0.064     0.470    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.585ns (49.859%)  route 0.588ns (50.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[3]
                         net (fo=1, routed)           0.588     0.689    design_1_i/PFC_Van_3ph_0/inst/vb_i[3]
    SLICE_X13Y0          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.833    -0.760    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[3]/C
                         clock pessimism              0.550    -0.210    
                         clock uncertainty            0.616     0.406    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.078     0.484    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/DW_L2_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.185ns (16.107%)  route 0.964ns (83.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.581    -0.509    <hidden>
    SLICE_X1Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  <hidden>
                         net (fo=1, routed)           0.556     0.188    <hidden>
    SLICE_X1Y38          LUT1 (Prop_lut1_I0_O)        0.044     0.232 r  <hidden>
                         net (fo=1, routed)           0.408     0.640    design_1_i/PFC_Van_3ph_0/inst/S[0]_hold_fix_1_alias
    SLICE_X0Y21          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/DW_L2_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.850    -0.743    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X0Y21          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/DW_L2_2_reg/C
                         clock pessimism              0.550    -0.193    
                         clock uncertainty            0.616     0.423    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.010     0.433    design_1_i/PFC_Van_3ph_0/inst/DW_L2_2_reg
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.585ns (48.779%)  route 0.614ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[2]
                         net (fo=1, routed)           0.614     0.715    design_1_i/PFC_Van_3ph_0/inst/vc_i[2]
    SLICE_X6Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.860    -0.733    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X6Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[2]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.616     0.433    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.064     0.497    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.164ns (13.844%)  route 1.021ns (86.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.586    -0.504    <hidden>
    SLICE_X6Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  <hidden>
                         net (fo=2, routed)           1.021     0.681    <hidden>
    SLICE_X12Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.824    -0.768    <hidden>
    SLICE_X12Y63         FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.218    
                         clock uncertainty            0.616     0.398    
    SLICE_X12Y63         FDRE (Hold_fdre_C_D)         0.059     0.457    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/UP_L2_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.185ns (16.147%)  route 0.961ns (83.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.583    -0.507    <hidden>
    SLICE_X0Y30          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  <hidden>
                         net (fo=1, routed)           0.633     0.267    <hidden>
    SLICE_X1Y8           LUT1 (Prop_lut1_I0_O)        0.044     0.311 r  <hidden>
                         net (fo=1, routed)           0.328     0.639    design_1_i/PFC_Van_3ph_0/inst/S[0]_hold_fix_1_alias_4
    SLICE_X2Y23          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/UP_L2_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.847    -0.746    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X2Y23          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/UP_L2_2_reg/C
                         clock pessimism              0.550    -0.196    
                         clock uncertainty            0.616     0.420    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)        -0.007     0.413    design_1_i/PFC_Van_3ph_0/inst/UP_L2_2_reg
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.585ns (48.708%)  route 0.616ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.604    -0.485    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.100 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[2]
                         net (fo=1, routed)           0.616     0.716    design_1_i/PFC_Van_3ph_0/inst/va_i[2]
    SLICE_X9Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.832    -0.761    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[2]/C
                         clock pessimism              0.550    -0.211    
                         clock uncertainty            0.616     0.405    
    SLICE_X9Y4           FDRE (Hold_fdre_C_D)         0.076     0.481    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.585ns (47.285%)  route 0.652ns (52.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[3]
                         net (fo=1, routed)           0.652     0.753    design_1_i/PFC_Van_3ph_0/inst/vc_i[3]
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.860    -0.733    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.616     0.433    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.076     0.509    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.585ns (48.274%)  route 0.627ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[9]
                         net (fo=1, routed)           0.627     0.728    design_1_i/PFC_Van_3ph_0/inst/vc_i[9]
    SLICE_X9Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.832    -0.761    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]/C
                         clock pessimism              0.550    -0.211    
                         clock uncertainty            0.616     0.405    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.078     0.483    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.585ns (48.522%)  route 0.621ns (51.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.604    -0.485    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.100 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[10]
                         net (fo=1, routed)           0.621     0.720    design_1_i/PFC_Van_3ph_0/inst/va_i[10]
    SLICE_X9Y6           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.832    -0.761    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y6           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[10]/C
                         clock pessimism              0.550    -0.211    
                         clock uncertainty            0.616     0.405    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.066     0.471    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        4.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.955ns  (logic 1.589ns (14.509%)  route 9.365ns (85.491%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.577    12.955    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.955ns  (logic 1.589ns (14.509%)  route 9.365ns (85.491%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.577    12.955    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.955ns  (logic 1.589ns (14.509%)  route 9.365ns (85.491%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.577    12.955    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.955ns  (logic 1.589ns (14.509%)  route 9.365ns (85.491%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.577    12.955    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.955ns  (logic 1.589ns (14.509%)  route 9.365ns (85.491%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.577    12.955    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.950ns  (logic 1.589ns (14.515%)  route 9.361ns (85.485%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.573    12.950    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X5Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.950ns  (logic 1.589ns (14.515%)  route 9.361ns (85.485%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.573    12.950    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X5Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.950ns  (logic 1.589ns (14.515%)  route 9.361ns (85.485%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.573    12.950    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X5Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.950ns  (logic 1.589ns (14.515%)  route 9.361ns (85.485%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        8.788    12.253    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.124    12.377 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.573    12.950    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511    18.678    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/C
                         clock pessimism              0.000    18.678    
                         clock uncertainty           -1.096    17.581    
    SLICE_X5Y0           FDRE (Setup_fdre_C_R)       -0.429    17.152    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        10.238ns  (logic 1.713ns (16.737%)  route 8.524ns (83.263%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=9146, routed)        6.570    10.035    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    10.159 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          1.398    11.558    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    11.682 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.556    12.238    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510    18.677    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X6Y5           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/C
                         clock pessimism              0.000    18.677    
                         clock uncertainty           -1.096    17.580    
    SLICE_X6Y5           FDRE (Setup_fdre_C_R)       -0.524    17.056    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  4.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.269ns  (arrival time - required time)
  Source:                 UP_L2_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.359ns (49.158%)  route 0.371ns (50.842%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    P14                                               0.000     2.000 r  UP_L2_0 (IN)
                         net (fo=0)                   0.000     2.000    UP_L2_0
    P14                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  UP_L2_0_IBUF_inst/O
                         net (fo=1, routed)           0.371     2.615    <hidden>
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.045     2.660 r  <hidden>
                         net (fo=1, routed)           0.000     2.660    <hidden>
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.730 r  <hidden>
                         net (fo=1, routed)           0.000     2.730    <hidden>
    SLICE_X0Y30          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.852    -0.741    <hidden>
    SLICE_X0Y30          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            1.096     0.355    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     0.460    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.312ns  (arrival time - required time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.804ns  (logic 0.349ns (43.383%)  route 0.455ns (56.617%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    L15                                               0.000     2.000 r  en_gd (IN)
                         net (fo=0)                   0.000     2.000    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         0.234     2.234 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           0.455     2.689    <hidden>
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.045     2.734 r  <hidden>
                         net (fo=1, routed)           0.000     2.734    <hidden>
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.804 r  <hidden>
                         net (fo=1, routed)           0.000     2.804    <hidden>
    SLICE_X6Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.855    -0.738    <hidden>
    SLICE_X6Y35          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            1.096     0.358    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.134     0.492    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.408ns  (arrival time - required time)
  Source:                 DW_L2_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.358ns (41.365%)  route 0.508ns (58.635%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    P15                                               0.000     2.000 r  DW_L2_0 (IN)
                         net (fo=0)                   0.000     2.000    DW_L2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.243     2.243 r  DW_L2_0_IBUF_inst/O
                         net (fo=1, routed)           0.508     2.752    <hidden>
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.045     2.797 r  <hidden>
                         net (fo=1, routed)           0.000     2.797    <hidden>
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.867 r  <hidden>
                         net (fo=1, routed)           0.000     2.867    <hidden>
    SLICE_X1Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.850    -0.743    <hidden>
    SLICE_X1Y21          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            1.096     0.353    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     0.458    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 UP_L3_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.353ns (39.221%)  route 0.547ns (60.779%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    N15                                               0.000     2.000 r  UP_L3_0 (IN)
                         net (fo=0)                   0.000     2.000    UP_L3_0
    N15                  IBUF (Prop_ibuf_I_O)         0.238     2.238 r  UP_L3_0_IBUF_inst/O
                         net (fo=1, routed)           0.547     2.785    <hidden>
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.045     2.830 r  <hidden>
                         net (fo=1, routed)           0.000     2.830    <hidden>
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.900 r  <hidden>
                         net (fo=1, routed)           0.000     2.900    <hidden>
    SLICE_X1Y25          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.846    -0.747    <hidden>
    SLICE_X1Y25          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.747    
                         clock uncertainty            1.096     0.349    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     0.454    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.523ns  (arrival time - required time)
  Source:                 DW_L3_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.353ns (34.973%)  route 0.657ns (65.027%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    N14                                               0.000     2.000 r  DW_L3_0 (IN)
                         net (fo=0)                   0.000     2.000    DW_L3_0
    N14                  IBUF (Prop_ibuf_I_O)         0.238     2.238 r  DW_L3_0_IBUF_inst/O
                         net (fo=1, routed)           0.657     2.895    <hidden>
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.045     2.940 r  <hidden>
                         net (fo=1, routed)           0.000     2.940    <hidden>
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.010 r  <hidden>
                         net (fo=1, routed)           0.000     3.010    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.850    -0.743    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            1.096     0.353    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     0.487    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             3.117ns  (arrival time - required time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.578ns  (logic 0.349ns (22.117%)  route 1.229ns (77.883%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    L15                                               0.000     2.000 r  en_gd (IN)
                         net (fo=0)                   0.000     2.000    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         0.234     2.234 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.229     3.463    <hidden>
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.045     3.508 r  <hidden>
                         net (fo=1, routed)           0.000     3.508    <hidden>
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.578 r  <hidden>
                         net (fo=1, routed)           0.000     3.578    <hidden>
    SLICE_X1Y18          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.853    -0.740    <hidden>
    SLICE_X1Y18          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            1.096     0.356    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     0.461    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.840ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.296ns  (logic 0.278ns (8.446%)  route 3.018ns (91.554%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        3.018     4.251    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.045     4.296 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_i_1/O
                         net (fo=1, routed)           0.000     4.296    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.861    -0.732    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X5Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            1.096     0.364    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.092     0.456    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           4.296    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             4.444ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.741ns  (logic 0.278ns (7.442%)  route 3.463ns (92.558%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        3.188     4.421    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.045     4.466 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.275     4.741    design_1_i/sine_3ph_0/inst/u_vb/enb_1_1000_0
    SLICE_X9Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]/C
                         clock pessimism              0.000    -0.760    
                         clock uncertainty            1.096     0.336    
    SLICE_X9Y1           FDRE (Hold_fdre_C_CE)       -0.039     0.297    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.741ns  (logic 0.278ns (7.442%)  route 3.463ns (92.558%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        3.188     4.421    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.045     4.466 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.275     4.741    design_1_i/sine_3ph_0/inst/u_vb/enb_1_1000_0
    SLICE_X9Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/C
                         clock pessimism              0.000    -0.760    
                         clock uncertainty            1.096     0.336    
    SLICE_X9Y1           FDRE (Hold_fdre_C_CE)       -0.039     0.297    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.741ns  (logic 0.278ns (7.442%)  route 3.463ns (92.558%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=9146, routed)        3.188     4.421    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.045     4.466 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.275     4.741    design_1_i/sine_3ph_0/inst/u_vb/enb_1_1000_0
    SLICE_X9Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/C
                         clock pessimism              0.000    -0.760    
                         clock uncertainty            1.096     0.336    
    SLICE_X9Y1           FDRE (Hold_fdre_C_CE)       -0.039     0.297    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  4.444    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y68          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X4Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y68          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X4Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y68          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X4Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y68          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X4Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y68          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X4Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189    -0.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y68          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X4Y68          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.105%)  route 0.239ns (62.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.239    -0.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.250    -0.494    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.105%)  route 0.239ns (62.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.239    -0.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.849    -0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.250    -0.494    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.612%)  route 0.244ns (63.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.580    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.244    -0.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y72          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.844    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y72          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.250    -0.499    
    SLICE_X6Y72          FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.586    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y87          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDPE (Prop_fdpe_C_Q)         0.128    -0.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y87          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.855    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y87          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.247    -0.491    
    SLICE_X1Y87          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.217ns (18.858%)  route 5.237ns (81.142%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 36.333 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.360    10.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y57          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y57          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.246    36.579    
                         clock uncertainty           -0.035    36.544    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.613    35.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.931    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                 25.772    

Slack (MET) :             25.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.217ns (18.858%)  route 5.237ns (81.142%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 36.333 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.360    10.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y57          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y57          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.246    36.579    
                         clock uncertainty           -0.035    36.544    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.613    35.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.931    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                 25.772    

Slack (MET) :             25.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.217ns (18.858%)  route 5.237ns (81.142%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 36.333 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.360    10.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y57          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y57          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.246    36.579    
                         clock uncertainty           -0.035    36.544    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.613    35.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.931    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                 25.772    

Slack (MET) :             25.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.217ns (18.858%)  route 5.237ns (81.142%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 36.333 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.360    10.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y57          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500    36.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y57          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.246    36.579    
                         clock uncertainty           -0.035    36.544    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.613    35.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.931    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                 25.772    

Slack (MET) :             26.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.217ns (19.524%)  route 5.016ns (80.476%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 36.329 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.140     9.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.496    36.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.246    36.575    
                         clock uncertainty           -0.035    36.540    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.527    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.013    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 26.075    

Slack (MET) :             26.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.217ns (19.524%)  route 5.016ns (80.476%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 36.329 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.140     9.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.496    36.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.246    36.575    
                         clock uncertainty           -0.035    36.540    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.527    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.013    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 26.075    

Slack (MET) :             26.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.217ns (20.394%)  route 4.750ns (79.606%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.874     9.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y60          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Recov_fdce_C_CLR)     -0.613    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 26.256    

Slack (MET) :             26.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.217ns (20.394%)  route 4.750ns (79.606%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.874     9.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y60          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Recov_fdce_C_CLR)     -0.613    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 26.256    

Slack (MET) :             26.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.217ns (20.394%)  route 4.750ns (79.606%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.874     9.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y60          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Recov_fdce_C_CLR)     -0.613    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 26.256    

Slack (MET) :             26.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.217ns (20.394%)  route 4.750ns (79.606%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 36.331 - 33.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.625     3.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.478     4.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.130     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.295     5.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.441     6.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.119     6.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.306     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.325     8.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.874     9.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y60          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742    34.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498    36.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.246    36.577    
                         clock uncertainty           -0.035    36.542    
    SLICE_X4Y60          FDCE (Recov_fdce_C_CLR)     -0.613    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 26.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.575     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y74          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y73          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.842     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y73          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.363     1.554    
    SLICE_X5Y73          FDPE (Remov_fdpe_C_PRE)     -0.149     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.331%)  route 0.214ns (56.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.584     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDPE (Prop_fdpe_C_Q)         0.164     1.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.214     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.852     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.365     1.562    
    SLICE_X7Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.331%)  route 0.214ns (56.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.584     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDPE (Prop_fdpe_C_Q)         0.164     1.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.214     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.852     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.365     1.562    
    SLICE_X7Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.331%)  route 0.214ns (56.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.584     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDPE (Prop_fdpe_C_Q)         0.164     1.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.214     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.852     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.365     1.562    
    SLICE_X7Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.002%)  route 0.262ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.578     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y71          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.262     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X8Y71          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y71          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.343     1.549    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.002%)  route 0.262ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.578     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y71          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.262     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X8Y71          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y71          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.343     1.549    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.002%)  route 0.262ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.578     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y71          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.262     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X8Y71          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y71          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.343     1.549    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.002%)  route 0.262ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.578     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y71          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.262     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X8Y71          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y71          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.343     1.549    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.097%)  route 0.245ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.584     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDPE (Prop_fdpe_C_Q)         0.164     1.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X4Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.363     1.567    
    SLICE_X4Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.097%)  route 0.245ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.584     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDPE (Prop_fdpe_C_Q)         0.164     1.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X4Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.363     1.567    
    SLICE_X4Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.483    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.464ns (29.203%)  route 3.548ns (70.797%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.548     9.012    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X0Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.511    -1.322    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X0Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.232ns (11.811%)  route 1.729ns (88.189%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.729     3.961    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X0Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.862    -0.731    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X0Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.212ns  (logic 2.528ns (48.500%)  route 2.684ns (51.500%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.545    -0.796    <hidden>
    SLICE_X12Y87         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.836 r  <hidden>
                         net (fo=1, routed)           0.641     1.476    <hidden>
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.220 r  <hidden>
                         net (fo=1, routed)           1.235     3.455    <hidden>
    SLICE_X13Y89         LUT2 (Prop_lut2_I1_O)        0.152     3.607 r  <hidden>
                         net (fo=1, routed)           0.809     4.416    <hidden>
    SLICE_X21Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.428    -1.406    <hidden>
    SLICE_X21Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.233ns  (logic 2.389ns (56.436%)  route 1.844ns (43.564%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.542    -0.799    <hidden>
    SLICE_X14Y84         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.829 r  <hidden>
                         net (fo=1, routed)           0.937     1.766    <hidden>
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.403 r  <hidden>
                         net (fo=1, routed)           0.907     3.310    <hidden>
    SLICE_X19Y86         LUT2 (Prop_lut2_I1_O)        0.124     3.434 r  <hidden>
                         net (fo=1, routed)           0.000     3.434    <hidden>
    SLICE_X19Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.426    -1.408    <hidden>
    SLICE_X19Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.088ns  (logic 2.500ns (61.152%)  route 1.588ns (38.848%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.547    -0.794    <hidden>
    SLICE_X8Y89          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.838 r  <hidden>
                         net (fo=1, routed)           0.686     1.524    <hidden>
    SLICE_X10Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.268 r  <hidden>
                         net (fo=1, routed)           0.902     3.170    <hidden>
    SLICE_X13Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.294 r  <hidden>
                         net (fo=1, routed)           0.000     3.294    <hidden>
    SLICE_X13Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.430    -1.404    <hidden>
    SLICE_X13Y89         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.752ns (46.626%)  route 2.006ns (53.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.547    -0.794    <hidden>
    SLICE_X12Y89         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.834 r  <hidden>
                         net (fo=1, routed)           1.015     1.848    <hidden>
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.124     1.972 r  <hidden>
                         net (fo=3, routed)           0.991     2.963    <hidden>
    SLICE_X21Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.428    -1.406    <hidden>
    SLICE_X21Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.752ns (47.870%)  route 1.908ns (52.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.547    -0.794    <hidden>
    SLICE_X12Y89         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.834 r  <hidden>
                         net (fo=1, routed)           1.015     1.848    <hidden>
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.124     1.972 r  <hidden>
                         net (fo=3, routed)           0.893     2.866    <hidden>
    SLICE_X19Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.426    -1.408    <hidden>
    SLICE_X19Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 0.580ns (16.589%)  route 2.916ns (83.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.533    -0.808    <hidden>
    SLICE_X11Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  <hidden>
                         net (fo=1, routed)           0.477     0.125    <hidden>
    SLICE_X12Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.249 r  <hidden>
                         net (fo=35, routed)          2.439     2.688    <hidden>
    SLICE_X28Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.434    -1.400    <hidden>
    SLICE_X28Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 0.580ns (16.589%)  route 2.916ns (83.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.533    -0.808    <hidden>
    SLICE_X11Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  <hidden>
                         net (fo=1, routed)           0.477     0.125    <hidden>
    SLICE_X12Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.249 r  <hidden>
                         net (fo=35, routed)          2.439     2.688    <hidden>
    SLICE_X28Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.434    -1.400    <hidden>
    SLICE_X28Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 0.580ns (16.589%)  route 2.916ns (83.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.533    -0.808    <hidden>
    SLICE_X11Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  <hidden>
                         net (fo=1, routed)           0.477     0.125    <hidden>
    SLICE_X12Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.249 r  <hidden>
                         net (fo=35, routed)          2.439     2.688    <hidden>
    SLICE_X28Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.434    -1.400    <hidden>
    SLICE_X28Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.494ns  (logic 0.580ns (16.599%)  route 2.914ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.533    -0.808    <hidden>
    SLICE_X11Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  <hidden>
                         net (fo=1, routed)           0.477     0.125    <hidden>
    SLICE_X12Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.249 r  <hidden>
                         net (fo=35, routed)          2.437     2.686    <hidden>
    SLICE_X27Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.433    -1.401    <hidden>
    SLICE_X27Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.494ns  (logic 0.580ns (16.599%)  route 2.914ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.533    -0.808    <hidden>
    SLICE_X11Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.352 f  <hidden>
                         net (fo=1, routed)           0.477     0.125    <hidden>
    SLICE_X12Y71         LUT1 (Prop_lut1_I0_O)        0.124     0.249 r  <hidden>
                         net (fo=35, routed)          2.437     2.686    <hidden>
    SLICE_X27Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.433    -1.401    <hidden>
    SLICE_X27Y57         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.616ns  (logic 0.367ns (59.561%)  route 0.249ns (40.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.421    -1.413    <hidden>
    SLICE_X13Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.046 r  <hidden>
                         net (fo=1, routed)           0.249    -0.797    <hidden>
    SLICE_X14Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.537    -0.804    <hidden>
    SLICE_X14Y69         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.367ns (59.658%)  route 0.248ns (40.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.428    -1.406    <hidden>
    SLICE_X27Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.367    -1.039 r  <hidden>
                         net (fo=1, routed)           0.248    -0.791    <hidden>
    SLICE_X28Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.545    -0.796    <hidden>
    SLICE_X28Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.367ns (59.829%)  route 0.246ns (40.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.432    -1.402    <hidden>
    SLICE_X29Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.035 r  <hidden>
                         net (fo=1, routed)           0.246    -0.789    <hidden>
    SLICE_X29Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.551    -0.790    <hidden>
    SLICE_X29Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.367ns (58.681%)  route 0.258ns (41.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.426    -1.408    <hidden>
    SLICE_X29Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.367    -1.041 r  <hidden>
                         net (fo=1, routed)           0.258    -0.783    <hidden>
    SLICE_X26Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.541    -0.800    <hidden>
    SLICE_X26Y68         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.367ns (58.694%)  route 0.258ns (41.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.428    -1.406    <hidden>
    SLICE_X29Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.367    -1.039 r  <hidden>
                         net (fo=2, routed)           0.258    -0.781    <hidden>
    SLICE_X26Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.545    -0.796    <hidden>
    SLICE_X26Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.626ns  (logic 0.367ns (58.592%)  route 0.259ns (41.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.431    -1.403    <hidden>
    SLICE_X9Y91          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.367    -1.036 r  <hidden>
                         net (fo=2, routed)           0.259    -0.777    <hidden>
    SLICE_X9Y90          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.547    -0.794    <hidden>
    SLICE_X9Y90          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.367ns (57.613%)  route 0.270ns (42.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.428    -1.406    <hidden>
    SLICE_X27Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.367    -1.039 r  <hidden>
                         net (fo=1, routed)           0.270    -0.769    <hidden>
    SLICE_X28Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.545    -0.796    <hidden>
    SLICE_X28Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.367ns (57.751%)  route 0.268ns (42.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.431    -1.403    <hidden>
    SLICE_X24Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.036 r  <hidden>
                         net (fo=2, routed)           0.268    -0.768    <hidden>
    SLICE_X24Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.548    -0.793    <hidden>
    SLICE_X24Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.432    -1.402    <hidden>
    SLICE_X29Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.035 r  <hidden>
                         net (fo=1, routed)           0.280    -0.755    <hidden>
    SLICE_X29Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.551    -0.790    <hidden>
    SLICE_X29Y58         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.903%)  route 0.301ns (45.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.423    -1.411    <hidden>
    SLICE_X29Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.044 r  <hidden>
                         net (fo=3, routed)           0.301    -0.743    <hidden>
    SLICE_X25Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.538    -0.803    <hidden>
    SLICE_X25Y69         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.450ns  (logic 1.344ns (54.862%)  route 1.106ns (45.138%))
  Logic Levels:           0  
  Clock Path Skew:        -5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.532     3.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           1.106     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X12Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.415    -1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.362ns  (logic 1.336ns (56.558%)  route 1.026ns (43.442%))
  Logic Levels:           0  
  Clock Path Skew:        -5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.532     3.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           1.026     5.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X12Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.415    -1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.359ns  (logic 1.343ns (56.926%)  route 1.016ns (43.074%))
  Logic Levels:           0  
  Clock Path Skew:        -5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.533     3.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           1.016     5.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.417    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.314ns  (logic 1.309ns (56.564%)  route 1.005ns (43.436%))
  Logic Levels:           0  
  Clock Path Skew:        -5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.533     3.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           1.005     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.417    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.283ns  (logic 1.309ns (57.339%)  route 0.974ns (42.661%))
  Logic Levels:           0  
  Clock Path Skew:        -5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.531     3.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y73         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.974     5.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X14Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.417    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X14Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 1.317ns (58.738%)  route 0.925ns (41.262%))
  Logic Levels:           0  
  Clock Path Skew:        -5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.533     3.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.925     5.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.417    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.221ns  (logic 1.344ns (60.512%)  route 0.877ns (39.488%))
  Logic Levels:           0  
  Clock Path Skew:        -5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.533     3.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.877     5.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.417    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y76          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 1.314ns (62.276%)  route 0.796ns (37.724%))
  Logic Levels:           0  
  Clock Path Skew:        -5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.532     3.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.796     5.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X14Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.417    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X14Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.094ns  (logic 1.317ns (62.881%)  route 0.777ns (37.119%))
  Logic Levels:           0  
  Clock Path Skew:        -5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.532     3.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.777     5.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X14Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.417    -1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X14Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 1.309ns (65.967%)  route 0.675ns (34.033%))
  Logic Levels:           0  
  Clock Path Skew:        -5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.532     3.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.675     5.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X12Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.415    -1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X12Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128     1.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.073     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.857    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.083%)  route 0.078ns (37.917%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.078     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X0Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.858    -0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X0Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.083%)  route 0.078ns (37.917%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.078     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X0Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.858    -0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X0Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.070%)  route 0.069ns (32.930%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.069     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.857    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.276%)  route 0.117ns (47.724%))
  Logic Levels:           0  
  Clock Path Skew:        -2.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.117     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X2Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.857    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X2Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.996%)  route 0.118ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.118     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X3Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.858    -0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        -2.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.583     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X1Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.112     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X2Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.851    -0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X2Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.518%)  route 0.125ns (49.482%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128     1.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.125     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.857    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.375%)  route 0.126ns (49.625%))
  Logic Levels:           0  
  Clock Path Skew:        -2.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.126     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X0Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.858    -0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X0Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.343%)  route 0.137ns (51.657%))
  Logic Levels:           0  
  Clock Path Skew:        -2.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.582     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X1Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.137     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X0Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.851    -0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X0Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 1.464ns (27.591%)  route 3.841ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.841     9.305    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.512    -1.321    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.232ns (11.142%)  route 1.847ns (88.858%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.847     4.079    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 0.456ns (10.405%)  route 3.927ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.927     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 0.456ns (10.405%)  route 3.927ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.927     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 0.456ns (10.405%)  route 3.927ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.927     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 0.456ns (10.405%)  route 3.927ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.927     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y92          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 0.456ns (10.849%)  route 3.747ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.747     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 0.456ns (10.849%)  route 3.747ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.747     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 0.456ns (10.849%)  route 3.747ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.747     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 0.456ns (10.849%)  route 3.747ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.747     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 0.456ns (10.849%)  route 3.747ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.747     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 0.456ns (10.849%)  route 3.747ns (89.151%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.604    -0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         3.747     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X1Y91          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.493    -1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X4Y66          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.337    -1.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X4Y67          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.608     3.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X4Y67          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.498    -1.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X0Y61          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.337    -0.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X0Y62          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.614     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X0Y62          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.494    -1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X5Y65          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.337    -1.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.320    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X5Y66          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.609     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X5Y66          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.716ns  (logic 0.337ns (47.034%)  route 0.379ns (52.966%))
  Logic Levels:           0  
  Clock Path Skew:        5.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.694ns
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.499    -1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X3Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.337    -0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.379    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.615     3.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.489    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X1Y71          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.337    -1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.439    -0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X1Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.601     3.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X1Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.489    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X7Y69          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.337    -1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.439    -0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X7Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.604     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X7Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.490    -1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X1Y69          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.337    -1.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X1Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.605     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X1Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.496    -1.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X5Y62          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.337    -1.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X5Y63          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.612     3.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X5Y63          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.385ns (48.945%)  route 0.402ns (51.055%))
  Logic Levels:           0  
  Clock Path Skew:        5.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.490    -1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X2Y70          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.385    -0.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.402    -0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X2Y71          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.604     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X2Y71          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.367ns (43.171%)  route 0.483ns (56.829%))
  Logic Levels:           0  
  Clock Path Skew:        5.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.499    -1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X3Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.367    -0.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.483    -0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.983     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.612     3.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.825ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    39.325 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.825ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.271ns  (logic 0.124ns (9.753%)  route 1.147ns (90.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.147     1.147    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.124     1.271 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       1.511    -1.322    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.045ns (9.196%)  route 0.444ns (90.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.444     0.444    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.489 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.489    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=17466, routed)       0.862    -0.731    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.217ns  (logic 0.124ns (10.189%)  route 1.093ns (89.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.093     1.093    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X1Y1           LUT4 (Prop_lut4_I0_O)        0.124     1.217 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.217    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.512    -1.321    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.045ns (9.455%)  route 0.431ns (90.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.431     0.431    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X1Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.476 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.476    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 0.372ns (6.256%)  route 5.574ns (93.744%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     4.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     4.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.378     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.432     3.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 0.372ns (6.643%)  route 5.228ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     4.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     4.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     5.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 0.372ns (6.643%)  route 5.228ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     4.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     4.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     5.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 0.372ns (6.643%)  route 5.228ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     4.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     4.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     5.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 0.372ns (6.643%)  route 5.228ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     4.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     4.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     5.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 0.372ns (6.643%)  route 5.228ns (93.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.297     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y59          LUT4 (Prop_lut4_I1_O)        0.124     4.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     4.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.032     5.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.279ns  (logic 0.248ns (4.698%)  route 5.031ns (95.302%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     5.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498     3.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.279ns  (logic 0.248ns (4.698%)  route 5.031ns (95.302%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     5.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498     3.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.279ns  (logic 0.248ns (4.698%)  route 5.031ns (95.302%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     5.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498     3.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.279ns  (logic 0.248ns (4.698%)  route 5.031ns (95.302%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.568     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.996     5.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.498     3.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.000ns (0.000%)  route 0.624ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.624     0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X6Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.000ns (0.000%)  route 0.688ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X4Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.000ns (0.000%)  route 0.698ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.698     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X4Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y14          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.000ns (0.000%)  route 0.711ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.711     0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X6Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.000ns (0.000%)  route 0.736ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.736     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X4Y12          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y12          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.045ns (5.812%)  route 0.729ns (94.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.000     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X0Y15          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y15          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.045ns (5.627%)  route 0.755ns (94.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.755     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.045     0.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[29]_i_1/O
                         net (fo=1, routed)           0.000     0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[29]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y15          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.045ns (5.620%)  route 0.756ns (94.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.756     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.045     0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y15          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.000ns (0.000%)  route 0.807ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X4Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.000ns (0.000%)  route 0.807ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X4Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.045     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C





