{"Source Block": ["serv/rtl/serv_rf_ram_if.v@135:161@HdlStmProcess", "     end\n   else\n     always @(posedge i_clk) if (rtrig1) rdata1 <= i_rdata[1];\n   endgenerate\n\n   always @(posedge i_clk) begin\n      rtrig1 <= rtrig0;\n      rcnt <= rcnt+5'd1;\n      if (i_rreq)\n\t rcnt <= 5'd0;\n\n      rreq_r <= i_rreq;\n      rgnt <= rreq_r;\n\n      rdata0 <= {1'b0,rdata0[width-1:1]};\n      if (rtrig0)\n\trdata0 <= i_rdata;\n\n      if (i_rst) begin\n\t rgnt <= 1'b0;\n\t rreq_r <= 1'b0;\n      end\n   end\n\n\n\nendmodule\n"], "Clone Blocks": [["serv/rtl/serv_rf_ram_if.v@125:142", "\n   assign rtrig0 = (rcnt[l2w-1:0] == 1);\n\n   reg \t      rreq_r;\n\n   generate if (width>2)\n     always @(posedge i_clk) begin\n\trdata1 <= {1'b0,rdata1[width-2:1]}; //Optimize?\n\tif (rtrig1)\n\t  rdata1[width-2:0] <= i_rdata[width-1:1];\n     end\n   else\n     always @(posedge i_clk) if (rtrig1) rdata1 <= i_rdata[1];\n   endgenerate\n\n   always @(posedge i_clk) begin\n      rtrig1 <= rtrig0;\n      rcnt <= rcnt+5'd1;\n"]], "Diff Content": {"Delete": [[154, "\t rgnt <= 1'b0;\n"], [155, "\t rreq_r <= 1'b0;\n"]], "Add": [[155, "\t if (reset_strategy != \"NONE\") begin\n"], [155, "\t    rgnt <= 1'b0;\n"], [155, "\t    rreq_r <= 1'b0;\n"], [155, "\t end\n"]]}}