Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 21:50:07 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                    Path #1                                                                                                                                                                                   |         WorstPath from Dst         |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                                       25.000 |                             25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                                       34.027 |                              4.726 |
| Logic Delay               | 0.099(4%)                | 7.753(23%)                                                                                                                                                                                                                                                                                                                                                                   | 0.668(15%)                         |
| Net Delay                 | 2.933(96%)               | 26.274(77%)                                                                                                                                                                                                                                                                                                                                                                  | 4.058(85%)                         |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                                        0.316 |                             -0.676 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                                       -8.719 |                             19.590 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                              |                                    |
| Bounding Box Size         | 2% x 0%                  | 9% x 8%                                                                                                                                                                                                                                                                                                                                                                      | 7% x 10%                           |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                                       | (0, 2)                             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                          633 |                                 21 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed                       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                                  5 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                                  5 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None                               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None                               |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                           64 |                                 16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1_15.pt_ret_440/C          |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.pt_ret_440/D                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_1[249]/D                   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                               Path #2                                                                                                                                                                              |              WorstPath from Dst              |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |                                       25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                             33.623 |                                        4.761 |
| Logic Delay               | 0.099(4%)                | 7.459(23%)                                                                                                                                                                                                                                                                                                                                                         | 0.957(21%)                                   |
| Net Delay                 | 2.933(96%)               | 26.164(77%)                                                                                                                                                                                                                                                                                                                                                        | 3.804(79%)                                   |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                             -0.086 |                                       -0.223 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                             -8.717 |                                       20.008 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                    |                                              |
| Bounding Box Size         | 2% x 0%                  | 11% x 8%                                                                                                                                                                                                                                                                                                                                                           | 5% x 11%                                     |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                             | (0, 2)                                       |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                591 |                                           24 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed                                 |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                            7 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                            7 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                          |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                          |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                                         |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                                         |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                 46 |                                           16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                                       |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.sector_ret_1398/C               |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.sector_ret_1398/D                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[242]/D                             |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                               Path #3                                                                                                                                                                              |            WorstPath from Dst           |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |                                  25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                             33.623 |                                   5.361 |
| Logic Delay               | 0.099(4%)                | 7.460(23%)                                                                                                                                                                                                                                                                                                                                                         | 0.819(16%)                              |
| Net Delay                 | 2.933(96%)               | 26.163(77%)                                                                                                                                                                                                                                                                                                                                                        | 4.542(84%)                              |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                             -0.086 |                                  -0.224 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                             -8.717 |                                  19.407 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                    |                                         |
| Bounding Box Size         | 2% x 0%                  | 11% x 8%                                                                                                                                                                                                                                                                                                                                                           | 5% x 11%                                |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                             | (0, 2)                                  |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                591 |                                      23 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed                            |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                       6 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                       6 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                     |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                     |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                                    |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                                    |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                 46 |                                      16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.sector_ret_1731/C          |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.sector_ret_1731/D                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[248]/D                        |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                               Path #4                                                                                                                                                                              |              WorstPath from Dst              |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |                                       25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                             33.750 |                                        5.421 |
| Logic Delay               | 0.099(4%)                | 7.511(23%)                                                                                                                                                                                                                                                                                                                                                         | 1.010(19%)                                   |
| Net Delay                 | 2.933(96%)               | 26.239(77%)                                                                                                                                                                                                                                                                                                                                                        | 4.411(81%)                                   |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                              0.041 |                                       -0.359 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                             -8.717 |                                       19.212 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                    |                                              |
| Bounding Box Size         | 2% x 0%                  | 11% x 8%                                                                                                                                                                                                                                                                                                                                                           | 7% x 9%                                      |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                             | (0, 2)                                       |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                591 |                                           24 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed                                 |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                            7 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                            7 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                          |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                          |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                                         |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                                         |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                 46 |                                           16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                                       |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.sector_ret_12/C                 |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.sector_ret_12/D                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[246]/D                             |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                         Path #5                                                                                                                                                                                        |            WorstPath from Dst           |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                                                 25.000 |                                  25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                                                 33.627 |                                   5.140 |
| Logic Delay               | 0.099(4%)                | 8.763(27%)                                                                                                                                                                                                                                                                                                                                                                             | 0.942(19%)                              |
| Net Delay                 | 2.933(96%)               | 24.864(73%)                                                                                                                                                                                                                                                                                                                                                                            | 4.198(81%)                              |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                                                 -0.080 |                                  -0.227 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                                                 -8.715 |                                  19.625 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                        |                                         |
| Bounding Box Size         | 2% x 0%                  | 10% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 7% x 11%                                |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 2)                                  |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                                    653 |                                      23 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed                            |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                                       6 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                                       6 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                                     |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                                     |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None                                    |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None                                    |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                                     50 |                                      16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_1285/C             |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.roi_ret_1285/D                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1[249]/D                        |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                               Path #6                                                                                                                                                                              |         WorstPath from Dst         |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |                             25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                             33.605 |                              4.675 |
| Logic Delay               | 0.099(4%)                | 7.226(22%)                                                                                                                                                                                                                                                                                                                                                         | 0.782(17%)                         |
| Net Delay                 | 2.933(96%)               | 26.379(78%)                                                                                                                                                                                                                                                                                                                                                        | 3.893(83%)                         |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                             -0.092 |                             -0.211 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                             -8.705 |                             20.106 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                    |                                    |
| Bounding Box Size         | 2% x 0%                  | 11% x 8%                                                                                                                                                                                                                                                                                                                                                           | 6% x 11%                           |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                             | (0, 2)                             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                620 |                                 22 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed                       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                  5 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                  5 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT2 LUT4 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                               | None                               |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                 60 |                                 16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.roi_ret_591/C         |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.roi_ret_591/D                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[242]/D                   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                            Path #7                                                                                                                                                                            |         WorstPath from Dst         |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                        25.000 |                             25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                        33.741 |                              4.556 |
| Logic Delay               | 0.099(4%)                | 7.405(22%)                                                                                                                                                                                                                                                                                                                                                    | 0.732(17%)                         |
| Net Delay                 | 2.933(96%)               | 26.336(78%)                                                                                                                                                                                                                                                                                                                                                   | 3.824(83%)                         |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                         0.046 |                             -0.387 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                        -8.703 |                             20.049 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                               |                                    |
| Bounding Box Size         | 2% x 0%                  | 11% x 8%                                                                                                                                                                                                                                                                                                                                                      | 3% x 11%                           |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                        | (0, 2)                             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                           597 |                                 22 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                  | Safely Timed                       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                            68 |                                  5 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                            68 |                                  5 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                           | clk                                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                           | clk                                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                          | None                               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                          | None                               |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                            46 |                                 16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1_15.sector_ret_932/C      |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.sector_ret_932/D                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[248]/D                   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                          Path #8                                                                                                                                                                         |            WorstPath from Dst           |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                                  25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                   33.594 |                                   4.868 |
| Logic Delay               | 0.099(4%)                | 7.324(22%)                                                                                                                                                                                                                                                                                                                                               | 0.809(17%)                              |
| Net Delay                 | 2.933(96%)               | 26.270(78%)                                                                                                                                                                                                                                                                                                                                              | 4.059(83%)                              |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                   -0.095 |                                  -0.205 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                   -8.697 |                                  19.919 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                          |                                         |
| Bounding Box Size         | 2% x 0%                  | 11% x 9%                                                                                                                                                                                                                                                                                                                                                 | 4% x 11%                                |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                   | (0, 2)                                  |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                      600 |                                      23 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                            |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                       6 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                       6 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                     |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                     |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                     | None                                    |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                     | None                                    |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                       54 |                                      16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1_15.roi_ret_1260/C             |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.roi_ret_1260/D                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[249]/D                        |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                            Path #9                                                                                                                                                                            |         WorstPath from Dst         |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                        25.000 |                             25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                        33.610 |                              4.855 |
| Logic Delay               | 0.099(4%)                | 7.159(22%)                                                                                                                                                                                                                                                                                                                                                    | 0.751(16%)                         |
| Net Delay                 | 2.933(96%)               | 26.451(78%)                                                                                                                                                                                                                                                                                                                                                   | 4.104(84%)                         |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                        -0.076 |                             -0.240 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                        -8.694 |                             19.897 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                               |                                    |
| Bounding Box Size         | 2% x 0%                  | 11% x 9%                                                                                                                                                                                                                                                                                                                                                      | 5% x 11%                           |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                        | (0, 2)                             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                           615 |                                 22 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                  | Safely Timed                       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                            68 |                                  5 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                            68 |                                  5 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT2 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                           | clk                                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                           | clk                                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                          | None                               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                          | None                               |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                            60 |                                 16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1_15.sector_ret_1186/C     |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.sector_ret_1186/D                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1[242]/D                   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                        Path #10                                                                                                                                                                                        |            WorstPath from Dst           |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                   25.000 |                                                                                                                                                                                                                                                                                                                                                                                 25.000 |                                  25.000 |
| Path Delay                |                    3.032 |                                                                                                                                                                                                                                                                                                                                                                                 33.723 |                                   5.314 |
| Logic Delay               | 0.099(4%)                | 8.815(27%)                                                                                                                                                                                                                                                                                                                                                                             | 1.003(19%)                              |
| Net Delay                 | 2.933(96%)               | 24.908(73%)                                                                                                                                                                                                                                                                                                                                                                            | 4.311(81%)                              |
| Clock Skew                |                   -0.120 |                                                                                                                                                                                                                                                                                                                                                                                  0.038 |                                  -0.361 |
| Slack                     |                   21.839 |                                                                                                                                                                                                                                                                                                                                                                                 -8.693 |                                  19.317 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                        |                                         |
| Bounding Box Size         | 2% x 0%                  | 10% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 7% x 11%                                |
| Clock Region Distance     | (0, 0)                   | (0, 2)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 2)                                  |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                                    653 |                                      23 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed                            |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                                       6 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                                       6 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                                     |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                                     |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None                                    |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None                                    |
| IO Crossings              |                        6 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                                     50 |                                      16 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[484]/C        | muon_cand_30.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector_ret_1082/C          |
| End Point Pin             | muon_cand_30.pt_0_rep2/D | sr_p.sr_1_15.sector_ret_1082/D                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[249]/D                        |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 |  63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    |  7 |  5 |  3 |  5 |  8 |  2 |  9 |  3 |  3 |  7 |  3 |  2 |  5 | 11 |  4 | 12 |  5 | 14 |  5 | 15 | 21 |  6 | 14 |  9 | 22 | 39 | 10 | 20 | 67 | 93 | 35 | 33 | 41 | 103 | 91 | 45 | 39 | 66 | 68 | 29 | 11 |  4 |  2 |  4 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |     LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.82 |           3.40 |           34616 | 0(0.0%) | 428(2.2%) | 904(4.6%) | 2446(12.4%) | 6118(31.0%) | 9814(49.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq40retfan10000_rev_1 | 0.82 |           4.31 |           21088 | 0(0.0%) | 423(2.2%) | 895(4.6%) | 2321(11.9%) | 6067(31.2%) | 9769(50.2%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       115% | (CLEL_R_X38Y494,CLEL_R_X53Y525) | muon_sorter_1(96%)              |            0% |       4.83188 | 91%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |       107% | (CLEL_R_X43Y476,CLEL_R_X50Y491) | muon_sorter_1(74%),wrapper(25%) |            0% |       4.44792 | 90%          | 0%         |  16% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       106% | (CLEM_X46Y479,CLEL_R_X49Y486)   | muon_sorter_1(63%),wrapper(36%) |            0% |       4.40234 | 89%          | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |       104% | (CLEL_R_X41Y477,CLEM_X42Y478)   | wrapper(52%),muon_sorter_1(47%) |            0% |         4.375 | 100%         | 0%         |  56% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.159% | (CLEM_X44Y478,CLEL_R_X53Y489) | muon_sorter_1(72%),wrapper(27%) |            0% |        4.3235 | 86%          | 0%         |  18% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                5 |           1.023% | (CLEM_X37Y473,CLEM_X52Y552)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.56719 | 88%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.923% | (CLEM_X37Y473,CLEM_X52Y560)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.51787 | 86%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.710% | (CLEM_X39Y475,CLEM_X54Y554)   | muon_sorter_1(87%),wrapper(12%) |            0% |       4.65152 | 89%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.207% | (CLEM_X48Y483,CLEL_R_X55Y514) | muon_sorter_1(76%),wrapper(23%) |            0% |       3.30889 | 62%          | 0%         |  10% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                4 |           0.359% | (CLEM_X40Y482,CLEL_R_X55Y521) | muon_sorter_1(88%),wrapper(11%) |            0% |        4.2728 | 82%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                3 |           0.189% | (CLEM_X40Y544,CLEL_R_X43Y555) | muon_sorter_1(98%)              |            0% |       5.14167 | 95%          | 0%         |   4% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      | Long   |                2 |           0.092% | (CLEM_X44Y536,CLEM_X47Y539)   | muon_sorter_1(96%)              |            0% |       5.12054 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.338% | (CLEM_X39Y455,CLEM_X54Y486)   | muon_sorter_1(61%),wrapper(38%) |            0% |       3.52434 | 65%          | 0%         |  27% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.259% | (CLEM_X29Y474,CLEM_X60Y553)   | muon_sorter_1(85%),wrapper(14%) |            0% |       2.59658 | 49%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.248% | (CLEL_R_X32Y480,CLEM_X63Y543) | muon_sorter_1(87%),wrapper(12%) |            0% |       2.70771 | 52%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.147% | (CLEM_X37Y466,CLEM_X52Y561)   | muon_sorter_1(87%),wrapper(12%) |            0% |        4.4295 | 84%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                1 |        87% | (CLEM_X44Y482,CLEM_X45Y483)   | muon_sorter_1(85%),wrapper(14%) |            0% |       4.95833 | 97%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        85% | (CLEM_X42Y478,CLEL_R_X43Y479) | wrapper(52%),muon_sorter_1(47%) |            0% |         4.375 | 100%         | 0%         |  54% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        86% | (CLEM_X42Y476,CLEL_R_X43Y477) | wrapper(52%),muon_sorter_1(47%) |            0% |         4.375 | 96%          | 0%         |  53% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        88% | (CLEM_X44Y520,CLEM_X45Y521)   | muon_sorter_1(100%)             |            0% |       5.22917 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        86% | (CLEM_X46Y520,CLEM_X47Y521)   | muon_sorter_1(97%)              |            0% |         5.125 | 95%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        90% | (CLEM_X48Y516,CLEM_X49Y517)   | muon_sorter_1(100%)             |            0% |       5.02083 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        86% | (CLEM_X50Y516,CLEM_X51Y517)   | muon_sorter_1(95%)              |            0% |       5.02083 | 95%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        88% | (CLEM_X46Y512,CLEM_X47Y513)   | muon_sorter_1(97%)              |            0% |          5.25 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X51Y546,CLEM_X51Y546)   | muon_sorter_1(100%)             |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        89% | (NULL_X319Y561,NULL_X319Y561) |                                 |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| West      |                0 |        89% | (NULL_X319Y560,NULL_X319Y560) |                                 |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| West      |                0 |        85% | (CLEM_X51Y533,CLEM_X51Y533)   | muon_sorter_1(66%),wrapper(33%) |            0% |             4 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X50Y531,CLEM_X50Y531)   | muon_sorter_1(100%)             |            0% |          4.75 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X47Y485 | 309             | 429          | 75%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X48Y514 | 312             | 399          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X49Y520   | 315             | 393          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X47Y484 | 309             | 430          | 75%                  | muon_sorter_1(66%),wrapper(33%) | Y                   |
| CLEM_X48Y514   | 310             | 399          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X48Y513 | 312             | 400          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y508 | 317             | 406          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y515 | 317             | 398          | 75%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X48Y515 | 312             | 398          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X47Y493 | 309             | 421          | 75%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X46Y525   | 302             | 388          | 55%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X47Y525   | 307             | 388          | 55%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y525 | 301             | 388          | 55%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEL_R_X47Y525 | 309             | 388          | 54%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEL_R_X46Y525 | 304             | 388          | 54%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y525   | 299             | 388          | 54%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEL_R_X45Y524 | 301             | 389          | 53%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEM_X45Y505   | 299             | 409          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y524   | 302             | 389          | 53%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X45Y524   | 299             | 389          | 53%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


