var a14920 =
[
    [ "ADC Peripheral Access Layer", "d2/d90/a14921.html", "d2/d90/a14921" ],
    [ "CMP Peripheral Access Layer", "d1/dd3/a14923.html", "d1/dd3/a14923" ],
    [ "DAC Peripheral Access Layer", "d3/db0/a14925.html", "d3/db0/a14925" ],
    [ "DMA Peripheral Access Layer", "df/d52/a14927.html", "df/d52/a14927" ],
    [ "DMAMUX Peripheral Access Layer", "df/dbc/a14929.html", "df/dbc/a14929" ],
    [ "FGPIO Peripheral Access Layer", "d7/d0d/a14931.html", "d7/d0d/a14931" ],
    [ "FTFA Peripheral Access Layer", "dd/d6c/a14933.html", "dd/d6c/a14933" ],
    [ "GPIO Peripheral Access Layer", "db/d11/a14935.html", "db/d11/a14935" ],
    [ "I2C Peripheral Access Layer", "d0/d12/a14937.html", "d0/d12/a14937" ],
    [ "I2S Peripheral Access Layer", "d7/db5/a14939.html", "d7/db5/a14939" ],
    [ "LLWU Peripheral Access Layer", "d0/dfe/a14941.html", "d0/dfe/a14941" ],
    [ "LPTMR Peripheral Access Layer", "de/da1/a14943.html", "de/da1/a14943" ],
    [ "MCG Peripheral Access Layer", "d2/d8f/a14945.html", "d2/d8f/a14945" ],
    [ "MCM Peripheral Access Layer", "db/d9d/a14947.html", "db/d9d/a14947" ],
    [ "MTB Peripheral Access Layer", "db/d6b/a14949.html", "db/d6b/a14949" ],
    [ "MTBDWT Peripheral Access Layer", "d3/d24/a14951.html", "d3/d24/a14951" ],
    [ "NV Peripheral Access Layer", "d0/d44/a14953.html", "d0/d44/a14953" ],
    [ "OSC Peripheral Access Layer", "d4/d7a/a14955.html", "d4/d7a/a14955" ],
    [ "PIT Peripheral Access Layer", "d6/d4f/a14957.html", "d6/d4f/a14957" ],
    [ "PMC Peripheral Access Layer", "d3/d36/a14959.html", "d3/d36/a14959" ],
    [ "PORT Peripheral Access Layer", "d8/d5a/a14961.html", "d8/d5a/a14961" ],
    [ "RCM Peripheral Access Layer", "d5/dc8/a14963.html", "d5/dc8/a14963" ],
    [ "ROM Peripheral Access Layer", "d4/d80/a14965.html", "d4/d80/a14965" ],
    [ "RTC Peripheral Access Layer", "dc/dee/a14967.html", "dc/dee/a14967" ],
    [ "SIM Peripheral Access Layer", "db/d18/a14969.html", "db/d18/a14969" ],
    [ "SMC Peripheral Access Layer", "d4/d4b/a14971.html", "d4/d4b/a14971" ],
    [ "SPI Peripheral Access Layer", "d6/d49/a14973.html", "d6/d49/a14973" ],
    [ "TPM Peripheral Access Layer", "d2/df8/a14975.html", "d2/df8/a14975" ],
    [ "TSI Peripheral Access Layer", "d3/dd7/a14977.html", "d3/dd7/a14977" ],
    [ "UART Peripheral Access Layer", "d9/d7f/a14979.html", "d9/d7f/a14979" ],
    [ "UART0 Peripheral Access Layer", "d0/d64/a14981.html", "d0/d64/a14981" ],
    [ "USB Peripheral Access Layer", "d4/d3e/a14983.html", "d4/d3e/a14983" ]
];