/***************************************************************************** clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Copyright (C) 2016 ShenZhen Yeedon Media co.,LTD. All rights reserved. * clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h File Name : clock.c clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Description : clock configuration. clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Author: Qinhui.Shen clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Date: 2016-12-13 ******************************************************************************/  /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Files for including */ #include "clock_info.inc"  /*--------------- Global variable definition and initialization -----------------*/ static U8 Clock_Status = FALSE; /*---------------------- Implementation of module ---------------------*/ /*************************************************** clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Function: Clock_Init. clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Description: Clock Initialization. clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Parameters: none clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Returns: none * clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h $Create & Verlog:$ clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Author:Qinhui.Shen Date:2016-10-14 Version:V1.0 ****************************************************/ void CLOCK_Init(void) { Clock_Status = FALSE; #if COMPILER_GHS  #else clock_OscCfg(); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Clock oscillation */ clock_SetDomain(); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Domain clock setting */ //RCAN SYS.PROTCMDD1.UINT32 =0XA5; SYS.CKSC_IRSCAND_CTL.UINT32 =0x00000004; SYS.CKSC_IRSCAND_CTL.UINT32 =~(0x00000004); SYS.CKSC_IRSCAND_CTL.UINT32 =0x00000004; while (( SYS.CKSC_IRSCAND_ACT.UINT32 & 0x00000004) != 0x4); #endif  Clock_Status = TRUE; }  /*************************************************** clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Function: CLOCK_GetInitStatus clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Description: get the CLOCK module init status. clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Parameters: none clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Returns: clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h FALSE(0): init failure clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h TRUE(1): init success. * clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h $Create & Verlog:$ clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Author:Qinhui.Shen Date:2016-10-14 Version:V1.0 ****************************************************/ U8 CLOCK_GetInitStatus(void) { return Clock_Status; }  /****************************************************************************** clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Function Name : static void clock_OscCfg( void ) clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Description : This function oscillates the clock (main , sub and PLL clock). clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h MainOSC=8MHz, fPLL0CLK=480MHz, fPLL0CLK=480MHz, clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Argument : none clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Return Value : none ******************************************************************************/ static void clock_OscCfg( void ) {    /*------------------------------ MainOSC ------------------------------*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Amplification gain of the MainOSC MOSCC - MainOSC Control Register b31:b3 - Reserved default:0 b2: - Reserved default:1, do not change this bit value. b1:b0 MOSCAMPSEL - MainOSC Frequency: 00-(8,16)MHz, 01-8MHz, 10-8MHz Low Power Mode, 11-8MHz Very Low Power Mode.*/ SYSMOSCC = 0x06u; /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set MainOSC gain (8 MHz) */  /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Main OSC stabilization time setup MOSCST - MainOSC Stabilization Time Register b31:b17 - Reserved set to 0 b16:b 0 MOSCCLKST - Count value for the MainOSC stabilization counter - (1FFFFH / fRH) */ SYSMOSCST=0x8000u; /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set MainOSC stabilization time to 4 ms, 4/(1000/8000000) */  /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Main OSC on MOSCE - MainOSC Enable Register b31:b2 - Reserved set to 0 b1 MOSCDISTRG - MainOSC Disable Trigger - no function b0 MOSCENTRG - MainOSC Enable Trigger - starts MainOSC (Trigger bit) */ protected_write(SYSPROTCMD0, SYSPROTS0, SYSMOSCE, 0x01u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr trigger enable (protected write) */ while (0x4u != (SYSMOSCS & 0x04u)) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr wait for active MainOSC */ }  /*------------------------------ PLL0 -------------------------------*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Set the PLL output clock frequencies fPPLLCLK and fCPLLCLK PLL0C - PLL0 Control Register b31:b29(011) - FVV[2:0], fPLL0VCOOUT range, 011-(440,480]MHz. b28:b24(00000) - SELMFREQ[4:0], 00000-Dr 10, fMOD[20,100]KHz=fPLL0VCOIN /(4 x Dr). b23(0) - reserved set to 0. b22:b20(000) - SELMPERCENT[2:0] b19:b15(00000) - reserved set to 0. b14:b13(00) - SSMODE[1:0], Frequency dithering mode, 00/01-Fixed Frequency(dithering disable). b12:b11(00) - M[1:0], 01-Mr 2 b10:b8(000) - P[2:0], 000-Pr 1 [320,480]MHz. b7(0) - reserved set to 0. b6:b0(011.1011) - NI[6:0], 111.0111-Nr 120. */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set PLL0 to 480MHz */ SYSPLL0C = 0x6000003B; /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr PLL0 configuration: fixed frequency mode(dithering disabled) Nr = 60 Pr = 1 Mr = 1 fPLL = MainOsc clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Nr /(Mr clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Pr) fPLL = 8Mhz clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h 60 / (1 clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h 1) = 480 MHz */ protected_write(SYSPROTCMD1, SYSPROTS1, SYSPLL0E, 0x01u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr trigger PLL0 enable (protected write) */ while (0x4u != (SYSPLL0S & 0x04u)) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr wait until PLL0 stable bit is set */ }  /*----------------------------- PLL1 ------------------------------*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Set the PLL output clock frequencies fPPLLCLK and fCPLLCLK for "D1L1, D1L2(H), D1M1(H)". PLL1C - PLL1 Control Register b31:b13(0*19) - reserved set to 0. b12:b11(00) - M[1:0], 00-Mr 1 b10:b8(000) - P[2:0], 000-Pr 1 [240,480]MHz. b7:b6(00) - reserved set to 0. b5:b0(11.1011) - NI[5:0], 11.1011-Nr 60.  rrrr.rrrr.rrrrr.rrrrr.rrr.00.000.rr.111011 --> 0x0000003BUL */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Set PLL1 to 480MHz (PLL1CLK = 480 MHz) */ //SYSPLL1C=0x0000003B; /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr PLL1 configuration: */ SYSPLL1C=0x6000023B; /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr PLL1 configuration: fixed frequency mode (dithering disabled) Nr = 60 Pr = 1 Mr = 1 fPLL = MainOsc clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Nr /(Mr clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Pr) fPLL = 8Mhz clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h 60 /(1 clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h 1) = 480 MHz */ protected_write(SYSPROTCMD1, SYSPROTS1, SYSPLL1E, 0x01u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr trigger PLL1 enable (protected write) */ while (0x4u != (SYSPLL1S & 0x04u)) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Wait for active of PLL1. */ } }  /****************************************************************************** clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Function Name : static void clock_SetDomain( void ) clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Description : This function sets the domain clock. clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Argument : none clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Return Value : none ******************************************************************************/ static void clock_SetDomain( void ) { /*----------------------------- C_ISO_CPUCLK Source Clock ----------------------------*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Clock Divider Setting for C_ISO_CPUCLK CKSC_CPUCLKD_CTL - C_ISO_CPUCLK clock divider register b31:b3 - Reserved set to 0 b2:b0(001) CPUCLKDCSID[2:0] - Clock divider setting for C_ISO_CPUCLK , 001-CKSC_ICPUCLKS_CTL selection/1, 010-.../2, 011-.../4, 100-.../8, 101-.../3 (All others:Setting prohibited). */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set CPU clock divider to 4 */ protected_write(SYSPROTCMD1, SYSPROTS1, SYSCKSC_ICPUCLKD_CTL, 0x03u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr divider 4 */ while (0x03u != SYSCKSC_ICPUCLKD_ACT) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Waiting for CKSC_ICPUCLKD_CTL to set. */ }  /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Source Clock Setting for C_ISO_CPUCLK CKSC_CPUCLKS_CTL - C_ISO_CPUCLK Source Clock Selection Register b31:b3 - Reserved set to 0 b2:b0(001) CPUCLKSCSID[2:0] - Source Clock Setting for C_ISO_CPUCLK, 001-EMCLK(default), 011-PLL0CLK, 100-PLL1CLK (All others:Setting prohibited). */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set CPU clock to PLL0CLK */ protected_write(SYSPROTCMD1, SYSPROTS1, SYSCKSC_ICPUCLKS_CTL, 0x03u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr PLL0CLK */ while(0x03u != SYSCKSC_ICPUCLKS_ACT) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Wait for CKSC_ICPUCLKS_CTL to set. */ }  /*----------------------------- CLKFIX Clock ----------------------------*/ /*CKDV_ICLKFIXD_CTL - CLKFIX clock divider register 0000B: Disabled 0110B: PLLFIXCLK /6 (default) 1000B: PLLFIXCLK /8 1010B: PLLFIXCLK /10 1100B: PLLFIXCLK /12 All others: Setting prohibited */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set clock divider for CLKFIX to 12 (240MHz / 12 = 80 MHz)*/ protected_write(SYSPROTCMDD1, SYSPROTSD1, SYSCKDV_ICLKFIXD_CTL, 0x06u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr PLLFIXCLK / 12 */ while(0x03u != SYSCKDV_ICLKFIXD_STAT ) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Wait for CKDV_ICLKFIXD_CTL to set. */ }  /*CKSC_ICLKFIXS_CTL - CLKFIX clock divider register 01B: CKDV_ICLKFIXD_CTL selection 10B: High Speed IntOsc fRH (default) All others: Setting prohibited */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set CLKFIX to PLLFIXCLK / 6 (80 MHz) */ protected_write(SYSPROTCMDD1, SYSPROTSD1, SYSCKSC_ICLKFIXS_CTL, 0x01u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr PLLFIXCLK / 6 */ while(0x01u != SYSCKSC_ICLKFIXS_ACT) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Wait for CKSC_ICLKFIXS_CTL to set. */ }  /*----------------------------- CLKJIT Source Clock ----------------------------*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr CKDV_ICLKJITD_CTL - CLKJIT clock divider register. b31:b4 - Reserved set to 0 b3:b0(0110) - CLKJITDIV[3:0], 0000-Disabled,0100-PLL0CLK /4,0101-PLL0CLK /5, 0110-PLL0CLK /6 (default),1000-PLL0CLK /8,1010-PLL0CLK /10,1100-PLL0CLK /12. */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set CLKJIT divider to PLL0 / 6 (80 MHz) */ protected_write(SYSPROTCMDD1, SYSPROTSD1, SYSCKDV_ICLKJITD_CTL, 0x06u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr divider 6 selection */ while (0x03u != SYSCKDV_ICLKJITD_STAT) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Waiting for CKDV_ICLKJITD_CTL to set. */ }  /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr CKSC_ICLKJITS_CTL - CLKJIT clock divider register. b31:b2 - Reserved set to 0 b1:b0(10) - CLKJITSCSID[1:0], 01-CKDV_ICLKJITD_CTL selection, 10-High Speed IntOsc fRH (default). */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr set CLKJIT to CKDV_ICLKJITD_CTL (80 MHz) */ protected_write(SYSPROTCMDD1, SYSPROTSD1, SYSCKSC_ICLKJITS_CTL, 0x01u); /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr CKDV_ICLKJITD_CTL selection */ while (0x01u != SYSCKSC_ICLKJITS_ACT) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Waiting for CKSC_ICLKJITS_CTL to set. */ }  /*----------------------------- PLL0CLK clock active ----------------------------*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr CKSC_IPLL0S_CTL - PLL0CLK clock control register b31:b3 - Reserved set to 0 b0(1) -PLL0SSTP, 0-Stop PLL0CLK, 1-Activate PLL0CLK (default). */ protected_write(SYSPROTCMD1, SYSPROTS1, SYSCKSC_IPLL0S_CTL, 0x01u); while (0x01u != SYSCKSC_IPLL0S_ACT) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Wait for CKSC_IPLL0S_CTL to set. */ }  /*----------------------------- PLL1CLK clock active ----------------------------*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr CKSC_IPLL1S_CTL - PLL1CLK clock control register b31:b3 - Reserved set to 0 b0(1) -PLL0SSTP, 0-Stop PLL1CLK, 1-Activate PLL1CLK (default). */ protected_write(SYSPROTCMD1, SYSPROTS1, SYSCKSC_IPLL1S_CTL, 0x01u); while (0x01u != SYSCKSC_IPLL1S_ACT) { /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Wait for CKSC_IPLL1S_CTL to set. */ } }   /*----------------- End of Module -----------------*/  /*=========================================================================== clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h File Revision History(bottom to top:first revision to last revision) *============================================================================ clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h $Log:$ * clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h Rev: Userid: Date: Description *-------- ---------- --------- ------------------------------ * clock.c clock_cfg.h clock_info.inc clock_private.h clock_public.h V1.0 Qinhui.Shen 2016-12-13 Initial, for "R7F701402" RH850/D1L2 * *===========================================================================*/
