// Seed: 2908652599
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  logic id_2;
  assign id_2[1] = id_2;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output uwire id_6,
    output uwire id_7
);
  wire id_9;
  always force id_7 = {-1, 1'b0};
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply1 id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = -1 + id_3;
  wire id_5;
  ;
  wire id_6;
  ;
endmodule
