{"vcs1":{"timestamp_begin":1680209832.011030868, "rt":0.50, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1680209832.568080065, "rt":0.44, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1680209833.063355952, "rt":0.18, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680209831.621225634}
{"VCS_COMP_START_TIME": 1680209831.621225634}
{"VCS_COMP_END_TIME": 1680209833.312626988}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338324}}
{"stitch_vcselab": {"peak_mem": 238988}}
