package spatial.analysis

import argon.traversal.CompilerPass
import spatial._

trait ArgMappingAnalyzer extends CompilerPass {
  val IR: SpatialExp
  import IR._

  override val name = "Arg Analyzer"

  def memStreams: Set[(Exp[_], String)]
  def genericStreams: Set[(Exp[_], String)]
  def argPorts: Set[(Exp[_], String)]

  override protected def process[S: Type](block: Block[S]) = {
    /* NOTE:
        Eventually this needs to map each individual load/store to its own stream, in case people want to do 2
        unique loads or 2 unique stores to the same dram.  Currently, the fringe command signals will interfere
        if someone does this
     */

    // Set for ArgIns
    argPorts.toList.distinct.filter { _._2 == "input" }.zipWithIndex.foreach {
      case ((a, dir), i) =>
        dbg(u"Mapping $a ($dir) to $i, $i, -1")
        argMapping(a) = (i, i, -1)
    }
    val ofs = argPorts.toList.distinct.filter { _._2 == "input" }.length

    var p = 0 // Ugly imperative but whatever
    memStreams.map { _._1 }.toList.distinct.zipWithIndex.foreach {
      case (m, i) =>
        val entries = memStreams.toList.distinct.filter { _._1 == m }
        if (entries.length == 1) {
          if (entries.head._2 == "input") {
            dbg(u"Mapping $m to port ${ofs + i}, streams $p, -1")
            argMapping(m) = (ofs + i, p, -1)
          } else if (entries.head._2 == "output") {
            dbg(u"Mapping $m to port ${ofs + i}, streams -1, $p")
            argMapping(m) = (ofs + i, -1, p)
          }
          p = p + 1
        } else if (entries.length == 2) {
          dbg(u"Mapping $m to port ${ofs + i}, streams $p, ${p + 1}")
          argMapping(m) = (ofs + i, p, p + 1)
          p = p + 2
        }
    }

    var p_out = 0 // Ugly imperative but whatever
    var p_in  = 0 // Ugly imperative but whatever
    genericStreams.toList.distinct.zipWithIndex.foreach {
      case ((m, dir), i) =>
        if (dir == "output") {
          dbg(u"Mapping $m ($dir) to -1, $i")
          argMapping(m) = (p_out, -1, i)
          p_out = p_out + 1
        } else if (dir == "input") {
          dbg(u"Mapping $m ($dir) to $i, -1")
          argMapping(m) = (p_in, i, -1)
          p_in = p_in + 1
        }
    }

    argPorts.toList.distinct.filter { _._2 == "output" }.zipWithIndex.foreach {
      case ((a, dir), i) =>
        dbg(u"Mapping $a ($dir) to -1, $i")
        argMapping(a) = (i, -1, i)
    }

    block
  }

}
