Release 14.6 - xst P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_s6_axiom.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_s6_axiom.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_s6_axiom"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : top_s6_axiom
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_n_to_1_s8_diff.vhd" into library work
Parsing entity <serdes_n_to_1_s8_diff>.
Parsing architecture <arch_serdes_n_to_1_s8_diff> of entity <serdes_n_to_1_s8_diff>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_1_to_n_data_s8_diff.vhd" into library work
Parsing entity <serdes_1_to_n_data_s8_diff>.
Parsing architecture <arch_serdes_1_to_n_data_s8_diff> of entity <serdes_1_to_n_data_s8_diff>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_1_to_n_clk_pll_s8_diff.vhd" into library work
Parsing entity <serdes_1_to_n_clk_pll_s8_diff>.
Parsing architecture <arch_serdes_1_to_n_clk_pll_s8_diff> of entity <serdes_1_to_n_clk_pll_s8_diff>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/lvalid_fvalid_gen.vhd" into library work
Parsing entity <lvalid_fvalid_gen>.
Parsing architecture <rtl> of entity <lvalid_fvalid_gen>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/lfsr.vhd" into library work
Parsing entity <lfsr>.
Parsing architecture <rtl> of entity <lfsr>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/components.vhd" into library work
Parsing package <sub_module_components>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/clock_generator_pll_s8_diff.vhd" into library work
Parsing entity <clock_generator_pll_s8_diff>.
Parsing architecture <arch_clock_generator_pll_s8_diff> of entity <clock_generator_pll_s8_diff>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_tx.vhd" into library work
Parsing entity <nto1_pll_diff_tx>.
Parsing architecture <arch_top_nto1_pll_diff_tx> of entity <nto1_pll_diff_tx>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_rx.vhd" into library work
Parsing entity <nto1_pll_diff_rx>.
Parsing architecture <arch_top_nto1_pll_diff_rx> of entity <nto1_pll_diff_rx>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/check.vhd" into library work
Parsing entity <check>.
Parsing architecture <rtl> of entity <check>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/camera.vhd" into library work
Parsing entity <camera>.
Parsing architecture <rtl> of entity <camera>.
Parsing VHDL file "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/top_s6_axiom.vhd" into library work
Parsing entity <top_s6_axiom>.
Parsing architecture <rtl> of entity <top_s6_axiom>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_s6_axiom> (architecture <rtl>) from library <work>.

Elaborating entity <camera> (architecture <rtl>) from library <work>.

Elaborating entity <lfsr> (architecture <rtl>) with generics from library <work>.

Elaborating entity <lvalid_fvalid_gen> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/lvalid_fvalid_gen.vhd" Line 127. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/lvalid_fvalid_gen.vhd" Line 198. Case statement is complete. others clause is never selected

Elaborating entity <nto1_pll_diff_tx> (architecture <arch_top_nto1_pll_diff_tx>) from library <work>.

Elaborating entity <clock_generator_pll_s8_diff> (architecture <arch_clock_generator_pll_s8_diff>) with generics from library <work>.

Elaborating entity <serdes_n_to_1_s8_diff> (architecture <arch_serdes_n_to_1_s8_diff>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_n_to_1_s8_diff.vhd" Line 91: Net <mdataina[7]> does not have a driver.

Elaborating entity <serdes_n_to_1_s8_diff> (architecture <arch_serdes_n_to_1_s8_diff>) with generics from library <work>.

Elaborating entity <nto1_pll_diff_rx> (architecture <arch_top_nto1_pll_diff_rx>) from library <work>.

Elaborating entity <serdes_1_to_n_clk_pll_s8_diff> (architecture <arch_serdes_1_to_n_clk_pll_s8_diff>) with generics from library <work>.

Elaborating entity <serdes_1_to_n_data_s8_diff> (architecture <arch_serdes_1_to_n_data_s8_diff>) with generics from library <work>.

Elaborating entity <check> (architecture <rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_s6_axiom>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/top_s6_axiom.vhd".
    Summary:
	no macro.
Unit <top_s6_axiom> synthesized.

Synthesizing Unit <camera>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/camera.vhd".
    Found 28-bit register for signal <gp_cnt>.
    Found 28-bit adder for signal <gp_cnt[27]_GND_7_o_add_0_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <camera> synthesized.

Synthesizing Unit <lfsr>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/lfsr.vhd".
        seed = 293
    Found 16-bit register for signal <lfsr>.
    Found 1-bit register for signal <lval>.
    Found 1-bit register for signal <fval>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lfsr> synthesized.

Synthesizing Unit <lvalid_fvalid_gen>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/lvalid_fvalid_gen.vhd".
        PIXEL_NO = 751
        LINE_NO = 4
    Found 1-bit register for signal <F_valid_d1>.
    Found 1-bit register for signal <L_valid_d1>.
    Found 1-bit register for signal <L_valid_d2>.
    Found 1-bit register for signal <L_valid_d3>.
    Found 1-bit register for signal <F_valid_d2>.
    Found 1-bit register for signal <F_valid_d3>.
    Found 3-bit register for signal <state_reg>.
    Found 9-bit register for signal <row_cnt>.
    Found 12-bit register for signal <gp_counter>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | i_rst (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <gp_counter[11]_GND_9_o_add_0_OUT> created at line 67.
    Found 9-bit adder for signal <row_cnt[8]_GND_9_o_add_29_OUT> created at line 240.
    Found 1-bit 6-to-1 multiplexer for signal <clear_gp> created at line 143.
    Found 1-bit 6-to-1 multiplexer for signal <run_gp> created at line 143.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lvalid_fvalid_gen> synthesized.

Synthesizing Unit <nto1_pll_diff_tx>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_tx.vhd".
INFO:Xst:3210 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_tx.vhd" line 145: Output port <bufpll_lckd> of the instance <clkgen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <nto1_pll_diff_tx> synthesized.

Synthesizing Unit <clock_generator_pll_s8_diff>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/clock_generator_pll_s8_diff.vhd".
        PLLD = 1
        PLLX = 7
        S = 7
        CLKIN_PERIOD = 7.0
        DIFF_TERM = false
    Summary:
	no macro.
Unit <clock_generator_pll_s8_diff> synthesized.

Synthesizing Unit <serdes_n_to_1_s8_diff_1>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_n_to_1_s8_diff.vhd".
        S = 7
        D = 1
WARNING:Xst:653 - Signal <mdataina<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <serdes_n_to_1_s8_diff_1> synthesized.

Synthesizing Unit <serdes_n_to_1_s8_diff_2>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_n_to_1_s8_diff.vhd".
        S = 7
        D = 6
WARNING:Xst:653 - Signal <mdataina<47>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mdataina<39>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mdataina<31>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mdataina<23>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mdataina<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mdataina<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <serdes_n_to_1_s8_diff_2> synthesized.

Synthesizing Unit <nto1_pll_diff_rx>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_rx.vhd".
INFO:Xst:3210 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_rx.vhd" line 138: Output port <datain> of the instance <clkin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_rx.vhd" line 138: Output port <rx_pll_lckd> of the instance <clkin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_rx.vhd" line 138: Output port <rx_pllout_xs> of the instance <clkin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/nto1_pll_diff_rx.vhd" line 161: Output port <debug> of the instance <datain> is unconnected or connected to loadless signal.
    Found 42-bit register for signal <o_data_prll>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <nto1_pll_diff_rx> synthesized.

Synthesizing Unit <serdes_1_to_n_clk_pll_s8_diff>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_1_to_n_clk_pll_s8_diff.vhd".
        PLLD = 1
        PLLX = 7
        CLKIN_PERIOD = 6.7
        S = 7
        BS = true
        DIFF_TERM = false
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <cal_clk>.
    Found 1-bit register for signal <rst_clk>.
    Found 1-bit register for signal <bslip>.
    Found 12-bit register for signal <counter>.
    Found 3-bit register for signal <count>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <busyd>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 29                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | rx_bufg_pll_x1_int (rising_edge)               |
    | Reset              | not_rx_bufpll_lckd (positive)                  |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <counter[11]_GND_130_o_add_1_OUT> created at line 175.
    Found 3-bit adder for signal <count[2]_GND_130_o_add_18_OUT> created at line 204.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_n_clk_pll_s8_diff> synthesized.

Synthesizing Unit <serdes_1_to_n_data_s8_diff>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/serdes_1_to_n_data_s8_diff.vhd".
        S = 7
        D = 6
        DIFF_TERM = false
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 6-bit register for signal <mux>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 6-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_179_o_add_2_OUT> created at line 150.
    Found 5-bit adder for signal <pdcounter[4]_GND_179_o_add_44_OUT> created at line 242.
    Found 5-bit subtractor for signal <GND_179_o_GND_179_o_sub_47_OUT<4:0>> created at line 244.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_n_data_s8_diff> synthesized.

Synthesizing Unit <check>.
    Related source file is "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/check.vhd".
INFO:Xst:3210 - "/home/rifat/Projects/apertus/codes/s6serdes_axiom/rtl/check.vhd" line 78: Output port <o_fvalid> of the instance <i_check_lfsr> is unconnected or connected to loadless signal.
    Found 42-bit register for signal <data_d1>.
    Found 42-bit register for signal <data_d2>.
    Found 40-bit register for signal <data_d3<39:0>>.
    Found 1-bit register for signal <system_error>.
    Found 28-bit register for signal <gp_cnt>.
    Found 28-bit adder for signal <gp_cnt[27]_GND_219_o_add_0_OUT> created at line 53.
    Found 40-bit comparator not equal for signal <check_pix_lfsr[39]_deserialized_data[39]_equal_11_o> created at line 101
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <check> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 12-bit adder                                          : 2
 28-bit adder                                          : 2
 3-bit adder                                           : 1
 5-bit addsub                                          : 1
 9-bit adder                                           : 2
# Registers                                            : 41
 1-bit register                                        : 25
 12-bit register                                       : 2
 16-bit register                                       : 2
 28-bit register                                       : 2
 3-bit register                                        : 1
 40-bit register                                       : 1
 42-bit register                                       : 3
 5-bit register                                        : 1
 6-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 1
 40-bit comparator not equal                           : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 6-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 2
 1-bit xor4                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <o_data_prll_41> of sequential type is unconnected in block <i_diff_rx>.
WARNING:Xst:2677 - Node <data_d1_41> of sequential type is unconnected in block <i_check>.
WARNING:Xst:2677 - Node <data_d2_41> of sequential type is unconnected in block <i_check>.

Synthesizing (advanced) Unit <camera>.
The following registers are absorbed into counter <gp_cnt>: 1 register on signal <gp_cnt>.
Unit <camera> synthesized (advanced).

Synthesizing (advanced) Unit <check>.
The following registers are absorbed into counter <gp_cnt>: 1 register on signal <gp_cnt>.
Unit <check> synthesized (advanced).

Synthesizing (advanced) Unit <lvalid_fvalid_gen>.
The following registers are absorbed into counter <row_cnt>: 1 register on signal <row_cnt>.
The following registers are absorbed into counter <gp_counter>: 1 register on signal <gp_counter>.
Unit <lvalid_fvalid_gen> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_n_clk_pll_s8_diff>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <serdes_1_to_n_clk_pll_s8_diff> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_n_data_s8_diff>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_n_data_s8_diff> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit addsub                                          : 1
# Counters                                             : 7
 12-bit up counter                                     : 2
 28-bit up counter                                     : 2
 3-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 240
 Flip-Flops                                            : 240
# Comparators                                          : 1
 40-bit comparator not equal                           : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 6-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3
# Xors                                                 : 2
 1-bit xor4                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_diff_rx/datain/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_diff_rx/clkin/FSM_1> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0111  | 0001000000
 1001  | 0010000000
 1000  | 0100000000
 0110  | 1000000000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_camera/i_lvalid_fvalid_gen/FSM_0> on signal <state_reg[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 st_idle              | 000
 st_frame_strt_blank  | 001
 st_active_line       | 010
 st_horizantal_blank  | 011
 st_frame_end_blank   | 100
 st_vertical_blanking | 101
----------------------------------

Optimizing unit <serdes_n_to_1_s8_diff_2> ...

Optimizing unit <top_s6_axiom> ...

Optimizing unit <nto1_pll_diff_rx> ...

Optimizing unit <serdes_1_to_n_data_s8_diff> ...

Optimizing unit <serdes_1_to_n_clk_pll_s8_diff> ...

Optimizing unit <lfsr> ...

Optimizing unit <lvalid_fvalid_gen> ...

Optimizing unit <check> ...
WARNING:Xst:2677 - Node <i_diff_rx/o_data_prll_41> of sequential type is unconnected in block <top_s6_axiom>.
WARNING:Xst:2677 - Node <i_check/i_check_lfsr/fval> of sequential type is unconnected in block <top_s6_axiom>.
WARNING:Xst:2677 - Node <i_check/data_d2_41> of sequential type is unconnected in block <top_s6_axiom>.
WARNING:Xst:2677 - Node <i_check/data_d1_41> of sequential type is unconnected in block <top_s6_axiom>.
INFO:Xst:2261 - The FF/Latch <i_diff_rx/clkin/state_FSM_FFd8> in Unit <top_s6_axiom> is equivalent to the following FF/Latch, which will be removed : <i_diff_rx/clkin/cal_clk> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_s6_axiom, actual ratio is 21.
FlipFlop i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd2 has been replicated 2 time(s)
FlipFlop i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top_s6_axiom> :
	Found 4-bit shift register for signal <i_check/data_d3_39>.
	Found 4-bit shift register for signal <i_check/data_d3_38>.
	Found 4-bit shift register for signal <i_check/data_d3_37>.
	Found 4-bit shift register for signal <i_check/data_d3_36>.
	Found 4-bit shift register for signal <i_check/data_d3_35>.
	Found 4-bit shift register for signal <i_check/data_d3_34>.
	Found 4-bit shift register for signal <i_check/data_d3_33>.
	Found 4-bit shift register for signal <i_check/data_d3_32>.
	Found 4-bit shift register for signal <i_check/data_d3_31>.
	Found 4-bit shift register for signal <i_check/data_d3_30>.
	Found 4-bit shift register for signal <i_check/data_d3_29>.
	Found 4-bit shift register for signal <i_check/data_d3_28>.
	Found 4-bit shift register for signal <i_check/data_d3_27>.
	Found 4-bit shift register for signal <i_check/data_d3_26>.
	Found 4-bit shift register for signal <i_check/data_d3_25>.
	Found 4-bit shift register for signal <i_check/data_d3_24>.
	Found 4-bit shift register for signal <i_check/data_d3_23>.
	Found 4-bit shift register for signal <i_check/data_d3_22>.
	Found 4-bit shift register for signal <i_check/data_d3_21>.
	Found 4-bit shift register for signal <i_check/data_d3_20>.
	Found 4-bit shift register for signal <i_check/data_d3_19>.
	Found 4-bit shift register for signal <i_check/data_d3_18>.
	Found 4-bit shift register for signal <i_check/data_d3_17>.
	Found 4-bit shift register for signal <i_check/data_d3_16>.
	Found 4-bit shift register for signal <i_check/data_d3_15>.
	Found 4-bit shift register for signal <i_check/data_d3_14>.
	Found 4-bit shift register for signal <i_check/data_d3_13>.
	Found 4-bit shift register for signal <i_check/data_d3_12>.
	Found 4-bit shift register for signal <i_check/data_d3_11>.
	Found 4-bit shift register for signal <i_check/data_d3_10>.
	Found 4-bit shift register for signal <i_check/data_d3_9>.
	Found 4-bit shift register for signal <i_check/data_d3_8>.
	Found 4-bit shift register for signal <i_check/data_d3_7>.
	Found 4-bit shift register for signal <i_check/data_d3_6>.
	Found 4-bit shift register for signal <i_check/data_d3_5>.
	Found 4-bit shift register for signal <i_check/data_d3_4>.
	Found 4-bit shift register for signal <i_check/data_d3_3>.
	Found 4-bit shift register for signal <i_check/data_d3_2>.
	Found 4-bit shift register for signal <i_check/data_d3_1>.
	Found 4-bit shift register for signal <i_check/data_d3_0>.
	Found 3-bit shift register for signal <i_check/data_d2_40>.
Unit <top_s6_axiom> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 191
 Flip-Flops                                            : 191
# Shift Registers                                      : 41
 3-bit shift register                                  : 1
 4-bit shift register                                  : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_s6_axiom.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 469
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 55
#      LUT2                        : 33
#      LUT3                        : 34
#      LUT4                        : 33
#      LUT5                        : 22
#      LUT6                        : 76
#      MUXCY                       : 108
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 232
#      FD                          : 6
#      FDC                         : 67
#      FDCE                        : 46
#      FDE                         : 44
#      FDP                         : 2
#      FDPE                        : 2
#      FDRE                        : 65
# Shift Registers                  : 41
#      SRLC16E                     : 41
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 19
#      BUFIO2                      : 2
#      IBUF                        : 1
#      IBUFDS                      : 7
#      IBUFG                       : 1
#      OBUF                        : 1
#      OBUFDS                      : 7
# Others                           : 47
#      BUFIO2FB                    : 1
#      BUFPLL                      : 2
#      IODELAY2                    : 14
#      ISERDES2                    : 14
#      OSERDES2                    : 14
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             232  out of   4800     4%  
 Number of Slice LUTs:                  301  out of   2400    12%  
    Number used as Logic:               260  out of   2400    10%  
    Number used as Memory:               41  out of   1200     3%  
       Number used as SRL:               41

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    321
   Number with an unused Flip Flop:      89  out of    321    27%  
   Number with an unused LUT:            20  out of    321     6%  
   Number of fully used LUT-FF pairs:   212  out of    321    66%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    102    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | PLL_ADV:CLKOUT2        | 79    |
i_diff_rx/clkin/ddly_s             | PLL_ADV:CLKOUT2        | 194   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.242ns (Maximum Frequency: 190.772MHz)
   Minimum input arrival time before clock: 4.661ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 3.206ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 5.242ns (frequency: 190.772MHz)
  Total number of paths / destination ports: 6309 / 144
-------------------------------------------------------------------------
Delay:               5.242ns (Levels of Logic = 3)
  Source:            i_camera/gp_cnt_25 (FF)
  Destination:       i_camera/i_pix_lfsr/lfsr_15 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: i_camera/gp_cnt_25 to i_camera/i_pix_lfsr/lfsr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  i_camera/gp_cnt_25 (i_camera/gp_cnt_25)
     LUT6:I0->O            1   0.203   0.827  i_camera/strt_test<27>7_SW0 (N53)
     LUT6:I2->O           18   0.203   1.050  i_camera/strt_test<27>7 (i_camera/strt_test)
     LUT2:I1->O           16   0.205   1.004  i_camera/i_pix_lfsr/_n0020_inv1 (i_camera/i_pix_lfsr/_n0020_inv)
     FDCE:CE                   0.322          i_camera/i_pix_lfsr/lfsr_0
    ----------------------------------------
    Total                      5.242ns (1.380ns logic, 3.862ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_diff_rx/clkin/ddly_s'
  Clock period: 4.066ns (frequency: 245.912MHz)
  Total number of paths / destination ports: 1722 / 203
-------------------------------------------------------------------------
Delay:               4.066ns (Levels of Logic = 2)
  Source:            i_diff_rx/datain/pdcounter_0 (FF)
  Destination:       i_diff_rx/datain/pdcounter_4 (FF)
  Source Clock:      i_diff_rx/clkin/ddly_s rising
  Destination Clock: i_diff_rx/clkin/ddly_s rising

  Data Path: i_diff_rx/datain/pdcounter_0 to i_diff_rx/datain/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  i_diff_rx/datain/pdcounter_0 (i_diff_rx/datain/pdcounter_0)
     LUT5:I0->O            6   0.203   1.089  i_diff_rx/datain/Mmux_pdcounter[4]_PWR_89_o_mux_52_OUT1111 (i_diff_rx/datain/Mmux_pdcounter[4]_PWR_89_o_mux_52_OUT111)
     LUT6:I1->O            5   0.203   0.714  i_diff_rx/datain/_n0317_inv1 (i_diff_rx/datain/_n0317_inv)
     FDCE:CE                   0.322          i_diff_rx/datain/pdcounter_0
    ----------------------------------------
    Total                      4.066ns (1.175ns logic, 2.892ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 90 / 83
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 3)
  Source:            i_rst (PAD)
  Destination:       i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd2 (FF)
  Destination Clock: i_clk rising

  Data Path: i_rst to i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           141   1.222   1.985  i_rst_IBUF (i_rst_IBUF)
     LUT2:I1->O            1   0.205   0.944  i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd2-In_SW0_SW0 (N48)
     LUT6:I0->O            3   0.203   0.000  i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd2-In (i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd2-In)
     FDC:D                     0.102          i_camera/i_lvalid_fvalid_gen/state_reg_FSM_FFd2
    ----------------------------------------
    Total                      4.661ns (1.732ns logic, 2.929ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_diff_rx/clkin/ddly_s'
  Total number of paths / destination ports: 210 / 166
-------------------------------------------------------------------------
Offset:              4.098ns (Levels of Logic = 3)
  Source:            i_diff_rx/clkin/iserdes_s:Q2 (PAD)
  Destination:       i_diff_rx/clkin/count_2 (FF)
  Destination Clock: i_diff_rx/clkin/ddly_s rising

  Data Path: i_diff_rx/clkin/iserdes_s:Q2 to i_diff_rx/clkin/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:Q2            1   0.000   0.684  i_diff_rx/clkin/iserdes_s (i_diff_rx/clkin/mdataout<1>)
     LUT2:I0->O            1   0.203   0.827  i_diff_rx/clkin/Mcount_count_val12_SW0 (N7)
     LUT6:I2->O            3   0.203   0.898  i_diff_rx/clkin/Mcount_count_val12 (i_diff_rx/clkin/Mcount_count_val12)
     LUT6:I2->O            3   0.203   0.650  i_diff_rx/clkin/Mcount_count_val (i_diff_rx/clkin/Mcount_count_val)
     FDRE:R                    0.430          i_diff_rx/clkin/count_0
    ----------------------------------------
    Total                      4.098ns (1.039ns logic, 3.059ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_diff_rx/clkin/ddly_s'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            i_check/system_error (FF)
  Destination:       o_error (PAD)
  Source Clock:      i_diff_rx/clkin/ddly_s rising

  Data Path: i_check/system_error to o_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  i_check/system_error (i_check/system_error)
     OBUF:I->O                 2.571          o_error_OBUF (o_error)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            i_camera/i_pix_lfsr/lfsr_3 (FF)
  Destination:       i_diff_tx/dataout/loop0[5].loop1.oserdes_m:D2 (PAD)
  Source Clock:      i_clk rising

  Data Path: i_camera/i_pix_lfsr/lfsr_3 to i_diff_tx/dataout/loop0[5].loop1.oserdes_m:D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  i_camera/i_pix_lfsr/lfsr_3 (i_camera/i_pix_lfsr/lfsr_3)
    OSERDES2:D4                0.000          i_diff_tx/dataout/loop0[1].loop1.oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 198 / 184
-------------------------------------------------------------------------
Delay:               3.206ns (Levels of Logic = 1)
  Source:            i_rst (PAD)
  Destination:       i_diff_tx/clkout/loop0[0].loop1.oserdes_s:RST (PAD)

  Data Path: i_rst to i_diff_tx/clkout/loop0[0].loop1.oserdes_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           141   1.222   1.984  i_rst_IBUF (i_rst_IBUF)
    OSERDES2:RST               0.000          i_diff_tx/clkout/loop0[0].loop1.oserdes_s
    ----------------------------------------
    Total                      3.206ns (1.222ns logic, 1.984ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.242|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_diff_rx/clkin/ddly_s
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
i_diff_rx/clkin/ddly_s|    4.066|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.08 secs
 
--> 


Total memory usage is 138184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    7 (   0 filtered)

