Analysis & Elaboration report for Connect_Four
Wed May  7 14:17:26 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i
  6. Parameter Settings for User Entity Instance: rising_edge_detector:redet_inst
  7. Parameter Settings for User Entity Instance: vgaController:vga_inst
  8. Parameter Settings for User Entity Instance: timer:timer_inst
  9. Parameter Settings for User Entity Instance: gameLogic:game_inst
 10. Parameter Settings for User Entity Instance: gameLogic:game_inst|timer:timer_inst
 11. Parameter Settings for User Entity Instance: checkWinner:winner_inst
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "gameLogic:game_inst|timer:timer_inst"
 14. Port Connectivity Checks: "timer:timer_inst"
 15. Port Connectivity Checks: "clkpll:pll_inst"
 16. Analysis & Elaboration Messages
 17. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed May  7 14:17:26 2025          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; Connect_Four                                   ;
; Top-level Entity Name         ; main                                           ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |main|clkpll:pll_inst ; clkpll.v        ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; normal                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rising_edge_detector:redet_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vga_inst ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                       ;
; HFP            ; 0000010000 ; Unsigned Binary                       ;
; HSYN           ; 0001100000 ; Unsigned Binary                       ;
; HBP            ; 0000110000 ; Unsigned Binary                       ;
; HMAX           ; 1100100000 ; Unsigned Binary                       ;
; VBP            ; 0000100001 ; Unsigned Binary                       ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                       ;
; VFP            ; 0000001010 ; Unsigned Binary                       ;
; VSYN           ; 0000000010 ; Unsigned Binary                       ;
; VMAX           ; 1000001101 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer_inst ;
+----------------+-----------+----------------------------------+
; Parameter Name ; Value     ; Type                             ;
+----------------+-----------+----------------------------------+
; CYCLES_10S     ; 250000000 ; Signed Integer                   ;
+----------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameLogic:game_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ROWS           ; 6     ; Signed Integer                          ;
; COLS           ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameLogic:game_inst|timer:timer_inst ;
+----------------+-----------+------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                 ;
+----------------+-----------+------------------------------------------------------+
; CYCLES_10S     ; 250000000 ; Signed Integer                                       ;
+----------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checkWinner:winner_inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; ROWS           ; 6     ; Signed Integer                              ;
; COLS           ; 7     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; main               ; Connect_Four       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameLogic:game_inst|timer:timer_inst"                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; segundos_decenas  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; segundos_unidades ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_inst"         ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; enable  ; Input  ; Info     ; Stuck at VCC           ;
; timeout ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkpll:pll_inst"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed May  7 14:17:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Connect_Four -c Connect_Four --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_game.sv
    Info (12023): Found entity 1: FSM_Game File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/FSM_Game.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board.sv
    Info (12023): Found entity 1: board File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file winner_detector.sv
    Info (12023): Found entity 1: winner_detector File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/winner_detector.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file column_checker.sv
    Info (12023): Found entity 1: column_checker File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/column_checker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_col_generator.sv
    Info (12023): Found entity 1: random_col_generator File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/random_col_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vga_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_test_pattern.sv
    Info (12023): Found entity 1: vga_test_pattern File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/vga_test_pattern.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkpll.v
    Info (12023): Found entity 1: clkpll File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clkpll/clkpll_0002.v
    Info (12023): Found entity 1: clkpll_0002 File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rising_edge_detector.sv
    Info (12023): Found entity 1: rising_edge_detector File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/rising_edge_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamelogic.sv
    Info (12023): Found entity 1: gameLogic File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file falling_edge_detector.sv
    Info (12023): Found entity 1: falling_edge_detector File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/falling_edge_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file insertar_ficha.sv
    Info (12023): Found entity 1: insertar_ficha File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/insertar_ficha.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file checkwinner.sv
    Info (12023): Found entity 1: checkWinner File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/checkWinner.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file randomcolumnselector.sv
    Info (12023): Found entity 1: randomColumnSelector File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/randomColumnSelector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaycontroller.sv
    Info (12023): Found entity 1: DisplayController File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/DisplayController.sv Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_logic" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_winner" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "clkpll" for hierarchy "clkpll:pll_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 40
Info (12128): Elaborating entity "clkpll_0002" for hierarchy "clkpll:pll_inst|clkpll_0002:clkpll_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 85
Info (12133): Instantiated megafunction "clkpll:pll_inst|clkpll_0002:clkpll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/clkpll/clkpll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "rising_edge_detector" for hierarchy "rising_edge_detector:redet_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 48
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vga_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 59
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 77
Warning (10230): Verilog HDL assignment warning at timer.sv(26): truncated value with size 32 to match size of target (7) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/timer.sv Line: 26
Warning (10230): Verilog HDL assignment warning at timer.sv(30): truncated value with size 32 to match size of target (28) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/timer.sv Line: 30
Warning (10230): Verilog HDL assignment warning at timer.sv(40): truncated value with size 32 to match size of target (4) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/timer.sv Line: 40
Warning (10230): Verilog HDL assignment warning at timer.sv(41): truncated value with size 32 to match size of target (4) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/timer.sv Line: 41
Info (12128): Elaborating entity "DisplayController" for hierarchy "DisplayController:display_ctrl" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 87
Info (12128): Elaborating entity "gameLogic" for hierarchy "gameLogic:game_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 98
Warning (10230): Verilog HDL assignment warning at gameLogic.sv(77): truncated value with size 32 to match size of target (3) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 77
Warning (10230): Verilog HDL assignment warning at gameLogic.sv(96): truncated value with size 32 to match size of target (3) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 96
Warning (10230): Verilog HDL assignment warning at gameLogic.sv(130): truncated value with size 32 to match size of target (24) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 130
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "randomColumnSelector" for hierarchy "gameLogic:game_inst|randomColumnSelector:selector_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/gameLogic.sv Line: 44
Warning (10230): Verilog HDL assignment warning at randomColumnSelector.sv(21): truncated value with size 32 to match size of target (4) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/randomColumnSelector.sv Line: 21
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "checkWinner" for hierarchy "checkWinner:winner_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 107
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "temp_board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board_out" into its bus
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:video_inst" File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/main.sv Line: 137
Warning (10230): Verilog HDL assignment warning at videoGen.sv(28): truncated value with size 32 to match size of target (3) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 28
Warning (10230): Verilog HDL assignment warning at videoGen.sv(29): truncated value with size 32 to match size of target (3) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 29
Warning (10230): Verilog HDL assignment warning at videoGen.sv(30): truncated value with size 32 to match size of target (7) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 30
Warning (10230): Verilog HDL assignment warning at videoGen.sv(31): truncated value with size 32 to match size of target (7) File: C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/videoGen.sv Line: 31
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/output_files/Connect_Four.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Wed May  7 14:17:26 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/User/Desktop/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/aalfaro_jugalde_cnavarro_digital_design_lab_2025-Joan-VGA/laboratorio_3/output_files/Connect_Four.map.smsg.


