/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-60.10" *)
(* top =  1  *)
module gen_test9();
  wire [1:0] \A.B.y ;
  wire [1:0] \A.C.z ;
  (* src = "dut.sv:10.13-10.14" *)
  wire [1:0] w;
  assign \A.B.y  = 2'h0;
  assign \A.C.z  = 2'h1;
  assign w = 2'h3;
endmodule
