#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 28 14:18:34 2021
# Process ID: 53488
# Current directory: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1
# Command line: vivado.exe -log FFTAudio_Block_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFTAudio_Block_wrapper.tcl
# Log file: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/FFTAudio_Block_wrapper.vds
# Journal file: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FFTAudio_Block_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 922.500 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'U:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 922.500 ; gain = 0.000
Command: synth_design -top FFTAudio_Block_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1170.043 ; gain = 247.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_wrapper' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/hdl/FFTAudio_Block_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:13]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_axi_gpio_0_0' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_axi_gpio_0_0' (1#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'FFTAudio_Block_axi_gpio_0_0' is unconnected for instance 'axi_gpio_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:265]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'FFTAudio_Block_axi_gpio_0_0' has 23 connections declared, but only 22 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:265]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_axi_gpio_1_0' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_axi_gpio_1_0' (2#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_axi_gpio_2_0' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_axi_gpio_2_0' (3#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_gpio_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'FFTAudio_Block_axi_gpio_2_0' is unconnected for instance 'axi_gpio_2' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:309]
WARNING: [Synth 8-7023] instance 'axi_gpio_2' of module 'FFTAudio_Block_axi_gpio_2_0' has 23 connections declared, but only 22 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:309]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_axi_iic_0_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_iic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_axi_iic_0_1' (4#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_iic_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'iic2intc_irpt' of module 'FFTAudio_Block_axi_iic_0_1' is unconnected for instance 'axi_iic_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:332]
WARNING: [Synth 8-7071] port 'gpo' of module 'FFTAudio_Block_axi_iic_0_1' is unconnected for instance 'axi_iic_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:332]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'FFTAudio_Block_axi_iic_0_1' has 27 connections declared, but only 25 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:332]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_axi_uartlite_0_0' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_axi_uartlite_0_0' (5#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_clk_wiz_1_0' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_clk_wiz_1_0' (6#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_mdm_1_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_mdm_1_1' (7#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_microblaze_0_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_microblaze_0_1' (8#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_microblaze_0_axi_intc_0' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_microblaze_0_axi_intc_0' (9#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_microblaze_0_axi_periph_1' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:699]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_KZO8C1' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_KZO8C1' (10#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:1789]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1K6T8GM' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:1921]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1K6T8GM' (11#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:1921]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14OH2KE' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14OH2KE' (12#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2053]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_5H163D' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2185]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_5H163D' (13#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2185]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_9LX4DQ' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2317]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_9LX4DQ' (14#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2317]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_19DCI89' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_19DCI89' (15#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2449]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1XT6RFL' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2581]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1XT6RFL' (16#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2581]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_12KJDQC' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2947]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_12KJDQC' (17#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2947]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_xbar_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_xbar_1' (18#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_xbar_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'FFTAudio_Block_xbar_1' is unconnected for instance 'xbar' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:1748]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'FFTAudio_Block_xbar_1' is unconnected for instance 'xbar' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:1748]
WARNING: [Synth 8-7023] instance 'xbar' of module 'FFTAudio_Block_xbar_1' has 40 connections declared, but only 38 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:1748]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_microblaze_0_axi_periph_1' (19#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:699]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_JX729T' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2713]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_dlmb_bram_if_cntlr_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_dlmb_bram_if_cntlr_1' (20#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_dlmb_v10_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_dlmb_v10_1' (21#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'FFTAudio_Block_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2859]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'FFTAudio_Block_dlmb_v10_1' has 25 connections declared, but only 24 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2859]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_ilmb_bram_if_cntlr_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_ilmb_bram_if_cntlr_1' (22#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_ilmb_v10_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_ilmb_v10_1' (23#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'FFTAudio_Block_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2905]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'FFTAudio_Block_ilmb_v10_1' has 25 connections declared, but only 24 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2905]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_lmb_bram_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_lmb_bram_1' (24#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'FFTAudio_Block_lmb_bram_1' is unconnected for instance 'lmb_bram' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2930]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'FFTAudio_Block_lmb_bram_1' is unconnected for instance 'lmb_bram' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2930]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'FFTAudio_Block_lmb_bram_1' has 16 connections declared, but only 14 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2930]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_JX729T' (25#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:2713]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_microblaze_0_xlconcat_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_xlconcat_0/synth/FFTAudio_Block_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (26#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_microblaze_0_xlconcat_0' (27#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_xlconcat_0/synth/FFTAudio_Block_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_reset_inv_0_2' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_reset_inv_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_reset_inv_0_2' (28#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_reset_inv_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_rst_clk_wiz_1_100M_0' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_rst_clk_wiz_1_100M_0' (29#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'FFTAudio_Block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:664]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'FFTAudio_Block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:664]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'FFTAudio_Block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:664]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_xadc_wiz_0_1' [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_xadc_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_xadc_wiz_0_1' (30#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/.Xil/Vivado-53488-Potential/realtime/FFTAudio_Block_xadc_wiz_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'channel_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'busy_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'eos_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'ot_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'FFTAudio_Block_xadc_wiz_0_1' is unconnected for instance 'xadc_wiz_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'FFTAudio_Block_xadc_wiz_0_1' has 31 connections declared, but only 21 given [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:673]
INFO: [Synth 8-6157] synthesizing module 'FFTAudio_Block_xlconstant_0_0' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xlconstant_0_0/synth/FFTAudio_Block_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (31#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_xlconstant_0_0' (32#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xlconstant_0_0/synth/FFTAudio_Block_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block' (33#1) [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/synth/FFTAudio_Block.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [U:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (34#1) [U:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'FFTAudio_Block_wrapper' (35#1) [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/hdl/FFTAudio_Block_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.434 ; gain = 308.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.434 ; gain = 308.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.434 ; gain = 308.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1231.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_1/FFTAudio_Block_microblaze_0_1/FFTAudio_Block_microblaze_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_1/FFTAudio_Block_microblaze_0_1/FFTAudio_Block_microblaze_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_dlmb_v10_1/FFTAudio_Block_dlmb_v10_1/FFTAudio_Block_dlmb_v10_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_dlmb_v10_1/FFTAudio_Block_dlmb_v10_1/FFTAudio_Block_dlmb_v10_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_ilmb_v10_1/FFTAudio_Block_ilmb_v10_1/FFTAudio_Block_dlmb_v10_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_ilmb_v10_1/FFTAudio_Block_ilmb_v10_1/FFTAudio_Block_dlmb_v10_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_dlmb_bram_if_cntlr_1/FFTAudio_Block_dlmb_bram_if_cntlr_1/FFTAudio_Block_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_dlmb_bram_if_cntlr_1/FFTAudio_Block_dlmb_bram_if_cntlr_1/FFTAudio_Block_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_ilmb_bram_if_cntlr_1/FFTAudio_Block_ilmb_bram_if_cntlr_1/FFTAudio_Block_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_ilmb_bram_if_cntlr_1/FFTAudio_Block_ilmb_bram_if_cntlr_1/FFTAudio_Block_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_lmb_bram_1/FFTAudio_Block_lmb_bram_1/FFTAudio_Block_lmb_bram_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_lmb_bram_1/FFTAudio_Block_lmb_bram_1/FFTAudio_Block_lmb_bram_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xbar_1/FFTAudio_Block_xbar_1/FFTAudio_Block_xbar_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xbar_1/FFTAudio_Block_xbar_1/FFTAudio_Block_xbar_1_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_intc'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1_in_context.xdc] for cell 'FFTAudio_Block_i/mdm_1'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1_in_context.xdc] for cell 'FFTAudio_Block_i/mdm_1'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0_in_context.xdc] for cell 'FFTAudio_Block_i/clk_wiz_1'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0_in_context.xdc] for cell 'FFTAudio_Block_i/clk_wiz_1'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'FFTAudio_Block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'FFTAudio_Block_i/rst_clk_wiz_1_100M'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_uartlite_0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_uartlite_0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_iic_0_1/FFTAudio_Block_axi_iic_0_1/FFTAudio_Block_axi_iic_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/axi_iic_0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_iic_0_1/FFTAudio_Block_axi_iic_0_1/FFTAudio_Block_axi_iic_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/axi_iic_0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_gpio_0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_gpio_0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xadc_wiz_0_1/FFTAudio_Block_xadc_wiz_0_1/FFTAudio_Block_xadc_wiz_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/xadc_wiz_0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xadc_wiz_0_1/FFTAudio_Block_xadc_wiz_0_1/FFTAudio_Block_xadc_wiz_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/xadc_wiz_0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_gpio_1'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_gpio_1'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_gpio_2'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0_in_context.xdc] for cell 'FFTAudio_Block_i/axi_gpio_2'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_reset_inv_0_2/FFTAudio_Block_reset_inv_0_2/FFTAudio_Block_reset_inv_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/reset_inv_0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_reset_inv_0_2/FFTAudio_Block_reset_inv_0_2/FFTAudio_Block_reset_inv_0_1_in_context.xdc] for cell 'FFTAudio_Block_i/reset_inv_0'
Parsing XDC File [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FFTAudio_Block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FFTAudio_Block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1321.996 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FFTAudio_Block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/xadc_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFTAudio_Block_i/reset_inv_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1326.047 ; gain = 403.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |FFTAudio_Block_xbar_1                  |         1|
|2     |FFTAudio_Block_axi_gpio_0_0            |         1|
|3     |FFTAudio_Block_axi_gpio_1_0            |         1|
|4     |FFTAudio_Block_axi_gpio_2_0            |         1|
|5     |FFTAudio_Block_axi_iic_0_1             |         1|
|6     |FFTAudio_Block_axi_uartlite_0_0        |         1|
|7     |FFTAudio_Block_clk_wiz_1_0             |         1|
|8     |FFTAudio_Block_mdm_1_1                 |         1|
|9     |FFTAudio_Block_microblaze_0_1          |         1|
|10    |FFTAudio_Block_microblaze_0_axi_intc_0 |         1|
|11    |FFTAudio_Block_reset_inv_0_2           |         1|
|12    |FFTAudio_Block_rst_clk_wiz_1_100M_0    |         1|
|13    |FFTAudio_Block_xadc_wiz_0_1            |         1|
|14    |FFTAudio_Block_dlmb_bram_if_cntlr_1    |         1|
|15    |FFTAudio_Block_dlmb_v10_1              |         1|
|16    |FFTAudio_Block_ilmb_bram_if_cntlr_1    |         1|
|17    |FFTAudio_Block_ilmb_v10_1              |         1|
|18    |FFTAudio_Block_lmb_bram_1              |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |FFTAudio_Block_axi_gpio_0            |     1|
|2     |FFTAudio_Block_axi_gpio_1            |     1|
|3     |FFTAudio_Block_axi_gpio_2            |     1|
|4     |FFTAudio_Block_axi_iic_0             |     1|
|5     |FFTAudio_Block_axi_uartlite_0        |     1|
|6     |FFTAudio_Block_clk_wiz_1             |     1|
|7     |FFTAudio_Block_dlmb_bram_if_cntlr    |     1|
|8     |FFTAudio_Block_dlmb_v10              |     1|
|9     |FFTAudio_Block_ilmb_bram_if_cntlr    |     1|
|10    |FFTAudio_Block_ilmb_v10              |     1|
|11    |FFTAudio_Block_lmb_bram              |     1|
|12    |FFTAudio_Block_mdm_1                 |     1|
|13    |FFTAudio_Block_microblaze_0          |     1|
|14    |FFTAudio_Block_microblaze_0_axi_intc |     1|
|15    |FFTAudio_Block_reset_inv_0           |     1|
|16    |FFTAudio_Block_rst_clk_wiz_1_100M    |     1|
|17    |FFTAudio_Block_xadc_wiz_0            |     1|
|18    |FFTAudio_Block_xbar                  |     1|
|19    |IBUF                                 |     6|
|20    |IOBUF                                |    18|
|21    |OBUF                                 |     1|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1328.020 ; gain = 310.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.020 ; gain = 405.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1328.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1344.512 ; gain = 422.012
INFO: [Common 17-1381] The checkpoint 'R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/synth_1/FFTAudio_Block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FFTAudio_Block_wrapper_utilization_synth.rpt -pb FFTAudio_Block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 28 14:20:54 2021...
