

================================================================
== Vivado HLS Report for 'Block_myproject_axi_exit27_proc'
================================================================
* Date:           Thu Dec 12 22:35:03 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|      62|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      62|     67|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op5  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|   4|           2|           2|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |out_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |tmp_data_V_0                |   9|          2|   20|         40|
    |tmp_data_V_1                |   9|          2|   20|         40|
    |tmp_data_V_2                |   9|          2|   20|         40|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |tmp_data_V_0_preg  |  20|   0|   20|          0|
    |tmp_data_V_1_preg  |  20|   0|   20|          0|
    |tmp_data_V_2_preg  |  20|   0|   20|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  62|   0|   62|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_done                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|out_local_V_data_0_V_dout     |  in |   20|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_0_V_read     | out |    1|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_1_V_dout     |  in |   20|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_1_V_read     | out |    1|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_2_V_dout     |  in |   20|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|out_local_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|out_local_V_data_2_V_read     | out |    1|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|tmp_data_V_0                  | out |   20|   ap_vld   |           tmp_data_V_0           |    pointer   |
|tmp_data_V_0_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_0           |    pointer   |
|tmp_data_V_1                  | out |   20|   ap_vld   |           tmp_data_V_1           |    pointer   |
|tmp_data_V_1_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_1           |    pointer   |
|tmp_data_V_2                  | out |   20|   ap_vld   |           tmp_data_V_2           |    pointer   |
|tmp_data_V_2_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_2           |    pointer   |
+------------------------------+-----+-----+------------+----------------------------------+--------------+

