// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module hdmi_out_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        height_val,
        width_val,
        patternId_val,
        ZplateHorContStart_val,
        ZplateHorContDelta_val,
        ZplateVerContStart_val,
        ZplateVerContDelta_val,
        dpDynamicRange_val,
        dpYUVCoef_val,
        motionSpeed_val,
        colorFormat_val,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        height_val4_c12_din,
        height_val4_c12_num_data_valid,
        height_val4_c12_fifo_cap,
        height_val4_c12_full_n,
        height_val4_c12_write,
        width_val7_c13_din,
        width_val7_c13_num_data_valid,
        width_val7_c13_fifo_cap,
        width_val7_c13_full_n,
        width_val7_c13_write,
        motionSpeed_val14_c_din,
        motionSpeed_val14_c_num_data_valid,
        motionSpeed_val14_c_fifo_cap,
        motionSpeed_val14_c_full_n,
        motionSpeed_val14_c_write,
        colorFormat_val17_c14_din,
        colorFormat_val17_c14_num_data_valid,
        colorFormat_val17_c14_fifo_cap,
        colorFormat_val17_c14_full_n,
        colorFormat_val17_c14_write,
        s
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] height_val;
input  [15:0] width_val;
input  [7:0] patternId_val;
input  [15:0] ZplateHorContStart_val;
input  [15:0] ZplateHorContDelta_val;
input  [15:0] ZplateVerContStart_val;
input  [15:0] ZplateVerContDelta_val;
input  [7:0] dpDynamicRange_val;
input  [7:0] dpYUVCoef_val;
input  [7:0] motionSpeed_val;
input  [7:0] colorFormat_val;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
output  [15:0] height_val4_c12_din;
input  [2:0] height_val4_c12_num_data_valid;
input  [2:0] height_val4_c12_fifo_cap;
input   height_val4_c12_full_n;
output   height_val4_c12_write;
output  [15:0] width_val7_c13_din;
input  [2:0] width_val7_c13_num_data_valid;
input  [2:0] width_val7_c13_fifo_cap;
input   width_val7_c13_full_n;
output   width_val7_c13_write;
output  [7:0] motionSpeed_val14_c_din;
input  [2:0] motionSpeed_val14_c_num_data_valid;
input  [2:0] motionSpeed_val14_c_fifo_cap;
input   motionSpeed_val14_c_full_n;
output   motionSpeed_val14_c_write;
output  [7:0] colorFormat_val17_c14_din;
input  [2:0] colorFormat_val17_c14_num_data_valid;
input  [2:0] colorFormat_val17_c14_fifo_cap;
input   colorFormat_val17_c14_full_n;
output   colorFormat_val17_c14_write;
input  [31:0] s;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bckgndYUV_write;
reg height_val4_c12_write;
reg width_val7_c13_write;
reg motionSpeed_val14_c_write;
reg colorFormat_val17_c14_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] rampStart;
reg   [15:0] rampVal_1;
reg   [7:0] rampVal;
reg   [7:0] hBarSel_4_0;
reg   [15:0] zonePlateVAddr;
reg   [2:0] vBarSel;
reg   [2:0] hBarSel_0;
reg   [15:0] hdata;
reg   [7:0] vBarSel_2;
reg   [2:0] hBarSel_3_0;
reg   [15:0] rampVal_2;
reg   [0:0] vBarSel_1;
reg   [2:0] hBarSel_5_0;
reg    height_val4_c12_blk_n;
reg    width_val7_c13_blk_n;
reg    motionSpeed_val14_c_blk_n;
reg    colorFormat_val17_c14_blk_n;
reg    ap_block_state1;
wire   [0:0] cmp2_i236_fu_663_p2;
reg   [0:0] cmp2_i236_reg_1232;
wire   [7:0] conv2_i_i10_i241_fu_669_p3;
reg   [7:0] conv2_i_i10_i241_reg_1237;
wire   [0:0] not_cmp2_i236_fu_677_p2;
reg   [0:0] not_cmp2_i236_reg_1242;
wire   [7:0] conv2_i_i10_i246_fu_683_p3;
reg   [7:0] conv2_i_i10_i246_reg_1247;
wire   [4:0] conv2_i_i_i248_cast_cast_fu_691_p3;
reg   [4:0] conv2_i_i_i248_cast_cast_reg_1252;
wire   [2:0] conv2_i_i10_i264_cast_cast_cast_cast_fu_699_p3;
reg   [2:0] conv2_i_i10_i264_cast_cast_cast_cast_reg_1257;
wire   [7:0] conv2_i_i_i266_fu_707_p3;
reg   [7:0] conv2_i_i_i266_reg_1262;
wire   [7:0] pix_fu_715_p3;
reg   [7:0] pix_reg_1267;
wire   [7:0] pix_5_fu_723_p3;
reg   [7:0] pix_5_reg_1272;
reg   [10:0] barWidth_reg_1277;
wire   [9:0] barWidthMinSamples_fu_767_p2;
reg   [9:0] barWidthMinSamples_reg_1283;
wire   [0:0] icmp_fu_793_p2;
reg   [0:0] icmp_reg_1288;
wire   [10:0] sub_i_i_i_fu_813_p2;
reg   [10:0] sub_i_i_i_reg_1293;
reg   [7:0] rampStart_load_reg_1298;
reg   [15:0] y_3_reg_1304;
wire    ap_CS_fsm_state2;
wire   [0:0] cmp12_i_fu_974_p2;
reg   [0:0] cmp12_i_reg_1315;
wire   [7:0] trunc_ln563_fu_1022_p1;
reg   [7:0] trunc_ln563_reg_1320;
wire    ap_CS_fsm_state3;
reg   [1:0] Sel_reg_1325;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_done;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_idle;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_ready;
wire   [23:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_bckgndYUV_din;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_bckgndYUV_write;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_3_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_2_0_0_0217_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_2_0_0_0217_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_1_0_0_0215_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_1_0_0_0215_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_0_0_0_0213_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_0_0_0_0213_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_1;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_1_ap_vld;
wire   [0:0] ap_phi_mux_rampVal_3_flag_0_phi_fu_450_p4;
reg   [0:0] rampVal_3_flag_0_reg_446;
wire    ap_CS_fsm_state5;
wire   [0:0] ap_phi_mux_hdata_flag_0_phi_fu_462_p4;
reg   [0:0] hdata_flag_0_reg_458;
wire   [0:0] ap_phi_mux_rampVal_2_flag_0_phi_fu_474_p4;
reg   [0:0] rampVal_2_flag_0_reg_470;
reg    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [15:0] rampVal_3_new_0_fu_332;
reg   [15:0] rampVal_3_loc_0_fu_328;
reg   [15:0] rampVal_loc_0_fu_324;
reg   [7:0] hBarSel_4_0_loc_0_fu_320;
reg   [15:0] zonePlateVAddr_loc_0_fu_316;
reg   [7:0] vBarSel_loc_0_fu_312;
reg   [7:0] hBarSel_0_loc_0_fu_308;
reg   [15:0] hdata_new_0_fu_304;
reg   [15:0] hdata_loc_0_fu_300;
reg   [7:0] vBarSel_2_loc_0_fu_296;
reg   [7:0] hBarSel_3_0_loc_0_fu_292;
reg   [15:0] rampVal_2_new_0_fu_288;
reg   [15:0] rampVal_2_loc_0_fu_284;
reg   [7:0] vBarSel_3_loc_0_fu_280;
reg   [7:0] hBarSel_5_0_loc_0_fu_276;
reg   [7:0] p_0_2_0_0_0218_lcssa227_fu_268;
reg   [7:0] p_0_1_0_0_0216_lcssa224_fu_264;
reg   [7:0] p_0_0_0_0_0214_lcssa221_fu_260;
wire   [7:0] add_ln750_fu_985_p2;
wire   [0:0] icmp_ln563_fu_963_p2;
reg   [15:0] y_fu_272;
wire   [15:0] add_ln563_fu_968_p2;
wire   [7:0] zext_ln563_fu_891_p1;
wire   [7:0] zext_ln1775_fu_883_p1;
wire   [7:0] zext_ln1664_fu_871_p1;
wire   [7:0] zext_ln1545_fu_855_p1;
wire   [7:0] zext_ln1412_fu_847_p1;
wire   [15:0] zext_ln1257_fu_831_p1;
wire   [13:0] empty_fu_731_p1;
wire   [13:0] add_i_fu_735_p2;
wire   [13:0] add2_i_fu_751_p2;
wire   [9:0] p_cast_fu_757_p4;
wire   [13:0] empty_93_fu_773_p1;
wire   [6:0] tmp_fu_783_p4;
wire   [13:0] add5_i_fu_777_p2;
wire   [9:0] tmp_1_fu_799_p4;
wire   [10:0] barHeight_cast_fu_809_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 rampStart = 8'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 8'd0;
#0 hBarSel_4_0 = 8'd0;
#0 zonePlateVAddr = 16'd0;
#0 vBarSel = 3'd0;
#0 hBarSel_0 = 3'd0;
#0 hdata = 16'd0;
#0 vBarSel_2 = 8'd0;
#0 hBarSel_3_0 = 3'd0;
#0 rampVal_2 = 16'd0;
#0 vBarSel_1 = 1'd0;
#0 hBarSel_5_0 = 3'd0;
#0 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg = 1'b0;
#0 rampVal_3_loc_0_fu_328 = 16'd0;
#0 rampVal_loc_0_fu_324 = 16'd0;
#0 hBarSel_4_0_loc_0_fu_320 = 8'd0;
#0 zonePlateVAddr_loc_0_fu_316 = 16'd0;
#0 vBarSel_loc_0_fu_312 = 8'd0;
#0 hBarSel_0_loc_0_fu_308 = 8'd0;
#0 hdata_loc_0_fu_300 = 16'd0;
#0 vBarSel_2_loc_0_fu_296 = 8'd0;
#0 hBarSel_3_0_loc_0_fu_292 = 8'd0;
#0 rampVal_2_loc_0_fu_284 = 16'd0;
#0 vBarSel_3_loc_0_fu_280 = 8'd0;
#0 hBarSel_5_0_loc_0_fu_276 = 8'd0;
#0 y_fu_272 = 16'd0;
end

hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start),
    .ap_done(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_done),
    .ap_idle(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_idle),
    .ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_ready),
    .bckgndYUV_din(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_bckgndYUV_din),
    .bckgndYUV_num_data_valid(5'd0),
    .bckgndYUV_fifo_cap(5'd0),
    .bckgndYUV_full_n(bckgndYUV_full_n),
    .bckgndYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_bckgndYUV_write),
    .rampVal_3_flag_0(rampVal_3_flag_0_reg_446),
    .hdata_flag_0(hdata_flag_0_reg_458),
    .rampVal_2_flag_0(rampVal_2_flag_0_reg_470),
    .width_val(width_val),
    .pix_5(pix_5_reg_1272),
    .pix(pix_reg_1267),
    .conv2_i_i_i266(conv2_i_i_i266_reg_1262),
    .conv2_i_i_i248_cast_cast(conv2_i_i_i248_cast_cast_reg_1252),
    .conv2_i_i_i_cast(not_cmp2_i236_reg_1242),
    .conv2_i_i10_i264_cast_cast_cast_cast(conv2_i_i10_i264_cast_cast_cast_cast_reg_1257),
    .conv2_i_i10_i246(conv2_i_i10_i246_reg_1247),
    .conv2_i_i10_i241(conv2_i_i10_i241_reg_1237),
    .rampStart_1(rampStart_load_reg_1298),
    .ZplateHorContStart_val(ZplateHorContStart_val),
    .patternId_val(patternId_val),
    .cmp2_i236(cmp2_i236_reg_1232),
    .zext_ln1084(rampStart_load_reg_1298),
    .y(y_3_reg_1304),
    .colorFormat_val(colorFormat_val),
    .barWidth_cast(barWidth_reg_1277),
    .barWidth(barWidth_reg_1277),
    .ZplateHorContDelta_val(ZplateHorContDelta_val),
    .ZplateVerContStart_val(ZplateVerContStart_val),
    .cmp12_i(cmp12_i_reg_1315),
    .ZplateVerContDelta_val(ZplateVerContDelta_val),
    .sub_i_i_i(sub_i_i_i_reg_1293),
    .barWidthMinSamples(barWidthMinSamples_reg_1283),
    .width_val_cast31(width_val),
    .height_val_cast23(height_val),
    .zext_ln565(y_3_reg_1304),
    .empty(trunc_ln563_reg_1320),
    .icmp(icmp_reg_1288),
    .Sel(Sel_reg_1325),
    .dpDynamicRange_val(dpDynamicRange_val),
    .dpYUVCoef_val(dpYUVCoef_val),
    .rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_flag_1_out),
    .rampVal_3_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_flag_1_out_ap_vld),
    .rampVal_3_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_new_1_out),
    .rampVal_3_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_new_1_out_ap_vld),
    .rampVal_3_loc_1_out_i(rampVal_3_loc_0_fu_328),
    .rampVal_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_loc_1_out_o),
    .rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_loc_1_out_o_ap_vld),
    .rampVal_loc_1_out_i(rampVal_loc_0_fu_324),
    .rampVal_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_loc_1_out_o),
    .rampVal_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_loc_1_out_o_ap_vld),
    .hBarSel_4_0_loc_1_out_i(hBarSel_4_0_loc_0_fu_320),
    .hBarSel_4_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_loc_1_out_o),
    .hBarSel_4_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_loc_1_out_o_ap_vld),
    .zonePlateVAddr_loc_1_out_i(zonePlateVAddr_loc_0_fu_316),
    .zonePlateVAddr_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_loc_1_out_o),
    .zonePlateVAddr_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_loc_1_out_o_ap_vld),
    .vBarSel_loc_1_out_i(vBarSel_loc_0_fu_312),
    .vBarSel_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_loc_1_out_o),
    .vBarSel_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_loc_1_out_o_ap_vld),
    .hBarSel_0_loc_1_out_i(hBarSel_0_loc_0_fu_308),
    .hBarSel_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_loc_1_out_o),
    .hBarSel_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_loc_1_out_o_ap_vld),
    .hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_flag_1_out),
    .hdata_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_flag_1_out_ap_vld),
    .hdata_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_new_1_out),
    .hdata_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_new_1_out_ap_vld),
    .hdata_loc_1_out_i(hdata_loc_0_fu_300),
    .hdata_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_loc_1_out_o),
    .hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_loc_1_out_o_ap_vld),
    .vBarSel_2_loc_1_out_i(vBarSel_2_loc_0_fu_296),
    .vBarSel_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_loc_1_out_o),
    .vBarSel_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_loc_1_out_o_ap_vld),
    .hBarSel_3_0_loc_1_out_i(hBarSel_3_0_loc_0_fu_292),
    .hBarSel_3_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_loc_1_out_o),
    .hBarSel_3_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_loc_1_out_o_ap_vld),
    .rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_flag_1_out),
    .rampVal_2_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_flag_1_out_ap_vld),
    .rampVal_2_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_new_1_out),
    .rampVal_2_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_new_1_out_ap_vld),
    .rampVal_2_loc_1_out_i(rampVal_2_loc_0_fu_284),
    .rampVal_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_loc_1_out_o),
    .rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_loc_1_out_o_ap_vld),
    .vBarSel_3_loc_1_out_i(vBarSel_3_loc_0_fu_280),
    .vBarSel_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_3_loc_1_out_o),
    .vBarSel_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_3_loc_1_out_o_ap_vld),
    .hBarSel_5_0_loc_1_out_i(hBarSel_5_0_loc_0_fu_276),
    .hBarSel_5_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_loc_1_out_o),
    .hBarSel_5_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_loc_1_out_o_ap_vld),
    .p_0_2_0_0_0217_out_i(p_0_2_0_0_0218_lcssa227_fu_268),
    .p_0_2_0_0_0217_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_2_0_0_0217_out_o),
    .p_0_2_0_0_0217_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_2_0_0_0217_out_o_ap_vld),
    .p_0_1_0_0_0215_out_i(p_0_1_0_0_0216_lcssa224_fu_264),
    .p_0_1_0_0_0215_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_1_0_0_0215_out_o),
    .p_0_1_0_0_0215_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_1_0_0_0215_out_o_ap_vld),
    .p_0_0_0_0_0213_out_i(p_0_0_0_0_0214_lcssa221_fu_260),
    .p_0_0_0_0_0213_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_0_0_0_0213_out_o),
    .p_0_0_0_0_0213_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_0_0_0_0213_out_o_ap_vld),
    .rampVal(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal),
    .rampVal_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_ap_vld),
    .hBarSel_4_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0),
    .hBarSel_4_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_ap_vld),
    .s(s),
    .zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr),
    .zonePlateVAddr_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_ap_vld),
    .hBarSel_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0),
    .hBarSel_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_ap_vld),
    .vBarSel(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel),
    .vBarSel_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_ap_vld),
    .hBarSel_3_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0),
    .hBarSel_3_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_ap_vld),
    .vBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2),
    .vBarSel_2_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_ap_vld),
    .hBarSel_5_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0),
    .hBarSel_5_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_ap_vld),
    .vBarSel_1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_1),
    .vBarSel_1_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_1_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln563_fu_963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg <= 1'b1;
        end else if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_ready == 1'b1)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        hBarSel_0_loc_0_fu_308 <= zext_ln1545_fu_855_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_0_loc_0_fu_308 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        hBarSel_3_0_loc_0_fu_292 <= zext_ln1664_fu_871_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_3_0_loc_0_fu_292 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        hBarSel_4_0_loc_0_fu_320 <= hBarSel_4_0;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_4_0_loc_0_fu_320 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        hBarSel_5_0_loc_0_fu_276 <= zext_ln563_fu_891_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_5_0_loc_0_fu_276 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        hdata_flag_0_reg_458 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_flag_1_out;
    end else if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        hdata_flag_0_reg_458 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        hdata_loc_0_fu_300 <= hdata;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_loc_0_fu_300 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_2_flag_0_reg_470 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_flag_1_out;
    end else if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_2_flag_0_reg_470 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_2_loc_0_fu_284 <= rampVal_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_loc_0_fu_284 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_3_flag_0_reg_446 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_flag_1_out;
    end else if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_3_flag_0_reg_446 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_3_loc_0_fu_328 <= rampVal_1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_loc_0_fu_328 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_loc_0_fu_324 <= zext_ln1257_fu_831_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_loc_0_fu_324 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        vBarSel_2_loc_0_fu_296 <= vBarSel_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2_loc_0_fu_296 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        vBarSel_3_loc_0_fu_280 <= zext_ln1775_fu_883_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_3_loc_0_fu_280 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        vBarSel_loc_0_fu_312 <= zext_ln1412_fu_847_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_loc_0_fu_312 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        y_fu_272 <= 16'd0;
    end else if (((icmp_ln563_fu_963_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_fu_272 <= add_ln563_fu_968_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        zonePlateVAddr_loc_0_fu_316 <= zonePlateVAddr;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr_loc_0_fu_316 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Sel_reg_1325 <= {{y_3_reg_1304[7:6]}};
        trunc_ln563_reg_1320 <= trunc_ln563_fu_1022_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        barWidthMinSamples_reg_1283 <= barWidthMinSamples_fu_767_p2;
        barWidth_reg_1277 <= {{add_i_fu_735_p2[13:3]}};
        cmp2_i236_reg_1232 <= cmp2_i236_fu_663_p2;
        conv2_i_i10_i241_reg_1237[1 : 0] <= conv2_i_i10_i241_fu_669_p3[1 : 0];
conv2_i_i10_i241_reg_1237[5 : 4] <= conv2_i_i10_i241_fu_669_p3[5 : 4];
conv2_i_i10_i241_reg_1237[7] <= conv2_i_i10_i241_fu_669_p3[7];
        conv2_i_i10_i246_reg_1247[0] <= conv2_i_i10_i246_fu_683_p3[0];
conv2_i_i10_i246_reg_1247[2] <= conv2_i_i10_i246_fu_683_p3[2];
conv2_i_i10_i246_reg_1247[4] <= conv2_i_i10_i246_fu_683_p3[4];
conv2_i_i10_i246_reg_1247[7] <= conv2_i_i10_i246_fu_683_p3[7];
        conv2_i_i10_i264_cast_cast_cast_cast_reg_1257[0] <= conv2_i_i10_i264_cast_cast_cast_cast_fu_699_p3[0];
conv2_i_i10_i264_cast_cast_cast_cast_reg_1257[2] <= conv2_i_i10_i264_cast_cast_cast_cast_fu_699_p3[2];
        conv2_i_i_i248_cast_cast_reg_1252[0] <= conv2_i_i_i248_cast_cast_fu_691_p3[0];
conv2_i_i_i248_cast_cast_reg_1252[2] <= conv2_i_i_i248_cast_cast_fu_691_p3[2];
conv2_i_i_i248_cast_cast_reg_1252[4] <= conv2_i_i_i248_cast_cast_fu_691_p3[4];
        conv2_i_i_i266_reg_1262[2] <= conv2_i_i_i266_fu_707_p3[2];
conv2_i_i_i266_reg_1262[4] <= conv2_i_i_i266_fu_707_p3[4];
conv2_i_i_i266_reg_1262[7] <= conv2_i_i_i266_fu_707_p3[7];
        icmp_reg_1288 <= icmp_fu_793_p2;
        not_cmp2_i236_reg_1242 <= not_cmp2_i236_fu_677_p2;
        pix_5_reg_1272[6 : 0] <= pix_5_fu_723_p3[6 : 0];
        pix_reg_1267[7] <= pix_fu_715_p3[7];
        rampStart_load_reg_1298 <= rampStart;
        sub_i_i_i_reg_1293 <= sub_i_i_i_fu_813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmp12_i_reg_1315 <= cmp12_i_fu_974_p2;
        y_3_reg_1304 <= y_fu_272;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_3_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_4_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_5_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hBarSel_5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_963_p2 == 1'd1) & (ap_phi_mux_hdata_flag_0_phi_fu_462_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        hdata <= hdata_new_0_fu_304;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_new_0_fu_304 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_hdata_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_0_0_0_0213_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_0_0_0214_lcssa221_fu_260 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_0_0_0_0213_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_1_0_0_0215_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_1_0_0_0216_lcssa224_fu_264 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_1_0_0_0215_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_2_0_0_0217_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_2_0_0_0218_lcssa227_fu_268 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_p_0_2_0_0_0217_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampStart <= add_ln750_fu_985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_963_p2 == 1'd1) & (ap_phi_mux_rampVal_3_flag_0_phi_fu_450_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampVal_1 <= rampVal_3_new_0_fu_332;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_963_p2 == 1'd1) & (ap_phi_mux_rampVal_2_flag_0_phi_fu_474_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampVal_2 <= rampVal_2_new_0_fu_288;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_new_0_fu_288 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_2_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_new_0_fu_332 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_rampVal_3_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_vBarSel_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_zonePlateVAddr;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln563_fu_963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln563_fu_963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bckgndYUV_write = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_bckgndYUV_write;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val17_c14_blk_n = colorFormat_val17_c14_full_n;
    end else begin
        colorFormat_val17_c14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        colorFormat_val17_c14_write = 1'b1;
    end else begin
        colorFormat_val17_c14_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val4_c12_blk_n = height_val4_c12_full_n;
    end else begin
        height_val4_c12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        height_val4_c12_write = 1'b1;
    end else begin
        height_val4_c12_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        motionSpeed_val14_c_blk_n = motionSpeed_val14_c_full_n;
    end else begin
        motionSpeed_val14_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        motionSpeed_val14_c_write = 1'b1;
    end else begin
        motionSpeed_val14_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val7_c13_blk_n = width_val7_c13_full_n;
    end else begin
        width_val7_c13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        width_val7_c13_write = 1'b1;
    end else begin
        width_val7_c13_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln563_fu_963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add2_i_fu_751_p2 = (empty_fu_731_p1 + 14'd15);

assign add5_i_fu_777_p2 = (empty_93_fu_773_p1 + 14'd15);

assign add_i_fu_735_p2 = (empty_fu_731_p1 + 14'd7);

assign add_ln563_fu_968_p2 = (y_fu_272 + 16'd1);

assign add_ln750_fu_985_p2 = (rampStart + motionSpeed_val);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((colorFormat_val17_c14_full_n == 1'b0) | (motionSpeed_val14_c_full_n == 1'b0) | (width_val7_c13_full_n == 1'b0) | (height_val4_c12_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_phi_mux_hdata_flag_0_phi_fu_462_p4 = hdata_flag_0_reg_458;

assign ap_phi_mux_rampVal_2_flag_0_phi_fu_474_p4 = rampVal_2_flag_0_reg_470;

assign ap_phi_mux_rampVal_3_flag_0_phi_fu_450_p4 = rampVal_3_flag_0_reg_446;

assign barHeight_cast_fu_809_p1 = tmp_1_fu_799_p4;

assign barWidthMinSamples_fu_767_p2 = ($signed(p_cast_fu_757_p4) + $signed(10'd1023));

assign bckgndYUV_din = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_bckgndYUV_din;

assign cmp12_i_fu_974_p2 = ((y_fu_272 != 16'd0) ? 1'b1 : 1'b0);

assign cmp2_i236_fu_663_p2 = ((colorFormat_val == 8'd0) ? 1'b1 : 1'b0);

assign colorFormat_val17_c14_din = colorFormat_val;

assign conv2_i_i10_i241_fu_669_p3 = ((cmp2_i236_fu_663_p2[0:0] == 1'b1) ? 8'd255 : 8'd76);

assign conv2_i_i10_i246_fu_683_p3 = ((cmp2_i236_fu_663_p2[0:0] == 1'b1) ? 8'd0 : 8'd149);

assign conv2_i_i10_i264_cast_cast_cast_cast_fu_699_p3 = ((cmp2_i236_fu_663_p2[0:0] == 1'b1) ? 3'd0 : 3'd5);

assign conv2_i_i_i248_cast_cast_fu_691_p3 = ((cmp2_i236_fu_663_p2[0:0] == 1'b1) ? 5'd0 : 5'd21);

assign conv2_i_i_i266_fu_707_p3 = ((cmp2_i236_fu_663_p2[0:0] == 1'b1) ? 8'd255 : 8'd107);

assign empty_93_fu_773_p1 = height_val[13:0];

assign empty_fu_731_p1 = width_val[13:0];

assign grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg;

assign height_val4_c12_din = height_val;

assign icmp_fu_793_p2 = ((tmp_fu_783_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_963_p2 = ((y_fu_272 == height_val) ? 1'b1 : 1'b0);

assign motionSpeed_val14_c_din = motionSpeed_val;

assign not_cmp2_i236_fu_677_p2 = (cmp2_i236_fu_663_p2 ^ 1'd1);

assign p_cast_fu_757_p4 = {{add2_i_fu_751_p2[13:4]}};

assign pix_5_fu_723_p3 = ((cmp2_i236_fu_663_p2[0:0] == 1'b1) ? 8'd255 : 8'd128);

assign pix_fu_715_p3 = ((cmp2_i236_fu_663_p2[0:0] == 1'b1) ? 8'd0 : 8'd128);

assign sub_i_i_i_fu_813_p2 = ($signed(barHeight_cast_fu_809_p1) + $signed(11'd2047));

assign tmp_1_fu_799_p4 = {{add5_i_fu_777_p2[13:4]}};

assign tmp_fu_783_p4 = {{colorFormat_val[7:1]}};

assign trunc_ln563_fu_1022_p1 = y_3_reg_1304[7:0];

assign width_val7_c13_din = width_val;

assign zext_ln1257_fu_831_p1 = rampVal;

assign zext_ln1412_fu_847_p1 = vBarSel;

assign zext_ln1545_fu_855_p1 = hBarSel_0;

assign zext_ln1664_fu_871_p1 = hBarSel_3_0;

assign zext_ln1775_fu_883_p1 = vBarSel_1;

assign zext_ln563_fu_891_p1 = hBarSel_5_0;

always @ (posedge ap_clk) begin
    conv2_i_i10_i241_reg_1237[3:2] <= 2'b11;
    conv2_i_i10_i241_reg_1237[6] <= 1'b1;
    conv2_i_i10_i246_reg_1247[1] <= 1'b0;
    conv2_i_i10_i246_reg_1247[3:3] <= 1'b0;
    conv2_i_i10_i246_reg_1247[6:5] <= 2'b00;
    conv2_i_i_i248_cast_cast_reg_1252[1] <= 1'b0;
    conv2_i_i_i248_cast_cast_reg_1252[3] <= 1'b0;
    conv2_i_i10_i264_cast_cast_cast_cast_reg_1257[1] <= 1'b0;
    conv2_i_i_i266_reg_1262[1:0] <= 2'b11;
    conv2_i_i_i266_reg_1262[3:3] <= 1'b1;
    conv2_i_i_i266_reg_1262[6:5] <= 2'b11;
    pix_reg_1267[6:0] <= 7'b0000000;
    pix_5_reg_1272[7] <= 1'b1;
end

endmodule //hdmi_out_v_tpg_0_0_tpgBackground
