{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573791429415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573791429417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 01:17:09 2019 " "Processing started: Fri Nov 15 01:17:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573791429417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573791429417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573791429418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573791429715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behaviorula " "Found design unit 1: ula-behaviorula" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behaviorsomador " "Found design unit 1: somador-behaviorsomador" {  } { { "somador.vhd" "" { Text "/home/samuel/Downloads/ULA/somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430271 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/samuel/Downloads/ULA/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-behaviorsubtrator " "Found design unit 1: subtrator-behaviorsubtrator" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Downloads/ULA/subtrator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430272 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Downloads/ULA/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-behaviorinverter " "Found design unit 1: inverter-behaviorinverter" {  } { { "inverter.vhd" "" { Text "/home/samuel/Downloads/ULA/inverter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430273 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "/home/samuel/Downloads/ULA/inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maiorq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maiorq-behaviormaiorq " "Found design unit 1: maiorq-behaviormaiorq" {  } { { "maiorq.vhd" "" { Text "/home/samuel/Downloads/ULA/maiorq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430274 ""} { "Info" "ISGN_ENTITY_NAME" "1 maiorq " "Found entity 1: maiorq" {  } { { "maiorq.vhd" "" { Text "/home/samuel/Downloads/ULA/maiorq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menorq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menorq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menorq-behaviormenorq " "Found design unit 1: menorq-behaviormenorq" {  } { { "menorq.vhd" "" { Text "/home/samuel/Downloads/ULA/menorq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430275 ""} { "Info" "ISGN_ENTITY_NAME" "1 menorq " "Found entity 1: menorq" {  } { { "menorq.vhd" "" { Text "/home/samuel/Downloads/ULA/menorq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ula-behaviormux " "Found design unit 1: mux_ula-behaviormux" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430276 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ula " "Found entity 1: mux_ula" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convdisplay-behaviorconvdisplay " "Found design unit 1: convdisplay-behaviorconvdisplay" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430277 ""} { "Info" "ISGN_ENTITY_NAME" "1 convdisplay " "Found entity 1: convdisplay" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button-behavior " "Found design unit 1: button-behavior" {  } { { "button.vhd" "" { Text "/home/samuel/Downloads/ULA/button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430277 ""} { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.vhd" "" { Text "/home/samuel/Downloads/ULA/button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573791430277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573791430277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573791430356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "button button:button A:behavior " "Elaborating entity \"button\" using architecture \"A:behavior\" for hierarchy \"button:button\"" {  } { { "ula.vhd" "button" { Text "/home/samuel/Downloads/ULA/ula.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "somador somador:soma_1 A:behaviorsomador " "Elaborating entity \"somador\" using architecture \"A:behaviorsomador\" for hierarchy \"somador:soma_1\"" {  } { { "ula.vhd" "soma_1" { Text "/home/samuel/Downloads/ULA/ula.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtrator subtrator:subt_1 A:behaviorsubtrator " "Elaborating entity \"subtrator\" using architecture \"A:behaviorsubtrator\" for hierarchy \"subtrator:subt_1\"" {  } { { "ula.vhd" "subt_1" { Text "/home/samuel/Downloads/ULA/ula.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "maiorq maiorq:maq_1 A:behaviormaiorq " "Elaborating entity \"maiorq\" using architecture \"A:behaviormaiorq\" for hierarchy \"maiorq:maq_1\"" {  } { { "ula.vhd" "maq_1" { Text "/home/samuel/Downloads/ULA/ula.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "menorq menorq:meq_1 A:behaviormenorq " "Elaborating entity \"menorq\" using architecture \"A:behaviormenorq\" for hierarchy \"menorq:meq_1\"" {  } { { "ula.vhd" "meq_1" { Text "/home/samuel/Downloads/ULA/ula.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "inverter inverter:inv_1 A:behaviorinverter " "Elaborating entity \"inverter\" using architecture \"A:behaviorinverter\" for hierarchy \"inverter:inv_1\"" {  } { { "ula.vhd" "inv_1" { Text "/home/samuel/Downloads/ULA/ula.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_ula mux_ula:mux_1 A:behaviormux " "Elaborating entity \"mux_ula\" using architecture \"A:behaviormux\" for hierarchy \"mux_ula:mux_1\"" {  } { { "ula.vhd" "mux_1" { Text "/home/samuel/Downloads/ULA/ula.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430390 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(28) " "VHDL Process Statement warning at mux.vhd(28): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430391 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(30) " "VHDL Process Statement warning at mux.vhd(30): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(34) " "VHDL Process Statement warning at mux.vhd(34): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inmaq mux.vhd(40) " "VHDL Process Statement warning at mux.vhd(40): signal \"inmaq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(41) " "VHDL Process Statement warning at mux.vhd(41): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inmaq mux.vhd(51) " "VHDL Process Statement warning at mux.vhd(51): signal \"inmaq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inmeq mux.vhd(61) " "VHDL Process Statement warning at mux.vhd(61): signal \"inmeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ininv mux.vhd(70) " "VHDL Process Statement warning at mux.vhd(70): signal \"ininv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_led mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"saida_led\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"ctrl\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573791430392 "|ula|mux_ula:mux_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mux.vhd(20) " "Inferred latch for \"y\[0\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mux.vhd(20) " "Inferred latch for \"y\[1\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mux.vhd(20) " "Inferred latch for \"y\[2\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mux.vhd(20) " "Inferred latch for \"y\[3\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[0\] mux.vhd(20) " "Inferred latch for \"ctrl\[0\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[1\] mux.vhd(20) " "Inferred latch for \"ctrl\[1\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_led mux.vhd(20) " "Inferred latch for \"saida_led\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430393 "|ula|mux_ula:mux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "convdisplay convdisplay:convdisplay_1 A:behaviorconvdisplay " "Elaborating entity \"convdisplay\" using architecture \"A:behaviorconvdisplay\" for hierarchy \"convdisplay:convdisplay_1\"" {  } { { "ula.vhd" "convdisplay_1" { Text "/home/samuel/Downloads/ULA/ula.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573791430394 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display convdisplay.vhd(14) " "VHDL Process Statement warning at convdisplay.vhd(14): inferring latch(es) for signal or variable \"display\", which holds its previous value in one or more paths through the process" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573791430395 "|ula|convdisplay:convdisplay_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] convdisplay.vhd(14) " "Inferred latch for \"display\[0\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430395 "|ula|convdisplay:convdisplay_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] convdisplay.vhd(14) " "Inferred latch for \"display\[1\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430395 "|ula|convdisplay:convdisplay_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] convdisplay.vhd(14) " "Inferred latch for \"display\[2\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430395 "|ula|convdisplay:convdisplay_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] convdisplay.vhd(14) " "Inferred latch for \"display\[3\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430396 "|ula|convdisplay:convdisplay_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] convdisplay.vhd(14) " "Inferred latch for \"display\[4\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430396 "|ula|convdisplay:convdisplay_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] convdisplay.vhd(14) " "Inferred latch for \"display\[5\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430396 "|ula|convdisplay:convdisplay_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] convdisplay.vhd(14) " "Inferred latch for \"display\[6\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573791430396 "|ula|convdisplay:convdisplay_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:mux_1\|saida_led " "Latch mux_ula:mux_1\|saida_led has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[2\] " "Ports D and ENA on the latch are fed by the same signal operator\[2\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430817 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:convdisplay_1\|display\[0\] " "Latch convdisplay:convdisplay_1\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:mux_1\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:mux_1\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430817 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:convdisplay_1\|display\[1\] " "Latch convdisplay:convdisplay_1\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:mux_1\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:mux_1\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430817 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:convdisplay_1\|display\[2\] " "Latch convdisplay:convdisplay_1\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:mux_1\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:mux_1\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430817 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:convdisplay_1\|display\[3\] " "Latch convdisplay:convdisplay_1\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:mux_1\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:mux_1\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430817 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:convdisplay_1\|display\[4\] " "Latch convdisplay:convdisplay_1\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:mux_1\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:mux_1\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430818 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:convdisplay_1\|display\[5\] " "Latch convdisplay:convdisplay_1\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:mux_1\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:mux_1\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430818 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:convdisplay_1\|display\[6\] " "Latch convdisplay:convdisplay_1\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:mux_1\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:mux_1\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430818 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:mux_1\|y\[0\] " "Latch mux_ula:mux_1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[0\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430818 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:mux_1\|y\[1\] " "Latch mux_ula:mux_1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[1\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[1\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430818 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:mux_1\|y\[2\] " "Latch mux_ula:mux_1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[2\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[2\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430818 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:mux_1\|y\[3\] " "Latch mux_ula:mux_1\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[3\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[3\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430818 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:mux_1\|ctrl\[1\] " "Latch mux_ula:mux_1\|ctrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430819 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR operator\[1\] " "Ports ENA and CLR on the latch are fed by the same signal operator\[1\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430819 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:mux_1\|ctrl\[0\] " "Latch mux_ula:mux_1\|ctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430819 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR operator\[0\] " "Ports ENA and CLR on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573791430819 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573791430819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573791431161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791431161 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_0 " "No output dependent on input pin \"key_0\"" {  } { { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791431218 "|ula|key_0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573791431218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573791431218 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573791431218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573791431218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573791431218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573791431230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 01:17:11 2019 " "Processing ended: Fri Nov 15 01:17:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573791431230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573791431230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573791431230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573791431230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573791433556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573791433559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 01:17:12 2019 " "Processing started: Fri Nov 15 01:17:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573791433559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573791433559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573791433560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573791433661 ""}
{ "Info" "0" "" "Project  = ula" {  } {  } 0 0 "Project  = ula" 0 0 "Fitter" 0 0 1573791433664 ""}
{ "Info" "0" "" "Revision = ula" {  } {  } 0 0 "Revision = ula" 0 0 "Fitter" 0 0 1573791433664 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573791433822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ula EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ula\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573791433829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573791433890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573791433891 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573791434137 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573791434151 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573791435035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573791435035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573791435035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573791435051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573791435051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573791435051 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573791435051 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 20 " "No exact pin location assignment(s) for 12 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_0 " "Pin key_0 not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { key_0 } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 9 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operator\[2\] " "Pin operator\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { operator[2] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { operator[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operator\[0\] " "Pin operator\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { operator[0] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { operator[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operator\[1\] " "Pin operator\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { operator[1] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 8 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { operator[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata2\[3\] " "Pin inputdata2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata2[3] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata1\[3\] " "Pin inputdata1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata1[3] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata2\[2\] " "Pin inputdata2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata2[2] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata2\[0\] " "Pin inputdata2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata2[0] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata1\[0\] " "Pin inputdata1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata1[0] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435173 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata2\[1\] " "Pin inputdata2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata2[1] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata1\[1\] " "Pin inputdata1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata1[1] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputdata1\[2\] " "Pin inputdata1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { inputdata1[2] } } } { "ula.vhd" "" { Text "/home/samuel/Downloads/ULA/ula.vhd" 6 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inputdata1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573791435174 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573791435173 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1573791435376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573791435378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573791435379 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]\|datab " "Node \"convdisplay_1\|display\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435381 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]\|combout " "Node \"convdisplay_1\|display\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435381 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]~5\|datac " "Node \"convdisplay_1\|display\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435381 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]~5\|combout " "Node \"convdisplay_1\|display\[6\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435381 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573791435381 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]\|datab " "Node \"convdisplay_1\|display\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]\|combout " "Node \"convdisplay_1\|display\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]~4\|datac " "Node \"convdisplay_1\|display\[4\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]~4\|combout " "Node \"convdisplay_1\|display\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573791435382 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]\|datab " "Node \"convdisplay_1\|display\[3\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]\|combout " "Node \"convdisplay_1\|display\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]~3\|datac " "Node \"convdisplay_1\|display\[3\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]~3\|combout " "Node \"convdisplay_1\|display\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573791435382 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]\|datab " "Node \"convdisplay_1\|display\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]\|combout " "Node \"convdisplay_1\|display\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]~2\|datac " "Node \"convdisplay_1\|display\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]~2\|combout " "Node \"convdisplay_1\|display\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435382 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573791435382 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]\|datab " "Node \"convdisplay_1\|display\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]\|combout " "Node \"convdisplay_1\|display\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]~1\|datac " "Node \"convdisplay_1\|display\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]~1\|combout " "Node \"convdisplay_1\|display\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573791435383 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]\|combout " "Node \"mux_1\|ctrl\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""} { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]~7\|datac " "Node \"mux_1\|ctrl\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""} { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]~7\|combout " "Node \"mux_1\|ctrl\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""} { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]\|datab " "Node \"mux_1\|ctrl\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573791435383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "button\|keyonoff~0\|combout " "Node \"button\|keyonoff~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""} { "Warning" "WSTA_SCC_NODE" "button\|keyonoff~0\|dataa " "Node \"button\|keyonoff~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791435383 ""}  } { { "button.vhd" "" { Text "/home/samuel/Downloads/ULA/button.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573791435383 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux_1\|ctrl\[1\]~3  from: datad  to: combout " "Cell: mux_1\|ctrl\[1\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791435385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mux_1\|ctrl\[1\]~7\|datad  to: mux_1\|ctrl\[1\]\|combout " "From: mux_1\|ctrl\[1\]~7\|datad  to: mux_1\|ctrl\[1\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791435385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux_1\|saida_led~6  from: datab  to: combout " "Cell: mux_1\|saida_led~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791435385 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1573791435385 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573791435387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convdisplay:convdisplay_1\|Equal0~0  " "Automatically promoted node convdisplay:convdisplay_1\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573791435401 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 16 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { convdisplay:convdisplay_1|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573791435401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_ula:mux_1\|y\[3\]~11  " "Automatically promoted node mux_ula:mux_1\|y\[3\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573791435401 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux_ula:mux_1|y[3]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573791435401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573791435468 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573791435468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573791435469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573791435470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573791435471 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573791435471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573791435471 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573791435471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573791435471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573791435472 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573791435472 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 12 0 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 12 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573791435474 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573791435474 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573791435474 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 1 57 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573791435477 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573791435477 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573791435477 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyonoff " "Node \"keyonoff\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "keyonoff" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1573791435487 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1573791435487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573791435488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573791437763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573791437890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573791437901 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573791438629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573791438629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573791438700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "/home/samuel/Downloads/ULA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573791440345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573791440345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573791440837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573791440840 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573791440840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573791440851 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573791440857 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[0\] 0 " "Pin \"display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[1\] 0 " "Pin \"display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[2\] 0 " "Pin \"display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[3\] 0 " "Pin \"display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[4\] 0 " "Pin \"display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[5\] 0 " "Pin \"display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[6\] 0 " "Pin \"display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573791440862 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1573791440862 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573791440996 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573791441016 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573791441157 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573791441567 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1573791441602 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1573791441604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuel/Downloads/ULA/output_files/ula.fit.smsg " "Generated suppressed messages file /home/samuel/Downloads/ULA/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573791441694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573791441807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 01:17:21 2019 " "Processing ended: Fri Nov 15 01:17:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573791441807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573791441807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573791441807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573791441807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573791443782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573791443784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 01:17:23 2019 " "Processing started: Fri Nov 15 01:17:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573791443784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573791443784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573791443784 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573791445253 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573791445319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573791445797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 01:17:25 2019 " "Processing ended: Fri Nov 15 01:17:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573791445797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573791445797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573791445797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573791445797 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573791445909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573791447439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 01:17:27 2019 " "Processing started: Fri Nov 15 01:17:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573791447440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573791447440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573791447441 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1573791447480 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573791447625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573791447662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573791447662 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1573791447739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1573791447749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1573791447749 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inputdata1\[0\] inputdata1\[0\] " "create_clock -period 1.000 -name inputdata1\[0\] inputdata1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name operator\[0\] operator\[0\] " "create_clock -period 1.000 -name operator\[0\] operator\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447751 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]\|datac " "Node \"convdisplay_1\|display\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447752 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]\|combout " "Node \"convdisplay_1\|display\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447752 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]~5\|datad " "Node \"convdisplay_1\|display\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447752 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[6\]~5\|combout " "Node \"convdisplay_1\|display\[6\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447752 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1573791447752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]\|datac " "Node \"convdisplay_1\|display\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]\|combout " "Node \"convdisplay_1\|display\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]~4\|datad " "Node \"convdisplay_1\|display\[4\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[4\]~4\|combout " "Node \"convdisplay_1\|display\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1573791447753 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]\|datac " "Node \"convdisplay_1\|display\[3\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]\|combout " "Node \"convdisplay_1\|display\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]~3\|datad " "Node \"convdisplay_1\|display\[3\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[3\]~3\|combout " "Node \"convdisplay_1\|display\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1573791447753 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]\|datad " "Node \"convdisplay_1\|display\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]\|combout " "Node \"convdisplay_1\|display\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]~2\|datad " "Node \"convdisplay_1\|display\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[1\]~2\|combout " "Node \"convdisplay_1\|display\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447753 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1573791447753 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]\|datad " "Node \"convdisplay_1\|display\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]\|combout " "Node \"convdisplay_1\|display\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]~1\|datad " "Node \"convdisplay_1\|display\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""} { "Warning" "WSTA_SCC_NODE" "convdisplay_1\|display\[0\]~1\|combout " "Node \"convdisplay_1\|display\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Downloads/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1573791447754 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]\|combout " "Node \"mux_1\|ctrl\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""} { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]~7\|datab " "Node \"mux_1\|ctrl\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""} { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]~7\|combout " "Node \"mux_1\|ctrl\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""} { "Warning" "WSTA_SCC_NODE" "mux_1\|ctrl\[1\]\|dataa " "Node \"mux_1\|ctrl\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Downloads/ULA/mux.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1573791447754 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "button\|keyonoff~0\|combout " "Node \"button\|keyonoff~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""} { "Warning" "WSTA_SCC_NODE" "button\|keyonoff~0\|datac " "Node \"button\|keyonoff~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573791447754 ""}  } { { "button.vhd" "" { Text "/home/samuel/Downloads/ULA/button.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1573791447754 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux_1\|ctrl\[1\]~3  from: datab  to: combout " "Cell: mux_1\|ctrl\[1\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mux_1\|ctrl\[1\]~7\|datac  to: mux_1\|ctrl\[1\]\|combout " "From: mux_1\|ctrl\[1\]~7\|datac  to: mux_1\|ctrl\[1\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux_1\|saida_led~6  from: datad  to: combout " "Cell: mux_1\|saida_led~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447755 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1573791447755 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1573791447757 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1573791447764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573791447770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.392 " "Worst-case setup slack is -2.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392        -6.170 operator\[0\]  " "   -2.392        -6.170 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 inputdata1\[0\]  " "    0.302         0.000 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.863 " "Worst-case hold slack is -1.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863        -6.635 inputdata1\[0\]  " "   -1.863        -6.635 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886        -3.489 operator\[0\]  " "   -0.886        -3.489 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.225 " "Worst-case recovery slack is -0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225        -0.225 operator\[0\]  " "   -0.225        -0.225 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.624         0.000 inputdata1\[0\]  " "    1.624         0.000 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.808 " "Worst-case removal slack is -3.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.808        -7.616 inputdata1\[0\]  " "   -3.808        -7.616 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831        -6.055 operator\[0\]  " "   -2.831        -6.055 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 inputdata1\[0\]  " "   -1.222        -1.222 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 operator\[0\]  " "   -1.222        -1.222 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447776 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1573791447834 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1573791447836 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux_1\|ctrl\[1\]~3  from: datab  to: combout " "Cell: mux_1\|ctrl\[1\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mux_1\|ctrl\[1\]~7\|datac  to: mux_1\|ctrl\[1\]\|combout " "From: mux_1\|ctrl\[1\]~7\|datac  to: mux_1\|ctrl\[1\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux_1\|saida_led~6  from: datad  to: combout " "Cell: mux_1\|saida_led~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1573791447847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573791447849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.715 " "Worst-case setup slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715        -1.301 operator\[0\]  " "   -0.715        -1.301 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481         0.000 inputdata1\[0\]  " "    0.481         0.000 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.815 " "Worst-case hold slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815        -4.077 inputdata1\[0\]  " "   -0.815        -4.077 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547        -2.765 operator\[0\]  " "   -0.547        -2.765 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.209 " "Worst-case recovery slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209         0.000 operator\[0\]  " "    0.209         0.000 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361         0.000 inputdata1\[0\]  " "    1.361         0.000 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.992 " "Worst-case removal slack is -1.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992        -3.984 inputdata1\[0\]  " "   -1.992        -3.984 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.572        -3.331 operator\[0\]  " "   -1.572        -3.331 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 inputdata1\[0\]  " "   -1.222        -1.222 inputdata1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 operator\[0\]  " "   -1.222        -1.222 operator\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573791447864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573791447864 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1573791447939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573791447970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573791447971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573791448030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 01:17:28 2019 " "Processing ended: Fri Nov 15 01:17:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573791448030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573791448030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573791448030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573791448030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573791450563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573791450565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 01:17:30 2019 " "Processing started: Fri Nov 15 01:17:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573791450565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573791450565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573791450565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ula.vo /home/samuel/Downloads/ULA/simulation/modelsim/ simulation " "Generated file ula.vo in folder \"/home/samuel/Downloads/ULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573791450867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573791450906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 01:17:30 2019 " "Processing ended: Fri Nov 15 01:17:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573791450906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573791450906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573791450906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573791450906 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus II Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573791451043 ""}
