
---------- Begin Simulation Statistics ----------
final_tick                                14022109500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257193                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   435660                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.29                       # Real time elapsed on the host
host_tick_rate                              302911858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11905730                       # Number of instructions simulated
sim_ops                                      20167157                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014022                       # Number of seconds simulated
sim_ticks                                 14022109500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1905730                       # Number of instructions committed
system.cpu0.committedOps                      3239226                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.715701                       # CPI: cycles per instruction
system.cpu0.discardedOps                       908528                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     347072                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2011                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1235218                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         4402                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22964880                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.067955                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     626343                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu0.numCycles                        28044153                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1796666     55.47%     55.53% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.02%     55.55% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.04%     55.59% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.01%     55.60% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     55.60% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     55.60% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     55.60% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     55.60% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     55.60% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     55.60% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     55.60% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.03%     55.63% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     55.63% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.03%     55.66% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     55.66% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.04%     55.70% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.03%     55.72% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     55.72% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     55.72% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     55.73% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      6.16%     61.90% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      4.12%     66.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.05%     66.07% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1099196     33.93%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3239226                       # Class of committed instruction
system.cpu0.tickCycles                        5079273                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.804422                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872130                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2396                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003203                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5116562                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.356580                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443269                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          181                       # TLB misses on write requests
system.cpu1.numCycles                        28044219                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927657                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       160930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        322902                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       405564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       811193                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            121                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14160                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       147292                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13638                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147812                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14160                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       484873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       484873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 484873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19792832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19792832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19792832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            161972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  161972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              161972                       # Request fanout histogram
system.membus.reqLayer4.occupancy           984147000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          855667500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       617409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          617409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       617409                       # number of overall hits
system.cpu0.icache.overall_hits::total         617409                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8891                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8891                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8891                       # number of overall misses
system.cpu0.icache.overall_misses::total         8891                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    232965500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    232965500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    232965500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    232965500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       626300                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       626300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       626300                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       626300                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014196                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014196                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014196                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014196                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26202.395681                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26202.395681                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26202.395681                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26202.395681                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8875                       # number of writebacks
system.cpu0.icache.writebacks::total             8875                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8891                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8891                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    224074500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    224074500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    224074500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    224074500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014196                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014196                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014196                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014196                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25202.395681                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25202.395681                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25202.395681                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25202.395681                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8875                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       617409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         617409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    232965500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    232965500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       626300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       626300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014196                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014196                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26202.395681                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26202.395681                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    224074500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    224074500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014196                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014196                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25202.395681                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25202.395681                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999022                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             626300                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8891                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            70.442020                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999022                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5019291                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5019291                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1270426                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1270426                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1270426                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1270426                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       304560                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        304560                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       304560                       # number of overall misses
system.cpu0.dcache.overall_misses::total       304560                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23629982000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23629982000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23629982000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23629982000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1574986                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1574986                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1574986                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1574986                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.193373                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.193373                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.193373                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.193373                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77587.280011                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77587.280011                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77587.280011                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77587.280011                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       147185                       # number of writebacks
system.cpu0.dcache.writebacks::total           147185                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       143048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       143048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       143048                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       143048                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       161512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       161512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       161512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       161512                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11955904000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11955904000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11955904000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11955904000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102548                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102548                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102548                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102548                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74024.865026                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74024.865026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74024.865026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74024.865026                       # average overall mshr miss latency
system.cpu0.dcache.replacements                161495                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       328131                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         328131                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    416923500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    416923500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       344536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       344536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.047615                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047615                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25414.416336                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25414.416336                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16101                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16101                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    388017000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    388017000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.046732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.046732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24098.937954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24098.937954                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       942295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        942295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288155                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       288155                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23213058500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23213058500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1230450                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1230450                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.234187                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.234187                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80557.541948                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80557.541948                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142744                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142744                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       145411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       145411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11567887000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11567887000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.118177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79553.039316                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79553.039316                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999080                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1431937                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           161511                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.865879                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999080                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12761399                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12761399                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429379                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429379                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429379                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429379                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13843                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13843                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13843                       # number of overall misses
system.cpu1.icache.overall_misses::total        13843                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    339141500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    339141500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    339141500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    339141500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443222                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005666                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005666                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005666                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005666                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24499.133136                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24499.133136                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24499.133136                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24499.133136                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13827                       # number of writebacks
system.cpu1.icache.writebacks::total            13827                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13843                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13843                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    325298500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    325298500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    325298500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    325298500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005666                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005666                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005666                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005666                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23499.133136                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23499.133136                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23499.133136                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23499.133136                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13827                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429379                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429379                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13843                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13843                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    339141500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    339141500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005666                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005666                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24499.133136                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24499.133136                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    325298500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    325298500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23499.133136                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23499.133136                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998978                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443222                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13843                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.495124                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998978                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559619                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559619                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861352                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861352                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861799                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861799                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226598                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226598                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233542                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233542                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4102146489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4102146489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4102146489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4102146489                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087950                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087950                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095341                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095341                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038315                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18103.189300                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18103.189300                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17564.919753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17564.919753                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3422                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.228916                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60798                       # number of writebacks
system.cpu1.dcache.writebacks::total            60798                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8958                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8958                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8958                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8958                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221383                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221383                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3634605500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3634605500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3941553000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3941553000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16700.080408                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16700.080408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17804.226160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17804.226160                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221367                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983103                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983103                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163158                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163158                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2433773999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2433773999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14916.669725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14916.669725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          522                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2246418500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2246418500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13812.553801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13812.553801                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878249                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878249                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63440                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63440                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1668372490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1668372490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032673                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032673                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26298.431431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26298.431431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1388187000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1388187000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25237.928151                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25237.928151                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          447                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          447                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6944                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6944                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.939521                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.939521                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    306947500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    306947500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 82005.744056                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 82005.744056                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083182                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221383                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.478090                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984111                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984111                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11641                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206211                       # number of demand (read+write) hits
system.l2.demand_hits::total                   243657                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7279                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18526                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11641                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206211                       # number of overall hits
system.l2.overall_hits::total                  243657                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            142986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             15172                       # number of demand (read+write) misses
system.l2.demand_misses::total                 161972                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1612                       # number of overall misses
system.l2.overall_misses::.cpu0.data           142986                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2202                       # number of overall misses
system.l2.overall_misses::.cpu1.data            15172                       # number of overall misses
system.l2.overall_misses::total                161972                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    129811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11449132000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    177378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1294484000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13050805500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    129811500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11449132000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    177378000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1294484000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13050805500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          161512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405629                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         161512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405629                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.181307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.885296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.159070                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.068533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.181307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.885296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.159070                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.068533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80528.225806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80071.699327                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80553.133515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85320.590562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80574.454227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80528.225806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80071.699327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80553.133515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85320.590562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80574.454227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              147292                       # number of writebacks
system.l2.writebacks::total                    147292                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       142986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        15172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            161972                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       142986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        15172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           161972                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    113691500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10019282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    155358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1142764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11431095500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    113691500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10019282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    155358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1142764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11431095500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.181307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.885296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.068533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399311                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.181307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.885296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.068533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399311                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70528.225806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70071.769264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70553.133515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75320.590562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70574.515966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70528.225806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70071.769264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70553.133515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75320.590562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70574.515966                       # average overall mshr miss latency
system.l2.replacements                         161042                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       207983                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           207983                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       207983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       207983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22702                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22702                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22702                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22702                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52603                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         140275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11226864500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    660535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11887400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       145411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.964679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.137026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80034.678310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87639.047366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80422.428490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       140275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9824124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    585165500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10409290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.964679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.137026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70034.749599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77639.047366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70422.496144                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    129811500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    177378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    307189500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.181307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.159070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.167766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80528.225806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80553.133515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80542.606188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    113691500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    155358000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    269049500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.181307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.159070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.167766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70528.225806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70553.133515                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70542.606188                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    222267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    633948500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    856216000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.168375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.045889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81987.274069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83031.892600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82758.167408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    195157500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    557598500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    752756000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.168375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.045889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71987.274069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73031.892600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72758.167408                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.442497                       # Cycle average of tags in use
system.l2.tags.total_refs                      811182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    162066                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.005257                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.180678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        9.174069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      500.104221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       81.318566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      427.664963                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.488383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.079413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.417642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998479                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6651602                       # Number of tag accesses
system.l2.tags.data_accesses                  6651602                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        103168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9151104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        140928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        971008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10366208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       103168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       140928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        244096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9426688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9426688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         142986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          15172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              161972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       147292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147292                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7357523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        652619636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10050414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69248354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             739275927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7357523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10050414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17407937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      672273170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            672273170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      672273170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7357523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       652619636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10050414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69248354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1411549097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    147291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    142940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     15117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000288327750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              463052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      161972                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147292                       # Number of write requests accepted
system.mem_ctrls.readBursts                    161972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147292                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9438                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1715953500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  809355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4751034750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10600.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29350.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  135223                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                161972                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147292                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  151951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    685.599584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   481.582521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.591969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3490     12.09%     12.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3874     13.43%     25.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1638      5.68%     31.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1181      4.09%     35.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1224      4.24%     39.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          719      2.49%     42.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          695      2.41%     44.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          839      2.91%     47.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15195     52.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28855                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.632026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.827987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.858255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9008     98.13%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            98      1.07%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            38      0.41%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.324704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9013     98.18%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.21%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               85      0.93%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      0.61%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10359744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9425024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10366208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9426688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       672.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    739.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    672.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14022072500                       # Total gap between requests
system.mem_ctrls.avgGap                      45340.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       103168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9148160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       140928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       967488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9425024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7357523.488174158148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 652409682.009686231613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10050413.598610110581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68997321.694000467658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 672154500.005865812302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       142986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        15172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       147292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     47604500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4119854250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     65014000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    518562000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 346712952500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29531.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28812.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29524.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34178.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2353915.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            104429640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55498080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           581031780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          386728920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1106352000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5277490350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        940287840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8451818610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.749437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2372780750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    468000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11181328750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            101623620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             54006645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           574727160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          381999600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1106352000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5268388020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        947952960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8435050005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.553568                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2392548250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    468000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11161561250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       355275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22702                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       484518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1216821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19756544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1770880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18059584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40724032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          161042                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9426688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           566671                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000215                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 566549     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    122      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             566671                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          636281500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332119909                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20781965                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         242815400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13347977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14022109500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
