
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070b4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001390c  08007274  08007274  00017274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ab80  0801ab80  00030068  2**0
                  CONTENTS
  4 .ARM          00000000  0801ab80  0801ab80  00030068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801ab80  0801ab80  00030068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ab80  0801ab80  0002ab80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ab84  0801ab84  0002ab84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0801ab88  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00061f28  20000068  0801abf0  00030068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20061f90  0801abf0  00031f90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030068  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00030098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cab7  00000000  00000000  00030150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000398c  00000000  00000000  0004cc07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001320  00000000  00000000  00050598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000da5  00000000  00000000  000518b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c0b0  00000000  00000000  0005265d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001676c  00000000  00000000  0007e70d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010cdb9  00000000  00000000  00094e79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000057c0  00000000  00000000  001a1c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001a73f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003135  00000000  00000000  001a7461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000d8  00000000  00000000  001aa596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000068 	.word	0x20000068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800725c 	.word	0x0800725c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	0800725c 	.word	0x0800725c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <play_sound>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 80002a6:	2300      	movs	r3, #0
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	e032      	b.n	8000312 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	ee07 3a90 	vmov	s15, r3
 80002b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002b6:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8000330 <play_sound+0x90>
 80002ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80002be:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80002c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80002c6:	4b1b      	ldr	r3, [pc, #108]	; (8000334 <play_sound+0x94>)
 80002c8:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 80002cc:	4b19      	ldr	r3, [pc, #100]	; (8000334 <play_sound+0x94>)
 80002ce:	edd3 7a00 	vldr	s15, [r3]
 80002d2:	eeb0 0a67 	vmov.f32	s0, s15
 80002d6:	f005 fc4f 	bl	8005b78 <arm_sin_f32>
 80002da:	eef0 7a40 	vmov.f32	s15, s0
 80002de:	4b16      	ldr	r3, [pc, #88]	; (8000338 <play_sound+0x98>)
 80002e0:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 80002e4:	4b14      	ldr	r3, [pc, #80]	; (8000338 <play_sound+0x98>)
 80002e6:	edd3 7a00 	vldr	s15, [r3]
 80002ea:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800033c <play_sound+0x9c>
 80002ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80002f2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800033c <play_sound+0x9c>
 80002f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80002fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80002fe:	ee17 3a90 	vmov	r3, s15
 8000302:	b299      	uxth	r1, r3
 8000304:	4a0e      	ldr	r2, [pc, #56]	; (8000340 <play_sound+0xa0>)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	3301      	adds	r3, #1
 8000310:	607b      	str	r3, [r7, #4]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2b1d      	cmp	r3, #29
 8000316:	ddc9      	ble.n	80002ac <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8000318:	2300      	movs	r3, #0
 800031a:	9300      	str	r3, [sp, #0]
 800031c:	231e      	movs	r3, #30
 800031e:	4a08      	ldr	r2, [pc, #32]	; (8000340 <play_sound+0xa0>)
 8000320:	2100      	movs	r1, #0
 8000322:	4808      	ldr	r0, [pc, #32]	; (8000344 <play_sound+0xa4>)
 8000324:	f001 fa0a 	bl	800173c <HAL_DAC_Start_DMA>
}
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	40c90fdb 	.word	0x40c90fdb
 8000334:	20000234 	.word	0x20000234
 8000338:	20000230 	.word	0x20000230
 800033c:	44fff000 	.word	0x44fff000
 8000340:	2005f5b8 	.word	0x2005f5b8
 8000344:	20000084 	.word	0x20000084

08000348 <set_random_frequency>:
void set_random_frequency(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b084      	sub	sp, #16
 800034c:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    target_freq = 400 + (rand() % 1700);
 800034e:	f005 ff91 	bl	8006274 <rand>
 8000352:	4602      	mov	r2, r0
 8000354:	4b30      	ldr	r3, [pc, #192]	; (8000418 <set_random_frequency+0xd0>)
 8000356:	fb83 1302 	smull	r1, r3, r3, r2
 800035a:	11d9      	asrs	r1, r3, #7
 800035c:	17d3      	asrs	r3, r2, #31
 800035e:	1acb      	subs	r3, r1, r3
 8000360:	f240 61a4 	movw	r1, #1700	; 0x6a4
 8000364:	fb01 f303 	mul.w	r3, r1, r3
 8000368:	1ad3      	subs	r3, r2, r3
 800036a:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800036e:	461a      	mov	r2, r3
 8000370:	4b2a      	ldr	r3, [pc, #168]	; (800041c <set_random_frequency+0xd4>)
 8000372:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 8000374:	4b2a      	ldr	r3, [pc, #168]	; (8000420 <set_random_frequency+0xd8>)
 8000376:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 8000378:	4b28      	ldr	r3, [pc, #160]	; (800041c <set_random_frequency+0xd4>)
 800037a:	681a      	ldr	r2, [r3, #0]
 800037c:	4613      	mov	r3, r2
 800037e:	011b      	lsls	r3, r3, #4
 8000380:	1a9b      	subs	r3, r3, r2
 8000382:	005b      	lsls	r3, r3, #1
 8000384:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	68bb      	ldr	r3, [r7, #8]
 800038a:	fbb2 f3f3 	udiv	r3, r2, r3
 800038e:	3b01      	subs	r3, #1
 8000390:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 8000392:	4b24      	ldr	r3, [pc, #144]	; (8000424 <set_random_frequency+0xdc>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	6a1a      	ldr	r2, [r3, #32]
 8000398:	f241 1311 	movw	r3, #4369	; 0x1111
 800039c:	4013      	ands	r3, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d10f      	bne.n	80003c2 <set_random_frequency+0x7a>
 80003a2:	4b20      	ldr	r3, [pc, #128]	; (8000424 <set_random_frequency+0xdc>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	6a1a      	ldr	r2, [r3, #32]
 80003a8:	f240 4344 	movw	r3, #1092	; 0x444
 80003ac:	4013      	ands	r3, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d107      	bne.n	80003c2 <set_random_frequency+0x7a>
 80003b2:	4b1c      	ldr	r3, [pc, #112]	; (8000424 <set_random_frequency+0xdc>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <set_random_frequency+0xdc>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f022 0201 	bic.w	r2, r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 80003c2:	4b18      	ldr	r3, [pc, #96]	; (8000424 <set_random_frequency+0xdc>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	687a      	ldr	r2, [r7, #4]
 80003c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80003ca:	4a16      	ldr	r2, [pc, #88]	; (8000424 <set_random_frequency+0xdc>)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80003d0:	4b14      	ldr	r3, [pc, #80]	; (8000424 <set_random_frequency+0xdc>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	2200      	movs	r2, #0
 80003d6:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_TIM_ENABLE(&htim2);
 80003d8:	4b12      	ldr	r3, [pc, #72]	; (8000424 <set_random_frequency+0xdc>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	681a      	ldr	r2, [r3, #0]
 80003de:	4b11      	ldr	r3, [pc, #68]	; (8000424 <set_random_frequency+0xdc>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	f042 0201 	orr.w	r2, r2, #1
 80003e6:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	ee07 3a90 	vmov	s15, r3
 80003ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	1c5a      	adds	r2, r3, #1
 80003f6:	4613      	mov	r3, r2
 80003f8:	011b      	lsls	r3, r3, #4
 80003fa:	1a9b      	subs	r3, r3, r2
 80003fc:	005b      	lsls	r3, r3, #1
 80003fe:	ee07 3a90 	vmov	s15, r3
 8000402:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800040a:	4b07      	ldr	r3, [pc, #28]	; (8000428 <set_random_frequency+0xe0>)
 800040c:	edc3 7a00 	vstr	s15, [r3]
}
 8000410:	bf00      	nop
 8000412:	3710      	adds	r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	134679ad 	.word	0x134679ad
 800041c:	2005f5a8 	.word	0x2005f5a8
 8000420:	07270e00 	.word	0x07270e00
 8000424:	200001e4 	.word	0x200001e4
 8000428:	2005f5ac 	.word	0x2005f5ac

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f000 ffb6 	bl	80013a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000436:	f000 f8a9 	bl	800058c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800043a:	f000 fa11 	bl	8000860 <MX_GPIO_Init>
  MX_DMA_Init();
 800043e:	f000 f9dd 	bl	80007fc <MX_DMA_Init>
  MX_DAC1_Init();
 8000442:	f000 f8f5 	bl	8000630 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000446:	f000 f98b 	bl	8000760 <MX_TIM2_Init>
  MX_DFSDM1_Init();
 800044a:	f000 f925 	bl	8000698 <MX_DFSDM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 800044e:	4847      	ldr	r0, [pc, #284]	; (800056c <main+0x140>)
 8000450:	f004 f9b8 	bl	80047c4 <HAL_TIM_Base_Start>

  //for the random frequency:
  srand(HAL_GetTick());
 8000454:	f001 f80e 	bl	8001474 <HAL_GetTick>
 8000458:	4603      	mov	r3, r0
 800045a:	4618      	mov	r0, r3
 800045c:	f005 fedc 	bl	8006218 <srand>


  // Initialize FFT
  if (arm_rfft_fast_init_f32(&fftInstance, FFT_LENGTH) != ARM_MATH_SUCCESS) {
 8000460:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000464:	4842      	ldr	r0, [pc, #264]	; (8000570 <main+0x144>)
 8000466:	f004 fec5 	bl	80051f4 <arm_rfft_fast_init_f32>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <main+0x48>
      Error_Handler();
 8000470:	f000 fc6e 	bl	8000d50 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	if (!recording && !playback) {
 8000474:	4b3f      	ldr	r3, [pc, #252]	; (8000574 <main+0x148>)
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	b2db      	uxtb	r3, r3
 800047a:	f083 0301 	eor.w	r3, r3, #1
 800047e:	b2db      	uxtb	r3, r3
 8000480:	2b00      	cmp	r3, #0
 8000482:	d013      	beq.n	80004ac <main+0x80>
 8000484:	4b3c      	ldr	r3, [pc, #240]	; (8000578 <main+0x14c>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	b2db      	uxtb	r3, r3
 800048a:	f083 0301 	eor.w	r3, r3, #1
 800048e:	b2db      	uxtb	r3, r3
 8000490:	2b00      	cmp	r3, #0
 8000492:	d00b      	beq.n	80004ac <main+0x80>
		  play_sound();
 8000494:	f7ff ff04 	bl	80002a0 <play_sound>
		  set_random_frequency();
 8000498:	f7ff ff56 	bl	8000348 <set_random_frequency>
		  HAL_Delay(300);
 800049c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80004a0:	f000 fff4 	bl	800148c <HAL_Delay>
		  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80004a4:	2100      	movs	r1, #0
 80004a6:	4835      	ldr	r0, [pc, #212]	; (800057c <main+0x150>)
 80004a8:	f001 fa14 	bl	80018d4 <HAL_DAC_Stop_DMA>
	  }

	if (playback){
 80004ac:	4b32      	ldr	r3, [pc, #200]	; (8000578 <main+0x14c>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d0de      	beq.n	8000474 <main+0x48>

		// LED feedback before playback starts
		if (detected_freq > 0.0f) {
 80004b6:	4b32      	ldr	r3, [pc, #200]	; (8000580 <main+0x154>)
 80004b8:	edd3 7a00 	vldr	s15, [r3]
 80004bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80004c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004c4:	dd10      	ble.n	80004e8 <main+0xbc>
			// Fast blink for detected frequency
			for(int i = 0; i < 20; i++) {
 80004c6:	2300      	movs	r3, #0
 80004c8:	607b      	str	r3, [r7, #4]
 80004ca:	e00a      	b.n	80004e2 <main+0xb6>
				HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80004cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004d0:	482c      	ldr	r0, [pc, #176]	; (8000584 <main+0x158>)
 80004d2:	f002 fc65 	bl	8002da0 <HAL_GPIO_TogglePin>
				HAL_Delay(100);
 80004d6:	2064      	movs	r0, #100	; 0x64
 80004d8:	f000 ffd8 	bl	800148c <HAL_Delay>
			for(int i = 0; i < 20; i++) {
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	3301      	adds	r3, #1
 80004e0:	607b      	str	r3, [r7, #4]
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2b13      	cmp	r3, #19
 80004e6:	ddf1      	ble.n	80004cc <main+0xa0>
			}
		}

		// --- Play recorded sample ---
		__HAL_TIM_DISABLE(&htim2);
 80004e8:	4b20      	ldr	r3, [pc, #128]	; (800056c <main+0x140>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	6a1a      	ldr	r2, [r3, #32]
 80004ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80004f2:	4013      	ands	r3, r2
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d10f      	bne.n	8000518 <main+0xec>
 80004f8:	4b1c      	ldr	r3, [pc, #112]	; (800056c <main+0x140>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	6a1a      	ldr	r2, [r3, #32]
 80004fe:	f240 4344 	movw	r3, #1092	; 0x444
 8000502:	4013      	ands	r3, r2
 8000504:	2b00      	cmp	r3, #0
 8000506:	d107      	bne.n	8000518 <main+0xec>
 8000508:	4b18      	ldr	r3, [pc, #96]	; (800056c <main+0x140>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	4b17      	ldr	r3, [pc, #92]	; (800056c <main+0x140>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f022 0201 	bic.w	r2, r2, #1
 8000516:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_AUTORELOAD(&htim2, 2750); //set back tim2 to 2750
 8000518:	4b14      	ldr	r3, [pc, #80]	; (800056c <main+0x140>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	f640 22be 	movw	r2, #2750	; 0xabe
 8000520:	62da      	str	r2, [r3, #44]	; 0x2c
 8000522:	4b12      	ldr	r3, [pc, #72]	; (800056c <main+0x140>)
 8000524:	f640 22be 	movw	r2, #2750	; 0xabe
 8000528:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 800052a:	4b10      	ldr	r3, [pc, #64]	; (800056c <main+0x140>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	2200      	movs	r2, #0
 8000530:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim2);
 8000532:	4b0e      	ldr	r3, [pc, #56]	; (800056c <main+0x140>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	4b0c      	ldr	r3, [pc, #48]	; (800056c <main+0x140>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f042 0201 	orr.w	r2, r2, #1
 8000540:	601a      	str	r2, [r3, #0]
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacBuffer, RECORD_LEN, DAC_ALIGN_12B_R);
 8000542:	2300      	movs	r3, #0
 8000544:	9300      	str	r3, [sp, #0]
 8000546:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 800054a:	4a0f      	ldr	r2, [pc, #60]	; (8000588 <main+0x15c>)
 800054c:	2100      	movs	r1, #0
 800054e:	480b      	ldr	r0, [pc, #44]	; (800057c <main+0x150>)
 8000550:	f001 f8f4 	bl	800173c <HAL_DAC_Start_DMA>
		HAL_Delay(5000);  // duration of recorded sound
 8000554:	f241 3088 	movw	r0, #5000	; 0x1388
 8000558:	f000 ff98 	bl	800148c <HAL_Delay>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 800055c:	2100      	movs	r1, #0
 800055e:	4807      	ldr	r0, [pc, #28]	; (800057c <main+0x150>)
 8000560:	f001 f9b8 	bl	80018d4 <HAL_DAC_Stop_DMA>

		playback = false;
 8000564:	4b04      	ldr	r3, [pc, #16]	; (8000578 <main+0x14c>)
 8000566:	2200      	movs	r2, #0
 8000568:	701a      	strb	r2, [r3, #0]
	if (!recording && !playback) {
 800056a:	e783      	b.n	8000474 <main+0x48>
 800056c:	200001e4 	.word	0x200001e4
 8000570:	20061df4 	.word	0x20061df4
 8000574:	2005f5b5 	.word	0x2005f5b5
 8000578:	2005f5b4 	.word	0x2005f5b4
 800057c:	20000084 	.word	0x20000084
 8000580:	20061e0c 	.word	0x20061e0c
 8000584:	48000400 	.word	0x48000400
 8000588:	20000238 	.word	0x20000238

0800058c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b096      	sub	sp, #88	; 0x58
 8000590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000592:	f107 0314 	add.w	r3, r7, #20
 8000596:	2244      	movs	r2, #68	; 0x44
 8000598:	2100      	movs	r1, #0
 800059a:	4618      	mov	r0, r3
 800059c:	f005 ff9b 	bl	80064d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a0:	463b      	mov	r3, r7
 80005a2:	2200      	movs	r2, #0
 80005a4:	601a      	str	r2, [r3, #0]
 80005a6:	605a      	str	r2, [r3, #4]
 80005a8:	609a      	str	r2, [r3, #8]
 80005aa:	60da      	str	r2, [r3, #12]
 80005ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80005ae:	2000      	movs	r0, #0
 80005b0:	f002 fc48 	bl	8002e44 <HAL_PWREx_ControlVoltageScaling>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0x32>
  {
    Error_Handler();
 80005ba:	f000 fbc9 	bl	8000d50 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005be:	2310      	movs	r3, #16
 80005c0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005c2:	2301      	movs	r3, #1
 80005c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005ca:	2360      	movs	r3, #96	; 0x60
 80005cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ce:	2302      	movs	r3, #2
 80005d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005d2:	2301      	movs	r3, #1
 80005d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005d6:	2301      	movs	r3, #1
 80005d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80005da:	233c      	movs	r3, #60	; 0x3c
 80005dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005de:	2302      	movs	r3, #2
 80005e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005e2:	2302      	movs	r3, #2
 80005e4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005e6:	2302      	movs	r3, #2
 80005e8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ea:	f107 0314 	add.w	r3, r7, #20
 80005ee:	4618      	mov	r0, r3
 80005f0:	f002 fccc 	bl	8002f8c <HAL_RCC_OscConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005fa:	f000 fba9 	bl	8000d50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fe:	230f      	movs	r3, #15
 8000600:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000602:	2303      	movs	r3, #3
 8000604:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000606:	2300      	movs	r3, #0
 8000608:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000612:	463b      	mov	r3, r7
 8000614:	2105      	movs	r1, #5
 8000616:	4618      	mov	r0, r3
 8000618:	f003 f8d2 	bl	80037c0 <HAL_RCC_ClockConfig>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000622:	f000 fb95 	bl	8000d50 <Error_Handler>
  }
}
 8000626:	bf00      	nop
 8000628:	3758      	adds	r7, #88	; 0x58
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08a      	sub	sp, #40	; 0x28
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000636:	463b      	mov	r3, r7
 8000638:	2228      	movs	r2, #40	; 0x28
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f005 ff4a 	bl	80064d6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000642:	4b13      	ldr	r3, [pc, #76]	; (8000690 <MX_DAC1_Init+0x60>)
 8000644:	4a13      	ldr	r2, [pc, #76]	; (8000694 <MX_DAC1_Init+0x64>)
 8000646:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000648:	4811      	ldr	r0, [pc, #68]	; (8000690 <MX_DAC1_Init+0x60>)
 800064a:	f001 f854 	bl	80016f6 <HAL_DAC_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000654:	f000 fb7c 	bl	8000d50 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000658:	2300      	movs	r3, #0
 800065a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800065c:	230a      	movs	r3, #10
 800065e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000660:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000664:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000666:	2300      	movs	r3, #0
 8000668:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000672:	463b      	mov	r3, r7
 8000674:	2200      	movs	r2, #0
 8000676:	4619      	mov	r1, r3
 8000678:	4805      	ldr	r0, [pc, #20]	; (8000690 <MX_DAC1_Init+0x60>)
 800067a:	f001 f98f 	bl	800199c <HAL_DAC_ConfigChannel>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000684:	f000 fb64 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000688:	bf00      	nop
 800068a:	3728      	adds	r7, #40	; 0x28
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000084 	.word	0x20000084
 8000694:	40007400 	.word	0x40007400

08000698 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800069c:	4b2b      	ldr	r3, [pc, #172]	; (800074c <MX_DFSDM1_Init+0xb4>)
 800069e:	4a2c      	ldr	r2, [pc, #176]	; (8000750 <MX_DFSDM1_Init+0xb8>)
 80006a0:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80006a2:	4b2a      	ldr	r3, [pc, #168]	; (800074c <MX_DFSDM1_Init+0xb4>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80006a8:	4b28      	ldr	r3, [pc, #160]	; (800074c <MX_DFSDM1_Init+0xb4>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80006ae:	4b27      	ldr	r3, [pc, #156]	; (800074c <MX_DFSDM1_Init+0xb4>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 80006b4:	4b25      	ldr	r3, [pc, #148]	; (800074c <MX_DFSDM1_Init+0xb4>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 55;
 80006ba:	4b24      	ldr	r3, [pc, #144]	; (800074c <MX_DFSDM1_Init+0xb4>)
 80006bc:	2237      	movs	r2, #55	; 0x37
 80006be:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80006c0:	4b22      	ldr	r3, [pc, #136]	; (800074c <MX_DFSDM1_Init+0xb4>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80006c6:	4821      	ldr	r0, [pc, #132]	; (800074c <MX_DFSDM1_Init+0xb4>)
 80006c8:	f001 fbfe 	bl	8001ec8 <HAL_DFSDM_FilterInit>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 80006d2:	f000 fb3d 	bl	8000d50 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80006d6:	4b1f      	ldr	r3, [pc, #124]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 80006d8:	4a1f      	ldr	r2, [pc, #124]	; (8000758 <MX_DFSDM1_Init+0xc0>)
 80006da:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80006dc:	4b1d      	ldr	r3, [pc, #116]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 80006de:	2201      	movs	r2, #1
 80006e0:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80006e2:	4b1c      	ldr	r3, [pc, #112]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 50;
 80006e8:	4b1a      	ldr	r3, [pc, #104]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 80006ea:	2232      	movs	r2, #50	; 0x32
 80006ec:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80006ee:	4b19      	ldr	r3, [pc, #100]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80006f4:	4b17      	ldr	r3, [pc, #92]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80006fa:	4b16      	ldr	r3, [pc, #88]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000700:	4b14      	ldr	r3, [pc, #80]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 8000702:	2200      	movs	r2, #0
 8000704:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000706:	4b13      	ldr	r3, [pc, #76]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 8000708:	2204      	movs	r2, #4
 800070a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800070c:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 800070e:	2200      	movs	r2, #0
 8000710:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000712:	4b10      	ldr	r3, [pc, #64]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 8000714:	2201      	movs	r2, #1
 8000716:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000718:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 800071a:	2200      	movs	r2, #0
 800071c:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 800071e:	4b0d      	ldr	r3, [pc, #52]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 8000720:	2200      	movs	r2, #0
 8000722:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000724:	480b      	ldr	r0, [pc, #44]	; (8000754 <MX_DFSDM1_Init+0xbc>)
 8000726:	f001 fb0f 	bl	8001d48 <HAL_DFSDM_ChannelInit>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 8000730:	f000 fb0e 	bl	8000d50 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000734:	2201      	movs	r2, #1
 8000736:	4909      	ldr	r1, [pc, #36]	; (800075c <MX_DFSDM1_Init+0xc4>)
 8000738:	4804      	ldr	r0, [pc, #16]	; (800074c <MX_DFSDM1_Init+0xb4>)
 800073a:	f001 fc9f 	bl	800207c <HAL_DFSDM_FilterConfigRegChannel>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 8000744:	f000 fb04 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}
 800074c:	200000f8 	.word	0x200000f8
 8000750:	40016100 	.word	0x40016100
 8000754:	2000014c 	.word	0x2000014c
 8000758:	40016040 	.word	0x40016040
 800075c:	00020004 	.word	0x00020004

08000760 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b088      	sub	sp, #32
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000766:	f107 0310 	add.w	r3, r7, #16
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800077e:	4b1e      	ldr	r3, [pc, #120]	; (80007f8 <MX_TIM2_Init+0x98>)
 8000780:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000784:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000786:	4b1c      	ldr	r3, [pc, #112]	; (80007f8 <MX_TIM2_Init+0x98>)
 8000788:	2200      	movs	r2, #0
 800078a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800078c:	4b1a      	ldr	r3, [pc, #104]	; (80007f8 <MX_TIM2_Init+0x98>)
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 8000792:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <MX_TIM2_Init+0x98>)
 8000794:	f640 22be 	movw	r2, #2750	; 0xabe
 8000798:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <MX_TIM2_Init+0x98>)
 800079c:	2200      	movs	r2, #0
 800079e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007a0:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <MX_TIM2_Init+0x98>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007a6:	4814      	ldr	r0, [pc, #80]	; (80007f8 <MX_TIM2_Init+0x98>)
 80007a8:	f003 ffb4 	bl	8004714 <HAL_TIM_Base_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80007b2:	f000 facd 	bl	8000d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	4619      	mov	r1, r3
 80007c2:	480d      	ldr	r0, [pc, #52]	; (80007f8 <MX_TIM2_Init+0x98>)
 80007c4:	f004 f96d 	bl	8004aa2 <HAL_TIM_ConfigClockSource>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80007ce:	f000 fabf 	bl	8000d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80007d2:	2320      	movs	r3, #32
 80007d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d6:	2300      	movs	r3, #0
 80007d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	; (80007f8 <MX_TIM2_Init+0x98>)
 80007e0:	f004 fb9a 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80007ea:	f000 fab1 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	3720      	adds	r7, #32
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	200001e4 	.word	0x200001e4

080007fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000802:	4b16      	ldr	r3, [pc, #88]	; (800085c <MX_DMA_Init+0x60>)
 8000804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000806:	4a15      	ldr	r2, [pc, #84]	; (800085c <MX_DMA_Init+0x60>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6493      	str	r3, [r2, #72]	; 0x48
 800080e:	4b13      	ldr	r3, [pc, #76]	; (800085c <MX_DMA_Init+0x60>)
 8000810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800081a:	4b10      	ldr	r3, [pc, #64]	; (800085c <MX_DMA_Init+0x60>)
 800081c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800081e:	4a0f      	ldr	r2, [pc, #60]	; (800085c <MX_DMA_Init+0x60>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6493      	str	r3, [r2, #72]	; 0x48
 8000826:	4b0d      	ldr	r3, [pc, #52]	; (800085c <MX_DMA_Init+0x60>)
 8000828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	603b      	str	r3, [r7, #0]
 8000830:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000832:	2200      	movs	r2, #0
 8000834:	2100      	movs	r1, #0
 8000836:	200b      	movs	r0, #11
 8000838:	f000 ff27 	bl	800168a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800083c:	200b      	movs	r0, #11
 800083e:	f000 ff40 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000842:	2200      	movs	r2, #0
 8000844:	2100      	movs	r1, #0
 8000846:	200c      	movs	r0, #12
 8000848:	f000 ff1f 	bl	800168a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800084c:	200c      	movs	r0, #12
 800084e:	f000 ff38 	bl	80016c2 <HAL_NVIC_EnableIRQ>

}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40021000 	.word	0x40021000

08000860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	; 0x28
 8000864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]
 8000874:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	4b2f      	ldr	r3, [pc, #188]	; (8000934 <MX_GPIO_Init+0xd4>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087a:	4a2e      	ldr	r2, [pc, #184]	; (8000934 <MX_GPIO_Init+0xd4>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000882:	4b2c      	ldr	r3, [pc, #176]	; (8000934 <MX_GPIO_Init+0xd4>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000886:	f003 0304 	and.w	r3, r3, #4
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b29      	ldr	r3, [pc, #164]	; (8000934 <MX_GPIO_Init+0xd4>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000892:	4a28      	ldr	r2, [pc, #160]	; (8000934 <MX_GPIO_Init+0xd4>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800089a:	4b26      	ldr	r3, [pc, #152]	; (8000934 <MX_GPIO_Init+0xd4>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008a6:	4b23      	ldr	r3, [pc, #140]	; (8000934 <MX_GPIO_Init+0xd4>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008aa:	4a22      	ldr	r2, [pc, #136]	; (8000934 <MX_GPIO_Init+0xd4>)
 80008ac:	f043 0310 	orr.w	r3, r3, #16
 80008b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008b2:	4b20      	ldr	r3, [pc, #128]	; (8000934 <MX_GPIO_Init+0xd4>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b6:	f003 0310 	and.w	r3, r3, #16
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008be:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <MX_GPIO_Init+0xd4>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c2:	4a1c      	ldr	r2, [pc, #112]	; (8000934 <MX_GPIO_Init+0xd4>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ca:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <MX_GPIO_Init+0xd4>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008dc:	4816      	ldr	r0, [pc, #88]	; (8000938 <MX_GPIO_Init+0xd8>)
 80008de:	f002 fa47 	bl	8002d70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : bluePB_Pin */
  GPIO_InitStruct.Pin = bluePB_Pin;
 80008e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008e8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(bluePB_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	4810      	ldr	r0, [pc, #64]	; (800093c <MX_GPIO_Init+0xdc>)
 80008fa:	f002 f8a7 	bl	8002a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	2301      	movs	r3, #1
 8000906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4619      	mov	r1, r3
 8000916:	4808      	ldr	r0, [pc, #32]	; (8000938 <MX_GPIO_Init+0xd8>)
 8000918:	f002 f898 	bl	8002a4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800091c:	2200      	movs	r2, #0
 800091e:	2100      	movs	r1, #0
 8000920:	2028      	movs	r0, #40	; 0x28
 8000922:	f000 feb2 	bl	800168a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000926:	2028      	movs	r0, #40	; 0x28
 8000928:	f000 fecb 	bl	80016c2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800092c:	bf00      	nop
 800092e:	3728      	adds	r7, #40	; 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40021000 	.word	0x40021000
 8000938:	48000400 	.word	0x48000400
 800093c:	48000800 	.word	0x48000800

08000940 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == bluePB_Pin) {
 800094a:	88fb      	ldrh	r3, [r7, #6]
 800094c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000950:	d127      	bne.n	80009a2 <HAL_GPIO_EXTI_Callback+0x62>
		recording = true;                    // stop tone generation
 8000952:	4b16      	ldr	r3, [pc, #88]	; (80009ac <HAL_GPIO_EXTI_Callback+0x6c>)
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000958:	2100      	movs	r1, #0
 800095a:	4815      	ldr	r0, [pc, #84]	; (80009b0 <HAL_GPIO_EXTI_Callback+0x70>)
 800095c:	f000 ffba 	bl	80018d4 <HAL_DAC_Stop_DMA>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000960:	2201      	movs	r2, #1
 8000962:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000966:	4813      	ldr	r0, [pc, #76]	; (80009b4 <HAL_GPIO_EXTI_Callback+0x74>)
 8000968:	f002 fa02 	bl	8002d70 <HAL_GPIO_WritePin>
		// Clear buffers before recording
		for (int i = 0; i < RECORD_LEN; i++) {
 800096c:	2300      	movs	r3, #0
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	e00c      	b.n	800098c <HAL_GPIO_EXTI_Callback+0x4c>
			dfsdmBuffer[i] = 0;
 8000972:	4a11      	ldr	r2, [pc, #68]	; (80009b8 <HAL_GPIO_EXTI_Callback+0x78>)
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	2100      	movs	r1, #0
 8000978:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			dacBuffer[i] = 0;
 800097c:	4a0f      	ldr	r2, [pc, #60]	; (80009bc <HAL_GPIO_EXTI_Callback+0x7c>)
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2100      	movs	r1, #0
 8000982:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < RECORD_LEN; i++) {
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	3301      	adds	r3, #1
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000992:	4293      	cmp	r3, r2
 8000994:	dded      	ble.n	8000972 <HAL_GPIO_EXTI_Callback+0x32>
		}
		// Start recording
		HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, dfsdmBuffer, RECORD_LEN);
 8000996:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 800099a:	4907      	ldr	r1, [pc, #28]	; (80009b8 <HAL_GPIO_EXTI_Callback+0x78>)
 800099c:	4808      	ldr	r0, [pc, #32]	; (80009c0 <HAL_GPIO_EXTI_Callback+0x80>)
 800099e:	f001 fbb3 	bl	8002108 <HAL_DFSDM_FilterRegularStart_DMA>
	}

}
 80009a2:	bf00      	nop
 80009a4:	3710      	adds	r7, #16
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	2005f5b5 	.word	0x2005f5b5
 80009b0:	20000084 	.word	0x20000084
 80009b4:	48000400 	.word	0x48000400
 80009b8:	2001fe08 	.word	0x2001fe08
 80009bc:	20000238 	.word	0x20000238
 80009c0:	200000f8 	.word	0x200000f8

080009c4 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	// Stop DFSDM first!
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 80009cc:	482c      	ldr	r0, [pc, #176]	; (8000a80 <HAL_DFSDM_FilterRegConvCpltCallback+0xbc>)
 80009ce:	f001 fc1d 	bl	800220c <HAL_DFSDM_FilterRegularStop_DMA>

	recording = false;                       // allow tones again
 80009d2:	4b2c      	ldr	r3, [pc, #176]	; (8000a84 <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009de:	482a      	ldr	r0, [pc, #168]	; (8000a88 <HAL_DFSDM_FilterRegConvCpltCallback+0xc4>)
 80009e0:	f002 f9c6 	bl	8002d70 <HAL_GPIO_WritePin>

	// ANALYZE FREQUENCY USING FFT
	detected_freq = analyze_frequency(dfsdmBuffer, RECORD_LEN);
 80009e4:	f64f 51e8 	movw	r1, #65000	; 0xfde8
 80009e8:	4828      	ldr	r0, [pc, #160]	; (8000a8c <HAL_DFSDM_FilterRegConvCpltCallback+0xc8>)
 80009ea:	f000 f85b 	bl	8000aa4 <analyze_frequency>
 80009ee:	eef0 7a40 	vmov.f32	s15, s0
 80009f2:	4b27      	ldr	r3, [pc, #156]	; (8000a90 <HAL_DFSDM_FilterRegConvCpltCallback+0xcc>)
 80009f4:	edc3 7a00 	vstr	s15, [r3]

	for (int i = 0; i < RECORD_LEN; i++) {
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
 80009fc:	e033      	b.n	8000a66 <HAL_DFSDM_FilterRegConvCpltCallback+0xa2>
		raw = dfsdmBuffer[i] >> 8;  // 24-bit signed sample
 80009fe:	4a23      	ldr	r2, [pc, #140]	; (8000a8c <HAL_DFSDM_FilterRegConvCpltCallback+0xc8>)
 8000a00:	69fb      	ldr	r3, [r7, #28]
 8000a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a06:	121b      	asrs	r3, r3, #8
 8000a08:	4a22      	ldr	r2, [pc, #136]	; (8000a94 <HAL_DFSDM_FilterRegConvCpltCallback+0xd0>)
 8000a0a:	6013      	str	r3, [r2, #0]
		int32_t rawclip = raw;
 8000a0c:	4b21      	ldr	r3, [pc, #132]	; (8000a94 <HAL_DFSDM_FilterRegConvCpltCallback+0xd0>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	61bb      	str	r3, [r7, #24]

		// Clip typical mic's amplitude (found ranges via mic testing)
		// This controls how buzzy/clear the audio is
		// Increasing fosr makes it more speady
		int max = 2500; //2500
 8000a12:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000a16:	617b      	str	r3, [r7, #20]
		int min = -1000; //-1000
 8000a18:	4b1f      	ldr	r3, [pc, #124]	; (8000a98 <HAL_DFSDM_FilterRegConvCpltCallback+0xd4>)
 8000a1a:	613b      	str	r3, [r7, #16]
		int diff = max - min;
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	60fb      	str	r3, [r7, #12]
		if (raw >= max) rawclip = max;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <HAL_DFSDM_FilterRegConvCpltCallback+0xd0>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	697a      	ldr	r2, [r7, #20]
 8000a2a:	429a      	cmp	r2, r3
 8000a2c:	dc01      	bgt.n	8000a32 <HAL_DFSDM_FilterRegConvCpltCallback+0x6e>
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	61bb      	str	r3, [r7, #24]
		if (raw <= min) rawclip = min;
 8000a32:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <HAL_DFSDM_FilterRegConvCpltCallback+0xd0>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	db01      	blt.n	8000a40 <HAL_DFSDM_FilterRegConvCpltCallback+0x7c>
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	61bb      	str	r3, [r7, #24]
		rawclip += (-min);  // shift to stay in positive range
 8000a40:	69ba      	ldr	r2, [r7, #24]
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	61bb      	str	r3, [r7, #24]

		dacBuffer[i] = (uint16_t)((rawclip * 4095) / diff); // scale to 12-bit DAC
 8000a48:	69ba      	ldr	r2, [r7, #24]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	031b      	lsls	r3, r3, #12
 8000a4e:	1a9a      	subs	r2, r3, r2
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a56:	b299      	uxth	r1, r3
 8000a58:	4a10      	ldr	r2, [pc, #64]	; (8000a9c <HAL_DFSDM_FilterRegConvCpltCallback+0xd8>)
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < RECORD_LEN; i++) {
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	3301      	adds	r3, #1
 8000a64:	61fb      	str	r3, [r7, #28]
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	ddc6      	ble.n	80009fe <HAL_DFSDM_FilterRegConvCpltCallback+0x3a>
	}
	playback = true;
 8000a70:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <HAL_DFSDM_FilterRegConvCpltCallback+0xdc>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]

}
 8000a76:	bf00      	nop
 8000a78:	3720      	adds	r7, #32
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	200000f8 	.word	0x200000f8
 8000a84:	2005f5b5 	.word	0x2005f5b5
 8000a88:	48000400 	.word	0x48000400
 8000a8c:	2001fe08 	.word	0x2001fe08
 8000a90:	20061e0c 	.word	0x20061e0c
 8000a94:	2005f5b0 	.word	0x2005f5b0
 8000a98:	fffffc18 	.word	0xfffffc18
 8000a9c:	20000238 	.word	0x20000238
 8000aa0:	2005f5b4 	.word	0x2005f5b4

08000aa4 <analyze_frequency>:


float32_t analyze_frequency(int32_t* audio_data, uint32_t data_length) {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b094      	sub	sp, #80	; 0x50
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
    // 1. Prepare data for FFT (use first FFT_LENGTH samples)
    uint32_t samples_to_use = (data_length < FFT_LENGTH) ? data_length : FFT_LENGTH;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ab4:	bf28      	it	cs
 8000ab6:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 8000aba:	623b      	str	r3, [r7, #32]

    // Convert to float and apply windowing
    for (int i = 0; i < samples_to_use; i++) {
 8000abc:	2300      	movs	r3, #0
 8000abe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000ac0:	e032      	b.n	8000b28 <analyze_frequency+0x84>
        // Apply Hamming window to reduce spectral leakage
        float32_t window = 0.54f - 0.46f * arm_cos_f32(2.0f * PI * i / (FFT_LENGTH - 1));
 8000ac2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ac4:	ee07 3a90 	vmov	s15, r3
 8000ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000acc:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8000d24 <analyze_frequency+0x280>
 8000ad0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ad4:	eddf 6a94 	vldr	s13, [pc, #592]	; 8000d28 <analyze_frequency+0x284>
 8000ad8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000adc:	eeb0 0a47 	vmov.f32	s0, s14
 8000ae0:	f005 f890 	bl	8005c04 <arm_cos_f32>
 8000ae4:	eef0 7a40 	vmov.f32	s15, s0
 8000ae8:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8000d2c <analyze_frequency+0x288>
 8000aec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000af0:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8000d30 <analyze_frequency+0x28c>
 8000af4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000af8:	edc7 7a03 	vstr	s15, [r7, #12]
        fftInput[i] = ((float32_t)audio_data[i]) * window;
 8000afc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	4413      	add	r3, r2
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	ee07 3a90 	vmov	s15, r3
 8000b0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b16:	4a87      	ldr	r2, [pc, #540]	; (8000d34 <analyze_frequency+0x290>)
 8000b18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < samples_to_use; i++) {
 8000b22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b24:	3301      	adds	r3, #1
 8000b26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b2a:	6a3a      	ldr	r2, [r7, #32]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d8c8      	bhi.n	8000ac2 <analyze_frequency+0x1e>
    }

    // Zero-pad if we don't have enough samples
    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 8000b30:	6a3b      	ldr	r3, [r7, #32]
 8000b32:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b34:	e009      	b.n	8000b4a <analyze_frequency+0xa6>
        fftInput[i] = 0.0f;
 8000b36:	4a7f      	ldr	r2, [pc, #508]	; (8000d34 <analyze_frequency+0x290>)
 8000b38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	4413      	add	r3, r2
 8000b3e:	f04f 0200 	mov.w	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 8000b44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b46:	3301      	adds	r3, #1
 8000b48:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b50:	dbf1      	blt.n	8000b36 <analyze_frequency+0x92>
    }

    // 2. Perform Real FFT
    arm_rfft_fast_f32(&fftInstance, fftInput, fftOutput, 0);
 8000b52:	2300      	movs	r3, #0
 8000b54:	4a78      	ldr	r2, [pc, #480]	; (8000d38 <analyze_frequency+0x294>)
 8000b56:	4977      	ldr	r1, [pc, #476]	; (8000d34 <analyze_frequency+0x290>)
 8000b58:	4878      	ldr	r0, [pc, #480]	; (8000d3c <analyze_frequency+0x298>)
 8000b5a:	f004 fc2f 	bl	80053bc <arm_rfft_fast_f32>

    // 3. Compute magnitude spectrum
    // fftOutput contains: [real(0), real(1), imag(1), real(2), imag(2), ...]
    for (int i = 0; i < FFT_LENGTH/2; i++) {
 8000b5e:	2300      	movs	r3, #0
 8000b60:	647b      	str	r3, [r7, #68]	; 0x44
 8000b62:	e03c      	b.n	8000bde <analyze_frequency+0x13a>
        float32_t real, imag;

        if (i == 0) {
 8000b64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d106      	bne.n	8000b78 <analyze_frequency+0xd4>
            // DC component
            real = fftOutput[0];
 8000b6a:	4b73      	ldr	r3, [pc, #460]	; (8000d38 <analyze_frequency+0x294>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	643b      	str	r3, [r7, #64]	; 0x40
            imag = 0.0f;
 8000b70:	f04f 0300 	mov.w	r3, #0
 8000b74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000b76:	e019      	b.n	8000bac <analyze_frequency+0x108>
        } else if (i == FFT_LENGTH/2) {
 8000b78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b7e:	d106      	bne.n	8000b8e <analyze_frequency+0xea>
            // Nyquist frequency
            real = fftOutput[1];
 8000b80:	4b6d      	ldr	r3, [pc, #436]	; (8000d38 <analyze_frequency+0x294>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	643b      	str	r3, [r7, #64]	; 0x40
            imag = 0.0f;
 8000b86:	f04f 0300 	mov.w	r3, #0
 8000b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000b8c:	e00e      	b.n	8000bac <analyze_frequency+0x108>
        } else {
            real = fftOutput[2*i];
 8000b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4a69      	ldr	r2, [pc, #420]	; (8000d38 <analyze_frequency+0x294>)
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	4413      	add	r3, r2
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	643b      	str	r3, [r7, #64]	; 0x40
            imag = fftOutput[2*i + 1];
 8000b9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	4a65      	ldr	r2, [pc, #404]	; (8000d38 <analyze_frequency+0x294>)
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	4413      	add	r3, r2
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        fftMagnitude[i] = sqrtf(real*real + imag*imag);
 8000bac:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000bb0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000bb4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000bb8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc0:	eeb0 0a67 	vmov.f32	s0, s15
 8000bc4:	f006 fb28 	bl	8007218 <sqrtf>
 8000bc8:	eef0 7a40 	vmov.f32	s15, s0
 8000bcc:	4a5c      	ldr	r2, [pc, #368]	; (8000d40 <analyze_frequency+0x29c>)
 8000bce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	4413      	add	r3, r2
 8000bd4:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < FFT_LENGTH/2; i++) {
 8000bd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000bda:	3301      	adds	r3, #1
 8000bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8000bde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000be4:	dbbe      	blt.n	8000b64 <analyze_frequency+0xc0>
    }

    // 4. Find the peak frequency (ignore DC and very low frequencies)
    uint32_t maxIndex = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	63bb      	str	r3, [r7, #56]	; 0x38
    float32_t maxMagnitude = 0.0f;
 8000bea:	f04f 0300 	mov.w	r3, #0
 8000bee:	637b      	str	r3, [r7, #52]	; 0x34

    // Search in human voice range (100Hz to 3000Hz)
    uint32_t start_bin = (uint32_t)(100.0f * FFT_LENGTH / SAMPLE_RATE);  // ~2-3 bins
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	633b      	str	r3, [r7, #48]	; 0x30
    uint32_t end_bin = (uint32_t)(3000.0f * FFT_LENGTH / SAMPLE_RATE);   // ~69 bins
 8000bf4:	2345      	movs	r3, #69	; 0x45
 8000bf6:	62fb      	str	r3, [r7, #44]	; 0x2c

    // Ensure we're within bounds
    if (start_bin < 1) start_bin = 1;
 8000bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d101      	bne.n	8000c02 <analyze_frequency+0x15e>
 8000bfe:	2301      	movs	r3, #1
 8000c00:	633b      	str	r3, [r7, #48]	; 0x30
    if (end_bin >= FFT_LENGTH/2) end_bin = FFT_LENGTH/2 - 1;
 8000c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c08:	d302      	bcc.n	8000c10 <analyze_frequency+0x16c>
 8000c0a:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000c0e:	62fb      	str	r3, [r7, #44]	; 0x2c

    for (uint32_t i = start_bin; i <= end_bin; i++) {
 8000c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c12:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c14:	e017      	b.n	8000c46 <analyze_frequency+0x1a2>
        if (fftMagnitude[i] > maxMagnitude) {
 8000c16:	4a4a      	ldr	r2, [pc, #296]	; (8000d40 <analyze_frequency+0x29c>)
 8000c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	edd3 7a00 	vldr	s15, [r3]
 8000c22:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000c26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c2e:	d507      	bpl.n	8000c40 <analyze_frequency+0x19c>
            maxMagnitude = fftMagnitude[i];
 8000c30:	4a43      	ldr	r2, [pc, #268]	; (8000d40 <analyze_frequency+0x29c>)
 8000c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	4413      	add	r3, r2
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	637b      	str	r3, [r7, #52]	; 0x34
            maxIndex = i;
 8000c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c3e:	63bb      	str	r3, [r7, #56]	; 0x38
    for (uint32_t i = start_bin; i <= end_bin; i++) {
 8000c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c42:	3301      	adds	r3, #1
 8000c44:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d9e3      	bls.n	8000c16 <analyze_frequency+0x172>
        }
    }

    // 5. Convert bin index to frequency
    float32_t frequency = (float32_t)maxIndex * SAMPLE_RATE / FFT_LENGTH;
 8000c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c50:	ee07 3a90 	vmov	s15, r3
 8000c54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c58:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8000d44 <analyze_frequency+0x2a0>
 8000c5c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c60:	eddf 6a39 	vldr	s13, [pc, #228]	; 8000d48 <analyze_frequency+0x2a4>
 8000c64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c68:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // 6. Optional: Apply quadratic interpolation for better accuracy
    if (maxIndex > start_bin && maxIndex < end_bin) {
 8000c6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d942      	bls.n	8000cfa <analyze_frequency+0x256>
 8000c74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d23e      	bcs.n	8000cfa <analyze_frequency+0x256>
        float32_t y0 = fftMagnitude[maxIndex - 1];
 8000c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	4a2f      	ldr	r2, [pc, #188]	; (8000d40 <analyze_frequency+0x29c>)
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	4413      	add	r3, r2
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	61fb      	str	r3, [r7, #28]
        float32_t y1 = fftMagnitude[maxIndex];
 8000c8a:	4a2d      	ldr	r2, [pc, #180]	; (8000d40 <analyze_frequency+0x29c>)
 8000c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	4413      	add	r3, r2
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	61bb      	str	r3, [r7, #24]
        float32_t y2 = fftMagnitude[maxIndex + 1];
 8000c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c98:	3301      	adds	r3, #1
 8000c9a:	4a29      	ldr	r2, [pc, #164]	; (8000d40 <analyze_frequency+0x29c>)
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	617b      	str	r3, [r7, #20]

        // Quadratic interpolation formula
        float32_t delta = (y2 - y0) / (2.0f * (2.0f * y1 - y2 - y0));
 8000ca4:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ca8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000cac:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000cb0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cb4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000cb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cc0:	edd7 7a07 	vldr	s15, [r7, #28]
 8000cc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cc8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cd0:	edc7 7a04 	vstr	s15, [r7, #16]
        frequency = ((float32_t)maxIndex + delta) * SAMPLE_RATE / FFT_LENGTH;
 8000cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cd6:	ee07 3a90 	vmov	s15, r3
 8000cda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cde:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ce6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8000d44 <analyze_frequency+0x2a0>
 8000cea:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cee:	eddf 6a16 	vldr	s13, [pc, #88]	; 8000d48 <analyze_frequency+0x2a4>
 8000cf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cf6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    }

    // Only return frequency if we have a strong enough signal
    if (maxMagnitude < 100.0f) {  // Adjust this threshold based on your signal levels
 8000cfa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000cfe:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000d4c <analyze_frequency+0x2a8>
 8000d02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d0a:	d502      	bpl.n	8000d12 <analyze_frequency+0x26e>
        return 0.0f;  // No significant frequency detected
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e000      	b.n	8000d14 <analyze_frequency+0x270>
    }

    return frequency;
 8000d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8000d14:	ee07 3a90 	vmov	s15, r3
 8000d18:	eeb0 0a67 	vmov.f32	s0, s15
 8000d1c:	3750      	adds	r7, #80	; 0x50
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40c90fdb 	.word	0x40c90fdb
 8000d28:	447fc000 	.word	0x447fc000
 8000d2c:	3eeb851f 	.word	0x3eeb851f
 8000d30:	3f0a3d71 	.word	0x3f0a3d71
 8000d34:	2005f5f4 	.word	0x2005f5f4
 8000d38:	200605f4 	.word	0x200605f4
 8000d3c:	20061df4 	.word	0x20061df4
 8000d40:	200615f4 	.word	0x200615f4
 8000d44:	472c4400 	.word	0x472c4400
 8000d48:	44800000 	.word	0x44800000
 8000d4c:	42c80000 	.word	0x42c80000

08000d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d54:	b672      	cpsid	i
}
 8000d56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d58:	e7fe      	b.n	8000d58 <Error_Handler+0x8>
	...

08000d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d62:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <HAL_MspInit+0x44>)
 8000d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d66:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <HAL_MspInit+0x44>)
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <HAL_MspInit+0x44>)
 8000d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	607b      	str	r3, [r7, #4]
 8000d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7a:	4b09      	ldr	r3, [pc, #36]	; (8000da0 <HAL_MspInit+0x44>)
 8000d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d7e:	4a08      	ldr	r2, [pc, #32]	; (8000da0 <HAL_MspInit+0x44>)
 8000d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d84:	6593      	str	r3, [r2, #88]	; 0x58
 8000d86:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <HAL_MspInit+0x44>)
 8000d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d8e:	603b      	str	r3, [r7, #0]
 8000d90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d92:	bf00      	nop
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	40021000 	.word	0x40021000

08000da4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08a      	sub	sp, #40	; 0x28
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a2b      	ldr	r2, [pc, #172]	; (8000e70 <HAL_DAC_MspInit+0xcc>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d14f      	bne.n	8000e66 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000dc6:	4b2b      	ldr	r3, [pc, #172]	; (8000e74 <HAL_DAC_MspInit+0xd0>)
 8000dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dca:	4a2a      	ldr	r2, [pc, #168]	; (8000e74 <HAL_DAC_MspInit+0xd0>)
 8000dcc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000dd0:	6593      	str	r3, [r2, #88]	; 0x58
 8000dd2:	4b28      	ldr	r3, [pc, #160]	; (8000e74 <HAL_DAC_MspInit+0xd0>)
 8000dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dd6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000dda:	613b      	str	r3, [r7, #16]
 8000ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	4b25      	ldr	r3, [pc, #148]	; (8000e74 <HAL_DAC_MspInit+0xd0>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de2:	4a24      	ldr	r2, [pc, #144]	; (8000e74 <HAL_DAC_MspInit+0xd0>)
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dea:	4b22      	ldr	r3, [pc, #136]	; (8000e74 <HAL_DAC_MspInit+0xd0>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000df6:	2310      	movs	r3, #16
 8000df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0c:	f001 fe1e 	bl	8002a4c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8000e10:	4b19      	ldr	r3, [pc, #100]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e12:	4a1a      	ldr	r2, [pc, #104]	; (8000e7c <HAL_DAC_MspInit+0xd8>)
 8000e14:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000e16:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e18:	2206      	movs	r2, #6
 8000e1a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e1c:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e1e:	2210      	movs	r2, #16
 8000e20:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e22:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000e28:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e2a:	2280      	movs	r2, #128	; 0x80
 8000e2c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e2e:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e34:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e36:	4b10      	ldr	r3, [pc, #64]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e3c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e40:	2220      	movs	r2, #32
 8000e42:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000e44:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000e4a:	480b      	ldr	r0, [pc, #44]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e4c:	f001 fb30 	bl	80024b0 <HAL_DMA_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000e56:	f7ff ff7b 	bl	8000d50 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a06      	ldr	r2, [pc, #24]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e5e:	609a      	str	r2, [r3, #8]
 8000e60:	4a05      	ldr	r2, [pc, #20]	; (8000e78 <HAL_DAC_MspInit+0xd4>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000e66:	bf00      	nop
 8000e68:	3728      	adds	r7, #40	; 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40007400 	.word	0x40007400
 8000e74:	40021000 	.word	0x40021000
 8000e78:	20000098 	.word	0x20000098
 8000e7c:	40020008 	.word	0x40020008

08000e80 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b0ae      	sub	sp, #184	; 0xb8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e88:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e98:	f107 0310 	add.w	r3, r7, #16
 8000e9c:	2294      	movs	r2, #148	; 0x94
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f005 fb18 	bl	80064d6 <memset>
  if(DFSDM1_Init == 0)
 8000ea6:	4b45      	ldr	r3, [pc, #276]	; (8000fbc <HAL_DFSDM_FilterMspInit+0x13c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d14b      	bne.n	8000f46 <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000eae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000eb2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 ff10 	bl	8003ce4 <HAL_RCCEx_PeriphCLKConfig>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000eca:	f7ff ff41 	bl	8000d50 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000ece:	4b3c      	ldr	r3, [pc, #240]	; (8000fc0 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	4a3a      	ldr	r2, [pc, #232]	; (8000fc0 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ed6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000ed8:	4b39      	ldr	r3, [pc, #228]	; (8000fc0 <HAL_DFSDM_FilterMspInit+0x140>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d10b      	bne.n	8000ef8 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000ee0:	4b38      	ldr	r3, [pc, #224]	; (8000fc4 <HAL_DFSDM_FilterMspInit+0x144>)
 8000ee2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ee4:	4a37      	ldr	r2, [pc, #220]	; (8000fc4 <HAL_DFSDM_FilterMspInit+0x144>)
 8000ee6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000eea:	6613      	str	r3, [r2, #96]	; 0x60
 8000eec:	4b35      	ldr	r3, [pc, #212]	; (8000fc4 <HAL_DFSDM_FilterMspInit+0x144>)
 8000eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef8:	4b32      	ldr	r3, [pc, #200]	; (8000fc4 <HAL_DFSDM_FilterMspInit+0x144>)
 8000efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efc:	4a31      	ldr	r2, [pc, #196]	; (8000fc4 <HAL_DFSDM_FilterMspInit+0x144>)
 8000efe:	f043 0310 	orr.w	r3, r3, #16
 8000f02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f04:	4b2f      	ldr	r3, [pc, #188]	; (8000fc4 <HAL_DFSDM_FilterMspInit+0x144>)
 8000f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f08:	f003 0310 	and.w	r3, r3, #16
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000f10:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000f14:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000f2a:	2306      	movs	r3, #6
 8000f2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f30:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f34:	4619      	mov	r1, r3
 8000f36:	4824      	ldr	r0, [pc, #144]	; (8000fc8 <HAL_DFSDM_FilterMspInit+0x148>)
 8000f38:	f001 fd88 	bl	8002a4c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000f3c:	4b1f      	ldr	r3, [pc, #124]	; (8000fbc <HAL_DFSDM_FilterMspInit+0x13c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	3301      	adds	r3, #1
 8000f42:	4a1e      	ldr	r2, [pc, #120]	; (8000fbc <HAL_DFSDM_FilterMspInit+0x13c>)
 8000f44:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a20      	ldr	r2, [pc, #128]	; (8000fcc <HAL_DFSDM_FilterMspInit+0x14c>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d130      	bne.n	8000fb2 <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8000f50:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f52:	4a20      	ldr	r2, [pc, #128]	; (8000fd4 <HAL_DFSDM_FilterMspInit+0x154>)
 8000f54:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8000f56:	4b1e      	ldr	r3, [pc, #120]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f58:	2256      	movs	r2, #86	; 0x56
 8000f5a:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f62:	4b1b      	ldr	r3, [pc, #108]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000f68:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f6a:	2280      	movs	r2, #128	; 0x80
 8000f6c:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f6e:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f74:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f76:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f7c:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8000f84:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000f8a:	4811      	ldr	r0, [pc, #68]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f8c:	f001 fa90 	bl	80024b0 <HAL_DMA_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8000f96:	f7ff fedb 	bl	8000d50 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a0c      	ldr	r2, [pc, #48]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000fa0:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a09      	ldr	r2, [pc, #36]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000faa:	629a      	str	r2, [r3, #40]	; 0x28
 8000fac:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <HAL_DFSDM_FilterMspInit+0x150>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8000fb2:	bf00      	nop
 8000fb4:	37b8      	adds	r7, #184	; 0xb8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20061e14 	.word	0x20061e14
 8000fc0:	20061e10 	.word	0x20061e10
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	48001000 	.word	0x48001000
 8000fcc:	40016100 	.word	0x40016100
 8000fd0:	20000184 	.word	0x20000184
 8000fd4:	4002001c 	.word	0x4002001c

08000fd8 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b0ae      	sub	sp, #184	; 0xb8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ff0:	f107 0310 	add.w	r3, r7, #16
 8000ff4:	2294      	movs	r2, #148	; 0x94
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f005 fa6c 	bl	80064d6 <memset>
  if(DFSDM1_Init == 0)
 8000ffe:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d14b      	bne.n	800109e <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800100a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800100c:	2300      	movs	r3, #0
 800100e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001012:	f107 0310 	add.w	r3, r7, #16
 8001016:	4618      	mov	r0, r3
 8001018:	f002 fe64 	bl	8003ce4 <HAL_RCCEx_PeriphCLKConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001022:	f7ff fe95 	bl	8000d50 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001026:	4b21      	ldr	r3, [pc, #132]	; (80010ac <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	3301      	adds	r3, #1
 800102c:	4a1f      	ldr	r2, [pc, #124]	; (80010ac <HAL_DFSDM_ChannelMspInit+0xd4>)
 800102e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001030:	4b1e      	ldr	r3, [pc, #120]	; (80010ac <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d10b      	bne.n	8001050 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001038:	4b1d      	ldr	r3, [pc, #116]	; (80010b0 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800103a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800103c:	4a1c      	ldr	r2, [pc, #112]	; (80010b0 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800103e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001042:	6613      	str	r3, [r2, #96]	; 0x60
 8001044:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001046:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001048:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001050:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001054:	4a16      	ldr	r2, [pc, #88]	; (80010b0 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001056:	f043 0310 	orr.w	r3, r3, #16
 800105a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800105c:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800105e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001060:	f003 0310 	and.w	r3, r3, #16
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001068:	f44f 7320 	mov.w	r3, #640	; 0x280
 800106c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001082:	2306      	movs	r3, #6
 8001084:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001088:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800108c:	4619      	mov	r1, r3
 800108e:	4809      	ldr	r0, [pc, #36]	; (80010b4 <HAL_DFSDM_ChannelMspInit+0xdc>)
 8001090:	f001 fcdc 	bl	8002a4c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001094:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	4a03      	ldr	r2, [pc, #12]	; (80010a8 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800109c:	6013      	str	r3, [r2, #0]
  }

}
 800109e:	bf00      	nop
 80010a0:	37b8      	adds	r7, #184	; 0xb8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20061e14 	.word	0x20061e14
 80010ac:	20061e10 	.word	0x20061e10
 80010b0:	40021000 	.word	0x40021000
 80010b4:	48001000 	.word	0x48001000

080010b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010c8:	d113      	bne.n	80010f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <HAL_TIM_Base_MspInit+0x44>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ce:	4a0b      	ldr	r2, [pc, #44]	; (80010fc <HAL_TIM_Base_MspInit+0x44>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	6593      	str	r3, [r2, #88]	; 0x58
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <HAL_TIM_Base_MspInit+0x44>)
 80010d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2100      	movs	r1, #0
 80010e6:	201c      	movs	r0, #28
 80010e8:	f000 facf 	bl	800168a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010ec:	201c      	movs	r0, #28
 80010ee:	f000 fae8 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40021000 	.word	0x40021000

08001100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001104:	e7fe      	b.n	8001104 <NMI_Handler+0x4>

08001106 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800110a:	e7fe      	b.n	800110a <HardFault_Handler+0x4>

0800110c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001110:	e7fe      	b.n	8001110 <MemManage_Handler+0x4>

08001112 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001116:	e7fe      	b.n	8001116 <BusFault_Handler+0x4>

08001118 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800111c:	e7fe      	b.n	800111c <UsageFault_Handler+0x4>

0800111e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800114c:	f000 f97e 	bl	800144c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}

08001154 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001158:	4802      	ldr	r0, [pc, #8]	; (8001164 <DMA1_Channel1_IRQHandler+0x10>)
 800115a:	f001 fb28 	bl	80027ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000098 	.word	0x20000098

08001168 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800116c:	4802      	ldr	r0, [pc, #8]	; (8001178 <DMA1_Channel2_IRQHandler+0x10>)
 800116e:	f001 fb1e 	bl	80027ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000184 	.word	0x20000184

0800117c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001180:	4802      	ldr	r0, [pc, #8]	; (800118c <TIM2_IRQHandler+0x10>)
 8001182:	f003 fb87 	bl	8004894 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200001e4 	.word	0x200001e4

08001190 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(bluePB_Pin);
 8001194:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001198:	f001 fe1c 	bl	8002dd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}

080011a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return 1;
 80011a4:	2301      	movs	r3, #1
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <_kill>:

int _kill(int pid, int sig)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011ba:	f005 f9db 	bl	8006574 <__errno>
 80011be:	4603      	mov	r3, r0
 80011c0:	2216      	movs	r2, #22
 80011c2:	601a      	str	r2, [r3, #0]
  return -1;
 80011c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <_exit>:

void _exit (int status)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011d8:	f04f 31ff 	mov.w	r1, #4294967295
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ffe7 	bl	80011b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011e2:	e7fe      	b.n	80011e2 <_exit+0x12>

080011e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
 80011f4:	e00a      	b.n	800120c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011f6:	f3af 8000 	nop.w
 80011fa:	4601      	mov	r1, r0
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	1c5a      	adds	r2, r3, #1
 8001200:	60ba      	str	r2, [r7, #8]
 8001202:	b2ca      	uxtb	r2, r1
 8001204:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	3301      	adds	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	697a      	ldr	r2, [r7, #20]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	429a      	cmp	r2, r3
 8001212:	dbf0      	blt.n	80011f6 <_read+0x12>
  }

  return len;
 8001214:	687b      	ldr	r3, [r7, #4]
}
 8001216:	4618      	mov	r0, r3
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b086      	sub	sp, #24
 8001222:	af00      	add	r7, sp, #0
 8001224:	60f8      	str	r0, [r7, #12]
 8001226:	60b9      	str	r1, [r7, #8]
 8001228:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122a:	2300      	movs	r3, #0
 800122c:	617b      	str	r3, [r7, #20]
 800122e:	e009      	b.n	8001244 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	1c5a      	adds	r2, r3, #1
 8001234:	60ba      	str	r2, [r7, #8]
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	3301      	adds	r3, #1
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	429a      	cmp	r2, r3
 800124a:	dbf1      	blt.n	8001230 <_write+0x12>
  }
  return len;
 800124c:	687b      	ldr	r3, [r7, #4]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <_close>:

int _close(int file)
{
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800125e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001262:	4618      	mov	r0, r3
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800127e:	605a      	str	r2, [r3, #4]
  return 0;
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <_isatty>:

int _isatty(int file)
{
 800128e:	b480      	push	{r7}
 8001290:	b083      	sub	sp, #12
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001296:	2301      	movs	r3, #1
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
	...

080012c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c8:	4a14      	ldr	r2, [pc, #80]	; (800131c <_sbrk+0x5c>)
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <_sbrk+0x60>)
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d4:	4b13      	ldr	r3, [pc, #76]	; (8001324 <_sbrk+0x64>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d102      	bne.n	80012e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <_sbrk+0x64>)
 80012de:	4a12      	ldr	r2, [pc, #72]	; (8001328 <_sbrk+0x68>)
 80012e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <_sbrk+0x64>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d207      	bcs.n	8001300 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f0:	f005 f940 	bl	8006574 <__errno>
 80012f4:	4603      	mov	r3, r0
 80012f6:	220c      	movs	r2, #12
 80012f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
 80012fe:	e009      	b.n	8001314 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <_sbrk+0x64>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001306:	4b07      	ldr	r3, [pc, #28]	; (8001324 <_sbrk+0x64>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	4a05      	ldr	r2, [pc, #20]	; (8001324 <_sbrk+0x64>)
 8001310:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001312:	68fb      	ldr	r3, [r7, #12]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	200a0000 	.word	0x200a0000
 8001320:	00000400 	.word	0x00000400
 8001324:	20061e18 	.word	0x20061e18
 8001328:	20061f90 	.word	0x20061f90

0800132c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <SystemInit+0x20>)
 8001332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001336:	4a05      	ldr	r2, [pc, #20]	; (800134c <SystemInit+0x20>)
 8001338:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800133c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001350:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001388 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001354:	f7ff ffea 	bl	800132c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001358:	480c      	ldr	r0, [pc, #48]	; (800138c <LoopForever+0x6>)
  ldr r1, =_edata
 800135a:	490d      	ldr	r1, [pc, #52]	; (8001390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800135c:	4a0d      	ldr	r2, [pc, #52]	; (8001394 <LoopForever+0xe>)
  movs r3, #0
 800135e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001360:	e002      	b.n	8001368 <LoopCopyDataInit>

08001362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001366:	3304      	adds	r3, #4

08001368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800136a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800136c:	d3f9      	bcc.n	8001362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136e:	4a0a      	ldr	r2, [pc, #40]	; (8001398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001370:	4c0a      	ldr	r4, [pc, #40]	; (800139c <LoopForever+0x16>)
  movs r3, #0
 8001372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001374:	e001      	b.n	800137a <LoopFillZerobss>

08001376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001378:	3204      	adds	r2, #4

0800137a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800137a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800137c:	d3fb      	bcc.n	8001376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137e:	f005 f8ff 	bl	8006580 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001382:	f7ff f853 	bl	800042c <main>

08001386 <LoopForever>:

LoopForever:
    b LoopForever
 8001386:	e7fe      	b.n	8001386 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001388:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800138c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001390:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001394:	0801ab88 	.word	0x0801ab88
  ldr r2, =_sbss
 8001398:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800139c:	20061f90 	.word	0x20061f90

080013a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013a0:	e7fe      	b.n	80013a0 <ADC1_IRQHandler>

080013a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ac:	2003      	movs	r0, #3
 80013ae:	f000 f961 	bl	8001674 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013b2:	2000      	movs	r0, #0
 80013b4:	f000 f80e 	bl	80013d4 <HAL_InitTick>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d002      	beq.n	80013c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	e001      	b.n	80013c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013c4:	f7ff fcca 	bl	8000d5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013c8:	79fb      	ldrb	r3, [r7, #7]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013e0:	4b17      	ldr	r3, [pc, #92]	; (8001440 <HAL_InitTick+0x6c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d023      	beq.n	8001430 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013e8:	4b16      	ldr	r3, [pc, #88]	; (8001444 <HAL_InitTick+0x70>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <HAL_InitTick+0x6c>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 f96d 	bl	80016de <HAL_SYSTICK_Config>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10f      	bne.n	800142a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b0f      	cmp	r3, #15
 800140e:	d809      	bhi.n	8001424 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001410:	2200      	movs	r2, #0
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	f04f 30ff 	mov.w	r0, #4294967295
 8001418:	f000 f937 	bl	800168a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800141c:	4a0a      	ldr	r2, [pc, #40]	; (8001448 <HAL_InitTick+0x74>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	e007      	b.n	8001434 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
 8001428:	e004      	b.n	8001434 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	e001      	b.n	8001434 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000008 	.word	0x20000008
 8001444:	20000000 	.word	0x20000000
 8001448:	20000004 	.word	0x20000004

0800144c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001450:	4b06      	ldr	r3, [pc, #24]	; (800146c <HAL_IncTick+0x20>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	4b06      	ldr	r3, [pc, #24]	; (8001470 <HAL_IncTick+0x24>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4413      	add	r3, r2
 800145c:	4a04      	ldr	r2, [pc, #16]	; (8001470 <HAL_IncTick+0x24>)
 800145e:	6013      	str	r3, [r2, #0]
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	20000008 	.word	0x20000008
 8001470:	20061e1c 	.word	0x20061e1c

08001474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return uwTick;
 8001478:	4b03      	ldr	r3, [pc, #12]	; (8001488 <HAL_GetTick+0x14>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20061e1c 	.word	0x20061e1c

0800148c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001494:	f7ff ffee 	bl	8001474 <HAL_GetTick>
 8001498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014a4:	d005      	beq.n	80014b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80014a6:	4b0a      	ldr	r3, [pc, #40]	; (80014d0 <HAL_Delay+0x44>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4413      	add	r3, r2
 80014b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014b2:	bf00      	nop
 80014b4:	f7ff ffde 	bl	8001474 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d8f7      	bhi.n	80014b4 <HAL_Delay+0x28>
  {
  }
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000008 	.word	0x20000008

080014d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <__NVIC_SetPriorityGrouping+0x44>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014f0:	4013      	ands	r3, r2
 80014f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001506:	4a04      	ldr	r2, [pc, #16]	; (8001518 <__NVIC_SetPriorityGrouping+0x44>)
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	60d3      	str	r3, [r2, #12]
}
 800150c:	bf00      	nop
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001520:	4b04      	ldr	r3, [pc, #16]	; (8001534 <__NVIC_GetPriorityGrouping+0x18>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	0a1b      	lsrs	r3, r3, #8
 8001526:	f003 0307 	and.w	r3, r3, #7
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001546:	2b00      	cmp	r3, #0
 8001548:	db0b      	blt.n	8001562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	f003 021f 	and.w	r2, r3, #31
 8001550:	4907      	ldr	r1, [pc, #28]	; (8001570 <__NVIC_EnableIRQ+0x38>)
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	095b      	lsrs	r3, r3, #5
 8001558:	2001      	movs	r0, #1
 800155a:	fa00 f202 	lsl.w	r2, r0, r2
 800155e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000e100 	.word	0xe000e100

08001574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001584:	2b00      	cmp	r3, #0
 8001586:	db0a      	blt.n	800159e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	490c      	ldr	r1, [pc, #48]	; (80015c0 <__NVIC_SetPriority+0x4c>)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	0112      	lsls	r2, r2, #4
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	440b      	add	r3, r1
 8001598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800159c:	e00a      	b.n	80015b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4908      	ldr	r1, [pc, #32]	; (80015c4 <__NVIC_SetPriority+0x50>)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	3b04      	subs	r3, #4
 80015ac:	0112      	lsls	r2, r2, #4
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	440b      	add	r3, r1
 80015b2:	761a      	strb	r2, [r3, #24]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000e100 	.word	0xe000e100
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	; 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f1c3 0307 	rsb	r3, r3, #7
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	bf28      	it	cs
 80015e6:	2304      	movcs	r3, #4
 80015e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3304      	adds	r3, #4
 80015ee:	2b06      	cmp	r3, #6
 80015f0:	d902      	bls.n	80015f8 <NVIC_EncodePriority+0x30>
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3b03      	subs	r3, #3
 80015f6:	e000      	b.n	80015fa <NVIC_EncodePriority+0x32>
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43da      	mvns	r2, r3
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	401a      	ands	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001610:	f04f 31ff 	mov.w	r1, #4294967295
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43d9      	mvns	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	4313      	orrs	r3, r2
         );
}
 8001622:	4618      	mov	r0, r3
 8001624:	3724      	adds	r7, #36	; 0x24
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001640:	d301      	bcc.n	8001646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001642:	2301      	movs	r3, #1
 8001644:	e00f      	b.n	8001666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001646:	4a0a      	ldr	r2, [pc, #40]	; (8001670 <SysTick_Config+0x40>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800164e:	210f      	movs	r1, #15
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
 8001654:	f7ff ff8e 	bl	8001574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001658:	4b05      	ldr	r3, [pc, #20]	; (8001670 <SysTick_Config+0x40>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165e:	4b04      	ldr	r3, [pc, #16]	; (8001670 <SysTick_Config+0x40>)
 8001660:	2207      	movs	r2, #7
 8001662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	e000e010 	.word	0xe000e010

08001674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff29 	bl	80014d4 <__NVIC_SetPriorityGrouping>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800169c:	f7ff ff3e 	bl	800151c <__NVIC_GetPriorityGrouping>
 80016a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	6978      	ldr	r0, [r7, #20]
 80016a8:	f7ff ff8e 	bl	80015c8 <NVIC_EncodePriority>
 80016ac:	4602      	mov	r2, r0
 80016ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b2:	4611      	mov	r1, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff ff5d 	bl	8001574 <__NVIC_SetPriority>
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	4603      	mov	r3, r0
 80016ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff31 	bl	8001538 <__NVIC_EnableIRQ>
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ffa2 	bl	8001630 <SysTick_Config>
 80016ec:	4603      	mov	r3, r0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b082      	sub	sp, #8
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e014      	b.n	8001732 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	791b      	ldrb	r3, [r3, #4]
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d105      	bne.n	800171e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff fb43 	bl	8000da4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2202      	movs	r2, #2
 8001722:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2201      	movs	r2, #1
 800172e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
 8001748:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	795b      	ldrb	r3, [r3, #5]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_DAC_Start_DMA+0x1e>
 8001756:	2302      	movs	r3, #2
 8001758:	e0ab      	b.n	80018b2 <HAL_DAC_Start_DMA+0x176>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2201      	movs	r2, #1
 800175e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2202      	movs	r2, #2
 8001764:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d12f      	bne.n	80017cc <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a52      	ldr	r2, [pc, #328]	; (80018bc <HAL_DAC_Start_DMA+0x180>)
 8001772:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	4a51      	ldr	r2, [pc, #324]	; (80018c0 <HAL_DAC_Start_DMA+0x184>)
 800177a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	4a50      	ldr	r2, [pc, #320]	; (80018c4 <HAL_DAC_Start_DMA+0x188>)
 8001782:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001792:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001794:	6a3b      	ldr	r3, [r7, #32]
 8001796:	2b08      	cmp	r3, #8
 8001798:	d013      	beq.n	80017c2 <HAL_DAC_Start_DMA+0x86>
 800179a:	6a3b      	ldr	r3, [r7, #32]
 800179c:	2b08      	cmp	r3, #8
 800179e:	d845      	bhi.n	800182c <HAL_DAC_Start_DMA+0xf0>
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_DAC_Start_DMA+0x72>
 80017a6:	6a3b      	ldr	r3, [r7, #32]
 80017a8:	2b04      	cmp	r3, #4
 80017aa:	d005      	beq.n	80017b8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80017ac:	e03e      	b.n	800182c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	3308      	adds	r3, #8
 80017b4:	613b      	str	r3, [r7, #16]
        break;
 80017b6:	e03c      	b.n	8001832 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	330c      	adds	r3, #12
 80017be:	613b      	str	r3, [r7, #16]
        break;
 80017c0:	e037      	b.n	8001832 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	3310      	adds	r3, #16
 80017c8:	613b      	str	r3, [r7, #16]
        break;
 80017ca:	e032      	b.n	8001832 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	4a3d      	ldr	r2, [pc, #244]	; (80018c8 <HAL_DAC_Start_DMA+0x18c>)
 80017d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	4a3c      	ldr	r2, [pc, #240]	; (80018cc <HAL_DAC_Start_DMA+0x190>)
 80017da:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	4a3b      	ldr	r2, [pc, #236]	; (80018d0 <HAL_DAC_Start_DMA+0x194>)
 80017e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80017f2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80017f4:	6a3b      	ldr	r3, [r7, #32]
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d013      	beq.n	8001822 <HAL_DAC_Start_DMA+0xe6>
 80017fa:	6a3b      	ldr	r3, [r7, #32]
 80017fc:	2b08      	cmp	r3, #8
 80017fe:	d817      	bhi.n	8001830 <HAL_DAC_Start_DMA+0xf4>
 8001800:	6a3b      	ldr	r3, [r7, #32]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d003      	beq.n	800180e <HAL_DAC_Start_DMA+0xd2>
 8001806:	6a3b      	ldr	r3, [r7, #32]
 8001808:	2b04      	cmp	r3, #4
 800180a:	d005      	beq.n	8001818 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800180c:	e010      	b.n	8001830 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	3314      	adds	r3, #20
 8001814:	613b      	str	r3, [r7, #16]
        break;
 8001816:	e00c      	b.n	8001832 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	3318      	adds	r3, #24
 800181e:	613b      	str	r3, [r7, #16]
        break;
 8001820:	e007      	b.n	8001832 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	331c      	adds	r3, #28
 8001828:	613b      	str	r3, [r7, #16]
        break;
 800182a:	e002      	b.n	8001832 <HAL_DAC_Start_DMA+0xf6>
        break;
 800182c:	bf00      	nop
 800182e:	e000      	b.n	8001832 <HAL_DAC_Start_DMA+0xf6>
        break;
 8001830:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d111      	bne.n	800185c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001846:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6898      	ldr	r0, [r3, #8]
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	f000 fed5 	bl	8002600 <HAL_DMA_Start_IT>
 8001856:	4603      	mov	r3, r0
 8001858:	75fb      	strb	r3, [r7, #23]
 800185a:	e010      	b.n	800187e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800186a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	68d8      	ldr	r0, [r3, #12]
 8001870:	6879      	ldr	r1, [r7, #4]
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	f000 fec3 	bl	8002600 <HAL_DMA_Start_IT>
 800187a:	4603      	mov	r3, r0
 800187c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2200      	movs	r2, #0
 8001882:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001884:	7dfb      	ldrb	r3, [r7, #23]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10c      	bne.n	80018a4 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	6819      	ldr	r1, [r3, #0]
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	f003 0310 	and.w	r3, r3, #16
 8001896:	2201      	movs	r2, #1
 8001898:	409a      	lsls	r2, r3
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	430a      	orrs	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	e005      	b.n	80018b0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	691b      	ldr	r3, [r3, #16]
 80018a8:	f043 0204 	orr.w	r2, r3, #4
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80018b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	08001c35 	.word	0x08001c35
 80018c0:	08001c57 	.word	0x08001c57
 80018c4:	08001c73 	.word	0x08001c73
 80018c8:	08001cdd 	.word	0x08001cdd
 80018cc:	08001cff 	.word	0x08001cff
 80018d0:	08001d1b 	.word	0x08001d1b

080018d4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	6819      	ldr	r1, [r3, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43da      	mvns	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	400a      	ands	r2, r1
 80018fa:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6819      	ldr	r1, [r3, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	f003 0310 	and.w	r3, r3, #16
 8001908:	2201      	movs	r2, #1
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43da      	mvns	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	400a      	ands	r2, r1
 8001916:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10d      	bne.n	800193a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	4618      	mov	r0, r3
 8001924:	f000 fee7 	bl	80026f6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	e00c      	b.n	8001954 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	4618      	mov	r0, r3
 8001940:	f000 fed9 	bl	80026f6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001952:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001986:	b480      	push	{r7}
 8001988:	b083      	sub	sp, #12
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	795b      	ldrb	r3, [r3, #5]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d101      	bne.n	80019b8 <HAL_DAC_ConfigChannel+0x1c>
 80019b4:	2302      	movs	r3, #2
 80019b6:	e137      	b.n	8001c28 <HAL_DAC_ConfigChannel+0x28c>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2201      	movs	r2, #1
 80019bc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2202      	movs	r2, #2
 80019c2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	f040 8081 	bne.w	8001ad0 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80019ce:	f7ff fd51 	bl	8001474 <HAL_GetTick>
 80019d2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d140      	bne.n	8001a5c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80019da:	e018      	b.n	8001a0e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80019dc:	f7ff fd4a 	bl	8001474 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d911      	bls.n	8001a0e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d00a      	beq.n	8001a0e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	f043 0208 	orr.w	r2, r3, #8
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2203      	movs	r2, #3
 8001a08:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e10c      	b.n	8001c28 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1df      	bne.n	80019dc <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f7ff fd35 	bl	800148c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	69d2      	ldr	r2, [r2, #28]
 8001a2a:	641a      	str	r2, [r3, #64]	; 0x40
 8001a2c:	e023      	b.n	8001a76 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001a2e:	f7ff fd21 	bl	8001474 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d90f      	bls.n	8001a5c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	da0a      	bge.n	8001a5c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	f043 0208 	orr.w	r2, r3, #8
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2203      	movs	r2, #3
 8001a56:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e0e5      	b.n	8001c28 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	dbe3      	blt.n	8001a2e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001a66:	2001      	movs	r0, #1
 8001a68:	f7ff fd10 	bl	800148c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	69d2      	ldr	r2, [r2, #28]
 8001a74:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0310 	and.w	r3, r3, #16
 8001a82:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001a86:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	ea02 0103 	and.w	r1, r2, r3
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	6a1a      	ldr	r2, [r3, #32]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f003 0310 	and.w	r3, r3, #16
 8001a9a:	409a      	lsls	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f003 0310 	and.w	r3, r3, #16
 8001ab0:	21ff      	movs	r1, #255	; 0xff
 8001ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	ea02 0103 	and.w	r1, r2, r3
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f003 0310 	and.w	r3, r3, #16
 8001ac6:	409a      	lsls	r2, r3
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	695b      	ldr	r3, [r3, #20]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d11d      	bne.n	8001b14 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ade:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f003 0310 	and.w	r3, r3, #16
 8001ae6:	221f      	movs	r2, #31
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	69fa      	ldr	r2, [r7, #28]
 8001af0:	4013      	ands	r3, r2
 8001af2:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f003 0310 	and.w	r3, r3, #16
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	69fa      	ldr	r2, [r7, #28]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	69fa      	ldr	r2, [r7, #28]
 8001b12:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f003 0310 	and.w	r3, r3, #16
 8001b22:	2207      	movs	r2, #7
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69fa      	ldr	r2, [r7, #28]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f003 0310 	and.w	r3, r3, #16
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	69fa      	ldr	r2, [r7, #28]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	69fa      	ldr	r2, [r7, #28]
 8001b5a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6819      	ldr	r1, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f003 0310 	and.w	r3, r3, #16
 8001b68:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43da      	mvns	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	400a      	ands	r2, r1
 8001b78:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69fa      	ldr	r2, [r7, #28]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f003 0310 	and.w	r3, r3, #16
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	69fa      	ldr	r2, [r7, #28]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bb8:	d104      	bne.n	8001bc4 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bc0:	61fb      	str	r3, [r7, #28]
 8001bc2:	e018      	b.n	8001bf6 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d104      	bne.n	8001bd6 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001bd2:	61fb      	str	r3, [r7, #28]
 8001bd4:	e00f      	b.n	8001bf6 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001bd6:	f001 ffb9 	bl	8003b4c <HAL_RCC_GetHCLKFreq>
 8001bda:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	4a14      	ldr	r2, [pc, #80]	; (8001c30 <HAL_DAC_ConfigChannel+0x294>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d904      	bls.n	8001bee <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bea:	61fb      	str	r3, [r7, #28]
 8001bec:	e003      	b.n	8001bf6 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001bf4:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	69fa      	ldr	r2, [r7, #28]
 8001bfc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6819      	ldr	r1, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f003 0310 	and.w	r3, r3, #16
 8001c0a:	22c0      	movs	r2, #192	; 0xc0
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	43da      	mvns	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	400a      	ands	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2200      	movs	r2, #0
 8001c24:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3720      	adds	r7, #32
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	04c4b400 	.word	0x04c4b400

08001c34 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c40:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f7ff fe8b 	bl	800195e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	711a      	strb	r2, [r3, #4]
}
 8001c4e:	bf00      	nop
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b084      	sub	sp, #16
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c62:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001c64:	68f8      	ldr	r0, [r7, #12]
 8001c66:	f7ff fe84 	bl	8001972 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001c6a:	bf00      	nop
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b084      	sub	sp, #16
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	691b      	ldr	r3, [r3, #16]
 8001c84:	f043 0204 	orr.w	r2, r3, #4
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	f7ff fe7a 	bl	8001986 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2201      	movs	r2, #1
 8001c96:	711a      	strb	r2, [r3, #4]
}
 8001c98:	bf00      	nop
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f7ff ffd8 	bl	8001ca0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	711a      	strb	r2, [r3, #4]
}
 8001cf6:	bf00      	nop
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b084      	sub	sp, #16
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001d0c:	68f8      	ldr	r0, [r7, #12]
 8001d0e:	f7ff ffd1 	bl	8001cb4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001d12:	bf00      	nop
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b084      	sub	sp, #16
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d26:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	f043 0204 	orr.w	r2, r3, #4
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f7ff ffc7 	bl	8001cc8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	711a      	strb	r2, [r3, #4]
}
 8001d40:	bf00      	nop
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e0ac      	b.n	8001eb4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 fab6 	bl	80022d0 <DFSDM_GetChannelFromInstance>
 8001d64:	4603      	mov	r3, r0
 8001d66:	4a55      	ldr	r2, [pc, #340]	; (8001ebc <HAL_DFSDM_ChannelInit+0x174>)
 8001d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e09f      	b.n	8001eb4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff f92f 	bl	8000fd8 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001d7a:	4b51      	ldr	r3, [pc, #324]	; (8001ec0 <HAL_DFSDM_ChannelInit+0x178>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	4a4f      	ldr	r2, [pc, #316]	; (8001ec0 <HAL_DFSDM_ChannelInit+0x178>)
 8001d82:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001d84:	4b4e      	ldr	r3, [pc, #312]	; (8001ec0 <HAL_DFSDM_ChannelInit+0x178>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d125      	bne.n	8001dd8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001d8c:	4b4d      	ldr	r3, [pc, #308]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a4c      	ldr	r2, [pc, #304]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001d92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001d96:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001d98:	4b4a      	ldr	r3, [pc, #296]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	4948      	ldr	r1, [pc, #288]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001da2:	4313      	orrs	r3, r2
 8001da4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001da6:	4b47      	ldr	r3, [pc, #284]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a46      	ldr	r2, [pc, #280]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dac:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001db0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	791b      	ldrb	r3, [r3, #4]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d108      	bne.n	8001dcc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001dba:	4b42      	ldr	r3, [pc, #264]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	041b      	lsls	r3, r3, #16
 8001dc6:	493f      	ldr	r1, [pc, #252]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001dcc:	4b3d      	ldr	r3, [pc, #244]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a3c      	ldr	r2, [pc, #240]	; (8001ec4 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001dd6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001de6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6819      	ldr	r1, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001df6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001dfc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	430a      	orrs	r2, r1
 8001e04:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 020f 	bic.w	r2, r2, #15
 8001e14:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6819      	ldr	r1, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001e24:	431a      	orrs	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001e3c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6899      	ldr	r1, [r3, #8]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001e50:	431a      	orrs	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f002 0207 	and.w	r2, r2, #7
 8001e68:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6859      	ldr	r1, [r3, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e74:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e94:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 fa14 	bl	80022d0 <DFSDM_GetChannelFromInstance>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	4904      	ldr	r1, [pc, #16]	; (8001ebc <HAL_DFSDM_ChannelInit+0x174>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20061e24 	.word	0x20061e24
 8001ec0:	20061e20 	.word	0x20061e20
 8001ec4:	40016000 	.word	0x40016000

08001ec8 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e0ca      	b.n	8002070 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a66      	ldr	r2, [pc, #408]	; (8002078 <HAL_DFSDM_FilterInit+0x1b0>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d109      	bne.n	8001ef8 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d003      	beq.n	8001ef4 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d101      	bne.n	8001ef8 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0bb      	b.n	8002070 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7fe ffb5 	bl	8000e80 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001f24:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	7a1b      	ldrb	r3, [r3, #8]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d108      	bne.n	8001f40 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	e007      	b.n	8001f50 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001f4e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7a5b      	ldrb	r3, [r3, #9]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d108      	bne.n	8001f6a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	e007      	b.n	8001f7a <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001f78:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001f88:	f023 0308 	bic.w	r3, r3, #8
 8001f8c:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d108      	bne.n	8001fa8 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6819      	ldr	r1, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	695a      	ldr	r2, [r3, #20]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	7c1b      	ldrb	r3, [r3, #16]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d108      	bne.n	8001fc2 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0210 	orr.w	r2, r2, #16
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	e007      	b.n	8001fd2 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f022 0210 	bic.w	r2, r2, #16
 8001fd0:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	7c5b      	ldrb	r3, [r3, #17]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d108      	bne.n	8001fec <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f042 0220 	orr.w	r2, r2, #32
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	e007      	b.n	8001ffc <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f022 0220 	bic.w	r2, r2, #32
 8001ffa:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6812      	ldr	r2, [r2, #0]
 8002006:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 800200a:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 800200e:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6959      	ldr	r1, [r3, #20]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	3b01      	subs	r3, #1
 8002020:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002022:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002028:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800202a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68da      	ldr	r2, [r3, #12]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	699a      	ldr	r2, [r3, #24]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	7c1a      	ldrb	r2, [r3, #16]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f042 0201 	orr.w	r2, r2, #1
 8002064:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2201      	movs	r2, #1
 800206a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40016100 	.word	0x40016100

0800207c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 800207c:	b480      	push	{r7}
 800207e:	b087      	sub	sp, #28
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002088:	2300      	movs	r3, #0
 800208a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002092:	2b00      	cmp	r3, #0
 8002094:	d02e      	beq.n	80020f4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800209c:	2bff      	cmp	r3, #255	; 0xff
 800209e:	d029      	beq.n	80020f4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	6812      	ldr	r2, [r2, #0]
 80020aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80020ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020b2:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d10d      	bne.n	80020d6 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	021b      	lsls	r3, r3, #8
 80020c4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80020c8:	431a      	orrs	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	e00a      	b.n	80020ec <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6819      	ldr	r1, [r3, #0]
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	430a      	orrs	r2, r1
 80020ea:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	631a      	str	r2, [r3, #48]	; 0x30
 80020f2:	e001      	b.n	80020f8 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80020f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	371c      	adds	r7, #28
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
	...

08002108 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002114:	2300      	movs	r3, #0
 8002116:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d002      	beq.n	8002124 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	75fb      	strb	r3, [r7, #23]
 8002128:	e064      	b.n	80021f4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002134:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002138:	d002      	beq.n	8002140 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	75fb      	strb	r3, [r7, #23]
 800213e:	e059      	b.n	80021f4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10e      	bne.n	8002166 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800214c:	2b00      	cmp	r3, #0
 800214e:	d10a      	bne.n	8002166 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002154:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002156:	2b00      	cmp	r3, #0
 8002158:	d105      	bne.n	8002166 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d002      	beq.n	8002166 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	75fb      	strb	r3, [r7, #23]
 8002164:	e046      	b.n	80021f4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800216a:	2b00      	cmp	r3, #0
 800216c:	d10b      	bne.n	8002186 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002172:	2b00      	cmp	r3, #0
 8002174:	d107      	bne.n	8002186 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217a:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800217c:	2b20      	cmp	r3, #32
 800217e:	d102      	bne.n	8002186 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	75fb      	strb	r3, [r7, #23]
 8002184:	e036      	b.n	80021f4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800218c:	2b01      	cmp	r3, #1
 800218e:	d004      	beq.n	800219a <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002196:	2b03      	cmp	r3, #3
 8002198:	d12a      	bne.n	80021f0 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800219e:	4a18      	ldr	r2, [pc, #96]	; (8002200 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80021a0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a6:	4a17      	ldr	r2, [pc, #92]	; (8002204 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80021a8:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ae:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80021b0:	2b20      	cmp	r3, #32
 80021b2:	d101      	bne.n	80021b8 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80021b4:	4a14      	ldr	r2, [pc, #80]	; (8002208 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80021b6:	e000      	b.n	80021ba <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80021b8:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021be:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	331c      	adds	r3, #28
 80021ca:	4619      	mov	r1, r3
 80021cc:	68ba      	ldr	r2, [r7, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f000 fa16 	bl	8002600 <HAL_DMA_Start_IT>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d006      	beq.n	80021e8 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	22ff      	movs	r2, #255	; 0xff
 80021de:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80021e6:	e005      	b.n	80021f4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f000 f8bd 	bl	8002368 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80021ee:	e001      	b.n	80021f4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3718      	adds	r7, #24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	08002291 	.word	0x08002291
 8002204:	080022ad 	.word	0x080022ad
 8002208:	08002275 	.word	0x08002275

0800220c <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800221e:	2b02      	cmp	r3, #2
 8002220:	d007      	beq.n	8002232 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8002228:	2b04      	cmp	r3, #4
 800222a:	d002      	beq.n	8002232 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	73fb      	strb	r3, [r7, #15]
 8002230:	e007      	b.n	8002242 <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002236:	4618      	mov	r0, r3
 8002238:	f000 fa5d 	bl	80026f6 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f000 f8e9 	bl	8002414 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8002242:	7bfb      	ldrb	r3, [r7, #15]
}
 8002244:	4618      	mov	r0, r3
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002280:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8002282:	68f8      	ldr	r0, [r7, #12]
 8002284:	f7ff ffe2 	bl	800224c <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8002288:	bf00      	nop
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800229c:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f7fe fb90 	bl	80009c4 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b8:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2203      	movs	r2, #3
 80022be:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80022c0:	68f8      	ldr	r0, [r7, #12]
 80022c2:	f7ff ffcd 	bl	8002260 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a1c      	ldr	r2, [pc, #112]	; (800234c <DFSDM_GetChannelFromInstance+0x7c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d102      	bne.n	80022e6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	e02b      	b.n	800233e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a19      	ldr	r2, [pc, #100]	; (8002350 <DFSDM_GetChannelFromInstance+0x80>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d102      	bne.n	80022f4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80022ee:	2301      	movs	r3, #1
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	e024      	b.n	800233e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a17      	ldr	r2, [pc, #92]	; (8002354 <DFSDM_GetChannelFromInstance+0x84>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d102      	bne.n	8002302 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80022fc:	2302      	movs	r3, #2
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	e01d      	b.n	800233e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a14      	ldr	r2, [pc, #80]	; (8002358 <DFSDM_GetChannelFromInstance+0x88>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d102      	bne.n	8002310 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800230a:	2304      	movs	r3, #4
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	e016      	b.n	800233e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a12      	ldr	r2, [pc, #72]	; (800235c <DFSDM_GetChannelFromInstance+0x8c>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d102      	bne.n	800231e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002318:	2305      	movs	r3, #5
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	e00f      	b.n	800233e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a0f      	ldr	r2, [pc, #60]	; (8002360 <DFSDM_GetChannelFromInstance+0x90>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d102      	bne.n	800232c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002326:	2306      	movs	r3, #6
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	e008      	b.n	800233e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a0d      	ldr	r2, [pc, #52]	; (8002364 <DFSDM_GetChannelFromInstance+0x94>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d102      	bne.n	800233a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002334:	2307      	movs	r3, #7
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	e001      	b.n	800233e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800233a:	2303      	movs	r3, #3
 800233c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800233e:	68fb      	ldr	r3, [r7, #12]
}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	40016000 	.word	0x40016000
 8002350:	40016020 	.word	0x40016020
 8002354:	40016040 	.word	0x40016040
 8002358:	40016080 	.word	0x40016080
 800235c:	400160a0 	.word	0x400160a0
 8002360:	400160c0 	.word	0x400160c0
 8002364:	400160e0 	.word	0x400160e0

08002368 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002374:	2b00      	cmp	r3, #0
 8002376:	d108      	bne.n	800238a <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	e033      	b.n	80023f2 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 0201 	bic.w	r2, r2, #1
 8002398:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80023a8:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f042 0201 	orr.w	r2, r2, #1
 80023b8:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80023c0:	2b03      	cmp	r3, #3
 80023c2:	d116      	bne.n	80023f2 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d107      	bne.n	80023dc <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0202 	orr.w	r2, r2, #2
 80023da:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d102      	bne.n	80023ec <DFSDM_RegConvStart+0x84>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	e000      	b.n	80023ee <DFSDM_RegConvStart+0x86>
 80023ec:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d101      	bne.n	8002400 <DFSDM_RegConvStart+0x98>
 80023fc:	2202      	movs	r2, #2
 80023fe:	e000      	b.n	8002402 <DFSDM_RegConvStart+0x9a>
 8002400:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0201 	bic.w	r2, r2, #1
 800242a:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002430:	2b01      	cmp	r3, #1
 8002432:	d107      	bne.n	8002444 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002442:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800245a:	2b04      	cmp	r3, #4
 800245c:	d116      	bne.n	800248c <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002462:	2b00      	cmp	r3, #0
 8002464:	d107      	bne.n	8002476 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f042 0202 	orr.w	r2, r2, #2
 8002474:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 800247c:	2b01      	cmp	r3, #1
 800247e:	d102      	bne.n	8002486 <DFSDM_RegConvStop+0x72>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002484:	e000      	b.n	8002488 <DFSDM_RegConvStop+0x74>
 8002486:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8002492:	2b02      	cmp	r3, #2
 8002494:	d101      	bne.n	800249a <DFSDM_RegConvStop+0x86>
 8002496:	2201      	movs	r2, #1
 8002498:	e000      	b.n	800249c <DFSDM_RegConvStop+0x88>
 800249a:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
	...

080024b0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e08d      	b.n	80025de <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	4b47      	ldr	r3, [pc, #284]	; (80025e8 <HAL_DMA_Init+0x138>)
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d80f      	bhi.n	80024ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	4b45      	ldr	r3, [pc, #276]	; (80025ec <HAL_DMA_Init+0x13c>)
 80024d6:	4413      	add	r3, r2
 80024d8:	4a45      	ldr	r2, [pc, #276]	; (80025f0 <HAL_DMA_Init+0x140>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	091b      	lsrs	r3, r3, #4
 80024e0:	009a      	lsls	r2, r3, #2
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a42      	ldr	r2, [pc, #264]	; (80025f4 <HAL_DMA_Init+0x144>)
 80024ea:	641a      	str	r2, [r3, #64]	; 0x40
 80024ec:	e00e      	b.n	800250c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	461a      	mov	r2, r3
 80024f4:	4b40      	ldr	r3, [pc, #256]	; (80025f8 <HAL_DMA_Init+0x148>)
 80024f6:	4413      	add	r3, r2
 80024f8:	4a3d      	ldr	r2, [pc, #244]	; (80025f0 <HAL_DMA_Init+0x140>)
 80024fa:	fba2 2303 	umull	r2, r3, r2, r3
 80024fe:	091b      	lsrs	r3, r3, #4
 8002500:	009a      	lsls	r2, r3, #2
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a3c      	ldr	r2, [pc, #240]	; (80025fc <HAL_DMA_Init+0x14c>)
 800250a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002526:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002530:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800253c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002548:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 fa12 	bl	8002988 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800256c:	d102      	bne.n	8002574 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800257c:	b2d2      	uxtb	r2, r2
 800257e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002588:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d010      	beq.n	80025b4 <HAL_DMA_Init+0x104>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b04      	cmp	r3, #4
 8002598:	d80c      	bhi.n	80025b4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 fa32 	bl	8002a04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	e008      	b.n	80025c6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	40020407 	.word	0x40020407
 80025ec:	bffdfff8 	.word	0xbffdfff8
 80025f0:	cccccccd 	.word	0xcccccccd
 80025f4:	40020000 	.word	0x40020000
 80025f8:	bffdfbf8 	.word	0xbffdfbf8
 80025fc:	40020400 	.word	0x40020400

08002600 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800260e:	2300      	movs	r3, #0
 8002610:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_DMA_Start_IT+0x20>
 800261c:	2302      	movs	r3, #2
 800261e:	e066      	b.n	80026ee <HAL_DMA_Start_IT+0xee>
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2b01      	cmp	r3, #1
 8002632:	d155      	bne.n	80026e0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2202      	movs	r2, #2
 8002638:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 0201 	bic.w	r2, r2, #1
 8002650:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	68b9      	ldr	r1, [r7, #8]
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f000 f957 	bl	800290c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	2b00      	cmp	r3, #0
 8002664:	d008      	beq.n	8002678 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f042 020e 	orr.w	r2, r2, #14
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e00f      	b.n	8002698 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0204 	bic.w	r2, r2, #4
 8002686:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 020a 	orr.w	r2, r2, #10
 8002696:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d007      	beq.n	80026b6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026b4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d007      	beq.n	80026ce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026cc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f042 0201 	orr.w	r2, r2, #1
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e005      	b.n	80026ec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80026e8:	2302      	movs	r3, #2
 80026ea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80026ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b085      	sub	sp, #20
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026fe:	2300      	movs	r3, #0
 8002700:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d008      	beq.n	8002720 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2204      	movs	r2, #4
 8002712:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e040      	b.n	80027a2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 020e 	bic.w	r2, r2, #14
 800272e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800273a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800273e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0201 	bic.w	r2, r2, #1
 800274e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002754:	f003 021c 	and.w	r2, r3, #28
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f202 	lsl.w	r2, r1, r2
 8002762:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800276c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00c      	beq.n	8002790 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002780:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002784:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800278e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3714      	adds	r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b084      	sub	sp, #16
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ca:	f003 031c 	and.w	r3, r3, #28
 80027ce:	2204      	movs	r2, #4
 80027d0:	409a      	lsls	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	4013      	ands	r3, r2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d026      	beq.n	8002828 <HAL_DMA_IRQHandler+0x7a>
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d021      	beq.n	8002828 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d107      	bne.n	8002802 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 0204 	bic.w	r2, r2, #4
 8002800:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	f003 021c 	and.w	r2, r3, #28
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	2104      	movs	r1, #4
 8002810:	fa01 f202 	lsl.w	r2, r1, r2
 8002814:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	2b00      	cmp	r3, #0
 800281c:	d071      	beq.n	8002902 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002826:	e06c      	b.n	8002902 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282c:	f003 031c 	and.w	r3, r3, #28
 8002830:	2202      	movs	r2, #2
 8002832:	409a      	lsls	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	4013      	ands	r3, r2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d02e      	beq.n	800289a <HAL_DMA_IRQHandler+0xec>
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d029      	beq.n	800289a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0320 	and.w	r3, r3, #32
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10b      	bne.n	800286c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 020a 	bic.w	r2, r2, #10
 8002862:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002870:	f003 021c 	and.w	r2, r3, #28
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002878:	2102      	movs	r1, #2
 800287a:	fa01 f202 	lsl.w	r2, r1, r2
 800287e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d038      	beq.n	8002902 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002898:	e033      	b.n	8002902 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289e:	f003 031c 	and.w	r3, r3, #28
 80028a2:	2208      	movs	r2, #8
 80028a4:	409a      	lsls	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	4013      	ands	r3, r2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d02a      	beq.n	8002904 <HAL_DMA_IRQHandler+0x156>
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d025      	beq.n	8002904 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 020e 	bic.w	r2, r2, #14
 80028c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028cc:	f003 021c 	and.w	r2, r3, #28
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	2101      	movs	r1, #1
 80028d6:	fa01 f202 	lsl.w	r2, r1, r2
 80028da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d004      	beq.n	8002904 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002902:	bf00      	nop
 8002904:	bf00      	nop
}
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
 8002918:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002922:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002928:	2b00      	cmp	r3, #0
 800292a:	d004      	beq.n	8002936 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002934:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293a:	f003 021c 	and.w	r2, r3, #28
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	2101      	movs	r1, #1
 8002944:	fa01 f202 	lsl.w	r2, r1, r2
 8002948:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	2b10      	cmp	r3, #16
 8002958:	d108      	bne.n	800296c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800296a:	e007      	b.n	800297c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68ba      	ldr	r2, [r7, #8]
 8002972:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	60da      	str	r2, [r3, #12]
}
 800297c:	bf00      	nop
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	461a      	mov	r2, r3
 8002996:	4b17      	ldr	r3, [pc, #92]	; (80029f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002998:	429a      	cmp	r2, r3
 800299a:	d80a      	bhi.n	80029b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a0:	089b      	lsrs	r3, r3, #2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80029a8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	6493      	str	r3, [r2, #72]	; 0x48
 80029b0:	e007      	b.n	80029c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b6:	089b      	lsrs	r3, r3, #2
 80029b8:	009a      	lsls	r2, r3, #2
 80029ba:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80029bc:	4413      	add	r3, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	3b08      	subs	r3, #8
 80029ca:	4a0c      	ldr	r2, [pc, #48]	; (80029fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80029cc:	fba2 2303 	umull	r2, r3, r2, r3
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a0a      	ldr	r2, [pc, #40]	; (8002a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80029d8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f003 031f 	and.w	r3, r3, #31
 80029e0:	2201      	movs	r2, #1
 80029e2:	409a      	lsls	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80029e8:	bf00      	nop
 80029ea:	3714      	adds	r7, #20
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr
 80029f4:	40020407 	.word	0x40020407
 80029f8:	4002081c 	.word	0x4002081c
 80029fc:	cccccccd 	.word	0xcccccccd
 8002a00:	40020880 	.word	0x40020880

08002a04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002a18:	4413      	add	r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a08      	ldr	r2, [pc, #32]	; (8002a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002a26:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	2201      	movs	r2, #1
 8002a32:	409a      	lsls	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002a38:	bf00      	nop
 8002a3a:	3714      	adds	r7, #20
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	1000823f 	.word	0x1000823f
 8002a48:	40020940 	.word	0x40020940

08002a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b087      	sub	sp, #28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a5a:	e166      	b.n	8002d2a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	2101      	movs	r1, #1
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	fa01 f303 	lsl.w	r3, r1, r3
 8002a68:	4013      	ands	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 8158 	beq.w	8002d24 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f003 0303 	and.w	r3, r3, #3
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d005      	beq.n	8002a8c <HAL_GPIO_Init+0x40>
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f003 0303 	and.w	r3, r3, #3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d130      	bne.n	8002aee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	2203      	movs	r2, #3
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	43db      	mvns	r3, r3
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	091b      	lsrs	r3, r3, #4
 8002ad8:	f003 0201 	and.w	r2, r3, #1
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f003 0303 	and.w	r3, r3, #3
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d017      	beq.n	8002b2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	2203      	movs	r2, #3
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	689a      	ldr	r2, [r3, #8]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d123      	bne.n	8002b7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	08da      	lsrs	r2, r3, #3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3208      	adds	r2, #8
 8002b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f003 0307 	and.w	r3, r3, #7
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	220f      	movs	r2, #15
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	43db      	mvns	r3, r3
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	4013      	ands	r3, r2
 8002b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	691a      	ldr	r2, [r3, #16]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f003 0307 	and.w	r3, r3, #7
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	08da      	lsrs	r2, r3, #3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3208      	adds	r2, #8
 8002b78:	6939      	ldr	r1, [r7, #16]
 8002b7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	2203      	movs	r2, #3
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4013      	ands	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f003 0203 	and.w	r2, r3, #3
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 80b2 	beq.w	8002d24 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc0:	4b61      	ldr	r3, [pc, #388]	; (8002d48 <HAL_GPIO_Init+0x2fc>)
 8002bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bc4:	4a60      	ldr	r2, [pc, #384]	; (8002d48 <HAL_GPIO_Init+0x2fc>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6613      	str	r3, [r2, #96]	; 0x60
 8002bcc:	4b5e      	ldr	r3, [pc, #376]	; (8002d48 <HAL_GPIO_Init+0x2fc>)
 8002bce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bd8:	4a5c      	ldr	r2, [pc, #368]	; (8002d4c <HAL_GPIO_Init+0x300>)
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	089b      	lsrs	r3, r3, #2
 8002bde:	3302      	adds	r3, #2
 8002be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	f003 0303 	and.w	r3, r3, #3
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	220f      	movs	r2, #15
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c02:	d02b      	beq.n	8002c5c <HAL_GPIO_Init+0x210>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a52      	ldr	r2, [pc, #328]	; (8002d50 <HAL_GPIO_Init+0x304>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d025      	beq.n	8002c58 <HAL_GPIO_Init+0x20c>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a51      	ldr	r2, [pc, #324]	; (8002d54 <HAL_GPIO_Init+0x308>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d01f      	beq.n	8002c54 <HAL_GPIO_Init+0x208>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a50      	ldr	r2, [pc, #320]	; (8002d58 <HAL_GPIO_Init+0x30c>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d019      	beq.n	8002c50 <HAL_GPIO_Init+0x204>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4a4f      	ldr	r2, [pc, #316]	; (8002d5c <HAL_GPIO_Init+0x310>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d013      	beq.n	8002c4c <HAL_GPIO_Init+0x200>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a4e      	ldr	r2, [pc, #312]	; (8002d60 <HAL_GPIO_Init+0x314>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d00d      	beq.n	8002c48 <HAL_GPIO_Init+0x1fc>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4a4d      	ldr	r2, [pc, #308]	; (8002d64 <HAL_GPIO_Init+0x318>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d007      	beq.n	8002c44 <HAL_GPIO_Init+0x1f8>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a4c      	ldr	r2, [pc, #304]	; (8002d68 <HAL_GPIO_Init+0x31c>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d101      	bne.n	8002c40 <HAL_GPIO_Init+0x1f4>
 8002c3c:	2307      	movs	r3, #7
 8002c3e:	e00e      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c40:	2308      	movs	r3, #8
 8002c42:	e00c      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c44:	2306      	movs	r3, #6
 8002c46:	e00a      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c48:	2305      	movs	r3, #5
 8002c4a:	e008      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c4c:	2304      	movs	r3, #4
 8002c4e:	e006      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c50:	2303      	movs	r3, #3
 8002c52:	e004      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e002      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e000      	b.n	8002c5e <HAL_GPIO_Init+0x212>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	f002 0203 	and.w	r2, r2, #3
 8002c64:	0092      	lsls	r2, r2, #2
 8002c66:	4093      	lsls	r3, r2
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c6e:	4937      	ldr	r1, [pc, #220]	; (8002d4c <HAL_GPIO_Init+0x300>)
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	089b      	lsrs	r3, r3, #2
 8002c74:	3302      	adds	r3, #2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c7c:	4b3b      	ldr	r3, [pc, #236]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	43db      	mvns	r3, r3
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ca0:	4a32      	ldr	r2, [pc, #200]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ca6:	4b31      	ldr	r3, [pc, #196]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cca:	4a28      	ldr	r2, [pc, #160]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002cd0:	4b26      	ldr	r3, [pc, #152]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cf4:	4a1d      	ldr	r2, [pc, #116]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002cfa:	4b1c      	ldr	r3, [pc, #112]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	43db      	mvns	r3, r3
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4013      	ands	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d1e:	4a13      	ldr	r2, [pc, #76]	; (8002d6c <HAL_GPIO_Init+0x320>)
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	3301      	adds	r3, #1
 8002d28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	fa22 f303 	lsr.w	r3, r2, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	f47f ae91 	bne.w	8002a5c <HAL_GPIO_Init+0x10>
  }
}
 8002d3a:	bf00      	nop
 8002d3c:	bf00      	nop
 8002d3e:	371c      	adds	r7, #28
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	40010000 	.word	0x40010000
 8002d50:	48000400 	.word	0x48000400
 8002d54:	48000800 	.word	0x48000800
 8002d58:	48000c00 	.word	0x48000c00
 8002d5c:	48001000 	.word	0x48001000
 8002d60:	48001400 	.word	0x48001400
 8002d64:	48001800 	.word	0x48001800
 8002d68:	48001c00 	.word	0x48001c00
 8002d6c:	40010400 	.word	0x40010400

08002d70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	807b      	strh	r3, [r7, #2]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d80:	787b      	ldrb	r3, [r7, #1]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d86:	887a      	ldrh	r2, [r7, #2]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d8c:	e002      	b.n	8002d94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d8e:	887a      	ldrh	r2, [r7, #2]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002db2:	887a      	ldrh	r2, [r7, #2]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4013      	ands	r3, r2
 8002db8:	041a      	lsls	r2, r3, #16
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	43d9      	mvns	r1, r3
 8002dbe:	887b      	ldrh	r3, [r7, #2]
 8002dc0:	400b      	ands	r3, r1
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	619a      	str	r2, [r3, #24]
}
 8002dc8:	bf00      	nop
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002dde:	4b08      	ldr	r3, [pc, #32]	; (8002e00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002de0:	695a      	ldr	r2, [r3, #20]
 8002de2:	88fb      	ldrh	r3, [r7, #6]
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d006      	beq.n	8002df8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dea:	4a05      	ldr	r2, [pc, #20]	; (8002e00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dec:	88fb      	ldrh	r3, [r7, #6]
 8002dee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002df0:	88fb      	ldrh	r3, [r7, #6]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fda4 	bl	8000940 <HAL_GPIO_EXTI_Callback>
  }
}
 8002df8:	bf00      	nop
 8002dfa:	3708      	adds	r7, #8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40010400 	.word	0x40010400

08002e04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e08:	4b0d      	ldr	r3, [pc, #52]	; (8002e40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e14:	d102      	bne.n	8002e1c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002e16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e1a:	e00b      	b.n	8002e34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002e1c:	4b08      	ldr	r3, [pc, #32]	; (8002e40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e2a:	d102      	bne.n	8002e32 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002e2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e30:	e000      	b.n	8002e34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002e32:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40007000 	.word	0x40007000

08002e44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d141      	bne.n	8002ed6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e52:	4b4b      	ldr	r3, [pc, #300]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e5e:	d131      	bne.n	8002ec4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e60:	4b47      	ldr	r3, [pc, #284]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e66:	4a46      	ldr	r2, [pc, #280]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e70:	4b43      	ldr	r3, [pc, #268]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e78:	4a41      	ldr	r2, [pc, #260]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002e80:	4b40      	ldr	r3, [pc, #256]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2232      	movs	r2, #50	; 0x32
 8002e86:	fb02 f303 	mul.w	r3, r2, r3
 8002e8a:	4a3f      	ldr	r2, [pc, #252]	; (8002f88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e90:	0c9b      	lsrs	r3, r3, #18
 8002e92:	3301      	adds	r3, #1
 8002e94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e96:	e002      	b.n	8002e9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e9e:	4b38      	ldr	r3, [pc, #224]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eaa:	d102      	bne.n	8002eb2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1f2      	bne.n	8002e98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eb2:	4b33      	ldr	r3, [pc, #204]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ebe:	d158      	bne.n	8002f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e057      	b.n	8002f74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ec4:	4b2e      	ldr	r3, [pc, #184]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002eca:	4a2d      	ldr	r2, [pc, #180]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ecc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ed0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002ed4:	e04d      	b.n	8002f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002edc:	d141      	bne.n	8002f62 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ede:	4b28      	ldr	r3, [pc, #160]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ee6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eea:	d131      	bne.n	8002f50 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002eec:	4b24      	ldr	r3, [pc, #144]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ef2:	4a23      	ldr	r2, [pc, #140]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002efc:	4b20      	ldr	r3, [pc, #128]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f04:	4a1e      	ldr	r2, [pc, #120]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002f0c:	4b1d      	ldr	r3, [pc, #116]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2232      	movs	r2, #50	; 0x32
 8002f12:	fb02 f303 	mul.w	r3, r2, r3
 8002f16:	4a1c      	ldr	r2, [pc, #112]	; (8002f88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f18:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1c:	0c9b      	lsrs	r3, r3, #18
 8002f1e:	3301      	adds	r3, #1
 8002f20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f22:	e002      	b.n	8002f2a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	3b01      	subs	r3, #1
 8002f28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f2a:	4b15      	ldr	r3, [pc, #84]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f36:	d102      	bne.n	8002f3e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1f2      	bne.n	8002f24 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f3e:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f4a:	d112      	bne.n	8002f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e011      	b.n	8002f74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f50:	4b0b      	ldr	r3, [pc, #44]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f56:	4a0a      	ldr	r2, [pc, #40]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002f60:	e007      	b.n	8002f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f62:	4b07      	ldr	r3, [pc, #28]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f6a:	4a05      	ldr	r2, [pc, #20]	; (8002f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f6c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f70:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	40007000 	.word	0x40007000
 8002f84:	20000000 	.word	0x20000000
 8002f88:	431bde83 	.word	0x431bde83

08002f8c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d102      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	f000 bc08 	b.w	80037b0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fa0:	4b96      	ldr	r3, [pc, #600]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 030c 	and.w	r3, r3, #12
 8002fa8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002faa:	4b94      	ldr	r3, [pc, #592]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	f003 0303 	and.w	r3, r3, #3
 8002fb2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0310 	and.w	r3, r3, #16
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f000 80e4 	beq.w	800318a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x4c>
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	2b0c      	cmp	r3, #12
 8002fcc:	f040 808b 	bne.w	80030e6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	f040 8087 	bne.w	80030e6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fd8:	4b88      	ldr	r3, [pc, #544]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x64>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d101      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e3df      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1a      	ldr	r2, [r3, #32]
 8002ff4:	4b81      	ldr	r3, [pc, #516]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0308 	and.w	r3, r3, #8
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d004      	beq.n	800300a <HAL_RCC_OscConfig+0x7e>
 8003000:	4b7e      	ldr	r3, [pc, #504]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003008:	e005      	b.n	8003016 <HAL_RCC_OscConfig+0x8a>
 800300a:	4b7c      	ldr	r3, [pc, #496]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800300c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003016:	4293      	cmp	r3, r2
 8003018:	d223      	bcs.n	8003062 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	4618      	mov	r0, r3
 8003020:	f000 fda0 	bl	8003b64 <RCC_SetFlashLatencyFromMSIRange>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e3c0      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800302e:	4b73      	ldr	r3, [pc, #460]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a72      	ldr	r2, [pc, #456]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003034:	f043 0308 	orr.w	r3, r3, #8
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	4b70      	ldr	r3, [pc, #448]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	496d      	ldr	r1, [pc, #436]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003048:	4313      	orrs	r3, r2
 800304a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800304c:	4b6b      	ldr	r3, [pc, #428]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	4968      	ldr	r1, [pc, #416]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800305c:	4313      	orrs	r3, r2
 800305e:	604b      	str	r3, [r1, #4]
 8003060:	e025      	b.n	80030ae <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003062:	4b66      	ldr	r3, [pc, #408]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a65      	ldr	r2, [pc, #404]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003068:	f043 0308 	orr.w	r3, r3, #8
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	4b63      	ldr	r3, [pc, #396]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	4960      	ldr	r1, [pc, #384]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800307c:	4313      	orrs	r3, r2
 800307e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003080:	4b5e      	ldr	r3, [pc, #376]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	021b      	lsls	r3, r3, #8
 800308e:	495b      	ldr	r1, [pc, #364]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003090:	4313      	orrs	r3, r2
 8003092:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d109      	bne.n	80030ae <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 fd60 	bl	8003b64 <RCC_SetFlashLatencyFromMSIRange>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e380      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030ae:	f000 fcc1 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80030b2:	4602      	mov	r2, r0
 80030b4:	4b51      	ldr	r3, [pc, #324]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	091b      	lsrs	r3, r3, #4
 80030ba:	f003 030f 	and.w	r3, r3, #15
 80030be:	4950      	ldr	r1, [pc, #320]	; (8003200 <HAL_RCC_OscConfig+0x274>)
 80030c0:	5ccb      	ldrb	r3, [r1, r3]
 80030c2:	f003 031f 	and.w	r3, r3, #31
 80030c6:	fa22 f303 	lsr.w	r3, r2, r3
 80030ca:	4a4e      	ldr	r2, [pc, #312]	; (8003204 <HAL_RCC_OscConfig+0x278>)
 80030cc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80030ce:	4b4e      	ldr	r3, [pc, #312]	; (8003208 <HAL_RCC_OscConfig+0x27c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe f97e 	bl	80013d4 <HAL_InitTick>
 80030d8:	4603      	mov	r3, r0
 80030da:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d052      	beq.n	8003188 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
 80030e4:	e364      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d032      	beq.n	8003154 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030ee:	4b43      	ldr	r3, [pc, #268]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a42      	ldr	r2, [pc, #264]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80030f4:	f043 0301 	orr.w	r3, r3, #1
 80030f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030fa:	f7fe f9bb 	bl	8001474 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003100:	e008      	b.n	8003114 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003102:	f7fe f9b7 	bl	8001474 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e34d      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003114:	4b39      	ldr	r3, [pc, #228]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0f0      	beq.n	8003102 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003120:	4b36      	ldr	r3, [pc, #216]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a35      	ldr	r2, [pc, #212]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003126:	f043 0308 	orr.w	r3, r3, #8
 800312a:	6013      	str	r3, [r2, #0]
 800312c:	4b33      	ldr	r3, [pc, #204]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	4930      	ldr	r1, [pc, #192]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800313a:	4313      	orrs	r3, r2
 800313c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800313e:	4b2f      	ldr	r3, [pc, #188]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	021b      	lsls	r3, r3, #8
 800314c:	492b      	ldr	r1, [pc, #172]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800314e:	4313      	orrs	r3, r2
 8003150:	604b      	str	r3, [r1, #4]
 8003152:	e01a      	b.n	800318a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003154:	4b29      	ldr	r3, [pc, #164]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a28      	ldr	r2, [pc, #160]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800315a:	f023 0301 	bic.w	r3, r3, #1
 800315e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003160:	f7fe f988 	bl	8001474 <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003166:	e008      	b.n	800317a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003168:	f7fe f984 	bl	8001474 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e31a      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800317a:	4b20      	ldr	r3, [pc, #128]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1f0      	bne.n	8003168 <HAL_RCC_OscConfig+0x1dc>
 8003186:	e000      	b.n	800318a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003188:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d073      	beq.n	800327e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	2b08      	cmp	r3, #8
 800319a:	d005      	beq.n	80031a8 <HAL_RCC_OscConfig+0x21c>
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	2b0c      	cmp	r3, #12
 80031a0:	d10e      	bne.n	80031c0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2b03      	cmp	r3, #3
 80031a6:	d10b      	bne.n	80031c0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a8:	4b14      	ldr	r3, [pc, #80]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d063      	beq.n	800327c <HAL_RCC_OscConfig+0x2f0>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d15f      	bne.n	800327c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e2f7      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031c8:	d106      	bne.n	80031d8 <HAL_RCC_OscConfig+0x24c>
 80031ca:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a0b      	ldr	r2, [pc, #44]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80031d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	e025      	b.n	8003224 <HAL_RCC_OscConfig+0x298>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031e0:	d114      	bne.n	800320c <HAL_RCC_OscConfig+0x280>
 80031e2:	4b06      	ldr	r3, [pc, #24]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a05      	ldr	r2, [pc, #20]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80031e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b03      	ldr	r3, [pc, #12]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a02      	ldr	r2, [pc, #8]	; (80031fc <HAL_RCC_OscConfig+0x270>)
 80031f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	e013      	b.n	8003224 <HAL_RCC_OscConfig+0x298>
 80031fc:	40021000 	.word	0x40021000
 8003200:	08007274 	.word	0x08007274
 8003204:	20000000 	.word	0x20000000
 8003208:	20000004 	.word	0x20000004
 800320c:	4ba0      	ldr	r3, [pc, #640]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a9f      	ldr	r2, [pc, #636]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003212:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003216:	6013      	str	r3, [r2, #0]
 8003218:	4b9d      	ldr	r3, [pc, #628]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a9c      	ldr	r2, [pc, #624]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800321e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003222:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d013      	beq.n	8003254 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322c:	f7fe f922 	bl	8001474 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003234:	f7fe f91e 	bl	8001474 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b64      	cmp	r3, #100	; 0x64
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e2b4      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003246:	4b92      	ldr	r3, [pc, #584]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0f0      	beq.n	8003234 <HAL_RCC_OscConfig+0x2a8>
 8003252:	e014      	b.n	800327e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003254:	f7fe f90e 	bl	8001474 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800325c:	f7fe f90a 	bl	8001474 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b64      	cmp	r3, #100	; 0x64
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e2a0      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800326e:	4b88      	ldr	r3, [pc, #544]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1f0      	bne.n	800325c <HAL_RCC_OscConfig+0x2d0>
 800327a:	e000      	b.n	800327e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800327c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d060      	beq.n	800334c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	2b04      	cmp	r3, #4
 800328e:	d005      	beq.n	800329c <HAL_RCC_OscConfig+0x310>
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	2b0c      	cmp	r3, #12
 8003294:	d119      	bne.n	80032ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	2b02      	cmp	r3, #2
 800329a:	d116      	bne.n	80032ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800329c:	4b7c      	ldr	r3, [pc, #496]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d005      	beq.n	80032b4 <HAL_RCC_OscConfig+0x328>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e27d      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b4:	4b76      	ldr	r3, [pc, #472]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	061b      	lsls	r3, r3, #24
 80032c2:	4973      	ldr	r1, [pc, #460]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032c8:	e040      	b.n	800334c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d023      	beq.n	800331a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d2:	4b6f      	ldr	r3, [pc, #444]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a6e      	ldr	r2, [pc, #440]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80032d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032de:	f7fe f8c9 	bl	8001474 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e6:	f7fe f8c5 	bl	8001474 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e25b      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032f8:	4b65      	ldr	r3, [pc, #404]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003300:	2b00      	cmp	r3, #0
 8003302:	d0f0      	beq.n	80032e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003304:	4b62      	ldr	r3, [pc, #392]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	061b      	lsls	r3, r3, #24
 8003312:	495f      	ldr	r1, [pc, #380]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003314:	4313      	orrs	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
 8003318:	e018      	b.n	800334c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800331a:	4b5d      	ldr	r3, [pc, #372]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a5c      	ldr	r2, [pc, #368]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003324:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003326:	f7fe f8a5 	bl	8001474 <HAL_GetTick>
 800332a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800332c:	e008      	b.n	8003340 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800332e:	f7fe f8a1 	bl	8001474 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d901      	bls.n	8003340 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e237      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003340:	4b53      	ldr	r3, [pc, #332]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1f0      	bne.n	800332e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0308 	and.w	r3, r3, #8
 8003354:	2b00      	cmp	r3, #0
 8003356:	d03c      	beq.n	80033d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d01c      	beq.n	800339a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003360:	4b4b      	ldr	r3, [pc, #300]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003362:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003366:	4a4a      	ldr	r2, [pc, #296]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003368:	f043 0301 	orr.w	r3, r3, #1
 800336c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003370:	f7fe f880 	bl	8001474 <HAL_GetTick>
 8003374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003376:	e008      	b.n	800338a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003378:	f7fe f87c 	bl	8001474 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d901      	bls.n	800338a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e212      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800338a:	4b41      	ldr	r3, [pc, #260]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800338c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0ef      	beq.n	8003378 <HAL_RCC_OscConfig+0x3ec>
 8003398:	e01b      	b.n	80033d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800339a:	4b3d      	ldr	r3, [pc, #244]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800339c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033a0:	4a3b      	ldr	r2, [pc, #236]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80033a2:	f023 0301 	bic.w	r3, r3, #1
 80033a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033aa:	f7fe f863 	bl	8001474 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b2:	f7fe f85f 	bl	8001474 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e1f5      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033c4:	4b32      	ldr	r3, [pc, #200]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80033c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1ef      	bne.n	80033b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 80a6 	beq.w	800352c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033e0:	2300      	movs	r3, #0
 80033e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033e4:	4b2a      	ldr	r3, [pc, #168]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80033e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d10d      	bne.n	800340c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033f0:	4b27      	ldr	r3, [pc, #156]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80033f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f4:	4a26      	ldr	r2, [pc, #152]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80033f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033fa:	6593      	str	r3, [r2, #88]	; 0x58
 80033fc:	4b24      	ldr	r3, [pc, #144]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 80033fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003404:	60bb      	str	r3, [r7, #8]
 8003406:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003408:	2301      	movs	r3, #1
 800340a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800340c:	4b21      	ldr	r3, [pc, #132]	; (8003494 <HAL_RCC_OscConfig+0x508>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d118      	bne.n	800344a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003418:	4b1e      	ldr	r3, [pc, #120]	; (8003494 <HAL_RCC_OscConfig+0x508>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a1d      	ldr	r2, [pc, #116]	; (8003494 <HAL_RCC_OscConfig+0x508>)
 800341e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003422:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003424:	f7fe f826 	bl	8001474 <HAL_GetTick>
 8003428:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800342c:	f7fe f822 	bl	8001474 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e1b8      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800343e:	4b15      	ldr	r3, [pc, #84]	; (8003494 <HAL_RCC_OscConfig+0x508>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0f0      	beq.n	800342c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d108      	bne.n	8003464 <HAL_RCC_OscConfig+0x4d8>
 8003452:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003458:	4a0d      	ldr	r2, [pc, #52]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003462:	e029      	b.n	80034b8 <HAL_RCC_OscConfig+0x52c>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	2b05      	cmp	r3, #5
 800346a:	d115      	bne.n	8003498 <HAL_RCC_OscConfig+0x50c>
 800346c:	4b08      	ldr	r3, [pc, #32]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800346e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003472:	4a07      	ldr	r2, [pc, #28]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003474:	f043 0304 	orr.w	r3, r3, #4
 8003478:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800347c:	4b04      	ldr	r3, [pc, #16]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 800347e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003482:	4a03      	ldr	r2, [pc, #12]	; (8003490 <HAL_RCC_OscConfig+0x504>)
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800348c:	e014      	b.n	80034b8 <HAL_RCC_OscConfig+0x52c>
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
 8003494:	40007000 	.word	0x40007000
 8003498:	4b9d      	ldr	r3, [pc, #628]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800349a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800349e:	4a9c      	ldr	r2, [pc, #624]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80034a0:	f023 0301 	bic.w	r3, r3, #1
 80034a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80034a8:	4b99      	ldr	r3, [pc, #612]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80034aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034ae:	4a98      	ldr	r2, [pc, #608]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80034b0:	f023 0304 	bic.w	r3, r3, #4
 80034b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d016      	beq.n	80034ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c0:	f7fd ffd8 	bl	8001474 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034c6:	e00a      	b.n	80034de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c8:	f7fd ffd4 	bl	8001474 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e168      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034de:	4b8c      	ldr	r3, [pc, #560]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80034e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0ed      	beq.n	80034c8 <HAL_RCC_OscConfig+0x53c>
 80034ec:	e015      	b.n	800351a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ee:	f7fd ffc1 	bl	8001474 <HAL_GetTick>
 80034f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034f4:	e00a      	b.n	800350c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034f6:	f7fd ffbd 	bl	8001474 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	f241 3288 	movw	r2, #5000	; 0x1388
 8003504:	4293      	cmp	r3, r2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e151      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800350c:	4b80      	ldr	r3, [pc, #512]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1ed      	bne.n	80034f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800351a:	7ffb      	ldrb	r3, [r7, #31]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d105      	bne.n	800352c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003520:	4b7b      	ldr	r3, [pc, #492]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003524:	4a7a      	ldr	r2, [pc, #488]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800352a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0320 	and.w	r3, r3, #32
 8003534:	2b00      	cmp	r3, #0
 8003536:	d03c      	beq.n	80035b2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	2b00      	cmp	r3, #0
 800353e:	d01c      	beq.n	800357a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003540:	4b73      	ldr	r3, [pc, #460]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003542:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003546:	4a72      	ldr	r2, [pc, #456]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003550:	f7fd ff90 	bl	8001474 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003558:	f7fd ff8c 	bl	8001474 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e122      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800356a:	4b69      	ldr	r3, [pc, #420]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800356c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0ef      	beq.n	8003558 <HAL_RCC_OscConfig+0x5cc>
 8003578:	e01b      	b.n	80035b2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800357a:	4b65      	ldr	r3, [pc, #404]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800357c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003580:	4a63      	ldr	r2, [pc, #396]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003582:	f023 0301 	bic.w	r3, r3, #1
 8003586:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358a:	f7fd ff73 	bl	8001474 <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003590:	e008      	b.n	80035a4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003592:	f7fd ff6f 	bl	8001474 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e105      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035a4:	4b5a      	ldr	r3, [pc, #360]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80035a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1ef      	bne.n	8003592 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f000 80f9 	beq.w	80037ae <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	f040 80cf 	bne.w	8003764 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035c6:	4b52      	ldr	r3, [pc, #328]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	f003 0203 	and.w	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d12c      	bne.n	8003634 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e4:	3b01      	subs	r3, #1
 80035e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d123      	bne.n	8003634 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d11b      	bne.n	8003634 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003606:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003608:	429a      	cmp	r2, r3
 800360a:	d113      	bne.n	8003634 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003616:	085b      	lsrs	r3, r3, #1
 8003618:	3b01      	subs	r3, #1
 800361a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800361c:	429a      	cmp	r2, r3
 800361e:	d109      	bne.n	8003634 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	085b      	lsrs	r3, r3, #1
 800362c:	3b01      	subs	r3, #1
 800362e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003630:	429a      	cmp	r2, r3
 8003632:	d071      	beq.n	8003718 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	2b0c      	cmp	r3, #12
 8003638:	d068      	beq.n	800370c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800363a:	4b35      	ldr	r3, [pc, #212]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d105      	bne.n	8003652 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003646:	4b32      	ldr	r3, [pc, #200]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e0ac      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003656:	4b2e      	ldr	r3, [pc, #184]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a2d      	ldr	r2, [pc, #180]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800365c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003660:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003662:	f7fd ff07 	bl	8001474 <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003668:	e008      	b.n	800367c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366a:	f7fd ff03 	bl	8001474 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e099      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800367c:	4b24      	ldr	r3, [pc, #144]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1f0      	bne.n	800366a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003688:	4b21      	ldr	r3, [pc, #132]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	4b21      	ldr	r3, [pc, #132]	; (8003714 <HAL_RCC_OscConfig+0x788>)
 800368e:	4013      	ands	r3, r2
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003698:	3a01      	subs	r2, #1
 800369a:	0112      	lsls	r2, r2, #4
 800369c:	4311      	orrs	r1, r2
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036a2:	0212      	lsls	r2, r2, #8
 80036a4:	4311      	orrs	r1, r2
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80036aa:	0852      	lsrs	r2, r2, #1
 80036ac:	3a01      	subs	r2, #1
 80036ae:	0552      	lsls	r2, r2, #21
 80036b0:	4311      	orrs	r1, r2
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80036b6:	0852      	lsrs	r2, r2, #1
 80036b8:	3a01      	subs	r2, #1
 80036ba:	0652      	lsls	r2, r2, #25
 80036bc:	4311      	orrs	r1, r2
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036c2:	06d2      	lsls	r2, r2, #27
 80036c4:	430a      	orrs	r2, r1
 80036c6:	4912      	ldr	r1, [pc, #72]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036cc:	4b10      	ldr	r3, [pc, #64]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a0f      	ldr	r2, [pc, #60]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80036d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036d8:	4b0d      	ldr	r3, [pc, #52]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4a0c      	ldr	r2, [pc, #48]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 80036de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036e4:	f7fd fec6 	bl	8001474 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ec:	f7fd fec2 	bl	8001474 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e058      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036fe:	4b04      	ldr	r3, [pc, #16]	; (8003710 <HAL_RCC_OscConfig+0x784>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800370a:	e050      	b.n	80037ae <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e04f      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
 8003710:	40021000 	.word	0x40021000
 8003714:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003718:	4b27      	ldr	r3, [pc, #156]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d144      	bne.n	80037ae <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003724:	4b24      	ldr	r3, [pc, #144]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a23      	ldr	r2, [pc, #140]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 800372a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800372e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003730:	4b21      	ldr	r3, [pc, #132]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	4a20      	ldr	r2, [pc, #128]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 8003736:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800373a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800373c:	f7fd fe9a 	bl	8001474 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003744:	f7fd fe96 	bl	8001474 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e02c      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003756:	4b18      	ldr	r3, [pc, #96]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d0f0      	beq.n	8003744 <HAL_RCC_OscConfig+0x7b8>
 8003762:	e024      	b.n	80037ae <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	2b0c      	cmp	r3, #12
 8003768:	d01f      	beq.n	80037aa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800376a:	4b13      	ldr	r3, [pc, #76]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a12      	ldr	r2, [pc, #72]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 8003770:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003774:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003776:	f7fd fe7d 	bl	8001474 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800377e:	f7fd fe79 	bl	8001474 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b02      	cmp	r3, #2
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e00f      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003790:	4b09      	ldr	r3, [pc, #36]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1f0      	bne.n	800377e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800379c:	4b06      	ldr	r3, [pc, #24]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	4905      	ldr	r1, [pc, #20]	; (80037b8 <HAL_RCC_OscConfig+0x82c>)
 80037a2:	4b06      	ldr	r3, [pc, #24]	; (80037bc <HAL_RCC_OscConfig+0x830>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	60cb      	str	r3, [r1, #12]
 80037a8:	e001      	b.n	80037ae <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e000      	b.n	80037b0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3720      	adds	r7, #32
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021000 	.word	0x40021000
 80037bc:	feeefffc 	.word	0xfeeefffc

080037c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e11d      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037d8:	4b90      	ldr	r3, [pc, #576]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 030f 	and.w	r3, r3, #15
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d910      	bls.n	8003808 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037e6:	4b8d      	ldr	r3, [pc, #564]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 020f 	bic.w	r2, r3, #15
 80037ee:	498b      	ldr	r1, [pc, #556]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f6:	4b89      	ldr	r3, [pc, #548]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d001      	beq.n	8003808 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e105      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b00      	cmp	r3, #0
 8003812:	d010      	beq.n	8003836 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	4b81      	ldr	r3, [pc, #516]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003820:	429a      	cmp	r2, r3
 8003822:	d908      	bls.n	8003836 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003824:	4b7e      	ldr	r3, [pc, #504]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	497b      	ldr	r1, [pc, #492]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003832:	4313      	orrs	r3, r2
 8003834:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d079      	beq.n	8003936 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b03      	cmp	r3, #3
 8003848:	d11e      	bne.n	8003888 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800384a:	4b75      	ldr	r3, [pc, #468]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e0dc      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800385a:	f000 f9dd 	bl	8003c18 <RCC_GetSysClockFreqFromPLLSource>
 800385e:	4603      	mov	r3, r0
 8003860:	4a70      	ldr	r2, [pc, #448]	; (8003a24 <HAL_RCC_ClockConfig+0x264>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d946      	bls.n	80038f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003866:	4b6e      	ldr	r3, [pc, #440]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d140      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003872:	4b6b      	ldr	r3, [pc, #428]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800387a:	4a69      	ldr	r2, [pc, #420]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 800387c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003880:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003882:	2380      	movs	r3, #128	; 0x80
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	e035      	b.n	80038f4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b02      	cmp	r3, #2
 800388e:	d107      	bne.n	80038a0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003890:	4b63      	ldr	r3, [pc, #396]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d115      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e0b9      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d107      	bne.n	80038b8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038a8:	4b5d      	ldr	r3, [pc, #372]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d109      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e0ad      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038b8:	4b59      	ldr	r3, [pc, #356]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e0a5      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80038c8:	f000 f8b4 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80038cc:	4603      	mov	r3, r0
 80038ce:	4a55      	ldr	r2, [pc, #340]	; (8003a24 <HAL_RCC_ClockConfig+0x264>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d90f      	bls.n	80038f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80038d4:	4b52      	ldr	r3, [pc, #328]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d109      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038e0:	4b4f      	ldr	r3, [pc, #316]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038e8:	4a4d      	ldr	r2, [pc, #308]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80038ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ee:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038f0:	2380      	movs	r3, #128	; 0x80
 80038f2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038f4:	4b4a      	ldr	r3, [pc, #296]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f023 0203 	bic.w	r2, r3, #3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	4947      	ldr	r1, [pc, #284]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003902:	4313      	orrs	r3, r2
 8003904:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003906:	f7fd fdb5 	bl	8001474 <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390c:	e00a      	b.n	8003924 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800390e:	f7fd fdb1 	bl	8001474 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	f241 3288 	movw	r2, #5000	; 0x1388
 800391c:	4293      	cmp	r3, r2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e077      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003924:	4b3e      	ldr	r3, [pc, #248]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 020c 	and.w	r2, r3, #12
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	429a      	cmp	r2, r3
 8003934:	d1eb      	bne.n	800390e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	2b80      	cmp	r3, #128	; 0x80
 800393a:	d105      	bne.n	8003948 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800393c:	4b38      	ldr	r3, [pc, #224]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	4a37      	ldr	r2, [pc, #220]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003942:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003946:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d010      	beq.n	8003976 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689a      	ldr	r2, [r3, #8]
 8003958:	4b31      	ldr	r3, [pc, #196]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003960:	429a      	cmp	r2, r3
 8003962:	d208      	bcs.n	8003976 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003964:	4b2e      	ldr	r3, [pc, #184]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	492b      	ldr	r1, [pc, #172]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 8003972:	4313      	orrs	r3, r2
 8003974:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003976:	4b29      	ldr	r3, [pc, #164]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d210      	bcs.n	80039a6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003984:	4b25      	ldr	r3, [pc, #148]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f023 020f 	bic.w	r2, r3, #15
 800398c:	4923      	ldr	r1, [pc, #140]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	4313      	orrs	r3, r2
 8003992:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003994:	4b21      	ldr	r3, [pc, #132]	; (8003a1c <HAL_RCC_ClockConfig+0x25c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d001      	beq.n	80039a6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e036      	b.n	8003a14 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0304 	and.w	r3, r3, #4
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d008      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039b2:	4b1b      	ldr	r3, [pc, #108]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	4918      	ldr	r1, [pc, #96]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0308 	and.w	r3, r3, #8
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d009      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039d0:	4b13      	ldr	r3, [pc, #76]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	4910      	ldr	r1, [pc, #64]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039e4:	f000 f826 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80039e8:	4602      	mov	r2, r0
 80039ea:	4b0d      	ldr	r3, [pc, #52]	; (8003a20 <HAL_RCC_ClockConfig+0x260>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	091b      	lsrs	r3, r3, #4
 80039f0:	f003 030f 	and.w	r3, r3, #15
 80039f4:	490c      	ldr	r1, [pc, #48]	; (8003a28 <HAL_RCC_ClockConfig+0x268>)
 80039f6:	5ccb      	ldrb	r3, [r1, r3]
 80039f8:	f003 031f 	and.w	r3, r3, #31
 80039fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003a00:	4a0a      	ldr	r2, [pc, #40]	; (8003a2c <HAL_RCC_ClockConfig+0x26c>)
 8003a02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a04:	4b0a      	ldr	r3, [pc, #40]	; (8003a30 <HAL_RCC_ClockConfig+0x270>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7fd fce3 	bl	80013d4 <HAL_InitTick>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	73fb      	strb	r3, [r7, #15]

  return status;
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40022000 	.word	0x40022000
 8003a20:	40021000 	.word	0x40021000
 8003a24:	04c4b400 	.word	0x04c4b400
 8003a28:	08007274 	.word	0x08007274
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	20000004 	.word	0x20000004

08003a34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b089      	sub	sp, #36	; 0x24
 8003a38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	61fb      	str	r3, [r7, #28]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a42:	4b3e      	ldr	r3, [pc, #248]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f003 030c 	and.w	r3, r3, #12
 8003a4a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a4c:	4b3b      	ldr	r3, [pc, #236]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_RCC_GetSysClockFreq+0x34>
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	2b0c      	cmp	r3, #12
 8003a60:	d121      	bne.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d11e      	bne.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a68:	4b34      	ldr	r3, [pc, #208]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0308 	and.w	r3, r3, #8
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d107      	bne.n	8003a84 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a74:	4b31      	ldr	r3, [pc, #196]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	f003 030f 	and.w	r3, r3, #15
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	e005      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a84:	4b2d      	ldr	r3, [pc, #180]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	091b      	lsrs	r3, r3, #4
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a90:	4a2b      	ldr	r2, [pc, #172]	; (8003b40 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a98:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10d      	bne.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aa4:	e00a      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	2b04      	cmp	r3, #4
 8003aaa:	d102      	bne.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003aac:	4b25      	ldr	r3, [pc, #148]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x110>)
 8003aae:	61bb      	str	r3, [r7, #24]
 8003ab0:	e004      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	d101      	bne.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ab8:	4b23      	ldr	r3, [pc, #140]	; (8003b48 <HAL_RCC_GetSysClockFreq+0x114>)
 8003aba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	2b0c      	cmp	r3, #12
 8003ac0:	d134      	bne.n	8003b2c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ac2:	4b1e      	ldr	r3, [pc, #120]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	f003 0303 	and.w	r3, r3, #3
 8003aca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d003      	beq.n	8003ada <HAL_RCC_GetSysClockFreq+0xa6>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d003      	beq.n	8003ae0 <HAL_RCC_GetSysClockFreq+0xac>
 8003ad8:	e005      	b.n	8003ae6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ada:	4b1a      	ldr	r3, [pc, #104]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x110>)
 8003adc:	617b      	str	r3, [r7, #20]
      break;
 8003ade:	e005      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ae0:	4b19      	ldr	r3, [pc, #100]	; (8003b48 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ae2:	617b      	str	r3, [r7, #20]
      break;
 8003ae4:	e002      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	617b      	str	r3, [r7, #20]
      break;
 8003aea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003aec:	4b13      	ldr	r3, [pc, #76]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	091b      	lsrs	r3, r3, #4
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	3301      	adds	r3, #1
 8003af8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003afa:	4b10      	ldr	r3, [pc, #64]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	0a1b      	lsrs	r3, r3, #8
 8003b00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	fb03 f202 	mul.w	r2, r3, r2
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b10:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b12:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	0e5b      	lsrs	r3, r3, #25
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b2c:	69bb      	ldr	r3, [r7, #24]
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3724      	adds	r7, #36	; 0x24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40021000 	.word	0x40021000
 8003b40:	08007284 	.word	0x08007284
 8003b44:	00f42400 	.word	0x00f42400
 8003b48:	007a1200 	.word	0x007a1200

08003b4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b50:	4b03      	ldr	r3, [pc, #12]	; (8003b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b52:	681b      	ldr	r3, [r3, #0]
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	20000000 	.word	0x20000000

08003b64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b086      	sub	sp, #24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b70:	4b27      	ldr	r3, [pc, #156]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b7c:	f7ff f942 	bl	8002e04 <HAL_PWREx_GetVoltageRange>
 8003b80:	6178      	str	r0, [r7, #20]
 8003b82:	e014      	b.n	8003bae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b84:	4b22      	ldr	r3, [pc, #136]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b88:	4a21      	ldr	r2, [pc, #132]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b8e:	6593      	str	r3, [r2, #88]	; 0x58
 8003b90:	4b1f      	ldr	r3, [pc, #124]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b98:	60fb      	str	r3, [r7, #12]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b9c:	f7ff f932 	bl	8002e04 <HAL_PWREx_GetVoltageRange>
 8003ba0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ba2:	4b1b      	ldr	r3, [pc, #108]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba6:	4a1a      	ldr	r2, [pc, #104]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bb4:	d10b      	bne.n	8003bce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b80      	cmp	r3, #128	; 0x80
 8003bba:	d913      	bls.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2ba0      	cmp	r3, #160	; 0xa0
 8003bc0:	d902      	bls.n	8003bc8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	613b      	str	r3, [r7, #16]
 8003bc6:	e00d      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bc8:	2301      	movs	r3, #1
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	e00a      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b7f      	cmp	r3, #127	; 0x7f
 8003bd2:	d902      	bls.n	8003bda <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	e004      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b70      	cmp	r3, #112	; 0x70
 8003bde:	d101      	bne.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003be0:	2301      	movs	r3, #1
 8003be2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003be4:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f023 020f 	bic.w	r2, r3, #15
 8003bec:	4909      	ldr	r1, [pc, #36]	; (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bf4:	4b07      	ldr	r3, [pc, #28]	; (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 030f 	and.w	r3, r3, #15
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d001      	beq.n	8003c06 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40022000 	.word	0x40022000

08003c18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b087      	sub	sp, #28
 8003c1c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c1e:	4b2d      	ldr	r3, [pc, #180]	; (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2b03      	cmp	r3, #3
 8003c2c:	d00b      	beq.n	8003c46 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2b03      	cmp	r3, #3
 8003c32:	d825      	bhi.n	8003c80 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d008      	beq.n	8003c4c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d11f      	bne.n	8003c80 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003c40:	4b25      	ldr	r3, [pc, #148]	; (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c42:	613b      	str	r3, [r7, #16]
    break;
 8003c44:	e01f      	b.n	8003c86 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003c46:	4b25      	ldr	r3, [pc, #148]	; (8003cdc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003c48:	613b      	str	r3, [r7, #16]
    break;
 8003c4a:	e01c      	b.n	8003c86 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c4c:	4b21      	ldr	r3, [pc, #132]	; (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0308 	and.w	r3, r3, #8
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d107      	bne.n	8003c68 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c58:	4b1e      	ldr	r3, [pc, #120]	; (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c5e:	0a1b      	lsrs	r3, r3, #8
 8003c60:	f003 030f 	and.w	r3, r3, #15
 8003c64:	617b      	str	r3, [r7, #20]
 8003c66:	e005      	b.n	8003c74 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c68:	4b1a      	ldr	r3, [pc, #104]	; (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 030f 	and.w	r3, r3, #15
 8003c72:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003c74:	4a1a      	ldr	r2, [pc, #104]	; (8003ce0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7c:	613b      	str	r3, [r7, #16]
    break;
 8003c7e:	e002      	b.n	8003c86 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003c80:	2300      	movs	r3, #0
 8003c82:	613b      	str	r3, [r7, #16]
    break;
 8003c84:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c86:	4b13      	ldr	r3, [pc, #76]	; (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	091b      	lsrs	r3, r3, #4
 8003c8c:	f003 030f 	and.w	r3, r3, #15
 8003c90:	3301      	adds	r3, #1
 8003c92:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c94:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	0a1b      	lsrs	r3, r3, #8
 8003c9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	fb03 f202 	mul.w	r2, r3, r2
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003caa:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cac:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	0e5b      	lsrs	r3, r3, #25
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003cc6:	683b      	ldr	r3, [r7, #0]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	371c      	adds	r7, #28
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	00f42400 	.word	0x00f42400
 8003cdc:	007a1200 	.word	0x007a1200
 8003ce0:	08007284 	.word	0x08007284

08003ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cec:	2300      	movs	r3, #0
 8003cee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d040      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d04:	2b80      	cmp	r3, #128	; 0x80
 8003d06:	d02a      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d08:	2b80      	cmp	r3, #128	; 0x80
 8003d0a:	d825      	bhi.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d0c:	2b60      	cmp	r3, #96	; 0x60
 8003d0e:	d026      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d10:	2b60      	cmp	r3, #96	; 0x60
 8003d12:	d821      	bhi.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d14:	2b40      	cmp	r3, #64	; 0x40
 8003d16:	d006      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003d18:	2b40      	cmp	r3, #64	; 0x40
 8003d1a:	d81d      	bhi.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d009      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d010      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003d24:	e018      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d26:	4b89      	ldr	r3, [pc, #548]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	4a88      	ldr	r2, [pc, #544]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d30:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d32:	e015      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	3304      	adds	r3, #4
 8003d38:	2100      	movs	r1, #0
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 fb02 	bl	8004344 <RCCEx_PLLSAI1_Config>
 8003d40:	4603      	mov	r3, r0
 8003d42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d44:	e00c      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	3320      	adds	r3, #32
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 fbed 	bl	800452c <RCCEx_PLLSAI2_Config>
 8003d52:	4603      	mov	r3, r0
 8003d54:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d56:	e003      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	74fb      	strb	r3, [r7, #19]
      break;
 8003d5c:	e000      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003d5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d60:	7cfb      	ldrb	r3, [r7, #19]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10b      	bne.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d66:	4b79      	ldr	r3, [pc, #484]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d6c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d74:	4975      	ldr	r1, [pc, #468]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003d7c:	e001      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7e:	7cfb      	ldrb	r3, [r7, #19]
 8003d80:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d047      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d96:	d030      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d9c:	d82a      	bhi.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003d9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003da2:	d02a      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003da4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003da8:	d824      	bhi.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003daa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dae:	d008      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003db4:	d81e      	bhi.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003dba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dbe:	d010      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003dc0:	e018      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dc2:	4b62      	ldr	r3, [pc, #392]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	4a61      	ldr	r2, [pc, #388]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dcc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dce:	e015      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3304      	adds	r3, #4
 8003dd4:	2100      	movs	r1, #0
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 fab4 	bl	8004344 <RCCEx_PLLSAI1_Config>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de0:	e00c      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	3320      	adds	r3, #32
 8003de6:	2100      	movs	r1, #0
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 fb9f 	bl	800452c <RCCEx_PLLSAI2_Config>
 8003dee:	4603      	mov	r3, r0
 8003df0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003df2:	e003      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	74fb      	strb	r3, [r7, #19]
      break;
 8003df8:	e000      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003dfa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dfc:	7cfb      	ldrb	r3, [r7, #19]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10b      	bne.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e02:	4b52      	ldr	r3, [pc, #328]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e10:	494e      	ldr	r1, [pc, #312]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003e18:	e001      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1a:	7cfb      	ldrb	r3, [r7, #19]
 8003e1c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 809f 	beq.w	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e30:	4b46      	ldr	r3, [pc, #280]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e000      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e40:	2300      	movs	r3, #0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00d      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e46:	4b41      	ldr	r3, [pc, #260]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4a:	4a40      	ldr	r2, [pc, #256]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e50:	6593      	str	r3, [r2, #88]	; 0x58
 8003e52:	4b3e      	ldr	r3, [pc, #248]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e5a:	60bb      	str	r3, [r7, #8]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e62:	4b3b      	ldr	r3, [pc, #236]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a3a      	ldr	r2, [pc, #232]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e6e:	f7fd fb01 	bl	8001474 <HAL_GetTick>
 8003e72:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e74:	e009      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e76:	f7fd fafd 	bl	8001474 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d902      	bls.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	74fb      	strb	r3, [r7, #19]
        break;
 8003e88:	e005      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e8a:	4b31      	ldr	r3, [pc, #196]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0ef      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003e96:	7cfb      	ldrb	r3, [r7, #19]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d15b      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e9c:	4b2b      	ldr	r3, [pc, #172]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ea6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d01f      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d019      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003eba:	4b24      	ldr	r3, [pc, #144]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ec4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ec6:	4b21      	ldr	r3, [pc, #132]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ecc:	4a1f      	ldr	r2, [pc, #124]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ece:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ed2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ed6:	4b1d      	ldr	r3, [pc, #116]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003edc:	4a1b      	ldr	r2, [pc, #108]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ee2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ee6:	4a19      	ldr	r2, [pc, #100]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d016      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef8:	f7fd fabc 	bl	8001474 <HAL_GetTick>
 8003efc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efe:	e00b      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f00:	f7fd fab8 	bl	8001474 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d902      	bls.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	74fb      	strb	r3, [r7, #19]
            break;
 8003f16:	e006      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f18:	4b0c      	ldr	r3, [pc, #48]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0ec      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003f26:	7cfb      	ldrb	r3, [r7, #19]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10c      	bne.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f2c:	4b07      	ldr	r3, [pc, #28]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f32:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f3c:	4903      	ldr	r1, [pc, #12]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f44:	e008      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f46:	7cfb      	ldrb	r3, [r7, #19]
 8003f48:	74bb      	strb	r3, [r7, #18]
 8003f4a:	e005      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f54:	7cfb      	ldrb	r3, [r7, #19]
 8003f56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f58:	7c7b      	ldrb	r3, [r7, #17]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d105      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f5e:	4ba0      	ldr	r3, [pc, #640]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f62:	4a9f      	ldr	r2, [pc, #636]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f68:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00a      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f76:	4b9a      	ldr	r3, [pc, #616]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7c:	f023 0203 	bic.w	r2, r3, #3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f84:	4996      	ldr	r1, [pc, #600]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f86:	4313      	orrs	r3, r2
 8003f88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00a      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f98:	4b91      	ldr	r3, [pc, #580]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9e:	f023 020c 	bic.w	r2, r3, #12
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	498e      	ldr	r1, [pc, #568]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fba:	4b89      	ldr	r3, [pc, #548]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fc0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc8:	4985      	ldr	r1, [pc, #532]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0308 	and.w	r3, r3, #8
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00a      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fdc:	4b80      	ldr	r3, [pc, #512]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fea:	497d      	ldr	r1, [pc, #500]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0310 	and.w	r3, r3, #16
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ffe:	4b78      	ldr	r3, [pc, #480]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004004:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400c:	4974      	ldr	r1, [pc, #464]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800400e:	4313      	orrs	r3, r2
 8004010:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0320 	and.w	r3, r3, #32
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00a      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004020:	4b6f      	ldr	r3, [pc, #444]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004026:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800402e:	496c      	ldr	r1, [pc, #432]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004030:	4313      	orrs	r3, r2
 8004032:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00a      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004042:	4b67      	ldr	r3, [pc, #412]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004048:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004050:	4963      	ldr	r1, [pc, #396]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004052:	4313      	orrs	r3, r2
 8004054:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00a      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004064:	4b5e      	ldr	r3, [pc, #376]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800406a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004072:	495b      	ldr	r1, [pc, #364]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00a      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004086:	4b56      	ldr	r3, [pc, #344]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004088:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800408c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004094:	4952      	ldr	r1, [pc, #328]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00a      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040a8:	4b4d      	ldr	r3, [pc, #308]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b6:	494a      	ldr	r1, [pc, #296]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040ca:	4b45      	ldr	r3, [pc, #276]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d8:	4941      	ldr	r1, [pc, #260]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00a      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040ec:	4b3c      	ldr	r3, [pc, #240]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040f2:	f023 0203 	bic.w	r2, r3, #3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040fa:	4939      	ldr	r1, [pc, #228]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d028      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800410e:	4b34      	ldr	r3, [pc, #208]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004114:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800411c:	4930      	ldr	r1, [pc, #192]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800411e:	4313      	orrs	r3, r2
 8004120:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004128:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800412c:	d106      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800412e:	4b2c      	ldr	r3, [pc, #176]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	4a2b      	ldr	r2, [pc, #172]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004134:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004138:	60d3      	str	r3, [r2, #12]
 800413a:	e011      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004140:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004144:	d10c      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	3304      	adds	r3, #4
 800414a:	2101      	movs	r1, #1
 800414c:	4618      	mov	r0, r3
 800414e:	f000 f8f9 	bl	8004344 <RCCEx_PLLSAI1_Config>
 8004152:	4603      	mov	r3, r0
 8004154:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004156:	7cfb      	ldrb	r3, [r7, #19]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800415c:	7cfb      	ldrb	r3, [r7, #19]
 800415e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d04d      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004170:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004174:	d108      	bne.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004176:	4b1a      	ldr	r3, [pc, #104]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004178:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800417c:	4a18      	ldr	r2, [pc, #96]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800417e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004182:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004186:	e012      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004188:	4b15      	ldr	r3, [pc, #84]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800418a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800418e:	4a14      	ldr	r2, [pc, #80]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004190:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004194:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004198:	4b11      	ldr	r3, [pc, #68]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041a6:	490e      	ldr	r1, [pc, #56]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041b6:	d106      	bne.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041b8:	4b09      	ldr	r3, [pc, #36]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	4a08      	ldr	r2, [pc, #32]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041c2:	60d3      	str	r3, [r2, #12]
 80041c4:	e020      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041ce:	d109      	bne.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041d0:	4b03      	ldr	r3, [pc, #12]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	4a02      	ldr	r2, [pc, #8]	; (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041da:	60d3      	str	r3, [r2, #12]
 80041dc:	e014      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80041de:	bf00      	nop
 80041e0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041ec:	d10c      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3304      	adds	r3, #4
 80041f2:	2101      	movs	r1, #1
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 f8a5 	bl	8004344 <RCCEx_PLLSAI1_Config>
 80041fa:	4603      	mov	r3, r0
 80041fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041fe:	7cfb      	ldrb	r3, [r7, #19]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004204:	7cfb      	ldrb	r3, [r7, #19]
 8004206:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d028      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004214:	4b4a      	ldr	r3, [pc, #296]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004222:	4947      	ldr	r1, [pc, #284]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004224:	4313      	orrs	r3, r2
 8004226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800422e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004232:	d106      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004234:	4b42      	ldr	r3, [pc, #264]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	4a41      	ldr	r2, [pc, #260]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800423a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800423e:	60d3      	str	r3, [r2, #12]
 8004240:	e011      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004246:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800424a:	d10c      	bne.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3304      	adds	r3, #4
 8004250:	2101      	movs	r1, #1
 8004252:	4618      	mov	r0, r3
 8004254:	f000 f876 	bl	8004344 <RCCEx_PLLSAI1_Config>
 8004258:	4603      	mov	r3, r0
 800425a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800425c:	7cfb      	ldrb	r3, [r7, #19]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004262:	7cfb      	ldrb	r3, [r7, #19]
 8004264:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d01e      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004272:	4b33      	ldr	r3, [pc, #204]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004278:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004282:	492f      	ldr	r1, [pc, #188]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004284:	4313      	orrs	r3, r2
 8004286:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004290:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004294:	d10c      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	3304      	adds	r3, #4
 800429a:	2102      	movs	r1, #2
 800429c:	4618      	mov	r0, r3
 800429e:	f000 f851 	bl	8004344 <RCCEx_PLLSAI1_Config>
 80042a2:	4603      	mov	r3, r0
 80042a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042a6:	7cfb      	ldrb	r3, [r7, #19]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d001      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80042ac:	7cfb      	ldrb	r3, [r7, #19]
 80042ae:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00b      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042bc:	4b20      	ldr	r3, [pc, #128]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042c2:	f023 0204 	bic.w	r2, r3, #4
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042cc:	491c      	ldr	r1, [pc, #112]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00b      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042e0:	4b17      	ldr	r3, [pc, #92]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042e6:	f023 0218 	bic.w	r2, r3, #24
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f0:	4913      	ldr	r1, [pc, #76]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d017      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004304:	4b0e      	ldr	r3, [pc, #56]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004306:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800430a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004314:	490a      	ldr	r1, [pc, #40]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004316:	4313      	orrs	r3, r2
 8004318:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004322:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004326:	d105      	bne.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004328:	4b05      	ldr	r3, [pc, #20]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	4a04      	ldr	r2, [pc, #16]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800432e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004332:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004334:	7cbb      	ldrb	r3, [r7, #18]
}
 8004336:	4618      	mov	r0, r3
 8004338:	3718      	adds	r7, #24
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	40021000 	.word	0x40021000

08004344 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800434e:	2300      	movs	r3, #0
 8004350:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004352:	4b72      	ldr	r3, [pc, #456]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f003 0303 	and.w	r3, r3, #3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00e      	beq.n	800437c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800435e:	4b6f      	ldr	r3, [pc, #444]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f003 0203 	and.w	r2, r3, #3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	429a      	cmp	r2, r3
 800436c:	d103      	bne.n	8004376 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
       ||
 8004372:	2b00      	cmp	r3, #0
 8004374:	d142      	bne.n	80043fc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
 800437a:	e03f      	b.n	80043fc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b03      	cmp	r3, #3
 8004382:	d018      	beq.n	80043b6 <RCCEx_PLLSAI1_Config+0x72>
 8004384:	2b03      	cmp	r3, #3
 8004386:	d825      	bhi.n	80043d4 <RCCEx_PLLSAI1_Config+0x90>
 8004388:	2b01      	cmp	r3, #1
 800438a:	d002      	beq.n	8004392 <RCCEx_PLLSAI1_Config+0x4e>
 800438c:	2b02      	cmp	r3, #2
 800438e:	d009      	beq.n	80043a4 <RCCEx_PLLSAI1_Config+0x60>
 8004390:	e020      	b.n	80043d4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004392:	4b62      	ldr	r3, [pc, #392]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d11d      	bne.n	80043da <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a2:	e01a      	b.n	80043da <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043a4:	4b5d      	ldr	r3, [pc, #372]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d116      	bne.n	80043de <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043b4:	e013      	b.n	80043de <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043b6:	4b59      	ldr	r3, [pc, #356]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10f      	bne.n	80043e2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043c2:	4b56      	ldr	r3, [pc, #344]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d109      	bne.n	80043e2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043d2:	e006      	b.n	80043e2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
      break;
 80043d8:	e004      	b.n	80043e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043da:	bf00      	nop
 80043dc:	e002      	b.n	80043e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043de:	bf00      	nop
 80043e0:	e000      	b.n	80043e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d108      	bne.n	80043fc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80043ea:	4b4c      	ldr	r3, [pc, #304]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	f023 0203 	bic.w	r2, r3, #3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4949      	ldr	r1, [pc, #292]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f040 8086 	bne.w	8004510 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004404:	4b45      	ldr	r3, [pc, #276]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a44      	ldr	r2, [pc, #272]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 800440a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800440e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004410:	f7fd f830 	bl	8001474 <HAL_GetTick>
 8004414:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004416:	e009      	b.n	800442c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004418:	f7fd f82c 	bl	8001474 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d902      	bls.n	800442c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	73fb      	strb	r3, [r7, #15]
        break;
 800442a:	e005      	b.n	8004438 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800442c:	4b3b      	ldr	r3, [pc, #236]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1ef      	bne.n	8004418 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004438:	7bfb      	ldrb	r3, [r7, #15]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d168      	bne.n	8004510 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d113      	bne.n	800446c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004444:	4b35      	ldr	r3, [pc, #212]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004446:	691a      	ldr	r2, [r3, #16]
 8004448:	4b35      	ldr	r3, [pc, #212]	; (8004520 <RCCEx_PLLSAI1_Config+0x1dc>)
 800444a:	4013      	ands	r3, r2
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6892      	ldr	r2, [r2, #8]
 8004450:	0211      	lsls	r1, r2, #8
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	68d2      	ldr	r2, [r2, #12]
 8004456:	06d2      	lsls	r2, r2, #27
 8004458:	4311      	orrs	r1, r2
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6852      	ldr	r2, [r2, #4]
 800445e:	3a01      	subs	r2, #1
 8004460:	0112      	lsls	r2, r2, #4
 8004462:	430a      	orrs	r2, r1
 8004464:	492d      	ldr	r1, [pc, #180]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004466:	4313      	orrs	r3, r2
 8004468:	610b      	str	r3, [r1, #16]
 800446a:	e02d      	b.n	80044c8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d115      	bne.n	800449e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004472:	4b2a      	ldr	r3, [pc, #168]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004474:	691a      	ldr	r2, [r3, #16]
 8004476:	4b2b      	ldr	r3, [pc, #172]	; (8004524 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004478:	4013      	ands	r3, r2
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6892      	ldr	r2, [r2, #8]
 800447e:	0211      	lsls	r1, r2, #8
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6912      	ldr	r2, [r2, #16]
 8004484:	0852      	lsrs	r2, r2, #1
 8004486:	3a01      	subs	r2, #1
 8004488:	0552      	lsls	r2, r2, #21
 800448a:	4311      	orrs	r1, r2
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6852      	ldr	r2, [r2, #4]
 8004490:	3a01      	subs	r2, #1
 8004492:	0112      	lsls	r2, r2, #4
 8004494:	430a      	orrs	r2, r1
 8004496:	4921      	ldr	r1, [pc, #132]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004498:	4313      	orrs	r3, r2
 800449a:	610b      	str	r3, [r1, #16]
 800449c:	e014      	b.n	80044c8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800449e:	4b1f      	ldr	r3, [pc, #124]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044a0:	691a      	ldr	r2, [r3, #16]
 80044a2:	4b21      	ldr	r3, [pc, #132]	; (8004528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a4:	4013      	ands	r3, r2
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	6892      	ldr	r2, [r2, #8]
 80044aa:	0211      	lsls	r1, r2, #8
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	6952      	ldr	r2, [r2, #20]
 80044b0:	0852      	lsrs	r2, r2, #1
 80044b2:	3a01      	subs	r2, #1
 80044b4:	0652      	lsls	r2, r2, #25
 80044b6:	4311      	orrs	r1, r2
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6852      	ldr	r2, [r2, #4]
 80044bc:	3a01      	subs	r2, #1
 80044be:	0112      	lsls	r2, r2, #4
 80044c0:	430a      	orrs	r2, r1
 80044c2:	4916      	ldr	r1, [pc, #88]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044c8:	4b14      	ldr	r3, [pc, #80]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a13      	ldr	r2, [pc, #76]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80044d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d4:	f7fc ffce 	bl	8001474 <HAL_GetTick>
 80044d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044da:	e009      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044dc:	f7fc ffca 	bl	8001474 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d902      	bls.n	80044f0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	73fb      	strb	r3, [r7, #15]
          break;
 80044ee:	e005      	b.n	80044fc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044f0:	4b0a      	ldr	r3, [pc, #40]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0ef      	beq.n	80044dc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d106      	bne.n	8004510 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004502:	4b06      	ldr	r3, [pc, #24]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004504:	691a      	ldr	r2, [r3, #16]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	4904      	ldr	r1, [pc, #16]	; (800451c <RCCEx_PLLSAI1_Config+0x1d8>)
 800450c:	4313      	orrs	r3, r2
 800450e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004510:	7bfb      	ldrb	r3, [r7, #15]
}
 8004512:	4618      	mov	r0, r3
 8004514:	3710      	adds	r7, #16
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	40021000 	.word	0x40021000
 8004520:	07ff800f 	.word	0x07ff800f
 8004524:	ff9f800f 	.word	0xff9f800f
 8004528:	f9ff800f 	.word	0xf9ff800f

0800452c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004536:	2300      	movs	r3, #0
 8004538:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800453a:	4b72      	ldr	r3, [pc, #456]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00e      	beq.n	8004564 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004546:	4b6f      	ldr	r3, [pc, #444]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	f003 0203 	and.w	r2, r3, #3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	429a      	cmp	r2, r3
 8004554:	d103      	bne.n	800455e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
       ||
 800455a:	2b00      	cmp	r3, #0
 800455c:	d142      	bne.n	80045e4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	73fb      	strb	r3, [r7, #15]
 8004562:	e03f      	b.n	80045e4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b03      	cmp	r3, #3
 800456a:	d018      	beq.n	800459e <RCCEx_PLLSAI2_Config+0x72>
 800456c:	2b03      	cmp	r3, #3
 800456e:	d825      	bhi.n	80045bc <RCCEx_PLLSAI2_Config+0x90>
 8004570:	2b01      	cmp	r3, #1
 8004572:	d002      	beq.n	800457a <RCCEx_PLLSAI2_Config+0x4e>
 8004574:	2b02      	cmp	r3, #2
 8004576:	d009      	beq.n	800458c <RCCEx_PLLSAI2_Config+0x60>
 8004578:	e020      	b.n	80045bc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800457a:	4b62      	ldr	r3, [pc, #392]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d11d      	bne.n	80045c2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800458a:	e01a      	b.n	80045c2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800458c:	4b5d      	ldr	r3, [pc, #372]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004594:	2b00      	cmp	r3, #0
 8004596:	d116      	bne.n	80045c6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800459c:	e013      	b.n	80045c6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800459e:	4b59      	ldr	r3, [pc, #356]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10f      	bne.n	80045ca <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045aa:	4b56      	ldr	r3, [pc, #344]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d109      	bne.n	80045ca <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045ba:	e006      	b.n	80045ca <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
      break;
 80045c0:	e004      	b.n	80045cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045c2:	bf00      	nop
 80045c4:	e002      	b.n	80045cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045c6:	bf00      	nop
 80045c8:	e000      	b.n	80045cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d108      	bne.n	80045e4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80045d2:	4b4c      	ldr	r3, [pc, #304]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f023 0203 	bic.w	r2, r3, #3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4949      	ldr	r1, [pc, #292]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	f040 8086 	bne.w	80046f8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045ec:	4b45      	ldr	r3, [pc, #276]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a44      	ldr	r2, [pc, #272]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f8:	f7fc ff3c 	bl	8001474 <HAL_GetTick>
 80045fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045fe:	e009      	b.n	8004614 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004600:	f7fc ff38 	bl	8001474 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b02      	cmp	r3, #2
 800460c:	d902      	bls.n	8004614 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	73fb      	strb	r3, [r7, #15]
        break;
 8004612:	e005      	b.n	8004620 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004614:	4b3b      	ldr	r3, [pc, #236]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1ef      	bne.n	8004600 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d168      	bne.n	80046f8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d113      	bne.n	8004654 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800462c:	4b35      	ldr	r3, [pc, #212]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 800462e:	695a      	ldr	r2, [r3, #20]
 8004630:	4b35      	ldr	r3, [pc, #212]	; (8004708 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004632:	4013      	ands	r3, r2
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6892      	ldr	r2, [r2, #8]
 8004638:	0211      	lsls	r1, r2, #8
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	68d2      	ldr	r2, [r2, #12]
 800463e:	06d2      	lsls	r2, r2, #27
 8004640:	4311      	orrs	r1, r2
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	6852      	ldr	r2, [r2, #4]
 8004646:	3a01      	subs	r2, #1
 8004648:	0112      	lsls	r2, r2, #4
 800464a:	430a      	orrs	r2, r1
 800464c:	492d      	ldr	r1, [pc, #180]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 800464e:	4313      	orrs	r3, r2
 8004650:	614b      	str	r3, [r1, #20]
 8004652:	e02d      	b.n	80046b0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d115      	bne.n	8004686 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800465a:	4b2a      	ldr	r3, [pc, #168]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 800465c:	695a      	ldr	r2, [r3, #20]
 800465e:	4b2b      	ldr	r3, [pc, #172]	; (800470c <RCCEx_PLLSAI2_Config+0x1e0>)
 8004660:	4013      	ands	r3, r2
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	6892      	ldr	r2, [r2, #8]
 8004666:	0211      	lsls	r1, r2, #8
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6912      	ldr	r2, [r2, #16]
 800466c:	0852      	lsrs	r2, r2, #1
 800466e:	3a01      	subs	r2, #1
 8004670:	0552      	lsls	r2, r2, #21
 8004672:	4311      	orrs	r1, r2
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	6852      	ldr	r2, [r2, #4]
 8004678:	3a01      	subs	r2, #1
 800467a:	0112      	lsls	r2, r2, #4
 800467c:	430a      	orrs	r2, r1
 800467e:	4921      	ldr	r1, [pc, #132]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004680:	4313      	orrs	r3, r2
 8004682:	614b      	str	r3, [r1, #20]
 8004684:	e014      	b.n	80046b0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004686:	4b1f      	ldr	r3, [pc, #124]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004688:	695a      	ldr	r2, [r3, #20]
 800468a:	4b21      	ldr	r3, [pc, #132]	; (8004710 <RCCEx_PLLSAI2_Config+0x1e4>)
 800468c:	4013      	ands	r3, r2
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	6892      	ldr	r2, [r2, #8]
 8004692:	0211      	lsls	r1, r2, #8
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6952      	ldr	r2, [r2, #20]
 8004698:	0852      	lsrs	r2, r2, #1
 800469a:	3a01      	subs	r2, #1
 800469c:	0652      	lsls	r2, r2, #25
 800469e:	4311      	orrs	r1, r2
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	6852      	ldr	r2, [r2, #4]
 80046a4:	3a01      	subs	r2, #1
 80046a6:	0112      	lsls	r2, r2, #4
 80046a8:	430a      	orrs	r2, r1
 80046aa:	4916      	ldr	r1, [pc, #88]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046b0:	4b14      	ldr	r3, [pc, #80]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a13      	ldr	r2, [pc, #76]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046bc:	f7fc feda 	bl	8001474 <HAL_GetTick>
 80046c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046c2:	e009      	b.n	80046d8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046c4:	f7fc fed6 	bl	8001474 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d902      	bls.n	80046d8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	73fb      	strb	r3, [r7, #15]
          break;
 80046d6:	e005      	b.n	80046e4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046d8:	4b0a      	ldr	r3, [pc, #40]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0ef      	beq.n	80046c4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046ea:	4b06      	ldr	r3, [pc, #24]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	4904      	ldr	r1, [pc, #16]	; (8004704 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3710      	adds	r7, #16
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000
 8004708:	07ff800f 	.word	0x07ff800f
 800470c:	ff9f800f 	.word	0xff9f800f
 8004710:	f9ff800f 	.word	0xf9ff800f

08004714 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e049      	b.n	80047ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d106      	bne.n	8004740 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7fc fcbc 	bl	80010b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3304      	adds	r3, #4
 8004750:	4619      	mov	r1, r3
 8004752:	4610      	mov	r0, r2
 8004754:	f000 faa0 	bl	8004c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
	...

080047c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d001      	beq.n	80047dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e047      	b.n	800486c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a23      	ldr	r2, [pc, #140]	; (8004878 <HAL_TIM_Base_Start+0xb4>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d01d      	beq.n	800482a <HAL_TIM_Base_Start+0x66>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f6:	d018      	beq.n	800482a <HAL_TIM_Base_Start+0x66>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a1f      	ldr	r2, [pc, #124]	; (800487c <HAL_TIM_Base_Start+0xb8>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d013      	beq.n	800482a <HAL_TIM_Base_Start+0x66>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a1e      	ldr	r2, [pc, #120]	; (8004880 <HAL_TIM_Base_Start+0xbc>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d00e      	beq.n	800482a <HAL_TIM_Base_Start+0x66>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a1c      	ldr	r2, [pc, #112]	; (8004884 <HAL_TIM_Base_Start+0xc0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d009      	beq.n	800482a <HAL_TIM_Base_Start+0x66>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a1b      	ldr	r2, [pc, #108]	; (8004888 <HAL_TIM_Base_Start+0xc4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d004      	beq.n	800482a <HAL_TIM_Base_Start+0x66>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a19      	ldr	r2, [pc, #100]	; (800488c <HAL_TIM_Base_Start+0xc8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d115      	bne.n	8004856 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689a      	ldr	r2, [r3, #8]
 8004830:	4b17      	ldr	r3, [pc, #92]	; (8004890 <HAL_TIM_Base_Start+0xcc>)
 8004832:	4013      	ands	r3, r2
 8004834:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2b06      	cmp	r3, #6
 800483a:	d015      	beq.n	8004868 <HAL_TIM_Base_Start+0xa4>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004842:	d011      	beq.n	8004868 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f042 0201 	orr.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004854:	e008      	b.n	8004868 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 0201 	orr.w	r2, r2, #1
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	e000      	b.n	800486a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004868:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3714      	adds	r7, #20
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	40012c00 	.word	0x40012c00
 800487c:	40000400 	.word	0x40000400
 8004880:	40000800 	.word	0x40000800
 8004884:	40000c00 	.word	0x40000c00
 8004888:	40013400 	.word	0x40013400
 800488c:	40014000 	.word	0x40014000
 8004890:	00010007 	.word	0x00010007

08004894 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d020      	beq.n	80048f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d01b      	beq.n	80048f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f06f 0202 	mvn.w	r2, #2
 80048c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	f003 0303 	and.w	r3, r3, #3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 f9bc 	bl	8004c5c <HAL_TIM_IC_CaptureCallback>
 80048e4:	e005      	b.n	80048f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f9ae 	bl	8004c48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 f9bf 	bl	8004c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f003 0304 	and.w	r3, r3, #4
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d020      	beq.n	8004944 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d01b      	beq.n	8004944 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f06f 0204 	mvn.w	r2, #4
 8004914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2202      	movs	r2, #2
 800491a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 f996 	bl	8004c5c <HAL_TIM_IC_CaptureCallback>
 8004930:	e005      	b.n	800493e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f988 	bl	8004c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f999 	bl	8004c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d020      	beq.n	8004990 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f003 0308 	and.w	r3, r3, #8
 8004954:	2b00      	cmp	r3, #0
 8004956:	d01b      	beq.n	8004990 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f06f 0208 	mvn.w	r2, #8
 8004960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2204      	movs	r2, #4
 8004966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	f003 0303 	and.w	r3, r3, #3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f970 	bl	8004c5c <HAL_TIM_IC_CaptureCallback>
 800497c:	e005      	b.n	800498a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f962 	bl	8004c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 f973 	bl	8004c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 0310 	and.w	r3, r3, #16
 8004996:	2b00      	cmp	r3, #0
 8004998:	d020      	beq.n	80049dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f003 0310 	and.w	r3, r3, #16
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d01b      	beq.n	80049dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0210 	mvn.w	r2, #16
 80049ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2208      	movs	r2, #8
 80049b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f94a 	bl	8004c5c <HAL_TIM_IC_CaptureCallback>
 80049c8:	e005      	b.n	80049d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f93c 	bl	8004c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 f94d 	bl	8004c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00c      	beq.n	8004a00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d007      	beq.n	8004a00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f06f 0201 	mvn.w	r2, #1
 80049f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f91a 	bl	8004c34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d104      	bne.n	8004a14 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00c      	beq.n	8004a2e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d007      	beq.n	8004a2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8004a26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fb07 	bl	800503c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00c      	beq.n	8004a52 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d007      	beq.n	8004a52 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 faff 	bl	8005050 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00c      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d007      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f907 	bl	8004c84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f003 0320 	and.w	r3, r3, #32
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00c      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f003 0320 	and.w	r3, r3, #32
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d007      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f06f 0220 	mvn.w	r2, #32
 8004a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 fac7 	bl	8005028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a9a:	bf00      	nop
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b084      	sub	sp, #16
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
 8004aaa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d101      	bne.n	8004abe <HAL_TIM_ConfigClockSource+0x1c>
 8004aba:	2302      	movs	r3, #2
 8004abc:	e0b6      	b.n	8004c2c <HAL_TIM_ConfigClockSource+0x18a>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2202      	movs	r2, #2
 8004aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004adc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ae0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ae8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004afa:	d03e      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0xd8>
 8004afc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b00:	f200 8087 	bhi.w	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b08:	f000 8086 	beq.w	8004c18 <HAL_TIM_ConfigClockSource+0x176>
 8004b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b10:	d87f      	bhi.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b12:	2b70      	cmp	r3, #112	; 0x70
 8004b14:	d01a      	beq.n	8004b4c <HAL_TIM_ConfigClockSource+0xaa>
 8004b16:	2b70      	cmp	r3, #112	; 0x70
 8004b18:	d87b      	bhi.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b1a:	2b60      	cmp	r3, #96	; 0x60
 8004b1c:	d050      	beq.n	8004bc0 <HAL_TIM_ConfigClockSource+0x11e>
 8004b1e:	2b60      	cmp	r3, #96	; 0x60
 8004b20:	d877      	bhi.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b22:	2b50      	cmp	r3, #80	; 0x50
 8004b24:	d03c      	beq.n	8004ba0 <HAL_TIM_ConfigClockSource+0xfe>
 8004b26:	2b50      	cmp	r3, #80	; 0x50
 8004b28:	d873      	bhi.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b2a:	2b40      	cmp	r3, #64	; 0x40
 8004b2c:	d058      	beq.n	8004be0 <HAL_TIM_ConfigClockSource+0x13e>
 8004b2e:	2b40      	cmp	r3, #64	; 0x40
 8004b30:	d86f      	bhi.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b32:	2b30      	cmp	r3, #48	; 0x30
 8004b34:	d064      	beq.n	8004c00 <HAL_TIM_ConfigClockSource+0x15e>
 8004b36:	2b30      	cmp	r3, #48	; 0x30
 8004b38:	d86b      	bhi.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b3a:	2b20      	cmp	r3, #32
 8004b3c:	d060      	beq.n	8004c00 <HAL_TIM_ConfigClockSource+0x15e>
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d867      	bhi.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d05c      	beq.n	8004c00 <HAL_TIM_ConfigClockSource+0x15e>
 8004b46:	2b10      	cmp	r3, #16
 8004b48:	d05a      	beq.n	8004c00 <HAL_TIM_ConfigClockSource+0x15e>
 8004b4a:	e062      	b.n	8004c12 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b5c:	f000 f9bc 	bl	8004ed8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b6e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	609a      	str	r2, [r3, #8]
      break;
 8004b78:	e04f      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b8a:	f000 f9a5 	bl	8004ed8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b9c:	609a      	str	r2, [r3, #8]
      break;
 8004b9e:	e03c      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bac:	461a      	mov	r2, r3
 8004bae:	f000 f919 	bl	8004de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2150      	movs	r1, #80	; 0x50
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 f972 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004bbe:	e02c      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bcc:	461a      	mov	r2, r3
 8004bce:	f000 f938 	bl	8004e42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2160      	movs	r1, #96	; 0x60
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f000 f962 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004bde:	e01c      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bec:	461a      	mov	r2, r3
 8004bee:	f000 f8f9 	bl	8004de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2140      	movs	r1, #64	; 0x40
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f000 f952 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004bfe:	e00c      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4610      	mov	r0, r2
 8004c0c:	f000 f949 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004c10:	e003      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	73fb      	strb	r3, [r7, #15]
      break;
 8004c16:	e000      	b.n	8004c1a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004c18:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a46      	ldr	r2, [pc, #280]	; (8004dc4 <TIM_Base_SetConfig+0x12c>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d013      	beq.n	8004cd8 <TIM_Base_SetConfig+0x40>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb6:	d00f      	beq.n	8004cd8 <TIM_Base_SetConfig+0x40>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a43      	ldr	r2, [pc, #268]	; (8004dc8 <TIM_Base_SetConfig+0x130>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d00b      	beq.n	8004cd8 <TIM_Base_SetConfig+0x40>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a42      	ldr	r2, [pc, #264]	; (8004dcc <TIM_Base_SetConfig+0x134>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d007      	beq.n	8004cd8 <TIM_Base_SetConfig+0x40>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a41      	ldr	r2, [pc, #260]	; (8004dd0 <TIM_Base_SetConfig+0x138>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d003      	beq.n	8004cd8 <TIM_Base_SetConfig+0x40>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a40      	ldr	r2, [pc, #256]	; (8004dd4 <TIM_Base_SetConfig+0x13c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d108      	bne.n	8004cea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a35      	ldr	r2, [pc, #212]	; (8004dc4 <TIM_Base_SetConfig+0x12c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d01f      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf8:	d01b      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a32      	ldr	r2, [pc, #200]	; (8004dc8 <TIM_Base_SetConfig+0x130>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d017      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a31      	ldr	r2, [pc, #196]	; (8004dcc <TIM_Base_SetConfig+0x134>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d013      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a30      	ldr	r2, [pc, #192]	; (8004dd0 <TIM_Base_SetConfig+0x138>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d00f      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a2f      	ldr	r2, [pc, #188]	; (8004dd4 <TIM_Base_SetConfig+0x13c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d00b      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a2e      	ldr	r2, [pc, #184]	; (8004dd8 <TIM_Base_SetConfig+0x140>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d007      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a2d      	ldr	r2, [pc, #180]	; (8004ddc <TIM_Base_SetConfig+0x144>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d003      	beq.n	8004d32 <TIM_Base_SetConfig+0x9a>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a2c      	ldr	r2, [pc, #176]	; (8004de0 <TIM_Base_SetConfig+0x148>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d108      	bne.n	8004d44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a16      	ldr	r2, [pc, #88]	; (8004dc4 <TIM_Base_SetConfig+0x12c>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00f      	beq.n	8004d90 <TIM_Base_SetConfig+0xf8>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a18      	ldr	r2, [pc, #96]	; (8004dd4 <TIM_Base_SetConfig+0x13c>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d00b      	beq.n	8004d90 <TIM_Base_SetConfig+0xf8>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a17      	ldr	r2, [pc, #92]	; (8004dd8 <TIM_Base_SetConfig+0x140>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d007      	beq.n	8004d90 <TIM_Base_SetConfig+0xf8>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a16      	ldr	r2, [pc, #88]	; (8004ddc <TIM_Base_SetConfig+0x144>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d003      	beq.n	8004d90 <TIM_Base_SetConfig+0xf8>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a15      	ldr	r2, [pc, #84]	; (8004de0 <TIM_Base_SetConfig+0x148>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d103      	bne.n	8004d98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	691a      	ldr	r2, [r3, #16]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d105      	bne.n	8004db6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f023 0201 	bic.w	r2, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	611a      	str	r2, [r3, #16]
  }
}
 8004db6:	bf00      	nop
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40012c00 	.word	0x40012c00
 8004dc8:	40000400 	.word	0x40000400
 8004dcc:	40000800 	.word	0x40000800
 8004dd0:	40000c00 	.word	0x40000c00
 8004dd4:	40013400 	.word	0x40013400
 8004dd8:	40014000 	.word	0x40014000
 8004ddc:	40014400 	.word	0x40014400
 8004de0:	40014800 	.word	0x40014800

08004de4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6a1b      	ldr	r3, [r3, #32]
 8004dfa:	f023 0201 	bic.w	r2, r3, #1
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f023 030a 	bic.w	r3, r3, #10
 8004e20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	621a      	str	r2, [r3, #32]
}
 8004e36:	bf00      	nop
 8004e38:	371c      	adds	r7, #28
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b087      	sub	sp, #28
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	60f8      	str	r0, [r7, #12]
 8004e4a:	60b9      	str	r1, [r7, #8]
 8004e4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	f023 0210 	bic.w	r2, r3, #16
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	031b      	lsls	r3, r3, #12
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	621a      	str	r2, [r3, #32]
}
 8004e96:	bf00      	nop
 8004e98:	371c      	adds	r7, #28
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr

08004ea2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ea2:	b480      	push	{r7}
 8004ea4:	b085      	sub	sp, #20
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
 8004eaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f043 0307 	orr.w	r3, r3, #7
 8004ec4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	609a      	str	r2, [r3, #8]
}
 8004ecc:	bf00      	nop
 8004ece:	3714      	adds	r7, #20
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
 8004ee4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	021a      	lsls	r2, r3, #8
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	431a      	orrs	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	609a      	str	r2, [r3, #8]
}
 8004f0c:	bf00      	nop
 8004f0e:	371c      	adds	r7, #28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e068      	b.n	8005002 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a2e      	ldr	r2, [pc, #184]	; (8005010 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d004      	beq.n	8004f64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a2d      	ldr	r2, [pc, #180]	; (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d108      	bne.n	8004f76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004f6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a1e      	ldr	r2, [pc, #120]	; (8005010 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d01d      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa2:	d018      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a1b      	ldr	r2, [pc, #108]	; (8005018 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d013      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a1a      	ldr	r2, [pc, #104]	; (800501c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d00e      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a18      	ldr	r2, [pc, #96]	; (8005020 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d009      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a13      	ldr	r2, [pc, #76]	; (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d004      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a14      	ldr	r2, [pc, #80]	; (8005024 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d10c      	bne.n	8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	68ba      	ldr	r2, [r7, #8]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3714      	adds	r7, #20
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40012c00 	.word	0x40012c00
 8005014:	40013400 	.word	0x40013400
 8005018:	40000400 	.word	0x40000400
 800501c:	40000800 	.word	0x40000800
 8005020:	40000c00 	.word	0x40000c00
 8005024:	40014000 	.word	0x40014000

08005028 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <arm_rfft_32_fast_init_f32>:
 8005064:	b178      	cbz	r0, 8005086 <arm_rfft_32_fast_init_f32+0x22>
 8005066:	b430      	push	{r4, r5}
 8005068:	4908      	ldr	r1, [pc, #32]	; (800508c <arm_rfft_32_fast_init_f32+0x28>)
 800506a:	4a09      	ldr	r2, [pc, #36]	; (8005090 <arm_rfft_32_fast_init_f32+0x2c>)
 800506c:	2310      	movs	r3, #16
 800506e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005072:	8003      	strh	r3, [r0, #0]
 8005074:	2520      	movs	r5, #32
 8005076:	2414      	movs	r4, #20
 8005078:	4b06      	ldr	r3, [pc, #24]	; (8005094 <arm_rfft_32_fast_init_f32+0x30>)
 800507a:	8205      	strh	r5, [r0, #16]
 800507c:	8184      	strh	r4, [r0, #12]
 800507e:	6143      	str	r3, [r0, #20]
 8005080:	bc30      	pop	{r4, r5}
 8005082:	2000      	movs	r0, #0
 8005084:	4770      	bx	lr
 8005086:	f04f 30ff 	mov.w	r0, #4294967295
 800508a:	4770      	bx	lr
 800508c:	08008264 	.word	0x08008264
 8005090:	0800d3a0 	.word	0x0800d3a0
 8005094:	08016120 	.word	0x08016120

08005098 <arm_rfft_64_fast_init_f32>:
 8005098:	b178      	cbz	r0, 80050ba <arm_rfft_64_fast_init_f32+0x22>
 800509a:	b430      	push	{r4, r5}
 800509c:	4908      	ldr	r1, [pc, #32]	; (80050c0 <arm_rfft_64_fast_init_f32+0x28>)
 800509e:	4a09      	ldr	r2, [pc, #36]	; (80050c4 <arm_rfft_64_fast_init_f32+0x2c>)
 80050a0:	2320      	movs	r3, #32
 80050a2:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80050a6:	8003      	strh	r3, [r0, #0]
 80050a8:	2540      	movs	r5, #64	; 0x40
 80050aa:	2430      	movs	r4, #48	; 0x30
 80050ac:	4b06      	ldr	r3, [pc, #24]	; (80050c8 <arm_rfft_64_fast_init_f32+0x30>)
 80050ae:	8205      	strh	r5, [r0, #16]
 80050b0:	8184      	strh	r4, [r0, #12]
 80050b2:	6143      	str	r3, [r0, #20]
 80050b4:	bc30      	pop	{r4, r5}
 80050b6:	2000      	movs	r0, #0
 80050b8:	4770      	bx	lr
 80050ba:	f04f 30ff 	mov.w	r0, #4294967295
 80050be:	4770      	bx	lr
 80050c0:	0800a3bc 	.word	0x0800a3bc
 80050c4:	08011c20 	.word	0x08011c20
 80050c8:	0801a9a0 	.word	0x0801a9a0

080050cc <arm_rfft_256_fast_init_f32>:
 80050cc:	b180      	cbz	r0, 80050f0 <arm_rfft_256_fast_init_f32+0x24>
 80050ce:	b430      	push	{r4, r5}
 80050d0:	4909      	ldr	r1, [pc, #36]	; (80050f8 <arm_rfft_256_fast_init_f32+0x2c>)
 80050d2:	4a0a      	ldr	r2, [pc, #40]	; (80050fc <arm_rfft_256_fast_init_f32+0x30>)
 80050d4:	2380      	movs	r3, #128	; 0x80
 80050d6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80050da:	8003      	strh	r3, [r0, #0]
 80050dc:	f44f 7580 	mov.w	r5, #256	; 0x100
 80050e0:	24d0      	movs	r4, #208	; 0xd0
 80050e2:	4b07      	ldr	r3, [pc, #28]	; (8005100 <arm_rfft_256_fast_init_f32+0x34>)
 80050e4:	8205      	strh	r5, [r0, #16]
 80050e6:	8184      	strh	r4, [r0, #12]
 80050e8:	6143      	str	r3, [r0, #20]
 80050ea:	bc30      	pop	{r4, r5}
 80050ec:	2000      	movs	r0, #0
 80050ee:	4770      	bx	lr
 80050f0:	f04f 30ff 	mov.w	r0, #4294967295
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	080080c4 	.word	0x080080c4
 80050fc:	0800cfa0 	.word	0x0800cfa0
 8005100:	08015d20 	.word	0x08015d20

08005104 <arm_rfft_512_fast_init_f32>:
 8005104:	b190      	cbz	r0, 800512c <arm_rfft_512_fast_init_f32+0x28>
 8005106:	b430      	push	{r4, r5}
 8005108:	490a      	ldr	r1, [pc, #40]	; (8005134 <arm_rfft_512_fast_init_f32+0x30>)
 800510a:	4a0b      	ldr	r2, [pc, #44]	; (8005138 <arm_rfft_512_fast_init_f32+0x34>)
 800510c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005110:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005114:	8003      	strh	r3, [r0, #0]
 8005116:	f44f 7500 	mov.w	r5, #512	; 0x200
 800511a:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800511e:	4b07      	ldr	r3, [pc, #28]	; (800513c <arm_rfft_512_fast_init_f32+0x38>)
 8005120:	8205      	strh	r5, [r0, #16]
 8005122:	8184      	strh	r4, [r0, #12]
 8005124:	6143      	str	r3, [r0, #20]
 8005126:	bc30      	pop	{r4, r5}
 8005128:	2000      	movs	r0, #0
 800512a:	4770      	bx	lr
 800512c:	f04f 30ff 	mov.w	r0, #4294967295
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	0800a04c 	.word	0x0800a04c
 8005138:	08011420 	.word	0x08011420
 800513c:	0801a1a0 	.word	0x0801a1a0

08005140 <arm_rfft_1024_fast_init_f32>:
 8005140:	b190      	cbz	r0, 8005168 <arm_rfft_1024_fast_init_f32+0x28>
 8005142:	b430      	push	{r4, r5}
 8005144:	490a      	ldr	r1, [pc, #40]	; (8005170 <arm_rfft_1024_fast_init_f32+0x30>)
 8005146:	4a0b      	ldr	r2, [pc, #44]	; (8005174 <arm_rfft_1024_fast_init_f32+0x34>)
 8005148:	f44f 7300 	mov.w	r3, #512	; 0x200
 800514c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005150:	8003      	strh	r3, [r0, #0]
 8005152:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8005156:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800515a:	4b07      	ldr	r3, [pc, #28]	; (8005178 <arm_rfft_1024_fast_init_f32+0x38>)
 800515c:	8205      	strh	r5, [r0, #16]
 800515e:	8184      	strh	r4, [r0, #12]
 8005160:	6143      	str	r3, [r0, #20]
 8005162:	bc30      	pop	{r4, r5}
 8005164:	2000      	movs	r0, #0
 8005166:	4770      	bx	lr
 8005168:	f04f 30ff 	mov.w	r0, #4294967295
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	0800a41c 	.word	0x0800a41c
 8005174:	08011d20 	.word	0x08011d20
 8005178:	08012d20 	.word	0x08012d20

0800517c <arm_rfft_2048_fast_init_f32>:
 800517c:	b190      	cbz	r0, 80051a4 <arm_rfft_2048_fast_init_f32+0x28>
 800517e:	b430      	push	{r4, r5}
 8005180:	490a      	ldr	r1, [pc, #40]	; (80051ac <arm_rfft_2048_fast_init_f32+0x30>)
 8005182:	4a0b      	ldr	r2, [pc, #44]	; (80051b0 <arm_rfft_2048_fast_init_f32+0x34>)
 8005184:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005188:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800518c:	8003      	strh	r3, [r0, #0]
 800518e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8005192:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8005196:	4b07      	ldr	r3, [pc, #28]	; (80051b4 <arm_rfft_2048_fast_init_f32+0x38>)
 8005198:	8205      	strh	r5, [r0, #16]
 800519a:	8184      	strh	r4, [r0, #12]
 800519c:	6143      	str	r3, [r0, #20]
 800519e:	bc30      	pop	{r4, r5}
 80051a0:	2000      	movs	r0, #0
 80051a2:	4770      	bx	lr
 80051a4:	f04f 30ff 	mov.w	r0, #4294967295
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	080072b4 	.word	0x080072b4
 80051b0:	0800afa0 	.word	0x0800afa0
 80051b4:	08013d20 	.word	0x08013d20

080051b8 <arm_rfft_4096_fast_init_f32>:
 80051b8:	b190      	cbz	r0, 80051e0 <arm_rfft_4096_fast_init_f32+0x28>
 80051ba:	b430      	push	{r4, r5}
 80051bc:	490a      	ldr	r1, [pc, #40]	; (80051e8 <arm_rfft_4096_fast_init_f32+0x30>)
 80051be:	4a0b      	ldr	r2, [pc, #44]	; (80051ec <arm_rfft_4096_fast_init_f32+0x34>)
 80051c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051c4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80051c8:	8003      	strh	r3, [r0, #0]
 80051ca:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80051ce:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 80051d2:	4b07      	ldr	r3, [pc, #28]	; (80051f0 <arm_rfft_4096_fast_init_f32+0x38>)
 80051d4:	8205      	strh	r5, [r0, #16]
 80051d6:	8184      	strh	r4, [r0, #12]
 80051d8:	6143      	str	r3, [r0, #20]
 80051da:	bc30      	pop	{r4, r5}
 80051dc:	2000      	movs	r0, #0
 80051de:	4770      	bx	lr
 80051e0:	f04f 30ff 	mov.w	r0, #4294967295
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	0800828c 	.word	0x0800828c
 80051ec:	0800d420 	.word	0x0800d420
 80051f0:	080161a0 	.word	0x080161a0

080051f4 <arm_rfft_fast_init_f32>:
 80051f4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80051f8:	d01f      	beq.n	800523a <arm_rfft_fast_init_f32+0x46>
 80051fa:	d90b      	bls.n	8005214 <arm_rfft_fast_init_f32+0x20>
 80051fc:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8005200:	d019      	beq.n	8005236 <arm_rfft_fast_init_f32+0x42>
 8005202:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005206:	d012      	beq.n	800522e <arm_rfft_fast_init_f32+0x3a>
 8005208:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800520c:	d00d      	beq.n	800522a <arm_rfft_fast_init_f32+0x36>
 800520e:	f04f 30ff 	mov.w	r0, #4294967295
 8005212:	4770      	bx	lr
 8005214:	2940      	cmp	r1, #64	; 0x40
 8005216:	d00c      	beq.n	8005232 <arm_rfft_fast_init_f32+0x3e>
 8005218:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800521c:	d003      	beq.n	8005226 <arm_rfft_fast_init_f32+0x32>
 800521e:	2920      	cmp	r1, #32
 8005220:	d1f5      	bne.n	800520e <arm_rfft_fast_init_f32+0x1a>
 8005222:	4b07      	ldr	r3, [pc, #28]	; (8005240 <arm_rfft_fast_init_f32+0x4c>)
 8005224:	4718      	bx	r3
 8005226:	4b07      	ldr	r3, [pc, #28]	; (8005244 <arm_rfft_fast_init_f32+0x50>)
 8005228:	4718      	bx	r3
 800522a:	4b07      	ldr	r3, [pc, #28]	; (8005248 <arm_rfft_fast_init_f32+0x54>)
 800522c:	4718      	bx	r3
 800522e:	4b07      	ldr	r3, [pc, #28]	; (800524c <arm_rfft_fast_init_f32+0x58>)
 8005230:	4718      	bx	r3
 8005232:	4b07      	ldr	r3, [pc, #28]	; (8005250 <arm_rfft_fast_init_f32+0x5c>)
 8005234:	e7f6      	b.n	8005224 <arm_rfft_fast_init_f32+0x30>
 8005236:	4b07      	ldr	r3, [pc, #28]	; (8005254 <arm_rfft_fast_init_f32+0x60>)
 8005238:	e7f4      	b.n	8005224 <arm_rfft_fast_init_f32+0x30>
 800523a:	4b07      	ldr	r3, [pc, #28]	; (8005258 <arm_rfft_fast_init_f32+0x64>)
 800523c:	e7f2      	b.n	8005224 <arm_rfft_fast_init_f32+0x30>
 800523e:	bf00      	nop
 8005240:	08005065 	.word	0x08005065
 8005244:	080050cd 	.word	0x080050cd
 8005248:	08005141 	.word	0x08005141
 800524c:	080051b9 	.word	0x080051b9
 8005250:	08005099 	.word	0x08005099
 8005254:	0800517d 	.word	0x0800517d
 8005258:	08005105 	.word	0x08005105

0800525c <stage_rfft_f32>:
 800525c:	b410      	push	{r4}
 800525e:	edd1 7a00 	vldr	s15, [r1]
 8005262:	ed91 7a01 	vldr	s14, [r1, #4]
 8005266:	8804      	ldrh	r4, [r0, #0]
 8005268:	6940      	ldr	r0, [r0, #20]
 800526a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800526e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005272:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8005276:	ee77 6a87 	vadd.f32	s13, s15, s14
 800527a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800527e:	3c01      	subs	r4, #1
 8005280:	ee26 7a84 	vmul.f32	s14, s13, s8
 8005284:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005288:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800528c:	ed82 7a00 	vstr	s14, [r2]
 8005290:	edc2 7a01 	vstr	s15, [r2, #4]
 8005294:	3010      	adds	r0, #16
 8005296:	3210      	adds	r2, #16
 8005298:	3b08      	subs	r3, #8
 800529a:	3110      	adds	r1, #16
 800529c:	ed11 5a02 	vldr	s10, [r1, #-8]
 80052a0:	ed93 7a02 	vldr	s14, [r3, #8]
 80052a4:	ed50 6a02 	vldr	s13, [r0, #-8]
 80052a8:	edd3 4a03 	vldr	s9, [r3, #12]
 80052ac:	ed51 7a01 	vldr	s15, [r1, #-4]
 80052b0:	ed10 6a01 	vldr	s12, [r0, #-4]
 80052b4:	ee77 5a45 	vsub.f32	s11, s14, s10
 80052b8:	ee37 7a05 	vadd.f32	s14, s14, s10
 80052bc:	ee66 3aa5 	vmul.f32	s7, s13, s11
 80052c0:	ee34 5aa7 	vadd.f32	s10, s9, s15
 80052c4:	ee66 5a25 	vmul.f32	s11, s12, s11
 80052c8:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80052cc:	ee37 7a23 	vadd.f32	s14, s14, s7
 80052d0:	ee66 6a85 	vmul.f32	s13, s13, s10
 80052d4:	ee26 6a05 	vmul.f32	s12, s12, s10
 80052d8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80052dc:	ee37 7a06 	vadd.f32	s14, s14, s12
 80052e0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80052e4:	ee27 7a04 	vmul.f32	s14, s14, s8
 80052e8:	ee67 7a84 	vmul.f32	s15, s15, s8
 80052ec:	3c01      	subs	r4, #1
 80052ee:	ed02 7a02 	vstr	s14, [r2, #-8]
 80052f2:	ed42 7a01 	vstr	s15, [r2, #-4]
 80052f6:	f1a3 0308 	sub.w	r3, r3, #8
 80052fa:	f101 0108 	add.w	r1, r1, #8
 80052fe:	f100 0008 	add.w	r0, r0, #8
 8005302:	f102 0208 	add.w	r2, r2, #8
 8005306:	d1c9      	bne.n	800529c <stage_rfft_f32+0x40>
 8005308:	f85d 4b04 	ldr.w	r4, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop

08005310 <merge_rfft_f32>:
 8005310:	b410      	push	{r4}
 8005312:	edd1 7a00 	vldr	s15, [r1]
 8005316:	edd1 6a01 	vldr	s13, [r1, #4]
 800531a:	8804      	ldrh	r4, [r0, #0]
 800531c:	6940      	ldr	r0, [r0, #20]
 800531e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005322:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005326:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800532a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800532e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005332:	3c01      	subs	r4, #1
 8005334:	ed82 7a00 	vstr	s14, [r2]
 8005338:	edc2 7a01 	vstr	s15, [r2, #4]
 800533c:	b3dc      	cbz	r4, 80053b6 <merge_rfft_f32+0xa6>
 800533e:	00e3      	lsls	r3, r4, #3
 8005340:	3b08      	subs	r3, #8
 8005342:	440b      	add	r3, r1
 8005344:	3010      	adds	r0, #16
 8005346:	3210      	adds	r2, #16
 8005348:	3110      	adds	r1, #16
 800534a:	ed11 5a02 	vldr	s10, [r1, #-8]
 800534e:	ed93 7a02 	vldr	s14, [r3, #8]
 8005352:	ed50 6a02 	vldr	s13, [r0, #-8]
 8005356:	edd3 4a03 	vldr	s9, [r3, #12]
 800535a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800535e:	ed10 6a01 	vldr	s12, [r0, #-4]
 8005362:	ee75 5a47 	vsub.f32	s11, s10, s14
 8005366:	ee37 7a05 	vadd.f32	s14, s14, s10
 800536a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800536e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8005372:	ee66 5a25 	vmul.f32	s11, s12, s11
 8005376:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800537a:	ee37 7a63 	vsub.f32	s14, s14, s7
 800537e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8005382:	ee26 6a05 	vmul.f32	s12, s12, s10
 8005386:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800538a:	ee37 7a46 	vsub.f32	s14, s14, s12
 800538e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005392:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005396:	ee67 7a84 	vmul.f32	s15, s15, s8
 800539a:	3c01      	subs	r4, #1
 800539c:	ed02 7a02 	vstr	s14, [r2, #-8]
 80053a0:	ed42 7a01 	vstr	s15, [r2, #-4]
 80053a4:	f1a3 0308 	sub.w	r3, r3, #8
 80053a8:	f101 0108 	add.w	r1, r1, #8
 80053ac:	f100 0008 	add.w	r0, r0, #8
 80053b0:	f102 0208 	add.w	r2, r2, #8
 80053b4:	d1c9      	bne.n	800534a <merge_rfft_f32+0x3a>
 80053b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <arm_rfft_fast_f32>:
 80053bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053c0:	8a05      	ldrh	r5, [r0, #16]
 80053c2:	086d      	lsrs	r5, r5, #1
 80053c4:	8005      	strh	r5, [r0, #0]
 80053c6:	4604      	mov	r4, r0
 80053c8:	4616      	mov	r6, r2
 80053ca:	461d      	mov	r5, r3
 80053cc:	b14b      	cbz	r3, 80053e2 <arm_rfft_fast_f32+0x26>
 80053ce:	f7ff ff9f 	bl	8005310 <merge_rfft_f32>
 80053d2:	462a      	mov	r2, r5
 80053d4:	4631      	mov	r1, r6
 80053d6:	4620      	mov	r0, r4
 80053d8:	2301      	movs	r3, #1
 80053da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053de:	f000 bb33 	b.w	8005a48 <arm_cfft_f32>
 80053e2:	460f      	mov	r7, r1
 80053e4:	461a      	mov	r2, r3
 80053e6:	2301      	movs	r3, #1
 80053e8:	f000 fb2e 	bl	8005a48 <arm_cfft_f32>
 80053ec:	4632      	mov	r2, r6
 80053ee:	4639      	mov	r1, r7
 80053f0:	4620      	mov	r0, r4
 80053f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053f6:	f7ff bf31 	b.w	800525c <stage_rfft_f32>
 80053fa:	bf00      	nop

080053fc <arm_cfft_radix8by2_f32>:
 80053fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005400:	ed2d 8b08 	vpush	{d8-d11}
 8005404:	4607      	mov	r7, r0
 8005406:	4608      	mov	r0, r1
 8005408:	f8b7 c000 	ldrh.w	ip, [r7]
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005412:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005416:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800541a:	f000 80b0 	beq.w	800557e <arm_cfft_radix8by2_f32+0x182>
 800541e:	008c      	lsls	r4, r1, #2
 8005420:	3410      	adds	r4, #16
 8005422:	f100 0310 	add.w	r3, r0, #16
 8005426:	1906      	adds	r6, r0, r4
 8005428:	3210      	adds	r2, #16
 800542a:	4444      	add	r4, r8
 800542c:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005430:	f108 0510 	add.w	r5, r8, #16
 8005434:	ed15 2a04 	vldr	s4, [r5, #-16]
 8005438:	ed55 2a03 	vldr	s5, [r5, #-12]
 800543c:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005440:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005444:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005448:	ed54 5a01 	vldr	s11, [r4, #-4]
 800544c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005450:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005454:	ed55 0a01 	vldr	s1, [r5, #-4]
 8005458:	ed56 6a04 	vldr	s13, [r6, #-16]
 800545c:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005460:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005464:	ed13 5a02 	vldr	s10, [r3, #-8]
 8005468:	ed53 7a01 	vldr	s15, [r3, #-4]
 800546c:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005470:	ed56 1a01 	vldr	s3, [r6, #-4]
 8005474:	ee73 ba82 	vadd.f32	s23, s7, s4
 8005478:	ee37 ba22 	vadd.f32	s22, s14, s5
 800547c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8005480:	ee33 9a04 	vadd.f32	s18, s6, s8
 8005484:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8005488:	ee75 aa00 	vadd.f32	s21, s10, s0
 800548c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8005490:	ee71 8a06 	vadd.f32	s17, s2, s12
 8005494:	ed43 ba04 	vstr	s23, [r3, #-16]
 8005498:	ed03 ba03 	vstr	s22, [r3, #-12]
 800549c:	ed43 aa02 	vstr	s21, [r3, #-8]
 80054a0:	ed03 aa01 	vstr	s20, [r3, #-4]
 80054a4:	ed06 8a01 	vstr	s16, [r6, #-4]
 80054a8:	ed46 9a04 	vstr	s19, [r6, #-16]
 80054ac:	ed06 9a03 	vstr	s18, [r6, #-12]
 80054b0:	ed46 8a02 	vstr	s17, [r6, #-8]
 80054b4:	ee37 7a62 	vsub.f32	s14, s14, s5
 80054b8:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80054bc:	ee34 4a43 	vsub.f32	s8, s8, s6
 80054c0:	ed52 6a03 	vldr	s13, [r2, #-12]
 80054c4:	ed12 3a04 	vldr	s6, [r2, #-16]
 80054c8:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80054cc:	ee27 8a26 	vmul.f32	s16, s14, s13
 80054d0:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80054d4:	ee23 2a83 	vmul.f32	s4, s7, s6
 80054d8:	ee64 4a83 	vmul.f32	s9, s9, s6
 80054dc:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80054e0:	ee27 7a03 	vmul.f32	s14, s14, s6
 80054e4:	ee64 6a26 	vmul.f32	s13, s8, s13
 80054e8:	ee24 4a03 	vmul.f32	s8, s8, s6
 80054ec:	ee37 7a63 	vsub.f32	s14, s14, s7
 80054f0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80054f4:	ee32 4ac4 	vsub.f32	s8, s5, s8
 80054f8:	ee32 3a08 	vadd.f32	s6, s4, s16
 80054fc:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005500:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005504:	ed04 4a04 	vstr	s8, [r4, #-16]
 8005508:	ed44 6a03 	vstr	s13, [r4, #-12]
 800550c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005510:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005514:	ee35 5a40 	vsub.f32	s10, s10, s0
 8005518:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800551c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005520:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005524:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005528:	ee66 4a87 	vmul.f32	s9, s13, s14
 800552c:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005530:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005534:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005538:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800553c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005540:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005544:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8005548:	ee74 5a23 	vadd.f32	s11, s8, s7
 800554c:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005550:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005554:	3310      	adds	r3, #16
 8005556:	4563      	cmp	r3, ip
 8005558:	ed45 5a02 	vstr	s11, [r5, #-8]
 800555c:	f106 0610 	add.w	r6, r6, #16
 8005560:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005564:	f102 0210 	add.w	r2, r2, #16
 8005568:	ed04 6a02 	vstr	s12, [r4, #-8]
 800556c:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005570:	f105 0510 	add.w	r5, r5, #16
 8005574:	f104 0410 	add.w	r4, r4, #16
 8005578:	f47f af5c 	bne.w	8005434 <arm_cfft_radix8by2_f32+0x38>
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	b28c      	uxth	r4, r1
 8005580:	4621      	mov	r1, r4
 8005582:	2302      	movs	r3, #2
 8005584:	f000 fb88 	bl	8005c98 <arm_radix8_butterfly_f32>
 8005588:	ecbd 8b08 	vpop	{d8-d11}
 800558c:	4621      	mov	r1, r4
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	4640      	mov	r0, r8
 8005592:	2302      	movs	r3, #2
 8005594:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005598:	f000 bb7e 	b.w	8005c98 <arm_radix8_butterfly_f32>

0800559c <arm_cfft_radix8by4_f32>:
 800559c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a0:	ed2d 8b0a 	vpush	{d8-d12}
 80055a4:	b08d      	sub	sp, #52	; 0x34
 80055a6:	460d      	mov	r5, r1
 80055a8:	910b      	str	r1, [sp, #44]	; 0x2c
 80055aa:	8801      	ldrh	r1, [r0, #0]
 80055ac:	6842      	ldr	r2, [r0, #4]
 80055ae:	900a      	str	r0, [sp, #40]	; 0x28
 80055b0:	0849      	lsrs	r1, r1, #1
 80055b2:	008b      	lsls	r3, r1, #2
 80055b4:	18ee      	adds	r6, r5, r3
 80055b6:	18f0      	adds	r0, r6, r3
 80055b8:	edd0 5a00 	vldr	s11, [r0]
 80055bc:	edd5 7a00 	vldr	s15, [r5]
 80055c0:	ed96 7a00 	vldr	s14, [r6]
 80055c4:	edd0 3a01 	vldr	s7, [r0, #4]
 80055c8:	ed96 4a01 	vldr	s8, [r6, #4]
 80055cc:	ed95 5a01 	vldr	s10, [r5, #4]
 80055d0:	9008      	str	r0, [sp, #32]
 80055d2:	ee37 6aa5 	vadd.f32	s12, s15, s11
 80055d6:	18c7      	adds	r7, r0, r3
 80055d8:	edd7 4a00 	vldr	s9, [r7]
 80055dc:	ed97 3a01 	vldr	s6, [r7, #4]
 80055e0:	9701      	str	r7, [sp, #4]
 80055e2:	ee77 6a06 	vadd.f32	s13, s14, s12
 80055e6:	462c      	mov	r4, r5
 80055e8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80055ec:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80055f0:	ee16 ca90 	vmov	ip, s13
 80055f4:	f844 cb08 	str.w	ip, [r4], #8
 80055f8:	ee75 6a23 	vadd.f32	s13, s10, s7
 80055fc:	edd6 5a01 	vldr	s11, [r6, #4]
 8005600:	edd7 2a01 	vldr	s5, [r7, #4]
 8005604:	9404      	str	r4, [sp, #16]
 8005606:	ee35 5a63 	vsub.f32	s10, s10, s7
 800560a:	ee74 3a27 	vadd.f32	s7, s8, s15
 800560e:	ee36 6a47 	vsub.f32	s12, s12, s14
 8005612:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8005616:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800561a:	0849      	lsrs	r1, r1, #1
 800561c:	f102 0e08 	add.w	lr, r2, #8
 8005620:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005624:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005628:	9109      	str	r1, [sp, #36]	; 0x24
 800562a:	ee35 4a47 	vsub.f32	s8, s10, s14
 800562e:	f1a1 0902 	sub.w	r9, r1, #2
 8005632:	f8cd e00c 	str.w	lr, [sp, #12]
 8005636:	4631      	mov	r1, r6
 8005638:	ee13 ea90 	vmov	lr, s7
 800563c:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005640:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8005644:	4604      	mov	r4, r0
 8005646:	edc5 5a01 	vstr	s11, [r5, #4]
 800564a:	ee37 7a05 	vadd.f32	s14, s14, s10
 800564e:	f841 eb08 	str.w	lr, [r1], #8
 8005652:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005656:	ee16 ea10 	vmov	lr, s12
 800565a:	ed86 5a01 	vstr	s10, [r6, #4]
 800565e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005662:	f844 eb08 	str.w	lr, [r4], #8
 8005666:	ee77 7a83 	vadd.f32	s15, s15, s6
 800566a:	edc0 6a01 	vstr	s13, [r0, #4]
 800566e:	9405      	str	r4, [sp, #20]
 8005670:	4604      	mov	r4, r0
 8005672:	ee17 0a90 	vmov	r0, s15
 8005676:	9106      	str	r1, [sp, #24]
 8005678:	ee37 7a64 	vsub.f32	s14, s14, s9
 800567c:	f102 0110 	add.w	r1, r2, #16
 8005680:	46bc      	mov	ip, r7
 8005682:	9100      	str	r1, [sp, #0]
 8005684:	f847 0b08 	str.w	r0, [r7], #8
 8005688:	f102 0118 	add.w	r1, r2, #24
 800568c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8005690:	9102      	str	r1, [sp, #8]
 8005692:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005696:	9007      	str	r0, [sp, #28]
 8005698:	f000 8134 	beq.w	8005904 <arm_cfft_radix8by4_f32+0x368>
 800569c:	f102 0920 	add.w	r9, r2, #32
 80056a0:	f102 0830 	add.w	r8, r2, #48	; 0x30
 80056a4:	9a01      	ldr	r2, [sp, #4]
 80056a6:	f8dd a000 	ldr.w	sl, [sp]
 80056aa:	3b0c      	subs	r3, #12
 80056ac:	4683      	mov	fp, r0
 80056ae:	4463      	add	r3, ip
 80056b0:	f105 0e10 	add.w	lr, r5, #16
 80056b4:	f1a4 010c 	sub.w	r1, r4, #12
 80056b8:	f104 0510 	add.w	r5, r4, #16
 80056bc:	f1a6 0c0c 	sub.w	ip, r6, #12
 80056c0:	f1a2 040c 	sub.w	r4, r2, #12
 80056c4:	f106 0010 	add.w	r0, r6, #16
 80056c8:	3210      	adds	r2, #16
 80056ca:	ed1e 5a02 	vldr	s10, [lr, #-8]
 80056ce:	ed55 5a02 	vldr	s11, [r5, #-8]
 80056d2:	ed50 7a02 	vldr	s15, [r0, #-8]
 80056d6:	ed52 1a02 	vldr	s3, [r2, #-8]
 80056da:	ed55 6a01 	vldr	s13, [r5, #-4]
 80056de:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80056e2:	ed12 1a01 	vldr	s2, [r2, #-4]
 80056e6:	ed10 8a01 	vldr	s16, [r0, #-4]
 80056ea:	ee35 4a25 	vadd.f32	s8, s10, s11
 80056ee:	ee30 6a26 	vadd.f32	s12, s0, s13
 80056f2:	ee37 7a84 	vadd.f32	s14, s15, s8
 80056f6:	ee30 0a66 	vsub.f32	s0, s0, s13
 80056fa:	ee37 7a21 	vadd.f32	s14, s14, s3
 80056fe:	ee75 5a65 	vsub.f32	s11, s10, s11
 8005702:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8005706:	ed10 7a01 	vldr	s14, [r0, #-4]
 800570a:	ed52 6a01 	vldr	s13, [r2, #-4]
 800570e:	ee36 7a07 	vadd.f32	s14, s12, s14
 8005712:	ee78 aa25 	vadd.f32	s21, s16, s11
 8005716:	ee37 7a26 	vadd.f32	s14, s14, s13
 800571a:	ee70 3a67 	vsub.f32	s7, s0, s15
 800571e:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8005722:	ed94 7a02 	vldr	s14, [r4, #8]
 8005726:	ed9c 2a02 	vldr	s4, [ip, #8]
 800572a:	ed91 ba02 	vldr	s22, [r1, #8]
 800572e:	edd3 9a02 	vldr	s19, [r3, #8]
 8005732:	edd4 2a01 	vldr	s5, [r4, #4]
 8005736:	ed9c 9a01 	vldr	s18, [ip, #4]
 800573a:	ed93 5a01 	vldr	s10, [r3, #4]
 800573e:	edd1 0a01 	vldr	s1, [r1, #4]
 8005742:	ee72 6a07 	vadd.f32	s13, s4, s14
 8005746:	ee32 2a47 	vsub.f32	s4, s4, s14
 800574a:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800574e:	ee79 4a22 	vadd.f32	s9, s18, s5
 8005752:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8005756:	ee79 2a62 	vsub.f32	s5, s18, s5
 800575a:	ed8c 7a02 	vstr	s14, [ip, #8]
 800575e:	ed91 7a01 	vldr	s14, [r1, #4]
 8005762:	edd3 8a01 	vldr	s17, [r3, #4]
 8005766:	ee34 7a87 	vadd.f32	s14, s9, s14
 800576a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800576e:	ee37 7a28 	vadd.f32	s14, s14, s17
 8005772:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005776:	ed8c 7a01 	vstr	s14, [ip, #4]
 800577a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800577e:	ed1a aa02 	vldr	s20, [sl, #-8]
 8005782:	ee73 8a22 	vadd.f32	s17, s6, s5
 8005786:	ee39 9a05 	vadd.f32	s18, s18, s10
 800578a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800578e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005792:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8005796:	ee69 ba07 	vmul.f32	s23, s18, s14
 800579a:	ee6a aa87 	vmul.f32	s21, s21, s14
 800579e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 80057a2:	ee63 ca87 	vmul.f32	s25, s7, s14
 80057a6:	ee63 3a8a 	vmul.f32	s7, s7, s20
 80057aa:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80057ae:	ee68 8a87 	vmul.f32	s17, s17, s14
 80057b2:	ee73 3aea 	vsub.f32	s7, s7, s21
 80057b6:	ee78 8a89 	vadd.f32	s17, s17, s18
 80057ba:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80057be:	ee3b aaca 	vsub.f32	s20, s23, s20
 80057c2:	ee34 4a67 	vsub.f32	s8, s8, s15
 80057c6:	ee76 6acb 	vsub.f32	s13, s13, s22
 80057ca:	ee36 6a48 	vsub.f32	s12, s12, s16
 80057ce:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80057d2:	ed00 7a02 	vstr	s14, [r0, #-8]
 80057d6:	ed40 3a01 	vstr	s7, [r0, #-4]
 80057da:	edc1 8a01 	vstr	s17, [r1, #4]
 80057de:	ed81 aa02 	vstr	s20, [r1, #8]
 80057e2:	ed59 3a04 	vldr	s7, [r9, #-16]
 80057e6:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80057ea:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80057ee:	ed59 6a03 	vldr	s13, [r9, #-12]
 80057f2:	ee34 4a61 	vsub.f32	s8, s8, s3
 80057f6:	ee36 6a41 	vsub.f32	s12, s12, s2
 80057fa:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80057fe:	ee66 9a26 	vmul.f32	s19, s12, s13
 8005802:	ee24 9a23 	vmul.f32	s18, s8, s7
 8005806:	ee26 6a23 	vmul.f32	s12, s12, s7
 800580a:	ee24 4a26 	vmul.f32	s8, s8, s13
 800580e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005812:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8005816:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800581a:	ee36 6a44 	vsub.f32	s12, s12, s8
 800581e:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005822:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8005826:	ee79 3a29 	vadd.f32	s7, s18, s19
 800582a:	ee75 6a60 	vsub.f32	s13, s10, s1
 800582e:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8005832:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005836:	ed45 3a02 	vstr	s7, [r5, #-8]
 800583a:	ed05 6a01 	vstr	s12, [r5, #-4]
 800583e:	ed84 7a01 	vstr	s14, [r4, #4]
 8005842:	ed84 4a02 	vstr	s8, [r4, #8]
 8005846:	ee35 6a81 	vadd.f32	s12, s11, s2
 800584a:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800584e:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 8005852:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 8005856:	ee33 3a62 	vsub.f32	s6, s6, s5
 800585a:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800585e:	ee67 2a26 	vmul.f32	s5, s14, s13
 8005862:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005866:	ee26 5a25 	vmul.f32	s10, s12, s11
 800586a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800586e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8005872:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005876:	ee63 6a26 	vmul.f32	s13, s6, s13
 800587a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800587e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005882:	ee75 5a24 	vadd.f32	s11, s10, s9
 8005886:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800588a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800588e:	f1bb 0b01 	subs.w	fp, fp, #1
 8005892:	ed42 5a02 	vstr	s11, [r2, #-8]
 8005896:	ed42 7a01 	vstr	s15, [r2, #-4]
 800589a:	f10e 0e08 	add.w	lr, lr, #8
 800589e:	ed83 3a02 	vstr	s6, [r3, #8]
 80058a2:	ed83 7a01 	vstr	s14, [r3, #4]
 80058a6:	f1ac 0c08 	sub.w	ip, ip, #8
 80058aa:	f10a 0a08 	add.w	sl, sl, #8
 80058ae:	f100 0008 	add.w	r0, r0, #8
 80058b2:	f1a1 0108 	sub.w	r1, r1, #8
 80058b6:	f109 0910 	add.w	r9, r9, #16
 80058ba:	f105 0508 	add.w	r5, r5, #8
 80058be:	f1a4 0408 	sub.w	r4, r4, #8
 80058c2:	f108 0818 	add.w	r8, r8, #24
 80058c6:	f102 0208 	add.w	r2, r2, #8
 80058ca:	f1a3 0308 	sub.w	r3, r3, #8
 80058ce:	f47f aefc 	bne.w	80056ca <arm_cfft_radix8by4_f32+0x12e>
 80058d2:	9907      	ldr	r1, [sp, #28]
 80058d4:	9800      	ldr	r0, [sp, #0]
 80058d6:	00cb      	lsls	r3, r1, #3
 80058d8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80058dc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80058e0:	9100      	str	r1, [sp, #0]
 80058e2:	9904      	ldr	r1, [sp, #16]
 80058e4:	4419      	add	r1, r3
 80058e6:	9104      	str	r1, [sp, #16]
 80058e8:	9903      	ldr	r1, [sp, #12]
 80058ea:	4419      	add	r1, r3
 80058ec:	9103      	str	r1, [sp, #12]
 80058ee:	9906      	ldr	r1, [sp, #24]
 80058f0:	4419      	add	r1, r3
 80058f2:	9106      	str	r1, [sp, #24]
 80058f4:	9905      	ldr	r1, [sp, #20]
 80058f6:	441f      	add	r7, r3
 80058f8:	4419      	add	r1, r3
 80058fa:	9b02      	ldr	r3, [sp, #8]
 80058fc:	9105      	str	r1, [sp, #20]
 80058fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005902:	9302      	str	r3, [sp, #8]
 8005904:	9904      	ldr	r1, [sp, #16]
 8005906:	9805      	ldr	r0, [sp, #20]
 8005908:	ed91 4a00 	vldr	s8, [r1]
 800590c:	edd0 6a00 	vldr	s13, [r0]
 8005910:	9b06      	ldr	r3, [sp, #24]
 8005912:	ed97 3a00 	vldr	s6, [r7]
 8005916:	edd3 7a00 	vldr	s15, [r3]
 800591a:	edd0 4a01 	vldr	s9, [r0, #4]
 800591e:	edd1 3a01 	vldr	s7, [r1, #4]
 8005922:	ed97 2a01 	vldr	s4, [r7, #4]
 8005926:	ed93 7a01 	vldr	s14, [r3, #4]
 800592a:	9a03      	ldr	r2, [sp, #12]
 800592c:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 8005930:	ee34 6a26 	vadd.f32	s12, s8, s13
 8005934:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8005938:	ee37 5a86 	vadd.f32	s10, s15, s12
 800593c:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005940:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005944:	ee74 6a66 	vsub.f32	s13, s8, s13
 8005948:	ed81 5a00 	vstr	s10, [r1]
 800594c:	ed93 5a01 	vldr	s10, [r3, #4]
 8005950:	edd7 4a01 	vldr	s9, [r7, #4]
 8005954:	ee35 5a85 	vadd.f32	s10, s11, s10
 8005958:	ee37 4a26 	vadd.f32	s8, s14, s13
 800595c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005960:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8005964:	ed81 5a01 	vstr	s10, [r1, #4]
 8005968:	edd2 1a00 	vldr	s3, [r2]
 800596c:	edd2 2a01 	vldr	s5, [r2, #4]
 8005970:	ee34 5a83 	vadd.f32	s10, s9, s6
 8005974:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005978:	ee36 6a67 	vsub.f32	s12, s12, s15
 800597c:	ee64 4a21 	vmul.f32	s9, s8, s3
 8005980:	ee24 4a22 	vmul.f32	s8, s8, s5
 8005984:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005988:	ee25 5a21 	vmul.f32	s10, s10, s3
 800598c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8005990:	ee35 5a44 	vsub.f32	s10, s10, s8
 8005994:	edc3 2a00 	vstr	s5, [r3]
 8005998:	ed83 5a01 	vstr	s10, [r3, #4]
 800599c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80059a0:	9b00      	ldr	r3, [sp, #0]
 80059a2:	ee36 6a43 	vsub.f32	s12, s12, s6
 80059a6:	ed93 4a01 	vldr	s8, [r3, #4]
 80059aa:	ed93 5a00 	vldr	s10, [r3]
 80059ae:	9b02      	ldr	r3, [sp, #8]
 80059b0:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80059b4:	ee66 4a05 	vmul.f32	s9, s12, s10
 80059b8:	ee25 5a85 	vmul.f32	s10, s11, s10
 80059bc:	ee26 6a04 	vmul.f32	s12, s12, s8
 80059c0:	ee65 5a84 	vmul.f32	s11, s11, s8
 80059c4:	ee35 6a46 	vsub.f32	s12, s10, s12
 80059c8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80059cc:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80059d0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80059d4:	ed80 6a01 	vstr	s12, [r0, #4]
 80059d8:	edc0 5a00 	vstr	s11, [r0]
 80059dc:	edd3 5a01 	vldr	s11, [r3, #4]
 80059e0:	edd3 6a00 	vldr	s13, [r3]
 80059e4:	ee37 7a02 	vadd.f32	s14, s14, s4
 80059e8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80059ec:	ee27 6a26 	vmul.f32	s12, s14, s13
 80059f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80059f4:	ee27 7a25 	vmul.f32	s14, s14, s11
 80059f8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80059fc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005a00:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005a04:	ed87 7a01 	vstr	s14, [r7, #4]
 8005a08:	edc7 7a00 	vstr	s15, [r7]
 8005a0c:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 8005a10:	4621      	mov	r1, r4
 8005a12:	686a      	ldr	r2, [r5, #4]
 8005a14:	2304      	movs	r3, #4
 8005a16:	f000 f93f 	bl	8005c98 <arm_radix8_butterfly_f32>
 8005a1a:	4630      	mov	r0, r6
 8005a1c:	4621      	mov	r1, r4
 8005a1e:	686a      	ldr	r2, [r5, #4]
 8005a20:	2304      	movs	r3, #4
 8005a22:	f000 f939 	bl	8005c98 <arm_radix8_butterfly_f32>
 8005a26:	9808      	ldr	r0, [sp, #32]
 8005a28:	686a      	ldr	r2, [r5, #4]
 8005a2a:	4621      	mov	r1, r4
 8005a2c:	2304      	movs	r3, #4
 8005a2e:	f000 f933 	bl	8005c98 <arm_radix8_butterfly_f32>
 8005a32:	686a      	ldr	r2, [r5, #4]
 8005a34:	9801      	ldr	r0, [sp, #4]
 8005a36:	4621      	mov	r1, r4
 8005a38:	2304      	movs	r3, #4
 8005a3a:	b00d      	add	sp, #52	; 0x34
 8005a3c:	ecbd 8b0a 	vpop	{d8-d12}
 8005a40:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a44:	f000 b928 	b.w	8005c98 <arm_radix8_butterfly_f32>

08005a48 <arm_cfft_f32>:
 8005a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a4c:	2a01      	cmp	r2, #1
 8005a4e:	4606      	mov	r6, r0
 8005a50:	4617      	mov	r7, r2
 8005a52:	460c      	mov	r4, r1
 8005a54:	4698      	mov	r8, r3
 8005a56:	8805      	ldrh	r5, [r0, #0]
 8005a58:	d056      	beq.n	8005b08 <arm_cfft_f32+0xc0>
 8005a5a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8005a5e:	d063      	beq.n	8005b28 <arm_cfft_f32+0xe0>
 8005a60:	d916      	bls.n	8005a90 <arm_cfft_f32+0x48>
 8005a62:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8005a66:	d01a      	beq.n	8005a9e <arm_cfft_f32+0x56>
 8005a68:	d947      	bls.n	8005afa <arm_cfft_f32+0xb2>
 8005a6a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8005a6e:	d05b      	beq.n	8005b28 <arm_cfft_f32+0xe0>
 8005a70:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8005a74:	d105      	bne.n	8005a82 <arm_cfft_f32+0x3a>
 8005a76:	2301      	movs	r3, #1
 8005a78:	6872      	ldr	r2, [r6, #4]
 8005a7a:	4629      	mov	r1, r5
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	f000 f90b 	bl	8005c98 <arm_radix8_butterfly_f32>
 8005a82:	f1b8 0f00 	cmp.w	r8, #0
 8005a86:	d111      	bne.n	8005aac <arm_cfft_f32+0x64>
 8005a88:	2f01      	cmp	r7, #1
 8005a8a:	d016      	beq.n	8005aba <arm_cfft_f32+0x72>
 8005a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a90:	2d20      	cmp	r5, #32
 8005a92:	d049      	beq.n	8005b28 <arm_cfft_f32+0xe0>
 8005a94:	d935      	bls.n	8005b02 <arm_cfft_f32+0xba>
 8005a96:	2d40      	cmp	r5, #64	; 0x40
 8005a98:	d0ed      	beq.n	8005a76 <arm_cfft_f32+0x2e>
 8005a9a:	2d80      	cmp	r5, #128	; 0x80
 8005a9c:	d1f1      	bne.n	8005a82 <arm_cfft_f32+0x3a>
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	f7ff fcab 	bl	80053fc <arm_cfft_radix8by2_f32>
 8005aa6:	f1b8 0f00 	cmp.w	r8, #0
 8005aaa:	d0ed      	beq.n	8005a88 <arm_cfft_f32+0x40>
 8005aac:	68b2      	ldr	r2, [r6, #8]
 8005aae:	89b1      	ldrh	r1, [r6, #12]
 8005ab0:	4620      	mov	r0, r4
 8005ab2:	f000 f841 	bl	8005b38 <arm_bitreversal_32>
 8005ab6:	2f01      	cmp	r7, #1
 8005ab8:	d1e8      	bne.n	8005a8c <arm_cfft_f32+0x44>
 8005aba:	ee07 5a90 	vmov	s15, r5
 8005abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ac2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ac6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005aca:	2d00      	cmp	r5, #0
 8005acc:	d0de      	beq.n	8005a8c <arm_cfft_f32+0x44>
 8005ace:	f104 0108 	add.w	r1, r4, #8
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	429d      	cmp	r5, r3
 8005ad8:	f101 0108 	add.w	r1, r1, #8
 8005adc:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005ae0:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005ae4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005ae8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005aec:	ed01 7a04 	vstr	s14, [r1, #-16]
 8005af0:	ed41 7a03 	vstr	s15, [r1, #-12]
 8005af4:	d1ee      	bne.n	8005ad4 <arm_cfft_f32+0x8c>
 8005af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005afa:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8005afe:	d0ba      	beq.n	8005a76 <arm_cfft_f32+0x2e>
 8005b00:	e7bf      	b.n	8005a82 <arm_cfft_f32+0x3a>
 8005b02:	2d10      	cmp	r5, #16
 8005b04:	d0cb      	beq.n	8005a9e <arm_cfft_f32+0x56>
 8005b06:	e7bc      	b.n	8005a82 <arm_cfft_f32+0x3a>
 8005b08:	b19d      	cbz	r5, 8005b32 <arm_cfft_f32+0xea>
 8005b0a:	f101 030c 	add.w	r3, r1, #12
 8005b0e:	2200      	movs	r2, #0
 8005b10:	ed53 7a02 	vldr	s15, [r3, #-8]
 8005b14:	3201      	adds	r2, #1
 8005b16:	eef1 7a67 	vneg.f32	s15, s15
 8005b1a:	4295      	cmp	r5, r2
 8005b1c:	ed43 7a02 	vstr	s15, [r3, #-8]
 8005b20:	f103 0308 	add.w	r3, r3, #8
 8005b24:	d1f4      	bne.n	8005b10 <arm_cfft_f32+0xc8>
 8005b26:	e798      	b.n	8005a5a <arm_cfft_f32+0x12>
 8005b28:	4621      	mov	r1, r4
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f7ff fd36 	bl	800559c <arm_cfft_radix8by4_f32>
 8005b30:	e7a7      	b.n	8005a82 <arm_cfft_f32+0x3a>
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0aa      	beq.n	8005a8c <arm_cfft_f32+0x44>
 8005b36:	e7b9      	b.n	8005aac <arm_cfft_f32+0x64>

08005b38 <arm_bitreversal_32>:
 8005b38:	b1e9      	cbz	r1, 8005b76 <arm_bitreversal_32+0x3e>
 8005b3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b3c:	2500      	movs	r5, #0
 8005b3e:	f102 0e02 	add.w	lr, r2, #2
 8005b42:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8005b46:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8005b4a:	08a4      	lsrs	r4, r4, #2
 8005b4c:	089b      	lsrs	r3, r3, #2
 8005b4e:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8005b52:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8005b56:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8005b5a:	00a6      	lsls	r6, r4, #2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8005b62:	3304      	adds	r3, #4
 8005b64:	1d34      	adds	r4, r6, #4
 8005b66:	3502      	adds	r5, #2
 8005b68:	58c6      	ldr	r6, [r0, r3]
 8005b6a:	5907      	ldr	r7, [r0, r4]
 8005b6c:	50c7      	str	r7, [r0, r3]
 8005b6e:	428d      	cmp	r5, r1
 8005b70:	5106      	str	r6, [r0, r4]
 8005b72:	d3e6      	bcc.n	8005b42 <arm_bitreversal_32+0xa>
 8005b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b76:	4770      	bx	lr

08005b78 <arm_sin_f32>:
 8005b78:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8005bf8 <arm_sin_f32+0x80>
 8005b7c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005b80:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b88:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005b8c:	d504      	bpl.n	8005b98 <arm_sin_f32+0x20>
 8005b8e:	ee17 3a90 	vmov	r3, s15
 8005b92:	3b01      	subs	r3, #1
 8005b94:	ee07 3a90 	vmov	s15, r3
 8005b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b9c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005bfc <arm_sin_f32+0x84>
 8005ba0:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005ba4:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005ba8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005bac:	ee17 3a90 	vmov	r3, s15
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bb6:	d21a      	bcs.n	8005bee <arm_sin_f32+0x76>
 8005bb8:	ee07 3a90 	vmov	s15, r3
 8005bbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bc0:	1c59      	adds	r1, r3, #1
 8005bc2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005bc6:	4a0e      	ldr	r2, [pc, #56]	; (8005c00 <arm_sin_f32+0x88>)
 8005bc8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005bcc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005bd0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005bd4:	ed93 7a00 	vldr	s14, [r3]
 8005bd8:	edd2 6a00 	vldr	s13, [r2]
 8005bdc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005be0:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005be4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005be8:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005bec:	4770      	bx	lr
 8005bee:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	e7e6      	b.n	8005bc6 <arm_sin_f32+0x4e>
 8005bf8:	3e22f983 	.word	0x3e22f983
 8005bfc:	44000000 	.word	0x44000000
 8005c00:	0800a79c 	.word	0x0800a79c

08005c04 <arm_cos_f32>:
 8005c04:	eddf 7a21 	vldr	s15, [pc, #132]	; 8005c8c <arm_cos_f32+0x88>
 8005c08:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005c0c:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8005c10:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005c14:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c1c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005c20:	d504      	bpl.n	8005c2c <arm_cos_f32+0x28>
 8005c22:	ee17 3a90 	vmov	r3, s15
 8005c26:	3b01      	subs	r3, #1
 8005c28:	ee07 3a90 	vmov	s15, r3
 8005c2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c30:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005c90 <arm_cos_f32+0x8c>
 8005c34:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005c38:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005c3c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005c40:	ee17 3a90 	vmov	r3, s15
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c4a:	d21a      	bcs.n	8005c82 <arm_cos_f32+0x7e>
 8005c4c:	ee07 3a90 	vmov	s15, r3
 8005c50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c54:	1c59      	adds	r1, r3, #1
 8005c56:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005c5a:	4a0e      	ldr	r2, [pc, #56]	; (8005c94 <arm_cos_f32+0x90>)
 8005c5c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005c60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005c64:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005c68:	ed93 7a00 	vldr	s14, [r3]
 8005c6c:	edd2 6a00 	vldr	s13, [r2]
 8005c70:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005c74:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005c78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c7c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005c80:	4770      	bx	lr
 8005c82:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005c86:	2101      	movs	r1, #1
 8005c88:	2300      	movs	r3, #0
 8005c8a:	e7e6      	b.n	8005c5a <arm_cos_f32+0x56>
 8005c8c:	3e22f983 	.word	0x3e22f983
 8005c90:	44000000 	.word	0x44000000
 8005c94:	0800a79c 	.word	0x0800a79c

08005c98 <arm_radix8_butterfly_f32>:
 8005c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c9c:	ed2d 8b10 	vpush	{d8-d15}
 8005ca0:	b095      	sub	sp, #84	; 0x54
 8005ca2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	3304      	adds	r3, #4
 8005caa:	ed9f bab9 	vldr	s22, [pc, #740]	; 8005f90 <arm_radix8_butterfly_f32+0x2f8>
 8005cae:	9012      	str	r0, [sp, #72]	; 0x48
 8005cb0:	468b      	mov	fp, r1
 8005cb2:	9313      	str	r3, [sp, #76]	; 0x4c
 8005cb4:	4689      	mov	r9, r1
 8005cb6:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8005cba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005cbc:	960f      	str	r6, [sp, #60]	; 0x3c
 8005cbe:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8005cc2:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 8005cc6:	eb03 0508 	add.w	r5, r3, r8
 8005cca:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8005cce:	eb05 040e 	add.w	r4, r5, lr
 8005cd2:	0137      	lsls	r7, r6, #4
 8005cd4:	eba6 030a 	sub.w	r3, r6, sl
 8005cd8:	eb04 000e 	add.w	r0, r4, lr
 8005cdc:	44b2      	add	sl, r6
 8005cde:	1d3a      	adds	r2, r7, #4
 8005ce0:	9702      	str	r7, [sp, #8]
 8005ce2:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8005ce6:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8005cea:	ebae 0c06 	sub.w	ip, lr, r6
 8005cee:	9703      	str	r7, [sp, #12]
 8005cf0:	eb03 0708 	add.w	r7, r3, r8
 8005cf4:	9701      	str	r7, [sp, #4]
 8005cf6:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8005cfa:	9706      	str	r7, [sp, #24]
 8005cfc:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8005cfe:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8005d02:	f10e 0104 	add.w	r1, lr, #4
 8005d06:	4439      	add	r1, r7
 8005d08:	443a      	add	r2, r7
 8005d0a:	0137      	lsls	r7, r6, #4
 8005d0c:	00f6      	lsls	r6, r6, #3
 8005d0e:	9704      	str	r7, [sp, #16]
 8005d10:	9605      	str	r6, [sp, #20]
 8005d12:	9f01      	ldr	r7, [sp, #4]
 8005d14:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8005d16:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8005d1a:	f04f 0c00 	mov.w	ip, #0
 8005d1e:	edd4 6a00 	vldr	s13, [r4]
 8005d22:	edd7 1a00 	vldr	s3, [r7]
 8005d26:	ed16 aa01 	vldr	s20, [r6, #-4]
 8005d2a:	edd5 5a00 	vldr	s11, [r5]
 8005d2e:	ed52 9a01 	vldr	s19, [r2, #-4]
 8005d32:	ed90 6a00 	vldr	s12, [r0]
 8005d36:	ed51 7a01 	vldr	s15, [r1, #-4]
 8005d3a:	ed93 3a00 	vldr	s6, [r3]
 8005d3e:	ee39 0a86 	vadd.f32	s0, s19, s12
 8005d42:	ee33 2a21 	vadd.f32	s4, s6, s3
 8005d46:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8005d4a:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8005d4e:	ee35 7a02 	vadd.f32	s14, s10, s4
 8005d52:	ee34 4a80 	vadd.f32	s8, s9, s0
 8005d56:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005d5a:	ee74 6a07 	vadd.f32	s13, s8, s14
 8005d5e:	ee34 4a47 	vsub.f32	s8, s8, s14
 8005d62:	ed46 6a01 	vstr	s13, [r6, #-4]
 8005d66:	ed85 4a00 	vstr	s8, [r5]
 8005d6a:	edd1 6a00 	vldr	s13, [r1]
 8005d6e:	ed94 9a01 	vldr	s18, [r4, #4]
 8005d72:	edd3 2a01 	vldr	s5, [r3, #4]
 8005d76:	edd7 8a01 	vldr	s17, [r7, #4]
 8005d7a:	edd6 0a00 	vldr	s1, [r6]
 8005d7e:	edd5 3a01 	vldr	s7, [r5, #4]
 8005d82:	ed90 8a01 	vldr	s16, [r0, #4]
 8005d86:	ed92 7a00 	vldr	s14, [r2]
 8005d8a:	ee33 3a61 	vsub.f32	s6, s6, s3
 8005d8e:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8005d92:	ee72 aae8 	vsub.f32	s21, s5, s17
 8005d96:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8005d9a:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8005d9e:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005da2:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8005da6:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8005daa:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8005dae:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8005db2:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8005db6:	ee77 0a08 	vadd.f32	s1, s14, s16
 8005dba:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8005dbe:	ee37 7a48 	vsub.f32	s14, s14, s16
 8005dc2:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8005dc6:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8005dca:	ee76 6a89 	vadd.f32	s13, s13, s18
 8005dce:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8005dd2:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005dd6:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8005dda:	ee35 5a42 	vsub.f32	s10, s10, s4
 8005dde:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8005de2:	ee33 2a20 	vadd.f32	s4, s6, s1
 8005de6:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005dea:	ee33 3a60 	vsub.f32	s6, s6, s1
 8005dee:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8005df2:	ee77 0a01 	vadd.f32	s1, s14, s2
 8005df6:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8005dfa:	ee37 7a41 	vsub.f32	s14, s14, s2
 8005dfe:	ee73 1a84 	vadd.f32	s3, s7, s8
 8005e02:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8005e06:	ee76 3a27 	vadd.f32	s7, s12, s15
 8005e0a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005e0e:	ee32 8a00 	vadd.f32	s16, s4, s0
 8005e12:	ee33 1a45 	vsub.f32	s2, s6, s10
 8005e16:	ee32 2a40 	vsub.f32	s4, s4, s0
 8005e1a:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005e1e:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8005e22:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8005e26:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8005e2a:	ee34 6a67 	vsub.f32	s12, s8, s15
 8005e2e:	ee75 4a87 	vadd.f32	s9, s11, s14
 8005e32:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8005e36:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8005e3a:	ee77 7a84 	vadd.f32	s15, s15, s8
 8005e3e:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8005e42:	44dc      	add	ip, fp
 8005e44:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005e48:	45e1      	cmp	r9, ip
 8005e4a:	ed86 8a00 	vstr	s16, [r6]
 8005e4e:	ed85 2a01 	vstr	s4, [r5, #4]
 8005e52:	4456      	add	r6, sl
 8005e54:	ed02 0a01 	vstr	s0, [r2, #-4]
 8005e58:	4455      	add	r5, sl
 8005e5a:	edc0 6a00 	vstr	s13, [r0]
 8005e5e:	ed82 1a00 	vstr	s2, [r2]
 8005e62:	ed80 5a01 	vstr	s10, [r0, #4]
 8005e66:	4452      	add	r2, sl
 8005e68:	ed01 3a01 	vstr	s6, [r1, #-4]
 8005e6c:	4450      	add	r0, sl
 8005e6e:	edc7 2a00 	vstr	s5, [r7]
 8005e72:	edc4 4a00 	vstr	s9, [r4]
 8005e76:	ed83 7a00 	vstr	s14, [r3]
 8005e7a:	edc1 5a00 	vstr	s11, [r1]
 8005e7e:	edc7 3a01 	vstr	s7, [r7, #4]
 8005e82:	4451      	add	r1, sl
 8005e84:	ed84 6a01 	vstr	s12, [r4, #4]
 8005e88:	4457      	add	r7, sl
 8005e8a:	edc3 7a01 	vstr	s15, [r3, #4]
 8005e8e:	4454      	add	r4, sl
 8005e90:	4453      	add	r3, sl
 8005e92:	f63f af44 	bhi.w	8005d1e <arm_radix8_butterfly_f32+0x86>
 8005e96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e98:	2b07      	cmp	r3, #7
 8005e9a:	f240 81b7 	bls.w	800620c <arm_radix8_butterfly_f32+0x574>
 8005e9e:	9b06      	ldr	r3, [sp, #24]
 8005ea0:	9903      	ldr	r1, [sp, #12]
 8005ea2:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005ea4:	9e05      	ldr	r6, [sp, #20]
 8005ea6:	9a04      	ldr	r2, [sp, #16]
 8005ea8:	f103 0c08 	add.w	ip, r3, #8
 8005eac:	9b02      	ldr	r3, [sp, #8]
 8005eae:	3108      	adds	r1, #8
 8005eb0:	f108 0808 	add.w	r8, r8, #8
 8005eb4:	1841      	adds	r1, r0, r1
 8005eb6:	3608      	adds	r6, #8
 8005eb8:	330c      	adds	r3, #12
 8005eba:	4604      	mov	r4, r0
 8005ebc:	4444      	add	r4, r8
 8005ebe:	18c3      	adds	r3, r0, r3
 8005ec0:	9109      	str	r1, [sp, #36]	; 0x24
 8005ec2:	1981      	adds	r1, r0, r6
 8005ec4:	f10e 0e08 	add.w	lr, lr, #8
 8005ec8:	3208      	adds	r2, #8
 8005eca:	940b      	str	r4, [sp, #44]	; 0x2c
 8005ecc:	9107      	str	r1, [sp, #28]
 8005ece:	4604      	mov	r4, r0
 8005ed0:	4601      	mov	r1, r0
 8005ed2:	9304      	str	r3, [sp, #16]
 8005ed4:	f100 030c 	add.w	r3, r0, #12
 8005ed8:	4474      	add	r4, lr
 8005eda:	f04f 0801 	mov.w	r8, #1
 8005ede:	1882      	adds	r2, r0, r2
 8005ee0:	4461      	add	r1, ip
 8005ee2:	9305      	str	r3, [sp, #20]
 8005ee4:	464b      	mov	r3, r9
 8005ee6:	940a      	str	r4, [sp, #40]	; 0x28
 8005ee8:	46c1      	mov	r9, r8
 8005eea:	9208      	str	r2, [sp, #32]
 8005eec:	46d8      	mov	r8, fp
 8005eee:	9106      	str	r1, [sp, #24]
 8005ef0:	f04f 0e00 	mov.w	lr, #0
 8005ef4:	469b      	mov	fp, r3
 8005ef6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ef8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005efa:	449e      	add	lr, r3
 8005efc:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8005f00:	441a      	add	r2, r3
 8005f02:	920e      	str	r2, [sp, #56]	; 0x38
 8005f04:	441a      	add	r2, r3
 8005f06:	18d4      	adds	r4, r2, r3
 8005f08:	18e5      	adds	r5, r4, r3
 8005f0a:	18ee      	adds	r6, r5, r3
 8005f0c:	18f7      	adds	r7, r6, r3
 8005f0e:	eb07 0c03 	add.w	ip, r7, r3
 8005f12:	920d      	str	r2, [sp, #52]	; 0x34
 8005f14:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8005f18:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8005f1c:	910c      	str	r1, [sp, #48]	; 0x30
 8005f1e:	4419      	add	r1, r3
 8005f20:	9103      	str	r1, [sp, #12]
 8005f22:	4419      	add	r1, r3
 8005f24:	18ca      	adds	r2, r1, r3
 8005f26:	9202      	str	r2, [sp, #8]
 8005f28:	441a      	add	r2, r3
 8005f2a:	18d0      	adds	r0, r2, r3
 8005f2c:	ed92 ea01 	vldr	s28, [r2, #4]
 8005f30:	9a02      	ldr	r2, [sp, #8]
 8005f32:	edd4 7a00 	vldr	s15, [r4]
 8005f36:	edd2 da01 	vldr	s27, [r2, #4]
 8005f3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f3c:	ed91 da01 	vldr	s26, [r1, #4]
 8005f40:	ed92 ca01 	vldr	s24, [r2, #4]
 8005f44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f46:	9903      	ldr	r1, [sp, #12]
 8005f48:	edcd 7a03 	vstr	s15, [sp, #12]
 8005f4c:	edd2 7a00 	vldr	s15, [r2]
 8005f50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f52:	edcd 7a02 	vstr	s15, [sp, #8]
 8005f56:	edd2 7a00 	vldr	s15, [r2]
 8005f5a:	edd0 ea01 	vldr	s29, [r0, #4]
 8005f5e:	edd1 ca01 	vldr	s25, [r1, #4]
 8005f62:	eddc ba00 	vldr	s23, [ip]
 8005f66:	edd7 aa00 	vldr	s21, [r7]
 8005f6a:	ed96 aa00 	vldr	s20, [r6]
 8005f6e:	edd5 9a00 	vldr	s19, [r5]
 8005f72:	edcd 7a01 	vstr	s15, [sp, #4]
 8005f76:	4403      	add	r3, r0
 8005f78:	ed93 fa01 	vldr	s30, [r3, #4]
 8005f7c:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8005f80:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8005f84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f88:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005f8c:	46cc      	mov	ip, r9
 8005f8e:	e001      	b.n	8005f94 <arm_radix8_butterfly_f32+0x2fc>
 8005f90:	3f3504f3 	.word	0x3f3504f3
 8005f94:	ed91 6a00 	vldr	s12, [r1]
 8005f98:	ed93 5a00 	vldr	s10, [r3]
 8005f9c:	edd0 fa00 	vldr	s31, [r0]
 8005fa0:	edd4 7a00 	vldr	s15, [r4]
 8005fa4:	ed95 7a00 	vldr	s14, [r5]
 8005fa8:	ed56 3a01 	vldr	s7, [r6, #-4]
 8005fac:	ed17 3a01 	vldr	s6, [r7, #-4]
 8005fb0:	ed92 2a00 	vldr	s4, [r2]
 8005fb4:	ed96 0a00 	vldr	s0, [r6]
 8005fb8:	ee33 8a85 	vadd.f32	s16, s7, s10
 8005fbc:	ee32 1a06 	vadd.f32	s2, s4, s12
 8005fc0:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8005fc4:	ee77 4a87 	vadd.f32	s9, s15, s14
 8005fc8:	ee78 1a04 	vadd.f32	s3, s16, s8
 8005fcc:	ee71 6a24 	vadd.f32	s13, s2, s9
 8005fd0:	ee32 2a46 	vsub.f32	s4, s4, s12
 8005fd4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8005fd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005fdc:	ed06 6a01 	vstr	s12, [r6, #-4]
 8005fe0:	edd4 8a01 	vldr	s17, [r4, #4]
 8005fe4:	ed92 9a01 	vldr	s18, [r2, #4]
 8005fe8:	edd7 0a00 	vldr	s1, [r7]
 8005fec:	edd1 2a01 	vldr	s5, [r1, #4]
 8005ff0:	ed95 7a01 	vldr	s14, [r5, #4]
 8005ff4:	ed93 6a01 	vldr	s12, [r3, #4]
 8005ff8:	edd0 5a01 	vldr	s11, [r0, #4]
 8005ffc:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006000:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8006004:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006008:	ee78 fac7 	vsub.f32	s31, s17, s14
 800600c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006010:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006014:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006018:	ee79 2a22 	vadd.f32	s5, s18, s5
 800601c:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006020:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006024:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006028:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800602c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8006030:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8006034:	ee32 1a08 	vadd.f32	s2, s4, s16
 8006038:	ee72 fa87 	vadd.f32	s31, s5, s14
 800603c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8006040:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006044:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006048:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800604c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8006050:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006054:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8006058:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800605c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006060:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006064:	ee74 0a22 	vadd.f32	s1, s8, s5
 8006068:	ee36 0a28 	vadd.f32	s0, s12, s17
 800606c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8006070:	ee36 6a68 	vsub.f32	s12, s12, s17
 8006074:	ee32 4a64 	vsub.f32	s8, s4, s9
 8006078:	ee73 8a09 	vadd.f32	s17, s6, s18
 800607c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8006080:	ee33 9a49 	vsub.f32	s18, s6, s18
 8006084:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8006088:	ee35 3a85 	vadd.f32	s6, s11, s10
 800608c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8006090:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8006094:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006098:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800609c:	ee30 7a68 	vsub.f32	s14, s0, s17
 80060a0:	ee35 8a03 	vadd.f32	s16, s10, s6
 80060a4:	ee38 0a80 	vadd.f32	s0, s17, s0
 80060a8:	ee73 3a82 	vadd.f32	s7, s7, s4
 80060ac:	ee69 8aa1 	vmul.f32	s17, s19, s3
 80060b0:	ed9d 2a01 	vldr	s4, [sp, #4]
 80060b4:	eddd 1a02 	vldr	s3, [sp, #8]
 80060b8:	ee35 5a43 	vsub.f32	s10, s10, s6
 80060bc:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80060c0:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80060c4:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80060c8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80060cc:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80060d0:	ee76 5a49 	vsub.f32	s11, s12, s18
 80060d4:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 80060d8:	ee39 6a06 	vadd.f32	s12, s18, s12
 80060dc:	ee2c 9a84 	vmul.f32	s18, s25, s8
 80060e0:	ee21 4a84 	vmul.f32	s8, s3, s8
 80060e4:	ee6c 1a07 	vmul.f32	s3, s24, s14
 80060e8:	ee22 7a07 	vmul.f32	s14, s4, s14
 80060ec:	ee22 2a08 	vmul.f32	s4, s4, s16
 80060f0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80060f4:	ee78 6ae6 	vsub.f32	s13, s17, s13
 80060f8:	ee31 1a09 	vadd.f32	s2, s2, s18
 80060fc:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8006100:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8006104:	ee74 0a60 	vsub.f32	s1, s8, s1
 8006108:	ee37 7a48 	vsub.f32	s14, s14, s16
 800610c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8006110:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8006114:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006118:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800611c:	ee38 2a89 	vadd.f32	s4, s17, s18
 8006120:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8006124:	ee38 8a04 	vadd.f32	s16, s16, s8
 8006128:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800612c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8006130:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8006134:	eddd 5a03 	vldr	s11, [sp, #12]
 8006138:	edc6 fa00 	vstr	s31, [r6]
 800613c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8006140:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8006144:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006148:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800614c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8006150:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8006154:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006158:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800615c:	ee25 6a86 	vmul.f32	s12, s11, s12
 8006160:	ee74 4a89 	vadd.f32	s9, s9, s18
 8006164:	ee34 3a43 	vsub.f32	s6, s8, s6
 8006168:	ee78 8a85 	vadd.f32	s17, s17, s10
 800616c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006170:	44c4      	add	ip, r8
 8006172:	45e3      	cmp	fp, ip
 8006174:	edc3 3a00 	vstr	s7, [r3]
 8006178:	edc3 6a01 	vstr	s13, [r3, #4]
 800617c:	4456      	add	r6, sl
 800617e:	ed07 1a01 	vstr	s2, [r7, #-4]
 8006182:	edc7 0a00 	vstr	s1, [r7]
 8006186:	4453      	add	r3, sl
 8006188:	ed80 2a00 	vstr	s4, [r0]
 800618c:	edc0 2a01 	vstr	s5, [r0, #4]
 8006190:	4457      	add	r7, sl
 8006192:	edc2 1a00 	vstr	s3, [r2]
 8006196:	ed82 7a01 	vstr	s14, [r2, #4]
 800619a:	4450      	add	r0, sl
 800619c:	ed85 8a00 	vstr	s16, [r5]
 80061a0:	ed85 0a01 	vstr	s0, [r5, #4]
 80061a4:	4452      	add	r2, sl
 80061a6:	edc1 4a00 	vstr	s9, [r1]
 80061aa:	4455      	add	r5, sl
 80061ac:	ed81 3a01 	vstr	s6, [r1, #4]
 80061b0:	edc4 8a00 	vstr	s17, [r4]
 80061b4:	ed84 6a01 	vstr	s12, [r4, #4]
 80061b8:	4451      	add	r1, sl
 80061ba:	4454      	add	r4, sl
 80061bc:	f63f aeea 	bhi.w	8005f94 <arm_radix8_butterfly_f32+0x2fc>
 80061c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061c2:	3308      	adds	r3, #8
 80061c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80061c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061c8:	3308      	adds	r3, #8
 80061ca:	930a      	str	r3, [sp, #40]	; 0x28
 80061cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ce:	3308      	adds	r3, #8
 80061d0:	9309      	str	r3, [sp, #36]	; 0x24
 80061d2:	9b08      	ldr	r3, [sp, #32]
 80061d4:	3308      	adds	r3, #8
 80061d6:	9308      	str	r3, [sp, #32]
 80061d8:	9b07      	ldr	r3, [sp, #28]
 80061da:	3308      	adds	r3, #8
 80061dc:	9307      	str	r3, [sp, #28]
 80061de:	9b06      	ldr	r3, [sp, #24]
 80061e0:	3308      	adds	r3, #8
 80061e2:	9306      	str	r3, [sp, #24]
 80061e4:	9b05      	ldr	r3, [sp, #20]
 80061e6:	3308      	adds	r3, #8
 80061e8:	9305      	str	r3, [sp, #20]
 80061ea:	9b04      	ldr	r3, [sp, #16]
 80061ec:	3308      	adds	r3, #8
 80061ee:	9304      	str	r3, [sp, #16]
 80061f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80061f2:	f109 0901 	add.w	r9, r9, #1
 80061f6:	454b      	cmp	r3, r9
 80061f8:	f47f ae7d 	bne.w	8005ef6 <arm_radix8_butterfly_f32+0x25e>
 80061fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061fe:	00db      	lsls	r3, r3, #3
 8006200:	b29b      	uxth	r3, r3
 8006202:	46d9      	mov	r9, fp
 8006204:	9310      	str	r3, [sp, #64]	; 0x40
 8006206:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800620a:	e554      	b.n	8005cb6 <arm_radix8_butterfly_f32+0x1e>
 800620c:	b015      	add	sp, #84	; 0x54
 800620e:	ecbd 8b10 	vpop	{d8-d15}
 8006212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006216:	bf00      	nop

08006218 <srand>:
 8006218:	b538      	push	{r3, r4, r5, lr}
 800621a:	4b10      	ldr	r3, [pc, #64]	; (800625c <srand+0x44>)
 800621c:	681d      	ldr	r5, [r3, #0]
 800621e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006220:	4604      	mov	r4, r0
 8006222:	b9b3      	cbnz	r3, 8006252 <srand+0x3a>
 8006224:	2018      	movs	r0, #24
 8006226:	f000 fa3b 	bl	80066a0 <malloc>
 800622a:	4602      	mov	r2, r0
 800622c:	6328      	str	r0, [r5, #48]	; 0x30
 800622e:	b920      	cbnz	r0, 800623a <srand+0x22>
 8006230:	4b0b      	ldr	r3, [pc, #44]	; (8006260 <srand+0x48>)
 8006232:	480c      	ldr	r0, [pc, #48]	; (8006264 <srand+0x4c>)
 8006234:	2146      	movs	r1, #70	; 0x46
 8006236:	f000 f9c9 	bl	80065cc <__assert_func>
 800623a:	490b      	ldr	r1, [pc, #44]	; (8006268 <srand+0x50>)
 800623c:	4b0b      	ldr	r3, [pc, #44]	; (800626c <srand+0x54>)
 800623e:	e9c0 1300 	strd	r1, r3, [r0]
 8006242:	4b0b      	ldr	r3, [pc, #44]	; (8006270 <srand+0x58>)
 8006244:	6083      	str	r3, [r0, #8]
 8006246:	230b      	movs	r3, #11
 8006248:	8183      	strh	r3, [r0, #12]
 800624a:	2100      	movs	r1, #0
 800624c:	2001      	movs	r0, #1
 800624e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006252:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8006254:	2200      	movs	r2, #0
 8006256:	611c      	str	r4, [r3, #16]
 8006258:	615a      	str	r2, [r3, #20]
 800625a:	bd38      	pop	{r3, r4, r5, pc}
 800625c:	20000064 	.word	0x20000064
 8006260:	0801aaa0 	.word	0x0801aaa0
 8006264:	0801aab7 	.word	0x0801aab7
 8006268:	abcd330e 	.word	0xabcd330e
 800626c:	e66d1234 	.word	0xe66d1234
 8006270:	0005deec 	.word	0x0005deec

08006274 <rand>:
 8006274:	4b16      	ldr	r3, [pc, #88]	; (80062d0 <rand+0x5c>)
 8006276:	b510      	push	{r4, lr}
 8006278:	681c      	ldr	r4, [r3, #0]
 800627a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800627c:	b9b3      	cbnz	r3, 80062ac <rand+0x38>
 800627e:	2018      	movs	r0, #24
 8006280:	f000 fa0e 	bl	80066a0 <malloc>
 8006284:	4602      	mov	r2, r0
 8006286:	6320      	str	r0, [r4, #48]	; 0x30
 8006288:	b920      	cbnz	r0, 8006294 <rand+0x20>
 800628a:	4b12      	ldr	r3, [pc, #72]	; (80062d4 <rand+0x60>)
 800628c:	4812      	ldr	r0, [pc, #72]	; (80062d8 <rand+0x64>)
 800628e:	2152      	movs	r1, #82	; 0x52
 8006290:	f000 f99c 	bl	80065cc <__assert_func>
 8006294:	4911      	ldr	r1, [pc, #68]	; (80062dc <rand+0x68>)
 8006296:	4b12      	ldr	r3, [pc, #72]	; (80062e0 <rand+0x6c>)
 8006298:	e9c0 1300 	strd	r1, r3, [r0]
 800629c:	4b11      	ldr	r3, [pc, #68]	; (80062e4 <rand+0x70>)
 800629e:	6083      	str	r3, [r0, #8]
 80062a0:	230b      	movs	r3, #11
 80062a2:	8183      	strh	r3, [r0, #12]
 80062a4:	2100      	movs	r1, #0
 80062a6:	2001      	movs	r0, #1
 80062a8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80062ac:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80062ae:	480e      	ldr	r0, [pc, #56]	; (80062e8 <rand+0x74>)
 80062b0:	690b      	ldr	r3, [r1, #16]
 80062b2:	694c      	ldr	r4, [r1, #20]
 80062b4:	4a0d      	ldr	r2, [pc, #52]	; (80062ec <rand+0x78>)
 80062b6:	4358      	muls	r0, r3
 80062b8:	fb02 0004 	mla	r0, r2, r4, r0
 80062bc:	fba3 3202 	umull	r3, r2, r3, r2
 80062c0:	3301      	adds	r3, #1
 80062c2:	eb40 0002 	adc.w	r0, r0, r2
 80062c6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80062ca:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80062ce:	bd10      	pop	{r4, pc}
 80062d0:	20000064 	.word	0x20000064
 80062d4:	0801aaa0 	.word	0x0801aaa0
 80062d8:	0801aab7 	.word	0x0801aab7
 80062dc:	abcd330e 	.word	0xabcd330e
 80062e0:	e66d1234 	.word	0xe66d1234
 80062e4:	0005deec 	.word	0x0005deec
 80062e8:	5851f42d 	.word	0x5851f42d
 80062ec:	4c957f2d 	.word	0x4c957f2d

080062f0 <std>:
 80062f0:	2300      	movs	r3, #0
 80062f2:	b510      	push	{r4, lr}
 80062f4:	4604      	mov	r4, r0
 80062f6:	e9c0 3300 	strd	r3, r3, [r0]
 80062fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062fe:	6083      	str	r3, [r0, #8]
 8006300:	8181      	strh	r1, [r0, #12]
 8006302:	6643      	str	r3, [r0, #100]	; 0x64
 8006304:	81c2      	strh	r2, [r0, #14]
 8006306:	6183      	str	r3, [r0, #24]
 8006308:	4619      	mov	r1, r3
 800630a:	2208      	movs	r2, #8
 800630c:	305c      	adds	r0, #92	; 0x5c
 800630e:	f000 f8e2 	bl	80064d6 <memset>
 8006312:	4b05      	ldr	r3, [pc, #20]	; (8006328 <std+0x38>)
 8006314:	6263      	str	r3, [r4, #36]	; 0x24
 8006316:	4b05      	ldr	r3, [pc, #20]	; (800632c <std+0x3c>)
 8006318:	62a3      	str	r3, [r4, #40]	; 0x28
 800631a:	4b05      	ldr	r3, [pc, #20]	; (8006330 <std+0x40>)
 800631c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800631e:	4b05      	ldr	r3, [pc, #20]	; (8006334 <std+0x44>)
 8006320:	6224      	str	r4, [r4, #32]
 8006322:	6323      	str	r3, [r4, #48]	; 0x30
 8006324:	bd10      	pop	{r4, pc}
 8006326:	bf00      	nop
 8006328:	08006451 	.word	0x08006451
 800632c:	08006473 	.word	0x08006473
 8006330:	080064ab 	.word	0x080064ab
 8006334:	080064cf 	.word	0x080064cf

08006338 <stdio_exit_handler>:
 8006338:	4a02      	ldr	r2, [pc, #8]	; (8006344 <stdio_exit_handler+0xc>)
 800633a:	4903      	ldr	r1, [pc, #12]	; (8006348 <stdio_exit_handler+0x10>)
 800633c:	4803      	ldr	r0, [pc, #12]	; (800634c <stdio_exit_handler+0x14>)
 800633e:	f000 b869 	b.w	8006414 <_fwalk_sglue>
 8006342:	bf00      	nop
 8006344:	2000000c 	.word	0x2000000c
 8006348:	08006915 	.word	0x08006915
 800634c:	20000018 	.word	0x20000018

08006350 <cleanup_stdio>:
 8006350:	6841      	ldr	r1, [r0, #4]
 8006352:	4b0c      	ldr	r3, [pc, #48]	; (8006384 <cleanup_stdio+0x34>)
 8006354:	4299      	cmp	r1, r3
 8006356:	b510      	push	{r4, lr}
 8006358:	4604      	mov	r4, r0
 800635a:	d001      	beq.n	8006360 <cleanup_stdio+0x10>
 800635c:	f000 fada 	bl	8006914 <_fflush_r>
 8006360:	68a1      	ldr	r1, [r4, #8]
 8006362:	4b09      	ldr	r3, [pc, #36]	; (8006388 <cleanup_stdio+0x38>)
 8006364:	4299      	cmp	r1, r3
 8006366:	d002      	beq.n	800636e <cleanup_stdio+0x1e>
 8006368:	4620      	mov	r0, r4
 800636a:	f000 fad3 	bl	8006914 <_fflush_r>
 800636e:	68e1      	ldr	r1, [r4, #12]
 8006370:	4b06      	ldr	r3, [pc, #24]	; (800638c <cleanup_stdio+0x3c>)
 8006372:	4299      	cmp	r1, r3
 8006374:	d004      	beq.n	8006380 <cleanup_stdio+0x30>
 8006376:	4620      	mov	r0, r4
 8006378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800637c:	f000 baca 	b.w	8006914 <_fflush_r>
 8006380:	bd10      	pop	{r4, pc}
 8006382:	bf00      	nop
 8006384:	20061e44 	.word	0x20061e44
 8006388:	20061eac 	.word	0x20061eac
 800638c:	20061f14 	.word	0x20061f14

08006390 <global_stdio_init.part.0>:
 8006390:	b510      	push	{r4, lr}
 8006392:	4b0b      	ldr	r3, [pc, #44]	; (80063c0 <global_stdio_init.part.0+0x30>)
 8006394:	4c0b      	ldr	r4, [pc, #44]	; (80063c4 <global_stdio_init.part.0+0x34>)
 8006396:	4a0c      	ldr	r2, [pc, #48]	; (80063c8 <global_stdio_init.part.0+0x38>)
 8006398:	601a      	str	r2, [r3, #0]
 800639a:	4620      	mov	r0, r4
 800639c:	2200      	movs	r2, #0
 800639e:	2104      	movs	r1, #4
 80063a0:	f7ff ffa6 	bl	80062f0 <std>
 80063a4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80063a8:	2201      	movs	r2, #1
 80063aa:	2109      	movs	r1, #9
 80063ac:	f7ff ffa0 	bl	80062f0 <std>
 80063b0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80063b4:	2202      	movs	r2, #2
 80063b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063ba:	2112      	movs	r1, #18
 80063bc:	f7ff bf98 	b.w	80062f0 <std>
 80063c0:	20061f7c 	.word	0x20061f7c
 80063c4:	20061e44 	.word	0x20061e44
 80063c8:	08006339 	.word	0x08006339

080063cc <__sfp_lock_acquire>:
 80063cc:	4801      	ldr	r0, [pc, #4]	; (80063d4 <__sfp_lock_acquire+0x8>)
 80063ce:	f000 b8fb 	b.w	80065c8 <__retarget_lock_acquire_recursive>
 80063d2:	bf00      	nop
 80063d4:	20061f85 	.word	0x20061f85

080063d8 <__sfp_lock_release>:
 80063d8:	4801      	ldr	r0, [pc, #4]	; (80063e0 <__sfp_lock_release+0x8>)
 80063da:	f000 b8f6 	b.w	80065ca <__retarget_lock_release_recursive>
 80063de:	bf00      	nop
 80063e0:	20061f85 	.word	0x20061f85

080063e4 <__sinit>:
 80063e4:	b510      	push	{r4, lr}
 80063e6:	4604      	mov	r4, r0
 80063e8:	f7ff fff0 	bl	80063cc <__sfp_lock_acquire>
 80063ec:	6a23      	ldr	r3, [r4, #32]
 80063ee:	b11b      	cbz	r3, 80063f8 <__sinit+0x14>
 80063f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063f4:	f7ff bff0 	b.w	80063d8 <__sfp_lock_release>
 80063f8:	4b04      	ldr	r3, [pc, #16]	; (800640c <__sinit+0x28>)
 80063fa:	6223      	str	r3, [r4, #32]
 80063fc:	4b04      	ldr	r3, [pc, #16]	; (8006410 <__sinit+0x2c>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d1f5      	bne.n	80063f0 <__sinit+0xc>
 8006404:	f7ff ffc4 	bl	8006390 <global_stdio_init.part.0>
 8006408:	e7f2      	b.n	80063f0 <__sinit+0xc>
 800640a:	bf00      	nop
 800640c:	08006351 	.word	0x08006351
 8006410:	20061f7c 	.word	0x20061f7c

08006414 <_fwalk_sglue>:
 8006414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006418:	4607      	mov	r7, r0
 800641a:	4688      	mov	r8, r1
 800641c:	4614      	mov	r4, r2
 800641e:	2600      	movs	r6, #0
 8006420:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006424:	f1b9 0901 	subs.w	r9, r9, #1
 8006428:	d505      	bpl.n	8006436 <_fwalk_sglue+0x22>
 800642a:	6824      	ldr	r4, [r4, #0]
 800642c:	2c00      	cmp	r4, #0
 800642e:	d1f7      	bne.n	8006420 <_fwalk_sglue+0xc>
 8006430:	4630      	mov	r0, r6
 8006432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006436:	89ab      	ldrh	r3, [r5, #12]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d907      	bls.n	800644c <_fwalk_sglue+0x38>
 800643c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006440:	3301      	adds	r3, #1
 8006442:	d003      	beq.n	800644c <_fwalk_sglue+0x38>
 8006444:	4629      	mov	r1, r5
 8006446:	4638      	mov	r0, r7
 8006448:	47c0      	blx	r8
 800644a:	4306      	orrs	r6, r0
 800644c:	3568      	adds	r5, #104	; 0x68
 800644e:	e7e9      	b.n	8006424 <_fwalk_sglue+0x10>

08006450 <__sread>:
 8006450:	b510      	push	{r4, lr}
 8006452:	460c      	mov	r4, r1
 8006454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006458:	f000 f868 	bl	800652c <_read_r>
 800645c:	2800      	cmp	r0, #0
 800645e:	bfab      	itete	ge
 8006460:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006462:	89a3      	ldrhlt	r3, [r4, #12]
 8006464:	181b      	addge	r3, r3, r0
 8006466:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800646a:	bfac      	ite	ge
 800646c:	6563      	strge	r3, [r4, #84]	; 0x54
 800646e:	81a3      	strhlt	r3, [r4, #12]
 8006470:	bd10      	pop	{r4, pc}

08006472 <__swrite>:
 8006472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006476:	461f      	mov	r7, r3
 8006478:	898b      	ldrh	r3, [r1, #12]
 800647a:	05db      	lsls	r3, r3, #23
 800647c:	4605      	mov	r5, r0
 800647e:	460c      	mov	r4, r1
 8006480:	4616      	mov	r6, r2
 8006482:	d505      	bpl.n	8006490 <__swrite+0x1e>
 8006484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006488:	2302      	movs	r3, #2
 800648a:	2200      	movs	r2, #0
 800648c:	f000 f83c 	bl	8006508 <_lseek_r>
 8006490:	89a3      	ldrh	r3, [r4, #12]
 8006492:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006496:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800649a:	81a3      	strh	r3, [r4, #12]
 800649c:	4632      	mov	r2, r6
 800649e:	463b      	mov	r3, r7
 80064a0:	4628      	mov	r0, r5
 80064a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064a6:	f000 b853 	b.w	8006550 <_write_r>

080064aa <__sseek>:
 80064aa:	b510      	push	{r4, lr}
 80064ac:	460c      	mov	r4, r1
 80064ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064b2:	f000 f829 	bl	8006508 <_lseek_r>
 80064b6:	1c43      	adds	r3, r0, #1
 80064b8:	89a3      	ldrh	r3, [r4, #12]
 80064ba:	bf15      	itete	ne
 80064bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80064be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80064c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80064c6:	81a3      	strheq	r3, [r4, #12]
 80064c8:	bf18      	it	ne
 80064ca:	81a3      	strhne	r3, [r4, #12]
 80064cc:	bd10      	pop	{r4, pc}

080064ce <__sclose>:
 80064ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064d2:	f000 b809 	b.w	80064e8 <_close_r>

080064d6 <memset>:
 80064d6:	4402      	add	r2, r0
 80064d8:	4603      	mov	r3, r0
 80064da:	4293      	cmp	r3, r2
 80064dc:	d100      	bne.n	80064e0 <memset+0xa>
 80064de:	4770      	bx	lr
 80064e0:	f803 1b01 	strb.w	r1, [r3], #1
 80064e4:	e7f9      	b.n	80064da <memset+0x4>
	...

080064e8 <_close_r>:
 80064e8:	b538      	push	{r3, r4, r5, lr}
 80064ea:	4d06      	ldr	r5, [pc, #24]	; (8006504 <_close_r+0x1c>)
 80064ec:	2300      	movs	r3, #0
 80064ee:	4604      	mov	r4, r0
 80064f0:	4608      	mov	r0, r1
 80064f2:	602b      	str	r3, [r5, #0]
 80064f4:	f7fa feaf 	bl	8001256 <_close>
 80064f8:	1c43      	adds	r3, r0, #1
 80064fa:	d102      	bne.n	8006502 <_close_r+0x1a>
 80064fc:	682b      	ldr	r3, [r5, #0]
 80064fe:	b103      	cbz	r3, 8006502 <_close_r+0x1a>
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	bd38      	pop	{r3, r4, r5, pc}
 8006504:	20061f80 	.word	0x20061f80

08006508 <_lseek_r>:
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4d07      	ldr	r5, [pc, #28]	; (8006528 <_lseek_r+0x20>)
 800650c:	4604      	mov	r4, r0
 800650e:	4608      	mov	r0, r1
 8006510:	4611      	mov	r1, r2
 8006512:	2200      	movs	r2, #0
 8006514:	602a      	str	r2, [r5, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	f7fa fec4 	bl	80012a4 <_lseek>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d102      	bne.n	8006526 <_lseek_r+0x1e>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b103      	cbz	r3, 8006526 <_lseek_r+0x1e>
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	bd38      	pop	{r3, r4, r5, pc}
 8006528:	20061f80 	.word	0x20061f80

0800652c <_read_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4d07      	ldr	r5, [pc, #28]	; (800654c <_read_r+0x20>)
 8006530:	4604      	mov	r4, r0
 8006532:	4608      	mov	r0, r1
 8006534:	4611      	mov	r1, r2
 8006536:	2200      	movs	r2, #0
 8006538:	602a      	str	r2, [r5, #0]
 800653a:	461a      	mov	r2, r3
 800653c:	f7fa fe52 	bl	80011e4 <_read>
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d102      	bne.n	800654a <_read_r+0x1e>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	b103      	cbz	r3, 800654a <_read_r+0x1e>
 8006548:	6023      	str	r3, [r4, #0]
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	20061f80 	.word	0x20061f80

08006550 <_write_r>:
 8006550:	b538      	push	{r3, r4, r5, lr}
 8006552:	4d07      	ldr	r5, [pc, #28]	; (8006570 <_write_r+0x20>)
 8006554:	4604      	mov	r4, r0
 8006556:	4608      	mov	r0, r1
 8006558:	4611      	mov	r1, r2
 800655a:	2200      	movs	r2, #0
 800655c:	602a      	str	r2, [r5, #0]
 800655e:	461a      	mov	r2, r3
 8006560:	f7fa fe5d 	bl	800121e <_write>
 8006564:	1c43      	adds	r3, r0, #1
 8006566:	d102      	bne.n	800656e <_write_r+0x1e>
 8006568:	682b      	ldr	r3, [r5, #0]
 800656a:	b103      	cbz	r3, 800656e <_write_r+0x1e>
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	bd38      	pop	{r3, r4, r5, pc}
 8006570:	20061f80 	.word	0x20061f80

08006574 <__errno>:
 8006574:	4b01      	ldr	r3, [pc, #4]	; (800657c <__errno+0x8>)
 8006576:	6818      	ldr	r0, [r3, #0]
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	20000064 	.word	0x20000064

08006580 <__libc_init_array>:
 8006580:	b570      	push	{r4, r5, r6, lr}
 8006582:	4d0d      	ldr	r5, [pc, #52]	; (80065b8 <__libc_init_array+0x38>)
 8006584:	4c0d      	ldr	r4, [pc, #52]	; (80065bc <__libc_init_array+0x3c>)
 8006586:	1b64      	subs	r4, r4, r5
 8006588:	10a4      	asrs	r4, r4, #2
 800658a:	2600      	movs	r6, #0
 800658c:	42a6      	cmp	r6, r4
 800658e:	d109      	bne.n	80065a4 <__libc_init_array+0x24>
 8006590:	4d0b      	ldr	r5, [pc, #44]	; (80065c0 <__libc_init_array+0x40>)
 8006592:	4c0c      	ldr	r4, [pc, #48]	; (80065c4 <__libc_init_array+0x44>)
 8006594:	f000 fe62 	bl	800725c <_init>
 8006598:	1b64      	subs	r4, r4, r5
 800659a:	10a4      	asrs	r4, r4, #2
 800659c:	2600      	movs	r6, #0
 800659e:	42a6      	cmp	r6, r4
 80065a0:	d105      	bne.n	80065ae <__libc_init_array+0x2e>
 80065a2:	bd70      	pop	{r4, r5, r6, pc}
 80065a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80065a8:	4798      	blx	r3
 80065aa:	3601      	adds	r6, #1
 80065ac:	e7ee      	b.n	800658c <__libc_init_array+0xc>
 80065ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80065b2:	4798      	blx	r3
 80065b4:	3601      	adds	r6, #1
 80065b6:	e7f2      	b.n	800659e <__libc_init_array+0x1e>
 80065b8:	0801ab80 	.word	0x0801ab80
 80065bc:	0801ab80 	.word	0x0801ab80
 80065c0:	0801ab80 	.word	0x0801ab80
 80065c4:	0801ab84 	.word	0x0801ab84

080065c8 <__retarget_lock_acquire_recursive>:
 80065c8:	4770      	bx	lr

080065ca <__retarget_lock_release_recursive>:
 80065ca:	4770      	bx	lr

080065cc <__assert_func>:
 80065cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80065ce:	4614      	mov	r4, r2
 80065d0:	461a      	mov	r2, r3
 80065d2:	4b09      	ldr	r3, [pc, #36]	; (80065f8 <__assert_func+0x2c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4605      	mov	r5, r0
 80065d8:	68d8      	ldr	r0, [r3, #12]
 80065da:	b14c      	cbz	r4, 80065f0 <__assert_func+0x24>
 80065dc:	4b07      	ldr	r3, [pc, #28]	; (80065fc <__assert_func+0x30>)
 80065de:	9100      	str	r1, [sp, #0]
 80065e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80065e4:	4906      	ldr	r1, [pc, #24]	; (8006600 <__assert_func+0x34>)
 80065e6:	462b      	mov	r3, r5
 80065e8:	f000 f9bc 	bl	8006964 <fiprintf>
 80065ec:	f000 f9dc 	bl	80069a8 <abort>
 80065f0:	4b04      	ldr	r3, [pc, #16]	; (8006604 <__assert_func+0x38>)
 80065f2:	461c      	mov	r4, r3
 80065f4:	e7f3      	b.n	80065de <__assert_func+0x12>
 80065f6:	bf00      	nop
 80065f8:	20000064 	.word	0x20000064
 80065fc:	0801ab0f 	.word	0x0801ab0f
 8006600:	0801ab1c 	.word	0x0801ab1c
 8006604:	0801ab4a 	.word	0x0801ab4a

08006608 <_free_r>:
 8006608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800660a:	2900      	cmp	r1, #0
 800660c:	d044      	beq.n	8006698 <_free_r+0x90>
 800660e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006612:	9001      	str	r0, [sp, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	f1a1 0404 	sub.w	r4, r1, #4
 800661a:	bfb8      	it	lt
 800661c:	18e4      	addlt	r4, r4, r3
 800661e:	f000 f8e7 	bl	80067f0 <__malloc_lock>
 8006622:	4a1e      	ldr	r2, [pc, #120]	; (800669c <_free_r+0x94>)
 8006624:	9801      	ldr	r0, [sp, #4]
 8006626:	6813      	ldr	r3, [r2, #0]
 8006628:	b933      	cbnz	r3, 8006638 <_free_r+0x30>
 800662a:	6063      	str	r3, [r4, #4]
 800662c:	6014      	str	r4, [r2, #0]
 800662e:	b003      	add	sp, #12
 8006630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006634:	f000 b8e2 	b.w	80067fc <__malloc_unlock>
 8006638:	42a3      	cmp	r3, r4
 800663a:	d908      	bls.n	800664e <_free_r+0x46>
 800663c:	6825      	ldr	r5, [r4, #0]
 800663e:	1961      	adds	r1, r4, r5
 8006640:	428b      	cmp	r3, r1
 8006642:	bf01      	itttt	eq
 8006644:	6819      	ldreq	r1, [r3, #0]
 8006646:	685b      	ldreq	r3, [r3, #4]
 8006648:	1949      	addeq	r1, r1, r5
 800664a:	6021      	streq	r1, [r4, #0]
 800664c:	e7ed      	b.n	800662a <_free_r+0x22>
 800664e:	461a      	mov	r2, r3
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	b10b      	cbz	r3, 8006658 <_free_r+0x50>
 8006654:	42a3      	cmp	r3, r4
 8006656:	d9fa      	bls.n	800664e <_free_r+0x46>
 8006658:	6811      	ldr	r1, [r2, #0]
 800665a:	1855      	adds	r5, r2, r1
 800665c:	42a5      	cmp	r5, r4
 800665e:	d10b      	bne.n	8006678 <_free_r+0x70>
 8006660:	6824      	ldr	r4, [r4, #0]
 8006662:	4421      	add	r1, r4
 8006664:	1854      	adds	r4, r2, r1
 8006666:	42a3      	cmp	r3, r4
 8006668:	6011      	str	r1, [r2, #0]
 800666a:	d1e0      	bne.n	800662e <_free_r+0x26>
 800666c:	681c      	ldr	r4, [r3, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	6053      	str	r3, [r2, #4]
 8006672:	440c      	add	r4, r1
 8006674:	6014      	str	r4, [r2, #0]
 8006676:	e7da      	b.n	800662e <_free_r+0x26>
 8006678:	d902      	bls.n	8006680 <_free_r+0x78>
 800667a:	230c      	movs	r3, #12
 800667c:	6003      	str	r3, [r0, #0]
 800667e:	e7d6      	b.n	800662e <_free_r+0x26>
 8006680:	6825      	ldr	r5, [r4, #0]
 8006682:	1961      	adds	r1, r4, r5
 8006684:	428b      	cmp	r3, r1
 8006686:	bf04      	itt	eq
 8006688:	6819      	ldreq	r1, [r3, #0]
 800668a:	685b      	ldreq	r3, [r3, #4]
 800668c:	6063      	str	r3, [r4, #4]
 800668e:	bf04      	itt	eq
 8006690:	1949      	addeq	r1, r1, r5
 8006692:	6021      	streq	r1, [r4, #0]
 8006694:	6054      	str	r4, [r2, #4]
 8006696:	e7ca      	b.n	800662e <_free_r+0x26>
 8006698:	b003      	add	sp, #12
 800669a:	bd30      	pop	{r4, r5, pc}
 800669c:	20061f88 	.word	0x20061f88

080066a0 <malloc>:
 80066a0:	4b02      	ldr	r3, [pc, #8]	; (80066ac <malloc+0xc>)
 80066a2:	4601      	mov	r1, r0
 80066a4:	6818      	ldr	r0, [r3, #0]
 80066a6:	f000 b823 	b.w	80066f0 <_malloc_r>
 80066aa:	bf00      	nop
 80066ac:	20000064 	.word	0x20000064

080066b0 <sbrk_aligned>:
 80066b0:	b570      	push	{r4, r5, r6, lr}
 80066b2:	4e0e      	ldr	r6, [pc, #56]	; (80066ec <sbrk_aligned+0x3c>)
 80066b4:	460c      	mov	r4, r1
 80066b6:	6831      	ldr	r1, [r6, #0]
 80066b8:	4605      	mov	r5, r0
 80066ba:	b911      	cbnz	r1, 80066c2 <sbrk_aligned+0x12>
 80066bc:	f000 f964 	bl	8006988 <_sbrk_r>
 80066c0:	6030      	str	r0, [r6, #0]
 80066c2:	4621      	mov	r1, r4
 80066c4:	4628      	mov	r0, r5
 80066c6:	f000 f95f 	bl	8006988 <_sbrk_r>
 80066ca:	1c43      	adds	r3, r0, #1
 80066cc:	d00a      	beq.n	80066e4 <sbrk_aligned+0x34>
 80066ce:	1cc4      	adds	r4, r0, #3
 80066d0:	f024 0403 	bic.w	r4, r4, #3
 80066d4:	42a0      	cmp	r0, r4
 80066d6:	d007      	beq.n	80066e8 <sbrk_aligned+0x38>
 80066d8:	1a21      	subs	r1, r4, r0
 80066da:	4628      	mov	r0, r5
 80066dc:	f000 f954 	bl	8006988 <_sbrk_r>
 80066e0:	3001      	adds	r0, #1
 80066e2:	d101      	bne.n	80066e8 <sbrk_aligned+0x38>
 80066e4:	f04f 34ff 	mov.w	r4, #4294967295
 80066e8:	4620      	mov	r0, r4
 80066ea:	bd70      	pop	{r4, r5, r6, pc}
 80066ec:	20061f8c 	.word	0x20061f8c

080066f0 <_malloc_r>:
 80066f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f4:	1ccd      	adds	r5, r1, #3
 80066f6:	f025 0503 	bic.w	r5, r5, #3
 80066fa:	3508      	adds	r5, #8
 80066fc:	2d0c      	cmp	r5, #12
 80066fe:	bf38      	it	cc
 8006700:	250c      	movcc	r5, #12
 8006702:	2d00      	cmp	r5, #0
 8006704:	4607      	mov	r7, r0
 8006706:	db01      	blt.n	800670c <_malloc_r+0x1c>
 8006708:	42a9      	cmp	r1, r5
 800670a:	d905      	bls.n	8006718 <_malloc_r+0x28>
 800670c:	230c      	movs	r3, #12
 800670e:	603b      	str	r3, [r7, #0]
 8006710:	2600      	movs	r6, #0
 8006712:	4630      	mov	r0, r6
 8006714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006718:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80067ec <_malloc_r+0xfc>
 800671c:	f000 f868 	bl	80067f0 <__malloc_lock>
 8006720:	f8d8 3000 	ldr.w	r3, [r8]
 8006724:	461c      	mov	r4, r3
 8006726:	bb5c      	cbnz	r4, 8006780 <_malloc_r+0x90>
 8006728:	4629      	mov	r1, r5
 800672a:	4638      	mov	r0, r7
 800672c:	f7ff ffc0 	bl	80066b0 <sbrk_aligned>
 8006730:	1c43      	adds	r3, r0, #1
 8006732:	4604      	mov	r4, r0
 8006734:	d155      	bne.n	80067e2 <_malloc_r+0xf2>
 8006736:	f8d8 4000 	ldr.w	r4, [r8]
 800673a:	4626      	mov	r6, r4
 800673c:	2e00      	cmp	r6, #0
 800673e:	d145      	bne.n	80067cc <_malloc_r+0xdc>
 8006740:	2c00      	cmp	r4, #0
 8006742:	d048      	beq.n	80067d6 <_malloc_r+0xe6>
 8006744:	6823      	ldr	r3, [r4, #0]
 8006746:	4631      	mov	r1, r6
 8006748:	4638      	mov	r0, r7
 800674a:	eb04 0903 	add.w	r9, r4, r3
 800674e:	f000 f91b 	bl	8006988 <_sbrk_r>
 8006752:	4581      	cmp	r9, r0
 8006754:	d13f      	bne.n	80067d6 <_malloc_r+0xe6>
 8006756:	6821      	ldr	r1, [r4, #0]
 8006758:	1a6d      	subs	r5, r5, r1
 800675a:	4629      	mov	r1, r5
 800675c:	4638      	mov	r0, r7
 800675e:	f7ff ffa7 	bl	80066b0 <sbrk_aligned>
 8006762:	3001      	adds	r0, #1
 8006764:	d037      	beq.n	80067d6 <_malloc_r+0xe6>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	442b      	add	r3, r5
 800676a:	6023      	str	r3, [r4, #0]
 800676c:	f8d8 3000 	ldr.w	r3, [r8]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d038      	beq.n	80067e6 <_malloc_r+0xf6>
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	42a2      	cmp	r2, r4
 8006778:	d12b      	bne.n	80067d2 <_malloc_r+0xe2>
 800677a:	2200      	movs	r2, #0
 800677c:	605a      	str	r2, [r3, #4]
 800677e:	e00f      	b.n	80067a0 <_malloc_r+0xb0>
 8006780:	6822      	ldr	r2, [r4, #0]
 8006782:	1b52      	subs	r2, r2, r5
 8006784:	d41f      	bmi.n	80067c6 <_malloc_r+0xd6>
 8006786:	2a0b      	cmp	r2, #11
 8006788:	d917      	bls.n	80067ba <_malloc_r+0xca>
 800678a:	1961      	adds	r1, r4, r5
 800678c:	42a3      	cmp	r3, r4
 800678e:	6025      	str	r5, [r4, #0]
 8006790:	bf18      	it	ne
 8006792:	6059      	strne	r1, [r3, #4]
 8006794:	6863      	ldr	r3, [r4, #4]
 8006796:	bf08      	it	eq
 8006798:	f8c8 1000 	streq.w	r1, [r8]
 800679c:	5162      	str	r2, [r4, r5]
 800679e:	604b      	str	r3, [r1, #4]
 80067a0:	4638      	mov	r0, r7
 80067a2:	f104 060b 	add.w	r6, r4, #11
 80067a6:	f000 f829 	bl	80067fc <__malloc_unlock>
 80067aa:	f026 0607 	bic.w	r6, r6, #7
 80067ae:	1d23      	adds	r3, r4, #4
 80067b0:	1af2      	subs	r2, r6, r3
 80067b2:	d0ae      	beq.n	8006712 <_malloc_r+0x22>
 80067b4:	1b9b      	subs	r3, r3, r6
 80067b6:	50a3      	str	r3, [r4, r2]
 80067b8:	e7ab      	b.n	8006712 <_malloc_r+0x22>
 80067ba:	42a3      	cmp	r3, r4
 80067bc:	6862      	ldr	r2, [r4, #4]
 80067be:	d1dd      	bne.n	800677c <_malloc_r+0x8c>
 80067c0:	f8c8 2000 	str.w	r2, [r8]
 80067c4:	e7ec      	b.n	80067a0 <_malloc_r+0xb0>
 80067c6:	4623      	mov	r3, r4
 80067c8:	6864      	ldr	r4, [r4, #4]
 80067ca:	e7ac      	b.n	8006726 <_malloc_r+0x36>
 80067cc:	4634      	mov	r4, r6
 80067ce:	6876      	ldr	r6, [r6, #4]
 80067d0:	e7b4      	b.n	800673c <_malloc_r+0x4c>
 80067d2:	4613      	mov	r3, r2
 80067d4:	e7cc      	b.n	8006770 <_malloc_r+0x80>
 80067d6:	230c      	movs	r3, #12
 80067d8:	603b      	str	r3, [r7, #0]
 80067da:	4638      	mov	r0, r7
 80067dc:	f000 f80e 	bl	80067fc <__malloc_unlock>
 80067e0:	e797      	b.n	8006712 <_malloc_r+0x22>
 80067e2:	6025      	str	r5, [r4, #0]
 80067e4:	e7dc      	b.n	80067a0 <_malloc_r+0xb0>
 80067e6:	605b      	str	r3, [r3, #4]
 80067e8:	deff      	udf	#255	; 0xff
 80067ea:	bf00      	nop
 80067ec:	20061f88 	.word	0x20061f88

080067f0 <__malloc_lock>:
 80067f0:	4801      	ldr	r0, [pc, #4]	; (80067f8 <__malloc_lock+0x8>)
 80067f2:	f7ff bee9 	b.w	80065c8 <__retarget_lock_acquire_recursive>
 80067f6:	bf00      	nop
 80067f8:	20061f84 	.word	0x20061f84

080067fc <__malloc_unlock>:
 80067fc:	4801      	ldr	r0, [pc, #4]	; (8006804 <__malloc_unlock+0x8>)
 80067fe:	f7ff bee4 	b.w	80065ca <__retarget_lock_release_recursive>
 8006802:	bf00      	nop
 8006804:	20061f84 	.word	0x20061f84

08006808 <__sflush_r>:
 8006808:	898a      	ldrh	r2, [r1, #12]
 800680a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800680e:	4605      	mov	r5, r0
 8006810:	0710      	lsls	r0, r2, #28
 8006812:	460c      	mov	r4, r1
 8006814:	d458      	bmi.n	80068c8 <__sflush_r+0xc0>
 8006816:	684b      	ldr	r3, [r1, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	dc05      	bgt.n	8006828 <__sflush_r+0x20>
 800681c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800681e:	2b00      	cmp	r3, #0
 8006820:	dc02      	bgt.n	8006828 <__sflush_r+0x20>
 8006822:	2000      	movs	r0, #0
 8006824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006828:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800682a:	2e00      	cmp	r6, #0
 800682c:	d0f9      	beq.n	8006822 <__sflush_r+0x1a>
 800682e:	2300      	movs	r3, #0
 8006830:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006834:	682f      	ldr	r7, [r5, #0]
 8006836:	6a21      	ldr	r1, [r4, #32]
 8006838:	602b      	str	r3, [r5, #0]
 800683a:	d032      	beq.n	80068a2 <__sflush_r+0x9a>
 800683c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800683e:	89a3      	ldrh	r3, [r4, #12]
 8006840:	075a      	lsls	r2, r3, #29
 8006842:	d505      	bpl.n	8006850 <__sflush_r+0x48>
 8006844:	6863      	ldr	r3, [r4, #4]
 8006846:	1ac0      	subs	r0, r0, r3
 8006848:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800684a:	b10b      	cbz	r3, 8006850 <__sflush_r+0x48>
 800684c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800684e:	1ac0      	subs	r0, r0, r3
 8006850:	2300      	movs	r3, #0
 8006852:	4602      	mov	r2, r0
 8006854:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006856:	6a21      	ldr	r1, [r4, #32]
 8006858:	4628      	mov	r0, r5
 800685a:	47b0      	blx	r6
 800685c:	1c43      	adds	r3, r0, #1
 800685e:	89a3      	ldrh	r3, [r4, #12]
 8006860:	d106      	bne.n	8006870 <__sflush_r+0x68>
 8006862:	6829      	ldr	r1, [r5, #0]
 8006864:	291d      	cmp	r1, #29
 8006866:	d82b      	bhi.n	80068c0 <__sflush_r+0xb8>
 8006868:	4a29      	ldr	r2, [pc, #164]	; (8006910 <__sflush_r+0x108>)
 800686a:	410a      	asrs	r2, r1
 800686c:	07d6      	lsls	r6, r2, #31
 800686e:	d427      	bmi.n	80068c0 <__sflush_r+0xb8>
 8006870:	2200      	movs	r2, #0
 8006872:	6062      	str	r2, [r4, #4]
 8006874:	04d9      	lsls	r1, r3, #19
 8006876:	6922      	ldr	r2, [r4, #16]
 8006878:	6022      	str	r2, [r4, #0]
 800687a:	d504      	bpl.n	8006886 <__sflush_r+0x7e>
 800687c:	1c42      	adds	r2, r0, #1
 800687e:	d101      	bne.n	8006884 <__sflush_r+0x7c>
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	b903      	cbnz	r3, 8006886 <__sflush_r+0x7e>
 8006884:	6560      	str	r0, [r4, #84]	; 0x54
 8006886:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006888:	602f      	str	r7, [r5, #0]
 800688a:	2900      	cmp	r1, #0
 800688c:	d0c9      	beq.n	8006822 <__sflush_r+0x1a>
 800688e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006892:	4299      	cmp	r1, r3
 8006894:	d002      	beq.n	800689c <__sflush_r+0x94>
 8006896:	4628      	mov	r0, r5
 8006898:	f7ff feb6 	bl	8006608 <_free_r>
 800689c:	2000      	movs	r0, #0
 800689e:	6360      	str	r0, [r4, #52]	; 0x34
 80068a0:	e7c0      	b.n	8006824 <__sflush_r+0x1c>
 80068a2:	2301      	movs	r3, #1
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b0      	blx	r6
 80068a8:	1c41      	adds	r1, r0, #1
 80068aa:	d1c8      	bne.n	800683e <__sflush_r+0x36>
 80068ac:	682b      	ldr	r3, [r5, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0c5      	beq.n	800683e <__sflush_r+0x36>
 80068b2:	2b1d      	cmp	r3, #29
 80068b4:	d001      	beq.n	80068ba <__sflush_r+0xb2>
 80068b6:	2b16      	cmp	r3, #22
 80068b8:	d101      	bne.n	80068be <__sflush_r+0xb6>
 80068ba:	602f      	str	r7, [r5, #0]
 80068bc:	e7b1      	b.n	8006822 <__sflush_r+0x1a>
 80068be:	89a3      	ldrh	r3, [r4, #12]
 80068c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068c4:	81a3      	strh	r3, [r4, #12]
 80068c6:	e7ad      	b.n	8006824 <__sflush_r+0x1c>
 80068c8:	690f      	ldr	r7, [r1, #16]
 80068ca:	2f00      	cmp	r7, #0
 80068cc:	d0a9      	beq.n	8006822 <__sflush_r+0x1a>
 80068ce:	0793      	lsls	r3, r2, #30
 80068d0:	680e      	ldr	r6, [r1, #0]
 80068d2:	bf08      	it	eq
 80068d4:	694b      	ldreq	r3, [r1, #20]
 80068d6:	600f      	str	r7, [r1, #0]
 80068d8:	bf18      	it	ne
 80068da:	2300      	movne	r3, #0
 80068dc:	eba6 0807 	sub.w	r8, r6, r7
 80068e0:	608b      	str	r3, [r1, #8]
 80068e2:	f1b8 0f00 	cmp.w	r8, #0
 80068e6:	dd9c      	ble.n	8006822 <__sflush_r+0x1a>
 80068e8:	6a21      	ldr	r1, [r4, #32]
 80068ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068ec:	4643      	mov	r3, r8
 80068ee:	463a      	mov	r2, r7
 80068f0:	4628      	mov	r0, r5
 80068f2:	47b0      	blx	r6
 80068f4:	2800      	cmp	r0, #0
 80068f6:	dc06      	bgt.n	8006906 <__sflush_r+0xfe>
 80068f8:	89a3      	ldrh	r3, [r4, #12]
 80068fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068fe:	81a3      	strh	r3, [r4, #12]
 8006900:	f04f 30ff 	mov.w	r0, #4294967295
 8006904:	e78e      	b.n	8006824 <__sflush_r+0x1c>
 8006906:	4407      	add	r7, r0
 8006908:	eba8 0800 	sub.w	r8, r8, r0
 800690c:	e7e9      	b.n	80068e2 <__sflush_r+0xda>
 800690e:	bf00      	nop
 8006910:	dfbffffe 	.word	0xdfbffffe

08006914 <_fflush_r>:
 8006914:	b538      	push	{r3, r4, r5, lr}
 8006916:	690b      	ldr	r3, [r1, #16]
 8006918:	4605      	mov	r5, r0
 800691a:	460c      	mov	r4, r1
 800691c:	b913      	cbnz	r3, 8006924 <_fflush_r+0x10>
 800691e:	2500      	movs	r5, #0
 8006920:	4628      	mov	r0, r5
 8006922:	bd38      	pop	{r3, r4, r5, pc}
 8006924:	b118      	cbz	r0, 800692e <_fflush_r+0x1a>
 8006926:	6a03      	ldr	r3, [r0, #32]
 8006928:	b90b      	cbnz	r3, 800692e <_fflush_r+0x1a>
 800692a:	f7ff fd5b 	bl	80063e4 <__sinit>
 800692e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d0f3      	beq.n	800691e <_fflush_r+0xa>
 8006936:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006938:	07d0      	lsls	r0, r2, #31
 800693a:	d404      	bmi.n	8006946 <_fflush_r+0x32>
 800693c:	0599      	lsls	r1, r3, #22
 800693e:	d402      	bmi.n	8006946 <_fflush_r+0x32>
 8006940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006942:	f7ff fe41 	bl	80065c8 <__retarget_lock_acquire_recursive>
 8006946:	4628      	mov	r0, r5
 8006948:	4621      	mov	r1, r4
 800694a:	f7ff ff5d 	bl	8006808 <__sflush_r>
 800694e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006950:	07da      	lsls	r2, r3, #31
 8006952:	4605      	mov	r5, r0
 8006954:	d4e4      	bmi.n	8006920 <_fflush_r+0xc>
 8006956:	89a3      	ldrh	r3, [r4, #12]
 8006958:	059b      	lsls	r3, r3, #22
 800695a:	d4e1      	bmi.n	8006920 <_fflush_r+0xc>
 800695c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800695e:	f7ff fe34 	bl	80065ca <__retarget_lock_release_recursive>
 8006962:	e7dd      	b.n	8006920 <_fflush_r+0xc>

08006964 <fiprintf>:
 8006964:	b40e      	push	{r1, r2, r3}
 8006966:	b503      	push	{r0, r1, lr}
 8006968:	4601      	mov	r1, r0
 800696a:	ab03      	add	r3, sp, #12
 800696c:	4805      	ldr	r0, [pc, #20]	; (8006984 <fiprintf+0x20>)
 800696e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006972:	6800      	ldr	r0, [r0, #0]
 8006974:	9301      	str	r3, [sp, #4]
 8006976:	f000 f847 	bl	8006a08 <_vfiprintf_r>
 800697a:	b002      	add	sp, #8
 800697c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006980:	b003      	add	sp, #12
 8006982:	4770      	bx	lr
 8006984:	20000064 	.word	0x20000064

08006988 <_sbrk_r>:
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	4d06      	ldr	r5, [pc, #24]	; (80069a4 <_sbrk_r+0x1c>)
 800698c:	2300      	movs	r3, #0
 800698e:	4604      	mov	r4, r0
 8006990:	4608      	mov	r0, r1
 8006992:	602b      	str	r3, [r5, #0]
 8006994:	f7fa fc94 	bl	80012c0 <_sbrk>
 8006998:	1c43      	adds	r3, r0, #1
 800699a:	d102      	bne.n	80069a2 <_sbrk_r+0x1a>
 800699c:	682b      	ldr	r3, [r5, #0]
 800699e:	b103      	cbz	r3, 80069a2 <_sbrk_r+0x1a>
 80069a0:	6023      	str	r3, [r4, #0]
 80069a2:	bd38      	pop	{r3, r4, r5, pc}
 80069a4:	20061f80 	.word	0x20061f80

080069a8 <abort>:
 80069a8:	b508      	push	{r3, lr}
 80069aa:	2006      	movs	r0, #6
 80069ac:	f000 fb94 	bl	80070d8 <raise>
 80069b0:	2001      	movs	r0, #1
 80069b2:	f7fa fc0d 	bl	80011d0 <_exit>

080069b6 <__sfputc_r>:
 80069b6:	6893      	ldr	r3, [r2, #8]
 80069b8:	3b01      	subs	r3, #1
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	b410      	push	{r4}
 80069be:	6093      	str	r3, [r2, #8]
 80069c0:	da08      	bge.n	80069d4 <__sfputc_r+0x1e>
 80069c2:	6994      	ldr	r4, [r2, #24]
 80069c4:	42a3      	cmp	r3, r4
 80069c6:	db01      	blt.n	80069cc <__sfputc_r+0x16>
 80069c8:	290a      	cmp	r1, #10
 80069ca:	d103      	bne.n	80069d4 <__sfputc_r+0x1e>
 80069cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069d0:	f000 bac4 	b.w	8006f5c <__swbuf_r>
 80069d4:	6813      	ldr	r3, [r2, #0]
 80069d6:	1c58      	adds	r0, r3, #1
 80069d8:	6010      	str	r0, [r2, #0]
 80069da:	7019      	strb	r1, [r3, #0]
 80069dc:	4608      	mov	r0, r1
 80069de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <__sfputs_r>:
 80069e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e6:	4606      	mov	r6, r0
 80069e8:	460f      	mov	r7, r1
 80069ea:	4614      	mov	r4, r2
 80069ec:	18d5      	adds	r5, r2, r3
 80069ee:	42ac      	cmp	r4, r5
 80069f0:	d101      	bne.n	80069f6 <__sfputs_r+0x12>
 80069f2:	2000      	movs	r0, #0
 80069f4:	e007      	b.n	8006a06 <__sfputs_r+0x22>
 80069f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069fa:	463a      	mov	r2, r7
 80069fc:	4630      	mov	r0, r6
 80069fe:	f7ff ffda 	bl	80069b6 <__sfputc_r>
 8006a02:	1c43      	adds	r3, r0, #1
 8006a04:	d1f3      	bne.n	80069ee <__sfputs_r+0xa>
 8006a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a08 <_vfiprintf_r>:
 8006a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0c:	460d      	mov	r5, r1
 8006a0e:	b09d      	sub	sp, #116	; 0x74
 8006a10:	4614      	mov	r4, r2
 8006a12:	4698      	mov	r8, r3
 8006a14:	4606      	mov	r6, r0
 8006a16:	b118      	cbz	r0, 8006a20 <_vfiprintf_r+0x18>
 8006a18:	6a03      	ldr	r3, [r0, #32]
 8006a1a:	b90b      	cbnz	r3, 8006a20 <_vfiprintf_r+0x18>
 8006a1c:	f7ff fce2 	bl	80063e4 <__sinit>
 8006a20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a22:	07d9      	lsls	r1, r3, #31
 8006a24:	d405      	bmi.n	8006a32 <_vfiprintf_r+0x2a>
 8006a26:	89ab      	ldrh	r3, [r5, #12]
 8006a28:	059a      	lsls	r2, r3, #22
 8006a2a:	d402      	bmi.n	8006a32 <_vfiprintf_r+0x2a>
 8006a2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a2e:	f7ff fdcb 	bl	80065c8 <__retarget_lock_acquire_recursive>
 8006a32:	89ab      	ldrh	r3, [r5, #12]
 8006a34:	071b      	lsls	r3, r3, #28
 8006a36:	d501      	bpl.n	8006a3c <_vfiprintf_r+0x34>
 8006a38:	692b      	ldr	r3, [r5, #16]
 8006a3a:	b99b      	cbnz	r3, 8006a64 <_vfiprintf_r+0x5c>
 8006a3c:	4629      	mov	r1, r5
 8006a3e:	4630      	mov	r0, r6
 8006a40:	f000 faca 	bl	8006fd8 <__swsetup_r>
 8006a44:	b170      	cbz	r0, 8006a64 <_vfiprintf_r+0x5c>
 8006a46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a48:	07dc      	lsls	r4, r3, #31
 8006a4a:	d504      	bpl.n	8006a56 <_vfiprintf_r+0x4e>
 8006a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a50:	b01d      	add	sp, #116	; 0x74
 8006a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a56:	89ab      	ldrh	r3, [r5, #12]
 8006a58:	0598      	lsls	r0, r3, #22
 8006a5a:	d4f7      	bmi.n	8006a4c <_vfiprintf_r+0x44>
 8006a5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a5e:	f7ff fdb4 	bl	80065ca <__retarget_lock_release_recursive>
 8006a62:	e7f3      	b.n	8006a4c <_vfiprintf_r+0x44>
 8006a64:	2300      	movs	r3, #0
 8006a66:	9309      	str	r3, [sp, #36]	; 0x24
 8006a68:	2320      	movs	r3, #32
 8006a6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a72:	2330      	movs	r3, #48	; 0x30
 8006a74:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006c28 <_vfiprintf_r+0x220>
 8006a78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a7c:	f04f 0901 	mov.w	r9, #1
 8006a80:	4623      	mov	r3, r4
 8006a82:	469a      	mov	sl, r3
 8006a84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a88:	b10a      	cbz	r2, 8006a8e <_vfiprintf_r+0x86>
 8006a8a:	2a25      	cmp	r2, #37	; 0x25
 8006a8c:	d1f9      	bne.n	8006a82 <_vfiprintf_r+0x7a>
 8006a8e:	ebba 0b04 	subs.w	fp, sl, r4
 8006a92:	d00b      	beq.n	8006aac <_vfiprintf_r+0xa4>
 8006a94:	465b      	mov	r3, fp
 8006a96:	4622      	mov	r2, r4
 8006a98:	4629      	mov	r1, r5
 8006a9a:	4630      	mov	r0, r6
 8006a9c:	f7ff ffa2 	bl	80069e4 <__sfputs_r>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	f000 80a9 	beq.w	8006bf8 <_vfiprintf_r+0x1f0>
 8006aa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006aa8:	445a      	add	r2, fp
 8006aaa:	9209      	str	r2, [sp, #36]	; 0x24
 8006aac:	f89a 3000 	ldrb.w	r3, [sl]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f000 80a1 	beq.w	8006bf8 <_vfiprintf_r+0x1f0>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8006abc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ac0:	f10a 0a01 	add.w	sl, sl, #1
 8006ac4:	9304      	str	r3, [sp, #16]
 8006ac6:	9307      	str	r3, [sp, #28]
 8006ac8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006acc:	931a      	str	r3, [sp, #104]	; 0x68
 8006ace:	4654      	mov	r4, sl
 8006ad0:	2205      	movs	r2, #5
 8006ad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ad6:	4854      	ldr	r0, [pc, #336]	; (8006c28 <_vfiprintf_r+0x220>)
 8006ad8:	f7f9 fb92 	bl	8000200 <memchr>
 8006adc:	9a04      	ldr	r2, [sp, #16]
 8006ade:	b9d8      	cbnz	r0, 8006b18 <_vfiprintf_r+0x110>
 8006ae0:	06d1      	lsls	r1, r2, #27
 8006ae2:	bf44      	itt	mi
 8006ae4:	2320      	movmi	r3, #32
 8006ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006aea:	0713      	lsls	r3, r2, #28
 8006aec:	bf44      	itt	mi
 8006aee:	232b      	movmi	r3, #43	; 0x2b
 8006af0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006af4:	f89a 3000 	ldrb.w	r3, [sl]
 8006af8:	2b2a      	cmp	r3, #42	; 0x2a
 8006afa:	d015      	beq.n	8006b28 <_vfiprintf_r+0x120>
 8006afc:	9a07      	ldr	r2, [sp, #28]
 8006afe:	4654      	mov	r4, sl
 8006b00:	2000      	movs	r0, #0
 8006b02:	f04f 0c0a 	mov.w	ip, #10
 8006b06:	4621      	mov	r1, r4
 8006b08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b0c:	3b30      	subs	r3, #48	; 0x30
 8006b0e:	2b09      	cmp	r3, #9
 8006b10:	d94d      	bls.n	8006bae <_vfiprintf_r+0x1a6>
 8006b12:	b1b0      	cbz	r0, 8006b42 <_vfiprintf_r+0x13a>
 8006b14:	9207      	str	r2, [sp, #28]
 8006b16:	e014      	b.n	8006b42 <_vfiprintf_r+0x13a>
 8006b18:	eba0 0308 	sub.w	r3, r0, r8
 8006b1c:	fa09 f303 	lsl.w	r3, r9, r3
 8006b20:	4313      	orrs	r3, r2
 8006b22:	9304      	str	r3, [sp, #16]
 8006b24:	46a2      	mov	sl, r4
 8006b26:	e7d2      	b.n	8006ace <_vfiprintf_r+0xc6>
 8006b28:	9b03      	ldr	r3, [sp, #12]
 8006b2a:	1d19      	adds	r1, r3, #4
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	9103      	str	r1, [sp, #12]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	bfbb      	ittet	lt
 8006b34:	425b      	neglt	r3, r3
 8006b36:	f042 0202 	orrlt.w	r2, r2, #2
 8006b3a:	9307      	strge	r3, [sp, #28]
 8006b3c:	9307      	strlt	r3, [sp, #28]
 8006b3e:	bfb8      	it	lt
 8006b40:	9204      	strlt	r2, [sp, #16]
 8006b42:	7823      	ldrb	r3, [r4, #0]
 8006b44:	2b2e      	cmp	r3, #46	; 0x2e
 8006b46:	d10c      	bne.n	8006b62 <_vfiprintf_r+0x15a>
 8006b48:	7863      	ldrb	r3, [r4, #1]
 8006b4a:	2b2a      	cmp	r3, #42	; 0x2a
 8006b4c:	d134      	bne.n	8006bb8 <_vfiprintf_r+0x1b0>
 8006b4e:	9b03      	ldr	r3, [sp, #12]
 8006b50:	1d1a      	adds	r2, r3, #4
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	9203      	str	r2, [sp, #12]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	bfb8      	it	lt
 8006b5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b5e:	3402      	adds	r4, #2
 8006b60:	9305      	str	r3, [sp, #20]
 8006b62:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006c38 <_vfiprintf_r+0x230>
 8006b66:	7821      	ldrb	r1, [r4, #0]
 8006b68:	2203      	movs	r2, #3
 8006b6a:	4650      	mov	r0, sl
 8006b6c:	f7f9 fb48 	bl	8000200 <memchr>
 8006b70:	b138      	cbz	r0, 8006b82 <_vfiprintf_r+0x17a>
 8006b72:	9b04      	ldr	r3, [sp, #16]
 8006b74:	eba0 000a 	sub.w	r0, r0, sl
 8006b78:	2240      	movs	r2, #64	; 0x40
 8006b7a:	4082      	lsls	r2, r0
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	3401      	adds	r4, #1
 8006b80:	9304      	str	r3, [sp, #16]
 8006b82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b86:	4829      	ldr	r0, [pc, #164]	; (8006c2c <_vfiprintf_r+0x224>)
 8006b88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b8c:	2206      	movs	r2, #6
 8006b8e:	f7f9 fb37 	bl	8000200 <memchr>
 8006b92:	2800      	cmp	r0, #0
 8006b94:	d03f      	beq.n	8006c16 <_vfiprintf_r+0x20e>
 8006b96:	4b26      	ldr	r3, [pc, #152]	; (8006c30 <_vfiprintf_r+0x228>)
 8006b98:	bb1b      	cbnz	r3, 8006be2 <_vfiprintf_r+0x1da>
 8006b9a:	9b03      	ldr	r3, [sp, #12]
 8006b9c:	3307      	adds	r3, #7
 8006b9e:	f023 0307 	bic.w	r3, r3, #7
 8006ba2:	3308      	adds	r3, #8
 8006ba4:	9303      	str	r3, [sp, #12]
 8006ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba8:	443b      	add	r3, r7
 8006baa:	9309      	str	r3, [sp, #36]	; 0x24
 8006bac:	e768      	b.n	8006a80 <_vfiprintf_r+0x78>
 8006bae:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	2001      	movs	r0, #1
 8006bb6:	e7a6      	b.n	8006b06 <_vfiprintf_r+0xfe>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	3401      	adds	r4, #1
 8006bbc:	9305      	str	r3, [sp, #20]
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	f04f 0c0a 	mov.w	ip, #10
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bca:	3a30      	subs	r2, #48	; 0x30
 8006bcc:	2a09      	cmp	r2, #9
 8006bce:	d903      	bls.n	8006bd8 <_vfiprintf_r+0x1d0>
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d0c6      	beq.n	8006b62 <_vfiprintf_r+0x15a>
 8006bd4:	9105      	str	r1, [sp, #20]
 8006bd6:	e7c4      	b.n	8006b62 <_vfiprintf_r+0x15a>
 8006bd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bdc:	4604      	mov	r4, r0
 8006bde:	2301      	movs	r3, #1
 8006be0:	e7f0      	b.n	8006bc4 <_vfiprintf_r+0x1bc>
 8006be2:	ab03      	add	r3, sp, #12
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	462a      	mov	r2, r5
 8006be8:	4b12      	ldr	r3, [pc, #72]	; (8006c34 <_vfiprintf_r+0x22c>)
 8006bea:	a904      	add	r1, sp, #16
 8006bec:	4630      	mov	r0, r6
 8006bee:	f3af 8000 	nop.w
 8006bf2:	4607      	mov	r7, r0
 8006bf4:	1c78      	adds	r0, r7, #1
 8006bf6:	d1d6      	bne.n	8006ba6 <_vfiprintf_r+0x19e>
 8006bf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bfa:	07d9      	lsls	r1, r3, #31
 8006bfc:	d405      	bmi.n	8006c0a <_vfiprintf_r+0x202>
 8006bfe:	89ab      	ldrh	r3, [r5, #12]
 8006c00:	059a      	lsls	r2, r3, #22
 8006c02:	d402      	bmi.n	8006c0a <_vfiprintf_r+0x202>
 8006c04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c06:	f7ff fce0 	bl	80065ca <__retarget_lock_release_recursive>
 8006c0a:	89ab      	ldrh	r3, [r5, #12]
 8006c0c:	065b      	lsls	r3, r3, #25
 8006c0e:	f53f af1d 	bmi.w	8006a4c <_vfiprintf_r+0x44>
 8006c12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c14:	e71c      	b.n	8006a50 <_vfiprintf_r+0x48>
 8006c16:	ab03      	add	r3, sp, #12
 8006c18:	9300      	str	r3, [sp, #0]
 8006c1a:	462a      	mov	r2, r5
 8006c1c:	4b05      	ldr	r3, [pc, #20]	; (8006c34 <_vfiprintf_r+0x22c>)
 8006c1e:	a904      	add	r1, sp, #16
 8006c20:	4630      	mov	r0, r6
 8006c22:	f000 f879 	bl	8006d18 <_printf_i>
 8006c26:	e7e4      	b.n	8006bf2 <_vfiprintf_r+0x1ea>
 8006c28:	0801ab4b 	.word	0x0801ab4b
 8006c2c:	0801ab55 	.word	0x0801ab55
 8006c30:	00000000 	.word	0x00000000
 8006c34:	080069e5 	.word	0x080069e5
 8006c38:	0801ab51 	.word	0x0801ab51

08006c3c <_printf_common>:
 8006c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c40:	4616      	mov	r6, r2
 8006c42:	4699      	mov	r9, r3
 8006c44:	688a      	ldr	r2, [r1, #8]
 8006c46:	690b      	ldr	r3, [r1, #16]
 8006c48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	bfb8      	it	lt
 8006c50:	4613      	movlt	r3, r2
 8006c52:	6033      	str	r3, [r6, #0]
 8006c54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c58:	4607      	mov	r7, r0
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	b10a      	cbz	r2, 8006c62 <_printf_common+0x26>
 8006c5e:	3301      	adds	r3, #1
 8006c60:	6033      	str	r3, [r6, #0]
 8006c62:	6823      	ldr	r3, [r4, #0]
 8006c64:	0699      	lsls	r1, r3, #26
 8006c66:	bf42      	ittt	mi
 8006c68:	6833      	ldrmi	r3, [r6, #0]
 8006c6a:	3302      	addmi	r3, #2
 8006c6c:	6033      	strmi	r3, [r6, #0]
 8006c6e:	6825      	ldr	r5, [r4, #0]
 8006c70:	f015 0506 	ands.w	r5, r5, #6
 8006c74:	d106      	bne.n	8006c84 <_printf_common+0x48>
 8006c76:	f104 0a19 	add.w	sl, r4, #25
 8006c7a:	68e3      	ldr	r3, [r4, #12]
 8006c7c:	6832      	ldr	r2, [r6, #0]
 8006c7e:	1a9b      	subs	r3, r3, r2
 8006c80:	42ab      	cmp	r3, r5
 8006c82:	dc26      	bgt.n	8006cd2 <_printf_common+0x96>
 8006c84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c88:	1e13      	subs	r3, r2, #0
 8006c8a:	6822      	ldr	r2, [r4, #0]
 8006c8c:	bf18      	it	ne
 8006c8e:	2301      	movne	r3, #1
 8006c90:	0692      	lsls	r2, r2, #26
 8006c92:	d42b      	bmi.n	8006cec <_printf_common+0xb0>
 8006c94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c98:	4649      	mov	r1, r9
 8006c9a:	4638      	mov	r0, r7
 8006c9c:	47c0      	blx	r8
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	d01e      	beq.n	8006ce0 <_printf_common+0xa4>
 8006ca2:	6823      	ldr	r3, [r4, #0]
 8006ca4:	6922      	ldr	r2, [r4, #16]
 8006ca6:	f003 0306 	and.w	r3, r3, #6
 8006caa:	2b04      	cmp	r3, #4
 8006cac:	bf02      	ittt	eq
 8006cae:	68e5      	ldreq	r5, [r4, #12]
 8006cb0:	6833      	ldreq	r3, [r6, #0]
 8006cb2:	1aed      	subeq	r5, r5, r3
 8006cb4:	68a3      	ldr	r3, [r4, #8]
 8006cb6:	bf0c      	ite	eq
 8006cb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cbc:	2500      	movne	r5, #0
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	bfc4      	itt	gt
 8006cc2:	1a9b      	subgt	r3, r3, r2
 8006cc4:	18ed      	addgt	r5, r5, r3
 8006cc6:	2600      	movs	r6, #0
 8006cc8:	341a      	adds	r4, #26
 8006cca:	42b5      	cmp	r5, r6
 8006ccc:	d11a      	bne.n	8006d04 <_printf_common+0xc8>
 8006cce:	2000      	movs	r0, #0
 8006cd0:	e008      	b.n	8006ce4 <_printf_common+0xa8>
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	4652      	mov	r2, sl
 8006cd6:	4649      	mov	r1, r9
 8006cd8:	4638      	mov	r0, r7
 8006cda:	47c0      	blx	r8
 8006cdc:	3001      	adds	r0, #1
 8006cde:	d103      	bne.n	8006ce8 <_printf_common+0xac>
 8006ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ce8:	3501      	adds	r5, #1
 8006cea:	e7c6      	b.n	8006c7a <_printf_common+0x3e>
 8006cec:	18e1      	adds	r1, r4, r3
 8006cee:	1c5a      	adds	r2, r3, #1
 8006cf0:	2030      	movs	r0, #48	; 0x30
 8006cf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cf6:	4422      	add	r2, r4
 8006cf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d00:	3302      	adds	r3, #2
 8006d02:	e7c7      	b.n	8006c94 <_printf_common+0x58>
 8006d04:	2301      	movs	r3, #1
 8006d06:	4622      	mov	r2, r4
 8006d08:	4649      	mov	r1, r9
 8006d0a:	4638      	mov	r0, r7
 8006d0c:	47c0      	blx	r8
 8006d0e:	3001      	adds	r0, #1
 8006d10:	d0e6      	beq.n	8006ce0 <_printf_common+0xa4>
 8006d12:	3601      	adds	r6, #1
 8006d14:	e7d9      	b.n	8006cca <_printf_common+0x8e>
	...

08006d18 <_printf_i>:
 8006d18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d1c:	7e0f      	ldrb	r7, [r1, #24]
 8006d1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006d20:	2f78      	cmp	r7, #120	; 0x78
 8006d22:	4691      	mov	r9, r2
 8006d24:	4680      	mov	r8, r0
 8006d26:	460c      	mov	r4, r1
 8006d28:	469a      	mov	sl, r3
 8006d2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006d2e:	d807      	bhi.n	8006d40 <_printf_i+0x28>
 8006d30:	2f62      	cmp	r7, #98	; 0x62
 8006d32:	d80a      	bhi.n	8006d4a <_printf_i+0x32>
 8006d34:	2f00      	cmp	r7, #0
 8006d36:	f000 80d4 	beq.w	8006ee2 <_printf_i+0x1ca>
 8006d3a:	2f58      	cmp	r7, #88	; 0x58
 8006d3c:	f000 80c0 	beq.w	8006ec0 <_printf_i+0x1a8>
 8006d40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d48:	e03a      	b.n	8006dc0 <_printf_i+0xa8>
 8006d4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d4e:	2b15      	cmp	r3, #21
 8006d50:	d8f6      	bhi.n	8006d40 <_printf_i+0x28>
 8006d52:	a101      	add	r1, pc, #4	; (adr r1, 8006d58 <_printf_i+0x40>)
 8006d54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d58:	08006db1 	.word	0x08006db1
 8006d5c:	08006dc5 	.word	0x08006dc5
 8006d60:	08006d41 	.word	0x08006d41
 8006d64:	08006d41 	.word	0x08006d41
 8006d68:	08006d41 	.word	0x08006d41
 8006d6c:	08006d41 	.word	0x08006d41
 8006d70:	08006dc5 	.word	0x08006dc5
 8006d74:	08006d41 	.word	0x08006d41
 8006d78:	08006d41 	.word	0x08006d41
 8006d7c:	08006d41 	.word	0x08006d41
 8006d80:	08006d41 	.word	0x08006d41
 8006d84:	08006ec9 	.word	0x08006ec9
 8006d88:	08006df1 	.word	0x08006df1
 8006d8c:	08006e83 	.word	0x08006e83
 8006d90:	08006d41 	.word	0x08006d41
 8006d94:	08006d41 	.word	0x08006d41
 8006d98:	08006eeb 	.word	0x08006eeb
 8006d9c:	08006d41 	.word	0x08006d41
 8006da0:	08006df1 	.word	0x08006df1
 8006da4:	08006d41 	.word	0x08006d41
 8006da8:	08006d41 	.word	0x08006d41
 8006dac:	08006e8b 	.word	0x08006e8b
 8006db0:	682b      	ldr	r3, [r5, #0]
 8006db2:	1d1a      	adds	r2, r3, #4
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	602a      	str	r2, [r5, #0]
 8006db8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006dbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e09f      	b.n	8006f04 <_printf_i+0x1ec>
 8006dc4:	6820      	ldr	r0, [r4, #0]
 8006dc6:	682b      	ldr	r3, [r5, #0]
 8006dc8:	0607      	lsls	r7, r0, #24
 8006dca:	f103 0104 	add.w	r1, r3, #4
 8006dce:	6029      	str	r1, [r5, #0]
 8006dd0:	d501      	bpl.n	8006dd6 <_printf_i+0xbe>
 8006dd2:	681e      	ldr	r6, [r3, #0]
 8006dd4:	e003      	b.n	8006dde <_printf_i+0xc6>
 8006dd6:	0646      	lsls	r6, r0, #25
 8006dd8:	d5fb      	bpl.n	8006dd2 <_printf_i+0xba>
 8006dda:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006dde:	2e00      	cmp	r6, #0
 8006de0:	da03      	bge.n	8006dea <_printf_i+0xd2>
 8006de2:	232d      	movs	r3, #45	; 0x2d
 8006de4:	4276      	negs	r6, r6
 8006de6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dea:	485a      	ldr	r0, [pc, #360]	; (8006f54 <_printf_i+0x23c>)
 8006dec:	230a      	movs	r3, #10
 8006dee:	e012      	b.n	8006e16 <_printf_i+0xfe>
 8006df0:	682b      	ldr	r3, [r5, #0]
 8006df2:	6820      	ldr	r0, [r4, #0]
 8006df4:	1d19      	adds	r1, r3, #4
 8006df6:	6029      	str	r1, [r5, #0]
 8006df8:	0605      	lsls	r5, r0, #24
 8006dfa:	d501      	bpl.n	8006e00 <_printf_i+0xe8>
 8006dfc:	681e      	ldr	r6, [r3, #0]
 8006dfe:	e002      	b.n	8006e06 <_printf_i+0xee>
 8006e00:	0641      	lsls	r1, r0, #25
 8006e02:	d5fb      	bpl.n	8006dfc <_printf_i+0xe4>
 8006e04:	881e      	ldrh	r6, [r3, #0]
 8006e06:	4853      	ldr	r0, [pc, #332]	; (8006f54 <_printf_i+0x23c>)
 8006e08:	2f6f      	cmp	r7, #111	; 0x6f
 8006e0a:	bf0c      	ite	eq
 8006e0c:	2308      	moveq	r3, #8
 8006e0e:	230a      	movne	r3, #10
 8006e10:	2100      	movs	r1, #0
 8006e12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e16:	6865      	ldr	r5, [r4, #4]
 8006e18:	60a5      	str	r5, [r4, #8]
 8006e1a:	2d00      	cmp	r5, #0
 8006e1c:	bfa2      	ittt	ge
 8006e1e:	6821      	ldrge	r1, [r4, #0]
 8006e20:	f021 0104 	bicge.w	r1, r1, #4
 8006e24:	6021      	strge	r1, [r4, #0]
 8006e26:	b90e      	cbnz	r6, 8006e2c <_printf_i+0x114>
 8006e28:	2d00      	cmp	r5, #0
 8006e2a:	d04b      	beq.n	8006ec4 <_printf_i+0x1ac>
 8006e2c:	4615      	mov	r5, r2
 8006e2e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e32:	fb03 6711 	mls	r7, r3, r1, r6
 8006e36:	5dc7      	ldrb	r7, [r0, r7]
 8006e38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e3c:	4637      	mov	r7, r6
 8006e3e:	42bb      	cmp	r3, r7
 8006e40:	460e      	mov	r6, r1
 8006e42:	d9f4      	bls.n	8006e2e <_printf_i+0x116>
 8006e44:	2b08      	cmp	r3, #8
 8006e46:	d10b      	bne.n	8006e60 <_printf_i+0x148>
 8006e48:	6823      	ldr	r3, [r4, #0]
 8006e4a:	07de      	lsls	r6, r3, #31
 8006e4c:	d508      	bpl.n	8006e60 <_printf_i+0x148>
 8006e4e:	6923      	ldr	r3, [r4, #16]
 8006e50:	6861      	ldr	r1, [r4, #4]
 8006e52:	4299      	cmp	r1, r3
 8006e54:	bfde      	ittt	le
 8006e56:	2330      	movle	r3, #48	; 0x30
 8006e58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e60:	1b52      	subs	r2, r2, r5
 8006e62:	6122      	str	r2, [r4, #16]
 8006e64:	f8cd a000 	str.w	sl, [sp]
 8006e68:	464b      	mov	r3, r9
 8006e6a:	aa03      	add	r2, sp, #12
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	4640      	mov	r0, r8
 8006e70:	f7ff fee4 	bl	8006c3c <_printf_common>
 8006e74:	3001      	adds	r0, #1
 8006e76:	d14a      	bne.n	8006f0e <_printf_i+0x1f6>
 8006e78:	f04f 30ff 	mov.w	r0, #4294967295
 8006e7c:	b004      	add	sp, #16
 8006e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	f043 0320 	orr.w	r3, r3, #32
 8006e88:	6023      	str	r3, [r4, #0]
 8006e8a:	4833      	ldr	r0, [pc, #204]	; (8006f58 <_printf_i+0x240>)
 8006e8c:	2778      	movs	r7, #120	; 0x78
 8006e8e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e92:	6823      	ldr	r3, [r4, #0]
 8006e94:	6829      	ldr	r1, [r5, #0]
 8006e96:	061f      	lsls	r7, r3, #24
 8006e98:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e9c:	d402      	bmi.n	8006ea4 <_printf_i+0x18c>
 8006e9e:	065f      	lsls	r7, r3, #25
 8006ea0:	bf48      	it	mi
 8006ea2:	b2b6      	uxthmi	r6, r6
 8006ea4:	07df      	lsls	r7, r3, #31
 8006ea6:	bf48      	it	mi
 8006ea8:	f043 0320 	orrmi.w	r3, r3, #32
 8006eac:	6029      	str	r1, [r5, #0]
 8006eae:	bf48      	it	mi
 8006eb0:	6023      	strmi	r3, [r4, #0]
 8006eb2:	b91e      	cbnz	r6, 8006ebc <_printf_i+0x1a4>
 8006eb4:	6823      	ldr	r3, [r4, #0]
 8006eb6:	f023 0320 	bic.w	r3, r3, #32
 8006eba:	6023      	str	r3, [r4, #0]
 8006ebc:	2310      	movs	r3, #16
 8006ebe:	e7a7      	b.n	8006e10 <_printf_i+0xf8>
 8006ec0:	4824      	ldr	r0, [pc, #144]	; (8006f54 <_printf_i+0x23c>)
 8006ec2:	e7e4      	b.n	8006e8e <_printf_i+0x176>
 8006ec4:	4615      	mov	r5, r2
 8006ec6:	e7bd      	b.n	8006e44 <_printf_i+0x12c>
 8006ec8:	682b      	ldr	r3, [r5, #0]
 8006eca:	6826      	ldr	r6, [r4, #0]
 8006ecc:	6961      	ldr	r1, [r4, #20]
 8006ece:	1d18      	adds	r0, r3, #4
 8006ed0:	6028      	str	r0, [r5, #0]
 8006ed2:	0635      	lsls	r5, r6, #24
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	d501      	bpl.n	8006edc <_printf_i+0x1c4>
 8006ed8:	6019      	str	r1, [r3, #0]
 8006eda:	e002      	b.n	8006ee2 <_printf_i+0x1ca>
 8006edc:	0670      	lsls	r0, r6, #25
 8006ede:	d5fb      	bpl.n	8006ed8 <_printf_i+0x1c0>
 8006ee0:	8019      	strh	r1, [r3, #0]
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	6123      	str	r3, [r4, #16]
 8006ee6:	4615      	mov	r5, r2
 8006ee8:	e7bc      	b.n	8006e64 <_printf_i+0x14c>
 8006eea:	682b      	ldr	r3, [r5, #0]
 8006eec:	1d1a      	adds	r2, r3, #4
 8006eee:	602a      	str	r2, [r5, #0]
 8006ef0:	681d      	ldr	r5, [r3, #0]
 8006ef2:	6862      	ldr	r2, [r4, #4]
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	f7f9 f982 	bl	8000200 <memchr>
 8006efc:	b108      	cbz	r0, 8006f02 <_printf_i+0x1ea>
 8006efe:	1b40      	subs	r0, r0, r5
 8006f00:	6060      	str	r0, [r4, #4]
 8006f02:	6863      	ldr	r3, [r4, #4]
 8006f04:	6123      	str	r3, [r4, #16]
 8006f06:	2300      	movs	r3, #0
 8006f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f0c:	e7aa      	b.n	8006e64 <_printf_i+0x14c>
 8006f0e:	6923      	ldr	r3, [r4, #16]
 8006f10:	462a      	mov	r2, r5
 8006f12:	4649      	mov	r1, r9
 8006f14:	4640      	mov	r0, r8
 8006f16:	47d0      	blx	sl
 8006f18:	3001      	adds	r0, #1
 8006f1a:	d0ad      	beq.n	8006e78 <_printf_i+0x160>
 8006f1c:	6823      	ldr	r3, [r4, #0]
 8006f1e:	079b      	lsls	r3, r3, #30
 8006f20:	d413      	bmi.n	8006f4a <_printf_i+0x232>
 8006f22:	68e0      	ldr	r0, [r4, #12]
 8006f24:	9b03      	ldr	r3, [sp, #12]
 8006f26:	4298      	cmp	r0, r3
 8006f28:	bfb8      	it	lt
 8006f2a:	4618      	movlt	r0, r3
 8006f2c:	e7a6      	b.n	8006e7c <_printf_i+0x164>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	4632      	mov	r2, r6
 8006f32:	4649      	mov	r1, r9
 8006f34:	4640      	mov	r0, r8
 8006f36:	47d0      	blx	sl
 8006f38:	3001      	adds	r0, #1
 8006f3a:	d09d      	beq.n	8006e78 <_printf_i+0x160>
 8006f3c:	3501      	adds	r5, #1
 8006f3e:	68e3      	ldr	r3, [r4, #12]
 8006f40:	9903      	ldr	r1, [sp, #12]
 8006f42:	1a5b      	subs	r3, r3, r1
 8006f44:	42ab      	cmp	r3, r5
 8006f46:	dcf2      	bgt.n	8006f2e <_printf_i+0x216>
 8006f48:	e7eb      	b.n	8006f22 <_printf_i+0x20a>
 8006f4a:	2500      	movs	r5, #0
 8006f4c:	f104 0619 	add.w	r6, r4, #25
 8006f50:	e7f5      	b.n	8006f3e <_printf_i+0x226>
 8006f52:	bf00      	nop
 8006f54:	0801ab5c 	.word	0x0801ab5c
 8006f58:	0801ab6d 	.word	0x0801ab6d

08006f5c <__swbuf_r>:
 8006f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f5e:	460e      	mov	r6, r1
 8006f60:	4614      	mov	r4, r2
 8006f62:	4605      	mov	r5, r0
 8006f64:	b118      	cbz	r0, 8006f6e <__swbuf_r+0x12>
 8006f66:	6a03      	ldr	r3, [r0, #32]
 8006f68:	b90b      	cbnz	r3, 8006f6e <__swbuf_r+0x12>
 8006f6a:	f7ff fa3b 	bl	80063e4 <__sinit>
 8006f6e:	69a3      	ldr	r3, [r4, #24]
 8006f70:	60a3      	str	r3, [r4, #8]
 8006f72:	89a3      	ldrh	r3, [r4, #12]
 8006f74:	071a      	lsls	r2, r3, #28
 8006f76:	d525      	bpl.n	8006fc4 <__swbuf_r+0x68>
 8006f78:	6923      	ldr	r3, [r4, #16]
 8006f7a:	b31b      	cbz	r3, 8006fc4 <__swbuf_r+0x68>
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	6922      	ldr	r2, [r4, #16]
 8006f80:	1a98      	subs	r0, r3, r2
 8006f82:	6963      	ldr	r3, [r4, #20]
 8006f84:	b2f6      	uxtb	r6, r6
 8006f86:	4283      	cmp	r3, r0
 8006f88:	4637      	mov	r7, r6
 8006f8a:	dc04      	bgt.n	8006f96 <__swbuf_r+0x3a>
 8006f8c:	4621      	mov	r1, r4
 8006f8e:	4628      	mov	r0, r5
 8006f90:	f7ff fcc0 	bl	8006914 <_fflush_r>
 8006f94:	b9e0      	cbnz	r0, 8006fd0 <__swbuf_r+0x74>
 8006f96:	68a3      	ldr	r3, [r4, #8]
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	60a3      	str	r3, [r4, #8]
 8006f9c:	6823      	ldr	r3, [r4, #0]
 8006f9e:	1c5a      	adds	r2, r3, #1
 8006fa0:	6022      	str	r2, [r4, #0]
 8006fa2:	701e      	strb	r6, [r3, #0]
 8006fa4:	6962      	ldr	r2, [r4, #20]
 8006fa6:	1c43      	adds	r3, r0, #1
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d004      	beq.n	8006fb6 <__swbuf_r+0x5a>
 8006fac:	89a3      	ldrh	r3, [r4, #12]
 8006fae:	07db      	lsls	r3, r3, #31
 8006fb0:	d506      	bpl.n	8006fc0 <__swbuf_r+0x64>
 8006fb2:	2e0a      	cmp	r6, #10
 8006fb4:	d104      	bne.n	8006fc0 <__swbuf_r+0x64>
 8006fb6:	4621      	mov	r1, r4
 8006fb8:	4628      	mov	r0, r5
 8006fba:	f7ff fcab 	bl	8006914 <_fflush_r>
 8006fbe:	b938      	cbnz	r0, 8006fd0 <__swbuf_r+0x74>
 8006fc0:	4638      	mov	r0, r7
 8006fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fc4:	4621      	mov	r1, r4
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	f000 f806 	bl	8006fd8 <__swsetup_r>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	d0d5      	beq.n	8006f7c <__swbuf_r+0x20>
 8006fd0:	f04f 37ff 	mov.w	r7, #4294967295
 8006fd4:	e7f4      	b.n	8006fc0 <__swbuf_r+0x64>
	...

08006fd8 <__swsetup_r>:
 8006fd8:	b538      	push	{r3, r4, r5, lr}
 8006fda:	4b2a      	ldr	r3, [pc, #168]	; (8007084 <__swsetup_r+0xac>)
 8006fdc:	4605      	mov	r5, r0
 8006fde:	6818      	ldr	r0, [r3, #0]
 8006fe0:	460c      	mov	r4, r1
 8006fe2:	b118      	cbz	r0, 8006fec <__swsetup_r+0x14>
 8006fe4:	6a03      	ldr	r3, [r0, #32]
 8006fe6:	b90b      	cbnz	r3, 8006fec <__swsetup_r+0x14>
 8006fe8:	f7ff f9fc 	bl	80063e4 <__sinit>
 8006fec:	89a3      	ldrh	r3, [r4, #12]
 8006fee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ff2:	0718      	lsls	r0, r3, #28
 8006ff4:	d422      	bmi.n	800703c <__swsetup_r+0x64>
 8006ff6:	06d9      	lsls	r1, r3, #27
 8006ff8:	d407      	bmi.n	800700a <__swsetup_r+0x32>
 8006ffa:	2309      	movs	r3, #9
 8006ffc:	602b      	str	r3, [r5, #0]
 8006ffe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007002:	81a3      	strh	r3, [r4, #12]
 8007004:	f04f 30ff 	mov.w	r0, #4294967295
 8007008:	e034      	b.n	8007074 <__swsetup_r+0x9c>
 800700a:	0758      	lsls	r0, r3, #29
 800700c:	d512      	bpl.n	8007034 <__swsetup_r+0x5c>
 800700e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007010:	b141      	cbz	r1, 8007024 <__swsetup_r+0x4c>
 8007012:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007016:	4299      	cmp	r1, r3
 8007018:	d002      	beq.n	8007020 <__swsetup_r+0x48>
 800701a:	4628      	mov	r0, r5
 800701c:	f7ff faf4 	bl	8006608 <_free_r>
 8007020:	2300      	movs	r3, #0
 8007022:	6363      	str	r3, [r4, #52]	; 0x34
 8007024:	89a3      	ldrh	r3, [r4, #12]
 8007026:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800702a:	81a3      	strh	r3, [r4, #12]
 800702c:	2300      	movs	r3, #0
 800702e:	6063      	str	r3, [r4, #4]
 8007030:	6923      	ldr	r3, [r4, #16]
 8007032:	6023      	str	r3, [r4, #0]
 8007034:	89a3      	ldrh	r3, [r4, #12]
 8007036:	f043 0308 	orr.w	r3, r3, #8
 800703a:	81a3      	strh	r3, [r4, #12]
 800703c:	6923      	ldr	r3, [r4, #16]
 800703e:	b94b      	cbnz	r3, 8007054 <__swsetup_r+0x7c>
 8007040:	89a3      	ldrh	r3, [r4, #12]
 8007042:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007046:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800704a:	d003      	beq.n	8007054 <__swsetup_r+0x7c>
 800704c:	4621      	mov	r1, r4
 800704e:	4628      	mov	r0, r5
 8007050:	f000 f884 	bl	800715c <__smakebuf_r>
 8007054:	89a0      	ldrh	r0, [r4, #12]
 8007056:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800705a:	f010 0301 	ands.w	r3, r0, #1
 800705e:	d00a      	beq.n	8007076 <__swsetup_r+0x9e>
 8007060:	2300      	movs	r3, #0
 8007062:	60a3      	str	r3, [r4, #8]
 8007064:	6963      	ldr	r3, [r4, #20]
 8007066:	425b      	negs	r3, r3
 8007068:	61a3      	str	r3, [r4, #24]
 800706a:	6923      	ldr	r3, [r4, #16]
 800706c:	b943      	cbnz	r3, 8007080 <__swsetup_r+0xa8>
 800706e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007072:	d1c4      	bne.n	8006ffe <__swsetup_r+0x26>
 8007074:	bd38      	pop	{r3, r4, r5, pc}
 8007076:	0781      	lsls	r1, r0, #30
 8007078:	bf58      	it	pl
 800707a:	6963      	ldrpl	r3, [r4, #20]
 800707c:	60a3      	str	r3, [r4, #8]
 800707e:	e7f4      	b.n	800706a <__swsetup_r+0x92>
 8007080:	2000      	movs	r0, #0
 8007082:	e7f7      	b.n	8007074 <__swsetup_r+0x9c>
 8007084:	20000064 	.word	0x20000064

08007088 <_raise_r>:
 8007088:	291f      	cmp	r1, #31
 800708a:	b538      	push	{r3, r4, r5, lr}
 800708c:	4604      	mov	r4, r0
 800708e:	460d      	mov	r5, r1
 8007090:	d904      	bls.n	800709c <_raise_r+0x14>
 8007092:	2316      	movs	r3, #22
 8007094:	6003      	str	r3, [r0, #0]
 8007096:	f04f 30ff 	mov.w	r0, #4294967295
 800709a:	bd38      	pop	{r3, r4, r5, pc}
 800709c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800709e:	b112      	cbz	r2, 80070a6 <_raise_r+0x1e>
 80070a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80070a4:	b94b      	cbnz	r3, 80070ba <_raise_r+0x32>
 80070a6:	4620      	mov	r0, r4
 80070a8:	f000 f830 	bl	800710c <_getpid_r>
 80070ac:	462a      	mov	r2, r5
 80070ae:	4601      	mov	r1, r0
 80070b0:	4620      	mov	r0, r4
 80070b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070b6:	f000 b817 	b.w	80070e8 <_kill_r>
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d00a      	beq.n	80070d4 <_raise_r+0x4c>
 80070be:	1c59      	adds	r1, r3, #1
 80070c0:	d103      	bne.n	80070ca <_raise_r+0x42>
 80070c2:	2316      	movs	r3, #22
 80070c4:	6003      	str	r3, [r0, #0]
 80070c6:	2001      	movs	r0, #1
 80070c8:	e7e7      	b.n	800709a <_raise_r+0x12>
 80070ca:	2400      	movs	r4, #0
 80070cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070d0:	4628      	mov	r0, r5
 80070d2:	4798      	blx	r3
 80070d4:	2000      	movs	r0, #0
 80070d6:	e7e0      	b.n	800709a <_raise_r+0x12>

080070d8 <raise>:
 80070d8:	4b02      	ldr	r3, [pc, #8]	; (80070e4 <raise+0xc>)
 80070da:	4601      	mov	r1, r0
 80070dc:	6818      	ldr	r0, [r3, #0]
 80070de:	f7ff bfd3 	b.w	8007088 <_raise_r>
 80070e2:	bf00      	nop
 80070e4:	20000064 	.word	0x20000064

080070e8 <_kill_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4d07      	ldr	r5, [pc, #28]	; (8007108 <_kill_r+0x20>)
 80070ec:	2300      	movs	r3, #0
 80070ee:	4604      	mov	r4, r0
 80070f0:	4608      	mov	r0, r1
 80070f2:	4611      	mov	r1, r2
 80070f4:	602b      	str	r3, [r5, #0]
 80070f6:	f7fa f85b 	bl	80011b0 <_kill>
 80070fa:	1c43      	adds	r3, r0, #1
 80070fc:	d102      	bne.n	8007104 <_kill_r+0x1c>
 80070fe:	682b      	ldr	r3, [r5, #0]
 8007100:	b103      	cbz	r3, 8007104 <_kill_r+0x1c>
 8007102:	6023      	str	r3, [r4, #0]
 8007104:	bd38      	pop	{r3, r4, r5, pc}
 8007106:	bf00      	nop
 8007108:	20061f80 	.word	0x20061f80

0800710c <_getpid_r>:
 800710c:	f7fa b848 	b.w	80011a0 <_getpid>

08007110 <__swhatbuf_r>:
 8007110:	b570      	push	{r4, r5, r6, lr}
 8007112:	460c      	mov	r4, r1
 8007114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007118:	2900      	cmp	r1, #0
 800711a:	b096      	sub	sp, #88	; 0x58
 800711c:	4615      	mov	r5, r2
 800711e:	461e      	mov	r6, r3
 8007120:	da0d      	bge.n	800713e <__swhatbuf_r+0x2e>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007128:	f04f 0100 	mov.w	r1, #0
 800712c:	bf0c      	ite	eq
 800712e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007132:	2340      	movne	r3, #64	; 0x40
 8007134:	2000      	movs	r0, #0
 8007136:	6031      	str	r1, [r6, #0]
 8007138:	602b      	str	r3, [r5, #0]
 800713a:	b016      	add	sp, #88	; 0x58
 800713c:	bd70      	pop	{r4, r5, r6, pc}
 800713e:	466a      	mov	r2, sp
 8007140:	f000 f848 	bl	80071d4 <_fstat_r>
 8007144:	2800      	cmp	r0, #0
 8007146:	dbec      	blt.n	8007122 <__swhatbuf_r+0x12>
 8007148:	9901      	ldr	r1, [sp, #4]
 800714a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800714e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007152:	4259      	negs	r1, r3
 8007154:	4159      	adcs	r1, r3
 8007156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800715a:	e7eb      	b.n	8007134 <__swhatbuf_r+0x24>

0800715c <__smakebuf_r>:
 800715c:	898b      	ldrh	r3, [r1, #12]
 800715e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007160:	079d      	lsls	r5, r3, #30
 8007162:	4606      	mov	r6, r0
 8007164:	460c      	mov	r4, r1
 8007166:	d507      	bpl.n	8007178 <__smakebuf_r+0x1c>
 8007168:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	6123      	str	r3, [r4, #16]
 8007170:	2301      	movs	r3, #1
 8007172:	6163      	str	r3, [r4, #20]
 8007174:	b002      	add	sp, #8
 8007176:	bd70      	pop	{r4, r5, r6, pc}
 8007178:	ab01      	add	r3, sp, #4
 800717a:	466a      	mov	r2, sp
 800717c:	f7ff ffc8 	bl	8007110 <__swhatbuf_r>
 8007180:	9900      	ldr	r1, [sp, #0]
 8007182:	4605      	mov	r5, r0
 8007184:	4630      	mov	r0, r6
 8007186:	f7ff fab3 	bl	80066f0 <_malloc_r>
 800718a:	b948      	cbnz	r0, 80071a0 <__smakebuf_r+0x44>
 800718c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007190:	059a      	lsls	r2, r3, #22
 8007192:	d4ef      	bmi.n	8007174 <__smakebuf_r+0x18>
 8007194:	f023 0303 	bic.w	r3, r3, #3
 8007198:	f043 0302 	orr.w	r3, r3, #2
 800719c:	81a3      	strh	r3, [r4, #12]
 800719e:	e7e3      	b.n	8007168 <__smakebuf_r+0xc>
 80071a0:	89a3      	ldrh	r3, [r4, #12]
 80071a2:	6020      	str	r0, [r4, #0]
 80071a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071a8:	81a3      	strh	r3, [r4, #12]
 80071aa:	9b00      	ldr	r3, [sp, #0]
 80071ac:	6163      	str	r3, [r4, #20]
 80071ae:	9b01      	ldr	r3, [sp, #4]
 80071b0:	6120      	str	r0, [r4, #16]
 80071b2:	b15b      	cbz	r3, 80071cc <__smakebuf_r+0x70>
 80071b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071b8:	4630      	mov	r0, r6
 80071ba:	f000 f81d 	bl	80071f8 <_isatty_r>
 80071be:	b128      	cbz	r0, 80071cc <__smakebuf_r+0x70>
 80071c0:	89a3      	ldrh	r3, [r4, #12]
 80071c2:	f023 0303 	bic.w	r3, r3, #3
 80071c6:	f043 0301 	orr.w	r3, r3, #1
 80071ca:	81a3      	strh	r3, [r4, #12]
 80071cc:	89a3      	ldrh	r3, [r4, #12]
 80071ce:	431d      	orrs	r5, r3
 80071d0:	81a5      	strh	r5, [r4, #12]
 80071d2:	e7cf      	b.n	8007174 <__smakebuf_r+0x18>

080071d4 <_fstat_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4d07      	ldr	r5, [pc, #28]	; (80071f4 <_fstat_r+0x20>)
 80071d8:	2300      	movs	r3, #0
 80071da:	4604      	mov	r4, r0
 80071dc:	4608      	mov	r0, r1
 80071de:	4611      	mov	r1, r2
 80071e0:	602b      	str	r3, [r5, #0]
 80071e2:	f7fa f844 	bl	800126e <_fstat>
 80071e6:	1c43      	adds	r3, r0, #1
 80071e8:	d102      	bne.n	80071f0 <_fstat_r+0x1c>
 80071ea:	682b      	ldr	r3, [r5, #0]
 80071ec:	b103      	cbz	r3, 80071f0 <_fstat_r+0x1c>
 80071ee:	6023      	str	r3, [r4, #0]
 80071f0:	bd38      	pop	{r3, r4, r5, pc}
 80071f2:	bf00      	nop
 80071f4:	20061f80 	.word	0x20061f80

080071f8 <_isatty_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4d06      	ldr	r5, [pc, #24]	; (8007214 <_isatty_r+0x1c>)
 80071fc:	2300      	movs	r3, #0
 80071fe:	4604      	mov	r4, r0
 8007200:	4608      	mov	r0, r1
 8007202:	602b      	str	r3, [r5, #0]
 8007204:	f7fa f843 	bl	800128e <_isatty>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d102      	bne.n	8007212 <_isatty_r+0x1a>
 800720c:	682b      	ldr	r3, [r5, #0]
 800720e:	b103      	cbz	r3, 8007212 <_isatty_r+0x1a>
 8007210:	6023      	str	r3, [r4, #0]
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	20061f80 	.word	0x20061f80

08007218 <sqrtf>:
 8007218:	b508      	push	{r3, lr}
 800721a:	ed2d 8b02 	vpush	{d8}
 800721e:	eeb0 8a40 	vmov.f32	s16, s0
 8007222:	f000 f817 	bl	8007254 <__ieee754_sqrtf>
 8007226:	eeb4 8a48 	vcmp.f32	s16, s16
 800722a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800722e:	d60c      	bvs.n	800724a <sqrtf+0x32>
 8007230:	eddf 8a07 	vldr	s17, [pc, #28]	; 8007250 <sqrtf+0x38>
 8007234:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800723c:	d505      	bpl.n	800724a <sqrtf+0x32>
 800723e:	f7ff f999 	bl	8006574 <__errno>
 8007242:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007246:	2321      	movs	r3, #33	; 0x21
 8007248:	6003      	str	r3, [r0, #0]
 800724a:	ecbd 8b02 	vpop	{d8}
 800724e:	bd08      	pop	{r3, pc}
 8007250:	00000000 	.word	0x00000000

08007254 <__ieee754_sqrtf>:
 8007254:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007258:	4770      	bx	lr
	...

0800725c <_init>:
 800725c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800725e:	bf00      	nop
 8007260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007262:	bc08      	pop	{r3}
 8007264:	469e      	mov	lr, r3
 8007266:	4770      	bx	lr

08007268 <_fini>:
 8007268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800726a:	bf00      	nop
 800726c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800726e:	bc08      	pop	{r3}
 8007270:	469e      	mov	lr, r3
 8007272:	4770      	bx	lr
