{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1573586120064 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.vhd soc_system.BAK.vhd " "Backing up file \"soc_system/synthesis/soc_system.vhd\" to \"soc_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1573586120075 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1573586120075 ""}
{ "Info" "" "" "2019.11.12.12:15:48 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.11.12.12:15:48 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1573586148667 ""}
{ "Info" "" "" "2019.11.12.12:15:48 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.11.12.12:15:48 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1573586148679 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.11.12.12:16:17 Info: Saving generation log to C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system" {  } {  } 0 0 "2019.11.12.12:16:17 Info: Saving generation log to C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system" 0 0 "Shell" 0 -1 1573586177266 ""}
{ "Info" "" "" "2019.11.12.12:16:17 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.11.12.12:16:17 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1573586177266 ""}
{ "Info" "" "" "2019.11.12.12:16:17 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system.qsys\" --simulation=VHDL --allow-mixed-language-simulation --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.11.12.12:16:17 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system.qsys\" --simulation=VHDL --allow-mixed-language-simulation --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1573586177274 ""}
{ "Info" "soc_system.qsys" "" "2019.11.12.12:16:17 Info: Loading AudioMini_Passthrough" {  } {  } 0 0 "2019.11.12.12:16:17 Info: Loading AudioMini_Passthrough" 0 0 "Shell" 0 -1 1573586177312 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Reading input file" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Reading input file" 0 0 "Shell" 0 -1 1573586178180 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1573586178184 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module PLL_using_AD1939_MCLK" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module PLL_using_AD1939_MCLK" 0 0 "Shell" 0 -1 1573586178184 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" 0 0 "Shell" 0 -1 1573586178188 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module Qsys_LED_control_0" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module Qsys_LED_control_0" 0 0 "Shell" 0 -1 1573586178188 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1573586178188 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module SystemID" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module SystemID" 0 0 "Shell" 0 -1 1573586178188 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586178188 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module clk_AD1939_ABCLK" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module clk_AD1939_ABCLK" 0 0 "Shell" 0 -1 1573586178188 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586178192 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module clk_AD1939_ALRCLK" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module clk_AD1939_ALRCLK" 0 0 "Shell" 0 -1 1573586178192 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding clk_hps \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding clk_hps \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586178192 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module clk_hps" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module clk_hps" 0 0 "Shell" 0 -1 1573586178192 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding hps \[altera_hps 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding hps \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1573586178196 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module hps" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module hps" 0 0 "Shell" 0 -1 1573586178200 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1573586178204 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module jtag_mm1" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module jtag_mm1" 0 0 "Shell" 0 -1 1573586178204 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1573586178208 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1573586178208 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1573586178208 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1573586178208 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Building connections" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Building connections" 0 0 "Shell" 0 -1 1573586178208 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Parameterizing connections" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1573586178212 ""}
{ "Info" "" "" "2019.11.12.12:16:18 Info: Validating" {  } {  } 0 0 "2019.11.12.12:16:18 Info: Validating" 0 0 "Shell" 0 -1 1573586178216 ""}
{ "Info" "" "" "2019.11.12.12:16:28 Info: Done reading input file" {  } {  } 0 0 "2019.11.12.12:16:28 Info: Done reading input file" 0 0 "Shell" 0 -1 1573586188138 ""}
{ "Info" "" "" "2019.11.12.12:16:33 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2019.11.12.12:16:33 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1573586193299 ""}
{ "Info" "" "" "2019.11.12.12:16:33 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" {  } {  } 0 0 "2019.11.12.12:16:33 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1573586193303 ""}
{ "Info" "" "" "2019.11.12.12:16:33 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.11.12.12:16:33 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1573586193303 ""}
{ "Info" "" "" "2019.11.12.12:16:33 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.11.12.12:16:33 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1573586193303 ""}
{ "Info" "" "" "2019.11.12.12:16:33 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.11.12.12:16:33 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1573586193303 ""}
{ "Info" "" "" "2019.11.12.12:16:33 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.11.12.12:16:33 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1573586193303 ""}
{ "Info" "" "" "2019.11.12.12:16:33 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.11.12.12:16:33 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1573586193307 ""}
{ "Info" "" "" "2019.11.12.12:16:35 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" {  } {  } 0 0 "2019.11.12.12:16:35 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" 0 0 "Shell" 0 -1 1573586195162 ""}
{ "Info" "" "" "2019.11.12.12:16:43 Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.11.12.12:16:43 Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1573586203264 ""}
{ "Warning" "" "" "2019.11.12.12:16:48 Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.11.12.12:16:48 Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1573586208269 ""}
{ "Warning" "" "" "2019.11.12.12:16:48 Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.11.12.12:16:48 Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1573586208269 ""}
{ "Warning" "" "" "2019.11.12.12:16:48 Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.11.12.12:16:48 Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1573586208269 ""}
{ "Warning" "" "" "2019.11.12.12:16:48 Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.11.12.12:16:48 Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1573586208273 ""}
{ "Info" "" "" "2019.11.12.12:16:57 Info: PLL_using_AD1939_MCLK: Generating simgen model" {  } {  } 0 0 "2019.11.12.12:16:57 Info: PLL_using_AD1939_MCLK: Generating simgen model" 0 0 "Shell" 0 -1 1573586217365 ""}
{ "Info" "soc_system_PLL_using_AD1939_MCLK.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "12.288 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "98.304000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4783 megabytes\n    Info: Processing ended: Tue Nov 12 12:17:14 2019\n    Info: Elapsed time: 00:00:15\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4654 megabytes\n    Info: Processing ended: Tue Nov 12 12:17:15 2019\n    Info: Elapsed time: 00:00:17\n    Info: Total CPU time (on all processors): 00:00:02" "" "2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Tue Nov 12 12:16:58 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Tue Nov 12 12:16:59 2019\nInfo: Command: quartus_map soc_system_PLL_using_AD1939_MCLK.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_using_ad1939_mclk.v\n    Info (12023): Found entity 1: soc_system_PLL_using_AD1939_MCLK File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 2\nInfo (12127): Elaborating entity \"soc_system_PLL_using_AD1939_MCLK\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen" {  } {  } 0 0 "2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Tue Nov 12 12:16:58 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Tue Nov 12 12:16:59 2019\nInfo: Command: quartus_map soc_system_PLL_using_AD1939_MCLK.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_using_ad1939_mclk.v\n    Info (12023): Found entity 1: soc_system_PLL_using_AD1939_MCLK File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 2\nInfo (12127): Elaborating entity \"soc_system_PLL_using_AD1939_MCLK\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen" 0 0 "Shell" 0 -1 1573586236291 ""}
{ "Info" "" "" "2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: Simgen was successful" {  } {  } 0 0 "2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: Simgen was successful" 0 0 "Shell" 0 -1 1573586236295 ""}
{ "Info" "" "" "2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\"" {  } {  } 0 0 "2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\"" 0 0 "Shell" 0 -1 1573586236303 ""}
{ "Error" "" "" "2019.11.12.12:17:16 Error: Qsys_LED_control_0: Qsys_LED_control does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2019.11.12.12:17:16 Error: Qsys_LED_control_0: Qsys_LED_control does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1573586236307 ""}
{ "Error" "" "" "2019.11.12.12:17:16 Error: Generation stopped, 13 or more modules remaining" {  } {  } 0 0 "2019.11.12.12:17:16 Error: Generation stopped, 13 or more modules remaining" 0 0 "Shell" 0 -1 1573586236307 ""}
{ "Info" "" "" "2019.11.12.12:17:16 Info: soc_system: Done \"soc_system\" with 13 modules, 4 files" {  } {  } 0 0 "2019.11.12.12:17:16 Info: soc_system: Done \"soc_system\" with 13 modules, 4 files" 0 0 "Shell" 0 -1 1573586236307 ""}
{ "Error" "" "" "2019.11.12.12:17:16 Error: qsys-generate failed with exit code 1: 2 Errors, 4 Warnings" {  } {  } 0 0 "2019.11.12.12:17:16 Error: qsys-generate failed with exit code 1: 2 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1573586236347 ""}
{ "Info" "" "" "2019.11.12.12:17:16 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.11.12.12:17:16 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1573586236347 ""}
{ "Info" "" "" "2019.11.12.12:17:16 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.11.12.12:17:16 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1573586236347 ""}
{ "Info" "" --use-relative-paths=true" "" "2019.11.12.12:17:16 Info: sim-script-gen --spd=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" {  } {  } 0 0 "2019.11.12.12:17:16 Info: sim-script-gen --spd=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" 0 0 "Shell" 0 -1 1573586236347 ""}
{ "Info" " --use-relative-paths=true" "" "2019.11.12.12:17:16 Info: Doing: ip-make-simscript --spd=C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\soc_system.spd --output-directory=C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" {  } {  } 0 0 "2019.11.12.12:17:16 Info: Doing: ip-make-simscript --spd=C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\soc_system.spd --output-directory=C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" 0 0 "Shell" 0 -1 1573586236351 ""}
{ "Info" " directory:" "" "2019.11.12.12:17:17 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" {  } {  } 0 0 "2019.11.12.12:17:17 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" 0 0 "Shell" 0 -1 1573586237422 ""}
{ "Info" "msim_setup.tcl" "" "2019.11.12.12:17:17 Info:     mentor" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     mentor" 0 0 "Shell" 0 -1 1573586237426 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2019.11.12.12:17:17 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2019.11.12.12:17:17 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1573586237426 ""}
{ "Info" " directory:" "" "2019.11.12.12:17:17 Info: Generating the following file(s) for VCSMX simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" {  } {  } 0 0 "2019.11.12.12:17:17 Info: Generating the following file(s) for VCSMX simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" 0 0 "Shell" 0 -1 1573586237434 ""}
{ "Info" "synopsys_sim.setup" "" "2019.11.12.12:17:17 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1573586237438 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.11.12.12:17:17 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1573586237438 ""}
{ "Info" " directory:" "" "2019.11.12.12:17:17 Info: Generating the following file(s) for NCSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" {  } {  } 0 0 "2019.11.12.12:17:17 Info: Generating the following file(s) for NCSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" 0 0 "Shell" 0 -1 1573586237466 ""}
{ "Info" "cds.lib" "" "2019.11.12.12:17:17 Info:     cadence" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     cadence" 0 0 "Shell" 0 -1 1573586237470 ""}
{ "Info" "hdl.var" "" "2019.11.12.12:17:17 Info:     cadence" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     cadence" 0 0 "Shell" 0 -1 1573586237470 ""}
{ "Info" "ncsim_setup.sh" "" "2019.11.12.12:17:17 Info:     cadence" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     cadence" 0 0 "Shell" 0 -1 1573586237470 ""}
{ "Info" " directory" "" "2019.11.12.12:17:17 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1573586237470 ""}
{ "Info" " directory:" "" "2019.11.12.12:17:17 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" {  } {  } 0 0 "2019.11.12.12:17:17 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" 0 0 "Shell" 0 -1 1573586237478 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.11.12.12:17:17 Info:     aldec" {  } {  } 0 0 "2019.11.12.12:17:17 Info:     aldec" 0 0 "Shell" 0 -1 1573586237478 ""}
{ "Info" "." "" "2019.11.12.12:17:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" {  } {  } 0 0 "2019.11.12.12:17:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation" 0 0 "Shell" 0 -1 1573586237482 ""}
{ "Info" "" "" "2019.11.12.12:17:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.11.12.12:17:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1573586237482 ""}
{ "Info" "" "" "2019.11.12.12:17:17 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.11.12.12:17:17 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1573586237482 ""}
{ "Info" "" "" "2019.11.12.12:17:17 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.11.12.12:17:17 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1573586237486 ""}
{ "Info" "" "" "2019.11.12.12:17:17 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.11.12.12:17:17 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1573586237486 ""}
{ "Info" "soc_system.qsys" "" "2019.11.12.12:17:17 Info: Loading AudioMini_Passthrough" {  } {  } 0 0 "2019.11.12.12:17:17 Info: Loading AudioMini_Passthrough" 0 0 "Shell" 0 -1 1573586237490 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Reading input file" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Reading input file" 0 0 "Shell" 0 -1 1573586238600 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1573586238600 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module PLL_using_AD1939_MCLK" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module PLL_using_AD1939_MCLK" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module Qsys_LED_control_0" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module Qsys_LED_control_0" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module SystemID" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module SystemID" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module clk_AD1939_ABCLK" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module clk_AD1939_ABCLK" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module clk_AD1939_ALRCLK" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module clk_AD1939_ALRCLK" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding clk_hps \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding clk_hps \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586238604 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module clk_hps" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module clk_hps" 0 0 "Shell" 0 -1 1573586238608 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding hps \[altera_hps 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding hps \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1573586238608 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module hps" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module hps" 0 0 "Shell" 0 -1 1573586238608 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1573586238612 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module jtag_mm1" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module jtag_mm1" 0 0 "Shell" 0 -1 1573586238612 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1573586238612 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1573586238612 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1573586238612 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1573586238612 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Building connections" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Building connections" 0 0 "Shell" 0 -1 1573586238616 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Parameterizing connections" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1573586238616 ""}
{ "Info" "" "" "2019.11.12.12:17:18 Info: Validating" {  } {  } 0 0 "2019.11.12.12:17:18 Info: Validating" 0 0 "Shell" 0 -1 1573586238616 ""}
{ "Info" "" "" "2019.11.12.12:17:29 Info: Done reading input file" {  } {  } 0 0 "2019.11.12.12:17:29 Info: Done reading input file" 0 0 "Shell" 0 -1 1573586249297 ""}
{ "Info" "" "" "2019.11.12.12:17:34 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2019.11.12.12:17:34 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1573586254717 ""}
{ "Info" "" "" "2019.11.12.12:17:34 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" {  } {  } 0 0 "2019.11.12.12:17:34 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1573586254717 ""}
{ "Info" "" "" "2019.11.12.12:17:34 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.11.12.12:17:34 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1573586254717 ""}
{ "Info" "" "" "2019.11.12.12:17:34 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.11.12.12:17:34 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1573586254717 ""}
{ "Info" "" "" "2019.11.12.12:17:34 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.11.12.12:17:34 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1573586254717 ""}
{ "Info" "" "" "2019.11.12.12:17:34 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.11.12.12:17:34 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1573586254717 ""}
{ "Info" "" "" "2019.11.12.12:17:34 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.11.12.12:17:34 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1573586254717 ""}
{ "Info" "" "" "2019.11.12.12:17:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.11.12.12:17:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1573586255318 ""}
{ "Info" "" "" "2019.11.12.12:17:35 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.11.12.12:17:35 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1573586255318 ""}
{ "Info" "" "" "2019.11.12.12:17:35 Info:" {  } {  } 0 0 "2019.11.12.12:17:35 Info:" 0 0 "Shell" 0 -1 1573586255318 ""}
{ "Info" "" "" "2019.11.12.12:17:35 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.11.12.12:17:35 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1573586255318 ""}
{ "Info" "" "" "2019.11.12.12:17:35 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system.qsys\" --synthesis=VHDL --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.11.12.12:17:35 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system.qsys\" --synthesis=VHDL --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 6\\AudioMini_Passthrough\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1573586255318 ""}
{ "Info" "soc_system.qsys" "" "2019.11.12.12:17:35 Info: Loading AudioMini_Passthrough" {  } {  } 0 0 "2019.11.12.12:17:35 Info: Loading AudioMini_Passthrough" 0 0 "Shell" 0 -1 1573586255322 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Reading input file" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Reading input file" 0 0 "Shell" 0 -1 1573586256109 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1573586256109 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module PLL_using_AD1939_MCLK" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module PLL_using_AD1939_MCLK" 0 0 "Shell" 0 -1 1573586256113 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding Qsys_LED_control_0 \[Qsys_LED_control 1.0\]" 0 0 "Shell" 0 -1 1573586256113 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module Qsys_LED_control_0" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module Qsys_LED_control_0" 0 0 "Shell" 0 -1 1573586256113 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1573586256113 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module SystemID" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module SystemID" 0 0 "Shell" 0 -1 1573586256113 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586256113 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module clk_AD1939_ABCLK" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module clk_AD1939_ABCLK" 0 0 "Shell" 0 -1 1573586256117 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586256117 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module clk_AD1939_ALRCLK" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module clk_AD1939_ALRCLK" 0 0 "Shell" 0 -1 1573586256117 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding clk_hps \[clock_source 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding clk_hps \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1573586256117 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module clk_hps" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module clk_hps" 0 0 "Shell" 0 -1 1573586256117 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding hps \[altera_hps 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding hps \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1573586256117 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module hps" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module hps" 0 0 "Shell" 0 -1 1573586256121 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1573586256133 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module jtag_mm1" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module jtag_mm1" 0 0 "Shell" 0 -1 1573586256133 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1573586256133 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1573586256133 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1573586256133 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1573586256133 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Building connections" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Building connections" 0 0 "Shell" 0 -1 1573586256137 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Parameterizing connections" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1573586256137 ""}
{ "Info" "" "" "2019.11.12.12:17:36 Info: Validating" {  } {  } 0 0 "2019.11.12.12:17:36 Info: Validating" 0 0 "Shell" 0 -1 1573586256137 ""}
{ "Info" "" "" "2019.11.12.12:17:47 Info: Done reading input file" {  } {  } 0 0 "2019.11.12.12:17:47 Info: Done reading input file" 0 0 "Shell" 0 -1 1573586267310 ""}
{ "Info" "" "" "2019.11.12.12:17:54 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 0 "2019.11.12.12:17:54 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" 0 0 "Shell" 0 -1 1573586274144 ""}
{ "Info" "" "" "2019.11.12.12:17:54 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" {  } {  } 0 0 "2019.11.12.12:17:54 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1573586274144 ""}
{ "Info" "" "" "2019.11.12.12:17:54 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.11.12.12:17:54 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1573586274144 ""}
{ "Info" "" "" "2019.11.12.12:17:54 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.11.12.12:17:54 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1573586274144 ""}
{ "Info" "" "" "2019.11.12.12:17:54 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.11.12.12:17:54 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1573586274144 ""}
{ "Info" "" "" "2019.11.12.12:17:54 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.11.12.12:17:54 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1573586274144 ""}
{ "Info" "" "" "2019.11.12.12:17:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.11.12.12:17:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1573586274148 ""}
{ "Info" "" "" "2019.11.12.12:17:57 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.11.12.12:17:57 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1573586277414 ""}
{ "Info" "" "" "2019.11.12.12:18:04 Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.11.12.12:18:04 Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1573586284346 ""}
{ "Warning" "" "" "2019.11.12.12:18:08 Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.11.12.12:18:08 Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1573586288086 ""}
{ "Warning" "" "" "2019.11.12.12:18:08 Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.11.12.12:18:08 Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1573586288086 ""}
{ "Warning" "" "" "2019.11.12.12:18:08 Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.11.12.12:18:08 Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1573586288086 ""}
{ "Warning" "" "" "2019.11.12.12:18:08 Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.11.12.12:18:08 Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1573586288086 ""}
{ "Info" "" "" "2019.11.12.12:18:17 Info: PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\"" {  } {  } 0 0 "2019.11.12.12:18:17 Info: PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\"" 0 0 "Shell" 0 -1 1573586297220 ""}
{ "Info" "" "" "2019.11.12.12:18:17 Info: Qsys_LED_control_0: \"soc_system\" instantiated Qsys_LED_control \"Qsys_LED_control_0\"" {  } {  } 0 0 "2019.11.12.12:18:17 Info: Qsys_LED_control_0: \"soc_system\" instantiated Qsys_LED_control \"Qsys_LED_control_0\"" 0 0 "Shell" 0 -1 1573586297236 ""}
{ "Info" "" "" "2019.11.12.12:18:17 Info: SystemID: \"soc_system\" instantiated altera_avalon_sysid_qsys \"SystemID\"" {  } {  } 0 0 "2019.11.12.12:18:17 Info: SystemID: \"soc_system\" instantiated altera_avalon_sysid_qsys \"SystemID\"" 0 0 "Shell" 0 -1 1573586297252 ""}
{ "Info" "" "" "2019.11.12.12:18:17 Info: hps: \"Running  for module: hps\"" {  } {  } 0 0 "2019.11.12.12:18:17 Info: hps: \"Running  for module: hps\"" 0 0 "Shell" 0 -1 1573586297256 ""}
{ "Info" "" "" "2019.11.12.12:18:17 Info: hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.11.12.12:18:17 Info: hps: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1573586297919 ""}
{ "Info" "" "" "2019.11.12.12:18:18 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.11.12.12:18:18 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1573586298498 ""}
{ "Info" "" "" "2019.11.12.12:18:24 Info: hps: \"soc_system\" instantiated altera_hps \"hps\"" {  } {  } 0 0 "2019.11.12.12:18:24 Info: hps: \"soc_system\" instantiated altera_hps \"hps\"" 0 0 "Shell" 0 -1 1573586304112 ""}
{ "Info" "" "" "2019.11.12.12:18:26 Info: jtag_mm1: \"soc_system\" instantiated altera_jtag_avalon_master \"jtag_mm1\"" {  } {  } 0 0 "2019.11.12.12:18:26 Info: jtag_mm1: \"soc_system\" instantiated altera_jtag_avalon_master \"jtag_mm1\"" 0 0 "Shell" 0 -1 1573586306156 ""}
{ "Info" "" "" "2019.11.12.12:18:26 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.11.12.12:18:26 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1573586306248 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.11.12.12:18:26 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen/" {  } {  } 0 0 "2019.11.12.12:18:26 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen/" 0 0 "Shell" 0 -1 1573586306248 ""}
{ "Info" "" "" "2019.11.12.12:18:27 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.11.12.12:18:27 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1573586307702 ""}
{ "Info" "" "" "2019.11.12.12:18:27 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.11.12.12:18:27 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1573586307706 ""}
{ "Info" "" "" "2019.11.12.12:18:27 Info: onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'" {  } {  } 0 0 "2019.11.12.12:18:27 Info: onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'" 0 0 "Shell" 0 -1 1573586307730 ""}
{ "Info" "soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2019.11.12.12:18:27 Info: onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen/" {  } {  } 0 0 "2019.11.12.12:18:27 Info: onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen/" 0 0 "Shell" 0 -1 1573586307730 ""}
{ "Info" "" "" "2019.11.12.12:18:28 Info: onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'" {  } {  } 0 0 "2019.11.12.12:18:28 Info: onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'" 0 0 "Shell" 0 -1 1573586308185 ""}
{ "Info" "" "" "2019.11.12.12:18:28 Info: onchip_memory: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 0 "2019.11.12.12:18:28 Info: onchip_memory: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" 0 0 "Shell" 0 -1 1573586308193 ""}
{ "Info" "" "" "2019.11.12.12:18:30 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.11.12.12:18:30 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1573586310875 ""}
{ "Info" "" "" "2019.11.12.12:18:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.11.12.12:18:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1573586312558 ""}
{ "Info" "" "" "2019.11.12.12:18:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.11.12.12:18:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1573586317396 ""}
{ "Info" "" "" "2019.11.12.12:18:38 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.11.12.12:18:38 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1573586318235 ""}
{ "Info" "" "" "2019.11.12.12:18:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.11.12.12:18:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1573586319034 ""}
{ "Info" "" "" "2019.11.12.12:18:42 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.11.12.12:18:42 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1573586322689 ""}
{ "Info" "" "" "2019.11.12.12:18:42 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.11.12.12:18:42 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1573586322725 ""}
{ "Info" "" "" "2019.11.12.12:18:42 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.11.12.12:18:42 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1573586322729 ""}
{ "Info" "" "" "2019.11.12.12:18:42 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.11.12.12:18:42 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1573586322757 ""}
{ "Info" "" "" "2019.11.12.12:18:42 Info: fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.11.12.12:18:42 Info: fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1573586322904 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: hps_io: \"hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: hps_io: \"hps\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1573586324528 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: jtag_phy_embedded_in_jtag_master: \"jtag_mm1\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: jtag_phy_embedded_in_jtag_master: \"jtag_mm1\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1573586324608 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: timing_adt: \"jtag_mm1\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: timing_adt: \"jtag_mm1\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1573586324636 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: fifo: \"jtag_mm1\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: fifo: \"jtag_mm1\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1573586324644 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: b2p: \"jtag_mm1\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: b2p: \"jtag_mm1\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1573586324660 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: p2b: \"jtag_mm1\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: p2b: \"jtag_mm1\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1573586324660 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: transacto: \"jtag_mm1\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: transacto: \"jtag_mm1\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1573586324672 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: b2p_adapter: \"jtag_mm1\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: b2p_adapter: \"jtag_mm1\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1573586324684 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: p2b_adapter: \"jtag_mm1\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: p2b_adapter: \"jtag_mm1\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1573586324688 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: onchip_memory_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: onchip_memory_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\"" 0 0 "Shell" 0 -1 1573586324696 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: hps_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: hps_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1573586324704 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: onchip_memory_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_agent\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: onchip_memory_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_agent\"" 0 0 "Shell" 0 -1 1573586324713 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1573586324738 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1573586324746 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: onchip_memory_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory_s1_burst_adapter\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: onchip_memory_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1573586324930 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586324934 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586324934 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586324934 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1573586324954 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1573586324970 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1573586324978 ""}
{ "Info" "" "" "2019.11.12.12:18:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.11.12.12:18:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1573586324990 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586324990 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1573586326548 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: jtag_mm1_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"jtag_mm1_master_translator\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: jtag_mm1_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"jtag_mm1_master_translator\"" 0 0 "Shell" 0 -1 1573586326556 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: jtag_mm1_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"jtag_mm1_master_agent\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: jtag_mm1_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"jtag_mm1_master_agent\"" 0 0 "Shell" 0 -1 1573586326560 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1573586326576 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1573586326588 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1573586326596 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1573586326604 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_h2f_lw_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1573586326624 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586326624 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586326628 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1573586326632 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1573586326636 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1573586326652 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586326656 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1573586326672 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586326672 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1573586326676 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1573586326684 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1573586326700 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586326704 ""}
{ "Info" "" "" "2019.11.12.12:18:46 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.11.12.12:18:46 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1573586326724 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1573586326724 ""}
{ "Info" "" "" "2019.11.12.12:18:48 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.11.12.12:18:48 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1573586328620 ""}
{ "Info" "" "" "2019.11.12.12:19:23 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.11.12.12:19:23 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1573586363331 ""}
{ "Info" "" "" "2019.11.12.12:19:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.11.12.12:19:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1573586363387 ""}
{ "Info" "" "" "2019.11.12.12:19:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.11.12.12:19:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1573586363391 ""}
{ "Info" "" "" "2019.11.12.12:19:23 Info: soc_system: Done \"soc_system\" with 53 modules, 123 files" {  } {  } 0 0 "2019.11.12.12:19:23 Info: soc_system: Done \"soc_system\" with 53 modules, 123 files" 0 0 "Shell" 0 -1 1573586363395 ""}
{ "Info" "" "" "2019.11.12.12:19:24 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.11.12.12:19:24 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1573586364771 ""}
{ "Info" "" "" "2019.11.12.12:19:24 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.11.12.12:19:24 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1573586364771 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1573586376527 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1573586376527 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1573586376531 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1573586387208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 8 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573586387208 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 12:19:47 2019 " "Processing ended: Tue Nov 12 12:19:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573586387208 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:46 " "Elapsed time: 00:04:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573586387208 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:06:08 " "Total CPU time (on all processors): 00:06:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573586387208 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1573586387208 ""}
