| **Slot** | **Module**            | **Base Address** | **Width (Bits)** | **Size (Range)** | **Address Range (Start â†’ End)** |
| -------- | --------------------- | ---------------- | ---------------- | ---------------- | ------------------------------- |
| **m00**  | **BRAM Ctrl 0 (ROM)** | `0x00010000`     | 15               | **32 K**        | `0x00010000` $\to$ `0x00017FFF` |
| **m01**  | **BRAM Ctrl 1 (RAM)** | `0x00020000`     | 17               | **128 K**       | `0x00020000` $\to$ `0x0003FFFF` |
| **m02**  | **GPIO**              | `0x10080000`     | 19               | **512 K**       | `0x10080000` $\to$ `0x100FFFFF` |
| **m03**  | **UART**              | `0x10001000`     | 12               | **4 K**         | `0x10001000` $\to$ `0x10001FFF` |
| **m04**  | **DDR**               | `0x80000000`     | 28               | **256 M**       | `0x80000000` $\to$ `0x8FFFFFFF` |
| **m05**  | **Ethernet**          | `0x20030000`     | 15               | **32 K**        | `0x20030000` $\to$ `0x20037FFF` |
| **m06**  | **PLIC**              | `0x20010000`     | 15               | **32 K**        | `0x20010000` $\to$ `0x20017FFF` |
| **m07**  | **IIC**               | `0x10003000`     | 12               | **4 K**         | `0x10003000` $\to$ `0x10003FFF` |
| **m08**  | **SPI**               | `0x10002000`     | 12               | **4 K**         | `0x10002000` $\to$ `0x10002FFF` |
