$date
	Sat Oct 22 18:40:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#785840
b10101 !
1"
#785842
b10101 &
b10101 %
1$
#785843
0"
#785846
b1000000 &
b1000000 %
#785850
b100000 &
b100000 %
#785854
b10000 &
b10000 %
#785858
b1000 &
b1000 %
#785862
b100 &
b100 %
#785866
b10 &
b10 %
#785870
b1 &
1#
b1 %
#785874
b0 &
b0 %
0#
0$
#1785626
b1110 &
b1110 %
1$
b1110 !
1"
#1785627
0"
#1785630
b111 &
b111 %
#1785634
b10110 &
b10110 %
#1785638
b1011 &
b1011 %
#1785642
b100010 &
b100010 %
#1785646
b10001 &
b10001 %
#1785650
b110100 &
b110100 %
#1785654
b11010 &
b11010 %
#1785658
b1101 &
b1101 %
#1785662
b101000 &
b101000 %
#1785666
b10100 &
b10100 %
#1785670
b1010 &
b1010 %
#1785674
b101 &
b101 %
#1785678
b10000 &
b10000 %
#1785682
b1000 &
b1000 %
#1785686
b100 &
b100 %
#1785690
b10 &
b10 %
#1785694
b1 &
1#
b1 %
#1785698
b0 &
b0 %
0#
0$
#2741303
b11010 !
1"
#2741306
b11010 &
b11010 %
1$
#2741307
0"
#2741310
b1101 &
b1101 %
#2741314
b101000 &
b101000 %
#2741318
b10100 &
b10100 %
#2741322
b1010 &
b1010 %
#2741326
b101 &
b101 %
#2741330
b10000 &
b10000 %
#2741334
b1000 &
b1000 %
#2741338
b100 &
b100 %
#2741342
b10 &
b10 %
#2741346
b1 &
b1 %
1#
#2741350
b0 &
0#
b0 %
0$
#4500012
