module SPLB40_2048X32BM1A_top
(
    input   wire            CLK,
    input   wire            CS,
    input   wire    [10:0]  Addr,
    input   wire            DVSE,
    input   wire    [3:0]   DVS,
    output  wire    [31:0]  Data
);

SPLB40_2048X32BM1A  u_SPLB40_2048X32BM1A
(
    .A0(Addr[0]),
    .A1(Addr[1]),
    .A2(Addr[2]),
    .A3(Addr[3]),
    .A4(Addr[4]),
    .A5(Addr[5]),
    .A6(Addr[6]),
    .A7(Addr[7]),
    .A8(Addr[8]),
    .A9(Addr[9]),
    .A10(Addr[10]),
    .DO0(Data[0]),
    .DO1(Data[1]),
    .DO2(Data[2]),
    .DO3(Data[3]),
    .DO4(Data[4]),
    .DO5(Data[5]),
    .DO6(Data[6]),
    .DO7(Data[7]),
    .DO8(Data[8]),
    .DO9(Data[9]),
    .DO10(Data[10]),
    .DO11(Data[11]),
    .DO12(Data[12]),
    .DO13(Data[13]),
    .DO14(Data[14]),
    .DO15(Data[15]),
    .DO16(Data[16]),
    .DO17(Data[17]),
    .DO18(Data[18]),
    .DO19(Data[19]),
    .DO20(Data[20]),
    .DO21(Data[21]),
    .DO22(Data[22]),
    .DO23(Data[23]),
    .DO24(Data[24]),
    .DO25(Data[25]),
    .DO26(Data[26]),
    .DO27(Data[27]),
    .DO28(Data[28]),
    .DO29(Data[29]),
    .DO30(Data[30]),
    .DO31(Data[31]),
    .DVSE(DVSE),
    .DVS3(DVS[3]),
    .DVS2(DVS[2]),
    .DVS1(DVS[1]),
    .DVS0(DVS[0]),
    .CK(CLK),
    .CS(CS)
);

endmodule
