
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.70

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ctrl.state.out[1]$_DFF_P_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.19    0.19 v ctrl.state.out[1]$_DFF_P_/Q (sg13g2_dfrbp_1)
                                         ctrl.state.out[1] (net)
                  0.03    0.00    0.19 v _341_/A1 (sg13g2_a21oi_1)
     1    0.00    0.03    0.06    0.25 ^ _341_/Y (sg13g2_a21oi_1)
                                         _053_ (net)
                  0.03    0.00    0.25 ^ _342_/B (sg13g2_nor2_1)
     1    0.00    0.01    0.03    0.28 v _342_/Y (sg13g2_nor2_1)
                                         _001_ (net)
                  0.01    0.00    0.28 v ctrl.state.out[1]$_DFF_P_/D (sg13g2_dfrbp_1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ctrl.state.out[1]$_DFF_P_/CLK (sg13g2_dfrbp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[9]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[9]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.03    0.19    0.19 ^ dpath.b_reg.out[9]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[9] (net)
                  0.03    0.00    0.19 ^ _328_/A (sg13g2_buf_1)
     2    0.01    0.03    0.07    0.26 ^ _328_/X (sg13g2_buf_1)
                                         _043_ (net)
                  0.03    0.00    0.26 ^ fanout40/A (sg13g2_buf_2)
     8    0.02    0.06    0.10    0.36 ^ fanout40/X (sg13g2_buf_2)
                                         net40 (net)
                  0.06    0.00    0.36 ^ _380_/A (sg13g2_xnor2_1)
     2    0.01    0.11    0.11    0.47 ^ _380_/Y (sg13g2_xnor2_1)
                                         _090_ (net)
                  0.11    0.00    0.47 ^ _384_/A (sg13g2_nand3_1)
     2    0.01    0.08    0.10    0.57 v _384_/Y (sg13g2_nand3_1)
                                         _094_ (net)
                  0.08    0.00    0.57 v _388_/A_N (sg13g2_nand2b_2)
     5    0.02    0.06    0.15    0.72 v _388_/Y (sg13g2_nand2b_2)
                                         _098_ (net)
                  0.06    0.00    0.72 v _392_/B (sg13g2_nor3_1)
     2    0.01    0.12    0.13    0.85 ^ _392_/Y (sg13g2_nor3_1)
                                         _102_ (net)
                  0.12    0.00    0.85 ^ _412_/A2 (sg13g2_a221oi_1)
     4    0.01    0.14    0.16    1.01 v _412_/Y (sg13g2_a221oi_1)
                                         _122_ (net)
                  0.14    0.00    1.01 v _434_/A (sg13g2_or2_1)
     4    0.01    0.06    0.17    1.18 v _434_/X (sg13g2_or2_1)
                                         _143_ (net)
                  0.06    0.00    1.18 v _577_/A2 (sg13g2_a21oi_2)
     7    0.04    0.19    0.19    1.37 ^ _577_/Y (sg13g2_a21oi_2)
                                         _260_ (net)
                  0.19    0.00    1.37 ^ _578_/A (sg13g2_buf_8)
     3    0.01    0.03    0.13    1.50 ^ _578_/X (sg13g2_buf_8)
                                         _261_ (net)
                  0.03    0.00    1.50 ^ fanout29/A (sg13g2_buf_4)
     8    0.04    0.06    0.11    1.61 ^ fanout29/X (sg13g2_buf_4)
                                         net29 (net)
                  0.06    0.00    1.61 ^ _579_/S (sg13g2_mux2_1)
     1    0.00    0.03    0.16    1.77 v _579_/X (sg13g2_mux2_1)
                                         _020_ (net)
                  0.03    0.00    1.77 v dpath.b_reg.out[0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  1.77   data arrival time

                  0.00    2.60    2.60   clock core_clock (rise edge)
                          0.00    2.60   clock network delay (ideal)
                          0.00    2.60   clock reconvergence pessimism
                                  2.60 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                         -0.12    2.48   library setup time
                                  2.48   data required time
-----------------------------------------------------------------------------
                                  2.48   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[9]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[9]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.03    0.19    0.19 ^ dpath.b_reg.out[9]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[9] (net)
                  0.03    0.00    0.19 ^ _328_/A (sg13g2_buf_1)
     2    0.01    0.03    0.07    0.26 ^ _328_/X (sg13g2_buf_1)
                                         _043_ (net)
                  0.03    0.00    0.26 ^ fanout40/A (sg13g2_buf_2)
     8    0.02    0.06    0.10    0.36 ^ fanout40/X (sg13g2_buf_2)
                                         net40 (net)
                  0.06    0.00    0.36 ^ _380_/A (sg13g2_xnor2_1)
     2    0.01    0.11    0.11    0.47 ^ _380_/Y (sg13g2_xnor2_1)
                                         _090_ (net)
                  0.11    0.00    0.47 ^ _384_/A (sg13g2_nand3_1)
     2    0.01    0.08    0.10    0.57 v _384_/Y (sg13g2_nand3_1)
                                         _094_ (net)
                  0.08    0.00    0.57 v _388_/A_N (sg13g2_nand2b_2)
     5    0.02    0.06    0.15    0.72 v _388_/Y (sg13g2_nand2b_2)
                                         _098_ (net)
                  0.06    0.00    0.72 v _392_/B (sg13g2_nor3_1)
     2    0.01    0.12    0.13    0.85 ^ _392_/Y (sg13g2_nor3_1)
                                         _102_ (net)
                  0.12    0.00    0.85 ^ _412_/A2 (sg13g2_a221oi_1)
     4    0.01    0.14    0.16    1.01 v _412_/Y (sg13g2_a221oi_1)
                                         _122_ (net)
                  0.14    0.00    1.01 v _434_/A (sg13g2_or2_1)
     4    0.01    0.06    0.17    1.18 v _434_/X (sg13g2_or2_1)
                                         _143_ (net)
                  0.06    0.00    1.18 v _577_/A2 (sg13g2_a21oi_2)
     7    0.04    0.19    0.19    1.37 ^ _577_/Y (sg13g2_a21oi_2)
                                         _260_ (net)
                  0.19    0.00    1.37 ^ _578_/A (sg13g2_buf_8)
     3    0.01    0.03    0.13    1.50 ^ _578_/X (sg13g2_buf_8)
                                         _261_ (net)
                  0.03    0.00    1.50 ^ fanout29/A (sg13g2_buf_4)
     8    0.04    0.06    0.11    1.61 ^ fanout29/X (sg13g2_buf_4)
                                         net29 (net)
                  0.06    0.00    1.61 ^ _579_/S (sg13g2_mux2_1)
     1    0.00    0.03    0.16    1.77 v _579_/X (sg13g2_mux2_1)
                                         _020_ (net)
                  0.03    0.00    1.77 v dpath.b_reg.out[0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  1.77   data arrival time

                  0.00    2.60    2.60   clock core_clock (rise edge)
                          0.00    2.60   clock network delay (ideal)
                          0.00    2.60   clock reconvergence pessimism
                                  2.60 ^ dpath.b_reg.out[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                         -0.12    2.48   library setup time
                                  2.48   data required time
-----------------------------------------------------------------------------
                                  2.48   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.81e-04   4.42e-05   1.80e-08   8.25e-04  62.3%
Combinational          3.01e-04   1.99e-04   4.43e-08   5.00e-04  37.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-03   2.43e-04   6.23e-08   1.33e-03 100.0%
                          81.6%      18.4%       0.0%
