Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Sun May 15 22:36:11 2022
| Host              : Youssef-Dell running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file viterbi_top_timing_summary_routed.rpt -pb viterbi_top_timing_summary_routed.pb -rpx viterbi_top_timing_summary_routed.rpx -warn_on_violation
| Design            : viterbi_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    226.014        0.000                      0                 2300        0.016        0.000                      0                 2300      129.458        0.000                       0                   686  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               226.014        0.000                      0                 2239        0.016        0.000                      0                 2239      129.458        0.000                       0                   686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    233.639        0.000                      0                   61       23.903        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      226.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             226.014ns  (required time - arrival time)
  Source:                 u_ControlUnit/r_finalState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_matcherRepeat
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.862ns (58.960%)  route 1.992ns (41.040%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.869ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.825     3.097    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X93Y322        FDCE                                         r  u_ControlUnit/r_finalState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y322        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.176 r  u_ControlUnit/r_finalState_reg[2]/Q
                         net (fo=1, routed)           0.268     3.444    u_ControlUnit/r_finalState[2]
    SLICE_X98Y322        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.568 f  u_ControlUnit/o_matcherRepeat_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.449     4.017    u_ControlUnit/o_matcherRepeat_OBUF_inst_i_4_n_0
    SLICE_X102Y321       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.182 r  u_ControlUnit/o_matcherRepeat_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.255     4.437    u_ControlUnit/o_matcherRepeat_OBUF_inst_i_2_n_0
    SLICE_X102Y321       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     4.573 r  u_ControlUnit/o_matcherRepeat_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.020     5.593    o_matcherRepeat_OBUF
    C1                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.358     7.951 r  o_matcherRepeat_OBUF_inst/O
                         net (fo=0)                   0.000     7.951    o_matcherRepeat
    C1                                                                r  o_matcherRepeat (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                226.014    

Slack (MET) :             227.477ns  (required time - arrival time)
  Source:                 u_LifoMemory/r_dataOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_decodedOut
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 2.451ns (73.296%)  route 0.893ns (26.704%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.871ns (routing 0.869ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.871     3.143    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y319       FDRE                                         r  u_LifoMemory/r_dataOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y319       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.224 r  u_LifoMemory/r_dataOut_reg/Q
                         net (fo=1, routed)           0.893     4.117    o_decodedOut_OBUF
    A2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.370     6.487 r  o_decodedOut_OBUF_inst/O
                         net (fo=0)                   0.000     6.487    o_decodedOut
    A2                                                                r  o_decodedOut (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                227.477    

Slack (MET) :             227.519ns  (required time - arrival time)
  Source:                 r_crcValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_crcValid
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 2.451ns (74.050%)  route 0.859ns (25.950%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.869ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.863     3.135    i_clk_IBUF_BUFG
    SLICE_X100Y316       FDCE                                         r  r_crcValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y316       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.214 r  r_crcValid_reg/Q
                         net (fo=1, routed)           0.859     4.073    o_crcValid_OBUF
    A3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.372     6.445 r  o_crcValid_OBUF_inst/O
                         net (fo=0)                   0.000     6.445    o_crcValid
    A3                                                                r  o_crcValid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                227.519    

Slack (MET) :             230.664ns  (required time - arrival time)
  Source:                 i_tbs[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_finalState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.556ns (27.898%)  route 4.022ns (72.102%))
  Logic Levels:           8  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            26.000ns
  Clock Path Skew:        2.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 262.339 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.613ns (routing 0.790ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D6                                                0.000    26.000 f  i_tbs[2] (IN)
                         net (fo=0)                   0.000    26.000    i_tbs_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038    27.038 f  i_tbs_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.038    i_tbs_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.038 f  i_tbs_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.693    28.731    u_ControlUnit/i_tbs_IBUF[2]
    SLICE_X102Y327       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    28.767 f  u_ControlUnit/r_rowGenerator[5]_i_47/O
                         net (fo=17, routed)          0.289    29.056    u_ControlUnit/i_tbs[4]
    SLICE_X103Y325       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133    29.189 r  u_ControlUnit/r_rowGenerator[5]_i_44/O
                         net (fo=15, routed)          0.468    29.657    u_ControlUnit/r_rowGenerator[5]_i_44_n_0
    SLICE_X101Y327       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    29.708 f  u_ControlUnit/r_rowGenerator[5]_i_8/O
                         net (fo=2, routed)           0.269    29.977    u_ControlUnit/r_rowGenerator[5]_i_8_n_0
    SLICE_X101Y328       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.078    30.055 f  u_ControlUnit/r_rowGenerator_reg[5]_i_4/CO[6]
                         net (fo=1, routed)           0.236    30.291    u_ControlUnit/r_shiftStart1
    SLICE_X100Y323       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    30.414 f  u_ControlUnit/r_rowGenerator[5]_i_1/O
                         net (fo=8, routed)           0.565    30.979    u_ControlUnit/r_shiftStart
    SLICE_X98Y321        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    31.076 r  u_ControlUnit/r_finalState[5]_i_1/O
                         net (fo=6, routed)           0.502    31.578    u_ControlUnit/r_finalState[5]_i_1_n_0
    SLICE_X93Y322        FDCE                                         r  u_ControlUnit/r_finalState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.613   262.339    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X93Y322        FDCE                                         r  u_ControlUnit/r_finalState_reg[0]/C
                         clock pessimism              0.000   262.339    
                         clock uncertainty           -0.035   262.304    
    SLICE_X93Y322        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061   262.243    u_ControlUnit/r_finalState_reg[0]
  -------------------------------------------------------------------
                         required time                        262.243    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                230.664    

Slack (MET) :             230.664ns  (required time - arrival time)
  Source:                 i_tbs[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_finalState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.556ns (27.898%)  route 4.022ns (72.102%))
  Logic Levels:           8  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            26.000ns
  Clock Path Skew:        2.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 262.339 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.613ns (routing 0.790ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D6                                                0.000    26.000 f  i_tbs[2] (IN)
                         net (fo=0)                   0.000    26.000    i_tbs_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038    27.038 f  i_tbs_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.038    i_tbs_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.038 f  i_tbs_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.693    28.731    u_ControlUnit/i_tbs_IBUF[2]
    SLICE_X102Y327       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    28.767 f  u_ControlUnit/r_rowGenerator[5]_i_47/O
                         net (fo=17, routed)          0.289    29.056    u_ControlUnit/i_tbs[4]
    SLICE_X103Y325       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133    29.189 r  u_ControlUnit/r_rowGenerator[5]_i_44/O
                         net (fo=15, routed)          0.468    29.657    u_ControlUnit/r_rowGenerator[5]_i_44_n_0
    SLICE_X101Y327       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    29.708 f  u_ControlUnit/r_rowGenerator[5]_i_8/O
                         net (fo=2, routed)           0.269    29.977    u_ControlUnit/r_rowGenerator[5]_i_8_n_0
    SLICE_X101Y328       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.078    30.055 f  u_ControlUnit/r_rowGenerator_reg[5]_i_4/CO[6]
                         net (fo=1, routed)           0.236    30.291    u_ControlUnit/r_shiftStart1
    SLICE_X100Y323       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    30.414 f  u_ControlUnit/r_rowGenerator[5]_i_1/O
                         net (fo=8, routed)           0.565    30.979    u_ControlUnit/r_shiftStart
    SLICE_X98Y321        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    31.076 r  u_ControlUnit/r_finalState[5]_i_1/O
                         net (fo=6, routed)           0.502    31.578    u_ControlUnit/r_finalState[5]_i_1_n_0
    SLICE_X93Y322        FDCE                                         r  u_ControlUnit/r_finalState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.613   262.339    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X93Y322        FDCE                                         r  u_ControlUnit/r_finalState_reg[2]/C
                         clock pessimism              0.000   262.339    
                         clock uncertainty           -0.035   262.304    
    SLICE_X93Y322        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061   262.243    u_ControlUnit/r_finalState_reg[2]
  -------------------------------------------------------------------
                         required time                        262.243    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                230.664    

Slack (MET) :             230.799ns  (required time - arrival time)
  Source:                 i_tbs[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_internalEnable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.875ns (33.689%)  route 3.691ns (66.311%))
  Logic Levels:           10  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=5)
  Input Delay:            26.000ns
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 262.376 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.790ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D6                                                0.000    26.000 r  i_tbs[2] (IN)
                         net (fo=0)                   0.000    26.000    i_tbs_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038    27.038 r  i_tbs_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.038    i_tbs_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.038 r  i_tbs_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.796    28.834    i_tbs_IBUF[2]
    SLICE_X101Y324       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    28.930 r  r_iterationCount[1]_i_25/O
                         net (fo=1, routed)           0.010    28.940    r_iterationCount[1]_i_25_n_0
    SLICE_X101Y324       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.054    28.994 f  r_iterationCount_reg[1]_i_8/O[2]
                         net (fo=10, routed)          0.151    29.145    u_ControlUnit/r_nextState4[2]
    SLICE_X101Y323       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136    29.281 r  u_ControlUnit/r_currState[3]_i_24/O
                         net (fo=1, routed)           0.417    29.698    u_ControlUnit/r_currState[3]_i_24_n_0
    SLICE_X101Y323       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    29.821 r  u_ControlUnit/r_currState[3]_i_21/O
                         net (fo=1, routed)           0.748    30.569    u_ControlUnit/r_currState[3]_i_21_n_0
    SLICE_X100Y323       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    30.692 r  u_ControlUnit/r_currState[3]_i_19/O
                         net (fo=2, routed)           0.176    30.868    u_ControlUnit/r_currState[3]_i_19_n_0
    SLICE_X102Y324       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    30.903 r  u_ControlUnit/r_internalEnable_i_5/O
                         net (fo=1, routed)           0.057    30.960    u_ControlUnit/r_internalEnable_i_5_n_0
    SLICE_X102Y324       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    31.108 f  u_ControlUnit/r_internalEnable_i_3/O
                         net (fo=1, routed)           0.287    31.395    u_ControlUnit/r_internalEnable_i_3_n_0
    SLICE_X103Y323       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    31.517 r  u_ControlUnit/r_internalEnable_i_1/O
                         net (fo=1, routed)           0.049    31.566    u_ControlUnit/r_internalEnable_i_1_n_0
    SLICE_X103Y323       FDCE                                         r  u_ControlUnit/r_internalEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.650   262.376    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X103Y323       FDCE                                         r  u_ControlUnit/r_internalEnable_reg/C
                         clock pessimism              0.000   262.376    
                         clock uncertainty           -0.035   262.341    
    SLICE_X103Y323       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025   262.366    u_ControlUnit/r_internalEnable_reg
  -------------------------------------------------------------------
                         required time                        262.366    
                         arrival time                         -31.566    
  -------------------------------------------------------------------
                         slack                                230.799    

Slack (MET) :             230.930ns  (required time - arrival time)
  Source:                 i_tbs[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_finalState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.556ns (29.218%)  route 3.770ns (70.782%))
  Logic Levels:           8  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            26.000ns
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 262.352 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.626ns (routing 0.790ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D6                                                0.000    26.000 f  i_tbs[2] (IN)
                         net (fo=0)                   0.000    26.000    i_tbs_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038    27.038 f  i_tbs_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.038    i_tbs_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.038 f  i_tbs_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.693    28.731    u_ControlUnit/i_tbs_IBUF[2]
    SLICE_X102Y327       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    28.767 f  u_ControlUnit/r_rowGenerator[5]_i_47/O
                         net (fo=17, routed)          0.289    29.056    u_ControlUnit/i_tbs[4]
    SLICE_X103Y325       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133    29.189 r  u_ControlUnit/r_rowGenerator[5]_i_44/O
                         net (fo=15, routed)          0.468    29.657    u_ControlUnit/r_rowGenerator[5]_i_44_n_0
    SLICE_X101Y327       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    29.708 f  u_ControlUnit/r_rowGenerator[5]_i_8/O
                         net (fo=2, routed)           0.269    29.977    u_ControlUnit/r_rowGenerator[5]_i_8_n_0
    SLICE_X101Y328       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.078    30.055 f  u_ControlUnit/r_rowGenerator_reg[5]_i_4/CO[6]
                         net (fo=1, routed)           0.236    30.291    u_ControlUnit/r_shiftStart1
    SLICE_X100Y323       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    30.414 f  u_ControlUnit/r_rowGenerator[5]_i_1/O
                         net (fo=8, routed)           0.565    30.979    u_ControlUnit/r_shiftStart
    SLICE_X98Y321        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    31.076 r  u_ControlUnit/r_finalState[5]_i_1/O
                         net (fo=6, routed)           0.250    31.326    u_ControlUnit/r_finalState[5]_i_1_n_0
    SLICE_X98Y322        FDCE                                         r  u_ControlUnit/r_finalState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.626   262.352    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y322        FDCE                                         r  u_ControlUnit/r_finalState_reg[1]/C
                         clock pessimism              0.000   262.352    
                         clock uncertainty           -0.035   262.317    
    SLICE_X98Y322        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060   262.257    u_ControlUnit/r_finalState_reg[1]
  -------------------------------------------------------------------
                         required time                        262.257    
                         arrival time                         -31.326    
  -------------------------------------------------------------------
                         slack                                230.930    

Slack (MET) :             230.967ns  (required time - arrival time)
  Source:                 i_tbs[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_finalState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.556ns (29.389%)  route 3.739ns (70.611%))
  Logic Levels:           8  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            26.000ns
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 262.358 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.632ns (routing 0.790ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D6                                                0.000    26.000 f  i_tbs[2] (IN)
                         net (fo=0)                   0.000    26.000    i_tbs_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038    27.038 f  i_tbs_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.038    i_tbs_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.038 f  i_tbs_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.693    28.731    u_ControlUnit/i_tbs_IBUF[2]
    SLICE_X102Y327       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    28.767 f  u_ControlUnit/r_rowGenerator[5]_i_47/O
                         net (fo=17, routed)          0.289    29.056    u_ControlUnit/i_tbs[4]
    SLICE_X103Y325       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133    29.189 r  u_ControlUnit/r_rowGenerator[5]_i_44/O
                         net (fo=15, routed)          0.468    29.657    u_ControlUnit/r_rowGenerator[5]_i_44_n_0
    SLICE_X101Y327       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    29.708 f  u_ControlUnit/r_rowGenerator[5]_i_8/O
                         net (fo=2, routed)           0.269    29.977    u_ControlUnit/r_rowGenerator[5]_i_8_n_0
    SLICE_X101Y328       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.078    30.055 f  u_ControlUnit/r_rowGenerator_reg[5]_i_4/CO[6]
                         net (fo=1, routed)           0.236    30.291    u_ControlUnit/r_shiftStart1
    SLICE_X100Y323       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    30.414 f  u_ControlUnit/r_rowGenerator[5]_i_1/O
                         net (fo=8, routed)           0.565    30.979    u_ControlUnit/r_shiftStart
    SLICE_X98Y321        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    31.076 r  u_ControlUnit/r_finalState[5]_i_1/O
                         net (fo=6, routed)           0.219    31.295    u_ControlUnit/r_finalState[5]_i_1_n_0
    SLICE_X98Y321        FDCE                                         r  u_ControlUnit/r_finalState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.632   262.358    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y321        FDCE                                         r  u_ControlUnit/r_finalState_reg[4]/C
                         clock pessimism              0.000   262.358    
                         clock uncertainty           -0.035   262.323    
    SLICE_X98Y321        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060   262.263    u_ControlUnit/r_finalState_reg[4]
  -------------------------------------------------------------------
                         required time                        262.263    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                230.967    

Slack (MET) :             230.969ns  (required time - arrival time)
  Source:                 i_tbs[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_finalState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.556ns (29.400%)  route 3.737ns (70.600%))
  Logic Levels:           8  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            26.000ns
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 262.358 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.632ns (routing 0.790ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D6                                                0.000    26.000 f  i_tbs[2] (IN)
                         net (fo=0)                   0.000    26.000    i_tbs_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038    27.038 f  i_tbs_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.038    i_tbs_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.038 f  i_tbs_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.693    28.731    u_ControlUnit/i_tbs_IBUF[2]
    SLICE_X102Y327       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    28.767 f  u_ControlUnit/r_rowGenerator[5]_i_47/O
                         net (fo=17, routed)          0.289    29.056    u_ControlUnit/i_tbs[4]
    SLICE_X103Y325       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133    29.189 r  u_ControlUnit/r_rowGenerator[5]_i_44/O
                         net (fo=15, routed)          0.468    29.657    u_ControlUnit/r_rowGenerator[5]_i_44_n_0
    SLICE_X101Y327       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    29.708 f  u_ControlUnit/r_rowGenerator[5]_i_8/O
                         net (fo=2, routed)           0.269    29.977    u_ControlUnit/r_rowGenerator[5]_i_8_n_0
    SLICE_X101Y328       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.078    30.055 f  u_ControlUnit/r_rowGenerator_reg[5]_i_4/CO[6]
                         net (fo=1, routed)           0.236    30.291    u_ControlUnit/r_shiftStart1
    SLICE_X100Y323       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    30.414 f  u_ControlUnit/r_rowGenerator[5]_i_1/O
                         net (fo=8, routed)           0.565    30.979    u_ControlUnit/r_shiftStart
    SLICE_X98Y321        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    31.076 r  u_ControlUnit/r_finalState[5]_i_1/O
                         net (fo=6, routed)           0.217    31.293    u_ControlUnit/r_finalState[5]_i_1_n_0
    SLICE_X98Y321        FDCE                                         r  u_ControlUnit/r_finalState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.632   262.358    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y321        FDCE                                         r  u_ControlUnit/r_finalState_reg[3]/C
                         clock pessimism              0.000   262.358    
                         clock uncertainty           -0.035   262.323    
    SLICE_X98Y321        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060   262.263    u_ControlUnit/r_finalState_reg[3]
  -------------------------------------------------------------------
                         required time                        262.263    
                         arrival time                         -31.293    
  -------------------------------------------------------------------
                         slack                                230.969    

Slack (MET) :             230.969ns  (required time - arrival time)
  Source:                 i_tbs[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_finalState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.556ns (29.400%)  route 3.737ns (70.600%))
  Logic Levels:           8  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            26.000ns
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 262.358 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.632ns (routing 0.790ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D6                                                0.000    26.000 f  i_tbs[2] (IN)
                         net (fo=0)                   0.000    26.000    i_tbs_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038    27.038 f  i_tbs_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.038    i_tbs_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    27.038 f  i_tbs_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.693    28.731    u_ControlUnit/i_tbs_IBUF[2]
    SLICE_X102Y327       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    28.767 f  u_ControlUnit/r_rowGenerator[5]_i_47/O
                         net (fo=17, routed)          0.289    29.056    u_ControlUnit/i_tbs[4]
    SLICE_X103Y325       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133    29.189 r  u_ControlUnit/r_rowGenerator[5]_i_44/O
                         net (fo=15, routed)          0.468    29.657    u_ControlUnit/r_rowGenerator[5]_i_44_n_0
    SLICE_X101Y327       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    29.708 f  u_ControlUnit/r_rowGenerator[5]_i_8/O
                         net (fo=2, routed)           0.269    29.977    u_ControlUnit/r_rowGenerator[5]_i_8_n_0
    SLICE_X101Y328       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[6])
                                                      0.078    30.055 f  u_ControlUnit/r_rowGenerator_reg[5]_i_4/CO[6]
                         net (fo=1, routed)           0.236    30.291    u_ControlUnit/r_shiftStart1
    SLICE_X100Y323       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    30.414 f  u_ControlUnit/r_rowGenerator[5]_i_1/O
                         net (fo=8, routed)           0.565    30.979    u_ControlUnit/r_shiftStart
    SLICE_X98Y321        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097    31.076 r  u_ControlUnit/r_finalState[5]_i_1/O
                         net (fo=6, routed)           0.217    31.293    u_ControlUnit/r_finalState[5]_i_1_n_0
    SLICE_X98Y321        FDCE                                         r  u_ControlUnit/r_finalState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.632   262.358    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y321        FDCE                                         r  u_ControlUnit/r_finalState_reg[5]/C
                         clock pessimism              0.000   262.358    
                         clock uncertainty           -0.035   262.323    
    SLICE_X98Y321        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060   262.263    u_ControlUnit/r_finalState_reg[5]
  -------------------------------------------------------------------
                         required time                        262.263    
                         arrival time                         -31.293    
  -------------------------------------------------------------------
                         slack                                230.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.A/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.A/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.A/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.A
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.B/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.B/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.B/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.B
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.C/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.C/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.C/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.C
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.D/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.D/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.D/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/DP.D
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.A/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.A/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.A/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.A
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.B/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.B/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.B/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.B
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.C/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.C/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.C/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.C
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.D/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.658ns (routing 0.790ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.869ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.658     2.384    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X103Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y317       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.444 r  u_LifoMemory/r_counterWrite_reg[5]/Q
                         net (fo=122, routed)         0.168     2.612    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/A5
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.D/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.906     3.178    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/WCLK
    SLICE_X105Y317       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.D/CLK
                         clock pessimism             -0.673     2.505    
    SLICE_X105Y317       RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR5)
                                                      0.091     2.596    u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0/SP.D
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.A/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.058ns (24.066%)  route 0.183ns (75.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.654ns (routing 0.790ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.869ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.654     2.380    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X102Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y317       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.438 r  u_LifoMemory/r_counterWrite_reg[2]/Q
                         net (fo=125, routed)         0.183     2.621    u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/A2
    SLICE_X104Y318       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.A/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.904     3.176    u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/WCLK
    SLICE_X104Y318       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.A/CLK
                         clock pessimism             -0.673     2.503    
    SLICE_X104Y318       RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.593    u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.A
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_LifoMemory/r_counterWrite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.B/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.058ns (24.066%)  route 0.183ns (75.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.654ns (routing 0.790ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.869ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.654     2.380    u_LifoMemory/i_clk_IBUF_BUFG
    SLICE_X102Y317       FDRE                                         r  u_LifoMemory/r_counterWrite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y317       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.438 r  u_LifoMemory/r_counterWrite_reg[2]/Q
                         net (fo=125, routed)         0.183     2.621    u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/A2
    SLICE_X104Y318       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.B/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.904     3.176    u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/WCLK
    SLICE_X104Y318       RAMD64E                                      r  u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.B/CLK
                         clock pessimism             -0.673     2.503    
    SLICE_X104Y318       RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.593    u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0/DP.B
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y64      u_PathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y65      u_PathRecordMemory/r_memArray_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y61      u_PathRecordMemory/r_memArray_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y66      u_PathRecordMemory/r_memArray_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB18_X4Y132     u_PathRecordMemory/r_memArray_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y62      u_PathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y63      u_PathRecordMemory/r_memArray_reg_bram_2/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         260.000     258.710    BUFGCE_HDIO_X2Y2  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD64E/CLK         n/a            1.064         260.000     258.936    SLICE_X104Y317    u_LifoMemory/r_lifoMemory_reg_2048_2303_0_0/DP.B/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         260.000     258.936    SLICE_X104Y317    u_LifoMemory/r_lifoMemory_reg_2048_2303_0_0/DP.C/CLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y65      u_PathRecordMemory/r_memArray_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y61      u_PathRecordMemory/r_memArray_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y61      u_PathRecordMemory/r_memArray_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y64      u_PathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y64      u_PathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y65      u_PathRecordMemory/r_memArray_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y62      u_PathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y63      u_PathRecordMemory/r_memArray_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y66      u_PathRecordMemory/r_memArray_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y66      u_PathRecordMemory/r_memArray_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y66      u_PathRecordMemory/r_memArray_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y62      u_PathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y63      u_PathRecordMemory/r_memArray_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y64      u_PathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y64      u_PathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y65      u_PathRecordMemory/r_memArray_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y65      u_PathRecordMemory/r_memArray_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y61      u_PathRecordMemory/r_memArray_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y61      u_PathRecordMemory/r_memArray_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y66      u_PathRecordMemory/r_memArray_reg_bram_5/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      233.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       23.903ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             233.639ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_currState_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.059ns (40.206%)  route 1.575ns (59.794%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 262.374 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 0.790ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.575    28.634    u_ControlUnit/i_rstn_IBUF
    SLICE_X103Y324       FDPE                                         f  u_ControlUnit/r_currState_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.648   262.374    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X103Y324       FDPE                                         r  u_ControlUnit/r_currState_reg[0]/C
                         clock pessimism              0.000   262.374    
                         clock uncertainty           -0.035   262.339    
    SLICE_X103Y324       FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066   262.273    u_ControlUnit/r_currState_reg[0]
  -------------------------------------------------------------------
                         required time                        262.273    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                233.639    

Slack (MET) :             233.639ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_currState_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.059ns (40.206%)  route 1.575ns (59.794%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 262.374 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 0.790ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.575    28.634    u_ControlUnit/i_rstn_IBUF
    SLICE_X103Y324       FDCE                                         f  u_ControlUnit/r_currState_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.648   262.374    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X103Y324       FDCE                                         r  u_ControlUnit/r_currState_reg[1]/C
                         clock pessimism              0.000   262.374    
                         clock uncertainty           -0.035   262.339    
    SLICE_X103Y324       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066   262.273    u_ControlUnit/r_currState_reg[1]
  -------------------------------------------------------------------
                         required time                        262.273    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                233.639    

Slack (MET) :             233.639ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_currState_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.059ns (40.206%)  route 1.575ns (59.794%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 262.374 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 0.790ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.575    28.634    u_ControlUnit/i_rstn_IBUF
    SLICE_X103Y324       FDCE                                         f  u_ControlUnit/r_currState_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.648   262.374    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X103Y324       FDCE                                         r  u_ControlUnit/r_currState_reg[2]/C
                         clock pessimism              0.000   262.374    
                         clock uncertainty           -0.035   262.339    
    SLICE_X103Y324       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066   262.273    u_ControlUnit/r_currState_reg[2]
  -------------------------------------------------------------------
                         required time                        262.273    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                233.639    

Slack (MET) :             233.639ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_currState_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.059ns (40.206%)  route 1.575ns (59.794%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 262.374 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 0.790ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.575    28.634    u_ControlUnit/i_rstn_IBUF
    SLICE_X103Y324       FDCE                                         f  u_ControlUnit/r_currState_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.648   262.374    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X103Y324       FDCE                                         r  u_ControlUnit/r_currState_reg[3]/C
                         clock pessimism              0.000   262.374    
                         clock uncertainty           -0.035   262.339    
    SLICE_X103Y324       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066   262.273    u_ControlUnit/r_currState_reg[3]
  -------------------------------------------------------------------
                         required time                        262.273    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                233.639    

Slack (MET) :             233.688ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_internalEnable_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.059ns (40.936%)  route 1.528ns (59.064%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 262.376 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.790ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.528    28.587    u_ControlUnit/i_rstn_IBUF
    SLICE_X103Y323       FDCE                                         f  u_ControlUnit/r_internalEnable_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.650   262.376    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X103Y323       FDCE                                         r  u_ControlUnit/r_internalEnable_reg/C
                         clock pessimism              0.000   262.376    
                         clock uncertainty           -0.035   262.341    
    SLICE_X103Y323       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066   262.275    u_ControlUnit/r_internalEnable_reg
  -------------------------------------------------------------------
                         required time                        262.275    
                         arrival time                         -28.587    
  -------------------------------------------------------------------
                         slack                                233.688    

Slack (MET) :             233.795ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[11]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.059ns (42.616%)  route 1.426ns (57.384%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 262.381 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.655ns (routing 0.790ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.426    28.485    u_ControlUnit/i_rstn_IBUF
    SLICE_X104Y325       FDPE                                         f  u_ControlUnit/r_stateCounter_reg[11]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.655   262.381    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X104Y325       FDPE                                         r  u_ControlUnit/r_stateCounter_reg[11]/C
                         clock pessimism              0.000   262.381    
                         clock uncertainty           -0.035   262.346    
    SLICE_X104Y325       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066   262.280    u_ControlUnit/r_stateCounter_reg[11]
  -------------------------------------------------------------------
                         required time                        262.280    
                         arrival time                         -28.485    
  -------------------------------------------------------------------
                         slack                                233.795    

Slack (MET) :             233.795ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[12]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.059ns (42.616%)  route 1.426ns (57.384%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 262.381 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.655ns (routing 0.790ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.426    28.485    u_ControlUnit/i_rstn_IBUF
    SLICE_X104Y325       FDPE                                         f  u_ControlUnit/r_stateCounter_reg[12]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.655   262.381    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X104Y325       FDPE                                         r  u_ControlUnit/r_stateCounter_reg[12]/C
                         clock pessimism              0.000   262.381    
                         clock uncertainty           -0.035   262.346    
    SLICE_X104Y325       FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066   262.280    u_ControlUnit/r_stateCounter_reg[12]
  -------------------------------------------------------------------
                         required time                        262.280    
                         arrival time                         -28.485    
  -------------------------------------------------------------------
                         slack                                233.795    

Slack (MET) :             233.795ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[4]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.059ns (42.616%)  route 1.426ns (57.384%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 262.381 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.655ns (routing 0.790ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.426    28.485    u_ControlUnit/i_rstn_IBUF
    SLICE_X104Y325       FDPE                                         f  u_ControlUnit/r_stateCounter_reg[4]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.655   262.381    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X104Y325       FDPE                                         r  u_ControlUnit/r_stateCounter_reg[4]/C
                         clock pessimism              0.000   262.381    
                         clock uncertainty           -0.035   262.346    
    SLICE_X104Y325       FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.066   262.280    u_ControlUnit/r_stateCounter_reg[4]
  -------------------------------------------------------------------
                         required time                        262.280    
                         arrival time                         -28.485    
  -------------------------------------------------------------------
                         slack                                233.795    

Slack (MET) :             233.795ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_stateCounter_reg[9]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.059ns (42.616%)  route 1.426ns (57.384%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 262.381 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.655ns (routing 0.790ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.426    28.485    u_ControlUnit/i_rstn_IBUF
    SLICE_X104Y325       FDPE                                         f  u_ControlUnit/r_stateCounter_reg[9]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.655   262.381    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X104Y325       FDPE                                         r  u_ControlUnit/r_stateCounter_reg[9]/C
                         clock pessimism              0.000   262.381    
                         clock uncertainty           -0.035   262.346    
    SLICE_X104Y325       FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.066   262.280    u_ControlUnit/r_stateCounter_reg[9]
  -------------------------------------------------------------------
                         required time                        262.280    
                         arrival time                         -28.485    
  -------------------------------------------------------------------
                         slack                                233.795    

Slack (MET) :             233.914ns  (required time - arrival time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_datumMoveCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 1.059ns (44.741%)  route 1.308ns (55.259%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 262.382 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.656ns (routing 0.790ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059    27.059 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    27.059    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    27.059 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          1.308    28.367    u_ControlUnit/i_rstn_IBUF
    SLICE_X103Y322       FDCE                                         f  u_ControlUnit/r_datumMoveCounter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.656   262.382    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X103Y322       FDCE                                         r  u_ControlUnit/r_datumMoveCounter_reg[0]/C
                         clock pessimism              0.000   262.382    
                         clock uncertainty           -0.035   262.347    
    SLICE_X103Y322       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066   262.281    u_ControlUnit/r_datumMoveCounter_reg[0]
  -------------------------------------------------------------------
                         required time                        262.281    
                         arrival time                         -28.367    
  -------------------------------------------------------------------
                         slack                                233.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.903ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.552ns (55.853%)  route 0.436ns (44.148%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 0.869ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.436    26.988    u_ControlUnit_n_63
    SLICE_X99Y320        FDCE                                         f  r_bmu0_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.844     3.116    i_clk_IBUF_BUFG
    SLICE_X99Y320        FDCE                                         r  r_bmu0_reg[2]/C
                         clock pessimism              0.000     3.116    
    SLICE_X99Y320        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     3.084    r_bmu0_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                          26.988    
  -------------------------------------------------------------------
                         slack                                 23.903    

Slack (MET) :             23.903ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.552ns (55.853%)  route 0.436ns (44.148%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 0.869ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.436    26.988    u_ControlUnit_n_63
    SLICE_X99Y320        FDCE                                         f  r_bmu0_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.844     3.116    i_clk_IBUF_BUFG
    SLICE_X99Y320        FDCE                                         r  r_bmu0_reg[6]/C
                         clock pessimism              0.000     3.116    
    SLICE_X99Y320        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.032     3.084    r_bmu0_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                          26.988    
  -------------------------------------------------------------------
                         slack                                 23.903    

Slack (MET) :             23.908ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.552ns (55.853%)  route 0.436ns (44.148%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.839ns (routing 0.869ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.436    26.988    u_ControlUnit_n_63
    SLICE_X99Y320        FDCE                                         f  r_bmu0_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.839     3.111    i_clk_IBUF_BUFG
    SLICE_X99Y320        FDCE                                         r  r_bmu0_reg[13]/C
                         clock pessimism              0.000     3.111    
    SLICE_X99Y320        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     3.079    r_bmu0_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                          26.988    
  -------------------------------------------------------------------
                         slack                                 23.908    

Slack (MET) :             23.908ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.552ns (55.853%)  route 0.436ns (44.148%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.839ns (routing 0.869ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.436    26.988    u_ControlUnit_n_63
    SLICE_X99Y320        FDCE                                         f  r_bmu0_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.839     3.111    i_clk_IBUF_BUFG
    SLICE_X99Y320        FDCE                                         r  r_bmu0_reg[15]/C
                         clock pessimism              0.000     3.111    
    SLICE_X99Y320        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     3.079    r_bmu0_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                          26.988    
  -------------------------------------------------------------------
                         slack                                 23.908    

Slack (MET) :             23.922ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.552ns (54.798%)  route 0.455ns (45.202%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 0.869ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.455    27.007    u_ControlUnit_n_63
    SLICE_X98Y317        FDCE                                         f  r_bmu0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.844     3.116    i_clk_IBUF_BUFG
    SLICE_X98Y317        FDCE                                         r  r_bmu0_reg[0]/C
                         clock pessimism              0.000     3.116    
    SLICE_X98Y317        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     3.084    r_bmu0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                          27.007    
  -------------------------------------------------------------------
                         slack                                 23.922    

Slack (MET) :             23.922ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.552ns (54.798%)  route 0.455ns (45.202%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 0.869ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.455    27.007    u_ControlUnit_n_63
    SLICE_X98Y317        FDCE                                         f  r_bmu0_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.844     3.116    i_clk_IBUF_BUFG
    SLICE_X98Y317        FDCE                                         r  r_bmu0_reg[4]/C
                         clock pessimism              0.000     3.116    
    SLICE_X98Y317        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.032     3.084    r_bmu0_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                          27.007    
  -------------------------------------------------------------------
                         slack                                 23.922    

Slack (MET) :             23.927ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.552ns (54.798%)  route 0.455ns (45.202%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.839ns (routing 0.869ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.455    27.007    u_ControlUnit_n_63
    SLICE_X98Y317        FDCE                                         f  r_bmu0_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.839     3.111    i_clk_IBUF_BUFG
    SLICE_X98Y317        FDCE                                         r  r_bmu0_reg[11]/C
                         clock pessimism              0.000     3.111    
    SLICE_X98Y317        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     3.079    r_bmu0_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                          27.007    
  -------------------------------------------------------------------
                         slack                                 23.927    

Slack (MET) :             23.927ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_bmu0_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.552ns (54.798%)  route 0.455ns (45.202%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.839ns (routing 0.869ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.455    27.007    u_ControlUnit_n_63
    SLICE_X98Y317        FDCE                                         f  r_bmu0_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.839     3.111    i_clk_IBUF_BUFG
    SLICE_X98Y317        FDCE                                         r  r_bmu0_reg[9]/C
                         clock pessimism              0.000     3.111    
    SLICE_X98Y317        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     3.079    r_bmu0_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                          27.007    
  -------------------------------------------------------------------
                         slack                                 23.927    

Slack (MET) :             23.957ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_dataToLifo_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.552ns (53.836%)  route 0.473ns (46.165%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.827ns (routing 0.869ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.473    27.025    u_ControlUnit/i_rstn_IBUF
    SLICE_X99Y321        FDCE                                         f  u_ControlUnit/r_dataToLifo_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.827     3.099    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y321        FDCE                                         r  u_ControlUnit/r_dataToLifo_reg/C
                         clock pessimism              0.000     3.099    
    SLICE_X99Y321        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     3.067    u_ControlUnit/r_dataToLifo_reg
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                          27.025    
  -------------------------------------------------------------------
                         slack                                 23.957    

Slack (MET) :             23.970ns  (arrival time - required time)
  Source:                 i_rstn
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_ControlUnit/r_finalState_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.552ns (51.910%)  route 0.511ns (48.090%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        3.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.852ns (routing 0.869ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E2                                                0.000    26.000 r  i_rstn (IN)
                         net (fo=0)                   0.000    26.000    i_rstn_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.552    26.552 r  i_rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.552    i_rstn_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000    26.552 r  i_rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=61, routed)          0.511    27.063    u_ControlUnit/i_rstn_IBUF
    SLICE_X98Y321        FDCE                                         f  u_ControlUnit/r_finalState_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=685, routed)         1.852     3.124    u_ControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y321        FDCE                                         r  u_ControlUnit/r_finalState_reg[3]/C
                         clock pessimism              0.000     3.124    
    SLICE_X98Y321        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     3.092    u_ControlUnit/r_finalState_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                          27.063    
  -------------------------------------------------------------------
                         slack                                 23.970    





