/*
 * (C) Copyright 2009
 * jung hyun kim, Nexell Co, <jhkim@nexell.co.kr>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */
#include <config.h>
#include <common.h>
#include <asm/arch/display.h>

#if defined(CONFIG_DISPLAY_OUT_LVDS)
extern void display_lvds(int module, unsigned int fbbase,
					struct disp_vsync_info *pvsync, struct disp_syncgen_param *psgen,
					struct disp_multily_param *pmly, struct disp_lvds_param *plvds);
#endif

#if defined(CONFIG_DISPLAY_OUT_RGB)
extern void display_rgb(int module, unsigned int fbbase,
					struct disp_vsync_info *pvsync, struct disp_syncgen_param *psgen,
					struct disp_multily_param *pmly, struct disp_rgb_param *prgb);
#endif

#if defined(CONFIG_DISPLAY_OUT_HDMI)
extern void display_hdmi(int module, int preset, unsigned int fbbase,
					struct disp_vsync_info *pvsync, struct disp_syncgen_param *psgen,
					struct disp_multily_param *pmly);
#endif

#if defined(CONFIG_DISPLAY_OUT_MIPI)
extern void display_mipi(int module, unsigned int fbbase,
				struct disp_vsync_info *pvsync, struct disp_syncgen_param *psgen,
				struct disp_multily_param *pmly, struct disp_mipi_param *pmipi);

#define	MIPI_BITRATE_480M
//#define MIPI_BITRATE_300M


#ifdef MIPI_BITRATE_1G
#define	PLLPMS		0x33E8
#define	BANDCTL		0xF
#elif defined(MIPI_BITRATE_900M)
#define	PLLPMS		0x2258
#define	BANDCTL		0xE
#elif defined(MIPI_BITRATE_840M)
#define	PLLPMS		0x2230
#define	BANDCTL		0xD
#elif defined(MIPI_BITRATE_750M)
#define	PLLPMS		0x43E8
#define	BANDCTL		0xC
#elif defined(MIPI_BITRATE_660M)
#define	PLLPMS		0x21B8
#define	BANDCTL		0xB
#elif defined(MIPI_BITRATE_600M)
#define	PLLPMS		0x2190
#define	BANDCTL		0xA
#elif defined(MIPI_BITRATE_540M)
#define	PLLPMS		0x2168
#define	BANDCTL		0x9
#elif defined(MIPI_BITRATE_512M)
#define	PLLPMS		0x03200
#define	BANDCTL		0x9
#elif defined(MIPI_BITRATE_480M)
#define	PLLPMS		0x2281
#define	BANDCTL		0x8
#elif defined(MIPI_BITRATE_420M)
#define	PLLPMS		0x2231
#define	BANDCTL		0x7
#elif defined(MIPI_BITRATE_402M)
#define	PLLPMS		0x2219
#define	BANDCTL		0x7
#elif defined(MIPI_BITRATE_330M)
#define	PLLPMS		0x21B9
#define	BANDCTL		0x6
#elif defined(MIPI_BITRATE_300M)
#define	PLLPMS		0x2191
#define	BANDCTL		0x5
#elif defined(MIPI_BITRATE_210M)
#define	PLLPMS		0x2232
#define	BANDCTL		0x4
#elif defined(MIPI_BITRATE_180M)
#define	PLLPMS		0x21E2
#define	BANDCTL		0x3
#elif defined(MIPI_BITRATE_150M)
#define	PLLPMS		0x2192
#define	BANDCTL		0x2
#elif defined(MIPI_BITRATE_100M)
#define	PLLPMS		0x3323
#define	BANDCTL		0x1
#elif defined(MIPI_BITRATE_80M)
#define	PLLPMS		0x3283
#define	BANDCTL		0x0
#endif

#define	PLLCTL		0
#define	DPHYCTL		0

#define MIPI_DELAY 0xFF
//#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))

#if 1
struct data_val{
	u8 data[48];
};

struct mipi_reg_val{
	u32 cmd;
	u32 addr;
	u32 cnt;
	struct data_val data;
};
#else
struct data_val{
	u8 data[48];
};

struct mipi_reg_val{
	u8 cmd;
	u8 addr;
	u8 cnt;
	struct data_val data;
};
#endif



static struct mipi_reg_val mipi_init_data[]=
{
#if 0

	{0x39, 0xFF, 3, {{0x98,0x81,0x03},}},
	{0x15, 0x01, 1, {{0x08},}},
	{0x15, 0x02, 1, {{0x00},}},
	{0x15, 0x03, 1, {{0x73},}},
	{0x15, 0x04, 1, {{0x73},}},
	{0x15, 0x05, 1, {{0x14},}},
	{0x15, 0x06, 1, {{0x06},}},
	{0x15, 0x07, 1, {{0x02},}},
	{0x15, 0x08, 1, {{0x05},}},
	{0x15, 0x09, 1, {{0x00},}},
	{0x15, 0x0a, 1, {{0x0c},}},
	{0x15, 0x0b, 1, {{0x00},}},
	{0x15, 0x0c, 1, {{0x1c},}},
	{0x15, 0x0d, 1, {{0x1c},}},
	{0x15, 0x0e, 1, {{0x00},}},
	{0x15, 0x0f, 1, {{0x0c},}},
    {0x15, 0x10, 1, {{0x0c},}},
	{0x15, 0x11, 1, {{0x01},}},
	{0x15, 0x12, 1, {{0x01},}},
	{0x15, 0x13, 1, {{0x1b},}},
	{0x15, 0x14, 1, {{0x0b},}},
	{0x15, 0x15, 1, {{0x00},}},
	{0x15, 0x16, 1, {{0x00},}},
	{0x15, 0x17, 1, {{0x00},}},
	{0x15, 0x18, 1, {{0x00},}},
	{0x15, 0x19, 1, {{0x00},}},
	{0x15, 0x1a, 1, {{0x00},}},
	{0x15, 0x1b, 1, {{0x00},}},
	{0x15, 0x1c, 1, {{0x00},}},
	{0x15, 0x1d, 1, {{0x00},}},
	{0x15, 0x1e, 1, {{0xc8},}},
	{0x15, 0x1f, 1, {{0x80},}},
	{0x15, 0x20, 1, {{0x02},}},
	{0x15, 0x21, 1, {{0x00},}},
	{0x15, 0x22, 1, {{0x02},}},
	{0x15, 0x23, 1, {{0x00},}},
	{0x15, 0x24, 1, {{0x00},}},
	{0x15, 0x25, 1, {{0x00},}},
	{0x15, 0x26, 1, {{0x00},}},
	{0x15, 0x27, 1, {{0x00},}},
	{0x15, 0x28, 1, {{0xfb},}},
	{0x15, 0x29, 1, {{0x43},}},
	{0x15, 0x2a, 1, {{0x00},}},
	{0x15, 0x2b, 1, {{0x00},}},
	{0x15, 0x2c, 1, {{0x07},}},
	{0x15, 0x2d, 1, {{0x07},}},
	{0x15, 0x2e, 1, {{0xff},}},
	{0x15, 0x2f, 1, {{0xff},}},
	{0x15, 0x30, 1, {{0x11},}},
	{0x15, 0x31, 1, {{0x00},}},
	{0x15, 0x32, 1, {{0x00},}},
	{0x15, 0x33, 1, {{0x00},}},
	{0x15, 0x34, 1, {{0x84},}},
	//{0x15, 0x35, 1, {{0x80},}},
	{0x15, 0x34, 1, {{0x84},}},
	{0x15, 0x36, 1, {{0x07},}},
	{0x15, 0x37, 1, {{0x00},}},
	{0x15, 0x38, 1, {{0x00},}},
	{0x15, 0x39, 1, {{0x00},}},
	{0x15, 0x3a, 1, {{0x00},}},
	{0x15, 0x3b, 1, {{0x00},}},
	{0x15, 0x3c, 1, {{0x00},}},
	{0x15, 0x3d, 1, {{0x00},}},
	{0x15, 0x3e, 1, {{0x00},}},
	{0x15, 0x3f, 1, {{0x00},}},
	{0x15, 0x40, 1, {{0x00},}},
	{0x15, 0x41, 1, {{0x00},}},
	{0x15, 0x42, 1, {{0x00},}},
	{0x15, 0x43, 1, {{0x80},}},
	{0x15, 0x44, 1, {{0x08},}},
	{0x15, 0x50, 1, {{0x01},}},
	{0x15, 0x51, 1, {{0x23},}},
	{0x15, 0x52, 1, {{0x45},}},
	{0x15, 0x53, 1, {{0x67},}},
	{0x15, 0x54, 1, {{0x89},}},
	{0x15, 0x55, 1, {{0xab},}},
	{0x15, 0x56, 1, {{0x01},}},
	{0x15, 0x57, 1, {{0x23},}},
	{0x15, 0x58, 1, {{0x45},}},
	{0x15, 0x59, 1, {{0x67},}},
	{0x15, 0x5a, 1, {{0x89},}},
	{0x15, 0x5b, 1, {{0xab},}},
	{0x15, 0x5c, 1, {{0xcd},}},
	{0x15, 0x5d, 1, {{0xef},}},
	{0x15, 0x5e, 1, {{0x10},}},
	{0x15, 0x5f, 1, {{0x02},}},
	{0x15, 0x60, 1, {{0x02},}},
	{0x15, 0x61, 1, {{0x02},}},
	{0x15, 0x62, 1, {{0x02},}},
	{0x15, 0x63, 1, {{0x02},}},
	{0x15, 0x64, 1, {{0x02},}},
	{0x15, 0x65, 1, {{0x02},}},
	{0x15, 0x66, 1, {{0x08},}},
	{0x15, 0x67, 1, {{0x09},}},
	{0x15, 0x68, 1, {{0x02},}},
	{0x15, 0x69, 1, {{0x10},}},
	{0x15, 0x6a, 1, {{0x12},}},
	{0x15, 0x6b, 1, {{0x11},}},
	{0x15, 0x6c, 1, {{0x13},}},
	{0x15, 0x6d, 1, {{0x0c},}},
	{0x15, 0x6e, 1, {{0x0e},}},
	{0x15, 0x6f, 1, {{0x0d},}},
	{0x15, 0x70, 1, {{0x0f},}},
	{0x15, 0x71, 1, {{0x06},}},
	{0x15, 0x72, 1, {{0x07},}},
	{0x15, 0x73, 1, {{0x02},}},
	{0x15, 0x74, 1, {{0x02},}},
	{0x15, 0x75, 1, {{0x02},}},
	{0x15, 0x76, 1, {{0x02},}},
	{0x15, 0x77, 1, {{0x02},}},
	{0x15, 0x78, 1, {{0x02},}},
	{0x15, 0x79, 1, {{0x02},}},
	{0x15, 0x7a, 1, {{0x02},}},
	{0x15, 0x7b, 1, {{0x02},}},
	{0x15, 0x7c, 1, {{0x07},}},
	{0x15, 0x7d, 1, {{0x06},}},
	{0x15, 0x7e, 1, {{0x02},}},
	{0x15, 0x7f, 1, {{0x11},}},
	{0x15, 0x80, 1, {{0x13},}},
	{0x15, 0x81, 1, {{0x10},}},
	{0x15, 0x82, 1, {{0x12},}},
	{0x15, 0x83, 1, {{0x0f},}},
	{0x15, 0x84, 1, {{0x0d},}},
	{0x15, 0x85, 1, {{0x0e},}},
	{0x15, 0x86, 1, {{0x0c},}},
	{0x15, 0x87, 1, {{0x09},}},
	{0x15, 0x88, 1, {{0x08},}},
	{0x15, 0x89, 1, {{0x02},}},
	{0x15, 0x8a, 1, {{0x02},}},

	{0x39, 0xFF, 3, {{0x98,0x81,0x04},}},
	{0x15, 0x6c, 1, {{0x15},}},
	{0x15, 0x6e, 1, {{0x2a},}},
	{0x15, 0x6f, 1, {{0x35},}},
	{0x15, 0x3a, 1, {{0xa4},}},
	{0x15, 0x8d, 1, {{0x1a},}},
	{0x15, 0x87, 1, {{0xba},}},
	{0x15, 0x26, 1, {{0x76},}},
	{0x15, 0xb2, 1, {{0xd1},}},
	{0x39, 0xFF, 3, {{0x98,0x81,0x01},}},
	{0x15, 0x22, 1, {{0x0a},}},
	{0x15, 0x31, 1, {{0x0b},}},
	{0x15, 0x53, 1, {{0x60},}},
	{0x15, 0x55, 1, {{0x8f},}},
	{0x15, 0x50, 1, {{0xc0},}},
	{0x15, 0x51, 1, {{0xc0},}},
	{0x15, 0x60, 1, {{0x14},}},
	{0x15, 0xa0, 1, {{0x08},}},
	{0x15, 0xa1, 1, {{0x4f},}},
	{0x15, 0xa2, 1, {{0x5c},}},
	{0x15, 0xa3, 1, {{0x17},}},
	{0x15, 0xa4, 1, {{0x1a},}},
	{0x15, 0xa5, 1, {{0x2c},}},
	{0x15, 0xa6, 1, {{0x1f},}},
	{0x15, 0xa7, 1, {{0x1f},}},
	{0x15, 0xa8, 1, {{0xd4},}},
	{0x15, 0xa9, 1, {{0x1e},}},
	{0x15, 0xaa, 1, {{0x29},}},
	{0x15, 0xab, 1, {{0xab},}},
	{0x15, 0xac, 1, {{0x1b},}},
	{0x15, 0xad, 1, {{0x1a},}},
	{0x15, 0xae, 1, {{0x4d},}},
	{0x15, 0xaf, 1, {{0x25},}},
	{0x15, 0xb0, 1, {{0x28},}},
	{0x15, 0xb1, 1, {{0x52},}},
	{0x15, 0xb2, 1, {{0x5d},}},
	{0x15, 0xb3, 1, {{0x39},}},
	{0x15, 0xc0, 1, {{0x08},}},
	{0x15, 0xc1, 1, {{0x4e},}},
	{0x15, 0xc2, 1, {{0x61},}},
	{0x15, 0xc3, 1, {{0x10},}},
	{0x15, 0xc4, 1, {{0x14},}},
	{0x15, 0xc5, 1, {{0x28},}},
	{0x15, 0xc6, 1, {{0x1d},}},
	{0x15, 0xc7, 1, {{0x1f},}},
	{0x15, 0xc8, 1, {{0xe4},}},
	{0x15, 0xc9, 1, {{0x1e},}},
	{0x15, 0xca, 1, {{0x2a},}},
	{0x15, 0xcb, 1, {{0xc1},}},
	{0x15, 0xcc, 1, {{0x1f},}},
	{0x15, 0xcd, 1, {{0x1d},}},
	{0x15, 0xce, 1, {{0x53},}},
	{0x15, 0xcf, 1, {{0x27},}},
	{0x15, 0xd0, 1, {{0x2a},}},
	{0x15, 0xd1, 1, {{0x60},}},
	{0x15, 0xd2, 1, {{0x68},}},
	{0x15, 0xd3, 1, {{0x39},}},
	

	//{0x39, 0xFF, 3, {{0x98,0x81,0x04},}},
	//{0x15, 0x2d, 1, {{0x80},}},
	//{0x15, 0x2f, 1, {{0x01},}},
	{0x39, 0xFF, 3, {{0x98,0x81,0x00},}},
	//{0x15, 0x35, 1, {{0x01},}},
	//{0x05, 0x13, 1, {{0x00},}},

	//{0x05, 0x23, 1, {{0x00},}},
    {0x05, 0x38, 1, {{0x00},}},   // idle mode = off
	{0x05, 0x11, 1, {{0x00},}},
	{MIPI_DELAY, 120, 0, {{0},}},
	{0x05, 0x29, 1, {{0x00},}},
	{MIPI_DELAY, 20, 0, {{0},}},

    //{0x39, 0xFF, 3, {{0x98,0x81,0x01},}},

#else
	  
	{0x39, 0xFF, 3, {{0x98,0x81,0x03},}},
	{0x15, 0x01, 1, {{0x08},}},
	{0x15, 0x02, 1, {{0x00},}},
	{0x15, 0x03, 1, {{0x73},}},
	{0x15, 0x04, 1, {{0x73},}},
	{0x15, 0x05, 1, {{0x14},}},
	
	{0x15, 0x06, 1, {{0x06},}},
	{0x15, 0x07, 1, {{0x02},}},
	{0x15, 0x08, 1, {{0x05},}},
	{0x15, 0x09, 1, {{0x00},}},
	{0x15, 0x0a, 1, {{0x0c},}},
	
	{0x15, 0x0b, 1, {{0x00},}},
	{0x15, 0x0c, 1, {{0x1c},}},
	{0x15, 0x0d, 1, {{0x1c},}},
	{0x15, 0x0e, 1, {{0x00},}},
	{0x15, 0x0f, 1, {{0x0c},}},
	
    {0x15, 0x10, 1, {{0x0c},}},
	{0x15, 0x11, 1, {{0x01},}},
	{0x15, 0x12, 1, {{0x01},}},
	{0x15, 0x13, 1, {{0x1b},}},
	{0x15, 0x14, 1, {{0x0b},}},
	
	{0x15, 0x15, 1, {{0x00},}},
	{0x15, 0x16, 1, {{0x00},}},
	{0x15, 0x17, 1, {{0x00},}},
	{0x15, 0x18, 1, {{0x00},}},
	{0x15, 0x19, 1, {{0x00},}},
	
	{0x15, 0x1a, 1, {{0x00},}},
	{0x15, 0x1b, 1, {{0x00},}},
	{0x15, 0x1c, 1, {{0x00},}},
	{0x15, 0x1d, 1, {{0x00},}},
	{0x15, 0x1e, 1, {{0xc8},}},
	
	{0x15, 0x1f, 1, {{0x80},}},
	{0x15, 0x20, 1, {{0x02},}},
	{0x15, 0x21, 1, {{0x00},}},
	{0x15, 0x22, 1, {{0x02},}},
	{0x15, 0x23, 1, {{0x00},}},
	
	{0x15, 0x24, 1, {{0x00},}},
	{0x15, 0x25, 1, {{0x00},}},
	{0x15, 0x26, 1, {{0x00},}},
	{0x15, 0x27, 1, {{0x00},}},
	{0x15, 0x28, 1, {{0xfb},}},
	
	{0x15, 0x29, 1, {{0x43},}},
	{0x15, 0x2a, 1, {{0x00},}},
	{0x15, 0x2b, 1, {{0x00},}},
	{0x15, 0x2c, 1, {{0x07},}},
	{0x15, 0x2d, 1, {{0x07},}},
	
	{0x15, 0x2e, 1, {{0xff},}},
	{0x15, 0x2f, 1, {{0xff},}},
	{0x15, 0x30, 1, {{0x11},}},
	{0x15, 0x31, 1, {{0x00},}},
	{0x15, 0x32, 1, {{0x00},}},
	
	{0x15, 0x33, 1, {{0x00},}},
	{0x15, 0x34, 1, {{0x84},}},
	// Modified by ddanggzi for kernel booting fail
	//{0x15, 0x35, 1, {{0x80},}},
	{0x15, 0x34, 1, {{0x84},}},
	
	{0x15, 0x36, 1, {{0x07},}},
	{0x15, 0x37, 1, {{0x00},}},
	
	{0x15, 0x38, 1, {{0x00},}},
	{0x15, 0x39, 1, {{0x00},}},
	{0x15, 0x3a, 1, {{0x00},}},
	{0x15, 0x3b, 1, {{0x00},}},
	{0x15, 0x3c, 1, {{0x00},}},
	
	{0x15, 0x3d, 1, {{0x00},}},
	{0x15, 0x3e, 1, {{0x00},}},
	{0x15, 0x3f, 1, {{0x00},}},
	{0x15, 0x40, 1, {{0x00},}},
	{0x15, 0x41, 1, {{0x00},}},
	
	{0x15, 0x42, 1, {{0x00},}},
	{0x15, 0x43, 1, {{0x80},}},
	{0x15, 0x44, 1, {{0x08},}},
	{0x15, 0x50, 1, {{0x01},}},
	{0x15, 0x51, 1, {{0x23},}},
	
	{0x15, 0x52, 1, {{0x45},}},
	{0x15, 0x53, 1, {{0x67},}},
	{0x15, 0x54, 1, {{0x89},}},
	{0x15, 0x55, 1, {{0xab},}},
	{0x15, 0x56, 1, {{0x01},}},
	
	{0x15, 0x57, 1, {{0x23},}},
	{0x15, 0x58, 1, {{0x45},}},
	{0x15, 0x59, 1, {{0x67},}},
	{0x15, 0x5a, 1, {{0x89},}},
	{0x15, 0x5b, 1, {{0xab},}},
	
	{0x15, 0x5c, 1, {{0xcd},}},
	{0x15, 0x5d, 1, {{0xef},}},
	{0x15, 0x5e, 1, {{0x10},}},
	{0x15, 0x5f, 1, {{0x02},}},
	{0x15, 0x60, 1, {{0x02},}},
	
	{0x15, 0x61, 1, {{0x02},}},
	{0x15, 0x62, 1, {{0x02},}},
	{0x15, 0x63, 1, {{0x02},}},
	{0x15, 0x64, 1, {{0x02},}},
	{0x15, 0x65, 1, {{0x02},}},
	
	{0x15, 0x66, 1, {{0x08},}},
	{0x15, 0x67, 1, {{0x09},}},
	{0x15, 0x68, 1, {{0x02},}},
	{0x15, 0x69, 1, {{0x10},}},
	{0x15, 0x6a, 1, {{0x12},}},
	
	{0x15, 0x6b, 1, {{0x11},}},
	{0x15, 0x6c, 1, {{0x13},}},
	{0x15, 0x6d, 1, {{0x0c},}},
	{0x15, 0x6e, 1, {{0x0e},}},
	{0x15, 0x6f, 1, {{0x0d},}},
	
	{0x15, 0x70, 1, {{0x0f},}},
	{0x15, 0x71, 1, {{0x06},}},
	{0x15, 0x72, 1, {{0x07},}},
	{0x15, 0x73, 1, {{0x02},}},
	{0x15, 0x74, 1, {{0x02},}},
	
	{0x15, 0x75, 1, {{0x02},}},
	{0x15, 0x76, 1, {{0x02},}},
	{0x15, 0x77, 1, {{0x02},}},
	{0x15, 0x78, 1, {{0x02},}},
	{0x15, 0x79, 1, {{0x02},}},
	
	{0x15, 0x7a, 1, {{0x02},}},
	{0x15, 0x7b, 1, {{0x02},}},
	{0x15, 0x7c, 1, {{0x07},}},
	{0x15, 0x7d, 1, {{0x06},}},
	{0x15, 0x7e, 1, {{0x02},}},
	
	{0x15, 0x7f, 1, {{0x11},}},
	{0x15, 0x80, 1, {{0x13},}},
	{0x15, 0x81, 1, {{0x10},}},
	{0x15, 0x82, 1, {{0x12},}},
	{0x15, 0x83, 1, {{0x0f},}},
	
	{0x15, 0x84, 1, {{0x0d},}},
	{0x15, 0x85, 1, {{0x0e},}},
	{0x15, 0x86, 1, {{0x0c},}},
	{0x15, 0x87, 1, {{0x09},}},
	{0x15, 0x88, 1, {{0x08},}},
	
	{0x15, 0x89, 1, {{0x02},}},
	{0x15, 0x8a, 1, {{0x02},}},

	{0x39, 0xFF, 3, {{0x98,0x81,0x04},}},
	{0x15, 0x6c, 1, {{0x15},}},
	//{0x15, 0x6e, 1, {{0x2a},}},
	{0x15, 0x6e, 1, {{0x2b},}},
	{0x15, 0x6f, 1, {{0x35},}},
	{0x15, 0x3a, 1, {{0xa4},}},
	//{0x15, 0x8d, 1, {{0x1a},}},
	{0x15, 0x8d, 1, {{0x1f},}},
	{0x15, 0x87, 1, {{0xba},}},
	{0x15, 0x26, 1, {{0x76},}},
	{0x15, 0xb2, 1, {{0xd1},}},
	///////////////////////////
	//{0x15, 0x00, 1, {{0x00},}},
	{0x15, 0x35, 1, {{0x17},}},
	{0x15, 0xb5, 1, {{0x02},}},
	{0x15, 0x3c, 1, {{0x81},}},
	{0x15, 0x88, 1, {{0x0b},}},

    ///////////////////////////
	{0x39, 0xFF, 3, {{0x98,0x81,0x01},}},
	{0x15, 0x22, 1, {{0x0a},}},
	{0x15, 0x31, 1, {{0x0b},}},
    /////////////////////////////
	{0x15, 0x34, 1, {{0x01},}},
	{0x15, 0x40, 1, {{0x33},}},
    ///////////////////////////
	//{0x15, 0x53, 1, {{0x60},}},
	{0x15, 0x53, 1, {{0x64},}},
	{0x15, 0x55, 1, {{0x8f},}},
	//{0x15, 0x50, 1, {{0xc0},}},
	//{0x15, 0x51, 1, {{0xc0},}},
	{0x15, 0x50, 1, {{0xa7},}},
	{0x15, 0x51, 1, {{0xa7},}},
	{0x15, 0x60, 1, {{0x14},}},

	{0x15, 0xa0, 1, {{0x00},}},
	{0x15, 0xa1, 1, {{0x22},}},
	{0x15, 0xa2, 1, {{0x37},}},
	
	{0x15, 0xa3, 1, {{0x0f},}},
	{0x15, 0xa4, 1, {{0x19},}},
	{0x15, 0xa5, 1, {{0x27},}},
	{0x15, 0xa6, 1, {{0x1c},}},
	{0x15, 0xa7, 1, {{0x1e},}},
	
	{0x15, 0xa8, 1, {{0x96},}},
	{0x15, 0xa9, 1, {{0x19},}},
	{0x15, 0xaa, 1, {{0x25},}},
	{0x15, 0xab, 1, {{0x83},}},
	{0x15, 0xac, 1, {{0x19},}},
	
	{0x15, 0xad, 1, {{0x18},}},
	{0x15, 0xae, 1, {{0x4f},}},
	{0x15, 0xaf, 1, {{0x22},}},
	{0x15, 0xb0, 1, {{0x2a},}},
	{0x15, 0xb1, 1, {{0x57},}},
	
	{0x15, 0xb2, 1, {{0x64},}},
	{0x15, 0xb3, 1, {{0x39},}},
	{0x15, 0xc0, 1, {{0x00},}},
	{0x15, 0xc1, 1, {{0x26},}},
	{0x15, 0xc2, 1, {{0x2f},}},
	
	{0x15, 0xc3, 1, {{0x19},}},
	{0x15, 0xc4, 1, {{0x16},}},
	{0x15, 0xc5, 1, {{0x2c},}},
	{0x15, 0xc6, 1, {{0x1f},}},
	{0x15, 0xc7, 1, {{0x1f},}},
	
	{0x15, 0xc8, 1, {{0x98},}},
	{0x15, 0xc9, 1, {{0x1d},}},
	{0x15, 0xca, 1, {{0x2a},}},
	{0x15, 0xcb, 1, {{0x8c},}},
	{0x15, 0xcc, 1, {{0x1d},}},
	
	{0x15, 0xcd, 1, {{0x1c},}},
	{0x15, 0xce, 1, {{0x4d},}},
	{0x15, 0xcf, 1, {{0x24},}},
	{0x15, 0xd0, 1, {{0x28},}},
	{0x15, 0xd1, 1, {{0x5f},}},
	
	{0x15, 0xd2, 1, {{0x6d},}},
	{0x15, 0xd3, 1, {{0x39},}},

	//{0x39, 0xFF, 3, {{0x98,0x81,0x04},}},
	//{0x15, 0x2d, 1, {{0x80},}},    // test pattern
	//{0x15, 0x2f, 1, {{0x01},}},
	{0x39, 0xFF, 3, {{0x98,0x81,0x00},}},
	//{0x15, 0x35, 1, {{0x01},}},
	//{0x05, 0x13, 1, {{0x00},}},

	//{0x05, 0x23, 1, {{0x00},}},
   // {0x05, 0x38, 1, {{0x00},}},   // idle mode = off
	{0x05, 0x11, 1, {{0x00},}},
	{MIPI_DELAY, 150, 0, {{0},}},
	{0x05, 0x29, 1, {{0x00},}},
	{MIPI_DELAY, 20, 0, {{0},}},
#endif
};


void  mipilcd_dcs_long_write(U32 cmd, U32 ByteCount, U8* pByteData )
{
	U32 DataCount32 = (ByteCount+3)/4;
	int i = 0;
	U32 index = 0;
	volatile NX_MIPI_RegisterSet* pmipi = (volatile NX_MIPI_RegisterSet*)IO_ADDRESS(NX_MIPI_GetPhysicalAddress(index));

	NX_ASSERT( 512 >= DataCount32 );

#if 0
	printf("0x%02x %2d: ", cmd, ByteCount);
	for(i=0; i< ByteCount; i++)
		printf("%02x ", pByteData[i]);
	printf("\n");
#endif
	for( i=0; i<DataCount32; i++ )
	{
		pmipi->DSIM_PAYLOAD = (pByteData[3]<<24)|(pByteData[2]<<16)|(pByteData[1]<<8)|pByteData[0];
		pByteData += 4;
		
	}

	pmipi->DSIM_PKTHDR  = (cmd & 0xff) | (ByteCount<<8);
}

static void mipilcd_dcs_write( unsigned int id, unsigned int data0, unsigned int data1 )
{
	U32 index = 0;
	volatile NX_MIPI_RegisterSet* pmipi = (volatile NX_MIPI_RegisterSet*)IO_ADDRESS(NX_MIPI_GetPhysicalAddress(index));

#if 0
	switch(id)
	{
		case 0x05:
			printf("0x05  1: %02x \n", data0);
			break;

		case 0x13:
			printf("0x13  2: %02x %02x \n", data0, data1);
			break;

		case 0x15:
			printf("0x15  2: %02x %02x \n", data0, data1);
			break;
	}
#endif

    //printf("a = %06x\n",id | (data0<<8) | (data1<<16));
	pmipi->DSIM_PKTHDR = id | (data0<<8) | (data1<<16);

}

void read_test(void){
    u8 size;
	u8 rd_reg;
	U32 data;
	U32 index = 0;
	
	volatile NX_MIPI_RegisterSet* pmipi = (volatile NX_MIPI_RegisterSet*)IO_ADDRESS(NX_MIPI_GetPhysicalAddress(index));

	while(1){
		size = 1;
	
		pmipi->DSIM_PKTHDR = 0x37 | (size<<8) | (0<<16);

		//rd_reg = 0x0c;
		//rd_reg = 0x0a;
		rd_reg = 0xb6;
		pmipi->DSIM_PKTHDR = 0x06 | (rd_reg<<8)  | (0<<16);

		mdelay(10);
		data = pmipi->DSIM_RXFIFO;

		printf("add(%02x) = %08x\n",index, data); // 0xXXXXOOXX (bit8 ~ bit15) 

	}

}

static int MIPI_LCD_INIT(int width, int height, void *data)
{
	int i=0;
	int size=ARRAY_SIZE(mipi_init_data);
	u32 index = 0;
	u32 value = 0;
	u8 pByteData[48];
	
	u8 bitrate=BANDCTL;

	volatile NX_MIPI_RegisterSet* pmipi = (volatile NX_MIPI_RegisterSet*)IO_ADDRESS(NX_MIPI_GetPhysicalAddress(index));
    //pmipi = (volatile NX_MIPI_RegisterSet*)IO_ADDRESS(NX_MIPI_GetPhysicalAddress(0));
	
	value = pmipi->DSIM_ESCMODE;
	pmipi->DSIM_ESCMODE = value|(3 << 6);
	value = pmipi->DSIM_ESCMODE;
	printf("DSIM_ESCMODE : 0x%x\n", value);

	
	switch(bitrate)
	{
		case 0xF:	printf("MIPI clk: 1000MHz \n");	break;
		case 0xE:	printf("MIPI clk:  900MHz \n");	break;
		case 0xD:	printf("MIPI clk:  840MHz \n");	break;
		case 0xC:	printf("MIPI clk:  760MHz \n");	break;
		case 0xB:	printf("MIPI clk:  660MHz \n");	break;
		case 0xA:	printf("MIPI clk:  600MHz \n");	break;
		case 0x9:	printf("MIPI clk:  540MHz \n");	break;
		case 0x8:	printf("MIPI clk:  480MHz \n");	break;
		case 0x7:	printf("MIPI clk:  420MHz \n");	break;
		case 0x6:	printf("MIPI clk:  330MHz \n");	break;
		case 0x5:	printf("MIPI clk:  300MHz \n");	break;
		case 0x4:	printf("MIPI clk:  210MHz \n");	break;
		case 0x3:	printf("MIPI clk:  180MHz \n");	break;
		case 0x2:	printf("MIPI clk:  150MHz \n");	break;
		case 0x1:	printf("MIPI clk:  100MHz \n");	break;
		case 0x0:	printf("MIPI clk:   80MHz \n");	break;
		default :	printf("MIPI clk:  unknown \n");	break;
	}

	mdelay(10);
	
	for(i=0; i< size ; i++)

	{    
		switch(mipi_init_data[i].cmd)
		{
#if 0 // all long packet
			case 0x05:
				//pByteData[0] = mipi_init_data[i].addr;
				//memcpy(&pByteData[1], &mipi_init_data[i].data.data[0], 7);
				mipilcd_dcs_long_write(0x39, mipi_init_data[i].cnt, &mipi_init_data[i].data.data[0]);
				break;
			case 0x15:
				pByteData[0] = mipi_init_data[i].addr;
				memcpy(&pByteData[1], &mipi_init_data[i].data.data[0], 7);
				mipilcd_dcs_long_write(0x39, mipi_init_data[i].cnt+1, &pByteData);
				break;
#else
			case 0x05:
				mipilcd_dcs_write(mipi_init_data[i].cmd, mipi_init_data[i].addr, 0x00);
				break;

			case 0x13:
				//mipilcd_dcs_write(mipi_init_data[i].cmd, mipi_init_data[i].addr, mipi_init_data[i].data.data[0]);
				break;

			case 0x15:
				mipilcd_dcs_write(mipi_init_data[i].cmd, mipi_init_data[i].addr, mipi_init_data[i].data.data[0]);
				break;
#endif
 			case 0x39:
				pByteData[0] = mipi_init_data[i].addr;
			
				memcpy(&pByteData[1], &mipi_init_data[i].data.data[0], 3);
				mipilcd_dcs_long_write(mipi_init_data[i].cmd, mipi_init_data[i].cnt+1, &pByteData[0]);
		
				break;
			case MIPI_DELAY:
				
				mdelay(mipi_init_data[i].addr);
				break;
			default:
				
				break;
		}
		mdelay(1);
	}

    //	read_test();
	value = pmipi->DSIM_ESCMODE;
	pmipi->DSIM_ESCMODE = value&(~(3 << 6));
	value = pmipi->DSIM_ESCMODE;


	printf("DSIM_ESCMODE : 0x%x\n", value);

	mdelay(10);
	return 0;
}

#endif

#define	INIT_VIDEO_SYNC(name)								\
	struct disp_vsync_info name = {							\
		.h_active_len	= CFG_DISP_PRI_RESOL_WIDTH,         \
		.h_sync_width	= CFG_DISP_PRI_HSYNC_SYNC_WIDTH,    \
		.h_back_porch	= CFG_DISP_PRI_HSYNC_BACK_PORCH,    \
		.h_front_porch	= CFG_DISP_PRI_HSYNC_FRONT_PORCH,   \
		.h_sync_invert	= CFG_DISP_PRI_HSYNC_ACTIVE_HIGH,   \
		.v_active_len	= CFG_DISP_PRI_RESOL_HEIGHT,        \
		.v_sync_width	= CFG_DISP_PRI_VSYNC_SYNC_WIDTH,    \
		.v_back_porch	= CFG_DISP_PRI_VSYNC_BACK_PORCH,    \
		.v_front_porch	= CFG_DISP_PRI_VSYNC_FRONT_PORCH,   \
		.v_sync_invert	= CFG_DISP_PRI_VSYNC_ACTIVE_HIGH,   \
		.pixel_clock_hz	= CFG_DISP_PRI_PIXEL_CLOCK,   		\
		.clk_src_lv0	= CFG_DISP_PRI_CLKGEN0_SOURCE,      \
		.clk_div_lv0	= CFG_DISP_PRI_CLKGEN0_DIV,         \
		.clk_src_lv1	= CFG_DISP_PRI_CLKGEN1_SOURCE,      \
		.clk_div_lv1	= CFG_DISP_PRI_CLKGEN1_DIV,         \
	};

#define	INIT_PARAM_SYNCGEN(name)						\
	struct disp_syncgen_param name = {						\
		.interlace 		= CFG_DISP_PRI_MLC_INTERLACE,       \
		.out_format		= CFG_DISP_PRI_OUT_FORMAT,          \
		.lcd_mpu_type 	= 0,                                \
		.invert_field 	= CFG_DISP_PRI_OUT_INVERT_FIELD,    \
		.swap_RB		= CFG_DISP_PRI_OUT_SWAPRB,          \
		.yc_order		= CFG_DISP_PRI_OUT_YCORDER,         \
		.delay_mask		= 0,                                \
		.vclk_select	= CFG_DISP_PRI_PADCLKSEL,           \
		.clk_delay_lv0	= CFG_DISP_PRI_CLKGEN0_DELAY,       \
		.clk_inv_lv0	= CFG_DISP_PRI_CLKGEN0_INVERT,      \
		.clk_delay_lv1	= CFG_DISP_PRI_CLKGEN1_DELAY,       \
		.clk_inv_lv1	= CFG_DISP_PRI_CLKGEN1_INVERT,      \
		.clk_sel_div1	= CFG_DISP_PRI_CLKSEL1_SELECT,		\
	};

#define	INIT_PARAM_MULTILY(name)					\
	struct disp_multily_param name = {						\
		.x_resol		= CFG_DISP_PRI_RESOL_WIDTH,			\
		.y_resol		= CFG_DISP_PRI_RESOL_HEIGHT,		\
		.pixel_byte		= CFG_DISP_PRI_SCREEN_PIXEL_BYTE,	\
		.fb_layer		= CFG_DISP_PRI_SCREEN_LAYER,		\
		.video_prior	= CFG_DISP_PRI_VIDEO_PRIORITY,		\
		.mem_lock_size	= 16,								\
		.rgb_format		= CFG_DISP_PRI_SCREEN_RGB_FORMAT,	\
		.bg_color		= CFG_DISP_PRI_BACK_GROUND_COLOR,	\
		.interlace		= CFG_DISP_PRI_MLC_INTERLACE,		\
	};

#define	INIT_PARAM_LVDS(name)							\
	struct disp_lvds_param name = {							\
		.lcd_format 	= CFG_DISP_LVDS_LCD_FORMAT,         \
	};

#define	INIT_PARAM_RGB(name)							\
	struct disp_rgb_param name = {							\
		.lcd_mpu_type 	= 0,                                \
	};

#define	INIT_PARAM_MIPI(name)	\
	struct disp_mipi_param name = {	\
		.pllpms 	= PLLPMS,       \
		.bandctl	= BANDCTL,      \
		.pllctl		= PLLCTL,    	\
		.phyctl		= DPHYCTL,      \
		.lcd_init	= MIPI_LCD_INIT	\
	};

int bd_display(void)
{
	INIT_VIDEO_SYNC(vsync);
	INIT_PARAM_SYNCGEN(syncgen);
	INIT_PARAM_MULTILY(multily);

#if defined(CONFIG_DISPLAY_OUT_LVDS)
	INIT_PARAM_LVDS(lvds);
	display_lvds(CFG_DISP_OUTPUT_MODOLE, CONFIG_FB_ADDR,
		&vsync, &syncgen, &multily, &lvds);
#endif

#if defined(CONFIG_DISPLAY_OUT_RGB)
	INIT_PARAM_RGB(rgb);

	display_rgb(CFG_DISP_OUTPUT_MODOLE, CONFIG_FB_ADDR,
		&vsync, &syncgen, &multily, &rgb);
#endif

#if defined(CONFIG_DISPLAY_OUT_MIPI)
	INIT_PARAM_MIPI(mipi);

	multily.x_resol =  720;
	multily.y_resol = 1280;

	vsync.h_active_len =  720;
	vsync.v_active_len = 1280;

	vsync.h_sync_width = 42;
	vsync.h_back_porch = 112;
	vsync.h_front_porch = 112;
	vsync.v_sync_width = 2;
	vsync.v_back_porch = 8;
	vsync.v_front_porch = 6;

	/*
	 * set syncgen parameters
	 */
	syncgen.delay_mask = DISP_SYNCGEN_DELAY_RGB_PVD | DISP_SYNCGEN_DELAY_HSYNC_CP1 |
						  	DISP_SYNCGEN_DELAY_VSYNC_FRAM | DISP_SYNCGEN_DELAY_DE_CP;

	syncgen.d_rgb_pvd = 0;
	syncgen.d_hsync_cp1	= 0;
	syncgen.d_vsync_fram = 0;
	syncgen.d_de_cp2 = 7;
	syncgen.vs_start_offset = (vsync.h_front_porch + vsync.h_sync_width +
								vsync.h_back_porch + vsync.h_active_len - 1);
	syncgen.ev_start_offset = (vsync.h_front_porch + vsync.h_sync_width +
								vsync.h_back_porch + vsync.h_active_len - 1);
	syncgen.vs_end_offset = 0;
	syncgen.ev_end_offset = 0;


	lcd_draw_boot_logo(CONFIG_FB_ADDR, multily.x_resol, multily.y_resol, multily.pixel_byte);

	display_mipi(CFG_DISP_OUTPUT_MODOLE, CONFIG_FB_ADDR,
		&vsync, &syncgen, &multily, &mipi);
#endif
	return 0;
}
