// Seed: 1553727664
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    output wire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input wand id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input supply1 id_20,
    input supply0 id_21
);
  assign id_10 = id_13;
  assign id_10 = id_0;
  assign id_2  = 1;
  always id_2 = 1;
  assign id_2 = 1;
  id_23(
      id_0, id_16, id_18, id_8, 1, 1
  );
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wand void id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7
    , id_20,
    output tri id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    output uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    output tri id_17,
    input supply1 id_18
);
  wire id_21, id_22;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1,
      id_2,
      id_0,
      id_2,
      id_4,
      id_12,
      id_18,
      id_13,
      id_9,
      id_15,
      id_10,
      id_5,
      id_8,
      id_15,
      id_2,
      id_10,
      id_16,
      id_18,
      id_4,
      id_16
  );
  assign modCall_1.type_0 = 0;
endmodule
