{
  "cpu":"XiangShan",
  "numCores":1,
  "cmdConfigs":[
    "--target-dir",
    "build/rtl",
    "--config",
    "FpgaDiffDefaultConfig",
    "--issue",
    "E.b",
    "--firtool-opt",
    "--repl-seq-mem --repl-seq-mem-file=XSTop.sv.conf",
    "--num-cores",
    "1",
    "--difftest-config",
    "ESBIFDU",
    "--difftest-exclude",
    "Vec",
    "--target",
    "systemverilog",
    "--firtool-opt",
    "-O=release --disable-annotation-unknown --lowering-options=explicitBitcast,disallowLocalVariables,disallowPortDeclSharing,locationInfoStyle=none",
    "--split-verilog",
    "--dump-fir",
    "--fpga-platform",
    "--disable-all",
    "--remove-assert"
  ],
  "bundles":[
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffInstrCommit",
      "classArgs":{
        "nPhyRegs":300
      },
      "delay":3
    },
    {
      "className":"difftest.DiffTrapEvent",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffArchIntRenameTable",
      "classArgs":{
        "numPhyRegs":224
      },
      "delay":2
    },
    {
      "className":"difftest.DiffArchFpRenameTable",
      "classArgs":{
        "numPhyRegs":192
      },
      "delay":2
    },
    {
      "className":"difftest.DiffPhyIntRegState",
      "classArgs":{
        "numPhyRegs":224
      },
      "delay":2
    },
    {
      "className":"difftest.DiffPhyFpRegState",
      "classArgs":{
        "numPhyRegs":192
      },
      "delay":2
    },
    {
      "className":"difftest.DiffArchEvent",
      "classArgs":{
        
      },
      "delay":3
    },
    {
      "className":"difftest.DiffCriticalErrorEvent",
      "classArgs":{
        
      },
      "delay":4
    },
    {
      "className":"difftest.DiffCSRState",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffDebugMode",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffTriggerCSRState",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffFpCSRState",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffHCSRState",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffNonRegInterruptPendingEvent",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffMhpmeventOverflowEvent",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffSyncAIAEvent",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffSyncCustomMflushpwrEvent",
      "classArgs":{
        
      },
      "delay":0
    },
    {
      "className":"difftest.DiffLrScEvent",
      "classArgs":{
        
      },
      "delay":0
    }
  ]
}
