library verilog;
use verilog.vl_types.all;
entity gradient is
    port(
        p2              : in     vl_logic_vector(7 downto 0);
        p5              : in     vl_logic_vector(7 downto 0);
        p8              : in     vl_logic_vector(7 downto 0);
        p4              : in     vl_logic_vector(7 downto 0);
        p6              : in     vl_logic_vector(7 downto 0);
        gx              : out    vl_logic_vector(7 downto 0);
        gy              : out    vl_logic_vector(7 downto 0)
    );
end gradient;
