<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p776" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_776{left:659px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_776{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_776{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_776{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_776{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:-0.03px;}
#t6_776{left:359px;bottom:813px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_776{left:69px;bottom:699px;letter-spacing:0.13px;}
#t8_776{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_776{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#ta_776{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_776{left:600px;bottom:648px;}
#tc_776{left:614px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_776{left:69px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_776{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_776{left:69px;bottom:576px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_776{left:69px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_776{left:69px;bottom:542px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_776{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_776{left:69px;bottom:509px;letter-spacing:-0.27px;word-spacing:-0.38px;}
#tk_776{left:69px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_776{left:236px;bottom:484px;letter-spacing:-0.15px;}
#tm_776{left:263px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_776{left:69px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#to_776{left:201px;bottom:467px;letter-spacing:-0.17px;}
#tp_776{left:235px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tq_776{left:386px;bottom:467px;letter-spacing:-0.16px;}
#tr_776{left:416px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_776{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_776{left:69px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_776{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_776{left:69px;bottom:369px;letter-spacing:0.13px;}
#tw_776{left:69px;bottom:345px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tx_776{left:110px;bottom:344px;}
#ty_776{left:122px;bottom:345px;letter-spacing:-0.12px;}
#tz_776{left:242px;bottom:344px;}
#t10_776{left:256px;bottom:345px;letter-spacing:-0.12px;}
#t11_776{left:90px;bottom:328px;letter-spacing:-0.14px;}
#t12_776{left:117px;bottom:312px;letter-spacing:-0.14px;}
#t13_776{left:90px;bottom:295px;letter-spacing:-0.09px;}
#t14_776{left:117px;bottom:278px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t15_776{left:69px;bottom:254px;letter-spacing:-0.11px;}
#t16_776{left:69px;bottom:214px;letter-spacing:0.12px;word-spacing:0.03px;}
#t17_776{left:69px;bottom:189px;letter-spacing:-0.38px;word-spacing:-0.22px;}
#t18_776{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t19_776{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t1a_776{left:340px;bottom:1065px;letter-spacing:-0.09px;}
#t1b_776{left:340px;bottom:1050px;letter-spacing:-0.18px;}
#t1c_776{left:378px;bottom:1065px;letter-spacing:-0.11px;}
#t1d_776{left:378px;bottom:1050px;letter-spacing:-0.18px;}
#t1e_776{left:451px;bottom:1065px;letter-spacing:-0.15px;}
#t1f_776{left:451px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1g_776{left:523px;bottom:1065px;letter-spacing:-0.13px;}
#t1h_776{left:74px;bottom:1027px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1i_776{left:74px;bottom:1005px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_776{left:340px;bottom:1027px;letter-spacing:-0.23px;}
#t1k_776{left:378px;bottom:1027px;letter-spacing:-0.12px;}
#t1l_776{left:451px;bottom:1027px;letter-spacing:-0.1px;}
#t1m_776{left:523px;bottom:1027px;letter-spacing:-0.12px;}
#t1n_776{left:74px;bottom:982px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1o_776{left:74px;bottom:961px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_776{left:340px;bottom:982px;letter-spacing:-0.23px;}
#t1q_776{left:378px;bottom:982px;letter-spacing:-0.12px;}
#t1r_776{left:451px;bottom:982px;letter-spacing:-0.1px;}
#t1s_776{left:523px;bottom:982px;letter-spacing:-0.12px;}
#t1t_776{left:74px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1u_776{left:74px;bottom:917px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_776{left:340px;bottom:938px;letter-spacing:-0.16px;}
#t1w_776{left:378px;bottom:938px;letter-spacing:-0.12px;}
#t1x_776{left:451px;bottom:938px;letter-spacing:-0.11px;}
#t1y_776{left:523px;bottom:938px;letter-spacing:-0.12px;}
#t1z_776{left:74px;bottom:894px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t20_776{left:74px;bottom:872px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_776{left:340px;bottom:894px;letter-spacing:-0.16px;}
#t22_776{left:378px;bottom:894px;letter-spacing:-0.1px;}
#t23_776{left:451px;bottom:894px;letter-spacing:-0.09px;}
#t24_776{left:523px;bottom:894px;letter-spacing:-0.12px;}
#t25_776{left:87px;bottom:791px;letter-spacing:-0.13px;}
#t26_776{left:196px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t27_776{left:374px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t28_776{left:553px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t29_776{left:728px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2a_776{left:96px;bottom:767px;letter-spacing:-0.15px;}
#t2b_776{left:184px;bottom:767px;letter-spacing:-0.13px;}
#t2c_776{left:366px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_776{left:573px;bottom:767px;letter-spacing:-0.15px;}
#t2e_776{left:749px;bottom:767px;letter-spacing:-0.12px;}
#t2f_776{left:96px;bottom:742px;letter-spacing:-0.21px;}
#t2g_776{left:185px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_776{left:366px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_776{left:573px;bottom:742px;letter-spacing:-0.15px;}
#t2j_776{left:749px;bottom:742px;letter-spacing:-0.12px;}

.s1_776{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_776{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_776{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_776{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_776{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_776{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_776{font-size:14px;font-family:Verdana-Italic_5ki;color:#000;}
.s8_776{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_776{font-size:17px;font-family:Symbol_5kh;color:#000;}
.sa_776{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts776" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_5ki;
	src: url("fonts/Verdana-Italic_5ki.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg776Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg776" style="-webkit-user-select: none;"><object width="935" height="1210" data="776/776.svg" type="image/svg+xml" id="pdf776" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_776" class="t s1_776">MOV—Move to/from Debug Registers </span>
<span id="t2_776" class="t s2_776">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_776" class="t s1_776">4-42 </span><span id="t4_776" class="t s1_776">Vol. 2B </span>
<span id="t5_776" class="t s3_776">MOV—Move to/from Debug Registers </span>
<span id="t6_776" class="t s4_776">Instruction Operand Encoding </span>
<span id="t7_776" class="t s4_776">Description </span>
<span id="t8_776" class="t s5_776">Moves the contents of a debug register (DR0, DR1, DR2, DR3, DR4, DR5, DR6, or DR7) to a general-purpose </span>
<span id="t9_776" class="t s5_776">register or vice versa. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of </span>
<span id="ta_776" class="t s5_776">the operand-size attribute. (See Section 18.2, “Debug Registers”, of the Intel </span>
<span id="tb_776" class="t s6_776">® </span>
<span id="tc_776" class="t s5_776">64 and IA-32 Architectures Soft- </span>
<span id="td_776" class="t s5_776">ware Developer’s Manual, Volume 3A, for a detailed description of the flags and fields in the debug registers.) </span>
<span id="te_776" class="t s5_776">The instructions must be executed at privilege level 0 or in real-address mode. </span>
<span id="tf_776" class="t s5_776">When the debug extension (DE) flag in register CR4 is clear, these instructions operate on debug registers in a </span>
<span id="tg_776" class="t s5_776">manner that is compatible with Intel386 and Intel486 processors. In this mode, references to DR4 and DR5 refer </span>
<span id="th_776" class="t s5_776">to DR6 and DR7, respectively. When the DE flag in CR4 is set, attempts to reference DR4 and DR5 result in an </span>
<span id="ti_776" class="t s5_776">undefined opcode (#UD) exception. (The CR4 register was added to the IA-32 Architecture beginning with the </span>
<span id="tj_776" class="t s5_776">Pentium processor.) </span>
<span id="tk_776" class="t s5_776">At the opcode level, the </span><span id="tl_776" class="t s7_776">reg </span><span id="tm_776" class="t s5_776">field within the ModR/M byte specifies which of the debug registers is loaded or read. </span>
<span id="tn_776" class="t s5_776">The two bits in the </span><span id="to_776" class="t s7_776">mod </span><span id="tp_776" class="t s5_776">field are ignored. The </span><span id="tq_776" class="t s7_776">r/m </span><span id="tr_776" class="t s5_776">field specifies the general-purpose register loaded or read. </span>
<span id="ts_776" class="t s5_776">In 64-bit mode, the instruction’s default operation size is 64 bits. Use of the REX.B prefix permits access to addi- </span>
<span id="tt_776" class="t s5_776">tional registers (R8–R15). Use of the REX.W or 66H prefix is ignored. Use of the REX.R prefix causes an invalid- </span>
<span id="tu_776" class="t s5_776">opcode exception. See the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="tv_776" class="t s4_776">Operation </span>
<span id="tw_776" class="t s8_776">IF ((DE </span><span id="tx_776" class="t s9_776">= </span><span id="ty_776" class="t s8_776">1) and (SRC or DEST </span><span id="tz_776" class="t s9_776">= </span><span id="t10_776" class="t s8_776">DR4 or DR5)) </span>
<span id="t11_776" class="t s8_776">THEN </span>
<span id="t12_776" class="t s8_776">#UD; </span>
<span id="t13_776" class="t s8_776">ELSE </span>
<span id="t14_776" class="t s8_776">DEST := SRC; </span>
<span id="t15_776" class="t s8_776">FI; </span>
<span id="t16_776" class="t s4_776">Flags Affected </span>
<span id="t17_776" class="t s5_776">The OF, SF, ZF, AF, PF, and CF flags are undefined. </span>
<span id="t18_776" class="t sa_776">Opcode/ </span>
<span id="t19_776" class="t sa_776">Instruction </span>
<span id="t1a_776" class="t sa_776">Op/ </span>
<span id="t1b_776" class="t sa_776">En </span>
<span id="t1c_776" class="t sa_776">64-Bit </span>
<span id="t1d_776" class="t sa_776">Mode </span>
<span id="t1e_776" class="t sa_776">Compat/ </span>
<span id="t1f_776" class="t sa_776">Leg Mode </span>
<span id="t1g_776" class="t sa_776">Description </span>
<span id="t1h_776" class="t s8_776">0F 21/r </span>
<span id="t1i_776" class="t s8_776">MOV r32, DR0–DR7 </span>
<span id="t1j_776" class="t s8_776">MR </span><span id="t1k_776" class="t s8_776">N.E. </span><span id="t1l_776" class="t s8_776">Valid </span><span id="t1m_776" class="t s8_776">Move debug register to r32. </span>
<span id="t1n_776" class="t s8_776">0F 21/r </span>
<span id="t1o_776" class="t s8_776">MOV r64, DR0–DR7 </span>
<span id="t1p_776" class="t s8_776">MR </span><span id="t1q_776" class="t s8_776">Valid </span><span id="t1r_776" class="t s8_776">N.E. </span><span id="t1s_776" class="t s8_776">Move extended debug register to r64. </span>
<span id="t1t_776" class="t s8_776">0F 23 /r </span>
<span id="t1u_776" class="t s8_776">MOV DR0–DR7, r32 </span>
<span id="t1v_776" class="t s8_776">RM </span><span id="t1w_776" class="t s8_776">N.E. </span><span id="t1x_776" class="t s8_776">Valid </span><span id="t1y_776" class="t s8_776">Move r32 to debug register. </span>
<span id="t1z_776" class="t s8_776">0F 23 /r </span>
<span id="t20_776" class="t s8_776">MOV DR0–DR7, r64 </span>
<span id="t21_776" class="t s8_776">RM </span><span id="t22_776" class="t s8_776">Valid </span><span id="t23_776" class="t s8_776">N.E. </span><span id="t24_776" class="t s8_776">Move r64 to extended debug register. </span>
<span id="t25_776" class="t sa_776">Op/En </span><span id="t26_776" class="t sa_776">Operand 1 </span><span id="t27_776" class="t sa_776">Operand 2 </span><span id="t28_776" class="t sa_776">Operand 3 </span><span id="t29_776" class="t sa_776">Operand 4 </span>
<span id="t2a_776" class="t s8_776">MR </span><span id="t2b_776" class="t s8_776">ModRM:r/m (w) </span><span id="t2c_776" class="t s8_776">ModRM:reg (r) </span><span id="t2d_776" class="t s8_776">N/A </span><span id="t2e_776" class="t s8_776">N/A </span>
<span id="t2f_776" class="t s8_776">RM </span><span id="t2g_776" class="t s8_776">ModRM:reg (w) </span><span id="t2h_776" class="t s8_776">ModRM:r/m (r) </span><span id="t2i_776" class="t s8_776">N/A </span><span id="t2j_776" class="t s8_776">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
