{"sections":[],"abstract":[{"text":"Initialise the stored properties.","type":"text"}],"kind":"symbol","metadata":{"externalID":"s:11VHDLParsing9BitVectorV6valuesACSayAA0B7LiteralOG_tcfc","symbolKind":"init","roleHeading":"Initializer","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"values","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10BitLiteralO","text":"BitLiteral","kind":"typeIdentifier"},{"text":"])","kind":"text"}],"title":"init(values:)","modules":[{"name":"VHDLParsing"}],"role":"symbol"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/bitvector\/init(values:)"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector\/init(values:)"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"values","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10BitLiteralO","text":"BitLiteral","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral"},{"text":"])","kind":"text"}],"languages":["swift"]}]},{"kind":"parameters","parameters":[{"name":"values","content":[{"type":"paragraph","inlineContent":[{"text":"The bits of this vector literal.","type":"text"}]}]}]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitVector/init(values:)":{"abstract":[{"type":"text","text":"Initialise the stored properties."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector\/init(values:)","type":"topic","kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/bitvector\/init(values:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"values"},{"kind":"text","text":": ["},{"text":"BitLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10BitLiteralO"},{"text":"])","kind":"text"}],"title":"init(values:)"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/BitVector":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"BitVector"}],"title":"BitVector","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"BitVector"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector","role":"symbol","type":"topic","abstract":[{"text":"A ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","type":"reference"},{"text":" values.","type":"text"}],"url":"\/documentation\/vhdlparsing\/bitvector"}}}