
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019f0 <.init>:
  4019f0:	stp	x29, x30, [sp, #-16]!
  4019f4:	mov	x29, sp
  4019f8:	bl	401f80 <__fxstatat@plt+0x60>
  4019fc:	ldp	x29, x30, [sp], #16
  401a00:	ret

Disassembly of section .plt:

0000000000401a10 <mbrtowc@plt-0x20>:
  401a10:	stp	x16, x30, [sp, #-16]!
  401a14:	adrp	x16, 423000 <__fxstatat@plt+0x210e0>
  401a18:	ldr	x17, [x16, #4088]
  401a1c:	add	x16, x16, #0xff8
  401a20:	br	x17
  401a24:	nop
  401a28:	nop
  401a2c:	nop

0000000000401a30 <mbrtowc@plt>:
  401a30:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401a34:	ldr	x17, [x16]
  401a38:	add	x16, x16, #0x0
  401a3c:	br	x17

0000000000401a40 <memcpy@plt>:
  401a40:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401a44:	ldr	x17, [x16, #8]
  401a48:	add	x16, x16, #0x8
  401a4c:	br	x17

0000000000401a50 <memmove@plt>:
  401a50:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401a54:	ldr	x17, [x16, #16]
  401a58:	add	x16, x16, #0x10
  401a5c:	br	x17

0000000000401a60 <_exit@plt>:
  401a60:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401a64:	ldr	x17, [x16, #24]
  401a68:	add	x16, x16, #0x18
  401a6c:	br	x17

0000000000401a70 <strlen@plt>:
  401a70:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401a74:	ldr	x17, [x16, #32]
  401a78:	add	x16, x16, #0x20
  401a7c:	br	x17

0000000000401a80 <exit@plt>:
  401a80:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401a84:	ldr	x17, [x16, #40]
  401a88:	add	x16, x16, #0x28
  401a8c:	br	x17

0000000000401a90 <error@plt>:
  401a90:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401a94:	ldr	x17, [x16, #48]
  401a98:	add	x16, x16, #0x30
  401a9c:	br	x17

0000000000401aa0 <fdatasync@plt>:
  401aa0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401aa4:	ldr	x17, [x16, #56]
  401aa8:	add	x16, x16, #0x38
  401aac:	br	x17

0000000000401ab0 <ferror_unlocked@plt>:
  401ab0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ab4:	ldr	x17, [x16, #64]
  401ab8:	add	x16, x16, #0x40
  401abc:	br	x17

0000000000401ac0 <sprintf@plt>:
  401ac0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ac4:	ldr	x17, [x16, #72]
  401ac8:	add	x16, x16, #0x48
  401acc:	br	x17

0000000000401ad0 <getuid@plt>:
  401ad0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ad4:	ldr	x17, [x16, #80]
  401ad8:	add	x16, x16, #0x50
  401adc:	br	x17

0000000000401ae0 <__cxa_atexit@plt>:
  401ae0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ae4:	ldr	x17, [x16, #88]
  401ae8:	add	x16, x16, #0x58
  401aec:	br	x17

0000000000401af0 <setvbuf@plt>:
  401af0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401af4:	ldr	x17, [x16, #96]
  401af8:	add	x16, x16, #0x60
  401afc:	br	x17

0000000000401b00 <lseek@plt>:
  401b00:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b04:	ldr	x17, [x16, #104]
  401b08:	add	x16, x16, #0x68
  401b0c:	br	x17

0000000000401b10 <__fpending@plt>:
  401b10:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b14:	ldr	x17, [x16, #112]
  401b18:	add	x16, x16, #0x70
  401b1c:	br	x17

0000000000401b20 <localeconv@plt>:
  401b20:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b24:	ldr	x17, [x16, #120]
  401b28:	add	x16, x16, #0x78
  401b2c:	br	x17

0000000000401b30 <fileno@plt>:
  401b30:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b34:	ldr	x17, [x16, #128]
  401b38:	add	x16, x16, #0x80
  401b3c:	br	x17

0000000000401b40 <putc_unlocked@plt>:
  401b40:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b44:	ldr	x17, [x16, #136]
  401b48:	add	x16, x16, #0x88
  401b4c:	br	x17

0000000000401b50 <fclose@plt>:
  401b50:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b54:	ldr	x17, [x16, #144]
  401b58:	add	x16, x16, #0x90
  401b5c:	br	x17

0000000000401b60 <fsync@plt>:
  401b60:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b64:	ldr	x17, [x16, #152]
  401b68:	add	x16, x16, #0x98
  401b6c:	br	x17

0000000000401b70 <getpid@plt>:
  401b70:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b74:	ldr	x17, [x16, #160]
  401b78:	add	x16, x16, #0xa0
  401b7c:	br	x17

0000000000401b80 <nl_langinfo@plt>:
  401b80:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b84:	ldr	x17, [x16, #168]
  401b88:	add	x16, x16, #0xa8
  401b8c:	br	x17

0000000000401b90 <fopen@plt>:
  401b90:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401b94:	ldr	x17, [x16, #176]
  401b98:	add	x16, x16, #0xb0
  401b9c:	br	x17

0000000000401ba0 <time@plt>:
  401ba0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ba4:	ldr	x17, [x16, #184]
  401ba8:	add	x16, x16, #0xb8
  401bac:	br	x17

0000000000401bb0 <malloc@plt>:
  401bb0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401bb4:	ldr	x17, [x16, #192]
  401bb8:	add	x16, x16, #0xc0
  401bbc:	br	x17

0000000000401bc0 <chmod@plt>:
  401bc0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401bc4:	ldr	x17, [x16, #200]
  401bc8:	add	x16, x16, #0xc8
  401bcc:	br	x17

0000000000401bd0 <open@plt>:
  401bd0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401bd4:	ldr	x17, [x16, #208]
  401bd8:	add	x16, x16, #0xd0
  401bdc:	br	x17

0000000000401be0 <getppid@plt>:
  401be0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401be4:	ldr	x17, [x16, #216]
  401be8:	add	x16, x16, #0xd8
  401bec:	br	x17

0000000000401bf0 <strncmp@plt>:
  401bf0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401bf4:	ldr	x17, [x16, #224]
  401bf8:	add	x16, x16, #0xe0
  401bfc:	br	x17

0000000000401c00 <bindtextdomain@plt>:
  401c00:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c04:	ldr	x17, [x16, #232]
  401c08:	add	x16, x16, #0xe8
  401c0c:	br	x17

0000000000401c10 <__libc_start_main@plt>:
  401c10:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c14:	ldr	x17, [x16, #240]
  401c18:	add	x16, x16, #0xf0
  401c1c:	br	x17

0000000000401c20 <memset@plt>:
  401c20:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c24:	ldr	x17, [x16, #248]
  401c28:	add	x16, x16, #0xf8
  401c2c:	br	x17

0000000000401c30 <fdopen@plt>:
  401c30:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c34:	ldr	x17, [x16, #256]
  401c38:	add	x16, x16, #0x100
  401c3c:	br	x17

0000000000401c40 <gettimeofday@plt>:
  401c40:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c44:	ldr	x17, [x16, #264]
  401c48:	add	x16, x16, #0x108
  401c4c:	br	x17

0000000000401c50 <calloc@plt>:
  401c50:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c54:	ldr	x17, [x16, #272]
  401c58:	add	x16, x16, #0x110
  401c5c:	br	x17

0000000000401c60 <realloc@plt>:
  401c60:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c64:	ldr	x17, [x16, #280]
  401c68:	add	x16, x16, #0x118
  401c6c:	br	x17

0000000000401c70 <getpagesize@plt>:
  401c70:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c74:	ldr	x17, [x16, #288]
  401c78:	add	x16, x16, #0x120
  401c7c:	br	x17

0000000000401c80 <close@plt>:
  401c80:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c84:	ldr	x17, [x16, #296]
  401c88:	add	x16, x16, #0x128
  401c8c:	br	x17

0000000000401c90 <strrchr@plt>:
  401c90:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401c94:	ldr	x17, [x16, #304]
  401c98:	add	x16, x16, #0x130
  401c9c:	br	x17

0000000000401ca0 <__gmon_start__@plt>:
  401ca0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ca4:	ldr	x17, [x16, #312]
  401ca8:	add	x16, x16, #0x138
  401cac:	br	x17

0000000000401cb0 <write@plt>:
  401cb0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401cb4:	ldr	x17, [x16, #320]
  401cb8:	add	x16, x16, #0x140
  401cbc:	br	x17

0000000000401cc0 <strtoumax@plt>:
  401cc0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401cc4:	ldr	x17, [x16, #328]
  401cc8:	add	x16, x16, #0x148
  401ccc:	br	x17

0000000000401cd0 <abort@plt>:
  401cd0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401cd4:	ldr	x17, [x16, #336]
  401cd8:	add	x16, x16, #0x150
  401cdc:	br	x17

0000000000401ce0 <mbsinit@plt>:
  401ce0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ce4:	ldr	x17, [x16, #344]
  401ce8:	add	x16, x16, #0x158
  401cec:	br	x17

0000000000401cf0 <fread_unlocked@plt>:
  401cf0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401cf4:	ldr	x17, [x16, #352]
  401cf8:	add	x16, x16, #0x160
  401cfc:	br	x17

0000000000401d00 <memcmp@plt>:
  401d00:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d04:	ldr	x17, [x16, #360]
  401d08:	add	x16, x16, #0x168
  401d0c:	br	x17

0000000000401d10 <textdomain@plt>:
  401d10:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d14:	ldr	x17, [x16, #368]
  401d18:	add	x16, x16, #0x170
  401d1c:	br	x17

0000000000401d20 <getopt_long@plt>:
  401d20:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d24:	ldr	x17, [x16, #376]
  401d28:	add	x16, x16, #0x178
  401d2c:	br	x17

0000000000401d30 <strcmp@plt>:
  401d30:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d34:	ldr	x17, [x16, #384]
  401d38:	add	x16, x16, #0x180
  401d3c:	br	x17

0000000000401d40 <__ctype_b_loc@plt>:
  401d40:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d44:	ldr	x17, [x16, #392]
  401d48:	add	x16, x16, #0x188
  401d4c:	br	x17

0000000000401d50 <fseeko@plt>:
  401d50:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d54:	ldr	x17, [x16, #400]
  401d58:	add	x16, x16, #0x190
  401d5c:	br	x17

0000000000401d60 <free@plt>:
  401d60:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d64:	ldr	x17, [x16, #408]
  401d68:	add	x16, x16, #0x198
  401d6c:	br	x17

0000000000401d70 <sync@plt>:
  401d70:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d74:	ldr	x17, [x16, #416]
  401d78:	add	x16, x16, #0x1a0
  401d7c:	br	x17

0000000000401d80 <renameat2@plt>:
  401d80:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d84:	ldr	x17, [x16, #424]
  401d88:	add	x16, x16, #0x1a8
  401d8c:	br	x17

0000000000401d90 <__ctype_get_mb_cur_max@plt>:
  401d90:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401d94:	ldr	x17, [x16, #432]
  401d98:	add	x16, x16, #0x1b0
  401d9c:	br	x17

0000000000401da0 <getgid@plt>:
  401da0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401da4:	ldr	x17, [x16, #440]
  401da8:	add	x16, x16, #0x1b8
  401dac:	br	x17

0000000000401db0 <renameat@plt>:
  401db0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401db4:	ldr	x17, [x16, #448]
  401db8:	add	x16, x16, #0x1c0
  401dbc:	br	x17

0000000000401dc0 <strchr@plt>:
  401dc0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401dc4:	ldr	x17, [x16, #456]
  401dc8:	add	x16, x16, #0x1c8
  401dcc:	br	x17

0000000000401dd0 <fwrite@plt>:
  401dd0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401dd4:	ldr	x17, [x16, #464]
  401dd8:	add	x16, x16, #0x1d0
  401ddc:	br	x17

0000000000401de0 <fcntl@plt>:
  401de0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401de4:	ldr	x17, [x16, #472]
  401de8:	add	x16, x16, #0x1d8
  401dec:	br	x17

0000000000401df0 <fflush@plt>:
  401df0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401df4:	ldr	x17, [x16, #480]
  401df8:	add	x16, x16, #0x1e0
  401dfc:	br	x17

0000000000401e00 <strcpy@plt>:
  401e00:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e04:	ldr	x17, [x16, #488]
  401e08:	add	x16, x16, #0x1e8
  401e0c:	br	x17

0000000000401e10 <read@plt>:
  401e10:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e14:	ldr	x17, [x16, #496]
  401e18:	add	x16, x16, #0x1f0
  401e1c:	br	x17

0000000000401e20 <isatty@plt>:
  401e20:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e24:	ldr	x17, [x16, #504]
  401e28:	add	x16, x16, #0x1f8
  401e2c:	br	x17

0000000000401e30 <__fxstat@plt>:
  401e30:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e34:	ldr	x17, [x16, #512]
  401e38:	add	x16, x16, #0x200
  401e3c:	br	x17

0000000000401e40 <explicit_bzero@plt>:
  401e40:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e44:	ldr	x17, [x16, #520]
  401e48:	add	x16, x16, #0x208
  401e4c:	br	x17

0000000000401e50 <fputs_unlocked@plt>:
  401e50:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e54:	ldr	x17, [x16, #528]
  401e58:	add	x16, x16, #0x210
  401e5c:	br	x17

0000000000401e60 <__freading@plt>:
  401e60:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e64:	ldr	x17, [x16, #536]
  401e68:	add	x16, x16, #0x218
  401e6c:	br	x17

0000000000401e70 <ftruncate@plt>:
  401e70:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e74:	ldr	x17, [x16, #544]
  401e78:	add	x16, x16, #0x220
  401e7c:	br	x17

0000000000401e80 <iswprint@plt>:
  401e80:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e84:	ldr	x17, [x16, #552]
  401e88:	add	x16, x16, #0x228
  401e8c:	br	x17

0000000000401e90 <printf@plt>:
  401e90:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401e94:	ldr	x17, [x16, #560]
  401e98:	add	x16, x16, #0x230
  401e9c:	br	x17

0000000000401ea0 <__assert_fail@plt>:
  401ea0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ea4:	ldr	x17, [x16, #568]
  401ea8:	add	x16, x16, #0x238
  401eac:	br	x17

0000000000401eb0 <__errno_location@plt>:
  401eb0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401eb4:	ldr	x17, [x16, #576]
  401eb8:	add	x16, x16, #0x240
  401ebc:	br	x17

0000000000401ec0 <getenv@plt>:
  401ec0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ec4:	ldr	x17, [x16, #584]
  401ec8:	add	x16, x16, #0x248
  401ecc:	br	x17

0000000000401ed0 <unlink@plt>:
  401ed0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ed4:	ldr	x17, [x16, #592]
  401ed8:	add	x16, x16, #0x250
  401edc:	br	x17

0000000000401ee0 <gettext@plt>:
  401ee0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ee4:	ldr	x17, [x16, #600]
  401ee8:	add	x16, x16, #0x258
  401eec:	br	x17

0000000000401ef0 <fprintf@plt>:
  401ef0:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401ef4:	ldr	x17, [x16, #608]
  401ef8:	add	x16, x16, #0x260
  401efc:	br	x17

0000000000401f00 <ioctl@plt>:
  401f00:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401f04:	ldr	x17, [x16, #616]
  401f08:	add	x16, x16, #0x268
  401f0c:	br	x17

0000000000401f10 <setlocale@plt>:
  401f10:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401f14:	ldr	x17, [x16, #624]
  401f18:	add	x16, x16, #0x270
  401f1c:	br	x17

0000000000401f20 <__fxstatat@plt>:
  401f20:	adrp	x16, 424000 <__fxstatat@plt+0x220e0>
  401f24:	ldr	x17, [x16, #632]
  401f28:	add	x16, x16, #0x278
  401f2c:	br	x17

Disassembly of section .text:

0000000000401f30 <.text>:
  401f30:	mov	x29, #0x0                   	// #0
  401f34:	mov	x30, #0x0                   	// #0
  401f38:	mov	x5, x0
  401f3c:	ldr	x1, [sp]
  401f40:	add	x2, sp, #0x8
  401f44:	mov	x6, sp
  401f48:	movz	x0, #0x0, lsl #48
  401f4c:	movk	x0, #0x0, lsl #32
  401f50:	movk	x0, #0x40, lsl #16
  401f54:	movk	x0, #0x419c
  401f58:	movz	x3, #0x0, lsl #48
  401f5c:	movk	x3, #0x0, lsl #32
  401f60:	movk	x3, #0x40, lsl #16
  401f64:	movk	x3, #0xfc98
  401f68:	movz	x4, #0x0, lsl #48
  401f6c:	movk	x4, #0x0, lsl #32
  401f70:	movk	x4, #0x40, lsl #16
  401f74:	movk	x4, #0xfd18
  401f78:	bl	401c10 <__libc_start_main@plt>
  401f7c:	bl	401cd0 <abort@plt>
  401f80:	adrp	x0, 423000 <__fxstatat@plt+0x210e0>
  401f84:	ldr	x0, [x0, #4064]
  401f88:	cbz	x0, 401f90 <__fxstatat@plt+0x70>
  401f8c:	b	401ca0 <__gmon_start__@plt>
  401f90:	ret
  401f94:	stp	x29, x30, [sp, #-32]!
  401f98:	mov	x29, sp
  401f9c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  401fa0:	add	x0, x0, #0x300
  401fa4:	str	x0, [sp, #24]
  401fa8:	ldr	x0, [sp, #24]
  401fac:	str	x0, [sp, #24]
  401fb0:	ldr	x1, [sp, #24]
  401fb4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  401fb8:	add	x0, x0, #0x300
  401fbc:	cmp	x1, x0
  401fc0:	b.eq	401ffc <__fxstatat@plt+0xdc>  // b.none
  401fc4:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  401fc8:	add	x0, x0, #0xd78
  401fcc:	ldr	x0, [x0]
  401fd0:	str	x0, [sp, #16]
  401fd4:	ldr	x0, [sp, #16]
  401fd8:	str	x0, [sp, #16]
  401fdc:	ldr	x0, [sp, #16]
  401fe0:	cmp	x0, #0x0
  401fe4:	b.eq	402000 <__fxstatat@plt+0xe0>  // b.none
  401fe8:	ldr	x1, [sp, #16]
  401fec:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  401ff0:	add	x0, x0, #0x300
  401ff4:	blr	x1
  401ff8:	b	402000 <__fxstatat@plt+0xe0>
  401ffc:	nop
  402000:	ldp	x29, x30, [sp], #32
  402004:	ret
  402008:	stp	x29, x30, [sp, #-48]!
  40200c:	mov	x29, sp
  402010:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402014:	add	x0, x0, #0x300
  402018:	str	x0, [sp, #40]
  40201c:	ldr	x0, [sp, #40]
  402020:	str	x0, [sp, #40]
  402024:	ldr	x1, [sp, #40]
  402028:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40202c:	add	x0, x0, #0x300
  402030:	sub	x0, x1, x0
  402034:	asr	x0, x0, #3
  402038:	lsr	x1, x0, #63
  40203c:	add	x0, x1, x0
  402040:	asr	x0, x0, #1
  402044:	str	x0, [sp, #32]
  402048:	ldr	x0, [sp, #32]
  40204c:	cmp	x0, #0x0
  402050:	b.eq	402090 <__fxstatat@plt+0x170>  // b.none
  402054:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  402058:	add	x0, x0, #0xd80
  40205c:	ldr	x0, [x0]
  402060:	str	x0, [sp, #24]
  402064:	ldr	x0, [sp, #24]
  402068:	str	x0, [sp, #24]
  40206c:	ldr	x0, [sp, #24]
  402070:	cmp	x0, #0x0
  402074:	b.eq	402094 <__fxstatat@plt+0x174>  // b.none
  402078:	ldr	x2, [sp, #24]
  40207c:	ldr	x1, [sp, #32]
  402080:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402084:	add	x0, x0, #0x300
  402088:	blr	x2
  40208c:	b	402094 <__fxstatat@plt+0x174>
  402090:	nop
  402094:	ldp	x29, x30, [sp], #48
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-16]!
  4020a0:	mov	x29, sp
  4020a4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4020a8:	add	x0, x0, #0x330
  4020ac:	ldrb	w0, [x0]
  4020b0:	and	x0, x0, #0xff
  4020b4:	cmp	x0, #0x0
  4020b8:	b.ne	4020d4 <__fxstatat@plt+0x1b4>  // b.any
  4020bc:	bl	401f94 <__fxstatat@plt+0x74>
  4020c0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4020c4:	add	x0, x0, #0x330
  4020c8:	mov	w1, #0x1                   	// #1
  4020cc:	strb	w1, [x0]
  4020d0:	b	4020d8 <__fxstatat@plt+0x1b8>
  4020d4:	nop
  4020d8:	ldp	x29, x30, [sp], #16
  4020dc:	ret
  4020e0:	stp	x29, x30, [sp, #-16]!
  4020e4:	mov	x29, sp
  4020e8:	bl	402008 <__fxstatat@plt+0xe8>
  4020ec:	nop
  4020f0:	ldp	x29, x30, [sp], #16
  4020f4:	ret
  4020f8:	sub	sp, sp, #0x20
  4020fc:	str	x0, [sp, #8]
  402100:	str	x1, [sp]
  402104:	ldr	x0, [sp, #8]
  402108:	str	x0, [sp, #24]
  40210c:	ldr	x0, [sp]
  402110:	sub	x0, x0, #0x1
  402114:	ldr	x1, [sp, #24]
  402118:	add	x0, x1, x0
  40211c:	str	x0, [sp, #16]
  402120:	ldr	x0, [sp, #16]
  402124:	ldr	x1, [sp]
  402128:	udiv	x2, x0, x1
  40212c:	ldr	x1, [sp]
  402130:	mul	x1, x2, x1
  402134:	sub	x0, x0, x1
  402138:	neg	x0, x0
  40213c:	ldr	x1, [sp, #16]
  402140:	add	x0, x1, x0
  402144:	add	sp, sp, #0x20
  402148:	ret
  40214c:	stp	x29, x30, [sp, #-16]!
  402150:	mov	x29, sp
  402154:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  402158:	add	x0, x0, #0xe18
  40215c:	bl	401ee0 <gettext@plt>
  402160:	mov	x2, x0
  402164:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402168:	add	x0, x0, #0x320
  40216c:	ldr	x0, [x0]
  402170:	mov	x1, x0
  402174:	mov	x0, x2
  402178:	bl	401e50 <fputs_unlocked@plt>
  40217c:	nop
  402180:	ldp	x29, x30, [sp], #16
  402184:	ret
  402188:	stp	x29, x30, [sp, #-176]!
  40218c:	mov	x29, sp
  402190:	str	x0, [sp, #24]
  402194:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  402198:	add	x1, x0, #0xf78
  40219c:	add	x0, sp, #0x28
  4021a0:	ldp	x2, x3, [x1]
  4021a4:	stp	x2, x3, [x0]
  4021a8:	ldp	x2, x3, [x1, #16]
  4021ac:	stp	x2, x3, [x0, #16]
  4021b0:	ldp	x2, x3, [x1, #32]
  4021b4:	stp	x2, x3, [x0, #32]
  4021b8:	ldp	x2, x3, [x1, #48]
  4021bc:	stp	x2, x3, [x0, #48]
  4021c0:	ldp	x2, x3, [x1, #64]
  4021c4:	stp	x2, x3, [x0, #64]
  4021c8:	ldp	x2, x3, [x1, #80]
  4021cc:	stp	x2, x3, [x0, #80]
  4021d0:	ldp	x2, x3, [x1, #96]
  4021d4:	stp	x2, x3, [x0, #96]
  4021d8:	ldr	x0, [sp, #24]
  4021dc:	str	x0, [sp, #168]
  4021e0:	add	x0, sp, #0x28
  4021e4:	str	x0, [sp, #160]
  4021e8:	b	4021f8 <__fxstatat@plt+0x2d8>
  4021ec:	ldr	x0, [sp, #160]
  4021f0:	add	x0, x0, #0x10
  4021f4:	str	x0, [sp, #160]
  4021f8:	ldr	x0, [sp, #160]
  4021fc:	ldr	x0, [x0]
  402200:	cmp	x0, #0x0
  402204:	b.eq	402224 <__fxstatat@plt+0x304>  // b.none
  402208:	ldr	x0, [sp, #160]
  40220c:	ldr	x0, [x0]
  402210:	mov	x1, x0
  402214:	ldr	x0, [sp, #24]
  402218:	bl	401d30 <strcmp@plt>
  40221c:	cmp	w0, #0x0
  402220:	b.ne	4021ec <__fxstatat@plt+0x2cc>  // b.any
  402224:	ldr	x0, [sp, #160]
  402228:	ldr	x0, [x0, #8]
  40222c:	cmp	x0, #0x0
  402230:	b.eq	402240 <__fxstatat@plt+0x320>  // b.none
  402234:	ldr	x0, [sp, #160]
  402238:	ldr	x0, [x0, #8]
  40223c:	str	x0, [sp, #168]
  402240:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  402244:	add	x0, x0, #0xe68
  402248:	bl	401ee0 <gettext@plt>
  40224c:	mov	x3, x0
  402250:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  402254:	add	x2, x0, #0xe80
  402258:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  40225c:	add	x1, x0, #0xea8
  402260:	mov	x0, x3
  402264:	bl	401e90 <printf@plt>
  402268:	mov	x1, #0x0                   	// #0
  40226c:	mov	w0, #0x5                   	// #5
  402270:	bl	401f10 <setlocale@plt>
  402274:	str	x0, [sp, #152]
  402278:	ldr	x0, [sp, #152]
  40227c:	cmp	x0, #0x0
  402280:	b.eq	4022c8 <__fxstatat@plt+0x3a8>  // b.none
  402284:	mov	x2, #0x3                   	// #3
  402288:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  40228c:	add	x1, x0, #0xeb8
  402290:	ldr	x0, [sp, #152]
  402294:	bl	401bf0 <strncmp@plt>
  402298:	cmp	w0, #0x0
  40229c:	b.eq	4022c8 <__fxstatat@plt+0x3a8>  // b.none
  4022a0:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4022a4:	add	x0, x0, #0xec0
  4022a8:	bl	401ee0 <gettext@plt>
  4022ac:	mov	x2, x0
  4022b0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4022b4:	add	x0, x0, #0x320
  4022b8:	ldr	x0, [x0]
  4022bc:	mov	x1, x0
  4022c0:	mov	x0, x2
  4022c4:	bl	401e50 <fputs_unlocked@plt>
  4022c8:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4022cc:	add	x0, x0, #0xf08
  4022d0:	bl	401ee0 <gettext@plt>
  4022d4:	mov	x3, x0
  4022d8:	ldr	x2, [sp, #24]
  4022dc:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4022e0:	add	x1, x0, #0xe80
  4022e4:	mov	x0, x3
  4022e8:	bl	401e90 <printf@plt>
  4022ec:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4022f0:	add	x0, x0, #0xf28
  4022f4:	bl	401ee0 <gettext@plt>
  4022f8:	mov	x3, x0
  4022fc:	ldr	x1, [sp, #168]
  402300:	ldr	x0, [sp, #24]
  402304:	cmp	x1, x0
  402308:	b.ne	402318 <__fxstatat@plt+0x3f8>  // b.any
  40230c:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  402310:	add	x0, x0, #0xf60
  402314:	b	402320 <__fxstatat@plt+0x400>
  402318:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  40231c:	add	x0, x0, #0xf70
  402320:	mov	x2, x0
  402324:	ldr	x1, [sp, #168]
  402328:	mov	x0, x3
  40232c:	bl	401e90 <printf@plt>
  402330:	nop
  402334:	ldp	x29, x30, [sp], #176
  402338:	ret
  40233c:	stp	x29, x30, [sp, #-32]!
  402340:	mov	x29, sp
  402344:	str	x0, [sp, #24]
  402348:	str	x1, [sp, #16]
  40234c:	ldr	x0, [sp, #16]
  402350:	sub	x0, x0, #0x1
  402354:	mov	x1, x0
  402358:	ldr	x0, [sp, #24]
  40235c:	bl	4082f8 <__fxstatat@plt+0x63d8>
  402360:	ldp	x29, x30, [sp], #32
  402364:	ret
  402368:	stp	x29, x30, [sp, #-48]!
  40236c:	mov	x29, sp
  402370:	str	x19, [sp, #16]
  402374:	str	w0, [sp, #44]
  402378:	ldr	w0, [sp, #44]
  40237c:	cmp	w0, #0x0
  402380:	b.eq	4023bc <__fxstatat@plt+0x49c>  // b.none
  402384:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402388:	add	x0, x0, #0x308
  40238c:	ldr	x19, [x0]
  402390:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402394:	add	x0, x0, #0x1f8
  402398:	bl	401ee0 <gettext@plt>
  40239c:	mov	x1, x0
  4023a0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4023a4:	add	x0, x0, #0x350
  4023a8:	ldr	x0, [x0]
  4023ac:	mov	x2, x0
  4023b0:	mov	x0, x19
  4023b4:	bl	401ef0 <fprintf@plt>
  4023b8:	b	4025c0 <__fxstatat@plt+0x6a0>
  4023bc:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4023c0:	add	x0, x0, #0x220
  4023c4:	bl	401ee0 <gettext@plt>
  4023c8:	mov	x2, x0
  4023cc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4023d0:	add	x0, x0, #0x350
  4023d4:	ldr	x0, [x0]
  4023d8:	mov	x1, x0
  4023dc:	mov	x0, x2
  4023e0:	bl	401e90 <printf@plt>
  4023e4:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4023e8:	add	x0, x0, #0x240
  4023ec:	bl	401ee0 <gettext@plt>
  4023f0:	mov	x2, x0
  4023f4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4023f8:	add	x0, x0, #0x320
  4023fc:	ldr	x0, [x0]
  402400:	mov	x1, x0
  402404:	mov	x0, x2
  402408:	bl	401e50 <fputs_unlocked@plt>
  40240c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402410:	add	x0, x0, #0x2c8
  402414:	bl	401ee0 <gettext@plt>
  402418:	mov	x2, x0
  40241c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402420:	add	x0, x0, #0x320
  402424:	ldr	x0, [x0]
  402428:	mov	x1, x0
  40242c:	mov	x0, x2
  402430:	bl	401e50 <fputs_unlocked@plt>
  402434:	bl	40214c <__fxstatat@plt+0x22c>
  402438:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  40243c:	add	x0, x0, #0x2f0
  402440:	bl	401ee0 <gettext@plt>
  402444:	mov	w1, #0x3                   	// #3
  402448:	bl	401e90 <printf@plt>
  40244c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402450:	add	x0, x0, #0x3f8
  402454:	bl	401ee0 <gettext@plt>
  402458:	mov	x2, x0
  40245c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402460:	add	x0, x0, #0x320
  402464:	ldr	x0, [x0]
  402468:	mov	x1, x0
  40246c:	mov	x0, x2
  402470:	bl	401e50 <fputs_unlocked@plt>
  402474:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402478:	add	x0, x0, #0x568
  40247c:	bl	401ee0 <gettext@plt>
  402480:	mov	x2, x0
  402484:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402488:	add	x0, x0, #0x320
  40248c:	ldr	x0, [x0]
  402490:	mov	x1, x0
  402494:	mov	x0, x2
  402498:	bl	401e50 <fputs_unlocked@plt>
  40249c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4024a0:	add	x0, x0, #0x598
  4024a4:	bl	401ee0 <gettext@plt>
  4024a8:	mov	x2, x0
  4024ac:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4024b0:	add	x0, x0, #0x320
  4024b4:	ldr	x0, [x0]
  4024b8:	mov	x1, x0
  4024bc:	mov	x0, x2
  4024c0:	bl	401e50 <fputs_unlocked@plt>
  4024c4:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4024c8:	add	x0, x0, #0x5d0
  4024cc:	bl	401ee0 <gettext@plt>
  4024d0:	mov	x2, x0
  4024d4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4024d8:	add	x0, x0, #0x320
  4024dc:	ldr	x0, [x0]
  4024e0:	mov	x1, x0
  4024e4:	mov	x0, x2
  4024e8:	bl	401e50 <fputs_unlocked@plt>
  4024ec:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4024f0:	add	x0, x0, #0x7b0
  4024f4:	bl	401ee0 <gettext@plt>
  4024f8:	mov	x2, x0
  4024fc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402500:	add	x0, x0, #0x320
  402504:	ldr	x0, [x0]
  402508:	mov	x1, x0
  40250c:	mov	x0, x2
  402510:	bl	401e50 <fputs_unlocked@plt>
  402514:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402518:	add	x0, x0, #0x920
  40251c:	bl	401ee0 <gettext@plt>
  402520:	mov	x2, x0
  402524:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402528:	add	x0, x0, #0x320
  40252c:	ldr	x0, [x0]
  402530:	mov	x1, x0
  402534:	mov	x0, x2
  402538:	bl	401e50 <fputs_unlocked@plt>
  40253c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402540:	add	x0, x0, #0xa60
  402544:	bl	401ee0 <gettext@plt>
  402548:	mov	x2, x0
  40254c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402550:	add	x0, x0, #0x320
  402554:	ldr	x0, [x0]
  402558:	mov	x1, x0
  40255c:	mov	x0, x2
  402560:	bl	401e50 <fputs_unlocked@plt>
  402564:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402568:	add	x0, x0, #0xad0
  40256c:	bl	401ee0 <gettext@plt>
  402570:	mov	x2, x0
  402574:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  402578:	add	x0, x0, #0x320
  40257c:	ldr	x0, [x0]
  402580:	mov	x1, x0
  402584:	mov	x0, x2
  402588:	bl	401e50 <fputs_unlocked@plt>
  40258c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402590:	add	x0, x0, #0xca8
  402594:	bl	401ee0 <gettext@plt>
  402598:	mov	x2, x0
  40259c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4025a0:	add	x0, x0, #0x320
  4025a4:	ldr	x0, [x0]
  4025a8:	mov	x1, x0
  4025ac:	mov	x0, x2
  4025b0:	bl	401e50 <fputs_unlocked@plt>
  4025b4:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4025b8:	add	x0, x0, #0xd50
  4025bc:	bl	402188 <__fxstatat@plt+0x268>
  4025c0:	ldr	w0, [sp, #44]
  4025c4:	bl	401a80 <exit@plt>
  4025c8:	sub	sp, sp, #0x20
  4025cc:	str	w0, [sp, #12]
  4025d0:	ldr	w0, [sp, #12]
  4025d4:	cmp	w0, #0x0
  4025d8:	b.gt	4025e4 <__fxstatat@plt+0x6c4>
  4025dc:	mov	w0, #0x0                   	// #0
  4025e0:	b	402664 <__fxstatat@plt+0x744>
  4025e4:	ldr	w0, [sp, #12]
  4025e8:	and	w0, w0, #0xfff
  4025ec:	str	w0, [sp, #28]
  4025f0:	ldr	w0, [sp, #28]
  4025f4:	lsl	w0, w0, #12
  4025f8:	ldr	w1, [sp, #28]
  4025fc:	orr	w0, w1, w0
  402600:	str	w0, [sp, #28]
  402604:	ldr	w0, [sp, #28]
  402608:	lsr	w0, w0, #4
  40260c:	and	w0, w0, #0xff
  402610:	strb	w0, [sp, #24]
  402614:	ldr	w0, [sp, #28]
  402618:	lsr	w0, w0, #8
  40261c:	and	w0, w0, #0xff
  402620:	strb	w0, [sp, #25]
  402624:	ldr	w0, [sp, #28]
  402628:	and	w0, w0, #0xff
  40262c:	strb	w0, [sp, #26]
  402630:	ldrb	w1, [sp, #24]
  402634:	ldrb	w0, [sp, #25]
  402638:	cmp	w1, w0
  40263c:	b.ne	402650 <__fxstatat@plt+0x730>  // b.any
  402640:	ldrb	w1, [sp, #24]
  402644:	ldrb	w0, [sp, #26]
  402648:	cmp	w1, w0
  40264c:	b.eq	402658 <__fxstatat@plt+0x738>  // b.none
  402650:	mov	w0, #0x1                   	// #1
  402654:	b	40265c <__fxstatat@plt+0x73c>
  402658:	mov	w0, #0x0                   	// #0
  40265c:	and	w0, w0, #0x1
  402660:	and	w0, w0, #0xff
  402664:	add	sp, sp, #0x20
  402668:	ret
  40266c:	stp	x29, x30, [sp, #-64]!
  402670:	mov	x29, sp
  402674:	str	w0, [sp, #44]
  402678:	str	x1, [sp, #32]
  40267c:	str	x2, [sp, #24]
  402680:	ldr	w0, [sp, #44]
  402684:	and	w0, w0, #0xfff
  402688:	str	w0, [sp, #52]
  40268c:	ldr	w0, [sp, #52]
  402690:	lsl	w0, w0, #12
  402694:	ldr	w1, [sp, #52]
  402698:	orr	w0, w1, w0
  40269c:	str	w0, [sp, #52]
  4026a0:	ldr	w0, [sp, #52]
  4026a4:	lsr	w0, w0, #4
  4026a8:	and	w1, w0, #0xff
  4026ac:	ldr	x0, [sp, #32]
  4026b0:	strb	w1, [x0]
  4026b4:	ldr	w0, [sp, #52]
  4026b8:	lsr	w1, w0, #8
  4026bc:	ldr	x0, [sp, #32]
  4026c0:	add	x0, x0, #0x1
  4026c4:	and	w1, w1, #0xff
  4026c8:	strb	w1, [x0]
  4026cc:	ldr	x0, [sp, #32]
  4026d0:	add	x0, x0, #0x2
  4026d4:	ldr	w1, [sp, #52]
  4026d8:	and	w1, w1, #0xff
  4026dc:	strb	w1, [x0]
  4026e0:	mov	x0, #0x3                   	// #3
  4026e4:	str	x0, [sp, #56]
  4026e8:	b	402710 <__fxstatat@plt+0x7f0>
  4026ec:	ldr	x1, [sp, #32]
  4026f0:	ldr	x0, [sp, #56]
  4026f4:	add	x0, x1, x0
  4026f8:	ldr	x2, [sp, #56]
  4026fc:	ldr	x1, [sp, #32]
  402700:	bl	401a40 <memcpy@plt>
  402704:	ldr	x0, [sp, #56]
  402708:	lsl	x0, x0, #1
  40270c:	str	x0, [sp, #56]
  402710:	ldr	x0, [sp, #24]
  402714:	lsr	x0, x0, #1
  402718:	ldr	x1, [sp, #56]
  40271c:	cmp	x1, x0
  402720:	b.ls	4026ec <__fxstatat@plt+0x7cc>  // b.plast
  402724:	ldr	x1, [sp, #56]
  402728:	ldr	x0, [sp, #24]
  40272c:	cmp	x1, x0
  402730:	b.cs	40275c <__fxstatat@plt+0x83c>  // b.hs, b.nlast
  402734:	ldr	x1, [sp, #32]
  402738:	ldr	x0, [sp, #56]
  40273c:	add	x3, x1, x0
  402740:	ldr	x1, [sp, #24]
  402744:	ldr	x0, [sp, #56]
  402748:	sub	x0, x1, x0
  40274c:	mov	x2, x0
  402750:	ldr	x1, [sp, #32]
  402754:	mov	x0, x3
  402758:	bl	401a40 <memcpy@plt>
  40275c:	ldr	w0, [sp, #44]
  402760:	and	w0, w0, #0x1000
  402764:	cmp	w0, #0x0
  402768:	b.eq	4027b8 <__fxstatat@plt+0x898>  // b.none
  40276c:	str	xzr, [sp, #56]
  402770:	b	4027a8 <__fxstatat@plt+0x888>
  402774:	ldr	x1, [sp, #32]
  402778:	ldr	x0, [sp, #56]
  40277c:	add	x0, x1, x0
  402780:	ldrb	w1, [x0]
  402784:	ldr	x2, [sp, #32]
  402788:	ldr	x0, [sp, #56]
  40278c:	add	x0, x2, x0
  402790:	eor	w1, w1, #0xffffff80
  402794:	and	w1, w1, #0xff
  402798:	strb	w1, [x0]
  40279c:	ldr	x0, [sp, #56]
  4027a0:	add	x0, x0, #0x200
  4027a4:	str	x0, [sp, #56]
  4027a8:	ldr	x1, [sp, #56]
  4027ac:	ldr	x0, [sp, #24]
  4027b0:	cmp	x1, x0
  4027b4:	b.cc	402774 <__fxstatat@plt+0x854>  // b.lo, b.ul, b.last
  4027b8:	nop
  4027bc:	ldp	x29, x30, [sp], #64
  4027c0:	ret
  4027c4:	stp	x29, x30, [sp, #-32]!
  4027c8:	mov	x29, sp
  4027cc:	str	x0, [sp, #24]
  4027d0:	str	x1, [sp, #16]
  4027d4:	ldr	x0, [sp, #24]
  4027d8:	cmp	x0, #0x0
  4027dc:	b.eq	402828 <__fxstatat@plt+0x908>  // b.none
  4027e0:	ldr	x0, [sp, #24]
  4027e4:	ldrb	w0, [x0]
  4027e8:	mov	w1, w0
  4027ec:	ldr	x0, [sp, #24]
  4027f0:	add	x0, x0, #0x1
  4027f4:	ldrb	w0, [x0]
  4027f8:	mov	w2, w0
  4027fc:	ldr	x0, [sp, #24]
  402800:	add	x0, x0, #0x2
  402804:	ldrb	w0, [x0]
  402808:	mov	w4, w0
  40280c:	mov	w3, w2
  402810:	mov	w2, w1
  402814:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402818:	add	x1, x0, #0xd58
  40281c:	ldr	x0, [sp, #16]
  402820:	bl	401ac0 <sprintf@plt>
  402824:	b	40283c <__fxstatat@plt+0x91c>
  402828:	mov	x2, #0x7                   	// #7
  40282c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402830:	add	x1, x0, #0xd68
  402834:	ldr	x0, [sp, #16]
  402838:	bl	401a40 <memcpy@plt>
  40283c:	nop
  402840:	ldp	x29, x30, [sp], #32
  402844:	ret
  402848:	sub	sp, sp, #0x10
  40284c:	str	w0, [sp, #12]
  402850:	ldr	w0, [sp, #12]
  402854:	cmp	w0, #0x16
  402858:	b.eq	402874 <__fxstatat@plt+0x954>  // b.none
  40285c:	ldr	w0, [sp, #12]
  402860:	cmp	w0, #0x9
  402864:	b.eq	402874 <__fxstatat@plt+0x954>  // b.none
  402868:	ldr	w0, [sp, #12]
  40286c:	cmp	w0, #0x15
  402870:	b.ne	40287c <__fxstatat@plt+0x95c>  // b.any
  402874:	mov	w0, #0x1                   	// #1
  402878:	b	402880 <__fxstatat@plt+0x960>
  40287c:	mov	w0, #0x0                   	// #0
  402880:	and	w0, w0, #0x1
  402884:	and	w0, w0, #0xff
  402888:	add	sp, sp, #0x10
  40288c:	ret
  402890:	stp	x29, x30, [sp, #-48]!
  402894:	mov	x29, sp
  402898:	str	w0, [sp, #28]
  40289c:	str	x1, [sp, #16]
  4028a0:	ldr	w0, [sp, #28]
  4028a4:	bl	401aa0 <fdatasync@plt>
  4028a8:	cmp	w0, #0x0
  4028ac:	b.ne	4028b8 <__fxstatat@plt+0x998>  // b.any
  4028b0:	mov	w0, #0x0                   	// #0
  4028b4:	b	402998 <__fxstatat@plt+0xa78>
  4028b8:	bl	401eb0 <__errno_location@plt>
  4028bc:	ldr	w0, [x0]
  4028c0:	str	w0, [sp, #44]
  4028c4:	ldr	w0, [sp, #44]
  4028c8:	bl	402848 <__fxstatat@plt+0x928>
  4028cc:	and	w0, w0, #0xff
  4028d0:	eor	w0, w0, #0x1
  4028d4:	and	w0, w0, #0xff
  4028d8:	cmp	w0, #0x0
  4028dc:	b.eq	402918 <__fxstatat@plt+0x9f8>  // b.none
  4028e0:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4028e4:	add	x0, x0, #0xd70
  4028e8:	bl	401ee0 <gettext@plt>
  4028ec:	ldr	x3, [sp, #16]
  4028f0:	mov	x2, x0
  4028f4:	ldr	w1, [sp, #44]
  4028f8:	mov	w0, #0x0                   	// #0
  4028fc:	bl	401a90 <error@plt>
  402900:	bl	401eb0 <__errno_location@plt>
  402904:	mov	x1, x0
  402908:	ldr	w0, [sp, #44]
  40290c:	str	w0, [x1]
  402910:	mov	w0, #0xffffffff            	// #-1
  402914:	b	402998 <__fxstatat@plt+0xa78>
  402918:	ldr	w0, [sp, #28]
  40291c:	bl	401b60 <fsync@plt>
  402920:	cmp	w0, #0x0
  402924:	b.ne	402930 <__fxstatat@plt+0xa10>  // b.any
  402928:	mov	w0, #0x0                   	// #0
  40292c:	b	402998 <__fxstatat@plt+0xa78>
  402930:	bl	401eb0 <__errno_location@plt>
  402934:	ldr	w0, [x0]
  402938:	str	w0, [sp, #44]
  40293c:	ldr	w0, [sp, #44]
  402940:	bl	402848 <__fxstatat@plt+0x928>
  402944:	and	w0, w0, #0xff
  402948:	eor	w0, w0, #0x1
  40294c:	and	w0, w0, #0xff
  402950:	cmp	w0, #0x0
  402954:	b.eq	402990 <__fxstatat@plt+0xa70>  // b.none
  402958:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  40295c:	add	x0, x0, #0xd88
  402960:	bl	401ee0 <gettext@plt>
  402964:	ldr	x3, [sp, #16]
  402968:	mov	x2, x0
  40296c:	ldr	w1, [sp, #44]
  402970:	mov	w0, #0x0                   	// #0
  402974:	bl	401a90 <error@plt>
  402978:	bl	401eb0 <__errno_location@plt>
  40297c:	mov	x1, x0
  402980:	ldr	w0, [sp, #44]
  402984:	str	w0, [x1]
  402988:	mov	w0, #0xffffffff            	// #-1
  40298c:	b	402998 <__fxstatat@plt+0xa78>
  402990:	bl	401d70 <sync@plt>
  402994:	mov	w0, #0x0                   	// #0
  402998:	ldp	x29, x30, [sp], #48
  40299c:	ret
  4029a0:	stp	x29, x30, [sp, #-48]!
  4029a4:	mov	x29, sp
  4029a8:	str	w0, [sp, #28]
  4029ac:	strb	w1, [sp, #27]
  4029b0:	mov	w1, #0x3                   	// #3
  4029b4:	ldr	w0, [sp, #28]
  4029b8:	bl	40b3fc <__fxstatat@plt+0x94dc>
  4029bc:	str	w0, [sp, #44]
  4029c0:	ldr	w0, [sp, #44]
  4029c4:	cmp	w0, #0x0
  4029c8:	b.le	402a10 <__fxstatat@plt+0xaf0>
  4029cc:	ldrb	w0, [sp, #27]
  4029d0:	cmp	w0, #0x0
  4029d4:	b.eq	4029e4 <__fxstatat@plt+0xac4>  // b.none
  4029d8:	ldr	w0, [sp, #44]
  4029dc:	orr	w0, w0, #0x10000
  4029e0:	b	4029ec <__fxstatat@plt+0xacc>
  4029e4:	ldr	w0, [sp, #44]
  4029e8:	and	w0, w0, #0xfffeffff
  4029ec:	str	w0, [sp, #40]
  4029f0:	ldr	w1, [sp, #40]
  4029f4:	ldr	w0, [sp, #44]
  4029f8:	cmp	w1, w0
  4029fc:	b.eq	402a10 <__fxstatat@plt+0xaf0>  // b.none
  402a00:	ldr	w2, [sp, #40]
  402a04:	mov	w1, #0x4                   	// #4
  402a08:	ldr	w0, [sp, #28]
  402a0c:	bl	40b3fc <__fxstatat@plt+0x94dc>
  402a10:	nop
  402a14:	ldp	x29, x30, [sp], #48
  402a18:	ret
  402a1c:	stp	x29, x30, [sp, #-48]!
  402a20:	mov	x29, sp
  402a24:	str	w0, [sp, #28]
  402a28:	str	x1, [sp, #16]
  402a2c:	ldr	x0, [sp, #16]
  402a30:	ldr	w0, [x0, #16]
  402a34:	and	w0, w0, #0xf000
  402a38:	cmp	w0, #0x2, lsl #12
  402a3c:	b.ne	402a78 <__fxstatat@plt+0xb58>  // b.any
  402a40:	mov	w0, #0x6                   	// #6
  402a44:	strh	w0, [sp, #32]
  402a48:	mov	w0, #0x1                   	// #1
  402a4c:	str	w0, [sp, #36]
  402a50:	add	x0, sp, #0x20
  402a54:	mov	x2, x0
  402a58:	mov	x1, #0x6d01                	// #27905
  402a5c:	movk	x1, #0x4008, lsl #16
  402a60:	ldr	w0, [sp, #28]
  402a64:	bl	401f00 <ioctl@plt>
  402a68:	cmp	w0, #0x0
  402a6c:	b.ne	402a78 <__fxstatat@plt+0xb58>  // b.any
  402a70:	mov	w0, #0x1                   	// #1
  402a74:	b	402ab8 <__fxstatat@plt+0xb98>
  402a78:	mov	w2, #0x0                   	// #0
  402a7c:	mov	x1, #0x0                   	// #0
  402a80:	ldr	w0, [sp, #28]
  402a84:	bl	401b00 <lseek@plt>
  402a88:	str	x0, [sp, #40]
  402a8c:	ldr	x0, [sp, #40]
  402a90:	cmp	x0, #0x0
  402a94:	b.le	402aa8 <__fxstatat@plt+0xb88>
  402a98:	bl	401eb0 <__errno_location@plt>
  402a9c:	mov	x1, x0
  402aa0:	mov	w0, #0x16                  	// #22
  402aa4:	str	w0, [x1]
  402aa8:	ldr	x0, [sp, #40]
  402aac:	cmp	x0, #0x0
  402ab0:	cset	w0, eq  // eq = none
  402ab4:	and	w0, w0, #0xff
  402ab8:	ldp	x29, x30, [sp], #48
  402abc:	ret
  402ac0:	sub	sp, sp, #0x10
  402ac4:	str	x0, [sp, #8]
  402ac8:	ldr	x0, [sp, #8]
  402acc:	mvn	x0, x0
  402ad0:	lsr	x0, x0, #63
  402ad4:	and	w0, w0, #0xff
  402ad8:	add	sp, sp, #0x10
  402adc:	ret
  402ae0:	sub	sp, sp, #0x8f0
  402ae4:	stp	x29, x30, [sp, #16]
  402ae8:	add	x29, sp, #0x10
  402aec:	str	x19, [sp, #32]
  402af0:	str	w0, [sp, #108]
  402af4:	str	x1, [sp, #96]
  402af8:	str	x2, [sp, #88]
  402afc:	str	x3, [sp, #80]
  402b00:	str	w4, [sp, #104]
  402b04:	str	x5, [sp, #72]
  402b08:	str	x6, [sp, #64]
  402b0c:	str	x7, [sp, #56]
  402b10:	ldr	x0, [sp, #80]
  402b14:	ldr	x0, [x0]
  402b18:	str	x0, [sp, #2280]
  402b1c:	str	xzr, [sp, #2256]
  402b20:	bl	401c70 <getpagesize@plt>
  402b24:	sxtw	x0, w0
  402b28:	str	x0, [sp, #2192]
  402b2c:	ldr	w0, [sp, #104]
  402b30:	bl	4025c8 <__fxstatat@plt+0x6a8>
  402b34:	and	w0, w0, #0xff
  402b38:	cmp	w0, #0x0
  402b3c:	b.eq	402b48 <__fxstatat@plt+0xc28>  // b.none
  402b40:	mov	x0, #0xf000                	// #61440
  402b44:	b	402b4c <__fxstatat@plt+0xc2c>
  402b48:	mov	x0, #0x10000               	// #65536
  402b4c:	str	x0, [sp, #2184]
  402b50:	ldr	x0, [sp, #2184]
  402b54:	add	x1, x0, #0x2
  402b58:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402b5c:	movk	x0, #0xaaab
  402b60:	umulh	x0, x1, x0
  402b64:	lsr	x1, x0, #1
  402b68:	mov	x0, x1
  402b6c:	lsl	x0, x0, #1
  402b70:	add	x1, x0, x1
  402b74:	ldr	x0, [sp, #2192]
  402b78:	add	x0, x1, x0
  402b7c:	sub	x0, x0, #0x1
  402b80:	bl	40a944 <__fxstatat@plt+0x8a24>
  402b84:	str	x0, [sp, #2176]
  402b88:	ldr	x1, [sp, #2192]
  402b8c:	ldr	x0, [sp, #2176]
  402b90:	bl	4020f8 <__fxstatat@plt+0x1d8>
  402b94:	str	x0, [sp, #2168]
  402b98:	strb	wzr, [sp, #2231]
  402b9c:	strb	wzr, [sp, #2230]
  402ba0:	ldr	x0, [sp, #2280]
  402ba4:	cmp	x0, #0x0
  402ba8:	b.le	402bc4 <__fxstatat@plt+0xca4>
  402bac:	ldr	x0, [sp, #2280]
  402bb0:	ldr	x1, [sp, #2184]
  402bb4:	cmp	x1, x0
  402bb8:	b.ls	402bc4 <__fxstatat@plt+0xca4>  // b.plast
  402bbc:	mov	w0, #0x1                   	// #1
  402bc0:	b	402bc8 <__fxstatat@plt+0xca8>
  402bc4:	mov	w0, #0x0                   	// #0
  402bc8:	strb	w0, [sp, #2215]
  402bcc:	ldrb	w0, [sp, #2215]
  402bd0:	and	w0, w0, #0x1
  402bd4:	strb	w0, [sp, #2215]
  402bd8:	ldrb	w0, [sp, #2215]
  402bdc:	eor	w0, w0, #0x1
  402be0:	and	w0, w0, #0xff
  402be4:	cmp	w0, #0x0
  402be8:	b.eq	402bf8 <__fxstatat@plt+0xcd8>  // b.none
  402bec:	mov	w1, #0x1                   	// #1
  402bf0:	ldr	w0, [sp, #108]
  402bf4:	bl	4029a0 <__fxstatat@plt+0xa80>
  402bf8:	ldr	x1, [sp, #96]
  402bfc:	ldr	w0, [sp, #108]
  402c00:	bl	402a1c <__fxstatat@plt+0xafc>
  402c04:	and	w0, w0, #0xff
  402c08:	eor	w0, w0, #0x1
  402c0c:	and	w0, w0, #0xff
  402c10:	cmp	w0, #0x0
  402c14:	b.eq	402c4c <__fxstatat@plt+0xd2c>  // b.none
  402c18:	bl	401eb0 <__errno_location@plt>
  402c1c:	ldr	w19, [x0]
  402c20:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402c24:	add	x0, x0, #0xda0
  402c28:	bl	401ee0 <gettext@plt>
  402c2c:	ldr	x3, [sp, #88]
  402c30:	mov	x2, x0
  402c34:	mov	w1, w19
  402c38:	mov	w0, #0x0                   	// #0
  402c3c:	bl	401a90 <error@plt>
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	strb	w0, [sp, #2230]
  402c48:	b	403328 <__fxstatat@plt+0x1408>
  402c4c:	ldr	w0, [sp, #104]
  402c50:	cmp	w0, #0x0
  402c54:	b.lt	402cf0 <__fxstatat@plt+0xdd0>  // b.tstop
  402c58:	ldr	x0, [sp, #2280]
  402c5c:	bl	402ac0 <__fxstatat@plt+0xba0>
  402c60:	and	w0, w0, #0xff
  402c64:	cmp	w0, #0x0
  402c68:	b.eq	402c9c <__fxstatat@plt+0xd7c>  // b.none
  402c6c:	ldr	x0, [sp, #2184]
  402c70:	add	x1, x0, #0x2
  402c74:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402c78:	movk	x0, #0xaaab
  402c7c:	umulh	x0, x1, x0
  402c80:	lsr	x1, x0, #1
  402c84:	mov	x0, x1
  402c88:	lsl	x0, x0, #1
  402c8c:	add	x1, x0, x1
  402c90:	ldr	x0, [sp, #2280]
  402c94:	cmp	x1, x0
  402c98:	b.hi	402cc4 <__fxstatat@plt+0xda4>  // b.pmore
  402c9c:	ldr	x0, [sp, #2184]
  402ca0:	add	x1, x0, #0x2
  402ca4:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402ca8:	movk	x0, #0xaaab
  402cac:	umulh	x0, x1, x0
  402cb0:	lsr	x1, x0, #1
  402cb4:	mov	x0, x1
  402cb8:	lsl	x0, x0, #1
  402cbc:	add	x0, x0, x1
  402cc0:	b	402cc8 <__fxstatat@plt+0xda8>
  402cc4:	ldr	x0, [sp, #2280]
  402cc8:	str	x0, [sp, #2248]
  402ccc:	ldr	x2, [sp, #2248]
  402cd0:	ldr	x1, [sp, #2168]
  402cd4:	ldr	w0, [sp, #104]
  402cd8:	bl	40266c <__fxstatat@plt+0x74c>
  402cdc:	add	x0, sp, #0x840
  402ce0:	mov	x1, x0
  402ce4:	ldr	x0, [sp, #2168]
  402ce8:	bl	4027c4 <__fxstatat@plt+0x8a4>
  402cec:	b	402d00 <__fxstatat@plt+0xde0>
  402cf0:	add	x0, sp, #0x840
  402cf4:	mov	x1, x0
  402cf8:	mov	x0, #0x0                   	// #0
  402cfc:	bl	4027c4 <__fxstatat@plt+0x8a4>
  402d00:	ldr	x0, [sp, #56]
  402d04:	cmp	x0, #0x0
  402d08:	b.eq	402d5c <__fxstatat@plt+0xe3c>  // b.none
  402d0c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402d10:	add	x0, x0, #0xdb8
  402d14:	bl	401ee0 <gettext@plt>
  402d18:	mov	x1, x0
  402d1c:	add	x0, sp, #0x840
  402d20:	mov	x6, x0
  402d24:	ldr	x5, [sp, #56]
  402d28:	ldr	x4, [sp, #64]
  402d2c:	ldr	x3, [sp, #88]
  402d30:	mov	x2, x1
  402d34:	mov	w1, #0x0                   	// #0
  402d38:	mov	w0, #0x0                   	// #0
  402d3c:	bl	401a90 <error@plt>
  402d40:	mov	x0, #0x0                   	// #0
  402d44:	bl	401ba0 <time@plt>
  402d48:	add	x0, x0, #0x5
  402d4c:	str	x0, [sp, #2264]
  402d50:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  402d54:	add	x0, x0, #0xf70
  402d58:	str	x0, [sp, #2216]
  402d5c:	str	xzr, [sp, #2272]
  402d60:	ldr	x0, [sp, #2184]
  402d64:	str	x0, [sp, #2248]
  402d68:	ldr	x0, [sp, #2280]
  402d6c:	bl	402ac0 <__fxstatat@plt+0xba0>
  402d70:	and	w0, w0, #0xff
  402d74:	cmp	w0, #0x0
  402d78:	b.eq	402dc4 <__fxstatat@plt+0xea4>  // b.none
  402d7c:	ldr	x1, [sp, #2280]
  402d80:	ldr	x0, [sp, #2272]
  402d84:	sub	x0, x1, x0
  402d88:	mov	x1, x0
  402d8c:	ldr	x0, [sp, #2184]
  402d90:	cmp	x0, x1
  402d94:	b.ls	402dc4 <__fxstatat@plt+0xea4>  // b.plast
  402d98:	ldr	x1, [sp, #2280]
  402d9c:	ldr	x0, [sp, #2272]
  402da0:	cmp	x1, x0
  402da4:	b.lt	4032dc <__fxstatat@plt+0x13bc>  // b.tstop
  402da8:	ldr	x1, [sp, #2280]
  402dac:	ldr	x0, [sp, #2272]
  402db0:	sub	x0, x1, x0
  402db4:	str	x0, [sp, #2248]
  402db8:	ldr	x0, [sp, #2248]
  402dbc:	cmp	x0, #0x0
  402dc0:	b.eq	4032e4 <__fxstatat@plt+0x13c4>  // b.none
  402dc4:	ldr	w0, [sp, #104]
  402dc8:	cmp	w0, #0x0
  402dcc:	b.ge	402de0 <__fxstatat@plt+0xec0>  // b.tcont
  402dd0:	ldr	x2, [sp, #2248]
  402dd4:	ldr	x1, [sp, #2168]
  402dd8:	ldr	x0, [sp, #72]
  402ddc:	bl	408bd0 <__fxstatat@plt+0x6cb0>
  402de0:	str	xzr, [sp, #2240]
  402de4:	b	402ffc <__fxstatat@plt+0x10dc>
  402de8:	ldr	x1, [sp, #2168]
  402dec:	ldr	x0, [sp, #2240]
  402df0:	add	x3, x1, x0
  402df4:	ldr	x1, [sp, #2248]
  402df8:	ldr	x0, [sp, #2240]
  402dfc:	sub	x0, x1, x0
  402e00:	mov	x2, x0
  402e04:	mov	x1, x3
  402e08:	ldr	w0, [sp, #108]
  402e0c:	bl	401cb0 <write@plt>
  402e10:	str	x0, [sp, #2232]
  402e14:	ldr	x0, [sp, #2232]
  402e18:	cmp	x0, #0x0
  402e1c:	b.le	402e38 <__fxstatat@plt+0xf18>
  402e20:	ldr	x1, [sp, #2248]
  402e24:	ldr	x0, [sp, #2240]
  402e28:	sub	x1, x1, x0
  402e2c:	ldr	x0, [sp, #2232]
  402e30:	cmp	x1, x0
  402e34:	b	402fec <__fxstatat@plt+0x10cc>
  402e38:	ldr	x0, [sp, #2280]
  402e3c:	bl	402ac0 <__fxstatat@plt+0xba0>
  402e40:	and	w0, w0, #0xff
  402e44:	eor	w0, w0, #0x1
  402e48:	and	w0, w0, #0xff
  402e4c:	cmp	w0, #0x0
  402e50:	b.eq	402eac <__fxstatat@plt+0xf8c>  // b.none
  402e54:	ldr	x0, [sp, #2232]
  402e58:	cmp	x0, #0x0
  402e5c:	b.eq	402e70 <__fxstatat@plt+0xf50>  // b.none
  402e60:	bl	401eb0 <__errno_location@plt>
  402e64:	ldr	w0, [x0]
  402e68:	cmp	w0, #0x1c
  402e6c:	b.ne	402eac <__fxstatat@plt+0xf8c>  // b.any
  402e70:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  402e74:	ldr	x0, [sp, #2272]
  402e78:	sub	x0, x1, x0
  402e7c:	mov	x1, x0
  402e80:	ldr	x0, [sp, #2240]
  402e84:	cmp	x0, x1
  402e88:	b.hi	403010 <__fxstatat@plt+0x10f0>  // b.pmore
  402e8c:	ldr	x1, [sp, #2272]
  402e90:	ldr	x0, [sp, #2240]
  402e94:	add	x0, x1, x0
  402e98:	str	x0, [sp, #2280]
  402e9c:	ldr	x0, [sp, #80]
  402ea0:	ldr	x1, [sp, #2280]
  402ea4:	str	x1, [x0]
  402ea8:	b	403010 <__fxstatat@plt+0x10f0>
  402eac:	bl	401eb0 <__errno_location@plt>
  402eb0:	ldr	w0, [x0]
  402eb4:	str	w0, [sp, #2164]
  402eb8:	ldrb	w0, [sp, #2215]
  402ebc:	eor	w0, w0, #0x1
  402ec0:	and	w0, w0, #0xff
  402ec4:	cmp	w0, #0x0
  402ec8:	b.eq	402ef8 <__fxstatat@plt+0xfd8>  // b.none
  402ecc:	bl	401eb0 <__errno_location@plt>
  402ed0:	ldr	w0, [x0]
  402ed4:	cmp	w0, #0x16
  402ed8:	b.ne	402ef8 <__fxstatat@plt+0xfd8>  // b.any
  402edc:	mov	w1, #0x0                   	// #0
  402ee0:	ldr	w0, [sp, #108]
  402ee4:	bl	4029a0 <__fxstatat@plt+0xa80>
  402ee8:	str	xzr, [sp, #2232]
  402eec:	mov	w0, #0x1                   	// #1
  402ef0:	strb	w0, [sp, #2215]
  402ef4:	b	402fec <__fxstatat@plt+0x10cc>
  402ef8:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402efc:	add	x0, x0, #0xdd8
  402f00:	bl	401ee0 <gettext@plt>
  402f04:	mov	x19, x0
  402f08:	ldr	x1, [sp, #2272]
  402f0c:	ldr	x0, [sp, #2240]
  402f10:	add	x0, x1, x0
  402f14:	add	x1, sp, #0x598
  402f18:	bl	405e6c <__fxstatat@plt+0x3f4c>
  402f1c:	mov	x4, x0
  402f20:	ldr	x3, [sp, #88]
  402f24:	mov	x2, x19
  402f28:	ldr	w1, [sp, #2164]
  402f2c:	mov	w0, #0x0                   	// #0
  402f30:	bl	401a90 <error@plt>
  402f34:	ldr	w0, [sp, #2164]
  402f38:	cmp	w0, #0x5
  402f3c:	b.ne	402fe0 <__fxstatat@plt+0x10c0>  // b.any
  402f40:	ldr	x0, [sp, #2280]
  402f44:	bl	402ac0 <__fxstatat@plt+0xba0>
  402f48:	and	w0, w0, #0xff
  402f4c:	cmp	w0, #0x0
  402f50:	b.eq	402fe0 <__fxstatat@plt+0x10c0>  // b.none
  402f54:	ldr	x0, [sp, #2240]
  402f58:	orr	x0, x0, #0x1ff
  402f5c:	ldr	x1, [sp, #2248]
  402f60:	cmp	x1, x0
  402f64:	b.ls	402fe0 <__fxstatat@plt+0x10c0>  // b.plast
  402f68:	ldr	x0, [sp, #2240]
  402f6c:	orr	x0, x0, #0x1ff
  402f70:	add	x0, x0, #0x1
  402f74:	str	x0, [sp, #2152]
  402f78:	ldr	x1, [sp, #2272]
  402f7c:	ldr	x0, [sp, #2152]
  402f80:	add	x0, x1, x0
  402f84:	mov	w2, #0x0                   	// #0
  402f88:	mov	x1, x0
  402f8c:	ldr	w0, [sp, #108]
  402f90:	bl	401b00 <lseek@plt>
  402f94:	cmn	x0, #0x1
  402f98:	b.eq	402fb8 <__fxstatat@plt+0x1098>  // b.none
  402f9c:	ldr	x1, [sp, #2152]
  402fa0:	ldr	x0, [sp, #2240]
  402fa4:	sub	x0, x1, x0
  402fa8:	str	x0, [sp, #2232]
  402fac:	mov	w0, #0x1                   	// #1
  402fb0:	strb	w0, [sp, #2231]
  402fb4:	b	402fec <__fxstatat@plt+0x10cc>
  402fb8:	bl	401eb0 <__errno_location@plt>
  402fbc:	ldr	w19, [x0]
  402fc0:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  402fc4:	add	x0, x0, #0xdf8
  402fc8:	bl	401ee0 <gettext@plt>
  402fcc:	ldr	x3, [sp, #88]
  402fd0:	mov	x2, x0
  402fd4:	mov	w1, w19
  402fd8:	mov	w0, #0x0                   	// #0
  402fdc:	bl	401a90 <error@plt>
  402fe0:	mov	w0, #0x1                   	// #1
  402fe4:	strb	w0, [sp, #2230]
  402fe8:	b	403328 <__fxstatat@plt+0x1408>
  402fec:	ldr	x0, [sp, #2232]
  402ff0:	ldr	x1, [sp, #2240]
  402ff4:	add	x0, x1, x0
  402ff8:	str	x0, [sp, #2240]
  402ffc:	ldr	x1, [sp, #2240]
  403000:	ldr	x0, [sp, #2248]
  403004:	cmp	x1, x0
  403008:	b.cc	402de8 <__fxstatat@plt+0xec8>  // b.lo, b.ul, b.last
  40300c:	b	403014 <__fxstatat@plt+0x10f4>
  403010:	nop
  403014:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  403018:	ldr	x0, [sp, #2272]
  40301c:	sub	x0, x1, x0
  403020:	mov	x1, x0
  403024:	ldr	x0, [sp, #2240]
  403028:	cmp	x0, x1
  40302c:	b.ls	40305c <__fxstatat@plt+0x113c>  // b.plast
  403030:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  403034:	add	x0, x0, #0xe10
  403038:	bl	401ee0 <gettext@plt>
  40303c:	ldr	x3, [sp, #88]
  403040:	mov	x2, x0
  403044:	mov	w1, #0x0                   	// #0
  403048:	mov	w0, #0x0                   	// #0
  40304c:	bl	401a90 <error@plt>
  403050:	mov	w0, #0x1                   	// #1
  403054:	strb	w0, [sp, #2230]
  403058:	b	403328 <__fxstatat@plt+0x1408>
  40305c:	ldr	x1, [sp, #2272]
  403060:	ldr	x0, [sp, #2240]
  403064:	add	x0, x1, x0
  403068:	str	x0, [sp, #2272]
  40306c:	ldr	x1, [sp, #2272]
  403070:	ldr	x0, [sp, #2280]
  403074:	cmp	x1, x0
  403078:	cset	w0, eq  // eq = none
  40307c:	strb	w0, [sp, #2151]
  403080:	ldr	x0, [sp, #56]
  403084:	cmp	x0, #0x0
  403088:	b.eq	402d60 <__fxstatat@plt+0xe40>  // b.none
  40308c:	ldrb	w0, [sp, #2151]
  403090:	cmp	w0, #0x0
  403094:	b.eq	4030a8 <__fxstatat@plt+0x1188>  // b.none
  403098:	ldr	x0, [sp, #2216]
  40309c:	ldrb	w0, [x0]
  4030a0:	cmp	w0, #0x0
  4030a4:	b.ne	4030c4 <__fxstatat@plt+0x11a4>  // b.any
  4030a8:	mov	x0, #0x0                   	// #0
  4030ac:	bl	401ba0 <time@plt>
  4030b0:	str	x0, [sp, #2256]
  4030b4:	ldr	x1, [sp, #2256]
  4030b8:	ldr	x0, [sp, #2264]
  4030bc:	cmp	x1, x0
  4030c0:	b.lt	402d60 <__fxstatat@plt+0xe40>  // b.tstop
  4030c4:	mov	w0, #0x1b0                 	// #432
  4030c8:	str	w0, [sp, #2144]
  4030cc:	ldr	x5, [sp, #2272]
  4030d0:	ldr	w0, [sp, #2144]
  4030d4:	orr	w1, w0, #0x2
  4030d8:	add	x0, sp, #0x78
  4030dc:	mov	x4, #0x1                   	// #1
  4030e0:	mov	x3, #0x1                   	// #1
  4030e4:	mov	w2, w1
  4030e8:	mov	x1, x0
  4030ec:	mov	x0, x5
  4030f0:	bl	405204 <__fxstatat@plt+0x32e4>
  4030f4:	str	x0, [sp, #2200]
  4030f8:	ldrb	w0, [sp, #2151]
  4030fc:	cmp	w0, #0x0
  403100:	b.ne	403118 <__fxstatat@plt+0x11f8>  // b.any
  403104:	ldr	x1, [sp, #2200]
  403108:	ldr	x0, [sp, #2216]
  40310c:	bl	401d30 <strcmp@plt>
  403110:	cmp	w0, #0x0
  403114:	b.eq	402d60 <__fxstatat@plt+0xe40>  // b.none
  403118:	ldr	x0, [sp, #2280]
  40311c:	bl	402ac0 <__fxstatat@plt+0xba0>
  403120:	and	w0, w0, #0xff
  403124:	eor	w0, w0, #0x1
  403128:	and	w0, w0, #0xff
  40312c:	cmp	w0, #0x0
  403130:	b.eq	403170 <__fxstatat@plt+0x1250>  // b.none
  403134:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  403138:	add	x0, x0, #0xe28
  40313c:	bl	401ee0 <gettext@plt>
  403140:	mov	x1, x0
  403144:	add	x0, sp, #0x840
  403148:	ldr	x7, [sp, #2200]
  40314c:	mov	x6, x0
  403150:	ldr	x5, [sp, #56]
  403154:	ldr	x4, [sp, #64]
  403158:	ldr	x3, [sp, #88]
  40315c:	mov	x2, x1
  403160:	mov	w1, #0x0                   	// #0
  403164:	mov	w0, #0x0                   	// #0
  403168:	bl	401a90 <error@plt>
  40316c:	b	403280 <__fxstatat@plt+0x1360>
  403170:	ldr	x0, [sp, #2272]
  403174:	str	x0, [sp, #2136]
  403178:	ldr	x0, [sp, #2280]
  40317c:	cmp	x0, #0x0
  403180:	b.eq	403204 <__fxstatat@plt+0x12e4>  // b.none
  403184:	ldr	x1, [sp, #2136]
  403188:	mov	x0, #0x8f5c                	// #36700
  40318c:	movk	x0, #0xf5c2, lsl #16
  403190:	movk	x0, #0x5c28, lsl #32
  403194:	movk	x0, #0x28f, lsl #48
  403198:	cmp	x1, x0
  40319c:	b.hi	4031cc <__fxstatat@plt+0x12ac>  // b.pmore
  4031a0:	ldr	x1, [sp, #2136]
  4031a4:	mov	x0, x1
  4031a8:	lsl	x0, x0, #1
  4031ac:	add	x0, x0, x1
  4031b0:	lsl	x0, x0, #3
  4031b4:	add	x0, x0, x1
  4031b8:	lsl	x0, x0, #2
  4031bc:	mov	x1, x0
  4031c0:	ldr	x0, [sp, #2280]
  4031c4:	udiv	x0, x1, x0
  4031c8:	b	403208 <__fxstatat@plt+0x12e8>
  4031cc:	ldr	x0, [sp, #2280]
  4031d0:	mov	x1, #0xd70b                	// #55051
  4031d4:	movk	x1, #0x70a3, lsl #16
  4031d8:	movk	x1, #0xa3d, lsl #32
  4031dc:	movk	x1, #0xa3d7, lsl #48
  4031e0:	smulh	x1, x0, x1
  4031e4:	add	x1, x1, x0
  4031e8:	asr	x1, x1, #6
  4031ec:	asr	x0, x0, #63
  4031f0:	sub	x0, x1, x0
  4031f4:	mov	x1, x0
  4031f8:	ldr	x0, [sp, #2136]
  4031fc:	udiv	x0, x0, x1
  403200:	b	403208 <__fxstatat@plt+0x12e8>
  403204:	mov	w0, #0x64                  	// #100
  403208:	str	w0, [sp, #2132]
  40320c:	ldr	x0, [sp, #2280]
  403210:	add	x1, sp, #0x308
  403214:	mov	x4, #0x1                   	// #1
  403218:	mov	x3, #0x1                   	// #1
  40321c:	ldr	w2, [sp, #2144]
  403220:	bl	405204 <__fxstatat@plt+0x32e4>
  403224:	str	x0, [sp, #2120]
  403228:	ldrb	w0, [sp, #2151]
  40322c:	cmp	w0, #0x0
  403230:	b.eq	40323c <__fxstatat@plt+0x131c>  // b.none
  403234:	ldr	x0, [sp, #2120]
  403238:	str	x0, [sp, #2200]
  40323c:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  403240:	add	x0, x0, #0xe48
  403244:	bl	401ee0 <gettext@plt>
  403248:	mov	x2, x0
  40324c:	add	x1, sp, #0x840
  403250:	ldr	w0, [sp, #2132]
  403254:	str	w0, [sp, #8]
  403258:	ldr	x0, [sp, #2120]
  40325c:	str	x0, [sp]
  403260:	ldr	x7, [sp, #2200]
  403264:	mov	x6, x1
  403268:	ldr	x5, [sp, #56]
  40326c:	ldr	x4, [sp, #64]
  403270:	ldr	x3, [sp, #88]
  403274:	mov	w1, #0x0                   	// #0
  403278:	mov	w0, #0x0                   	// #0
  40327c:	bl	401a90 <error@plt>
  403280:	add	x0, sp, #0x5b0
  403284:	ldr	x1, [sp, #2200]
  403288:	bl	401e00 <strcpy@plt>
  40328c:	add	x0, sp, #0x5b0
  403290:	str	x0, [sp, #2216]
  403294:	ldr	x0, [sp, #2256]
  403298:	add	x0, x0, #0x5
  40329c:	str	x0, [sp, #2264]
  4032a0:	ldr	x1, [sp, #88]
  4032a4:	ldr	w0, [sp, #108]
  4032a8:	bl	402890 <__fxstatat@plt+0x970>
  4032ac:	cmp	w0, #0x0
  4032b0:	b.eq	402d60 <__fxstatat@plt+0xe40>  // b.none
  4032b4:	bl	401eb0 <__errno_location@plt>
  4032b8:	ldr	w0, [x0]
  4032bc:	cmp	w0, #0x5
  4032c0:	b.eq	4032d0 <__fxstatat@plt+0x13b0>  // b.none
  4032c4:	mov	w0, #0x1                   	// #1
  4032c8:	strb	w0, [sp, #2230]
  4032cc:	b	403328 <__fxstatat@plt+0x1408>
  4032d0:	mov	w0, #0x1                   	// #1
  4032d4:	strb	w0, [sp, #2231]
  4032d8:	b	402d60 <__fxstatat@plt+0xe40>
  4032dc:	nop
  4032e0:	b	4032e8 <__fxstatat@plt+0x13c8>
  4032e4:	nop
  4032e8:	ldr	x1, [sp, #88]
  4032ec:	ldr	w0, [sp, #108]
  4032f0:	bl	402890 <__fxstatat@plt+0x970>
  4032f4:	cmp	w0, #0x0
  4032f8:	b.eq	403324 <__fxstatat@plt+0x1404>  // b.none
  4032fc:	bl	401eb0 <__errno_location@plt>
  403300:	ldr	w0, [x0]
  403304:	cmp	w0, #0x5
  403308:	b.eq	403318 <__fxstatat@plt+0x13f8>  // b.none
  40330c:	mov	w0, #0x1                   	// #1
  403310:	strb	w0, [sp, #2230]
  403314:	b	403328 <__fxstatat@plt+0x1408>
  403318:	mov	w0, #0x1                   	// #1
  40331c:	strb	w0, [sp, #2231]
  403320:	b	403328 <__fxstatat@plt+0x1408>
  403324:	nop
  403328:	ldr	x0, [sp, #2176]
  40332c:	bl	401d60 <free@plt>
  403330:	ldrb	w0, [sp, #2230]
  403334:	cmp	w0, #0x0
  403338:	b.eq	403344 <__fxstatat@plt+0x1424>  // b.none
  40333c:	mov	w0, #0xffffffff            	// #-1
  403340:	b	403348 <__fxstatat@plt+0x1428>
  403344:	ldrb	w0, [sp, #2231]
  403348:	ldr	x19, [sp, #32]
  40334c:	ldp	x29, x30, [sp, #16]
  403350:	add	sp, sp, #0x8f0
  403354:	ret
  403358:	stp	x29, x30, [sp, #-112]!
  40335c:	mov	x29, sp
  403360:	str	x0, [sp, #40]
  403364:	str	x1, [sp, #32]
  403368:	str	x2, [sp, #24]
  40336c:	ldr	x0, [sp, #32]
  403370:	cmp	x0, #0x0
  403374:	b.eq	40368c <__fxstatat@plt+0x176c>  // b.none
  403378:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  40337c:	add	x0, x0, #0xe70
  403380:	str	x0, [sp, #96]
  403384:	str	xzr, [sp, #104]
  403388:	ldr	x0, [sp, #40]
  40338c:	str	x0, [sp, #88]
  403390:	ldr	x0, [sp, #32]
  403394:	str	x0, [sp, #80]
  403398:	ldr	x0, [sp, #96]
  40339c:	add	x1, x0, #0x4
  4033a0:	str	x1, [sp, #96]
  4033a4:	ldr	w0, [x0]
  4033a8:	str	w0, [sp, #60]
  4033ac:	ldr	w0, [sp, #60]
  4033b0:	cmp	w0, #0x0
  4033b4:	b.ne	4033c8 <__fxstatat@plt+0x14a8>  // b.any
  4033b8:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4033bc:	add	x0, x0, #0xe70
  4033c0:	str	x0, [sp, #96]
  4033c4:	b	403398 <__fxstatat@plt+0x1478>
  4033c8:	ldr	w0, [sp, #60]
  4033cc:	cmp	w0, #0x0
  4033d0:	b.ge	403428 <__fxstatat@plt+0x1508>  // b.tcont
  4033d4:	ldr	w0, [sp, #60]
  4033d8:	neg	w0, w0
  4033dc:	str	w0, [sp, #60]
  4033e0:	ldrsw	x0, [sp, #60]
  4033e4:	ldr	x1, [sp, #80]
  4033e8:	cmp	x1, x0
  4033ec:	b.hi	403404 <__fxstatat@plt+0x14e4>  // b.pmore
  4033f0:	ldr	x1, [sp, #104]
  4033f4:	ldr	x0, [sp, #80]
  4033f8:	add	x0, x1, x0
  4033fc:	str	x0, [sp, #104]
  403400:	b	403540 <__fxstatat@plt+0x1620>
  403404:	ldrsw	x0, [sp, #60]
  403408:	ldr	x1, [sp, #104]
  40340c:	add	x0, x1, x0
  403410:	str	x0, [sp, #104]
  403414:	ldrsw	x0, [sp, #60]
  403418:	ldr	x1, [sp, #80]
  40341c:	sub	x0, x1, x0
  403420:	str	x0, [sp, #80]
  403424:	b	403398 <__fxstatat@plt+0x1478>
  403428:	ldrsw	x0, [sp, #60]
  40342c:	ldr	x1, [sp, #80]
  403430:	cmp	x1, x0
  403434:	b.cc	40348c <__fxstatat@plt+0x156c>  // b.lo, b.ul, b.last
  403438:	ldrsw	x0, [sp, #60]
  40343c:	lsl	x0, x0, #2
  403440:	mov	x2, x0
  403444:	ldr	x1, [sp, #96]
  403448:	ldr	x0, [sp, #88]
  40344c:	bl	401a40 <memcpy@plt>
  403450:	ldrsw	x0, [sp, #60]
  403454:	lsl	x0, x0, #2
  403458:	ldr	x1, [sp, #96]
  40345c:	add	x0, x1, x0
  403460:	str	x0, [sp, #96]
  403464:	ldrsw	x0, [sp, #60]
  403468:	lsl	x0, x0, #2
  40346c:	ldr	x1, [sp, #88]
  403470:	add	x0, x1, x0
  403474:	str	x0, [sp, #88]
  403478:	ldrsw	x0, [sp, #60]
  40347c:	ldr	x1, [sp, #80]
  403480:	sub	x0, x1, x0
  403484:	str	x0, [sp, #80]
  403488:	b	403398 <__fxstatat@plt+0x1478>
  40348c:	ldr	x0, [sp, #80]
  403490:	cmp	x0, #0x1
  403494:	b.ls	4034b4 <__fxstatat@plt+0x1594>  // b.plast
  403498:	ldr	x1, [sp, #80]
  40349c:	mov	x0, x1
  4034a0:	lsl	x0, x0, #1
  4034a4:	add	x1, x0, x1
  4034a8:	ldrsw	x0, [sp, #60]
  4034ac:	cmp	x1, x0
  4034b0:	b.cs	4034c8 <__fxstatat@plt+0x15a8>  // b.hs, b.nlast
  4034b4:	ldr	x1, [sp, #104]
  4034b8:	ldr	x0, [sp, #80]
  4034bc:	add	x0, x1, x0
  4034c0:	str	x0, [sp, #104]
  4034c4:	b	403540 <__fxstatat@plt+0x1620>
  4034c8:	ldrsw	x0, [sp, #60]
  4034cc:	ldr	x1, [sp, #80]
  4034d0:	cmp	x1, x0
  4034d4:	b.eq	4034f8 <__fxstatat@plt+0x15d8>  // b.none
  4034d8:	ldrsw	x0, [sp, #60]
  4034dc:	mov	x1, x0
  4034e0:	ldr	x0, [sp, #24]
  4034e4:	bl	40233c <__fxstatat@plt+0x41c>
  4034e8:	mov	x1, x0
  4034ec:	ldr	x0, [sp, #80]
  4034f0:	cmp	x0, x1
  4034f4:	b.ls	40351c <__fxstatat@plt+0x15fc>  // b.plast
  4034f8:	ldr	x0, [sp, #88]
  4034fc:	add	x1, x0, #0x4
  403500:	str	x1, [sp, #88]
  403504:	ldr	x1, [sp, #96]
  403508:	ldr	w1, [x1]
  40350c:	str	w1, [x0]
  403510:	ldr	x0, [sp, #80]
  403514:	sub	x0, x0, #0x1
  403518:	str	x0, [sp, #80]
  40351c:	ldr	x0, [sp, #96]
  403520:	add	x0, x0, #0x4
  403524:	str	x0, [sp, #96]
  403528:	ldr	w0, [sp, #60]
  40352c:	sub	w0, w0, #0x1
  403530:	str	w0, [sp, #60]
  403534:	ldr	x0, [sp, #80]
  403538:	cmp	x0, #0x0
  40353c:	b.ne	4034c8 <__fxstatat@plt+0x15a8>  // b.any
  403540:	ldr	x1, [sp, #32]
  403544:	ldr	x0, [sp, #104]
  403548:	sub	x0, x1, x0
  40354c:	str	x0, [sp, #64]
  403550:	ldr	x0, [sp, #104]
  403554:	sub	x0, x0, #0x1
  403558:	str	x0, [sp, #104]
  40355c:	ldr	x0, [sp, #104]
  403560:	str	x0, [sp, #72]
  403564:	str	xzr, [sp, #80]
  403568:	b	403678 <__fxstatat@plt+0x1758>
  40356c:	ldr	x1, [sp, #72]
  403570:	ldr	x0, [sp, #104]
  403574:	cmp	x1, x0
  403578:	b.hi	4035dc <__fxstatat@plt+0x16bc>  // b.pmore
  40357c:	ldr	x1, [sp, #32]
  403580:	ldr	x0, [sp, #72]
  403584:	add	x0, x1, x0
  403588:	sub	x0, x0, #0x1
  40358c:	str	x0, [sp, #72]
  403590:	ldr	x0, [sp, #80]
  403594:	lsl	x0, x0, #2
  403598:	ldr	x1, [sp, #40]
  40359c:	add	x1, x1, x0
  4035a0:	ldr	x0, [sp, #64]
  4035a4:	add	x2, x0, #0x1
  4035a8:	str	x2, [sp, #64]
  4035ac:	lsl	x0, x0, #2
  4035b0:	ldr	x2, [sp, #40]
  4035b4:	add	x0, x2, x0
  4035b8:	ldr	w1, [x1]
  4035bc:	str	w1, [x0]
  4035c0:	ldr	x0, [sp, #80]
  4035c4:	lsl	x0, x0, #2
  4035c8:	ldr	x1, [sp, #40]
  4035cc:	add	x0, x1, x0
  4035d0:	mov	w1, #0xffffffff            	// #-1
  4035d4:	str	w1, [x0]
  4035d8:	b	40365c <__fxstatat@plt+0x173c>
  4035dc:	ldr	x1, [sp, #64]
  4035e0:	ldr	x0, [sp, #80]
  4035e4:	sub	x0, x1, x0
  4035e8:	mov	x1, x0
  4035ec:	ldr	x0, [sp, #24]
  4035f0:	bl	40233c <__fxstatat@plt+0x41c>
  4035f4:	mov	x1, x0
  4035f8:	ldr	x0, [sp, #80]
  4035fc:	add	x0, x0, x1
  403600:	str	x0, [sp, #48]
  403604:	ldr	x0, [sp, #80]
  403608:	lsl	x0, x0, #2
  40360c:	ldr	x1, [sp, #40]
  403610:	add	x0, x1, x0
  403614:	ldr	w0, [x0]
  403618:	str	w0, [sp, #60]
  40361c:	ldr	x0, [sp, #48]
  403620:	lsl	x0, x0, #2
  403624:	ldr	x1, [sp, #40]
  403628:	add	x1, x1, x0
  40362c:	ldr	x0, [sp, #80]
  403630:	lsl	x0, x0, #2
  403634:	ldr	x2, [sp, #40]
  403638:	add	x0, x2, x0
  40363c:	ldr	w1, [x1]
  403640:	str	w1, [x0]
  403644:	ldr	x0, [sp, #48]
  403648:	lsl	x0, x0, #2
  40364c:	ldr	x1, [sp, #40]
  403650:	add	x0, x1, x0
  403654:	ldr	w1, [sp, #60]
  403658:	str	w1, [x0]
  40365c:	ldr	x1, [sp, #72]
  403660:	ldr	x0, [sp, #104]
  403664:	sub	x0, x1, x0
  403668:	str	x0, [sp, #72]
  40366c:	ldr	x0, [sp, #80]
  403670:	add	x0, x0, #0x1
  403674:	str	x0, [sp, #80]
  403678:	ldr	x1, [sp, #80]
  40367c:	ldr	x0, [sp, #32]
  403680:	cmp	x1, x0
  403684:	b.cc	40356c <__fxstatat@plt+0x164c>  // b.lo, b.ul, b.last
  403688:	b	403690 <__fxstatat@plt+0x1770>
  40368c:	nop
  403690:	ldp	x29, x30, [sp], #112
  403694:	ret
  403698:	stp	x29, x30, [sp, #-288]!
  40369c:	mov	x29, sp
  4036a0:	str	x19, [sp, #16]
  4036a4:	str	w0, [sp, #60]
  4036a8:	str	x1, [sp, #48]
  4036ac:	str	x2, [sp, #40]
  4036b0:	str	x3, [sp, #32]
  4036b4:	str	xzr, [sp, #264]
  4036b8:	mov	w0, #0x1                   	// #1
  4036bc:	strb	w0, [sp, #255]
  4036c0:	str	xzr, [sp, #256]
  4036c4:	ldr	x0, [sp, #32]
  4036c8:	ldrb	w0, [x0, #28]
  4036cc:	cmp	w0, #0x0
  4036d0:	b.eq	4036f0 <__fxstatat@plt+0x17d0>  // b.none
  4036d4:	ldr	x0, [sp, #32]
  4036d8:	ldr	x1, [x0, #8]
  4036dc:	ldr	x0, [sp, #32]
  4036e0:	ldrb	w0, [x0, #30]
  4036e4:	and	x0, x0, #0xff
  4036e8:	add	x0, x1, x0
  4036ec:	str	x0, [sp, #256]
  4036f0:	add	x0, sp, #0x48
  4036f4:	mov	x1, x0
  4036f8:	ldr	w0, [sp, #60]
  4036fc:	bl	40fd30 <__fxstatat@plt+0xde10>
  403700:	cmp	w0, #0x0
  403704:	b.eq	403738 <__fxstatat@plt+0x1818>  // b.none
  403708:	bl	401eb0 <__errno_location@plt>
  40370c:	ldr	w19, [x0]
  403710:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  403714:	add	x0, x0, #0xf50
  403718:	bl	401ee0 <gettext@plt>
  40371c:	ldr	x3, [sp, #48]
  403720:	mov	x2, x0
  403724:	mov	w1, w19
  403728:	mov	w0, #0x0                   	// #0
  40372c:	bl	401a90 <error@plt>
  403730:	mov	w0, #0x0                   	// #0
  403734:	b	403b64 <__fxstatat@plt+0x1c44>
  403738:	ldr	w0, [sp, #88]
  40373c:	and	w0, w0, #0xf000
  403740:	cmp	w0, #0x2, lsl #12
  403744:	b.ne	403758 <__fxstatat@plt+0x1838>  // b.any
  403748:	ldr	w0, [sp, #60]
  40374c:	bl	401e20 <isatty@plt>
  403750:	cmp	w0, #0x0
  403754:	b.ne	403778 <__fxstatat@plt+0x1858>  // b.any
  403758:	ldr	w0, [sp, #88]
  40375c:	and	w0, w0, #0xf000
  403760:	cmp	w0, #0x1, lsl #12
  403764:	b.eq	403778 <__fxstatat@plt+0x1858>  // b.none
  403768:	ldr	w0, [sp, #88]
  40376c:	and	w0, w0, #0xf000
  403770:	cmp	w0, #0xc, lsl #12
  403774:	b.ne	4037a0 <__fxstatat@plt+0x1880>  // b.any
  403778:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  40377c:	add	x0, x0, #0xf68
  403780:	bl	401ee0 <gettext@plt>
  403784:	ldr	x3, [sp, #48]
  403788:	mov	x2, x0
  40378c:	mov	w1, #0x0                   	// #0
  403790:	mov	w0, #0x0                   	// #0
  403794:	bl	401a90 <error@plt>
  403798:	mov	w0, #0x0                   	// #0
  40379c:	b	403b64 <__fxstatat@plt+0x1c44>
  4037a0:	ldr	w0, [sp, #88]
  4037a4:	and	w0, w0, #0xf000
  4037a8:	cmp	w0, #0x8, lsl #12
  4037ac:	b.ne	4037e4 <__fxstatat@plt+0x18c4>  // b.any
  4037b0:	ldr	x0, [sp, #120]
  4037b4:	cmp	x0, #0x0
  4037b8:	b.ge	4037e4 <__fxstatat@plt+0x18c4>  // b.tcont
  4037bc:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4037c0:	add	x0, x0, #0xf80
  4037c4:	bl	401ee0 <gettext@plt>
  4037c8:	ldr	x3, [sp, #48]
  4037cc:	mov	x2, x0
  4037d0:	mov	w1, #0x0                   	// #0
  4037d4:	mov	w0, #0x0                   	// #0
  4037d8:	bl	401a90 <error@plt>
  4037dc:	mov	w0, #0x0                   	// #0
  4037e0:	b	403b64 <__fxstatat@plt+0x1c44>
  4037e4:	ldr	x0, [sp, #32]
  4037e8:	ldr	x0, [x0, #8]
  4037ec:	mov	x1, #0x4                   	// #4
  4037f0:	bl	40a710 <__fxstatat@plt+0x87f0>
  4037f4:	str	x0, [sp, #232]
  4037f8:	ldr	x0, [sp, #32]
  4037fc:	ldr	x0, [x0, #16]
  403800:	str	x0, [sp, #272]
  403804:	ldr	x0, [sp, #272]
  403808:	cmn	x0, #0x1
  40380c:	b.ne	40395c <__fxstatat@plt+0x1a3c>  // b.any
  403810:	ldr	w0, [sp, #88]
  403814:	and	w0, w0, #0xf000
  403818:	cmp	w0, #0x8, lsl #12
  40381c:	b.ne	403930 <__fxstatat@plt+0x1a10>  // b.any
  403820:	ldr	x0, [sp, #120]
  403824:	str	x0, [sp, #272]
  403828:	ldr	x0, [sp, #32]
  40382c:	ldrb	w0, [x0, #29]
  403830:	eor	w0, w0, #0x1
  403834:	and	w0, w0, #0xff
  403838:	cmp	w0, #0x0
  40383c:	b.eq	4039b4 <__fxstatat@plt+0x1a94>  // b.none
  403840:	ldr	w0, [sp, #128]
  403844:	cmp	w0, #0x0
  403848:	b.le	403864 <__fxstatat@plt+0x1944>
  40384c:	ldr	w0, [sp, #128]
  403850:	cmp	w0, #0x0
  403854:	b.lt	403864 <__fxstatat@plt+0x1944>  // b.tstop
  403858:	ldr	w0, [sp, #128]
  40385c:	sxtw	x0, w0
  403860:	b	403868 <__fxstatat@plt+0x1948>
  403864:	mov	x0, #0x200                 	// #512
  403868:	ldr	x1, [sp, #272]
  40386c:	sdiv	x2, x1, x0
  403870:	mul	x0, x2, x0
  403874:	sub	x0, x1, x0
  403878:	str	x0, [sp, #224]
  40387c:	ldr	x0, [sp, #272]
  403880:	cmp	x0, #0x0
  403884:	b.eq	4038c4 <__fxstatat@plt+0x19a4>  // b.none
  403888:	ldr	w0, [sp, #128]
  40388c:	cmp	w0, #0x0
  403890:	b.le	4038ac <__fxstatat@plt+0x198c>
  403894:	ldr	w0, [sp, #128]
  403898:	cmp	w0, #0x0
  40389c:	b.lt	4038ac <__fxstatat@plt+0x198c>  // b.tstop
  4038a0:	ldr	w0, [sp, #128]
  4038a4:	sxtw	x0, w0
  4038a8:	b	4038b0 <__fxstatat@plt+0x1990>
  4038ac:	mov	x0, #0x200                 	// #512
  4038b0:	ldr	x1, [sp, #272]
  4038b4:	cmp	x0, x1
  4038b8:	b.le	4038c4 <__fxstatat@plt+0x19a4>
  4038bc:	ldr	x0, [sp, #272]
  4038c0:	str	x0, [sp, #264]
  4038c4:	ldr	x0, [sp, #224]
  4038c8:	cmp	x0, #0x0
  4038cc:	b.eq	4039b4 <__fxstatat@plt+0x1a94>  // b.none
  4038d0:	ldr	w0, [sp, #128]
  4038d4:	cmp	w0, #0x0
  4038d8:	b.le	4038f4 <__fxstatat@plt+0x19d4>
  4038dc:	ldr	w0, [sp, #128]
  4038e0:	cmp	w0, #0x0
  4038e4:	b.lt	4038f4 <__fxstatat@plt+0x19d4>  // b.tstop
  4038e8:	ldr	w0, [sp, #128]
  4038ec:	sxtw	x0, w0
  4038f0:	b	4038f8 <__fxstatat@plt+0x19d8>
  4038f4:	mov	x0, #0x200                 	// #512
  4038f8:	ldr	x1, [sp, #224]
  4038fc:	sub	x0, x0, x1
  403900:	str	x0, [sp, #216]
  403904:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  403908:	ldr	x0, [sp, #272]
  40390c:	sub	x0, x1, x0
  403910:	ldr	x2, [sp, #216]
  403914:	ldr	x1, [sp, #216]
  403918:	cmp	x2, x0
  40391c:	csel	x0, x1, x0, le
  403920:	ldr	x1, [sp, #272]
  403924:	add	x0, x1, x0
  403928:	str	x0, [sp, #272]
  40392c:	b	4039b4 <__fxstatat@plt+0x1a94>
  403930:	mov	w2, #0x2                   	// #2
  403934:	mov	x1, #0x0                   	// #0
  403938:	ldr	w0, [sp, #60]
  40393c:	bl	401b00 <lseek@plt>
  403940:	str	x0, [sp, #272]
  403944:	ldr	x0, [sp, #272]
  403948:	cmp	x0, #0x0
  40394c:	b.gt	4039b4 <__fxstatat@plt+0x1a94>
  403950:	mov	x0, #0xffffffffffffffff    	// #-1
  403954:	str	x0, [sp, #272]
  403958:	b	4039b4 <__fxstatat@plt+0x1a94>
  40395c:	ldr	w0, [sp, #88]
  403960:	and	w0, w0, #0xf000
  403964:	cmp	w0, #0x8, lsl #12
  403968:	b.ne	4039b4 <__fxstatat@plt+0x1a94>  // b.any
  40396c:	ldr	x2, [sp, #120]
  403970:	ldr	w0, [sp, #128]
  403974:	cmp	w0, #0x0
  403978:	b.le	403994 <__fxstatat@plt+0x1a74>
  40397c:	ldr	w0, [sp, #128]
  403980:	cmp	w0, #0x0
  403984:	b.lt	403994 <__fxstatat@plt+0x1a74>  // b.tstop
  403988:	ldr	w0, [sp, #128]
  40398c:	sxtw	x0, w0
  403990:	b	403998 <__fxstatat@plt+0x1a78>
  403994:	mov	x0, #0x200                 	// #512
  403998:	ldr	x1, [sp, #272]
  40399c:	cmp	x0, x1
  4039a0:	csel	x0, x0, x1, le
  4039a4:	cmp	x2, x0
  4039a8:	b.ge	4039b4 <__fxstatat@plt+0x1a94>  // b.tcont
  4039ac:	ldr	x0, [sp, #120]
  4039b0:	str	x0, [sp, #264]
  4039b4:	ldr	x0, [sp, #32]
  4039b8:	ldr	x0, [x0, #8]
  4039bc:	ldr	x2, [sp, #40]
  4039c0:	mov	x1, x0
  4039c4:	ldr	x0, [sp, #232]
  4039c8:	bl	403358 <__fxstatat@plt+0x1438>
  4039cc:	ldr	x0, [sp, #40]
  4039d0:	bl	4082c8 <__fxstatat@plt+0x63a8>
  4039d4:	str	x0, [sp, #208]
  4039d8:	ldr	x0, [sp, #256]
  4039dc:	str	x0, [sp, #240]
  4039e0:	ldr	x0, [sp, #264]
  4039e4:	cmp	x0, #0x0
  4039e8:	b.eq	403a00 <__fxstatat@plt+0x1ae0>  // b.none
  4039ec:	ldr	x0, [sp, #264]
  4039f0:	str	x0, [sp, #64]
  4039f4:	str	xzr, [sp, #264]
  4039f8:	str	xzr, [sp, #240]
  4039fc:	b	403a30 <__fxstatat@plt+0x1b10>
  403a00:	ldr	x0, [sp, #272]
  403a04:	cmp	x0, #0x0
  403a08:	b.eq	403a1c <__fxstatat@plt+0x1afc>  // b.none
  403a0c:	ldr	x0, [sp, #272]
  403a10:	str	x0, [sp, #64]
  403a14:	str	xzr, [sp, #272]
  403a18:	b	403a30 <__fxstatat@plt+0x1b10>
  403a1c:	ldr	x0, [sp, #32]
  403a20:	ldr	w0, [x0, #24]
  403a24:	cmp	w0, #0x0
  403a28:	b.ne	403af8 <__fxstatat@plt+0x1bd8>  // b.any
  403a2c:	b	403b54 <__fxstatat@plt+0x1c34>
  403a30:	str	xzr, [sp, #280]
  403a34:	b	403ad0 <__fxstatat@plt+0x1bb0>
  403a38:	str	wzr, [sp, #204]
  403a3c:	ldr	x0, [sp, #32]
  403a40:	ldr	x0, [x0, #8]
  403a44:	ldr	x1, [sp, #280]
  403a48:	cmp	x1, x0
  403a4c:	b.cs	403a68 <__fxstatat@plt+0x1b48>  // b.hs, b.nlast
  403a50:	ldr	x0, [sp, #280]
  403a54:	lsl	x0, x0, #2
  403a58:	ldr	x1, [sp, #232]
  403a5c:	add	x0, x1, x0
  403a60:	ldr	w0, [x0]
  403a64:	b	403a6c <__fxstatat@plt+0x1b4c>
  403a68:	mov	w0, #0x0                   	// #0
  403a6c:	str	w0, [sp, #200]
  403a70:	ldr	x0, [sp, #280]
  403a74:	add	x2, x0, #0x1
  403a78:	add	x1, sp, #0x40
  403a7c:	add	x0, sp, #0x48
  403a80:	ldr	x7, [sp, #240]
  403a84:	mov	x6, x2
  403a88:	ldr	x5, [sp, #208]
  403a8c:	ldr	w4, [sp, #200]
  403a90:	mov	x3, x1
  403a94:	ldr	x2, [sp, #48]
  403a98:	mov	x1, x0
  403a9c:	ldr	w0, [sp, #60]
  403aa0:	bl	402ae0 <__fxstatat@plt+0xbc0>
  403aa4:	str	w0, [sp, #204]
  403aa8:	ldr	w0, [sp, #204]
  403aac:	cmp	w0, #0x0
  403ab0:	b.eq	403ac4 <__fxstatat@plt+0x1ba4>  // b.none
  403ab4:	strb	wzr, [sp, #255]
  403ab8:	ldr	w0, [sp, #204]
  403abc:	cmp	w0, #0x0
  403ac0:	b.lt	403b4c <__fxstatat@plt+0x1c2c>  // b.tstop
  403ac4:	ldr	x0, [sp, #280]
  403ac8:	add	x0, x0, #0x1
  403acc:	str	x0, [sp, #280]
  403ad0:	ldr	x0, [sp, #32]
  403ad4:	ldr	x1, [x0, #8]
  403ad8:	ldr	x0, [sp, #32]
  403adc:	ldrb	w0, [x0, #30]
  403ae0:	and	x0, x0, #0xff
  403ae4:	add	x0, x1, x0
  403ae8:	ldr	x1, [sp, #280]
  403aec:	cmp	x1, x0
  403af0:	b.cc	403a38 <__fxstatat@plt+0x1b18>  // b.lo, b.ul, b.last
  403af4:	b	4039d8 <__fxstatat@plt+0x1ab8>
  403af8:	mov	x1, #0x0                   	// #0
  403afc:	ldr	w0, [sp, #60]
  403b00:	bl	401e70 <ftruncate@plt>
  403b04:	cmp	w0, #0x0
  403b08:	b.eq	403b54 <__fxstatat@plt+0x1c34>  // b.none
  403b0c:	ldr	w0, [sp, #88]
  403b10:	and	w0, w0, #0xf000
  403b14:	cmp	w0, #0x8, lsl #12
  403b18:	b.ne	403b54 <__fxstatat@plt+0x1c34>  // b.any
  403b1c:	bl	401eb0 <__errno_location@plt>
  403b20:	ldr	w19, [x0]
  403b24:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  403b28:	add	x0, x0, #0xfa0
  403b2c:	bl	401ee0 <gettext@plt>
  403b30:	ldr	x3, [sp, #48]
  403b34:	mov	x2, x0
  403b38:	mov	w1, w19
  403b3c:	mov	w0, #0x0                   	// #0
  403b40:	bl	401a90 <error@plt>
  403b44:	strb	wzr, [sp, #255]
  403b48:	b	403b58 <__fxstatat@plt+0x1c38>
  403b4c:	nop
  403b50:	b	403b58 <__fxstatat@plt+0x1c38>
  403b54:	nop
  403b58:	ldr	x0, [sp, #232]
  403b5c:	bl	401d60 <free@plt>
  403b60:	ldrb	w0, [sp, #255]
  403b64:	ldr	x19, [sp, #16]
  403b68:	ldp	x29, x30, [sp], #288
  403b6c:	ret
  403b70:	stp	x29, x30, [sp, #-80]!
  403b74:	mov	x29, sp
  403b78:	str	x19, [sp, #16]
  403b7c:	str	w0, [sp, #60]
  403b80:	str	x1, [sp, #48]
  403b84:	str	x2, [sp, #40]
  403b88:	str	x3, [sp, #32]
  403b8c:	mov	w1, #0x3                   	// #3
  403b90:	ldr	w0, [sp, #60]
  403b94:	bl	40b3fc <__fxstatat@plt+0x94dc>
  403b98:	str	w0, [sp, #76]
  403b9c:	ldr	w0, [sp, #76]
  403ba0:	cmp	w0, #0x0
  403ba4:	b.ge	403bd8 <__fxstatat@plt+0x1cb8>  // b.tcont
  403ba8:	bl	401eb0 <__errno_location@plt>
  403bac:	ldr	w19, [x0]
  403bb0:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  403bb4:	add	x0, x0, #0xfb8
  403bb8:	bl	401ee0 <gettext@plt>
  403bbc:	ldr	x3, [sp, #48]
  403bc0:	mov	x2, x0
  403bc4:	mov	w1, w19
  403bc8:	mov	w0, #0x0                   	// #0
  403bcc:	bl	401a90 <error@plt>
  403bd0:	mov	w0, #0x0                   	// #0
  403bd4:	b	403c28 <__fxstatat@plt+0x1d08>
  403bd8:	ldr	w0, [sp, #76]
  403bdc:	and	w0, w0, #0x400
  403be0:	cmp	w0, #0x0
  403be4:	b.eq	403c10 <__fxstatat@plt+0x1cf0>  // b.none
  403be8:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  403bec:	add	x0, x0, #0xfd0
  403bf0:	bl	401ee0 <gettext@plt>
  403bf4:	ldr	x3, [sp, #48]
  403bf8:	mov	x2, x0
  403bfc:	mov	w1, #0x0                   	// #0
  403c00:	mov	w0, #0x0                   	// #0
  403c04:	bl	401a90 <error@plt>
  403c08:	mov	w0, #0x0                   	// #0
  403c0c:	b	403c28 <__fxstatat@plt+0x1d08>
  403c10:	ldr	x3, [sp, #32]
  403c14:	ldr	x2, [sp, #40]
  403c18:	ldr	x1, [sp, #48]
  403c1c:	ldr	w0, [sp, #60]
  403c20:	bl	403698 <__fxstatat@plt+0x1778>
  403c24:	and	w0, w0, #0xff
  403c28:	ldr	x19, [sp, #16]
  403c2c:	ldp	x29, x30, [sp], #80
  403c30:	ret
  403c34:	stp	x29, x30, [sp, #-48]!
  403c38:	mov	x29, sp
  403c3c:	str	x0, [sp, #24]
  403c40:	str	x1, [sp, #16]
  403c44:	b	403ce0 <__fxstatat@plt+0x1dc0>
  403c48:	ldr	x1, [sp, #24]
  403c4c:	ldr	x0, [sp, #16]
  403c50:	add	x0, x1, x0
  403c54:	ldrb	w0, [x0]
  403c58:	mov	w1, w0
  403c5c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403c60:	add	x0, x0, #0x0
  403c64:	bl	401dc0 <strchr@plt>
  403c68:	str	x0, [sp, #40]
  403c6c:	ldr	x0, [sp, #40]
  403c70:	cmp	x0, #0x0
  403c74:	b.ne	403c98 <__fxstatat@plt+0x1d78>  // b.any
  403c78:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403c7c:	add	x3, x0, #0x1c8
  403c80:	mov	w2, #0x40c                 	// #1036
  403c84:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403c88:	add	x1, x0, #0x48
  403c8c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403c90:	add	x0, x0, #0x58
  403c94:	bl	401ea0 <__assert_fail@plt>
  403c98:	ldr	x0, [sp, #40]
  403c9c:	add	x0, x0, #0x1
  403ca0:	ldrb	w0, [x0]
  403ca4:	cmp	w0, #0x0
  403ca8:	b.eq	403ccc <__fxstatat@plt+0x1dac>  // b.none
  403cac:	ldr	x1, [sp, #24]
  403cb0:	ldr	x0, [sp, #16]
  403cb4:	add	x0, x1, x0
  403cb8:	ldr	x1, [sp, #40]
  403cbc:	ldrb	w1, [x1, #1]
  403cc0:	strb	w1, [x0]
  403cc4:	mov	w0, #0x1                   	// #1
  403cc8:	b	403cf8 <__fxstatat@plt+0x1dd8>
  403ccc:	ldr	x1, [sp, #24]
  403cd0:	ldr	x0, [sp, #16]
  403cd4:	add	x0, x1, x0
  403cd8:	mov	w1, #0x30                  	// #48
  403cdc:	strb	w1, [x0]
  403ce0:	ldr	x0, [sp, #16]
  403ce4:	sub	x1, x0, #0x1
  403ce8:	str	x1, [sp, #16]
  403cec:	cmp	x0, #0x0
  403cf0:	b.ne	403c48 <__fxstatat@plt+0x1d28>  // b.any
  403cf4:	mov	w0, #0x0                   	// #0
  403cf8:	ldp	x29, x30, [sp], #48
  403cfc:	ret
  403d00:	stp	x29, x30, [sp, #-128]!
  403d04:	mov	x29, sp
  403d08:	str	x19, [sp, #16]
  403d0c:	str	x0, [sp, #56]
  403d10:	str	x1, [sp, #48]
  403d14:	str	x2, [sp, #40]
  403d18:	ldr	x0, [sp, #56]
  403d1c:	bl	40aaf8 <__fxstatat@plt+0x8bd8>
  403d20:	str	x0, [sp, #104]
  403d24:	ldr	x0, [sp, #104]
  403d28:	bl	404e54 <__fxstatat@plt+0x2f34>
  403d2c:	str	x0, [sp, #96]
  403d30:	ldr	x0, [sp, #104]
  403d34:	bl	404cc4 <__fxstatat@plt+0x2da4>
  403d38:	str	x0, [sp, #88]
  403d3c:	ldr	x2, [sp, #88]
  403d40:	mov	w1, #0x3                   	// #3
  403d44:	mov	w0, #0x0                   	// #0
  403d48:	bl	408004 <__fxstatat@plt+0x60e4>
  403d4c:	bl	40aaf8 <__fxstatat@plt+0x8bd8>
  403d50:	str	x0, [sp, #80]
  403d54:	mov	w0, #0x1                   	// #1
  403d58:	strb	w0, [sp, #127]
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	strb	w0, [sp, #126]
  403d64:	mov	w0, #0xffffffff            	// #-1
  403d68:	str	w0, [sp, #120]
  403d6c:	ldr	x0, [sp, #40]
  403d70:	ldr	w0, [x0, #24]
  403d74:	cmp	w0, #0x3
  403d78:	b.ne	403d8c <__fxstatat@plt+0x1e6c>  // b.any
  403d7c:	mov	w1, #0x4900                	// #18688
  403d80:	ldr	x0, [sp, #88]
  403d84:	bl	404f50 <__fxstatat@plt+0x3030>
  403d88:	str	w0, [sp, #120]
  403d8c:	ldr	x0, [sp, #40]
  403d90:	ldrb	w0, [x0, #28]
  403d94:	cmp	w0, #0x0
  403d98:	b.eq	403dbc <__fxstatat@plt+0x1e9c>  // b.none
  403d9c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403da0:	add	x0, x0, #0x60
  403da4:	bl	401ee0 <gettext@plt>
  403da8:	ldr	x3, [sp, #48]
  403dac:	mov	x2, x0
  403db0:	mov	w1, #0x0                   	// #0
  403db4:	mov	w0, #0x0                   	// #0
  403db8:	bl	401a90 <error@plt>
  403dbc:	ldr	x0, [sp, #40]
  403dc0:	ldr	w0, [x0, #24]
  403dc4:	cmp	w0, #0x1
  403dc8:	b.eq	403f34 <__fxstatat@plt+0x2014>  // b.none
  403dcc:	ldr	x0, [sp, #96]
  403dd0:	bl	404ef0 <__fxstatat@plt+0x2fd0>
  403dd4:	str	x0, [sp, #112]
  403dd8:	b	403f28 <__fxstatat@plt+0x2008>
  403ddc:	mov	w0, #0x30                  	// #48
  403de0:	ldr	x2, [sp, #112]
  403de4:	mov	w1, w0
  403de8:	ldr	x0, [sp, #96]
  403dec:	bl	401c20 <memset@plt>
  403df0:	ldr	x1, [sp, #96]
  403df4:	ldr	x0, [sp, #112]
  403df8:	add	x0, x1, x0
  403dfc:	strb	wzr, [x0]
  403e00:	b	403e08 <__fxstatat@plt+0x1ee8>
  403e04:	nop
  403e08:	mov	w4, #0x1                   	// #1
  403e0c:	ldr	x3, [sp, #104]
  403e10:	mov	w2, #0xffffff9c            	// #-100
  403e14:	ldr	x1, [sp, #56]
  403e18:	mov	w0, #0xffffff9c            	// #-100
  403e1c:	bl	409ac8 <__fxstatat@plt+0x7ba8>
  403e20:	cmp	w0, #0x0
  403e24:	cset	w0, eq  // eq = none
  403e28:	strb	w0, [sp, #79]
  403e2c:	ldrb	w0, [sp, #79]
  403e30:	eor	w0, w0, #0x1
  403e34:	and	w0, w0, #0xff
  403e38:	cmp	w0, #0x0
  403e3c:	b.eq	403e68 <__fxstatat@plt+0x1f48>  // b.none
  403e40:	bl	401eb0 <__errno_location@plt>
  403e44:	ldr	w0, [x0]
  403e48:	cmp	w0, #0x11
  403e4c:	b.ne	403e68 <__fxstatat@plt+0x1f48>  // b.any
  403e50:	ldr	x1, [sp, #112]
  403e54:	ldr	x0, [sp, #96]
  403e58:	bl	403c34 <__fxstatat@plt+0x1d14>
  403e5c:	and	w0, w0, #0xff
  403e60:	cmp	w0, #0x0
  403e64:	b.ne	403e04 <__fxstatat@plt+0x1ee4>  // b.any
  403e68:	ldrb	w0, [sp, #79]
  403e6c:	cmp	w0, #0x0
  403e70:	b.eq	403f1c <__fxstatat@plt+0x1ffc>  // b.none
  403e74:	ldr	w0, [sp, #120]
  403e78:	cmp	w0, #0x0
  403e7c:	b.lt	403e98 <__fxstatat@plt+0x1f78>  // b.tstop
  403e80:	ldr	x1, [sp, #80]
  403e84:	ldr	w0, [sp, #120]
  403e88:	bl	402890 <__fxstatat@plt+0x970>
  403e8c:	cmp	w0, #0x0
  403e90:	b.eq	403e98 <__fxstatat@plt+0x1f78>  // b.none
  403e94:	strb	wzr, [sp, #126]
  403e98:	ldr	x0, [sp, #40]
  403e9c:	ldrb	w0, [x0, #28]
  403ea0:	cmp	w0, #0x0
  403ea4:	b.eq	403eec <__fxstatat@plt+0x1fcc>  // b.none
  403ea8:	ldrb	w0, [sp, #127]
  403eac:	cmp	w0, #0x0
  403eb0:	b.eq	403ebc <__fxstatat@plt+0x1f9c>  // b.none
  403eb4:	ldr	x0, [sp, #48]
  403eb8:	b	403ec0 <__fxstatat@plt+0x1fa0>
  403ebc:	ldr	x0, [sp, #56]
  403ec0:	str	x0, [sp, #64]
  403ec4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403ec8:	add	x0, x0, #0x70
  403ecc:	bl	401ee0 <gettext@plt>
  403ed0:	ldr	x4, [sp, #104]
  403ed4:	ldr	x3, [sp, #64]
  403ed8:	mov	x2, x0
  403edc:	mov	w1, #0x0                   	// #0
  403ee0:	mov	w0, #0x0                   	// #0
  403ee4:	bl	401a90 <error@plt>
  403ee8:	strb	wzr, [sp, #127]
  403eec:	ldr	x1, [sp, #96]
  403ef0:	ldr	x0, [sp, #104]
  403ef4:	sub	x0, x1, x0
  403ef8:	mov	x1, x0
  403efc:	ldr	x0, [sp, #56]
  403f00:	add	x3, x0, x1
  403f04:	ldr	x0, [sp, #112]
  403f08:	add	x0, x0, #0x1
  403f0c:	mov	x2, x0
  403f10:	ldr	x1, [sp, #96]
  403f14:	mov	x0, x3
  403f18:	bl	401a40 <memcpy@plt>
  403f1c:	ldr	x0, [sp, #112]
  403f20:	sub	x0, x0, #0x1
  403f24:	str	x0, [sp, #112]
  403f28:	ldr	x0, [sp, #112]
  403f2c:	cmp	x0, #0x0
  403f30:	b.ne	403ddc <__fxstatat@plt+0x1ebc>  // b.any
  403f34:	ldr	x0, [sp, #56]
  403f38:	bl	401ed0 <unlink@plt>
  403f3c:	cmp	w0, #0x0
  403f40:	b.eq	403f74 <__fxstatat@plt+0x2054>  // b.none
  403f44:	bl	401eb0 <__errno_location@plt>
  403f48:	ldr	w19, [x0]
  403f4c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403f50:	add	x0, x0, #0x88
  403f54:	bl	401ee0 <gettext@plt>
  403f58:	ldr	x3, [sp, #48]
  403f5c:	mov	x2, x0
  403f60:	mov	w1, w19
  403f64:	mov	w0, #0x0                   	// #0
  403f68:	bl	401a90 <error@plt>
  403f6c:	strb	wzr, [sp, #126]
  403f70:	b	403fa4 <__fxstatat@plt+0x2084>
  403f74:	ldr	x0, [sp, #40]
  403f78:	ldrb	w0, [x0, #28]
  403f7c:	cmp	w0, #0x0
  403f80:	b.eq	403fa4 <__fxstatat@plt+0x2084>  // b.none
  403f84:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403f88:	add	x0, x0, #0xa0
  403f8c:	bl	401ee0 <gettext@plt>
  403f90:	ldr	x3, [sp, #48]
  403f94:	mov	x2, x0
  403f98:	mov	w1, #0x0                   	// #0
  403f9c:	mov	w0, #0x0                   	// #0
  403fa0:	bl	401a90 <error@plt>
  403fa4:	ldr	w0, [sp, #120]
  403fa8:	cmp	w0, #0x0
  403fac:	b.lt	404004 <__fxstatat@plt+0x20e4>  // b.tstop
  403fb0:	ldr	x1, [sp, #80]
  403fb4:	ldr	w0, [sp, #120]
  403fb8:	bl	402890 <__fxstatat@plt+0x970>
  403fbc:	cmp	w0, #0x0
  403fc0:	b.eq	403fc8 <__fxstatat@plt+0x20a8>  // b.none
  403fc4:	strb	wzr, [sp, #126]
  403fc8:	ldr	w0, [sp, #120]
  403fcc:	bl	401c80 <close@plt>
  403fd0:	cmp	w0, #0x0
  403fd4:	b.eq	404004 <__fxstatat@plt+0x20e4>  // b.none
  403fd8:	bl	401eb0 <__errno_location@plt>
  403fdc:	ldr	w19, [x0]
  403fe0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  403fe4:	add	x0, x0, #0xb0
  403fe8:	bl	401ee0 <gettext@plt>
  403fec:	ldr	x3, [sp, #80]
  403ff0:	mov	x2, x0
  403ff4:	mov	w1, w19
  403ff8:	mov	w0, #0x0                   	// #0
  403ffc:	bl	401a90 <error@plt>
  404000:	strb	wzr, [sp, #126]
  404004:	ldr	x0, [sp, #104]
  404008:	bl	401d60 <free@plt>
  40400c:	ldr	x0, [sp, #88]
  404010:	bl	401d60 <free@plt>
  404014:	ldr	x0, [sp, #80]
  404018:	bl	401d60 <free@plt>
  40401c:	ldrb	w0, [sp, #126]
  404020:	ldr	x19, [sp, #16]
  404024:	ldp	x29, x30, [sp], #128
  404028:	ret
  40402c:	stp	x29, x30, [sp, #-80]!
  404030:	mov	x29, sp
  404034:	str	x19, [sp, #16]
  404038:	str	x0, [sp, #56]
  40403c:	str	x1, [sp, #48]
  404040:	str	x2, [sp, #40]
  404044:	str	x3, [sp, #32]
  404048:	mov	w1, #0x101                 	// #257
  40404c:	ldr	x0, [sp, #56]
  404050:	bl	404f50 <__fxstatat@plt+0x3030>
  404054:	str	w0, [sp, #72]
  404058:	ldr	w0, [sp, #72]
  40405c:	cmp	w0, #0x0
  404060:	b.ge	4040a8 <__fxstatat@plt+0x2188>  // b.tcont
  404064:	bl	401eb0 <__errno_location@plt>
  404068:	ldr	w0, [x0]
  40406c:	cmp	w0, #0xd
  404070:	b.ne	4040a8 <__fxstatat@plt+0x2188>  // b.any
  404074:	ldr	x0, [sp, #32]
  404078:	ldrb	w0, [x0]
  40407c:	cmp	w0, #0x0
  404080:	b.eq	4040a8 <__fxstatat@plt+0x2188>  // b.none
  404084:	mov	w1, #0x80                  	// #128
  404088:	ldr	x0, [sp, #56]
  40408c:	bl	401bc0 <chmod@plt>
  404090:	cmp	w0, #0x0
  404094:	b.ne	4040a8 <__fxstatat@plt+0x2188>  // b.any
  404098:	mov	w1, #0x101                 	// #257
  40409c:	ldr	x0, [sp, #56]
  4040a0:	bl	404f50 <__fxstatat@plt+0x3030>
  4040a4:	str	w0, [sp, #72]
  4040a8:	ldr	w0, [sp, #72]
  4040ac:	cmp	w0, #0x0
  4040b0:	b.ge	4040e4 <__fxstatat@plt+0x21c4>  // b.tcont
  4040b4:	bl	401eb0 <__errno_location@plt>
  4040b8:	ldr	w19, [x0]
  4040bc:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4040c0:	add	x0, x0, #0xc8
  4040c4:	bl	401ee0 <gettext@plt>
  4040c8:	ldr	x3, [sp, #48]
  4040cc:	mov	x2, x0
  4040d0:	mov	w1, w19
  4040d4:	mov	w0, #0x0                   	// #0
  4040d8:	bl	401a90 <error@plt>
  4040dc:	mov	w0, #0x0                   	// #0
  4040e0:	b	40416c <__fxstatat@plt+0x224c>
  4040e4:	ldr	x3, [sp, #32]
  4040e8:	ldr	x2, [sp, #40]
  4040ec:	ldr	x1, [sp, #48]
  4040f0:	ldr	w0, [sp, #72]
  4040f4:	bl	403698 <__fxstatat@plt+0x1778>
  4040f8:	strb	w0, [sp, #79]
  4040fc:	ldr	w0, [sp, #72]
  404100:	bl	401c80 <close@plt>
  404104:	cmp	w0, #0x0
  404108:	b.eq	404138 <__fxstatat@plt+0x2218>  // b.none
  40410c:	bl	401eb0 <__errno_location@plt>
  404110:	ldr	w19, [x0]
  404114:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404118:	add	x0, x0, #0xb0
  40411c:	bl	401ee0 <gettext@plt>
  404120:	ldr	x3, [sp, #48]
  404124:	mov	x2, x0
  404128:	mov	w1, w19
  40412c:	mov	w0, #0x0                   	// #0
  404130:	bl	401a90 <error@plt>
  404134:	strb	wzr, [sp, #79]
  404138:	ldrb	w0, [sp, #79]
  40413c:	cmp	w0, #0x0
  404140:	b.eq	404168 <__fxstatat@plt+0x2248>  // b.none
  404144:	ldr	x0, [sp, #32]
  404148:	ldr	w0, [x0, #24]
  40414c:	cmp	w0, #0x0
  404150:	b.eq	404168 <__fxstatat@plt+0x2248>  // b.none
  404154:	ldr	x2, [sp, #32]
  404158:	ldr	x1, [sp, #48]
  40415c:	ldr	x0, [sp, #56]
  404160:	bl	403d00 <__fxstatat@plt+0x1de0>
  404164:	strb	w0, [sp, #79]
  404168:	ldrb	w0, [sp, #79]
  40416c:	ldr	x19, [sp, #16]
  404170:	ldp	x29, x30, [sp], #80
  404174:	ret
  404178:	stp	x29, x30, [sp, #-16]!
  40417c:	mov	x29, sp
  404180:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404184:	add	x0, x0, #0x338
  404188:	ldr	x0, [x0]
  40418c:	bl	4084fc <__fxstatat@plt+0x65dc>
  404190:	nop
  404194:	ldp	x29, x30, [sp], #16
  404198:	ret
  40419c:	stp	x29, x30, [sp, #-128]!
  4041a0:	mov	x29, sp
  4041a4:	str	x19, [sp, #16]
  4041a8:	str	w0, [sp, #44]
  4041ac:	str	x1, [sp, #32]
  4041b0:	mov	w0, #0x1                   	// #1
  4041b4:	strb	w0, [sp, #127]
  4041b8:	stp	xzr, xzr, [sp, #48]
  4041bc:	stp	xzr, xzr, [sp, #64]
  4041c0:	str	xzr, [sp, #112]
  4041c4:	ldr	x0, [sp, #32]
  4041c8:	ldr	x0, [x0]
  4041cc:	bl	405f04 <__fxstatat@plt+0x3fe4>
  4041d0:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4041d4:	add	x1, x0, #0xf70
  4041d8:	mov	w0, #0x6                   	// #6
  4041dc:	bl	401f10 <setlocale@plt>
  4041e0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4041e4:	add	x1, x0, #0xe8
  4041e8:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4041ec:	add	x0, x0, #0xda0
  4041f0:	bl	401c00 <bindtextdomain@plt>
  4041f4:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4041f8:	add	x0, x0, #0xda0
  4041fc:	bl	401d10 <textdomain@plt>
  404200:	adrp	x0, 404000 <__fxstatat@plt+0x20e0>
  404204:	add	x0, x0, #0xbb4
  404208:	bl	40fd20 <__fxstatat@plt+0xde00>
  40420c:	mov	x0, #0x3                   	// #3
  404210:	str	x0, [sp, #56]
  404214:	mov	x0, #0xffffffffffffffff    	// #-1
  404218:	str	x0, [sp, #64]
  40421c:	b	4044d8 <__fxstatat@plt+0x25b8>
  404220:	ldr	w0, [sp, #108]
  404224:	cmp	w0, #0x100
  404228:	b.eq	404348 <__fxstatat@plt+0x2428>  // b.none
  40422c:	ldr	w0, [sp, #108]
  404230:	cmp	w0, #0x100
  404234:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  404238:	ldr	w0, [sp, #108]
  40423c:	cmp	w0, #0x7a
  404240:	b.eq	404474 <__fxstatat@plt+0x2554>  // b.none
  404244:	ldr	w0, [sp, #108]
  404248:	cmp	w0, #0x7a
  40424c:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  404250:	ldr	w0, [sp, #108]
  404254:	cmp	w0, #0x78
  404258:	b.eq	404468 <__fxstatat@plt+0x2548>  // b.none
  40425c:	ldr	w0, [sp, #108]
  404260:	cmp	w0, #0x78
  404264:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  404268:	ldr	w0, [sp, #108]
  40426c:	cmp	w0, #0x76
  404270:	b.eq	40445c <__fxstatat@plt+0x253c>  // b.none
  404274:	ldr	w0, [sp, #108]
  404278:	cmp	w0, #0x76
  40427c:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  404280:	ldr	w0, [sp, #108]
  404284:	cmp	w0, #0x75
  404288:	b.eq	4043a4 <__fxstatat@plt+0x2484>  // b.none
  40428c:	ldr	w0, [sp, #108]
  404290:	cmp	w0, #0x75
  404294:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  404298:	ldr	w0, [sp, #108]
  40429c:	cmp	w0, #0x73
  4042a0:	b.eq	404418 <__fxstatat@plt+0x24f8>  // b.none
  4042a4:	ldr	w0, [sp, #108]
  4042a8:	cmp	w0, #0x73
  4042ac:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  4042b0:	ldr	w0, [sp, #108]
  4042b4:	cmp	w0, #0x6e
  4042b8:	b.eq	404308 <__fxstatat@plt+0x23e8>  // b.none
  4042bc:	ldr	w0, [sp, #108]
  4042c0:	cmp	w0, #0x6e
  4042c4:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  4042c8:	ldr	w0, [sp, #108]
  4042cc:	cmp	w0, #0x66
  4042d0:	b.eq	4042fc <__fxstatat@plt+0x23dc>  // b.none
  4042d4:	ldr	w0, [sp, #108]
  4042d8:	cmp	w0, #0x66
  4042dc:	b.gt	4044d0 <__fxstatat@plt+0x25b0>
  4042e0:	ldr	w0, [sp, #108]
  4042e4:	cmn	w0, #0x3
  4042e8:	b.eq	404488 <__fxstatat@plt+0x2568>  // b.none
  4042ec:	ldr	w0, [sp, #108]
  4042f0:	cmn	w0, #0x2
  4042f4:	b.eq	404480 <__fxstatat@plt+0x2560>  // b.none
  4042f8:	b	4044d0 <__fxstatat@plt+0x25b0>
  4042fc:	mov	w0, #0x1                   	// #1
  404300:	strb	w0, [sp, #48]
  404304:	b	4044d8 <__fxstatat@plt+0x25b8>
  404308:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40430c:	add	x0, x0, #0x310
  404310:	ldr	x19, [x0]
  404314:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404318:	add	x0, x0, #0x100
  40431c:	bl	401ee0 <gettext@plt>
  404320:	mov	w5, #0x0                   	// #0
  404324:	mov	x4, x0
  404328:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  40432c:	add	x3, x0, #0xf70
  404330:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  404334:	mov	x1, #0x0                   	// #0
  404338:	mov	x0, x19
  40433c:	bl	40acc4 <__fxstatat@plt+0x8da4>
  404340:	str	x0, [sp, #56]
  404344:	b	4044d8 <__fxstatat@plt+0x25b8>
  404348:	ldr	x0, [sp, #112]
  40434c:	cmp	x0, #0x0
  404350:	b.eq	404390 <__fxstatat@plt+0x2470>  // b.none
  404354:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404358:	add	x0, x0, #0x310
  40435c:	ldr	x0, [x0]
  404360:	mov	x1, x0
  404364:	ldr	x0, [sp, #112]
  404368:	bl	401d30 <strcmp@plt>
  40436c:	cmp	w0, #0x0
  404370:	b.eq	404390 <__fxstatat@plt+0x2470>  // b.none
  404374:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404378:	add	x0, x0, #0x120
  40437c:	bl	401ee0 <gettext@plt>
  404380:	mov	x2, x0
  404384:	mov	w1, #0x0                   	// #0
  404388:	mov	w0, #0x1                   	// #1
  40438c:	bl	401a90 <error@plt>
  404390:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404394:	add	x0, x0, #0x310
  404398:	ldr	x0, [x0]
  40439c:	str	x0, [sp, #112]
  4043a0:	b	4044d8 <__fxstatat@plt+0x25b8>
  4043a4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4043a8:	add	x0, x0, #0x310
  4043ac:	ldr	x0, [x0]
  4043b0:	cmp	x0, #0x0
  4043b4:	b.ne	4043c4 <__fxstatat@plt+0x24a4>  // b.any
  4043b8:	mov	w0, #0x3                   	// #3
  4043bc:	str	w0, [sp, #72]
  4043c0:	b	4044d8 <__fxstatat@plt+0x25b8>
  4043c4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4043c8:	add	x0, x0, #0x310
  4043cc:	ldr	x1, [x0]
  4043d0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4043d4:	add	x0, x0, #0x298
  4043d8:	ldr	x0, [x0]
  4043dc:	mov	x5, x0
  4043e0:	mov	x4, #0x4                   	// #4
  4043e4:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4043e8:	add	x3, x0, #0x28
  4043ec:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4043f0:	add	x2, x0, #0x8
  4043f4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4043f8:	add	x0, x0, #0x148
  4043fc:	bl	404a54 <__fxstatat@plt+0x2b34>
  404400:	mov	x1, x0
  404404:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  404408:	add	x0, x0, #0x28
  40440c:	ldr	w0, [x0, x1, lsl #2]
  404410:	str	w0, [sp, #72]
  404414:	b	4044d8 <__fxstatat@plt+0x25b8>
  404418:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40441c:	add	x0, x0, #0x310
  404420:	ldr	x19, [x0]
  404424:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404428:	add	x0, x0, #0x158
  40442c:	bl	401ee0 <gettext@plt>
  404430:	mov	w6, #0x0                   	// #0
  404434:	mov	x5, x0
  404438:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40443c:	add	x4, x0, #0x170
  404440:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  404444:	mov	x2, #0x0                   	// #0
  404448:	mov	w1, #0x0                   	// #0
  40444c:	mov	x0, x19
  404450:	bl	40ab64 <__fxstatat@plt+0x8c44>
  404454:	str	x0, [sp, #64]
  404458:	b	4044d8 <__fxstatat@plt+0x25b8>
  40445c:	mov	w0, #0x1                   	// #1
  404460:	strb	w0, [sp, #76]
  404464:	b	4044d8 <__fxstatat@plt+0x25b8>
  404468:	mov	w0, #0x1                   	// #1
  40446c:	strb	w0, [sp, #77]
  404470:	b	4044d8 <__fxstatat@plt+0x25b8>
  404474:	mov	w0, #0x1                   	// #1
  404478:	strb	w0, [sp, #78]
  40447c:	b	4044d8 <__fxstatat@plt+0x25b8>
  404480:	mov	w0, #0x0                   	// #0
  404484:	bl	402368 <__fxstatat@plt+0x448>
  404488:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40448c:	add	x0, x0, #0x320
  404490:	ldr	x6, [x0]
  404494:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404498:	add	x0, x0, #0x290
  40449c:	ldr	x1, [x0]
  4044a0:	mov	x5, #0x0                   	// #0
  4044a4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4044a8:	add	x4, x0, #0x180
  4044ac:	mov	x3, x1
  4044b0:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4044b4:	add	x2, x0, #0xea8
  4044b8:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4044bc:	add	x1, x0, #0xd50
  4044c0:	mov	x0, x6
  4044c4:	bl	40a5dc <__fxstatat@plt+0x86bc>
  4044c8:	mov	w0, #0x0                   	// #0
  4044cc:	bl	401a80 <exit@plt>
  4044d0:	mov	w0, #0x1                   	// #1
  4044d4:	bl	402368 <__fxstatat@plt+0x448>
  4044d8:	mov	x4, #0x0                   	// #0
  4044dc:	adrp	x0, 410000 <__fxstatat@plt+0xe0e0>
  4044e0:	add	x3, x0, #0x98
  4044e4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4044e8:	add	x2, x0, #0x190
  4044ec:	ldr	x1, [sp, #32]
  4044f0:	ldr	w0, [sp, #44]
  4044f4:	bl	401d20 <getopt_long@plt>
  4044f8:	str	w0, [sp, #108]
  4044fc:	ldr	w0, [sp, #108]
  404500:	cmn	w0, #0x1
  404504:	b.ne	404220 <__fxstatat@plt+0x2300>  // b.any
  404508:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40450c:	add	x0, x0, #0x318
  404510:	ldr	w0, [x0]
  404514:	sxtw	x0, w0
  404518:	lsl	x0, x0, #3
  40451c:	ldr	x1, [sp, #32]
  404520:	add	x0, x1, x0
  404524:	str	x0, [sp, #96]
  404528:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40452c:	add	x0, x0, #0x318
  404530:	ldr	w0, [x0]
  404534:	ldr	w1, [sp, #44]
  404538:	sub	w0, w1, w0
  40453c:	str	w0, [sp, #92]
  404540:	ldr	w0, [sp, #92]
  404544:	cmp	w0, #0x0
  404548:	b.ne	404570 <__fxstatat@plt+0x2650>  // b.any
  40454c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404550:	add	x0, x0, #0x1a0
  404554:	bl	401ee0 <gettext@plt>
  404558:	mov	x2, x0
  40455c:	mov	w1, #0x0                   	// #0
  404560:	mov	w0, #0x0                   	// #0
  404564:	bl	401a90 <error@plt>
  404568:	mov	w0, #0x1                   	// #1
  40456c:	bl	402368 <__fxstatat@plt+0x448>
  404570:	mov	x1, #0xffffffffffffffff    	// #-1
  404574:	ldr	x0, [sp, #112]
  404578:	bl	408284 <__fxstatat@plt+0x6364>
  40457c:	mov	x1, x0
  404580:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404584:	add	x0, x0, #0x338
  404588:	str	x1, [x0]
  40458c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404590:	add	x0, x0, #0x338
  404594:	ldr	x0, [x0]
  404598:	cmp	x0, #0x0
  40459c:	b.ne	4045d0 <__fxstatat@plt+0x26b0>  // b.any
  4045a0:	bl	401eb0 <__errno_location@plt>
  4045a4:	ldr	w19, [x0]
  4045a8:	ldr	x2, [sp, #112]
  4045ac:	mov	w1, #0x3                   	// #3
  4045b0:	mov	w0, #0x0                   	// #0
  4045b4:	bl	408004 <__fxstatat@plt+0x60e4>
  4045b8:	mov	x3, x0
  4045bc:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4045c0:	add	x2, x0, #0x1b8
  4045c4:	mov	w1, w19
  4045c8:	mov	w0, #0x1                   	// #1
  4045cc:	bl	401a90 <error@plt>
  4045d0:	adrp	x0, 404000 <__fxstatat@plt+0x20e0>
  4045d4:	add	x0, x0, #0x178
  4045d8:	bl	40fd20 <__fxstatat@plt+0xde00>
  4045dc:	str	wzr, [sp, #120]
  4045e0:	b	4046e0 <__fxstatat@plt+0x27c0>
  4045e4:	ldrsw	x0, [sp, #120]
  4045e8:	lsl	x0, x0, #3
  4045ec:	ldr	x1, [sp, #96]
  4045f0:	add	x0, x1, x0
  4045f4:	ldr	x0, [x0]
  4045f8:	mov	x2, x0
  4045fc:	mov	w1, #0x3                   	// #3
  404600:	mov	w0, #0x0                   	// #0
  404604:	bl	408004 <__fxstatat@plt+0x60e4>
  404608:	bl	40aaf8 <__fxstatat@plt+0x8bd8>
  40460c:	str	x0, [sp, #80]
  404610:	ldrsw	x0, [sp, #120]
  404614:	lsl	x0, x0, #3
  404618:	ldr	x1, [sp, #96]
  40461c:	add	x0, x1, x0
  404620:	ldr	x2, [x0]
  404624:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404628:	add	x1, x0, #0x1c0
  40462c:	mov	x0, x2
  404630:	bl	401d30 <strcmp@plt>
  404634:	cmp	w0, #0x0
  404638:	b.ne	40467c <__fxstatat@plt+0x275c>  // b.any
  40463c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404640:	add	x0, x0, #0x338
  404644:	ldr	x0, [x0]
  404648:	add	x1, sp, #0x30
  40464c:	mov	x3, x1
  404650:	mov	x2, x0
  404654:	ldr	x1, [sp, #80]
  404658:	mov	w0, #0x1                   	// #1
  40465c:	bl	403b70 <__fxstatat@plt+0x1c50>
  404660:	and	w1, w0, #0xff
  404664:	ldrb	w0, [sp, #127]
  404668:	and	w0, w0, w1
  40466c:	cmp	w0, #0x0
  404670:	cset	w0, ne  // ne = any
  404674:	strb	w0, [sp, #127]
  404678:	b	4046cc <__fxstatat@plt+0x27ac>
  40467c:	ldrsw	x0, [sp, #120]
  404680:	lsl	x0, x0, #3
  404684:	ldr	x1, [sp, #96]
  404688:	add	x0, x1, x0
  40468c:	ldr	x4, [x0]
  404690:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404694:	add	x0, x0, #0x338
  404698:	ldr	x0, [x0]
  40469c:	add	x1, sp, #0x30
  4046a0:	mov	x3, x1
  4046a4:	mov	x2, x0
  4046a8:	ldr	x1, [sp, #80]
  4046ac:	mov	x0, x4
  4046b0:	bl	40402c <__fxstatat@plt+0x210c>
  4046b4:	and	w1, w0, #0xff
  4046b8:	ldrb	w0, [sp, #127]
  4046bc:	and	w0, w0, w1
  4046c0:	cmp	w0, #0x0
  4046c4:	cset	w0, ne  // ne = any
  4046c8:	strb	w0, [sp, #127]
  4046cc:	ldr	x0, [sp, #80]
  4046d0:	bl	401d60 <free@plt>
  4046d4:	ldr	w0, [sp, #120]
  4046d8:	add	w0, w0, #0x1
  4046dc:	str	w0, [sp, #120]
  4046e0:	ldr	w1, [sp, #120]
  4046e4:	ldr	w0, [sp, #92]
  4046e8:	cmp	w1, w0
  4046ec:	b.lt	4045e4 <__fxstatat@plt+0x26c4>  // b.tstop
  4046f0:	ldrb	w0, [sp, #127]
  4046f4:	eor	w0, w0, #0x1
  4046f8:	and	w0, w0, #0xff
  4046fc:	ldr	x19, [sp, #16]
  404700:	ldp	x29, x30, [sp], #128
  404704:	ret
  404708:	stp	x29, x30, [sp, #-16]!
  40470c:	mov	x29, sp
  404710:	mov	w0, #0x1                   	// #1
  404714:	bl	402368 <__fxstatat@plt+0x448>
  404718:	nop
  40471c:	ldp	x29, x30, [sp], #16
  404720:	ret
  404724:	stp	x29, x30, [sp, #-80]!
  404728:	mov	x29, sp
  40472c:	str	x0, [sp, #40]
  404730:	str	x1, [sp, #32]
  404734:	str	x2, [sp, #24]
  404738:	str	x3, [sp, #16]
  40473c:	mov	x0, #0xffffffffffffffff    	// #-1
  404740:	str	x0, [sp, #64]
  404744:	strb	wzr, [sp, #63]
  404748:	ldr	x0, [sp, #40]
  40474c:	bl	401a70 <strlen@plt>
  404750:	str	x0, [sp, #48]
  404754:	str	xzr, [sp, #72]
  404758:	b	40482c <__fxstatat@plt+0x290c>
  40475c:	ldr	x0, [sp, #72]
  404760:	lsl	x0, x0, #3
  404764:	ldr	x1, [sp, #32]
  404768:	add	x0, x1, x0
  40476c:	ldr	x0, [x0]
  404770:	ldr	x2, [sp, #48]
  404774:	ldr	x1, [sp, #40]
  404778:	bl	401bf0 <strncmp@plt>
  40477c:	cmp	w0, #0x0
  404780:	b.ne	404820 <__fxstatat@plt+0x2900>  // b.any
  404784:	ldr	x0, [sp, #72]
  404788:	lsl	x0, x0, #3
  40478c:	ldr	x1, [sp, #32]
  404790:	add	x0, x1, x0
  404794:	ldr	x0, [x0]
  404798:	bl	401a70 <strlen@plt>
  40479c:	mov	x1, x0
  4047a0:	ldr	x0, [sp, #48]
  4047a4:	cmp	x0, x1
  4047a8:	b.ne	4047b4 <__fxstatat@plt+0x2894>  // b.any
  4047ac:	ldr	x0, [sp, #72]
  4047b0:	b	404860 <__fxstatat@plt+0x2940>
  4047b4:	ldr	x0, [sp, #64]
  4047b8:	cmn	x0, #0x1
  4047bc:	b.ne	4047cc <__fxstatat@plt+0x28ac>  // b.any
  4047c0:	ldr	x0, [sp, #72]
  4047c4:	str	x0, [sp, #64]
  4047c8:	b	404820 <__fxstatat@plt+0x2900>
  4047cc:	ldr	x0, [sp, #24]
  4047d0:	cmp	x0, #0x0
  4047d4:	b.eq	404818 <__fxstatat@plt+0x28f8>  // b.none
  4047d8:	ldr	x1, [sp, #64]
  4047dc:	ldr	x0, [sp, #16]
  4047e0:	mul	x0, x1, x0
  4047e4:	ldr	x1, [sp, #24]
  4047e8:	add	x3, x1, x0
  4047ec:	ldr	x1, [sp, #16]
  4047f0:	ldr	x0, [sp, #72]
  4047f4:	mul	x0, x1, x0
  4047f8:	ldr	x1, [sp, #24]
  4047fc:	add	x0, x1, x0
  404800:	ldr	x2, [sp, #16]
  404804:	mov	x1, x0
  404808:	mov	x0, x3
  40480c:	bl	401d00 <memcmp@plt>
  404810:	cmp	w0, #0x0
  404814:	b.eq	404820 <__fxstatat@plt+0x2900>  // b.none
  404818:	mov	w0, #0x1                   	// #1
  40481c:	strb	w0, [sp, #63]
  404820:	ldr	x0, [sp, #72]
  404824:	add	x0, x0, #0x1
  404828:	str	x0, [sp, #72]
  40482c:	ldr	x0, [sp, #72]
  404830:	lsl	x0, x0, #3
  404834:	ldr	x1, [sp, #32]
  404838:	add	x0, x1, x0
  40483c:	ldr	x0, [x0]
  404840:	cmp	x0, #0x0
  404844:	b.ne	40475c <__fxstatat@plt+0x283c>  // b.any
  404848:	ldrb	w0, [sp, #63]
  40484c:	cmp	w0, #0x0
  404850:	b.eq	40485c <__fxstatat@plt+0x293c>  // b.none
  404854:	mov	x0, #0xfffffffffffffffe    	// #-2
  404858:	b	404860 <__fxstatat@plt+0x2940>
  40485c:	ldr	x0, [sp, #64]
  404860:	ldp	x29, x30, [sp], #80
  404864:	ret
  404868:	stp	x29, x30, [sp, #-80]!
  40486c:	mov	x29, sp
  404870:	str	x19, [sp, #16]
  404874:	str	x0, [sp, #56]
  404878:	str	x1, [sp, #48]
  40487c:	str	x2, [sp, #40]
  404880:	ldr	x0, [sp, #40]
  404884:	cmn	x0, #0x1
  404888:	b.ne	40489c <__fxstatat@plt+0x297c>  // b.any
  40488c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404890:	add	x0, x0, #0x1d8
  404894:	bl	401ee0 <gettext@plt>
  404898:	b	4048a8 <__fxstatat@plt+0x2988>
  40489c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4048a0:	add	x0, x0, #0x1f8
  4048a4:	bl	401ee0 <gettext@plt>
  4048a8:	str	x0, [sp, #72]
  4048ac:	ldr	x2, [sp, #48]
  4048b0:	mov	w1, #0x8                   	// #8
  4048b4:	mov	w0, #0x0                   	// #0
  4048b8:	bl	407e40 <__fxstatat@plt+0x5f20>
  4048bc:	mov	x19, x0
  4048c0:	ldr	x1, [sp, #56]
  4048c4:	mov	w0, #0x1                   	// #1
  4048c8:	bl	4081f4 <__fxstatat@plt+0x62d4>
  4048cc:	mov	x4, x0
  4048d0:	mov	x3, x19
  4048d4:	ldr	x2, [sp, #72]
  4048d8:	mov	w1, #0x0                   	// #0
  4048dc:	mov	w0, #0x0                   	// #0
  4048e0:	bl	401a90 <error@plt>
  4048e4:	nop
  4048e8:	ldr	x19, [sp, #16]
  4048ec:	ldp	x29, x30, [sp], #80
  4048f0:	ret
  4048f4:	stp	x29, x30, [sp, #-80]!
  4048f8:	mov	x29, sp
  4048fc:	str	x19, [sp, #16]
  404900:	str	x0, [sp, #56]
  404904:	str	x1, [sp, #48]
  404908:	str	x2, [sp, #40]
  40490c:	str	xzr, [sp, #64]
  404910:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404914:	add	x0, x0, #0x218
  404918:	bl	401ee0 <gettext@plt>
  40491c:	mov	x2, x0
  404920:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404924:	add	x0, x0, #0x308
  404928:	ldr	x0, [x0]
  40492c:	mov	x1, x0
  404930:	mov	x0, x2
  404934:	bl	401e50 <fputs_unlocked@plt>
  404938:	str	xzr, [sp, #72]
  40493c:	b	404a10 <__fxstatat@plt+0x2af0>
  404940:	ldr	x0, [sp, #72]
  404944:	cmp	x0, #0x0
  404948:	b.eq	404978 <__fxstatat@plt+0x2a58>  // b.none
  40494c:	ldr	x1, [sp, #40]
  404950:	ldr	x0, [sp, #72]
  404954:	mul	x0, x1, x0
  404958:	ldr	x1, [sp, #48]
  40495c:	add	x0, x1, x0
  404960:	ldr	x2, [sp, #40]
  404964:	mov	x1, x0
  404968:	ldr	x0, [sp, #64]
  40496c:	bl	401d00 <memcmp@plt>
  404970:	cmp	w0, #0x0
  404974:	b.eq	4049cc <__fxstatat@plt+0x2aac>  // b.none
  404978:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40497c:	add	x0, x0, #0x308
  404980:	ldr	x19, [x0]
  404984:	ldr	x0, [sp, #72]
  404988:	lsl	x0, x0, #3
  40498c:	ldr	x1, [sp, #56]
  404990:	add	x0, x1, x0
  404994:	ldr	x0, [x0]
  404998:	bl	40821c <__fxstatat@plt+0x62fc>
  40499c:	mov	x2, x0
  4049a0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4049a4:	add	x1, x0, #0x230
  4049a8:	mov	x0, x19
  4049ac:	bl	401ef0 <fprintf@plt>
  4049b0:	ldr	x1, [sp, #40]
  4049b4:	ldr	x0, [sp, #72]
  4049b8:	mul	x0, x1, x0
  4049bc:	ldr	x1, [sp, #48]
  4049c0:	add	x0, x1, x0
  4049c4:	str	x0, [sp, #64]
  4049c8:	b	404a04 <__fxstatat@plt+0x2ae4>
  4049cc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4049d0:	add	x0, x0, #0x308
  4049d4:	ldr	x19, [x0]
  4049d8:	ldr	x0, [sp, #72]
  4049dc:	lsl	x0, x0, #3
  4049e0:	ldr	x1, [sp, #56]
  4049e4:	add	x0, x1, x0
  4049e8:	ldr	x0, [x0]
  4049ec:	bl	40821c <__fxstatat@plt+0x62fc>
  4049f0:	mov	x2, x0
  4049f4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4049f8:	add	x1, x0, #0x238
  4049fc:	mov	x0, x19
  404a00:	bl	401ef0 <fprintf@plt>
  404a04:	ldr	x0, [sp, #72]
  404a08:	add	x0, x0, #0x1
  404a0c:	str	x0, [sp, #72]
  404a10:	ldr	x0, [sp, #72]
  404a14:	lsl	x0, x0, #3
  404a18:	ldr	x1, [sp, #56]
  404a1c:	add	x0, x1, x0
  404a20:	ldr	x0, [x0]
  404a24:	cmp	x0, #0x0
  404a28:	b.ne	404940 <__fxstatat@plt+0x2a20>  // b.any
  404a2c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404a30:	add	x0, x0, #0x308
  404a34:	ldr	x0, [x0]
  404a38:	mov	x1, x0
  404a3c:	mov	w0, #0xa                   	// #10
  404a40:	bl	401b40 <putc_unlocked@plt>
  404a44:	nop
  404a48:	ldr	x19, [sp, #16]
  404a4c:	ldp	x29, x30, [sp], #80
  404a50:	ret
  404a54:	stp	x29, x30, [sp, #-80]!
  404a58:	mov	x29, sp
  404a5c:	str	x0, [sp, #56]
  404a60:	str	x1, [sp, #48]
  404a64:	str	x2, [sp, #40]
  404a68:	str	x3, [sp, #32]
  404a6c:	str	x4, [sp, #24]
  404a70:	str	x5, [sp, #16]
  404a74:	ldr	x3, [sp, #24]
  404a78:	ldr	x2, [sp, #32]
  404a7c:	ldr	x1, [sp, #40]
  404a80:	ldr	x0, [sp, #48]
  404a84:	bl	404724 <__fxstatat@plt+0x2804>
  404a88:	str	x0, [sp, #72]
  404a8c:	ldr	x0, [sp, #72]
  404a90:	cmp	x0, #0x0
  404a94:	b.lt	404aa0 <__fxstatat@plt+0x2b80>  // b.tstop
  404a98:	ldr	x0, [sp, #72]
  404a9c:	b	404acc <__fxstatat@plt+0x2bac>
  404aa0:	ldr	x2, [sp, #72]
  404aa4:	ldr	x1, [sp, #48]
  404aa8:	ldr	x0, [sp, #56]
  404aac:	bl	404868 <__fxstatat@plt+0x2948>
  404ab0:	ldr	x2, [sp, #24]
  404ab4:	ldr	x1, [sp, #32]
  404ab8:	ldr	x0, [sp, #40]
  404abc:	bl	4048f4 <__fxstatat@plt+0x29d4>
  404ac0:	ldr	x0, [sp, #16]
  404ac4:	blr	x0
  404ac8:	mov	x0, #0xffffffffffffffff    	// #-1
  404acc:	ldp	x29, x30, [sp], #80
  404ad0:	ret
  404ad4:	stp	x29, x30, [sp, #-64]!
  404ad8:	mov	x29, sp
  404adc:	str	x0, [sp, #40]
  404ae0:	str	x1, [sp, #32]
  404ae4:	str	x2, [sp, #24]
  404ae8:	str	x3, [sp, #16]
  404aec:	str	xzr, [sp, #56]
  404af0:	b	404b44 <__fxstatat@plt+0x2c24>
  404af4:	ldr	x1, [sp, #16]
  404af8:	ldr	x0, [sp, #56]
  404afc:	mul	x0, x1, x0
  404b00:	ldr	x1, [sp, #24]
  404b04:	add	x0, x1, x0
  404b08:	ldr	x2, [sp, #16]
  404b0c:	mov	x1, x0
  404b10:	ldr	x0, [sp, #40]
  404b14:	bl	401d00 <memcmp@plt>
  404b18:	cmp	w0, #0x0
  404b1c:	b.ne	404b38 <__fxstatat@plt+0x2c18>  // b.any
  404b20:	ldr	x0, [sp, #56]
  404b24:	lsl	x0, x0, #3
  404b28:	ldr	x1, [sp, #32]
  404b2c:	add	x0, x1, x0
  404b30:	ldr	x0, [x0]
  404b34:	b	404b64 <__fxstatat@plt+0x2c44>
  404b38:	ldr	x0, [sp, #56]
  404b3c:	add	x0, x0, #0x1
  404b40:	str	x0, [sp, #56]
  404b44:	ldr	x0, [sp, #56]
  404b48:	lsl	x0, x0, #3
  404b4c:	ldr	x1, [sp, #32]
  404b50:	add	x0, x1, x0
  404b54:	ldr	x0, [x0]
  404b58:	cmp	x0, #0x0
  404b5c:	b.ne	404af4 <__fxstatat@plt+0x2bd4>  // b.any
  404b60:	mov	x0, #0x0                   	// #0
  404b64:	ldp	x29, x30, [sp], #64
  404b68:	ret
  404b6c:	sub	sp, sp, #0x10
  404b70:	str	x0, [sp, #8]
  404b74:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404b78:	add	x0, x0, #0x340
  404b7c:	ldr	x1, [sp, #8]
  404b80:	str	x1, [x0]
  404b84:	nop
  404b88:	add	sp, sp, #0x10
  404b8c:	ret
  404b90:	sub	sp, sp, #0x10
  404b94:	strb	w0, [sp, #15]
  404b98:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404b9c:	add	x0, x0, #0x348
  404ba0:	ldrb	w1, [sp, #15]
  404ba4:	strb	w1, [x0]
  404ba8:	nop
  404bac:	add	sp, sp, #0x10
  404bb0:	ret
  404bb4:	stp	x29, x30, [sp, #-48]!
  404bb8:	mov	x29, sp
  404bbc:	str	x19, [sp, #16]
  404bc0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404bc4:	add	x0, x0, #0x320
  404bc8:	ldr	x0, [x0]
  404bcc:	bl	40bb18 <__fxstatat@plt+0x9bf8>
  404bd0:	cmp	w0, #0x0
  404bd4:	b.eq	404c8c <__fxstatat@plt+0x2d6c>  // b.none
  404bd8:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404bdc:	add	x0, x0, #0x348
  404be0:	ldrb	w0, [x0]
  404be4:	eor	w0, w0, #0x1
  404be8:	and	w0, w0, #0xff
  404bec:	cmp	w0, #0x0
  404bf0:	b.ne	404c04 <__fxstatat@plt+0x2ce4>  // b.any
  404bf4:	bl	401eb0 <__errno_location@plt>
  404bf8:	ldr	w0, [x0]
  404bfc:	cmp	w0, #0x20
  404c00:	b.eq	404c8c <__fxstatat@plt+0x2d6c>  // b.none
  404c04:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404c08:	add	x0, x0, #0x240
  404c0c:	bl	401ee0 <gettext@plt>
  404c10:	str	x0, [sp, #40]
  404c14:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404c18:	add	x0, x0, #0x340
  404c1c:	ldr	x0, [x0]
  404c20:	cmp	x0, #0x0
  404c24:	b.eq	404c60 <__fxstatat@plt+0x2d40>  // b.none
  404c28:	bl	401eb0 <__errno_location@plt>
  404c2c:	ldr	w19, [x0]
  404c30:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404c34:	add	x0, x0, #0x340
  404c38:	ldr	x0, [x0]
  404c3c:	bl	407fbc <__fxstatat@plt+0x609c>
  404c40:	ldr	x4, [sp, #40]
  404c44:	mov	x3, x0
  404c48:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404c4c:	add	x2, x0, #0x250
  404c50:	mov	w1, w19
  404c54:	mov	w0, #0x0                   	// #0
  404c58:	bl	401a90 <error@plt>
  404c5c:	b	404c7c <__fxstatat@plt+0x2d5c>
  404c60:	bl	401eb0 <__errno_location@plt>
  404c64:	ldr	w1, [x0]
  404c68:	ldr	x3, [sp, #40]
  404c6c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  404c70:	add	x2, x0, #0x258
  404c74:	mov	w0, #0x0                   	// #0
  404c78:	bl	401a90 <error@plt>
  404c7c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404c80:	add	x0, x0, #0x2a0
  404c84:	ldr	w0, [x0]
  404c88:	bl	401a60 <_exit@plt>
  404c8c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404c90:	add	x0, x0, #0x308
  404c94:	ldr	x0, [x0]
  404c98:	bl	40bb18 <__fxstatat@plt+0x9bf8>
  404c9c:	cmp	w0, #0x0
  404ca0:	b.eq	404cb4 <__fxstatat@plt+0x2d94>  // b.none
  404ca4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  404ca8:	add	x0, x0, #0x2a0
  404cac:	ldr	w0, [x0]
  404cb0:	bl	401a60 <_exit@plt>
  404cb4:	nop
  404cb8:	ldr	x19, [sp, #16]
  404cbc:	ldp	x29, x30, [sp], #48
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-48]!
  404cc8:	mov	x29, sp
  404ccc:	str	x0, [sp, #24]
  404cd0:	ldr	x0, [sp, #24]
  404cd4:	bl	404dac <__fxstatat@plt+0x2e8c>
  404cd8:	str	x0, [sp, #40]
  404cdc:	ldr	x0, [sp, #40]
  404ce0:	cmp	x0, #0x0
  404ce4:	b.ne	404cec <__fxstatat@plt+0x2dcc>  // b.any
  404ce8:	bl	40ab24 <__fxstatat@plt+0x8c04>
  404cec:	ldr	x0, [sp, #40]
  404cf0:	ldp	x29, x30, [sp], #48
  404cf4:	ret
  404cf8:	stp	x29, x30, [sp, #-48]!
  404cfc:	mov	x29, sp
  404d00:	str	x0, [sp, #24]
  404d04:	str	xzr, [sp, #32]
  404d08:	ldr	x0, [sp, #32]
  404d0c:	cmp	x0, #0x0
  404d10:	b.ne	404d34 <__fxstatat@plt+0x2e14>  // b.any
  404d14:	ldr	x0, [sp, #24]
  404d18:	ldrb	w0, [x0]
  404d1c:	cmp	w0, #0x2f
  404d20:	b.ne	404d2c <__fxstatat@plt+0x2e0c>  // b.any
  404d24:	mov	x0, #0x1                   	// #1
  404d28:	b	404d38 <__fxstatat@plt+0x2e18>
  404d2c:	mov	x0, #0x0                   	// #0
  404d30:	b	404d38 <__fxstatat@plt+0x2e18>
  404d34:	mov	x0, #0x0                   	// #0
  404d38:	ldr	x1, [sp, #32]
  404d3c:	add	x0, x1, x0
  404d40:	str	x0, [sp, #32]
  404d44:	ldr	x0, [sp, #24]
  404d48:	bl	404e54 <__fxstatat@plt+0x2f34>
  404d4c:	mov	x1, x0
  404d50:	ldr	x0, [sp, #24]
  404d54:	sub	x0, x1, x0
  404d58:	str	x0, [sp, #40]
  404d5c:	b	404d88 <__fxstatat@plt+0x2e68>
  404d60:	ldr	x0, [sp, #40]
  404d64:	sub	x0, x0, #0x1
  404d68:	ldr	x1, [sp, #24]
  404d6c:	add	x0, x1, x0
  404d70:	ldrb	w0, [x0]
  404d74:	cmp	w0, #0x2f
  404d78:	b.ne	404d9c <__fxstatat@plt+0x2e7c>  // b.any
  404d7c:	ldr	x0, [sp, #40]
  404d80:	sub	x0, x0, #0x1
  404d84:	str	x0, [sp, #40]
  404d88:	ldr	x1, [sp, #32]
  404d8c:	ldr	x0, [sp, #40]
  404d90:	cmp	x1, x0
  404d94:	b.cc	404d60 <__fxstatat@plt+0x2e40>  // b.lo, b.ul, b.last
  404d98:	b	404da0 <__fxstatat@plt+0x2e80>
  404d9c:	nop
  404da0:	ldr	x0, [sp, #40]
  404da4:	ldp	x29, x30, [sp], #48
  404da8:	ret
  404dac:	stp	x29, x30, [sp, #-64]!
  404db0:	mov	x29, sp
  404db4:	str	x0, [sp, #24]
  404db8:	ldr	x0, [sp, #24]
  404dbc:	bl	404cf8 <__fxstatat@plt+0x2dd8>
  404dc0:	str	x0, [sp, #56]
  404dc4:	ldr	x0, [sp, #56]
  404dc8:	cmp	x0, #0x0
  404dcc:	cset	w0, eq  // eq = none
  404dd0:	strb	w0, [sp, #55]
  404dd4:	ldrb	w1, [sp, #55]
  404dd8:	ldr	x0, [sp, #56]
  404ddc:	add	x0, x1, x0
  404de0:	add	x0, x0, #0x1
  404de4:	bl	401bb0 <malloc@plt>
  404de8:	str	x0, [sp, #40]
  404dec:	ldr	x0, [sp, #40]
  404df0:	cmp	x0, #0x0
  404df4:	b.ne	404e00 <__fxstatat@plt+0x2ee0>  // b.any
  404df8:	mov	x0, #0x0                   	// #0
  404dfc:	b	404e4c <__fxstatat@plt+0x2f2c>
  404e00:	ldr	x2, [sp, #56]
  404e04:	ldr	x1, [sp, #24]
  404e08:	ldr	x0, [sp, #40]
  404e0c:	bl	401a40 <memcpy@plt>
  404e10:	ldrb	w0, [sp, #55]
  404e14:	cmp	w0, #0x0
  404e18:	b.eq	404e38 <__fxstatat@plt+0x2f18>  // b.none
  404e1c:	ldr	x0, [sp, #56]
  404e20:	add	x1, x0, #0x1
  404e24:	str	x1, [sp, #56]
  404e28:	ldr	x1, [sp, #40]
  404e2c:	add	x0, x1, x0
  404e30:	mov	w1, #0x2e                  	// #46
  404e34:	strb	w1, [x0]
  404e38:	ldr	x1, [sp, #40]
  404e3c:	ldr	x0, [sp, #56]
  404e40:	add	x0, x1, x0
  404e44:	strb	wzr, [x0]
  404e48:	ldr	x0, [sp, #40]
  404e4c:	ldp	x29, x30, [sp], #64
  404e50:	ret
  404e54:	sub	sp, sp, #0x30
  404e58:	str	x0, [sp, #8]
  404e5c:	ldr	x0, [sp, #8]
  404e60:	str	x0, [sp, #40]
  404e64:	strb	wzr, [sp, #31]
  404e68:	b	404e78 <__fxstatat@plt+0x2f58>
  404e6c:	ldr	x0, [sp, #40]
  404e70:	add	x0, x0, #0x1
  404e74:	str	x0, [sp, #40]
  404e78:	ldr	x0, [sp, #40]
  404e7c:	ldrb	w0, [x0]
  404e80:	cmp	w0, #0x2f
  404e84:	b.eq	404e6c <__fxstatat@plt+0x2f4c>  // b.none
  404e88:	ldr	x0, [sp, #40]
  404e8c:	str	x0, [sp, #32]
  404e90:	b	404ed4 <__fxstatat@plt+0x2fb4>
  404e94:	ldr	x0, [sp, #32]
  404e98:	ldrb	w0, [x0]
  404e9c:	cmp	w0, #0x2f
  404ea0:	b.ne	404eb0 <__fxstatat@plt+0x2f90>  // b.any
  404ea4:	mov	w0, #0x1                   	// #1
  404ea8:	strb	w0, [sp, #31]
  404eac:	b	404ec8 <__fxstatat@plt+0x2fa8>
  404eb0:	ldrb	w0, [sp, #31]
  404eb4:	cmp	w0, #0x0
  404eb8:	b.eq	404ec8 <__fxstatat@plt+0x2fa8>  // b.none
  404ebc:	ldr	x0, [sp, #32]
  404ec0:	str	x0, [sp, #40]
  404ec4:	strb	wzr, [sp, #31]
  404ec8:	ldr	x0, [sp, #32]
  404ecc:	add	x0, x0, #0x1
  404ed0:	str	x0, [sp, #32]
  404ed4:	ldr	x0, [sp, #32]
  404ed8:	ldrb	w0, [x0]
  404edc:	cmp	w0, #0x0
  404ee0:	b.ne	404e94 <__fxstatat@plt+0x2f74>  // b.any
  404ee4:	ldr	x0, [sp, #40]
  404ee8:	add	sp, sp, #0x30
  404eec:	ret
  404ef0:	stp	x29, x30, [sp, #-48]!
  404ef4:	mov	x29, sp
  404ef8:	str	x0, [sp, #24]
  404efc:	str	xzr, [sp, #32]
  404f00:	ldr	x0, [sp, #24]
  404f04:	bl	401a70 <strlen@plt>
  404f08:	str	x0, [sp, #40]
  404f0c:	b	404f1c <__fxstatat@plt+0x2ffc>
  404f10:	ldr	x0, [sp, #40]
  404f14:	sub	x0, x0, #0x1
  404f18:	str	x0, [sp, #40]
  404f1c:	ldr	x0, [sp, #40]
  404f20:	cmp	x0, #0x1
  404f24:	b.ls	404f44 <__fxstatat@plt+0x3024>  // b.plast
  404f28:	ldr	x0, [sp, #40]
  404f2c:	sub	x0, x0, #0x1
  404f30:	ldr	x1, [sp, #24]
  404f34:	add	x0, x1, x0
  404f38:	ldrb	w0, [x0]
  404f3c:	cmp	w0, #0x2f
  404f40:	b.eq	404f10 <__fxstatat@plt+0x2ff0>  // b.none
  404f44:	ldr	x0, [sp, #40]
  404f48:	ldp	x29, x30, [sp], #48
  404f4c:	ret
  404f50:	stp	x29, x30, [sp, #-256]!
  404f54:	mov	x29, sp
  404f58:	str	x0, [sp, #24]
  404f5c:	str	w1, [sp, #20]
  404f60:	str	x2, [sp, #208]
  404f64:	str	x3, [sp, #216]
  404f68:	str	x4, [sp, #224]
  404f6c:	str	x5, [sp, #232]
  404f70:	str	x6, [sp, #240]
  404f74:	str	x7, [sp, #248]
  404f78:	str	q0, [sp, #80]
  404f7c:	str	q1, [sp, #96]
  404f80:	str	q2, [sp, #112]
  404f84:	str	q3, [sp, #128]
  404f88:	str	q4, [sp, #144]
  404f8c:	str	q5, [sp, #160]
  404f90:	str	q6, [sp, #176]
  404f94:	str	q7, [sp, #192]
  404f98:	str	wzr, [sp, #76]
  404f9c:	ldr	w0, [sp, #20]
  404fa0:	and	w0, w0, #0x40
  404fa4:	cmp	w0, #0x0
  404fa8:	b.eq	40502c <__fxstatat@plt+0x310c>  // b.none
  404fac:	add	x0, sp, #0x100
  404fb0:	str	x0, [sp, #40]
  404fb4:	add	x0, sp, #0x100
  404fb8:	str	x0, [sp, #48]
  404fbc:	add	x0, sp, #0xd0
  404fc0:	str	x0, [sp, #56]
  404fc4:	mov	w0, #0xffffffd0            	// #-48
  404fc8:	str	w0, [sp, #64]
  404fcc:	mov	w0, #0xffffff80            	// #-128
  404fd0:	str	w0, [sp, #68]
  404fd4:	ldr	w1, [sp, #64]
  404fd8:	ldr	x0, [sp, #40]
  404fdc:	cmp	w1, #0x0
  404fe0:	b.lt	404ff4 <__fxstatat@plt+0x30d4>  // b.tstop
  404fe4:	add	x1, x0, #0xb
  404fe8:	and	x1, x1, #0xfffffffffffffff8
  404fec:	str	x1, [sp, #40]
  404ff0:	b	405024 <__fxstatat@plt+0x3104>
  404ff4:	add	w2, w1, #0x8
  404ff8:	str	w2, [sp, #64]
  404ffc:	ldr	w2, [sp, #64]
  405000:	cmp	w2, #0x0
  405004:	b.le	405018 <__fxstatat@plt+0x30f8>
  405008:	add	x1, x0, #0xb
  40500c:	and	x1, x1, #0xfffffffffffffff8
  405010:	str	x1, [sp, #40]
  405014:	b	405024 <__fxstatat@plt+0x3104>
  405018:	ldr	x2, [sp, #48]
  40501c:	sxtw	x0, w1
  405020:	add	x0, x2, x0
  405024:	ldr	w0, [x0]
  405028:	str	w0, [sp, #76]
  40502c:	ldr	w2, [sp, #76]
  405030:	ldr	w1, [sp, #20]
  405034:	ldr	x0, [sp, #24]
  405038:	bl	401bd0 <open@plt>
  40503c:	bl	409e54 <__fxstatat@plt+0x7f34>
  405040:	ldp	x29, x30, [sp], #256
  405044:	ret
  405048:	stp	x29, x30, [sp, #-64]!
  40504c:	mov	x29, sp
  405050:	str	w0, [sp, #44]
  405054:	str	q0, [sp, #16]
  405058:	ldr	w0, [sp, #44]
  40505c:	cmp	w0, #0x1
  405060:	b.eq	4050d4 <__fxstatat@plt+0x31b4>  // b.none
  405064:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405068:	add	x0, x0, #0x310
  40506c:	ldr	q1, [x0]
  405070:	ldr	q0, [sp, #16]
  405074:	bl	40ddb8 <__fxstatat@plt+0xbe98>
  405078:	cmp	w0, #0x0
  40507c:	b.ge	4050d4 <__fxstatat@plt+0x31b4>  // b.tcont
  405080:	ldr	q0, [sp, #16]
  405084:	bl	40f798 <__fxstatat@plt+0xd878>
  405088:	str	x0, [sp, #56]
  40508c:	ldr	w0, [sp, #44]
  405090:	cmp	w0, #0x0
  405094:	b.ne	4050bc <__fxstatat@plt+0x319c>  // b.any
  405098:	ldr	x0, [sp, #56]
  40509c:	bl	40fa30 <__fxstatat@plt+0xdb10>
  4050a0:	mov	v1.16b, v0.16b
  4050a4:	ldr	q0, [sp, #16]
  4050a8:	bl	40d84c <__fxstatat@plt+0xb92c>
  4050ac:	cmp	w0, #0x0
  4050b0:	b.eq	4050bc <__fxstatat@plt+0x319c>  // b.none
  4050b4:	mov	w0, #0x1                   	// #1
  4050b8:	b	4050c0 <__fxstatat@plt+0x31a0>
  4050bc:	mov	w0, #0x0                   	// #0
  4050c0:	sxtw	x1, w0
  4050c4:	ldr	x0, [sp, #56]
  4050c8:	add	x0, x1, x0
  4050cc:	bl	40fa30 <__fxstatat@plt+0xdb10>
  4050d0:	str	q0, [sp, #16]
  4050d4:	ldr	q0, [sp, #16]
  4050d8:	ldp	x29, x30, [sp], #64
  4050dc:	ret
  4050e0:	stp	x29, x30, [sp, #-144]!
  4050e4:	mov	x29, sp
  4050e8:	str	x19, [sp, #16]
  4050ec:	str	x0, [sp, #56]
  4050f0:	str	x1, [sp, #48]
  4050f4:	str	x2, [sp, #40]
  4050f8:	str	x3, [sp, #32]
  4050fc:	mov	x0, #0xffffffffffffffff    	// #-1
  405100:	str	x0, [sp, #136]
  405104:	ldr	x0, [sp, #32]
  405108:	bl	401a70 <strlen@plt>
  40510c:	str	x0, [sp, #120]
  405110:	ldr	x0, [sp, #48]
  405114:	str	x0, [sp, #128]
  405118:	add	x0, sp, #0x48
  40511c:	ldr	x2, [sp, #48]
  405120:	ldr	x1, [sp, #56]
  405124:	bl	401a40 <memcpy@plt>
  405128:	ldr	x1, [sp, #56]
  40512c:	ldr	x0, [sp, #48]
  405130:	add	x19, x1, x0
  405134:	ldr	x0, [sp, #40]
  405138:	ldrb	w0, [x0]
  40513c:	strb	w0, [sp, #119]
  405140:	ldrb	w0, [sp, #119]
  405144:	cmp	w0, #0x0
  405148:	b.eq	405174 <__fxstatat@plt+0x3254>  // b.none
  40514c:	ldrb	w0, [sp, #119]
  405150:	cmp	w0, #0xff
  405154:	b.eq	405160 <__fxstatat@plt+0x3240>  // b.none
  405158:	ldrb	w0, [sp, #119]
  40515c:	b	405164 <__fxstatat@plt+0x3244>
  405160:	ldr	x0, [sp, #128]
  405164:	str	x0, [sp, #136]
  405168:	ldr	x0, [sp, #40]
  40516c:	add	x0, x0, #0x1
  405170:	str	x0, [sp, #40]
  405174:	ldr	x1, [sp, #128]
  405178:	ldr	x0, [sp, #136]
  40517c:	cmp	x1, x0
  405180:	b.cs	40518c <__fxstatat@plt+0x326c>  // b.hs, b.nlast
  405184:	ldr	x0, [sp, #128]
  405188:	str	x0, [sp, #136]
  40518c:	ldr	x0, [sp, #136]
  405190:	neg	x0, x0
  405194:	add	x19, x19, x0
  405198:	ldr	x1, [sp, #128]
  40519c:	ldr	x0, [sp, #136]
  4051a0:	sub	x0, x1, x0
  4051a4:	str	x0, [sp, #128]
  4051a8:	add	x1, sp, #0x48
  4051ac:	ldr	x0, [sp, #128]
  4051b0:	add	x0, x1, x0
  4051b4:	ldr	x2, [sp, #136]
  4051b8:	mov	x1, x0
  4051bc:	mov	x0, x19
  4051c0:	bl	401a40 <memcpy@plt>
  4051c4:	ldr	x0, [sp, #128]
  4051c8:	cmp	x0, #0x0
  4051cc:	b.ne	4051d8 <__fxstatat@plt+0x32b8>  // b.any
  4051d0:	mov	x0, x19
  4051d4:	b	4051f8 <__fxstatat@plt+0x32d8>
  4051d8:	ldr	x0, [sp, #120]
  4051dc:	neg	x0, x0
  4051e0:	add	x19, x19, x0
  4051e4:	ldr	x2, [sp, #120]
  4051e8:	ldr	x1, [sp, #32]
  4051ec:	mov	x0, x19
  4051f0:	bl	401a40 <memcpy@plt>
  4051f4:	b	405134 <__fxstatat@plt+0x3214>
  4051f8:	ldr	x19, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #144
  405200:	ret
  405204:	stp	x29, x30, [sp, #-320]!
  405208:	mov	x29, sp
  40520c:	str	x0, [sp, #72]
  405210:	str	x1, [sp, #64]
  405214:	str	w2, [sp, #60]
  405218:	str	x3, [sp, #48]
  40521c:	str	x4, [sp, #40]
  405220:	ldr	w0, [sp, #60]
  405224:	and	w0, w0, #0x3
  405228:	str	w0, [sp, #196]
  40522c:	ldr	w0, [sp, #60]
  405230:	and	w0, w0, #0x20
  405234:	cmp	w0, #0x0
  405238:	b.eq	405244 <__fxstatat@plt+0x3324>  // b.none
  40523c:	mov	w0, #0x400                 	// #1024
  405240:	b	405248 <__fxstatat@plt+0x3328>
  405244:	mov	w0, #0x3e8                 	// #1000
  405248:	str	w0, [sp, #192]
  40524c:	mov	w0, #0xffffffff            	// #-1
  405250:	str	w0, [sp, #304]
  405254:	mov	w0, #0x8                   	// #8
  405258:	str	w0, [sp, #188]
  40525c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405260:	add	x0, x0, #0x270
  405264:	str	x0, [sp, #264]
  405268:	mov	x0, #0x1                   	// #1
  40526c:	str	x0, [sp, #256]
  405270:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405274:	add	x0, x0, #0x278
  405278:	str	x0, [sp, #176]
  40527c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405280:	add	x0, x0, #0x278
  405284:	str	x0, [sp, #248]
  405288:	bl	401b20 <localeconv@plt>
  40528c:	str	x0, [sp, #168]
  405290:	ldr	x0, [sp, #168]
  405294:	ldr	x0, [x0]
  405298:	bl	401a70 <strlen@plt>
  40529c:	str	x0, [sp, #160]
  4052a0:	ldr	x0, [sp, #160]
  4052a4:	cmp	x0, #0x0
  4052a8:	b.eq	4052cc <__fxstatat@plt+0x33ac>  // b.none
  4052ac:	ldr	x0, [sp, #160]
  4052b0:	cmp	x0, #0x10
  4052b4:	b.hi	4052cc <__fxstatat@plt+0x33ac>  // b.pmore
  4052b8:	ldr	x0, [sp, #168]
  4052bc:	ldr	x0, [x0]
  4052c0:	str	x0, [sp, #264]
  4052c4:	ldr	x0, [sp, #160]
  4052c8:	str	x0, [sp, #256]
  4052cc:	ldr	x0, [sp, #168]
  4052d0:	ldr	x0, [x0, #16]
  4052d4:	str	x0, [sp, #176]
  4052d8:	ldr	x0, [sp, #168]
  4052dc:	ldr	x0, [x0, #8]
  4052e0:	bl	401a70 <strlen@plt>
  4052e4:	cmp	x0, #0x10
  4052e8:	b.hi	4052f8 <__fxstatat@plt+0x33d8>  // b.pmore
  4052ec:	ldr	x0, [sp, #168]
  4052f0:	ldr	x0, [x0, #8]
  4052f4:	str	x0, [sp, #248]
  4052f8:	ldr	x0, [sp, #64]
  4052fc:	add	x0, x0, #0x287
  405300:	str	x0, [sp, #288]
  405304:	ldr	x0, [sp, #288]
  405308:	str	x0, [sp, #296]
  40530c:	ldr	x1, [sp, #40]
  405310:	ldr	x0, [sp, #48]
  405314:	cmp	x1, x0
  405318:	b.hi	405380 <__fxstatat@plt+0x3460>  // b.pmore
  40531c:	ldr	x0, [sp, #48]
  405320:	ldr	x1, [sp, #40]
  405324:	udiv	x2, x0, x1
  405328:	ldr	x1, [sp, #40]
  40532c:	mul	x1, x2, x1
  405330:	sub	x0, x0, x1
  405334:	cmp	x0, #0x0
  405338:	b.ne	405470 <__fxstatat@plt+0x3550>  // b.any
  40533c:	ldr	x1, [sp, #48]
  405340:	ldr	x0, [sp, #40]
  405344:	udiv	x0, x1, x0
  405348:	str	x0, [sp, #128]
  40534c:	ldr	x1, [sp, #72]
  405350:	ldr	x0, [sp, #128]
  405354:	mul	x0, x1, x0
  405358:	str	x0, [sp, #312]
  40535c:	ldr	x1, [sp, #312]
  405360:	ldr	x0, [sp, #128]
  405364:	udiv	x0, x1, x0
  405368:	ldr	x1, [sp, #72]
  40536c:	cmp	x1, x0
  405370:	b.ne	405470 <__fxstatat@plt+0x3550>  // b.any
  405374:	str	wzr, [sp, #308]
  405378:	str	wzr, [sp, #276]
  40537c:	b	405680 <__fxstatat@plt+0x3760>
  405380:	ldr	x0, [sp, #48]
  405384:	cmp	x0, #0x0
  405388:	b.eq	405470 <__fxstatat@plt+0x3550>  // b.none
  40538c:	ldr	x0, [sp, #40]
  405390:	ldr	x1, [sp, #48]
  405394:	udiv	x2, x0, x1
  405398:	ldr	x1, [sp, #48]
  40539c:	mul	x1, x2, x1
  4053a0:	sub	x0, x0, x1
  4053a4:	cmp	x0, #0x0
  4053a8:	b.ne	405470 <__fxstatat@plt+0x3550>  // b.any
  4053ac:	ldr	x1, [sp, #40]
  4053b0:	ldr	x0, [sp, #48]
  4053b4:	udiv	x0, x1, x0
  4053b8:	str	x0, [sp, #152]
  4053bc:	ldr	x0, [sp, #72]
  4053c0:	ldr	x1, [sp, #152]
  4053c4:	udiv	x2, x0, x1
  4053c8:	ldr	x1, [sp, #152]
  4053cc:	mul	x1, x2, x1
  4053d0:	sub	x1, x0, x1
  4053d4:	mov	x0, x1
  4053d8:	lsl	x0, x0, #2
  4053dc:	add	x0, x0, x1
  4053e0:	lsl	x0, x0, #1
  4053e4:	str	x0, [sp, #144]
  4053e8:	ldr	x0, [sp, #144]
  4053ec:	ldr	x1, [sp, #152]
  4053f0:	udiv	x2, x0, x1
  4053f4:	ldr	x1, [sp, #152]
  4053f8:	mul	x1, x2, x1
  4053fc:	sub	x0, x0, x1
  405400:	lsl	x0, x0, #1
  405404:	str	x0, [sp, #136]
  405408:	ldr	x1, [sp, #72]
  40540c:	ldr	x0, [sp, #152]
  405410:	udiv	x0, x1, x0
  405414:	str	x0, [sp, #312]
  405418:	ldr	x1, [sp, #144]
  40541c:	ldr	x0, [sp, #152]
  405420:	udiv	x0, x1, x0
  405424:	str	w0, [sp, #308]
  405428:	ldr	x1, [sp, #136]
  40542c:	ldr	x0, [sp, #152]
  405430:	cmp	x1, x0
  405434:	b.cs	40544c <__fxstatat@plt+0x352c>  // b.hs, b.nlast
  405438:	ldr	x0, [sp, #136]
  40543c:	cmp	x0, #0x0
  405440:	cset	w0, ne  // ne = any
  405444:	and	w0, w0, #0xff
  405448:	b	405468 <__fxstatat@plt+0x3548>
  40544c:	ldr	x1, [sp, #152]
  405450:	ldr	x0, [sp, #136]
  405454:	cmp	x1, x0
  405458:	b.cs	405464 <__fxstatat@plt+0x3544>  // b.hs, b.nlast
  40545c:	mov	w0, #0x3                   	// #3
  405460:	b	405468 <__fxstatat@plt+0x3548>
  405464:	mov	w0, #0x2                   	// #2
  405468:	str	w0, [sp, #276]
  40546c:	b	405680 <__fxstatat@plt+0x3760>
  405470:	ldr	x0, [sp, #40]
  405474:	bl	40fa30 <__fxstatat@plt+0xdb10>
  405478:	str	q0, [sp, #112]
  40547c:	ldr	x0, [sp, #72]
  405480:	bl	40fa30 <__fxstatat@plt+0xdb10>
  405484:	str	q0, [sp, #16]
  405488:	ldr	x0, [sp, #48]
  40548c:	bl	40fa30 <__fxstatat@plt+0xdb10>
  405490:	ldr	q1, [sp, #112]
  405494:	bl	40c14c <__fxstatat@plt+0xa22c>
  405498:	mov	v1.16b, v0.16b
  40549c:	ldr	q0, [sp, #16]
  4054a0:	bl	40e0ec <__fxstatat@plt+0xc1cc>
  4054a4:	str	q0, [sp, #96]
  4054a8:	ldr	w0, [sp, #60]
  4054ac:	and	w0, w0, #0x10
  4054b0:	cmp	w0, #0x0
  4054b4:	b.ne	4054e8 <__fxstatat@plt+0x35c8>  // b.any
  4054b8:	ldr	q0, [sp, #96]
  4054bc:	ldr	w0, [sp, #196]
  4054c0:	bl	405048 <__fxstatat@plt+0x3128>
  4054c4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4054c8:	add	x1, x0, #0x280
  4054cc:	ldr	x0, [sp, #64]
  4054d0:	bl	401ac0 <sprintf@plt>
  4054d4:	ldr	x0, [sp, #64]
  4054d8:	bl	401a70 <strlen@plt>
  4054dc:	str	x0, [sp, #240]
  4054e0:	str	xzr, [sp, #232]
  4054e4:	b	405640 <__fxstatat@plt+0x3720>
  4054e8:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4054ec:	add	x0, x0, #0x320
  4054f0:	ldr	q0, [x0]
  4054f4:	str	q0, [sp, #208]
  4054f8:	str	wzr, [sp, #304]
  4054fc:	ldr	w0, [sp, #192]
  405500:	bl	40f620 <__fxstatat@plt+0xd700>
  405504:	mov	v1.16b, v0.16b
  405508:	ldr	q0, [sp, #208]
  40550c:	bl	40e0ec <__fxstatat@plt+0xc1cc>
  405510:	str	q0, [sp, #208]
  405514:	ldr	w0, [sp, #304]
  405518:	add	w0, w0, #0x1
  40551c:	str	w0, [sp, #304]
  405520:	ldr	w0, [sp, #192]
  405524:	bl	40f620 <__fxstatat@plt+0xd700>
  405528:	ldr	q1, [sp, #208]
  40552c:	bl	40e0ec <__fxstatat@plt+0xc1cc>
  405530:	mov	v1.16b, v0.16b
  405534:	ldr	q0, [sp, #96]
  405538:	bl	40da84 <__fxstatat@plt+0xbb64>
  40553c:	cmp	w0, #0x0
  405540:	b.lt	405554 <__fxstatat@plt+0x3634>  // b.tstop
  405544:	ldr	w1, [sp, #304]
  405548:	ldr	w0, [sp, #188]
  40554c:	cmp	w1, w0
  405550:	b.lt	4054fc <__fxstatat@plt+0x35dc>  // b.tstop
  405554:	ldr	q1, [sp, #208]
  405558:	ldr	q0, [sp, #96]
  40555c:	bl	40c14c <__fxstatat@plt+0xa22c>
  405560:	str	q0, [sp, #96]
  405564:	ldr	q0, [sp, #96]
  405568:	ldr	w0, [sp, #196]
  40556c:	bl	405048 <__fxstatat@plt+0x3128>
  405570:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405574:	add	x1, x0, #0x288
  405578:	ldr	x0, [sp, #64]
  40557c:	bl	401ac0 <sprintf@plt>
  405580:	ldr	x0, [sp, #64]
  405584:	bl	401a70 <strlen@plt>
  405588:	str	x0, [sp, #240]
  40558c:	ldr	x0, [sp, #256]
  405590:	add	x0, x0, #0x1
  405594:	str	x0, [sp, #232]
  405598:	ldr	w0, [sp, #60]
  40559c:	and	w0, w0, #0x20
  4055a0:	cmp	w0, #0x0
  4055a4:	cset	w0, eq  // eq = none
  4055a8:	and	w0, w0, #0xff
  4055ac:	and	x1, x0, #0xff
  4055b0:	ldr	x0, [sp, #232]
  4055b4:	add	x0, x1, x0
  4055b8:	add	x0, x0, #0x1
  4055bc:	ldr	x1, [sp, #240]
  4055c0:	cmp	x1, x0
  4055c4:	b.hi	4055f4 <__fxstatat@plt+0x36d4>  // b.pmore
  4055c8:	ldr	w0, [sp, #60]
  4055cc:	and	w0, w0, #0x8
  4055d0:	cmp	w0, #0x0
  4055d4:	b.eq	405640 <__fxstatat@plt+0x3720>  // b.none
  4055d8:	ldr	x0, [sp, #240]
  4055dc:	sub	x0, x0, #0x1
  4055e0:	ldr	x1, [sp, #64]
  4055e4:	add	x0, x1, x0
  4055e8:	ldrb	w0, [x0]
  4055ec:	cmp	w0, #0x30
  4055f0:	b.ne	405640 <__fxstatat@plt+0x3720>  // b.any
  4055f4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4055f8:	add	x0, x0, #0x330
  4055fc:	ldr	q1, [x0]
  405600:	ldr	q0, [sp, #96]
  405604:	bl	40e0ec <__fxstatat@plt+0xc1cc>
  405608:	ldr	w0, [sp, #196]
  40560c:	bl	405048 <__fxstatat@plt+0x3128>
  405610:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405614:	add	x0, x0, #0x330
  405618:	ldr	q1, [x0]
  40561c:	bl	40c14c <__fxstatat@plt+0xa22c>
  405620:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405624:	add	x1, x0, #0x280
  405628:	ldr	x0, [sp, #64]
  40562c:	bl	401ac0 <sprintf@plt>
  405630:	ldr	x0, [sp, #64]
  405634:	bl	401a70 <strlen@plt>
  405638:	str	x0, [sp, #240]
  40563c:	str	xzr, [sp, #232]
  405640:	ldr	x0, [sp, #240]
  405644:	neg	x0, x0
  405648:	ldr	x1, [sp, #288]
  40564c:	add	x0, x1, x0
  405650:	str	x0, [sp, #296]
  405654:	ldr	x2, [sp, #240]
  405658:	ldr	x1, [sp, #64]
  40565c:	ldr	x0, [sp, #296]
  405660:	bl	401a50 <memmove@plt>
  405664:	ldr	x1, [sp, #240]
  405668:	ldr	x0, [sp, #232]
  40566c:	sub	x0, x1, x0
  405670:	ldr	x1, [sp, #296]
  405674:	add	x0, x1, x0
  405678:	str	x0, [sp, #280]
  40567c:	b	405a5c <__fxstatat@plt+0x3b3c>
  405680:	ldr	w0, [sp, #60]
  405684:	and	w0, w0, #0x10
  405688:	cmp	w0, #0x0
  40568c:	b.eq	4058bc <__fxstatat@plt+0x399c>  // b.none
  405690:	str	wzr, [sp, #304]
  405694:	ldr	w0, [sp, #192]
  405698:	ldr	x1, [sp, #312]
  40569c:	cmp	x1, x0
  4056a0:	b.cc	4058bc <__fxstatat@plt+0x399c>  // b.lo, b.ul, b.last
  4056a4:	ldr	w1, [sp, #192]
  4056a8:	ldr	x0, [sp, #312]
  4056ac:	udiv	x2, x0, x1
  4056b0:	mul	x1, x2, x1
  4056b4:	sub	x0, x0, x1
  4056b8:	mov	w1, w0
  4056bc:	mov	w0, w1
  4056c0:	lsl	w0, w0, #2
  4056c4:	add	w0, w0, w1
  4056c8:	lsl	w0, w0, #1
  4056cc:	mov	w1, w0
  4056d0:	ldr	w0, [sp, #308]
  4056d4:	add	w0, w1, w0
  4056d8:	str	w0, [sp, #92]
  4056dc:	ldr	w0, [sp, #92]
  4056e0:	ldr	w1, [sp, #192]
  4056e4:	udiv	w2, w0, w1
  4056e8:	ldr	w1, [sp, #192]
  4056ec:	mul	w1, w2, w1
  4056f0:	sub	w0, w0, w1
  4056f4:	lsl	w0, w0, #1
  4056f8:	ldr	w1, [sp, #276]
  4056fc:	asr	w1, w1, #1
  405700:	add	w0, w0, w1
  405704:	str	w0, [sp, #88]
  405708:	ldr	w0, [sp, #192]
  40570c:	ldr	x1, [sp, #312]
  405710:	udiv	x0, x1, x0
  405714:	str	x0, [sp, #312]
  405718:	ldr	w1, [sp, #92]
  40571c:	ldr	w0, [sp, #192]
  405720:	udiv	w0, w1, w0
  405724:	str	w0, [sp, #308]
  405728:	ldr	w1, [sp, #88]
  40572c:	ldr	w0, [sp, #192]
  405730:	cmp	w1, w0
  405734:	b.cs	405754 <__fxstatat@plt+0x3834>  // b.hs, b.nlast
  405738:	ldr	w1, [sp, #276]
  40573c:	ldr	w0, [sp, #88]
  405740:	add	w0, w1, w0
  405744:	cmp	w0, #0x0
  405748:	cset	w0, ne  // ne = any
  40574c:	and	w0, w0, #0xff
  405750:	b	405778 <__fxstatat@plt+0x3858>
  405754:	ldr	w1, [sp, #276]
  405758:	ldr	w0, [sp, #88]
  40575c:	add	w0, w1, w0
  405760:	ldr	w1, [sp, #192]
  405764:	cmp	w1, w0
  405768:	b.cs	405774 <__fxstatat@plt+0x3854>  // b.hs, b.nlast
  40576c:	mov	w0, #0x3                   	// #3
  405770:	b	405778 <__fxstatat@plt+0x3858>
  405774:	mov	w0, #0x2                   	// #2
  405778:	str	w0, [sp, #276]
  40577c:	ldr	w0, [sp, #304]
  405780:	add	w0, w0, #0x1
  405784:	str	w0, [sp, #304]
  405788:	ldr	w0, [sp, #192]
  40578c:	ldr	x1, [sp, #312]
  405790:	cmp	x1, x0
  405794:	b.cc	4057a8 <__fxstatat@plt+0x3888>  // b.lo, b.ul, b.last
  405798:	ldr	w1, [sp, #304]
  40579c:	ldr	w0, [sp, #188]
  4057a0:	cmp	w1, w0
  4057a4:	b.lt	4056a4 <__fxstatat@plt+0x3784>  // b.tstop
  4057a8:	ldr	x0, [sp, #312]
  4057ac:	cmp	x0, #0x9
  4057b0:	b.hi	4058bc <__fxstatat@plt+0x399c>  // b.pmore
  4057b4:	ldr	w0, [sp, #196]
  4057b8:	cmp	w0, #0x1
  4057bc:	b.ne	4057e0 <__fxstatat@plt+0x38c0>  // b.any
  4057c0:	ldr	w0, [sp, #308]
  4057c4:	and	w1, w0, #0x1
  4057c8:	ldr	w0, [sp, #276]
  4057cc:	add	w0, w1, w0
  4057d0:	cmp	w0, #0x2
  4057d4:	cset	w0, gt
  4057d8:	and	w0, w0, #0xff
  4057dc:	b	40580c <__fxstatat@plt+0x38ec>
  4057e0:	ldr	w0, [sp, #196]
  4057e4:	cmp	w0, #0x0
  4057e8:	b.ne	405800 <__fxstatat@plt+0x38e0>  // b.any
  4057ec:	ldr	w0, [sp, #276]
  4057f0:	cmp	w0, #0x0
  4057f4:	b.le	405800 <__fxstatat@plt+0x38e0>
  4057f8:	mov	w0, #0x1                   	// #1
  4057fc:	b	405804 <__fxstatat@plt+0x38e4>
  405800:	mov	w0, #0x0                   	// #0
  405804:	and	w0, w0, #0x1
  405808:	and	w0, w0, #0xff
  40580c:	cmp	w0, #0x0
  405810:	b.eq	405840 <__fxstatat@plt+0x3920>  // b.none
  405814:	ldr	w0, [sp, #308]
  405818:	add	w0, w0, #0x1
  40581c:	str	w0, [sp, #308]
  405820:	str	wzr, [sp, #276]
  405824:	ldr	w0, [sp, #308]
  405828:	cmp	w0, #0xa
  40582c:	b.ne	405840 <__fxstatat@plt+0x3920>  // b.any
  405830:	ldr	x0, [sp, #312]
  405834:	add	x0, x0, #0x1
  405838:	str	x0, [sp, #312]
  40583c:	str	wzr, [sp, #308]
  405840:	ldr	x0, [sp, #312]
  405844:	cmp	x0, #0x9
  405848:	b.hi	4058bc <__fxstatat@plt+0x399c>  // b.pmore
  40584c:	ldr	w0, [sp, #308]
  405850:	cmp	w0, #0x0
  405854:	b.ne	405868 <__fxstatat@plt+0x3948>  // b.any
  405858:	ldr	w0, [sp, #60]
  40585c:	and	w0, w0, #0x8
  405860:	cmp	w0, #0x0
  405864:	b.ne	4058bc <__fxstatat@plt+0x399c>  // b.any
  405868:	ldr	w0, [sp, #308]
  40586c:	and	w0, w0, #0xff
  405870:	ldr	x1, [sp, #296]
  405874:	sub	x1, x1, #0x1
  405878:	str	x1, [sp, #296]
  40587c:	add	w0, w0, #0x30
  405880:	and	w1, w0, #0xff
  405884:	ldr	x0, [sp, #296]
  405888:	strb	w1, [x0]
  40588c:	ldr	x0, [sp, #256]
  405890:	neg	x0, x0
  405894:	ldr	x1, [sp, #296]
  405898:	add	x0, x1, x0
  40589c:	str	x0, [sp, #296]
  4058a0:	ldr	x2, [sp, #256]
  4058a4:	ldr	x1, [sp, #264]
  4058a8:	ldr	x0, [sp, #296]
  4058ac:	bl	401a40 <memcpy@plt>
  4058b0:	str	wzr, [sp, #276]
  4058b4:	ldr	w0, [sp, #276]
  4058b8:	str	w0, [sp, #308]
  4058bc:	ldr	w0, [sp, #196]
  4058c0:	cmp	w0, #0x1
  4058c4:	b.ne	405900 <__fxstatat@plt+0x39e0>  // b.any
  4058c8:	ldrsw	x1, [sp, #276]
  4058cc:	ldr	x0, [sp, #312]
  4058d0:	and	x0, x0, #0x1
  4058d4:	add	x0, x1, x0
  4058d8:	cmp	x0, #0x0
  4058dc:	cset	w0, ne  // ne = any
  4058e0:	and	w0, w0, #0xff
  4058e4:	mov	w1, w0
  4058e8:	ldr	w0, [sp, #308]
  4058ec:	add	w0, w1, w0
  4058f0:	cmp	w0, #0x5
  4058f4:	cset	w0, gt
  4058f8:	and	w0, w0, #0xff
  4058fc:	b	405934 <__fxstatat@plt+0x3a14>
  405900:	ldr	w0, [sp, #196]
  405904:	cmp	w0, #0x0
  405908:	b.ne	405928 <__fxstatat@plt+0x3a08>  // b.any
  40590c:	ldr	w1, [sp, #308]
  405910:	ldr	w0, [sp, #276]
  405914:	add	w0, w1, w0
  405918:	cmp	w0, #0x0
  40591c:	b.le	405928 <__fxstatat@plt+0x3a08>
  405920:	mov	w0, #0x1                   	// #1
  405924:	b	40592c <__fxstatat@plt+0x3a0c>
  405928:	mov	w0, #0x0                   	// #0
  40592c:	and	w0, w0, #0x1
  405930:	and	w0, w0, #0xff
  405934:	cmp	w0, #0x0
  405938:	b.eq	4059d8 <__fxstatat@plt+0x3ab8>  // b.none
  40593c:	ldr	x0, [sp, #312]
  405940:	add	x0, x0, #0x1
  405944:	str	x0, [sp, #312]
  405948:	ldr	w0, [sp, #60]
  40594c:	and	w0, w0, #0x10
  405950:	cmp	w0, #0x0
  405954:	b.eq	4059d8 <__fxstatat@plt+0x3ab8>  // b.none
  405958:	ldr	w0, [sp, #192]
  40595c:	ldr	x1, [sp, #312]
  405960:	cmp	x1, x0
  405964:	b.ne	4059d8 <__fxstatat@plt+0x3ab8>  // b.any
  405968:	ldr	w1, [sp, #304]
  40596c:	ldr	w0, [sp, #188]
  405970:	cmp	w1, w0
  405974:	b.ge	4059d8 <__fxstatat@plt+0x3ab8>  // b.tcont
  405978:	ldr	w0, [sp, #304]
  40597c:	add	w0, w0, #0x1
  405980:	str	w0, [sp, #304]
  405984:	ldr	w0, [sp, #60]
  405988:	and	w0, w0, #0x8
  40598c:	cmp	w0, #0x0
  405990:	b.ne	4059d0 <__fxstatat@plt+0x3ab0>  // b.any
  405994:	ldr	x0, [sp, #296]
  405998:	sub	x0, x0, #0x1
  40599c:	str	x0, [sp, #296]
  4059a0:	ldr	x0, [sp, #296]
  4059a4:	mov	w1, #0x30                  	// #48
  4059a8:	strb	w1, [x0]
  4059ac:	ldr	x0, [sp, #256]
  4059b0:	neg	x0, x0
  4059b4:	ldr	x1, [sp, #296]
  4059b8:	add	x0, x1, x0
  4059bc:	str	x0, [sp, #296]
  4059c0:	ldr	x2, [sp, #256]
  4059c4:	ldr	x1, [sp, #264]
  4059c8:	ldr	x0, [sp, #296]
  4059cc:	bl	401a40 <memcpy@plt>
  4059d0:	mov	x0, #0x1                   	// #1
  4059d4:	str	x0, [sp, #312]
  4059d8:	ldr	x0, [sp, #296]
  4059dc:	str	x0, [sp, #280]
  4059e0:	ldr	x2, [sp, #312]
  4059e4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4059e8:	movk	x0, #0xcccd
  4059ec:	umulh	x0, x2, x0
  4059f0:	lsr	x1, x0, #3
  4059f4:	mov	x0, x1
  4059f8:	lsl	x0, x0, #2
  4059fc:	add	x0, x0, x1
  405a00:	lsl	x0, x0, #1
  405a04:	sub	x1, x2, x0
  405a08:	mov	w0, w1
  405a0c:	str	w0, [sp, #84]
  405a10:	ldr	w0, [sp, #84]
  405a14:	and	w0, w0, #0xff
  405a18:	ldr	x1, [sp, #296]
  405a1c:	sub	x1, x1, #0x1
  405a20:	str	x1, [sp, #296]
  405a24:	add	w0, w0, #0x30
  405a28:	and	w1, w0, #0xff
  405a2c:	ldr	x0, [sp, #296]
  405a30:	strb	w1, [x0]
  405a34:	ldr	x1, [sp, #312]
  405a38:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405a3c:	movk	x0, #0xcccd
  405a40:	umulh	x0, x1, x0
  405a44:	lsr	x0, x0, #3
  405a48:	str	x0, [sp, #312]
  405a4c:	ldr	x0, [sp, #312]
  405a50:	cmp	x0, #0x0
  405a54:	b.ne	4059e0 <__fxstatat@plt+0x3ac0>  // b.any
  405a58:	nop
  405a5c:	ldr	w0, [sp, #60]
  405a60:	and	w0, w0, #0x4
  405a64:	cmp	w0, #0x0
  405a68:	b.eq	405a90 <__fxstatat@plt+0x3b70>  // b.none
  405a6c:	ldr	x1, [sp, #280]
  405a70:	ldr	x0, [sp, #296]
  405a74:	sub	x0, x1, x0
  405a78:	ldr	x3, [sp, #248]
  405a7c:	ldr	x2, [sp, #176]
  405a80:	mov	x1, x0
  405a84:	ldr	x0, [sp, #296]
  405a88:	bl	4050e0 <__fxstatat@plt+0x31c0>
  405a8c:	str	x0, [sp, #296]
  405a90:	ldr	w0, [sp, #60]
  405a94:	and	w0, w0, #0x80
  405a98:	cmp	w0, #0x0
  405a9c:	b.eq	405be0 <__fxstatat@plt+0x3cc0>  // b.none
  405aa0:	ldr	w0, [sp, #304]
  405aa4:	cmp	w0, #0x0
  405aa8:	b.ge	405b00 <__fxstatat@plt+0x3be0>  // b.tcont
  405aac:	str	wzr, [sp, #304]
  405ab0:	mov	x0, #0x1                   	// #1
  405ab4:	str	x0, [sp, #200]
  405ab8:	b	405ae8 <__fxstatat@plt+0x3bc8>
  405abc:	ldr	w0, [sp, #304]
  405ac0:	add	w0, w0, #0x1
  405ac4:	str	w0, [sp, #304]
  405ac8:	ldr	w1, [sp, #304]
  405acc:	ldr	w0, [sp, #188]
  405ad0:	cmp	w1, w0
  405ad4:	b.eq	405afc <__fxstatat@plt+0x3bdc>  // b.none
  405ad8:	ldr	w0, [sp, #192]
  405adc:	ldr	x1, [sp, #200]
  405ae0:	mul	x0, x1, x0
  405ae4:	str	x0, [sp, #200]
  405ae8:	ldr	x1, [sp, #200]
  405aec:	ldr	x0, [sp, #40]
  405af0:	cmp	x1, x0
  405af4:	b.cc	405abc <__fxstatat@plt+0x3b9c>  // b.lo, b.ul, b.last
  405af8:	b	405b00 <__fxstatat@plt+0x3be0>
  405afc:	nop
  405b00:	ldr	w0, [sp, #60]
  405b04:	and	w1, w0, #0x100
  405b08:	ldr	w0, [sp, #304]
  405b0c:	orr	w0, w1, w0
  405b10:	cmp	w0, #0x0
  405b14:	b.eq	405b3c <__fxstatat@plt+0x3c1c>  // b.none
  405b18:	ldr	w0, [sp, #60]
  405b1c:	and	w0, w0, #0x40
  405b20:	cmp	w0, #0x0
  405b24:	b.eq	405b3c <__fxstatat@plt+0x3c1c>  // b.none
  405b28:	ldr	x0, [sp, #288]
  405b2c:	add	x1, x0, #0x1
  405b30:	str	x1, [sp, #288]
  405b34:	mov	w1, #0x20                  	// #32
  405b38:	strb	w1, [x0]
  405b3c:	ldr	w0, [sp, #304]
  405b40:	cmp	w0, #0x0
  405b44:	b.eq	405b8c <__fxstatat@plt+0x3c6c>  // b.none
  405b48:	ldr	w0, [sp, #60]
  405b4c:	and	w0, w0, #0x20
  405b50:	cmp	w0, #0x0
  405b54:	b.ne	405b64 <__fxstatat@plt+0x3c44>  // b.any
  405b58:	ldr	w0, [sp, #304]
  405b5c:	cmp	w0, #0x1
  405b60:	b.eq	405b78 <__fxstatat@plt+0x3c58>  // b.none
  405b64:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405b68:	add	x1, x0, #0x260
  405b6c:	ldrsw	x0, [sp, #304]
  405b70:	ldrb	w1, [x1, x0]
  405b74:	b	405b7c <__fxstatat@plt+0x3c5c>
  405b78:	mov	w1, #0x6b                  	// #107
  405b7c:	ldr	x0, [sp, #288]
  405b80:	add	x2, x0, #0x1
  405b84:	str	x2, [sp, #288]
  405b88:	strb	w1, [x0]
  405b8c:	ldr	w0, [sp, #60]
  405b90:	and	w0, w0, #0x100
  405b94:	cmp	w0, #0x0
  405b98:	b.eq	405be0 <__fxstatat@plt+0x3cc0>  // b.none
  405b9c:	ldr	w0, [sp, #60]
  405ba0:	and	w0, w0, #0x20
  405ba4:	cmp	w0, #0x0
  405ba8:	b.eq	405bcc <__fxstatat@plt+0x3cac>  // b.none
  405bac:	ldr	w0, [sp, #304]
  405bb0:	cmp	w0, #0x0
  405bb4:	b.eq	405bcc <__fxstatat@plt+0x3cac>  // b.none
  405bb8:	ldr	x0, [sp, #288]
  405bbc:	add	x1, x0, #0x1
  405bc0:	str	x1, [sp, #288]
  405bc4:	mov	w1, #0x69                  	// #105
  405bc8:	strb	w1, [x0]
  405bcc:	ldr	x0, [sp, #288]
  405bd0:	add	x1, x0, #0x1
  405bd4:	str	x1, [sp, #288]
  405bd8:	mov	w1, #0x42                  	// #66
  405bdc:	strb	w1, [x0]
  405be0:	ldr	x0, [sp, #288]
  405be4:	strb	wzr, [x0]
  405be8:	ldr	x0, [sp, #296]
  405bec:	ldp	x29, x30, [sp], #320
  405bf0:	ret
  405bf4:	stp	x29, x30, [sp, #-16]!
  405bf8:	mov	x29, sp
  405bfc:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405c00:	add	x0, x0, #0x2c8
  405c04:	bl	401ec0 <getenv@plt>
  405c08:	cmp	x0, #0x0
  405c0c:	b.eq	405c18 <__fxstatat@plt+0x3cf8>  // b.none
  405c10:	mov	x0, #0x200                 	// #512
  405c14:	b	405c1c <__fxstatat@plt+0x3cfc>
  405c18:	mov	x0, #0x400                 	// #1024
  405c1c:	ldp	x29, x30, [sp], #16
  405c20:	ret
  405c24:	stp	x29, x30, [sp, #-80]!
  405c28:	mov	x29, sp
  405c2c:	str	x0, [sp, #40]
  405c30:	str	x1, [sp, #32]
  405c34:	str	x2, [sp, #24]
  405c38:	str	wzr, [sp, #76]
  405c3c:	ldr	x0, [sp, #40]
  405c40:	cmp	x0, #0x0
  405c44:	b.ne	405c94 <__fxstatat@plt+0x3d74>  // b.any
  405c48:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405c4c:	add	x0, x0, #0x2d8
  405c50:	bl	401ec0 <getenv@plt>
  405c54:	str	x0, [sp, #40]
  405c58:	ldr	x0, [sp, #40]
  405c5c:	cmp	x0, #0x0
  405c60:	b.ne	405c94 <__fxstatat@plt+0x3d74>  // b.any
  405c64:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405c68:	add	x0, x0, #0x2e8
  405c6c:	bl	401ec0 <getenv@plt>
  405c70:	str	x0, [sp, #40]
  405c74:	ldr	x0, [sp, #40]
  405c78:	cmp	x0, #0x0
  405c7c:	b.ne	405c94 <__fxstatat@plt+0x3d74>  // b.any
  405c80:	bl	405bf4 <__fxstatat@plt+0x3cd4>
  405c84:	mov	x1, x0
  405c88:	ldr	x0, [sp, #32]
  405c8c:	str	x1, [x0]
  405c90:	b	405df8 <__fxstatat@plt+0x3ed8>
  405c94:	ldr	x0, [sp, #40]
  405c98:	ldrb	w0, [x0]
  405c9c:	cmp	w0, #0x27
  405ca0:	b.ne	405cbc <__fxstatat@plt+0x3d9c>  // b.any
  405ca4:	ldr	w0, [sp, #76]
  405ca8:	orr	w0, w0, #0x4
  405cac:	str	w0, [sp, #76]
  405cb0:	ldr	x0, [sp, #40]
  405cb4:	add	x0, x0, #0x1
  405cb8:	str	x0, [sp, #40]
  405cbc:	mov	x3, #0x4                   	// #4
  405cc0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405cc4:	add	x2, x0, #0x2c0
  405cc8:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405ccc:	add	x1, x0, #0x2a8
  405cd0:	ldr	x0, [sp, #40]
  405cd4:	bl	404724 <__fxstatat@plt+0x2804>
  405cd8:	str	w0, [sp, #72]
  405cdc:	ldr	w0, [sp, #72]
  405ce0:	cmp	w0, #0x0
  405ce4:	b.lt	405d14 <__fxstatat@plt+0x3df4>  // b.tstop
  405ce8:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405cec:	add	x0, x0, #0x2c0
  405cf0:	ldrsw	x1, [sp, #72]
  405cf4:	ldr	w0, [x0, x1, lsl #2]
  405cf8:	ldr	w1, [sp, #76]
  405cfc:	orr	w0, w1, w0
  405d00:	str	w0, [sp, #76]
  405d04:	ldr	x0, [sp, #32]
  405d08:	mov	x1, #0x1                   	// #1
  405d0c:	str	x1, [x0]
  405d10:	b	405df8 <__fxstatat@plt+0x3ed8>
  405d14:	add	x1, sp, #0x38
  405d18:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405d1c:	add	x4, x0, #0x2f8
  405d20:	ldr	x3, [sp, #32]
  405d24:	mov	w2, #0x0                   	// #0
  405d28:	ldr	x0, [sp, #40]
  405d2c:	bl	40add4 <__fxstatat@plt+0x8eb4>
  405d30:	str	w0, [sp, #68]
  405d34:	ldr	w0, [sp, #68]
  405d38:	cmp	w0, #0x0
  405d3c:	b.eq	405dd0 <__fxstatat@plt+0x3eb0>  // b.none
  405d40:	ldr	x0, [sp, #24]
  405d44:	str	wzr, [x0]
  405d48:	ldr	w0, [sp, #68]
  405d4c:	b	405e08 <__fxstatat@plt+0x3ee8>
  405d50:	ldr	x0, [sp, #56]
  405d54:	ldr	x1, [sp, #40]
  405d58:	cmp	x1, x0
  405d5c:	b.ne	405dc4 <__fxstatat@plt+0x3ea4>  // b.any
  405d60:	ldr	w0, [sp, #76]
  405d64:	orr	w0, w0, #0x80
  405d68:	str	w0, [sp, #76]
  405d6c:	ldr	x0, [sp, #56]
  405d70:	sub	x0, x0, #0x1
  405d74:	ldrb	w0, [x0]
  405d78:	cmp	w0, #0x42
  405d7c:	b.ne	405d8c <__fxstatat@plt+0x3e6c>  // b.any
  405d80:	ldr	w0, [sp, #76]
  405d84:	orr	w0, w0, #0x100
  405d88:	str	w0, [sp, #76]
  405d8c:	ldr	x0, [sp, #56]
  405d90:	sub	x0, x0, #0x1
  405d94:	ldrb	w0, [x0]
  405d98:	cmp	w0, #0x42
  405d9c:	b.ne	405db4 <__fxstatat@plt+0x3e94>  // b.any
  405da0:	ldr	x0, [sp, #56]
  405da4:	sub	x0, x0, #0x2
  405da8:	ldrb	w0, [x0]
  405dac:	cmp	w0, #0x69
  405db0:	b.ne	405df4 <__fxstatat@plt+0x3ed4>  // b.any
  405db4:	ldr	w0, [sp, #76]
  405db8:	orr	w0, w0, #0x20
  405dbc:	str	w0, [sp, #76]
  405dc0:	b	405df4 <__fxstatat@plt+0x3ed4>
  405dc4:	ldr	x0, [sp, #40]
  405dc8:	add	x0, x0, #0x1
  405dcc:	str	x0, [sp, #40]
  405dd0:	ldr	x0, [sp, #40]
  405dd4:	ldrb	w0, [x0]
  405dd8:	cmp	w0, #0x2f
  405ddc:	b.ls	405d50 <__fxstatat@plt+0x3e30>  // b.plast
  405de0:	ldr	x0, [sp, #40]
  405de4:	ldrb	w0, [x0]
  405de8:	cmp	w0, #0x39
  405dec:	b.hi	405d50 <__fxstatat@plt+0x3e30>  // b.pmore
  405df0:	b	405df8 <__fxstatat@plt+0x3ed8>
  405df4:	nop
  405df8:	ldr	x0, [sp, #24]
  405dfc:	ldr	w1, [sp, #76]
  405e00:	str	w1, [x0]
  405e04:	mov	w0, #0x0                   	// #0
  405e08:	ldp	x29, x30, [sp], #80
  405e0c:	ret
  405e10:	stp	x29, x30, [sp, #-64]!
  405e14:	mov	x29, sp
  405e18:	str	x0, [sp, #40]
  405e1c:	str	x1, [sp, #32]
  405e20:	str	x2, [sp, #24]
  405e24:	ldr	x2, [sp, #32]
  405e28:	ldr	x1, [sp, #24]
  405e2c:	ldr	x0, [sp, #40]
  405e30:	bl	405c24 <__fxstatat@plt+0x3d04>
  405e34:	str	w0, [sp, #60]
  405e38:	ldr	x0, [sp, #24]
  405e3c:	ldr	x0, [x0]
  405e40:	cmp	x0, #0x0
  405e44:	b.ne	405e60 <__fxstatat@plt+0x3f40>  // b.any
  405e48:	bl	405bf4 <__fxstatat@plt+0x3cd4>
  405e4c:	mov	x1, x0
  405e50:	ldr	x0, [sp, #24]
  405e54:	str	x1, [x0]
  405e58:	mov	w0, #0x4                   	// #4
  405e5c:	str	w0, [sp, #60]
  405e60:	ldr	w0, [sp, #60]
  405e64:	ldp	x29, x30, [sp], #64
  405e68:	ret
  405e6c:	sub	sp, sp, #0x20
  405e70:	str	x0, [sp, #8]
  405e74:	str	x1, [sp]
  405e78:	ldr	x0, [sp]
  405e7c:	add	x0, x0, #0x14
  405e80:	str	x0, [sp, #24]
  405e84:	ldr	x0, [sp, #24]
  405e88:	strb	wzr, [x0]
  405e8c:	ldr	x2, [sp, #8]
  405e90:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405e94:	movk	x0, #0xcccd
  405e98:	umulh	x0, x2, x0
  405e9c:	lsr	x1, x0, #3
  405ea0:	mov	x0, x1
  405ea4:	lsl	x0, x0, #2
  405ea8:	add	x0, x0, x1
  405eac:	lsl	x0, x0, #1
  405eb0:	sub	x1, x2, x0
  405eb4:	and	w0, w1, #0xff
  405eb8:	ldr	x1, [sp, #24]
  405ebc:	sub	x1, x1, #0x1
  405ec0:	str	x1, [sp, #24]
  405ec4:	add	w0, w0, #0x30
  405ec8:	and	w1, w0, #0xff
  405ecc:	ldr	x0, [sp, #24]
  405ed0:	strb	w1, [x0]
  405ed4:	ldr	x1, [sp, #8]
  405ed8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405edc:	movk	x0, #0xcccd
  405ee0:	umulh	x0, x1, x0
  405ee4:	lsr	x0, x0, #3
  405ee8:	str	x0, [sp, #8]
  405eec:	ldr	x0, [sp, #8]
  405ef0:	cmp	x0, #0x0
  405ef4:	b.ne	405e8c <__fxstatat@plt+0x3f6c>  // b.any
  405ef8:	ldr	x0, [sp, #24]
  405efc:	add	sp, sp, #0x20
  405f00:	ret
  405f04:	stp	x29, x30, [sp, #-48]!
  405f08:	mov	x29, sp
  405f0c:	str	x0, [sp, #24]
  405f10:	ldr	x0, [sp, #24]
  405f14:	cmp	x0, #0x0
  405f18:	b.ne	405f44 <__fxstatat@plt+0x4024>  // b.any
  405f1c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  405f20:	add	x0, x0, #0x308
  405f24:	ldr	x0, [x0]
  405f28:	mov	x3, x0
  405f2c:	mov	x2, #0x37                  	// #55
  405f30:	mov	x1, #0x1                   	// #1
  405f34:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405f38:	add	x0, x0, #0x340
  405f3c:	bl	401dd0 <fwrite@plt>
  405f40:	bl	401cd0 <abort@plt>
  405f44:	mov	w1, #0x2f                  	// #47
  405f48:	ldr	x0, [sp, #24]
  405f4c:	bl	401c90 <strrchr@plt>
  405f50:	str	x0, [sp, #40]
  405f54:	ldr	x0, [sp, #40]
  405f58:	cmp	x0, #0x0
  405f5c:	b.eq	405f6c <__fxstatat@plt+0x404c>  // b.none
  405f60:	ldr	x0, [sp, #40]
  405f64:	add	x0, x0, #0x1
  405f68:	b	405f70 <__fxstatat@plt+0x4050>
  405f6c:	ldr	x0, [sp, #24]
  405f70:	str	x0, [sp, #32]
  405f74:	ldr	x1, [sp, #32]
  405f78:	ldr	x0, [sp, #24]
  405f7c:	sub	x0, x1, x0
  405f80:	cmp	x0, #0x6
  405f84:	b.le	405fec <__fxstatat@plt+0x40cc>
  405f88:	ldr	x0, [sp, #32]
  405f8c:	sub	x3, x0, #0x7
  405f90:	mov	x2, #0x7                   	// #7
  405f94:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405f98:	add	x1, x0, #0x378
  405f9c:	mov	x0, x3
  405fa0:	bl	401bf0 <strncmp@plt>
  405fa4:	cmp	w0, #0x0
  405fa8:	b.ne	405fec <__fxstatat@plt+0x40cc>  // b.any
  405fac:	ldr	x0, [sp, #32]
  405fb0:	str	x0, [sp, #24]
  405fb4:	mov	x2, #0x3                   	// #3
  405fb8:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  405fbc:	add	x1, x0, #0x380
  405fc0:	ldr	x0, [sp, #32]
  405fc4:	bl	401bf0 <strncmp@plt>
  405fc8:	cmp	w0, #0x0
  405fcc:	b.ne	405fec <__fxstatat@plt+0x40cc>  // b.any
  405fd0:	ldr	x0, [sp, #32]
  405fd4:	add	x0, x0, #0x3
  405fd8:	str	x0, [sp, #24]
  405fdc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  405fe0:	add	x0, x0, #0x328
  405fe4:	ldr	x1, [sp, #24]
  405fe8:	str	x1, [x0]
  405fec:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  405ff0:	add	x0, x0, #0x350
  405ff4:	ldr	x1, [sp, #24]
  405ff8:	str	x1, [x0]
  405ffc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  406000:	add	x0, x0, #0x300
  406004:	ldr	x1, [sp, #24]
  406008:	str	x1, [x0]
  40600c:	nop
  406010:	ldp	x29, x30, [sp], #48
  406014:	ret
  406018:	stp	x29, x30, [sp, #-48]!
  40601c:	mov	x29, sp
  406020:	str	x0, [sp, #24]
  406024:	bl	401eb0 <__errno_location@plt>
  406028:	ldr	w0, [x0]
  40602c:	str	w0, [sp, #44]
  406030:	ldr	x0, [sp, #24]
  406034:	cmp	x0, #0x0
  406038:	b.eq	406044 <__fxstatat@plt+0x4124>  // b.none
  40603c:	ldr	x0, [sp, #24]
  406040:	b	40604c <__fxstatat@plt+0x412c>
  406044:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  406048:	add	x0, x0, #0x358
  40604c:	mov	x1, #0x38                  	// #56
  406050:	bl	40aacc <__fxstatat@plt+0x8bac>
  406054:	str	x0, [sp, #32]
  406058:	bl	401eb0 <__errno_location@plt>
  40605c:	mov	x1, x0
  406060:	ldr	w0, [sp, #44]
  406064:	str	w0, [x1]
  406068:	ldr	x0, [sp, #32]
  40606c:	ldp	x29, x30, [sp], #48
  406070:	ret
  406074:	sub	sp, sp, #0x10
  406078:	str	x0, [sp, #8]
  40607c:	ldr	x0, [sp, #8]
  406080:	cmp	x0, #0x0
  406084:	b.eq	406090 <__fxstatat@plt+0x4170>  // b.none
  406088:	ldr	x0, [sp, #8]
  40608c:	b	406098 <__fxstatat@plt+0x4178>
  406090:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  406094:	add	x0, x0, #0x358
  406098:	ldr	w0, [x0]
  40609c:	add	sp, sp, #0x10
  4060a0:	ret
  4060a4:	sub	sp, sp, #0x10
  4060a8:	str	x0, [sp, #8]
  4060ac:	str	w1, [sp, #4]
  4060b0:	ldr	x0, [sp, #8]
  4060b4:	cmp	x0, #0x0
  4060b8:	b.eq	4060c4 <__fxstatat@plt+0x41a4>  // b.none
  4060bc:	ldr	x0, [sp, #8]
  4060c0:	b	4060cc <__fxstatat@plt+0x41ac>
  4060c4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4060c8:	add	x0, x0, #0x358
  4060cc:	ldr	w1, [sp, #4]
  4060d0:	str	w1, [x0]
  4060d4:	nop
  4060d8:	add	sp, sp, #0x10
  4060dc:	ret
  4060e0:	sub	sp, sp, #0x30
  4060e4:	str	x0, [sp, #8]
  4060e8:	strb	w1, [sp, #7]
  4060ec:	str	w2, [sp]
  4060f0:	ldrb	w0, [sp, #7]
  4060f4:	strb	w0, [sp, #47]
  4060f8:	ldr	x0, [sp, #8]
  4060fc:	cmp	x0, #0x0
  406100:	b.eq	40610c <__fxstatat@plt+0x41ec>  // b.none
  406104:	ldr	x0, [sp, #8]
  406108:	b	406114 <__fxstatat@plt+0x41f4>
  40610c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  406110:	add	x0, x0, #0x358
  406114:	add	x1, x0, #0x8
  406118:	ldrb	w0, [sp, #47]
  40611c:	lsr	w0, w0, #5
  406120:	and	w0, w0, #0xff
  406124:	and	x0, x0, #0xff
  406128:	lsl	x0, x0, #2
  40612c:	add	x0, x1, x0
  406130:	str	x0, [sp, #32]
  406134:	ldrb	w0, [sp, #47]
  406138:	and	w0, w0, #0x1f
  40613c:	str	w0, [sp, #28]
  406140:	ldr	x0, [sp, #32]
  406144:	ldr	w1, [x0]
  406148:	ldr	w0, [sp, #28]
  40614c:	lsr	w0, w1, w0
  406150:	and	w0, w0, #0x1
  406154:	str	w0, [sp, #24]
  406158:	ldr	x0, [sp, #32]
  40615c:	ldr	w0, [x0]
  406160:	ldr	w1, [sp]
  406164:	and	w2, w1, #0x1
  406168:	ldr	w1, [sp, #24]
  40616c:	eor	w2, w2, w1
  406170:	ldr	w1, [sp, #28]
  406174:	lsl	w1, w2, w1
  406178:	eor	w1, w0, w1
  40617c:	ldr	x0, [sp, #32]
  406180:	str	w1, [x0]
  406184:	ldr	w0, [sp, #24]
  406188:	add	sp, sp, #0x30
  40618c:	ret
  406190:	sub	sp, sp, #0x20
  406194:	str	x0, [sp, #8]
  406198:	str	w1, [sp, #4]
  40619c:	ldr	x0, [sp, #8]
  4061a0:	cmp	x0, #0x0
  4061a4:	b.ne	4061b4 <__fxstatat@plt+0x4294>  // b.any
  4061a8:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4061ac:	add	x0, x0, #0x358
  4061b0:	str	x0, [sp, #8]
  4061b4:	ldr	x0, [sp, #8]
  4061b8:	ldr	w0, [x0, #4]
  4061bc:	str	w0, [sp, #28]
  4061c0:	ldr	x0, [sp, #8]
  4061c4:	ldr	w1, [sp, #4]
  4061c8:	str	w1, [x0, #4]
  4061cc:	ldr	w0, [sp, #28]
  4061d0:	add	sp, sp, #0x20
  4061d4:	ret
  4061d8:	stp	x29, x30, [sp, #-48]!
  4061dc:	mov	x29, sp
  4061e0:	str	x0, [sp, #40]
  4061e4:	str	x1, [sp, #32]
  4061e8:	str	x2, [sp, #24]
  4061ec:	ldr	x0, [sp, #40]
  4061f0:	cmp	x0, #0x0
  4061f4:	b.ne	406204 <__fxstatat@plt+0x42e4>  // b.any
  4061f8:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4061fc:	add	x0, x0, #0x358
  406200:	str	x0, [sp, #40]
  406204:	ldr	x0, [sp, #40]
  406208:	mov	w1, #0xa                   	// #10
  40620c:	str	w1, [x0]
  406210:	ldr	x0, [sp, #32]
  406214:	cmp	x0, #0x0
  406218:	b.eq	406228 <__fxstatat@plt+0x4308>  // b.none
  40621c:	ldr	x0, [sp, #24]
  406220:	cmp	x0, #0x0
  406224:	b.ne	40622c <__fxstatat@plt+0x430c>  // b.any
  406228:	bl	401cd0 <abort@plt>
  40622c:	ldr	x0, [sp, #40]
  406230:	ldr	x1, [sp, #32]
  406234:	str	x1, [x0, #40]
  406238:	ldr	x0, [sp, #40]
  40623c:	ldr	x1, [sp, #24]
  406240:	str	x1, [x0, #48]
  406244:	nop
  406248:	ldp	x29, x30, [sp], #48
  40624c:	ret
  406250:	stp	x29, x30, [sp, #-96]!
  406254:	mov	x29, sp
  406258:	mov	x1, x8
  40625c:	str	w0, [sp, #28]
  406260:	stp	xzr, xzr, [sp, #40]
  406264:	stp	xzr, xzr, [sp, #56]
  406268:	stp	xzr, xzr, [sp, #72]
  40626c:	str	xzr, [sp, #88]
  406270:	ldr	w0, [sp, #28]
  406274:	cmp	w0, #0xa
  406278:	b.ne	406280 <__fxstatat@plt+0x4360>  // b.any
  40627c:	bl	401cd0 <abort@plt>
  406280:	ldr	w0, [sp, #28]
  406284:	str	w0, [sp, #40]
  406288:	add	x0, sp, #0x28
  40628c:	ldp	x2, x3, [x0]
  406290:	stp	x2, x3, [x1]
  406294:	ldp	x2, x3, [x0, #16]
  406298:	stp	x2, x3, [x1, #16]
  40629c:	ldp	x2, x3, [x0, #32]
  4062a0:	stp	x2, x3, [x1, #32]
  4062a4:	ldr	x0, [x0, #48]
  4062a8:	str	x0, [x1, #48]
  4062ac:	ldp	x29, x30, [sp], #96
  4062b0:	ret
  4062b4:	stp	x29, x30, [sp, #-48]!
  4062b8:	mov	x29, sp
  4062bc:	str	x0, [sp, #24]
  4062c0:	str	w1, [sp, #20]
  4062c4:	ldr	x0, [sp, #24]
  4062c8:	bl	401ee0 <gettext@plt>
  4062cc:	str	x0, [sp, #40]
  4062d0:	ldr	x1, [sp, #40]
  4062d4:	ldr	x0, [sp, #24]
  4062d8:	cmp	x1, x0
  4062dc:	b.eq	4062e8 <__fxstatat@plt+0x43c8>  // b.none
  4062e0:	ldr	x0, [sp, #40]
  4062e4:	b	406390 <__fxstatat@plt+0x4470>
  4062e8:	bl	40bd2c <__fxstatat@plt+0x9e0c>
  4062ec:	str	x0, [sp, #32]
  4062f0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4062f4:	add	x1, x0, #0x478
  4062f8:	ldr	x0, [sp, #32]
  4062fc:	bl	40ba90 <__fxstatat@plt+0x9b70>
  406300:	cmp	w0, #0x0
  406304:	b.ne	406330 <__fxstatat@plt+0x4410>  // b.any
  406308:	ldr	x0, [sp, #24]
  40630c:	ldrb	w0, [x0]
  406310:	cmp	w0, #0x60
  406314:	b.ne	406324 <__fxstatat@plt+0x4404>  // b.any
  406318:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40631c:	add	x0, x0, #0x480
  406320:	b	406390 <__fxstatat@plt+0x4470>
  406324:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  406328:	add	x0, x0, #0x488
  40632c:	b	406390 <__fxstatat@plt+0x4470>
  406330:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  406334:	add	x1, x0, #0x490
  406338:	ldr	x0, [sp, #32]
  40633c:	bl	40ba90 <__fxstatat@plt+0x9b70>
  406340:	cmp	w0, #0x0
  406344:	b.ne	406370 <__fxstatat@plt+0x4450>  // b.any
  406348:	ldr	x0, [sp, #24]
  40634c:	ldrb	w0, [x0]
  406350:	cmp	w0, #0x60
  406354:	b.ne	406364 <__fxstatat@plt+0x4444>  // b.any
  406358:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40635c:	add	x0, x0, #0x498
  406360:	b	406390 <__fxstatat@plt+0x4470>
  406364:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  406368:	add	x0, x0, #0x4a0
  40636c:	b	406390 <__fxstatat@plt+0x4470>
  406370:	ldr	w0, [sp, #20]
  406374:	cmp	w0, #0x9
  406378:	b.ne	406388 <__fxstatat@plt+0x4468>  // b.any
  40637c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  406380:	add	x0, x0, #0x4a8
  406384:	b	406390 <__fxstatat@plt+0x4470>
  406388:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40638c:	add	x0, x0, #0x4b0
  406390:	ldp	x29, x30, [sp], #48
  406394:	ret
  406398:	sub	sp, sp, #0xf0
  40639c:	stp	x29, x30, [sp, #16]
  4063a0:	add	x29, sp, #0x10
  4063a4:	str	x19, [sp, #32]
  4063a8:	str	x0, [sp, #104]
  4063ac:	str	x1, [sp, #96]
  4063b0:	str	x2, [sp, #88]
  4063b4:	str	x3, [sp, #80]
  4063b8:	str	w4, [sp, #76]
  4063bc:	str	w5, [sp, #72]
  4063c0:	str	x6, [sp, #64]
  4063c4:	str	x7, [sp, #56]
  4063c8:	str	xzr, [sp, #224]
  4063cc:	str	xzr, [sp, #216]
  4063d0:	str	xzr, [sp, #208]
  4063d4:	str	xzr, [sp, #200]
  4063d8:	strb	wzr, [sp, #199]
  4063dc:	bl	401d90 <__ctype_get_mb_cur_max@plt>
  4063e0:	cmp	x0, #0x1
  4063e4:	cset	w0, eq  // eq = none
  4063e8:	strb	w0, [sp, #159]
  4063ec:	ldr	w0, [sp, #72]
  4063f0:	and	w0, w0, #0x2
  4063f4:	cmp	w0, #0x0
  4063f8:	cset	w0, ne  // ne = any
  4063fc:	strb	w0, [sp, #198]
  406400:	strb	wzr, [sp, #197]
  406404:	strb	wzr, [sp, #196]
  406408:	mov	w0, #0x1                   	// #1
  40640c:	strb	w0, [sp, #195]
  406410:	ldr	w0, [sp, #76]
  406414:	cmp	w0, #0xa
  406418:	b.hi	4066b4 <__fxstatat@plt+0x4794>  // b.pmore
  40641c:	ldr	w0, [sp, #76]
  406420:	cmp	w0, #0x8
  406424:	b.cs	406558 <__fxstatat@plt+0x4638>  // b.hs, b.nlast
  406428:	ldr	w0, [sp, #76]
  40642c:	cmp	w0, #0x7
  406430:	b.eq	406548 <__fxstatat@plt+0x4628>  // b.none
  406434:	ldr	w0, [sp, #76]
  406438:	cmp	w0, #0x7
  40643c:	b.hi	4066b4 <__fxstatat@plt+0x4794>  // b.pmore
  406440:	ldr	w0, [sp, #76]
  406444:	cmp	w0, #0x6
  406448:	b.eq	4064d4 <__fxstatat@plt+0x45b4>  // b.none
  40644c:	ldr	w0, [sp, #76]
  406450:	cmp	w0, #0x6
  406454:	b.hi	4066b4 <__fxstatat@plt+0x4794>  // b.pmore
  406458:	ldr	w0, [sp, #76]
  40645c:	cmp	w0, #0x5
  406460:	b.eq	4064e4 <__fxstatat@plt+0x45c4>  // b.none
  406464:	ldr	w0, [sp, #76]
  406468:	cmp	w0, #0x5
  40646c:	b.hi	4066b4 <__fxstatat@plt+0x4794>  // b.pmore
  406470:	ldr	w0, [sp, #76]
  406474:	cmp	w0, #0x4
  406478:	b.eq	40662c <__fxstatat@plt+0x470c>  // b.none
  40647c:	ldr	w0, [sp, #76]
  406480:	cmp	w0, #0x4
  406484:	b.hi	4066b4 <__fxstatat@plt+0x4794>  // b.pmore
  406488:	ldr	w0, [sp, #76]
  40648c:	cmp	w0, #0x3
  406490:	b.eq	40661c <__fxstatat@plt+0x46fc>  // b.none
  406494:	ldr	w0, [sp, #76]
  406498:	cmp	w0, #0x3
  40649c:	b.hi	4066b4 <__fxstatat@plt+0x4794>  // b.pmore
  4064a0:	ldr	w0, [sp, #76]
  4064a4:	cmp	w0, #0x2
  4064a8:	b.eq	406648 <__fxstatat@plt+0x4728>  // b.none
  4064ac:	ldr	w0, [sp, #76]
  4064b0:	cmp	w0, #0x2
  4064b4:	b.hi	4066b4 <__fxstatat@plt+0x4794>  // b.pmore
  4064b8:	ldr	w0, [sp, #76]
  4064bc:	cmp	w0, #0x0
  4064c0:	b.eq	4066ac <__fxstatat@plt+0x478c>  // b.none
  4064c4:	ldr	w0, [sp, #76]
  4064c8:	cmp	w0, #0x1
  4064cc:	b.eq	406624 <__fxstatat@plt+0x4704>  // b.none
  4064d0:	b	4066b4 <__fxstatat@plt+0x4794>
  4064d4:	mov	w0, #0x5                   	// #5
  4064d8:	str	w0, [sp, #76]
  4064dc:	mov	w0, #0x1                   	// #1
  4064e0:	strb	w0, [sp, #198]
  4064e4:	ldrb	w0, [sp, #198]
  4064e8:	eor	w0, w0, #0x1
  4064ec:	and	w0, w0, #0xff
  4064f0:	cmp	w0, #0x0
  4064f4:	b.eq	406528 <__fxstatat@plt+0x4608>  // b.none
  4064f8:	ldr	x1, [sp, #224]
  4064fc:	ldr	x0, [sp, #96]
  406500:	cmp	x1, x0
  406504:	b.cs	40651c <__fxstatat@plt+0x45fc>  // b.hs, b.nlast
  406508:	ldr	x1, [sp, #104]
  40650c:	ldr	x0, [sp, #224]
  406510:	add	x0, x1, x0
  406514:	mov	w1, #0x22                  	// #34
  406518:	strb	w1, [x0]
  40651c:	ldr	x0, [sp, #224]
  406520:	add	x0, x0, #0x1
  406524:	str	x0, [sp, #224]
  406528:	mov	w0, #0x1                   	// #1
  40652c:	strb	w0, [sp, #199]
  406530:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  406534:	add	x0, x0, #0x4a8
  406538:	str	x0, [sp, #208]
  40653c:	mov	x0, #0x1                   	// #1
  406540:	str	x0, [sp, #200]
  406544:	b	4066b8 <__fxstatat@plt+0x4798>
  406548:	mov	w0, #0x1                   	// #1
  40654c:	strb	w0, [sp, #199]
  406550:	strb	wzr, [sp, #198]
  406554:	b	4066b8 <__fxstatat@plt+0x4798>
  406558:	ldr	w0, [sp, #76]
  40655c:	cmp	w0, #0xa
  406560:	b.eq	40658c <__fxstatat@plt+0x466c>  // b.none
  406564:	ldr	w1, [sp, #76]
  406568:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40656c:	add	x0, x0, #0x4b8
  406570:	bl	4062b4 <__fxstatat@plt+0x4394>
  406574:	str	x0, [sp, #56]
  406578:	ldr	w1, [sp, #76]
  40657c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  406580:	add	x0, x0, #0x4b0
  406584:	bl	4062b4 <__fxstatat@plt+0x4394>
  406588:	str	x0, [sp, #240]
  40658c:	ldrb	w0, [sp, #198]
  406590:	eor	w0, w0, #0x1
  406594:	and	w0, w0, #0xff
  406598:	cmp	w0, #0x0
  40659c:	b.eq	4065fc <__fxstatat@plt+0x46dc>  // b.none
  4065a0:	ldr	x0, [sp, #56]
  4065a4:	str	x0, [sp, #208]
  4065a8:	b	4065ec <__fxstatat@plt+0x46cc>
  4065ac:	ldr	x1, [sp, #224]
  4065b0:	ldr	x0, [sp, #96]
  4065b4:	cmp	x1, x0
  4065b8:	b.cs	4065d4 <__fxstatat@plt+0x46b4>  // b.hs, b.nlast
  4065bc:	ldr	x1, [sp, #104]
  4065c0:	ldr	x0, [sp, #224]
  4065c4:	add	x0, x1, x0
  4065c8:	ldr	x1, [sp, #208]
  4065cc:	ldrb	w1, [x1]
  4065d0:	strb	w1, [x0]
  4065d4:	ldr	x0, [sp, #224]
  4065d8:	add	x0, x0, #0x1
  4065dc:	str	x0, [sp, #224]
  4065e0:	ldr	x0, [sp, #208]
  4065e4:	add	x0, x0, #0x1
  4065e8:	str	x0, [sp, #208]
  4065ec:	ldr	x0, [sp, #208]
  4065f0:	ldrb	w0, [x0]
  4065f4:	cmp	w0, #0x0
  4065f8:	b.ne	4065ac <__fxstatat@plt+0x468c>  // b.any
  4065fc:	mov	w0, #0x1                   	// #1
  406600:	strb	w0, [sp, #199]
  406604:	ldr	x0, [sp, #240]
  406608:	str	x0, [sp, #208]
  40660c:	ldr	x0, [sp, #208]
  406610:	bl	401a70 <strlen@plt>
  406614:	str	x0, [sp, #200]
  406618:	b	4066b8 <__fxstatat@plt+0x4798>
  40661c:	mov	w0, #0x1                   	// #1
  406620:	strb	w0, [sp, #199]
  406624:	mov	w0, #0x1                   	// #1
  406628:	strb	w0, [sp, #198]
  40662c:	ldrb	w0, [sp, #198]
  406630:	eor	w0, w0, #0x1
  406634:	and	w0, w0, #0xff
  406638:	cmp	w0, #0x0
  40663c:	b.eq	406648 <__fxstatat@plt+0x4728>  // b.none
  406640:	mov	w0, #0x1                   	// #1
  406644:	strb	w0, [sp, #199]
  406648:	mov	w0, #0x2                   	// #2
  40664c:	str	w0, [sp, #76]
  406650:	ldrb	w0, [sp, #198]
  406654:	eor	w0, w0, #0x1
  406658:	and	w0, w0, #0xff
  40665c:	cmp	w0, #0x0
  406660:	b.eq	406694 <__fxstatat@plt+0x4774>  // b.none
  406664:	ldr	x1, [sp, #224]
  406668:	ldr	x0, [sp, #96]
  40666c:	cmp	x1, x0
  406670:	b.cs	406688 <__fxstatat@plt+0x4768>  // b.hs, b.nlast
  406674:	ldr	x1, [sp, #104]
  406678:	ldr	x0, [sp, #224]
  40667c:	add	x0, x1, x0
  406680:	mov	w1, #0x27                  	// #39
  406684:	strb	w1, [x0]
  406688:	ldr	x0, [sp, #224]
  40668c:	add	x0, x0, #0x1
  406690:	str	x0, [sp, #224]
  406694:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  406698:	add	x0, x0, #0x4b0
  40669c:	str	x0, [sp, #208]
  4066a0:	mov	x0, #0x1                   	// #1
  4066a4:	str	x0, [sp, #200]
  4066a8:	b	4066b8 <__fxstatat@plt+0x4798>
  4066ac:	strb	wzr, [sp, #198]
  4066b0:	b	4066b8 <__fxstatat@plt+0x4798>
  4066b4:	bl	401cd0 <abort@plt>
  4066b8:	str	xzr, [sp, #232]
  4066bc:	b	407574 <__fxstatat@plt+0x5654>
  4066c0:	strb	wzr, [sp, #192]
  4066c4:	strb	wzr, [sp, #191]
  4066c8:	strb	wzr, [sp, #190]
  4066cc:	ldrb	w0, [sp, #199]
  4066d0:	cmp	w0, #0x0
  4066d4:	b.eq	406768 <__fxstatat@plt+0x4848>  // b.none
  4066d8:	ldr	w0, [sp, #76]
  4066dc:	cmp	w0, #0x2
  4066e0:	b.eq	406768 <__fxstatat@plt+0x4848>  // b.none
  4066e4:	ldr	x0, [sp, #200]
  4066e8:	cmp	x0, #0x0
  4066ec:	b.eq	406768 <__fxstatat@plt+0x4848>  // b.none
  4066f0:	ldr	x1, [sp, #232]
  4066f4:	ldr	x0, [sp, #200]
  4066f8:	add	x19, x1, x0
  4066fc:	ldr	x0, [sp, #80]
  406700:	cmn	x0, #0x1
  406704:	b.ne	406728 <__fxstatat@plt+0x4808>  // b.any
  406708:	ldr	x0, [sp, #200]
  40670c:	cmp	x0, #0x1
  406710:	b.ls	406728 <__fxstatat@plt+0x4808>  // b.plast
  406714:	ldr	x0, [sp, #88]
  406718:	bl	401a70 <strlen@plt>
  40671c:	str	x0, [sp, #80]
  406720:	ldr	x0, [sp, #80]
  406724:	b	40672c <__fxstatat@plt+0x480c>
  406728:	ldr	x0, [sp, #80]
  40672c:	cmp	x0, x19
  406730:	b.cc	406768 <__fxstatat@plt+0x4848>  // b.lo, b.ul, b.last
  406734:	ldr	x1, [sp, #88]
  406738:	ldr	x0, [sp, #232]
  40673c:	add	x0, x1, x0
  406740:	ldr	x2, [sp, #200]
  406744:	ldr	x1, [sp, #208]
  406748:	bl	401d00 <memcmp@plt>
  40674c:	cmp	w0, #0x0
  406750:	b.ne	406768 <__fxstatat@plt+0x4848>  // b.any
  406754:	ldrb	w0, [sp, #198]
  406758:	cmp	w0, #0x0
  40675c:	b.ne	40770c <__fxstatat@plt+0x57ec>  // b.any
  406760:	mov	w0, #0x1                   	// #1
  406764:	strb	w0, [sp, #192]
  406768:	ldr	x1, [sp, #88]
  40676c:	ldr	x0, [sp, #232]
  406770:	add	x0, x1, x0
  406774:	ldrb	w0, [x0]
  406778:	strb	w0, [sp, #194]
  40677c:	ldrb	w0, [sp, #194]
  406780:	cmp	w0, #0x7e
  406784:	b.hi	406d7c <__fxstatat@plt+0x4e5c>  // b.pmore
  406788:	adrp	x1, 411000 <__fxstatat@plt+0xf0e0>
  40678c:	add	x1, x1, #0x4bc
  406790:	ldr	w0, [x1, w0, uxtw #2]
  406794:	adr	x1, 4067a0 <__fxstatat@plt+0x4880>
  406798:	add	x0, x1, w0, sxtw #2
  40679c:	br	x0
  4067a0:	ldrb	w0, [sp, #199]
  4067a4:	cmp	w0, #0x0
  4067a8:	b.eq	40696c <__fxstatat@plt+0x4a4c>  // b.none
  4067ac:	ldrb	w0, [sp, #198]
  4067b0:	cmp	w0, #0x0
  4067b4:	b.ne	407714 <__fxstatat@plt+0x57f4>  // b.any
  4067b8:	mov	w0, #0x1                   	// #1
  4067bc:	strb	w0, [sp, #191]
  4067c0:	ldr	w0, [sp, #76]
  4067c4:	cmp	w0, #0x2
  4067c8:	b.ne	406878 <__fxstatat@plt+0x4958>  // b.any
  4067cc:	ldrb	w0, [sp, #197]
  4067d0:	eor	w0, w0, #0x1
  4067d4:	and	w0, w0, #0xff
  4067d8:	cmp	w0, #0x0
  4067dc:	b.eq	406878 <__fxstatat@plt+0x4958>  // b.none
  4067e0:	ldr	x1, [sp, #224]
  4067e4:	ldr	x0, [sp, #96]
  4067e8:	cmp	x1, x0
  4067ec:	b.cs	406804 <__fxstatat@plt+0x48e4>  // b.hs, b.nlast
  4067f0:	ldr	x1, [sp, #104]
  4067f4:	ldr	x0, [sp, #224]
  4067f8:	add	x0, x1, x0
  4067fc:	mov	w1, #0x27                  	// #39
  406800:	strb	w1, [x0]
  406804:	ldr	x0, [sp, #224]
  406808:	add	x0, x0, #0x1
  40680c:	str	x0, [sp, #224]
  406810:	ldr	x1, [sp, #224]
  406814:	ldr	x0, [sp, #96]
  406818:	cmp	x1, x0
  40681c:	b.cs	406834 <__fxstatat@plt+0x4914>  // b.hs, b.nlast
  406820:	ldr	x1, [sp, #104]
  406824:	ldr	x0, [sp, #224]
  406828:	add	x0, x1, x0
  40682c:	mov	w1, #0x24                  	// #36
  406830:	strb	w1, [x0]
  406834:	ldr	x0, [sp, #224]
  406838:	add	x0, x0, #0x1
  40683c:	str	x0, [sp, #224]
  406840:	ldr	x1, [sp, #224]
  406844:	ldr	x0, [sp, #96]
  406848:	cmp	x1, x0
  40684c:	b.cs	406864 <__fxstatat@plt+0x4944>  // b.hs, b.nlast
  406850:	ldr	x1, [sp, #104]
  406854:	ldr	x0, [sp, #224]
  406858:	add	x0, x1, x0
  40685c:	mov	w1, #0x27                  	// #39
  406860:	strb	w1, [x0]
  406864:	ldr	x0, [sp, #224]
  406868:	add	x0, x0, #0x1
  40686c:	str	x0, [sp, #224]
  406870:	mov	w0, #0x1                   	// #1
  406874:	strb	w0, [sp, #197]
  406878:	ldr	x1, [sp, #224]
  40687c:	ldr	x0, [sp, #96]
  406880:	cmp	x1, x0
  406884:	b.cs	40689c <__fxstatat@plt+0x497c>  // b.hs, b.nlast
  406888:	ldr	x1, [sp, #104]
  40688c:	ldr	x0, [sp, #224]
  406890:	add	x0, x1, x0
  406894:	mov	w1, #0x5c                  	// #92
  406898:	strb	w1, [x0]
  40689c:	ldr	x0, [sp, #224]
  4068a0:	add	x0, x0, #0x1
  4068a4:	str	x0, [sp, #224]
  4068a8:	ldr	w0, [sp, #76]
  4068ac:	cmp	w0, #0x2
  4068b0:	b.eq	406960 <__fxstatat@plt+0x4a40>  // b.none
  4068b4:	ldr	x0, [sp, #232]
  4068b8:	add	x0, x0, #0x1
  4068bc:	ldr	x1, [sp, #80]
  4068c0:	cmp	x1, x0
  4068c4:	b.ls	406960 <__fxstatat@plt+0x4a40>  // b.plast
  4068c8:	ldr	x0, [sp, #232]
  4068cc:	add	x0, x0, #0x1
  4068d0:	ldr	x1, [sp, #88]
  4068d4:	add	x0, x1, x0
  4068d8:	ldrb	w0, [x0]
  4068dc:	cmp	w0, #0x2f
  4068e0:	b.ls	406960 <__fxstatat@plt+0x4a40>  // b.plast
  4068e4:	ldr	x0, [sp, #232]
  4068e8:	add	x0, x0, #0x1
  4068ec:	ldr	x1, [sp, #88]
  4068f0:	add	x0, x1, x0
  4068f4:	ldrb	w0, [x0]
  4068f8:	cmp	w0, #0x39
  4068fc:	b.hi	406960 <__fxstatat@plt+0x4a40>  // b.pmore
  406900:	ldr	x1, [sp, #224]
  406904:	ldr	x0, [sp, #96]
  406908:	cmp	x1, x0
  40690c:	b.cs	406924 <__fxstatat@plt+0x4a04>  // b.hs, b.nlast
  406910:	ldr	x1, [sp, #104]
  406914:	ldr	x0, [sp, #224]
  406918:	add	x0, x1, x0
  40691c:	mov	w1, #0x30                  	// #48
  406920:	strb	w1, [x0]
  406924:	ldr	x0, [sp, #224]
  406928:	add	x0, x0, #0x1
  40692c:	str	x0, [sp, #224]
  406930:	ldr	x1, [sp, #224]
  406934:	ldr	x0, [sp, #96]
  406938:	cmp	x1, x0
  40693c:	b.cs	406954 <__fxstatat@plt+0x4a34>  // b.hs, b.nlast
  406940:	ldr	x1, [sp, #104]
  406944:	ldr	x0, [sp, #224]
  406948:	add	x0, x1, x0
  40694c:	mov	w1, #0x30                  	// #48
  406950:	strb	w1, [x0]
  406954:	ldr	x0, [sp, #224]
  406958:	add	x0, x0, #0x1
  40695c:	str	x0, [sp, #224]
  406960:	mov	w0, #0x30                  	// #48
  406964:	strb	w0, [sp, #194]
  406968:	b	4072cc <__fxstatat@plt+0x53ac>
  40696c:	ldr	w0, [sp, #72]
  406970:	and	w0, w0, #0x1
  406974:	cmp	w0, #0x0
  406978:	b.eq	4072cc <__fxstatat@plt+0x53ac>  // b.none
  40697c:	b	407568 <__fxstatat@plt+0x5648>
  406980:	ldr	w0, [sp, #76]
  406984:	cmp	w0, #0x2
  406988:	b.eq	40699c <__fxstatat@plt+0x4a7c>  // b.none
  40698c:	ldr	w0, [sp, #76]
  406990:	cmp	w0, #0x5
  406994:	b.eq	4069ac <__fxstatat@plt+0x4a8c>  // b.none
  406998:	b	406b44 <__fxstatat@plt+0x4c24>
  40699c:	ldrb	w0, [sp, #198]
  4069a0:	cmp	w0, #0x0
  4069a4:	b.eq	406b38 <__fxstatat@plt+0x4c18>  // b.none
  4069a8:	b	407748 <__fxstatat@plt+0x5828>
  4069ac:	ldr	w0, [sp, #72]
  4069b0:	and	w0, w0, #0x4
  4069b4:	cmp	w0, #0x0
  4069b8:	b.eq	406b40 <__fxstatat@plt+0x4c20>  // b.none
  4069bc:	ldr	x0, [sp, #232]
  4069c0:	add	x0, x0, #0x2
  4069c4:	ldr	x1, [sp, #80]
  4069c8:	cmp	x1, x0
  4069cc:	b.ls	406b40 <__fxstatat@plt+0x4c20>  // b.plast
  4069d0:	ldr	x0, [sp, #232]
  4069d4:	add	x0, x0, #0x1
  4069d8:	ldr	x1, [sp, #88]
  4069dc:	add	x0, x1, x0
  4069e0:	ldrb	w0, [x0]
  4069e4:	cmp	w0, #0x3f
  4069e8:	b.ne	406b40 <__fxstatat@plt+0x4c20>  // b.any
  4069ec:	ldr	x0, [sp, #232]
  4069f0:	add	x0, x0, #0x2
  4069f4:	ldr	x1, [sp, #88]
  4069f8:	add	x0, x1, x0
  4069fc:	ldrb	w0, [x0]
  406a00:	cmp	w0, #0x3e
  406a04:	cset	w1, hi  // hi = pmore
  406a08:	and	w1, w1, #0xff
  406a0c:	cmp	w1, #0x0
  406a10:	b.ne	406b30 <__fxstatat@plt+0x4c10>  // b.any
  406a14:	mov	x1, #0x1                   	// #1
  406a18:	lsl	x1, x1, x0
  406a1c:	mov	x0, #0xa38200000000        	// #179778741075968
  406a20:	movk	x0, #0x7000, lsl #48
  406a24:	and	x0, x1, x0
  406a28:	cmp	x0, #0x0
  406a2c:	cset	w0, ne  // ne = any
  406a30:	and	w0, w0, #0xff
  406a34:	cmp	w0, #0x0
  406a38:	b.eq	406b30 <__fxstatat@plt+0x4c10>  // b.none
  406a3c:	ldrb	w0, [sp, #198]
  406a40:	cmp	w0, #0x0
  406a44:	b.ne	40771c <__fxstatat@plt+0x57fc>  // b.any
  406a48:	ldr	x0, [sp, #232]
  406a4c:	add	x0, x0, #0x2
  406a50:	ldr	x1, [sp, #88]
  406a54:	add	x0, x1, x0
  406a58:	ldrb	w0, [x0]
  406a5c:	strb	w0, [sp, #194]
  406a60:	ldr	x0, [sp, #232]
  406a64:	add	x0, x0, #0x2
  406a68:	str	x0, [sp, #232]
  406a6c:	ldr	x1, [sp, #224]
  406a70:	ldr	x0, [sp, #96]
  406a74:	cmp	x1, x0
  406a78:	b.cs	406a90 <__fxstatat@plt+0x4b70>  // b.hs, b.nlast
  406a7c:	ldr	x1, [sp, #104]
  406a80:	ldr	x0, [sp, #224]
  406a84:	add	x0, x1, x0
  406a88:	mov	w1, #0x3f                  	// #63
  406a8c:	strb	w1, [x0]
  406a90:	ldr	x0, [sp, #224]
  406a94:	add	x0, x0, #0x1
  406a98:	str	x0, [sp, #224]
  406a9c:	ldr	x1, [sp, #224]
  406aa0:	ldr	x0, [sp, #96]
  406aa4:	cmp	x1, x0
  406aa8:	b.cs	406ac0 <__fxstatat@plt+0x4ba0>  // b.hs, b.nlast
  406aac:	ldr	x1, [sp, #104]
  406ab0:	ldr	x0, [sp, #224]
  406ab4:	add	x0, x1, x0
  406ab8:	mov	w1, #0x22                  	// #34
  406abc:	strb	w1, [x0]
  406ac0:	ldr	x0, [sp, #224]
  406ac4:	add	x0, x0, #0x1
  406ac8:	str	x0, [sp, #224]
  406acc:	ldr	x1, [sp, #224]
  406ad0:	ldr	x0, [sp, #96]
  406ad4:	cmp	x1, x0
  406ad8:	b.cs	406af0 <__fxstatat@plt+0x4bd0>  // b.hs, b.nlast
  406adc:	ldr	x1, [sp, #104]
  406ae0:	ldr	x0, [sp, #224]
  406ae4:	add	x0, x1, x0
  406ae8:	mov	w1, #0x22                  	// #34
  406aec:	strb	w1, [x0]
  406af0:	ldr	x0, [sp, #224]
  406af4:	add	x0, x0, #0x1
  406af8:	str	x0, [sp, #224]
  406afc:	ldr	x1, [sp, #224]
  406b00:	ldr	x0, [sp, #96]
  406b04:	cmp	x1, x0
  406b08:	b.cs	406b20 <__fxstatat@plt+0x4c00>  // b.hs, b.nlast
  406b0c:	ldr	x1, [sp, #104]
  406b10:	ldr	x0, [sp, #224]
  406b14:	add	x0, x1, x0
  406b18:	mov	w1, #0x3f                  	// #63
  406b1c:	strb	w1, [x0]
  406b20:	ldr	x0, [sp, #224]
  406b24:	add	x0, x0, #0x1
  406b28:	str	x0, [sp, #224]
  406b2c:	b	406b34 <__fxstatat@plt+0x4c14>
  406b30:	nop
  406b34:	b	406b40 <__fxstatat@plt+0x4c20>
  406b38:	nop
  406b3c:	b	4072f8 <__fxstatat@plt+0x53d8>
  406b40:	nop
  406b44:	b	4072f8 <__fxstatat@plt+0x53d8>
  406b48:	mov	w0, #0x61                  	// #97
  406b4c:	strb	w0, [sp, #193]
  406b50:	b	406c04 <__fxstatat@plt+0x4ce4>
  406b54:	mov	w0, #0x62                  	// #98
  406b58:	strb	w0, [sp, #193]
  406b5c:	b	406c04 <__fxstatat@plt+0x4ce4>
  406b60:	mov	w0, #0x66                  	// #102
  406b64:	strb	w0, [sp, #193]
  406b68:	b	406c04 <__fxstatat@plt+0x4ce4>
  406b6c:	mov	w0, #0x6e                  	// #110
  406b70:	strb	w0, [sp, #193]
  406b74:	b	406be8 <__fxstatat@plt+0x4cc8>
  406b78:	mov	w0, #0x72                  	// #114
  406b7c:	strb	w0, [sp, #193]
  406b80:	b	406be8 <__fxstatat@plt+0x4cc8>
  406b84:	mov	w0, #0x74                  	// #116
  406b88:	strb	w0, [sp, #193]
  406b8c:	b	406be8 <__fxstatat@plt+0x4cc8>
  406b90:	mov	w0, #0x76                  	// #118
  406b94:	strb	w0, [sp, #193]
  406b98:	b	406c04 <__fxstatat@plt+0x4ce4>
  406b9c:	ldrb	w0, [sp, #194]
  406ba0:	strb	w0, [sp, #193]
  406ba4:	ldr	w0, [sp, #76]
  406ba8:	cmp	w0, #0x2
  406bac:	b.ne	406bc0 <__fxstatat@plt+0x4ca0>  // b.any
  406bb0:	ldrb	w0, [sp, #198]
  406bb4:	cmp	w0, #0x0
  406bb8:	b.eq	407488 <__fxstatat@plt+0x5568>  // b.none
  406bbc:	b	407748 <__fxstatat@plt+0x5828>
  406bc0:	ldrb	w0, [sp, #199]
  406bc4:	cmp	w0, #0x0
  406bc8:	b.eq	406be4 <__fxstatat@plt+0x4cc4>  // b.none
  406bcc:	ldrb	w0, [sp, #198]
  406bd0:	cmp	w0, #0x0
  406bd4:	b.eq	406be4 <__fxstatat@plt+0x4cc4>  // b.none
  406bd8:	ldr	x0, [sp, #200]
  406bdc:	cmp	x0, #0x0
  406be0:	b.ne	407490 <__fxstatat@plt+0x5570>  // b.any
  406be4:	nop
  406be8:	ldr	w0, [sp, #76]
  406bec:	cmp	w0, #0x2
  406bf0:	b.ne	406c00 <__fxstatat@plt+0x4ce0>  // b.any
  406bf4:	ldrb	w0, [sp, #198]
  406bf8:	cmp	w0, #0x0
  406bfc:	b.ne	407724 <__fxstatat@plt+0x5804>  // b.any
  406c00:	nop
  406c04:	ldrb	w0, [sp, #199]
  406c08:	cmp	w0, #0x0
  406c0c:	b.eq	4072d4 <__fxstatat@plt+0x53b4>  // b.none
  406c10:	ldrb	w0, [sp, #193]
  406c14:	strb	w0, [sp, #194]
  406c18:	b	407388 <__fxstatat@plt+0x5468>
  406c1c:	ldr	x0, [sp, #80]
  406c20:	cmn	x0, #0x1
  406c24:	b.ne	406c44 <__fxstatat@plt+0x4d24>  // b.any
  406c28:	ldr	x0, [sp, #88]
  406c2c:	add	x0, x0, #0x1
  406c30:	ldrb	w0, [x0]
  406c34:	cmp	w0, #0x0
  406c38:	cset	w0, ne  // ne = any
  406c3c:	and	w0, w0, #0xff
  406c40:	b	406c54 <__fxstatat@plt+0x4d34>
  406c44:	ldr	x0, [sp, #80]
  406c48:	cmp	x0, #0x1
  406c4c:	cset	w0, ne  // ne = any
  406c50:	and	w0, w0, #0xff
  406c54:	cmp	w0, #0x0
  406c58:	b.ne	4072dc <__fxstatat@plt+0x53bc>  // b.any
  406c5c:	ldr	x0, [sp, #232]
  406c60:	cmp	x0, #0x0
  406c64:	b.ne	4072e4 <__fxstatat@plt+0x53c4>  // b.any
  406c68:	mov	w0, #0x1                   	// #1
  406c6c:	strb	w0, [sp, #190]
  406c70:	ldr	w0, [sp, #76]
  406c74:	cmp	w0, #0x2
  406c78:	b.ne	4072ec <__fxstatat@plt+0x53cc>  // b.any
  406c7c:	ldrb	w0, [sp, #198]
  406c80:	cmp	w0, #0x0
  406c84:	b.eq	4072ec <__fxstatat@plt+0x53cc>  // b.none
  406c88:	b	407748 <__fxstatat@plt+0x5828>
  406c8c:	mov	w0, #0x1                   	// #1
  406c90:	strb	w0, [sp, #196]
  406c94:	mov	w0, #0x1                   	// #1
  406c98:	strb	w0, [sp, #190]
  406c9c:	ldr	w0, [sp, #76]
  406ca0:	cmp	w0, #0x2
  406ca4:	b.ne	4072f4 <__fxstatat@plt+0x53d4>  // b.any
  406ca8:	ldrb	w0, [sp, #198]
  406cac:	cmp	w0, #0x0
  406cb0:	b.ne	40772c <__fxstatat@plt+0x580c>  // b.any
  406cb4:	ldr	x0, [sp, #96]
  406cb8:	cmp	x0, #0x0
  406cbc:	b.eq	406cd8 <__fxstatat@plt+0x4db8>  // b.none
  406cc0:	ldr	x0, [sp, #216]
  406cc4:	cmp	x0, #0x0
  406cc8:	b.ne	406cd8 <__fxstatat@plt+0x4db8>  // b.any
  406ccc:	ldr	x0, [sp, #96]
  406cd0:	str	x0, [sp, #216]
  406cd4:	str	xzr, [sp, #96]
  406cd8:	ldr	x1, [sp, #224]
  406cdc:	ldr	x0, [sp, #96]
  406ce0:	cmp	x1, x0
  406ce4:	b.cs	406cfc <__fxstatat@plt+0x4ddc>  // b.hs, b.nlast
  406ce8:	ldr	x1, [sp, #104]
  406cec:	ldr	x0, [sp, #224]
  406cf0:	add	x0, x1, x0
  406cf4:	mov	w1, #0x27                  	// #39
  406cf8:	strb	w1, [x0]
  406cfc:	ldr	x0, [sp, #224]
  406d00:	add	x0, x0, #0x1
  406d04:	str	x0, [sp, #224]
  406d08:	ldr	x1, [sp, #224]
  406d0c:	ldr	x0, [sp, #96]
  406d10:	cmp	x1, x0
  406d14:	b.cs	406d2c <__fxstatat@plt+0x4e0c>  // b.hs, b.nlast
  406d18:	ldr	x1, [sp, #104]
  406d1c:	ldr	x0, [sp, #224]
  406d20:	add	x0, x1, x0
  406d24:	mov	w1, #0x5c                  	// #92
  406d28:	strb	w1, [x0]
  406d2c:	ldr	x0, [sp, #224]
  406d30:	add	x0, x0, #0x1
  406d34:	str	x0, [sp, #224]
  406d38:	ldr	x1, [sp, #224]
  406d3c:	ldr	x0, [sp, #96]
  406d40:	cmp	x1, x0
  406d44:	b.cs	406d5c <__fxstatat@plt+0x4e3c>  // b.hs, b.nlast
  406d48:	ldr	x1, [sp, #104]
  406d4c:	ldr	x0, [sp, #224]
  406d50:	add	x0, x1, x0
  406d54:	mov	w1, #0x27                  	// #39
  406d58:	strb	w1, [x0]
  406d5c:	ldr	x0, [sp, #224]
  406d60:	add	x0, x0, #0x1
  406d64:	str	x0, [sp, #224]
  406d68:	strb	wzr, [sp, #197]
  406d6c:	b	4072f4 <__fxstatat@plt+0x53d4>
  406d70:	mov	w0, #0x1                   	// #1
  406d74:	strb	w0, [sp, #190]
  406d78:	b	4072f8 <__fxstatat@plt+0x53d8>
  406d7c:	ldrb	w0, [sp, #159]
  406d80:	cmp	w0, #0x0
  406d84:	b.eq	406dbc <__fxstatat@plt+0x4e9c>  // b.none
  406d88:	mov	x0, #0x1                   	// #1
  406d8c:	str	x0, [sp, #176]
  406d90:	bl	401d40 <__ctype_b_loc@plt>
  406d94:	ldr	x1, [x0]
  406d98:	ldrb	w0, [sp, #194]
  406d9c:	lsl	x0, x0, #1
  406da0:	add	x0, x1, x0
  406da4:	ldrh	w0, [x0]
  406da8:	and	w0, w0, #0x4000
  406dac:	cmp	w0, #0x0
  406db0:	cset	w0, ne  // ne = any
  406db4:	strb	w0, [sp, #175]
  406db8:	b	406f98 <__fxstatat@plt+0x5078>
  406dbc:	add	x0, sp, #0x80
  406dc0:	mov	x2, #0x8                   	// #8
  406dc4:	mov	w1, #0x0                   	// #0
  406dc8:	bl	401c20 <memset@plt>
  406dcc:	str	xzr, [sp, #176]
  406dd0:	mov	w0, #0x1                   	// #1
  406dd4:	strb	w0, [sp, #175]
  406dd8:	ldr	x0, [sp, #80]
  406ddc:	cmn	x0, #0x1
  406de0:	b.ne	406df0 <__fxstatat@plt+0x4ed0>  // b.any
  406de4:	ldr	x0, [sp, #88]
  406de8:	bl	401a70 <strlen@plt>
  406dec:	str	x0, [sp, #80]
  406df0:	ldr	x1, [sp, #232]
  406df4:	ldr	x0, [sp, #176]
  406df8:	add	x0, x1, x0
  406dfc:	ldr	x1, [sp, #88]
  406e00:	add	x4, x1, x0
  406e04:	ldr	x1, [sp, #232]
  406e08:	ldr	x0, [sp, #176]
  406e0c:	add	x0, x1, x0
  406e10:	ldr	x1, [sp, #80]
  406e14:	sub	x1, x1, x0
  406e18:	add	x2, sp, #0x80
  406e1c:	add	x0, sp, #0x7c
  406e20:	mov	x3, x2
  406e24:	mov	x2, x1
  406e28:	mov	x1, x4
  406e2c:	bl	40b9ec <__fxstatat@plt+0x9acc>
  406e30:	str	x0, [sp, #144]
  406e34:	ldr	x0, [sp, #144]
  406e38:	cmp	x0, #0x0
  406e3c:	b.eq	406f8c <__fxstatat@plt+0x506c>  // b.none
  406e40:	ldr	x0, [sp, #144]
  406e44:	cmn	x0, #0x1
  406e48:	b.ne	406e54 <__fxstatat@plt+0x4f34>  // b.any
  406e4c:	strb	wzr, [sp, #175]
  406e50:	b	406f98 <__fxstatat@plt+0x5078>
  406e54:	ldr	x0, [sp, #144]
  406e58:	cmn	x0, #0x2
  406e5c:	b.ne	406eb0 <__fxstatat@plt+0x4f90>  // b.any
  406e60:	strb	wzr, [sp, #175]
  406e64:	b	406e74 <__fxstatat@plt+0x4f54>
  406e68:	ldr	x0, [sp, #176]
  406e6c:	add	x0, x0, #0x1
  406e70:	str	x0, [sp, #176]
  406e74:	ldr	x1, [sp, #232]
  406e78:	ldr	x0, [sp, #176]
  406e7c:	add	x0, x1, x0
  406e80:	ldr	x1, [sp, #80]
  406e84:	cmp	x1, x0
  406e88:	b.ls	406f94 <__fxstatat@plt+0x5074>  // b.plast
  406e8c:	ldr	x1, [sp, #232]
  406e90:	ldr	x0, [sp, #176]
  406e94:	add	x0, x1, x0
  406e98:	ldr	x1, [sp, #88]
  406e9c:	add	x0, x1, x0
  406ea0:	ldrb	w0, [x0]
  406ea4:	cmp	w0, #0x0
  406ea8:	b.ne	406e68 <__fxstatat@plt+0x4f48>  // b.any
  406eac:	b	406f94 <__fxstatat@plt+0x5074>
  406eb0:	ldrb	w0, [sp, #198]
  406eb4:	cmp	w0, #0x0
  406eb8:	b.eq	406f54 <__fxstatat@plt+0x5034>  // b.none
  406ebc:	ldr	w0, [sp, #76]
  406ec0:	cmp	w0, #0x2
  406ec4:	b.ne	406f54 <__fxstatat@plt+0x5034>  // b.any
  406ec8:	mov	x0, #0x1                   	// #1
  406ecc:	str	x0, [sp, #160]
  406ed0:	b	406f44 <__fxstatat@plt+0x5024>
  406ed4:	ldr	x1, [sp, #232]
  406ed8:	ldr	x0, [sp, #176]
  406edc:	add	x1, x1, x0
  406ee0:	ldr	x0, [sp, #160]
  406ee4:	add	x0, x1, x0
  406ee8:	ldr	x1, [sp, #88]
  406eec:	add	x0, x1, x0
  406ef0:	ldrb	w0, [x0]
  406ef4:	sub	w0, w0, #0x5b
  406ef8:	cmp	w0, #0x21
  406efc:	cset	w1, hi  // hi = pmore
  406f00:	and	w1, w1, #0xff
  406f04:	cmp	w1, #0x0
  406f08:	b.ne	406f34 <__fxstatat@plt+0x5014>  // b.any
  406f0c:	mov	x1, #0x1                   	// #1
  406f10:	lsl	x1, x1, x0
  406f14:	mov	x0, #0x2b                  	// #43
  406f18:	movk	x0, #0x2, lsl #32
  406f1c:	and	x0, x1, x0
  406f20:	cmp	x0, #0x0
  406f24:	cset	w0, ne  // ne = any
  406f28:	and	w0, w0, #0xff
  406f2c:	cmp	w0, #0x0
  406f30:	b.ne	407748 <__fxstatat@plt+0x5828>  // b.any
  406f34:	nop
  406f38:	ldr	x0, [sp, #160]
  406f3c:	add	x0, x0, #0x1
  406f40:	str	x0, [sp, #160]
  406f44:	ldr	x1, [sp, #160]
  406f48:	ldr	x0, [sp, #144]
  406f4c:	cmp	x1, x0
  406f50:	b.cc	406ed4 <__fxstatat@plt+0x4fb4>  // b.lo, b.ul, b.last
  406f54:	ldr	w0, [sp, #124]
  406f58:	bl	401e80 <iswprint@plt>
  406f5c:	cmp	w0, #0x0
  406f60:	b.ne	406f68 <__fxstatat@plt+0x5048>  // b.any
  406f64:	strb	wzr, [sp, #175]
  406f68:	ldr	x1, [sp, #176]
  406f6c:	ldr	x0, [sp, #144]
  406f70:	add	x0, x1, x0
  406f74:	str	x0, [sp, #176]
  406f78:	add	x0, sp, #0x80
  406f7c:	bl	401ce0 <mbsinit@plt>
  406f80:	cmp	w0, #0x0
  406f84:	b.eq	406df0 <__fxstatat@plt+0x4ed0>  // b.none
  406f88:	b	406f98 <__fxstatat@plt+0x5078>
  406f8c:	nop
  406f90:	b	406f98 <__fxstatat@plt+0x5078>
  406f94:	nop
  406f98:	ldrb	w0, [sp, #175]
  406f9c:	strb	w0, [sp, #190]
  406fa0:	ldr	x0, [sp, #176]
  406fa4:	cmp	x0, #0x1
  406fa8:	b.hi	406fcc <__fxstatat@plt+0x50ac>  // b.pmore
  406fac:	ldrb	w0, [sp, #199]
  406fb0:	cmp	w0, #0x0
  406fb4:	b.eq	4072f8 <__fxstatat@plt+0x53d8>  // b.none
  406fb8:	ldrb	w0, [sp, #175]
  406fbc:	eor	w0, w0, #0x1
  406fc0:	and	w0, w0, #0xff
  406fc4:	cmp	w0, #0x0
  406fc8:	b.eq	4072f8 <__fxstatat@plt+0x53d8>  // b.none
  406fcc:	ldr	x1, [sp, #232]
  406fd0:	ldr	x0, [sp, #176]
  406fd4:	add	x0, x1, x0
  406fd8:	str	x0, [sp, #136]
  406fdc:	ldrb	w0, [sp, #199]
  406fe0:	cmp	w0, #0x0
  406fe4:	b.eq	407198 <__fxstatat@plt+0x5278>  // b.none
  406fe8:	ldrb	w0, [sp, #175]
  406fec:	eor	w0, w0, #0x1
  406ff0:	and	w0, w0, #0xff
  406ff4:	cmp	w0, #0x0
  406ff8:	b.eq	407198 <__fxstatat@plt+0x5278>  // b.none
  406ffc:	ldrb	w0, [sp, #198]
  407000:	cmp	w0, #0x0
  407004:	b.ne	407734 <__fxstatat@plt+0x5814>  // b.any
  407008:	mov	w0, #0x1                   	// #1
  40700c:	strb	w0, [sp, #191]
  407010:	ldr	w0, [sp, #76]
  407014:	cmp	w0, #0x2
  407018:	b.ne	4070c8 <__fxstatat@plt+0x51a8>  // b.any
  40701c:	ldrb	w0, [sp, #197]
  407020:	eor	w0, w0, #0x1
  407024:	and	w0, w0, #0xff
  407028:	cmp	w0, #0x0
  40702c:	b.eq	4070c8 <__fxstatat@plt+0x51a8>  // b.none
  407030:	ldr	x1, [sp, #224]
  407034:	ldr	x0, [sp, #96]
  407038:	cmp	x1, x0
  40703c:	b.cs	407054 <__fxstatat@plt+0x5134>  // b.hs, b.nlast
  407040:	ldr	x1, [sp, #104]
  407044:	ldr	x0, [sp, #224]
  407048:	add	x0, x1, x0
  40704c:	mov	w1, #0x27                  	// #39
  407050:	strb	w1, [x0]
  407054:	ldr	x0, [sp, #224]
  407058:	add	x0, x0, #0x1
  40705c:	str	x0, [sp, #224]
  407060:	ldr	x1, [sp, #224]
  407064:	ldr	x0, [sp, #96]
  407068:	cmp	x1, x0
  40706c:	b.cs	407084 <__fxstatat@plt+0x5164>  // b.hs, b.nlast
  407070:	ldr	x1, [sp, #104]
  407074:	ldr	x0, [sp, #224]
  407078:	add	x0, x1, x0
  40707c:	mov	w1, #0x24                  	// #36
  407080:	strb	w1, [x0]
  407084:	ldr	x0, [sp, #224]
  407088:	add	x0, x0, #0x1
  40708c:	str	x0, [sp, #224]
  407090:	ldr	x1, [sp, #224]
  407094:	ldr	x0, [sp, #96]
  407098:	cmp	x1, x0
  40709c:	b.cs	4070b4 <__fxstatat@plt+0x5194>  // b.hs, b.nlast
  4070a0:	ldr	x1, [sp, #104]
  4070a4:	ldr	x0, [sp, #224]
  4070a8:	add	x0, x1, x0
  4070ac:	mov	w1, #0x27                  	// #39
  4070b0:	strb	w1, [x0]
  4070b4:	ldr	x0, [sp, #224]
  4070b8:	add	x0, x0, #0x1
  4070bc:	str	x0, [sp, #224]
  4070c0:	mov	w0, #0x1                   	// #1
  4070c4:	strb	w0, [sp, #197]
  4070c8:	ldr	x1, [sp, #224]
  4070cc:	ldr	x0, [sp, #96]
  4070d0:	cmp	x1, x0
  4070d4:	b.cs	4070ec <__fxstatat@plt+0x51cc>  // b.hs, b.nlast
  4070d8:	ldr	x1, [sp, #104]
  4070dc:	ldr	x0, [sp, #224]
  4070e0:	add	x0, x1, x0
  4070e4:	mov	w1, #0x5c                  	// #92
  4070e8:	strb	w1, [x0]
  4070ec:	ldr	x0, [sp, #224]
  4070f0:	add	x0, x0, #0x1
  4070f4:	str	x0, [sp, #224]
  4070f8:	ldr	x1, [sp, #224]
  4070fc:	ldr	x0, [sp, #96]
  407100:	cmp	x1, x0
  407104:	b.cs	40712c <__fxstatat@plt+0x520c>  // b.hs, b.nlast
  407108:	ldrb	w0, [sp, #194]
  40710c:	lsr	w0, w0, #6
  407110:	and	w1, w0, #0xff
  407114:	ldr	x2, [sp, #104]
  407118:	ldr	x0, [sp, #224]
  40711c:	add	x0, x2, x0
  407120:	add	w1, w1, #0x30
  407124:	and	w1, w1, #0xff
  407128:	strb	w1, [x0]
  40712c:	ldr	x0, [sp, #224]
  407130:	add	x0, x0, #0x1
  407134:	str	x0, [sp, #224]
  407138:	ldr	x1, [sp, #224]
  40713c:	ldr	x0, [sp, #96]
  407140:	cmp	x1, x0
  407144:	b.cs	407174 <__fxstatat@plt+0x5254>  // b.hs, b.nlast
  407148:	ldrb	w0, [sp, #194]
  40714c:	lsr	w0, w0, #3
  407150:	and	w0, w0, #0xff
  407154:	and	w0, w0, #0x7
  407158:	and	w1, w0, #0xff
  40715c:	ldr	x2, [sp, #104]
  407160:	ldr	x0, [sp, #224]
  407164:	add	x0, x2, x0
  407168:	add	w1, w1, #0x30
  40716c:	and	w1, w1, #0xff
  407170:	strb	w1, [x0]
  407174:	ldr	x0, [sp, #224]
  407178:	add	x0, x0, #0x1
  40717c:	str	x0, [sp, #224]
  407180:	ldrb	w0, [sp, #194]
  407184:	and	w0, w0, #0x7
  407188:	and	w0, w0, #0xff
  40718c:	add	w0, w0, #0x30
  407190:	strb	w0, [sp, #194]
  407194:	b	4071d8 <__fxstatat@plt+0x52b8>
  407198:	ldrb	w0, [sp, #192]
  40719c:	cmp	w0, #0x0
  4071a0:	b.eq	4071d8 <__fxstatat@plt+0x52b8>  // b.none
  4071a4:	ldr	x1, [sp, #224]
  4071a8:	ldr	x0, [sp, #96]
  4071ac:	cmp	x1, x0
  4071b0:	b.cs	4071c8 <__fxstatat@plt+0x52a8>  // b.hs, b.nlast
  4071b4:	ldr	x1, [sp, #104]
  4071b8:	ldr	x0, [sp, #224]
  4071bc:	add	x0, x1, x0
  4071c0:	mov	w1, #0x5c                  	// #92
  4071c4:	strb	w1, [x0]
  4071c8:	ldr	x0, [sp, #224]
  4071cc:	add	x0, x0, #0x1
  4071d0:	str	x0, [sp, #224]
  4071d4:	strb	wzr, [sp, #192]
  4071d8:	ldr	x0, [sp, #232]
  4071dc:	add	x0, x0, #0x1
  4071e0:	ldr	x1, [sp, #136]
  4071e4:	cmp	x1, x0
  4071e8:	b.ls	4072c4 <__fxstatat@plt+0x53a4>  // b.plast
  4071ec:	ldrb	w0, [sp, #197]
  4071f0:	cmp	w0, #0x0
  4071f4:	b.eq	407270 <__fxstatat@plt+0x5350>  // b.none
  4071f8:	ldrb	w0, [sp, #191]
  4071fc:	eor	w0, w0, #0x1
  407200:	and	w0, w0, #0xff
  407204:	cmp	w0, #0x0
  407208:	b.eq	407270 <__fxstatat@plt+0x5350>  // b.none
  40720c:	ldr	x1, [sp, #224]
  407210:	ldr	x0, [sp, #96]
  407214:	cmp	x1, x0
  407218:	b.cs	407230 <__fxstatat@plt+0x5310>  // b.hs, b.nlast
  40721c:	ldr	x1, [sp, #104]
  407220:	ldr	x0, [sp, #224]
  407224:	add	x0, x1, x0
  407228:	mov	w1, #0x27                  	// #39
  40722c:	strb	w1, [x0]
  407230:	ldr	x0, [sp, #224]
  407234:	add	x0, x0, #0x1
  407238:	str	x0, [sp, #224]
  40723c:	ldr	x1, [sp, #224]
  407240:	ldr	x0, [sp, #96]
  407244:	cmp	x1, x0
  407248:	b.cs	407260 <__fxstatat@plt+0x5340>  // b.hs, b.nlast
  40724c:	ldr	x1, [sp, #104]
  407250:	ldr	x0, [sp, #224]
  407254:	add	x0, x1, x0
  407258:	mov	w1, #0x27                  	// #39
  40725c:	strb	w1, [x0]
  407260:	ldr	x0, [sp, #224]
  407264:	add	x0, x0, #0x1
  407268:	str	x0, [sp, #224]
  40726c:	strb	wzr, [sp, #197]
  407270:	ldr	x1, [sp, #224]
  407274:	ldr	x0, [sp, #96]
  407278:	cmp	x1, x0
  40727c:	b.cs	407294 <__fxstatat@plt+0x5374>  // b.hs, b.nlast
  407280:	ldr	x1, [sp, #104]
  407284:	ldr	x0, [sp, #224]
  407288:	add	x0, x1, x0
  40728c:	ldrb	w1, [sp, #194]
  407290:	strb	w1, [x0]
  407294:	ldr	x0, [sp, #224]
  407298:	add	x0, x0, #0x1
  40729c:	str	x0, [sp, #224]
  4072a0:	ldr	x0, [sp, #232]
  4072a4:	add	x0, x0, #0x1
  4072a8:	str	x0, [sp, #232]
  4072ac:	ldr	x1, [sp, #88]
  4072b0:	ldr	x0, [sp, #232]
  4072b4:	add	x0, x1, x0
  4072b8:	ldrb	w0, [x0]
  4072bc:	strb	w0, [sp, #194]
  4072c0:	b	406fdc <__fxstatat@plt+0x50bc>
  4072c4:	nop
  4072c8:	b	40749c <__fxstatat@plt+0x557c>
  4072cc:	nop
  4072d0:	b	4072f8 <__fxstatat@plt+0x53d8>
  4072d4:	nop
  4072d8:	b	4072f8 <__fxstatat@plt+0x53d8>
  4072dc:	nop
  4072e0:	b	4072f8 <__fxstatat@plt+0x53d8>
  4072e4:	nop
  4072e8:	b	4072f8 <__fxstatat@plt+0x53d8>
  4072ec:	nop
  4072f0:	b	4072f8 <__fxstatat@plt+0x53d8>
  4072f4:	nop
  4072f8:	ldrb	w0, [sp, #199]
  4072fc:	eor	w0, w0, #0x1
  407300:	and	w0, w0, #0xff
  407304:	cmp	w0, #0x0
  407308:	b.ne	407318 <__fxstatat@plt+0x53f8>  // b.any
  40730c:	ldr	w0, [sp, #76]
  407310:	cmp	w0, #0x2
  407314:	b.ne	40732c <__fxstatat@plt+0x540c>  // b.any
  407318:	ldrb	w0, [sp, #198]
  40731c:	eor	w0, w0, #0x1
  407320:	and	w0, w0, #0xff
  407324:	cmp	w0, #0x0
  407328:	b.ne	407370 <__fxstatat@plt+0x5450>  // b.any
  40732c:	ldr	x0, [sp, #64]
  407330:	cmp	x0, #0x0
  407334:	b.eq	407370 <__fxstatat@plt+0x5450>  // b.none
  407338:	ldrb	w0, [sp, #194]
  40733c:	lsr	w0, w0, #5
  407340:	and	w0, w0, #0xff
  407344:	and	x0, x0, #0xff
  407348:	lsl	x0, x0, #2
  40734c:	ldr	x1, [sp, #64]
  407350:	add	x0, x1, x0
  407354:	ldr	w1, [x0]
  407358:	ldrb	w0, [sp, #194]
  40735c:	and	w0, w0, #0x1f
  407360:	lsr	w0, w1, w0
  407364:	and	w0, w0, #0x1
  407368:	cmp	w0, #0x0
  40736c:	b.ne	407384 <__fxstatat@plt+0x5464>  // b.any
  407370:	ldrb	w0, [sp, #192]
  407374:	eor	w0, w0, #0x1
  407378:	and	w0, w0, #0xff
  40737c:	cmp	w0, #0x0
  407380:	b.ne	407498 <__fxstatat@plt+0x5578>  // b.any
  407384:	nop
  407388:	ldrb	w0, [sp, #198]
  40738c:	cmp	w0, #0x0
  407390:	b.ne	40773c <__fxstatat@plt+0x581c>  // b.any
  407394:	mov	w0, #0x1                   	// #1
  407398:	strb	w0, [sp, #191]
  40739c:	ldr	w0, [sp, #76]
  4073a0:	cmp	w0, #0x2
  4073a4:	b.ne	407454 <__fxstatat@plt+0x5534>  // b.any
  4073a8:	ldrb	w0, [sp, #197]
  4073ac:	eor	w0, w0, #0x1
  4073b0:	and	w0, w0, #0xff
  4073b4:	cmp	w0, #0x0
  4073b8:	b.eq	407454 <__fxstatat@plt+0x5534>  // b.none
  4073bc:	ldr	x1, [sp, #224]
  4073c0:	ldr	x0, [sp, #96]
  4073c4:	cmp	x1, x0
  4073c8:	b.cs	4073e0 <__fxstatat@plt+0x54c0>  // b.hs, b.nlast
  4073cc:	ldr	x1, [sp, #104]
  4073d0:	ldr	x0, [sp, #224]
  4073d4:	add	x0, x1, x0
  4073d8:	mov	w1, #0x27                  	// #39
  4073dc:	strb	w1, [x0]
  4073e0:	ldr	x0, [sp, #224]
  4073e4:	add	x0, x0, #0x1
  4073e8:	str	x0, [sp, #224]
  4073ec:	ldr	x1, [sp, #224]
  4073f0:	ldr	x0, [sp, #96]
  4073f4:	cmp	x1, x0
  4073f8:	b.cs	407410 <__fxstatat@plt+0x54f0>  // b.hs, b.nlast
  4073fc:	ldr	x1, [sp, #104]
  407400:	ldr	x0, [sp, #224]
  407404:	add	x0, x1, x0
  407408:	mov	w1, #0x24                  	// #36
  40740c:	strb	w1, [x0]
  407410:	ldr	x0, [sp, #224]
  407414:	add	x0, x0, #0x1
  407418:	str	x0, [sp, #224]
  40741c:	ldr	x1, [sp, #224]
  407420:	ldr	x0, [sp, #96]
  407424:	cmp	x1, x0
  407428:	b.cs	407440 <__fxstatat@plt+0x5520>  // b.hs, b.nlast
  40742c:	ldr	x1, [sp, #104]
  407430:	ldr	x0, [sp, #224]
  407434:	add	x0, x1, x0
  407438:	mov	w1, #0x27                  	// #39
  40743c:	strb	w1, [x0]
  407440:	ldr	x0, [sp, #224]
  407444:	add	x0, x0, #0x1
  407448:	str	x0, [sp, #224]
  40744c:	mov	w0, #0x1                   	// #1
  407450:	strb	w0, [sp, #197]
  407454:	ldr	x1, [sp, #224]
  407458:	ldr	x0, [sp, #96]
  40745c:	cmp	x1, x0
  407460:	b.cs	407478 <__fxstatat@plt+0x5558>  // b.hs, b.nlast
  407464:	ldr	x1, [sp, #104]
  407468:	ldr	x0, [sp, #224]
  40746c:	add	x0, x1, x0
  407470:	mov	w1, #0x5c                  	// #92
  407474:	strb	w1, [x0]
  407478:	ldr	x0, [sp, #224]
  40747c:	add	x0, x0, #0x1
  407480:	str	x0, [sp, #224]
  407484:	b	40749c <__fxstatat@plt+0x557c>
  407488:	nop
  40748c:	b	40749c <__fxstatat@plt+0x557c>
  407490:	nop
  407494:	b	40749c <__fxstatat@plt+0x557c>
  407498:	nop
  40749c:	ldrb	w0, [sp, #197]
  4074a0:	cmp	w0, #0x0
  4074a4:	b.eq	407520 <__fxstatat@plt+0x5600>  // b.none
  4074a8:	ldrb	w0, [sp, #191]
  4074ac:	eor	w0, w0, #0x1
  4074b0:	and	w0, w0, #0xff
  4074b4:	cmp	w0, #0x0
  4074b8:	b.eq	407520 <__fxstatat@plt+0x5600>  // b.none
  4074bc:	ldr	x1, [sp, #224]
  4074c0:	ldr	x0, [sp, #96]
  4074c4:	cmp	x1, x0
  4074c8:	b.cs	4074e0 <__fxstatat@plt+0x55c0>  // b.hs, b.nlast
  4074cc:	ldr	x1, [sp, #104]
  4074d0:	ldr	x0, [sp, #224]
  4074d4:	add	x0, x1, x0
  4074d8:	mov	w1, #0x27                  	// #39
  4074dc:	strb	w1, [x0]
  4074e0:	ldr	x0, [sp, #224]
  4074e4:	add	x0, x0, #0x1
  4074e8:	str	x0, [sp, #224]
  4074ec:	ldr	x1, [sp, #224]
  4074f0:	ldr	x0, [sp, #96]
  4074f4:	cmp	x1, x0
  4074f8:	b.cs	407510 <__fxstatat@plt+0x55f0>  // b.hs, b.nlast
  4074fc:	ldr	x1, [sp, #104]
  407500:	ldr	x0, [sp, #224]
  407504:	add	x0, x1, x0
  407508:	mov	w1, #0x27                  	// #39
  40750c:	strb	w1, [x0]
  407510:	ldr	x0, [sp, #224]
  407514:	add	x0, x0, #0x1
  407518:	str	x0, [sp, #224]
  40751c:	strb	wzr, [sp, #197]
  407520:	ldr	x1, [sp, #224]
  407524:	ldr	x0, [sp, #96]
  407528:	cmp	x1, x0
  40752c:	b.cs	407544 <__fxstatat@plt+0x5624>  // b.hs, b.nlast
  407530:	ldr	x1, [sp, #104]
  407534:	ldr	x0, [sp, #224]
  407538:	add	x0, x1, x0
  40753c:	ldrb	w1, [sp, #194]
  407540:	strb	w1, [x0]
  407544:	ldr	x0, [sp, #224]
  407548:	add	x0, x0, #0x1
  40754c:	str	x0, [sp, #224]
  407550:	ldrb	w0, [sp, #190]
  407554:	eor	w0, w0, #0x1
  407558:	and	w0, w0, #0xff
  40755c:	cmp	w0, #0x0
  407560:	b.eq	407568 <__fxstatat@plt+0x5648>  // b.none
  407564:	strb	wzr, [sp, #195]
  407568:	ldr	x0, [sp, #232]
  40756c:	add	x0, x0, #0x1
  407570:	str	x0, [sp, #232]
  407574:	ldr	x0, [sp, #80]
  407578:	cmn	x0, #0x1
  40757c:	b.ne	4075a0 <__fxstatat@plt+0x5680>  // b.any
  407580:	ldr	x1, [sp, #88]
  407584:	ldr	x0, [sp, #232]
  407588:	add	x0, x1, x0
  40758c:	ldrb	w0, [x0]
  407590:	cmp	w0, #0x0
  407594:	cset	w0, ne  // ne = any
  407598:	and	w0, w0, #0xff
  40759c:	b	4075b4 <__fxstatat@plt+0x5694>
  4075a0:	ldr	x1, [sp, #232]
  4075a4:	ldr	x0, [sp, #80]
  4075a8:	cmp	x1, x0
  4075ac:	cset	w0, ne  // ne = any
  4075b0:	and	w0, w0, #0xff
  4075b4:	cmp	w0, #0x0
  4075b8:	b.ne	4066c0 <__fxstatat@plt+0x47a0>  // b.any
  4075bc:	ldr	x0, [sp, #224]
  4075c0:	cmp	x0, #0x0
  4075c4:	b.ne	4075e0 <__fxstatat@plt+0x56c0>  // b.any
  4075c8:	ldr	w0, [sp, #76]
  4075cc:	cmp	w0, #0x2
  4075d0:	b.ne	4075e0 <__fxstatat@plt+0x56c0>  // b.any
  4075d4:	ldrb	w0, [sp, #198]
  4075d8:	cmp	w0, #0x0
  4075dc:	b.ne	407744 <__fxstatat@plt+0x5824>  // b.any
  4075e0:	ldr	w0, [sp, #76]
  4075e4:	cmp	w0, #0x2
  4075e8:	b.ne	407670 <__fxstatat@plt+0x5750>  // b.any
  4075ec:	ldrb	w0, [sp, #198]
  4075f0:	eor	w0, w0, #0x1
  4075f4:	and	w0, w0, #0xff
  4075f8:	cmp	w0, #0x0
  4075fc:	b.eq	407670 <__fxstatat@plt+0x5750>  // b.none
  407600:	ldrb	w0, [sp, #196]
  407604:	cmp	w0, #0x0
  407608:	b.eq	407670 <__fxstatat@plt+0x5750>  // b.none
  40760c:	ldrb	w0, [sp, #195]
  407610:	cmp	w0, #0x0
  407614:	b.eq	407648 <__fxstatat@plt+0x5728>  // b.none
  407618:	ldr	x0, [sp, #240]
  40761c:	str	x0, [sp]
  407620:	ldr	x7, [sp, #56]
  407624:	ldr	x6, [sp, #64]
  407628:	ldr	w5, [sp, #72]
  40762c:	mov	w4, #0x5                   	// #5
  407630:	ldr	x3, [sp, #80]
  407634:	ldr	x2, [sp, #88]
  407638:	ldr	x1, [sp, #216]
  40763c:	ldr	x0, [sp, #104]
  407640:	bl	406398 <__fxstatat@plt+0x4478>
  407644:	b	40779c <__fxstatat@plt+0x587c>
  407648:	ldr	x0, [sp, #96]
  40764c:	cmp	x0, #0x0
  407650:	b.ne	407670 <__fxstatat@plt+0x5750>  // b.any
  407654:	ldr	x0, [sp, #216]
  407658:	cmp	x0, #0x0
  40765c:	b.eq	407670 <__fxstatat@plt+0x5750>  // b.none
  407660:	ldr	x0, [sp, #216]
  407664:	str	x0, [sp, #96]
  407668:	str	xzr, [sp, #224]
  40766c:	b	406410 <__fxstatat@plt+0x44f0>
  407670:	ldr	x0, [sp, #208]
  407674:	cmp	x0, #0x0
  407678:	b.eq	4076e4 <__fxstatat@plt+0x57c4>  // b.none
  40767c:	ldrb	w0, [sp, #198]
  407680:	eor	w0, w0, #0x1
  407684:	and	w0, w0, #0xff
  407688:	cmp	w0, #0x0
  40768c:	b.eq	4076e4 <__fxstatat@plt+0x57c4>  // b.none
  407690:	b	4076d4 <__fxstatat@plt+0x57b4>
  407694:	ldr	x1, [sp, #224]
  407698:	ldr	x0, [sp, #96]
  40769c:	cmp	x1, x0
  4076a0:	b.cs	4076bc <__fxstatat@plt+0x579c>  // b.hs, b.nlast
  4076a4:	ldr	x1, [sp, #104]
  4076a8:	ldr	x0, [sp, #224]
  4076ac:	add	x0, x1, x0
  4076b0:	ldr	x1, [sp, #208]
  4076b4:	ldrb	w1, [x1]
  4076b8:	strb	w1, [x0]
  4076bc:	ldr	x0, [sp, #224]
  4076c0:	add	x0, x0, #0x1
  4076c4:	str	x0, [sp, #224]
  4076c8:	ldr	x0, [sp, #208]
  4076cc:	add	x0, x0, #0x1
  4076d0:	str	x0, [sp, #208]
  4076d4:	ldr	x0, [sp, #208]
  4076d8:	ldrb	w0, [x0]
  4076dc:	cmp	w0, #0x0
  4076e0:	b.ne	407694 <__fxstatat@plt+0x5774>  // b.any
  4076e4:	ldr	x1, [sp, #224]
  4076e8:	ldr	x0, [sp, #96]
  4076ec:	cmp	x1, x0
  4076f0:	b.cs	407704 <__fxstatat@plt+0x57e4>  // b.hs, b.nlast
  4076f4:	ldr	x1, [sp, #104]
  4076f8:	ldr	x0, [sp, #224]
  4076fc:	add	x0, x1, x0
  407700:	strb	wzr, [x0]
  407704:	ldr	x0, [sp, #224]
  407708:	b	40779c <__fxstatat@plt+0x587c>
  40770c:	nop
  407710:	b	407748 <__fxstatat@plt+0x5828>
  407714:	nop
  407718:	b	407748 <__fxstatat@plt+0x5828>
  40771c:	nop
  407720:	b	407748 <__fxstatat@plt+0x5828>
  407724:	nop
  407728:	b	407748 <__fxstatat@plt+0x5828>
  40772c:	nop
  407730:	b	407748 <__fxstatat@plt+0x5828>
  407734:	nop
  407738:	b	407748 <__fxstatat@plt+0x5828>
  40773c:	nop
  407740:	b	407748 <__fxstatat@plt+0x5828>
  407744:	nop
  407748:	ldr	w0, [sp, #76]
  40774c:	cmp	w0, #0x2
  407750:	b.ne	407768 <__fxstatat@plt+0x5848>  // b.any
  407754:	ldrb	w0, [sp, #199]
  407758:	cmp	w0, #0x0
  40775c:	b.eq	407768 <__fxstatat@plt+0x5848>  // b.none
  407760:	mov	w0, #0x4                   	// #4
  407764:	str	w0, [sp, #76]
  407768:	ldr	w0, [sp, #72]
  40776c:	and	w1, w0, #0xfffffffd
  407770:	ldr	x0, [sp, #240]
  407774:	str	x0, [sp]
  407778:	ldr	x7, [sp, #56]
  40777c:	mov	x6, #0x0                   	// #0
  407780:	mov	w5, w1
  407784:	ldr	w4, [sp, #76]
  407788:	ldr	x3, [sp, #80]
  40778c:	ldr	x2, [sp, #88]
  407790:	ldr	x1, [sp, #96]
  407794:	ldr	x0, [sp, #104]
  407798:	bl	406398 <__fxstatat@plt+0x4478>
  40779c:	ldr	x19, [sp, #32]
  4077a0:	ldp	x29, x30, [sp, #16]
  4077a4:	add	sp, sp, #0xf0
  4077a8:	ret
  4077ac:	sub	sp, sp, #0x70
  4077b0:	stp	x29, x30, [sp, #16]
  4077b4:	add	x29, sp, #0x10
  4077b8:	str	x0, [sp, #72]
  4077bc:	str	x1, [sp, #64]
  4077c0:	str	x2, [sp, #56]
  4077c4:	str	x3, [sp, #48]
  4077c8:	str	x4, [sp, #40]
  4077cc:	ldr	x0, [sp, #40]
  4077d0:	cmp	x0, #0x0
  4077d4:	b.eq	4077e0 <__fxstatat@plt+0x58c0>  // b.none
  4077d8:	ldr	x0, [sp, #40]
  4077dc:	b	4077e8 <__fxstatat@plt+0x58c8>
  4077e0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4077e4:	add	x0, x0, #0x358
  4077e8:	str	x0, [sp, #104]
  4077ec:	bl	401eb0 <__errno_location@plt>
  4077f0:	ldr	w0, [x0]
  4077f4:	str	w0, [sp, #100]
  4077f8:	ldr	x0, [sp, #104]
  4077fc:	ldr	w1, [x0]
  407800:	ldr	x0, [sp, #104]
  407804:	ldr	w2, [x0, #4]
  407808:	ldr	x0, [sp, #104]
  40780c:	add	x3, x0, #0x8
  407810:	ldr	x0, [sp, #104]
  407814:	ldr	x4, [x0, #40]
  407818:	ldr	x0, [sp, #104]
  40781c:	ldr	x0, [x0, #48]
  407820:	str	x0, [sp]
  407824:	mov	x7, x4
  407828:	mov	x6, x3
  40782c:	mov	w5, w2
  407830:	mov	w4, w1
  407834:	ldr	x3, [sp, #48]
  407838:	ldr	x2, [sp, #56]
  40783c:	ldr	x1, [sp, #64]
  407840:	ldr	x0, [sp, #72]
  407844:	bl	406398 <__fxstatat@plt+0x4478>
  407848:	str	x0, [sp, #88]
  40784c:	bl	401eb0 <__errno_location@plt>
  407850:	mov	x1, x0
  407854:	ldr	w0, [sp, #100]
  407858:	str	w0, [x1]
  40785c:	ldr	x0, [sp, #88]
  407860:	ldp	x29, x30, [sp, #16]
  407864:	add	sp, sp, #0x70
  407868:	ret
  40786c:	stp	x29, x30, [sp, #-48]!
  407870:	mov	x29, sp
  407874:	str	x0, [sp, #40]
  407878:	str	x1, [sp, #32]
  40787c:	str	x2, [sp, #24]
  407880:	ldr	x3, [sp, #24]
  407884:	mov	x2, #0x0                   	// #0
  407888:	ldr	x1, [sp, #32]
  40788c:	ldr	x0, [sp, #40]
  407890:	bl	40789c <__fxstatat@plt+0x597c>
  407894:	ldp	x29, x30, [sp], #48
  407898:	ret
  40789c:	sub	sp, sp, #0x60
  4078a0:	stp	x29, x30, [sp, #16]
  4078a4:	add	x29, sp, #0x10
  4078a8:	str	x0, [sp, #56]
  4078ac:	str	x1, [sp, #48]
  4078b0:	str	x2, [sp, #40]
  4078b4:	str	x3, [sp, #32]
  4078b8:	ldr	x0, [sp, #32]
  4078bc:	cmp	x0, #0x0
  4078c0:	b.eq	4078cc <__fxstatat@plt+0x59ac>  // b.none
  4078c4:	ldr	x0, [sp, #32]
  4078c8:	b	4078d4 <__fxstatat@plt+0x59b4>
  4078cc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4078d0:	add	x0, x0, #0x358
  4078d4:	str	x0, [sp, #88]
  4078d8:	bl	401eb0 <__errno_location@plt>
  4078dc:	ldr	w0, [x0]
  4078e0:	str	w0, [sp, #84]
  4078e4:	ldr	x0, [sp, #88]
  4078e8:	ldr	w0, [x0, #4]
  4078ec:	ldr	x1, [sp, #40]
  4078f0:	cmp	x1, #0x0
  4078f4:	cset	w1, eq  // eq = none
  4078f8:	and	w1, w1, #0xff
  4078fc:	orr	w0, w0, w1
  407900:	str	w0, [sp, #80]
  407904:	ldr	x0, [sp, #88]
  407908:	ldr	w1, [x0]
  40790c:	ldr	x0, [sp, #88]
  407910:	add	x2, x0, #0x8
  407914:	ldr	x0, [sp, #88]
  407918:	ldr	x3, [x0, #40]
  40791c:	ldr	x0, [sp, #88]
  407920:	ldr	x0, [x0, #48]
  407924:	str	x0, [sp]
  407928:	mov	x7, x3
  40792c:	mov	x6, x2
  407930:	ldr	w5, [sp, #80]
  407934:	mov	w4, w1
  407938:	ldr	x3, [sp, #48]
  40793c:	ldr	x2, [sp, #56]
  407940:	mov	x1, #0x0                   	// #0
  407944:	mov	x0, #0x0                   	// #0
  407948:	bl	406398 <__fxstatat@plt+0x4478>
  40794c:	add	x0, x0, #0x1
  407950:	str	x0, [sp, #72]
  407954:	ldr	x0, [sp, #72]
  407958:	bl	40a928 <__fxstatat@plt+0x8a08>
  40795c:	str	x0, [sp, #64]
  407960:	ldr	x0, [sp, #88]
  407964:	ldr	w1, [x0]
  407968:	ldr	x0, [sp, #88]
  40796c:	add	x2, x0, #0x8
  407970:	ldr	x0, [sp, #88]
  407974:	ldr	x3, [x0, #40]
  407978:	ldr	x0, [sp, #88]
  40797c:	ldr	x0, [x0, #48]
  407980:	str	x0, [sp]
  407984:	mov	x7, x3
  407988:	mov	x6, x2
  40798c:	ldr	w5, [sp, #80]
  407990:	mov	w4, w1
  407994:	ldr	x3, [sp, #48]
  407998:	ldr	x2, [sp, #56]
  40799c:	ldr	x1, [sp, #72]
  4079a0:	ldr	x0, [sp, #64]
  4079a4:	bl	406398 <__fxstatat@plt+0x4478>
  4079a8:	bl	401eb0 <__errno_location@plt>
  4079ac:	mov	x1, x0
  4079b0:	ldr	w0, [sp, #84]
  4079b4:	str	w0, [x1]
  4079b8:	ldr	x0, [sp, #40]
  4079bc:	cmp	x0, #0x0
  4079c0:	b.eq	4079d4 <__fxstatat@plt+0x5ab4>  // b.none
  4079c4:	ldr	x0, [sp, #72]
  4079c8:	sub	x1, x0, #0x1
  4079cc:	ldr	x0, [sp, #40]
  4079d0:	str	x1, [x0]
  4079d4:	ldr	x0, [sp, #64]
  4079d8:	ldp	x29, x30, [sp, #16]
  4079dc:	add	sp, sp, #0x60
  4079e0:	ret
  4079e4:	stp	x29, x30, [sp, #-32]!
  4079e8:	mov	x29, sp
  4079ec:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4079f0:	add	x0, x0, #0x2c0
  4079f4:	ldr	x0, [x0]
  4079f8:	str	x0, [sp, #16]
  4079fc:	mov	w0, #0x1                   	// #1
  407a00:	str	w0, [sp, #28]
  407a04:	b	407a2c <__fxstatat@plt+0x5b0c>
  407a08:	ldrsw	x0, [sp, #28]
  407a0c:	lsl	x0, x0, #4
  407a10:	ldr	x1, [sp, #16]
  407a14:	add	x0, x1, x0
  407a18:	ldr	x0, [x0, #8]
  407a1c:	bl	401d60 <free@plt>
  407a20:	ldr	w0, [sp, #28]
  407a24:	add	w0, w0, #0x1
  407a28:	str	w0, [sp, #28]
  407a2c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407a30:	add	x0, x0, #0x2a8
  407a34:	ldr	w0, [x0]
  407a38:	ldr	w1, [sp, #28]
  407a3c:	cmp	w1, w0
  407a40:	b.lt	407a08 <__fxstatat@plt+0x5ae8>  // b.tstop
  407a44:	ldr	x0, [sp, #16]
  407a48:	ldr	x1, [x0, #8]
  407a4c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407a50:	add	x0, x0, #0x390
  407a54:	cmp	x1, x0
  407a58:	b.eq	407a8c <__fxstatat@plt+0x5b6c>  // b.none
  407a5c:	ldr	x0, [sp, #16]
  407a60:	ldr	x0, [x0, #8]
  407a64:	bl	401d60 <free@plt>
  407a68:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407a6c:	add	x0, x0, #0x2b0
  407a70:	mov	x1, #0x100                 	// #256
  407a74:	str	x1, [x0]
  407a78:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407a7c:	add	x0, x0, #0x2b0
  407a80:	adrp	x1, 424000 <__fxstatat@plt+0x220e0>
  407a84:	add	x1, x1, #0x390
  407a88:	str	x1, [x0, #8]
  407a8c:	ldr	x1, [sp, #16]
  407a90:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407a94:	add	x0, x0, #0x2b0
  407a98:	cmp	x1, x0
  407a9c:	b.eq	407abc <__fxstatat@plt+0x5b9c>  // b.none
  407aa0:	ldr	x0, [sp, #16]
  407aa4:	bl	401d60 <free@plt>
  407aa8:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407aac:	add	x0, x0, #0x2c0
  407ab0:	adrp	x1, 424000 <__fxstatat@plt+0x220e0>
  407ab4:	add	x1, x1, #0x2b0
  407ab8:	str	x1, [x0]
  407abc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407ac0:	add	x0, x0, #0x2a8
  407ac4:	mov	w1, #0x1                   	// #1
  407ac8:	str	w1, [x0]
  407acc:	nop
  407ad0:	ldp	x29, x30, [sp], #32
  407ad4:	ret
  407ad8:	sub	sp, sp, #0x80
  407adc:	stp	x29, x30, [sp, #16]
  407ae0:	add	x29, sp, #0x10
  407ae4:	str	w0, [sp, #60]
  407ae8:	str	x1, [sp, #48]
  407aec:	str	x2, [sp, #40]
  407af0:	str	x3, [sp, #32]
  407af4:	bl	401eb0 <__errno_location@plt>
  407af8:	ldr	w0, [x0]
  407afc:	str	w0, [sp, #108]
  407b00:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407b04:	add	x0, x0, #0x2c0
  407b08:	ldr	x0, [x0]
  407b0c:	str	x0, [sp, #120]
  407b10:	ldr	w0, [sp, #60]
  407b14:	cmp	w0, #0x0
  407b18:	b.ge	407b20 <__fxstatat@plt+0x5c00>  // b.tcont
  407b1c:	bl	401cd0 <abort@plt>
  407b20:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407b24:	add	x0, x0, #0x2a8
  407b28:	ldr	w0, [x0]
  407b2c:	ldr	w1, [sp, #60]
  407b30:	cmp	w1, w0
  407b34:	b.lt	407c2c <__fxstatat@plt+0x5d0c>  // b.tstop
  407b38:	ldr	x1, [sp, #120]
  407b3c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407b40:	add	x0, x0, #0x2b0
  407b44:	cmp	x1, x0
  407b48:	cset	w0, eq  // eq = none
  407b4c:	strb	w0, [sp, #107]
  407b50:	mov	w0, #0x7ffffffe            	// #2147483646
  407b54:	str	w0, [sp, #100]
  407b58:	ldr	w1, [sp, #100]
  407b5c:	ldr	w0, [sp, #60]
  407b60:	cmp	w1, w0
  407b64:	b.ge	407b6c <__fxstatat@plt+0x5c4c>  // b.tcont
  407b68:	bl	40ab24 <__fxstatat@plt+0x8c04>
  407b6c:	ldrb	w0, [sp, #107]
  407b70:	cmp	w0, #0x0
  407b74:	b.eq	407b80 <__fxstatat@plt+0x5c60>  // b.none
  407b78:	mov	x0, #0x0                   	// #0
  407b7c:	b	407b84 <__fxstatat@plt+0x5c64>
  407b80:	ldr	x0, [sp, #120]
  407b84:	ldr	w1, [sp, #60]
  407b88:	add	w1, w1, #0x1
  407b8c:	sxtw	x1, w1
  407b90:	lsl	x1, x1, #4
  407b94:	bl	40a984 <__fxstatat@plt+0x8a64>
  407b98:	str	x0, [sp, #120]
  407b9c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407ba0:	add	x0, x0, #0x2c0
  407ba4:	ldr	x1, [sp, #120]
  407ba8:	str	x1, [x0]
  407bac:	ldrb	w0, [sp, #107]
  407bb0:	cmp	w0, #0x0
  407bb4:	b.eq	407bcc <__fxstatat@plt+0x5cac>  // b.none
  407bb8:	ldr	x2, [sp, #120]
  407bbc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407bc0:	add	x0, x0, #0x2b0
  407bc4:	ldp	x0, x1, [x0]
  407bc8:	stp	x0, x1, [x2]
  407bcc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407bd0:	add	x0, x0, #0x2a8
  407bd4:	ldr	w0, [x0]
  407bd8:	sxtw	x0, w0
  407bdc:	lsl	x0, x0, #4
  407be0:	ldr	x1, [sp, #120]
  407be4:	add	x3, x1, x0
  407be8:	ldr	w0, [sp, #60]
  407bec:	add	w1, w0, #0x1
  407bf0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407bf4:	add	x0, x0, #0x2a8
  407bf8:	ldr	w0, [x0]
  407bfc:	sub	w0, w1, w0
  407c00:	sxtw	x0, w0
  407c04:	lsl	x0, x0, #4
  407c08:	mov	x2, x0
  407c0c:	mov	w1, #0x0                   	// #0
  407c10:	mov	x0, x3
  407c14:	bl	401c20 <memset@plt>
  407c18:	ldr	w0, [sp, #60]
  407c1c:	add	w1, w0, #0x1
  407c20:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407c24:	add	x0, x0, #0x2a8
  407c28:	str	w1, [x0]
  407c2c:	ldrsw	x0, [sp, #60]
  407c30:	lsl	x0, x0, #4
  407c34:	ldr	x1, [sp, #120]
  407c38:	add	x0, x1, x0
  407c3c:	ldr	x0, [x0]
  407c40:	str	x0, [sp, #88]
  407c44:	ldrsw	x0, [sp, #60]
  407c48:	lsl	x0, x0, #4
  407c4c:	ldr	x1, [sp, #120]
  407c50:	add	x0, x1, x0
  407c54:	ldr	x0, [x0, #8]
  407c58:	str	x0, [sp, #112]
  407c5c:	ldr	x0, [sp, #32]
  407c60:	ldr	w0, [x0, #4]
  407c64:	orr	w0, w0, #0x1
  407c68:	str	w0, [sp, #84]
  407c6c:	ldr	x0, [sp, #32]
  407c70:	ldr	w1, [x0]
  407c74:	ldr	x0, [sp, #32]
  407c78:	add	x2, x0, #0x8
  407c7c:	ldr	x0, [sp, #32]
  407c80:	ldr	x3, [x0, #40]
  407c84:	ldr	x0, [sp, #32]
  407c88:	ldr	x0, [x0, #48]
  407c8c:	str	x0, [sp]
  407c90:	mov	x7, x3
  407c94:	mov	x6, x2
  407c98:	ldr	w5, [sp, #84]
  407c9c:	mov	w4, w1
  407ca0:	ldr	x3, [sp, #40]
  407ca4:	ldr	x2, [sp, #48]
  407ca8:	ldr	x1, [sp, #88]
  407cac:	ldr	x0, [sp, #112]
  407cb0:	bl	406398 <__fxstatat@plt+0x4478>
  407cb4:	str	x0, [sp, #72]
  407cb8:	ldr	x1, [sp, #88]
  407cbc:	ldr	x0, [sp, #72]
  407cc0:	cmp	x1, x0
  407cc4:	b.hi	407d74 <__fxstatat@plt+0x5e54>  // b.pmore
  407cc8:	ldr	x0, [sp, #72]
  407ccc:	add	x0, x0, #0x1
  407cd0:	str	x0, [sp, #88]
  407cd4:	ldrsw	x0, [sp, #60]
  407cd8:	lsl	x0, x0, #4
  407cdc:	ldr	x1, [sp, #120]
  407ce0:	add	x0, x1, x0
  407ce4:	ldr	x1, [sp, #88]
  407ce8:	str	x1, [x0]
  407cec:	ldr	x1, [sp, #112]
  407cf0:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407cf4:	add	x0, x0, #0x390
  407cf8:	cmp	x1, x0
  407cfc:	b.eq	407d08 <__fxstatat@plt+0x5de8>  // b.none
  407d00:	ldr	x0, [sp, #112]
  407d04:	bl	401d60 <free@plt>
  407d08:	ldr	x0, [sp, #88]
  407d0c:	bl	40a928 <__fxstatat@plt+0x8a08>
  407d10:	str	x0, [sp, #112]
  407d14:	ldrsw	x0, [sp, #60]
  407d18:	lsl	x0, x0, #4
  407d1c:	ldr	x1, [sp, #120]
  407d20:	add	x0, x1, x0
  407d24:	ldr	x1, [sp, #112]
  407d28:	str	x1, [x0, #8]
  407d2c:	ldr	x0, [sp, #32]
  407d30:	ldr	w1, [x0]
  407d34:	ldr	x0, [sp, #32]
  407d38:	add	x2, x0, #0x8
  407d3c:	ldr	x0, [sp, #32]
  407d40:	ldr	x3, [x0, #40]
  407d44:	ldr	x0, [sp, #32]
  407d48:	ldr	x0, [x0, #48]
  407d4c:	str	x0, [sp]
  407d50:	mov	x7, x3
  407d54:	mov	x6, x2
  407d58:	ldr	w5, [sp, #84]
  407d5c:	mov	w4, w1
  407d60:	ldr	x3, [sp, #40]
  407d64:	ldr	x2, [sp, #48]
  407d68:	ldr	x1, [sp, #88]
  407d6c:	ldr	x0, [sp, #112]
  407d70:	bl	406398 <__fxstatat@plt+0x4478>
  407d74:	bl	401eb0 <__errno_location@plt>
  407d78:	mov	x1, x0
  407d7c:	ldr	w0, [sp, #108]
  407d80:	str	w0, [x1]
  407d84:	ldr	x0, [sp, #112]
  407d88:	ldp	x29, x30, [sp, #16]
  407d8c:	add	sp, sp, #0x80
  407d90:	ret
  407d94:	stp	x29, x30, [sp, #-32]!
  407d98:	mov	x29, sp
  407d9c:	str	w0, [sp, #28]
  407da0:	str	x1, [sp, #16]
  407da4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407da8:	add	x3, x0, #0x358
  407dac:	mov	x2, #0xffffffffffffffff    	// #-1
  407db0:	ldr	x1, [sp, #16]
  407db4:	ldr	w0, [sp, #28]
  407db8:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  407dbc:	ldp	x29, x30, [sp], #32
  407dc0:	ret
  407dc4:	stp	x29, x30, [sp, #-48]!
  407dc8:	mov	x29, sp
  407dcc:	str	w0, [sp, #44]
  407dd0:	str	x1, [sp, #32]
  407dd4:	str	x2, [sp, #24]
  407dd8:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407ddc:	add	x3, x0, #0x358
  407de0:	ldr	x2, [sp, #24]
  407de4:	ldr	x1, [sp, #32]
  407de8:	ldr	w0, [sp, #44]
  407dec:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  407df0:	ldp	x29, x30, [sp], #48
  407df4:	ret
  407df8:	stp	x29, x30, [sp, #-32]!
  407dfc:	mov	x29, sp
  407e00:	str	x0, [sp, #24]
  407e04:	ldr	x1, [sp, #24]
  407e08:	mov	w0, #0x0                   	// #0
  407e0c:	bl	407d94 <__fxstatat@plt+0x5e74>
  407e10:	ldp	x29, x30, [sp], #32
  407e14:	ret
  407e18:	stp	x29, x30, [sp, #-32]!
  407e1c:	mov	x29, sp
  407e20:	str	x0, [sp, #24]
  407e24:	str	x1, [sp, #16]
  407e28:	ldr	x2, [sp, #16]
  407e2c:	ldr	x1, [sp, #24]
  407e30:	mov	w0, #0x0                   	// #0
  407e34:	bl	407dc4 <__fxstatat@plt+0x5ea4>
  407e38:	ldp	x29, x30, [sp], #32
  407e3c:	ret
  407e40:	stp	x29, x30, [sp, #-96]!
  407e44:	mov	x29, sp
  407e48:	str	w0, [sp, #28]
  407e4c:	str	w1, [sp, #24]
  407e50:	str	x2, [sp, #16]
  407e54:	add	x0, sp, #0x28
  407e58:	mov	x8, x0
  407e5c:	ldr	w0, [sp, #24]
  407e60:	bl	406250 <__fxstatat@plt+0x4330>
  407e64:	add	x0, sp, #0x28
  407e68:	mov	x3, x0
  407e6c:	mov	x2, #0xffffffffffffffff    	// #-1
  407e70:	ldr	x1, [sp, #16]
  407e74:	ldr	w0, [sp, #28]
  407e78:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  407e7c:	ldp	x29, x30, [sp], #96
  407e80:	ret
  407e84:	stp	x29, x30, [sp, #-112]!
  407e88:	mov	x29, sp
  407e8c:	str	w0, [sp, #44]
  407e90:	str	w1, [sp, #40]
  407e94:	str	x2, [sp, #32]
  407e98:	str	x3, [sp, #24]
  407e9c:	add	x0, sp, #0x38
  407ea0:	mov	x8, x0
  407ea4:	ldr	w0, [sp, #40]
  407ea8:	bl	406250 <__fxstatat@plt+0x4330>
  407eac:	add	x0, sp, #0x38
  407eb0:	mov	x3, x0
  407eb4:	ldr	x2, [sp, #24]
  407eb8:	ldr	x1, [sp, #32]
  407ebc:	ldr	w0, [sp, #44]
  407ec0:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  407ec4:	ldp	x29, x30, [sp], #112
  407ec8:	ret
  407ecc:	stp	x29, x30, [sp, #-32]!
  407ed0:	mov	x29, sp
  407ed4:	str	w0, [sp, #28]
  407ed8:	str	x1, [sp, #16]
  407edc:	ldr	x2, [sp, #16]
  407ee0:	ldr	w1, [sp, #28]
  407ee4:	mov	w0, #0x0                   	// #0
  407ee8:	bl	407e40 <__fxstatat@plt+0x5f20>
  407eec:	ldp	x29, x30, [sp], #32
  407ef0:	ret
  407ef4:	stp	x29, x30, [sp, #-48]!
  407ef8:	mov	x29, sp
  407efc:	str	w0, [sp, #44]
  407f00:	str	x1, [sp, #32]
  407f04:	str	x2, [sp, #24]
  407f08:	ldr	x3, [sp, #24]
  407f0c:	ldr	x2, [sp, #32]
  407f10:	ldr	w1, [sp, #44]
  407f14:	mov	w0, #0x0                   	// #0
  407f18:	bl	407e84 <__fxstatat@plt+0x5f64>
  407f1c:	ldp	x29, x30, [sp], #48
  407f20:	ret
  407f24:	stp	x29, x30, [sp, #-112]!
  407f28:	mov	x29, sp
  407f2c:	str	x0, [sp, #40]
  407f30:	str	x1, [sp, #32]
  407f34:	strb	w2, [sp, #31]
  407f38:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  407f3c:	add	x1, x0, #0x358
  407f40:	add	x0, sp, #0x38
  407f44:	ldp	x2, x3, [x1]
  407f48:	stp	x2, x3, [x0]
  407f4c:	ldp	x2, x3, [x1, #16]
  407f50:	stp	x2, x3, [x0, #16]
  407f54:	ldp	x2, x3, [x1, #32]
  407f58:	stp	x2, x3, [x0, #32]
  407f5c:	ldr	x1, [x1, #48]
  407f60:	str	x1, [x0, #48]
  407f64:	add	x0, sp, #0x38
  407f68:	mov	w2, #0x1                   	// #1
  407f6c:	ldrb	w1, [sp, #31]
  407f70:	bl	4060e0 <__fxstatat@plt+0x41c0>
  407f74:	add	x0, sp, #0x38
  407f78:	mov	x3, x0
  407f7c:	ldr	x2, [sp, #32]
  407f80:	ldr	x1, [sp, #40]
  407f84:	mov	w0, #0x0                   	// #0
  407f88:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  407f8c:	ldp	x29, x30, [sp], #112
  407f90:	ret
  407f94:	stp	x29, x30, [sp, #-32]!
  407f98:	mov	x29, sp
  407f9c:	str	x0, [sp, #24]
  407fa0:	strb	w1, [sp, #23]
  407fa4:	ldrb	w2, [sp, #23]
  407fa8:	mov	x1, #0xffffffffffffffff    	// #-1
  407fac:	ldr	x0, [sp, #24]
  407fb0:	bl	407f24 <__fxstatat@plt+0x6004>
  407fb4:	ldp	x29, x30, [sp], #32
  407fb8:	ret
  407fbc:	stp	x29, x30, [sp, #-32]!
  407fc0:	mov	x29, sp
  407fc4:	str	x0, [sp, #24]
  407fc8:	mov	w1, #0x3a                  	// #58
  407fcc:	ldr	x0, [sp, #24]
  407fd0:	bl	407f94 <__fxstatat@plt+0x6074>
  407fd4:	ldp	x29, x30, [sp], #32
  407fd8:	ret
  407fdc:	stp	x29, x30, [sp, #-32]!
  407fe0:	mov	x29, sp
  407fe4:	str	x0, [sp, #24]
  407fe8:	str	x1, [sp, #16]
  407fec:	mov	w2, #0x3a                  	// #58
  407ff0:	ldr	x1, [sp, #16]
  407ff4:	ldr	x0, [sp, #24]
  407ff8:	bl	407f24 <__fxstatat@plt+0x6004>
  407ffc:	ldp	x29, x30, [sp], #32
  408000:	ret
  408004:	stp	x29, x30, [sp, #-160]!
  408008:	mov	x29, sp
  40800c:	str	w0, [sp, #92]
  408010:	str	w1, [sp, #88]
  408014:	str	x2, [sp, #80]
  408018:	add	x0, sp, #0x10
  40801c:	mov	x8, x0
  408020:	ldr	w0, [sp, #88]
  408024:	bl	406250 <__fxstatat@plt+0x4330>
  408028:	add	x0, sp, #0x68
  40802c:	add	x1, sp, #0x10
  408030:	ldp	x2, x3, [x1]
  408034:	stp	x2, x3, [x0]
  408038:	ldp	x2, x3, [x1, #16]
  40803c:	stp	x2, x3, [x0, #16]
  408040:	ldp	x2, x3, [x1, #32]
  408044:	stp	x2, x3, [x0, #32]
  408048:	ldr	x1, [x1, #48]
  40804c:	str	x1, [x0, #48]
  408050:	add	x0, sp, #0x68
  408054:	mov	w2, #0x1                   	// #1
  408058:	mov	w1, #0x3a                  	// #58
  40805c:	bl	4060e0 <__fxstatat@plt+0x41c0>
  408060:	add	x0, sp, #0x68
  408064:	mov	x3, x0
  408068:	mov	x2, #0xffffffffffffffff    	// #-1
  40806c:	ldr	x1, [sp, #80]
  408070:	ldr	w0, [sp, #92]
  408074:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  408078:	ldp	x29, x30, [sp], #160
  40807c:	ret
  408080:	stp	x29, x30, [sp, #-48]!
  408084:	mov	x29, sp
  408088:	str	w0, [sp, #44]
  40808c:	str	x1, [sp, #32]
  408090:	str	x2, [sp, #24]
  408094:	str	x3, [sp, #16]
  408098:	mov	x4, #0xffffffffffffffff    	// #-1
  40809c:	ldr	x3, [sp, #16]
  4080a0:	ldr	x2, [sp, #24]
  4080a4:	ldr	x1, [sp, #32]
  4080a8:	ldr	w0, [sp, #44]
  4080ac:	bl	4080b8 <__fxstatat@plt+0x6198>
  4080b0:	ldp	x29, x30, [sp], #48
  4080b4:	ret
  4080b8:	stp	x29, x30, [sp, #-128]!
  4080bc:	mov	x29, sp
  4080c0:	str	w0, [sp, #60]
  4080c4:	str	x1, [sp, #48]
  4080c8:	str	x2, [sp, #40]
  4080cc:	str	x3, [sp, #32]
  4080d0:	str	x4, [sp, #24]
  4080d4:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4080d8:	add	x1, x0, #0x358
  4080dc:	add	x0, sp, #0x48
  4080e0:	ldp	x2, x3, [x1]
  4080e4:	stp	x2, x3, [x0]
  4080e8:	ldp	x2, x3, [x1, #16]
  4080ec:	stp	x2, x3, [x0, #16]
  4080f0:	ldp	x2, x3, [x1, #32]
  4080f4:	stp	x2, x3, [x0, #32]
  4080f8:	ldr	x1, [x1, #48]
  4080fc:	str	x1, [x0, #48]
  408100:	add	x0, sp, #0x48
  408104:	ldr	x2, [sp, #40]
  408108:	ldr	x1, [sp, #48]
  40810c:	bl	4061d8 <__fxstatat@plt+0x42b8>
  408110:	add	x0, sp, #0x48
  408114:	mov	x3, x0
  408118:	ldr	x2, [sp, #24]
  40811c:	ldr	x1, [sp, #32]
  408120:	ldr	w0, [sp, #60]
  408124:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  408128:	ldp	x29, x30, [sp], #128
  40812c:	ret
  408130:	stp	x29, x30, [sp, #-48]!
  408134:	mov	x29, sp
  408138:	str	x0, [sp, #40]
  40813c:	str	x1, [sp, #32]
  408140:	str	x2, [sp, #24]
  408144:	ldr	x3, [sp, #24]
  408148:	ldr	x2, [sp, #32]
  40814c:	ldr	x1, [sp, #40]
  408150:	mov	w0, #0x0                   	// #0
  408154:	bl	408080 <__fxstatat@plt+0x6160>
  408158:	ldp	x29, x30, [sp], #48
  40815c:	ret
  408160:	stp	x29, x30, [sp, #-48]!
  408164:	mov	x29, sp
  408168:	str	x0, [sp, #40]
  40816c:	str	x1, [sp, #32]
  408170:	str	x2, [sp, #24]
  408174:	str	x3, [sp, #16]
  408178:	ldr	x4, [sp, #16]
  40817c:	ldr	x3, [sp, #24]
  408180:	ldr	x2, [sp, #32]
  408184:	ldr	x1, [sp, #40]
  408188:	mov	w0, #0x0                   	// #0
  40818c:	bl	4080b8 <__fxstatat@plt+0x6198>
  408190:	ldp	x29, x30, [sp], #48
  408194:	ret
  408198:	stp	x29, x30, [sp, #-48]!
  40819c:	mov	x29, sp
  4081a0:	str	w0, [sp, #44]
  4081a4:	str	x1, [sp, #32]
  4081a8:	str	x2, [sp, #24]
  4081ac:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  4081b0:	add	x3, x0, #0x2c8
  4081b4:	ldr	x2, [sp, #24]
  4081b8:	ldr	x1, [sp, #32]
  4081bc:	ldr	w0, [sp, #44]
  4081c0:	bl	407ad8 <__fxstatat@plt+0x5bb8>
  4081c4:	ldp	x29, x30, [sp], #48
  4081c8:	ret
  4081cc:	stp	x29, x30, [sp, #-32]!
  4081d0:	mov	x29, sp
  4081d4:	str	x0, [sp, #24]
  4081d8:	str	x1, [sp, #16]
  4081dc:	ldr	x2, [sp, #16]
  4081e0:	ldr	x1, [sp, #24]
  4081e4:	mov	w0, #0x0                   	// #0
  4081e8:	bl	408198 <__fxstatat@plt+0x6278>
  4081ec:	ldp	x29, x30, [sp], #32
  4081f0:	ret
  4081f4:	stp	x29, x30, [sp, #-32]!
  4081f8:	mov	x29, sp
  4081fc:	str	w0, [sp, #28]
  408200:	str	x1, [sp, #16]
  408204:	mov	x2, #0xffffffffffffffff    	// #-1
  408208:	ldr	x1, [sp, #16]
  40820c:	ldr	w0, [sp, #28]
  408210:	bl	408198 <__fxstatat@plt+0x6278>
  408214:	ldp	x29, x30, [sp], #32
  408218:	ret
  40821c:	stp	x29, x30, [sp, #-32]!
  408220:	mov	x29, sp
  408224:	str	x0, [sp, #24]
  408228:	ldr	x1, [sp, #24]
  40822c:	mov	w0, #0x0                   	// #0
  408230:	bl	4081f4 <__fxstatat@plt+0x62d4>
  408234:	ldp	x29, x30, [sp], #32
  408238:	ret
  40823c:	stp	x29, x30, [sp, #-48]!
  408240:	mov	x29, sp
  408244:	str	x0, [sp, #24]
  408248:	mov	x0, #0x18                  	// #24
  40824c:	bl	40a944 <__fxstatat@plt+0x8a24>
  408250:	str	x0, [sp, #40]
  408254:	ldr	x0, [sp, #40]
  408258:	ldr	x1, [sp, #24]
  40825c:	str	x1, [x0]
  408260:	ldr	x0, [sp, #40]
  408264:	str	xzr, [x0, #16]
  408268:	ldr	x0, [sp, #40]
  40826c:	ldr	x1, [x0, #16]
  408270:	ldr	x0, [sp, #40]
  408274:	str	x1, [x0, #8]
  408278:	ldr	x0, [sp, #40]
  40827c:	ldp	x29, x30, [sp], #48
  408280:	ret
  408284:	stp	x29, x30, [sp, #-48]!
  408288:	mov	x29, sp
  40828c:	str	x0, [sp, #24]
  408290:	str	x1, [sp, #16]
  408294:	ldr	x1, [sp, #16]
  408298:	ldr	x0, [sp, #24]
  40829c:	bl	40887c <__fxstatat@plt+0x695c>
  4082a0:	str	x0, [sp, #40]
  4082a4:	ldr	x0, [sp, #40]
  4082a8:	cmp	x0, #0x0
  4082ac:	b.eq	4082bc <__fxstatat@plt+0x639c>  // b.none
  4082b0:	ldr	x0, [sp, #40]
  4082b4:	bl	40823c <__fxstatat@plt+0x631c>
  4082b8:	b	4082c0 <__fxstatat@plt+0x63a0>
  4082bc:	mov	x0, #0x0                   	// #0
  4082c0:	ldp	x29, x30, [sp], #48
  4082c4:	ret
  4082c8:	sub	sp, sp, #0x10
  4082cc:	str	x0, [sp, #8]
  4082d0:	ldr	x0, [sp, #8]
  4082d4:	ldr	x0, [x0]
  4082d8:	add	sp, sp, #0x10
  4082dc:	ret
  4082e0:	sub	sp, sp, #0x10
  4082e4:	str	x0, [sp, #8]
  4082e8:	ldr	x0, [sp, #8]
  4082ec:	lsl	x0, x0, #8
  4082f0:	add	sp, sp, #0x10
  4082f4:	ret
  4082f8:	stp	x29, x30, [sp, #-128]!
  4082fc:	mov	x29, sp
  408300:	str	x0, [sp, #24]
  408304:	str	x1, [sp, #16]
  408308:	ldr	x0, [sp, #24]
  40830c:	ldr	x0, [x0]
  408310:	str	x0, [sp, #88]
  408314:	ldr	x0, [sp, #24]
  408318:	ldr	x0, [x0, #8]
  40831c:	str	x0, [sp, #120]
  408320:	ldr	x0, [sp, #24]
  408324:	ldr	x0, [x0, #16]
  408328:	str	x0, [sp, #112]
  40832c:	ldr	x0, [sp, #16]
  408330:	add	x0, x0, #0x1
  408334:	str	x0, [sp, #80]
  408338:	ldr	x1, [sp, #112]
  40833c:	ldr	x0, [sp, #16]
  408340:	cmp	x1, x0
  408344:	b.cs	4083e8 <__fxstatat@plt+0x64c8>  // b.hs, b.nlast
  408348:	str	xzr, [sp, #104]
  40834c:	ldr	x0, [sp, #112]
  408350:	str	x0, [sp, #96]
  408354:	ldr	x0, [sp, #96]
  408358:	bl	4082e0 <__fxstatat@plt+0x63c0>
  40835c:	add	x0, x0, #0xff
  408360:	str	x0, [sp, #96]
  408364:	ldr	x0, [sp, #104]
  408368:	add	x0, x0, #0x1
  40836c:	str	x0, [sp, #104]
  408370:	ldr	x1, [sp, #96]
  408374:	ldr	x0, [sp, #16]
  408378:	cmp	x1, x0
  40837c:	b.cc	408354 <__fxstatat@plt+0x6434>  // b.lo, b.ul, b.last
  408380:	add	x0, sp, #0x28
  408384:	ldr	x2, [sp, #104]
  408388:	mov	x1, x0
  40838c:	ldr	x0, [sp, #88]
  408390:	bl	408bd0 <__fxstatat@plt+0x6cb0>
  408394:	str	xzr, [sp, #104]
  408398:	ldr	x0, [sp, #120]
  40839c:	bl	4082e0 <__fxstatat@plt+0x63c0>
  4083a0:	mov	x2, x0
  4083a4:	ldr	x0, [sp, #104]
  4083a8:	add	x1, sp, #0x28
  4083ac:	ldrb	w0, [x1, x0]
  4083b0:	and	x0, x0, #0xff
  4083b4:	add	x0, x2, x0
  4083b8:	str	x0, [sp, #120]
  4083bc:	ldr	x0, [sp, #112]
  4083c0:	bl	4082e0 <__fxstatat@plt+0x63c0>
  4083c4:	add	x0, x0, #0xff
  4083c8:	str	x0, [sp, #112]
  4083cc:	ldr	x0, [sp, #104]
  4083d0:	add	x0, x0, #0x1
  4083d4:	str	x0, [sp, #104]
  4083d8:	ldr	x1, [sp, #112]
  4083dc:	ldr	x0, [sp, #16]
  4083e0:	cmp	x1, x0
  4083e4:	b.cc	408398 <__fxstatat@plt+0x6478>  // b.lo, b.ul, b.last
  4083e8:	ldr	x1, [sp, #112]
  4083ec:	ldr	x0, [sp, #16]
  4083f0:	cmp	x1, x0
  4083f4:	b.ne	408418 <__fxstatat@plt+0x64f8>  // b.any
  4083f8:	ldr	x0, [sp, #24]
  4083fc:	str	xzr, [x0, #16]
  408400:	ldr	x0, [sp, #24]
  408404:	ldr	x1, [x0, #16]
  408408:	ldr	x0, [sp, #24]
  40840c:	str	x1, [x0, #8]
  408410:	ldr	x0, [sp, #120]
  408414:	b	4084c8 <__fxstatat@plt+0x65a8>
  408418:	ldr	x1, [sp, #112]
  40841c:	ldr	x0, [sp, #16]
  408420:	sub	x0, x1, x0
  408424:	str	x0, [sp, #72]
  408428:	ldr	x0, [sp, #72]
  40842c:	ldr	x1, [sp, #80]
  408430:	udiv	x2, x0, x1
  408434:	ldr	x1, [sp, #80]
  408438:	mul	x1, x2, x1
  40843c:	sub	x0, x0, x1
  408440:	str	x0, [sp, #64]
  408444:	ldr	x1, [sp, #112]
  408448:	ldr	x0, [sp, #64]
  40844c:	sub	x0, x1, x0
  408450:	str	x0, [sp, #56]
  408454:	ldr	x0, [sp, #120]
  408458:	ldr	x1, [sp, #80]
  40845c:	udiv	x2, x0, x1
  408460:	ldr	x1, [sp, #80]
  408464:	mul	x1, x2, x1
  408468:	sub	x0, x0, x1
  40846c:	str	x0, [sp, #48]
  408470:	ldr	x1, [sp, #120]
  408474:	ldr	x0, [sp, #56]
  408478:	cmp	x1, x0
  40847c:	b.hi	4084b0 <__fxstatat@plt+0x6590>  // b.pmore
  408480:	ldr	x1, [sp, #120]
  408484:	ldr	x0, [sp, #80]
  408488:	udiv	x1, x1, x0
  40848c:	ldr	x0, [sp, #24]
  408490:	str	x1, [x0, #8]
  408494:	ldr	x1, [sp, #72]
  408498:	ldr	x0, [sp, #80]
  40849c:	udiv	x1, x1, x0
  4084a0:	ldr	x0, [sp, #24]
  4084a4:	str	x1, [x0, #16]
  4084a8:	ldr	x0, [sp, #48]
  4084ac:	b	4084c8 <__fxstatat@plt+0x65a8>
  4084b0:	ldr	x0, [sp, #48]
  4084b4:	str	x0, [sp, #120]
  4084b8:	ldr	x0, [sp, #64]
  4084bc:	sub	x0, x0, #0x1
  4084c0:	str	x0, [sp, #112]
  4084c4:	b	408338 <__fxstatat@plt+0x6418>
  4084c8:	ldp	x29, x30, [sp], #128
  4084cc:	ret
  4084d0:	stp	x29, x30, [sp, #-32]!
  4084d4:	mov	x29, sp
  4084d8:	str	x0, [sp, #24]
  4084dc:	mov	x1, #0x18                  	// #24
  4084e0:	ldr	x0, [sp, #24]
  4084e4:	bl	401e40 <explicit_bzero@plt>
  4084e8:	ldr	x0, [sp, #24]
  4084ec:	bl	401d60 <free@plt>
  4084f0:	nop
  4084f4:	ldp	x29, x30, [sp], #32
  4084f8:	ret
  4084fc:	stp	x29, x30, [sp, #-48]!
  408500:	mov	x29, sp
  408504:	str	x0, [sp, #24]
  408508:	ldr	x0, [sp, #24]
  40850c:	ldr	x0, [x0]
  408510:	bl	408c28 <__fxstatat@plt+0x6d08>
  408514:	str	w0, [sp, #44]
  408518:	bl	401eb0 <__errno_location@plt>
  40851c:	ldr	w0, [x0]
  408520:	str	w0, [sp, #40]
  408524:	ldr	x0, [sp, #24]
  408528:	bl	4084d0 <__fxstatat@plt+0x65b0>
  40852c:	bl	401eb0 <__errno_location@plt>
  408530:	mov	x1, x0
  408534:	ldr	w0, [sp, #40]
  408538:	str	w0, [x1]
  40853c:	ldr	w0, [sp, #44]
  408540:	ldp	x29, x30, [sp], #48
  408544:	ret
  408548:	stp	x29, x30, [sp, #-64]!
  40854c:	mov	x29, sp
  408550:	stp	x19, x20, [sp, #16]
  408554:	str	x21, [sp, #32]
  408558:	str	x0, [sp, #56]
  40855c:	ldr	x0, [sp, #56]
  408560:	cmp	x0, #0x0
  408564:	b.eq	4085cc <__fxstatat@plt+0x66ac>  // b.none
  408568:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40856c:	add	x0, x0, #0x2a0
  408570:	ldr	w20, [x0]
  408574:	bl	401eb0 <__errno_location@plt>
  408578:	ldr	w21, [x0]
  40857c:	bl	401eb0 <__errno_location@plt>
  408580:	ldr	w0, [x0]
  408584:	cmp	w0, #0x0
  408588:	b.ne	4085a0 <__fxstatat@plt+0x6680>  // b.any
  40858c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  408590:	add	x0, x0, #0x6b8
  408594:	bl	401ee0 <gettext@plt>
  408598:	mov	x19, x0
  40859c:	b	4085b0 <__fxstatat@plt+0x6690>
  4085a0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4085a4:	add	x0, x0, #0x6c8
  4085a8:	bl	401ee0 <gettext@plt>
  4085ac:	mov	x19, x0
  4085b0:	ldr	x0, [sp, #56]
  4085b4:	bl	40821c <__fxstatat@plt+0x62fc>
  4085b8:	mov	x3, x0
  4085bc:	mov	x2, x19
  4085c0:	mov	w1, w21
  4085c4:	mov	w0, w20
  4085c8:	bl	401a90 <error@plt>
  4085cc:	bl	401cd0 <abort@plt>
  4085d0:	stp	x29, x30, [sp, #-48]!
  4085d4:	mov	x29, sp
  4085d8:	str	x0, [sp, #24]
  4085dc:	str	x1, [sp, #16]
  4085e0:	mov	x0, #0x1038                	// #4152
  4085e4:	bl	40a944 <__fxstatat@plt+0x8a24>
  4085e8:	str	x0, [sp, #40]
  4085ec:	ldr	x0, [sp, #40]
  4085f0:	ldr	x1, [sp, #24]
  4085f4:	str	x1, [x0]
  4085f8:	ldr	x0, [sp, #40]
  4085fc:	adrp	x1, 408000 <__fxstatat@plt+0x60e0>
  408600:	add	x1, x1, #0x548
  408604:	str	x1, [x0, #8]
  408608:	ldr	x0, [sp, #40]
  40860c:	ldr	x1, [sp, #16]
  408610:	str	x1, [x0, #16]
  408614:	ldr	x0, [sp, #40]
  408618:	ldp	x29, x30, [sp], #48
  40861c:	ret
  408620:	stp	x29, x30, [sp, #-144]!
  408624:	mov	x29, sp
  408628:	str	x0, [sp, #40]
  40862c:	str	x1, [sp, #32]
  408630:	str	x2, [sp, #24]
  408634:	ldr	x0, [sp, #40]
  408638:	str	x0, [sp, #128]
  40863c:	str	xzr, [sp, #136]
  408640:	mov	w1, #0x0                   	// #0
  408644:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  408648:	add	x0, x0, #0x6d8
  40864c:	bl	401bd0 <open@plt>
  408650:	str	w0, [sp, #124]
  408654:	ldr	w0, [sp, #124]
  408658:	cmp	w0, #0x0
  40865c:	b.lt	4086a0 <__fxstatat@plt+0x6780>  // b.tstop
  408660:	ldr	x0, [sp, #32]
  408664:	ldr	x2, [sp, #24]
  408668:	ldr	x1, [sp, #24]
  40866c:	cmp	x2, x0
  408670:	csel	x0, x1, x0, ls  // ls = plast
  408674:	mov	x2, x0
  408678:	ldr	x1, [sp, #128]
  40867c:	ldr	w0, [sp, #124]
  408680:	bl	401e10 <read@plt>
  408684:	str	x0, [sp, #136]
  408688:	ldr	x0, [sp, #136]
  40868c:	cmp	x0, #0x0
  408690:	b.ge	408698 <__fxstatat@plt+0x6778>  // b.tcont
  408694:	str	xzr, [sp, #136]
  408698:	ldr	w0, [sp, #124]
  40869c:	bl	401c80 <close@plt>
  4086a0:	ldr	x0, [sp, #136]
  4086a4:	ldr	x1, [sp, #32]
  4086a8:	cmp	x1, x0
  4086ac:	b.ls	408700 <__fxstatat@plt+0x67e0>  // b.plast
  4086b0:	ldr	x0, [sp, #136]
  4086b4:	ldr	x1, [sp, #32]
  4086b8:	sub	x0, x1, x0
  4086bc:	mov	x1, #0x10                  	// #16
  4086c0:	cmp	x0, #0x10
  4086c4:	csel	x0, x0, x1, ls  // ls = plast
  4086c8:	str	x0, [sp, #112]
  4086cc:	add	x0, sp, #0x40
  4086d0:	mov	x1, #0x0                   	// #0
  4086d4:	bl	401c40 <gettimeofday@plt>
  4086d8:	ldr	x0, [sp, #136]
  4086dc:	ldr	x1, [sp, #128]
  4086e0:	add	x0, x1, x0
  4086e4:	add	x1, sp, #0x40
  4086e8:	ldr	x2, [sp, #112]
  4086ec:	bl	401a40 <memcpy@plt>
  4086f0:	ldr	x1, [sp, #136]
  4086f4:	ldr	x0, [sp, #112]
  4086f8:	add	x0, x1, x0
  4086fc:	str	x0, [sp, #136]
  408700:	ldr	x0, [sp, #136]
  408704:	ldr	x1, [sp, #32]
  408708:	cmp	x1, x0
  40870c:	b.ls	40875c <__fxstatat@plt+0x683c>  // b.plast
  408710:	ldr	x0, [sp, #136]
  408714:	ldr	x1, [sp, #32]
  408718:	sub	x0, x1, x0
  40871c:	mov	x1, #0x4                   	// #4
  408720:	cmp	x0, #0x4
  408724:	csel	x0, x0, x1, ls  // ls = plast
  408728:	str	x0, [sp, #104]
  40872c:	bl	401b70 <getpid@plt>
  408730:	str	w0, [sp, #60]
  408734:	ldr	x0, [sp, #136]
  408738:	ldr	x1, [sp, #128]
  40873c:	add	x0, x1, x0
  408740:	add	x1, sp, #0x3c
  408744:	ldr	x2, [sp, #104]
  408748:	bl	401a40 <memcpy@plt>
  40874c:	ldr	x1, [sp, #136]
  408750:	ldr	x0, [sp, #104]
  408754:	add	x0, x1, x0
  408758:	str	x0, [sp, #136]
  40875c:	ldr	x0, [sp, #136]
  408760:	ldr	x1, [sp, #32]
  408764:	cmp	x1, x0
  408768:	b.ls	4087b8 <__fxstatat@plt+0x6898>  // b.plast
  40876c:	ldr	x0, [sp, #136]
  408770:	ldr	x1, [sp, #32]
  408774:	sub	x0, x1, x0
  408778:	mov	x1, #0x4                   	// #4
  40877c:	cmp	x0, #0x4
  408780:	csel	x0, x0, x1, ls  // ls = plast
  408784:	str	x0, [sp, #96]
  408788:	bl	401be0 <getppid@plt>
  40878c:	str	w0, [sp, #56]
  408790:	ldr	x0, [sp, #136]
  408794:	ldr	x1, [sp, #128]
  408798:	add	x0, x1, x0
  40879c:	add	x1, sp, #0x38
  4087a0:	ldr	x2, [sp, #96]
  4087a4:	bl	401a40 <memcpy@plt>
  4087a8:	ldr	x1, [sp, #136]
  4087ac:	ldr	x0, [sp, #96]
  4087b0:	add	x0, x1, x0
  4087b4:	str	x0, [sp, #136]
  4087b8:	ldr	x0, [sp, #136]
  4087bc:	ldr	x1, [sp, #32]
  4087c0:	cmp	x1, x0
  4087c4:	b.ls	408814 <__fxstatat@plt+0x68f4>  // b.plast
  4087c8:	ldr	x0, [sp, #136]
  4087cc:	ldr	x1, [sp, #32]
  4087d0:	sub	x0, x1, x0
  4087d4:	mov	x1, #0x4                   	// #4
  4087d8:	cmp	x0, #0x4
  4087dc:	csel	x0, x0, x1, ls  // ls = plast
  4087e0:	str	x0, [sp, #88]
  4087e4:	bl	401ad0 <getuid@plt>
  4087e8:	str	w0, [sp, #52]
  4087ec:	ldr	x0, [sp, #136]
  4087f0:	ldr	x1, [sp, #128]
  4087f4:	add	x0, x1, x0
  4087f8:	add	x1, sp, #0x34
  4087fc:	ldr	x2, [sp, #88]
  408800:	bl	401a40 <memcpy@plt>
  408804:	ldr	x1, [sp, #136]
  408808:	ldr	x0, [sp, #88]
  40880c:	add	x0, x1, x0
  408810:	str	x0, [sp, #136]
  408814:	ldr	x0, [sp, #136]
  408818:	ldr	x1, [sp, #32]
  40881c:	cmp	x1, x0
  408820:	b.ls	408870 <__fxstatat@plt+0x6950>  // b.plast
  408824:	ldr	x0, [sp, #136]
  408828:	ldr	x1, [sp, #32]
  40882c:	sub	x0, x1, x0
  408830:	mov	x1, #0x4                   	// #4
  408834:	cmp	x0, #0x4
  408838:	csel	x0, x0, x1, ls  // ls = plast
  40883c:	str	x0, [sp, #80]
  408840:	bl	401da0 <getgid@plt>
  408844:	str	w0, [sp, #48]
  408848:	ldr	x0, [sp, #136]
  40884c:	ldr	x1, [sp, #128]
  408850:	add	x0, x1, x0
  408854:	add	x1, sp, #0x30
  408858:	ldr	x2, [sp, #80]
  40885c:	bl	401a40 <memcpy@plt>
  408860:	ldr	x1, [sp, #136]
  408864:	ldr	x0, [sp, #80]
  408868:	add	x0, x1, x0
  40886c:	str	x0, [sp, #136]
  408870:	nop
  408874:	ldp	x29, x30, [sp], #144
  408878:	ret
  40887c:	stp	x29, x30, [sp, #-48]!
  408880:	mov	x29, sp
  408884:	str	x0, [sp, #24]
  408888:	str	x1, [sp, #16]
  40888c:	ldr	x0, [sp, #16]
  408890:	cmp	x0, #0x0
  408894:	b.ne	4088a8 <__fxstatat@plt+0x6988>  // b.any
  408898:	mov	x1, #0x0                   	// #0
  40889c:	mov	x0, #0x0                   	// #0
  4088a0:	bl	4085d0 <__fxstatat@plt+0x66b0>
  4088a4:	b	40895c <__fxstatat@plt+0x6a3c>
  4088a8:	str	xzr, [sp, #40]
  4088ac:	ldr	x0, [sp, #24]
  4088b0:	cmp	x0, #0x0
  4088b4:	b.eq	4088e0 <__fxstatat@plt+0x69c0>  // b.none
  4088b8:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  4088bc:	add	x1, x0, #0x6e8
  4088c0:	ldr	x0, [sp, #24]
  4088c4:	bl	40bbc4 <__fxstatat@plt+0x9ca4>
  4088c8:	str	x0, [sp, #40]
  4088cc:	ldr	x0, [sp, #40]
  4088d0:	cmp	x0, #0x0
  4088d4:	b.ne	4088e0 <__fxstatat@plt+0x69c0>  // b.any
  4088d8:	mov	x0, #0x0                   	// #0
  4088dc:	b	40895c <__fxstatat@plt+0x6a3c>
  4088e0:	ldr	x1, [sp, #24]
  4088e4:	ldr	x0, [sp, #40]
  4088e8:	bl	4085d0 <__fxstatat@plt+0x66b0>
  4088ec:	str	x0, [sp, #32]
  4088f0:	ldr	x0, [sp, #40]
  4088f4:	cmp	x0, #0x0
  4088f8:	b.eq	408930 <__fxstatat@plt+0x6a10>  // b.none
  4088fc:	ldr	x0, [sp, #32]
  408900:	add	x4, x0, #0x18
  408904:	ldr	x2, [sp, #16]
  408908:	ldr	x1, [sp, #16]
  40890c:	mov	x0, #0x1000                	// #4096
  408910:	cmp	x2, #0x1, lsl #12
  408914:	csel	x0, x1, x0, ls  // ls = plast
  408918:	mov	x3, x0
  40891c:	mov	w2, #0x0                   	// #0
  408920:	mov	x1, x4
  408924:	ldr	x0, [sp, #40]
  408928:	bl	401af0 <setvbuf@plt>
  40892c:	b	408958 <__fxstatat@plt+0x6a38>
  408930:	ldr	x0, [sp, #32]
  408934:	str	xzr, [x0, #24]
  408938:	ldr	x0, [sp, #32]
  40893c:	add	x0, x0, #0x20
  408940:	ldr	x2, [sp, #16]
  408944:	mov	x1, #0x800                 	// #2048
  408948:	bl	408620 <__fxstatat@plt+0x6700>
  40894c:	ldr	x0, [sp, #32]
  408950:	add	x0, x0, #0x20
  408954:	bl	4092c0 <__fxstatat@plt+0x73a0>
  408958:	ldr	x0, [sp, #32]
  40895c:	ldp	x29, x30, [sp], #48
  408960:	ret
  408964:	sub	sp, sp, #0x10
  408968:	str	x0, [sp, #8]
  40896c:	str	x1, [sp]
  408970:	ldr	x0, [sp, #8]
  408974:	ldr	x1, [sp]
  408978:	str	x1, [x0, #8]
  40897c:	nop
  408980:	add	sp, sp, #0x10
  408984:	ret
  408988:	sub	sp, sp, #0x10
  40898c:	str	x0, [sp, #8]
  408990:	str	x1, [sp]
  408994:	ldr	x0, [sp, #8]
  408998:	ldr	x1, [sp]
  40899c:	str	x1, [x0, #16]
  4089a0:	nop
  4089a4:	add	sp, sp, #0x10
  4089a8:	ret
  4089ac:	stp	x29, x30, [sp, #-80]!
  4089b0:	mov	x29, sp
  4089b4:	str	x19, [sp, #16]
  4089b8:	str	x0, [sp, #56]
  4089bc:	str	x1, [sp, #48]
  4089c0:	str	x2, [sp, #40]
  4089c4:	ldr	x0, [sp, #56]
  4089c8:	ldr	x0, [x0]
  4089cc:	mov	x3, x0
  4089d0:	ldr	x2, [sp, #40]
  4089d4:	mov	x1, #0x1                   	// #1
  4089d8:	ldr	x0, [sp, #48]
  4089dc:	bl	401cf0 <fread_unlocked@plt>
  4089e0:	str	x0, [sp, #72]
  4089e4:	bl	401eb0 <__errno_location@plt>
  4089e8:	ldr	w0, [x0]
  4089ec:	str	w0, [sp, #68]
  4089f0:	ldr	x1, [sp, #48]
  4089f4:	ldr	x0, [sp, #72]
  4089f8:	add	x0, x1, x0
  4089fc:	str	x0, [sp, #48]
  408a00:	ldr	x1, [sp, #40]
  408a04:	ldr	x0, [sp, #72]
  408a08:	sub	x0, x1, x0
  408a0c:	str	x0, [sp, #40]
  408a10:	ldr	x0, [sp, #40]
  408a14:	cmp	x0, #0x0
  408a18:	b.eq	408a5c <__fxstatat@plt+0x6b3c>  // b.none
  408a1c:	ldr	x0, [sp, #56]
  408a20:	ldr	x0, [x0]
  408a24:	bl	401ab0 <ferror_unlocked@plt>
  408a28:	cmp	w0, #0x0
  408a2c:	b.eq	408a38 <__fxstatat@plt+0x6b18>  // b.none
  408a30:	ldr	w19, [sp, #68]
  408a34:	b	408a3c <__fxstatat@plt+0x6b1c>
  408a38:	mov	w19, #0x0                   	// #0
  408a3c:	bl	401eb0 <__errno_location@plt>
  408a40:	str	w19, [x0]
  408a44:	ldr	x0, [sp, #56]
  408a48:	ldr	x1, [x0, #8]
  408a4c:	ldr	x0, [sp, #56]
  408a50:	ldr	x0, [x0, #16]
  408a54:	blr	x1
  408a58:	b	4089c4 <__fxstatat@plt+0x6aa4>
  408a5c:	nop
  408a60:	nop
  408a64:	ldr	x19, [sp, #16]
  408a68:	ldp	x29, x30, [sp], #80
  408a6c:	ret
  408a70:	stp	x29, x30, [sp, #-80]!
  408a74:	mov	x29, sp
  408a78:	str	x0, [sp, #40]
  408a7c:	str	x1, [sp, #32]
  408a80:	str	x2, [sp, #24]
  408a84:	ldr	x0, [sp, #40]
  408a88:	ldr	x0, [x0]
  408a8c:	str	x0, [sp, #72]
  408a90:	ldr	x0, [sp, #32]
  408a94:	str	x0, [sp, #56]
  408a98:	ldr	x1, [sp, #24]
  408a9c:	ldr	x0, [sp, #72]
  408aa0:	cmp	x1, x0
  408aa4:	b.hi	408ae8 <__fxstatat@plt+0x6bc8>  // b.pmore
  408aa8:	ldr	x0, [sp, #40]
  408aac:	add	x1, x0, #0x820
  408ab0:	mov	x2, #0x800                 	// #2048
  408ab4:	ldr	x0, [sp, #72]
  408ab8:	sub	x0, x2, x0
  408abc:	add	x0, x1, x0
  408ac0:	ldr	x2, [sp, #24]
  408ac4:	mov	x1, x0
  408ac8:	ldr	x0, [sp, #32]
  408acc:	bl	401a40 <memcpy@plt>
  408ad0:	ldr	x1, [sp, #72]
  408ad4:	ldr	x0, [sp, #24]
  408ad8:	sub	x1, x1, x0
  408adc:	ldr	x0, [sp, #40]
  408ae0:	str	x1, [x0]
  408ae4:	b	408bc8 <__fxstatat@plt+0x6ca8>
  408ae8:	ldr	x0, [sp, #40]
  408aec:	add	x1, x0, #0x820
  408af0:	mov	x2, #0x800                 	// #2048
  408af4:	ldr	x0, [sp, #72]
  408af8:	sub	x0, x2, x0
  408afc:	add	x0, x1, x0
  408b00:	ldr	x2, [sp, #72]
  408b04:	mov	x1, x0
  408b08:	ldr	x0, [sp, #32]
  408b0c:	bl	401a40 <memcpy@plt>
  408b10:	ldr	x1, [sp, #56]
  408b14:	ldr	x0, [sp, #72]
  408b18:	add	x0, x1, x0
  408b1c:	str	x0, [sp, #32]
  408b20:	ldr	x1, [sp, #24]
  408b24:	ldr	x0, [sp, #72]
  408b28:	sub	x0, x1, x0
  408b2c:	str	x0, [sp, #24]
  408b30:	ldr	x0, [sp, #32]
  408b34:	and	x0, x0, #0x7
  408b38:	cmp	x0, #0x0
  408b3c:	b.ne	408ba0 <__fxstatat@plt+0x6c80>  // b.any
  408b40:	ldr	x0, [sp, #32]
  408b44:	str	x0, [sp, #64]
  408b48:	b	408b8c <__fxstatat@plt+0x6c6c>
  408b4c:	ldr	x0, [sp, #40]
  408b50:	add	x0, x0, #0x8
  408b54:	ldr	x1, [sp, #64]
  408b58:	bl	408ce4 <__fxstatat@plt+0x6dc4>
  408b5c:	ldr	x0, [sp, #64]
  408b60:	add	x0, x0, #0x800
  408b64:	str	x0, [sp, #64]
  408b68:	ldr	x0, [sp, #24]
  408b6c:	sub	x0, x0, #0x800
  408b70:	str	x0, [sp, #24]
  408b74:	ldr	x0, [sp, #24]
  408b78:	cmp	x0, #0x0
  408b7c:	b.ne	408b8c <__fxstatat@plt+0x6c6c>  // b.any
  408b80:	ldr	x0, [sp, #40]
  408b84:	str	xzr, [x0]
  408b88:	b	408bc8 <__fxstatat@plt+0x6ca8>
  408b8c:	ldr	x0, [sp, #24]
  408b90:	cmp	x0, #0x7ff
  408b94:	b.hi	408b4c <__fxstatat@plt+0x6c2c>  // b.pmore
  408b98:	ldr	x0, [sp, #64]
  408b9c:	str	x0, [sp, #32]
  408ba0:	ldr	x0, [sp, #40]
  408ba4:	add	x2, x0, #0x8
  408ba8:	ldr	x0, [sp, #40]
  408bac:	add	x0, x0, #0x820
  408bb0:	mov	x1, x0
  408bb4:	mov	x0, x2
  408bb8:	bl	408ce4 <__fxstatat@plt+0x6dc4>
  408bbc:	mov	x0, #0x800                 	// #2048
  408bc0:	str	x0, [sp, #72]
  408bc4:	b	408a90 <__fxstatat@plt+0x6b70>
  408bc8:	ldp	x29, x30, [sp], #80
  408bcc:	ret
  408bd0:	stp	x29, x30, [sp, #-48]!
  408bd4:	mov	x29, sp
  408bd8:	str	x0, [sp, #40]
  408bdc:	str	x1, [sp, #32]
  408be0:	str	x2, [sp, #24]
  408be4:	ldr	x0, [sp, #40]
  408be8:	ldr	x0, [x0]
  408bec:	cmp	x0, #0x0
  408bf0:	b.eq	408c08 <__fxstatat@plt+0x6ce8>  // b.none
  408bf4:	ldr	x2, [sp, #24]
  408bf8:	ldr	x1, [sp, #32]
  408bfc:	ldr	x0, [sp, #40]
  408c00:	bl	4089ac <__fxstatat@plt+0x6a8c>
  408c04:	b	408c1c <__fxstatat@plt+0x6cfc>
  408c08:	ldr	x0, [sp, #40]
  408c0c:	add	x0, x0, #0x18
  408c10:	ldr	x2, [sp, #24]
  408c14:	ldr	x1, [sp, #32]
  408c18:	bl	408a70 <__fxstatat@plt+0x6b50>
  408c1c:	nop
  408c20:	ldp	x29, x30, [sp], #48
  408c24:	ret
  408c28:	stp	x29, x30, [sp, #-48]!
  408c2c:	mov	x29, sp
  408c30:	str	x0, [sp, #24]
  408c34:	ldr	x0, [sp, #24]
  408c38:	ldr	x0, [x0]
  408c3c:	str	x0, [sp, #40]
  408c40:	mov	x1, #0x1038                	// #4152
  408c44:	ldr	x0, [sp, #24]
  408c48:	bl	401e40 <explicit_bzero@plt>
  408c4c:	ldr	x0, [sp, #24]
  408c50:	bl	401d60 <free@plt>
  408c54:	ldr	x0, [sp, #40]
  408c58:	cmp	x0, #0x0
  408c5c:	b.eq	408c6c <__fxstatat@plt+0x6d4c>  // b.none
  408c60:	ldr	x0, [sp, #40]
  408c64:	bl	40b340 <__fxstatat@plt+0x9420>
  408c68:	b	408c70 <__fxstatat@plt+0x6d50>
  408c6c:	mov	w0, #0x0                   	// #0
  408c70:	ldp	x29, x30, [sp], #48
  408c74:	ret
  408c78:	sub	sp, sp, #0x20
  408c7c:	str	x0, [sp, #8]
  408c80:	mov	x0, #0xffffffffffffffff    	// #-1
  408c84:	str	x0, [sp, #24]
  408c88:	ldr	x1, [sp, #8]
  408c8c:	ldr	x0, [sp, #24]
  408c90:	and	x0, x1, x0
  408c94:	add	sp, sp, #0x20
  408c98:	ret
  408c9c:	sub	sp, sp, #0x30
  408ca0:	str	x0, [sp, #8]
  408ca4:	str	x1, [sp]
  408ca8:	ldr	x0, [sp, #8]
  408cac:	str	x0, [sp, #40]
  408cb0:	ldr	x0, [sp, #40]
  408cb4:	str	x0, [sp, #32]
  408cb8:	ldr	x0, [sp]
  408cbc:	and	x0, x0, #0x7f8
  408cc0:	ldr	x1, [sp, #32]
  408cc4:	add	x0, x1, x0
  408cc8:	str	x0, [sp, #24]
  408ccc:	ldr	x0, [sp, #24]
  408cd0:	str	x0, [sp, #16]
  408cd4:	ldr	x0, [sp, #16]
  408cd8:	ldr	x0, [x0]
  408cdc:	add	sp, sp, #0x30
  408ce0:	ret
  408ce4:	stp	x29, x30, [sp, #-192]!
  408ce8:	mov	x29, sp
  408cec:	str	x0, [sp, #24]
  408cf0:	str	x1, [sp, #16]
  408cf4:	ldr	x0, [sp, #24]
  408cf8:	ldr	x0, [x0, #2048]
  408cfc:	str	x0, [sp, #184]
  408d00:	ldr	x0, [sp, #24]
  408d04:	ldr	x1, [x0, #2056]
  408d08:	ldr	x0, [sp, #24]
  408d0c:	ldr	x0, [x0, #2064]
  408d10:	add	x2, x0, #0x1
  408d14:	ldr	x0, [sp, #24]
  408d18:	str	x2, [x0, #2064]
  408d1c:	ldr	x0, [sp, #24]
  408d20:	ldr	x0, [x0, #2064]
  408d24:	add	x0, x1, x0
  408d28:	str	x0, [sp, #176]
  408d2c:	ldr	x0, [sp, #24]
  408d30:	str	x0, [sp, #168]
  408d34:	ldr	x0, [sp, #16]
  408d38:	str	x0, [sp, #160]
  408d3c:	ldr	x0, [sp, #168]
  408d40:	add	x0, x0, #0x400
  408d44:	ldr	x1, [x0]
  408d48:	ldr	x0, [sp, #184]
  408d4c:	lsl	x2, x0, #21
  408d50:	ldr	x0, [sp, #184]
  408d54:	eor	x0, x2, x0
  408d58:	sub	x0, x1, x0
  408d5c:	sub	x0, x0, #0x1
  408d60:	str	x0, [sp, #184]
  408d64:	ldr	x0, [sp, #168]
  408d68:	ldr	x0, [x0]
  408d6c:	str	x0, [sp, #152]
  408d70:	ldr	x0, [sp, #24]
  408d74:	ldr	x1, [sp, #152]
  408d78:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408d7c:	mov	x1, x0
  408d80:	ldr	x0, [sp, #184]
  408d84:	add	x0, x1, x0
  408d88:	ldr	x1, [sp, #176]
  408d8c:	add	x0, x1, x0
  408d90:	str	x0, [sp, #144]
  408d94:	ldr	x0, [sp, #168]
  408d98:	ldr	x1, [sp, #144]
  408d9c:	str	x1, [x0]
  408da0:	ldr	x2, [sp, #24]
  408da4:	ldr	x0, [sp, #144]
  408da8:	lsr	x0, x0, #8
  408dac:	mov	x1, x0
  408db0:	mov	x0, x2
  408db4:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408db8:	mov	x1, x0
  408dbc:	ldr	x0, [sp, #152]
  408dc0:	add	x0, x1, x0
  408dc4:	bl	408c78 <__fxstatat@plt+0x6d58>
  408dc8:	str	x0, [sp, #176]
  408dcc:	ldr	x0, [sp, #160]
  408dd0:	ldr	x1, [sp, #176]
  408dd4:	str	x1, [x0]
  408dd8:	ldr	x0, [sp, #184]
  408ddc:	bl	408c78 <__fxstatat@plt+0x6d58>
  408de0:	lsr	x1, x0, #5
  408de4:	ldr	x0, [sp, #184]
  408de8:	eor	x1, x1, x0
  408dec:	ldr	x0, [sp, #168]
  408df0:	add	x0, x0, #0x408
  408df4:	ldr	x0, [x0]
  408df8:	add	x0, x1, x0
  408dfc:	str	x0, [sp, #184]
  408e00:	ldr	x0, [sp, #168]
  408e04:	ldr	x0, [x0, #8]
  408e08:	str	x0, [sp, #136]
  408e0c:	ldr	x0, [sp, #24]
  408e10:	ldr	x1, [sp, #136]
  408e14:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408e18:	mov	x1, x0
  408e1c:	ldr	x0, [sp, #184]
  408e20:	add	x0, x1, x0
  408e24:	ldr	x1, [sp, #176]
  408e28:	add	x0, x1, x0
  408e2c:	str	x0, [sp, #128]
  408e30:	ldr	x0, [sp, #168]
  408e34:	add	x0, x0, #0x8
  408e38:	ldr	x1, [sp, #128]
  408e3c:	str	x1, [x0]
  408e40:	ldr	x2, [sp, #24]
  408e44:	ldr	x0, [sp, #128]
  408e48:	lsr	x0, x0, #8
  408e4c:	mov	x1, x0
  408e50:	mov	x0, x2
  408e54:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408e58:	mov	x1, x0
  408e5c:	ldr	x0, [sp, #136]
  408e60:	add	x0, x1, x0
  408e64:	bl	408c78 <__fxstatat@plt+0x6d58>
  408e68:	str	x0, [sp, #176]
  408e6c:	ldr	x0, [sp, #160]
  408e70:	add	x0, x0, #0x8
  408e74:	ldr	x1, [sp, #176]
  408e78:	str	x1, [x0]
  408e7c:	ldr	x0, [sp, #184]
  408e80:	lsl	x1, x0, #12
  408e84:	ldr	x0, [sp, #184]
  408e88:	eor	x1, x1, x0
  408e8c:	ldr	x0, [sp, #168]
  408e90:	add	x0, x0, #0x410
  408e94:	ldr	x0, [x0]
  408e98:	add	x0, x1, x0
  408e9c:	str	x0, [sp, #184]
  408ea0:	ldr	x0, [sp, #168]
  408ea4:	ldr	x0, [x0, #16]
  408ea8:	str	x0, [sp, #120]
  408eac:	ldr	x0, [sp, #24]
  408eb0:	ldr	x1, [sp, #120]
  408eb4:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408eb8:	mov	x1, x0
  408ebc:	ldr	x0, [sp, #184]
  408ec0:	add	x0, x1, x0
  408ec4:	ldr	x1, [sp, #176]
  408ec8:	add	x0, x1, x0
  408ecc:	str	x0, [sp, #112]
  408ed0:	ldr	x0, [sp, #168]
  408ed4:	add	x0, x0, #0x10
  408ed8:	ldr	x1, [sp, #112]
  408edc:	str	x1, [x0]
  408ee0:	ldr	x2, [sp, #24]
  408ee4:	ldr	x0, [sp, #112]
  408ee8:	lsr	x0, x0, #8
  408eec:	mov	x1, x0
  408ef0:	mov	x0, x2
  408ef4:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408ef8:	mov	x1, x0
  408efc:	ldr	x0, [sp, #120]
  408f00:	add	x0, x1, x0
  408f04:	bl	408c78 <__fxstatat@plt+0x6d58>
  408f08:	str	x0, [sp, #176]
  408f0c:	ldr	x0, [sp, #160]
  408f10:	add	x0, x0, #0x10
  408f14:	ldr	x1, [sp, #176]
  408f18:	str	x1, [x0]
  408f1c:	ldr	x0, [sp, #184]
  408f20:	bl	408c78 <__fxstatat@plt+0x6d58>
  408f24:	lsr	x1, x0, #33
  408f28:	ldr	x0, [sp, #184]
  408f2c:	eor	x1, x1, x0
  408f30:	ldr	x0, [sp, #168]
  408f34:	add	x0, x0, #0x418
  408f38:	ldr	x0, [x0]
  408f3c:	add	x0, x1, x0
  408f40:	str	x0, [sp, #184]
  408f44:	ldr	x0, [sp, #168]
  408f48:	ldr	x0, [x0, #24]
  408f4c:	str	x0, [sp, #104]
  408f50:	ldr	x0, [sp, #24]
  408f54:	ldr	x1, [sp, #104]
  408f58:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408f5c:	mov	x1, x0
  408f60:	ldr	x0, [sp, #184]
  408f64:	add	x0, x1, x0
  408f68:	ldr	x1, [sp, #176]
  408f6c:	add	x0, x1, x0
  408f70:	str	x0, [sp, #96]
  408f74:	ldr	x0, [sp, #168]
  408f78:	add	x0, x0, #0x18
  408f7c:	ldr	x1, [sp, #96]
  408f80:	str	x1, [x0]
  408f84:	ldr	x2, [sp, #24]
  408f88:	ldr	x0, [sp, #96]
  408f8c:	lsr	x0, x0, #8
  408f90:	mov	x1, x0
  408f94:	mov	x0, x2
  408f98:	bl	408c9c <__fxstatat@plt+0x6d7c>
  408f9c:	mov	x1, x0
  408fa0:	ldr	x0, [sp, #104]
  408fa4:	add	x0, x1, x0
  408fa8:	bl	408c78 <__fxstatat@plt+0x6d58>
  408fac:	str	x0, [sp, #176]
  408fb0:	ldr	x0, [sp, #160]
  408fb4:	add	x0, x0, #0x18
  408fb8:	ldr	x1, [sp, #176]
  408fbc:	str	x1, [x0]
  408fc0:	ldr	x0, [sp, #160]
  408fc4:	add	x0, x0, #0x20
  408fc8:	str	x0, [sp, #160]
  408fcc:	ldr	x0, [sp, #168]
  408fd0:	add	x0, x0, #0x20
  408fd4:	str	x0, [sp, #168]
  408fd8:	ldr	x0, [sp, #24]
  408fdc:	add	x0, x0, #0x400
  408fe0:	ldr	x1, [sp, #168]
  408fe4:	cmp	x1, x0
  408fe8:	b.cc	408d3c <__fxstatat@plt+0x6e1c>  // b.lo, b.ul, b.last
  408fec:	ldr	x0, [sp, #168]
  408ff0:	sub	x0, x0, #0x400
  408ff4:	ldr	x1, [x0]
  408ff8:	ldr	x0, [sp, #184]
  408ffc:	lsl	x2, x0, #21
  409000:	ldr	x0, [sp, #184]
  409004:	eor	x0, x2, x0
  409008:	sub	x0, x1, x0
  40900c:	sub	x0, x0, #0x1
  409010:	str	x0, [sp, #184]
  409014:	ldr	x0, [sp, #168]
  409018:	ldr	x0, [x0]
  40901c:	str	x0, [sp, #88]
  409020:	ldr	x0, [sp, #24]
  409024:	ldr	x1, [sp, #88]
  409028:	bl	408c9c <__fxstatat@plt+0x6d7c>
  40902c:	mov	x1, x0
  409030:	ldr	x0, [sp, #184]
  409034:	add	x0, x1, x0
  409038:	ldr	x1, [sp, #176]
  40903c:	add	x0, x1, x0
  409040:	str	x0, [sp, #80]
  409044:	ldr	x0, [sp, #168]
  409048:	ldr	x1, [sp, #80]
  40904c:	str	x1, [x0]
  409050:	ldr	x2, [sp, #24]
  409054:	ldr	x0, [sp, #80]
  409058:	lsr	x0, x0, #8
  40905c:	mov	x1, x0
  409060:	mov	x0, x2
  409064:	bl	408c9c <__fxstatat@plt+0x6d7c>
  409068:	mov	x1, x0
  40906c:	ldr	x0, [sp, #88]
  409070:	add	x0, x1, x0
  409074:	bl	408c78 <__fxstatat@plt+0x6d58>
  409078:	str	x0, [sp, #176]
  40907c:	ldr	x0, [sp, #160]
  409080:	ldr	x1, [sp, #176]
  409084:	str	x1, [x0]
  409088:	ldr	x0, [sp, #184]
  40908c:	bl	408c78 <__fxstatat@plt+0x6d58>
  409090:	lsr	x1, x0, #5
  409094:	ldr	x0, [sp, #184]
  409098:	eor	x1, x1, x0
  40909c:	ldr	x0, [sp, #168]
  4090a0:	sub	x0, x0, #0x3f8
  4090a4:	ldr	x0, [x0]
  4090a8:	add	x0, x1, x0
  4090ac:	str	x0, [sp, #184]
  4090b0:	ldr	x0, [sp, #168]
  4090b4:	ldr	x0, [x0, #8]
  4090b8:	str	x0, [sp, #72]
  4090bc:	ldr	x0, [sp, #24]
  4090c0:	ldr	x1, [sp, #72]
  4090c4:	bl	408c9c <__fxstatat@plt+0x6d7c>
  4090c8:	mov	x1, x0
  4090cc:	ldr	x0, [sp, #184]
  4090d0:	add	x0, x1, x0
  4090d4:	ldr	x1, [sp, #176]
  4090d8:	add	x0, x1, x0
  4090dc:	str	x0, [sp, #64]
  4090e0:	ldr	x0, [sp, #168]
  4090e4:	add	x0, x0, #0x8
  4090e8:	ldr	x1, [sp, #64]
  4090ec:	str	x1, [x0]
  4090f0:	ldr	x2, [sp, #24]
  4090f4:	ldr	x0, [sp, #64]
  4090f8:	lsr	x0, x0, #8
  4090fc:	mov	x1, x0
  409100:	mov	x0, x2
  409104:	bl	408c9c <__fxstatat@plt+0x6d7c>
  409108:	mov	x1, x0
  40910c:	ldr	x0, [sp, #72]
  409110:	add	x0, x1, x0
  409114:	bl	408c78 <__fxstatat@plt+0x6d58>
  409118:	str	x0, [sp, #176]
  40911c:	ldr	x0, [sp, #160]
  409120:	add	x0, x0, #0x8
  409124:	ldr	x1, [sp, #176]
  409128:	str	x1, [x0]
  40912c:	ldr	x0, [sp, #184]
  409130:	lsl	x1, x0, #12
  409134:	ldr	x0, [sp, #184]
  409138:	eor	x1, x1, x0
  40913c:	ldr	x0, [sp, #168]
  409140:	sub	x0, x0, #0x3f0
  409144:	ldr	x0, [x0]
  409148:	add	x0, x1, x0
  40914c:	str	x0, [sp, #184]
  409150:	ldr	x0, [sp, #168]
  409154:	ldr	x0, [x0, #16]
  409158:	str	x0, [sp, #56]
  40915c:	ldr	x0, [sp, #24]
  409160:	ldr	x1, [sp, #56]
  409164:	bl	408c9c <__fxstatat@plt+0x6d7c>
  409168:	mov	x1, x0
  40916c:	ldr	x0, [sp, #184]
  409170:	add	x0, x1, x0
  409174:	ldr	x1, [sp, #176]
  409178:	add	x0, x1, x0
  40917c:	str	x0, [sp, #48]
  409180:	ldr	x0, [sp, #168]
  409184:	add	x0, x0, #0x10
  409188:	ldr	x1, [sp, #48]
  40918c:	str	x1, [x0]
  409190:	ldr	x2, [sp, #24]
  409194:	ldr	x0, [sp, #48]
  409198:	lsr	x0, x0, #8
  40919c:	mov	x1, x0
  4091a0:	mov	x0, x2
  4091a4:	bl	408c9c <__fxstatat@plt+0x6d7c>
  4091a8:	mov	x1, x0
  4091ac:	ldr	x0, [sp, #56]
  4091b0:	add	x0, x1, x0
  4091b4:	bl	408c78 <__fxstatat@plt+0x6d58>
  4091b8:	str	x0, [sp, #176]
  4091bc:	ldr	x0, [sp, #160]
  4091c0:	add	x0, x0, #0x10
  4091c4:	ldr	x1, [sp, #176]
  4091c8:	str	x1, [x0]
  4091cc:	ldr	x0, [sp, #184]
  4091d0:	bl	408c78 <__fxstatat@plt+0x6d58>
  4091d4:	lsr	x1, x0, #33
  4091d8:	ldr	x0, [sp, #184]
  4091dc:	eor	x1, x1, x0
  4091e0:	ldr	x0, [sp, #168]
  4091e4:	sub	x0, x0, #0x3e8
  4091e8:	ldr	x0, [x0]
  4091ec:	add	x0, x1, x0
  4091f0:	str	x0, [sp, #184]
  4091f4:	ldr	x0, [sp, #168]
  4091f8:	ldr	x0, [x0, #24]
  4091fc:	str	x0, [sp, #40]
  409200:	ldr	x0, [sp, #24]
  409204:	ldr	x1, [sp, #40]
  409208:	bl	408c9c <__fxstatat@plt+0x6d7c>
  40920c:	mov	x1, x0
  409210:	ldr	x0, [sp, #184]
  409214:	add	x0, x1, x0
  409218:	ldr	x1, [sp, #176]
  40921c:	add	x0, x1, x0
  409220:	str	x0, [sp, #32]
  409224:	ldr	x0, [sp, #168]
  409228:	add	x0, x0, #0x18
  40922c:	ldr	x1, [sp, #32]
  409230:	str	x1, [x0]
  409234:	ldr	x2, [sp, #24]
  409238:	ldr	x0, [sp, #32]
  40923c:	lsr	x0, x0, #8
  409240:	mov	x1, x0
  409244:	mov	x0, x2
  409248:	bl	408c9c <__fxstatat@plt+0x6d7c>
  40924c:	mov	x1, x0
  409250:	ldr	x0, [sp, #40]
  409254:	add	x0, x1, x0
  409258:	bl	408c78 <__fxstatat@plt+0x6d58>
  40925c:	str	x0, [sp, #176]
  409260:	ldr	x0, [sp, #160]
  409264:	add	x0, x0, #0x18
  409268:	ldr	x1, [sp, #176]
  40926c:	str	x1, [x0]
  409270:	ldr	x0, [sp, #160]
  409274:	add	x0, x0, #0x20
  409278:	str	x0, [sp, #160]
  40927c:	ldr	x0, [sp, #168]
  409280:	add	x0, x0, #0x20
  409284:	str	x0, [sp, #168]
  409288:	ldr	x0, [sp, #24]
  40928c:	add	x0, x0, #0x800
  409290:	ldr	x1, [sp, #168]
  409294:	cmp	x1, x0
  409298:	b.cc	408fec <__fxstatat@plt+0x70cc>  // b.lo, b.ul, b.last
  40929c:	ldr	x0, [sp, #24]
  4092a0:	ldr	x1, [sp, #184]
  4092a4:	str	x1, [x0, #2048]
  4092a8:	ldr	x0, [sp, #24]
  4092ac:	ldr	x1, [sp, #176]
  4092b0:	str	x1, [x0, #2056]
  4092b4:	nop
  4092b8:	ldp	x29, x30, [sp], #192
  4092bc:	ret
  4092c0:	stp	x29, x30, [sp, #-112]!
  4092c4:	mov	x29, sp
  4092c8:	str	x0, [sp, #24]
  4092cc:	mov	x0, #0x4b7c                	// #19324
  4092d0:	movk	x0, #0xa288, lsl #16
  4092d4:	movk	x0, #0x4677, lsl #32
  4092d8:	movk	x0, #0x647c, lsl #48
  4092dc:	str	x0, [sp, #104]
  4092e0:	mov	x0, #0xc862                	// #51298
  4092e4:	movk	x0, #0xc73a, lsl #16
  4092e8:	movk	x0, #0xb322, lsl #32
  4092ec:	movk	x0, #0xb9f8, lsl #48
  4092f0:	str	x0, [sp, #96]
  4092f4:	mov	x0, #0x12a0                	// #4768
  4092f8:	movk	x0, #0x3d47, lsl #16
  4092fc:	movk	x0, #0xa505, lsl #32
  409300:	movk	x0, #0x8c0e, lsl #48
  409304:	str	x0, [sp, #88]
  409308:	mov	x0, #0x5524                	// #21796
  40930c:	movk	x0, #0x4a59, lsl #16
  409310:	movk	x0, #0x2e82, lsl #32
  409314:	movk	x0, #0xb29b, lsl #48
  409318:	str	x0, [sp, #80]
  40931c:	mov	x0, #0xe0ce                	// #57550
  409320:	movk	x0, #0x8355, lsl #16
  409324:	movk	x0, #0x53db, lsl #32
  409328:	movk	x0, #0x82f0, lsl #48
  40932c:	str	x0, [sp, #72]
  409330:	mov	x0, #0x9315                	// #37653
  409334:	movk	x0, #0xa5a0, lsl #16
  409338:	movk	x0, #0x4a0f, lsl #32
  40933c:	movk	x0, #0x48fe, lsl #48
  409340:	str	x0, [sp, #64]
  409344:	mov	x0, #0x89ed                	// #35309
  409348:	movk	x0, #0xcbfc, lsl #16
  40934c:	movk	x0, #0x5bf2, lsl #32
  409350:	movk	x0, #0xae98, lsl #48
  409354:	str	x0, [sp, #56]
  409358:	mov	x0, #0xc0ab                	// #49323
  40935c:	movk	x0, #0x6c44, lsl #16
  409360:	movk	x0, #0x704f, lsl #32
  409364:	movk	x0, #0x98f5, lsl #48
  409368:	str	x0, [sp, #48]
  40936c:	str	wzr, [sp, #44]
  409370:	b	4096e0 <__fxstatat@plt+0x77c0>
  409374:	ldr	x0, [sp, #24]
  409378:	ldrsw	x1, [sp, #44]
  40937c:	ldr	x0, [x0, x1, lsl #3]
  409380:	ldr	x1, [sp, #104]
  409384:	add	x0, x1, x0
  409388:	str	x0, [sp, #104]
  40938c:	ldr	w0, [sp, #44]
  409390:	add	w1, w0, #0x1
  409394:	ldr	x0, [sp, #24]
  409398:	sxtw	x1, w1
  40939c:	ldr	x0, [x0, x1, lsl #3]
  4093a0:	ldr	x1, [sp, #96]
  4093a4:	add	x0, x1, x0
  4093a8:	str	x0, [sp, #96]
  4093ac:	ldr	w0, [sp, #44]
  4093b0:	add	w1, w0, #0x2
  4093b4:	ldr	x0, [sp, #24]
  4093b8:	sxtw	x1, w1
  4093bc:	ldr	x0, [x0, x1, lsl #3]
  4093c0:	ldr	x1, [sp, #88]
  4093c4:	add	x0, x1, x0
  4093c8:	str	x0, [sp, #88]
  4093cc:	ldr	w0, [sp, #44]
  4093d0:	add	w1, w0, #0x3
  4093d4:	ldr	x0, [sp, #24]
  4093d8:	sxtw	x1, w1
  4093dc:	ldr	x0, [x0, x1, lsl #3]
  4093e0:	ldr	x1, [sp, #80]
  4093e4:	add	x0, x1, x0
  4093e8:	str	x0, [sp, #80]
  4093ec:	ldr	w0, [sp, #44]
  4093f0:	add	w1, w0, #0x4
  4093f4:	ldr	x0, [sp, #24]
  4093f8:	sxtw	x1, w1
  4093fc:	ldr	x0, [x0, x1, lsl #3]
  409400:	ldr	x1, [sp, #72]
  409404:	add	x0, x1, x0
  409408:	str	x0, [sp, #72]
  40940c:	ldr	w0, [sp, #44]
  409410:	add	w1, w0, #0x5
  409414:	ldr	x0, [sp, #24]
  409418:	sxtw	x1, w1
  40941c:	ldr	x0, [x0, x1, lsl #3]
  409420:	ldr	x1, [sp, #64]
  409424:	add	x0, x1, x0
  409428:	str	x0, [sp, #64]
  40942c:	ldr	w0, [sp, #44]
  409430:	add	w1, w0, #0x6
  409434:	ldr	x0, [sp, #24]
  409438:	sxtw	x1, w1
  40943c:	ldr	x0, [x0, x1, lsl #3]
  409440:	ldr	x1, [sp, #56]
  409444:	add	x0, x1, x0
  409448:	str	x0, [sp, #56]
  40944c:	ldr	w0, [sp, #44]
  409450:	add	w1, w0, #0x7
  409454:	ldr	x0, [sp, #24]
  409458:	sxtw	x1, w1
  40945c:	ldr	x0, [x0, x1, lsl #3]
  409460:	ldr	x1, [sp, #48]
  409464:	add	x0, x1, x0
  409468:	str	x0, [sp, #48]
  40946c:	ldr	x1, [sp, #104]
  409470:	ldr	x0, [sp, #72]
  409474:	sub	x0, x1, x0
  409478:	str	x0, [sp, #104]
  40947c:	ldr	x0, [sp, #48]
  409480:	bl	408c78 <__fxstatat@plt+0x6d58>
  409484:	lsr	x0, x0, #9
  409488:	ldr	x1, [sp, #64]
  40948c:	eor	x0, x1, x0
  409490:	str	x0, [sp, #64]
  409494:	ldr	x1, [sp, #48]
  409498:	ldr	x0, [sp, #104]
  40949c:	add	x0, x1, x0
  4094a0:	str	x0, [sp, #48]
  4094a4:	ldr	x1, [sp, #96]
  4094a8:	ldr	x0, [sp, #64]
  4094ac:	sub	x0, x1, x0
  4094b0:	str	x0, [sp, #96]
  4094b4:	ldr	x0, [sp, #104]
  4094b8:	lsl	x0, x0, #9
  4094bc:	ldr	x1, [sp, #56]
  4094c0:	eor	x0, x1, x0
  4094c4:	str	x0, [sp, #56]
  4094c8:	ldr	x1, [sp, #104]
  4094cc:	ldr	x0, [sp, #96]
  4094d0:	add	x0, x1, x0
  4094d4:	str	x0, [sp, #104]
  4094d8:	ldr	x1, [sp, #88]
  4094dc:	ldr	x0, [sp, #56]
  4094e0:	sub	x0, x1, x0
  4094e4:	str	x0, [sp, #88]
  4094e8:	ldr	x0, [sp, #96]
  4094ec:	bl	408c78 <__fxstatat@plt+0x6d58>
  4094f0:	lsr	x0, x0, #23
  4094f4:	ldr	x1, [sp, #48]
  4094f8:	eor	x0, x1, x0
  4094fc:	str	x0, [sp, #48]
  409500:	ldr	x1, [sp, #96]
  409504:	ldr	x0, [sp, #88]
  409508:	add	x0, x1, x0
  40950c:	str	x0, [sp, #96]
  409510:	ldr	x1, [sp, #80]
  409514:	ldr	x0, [sp, #48]
  409518:	sub	x0, x1, x0
  40951c:	str	x0, [sp, #80]
  409520:	ldr	x0, [sp, #88]
  409524:	lsl	x0, x0, #15
  409528:	ldr	x1, [sp, #104]
  40952c:	eor	x0, x1, x0
  409530:	str	x0, [sp, #104]
  409534:	ldr	x1, [sp, #88]
  409538:	ldr	x0, [sp, #80]
  40953c:	add	x0, x1, x0
  409540:	str	x0, [sp, #88]
  409544:	ldr	x1, [sp, #72]
  409548:	ldr	x0, [sp, #104]
  40954c:	sub	x0, x1, x0
  409550:	str	x0, [sp, #72]
  409554:	ldr	x0, [sp, #80]
  409558:	bl	408c78 <__fxstatat@plt+0x6d58>
  40955c:	lsr	x0, x0, #14
  409560:	ldr	x1, [sp, #96]
  409564:	eor	x0, x1, x0
  409568:	str	x0, [sp, #96]
  40956c:	ldr	x1, [sp, #80]
  409570:	ldr	x0, [sp, #72]
  409574:	add	x0, x1, x0
  409578:	str	x0, [sp, #80]
  40957c:	ldr	x1, [sp, #64]
  409580:	ldr	x0, [sp, #96]
  409584:	sub	x0, x1, x0
  409588:	str	x0, [sp, #64]
  40958c:	ldr	x0, [sp, #72]
  409590:	lsl	x0, x0, #20
  409594:	ldr	x1, [sp, #88]
  409598:	eor	x0, x1, x0
  40959c:	str	x0, [sp, #88]
  4095a0:	ldr	x1, [sp, #72]
  4095a4:	ldr	x0, [sp, #64]
  4095a8:	add	x0, x1, x0
  4095ac:	str	x0, [sp, #72]
  4095b0:	ldr	x1, [sp, #56]
  4095b4:	ldr	x0, [sp, #88]
  4095b8:	sub	x0, x1, x0
  4095bc:	str	x0, [sp, #56]
  4095c0:	ldr	x0, [sp, #64]
  4095c4:	bl	408c78 <__fxstatat@plt+0x6d58>
  4095c8:	lsr	x0, x0, #17
  4095cc:	ldr	x1, [sp, #80]
  4095d0:	eor	x0, x1, x0
  4095d4:	str	x0, [sp, #80]
  4095d8:	ldr	x1, [sp, #64]
  4095dc:	ldr	x0, [sp, #56]
  4095e0:	add	x0, x1, x0
  4095e4:	str	x0, [sp, #64]
  4095e8:	ldr	x1, [sp, #48]
  4095ec:	ldr	x0, [sp, #80]
  4095f0:	sub	x0, x1, x0
  4095f4:	str	x0, [sp, #48]
  4095f8:	ldr	x0, [sp, #56]
  4095fc:	lsl	x0, x0, #14
  409600:	ldr	x1, [sp, #72]
  409604:	eor	x0, x1, x0
  409608:	str	x0, [sp, #72]
  40960c:	ldr	x1, [sp, #56]
  409610:	ldr	x0, [sp, #48]
  409614:	add	x0, x1, x0
  409618:	str	x0, [sp, #56]
  40961c:	ldr	x0, [sp, #24]
  409620:	ldrsw	x1, [sp, #44]
  409624:	ldr	x2, [sp, #104]
  409628:	str	x2, [x0, x1, lsl #3]
  40962c:	ldr	w0, [sp, #44]
  409630:	add	w1, w0, #0x1
  409634:	ldr	x0, [sp, #24]
  409638:	sxtw	x1, w1
  40963c:	ldr	x2, [sp, #96]
  409640:	str	x2, [x0, x1, lsl #3]
  409644:	ldr	w0, [sp, #44]
  409648:	add	w1, w0, #0x2
  40964c:	ldr	x0, [sp, #24]
  409650:	sxtw	x1, w1
  409654:	ldr	x2, [sp, #88]
  409658:	str	x2, [x0, x1, lsl #3]
  40965c:	ldr	w0, [sp, #44]
  409660:	add	w1, w0, #0x3
  409664:	ldr	x0, [sp, #24]
  409668:	sxtw	x1, w1
  40966c:	ldr	x2, [sp, #80]
  409670:	str	x2, [x0, x1, lsl #3]
  409674:	ldr	w0, [sp, #44]
  409678:	add	w1, w0, #0x4
  40967c:	ldr	x0, [sp, #24]
  409680:	sxtw	x1, w1
  409684:	ldr	x2, [sp, #72]
  409688:	str	x2, [x0, x1, lsl #3]
  40968c:	ldr	w0, [sp, #44]
  409690:	add	w1, w0, #0x5
  409694:	ldr	x0, [sp, #24]
  409698:	sxtw	x1, w1
  40969c:	ldr	x2, [sp, #64]
  4096a0:	str	x2, [x0, x1, lsl #3]
  4096a4:	ldr	w0, [sp, #44]
  4096a8:	add	w1, w0, #0x6
  4096ac:	ldr	x0, [sp, #24]
  4096b0:	sxtw	x1, w1
  4096b4:	ldr	x2, [sp, #56]
  4096b8:	str	x2, [x0, x1, lsl #3]
  4096bc:	ldr	w0, [sp, #44]
  4096c0:	add	w1, w0, #0x7
  4096c4:	ldr	x0, [sp, #24]
  4096c8:	sxtw	x1, w1
  4096cc:	ldr	x2, [sp, #48]
  4096d0:	str	x2, [x0, x1, lsl #3]
  4096d4:	ldr	w0, [sp, #44]
  4096d8:	add	w0, w0, #0x8
  4096dc:	str	w0, [sp, #44]
  4096e0:	ldr	w0, [sp, #44]
  4096e4:	cmp	w0, #0xff
  4096e8:	b.le	409374 <__fxstatat@plt+0x7454>
  4096ec:	str	wzr, [sp, #40]
  4096f0:	b	409a60 <__fxstatat@plt+0x7b40>
  4096f4:	ldr	x0, [sp, #24]
  4096f8:	ldrsw	x1, [sp, #40]
  4096fc:	ldr	x0, [x0, x1, lsl #3]
  409700:	ldr	x1, [sp, #104]
  409704:	add	x0, x1, x0
  409708:	str	x0, [sp, #104]
  40970c:	ldr	w0, [sp, #40]
  409710:	add	w1, w0, #0x1
  409714:	ldr	x0, [sp, #24]
  409718:	sxtw	x1, w1
  40971c:	ldr	x0, [x0, x1, lsl #3]
  409720:	ldr	x1, [sp, #96]
  409724:	add	x0, x1, x0
  409728:	str	x0, [sp, #96]
  40972c:	ldr	w0, [sp, #40]
  409730:	add	w1, w0, #0x2
  409734:	ldr	x0, [sp, #24]
  409738:	sxtw	x1, w1
  40973c:	ldr	x0, [x0, x1, lsl #3]
  409740:	ldr	x1, [sp, #88]
  409744:	add	x0, x1, x0
  409748:	str	x0, [sp, #88]
  40974c:	ldr	w0, [sp, #40]
  409750:	add	w1, w0, #0x3
  409754:	ldr	x0, [sp, #24]
  409758:	sxtw	x1, w1
  40975c:	ldr	x0, [x0, x1, lsl #3]
  409760:	ldr	x1, [sp, #80]
  409764:	add	x0, x1, x0
  409768:	str	x0, [sp, #80]
  40976c:	ldr	w0, [sp, #40]
  409770:	add	w1, w0, #0x4
  409774:	ldr	x0, [sp, #24]
  409778:	sxtw	x1, w1
  40977c:	ldr	x0, [x0, x1, lsl #3]
  409780:	ldr	x1, [sp, #72]
  409784:	add	x0, x1, x0
  409788:	str	x0, [sp, #72]
  40978c:	ldr	w0, [sp, #40]
  409790:	add	w1, w0, #0x5
  409794:	ldr	x0, [sp, #24]
  409798:	sxtw	x1, w1
  40979c:	ldr	x0, [x0, x1, lsl #3]
  4097a0:	ldr	x1, [sp, #64]
  4097a4:	add	x0, x1, x0
  4097a8:	str	x0, [sp, #64]
  4097ac:	ldr	w0, [sp, #40]
  4097b0:	add	w1, w0, #0x6
  4097b4:	ldr	x0, [sp, #24]
  4097b8:	sxtw	x1, w1
  4097bc:	ldr	x0, [x0, x1, lsl #3]
  4097c0:	ldr	x1, [sp, #56]
  4097c4:	add	x0, x1, x0
  4097c8:	str	x0, [sp, #56]
  4097cc:	ldr	w0, [sp, #40]
  4097d0:	add	w1, w0, #0x7
  4097d4:	ldr	x0, [sp, #24]
  4097d8:	sxtw	x1, w1
  4097dc:	ldr	x0, [x0, x1, lsl #3]
  4097e0:	ldr	x1, [sp, #48]
  4097e4:	add	x0, x1, x0
  4097e8:	str	x0, [sp, #48]
  4097ec:	ldr	x1, [sp, #104]
  4097f0:	ldr	x0, [sp, #72]
  4097f4:	sub	x0, x1, x0
  4097f8:	str	x0, [sp, #104]
  4097fc:	ldr	x0, [sp, #48]
  409800:	bl	408c78 <__fxstatat@plt+0x6d58>
  409804:	lsr	x0, x0, #9
  409808:	ldr	x1, [sp, #64]
  40980c:	eor	x0, x1, x0
  409810:	str	x0, [sp, #64]
  409814:	ldr	x1, [sp, #48]
  409818:	ldr	x0, [sp, #104]
  40981c:	add	x0, x1, x0
  409820:	str	x0, [sp, #48]
  409824:	ldr	x1, [sp, #96]
  409828:	ldr	x0, [sp, #64]
  40982c:	sub	x0, x1, x0
  409830:	str	x0, [sp, #96]
  409834:	ldr	x0, [sp, #104]
  409838:	lsl	x0, x0, #9
  40983c:	ldr	x1, [sp, #56]
  409840:	eor	x0, x1, x0
  409844:	str	x0, [sp, #56]
  409848:	ldr	x1, [sp, #104]
  40984c:	ldr	x0, [sp, #96]
  409850:	add	x0, x1, x0
  409854:	str	x0, [sp, #104]
  409858:	ldr	x1, [sp, #88]
  40985c:	ldr	x0, [sp, #56]
  409860:	sub	x0, x1, x0
  409864:	str	x0, [sp, #88]
  409868:	ldr	x0, [sp, #96]
  40986c:	bl	408c78 <__fxstatat@plt+0x6d58>
  409870:	lsr	x0, x0, #23
  409874:	ldr	x1, [sp, #48]
  409878:	eor	x0, x1, x0
  40987c:	str	x0, [sp, #48]
  409880:	ldr	x1, [sp, #96]
  409884:	ldr	x0, [sp, #88]
  409888:	add	x0, x1, x0
  40988c:	str	x0, [sp, #96]
  409890:	ldr	x1, [sp, #80]
  409894:	ldr	x0, [sp, #48]
  409898:	sub	x0, x1, x0
  40989c:	str	x0, [sp, #80]
  4098a0:	ldr	x0, [sp, #88]
  4098a4:	lsl	x0, x0, #15
  4098a8:	ldr	x1, [sp, #104]
  4098ac:	eor	x0, x1, x0
  4098b0:	str	x0, [sp, #104]
  4098b4:	ldr	x1, [sp, #88]
  4098b8:	ldr	x0, [sp, #80]
  4098bc:	add	x0, x1, x0
  4098c0:	str	x0, [sp, #88]
  4098c4:	ldr	x1, [sp, #72]
  4098c8:	ldr	x0, [sp, #104]
  4098cc:	sub	x0, x1, x0
  4098d0:	str	x0, [sp, #72]
  4098d4:	ldr	x0, [sp, #80]
  4098d8:	bl	408c78 <__fxstatat@plt+0x6d58>
  4098dc:	lsr	x0, x0, #14
  4098e0:	ldr	x1, [sp, #96]
  4098e4:	eor	x0, x1, x0
  4098e8:	str	x0, [sp, #96]
  4098ec:	ldr	x1, [sp, #80]
  4098f0:	ldr	x0, [sp, #72]
  4098f4:	add	x0, x1, x0
  4098f8:	str	x0, [sp, #80]
  4098fc:	ldr	x1, [sp, #64]
  409900:	ldr	x0, [sp, #96]
  409904:	sub	x0, x1, x0
  409908:	str	x0, [sp, #64]
  40990c:	ldr	x0, [sp, #72]
  409910:	lsl	x0, x0, #20
  409914:	ldr	x1, [sp, #88]
  409918:	eor	x0, x1, x0
  40991c:	str	x0, [sp, #88]
  409920:	ldr	x1, [sp, #72]
  409924:	ldr	x0, [sp, #64]
  409928:	add	x0, x1, x0
  40992c:	str	x0, [sp, #72]
  409930:	ldr	x1, [sp, #56]
  409934:	ldr	x0, [sp, #88]
  409938:	sub	x0, x1, x0
  40993c:	str	x0, [sp, #56]
  409940:	ldr	x0, [sp, #64]
  409944:	bl	408c78 <__fxstatat@plt+0x6d58>
  409948:	lsr	x0, x0, #17
  40994c:	ldr	x1, [sp, #80]
  409950:	eor	x0, x1, x0
  409954:	str	x0, [sp, #80]
  409958:	ldr	x1, [sp, #64]
  40995c:	ldr	x0, [sp, #56]
  409960:	add	x0, x1, x0
  409964:	str	x0, [sp, #64]
  409968:	ldr	x1, [sp, #48]
  40996c:	ldr	x0, [sp, #80]
  409970:	sub	x0, x1, x0
  409974:	str	x0, [sp, #48]
  409978:	ldr	x0, [sp, #56]
  40997c:	lsl	x0, x0, #14
  409980:	ldr	x1, [sp, #72]
  409984:	eor	x0, x1, x0
  409988:	str	x0, [sp, #72]
  40998c:	ldr	x1, [sp, #56]
  409990:	ldr	x0, [sp, #48]
  409994:	add	x0, x1, x0
  409998:	str	x0, [sp, #56]
  40999c:	ldr	x0, [sp, #24]
  4099a0:	ldrsw	x1, [sp, #40]
  4099a4:	ldr	x2, [sp, #104]
  4099a8:	str	x2, [x0, x1, lsl #3]
  4099ac:	ldr	w0, [sp, #40]
  4099b0:	add	w1, w0, #0x1
  4099b4:	ldr	x0, [sp, #24]
  4099b8:	sxtw	x1, w1
  4099bc:	ldr	x2, [sp, #96]
  4099c0:	str	x2, [x0, x1, lsl #3]
  4099c4:	ldr	w0, [sp, #40]
  4099c8:	add	w1, w0, #0x2
  4099cc:	ldr	x0, [sp, #24]
  4099d0:	sxtw	x1, w1
  4099d4:	ldr	x2, [sp, #88]
  4099d8:	str	x2, [x0, x1, lsl #3]
  4099dc:	ldr	w0, [sp, #40]
  4099e0:	add	w1, w0, #0x3
  4099e4:	ldr	x0, [sp, #24]
  4099e8:	sxtw	x1, w1
  4099ec:	ldr	x2, [sp, #80]
  4099f0:	str	x2, [x0, x1, lsl #3]
  4099f4:	ldr	w0, [sp, #40]
  4099f8:	add	w1, w0, #0x4
  4099fc:	ldr	x0, [sp, #24]
  409a00:	sxtw	x1, w1
  409a04:	ldr	x2, [sp, #72]
  409a08:	str	x2, [x0, x1, lsl #3]
  409a0c:	ldr	w0, [sp, #40]
  409a10:	add	w1, w0, #0x5
  409a14:	ldr	x0, [sp, #24]
  409a18:	sxtw	x1, w1
  409a1c:	ldr	x2, [sp, #64]
  409a20:	str	x2, [x0, x1, lsl #3]
  409a24:	ldr	w0, [sp, #40]
  409a28:	add	w1, w0, #0x6
  409a2c:	ldr	x0, [sp, #24]
  409a30:	sxtw	x1, w1
  409a34:	ldr	x2, [sp, #56]
  409a38:	str	x2, [x0, x1, lsl #3]
  409a3c:	ldr	w0, [sp, #40]
  409a40:	add	w1, w0, #0x7
  409a44:	ldr	x0, [sp, #24]
  409a48:	sxtw	x1, w1
  409a4c:	ldr	x2, [sp, #48]
  409a50:	str	x2, [x0, x1, lsl #3]
  409a54:	ldr	w0, [sp, #40]
  409a58:	add	w0, w0, #0x8
  409a5c:	str	w0, [sp, #40]
  409a60:	ldr	w0, [sp, #40]
  409a64:	cmp	w0, #0xff
  409a68:	b.le	4096f4 <__fxstatat@plt+0x77d4>
  409a6c:	ldr	x0, [sp, #24]
  409a70:	str	xzr, [x0, #2064]
  409a74:	ldr	x0, [sp, #24]
  409a78:	ldr	x1, [x0, #2064]
  409a7c:	ldr	x0, [sp, #24]
  409a80:	str	x1, [x0, #2056]
  409a84:	ldr	x0, [sp, #24]
  409a88:	ldr	x1, [x0, #2056]
  409a8c:	ldr	x0, [sp, #24]
  409a90:	str	x1, [x0, #2048]
  409a94:	nop
  409a98:	ldp	x29, x30, [sp], #112
  409a9c:	ret
  409aa0:	stp	x29, x30, [sp, #-32]!
  409aa4:	mov	x29, sp
  409aa8:	str	w0, [sp, #28]
  409aac:	bl	401eb0 <__errno_location@plt>
  409ab0:	mov	x1, x0
  409ab4:	ldr	w0, [sp, #28]
  409ab8:	str	w0, [x1]
  409abc:	mov	w0, #0xffffffff            	// #-1
  409ac0:	ldp	x29, x30, [sp], #32
  409ac4:	ret
  409ac8:	stp	x29, x30, [sp, #-368]!
  409acc:	mov	x29, sp
  409ad0:	str	w0, [sp, #44]
  409ad4:	str	x1, [sp, #32]
  409ad8:	str	w2, [sp, #40]
  409adc:	str	x3, [sp, #24]
  409ae0:	str	w4, [sp, #20]
  409ae4:	mov	w0, #0xffffffff            	// #-1
  409ae8:	str	w0, [sp, #360]
  409aec:	mov	w0, #0x16                  	// #22
  409af0:	str	w0, [sp, #356]
  409af4:	ldr	w4, [sp, #20]
  409af8:	ldr	x3, [sp, #24]
  409afc:	ldr	w2, [sp, #40]
  409b00:	ldr	x1, [sp, #32]
  409b04:	ldr	w0, [sp, #44]
  409b08:	bl	401d80 <renameat2@plt>
  409b0c:	str	w0, [sp, #360]
  409b10:	bl	401eb0 <__errno_location@plt>
  409b14:	ldr	w0, [x0]
  409b18:	str	w0, [sp, #356]
  409b1c:	ldr	w0, [sp, #360]
  409b20:	cmp	w0, #0x0
  409b24:	b.ge	409b4c <__fxstatat@plt+0x7c2c>  // b.tcont
  409b28:	ldr	w0, [sp, #356]
  409b2c:	cmp	w0, #0x16
  409b30:	b.eq	409b54 <__fxstatat@plt+0x7c34>  // b.none
  409b34:	ldr	w0, [sp, #356]
  409b38:	cmp	w0, #0x26
  409b3c:	b.eq	409b54 <__fxstatat@plt+0x7c34>  // b.none
  409b40:	ldr	w0, [sp, #356]
  409b44:	cmp	w0, #0x5f
  409b48:	b.eq	409b54 <__fxstatat@plt+0x7c34>  // b.none
  409b4c:	ldr	w0, [sp, #360]
  409b50:	b	409dec <__fxstatat@plt+0x7ecc>
  409b54:	ldr	x0, [sp, #32]
  409b58:	str	x0, [sp, #344]
  409b5c:	ldr	x0, [sp, #24]
  409b60:	str	x0, [sp, #336]
  409b64:	mov	w0, #0x14                  	// #20
  409b68:	str	w0, [sp, #332]
  409b6c:	strb	wzr, [sp, #367]
  409b70:	ldr	w0, [sp, #20]
  409b74:	cmp	w0, #0x0
  409b78:	b.eq	409bf0 <__fxstatat@plt+0x7cd0>  // b.none
  409b7c:	ldr	w0, [sp, #20]
  409b80:	and	w0, w0, #0xfffffffe
  409b84:	cmp	w0, #0x0
  409b88:	b.eq	409b98 <__fxstatat@plt+0x7c78>  // b.none
  409b8c:	mov	w0, #0x5f                  	// #95
  409b90:	bl	409aa0 <__fxstatat@plt+0x7b80>
  409b94:	b	409dec <__fxstatat@plt+0x7ecc>
  409b98:	add	x0, sp, #0xb0
  409b9c:	mov	x2, x0
  409ba0:	ldr	x1, [sp, #24]
  409ba4:	ldr	w0, [sp, #40]
  409ba8:	bl	409e24 <__fxstatat@plt+0x7f04>
  409bac:	cmp	w0, #0x0
  409bb0:	b.eq	409bc4 <__fxstatat@plt+0x7ca4>  // b.none
  409bb4:	bl	401eb0 <__errno_location@plt>
  409bb8:	ldr	w0, [x0]
  409bbc:	cmp	w0, #0x4b
  409bc0:	b.ne	409bd0 <__fxstatat@plt+0x7cb0>  // b.any
  409bc4:	mov	w0, #0x11                  	// #17
  409bc8:	bl	409aa0 <__fxstatat@plt+0x7b80>
  409bcc:	b	409dec <__fxstatat@plt+0x7ecc>
  409bd0:	bl	401eb0 <__errno_location@plt>
  409bd4:	ldr	w0, [x0]
  409bd8:	cmp	w0, #0x2
  409bdc:	b.eq	409be8 <__fxstatat@plt+0x7cc8>  // b.none
  409be0:	mov	w0, #0xffffffff            	// #-1
  409be4:	b	409dec <__fxstatat@plt+0x7ecc>
  409be8:	mov	w0, #0x1                   	// #1
  409bec:	strb	w0, [sp, #367]
  409bf0:	ldr	x0, [sp, #32]
  409bf4:	bl	401a70 <strlen@plt>
  409bf8:	str	x0, [sp, #320]
  409bfc:	ldr	x0, [sp, #24]
  409c00:	bl	401a70 <strlen@plt>
  409c04:	str	x0, [sp, #312]
  409c08:	ldr	x0, [sp, #320]
  409c0c:	cmp	x0, #0x0
  409c10:	b.eq	409c20 <__fxstatat@plt+0x7d00>  // b.none
  409c14:	ldr	x0, [sp, #312]
  409c18:	cmp	x0, #0x0
  409c1c:	b.ne	409c38 <__fxstatat@plt+0x7d18>  // b.any
  409c20:	ldr	x3, [sp, #24]
  409c24:	ldr	w2, [sp, #40]
  409c28:	ldr	x1, [sp, #32]
  409c2c:	ldr	w0, [sp, #44]
  409c30:	bl	401db0 <renameat@plt>
  409c34:	b	409dec <__fxstatat@plt+0x7ecc>
  409c38:	ldr	x0, [sp, #320]
  409c3c:	sub	x0, x0, #0x1
  409c40:	ldr	x1, [sp, #32]
  409c44:	add	x0, x1, x0
  409c48:	ldrb	w0, [x0]
  409c4c:	cmp	w0, #0x2f
  409c50:	cset	w0, eq  // eq = none
  409c54:	strb	w0, [sp, #311]
  409c58:	ldr	x0, [sp, #312]
  409c5c:	sub	x0, x0, #0x1
  409c60:	ldr	x1, [sp, #24]
  409c64:	add	x0, x1, x0
  409c68:	ldrb	w0, [x0]
  409c6c:	cmp	w0, #0x2f
  409c70:	cset	w0, eq  // eq = none
  409c74:	strb	w0, [sp, #310]
  409c78:	ldrb	w0, [sp, #311]
  409c7c:	eor	w0, w0, #0x1
  409c80:	and	w0, w0, #0xff
  409c84:	cmp	w0, #0x0
  409c88:	b.eq	409cb8 <__fxstatat@plt+0x7d98>  // b.none
  409c8c:	ldrb	w0, [sp, #310]
  409c90:	eor	w0, w0, #0x1
  409c94:	and	w0, w0, #0xff
  409c98:	cmp	w0, #0x0
  409c9c:	b.eq	409cb8 <__fxstatat@plt+0x7d98>  // b.none
  409ca0:	ldr	x3, [sp, #24]
  409ca4:	ldr	w2, [sp, #40]
  409ca8:	ldr	x1, [sp, #32]
  409cac:	ldr	w0, [sp, #44]
  409cb0:	bl	401db0 <renameat@plt>
  409cb4:	b	409dec <__fxstatat@plt+0x7ecc>
  409cb8:	add	x0, sp, #0x30
  409cbc:	mov	x2, x0
  409cc0:	ldr	x1, [sp, #32]
  409cc4:	ldr	w0, [sp, #44]
  409cc8:	bl	409e24 <__fxstatat@plt+0x7f04>
  409ccc:	cmp	w0, #0x0
  409cd0:	b.eq	409cdc <__fxstatat@plt+0x7dbc>  // b.none
  409cd4:	mov	w0, #0xffffffff            	// #-1
  409cd8:	b	409dec <__fxstatat@plt+0x7ecc>
  409cdc:	ldrb	w0, [sp, #367]
  409ce0:	cmp	w0, #0x0
  409ce4:	b.eq	409d04 <__fxstatat@plt+0x7de4>  // b.none
  409ce8:	ldr	w0, [sp, #64]
  409cec:	and	w0, w0, #0xf000
  409cf0:	cmp	w0, #0x4, lsl #12
  409cf4:	b.eq	409d80 <__fxstatat@plt+0x7e60>  // b.none
  409cf8:	mov	w0, #0x2                   	// #2
  409cfc:	bl	409aa0 <__fxstatat@plt+0x7b80>
  409d00:	b	409dec <__fxstatat@plt+0x7ecc>
  409d04:	add	x0, sp, #0xb0
  409d08:	mov	x2, x0
  409d0c:	ldr	x1, [sp, #24]
  409d10:	ldr	w0, [sp, #40]
  409d14:	bl	409e24 <__fxstatat@plt+0x7f04>
  409d18:	cmp	w0, #0x0
  409d1c:	b.eq	409d48 <__fxstatat@plt+0x7e28>  // b.none
  409d20:	bl	401eb0 <__errno_location@plt>
  409d24:	ldr	w0, [x0]
  409d28:	cmp	w0, #0x2
  409d2c:	b.ne	409d40 <__fxstatat@plt+0x7e20>  // b.any
  409d30:	ldr	w0, [sp, #64]
  409d34:	and	w0, w0, #0xf000
  409d38:	cmp	w0, #0x4, lsl #12
  409d3c:	b.eq	409d80 <__fxstatat@plt+0x7e60>  // b.none
  409d40:	mov	w0, #0xffffffff            	// #-1
  409d44:	b	409dec <__fxstatat@plt+0x7ecc>
  409d48:	ldr	w0, [sp, #192]
  409d4c:	and	w0, w0, #0xf000
  409d50:	cmp	w0, #0x4, lsl #12
  409d54:	b.eq	409d64 <__fxstatat@plt+0x7e44>  // b.none
  409d58:	mov	w0, #0x14                  	// #20
  409d5c:	bl	409aa0 <__fxstatat@plt+0x7b80>
  409d60:	b	409dec <__fxstatat@plt+0x7ecc>
  409d64:	ldr	w0, [sp, #64]
  409d68:	and	w0, w0, #0xf000
  409d6c:	cmp	w0, #0x4, lsl #12
  409d70:	b.eq	409d80 <__fxstatat@plt+0x7e60>  // b.none
  409d74:	mov	w0, #0x15                  	// #21
  409d78:	bl	409aa0 <__fxstatat@plt+0x7b80>
  409d7c:	b	409dec <__fxstatat@plt+0x7ecc>
  409d80:	ldr	x3, [sp, #336]
  409d84:	ldr	w2, [sp, #40]
  409d88:	ldr	x1, [sp, #344]
  409d8c:	ldr	w0, [sp, #44]
  409d90:	bl	401db0 <renameat@plt>
  409d94:	str	w0, [sp, #360]
  409d98:	bl	401eb0 <__errno_location@plt>
  409d9c:	ldr	w0, [x0]
  409da0:	str	w0, [sp, #332]
  409da4:	nop
  409da8:	ldr	x1, [sp, #344]
  409dac:	ldr	x0, [sp, #32]
  409db0:	cmp	x1, x0
  409db4:	b.eq	409dc0 <__fxstatat@plt+0x7ea0>  // b.none
  409db8:	ldr	x0, [sp, #344]
  409dbc:	bl	401d60 <free@plt>
  409dc0:	ldr	x1, [sp, #336]
  409dc4:	ldr	x0, [sp, #24]
  409dc8:	cmp	x1, x0
  409dcc:	b.eq	409dd8 <__fxstatat@plt+0x7eb8>  // b.none
  409dd0:	ldr	x0, [sp, #336]
  409dd4:	bl	401d60 <free@plt>
  409dd8:	bl	401eb0 <__errno_location@plt>
  409ddc:	mov	x1, x0
  409de0:	ldr	w0, [sp, #332]
  409de4:	str	w0, [x1]
  409de8:	ldr	w0, [sp, #360]
  409dec:	ldp	x29, x30, [sp], #368
  409df0:	ret
  409df4:	stp	x29, x30, [sp, #-48]!
  409df8:	mov	x29, sp
  409dfc:	str	w0, [sp, #44]
  409e00:	str	x1, [sp, #32]
  409e04:	str	x2, [sp, #24]
  409e08:	mov	w3, #0x0                   	// #0
  409e0c:	ldr	x2, [sp, #24]
  409e10:	ldr	x1, [sp, #32]
  409e14:	ldr	w0, [sp, #44]
  409e18:	bl	40fd40 <__fxstatat@plt+0xde20>
  409e1c:	ldp	x29, x30, [sp], #48
  409e20:	ret
  409e24:	stp	x29, x30, [sp, #-48]!
  409e28:	mov	x29, sp
  409e2c:	str	w0, [sp, #44]
  409e30:	str	x1, [sp, #32]
  409e34:	str	x2, [sp, #24]
  409e38:	mov	w3, #0x100                 	// #256
  409e3c:	ldr	x2, [sp, #24]
  409e40:	ldr	x1, [sp, #32]
  409e44:	ldr	w0, [sp, #44]
  409e48:	bl	40fd40 <__fxstatat@plt+0xde20>
  409e4c:	ldp	x29, x30, [sp], #48
  409e50:	ret
  409e54:	stp	x29, x30, [sp, #-48]!
  409e58:	mov	x29, sp
  409e5c:	str	w0, [sp, #28]
  409e60:	ldr	w0, [sp, #28]
  409e64:	cmp	w0, #0x0
  409e68:	b.lt	409eb0 <__fxstatat@plt+0x7f90>  // b.tstop
  409e6c:	ldr	w0, [sp, #28]
  409e70:	cmp	w0, #0x2
  409e74:	b.gt	409eb0 <__fxstatat@plt+0x7f90>
  409e78:	ldr	w0, [sp, #28]
  409e7c:	bl	40bd80 <__fxstatat@plt+0x9e60>
  409e80:	str	w0, [sp, #44]
  409e84:	bl	401eb0 <__errno_location@plt>
  409e88:	ldr	w0, [x0]
  409e8c:	str	w0, [sp, #40]
  409e90:	ldr	w0, [sp, #28]
  409e94:	bl	401c80 <close@plt>
  409e98:	bl	401eb0 <__errno_location@plt>
  409e9c:	mov	x1, x0
  409ea0:	ldr	w0, [sp, #40]
  409ea4:	str	w0, [x1]
  409ea8:	ldr	w0, [sp, #44]
  409eac:	str	w0, [sp, #28]
  409eb0:	ldr	w0, [sp, #28]
  409eb4:	ldp	x29, x30, [sp], #48
  409eb8:	ret
  409ebc:	sub	sp, sp, #0x60
  409ec0:	stp	x29, x30, [sp, #32]
  409ec4:	add	x29, sp, #0x20
  409ec8:	str	x0, [sp, #88]
  409ecc:	str	x1, [sp, #80]
  409ed0:	str	x2, [sp, #72]
  409ed4:	str	x3, [sp, #64]
  409ed8:	str	x4, [sp, #56]
  409edc:	str	x5, [sp, #48]
  409ee0:	ldr	x0, [sp, #80]
  409ee4:	cmp	x0, #0x0
  409ee8:	b.eq	409f0c <__fxstatat@plt+0x7fec>  // b.none
  409eec:	ldr	x4, [sp, #64]
  409ef0:	ldr	x3, [sp, #72]
  409ef4:	ldr	x2, [sp, #80]
  409ef8:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  409efc:	add	x1, x0, #0x6f0
  409f00:	ldr	x0, [sp, #88]
  409f04:	bl	401ef0 <fprintf@plt>
  409f08:	b	409f24 <__fxstatat@plt+0x8004>
  409f0c:	ldr	x3, [sp, #64]
  409f10:	ldr	x2, [sp, #72]
  409f14:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  409f18:	add	x1, x0, #0x700
  409f1c:	ldr	x0, [sp, #88]
  409f20:	bl	401ef0 <fprintf@plt>
  409f24:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  409f28:	add	x0, x0, #0x708
  409f2c:	bl	401ee0 <gettext@plt>
  409f30:	mov	w3, #0x7e3                 	// #2019
  409f34:	mov	x2, x0
  409f38:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  409f3c:	add	x1, x0, #0xa38
  409f40:	ldr	x0, [sp, #88]
  409f44:	bl	401ef0 <fprintf@plt>
  409f48:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  409f4c:	add	x0, x0, #0x710
  409f50:	bl	401ee0 <gettext@plt>
  409f54:	ldr	x1, [sp, #88]
  409f58:	bl	401e50 <fputs_unlocked@plt>
  409f5c:	ldr	x0, [sp, #48]
  409f60:	cmp	x0, #0x9
  409f64:	b.eq	40a338 <__fxstatat@plt+0x8418>  // b.none
  409f68:	ldr	x0, [sp, #48]
  409f6c:	cmp	x0, #0x9
  409f70:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  409f74:	ldr	x0, [sp, #48]
  409f78:	cmp	x0, #0x8
  409f7c:	b.eq	40a2b4 <__fxstatat@plt+0x8394>  // b.none
  409f80:	ldr	x0, [sp, #48]
  409f84:	cmp	x0, #0x8
  409f88:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  409f8c:	ldr	x0, [sp, #48]
  409f90:	cmp	x0, #0x7
  409f94:	b.eq	40a228 <__fxstatat@plt+0x8308>  // b.none
  409f98:	ldr	x0, [sp, #48]
  409f9c:	cmp	x0, #0x7
  409fa0:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  409fa4:	ldr	x0, [sp, #48]
  409fa8:	cmp	x0, #0x6
  409fac:	b.eq	40a1ac <__fxstatat@plt+0x828c>  // b.none
  409fb0:	ldr	x0, [sp, #48]
  409fb4:	cmp	x0, #0x6
  409fb8:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  409fbc:	ldr	x0, [sp, #48]
  409fc0:	cmp	x0, #0x5
  409fc4:	b.eq	40a140 <__fxstatat@plt+0x8220>  // b.none
  409fc8:	ldr	x0, [sp, #48]
  409fcc:	cmp	x0, #0x5
  409fd0:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  409fd4:	ldr	x0, [sp, #48]
  409fd8:	cmp	x0, #0x4
  409fdc:	b.eq	40a0e4 <__fxstatat@plt+0x81c4>  // b.none
  409fe0:	ldr	x0, [sp, #48]
  409fe4:	cmp	x0, #0x4
  409fe8:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  409fec:	ldr	x0, [sp, #48]
  409ff0:	cmp	x0, #0x3
  409ff4:	b.eq	40a098 <__fxstatat@plt+0x8178>  // b.none
  409ff8:	ldr	x0, [sp, #48]
  409ffc:	cmp	x0, #0x3
  40a000:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  40a004:	ldr	x0, [sp, #48]
  40a008:	cmp	x0, #0x2
  40a00c:	b.eq	40a05c <__fxstatat@plt+0x813c>  // b.none
  40a010:	ldr	x0, [sp, #48]
  40a014:	cmp	x0, #0x2
  40a018:	b.hi	40a3d0 <__fxstatat@plt+0x84b0>  // b.pmore
  40a01c:	ldr	x0, [sp, #48]
  40a020:	cmp	x0, #0x0
  40a024:	b.eq	40a468 <__fxstatat@plt+0x8548>  // b.none
  40a028:	ldr	x0, [sp, #48]
  40a02c:	cmp	x0, #0x1
  40a030:	b.ne	40a3d0 <__fxstatat@plt+0x84b0>  // b.any
  40a034:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a038:	add	x0, x0, #0x7e0
  40a03c:	bl	401ee0 <gettext@plt>
  40a040:	mov	x1, x0
  40a044:	ldr	x0, [sp, #56]
  40a048:	ldr	x0, [x0]
  40a04c:	mov	x2, x0
  40a050:	ldr	x0, [sp, #88]
  40a054:	bl	401ef0 <fprintf@plt>
  40a058:	b	40a46c <__fxstatat@plt+0x854c>
  40a05c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a060:	add	x0, x0, #0x7f0
  40a064:	bl	401ee0 <gettext@plt>
  40a068:	mov	x4, x0
  40a06c:	ldr	x0, [sp, #56]
  40a070:	ldr	x1, [x0]
  40a074:	ldr	x0, [sp, #56]
  40a078:	add	x0, x0, #0x8
  40a07c:	ldr	x0, [x0]
  40a080:	mov	x3, x0
  40a084:	mov	x2, x1
  40a088:	mov	x1, x4
  40a08c:	ldr	x0, [sp, #88]
  40a090:	bl	401ef0 <fprintf@plt>
  40a094:	b	40a46c <__fxstatat@plt+0x854c>
  40a098:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a09c:	add	x0, x0, #0x808
  40a0a0:	bl	401ee0 <gettext@plt>
  40a0a4:	mov	x5, x0
  40a0a8:	ldr	x0, [sp, #56]
  40a0ac:	ldr	x1, [x0]
  40a0b0:	ldr	x0, [sp, #56]
  40a0b4:	add	x0, x0, #0x8
  40a0b8:	ldr	x2, [x0]
  40a0bc:	ldr	x0, [sp, #56]
  40a0c0:	add	x0, x0, #0x10
  40a0c4:	ldr	x0, [x0]
  40a0c8:	mov	x4, x0
  40a0cc:	mov	x3, x2
  40a0d0:	mov	x2, x1
  40a0d4:	mov	x1, x5
  40a0d8:	ldr	x0, [sp, #88]
  40a0dc:	bl	401ef0 <fprintf@plt>
  40a0e0:	b	40a46c <__fxstatat@plt+0x854c>
  40a0e4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a0e8:	add	x0, x0, #0x828
  40a0ec:	bl	401ee0 <gettext@plt>
  40a0f0:	mov	x6, x0
  40a0f4:	ldr	x0, [sp, #56]
  40a0f8:	ldr	x1, [x0]
  40a0fc:	ldr	x0, [sp, #56]
  40a100:	add	x0, x0, #0x8
  40a104:	ldr	x2, [x0]
  40a108:	ldr	x0, [sp, #56]
  40a10c:	add	x0, x0, #0x10
  40a110:	ldr	x3, [x0]
  40a114:	ldr	x0, [sp, #56]
  40a118:	add	x0, x0, #0x18
  40a11c:	ldr	x0, [x0]
  40a120:	mov	x5, x0
  40a124:	mov	x4, x3
  40a128:	mov	x3, x2
  40a12c:	mov	x2, x1
  40a130:	mov	x1, x6
  40a134:	ldr	x0, [sp, #88]
  40a138:	bl	401ef0 <fprintf@plt>
  40a13c:	b	40a46c <__fxstatat@plt+0x854c>
  40a140:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a144:	add	x0, x0, #0x848
  40a148:	bl	401ee0 <gettext@plt>
  40a14c:	mov	x7, x0
  40a150:	ldr	x0, [sp, #56]
  40a154:	ldr	x1, [x0]
  40a158:	ldr	x0, [sp, #56]
  40a15c:	add	x0, x0, #0x8
  40a160:	ldr	x2, [x0]
  40a164:	ldr	x0, [sp, #56]
  40a168:	add	x0, x0, #0x10
  40a16c:	ldr	x3, [x0]
  40a170:	ldr	x0, [sp, #56]
  40a174:	add	x0, x0, #0x18
  40a178:	ldr	x4, [x0]
  40a17c:	ldr	x0, [sp, #56]
  40a180:	add	x0, x0, #0x20
  40a184:	ldr	x0, [x0]
  40a188:	mov	x6, x0
  40a18c:	mov	x5, x4
  40a190:	mov	x4, x3
  40a194:	mov	x3, x2
  40a198:	mov	x2, x1
  40a19c:	mov	x1, x7
  40a1a0:	ldr	x0, [sp, #88]
  40a1a4:	bl	401ef0 <fprintf@plt>
  40a1a8:	b	40a46c <__fxstatat@plt+0x854c>
  40a1ac:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a1b0:	add	x0, x0, #0x870
  40a1b4:	bl	401ee0 <gettext@plt>
  40a1b8:	mov	x8, x0
  40a1bc:	ldr	x0, [sp, #56]
  40a1c0:	ldr	x1, [x0]
  40a1c4:	ldr	x0, [sp, #56]
  40a1c8:	add	x0, x0, #0x8
  40a1cc:	ldr	x2, [x0]
  40a1d0:	ldr	x0, [sp, #56]
  40a1d4:	add	x0, x0, #0x10
  40a1d8:	ldr	x3, [x0]
  40a1dc:	ldr	x0, [sp, #56]
  40a1e0:	add	x0, x0, #0x18
  40a1e4:	ldr	x4, [x0]
  40a1e8:	ldr	x0, [sp, #56]
  40a1ec:	add	x0, x0, #0x20
  40a1f0:	ldr	x5, [x0]
  40a1f4:	ldr	x0, [sp, #56]
  40a1f8:	add	x0, x0, #0x28
  40a1fc:	ldr	x0, [x0]
  40a200:	mov	x7, x0
  40a204:	mov	x6, x5
  40a208:	mov	x5, x4
  40a20c:	mov	x4, x3
  40a210:	mov	x3, x2
  40a214:	mov	x2, x1
  40a218:	mov	x1, x8
  40a21c:	ldr	x0, [sp, #88]
  40a220:	bl	401ef0 <fprintf@plt>
  40a224:	b	40a46c <__fxstatat@plt+0x854c>
  40a228:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a22c:	add	x0, x0, #0x898
  40a230:	bl	401ee0 <gettext@plt>
  40a234:	mov	x8, x0
  40a238:	ldr	x0, [sp, #56]
  40a23c:	ldr	x1, [x0]
  40a240:	ldr	x0, [sp, #56]
  40a244:	add	x0, x0, #0x8
  40a248:	ldr	x2, [x0]
  40a24c:	ldr	x0, [sp, #56]
  40a250:	add	x0, x0, #0x10
  40a254:	ldr	x3, [x0]
  40a258:	ldr	x0, [sp, #56]
  40a25c:	add	x0, x0, #0x18
  40a260:	ldr	x4, [x0]
  40a264:	ldr	x0, [sp, #56]
  40a268:	add	x0, x0, #0x20
  40a26c:	ldr	x5, [x0]
  40a270:	ldr	x0, [sp, #56]
  40a274:	add	x0, x0, #0x28
  40a278:	ldr	x6, [x0]
  40a27c:	ldr	x0, [sp, #56]
  40a280:	add	x0, x0, #0x30
  40a284:	ldr	x0, [x0]
  40a288:	str	x0, [sp]
  40a28c:	mov	x7, x6
  40a290:	mov	x6, x5
  40a294:	mov	x5, x4
  40a298:	mov	x4, x3
  40a29c:	mov	x3, x2
  40a2a0:	mov	x2, x1
  40a2a4:	mov	x1, x8
  40a2a8:	ldr	x0, [sp, #88]
  40a2ac:	bl	401ef0 <fprintf@plt>
  40a2b0:	b	40a46c <__fxstatat@plt+0x854c>
  40a2b4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a2b8:	add	x0, x0, #0x8c8
  40a2bc:	bl	401ee0 <gettext@plt>
  40a2c0:	mov	x8, x0
  40a2c4:	ldr	x0, [sp, #56]
  40a2c8:	ldr	x2, [x0]
  40a2cc:	ldr	x0, [sp, #56]
  40a2d0:	add	x0, x0, #0x8
  40a2d4:	ldr	x3, [x0]
  40a2d8:	ldr	x0, [sp, #56]
  40a2dc:	add	x0, x0, #0x10
  40a2e0:	ldr	x4, [x0]
  40a2e4:	ldr	x0, [sp, #56]
  40a2e8:	add	x0, x0, #0x18
  40a2ec:	ldr	x5, [x0]
  40a2f0:	ldr	x0, [sp, #56]
  40a2f4:	add	x0, x0, #0x20
  40a2f8:	ldr	x6, [x0]
  40a2fc:	ldr	x0, [sp, #56]
  40a300:	add	x0, x0, #0x28
  40a304:	ldr	x7, [x0]
  40a308:	ldr	x0, [sp, #56]
  40a30c:	add	x0, x0, #0x30
  40a310:	ldr	x0, [x0]
  40a314:	ldr	x1, [sp, #56]
  40a318:	add	x1, x1, #0x38
  40a31c:	ldr	x1, [x1]
  40a320:	str	x1, [sp, #8]
  40a324:	str	x0, [sp]
  40a328:	mov	x1, x8
  40a32c:	ldr	x0, [sp, #88]
  40a330:	bl	401ef0 <fprintf@plt>
  40a334:	b	40a46c <__fxstatat@plt+0x854c>
  40a338:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a33c:	add	x0, x0, #0x8f8
  40a340:	bl	401ee0 <gettext@plt>
  40a344:	mov	x9, x0
  40a348:	ldr	x0, [sp, #56]
  40a34c:	ldr	x8, [x0]
  40a350:	ldr	x0, [sp, #56]
  40a354:	add	x0, x0, #0x8
  40a358:	ldr	x3, [x0]
  40a35c:	ldr	x0, [sp, #56]
  40a360:	add	x0, x0, #0x10
  40a364:	ldr	x4, [x0]
  40a368:	ldr	x0, [sp, #56]
  40a36c:	add	x0, x0, #0x18
  40a370:	ldr	x5, [x0]
  40a374:	ldr	x0, [sp, #56]
  40a378:	add	x0, x0, #0x20
  40a37c:	ldr	x6, [x0]
  40a380:	ldr	x0, [sp, #56]
  40a384:	add	x0, x0, #0x28
  40a388:	ldr	x7, [x0]
  40a38c:	ldr	x0, [sp, #56]
  40a390:	add	x0, x0, #0x30
  40a394:	ldr	x0, [x0]
  40a398:	ldr	x1, [sp, #56]
  40a39c:	add	x1, x1, #0x38
  40a3a0:	ldr	x1, [x1]
  40a3a4:	ldr	x2, [sp, #56]
  40a3a8:	add	x2, x2, #0x40
  40a3ac:	ldr	x2, [x2]
  40a3b0:	str	x2, [sp, #16]
  40a3b4:	str	x1, [sp, #8]
  40a3b8:	str	x0, [sp]
  40a3bc:	mov	x2, x8
  40a3c0:	mov	x1, x9
  40a3c4:	ldr	x0, [sp, #88]
  40a3c8:	bl	401ef0 <fprintf@plt>
  40a3cc:	b	40a46c <__fxstatat@plt+0x854c>
  40a3d0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a3d4:	add	x0, x0, #0x930
  40a3d8:	bl	401ee0 <gettext@plt>
  40a3dc:	mov	x9, x0
  40a3e0:	ldr	x0, [sp, #56]
  40a3e4:	ldr	x8, [x0]
  40a3e8:	ldr	x0, [sp, #56]
  40a3ec:	add	x0, x0, #0x8
  40a3f0:	ldr	x3, [x0]
  40a3f4:	ldr	x0, [sp, #56]
  40a3f8:	add	x0, x0, #0x10
  40a3fc:	ldr	x4, [x0]
  40a400:	ldr	x0, [sp, #56]
  40a404:	add	x0, x0, #0x18
  40a408:	ldr	x5, [x0]
  40a40c:	ldr	x0, [sp, #56]
  40a410:	add	x0, x0, #0x20
  40a414:	ldr	x6, [x0]
  40a418:	ldr	x0, [sp, #56]
  40a41c:	add	x0, x0, #0x28
  40a420:	ldr	x7, [x0]
  40a424:	ldr	x0, [sp, #56]
  40a428:	add	x0, x0, #0x30
  40a42c:	ldr	x0, [x0]
  40a430:	ldr	x1, [sp, #56]
  40a434:	add	x1, x1, #0x38
  40a438:	ldr	x1, [x1]
  40a43c:	ldr	x2, [sp, #56]
  40a440:	add	x2, x2, #0x40
  40a444:	ldr	x2, [x2]
  40a448:	str	x2, [sp, #16]
  40a44c:	str	x1, [sp, #8]
  40a450:	str	x0, [sp]
  40a454:	mov	x2, x8
  40a458:	mov	x1, x9
  40a45c:	ldr	x0, [sp, #88]
  40a460:	bl	401ef0 <fprintf@plt>
  40a464:	b	40a46c <__fxstatat@plt+0x854c>
  40a468:	nop
  40a46c:	nop
  40a470:	ldp	x29, x30, [sp, #32]
  40a474:	add	sp, sp, #0x60
  40a478:	ret
  40a47c:	stp	x29, x30, [sp, #-80]!
  40a480:	mov	x29, sp
  40a484:	str	x0, [sp, #56]
  40a488:	str	x1, [sp, #48]
  40a48c:	str	x2, [sp, #40]
  40a490:	str	x3, [sp, #32]
  40a494:	str	x4, [sp, #24]
  40a498:	str	xzr, [sp, #72]
  40a49c:	b	40a4ac <__fxstatat@plt+0x858c>
  40a4a0:	ldr	x0, [sp, #72]
  40a4a4:	add	x0, x0, #0x1
  40a4a8:	str	x0, [sp, #72]
  40a4ac:	ldr	x0, [sp, #72]
  40a4b0:	lsl	x0, x0, #3
  40a4b4:	ldr	x1, [sp, #24]
  40a4b8:	add	x0, x1, x0
  40a4bc:	ldr	x0, [x0]
  40a4c0:	cmp	x0, #0x0
  40a4c4:	b.ne	40a4a0 <__fxstatat@plt+0x8580>  // b.any
  40a4c8:	ldr	x5, [sp, #72]
  40a4cc:	ldr	x4, [sp, #24]
  40a4d0:	ldr	x3, [sp, #32]
  40a4d4:	ldr	x2, [sp, #40]
  40a4d8:	ldr	x1, [sp, #48]
  40a4dc:	ldr	x0, [sp, #56]
  40a4e0:	bl	409ebc <__fxstatat@plt+0x7f9c>
  40a4e4:	nop
  40a4e8:	ldp	x29, x30, [sp], #80
  40a4ec:	ret
  40a4f0:	stp	x29, x30, [sp, #-160]!
  40a4f4:	mov	x29, sp
  40a4f8:	str	x19, [sp, #16]
  40a4fc:	str	x0, [sp, #56]
  40a500:	str	x1, [sp, #48]
  40a504:	str	x2, [sp, #40]
  40a508:	str	x3, [sp, #32]
  40a50c:	mov	x19, x4
  40a510:	str	xzr, [sp, #152]
  40a514:	b	40a524 <__fxstatat@plt+0x8604>
  40a518:	ldr	x0, [sp, #152]
  40a51c:	add	x0, x0, #0x1
  40a520:	str	x0, [sp, #152]
  40a524:	ldr	x0, [sp, #152]
  40a528:	cmp	x0, #0x9
  40a52c:	b.hi	40a5ac <__fxstatat@plt+0x868c>  // b.pmore
  40a530:	ldr	w1, [x19, #24]
  40a534:	ldr	x0, [x19]
  40a538:	cmp	w1, #0x0
  40a53c:	b.lt	40a550 <__fxstatat@plt+0x8630>  // b.tstop
  40a540:	add	x1, x0, #0xf
  40a544:	and	x1, x1, #0xfffffffffffffff8
  40a548:	str	x1, [x19]
  40a54c:	b	40a580 <__fxstatat@plt+0x8660>
  40a550:	add	w2, w1, #0x8
  40a554:	str	w2, [x19, #24]
  40a558:	ldr	w2, [x19, #24]
  40a55c:	cmp	w2, #0x0
  40a560:	b.le	40a574 <__fxstatat@plt+0x8654>
  40a564:	add	x1, x0, #0xf
  40a568:	and	x1, x1, #0xfffffffffffffff8
  40a56c:	str	x1, [x19]
  40a570:	b	40a580 <__fxstatat@plt+0x8660>
  40a574:	ldr	x2, [x19, #8]
  40a578:	sxtw	x0, w1
  40a57c:	add	x0, x2, x0
  40a580:	ldr	x2, [x0]
  40a584:	ldr	x0, [sp, #152]
  40a588:	lsl	x0, x0, #3
  40a58c:	add	x1, sp, #0x48
  40a590:	str	x2, [x1, x0]
  40a594:	ldr	x0, [sp, #152]
  40a598:	lsl	x0, x0, #3
  40a59c:	add	x1, sp, #0x48
  40a5a0:	ldr	x0, [x1, x0]
  40a5a4:	cmp	x0, #0x0
  40a5a8:	b.ne	40a518 <__fxstatat@plt+0x85f8>  // b.any
  40a5ac:	add	x0, sp, #0x48
  40a5b0:	ldr	x5, [sp, #152]
  40a5b4:	mov	x4, x0
  40a5b8:	ldr	x3, [sp, #32]
  40a5bc:	ldr	x2, [sp, #40]
  40a5c0:	ldr	x1, [sp, #48]
  40a5c4:	ldr	x0, [sp, #56]
  40a5c8:	bl	409ebc <__fxstatat@plt+0x7f9c>
  40a5cc:	nop
  40a5d0:	ldr	x19, [sp, #16]
  40a5d4:	ldp	x29, x30, [sp], #160
  40a5d8:	ret
  40a5dc:	stp	x29, x30, [sp, #-272]!
  40a5e0:	mov	x29, sp
  40a5e4:	str	x0, [sp, #72]
  40a5e8:	str	x1, [sp, #64]
  40a5ec:	str	x2, [sp, #56]
  40a5f0:	str	x3, [sp, #48]
  40a5f4:	str	x4, [sp, #240]
  40a5f8:	str	x5, [sp, #248]
  40a5fc:	str	x6, [sp, #256]
  40a600:	str	x7, [sp, #264]
  40a604:	str	q0, [sp, #112]
  40a608:	str	q1, [sp, #128]
  40a60c:	str	q2, [sp, #144]
  40a610:	str	q3, [sp, #160]
  40a614:	str	q4, [sp, #176]
  40a618:	str	q5, [sp, #192]
  40a61c:	str	q6, [sp, #208]
  40a620:	str	q7, [sp, #224]
  40a624:	add	x0, sp, #0x110
  40a628:	str	x0, [sp, #80]
  40a62c:	add	x0, sp, #0x110
  40a630:	str	x0, [sp, #88]
  40a634:	add	x0, sp, #0xf0
  40a638:	str	x0, [sp, #96]
  40a63c:	mov	w0, #0xffffffe0            	// #-32
  40a640:	str	w0, [sp, #104]
  40a644:	mov	w0, #0xffffff80            	// #-128
  40a648:	str	w0, [sp, #108]
  40a64c:	add	x2, sp, #0x10
  40a650:	add	x3, sp, #0x50
  40a654:	ldp	x0, x1, [x3]
  40a658:	stp	x0, x1, [x2]
  40a65c:	ldp	x0, x1, [x3, #16]
  40a660:	stp	x0, x1, [x2, #16]
  40a664:	add	x0, sp, #0x10
  40a668:	mov	x4, x0
  40a66c:	ldr	x3, [sp, #48]
  40a670:	ldr	x2, [sp, #56]
  40a674:	ldr	x1, [sp, #64]
  40a678:	ldr	x0, [sp, #72]
  40a67c:	bl	40a4f0 <__fxstatat@plt+0x85d0>
  40a680:	nop
  40a684:	ldp	x29, x30, [sp], #272
  40a688:	ret
  40a68c:	stp	x29, x30, [sp, #-16]!
  40a690:	mov	x29, sp
  40a694:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a698:	add	x0, x0, #0x970
  40a69c:	bl	401ee0 <gettext@plt>
  40a6a0:	mov	x2, x0
  40a6a4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a6a8:	add	x1, x0, #0x988
  40a6ac:	mov	x0, x2
  40a6b0:	bl	401e90 <printf@plt>
  40a6b4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a6b8:	add	x0, x0, #0x9a0
  40a6bc:	bl	401ee0 <gettext@plt>
  40a6c0:	mov	x3, x0
  40a6c4:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a6c8:	add	x2, x0, #0x9b8
  40a6cc:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a6d0:	add	x1, x0, #0x9e0
  40a6d4:	mov	x0, x3
  40a6d8:	bl	401e90 <printf@plt>
  40a6dc:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40a6e0:	add	x0, x0, #0x9f0
  40a6e4:	bl	401ee0 <gettext@plt>
  40a6e8:	mov	x2, x0
  40a6ec:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40a6f0:	add	x0, x0, #0x320
  40a6f4:	ldr	x0, [x0]
  40a6f8:	mov	x1, x0
  40a6fc:	mov	x0, x2
  40a700:	bl	401e50 <fputs_unlocked@plt>
  40a704:	nop
  40a708:	ldp	x29, x30, [sp], #16
  40a70c:	ret
  40a710:	stp	x29, x30, [sp, #-32]!
  40a714:	mov	x29, sp
  40a718:	str	x0, [sp, #24]
  40a71c:	str	x1, [sp, #16]
  40a720:	mov	x0, #0x0                   	// #0
  40a724:	ldr	x6, [sp, #24]
  40a728:	ldr	x1, [sp, #16]
  40a72c:	mul	x7, x6, x1
  40a730:	umulh	x1, x6, x1
  40a734:	mov	x2, x7
  40a738:	mov	x3, x1
  40a73c:	mov	x4, x3
  40a740:	mov	x5, #0x0                   	// #0
  40a744:	cmp	x4, #0x0
  40a748:	b.eq	40a750 <__fxstatat@plt+0x8830>  // b.none
  40a74c:	mov	x0, #0x1                   	// #1
  40a750:	cmp	x2, #0x0
  40a754:	b.ge	40a75c <__fxstatat@plt+0x883c>  // b.tcont
  40a758:	mov	x0, #0x1                   	// #1
  40a75c:	and	w0, w0, #0x1
  40a760:	and	w0, w0, #0xff
  40a764:	cmp	w0, #0x0
  40a768:	b.eq	40a770 <__fxstatat@plt+0x8850>  // b.none
  40a76c:	bl	40ab24 <__fxstatat@plt+0x8c04>
  40a770:	ldr	x1, [sp, #24]
  40a774:	ldr	x0, [sp, #16]
  40a778:	mul	x0, x1, x0
  40a77c:	bl	40a944 <__fxstatat@plt+0x8a24>
  40a780:	ldp	x29, x30, [sp], #32
  40a784:	ret
  40a788:	stp	x29, x30, [sp, #-48]!
  40a78c:	mov	x29, sp
  40a790:	str	x0, [sp, #40]
  40a794:	str	x1, [sp, #32]
  40a798:	str	x2, [sp, #24]
  40a79c:	mov	x0, #0x0                   	// #0
  40a7a0:	ldr	x2, [sp, #32]
  40a7a4:	ldr	x1, [sp, #24]
  40a7a8:	mul	x3, x2, x1
  40a7ac:	umulh	x1, x2, x1
  40a7b0:	mov	x4, x3
  40a7b4:	mov	x5, x1
  40a7b8:	mov	x6, x5
  40a7bc:	mov	x7, #0x0                   	// #0
  40a7c0:	cmp	x6, #0x0
  40a7c4:	b.eq	40a7cc <__fxstatat@plt+0x88ac>  // b.none
  40a7c8:	mov	x0, #0x1                   	// #1
  40a7cc:	cmp	x4, #0x0
  40a7d0:	b.ge	40a7d8 <__fxstatat@plt+0x88b8>  // b.tcont
  40a7d4:	mov	x0, #0x1                   	// #1
  40a7d8:	and	w0, w0, #0x1
  40a7dc:	and	w0, w0, #0xff
  40a7e0:	cmp	w0, #0x0
  40a7e4:	b.eq	40a7ec <__fxstatat@plt+0x88cc>  // b.none
  40a7e8:	bl	40ab24 <__fxstatat@plt+0x8c04>
  40a7ec:	ldr	x1, [sp, #32]
  40a7f0:	ldr	x0, [sp, #24]
  40a7f4:	mul	x0, x1, x0
  40a7f8:	mov	x1, x0
  40a7fc:	ldr	x0, [sp, #40]
  40a800:	bl	40a984 <__fxstatat@plt+0x8a64>
  40a804:	ldp	x29, x30, [sp], #48
  40a808:	ret
  40a80c:	stp	x29, x30, [sp, #-64]!
  40a810:	mov	x29, sp
  40a814:	str	x0, [sp, #40]
  40a818:	str	x1, [sp, #32]
  40a81c:	str	x2, [sp, #24]
  40a820:	ldr	x0, [sp, #32]
  40a824:	ldr	x0, [x0]
  40a828:	str	x0, [sp, #56]
  40a82c:	ldr	x0, [sp, #40]
  40a830:	cmp	x0, #0x0
  40a834:	b.ne	40a8c4 <__fxstatat@plt+0x89a4>  // b.any
  40a838:	ldr	x0, [sp, #56]
  40a83c:	cmp	x0, #0x0
  40a840:	b.ne	40a874 <__fxstatat@plt+0x8954>  // b.any
  40a844:	mov	x1, #0x80                  	// #128
  40a848:	ldr	x0, [sp, #24]
  40a84c:	udiv	x0, x1, x0
  40a850:	str	x0, [sp, #56]
  40a854:	ldr	x0, [sp, #56]
  40a858:	cmp	x0, #0x0
  40a85c:	cset	w0, eq  // eq = none
  40a860:	and	w0, w0, #0xff
  40a864:	and	x0, x0, #0xff
  40a868:	ldr	x1, [sp, #56]
  40a86c:	add	x0, x1, x0
  40a870:	str	x0, [sp, #56]
  40a874:	mov	x0, #0x0                   	// #0
  40a878:	ldr	x2, [sp, #56]
  40a87c:	ldr	x1, [sp, #24]
  40a880:	mul	x3, x2, x1
  40a884:	umulh	x1, x2, x1
  40a888:	mov	x4, x3
  40a88c:	mov	x5, x1
  40a890:	mov	x6, x5
  40a894:	mov	x7, #0x0                   	// #0
  40a898:	cmp	x6, #0x0
  40a89c:	b.eq	40a8a4 <__fxstatat@plt+0x8984>  // b.none
  40a8a0:	mov	x0, #0x1                   	// #1
  40a8a4:	cmp	x4, #0x0
  40a8a8:	b.ge	40a8b0 <__fxstatat@plt+0x8990>  // b.tcont
  40a8ac:	mov	x0, #0x1                   	// #1
  40a8b0:	and	w0, w0, #0x1
  40a8b4:	and	w0, w0, #0xff
  40a8b8:	cmp	w0, #0x0
  40a8bc:	b.eq	40a8fc <__fxstatat@plt+0x89dc>  // b.none
  40a8c0:	bl	40ab24 <__fxstatat@plt+0x8c04>
  40a8c4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40a8c8:	movk	x1, #0x5554
  40a8cc:	ldr	x0, [sp, #24]
  40a8d0:	udiv	x0, x1, x0
  40a8d4:	ldr	x1, [sp, #56]
  40a8d8:	cmp	x1, x0
  40a8dc:	b.cc	40a8e4 <__fxstatat@plt+0x89c4>  // b.lo, b.ul, b.last
  40a8e0:	bl	40ab24 <__fxstatat@plt+0x8c04>
  40a8e4:	ldr	x0, [sp, #56]
  40a8e8:	lsr	x1, x0, #1
  40a8ec:	ldr	x0, [sp, #56]
  40a8f0:	add	x0, x1, x0
  40a8f4:	add	x0, x0, #0x1
  40a8f8:	str	x0, [sp, #56]
  40a8fc:	ldr	x0, [sp, #32]
  40a900:	ldr	x1, [sp, #56]
  40a904:	str	x1, [x0]
  40a908:	ldr	x1, [sp, #56]
  40a90c:	ldr	x0, [sp, #24]
  40a910:	mul	x0, x1, x0
  40a914:	mov	x1, x0
  40a918:	ldr	x0, [sp, #40]
  40a91c:	bl	40a984 <__fxstatat@plt+0x8a64>
  40a920:	ldp	x29, x30, [sp], #64
  40a924:	ret
  40a928:	stp	x29, x30, [sp, #-32]!
  40a92c:	mov	x29, sp
  40a930:	str	x0, [sp, #24]
  40a934:	ldr	x0, [sp, #24]
  40a938:	bl	40a944 <__fxstatat@plt+0x8a24>
  40a93c:	ldp	x29, x30, [sp], #32
  40a940:	ret
  40a944:	stp	x29, x30, [sp, #-48]!
  40a948:	mov	x29, sp
  40a94c:	str	x0, [sp, #24]
  40a950:	ldr	x0, [sp, #24]
  40a954:	bl	401bb0 <malloc@plt>
  40a958:	str	x0, [sp, #40]
  40a95c:	ldr	x0, [sp, #40]
  40a960:	cmp	x0, #0x0
  40a964:	b.ne	40a978 <__fxstatat@plt+0x8a58>  // b.any
  40a968:	ldr	x0, [sp, #24]
  40a96c:	cmp	x0, #0x0
  40a970:	b.eq	40a978 <__fxstatat@plt+0x8a58>  // b.none
  40a974:	bl	40ab24 <__fxstatat@plt+0x8c04>
  40a978:	ldr	x0, [sp, #40]
  40a97c:	ldp	x29, x30, [sp], #48
  40a980:	ret
  40a984:	stp	x29, x30, [sp, #-32]!
  40a988:	mov	x29, sp
  40a98c:	str	x0, [sp, #24]
  40a990:	str	x1, [sp, #16]
  40a994:	ldr	x0, [sp, #16]
  40a998:	cmp	x0, #0x0
  40a99c:	b.ne	40a9bc <__fxstatat@plt+0x8a9c>  // b.any
  40a9a0:	ldr	x0, [sp, #24]
  40a9a4:	cmp	x0, #0x0
  40a9a8:	b.eq	40a9bc <__fxstatat@plt+0x8a9c>  // b.none
  40a9ac:	ldr	x0, [sp, #24]
  40a9b0:	bl	401d60 <free@plt>
  40a9b4:	mov	x0, #0x0                   	// #0
  40a9b8:	b	40a9ec <__fxstatat@plt+0x8acc>
  40a9bc:	ldr	x1, [sp, #16]
  40a9c0:	ldr	x0, [sp, #24]
  40a9c4:	bl	401c60 <realloc@plt>
  40a9c8:	str	x0, [sp, #24]
  40a9cc:	ldr	x0, [sp, #24]
  40a9d0:	cmp	x0, #0x0
  40a9d4:	b.ne	40a9e8 <__fxstatat@plt+0x8ac8>  // b.any
  40a9d8:	ldr	x0, [sp, #16]
  40a9dc:	cmp	x0, #0x0
  40a9e0:	b.eq	40a9e8 <__fxstatat@plt+0x8ac8>  // b.none
  40a9e4:	bl	40ab24 <__fxstatat@plt+0x8c04>
  40a9e8:	ldr	x0, [sp, #24]
  40a9ec:	ldp	x29, x30, [sp], #32
  40a9f0:	ret
  40a9f4:	stp	x29, x30, [sp, #-32]!
  40a9f8:	mov	x29, sp
  40a9fc:	str	x0, [sp, #24]
  40aa00:	str	x1, [sp, #16]
  40aa04:	mov	x2, #0x1                   	// #1
  40aa08:	ldr	x1, [sp, #16]
  40aa0c:	ldr	x0, [sp, #24]
  40aa10:	bl	40a80c <__fxstatat@plt+0x88ec>
  40aa14:	ldp	x29, x30, [sp], #32
  40aa18:	ret
  40aa1c:	stp	x29, x30, [sp, #-32]!
  40aa20:	mov	x29, sp
  40aa24:	str	x0, [sp, #24]
  40aa28:	ldr	x0, [sp, #24]
  40aa2c:	bl	40a944 <__fxstatat@plt+0x8a24>
  40aa30:	ldr	x2, [sp, #24]
  40aa34:	mov	w1, #0x0                   	// #0
  40aa38:	bl	401c20 <memset@plt>
  40aa3c:	ldp	x29, x30, [sp], #32
  40aa40:	ret
  40aa44:	stp	x29, x30, [sp, #-48]!
  40aa48:	mov	x29, sp
  40aa4c:	str	x0, [sp, #24]
  40aa50:	str	x1, [sp, #16]
  40aa54:	mov	x0, #0x0                   	// #0
  40aa58:	ldr	x6, [sp, #24]
  40aa5c:	ldr	x1, [sp, #16]
  40aa60:	mul	x7, x6, x1
  40aa64:	umulh	x1, x6, x1
  40aa68:	mov	x2, x7
  40aa6c:	mov	x3, x1
  40aa70:	mov	x4, x3
  40aa74:	mov	x5, #0x0                   	// #0
  40aa78:	cmp	x4, #0x0
  40aa7c:	b.eq	40aa84 <__fxstatat@plt+0x8b64>  // b.none
  40aa80:	mov	x0, #0x1                   	// #1
  40aa84:	cmp	x2, #0x0
  40aa88:	b.ge	40aa90 <__fxstatat@plt+0x8b70>  // b.tcont
  40aa8c:	mov	x0, #0x1                   	// #1
  40aa90:	and	w0, w0, #0x1
  40aa94:	and	w0, w0, #0xff
  40aa98:	cmp	w0, #0x0
  40aa9c:	b.ne	40aabc <__fxstatat@plt+0x8b9c>  // b.any
  40aaa0:	ldr	x1, [sp, #16]
  40aaa4:	ldr	x0, [sp, #24]
  40aaa8:	bl	401c50 <calloc@plt>
  40aaac:	str	x0, [sp, #40]
  40aab0:	ldr	x0, [sp, #40]
  40aab4:	cmp	x0, #0x0
  40aab8:	b.ne	40aac0 <__fxstatat@plt+0x8ba0>  // b.any
  40aabc:	bl	40ab24 <__fxstatat@plt+0x8c04>
  40aac0:	ldr	x0, [sp, #40]
  40aac4:	ldp	x29, x30, [sp], #48
  40aac8:	ret
  40aacc:	stp	x29, x30, [sp, #-32]!
  40aad0:	mov	x29, sp
  40aad4:	str	x0, [sp, #24]
  40aad8:	str	x1, [sp, #16]
  40aadc:	ldr	x0, [sp, #16]
  40aae0:	bl	40a944 <__fxstatat@plt+0x8a24>
  40aae4:	ldr	x2, [sp, #16]
  40aae8:	ldr	x1, [sp, #24]
  40aaec:	bl	401a40 <memcpy@plt>
  40aaf0:	ldp	x29, x30, [sp], #32
  40aaf4:	ret
  40aaf8:	stp	x29, x30, [sp, #-32]!
  40aafc:	mov	x29, sp
  40ab00:	str	x0, [sp, #24]
  40ab04:	ldr	x0, [sp, #24]
  40ab08:	bl	401a70 <strlen@plt>
  40ab0c:	add	x0, x0, #0x1
  40ab10:	mov	x1, x0
  40ab14:	ldr	x0, [sp, #24]
  40ab18:	bl	40aacc <__fxstatat@plt+0x8bac>
  40ab1c:	ldp	x29, x30, [sp], #32
  40ab20:	ret
  40ab24:	stp	x29, x30, [sp, #-32]!
  40ab28:	mov	x29, sp
  40ab2c:	str	x19, [sp, #16]
  40ab30:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40ab34:	add	x0, x0, #0x2a0
  40ab38:	ldr	w19, [x0]
  40ab3c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40ab40:	add	x0, x0, #0xa68
  40ab44:	bl	401ee0 <gettext@plt>
  40ab48:	mov	x3, x0
  40ab4c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40ab50:	add	x2, x0, #0xa80
  40ab54:	mov	w1, #0x0                   	// #0
  40ab58:	mov	w0, w19
  40ab5c:	bl	401a90 <error@plt>
  40ab60:	bl	401cd0 <abort@plt>
  40ab64:	stp	x29, x30, [sp, #-96]!
  40ab68:	mov	x29, sp
  40ab6c:	stp	x19, x20, [sp, #16]
  40ab70:	str	x0, [sp, #72]
  40ab74:	str	w1, [sp, #68]
  40ab78:	str	x2, [sp, #56]
  40ab7c:	str	x3, [sp, #48]
  40ab80:	str	x4, [sp, #40]
  40ab84:	str	x5, [sp, #32]
  40ab88:	str	w6, [sp, #64]
  40ab8c:	add	x0, sp, #0x50
  40ab90:	ldr	x4, [sp, #40]
  40ab94:	mov	x3, x0
  40ab98:	ldr	w2, [sp, #68]
  40ab9c:	mov	x1, #0x0                   	// #0
  40aba0:	ldr	x0, [sp, #72]
  40aba4:	bl	40add4 <__fxstatat@plt+0x8eb4>
  40aba8:	str	w0, [sp, #92]
  40abac:	ldr	w0, [sp, #92]
  40abb0:	cmp	w0, #0x0
  40abb4:	b.ne	40ac18 <__fxstatat@plt+0x8cf8>  // b.any
  40abb8:	ldr	x0, [sp, #80]
  40abbc:	ldr	x1, [sp, #56]
  40abc0:	cmp	x1, x0
  40abc4:	b.hi	40abd8 <__fxstatat@plt+0x8cb8>  // b.pmore
  40abc8:	ldr	x0, [sp, #80]
  40abcc:	ldr	x1, [sp, #48]
  40abd0:	cmp	x1, x0
  40abd4:	b.cs	40ac4c <__fxstatat@plt+0x8d2c>  // b.hs, b.nlast
  40abd8:	mov	w0, #0x1                   	// #1
  40abdc:	str	w0, [sp, #92]
  40abe0:	ldr	x1, [sp, #80]
  40abe4:	mov	x0, #0x3fffffff            	// #1073741823
  40abe8:	cmp	x1, x0
  40abec:	b.ls	40ac04 <__fxstatat@plt+0x8ce4>  // b.plast
  40abf0:	bl	401eb0 <__errno_location@plt>
  40abf4:	mov	x1, x0
  40abf8:	mov	w0, #0x4b                  	// #75
  40abfc:	str	w0, [x1]
  40ac00:	b	40ac4c <__fxstatat@plt+0x8d2c>
  40ac04:	bl	401eb0 <__errno_location@plt>
  40ac08:	mov	x1, x0
  40ac0c:	mov	w0, #0x22                  	// #34
  40ac10:	str	w0, [x1]
  40ac14:	b	40ac4c <__fxstatat@plt+0x8d2c>
  40ac18:	ldr	w0, [sp, #92]
  40ac1c:	cmp	w0, #0x1
  40ac20:	b.ne	40ac38 <__fxstatat@plt+0x8d18>  // b.any
  40ac24:	bl	401eb0 <__errno_location@plt>
  40ac28:	mov	x1, x0
  40ac2c:	mov	w0, #0x4b                  	// #75
  40ac30:	str	w0, [x1]
  40ac34:	b	40ac4c <__fxstatat@plt+0x8d2c>
  40ac38:	ldr	w0, [sp, #92]
  40ac3c:	cmp	w0, #0x3
  40ac40:	b.ne	40ac4c <__fxstatat@plt+0x8d2c>  // b.any
  40ac44:	bl	401eb0 <__errno_location@plt>
  40ac48:	str	wzr, [x0]
  40ac4c:	ldr	w0, [sp, #92]
  40ac50:	cmp	w0, #0x0
  40ac54:	b.eq	40acb4 <__fxstatat@plt+0x8d94>  // b.none
  40ac58:	ldr	w0, [sp, #64]
  40ac5c:	cmp	w0, #0x0
  40ac60:	b.eq	40ac6c <__fxstatat@plt+0x8d4c>  // b.none
  40ac64:	ldr	w19, [sp, #64]
  40ac68:	b	40ac70 <__fxstatat@plt+0x8d50>
  40ac6c:	mov	w19, #0x1                   	// #1
  40ac70:	bl	401eb0 <__errno_location@plt>
  40ac74:	ldr	w0, [x0]
  40ac78:	cmp	w0, #0x16
  40ac7c:	b.eq	40ac8c <__fxstatat@plt+0x8d6c>  // b.none
  40ac80:	bl	401eb0 <__errno_location@plt>
  40ac84:	ldr	w20, [x0]
  40ac88:	b	40ac90 <__fxstatat@plt+0x8d70>
  40ac8c:	mov	w20, #0x0                   	// #0
  40ac90:	ldr	x0, [sp, #72]
  40ac94:	bl	40821c <__fxstatat@plt+0x62fc>
  40ac98:	mov	x4, x0
  40ac9c:	ldr	x3, [sp, #32]
  40aca0:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40aca4:	add	x2, x0, #0xa88
  40aca8:	mov	w1, w20
  40acac:	mov	w0, w19
  40acb0:	bl	401a90 <error@plt>
  40acb4:	ldr	x0, [sp, #80]
  40acb8:	ldp	x19, x20, [sp, #16]
  40acbc:	ldp	x29, x30, [sp], #96
  40acc0:	ret
  40acc4:	stp	x29, x30, [sp, #-64]!
  40acc8:	mov	x29, sp
  40accc:	str	x0, [sp, #56]
  40acd0:	str	x1, [sp, #48]
  40acd4:	str	x2, [sp, #40]
  40acd8:	str	x3, [sp, #32]
  40acdc:	str	x4, [sp, #24]
  40ace0:	str	w5, [sp, #20]
  40ace4:	ldr	w6, [sp, #20]
  40ace8:	ldr	x5, [sp, #24]
  40acec:	ldr	x4, [sp, #32]
  40acf0:	ldr	x3, [sp, #40]
  40acf4:	ldr	x2, [sp, #48]
  40acf8:	mov	w1, #0xa                   	// #10
  40acfc:	ldr	x0, [sp, #56]
  40ad00:	bl	40ab64 <__fxstatat@plt+0x8c44>
  40ad04:	ldp	x29, x30, [sp], #64
  40ad08:	ret
  40ad0c:	sub	sp, sp, #0x10
  40ad10:	str	x0, [sp, #8]
  40ad14:	str	w1, [sp, #4]
  40ad18:	ldr	x0, [sp, #8]
  40ad1c:	ldr	x1, [x0]
  40ad20:	ldrsw	x0, [sp, #4]
  40ad24:	mov	x2, #0x0                   	// #0
  40ad28:	umulh	x0, x1, x0
  40ad2c:	cmp	x0, #0x0
  40ad30:	b.eq	40ad38 <__fxstatat@plt+0x8e18>  // b.none
  40ad34:	mov	x2, #0x1                   	// #1
  40ad38:	mov	x0, x2
  40ad3c:	cmp	x0, #0x0
  40ad40:	b.eq	40ad58 <__fxstatat@plt+0x8e38>  // b.none
  40ad44:	ldr	x0, [sp, #8]
  40ad48:	mov	x1, #0xffffffffffffffff    	// #-1
  40ad4c:	str	x1, [x0]
  40ad50:	mov	w0, #0x1                   	// #1
  40ad54:	b	40ad74 <__fxstatat@plt+0x8e54>
  40ad58:	ldr	x0, [sp, #8]
  40ad5c:	ldr	x1, [x0]
  40ad60:	ldrsw	x0, [sp, #4]
  40ad64:	mul	x1, x1, x0
  40ad68:	ldr	x0, [sp, #8]
  40ad6c:	str	x1, [x0]
  40ad70:	mov	w0, #0x0                   	// #0
  40ad74:	add	sp, sp, #0x10
  40ad78:	ret
  40ad7c:	stp	x29, x30, [sp, #-48]!
  40ad80:	mov	x29, sp
  40ad84:	str	x0, [sp, #24]
  40ad88:	str	w1, [sp, #20]
  40ad8c:	str	w2, [sp, #16]
  40ad90:	str	wzr, [sp, #44]
  40ad94:	b	40adb4 <__fxstatat@plt+0x8e94>
  40ad98:	ldr	w1, [sp, #20]
  40ad9c:	ldr	x0, [sp, #24]
  40ada0:	bl	40ad0c <__fxstatat@plt+0x8dec>
  40ada4:	mov	w1, w0
  40ada8:	ldr	w0, [sp, #44]
  40adac:	orr	w0, w0, w1
  40adb0:	str	w0, [sp, #44]
  40adb4:	ldr	w0, [sp, #16]
  40adb8:	sub	w1, w0, #0x1
  40adbc:	str	w1, [sp, #16]
  40adc0:	cmp	w0, #0x0
  40adc4:	b.ne	40ad98 <__fxstatat@plt+0x8e78>  // b.any
  40adc8:	ldr	w0, [sp, #44]
  40adcc:	ldp	x29, x30, [sp], #48
  40add0:	ret
  40add4:	stp	x29, x30, [sp, #-128]!
  40add8:	mov	x29, sp
  40addc:	str	x0, [sp, #56]
  40ade0:	str	x1, [sp, #48]
  40ade4:	str	w2, [sp, #44]
  40ade8:	str	x3, [sp, #32]
  40adec:	str	x4, [sp, #24]
  40adf0:	str	wzr, [sp, #124]
  40adf4:	ldr	w0, [sp, #44]
  40adf8:	cmp	w0, #0x0
  40adfc:	b.lt	40ae0c <__fxstatat@plt+0x8eec>  // b.tstop
  40ae00:	ldr	w0, [sp, #44]
  40ae04:	cmp	w0, #0x24
  40ae08:	b.le	40ae2c <__fxstatat@plt+0x8f0c>
  40ae0c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40ae10:	add	x3, x0, #0xac8
  40ae14:	mov	w2, #0x54                  	// #84
  40ae18:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40ae1c:	add	x1, x0, #0xa90
  40ae20:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40ae24:	add	x0, x0, #0xaa0
  40ae28:	bl	401ea0 <__assert_fail@plt>
  40ae2c:	ldr	x0, [sp, #48]
  40ae30:	cmp	x0, #0x0
  40ae34:	b.ne	40ae40 <__fxstatat@plt+0x8f20>  // b.any
  40ae38:	add	x0, sp, #0x50
  40ae3c:	b	40ae44 <__fxstatat@plt+0x8f24>
  40ae40:	ldr	x0, [sp, #48]
  40ae44:	str	x0, [sp, #88]
  40ae48:	bl	401eb0 <__errno_location@plt>
  40ae4c:	str	wzr, [x0]
  40ae50:	ldr	x0, [sp, #56]
  40ae54:	str	x0, [sp, #112]
  40ae58:	ldr	x0, [sp, #112]
  40ae5c:	ldrb	w0, [x0]
  40ae60:	strb	w0, [sp, #111]
  40ae64:	b	40ae80 <__fxstatat@plt+0x8f60>
  40ae68:	ldr	x0, [sp, #112]
  40ae6c:	add	x0, x0, #0x1
  40ae70:	str	x0, [sp, #112]
  40ae74:	ldr	x0, [sp, #112]
  40ae78:	ldrb	w0, [x0]
  40ae7c:	strb	w0, [sp, #111]
  40ae80:	bl	401d40 <__ctype_b_loc@plt>
  40ae84:	ldr	x1, [x0]
  40ae88:	ldrb	w0, [sp, #111]
  40ae8c:	lsl	x0, x0, #1
  40ae90:	add	x0, x1, x0
  40ae94:	ldrh	w0, [x0]
  40ae98:	and	w0, w0, #0x2000
  40ae9c:	cmp	w0, #0x0
  40aea0:	b.ne	40ae68 <__fxstatat@plt+0x8f48>  // b.any
  40aea4:	ldrb	w0, [sp, #111]
  40aea8:	cmp	w0, #0x2d
  40aeac:	b.ne	40aeb8 <__fxstatat@plt+0x8f98>  // b.any
  40aeb0:	mov	w0, #0x4                   	// #4
  40aeb4:	b	40b338 <__fxstatat@plt+0x9418>
  40aeb8:	ldr	w2, [sp, #44]
  40aebc:	ldr	x1, [sp, #88]
  40aec0:	ldr	x0, [sp, #56]
  40aec4:	bl	401cc0 <strtoumax@plt>
  40aec8:	str	x0, [sp, #72]
  40aecc:	ldr	x0, [sp, #88]
  40aed0:	ldr	x0, [x0]
  40aed4:	ldr	x1, [sp, #56]
  40aed8:	cmp	x1, x0
  40aedc:	b.ne	40af34 <__fxstatat@plt+0x9014>  // b.any
  40aee0:	ldr	x0, [sp, #24]
  40aee4:	cmp	x0, #0x0
  40aee8:	b.eq	40af2c <__fxstatat@plt+0x900c>  // b.none
  40aeec:	ldr	x0, [sp, #88]
  40aef0:	ldr	x0, [x0]
  40aef4:	ldrb	w0, [x0]
  40aef8:	cmp	w0, #0x0
  40aefc:	b.eq	40af2c <__fxstatat@plt+0x900c>  // b.none
  40af00:	ldr	x0, [sp, #88]
  40af04:	ldr	x0, [x0]
  40af08:	ldrb	w0, [x0]
  40af0c:	mov	w1, w0
  40af10:	ldr	x0, [sp, #24]
  40af14:	bl	401dc0 <strchr@plt>
  40af18:	cmp	x0, #0x0
  40af1c:	b.eq	40af2c <__fxstatat@plt+0x900c>  // b.none
  40af20:	mov	x0, #0x1                   	// #1
  40af24:	str	x0, [sp, #72]
  40af28:	b	40af64 <__fxstatat@plt+0x9044>
  40af2c:	mov	w0, #0x4                   	// #4
  40af30:	b	40b338 <__fxstatat@plt+0x9418>
  40af34:	bl	401eb0 <__errno_location@plt>
  40af38:	ldr	w0, [x0]
  40af3c:	cmp	w0, #0x0
  40af40:	b.eq	40af64 <__fxstatat@plt+0x9044>  // b.none
  40af44:	bl	401eb0 <__errno_location@plt>
  40af48:	ldr	w0, [x0]
  40af4c:	cmp	w0, #0x22
  40af50:	b.eq	40af5c <__fxstatat@plt+0x903c>  // b.none
  40af54:	mov	w0, #0x4                   	// #4
  40af58:	b	40b338 <__fxstatat@plt+0x9418>
  40af5c:	mov	w0, #0x1                   	// #1
  40af60:	str	w0, [sp, #124]
  40af64:	ldr	x0, [sp, #24]
  40af68:	cmp	x0, #0x0
  40af6c:	b.ne	40af84 <__fxstatat@plt+0x9064>  // b.any
  40af70:	ldr	x1, [sp, #72]
  40af74:	ldr	x0, [sp, #32]
  40af78:	str	x1, [x0]
  40af7c:	ldr	w0, [sp, #124]
  40af80:	b	40b338 <__fxstatat@plt+0x9418>
  40af84:	ldr	x0, [sp, #88]
  40af88:	ldr	x0, [x0]
  40af8c:	ldrb	w0, [x0]
  40af90:	cmp	w0, #0x0
  40af94:	b.eq	40b328 <__fxstatat@plt+0x9408>  // b.none
  40af98:	mov	w0, #0x400                 	// #1024
  40af9c:	str	w0, [sp, #104]
  40afa0:	mov	w0, #0x1                   	// #1
  40afa4:	str	w0, [sp, #100]
  40afa8:	ldr	x0, [sp, #88]
  40afac:	ldr	x0, [x0]
  40afb0:	ldrb	w0, [x0]
  40afb4:	mov	w1, w0
  40afb8:	ldr	x0, [sp, #24]
  40afbc:	bl	401dc0 <strchr@plt>
  40afc0:	cmp	x0, #0x0
  40afc4:	b.ne	40afe0 <__fxstatat@plt+0x90c0>  // b.any
  40afc8:	ldr	x1, [sp, #72]
  40afcc:	ldr	x0, [sp, #32]
  40afd0:	str	x1, [x0]
  40afd4:	ldr	w0, [sp, #124]
  40afd8:	orr	w0, w0, #0x2
  40afdc:	b	40b338 <__fxstatat@plt+0x9418>
  40afe0:	ldr	x0, [sp, #88]
  40afe4:	ldr	x0, [x0]
  40afe8:	ldrb	w0, [x0]
  40afec:	sub	w0, w0, #0x45
  40aff0:	cmp	w0, #0x2f
  40aff4:	cset	w1, hi  // hi = pmore
  40aff8:	and	w1, w1, #0xff
  40affc:	cmp	w1, #0x0
  40b000:	b.ne	40b0c4 <__fxstatat@plt+0x91a4>  // b.any
  40b004:	mov	x1, #0x1                   	// #1
  40b008:	lsl	x1, x1, x0
  40b00c:	mov	x0, #0x8945                	// #35141
  40b010:	movk	x0, #0x30, lsl #16
  40b014:	movk	x0, #0x8144, lsl #32
  40b018:	and	x0, x1, x0
  40b01c:	cmp	x0, #0x0
  40b020:	cset	w0, ne  // ne = any
  40b024:	and	w0, w0, #0xff
  40b028:	cmp	w0, #0x0
  40b02c:	b.eq	40b0c4 <__fxstatat@plt+0x91a4>  // b.none
  40b030:	mov	w1, #0x30                  	// #48
  40b034:	ldr	x0, [sp, #24]
  40b038:	bl	401dc0 <strchr@plt>
  40b03c:	cmp	x0, #0x0
  40b040:	b.eq	40b0b8 <__fxstatat@plt+0x9198>  // b.none
  40b044:	ldr	x0, [sp, #88]
  40b048:	ldr	x0, [x0]
  40b04c:	add	x0, x0, #0x1
  40b050:	ldrb	w0, [x0]
  40b054:	cmp	w0, #0x69
  40b058:	b.eq	40b078 <__fxstatat@plt+0x9158>  // b.none
  40b05c:	cmp	w0, #0x69
  40b060:	b.gt	40b0c4 <__fxstatat@plt+0x91a4>
  40b064:	cmp	w0, #0x42
  40b068:	b.eq	40b0a0 <__fxstatat@plt+0x9180>  // b.none
  40b06c:	cmp	w0, #0x44
  40b070:	b.eq	40b0a0 <__fxstatat@plt+0x9180>  // b.none
  40b074:	b	40b0c4 <__fxstatat@plt+0x91a4>
  40b078:	ldr	x0, [sp, #88]
  40b07c:	ldr	x0, [x0]
  40b080:	add	x0, x0, #0x2
  40b084:	ldrb	w0, [x0]
  40b088:	cmp	w0, #0x42
  40b08c:	b.ne	40b0c0 <__fxstatat@plt+0x91a0>  // b.any
  40b090:	ldr	w0, [sp, #100]
  40b094:	add	w0, w0, #0x2
  40b098:	str	w0, [sp, #100]
  40b09c:	b	40b0c0 <__fxstatat@plt+0x91a0>
  40b0a0:	mov	w0, #0x3e8                 	// #1000
  40b0a4:	str	w0, [sp, #104]
  40b0a8:	ldr	w0, [sp, #100]
  40b0ac:	add	w0, w0, #0x1
  40b0b0:	str	w0, [sp, #100]
  40b0b4:	b	40b0c4 <__fxstatat@plt+0x91a4>
  40b0b8:	nop
  40b0bc:	b	40b0c4 <__fxstatat@plt+0x91a4>
  40b0c0:	nop
  40b0c4:	ldr	x0, [sp, #88]
  40b0c8:	ldr	x0, [x0]
  40b0cc:	ldrb	w0, [x0]
  40b0d0:	cmp	w0, #0x77
  40b0d4:	b.eq	40b284 <__fxstatat@plt+0x9364>  // b.none
  40b0d8:	cmp	w0, #0x77
  40b0dc:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b0e0:	cmp	w0, #0x74
  40b0e4:	b.eq	40b26c <__fxstatat@plt+0x934c>  // b.none
  40b0e8:	cmp	w0, #0x74
  40b0ec:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b0f0:	cmp	w0, #0x6d
  40b0f4:	b.eq	40b23c <__fxstatat@plt+0x931c>  // b.none
  40b0f8:	cmp	w0, #0x6d
  40b0fc:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b100:	cmp	w0, #0x6b
  40b104:	b.eq	40b224 <__fxstatat@plt+0x9304>  // b.none
  40b108:	cmp	w0, #0x6b
  40b10c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b110:	cmp	w0, #0x67
  40b114:	b.eq	40b20c <__fxstatat@plt+0x92ec>  // b.none
  40b118:	cmp	w0, #0x67
  40b11c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b120:	cmp	w0, #0x63
  40b124:	b.eq	40b1ec <__fxstatat@plt+0x92cc>  // b.none
  40b128:	cmp	w0, #0x63
  40b12c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b130:	cmp	w0, #0x62
  40b134:	b.eq	40b1c4 <__fxstatat@plt+0x92a4>  // b.none
  40b138:	cmp	w0, #0x62
  40b13c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b140:	cmp	w0, #0x5a
  40b144:	b.eq	40b2b0 <__fxstatat@plt+0x9390>  // b.none
  40b148:	cmp	w0, #0x5a
  40b14c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b150:	cmp	w0, #0x59
  40b154:	b.eq	40b298 <__fxstatat@plt+0x9378>  // b.none
  40b158:	cmp	w0, #0x59
  40b15c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b160:	cmp	w0, #0x54
  40b164:	b.eq	40b26c <__fxstatat@plt+0x934c>  // b.none
  40b168:	cmp	w0, #0x54
  40b16c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b170:	cmp	w0, #0x50
  40b174:	b.eq	40b254 <__fxstatat@plt+0x9334>  // b.none
  40b178:	cmp	w0, #0x50
  40b17c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b180:	cmp	w0, #0x4d
  40b184:	b.eq	40b23c <__fxstatat@plt+0x931c>  // b.none
  40b188:	cmp	w0, #0x4d
  40b18c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b190:	cmp	w0, #0x4b
  40b194:	b.eq	40b224 <__fxstatat@plt+0x9304>  // b.none
  40b198:	cmp	w0, #0x4b
  40b19c:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b1a0:	cmp	w0, #0x47
  40b1a4:	b.eq	40b20c <__fxstatat@plt+0x92ec>  // b.none
  40b1a8:	cmp	w0, #0x47
  40b1ac:	b.gt	40b2c8 <__fxstatat@plt+0x93a8>
  40b1b0:	cmp	w0, #0x42
  40b1b4:	b.eq	40b1d8 <__fxstatat@plt+0x92b8>  // b.none
  40b1b8:	cmp	w0, #0x45
  40b1bc:	b.eq	40b1f4 <__fxstatat@plt+0x92d4>  // b.none
  40b1c0:	b	40b2c8 <__fxstatat@plt+0x93a8>
  40b1c4:	add	x0, sp, #0x48
  40b1c8:	mov	w1, #0x200                 	// #512
  40b1cc:	bl	40ad0c <__fxstatat@plt+0x8dec>
  40b1d0:	str	w0, [sp, #96]
  40b1d4:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b1d8:	add	x0, sp, #0x48
  40b1dc:	mov	w1, #0x400                 	// #1024
  40b1e0:	bl	40ad0c <__fxstatat@plt+0x8dec>
  40b1e4:	str	w0, [sp, #96]
  40b1e8:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b1ec:	str	wzr, [sp, #96]
  40b1f0:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b1f4:	add	x0, sp, #0x48
  40b1f8:	mov	w2, #0x6                   	// #6
  40b1fc:	ldr	w1, [sp, #104]
  40b200:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b204:	str	w0, [sp, #96]
  40b208:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b20c:	add	x0, sp, #0x48
  40b210:	mov	w2, #0x3                   	// #3
  40b214:	ldr	w1, [sp, #104]
  40b218:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b21c:	str	w0, [sp, #96]
  40b220:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b224:	add	x0, sp, #0x48
  40b228:	mov	w2, #0x1                   	// #1
  40b22c:	ldr	w1, [sp, #104]
  40b230:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b234:	str	w0, [sp, #96]
  40b238:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b23c:	add	x0, sp, #0x48
  40b240:	mov	w2, #0x2                   	// #2
  40b244:	ldr	w1, [sp, #104]
  40b248:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b24c:	str	w0, [sp, #96]
  40b250:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b254:	add	x0, sp, #0x48
  40b258:	mov	w2, #0x5                   	// #5
  40b25c:	ldr	w1, [sp, #104]
  40b260:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b264:	str	w0, [sp, #96]
  40b268:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b26c:	add	x0, sp, #0x48
  40b270:	mov	w2, #0x4                   	// #4
  40b274:	ldr	w1, [sp, #104]
  40b278:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b27c:	str	w0, [sp, #96]
  40b280:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b284:	add	x0, sp, #0x48
  40b288:	mov	w1, #0x2                   	// #2
  40b28c:	bl	40ad0c <__fxstatat@plt+0x8dec>
  40b290:	str	w0, [sp, #96]
  40b294:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b298:	add	x0, sp, #0x48
  40b29c:	mov	w2, #0x8                   	// #8
  40b2a0:	ldr	w1, [sp, #104]
  40b2a4:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b2a8:	str	w0, [sp, #96]
  40b2ac:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b2b0:	add	x0, sp, #0x48
  40b2b4:	mov	w2, #0x7                   	// #7
  40b2b8:	ldr	w1, [sp, #104]
  40b2bc:	bl	40ad7c <__fxstatat@plt+0x8e5c>
  40b2c0:	str	w0, [sp, #96]
  40b2c4:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b2c8:	ldr	x1, [sp, #72]
  40b2cc:	ldr	x0, [sp, #32]
  40b2d0:	str	x1, [x0]
  40b2d4:	ldr	w0, [sp, #124]
  40b2d8:	orr	w0, w0, #0x2
  40b2dc:	b	40b338 <__fxstatat@plt+0x9418>
  40b2e0:	ldr	w1, [sp, #124]
  40b2e4:	ldr	w0, [sp, #96]
  40b2e8:	orr	w0, w1, w0
  40b2ec:	str	w0, [sp, #124]
  40b2f0:	ldr	x0, [sp, #88]
  40b2f4:	ldr	x1, [x0]
  40b2f8:	ldrsw	x0, [sp, #100]
  40b2fc:	add	x1, x1, x0
  40b300:	ldr	x0, [sp, #88]
  40b304:	str	x1, [x0]
  40b308:	ldr	x0, [sp, #88]
  40b30c:	ldr	x0, [x0]
  40b310:	ldrb	w0, [x0]
  40b314:	cmp	w0, #0x0
  40b318:	b.eq	40b328 <__fxstatat@plt+0x9408>  // b.none
  40b31c:	ldr	w0, [sp, #124]
  40b320:	orr	w0, w0, #0x2
  40b324:	str	w0, [sp, #124]
  40b328:	ldr	x1, [sp, #72]
  40b32c:	ldr	x0, [sp, #32]
  40b330:	str	x1, [x0]
  40b334:	ldr	w0, [sp, #124]
  40b338:	ldp	x29, x30, [sp], #128
  40b33c:	ret
  40b340:	stp	x29, x30, [sp, #-48]!
  40b344:	mov	x29, sp
  40b348:	str	x0, [sp, #24]
  40b34c:	str	wzr, [sp, #44]
  40b350:	str	wzr, [sp, #40]
  40b354:	ldr	x0, [sp, #24]
  40b358:	bl	401b30 <fileno@plt>
  40b35c:	str	w0, [sp, #36]
  40b360:	ldr	w0, [sp, #36]
  40b364:	cmp	w0, #0x0
  40b368:	b.ge	40b378 <__fxstatat@plt+0x9458>  // b.tcont
  40b36c:	ldr	x0, [sp, #24]
  40b370:	bl	401b50 <fclose@plt>
  40b374:	b	40b3f4 <__fxstatat@plt+0x94d4>
  40b378:	ldr	x0, [sp, #24]
  40b37c:	bl	401e60 <__freading@plt>
  40b380:	cmp	w0, #0x0
  40b384:	b.eq	40b3a4 <__fxstatat@plt+0x9484>  // b.none
  40b388:	ldr	x0, [sp, #24]
  40b38c:	bl	401b30 <fileno@plt>
  40b390:	mov	w2, #0x1                   	// #1
  40b394:	mov	x1, #0x0                   	// #0
  40b398:	bl	401b00 <lseek@plt>
  40b39c:	cmn	x0, #0x1
  40b3a0:	b.eq	40b3c0 <__fxstatat@plt+0x94a0>  // b.none
  40b3a4:	ldr	x0, [sp, #24]
  40b3a8:	bl	40b8e0 <__fxstatat@plt+0x99c0>
  40b3ac:	cmp	w0, #0x0
  40b3b0:	b.eq	40b3c0 <__fxstatat@plt+0x94a0>  // b.none
  40b3b4:	bl	401eb0 <__errno_location@plt>
  40b3b8:	ldr	w0, [x0]
  40b3bc:	str	w0, [sp, #44]
  40b3c0:	ldr	x0, [sp, #24]
  40b3c4:	bl	401b50 <fclose@plt>
  40b3c8:	str	w0, [sp, #40]
  40b3cc:	ldr	w0, [sp, #44]
  40b3d0:	cmp	w0, #0x0
  40b3d4:	b.eq	40b3f0 <__fxstatat@plt+0x94d0>  // b.none
  40b3d8:	bl	401eb0 <__errno_location@plt>
  40b3dc:	mov	x1, x0
  40b3e0:	ldr	w0, [sp, #44]
  40b3e4:	str	w0, [x1]
  40b3e8:	mov	w0, #0xffffffff            	// #-1
  40b3ec:	str	w0, [sp, #40]
  40b3f0:	ldr	w0, [sp, #40]
  40b3f4:	ldp	x29, x30, [sp], #48
  40b3f8:	ret
  40b3fc:	stp	x29, x30, [sp, #-272]!
  40b400:	mov	x29, sp
  40b404:	str	w0, [sp, #28]
  40b408:	str	w1, [sp, #24]
  40b40c:	str	x2, [sp, #224]
  40b410:	str	x3, [sp, #232]
  40b414:	str	x4, [sp, #240]
  40b418:	str	x5, [sp, #248]
  40b41c:	str	x6, [sp, #256]
  40b420:	str	x7, [sp, #264]
  40b424:	str	q0, [sp, #96]
  40b428:	str	q1, [sp, #112]
  40b42c:	str	q2, [sp, #128]
  40b430:	str	q3, [sp, #144]
  40b434:	str	q4, [sp, #160]
  40b438:	str	q5, [sp, #176]
  40b43c:	str	q6, [sp, #192]
  40b440:	str	q7, [sp, #208]
  40b444:	mov	w0, #0xffffffff            	// #-1
  40b448:	str	w0, [sp, #92]
  40b44c:	add	x0, sp, #0x110
  40b450:	str	x0, [sp, #40]
  40b454:	add	x0, sp, #0x110
  40b458:	str	x0, [sp, #48]
  40b45c:	add	x0, sp, #0xe0
  40b460:	str	x0, [sp, #56]
  40b464:	mov	w0, #0xffffffd0            	// #-48
  40b468:	str	w0, [sp, #64]
  40b46c:	mov	w0, #0xffffff80            	// #-128
  40b470:	str	w0, [sp, #68]
  40b474:	ldr	w0, [sp, #24]
  40b478:	cmp	w0, #0x0
  40b47c:	b.eq	40b490 <__fxstatat@plt+0x9570>  // b.none
  40b480:	ldr	w0, [sp, #24]
  40b484:	cmp	w0, #0x406
  40b488:	b.eq	40b4fc <__fxstatat@plt+0x95dc>  // b.none
  40b48c:	b	40b568 <__fxstatat@plt+0x9648>
  40b490:	ldr	w1, [sp, #64]
  40b494:	ldr	x0, [sp, #40]
  40b498:	cmp	w1, #0x0
  40b49c:	b.lt	40b4b0 <__fxstatat@plt+0x9590>  // b.tstop
  40b4a0:	add	x1, x0, #0xb
  40b4a4:	and	x1, x1, #0xfffffffffffffff8
  40b4a8:	str	x1, [sp, #40]
  40b4ac:	b	40b4e0 <__fxstatat@plt+0x95c0>
  40b4b0:	add	w2, w1, #0x8
  40b4b4:	str	w2, [sp, #64]
  40b4b8:	ldr	w2, [sp, #64]
  40b4bc:	cmp	w2, #0x0
  40b4c0:	b.le	40b4d4 <__fxstatat@plt+0x95b4>
  40b4c4:	add	x1, x0, #0xb
  40b4c8:	and	x1, x1, #0xfffffffffffffff8
  40b4cc:	str	x1, [sp, #40]
  40b4d0:	b	40b4e0 <__fxstatat@plt+0x95c0>
  40b4d4:	ldr	x2, [sp, #48]
  40b4d8:	sxtw	x0, w1
  40b4dc:	add	x0, x2, x0
  40b4e0:	ldr	w0, [x0]
  40b4e4:	str	w0, [sp, #84]
  40b4e8:	ldr	w1, [sp, #84]
  40b4ec:	ldr	w0, [sp, #28]
  40b4f0:	bl	40b738 <__fxstatat@plt+0x9818>
  40b4f4:	str	w0, [sp, #92]
  40b4f8:	b	40b72c <__fxstatat@plt+0x980c>
  40b4fc:	ldr	w1, [sp, #64]
  40b500:	ldr	x0, [sp, #40]
  40b504:	cmp	w1, #0x0
  40b508:	b.lt	40b51c <__fxstatat@plt+0x95fc>  // b.tstop
  40b50c:	add	x1, x0, #0xb
  40b510:	and	x1, x1, #0xfffffffffffffff8
  40b514:	str	x1, [sp, #40]
  40b518:	b	40b54c <__fxstatat@plt+0x962c>
  40b51c:	add	w2, w1, #0x8
  40b520:	str	w2, [sp, #64]
  40b524:	ldr	w2, [sp, #64]
  40b528:	cmp	w2, #0x0
  40b52c:	b.le	40b540 <__fxstatat@plt+0x9620>
  40b530:	add	x1, x0, #0xb
  40b534:	and	x1, x1, #0xfffffffffffffff8
  40b538:	str	x1, [sp, #40]
  40b53c:	b	40b54c <__fxstatat@plt+0x962c>
  40b540:	ldr	x2, [sp, #48]
  40b544:	sxtw	x0, w1
  40b548:	add	x0, x2, x0
  40b54c:	ldr	w0, [x0]
  40b550:	str	w0, [sp, #88]
  40b554:	ldr	w1, [sp, #88]
  40b558:	ldr	w0, [sp, #28]
  40b55c:	bl	40b768 <__fxstatat@plt+0x9848>
  40b560:	str	w0, [sp, #92]
  40b564:	b	40b72c <__fxstatat@plt+0x980c>
  40b568:	ldr	w0, [sp, #24]
  40b56c:	cmp	w0, #0xb
  40b570:	b.gt	40b618 <__fxstatat@plt+0x96f8>
  40b574:	ldr	w0, [sp, #24]
  40b578:	cmp	w0, #0x0
  40b57c:	b.ge	40b5d0 <__fxstatat@plt+0x96b0>  // b.tcont
  40b580:	b	40b6b8 <__fxstatat@plt+0x9798>
  40b584:	ldr	w0, [sp, #24]
  40b588:	sub	w0, w0, #0x400
  40b58c:	mov	x1, #0x1                   	// #1
  40b590:	lsl	x0, x1, x0
  40b594:	mov	x1, #0x2c5                 	// #709
  40b598:	and	x1, x0, x1
  40b59c:	cmp	x1, #0x0
  40b5a0:	cset	w1, ne  // ne = any
  40b5a4:	and	w1, w1, #0xff
  40b5a8:	cmp	w1, #0x0
  40b5ac:	b.ne	40b648 <__fxstatat@plt+0x9728>  // b.any
  40b5b0:	mov	x1, #0x502                 	// #1282
  40b5b4:	and	x0, x0, x1
  40b5b8:	cmp	x0, #0x0
  40b5bc:	cset	w0, ne  // ne = any
  40b5c0:	and	w0, w0, #0xff
  40b5c4:	cmp	w0, #0x0
  40b5c8:	b.ne	40b634 <__fxstatat@plt+0x9714>  // b.any
  40b5cc:	b	40b6b8 <__fxstatat@plt+0x9798>
  40b5d0:	ldr	w0, [sp, #24]
  40b5d4:	mov	x1, #0x1                   	// #1
  40b5d8:	lsl	x0, x1, x0
  40b5dc:	mov	x1, #0x515                 	// #1301
  40b5e0:	and	x1, x0, x1
  40b5e4:	cmp	x1, #0x0
  40b5e8:	cset	w1, ne  // ne = any
  40b5ec:	and	w1, w1, #0xff
  40b5f0:	cmp	w1, #0x0
  40b5f4:	b.ne	40b648 <__fxstatat@plt+0x9728>  // b.any
  40b5f8:	mov	x1, #0xa0a                 	// #2570
  40b5fc:	and	x0, x0, x1
  40b600:	cmp	x0, #0x0
  40b604:	cset	w0, ne  // ne = any
  40b608:	and	w0, w0, #0xff
  40b60c:	cmp	w0, #0x0
  40b610:	b.ne	40b634 <__fxstatat@plt+0x9714>  // b.any
  40b614:	b	40b6b8 <__fxstatat@plt+0x9798>
  40b618:	ldr	w0, [sp, #24]
  40b61c:	cmp	w0, #0x40a
  40b620:	b.gt	40b6b8 <__fxstatat@plt+0x9798>
  40b624:	ldr	w0, [sp, #24]
  40b628:	cmp	w0, #0x400
  40b62c:	b.ge	40b584 <__fxstatat@plt+0x9664>  // b.tcont
  40b630:	b	40b6b8 <__fxstatat@plt+0x9798>
  40b634:	ldr	w1, [sp, #24]
  40b638:	ldr	w0, [sp, #28]
  40b63c:	bl	401de0 <fcntl@plt>
  40b640:	str	w0, [sp, #92]
  40b644:	b	40b728 <__fxstatat@plt+0x9808>
  40b648:	ldr	w1, [sp, #64]
  40b64c:	ldr	x0, [sp, #40]
  40b650:	cmp	w1, #0x0
  40b654:	b.lt	40b668 <__fxstatat@plt+0x9748>  // b.tstop
  40b658:	add	x1, x0, #0xb
  40b65c:	and	x1, x1, #0xfffffffffffffff8
  40b660:	str	x1, [sp, #40]
  40b664:	b	40b698 <__fxstatat@plt+0x9778>
  40b668:	add	w2, w1, #0x8
  40b66c:	str	w2, [sp, #64]
  40b670:	ldr	w2, [sp, #64]
  40b674:	cmp	w2, #0x0
  40b678:	b.le	40b68c <__fxstatat@plt+0x976c>
  40b67c:	add	x1, x0, #0xb
  40b680:	and	x1, x1, #0xfffffffffffffff8
  40b684:	str	x1, [sp, #40]
  40b688:	b	40b698 <__fxstatat@plt+0x9778>
  40b68c:	ldr	x2, [sp, #48]
  40b690:	sxtw	x0, w1
  40b694:	add	x0, x2, x0
  40b698:	ldr	w0, [x0]
  40b69c:	str	w0, [sp, #80]
  40b6a0:	ldr	w2, [sp, #80]
  40b6a4:	ldr	w1, [sp, #24]
  40b6a8:	ldr	w0, [sp, #28]
  40b6ac:	bl	401de0 <fcntl@plt>
  40b6b0:	str	w0, [sp, #92]
  40b6b4:	b	40b728 <__fxstatat@plt+0x9808>
  40b6b8:	ldr	w1, [sp, #64]
  40b6bc:	ldr	x0, [sp, #40]
  40b6c0:	cmp	w1, #0x0
  40b6c4:	b.lt	40b6d8 <__fxstatat@plt+0x97b8>  // b.tstop
  40b6c8:	add	x1, x0, #0xf
  40b6cc:	and	x1, x1, #0xfffffffffffffff8
  40b6d0:	str	x1, [sp, #40]
  40b6d4:	b	40b708 <__fxstatat@plt+0x97e8>
  40b6d8:	add	w2, w1, #0x8
  40b6dc:	str	w2, [sp, #64]
  40b6e0:	ldr	w2, [sp, #64]
  40b6e4:	cmp	w2, #0x0
  40b6e8:	b.le	40b6fc <__fxstatat@plt+0x97dc>
  40b6ec:	add	x1, x0, #0xf
  40b6f0:	and	x1, x1, #0xfffffffffffffff8
  40b6f4:	str	x1, [sp, #40]
  40b6f8:	b	40b708 <__fxstatat@plt+0x97e8>
  40b6fc:	ldr	x2, [sp, #48]
  40b700:	sxtw	x0, w1
  40b704:	add	x0, x2, x0
  40b708:	ldr	x0, [x0]
  40b70c:	str	x0, [sp, #72]
  40b710:	ldr	x2, [sp, #72]
  40b714:	ldr	w1, [sp, #24]
  40b718:	ldr	w0, [sp, #28]
  40b71c:	bl	401de0 <fcntl@plt>
  40b720:	str	w0, [sp, #92]
  40b724:	nop
  40b728:	nop
  40b72c:	ldr	w0, [sp, #92]
  40b730:	ldp	x29, x30, [sp], #272
  40b734:	ret
  40b738:	stp	x29, x30, [sp, #-48]!
  40b73c:	mov	x29, sp
  40b740:	str	w0, [sp, #28]
  40b744:	str	w1, [sp, #24]
  40b748:	ldr	w2, [sp, #24]
  40b74c:	mov	w1, #0x0                   	// #0
  40b750:	ldr	w0, [sp, #28]
  40b754:	bl	401de0 <fcntl@plt>
  40b758:	str	w0, [sp, #44]
  40b75c:	ldr	w0, [sp, #44]
  40b760:	ldp	x29, x30, [sp], #48
  40b764:	ret
  40b768:	stp	x29, x30, [sp, #-48]!
  40b76c:	mov	x29, sp
  40b770:	str	w0, [sp, #28]
  40b774:	str	w1, [sp, #24]
  40b778:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40b77c:	add	x0, x0, #0x490
  40b780:	ldr	w0, [x0]
  40b784:	cmp	w0, #0x0
  40b788:	b.lt	40b800 <__fxstatat@plt+0x98e0>  // b.tstop
  40b78c:	ldr	w2, [sp, #24]
  40b790:	mov	w1, #0x406                 	// #1030
  40b794:	ldr	w0, [sp, #28]
  40b798:	bl	401de0 <fcntl@plt>
  40b79c:	str	w0, [sp, #44]
  40b7a0:	ldr	w0, [sp, #44]
  40b7a4:	cmp	w0, #0x0
  40b7a8:	b.ge	40b7bc <__fxstatat@plt+0x989c>  // b.tcont
  40b7ac:	bl	401eb0 <__errno_location@plt>
  40b7b0:	ldr	w0, [x0]
  40b7b4:	cmp	w0, #0x16
  40b7b8:	b.eq	40b7d0 <__fxstatat@plt+0x98b0>  // b.none
  40b7bc:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40b7c0:	add	x0, x0, #0x490
  40b7c4:	mov	w1, #0x1                   	// #1
  40b7c8:	str	w1, [x0]
  40b7cc:	b	40b810 <__fxstatat@plt+0x98f0>
  40b7d0:	ldr	w1, [sp, #24]
  40b7d4:	ldr	w0, [sp, #28]
  40b7d8:	bl	40b738 <__fxstatat@plt+0x9818>
  40b7dc:	str	w0, [sp, #44]
  40b7e0:	ldr	w0, [sp, #44]
  40b7e4:	cmp	w0, #0x0
  40b7e8:	b.lt	40b810 <__fxstatat@plt+0x98f0>  // b.tstop
  40b7ec:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40b7f0:	add	x0, x0, #0x490
  40b7f4:	mov	w1, #0xffffffff            	// #-1
  40b7f8:	str	w1, [x0]
  40b7fc:	b	40b810 <__fxstatat@plt+0x98f0>
  40b800:	ldr	w1, [sp, #24]
  40b804:	ldr	w0, [sp, #28]
  40b808:	bl	40b738 <__fxstatat@plt+0x9818>
  40b80c:	str	w0, [sp, #44]
  40b810:	ldr	w0, [sp, #44]
  40b814:	cmp	w0, #0x0
  40b818:	b.lt	40b898 <__fxstatat@plt+0x9978>  // b.tstop
  40b81c:	adrp	x0, 424000 <__fxstatat@plt+0x220e0>
  40b820:	add	x0, x0, #0x490
  40b824:	ldr	w0, [x0]
  40b828:	cmn	w0, #0x1
  40b82c:	b.ne	40b898 <__fxstatat@plt+0x9978>  // b.any
  40b830:	mov	w1, #0x1                   	// #1
  40b834:	ldr	w0, [sp, #44]
  40b838:	bl	401de0 <fcntl@plt>
  40b83c:	str	w0, [sp, #40]
  40b840:	ldr	w0, [sp, #40]
  40b844:	cmp	w0, #0x0
  40b848:	b.lt	40b86c <__fxstatat@plt+0x994c>  // b.tstop
  40b84c:	ldr	w0, [sp, #40]
  40b850:	orr	w0, w0, #0x1
  40b854:	mov	w2, w0
  40b858:	mov	w1, #0x2                   	// #2
  40b85c:	ldr	w0, [sp, #44]
  40b860:	bl	401de0 <fcntl@plt>
  40b864:	cmn	w0, #0x1
  40b868:	b.ne	40b898 <__fxstatat@plt+0x9978>  // b.any
  40b86c:	bl	401eb0 <__errno_location@plt>
  40b870:	ldr	w0, [x0]
  40b874:	str	w0, [sp, #36]
  40b878:	ldr	w0, [sp, #44]
  40b87c:	bl	401c80 <close@plt>
  40b880:	bl	401eb0 <__errno_location@plt>
  40b884:	mov	x1, x0
  40b888:	ldr	w0, [sp, #36]
  40b88c:	str	w0, [x1]
  40b890:	mov	w0, #0xffffffff            	// #-1
  40b894:	str	w0, [sp, #44]
  40b898:	ldr	w0, [sp, #44]
  40b89c:	ldp	x29, x30, [sp], #48
  40b8a0:	ret
  40b8a4:	stp	x29, x30, [sp, #-32]!
  40b8a8:	mov	x29, sp
  40b8ac:	str	x0, [sp, #24]
  40b8b0:	ldr	x0, [sp, #24]
  40b8b4:	ldr	w0, [x0]
  40b8b8:	and	w0, w0, #0x100
  40b8bc:	cmp	w0, #0x0
  40b8c0:	b.eq	40b8d4 <__fxstatat@plt+0x99b4>  // b.none
  40b8c4:	mov	w2, #0x1                   	// #1
  40b8c8:	mov	x1, #0x0                   	// #0
  40b8cc:	ldr	x0, [sp, #24]
  40b8d0:	bl	40b92c <__fxstatat@plt+0x9a0c>
  40b8d4:	nop
  40b8d8:	ldp	x29, x30, [sp], #32
  40b8dc:	ret
  40b8e0:	stp	x29, x30, [sp, #-32]!
  40b8e4:	mov	x29, sp
  40b8e8:	str	x0, [sp, #24]
  40b8ec:	ldr	x0, [sp, #24]
  40b8f0:	cmp	x0, #0x0
  40b8f4:	b.eq	40b908 <__fxstatat@plt+0x99e8>  // b.none
  40b8f8:	ldr	x0, [sp, #24]
  40b8fc:	bl	401e60 <__freading@plt>
  40b900:	cmp	w0, #0x0
  40b904:	b.ne	40b914 <__fxstatat@plt+0x99f4>  // b.any
  40b908:	ldr	x0, [sp, #24]
  40b90c:	bl	401df0 <fflush@plt>
  40b910:	b	40b924 <__fxstatat@plt+0x9a04>
  40b914:	ldr	x0, [sp, #24]
  40b918:	bl	40b8a4 <__fxstatat@plt+0x9984>
  40b91c:	ldr	x0, [sp, #24]
  40b920:	bl	401df0 <fflush@plt>
  40b924:	ldp	x29, x30, [sp], #32
  40b928:	ret
  40b92c:	stp	x29, x30, [sp, #-64]!
  40b930:	mov	x29, sp
  40b934:	str	x0, [sp, #40]
  40b938:	str	x1, [sp, #32]
  40b93c:	str	w2, [sp, #28]
  40b940:	ldr	x0, [sp, #40]
  40b944:	ldr	x1, [x0, #16]
  40b948:	ldr	x0, [sp, #40]
  40b94c:	ldr	x0, [x0, #8]
  40b950:	cmp	x1, x0
  40b954:	b.ne	40b9d4 <__fxstatat@plt+0x9ab4>  // b.any
  40b958:	ldr	x0, [sp, #40]
  40b95c:	ldr	x1, [x0, #40]
  40b960:	ldr	x0, [sp, #40]
  40b964:	ldr	x0, [x0, #32]
  40b968:	cmp	x1, x0
  40b96c:	b.ne	40b9d4 <__fxstatat@plt+0x9ab4>  // b.any
  40b970:	ldr	x0, [sp, #40]
  40b974:	ldr	x0, [x0, #72]
  40b978:	cmp	x0, #0x0
  40b97c:	b.ne	40b9d4 <__fxstatat@plt+0x9ab4>  // b.any
  40b980:	ldr	x0, [sp, #40]
  40b984:	bl	401b30 <fileno@plt>
  40b988:	ldr	w2, [sp, #28]
  40b98c:	ldr	x1, [sp, #32]
  40b990:	bl	401b00 <lseek@plt>
  40b994:	str	x0, [sp, #56]
  40b998:	ldr	x0, [sp, #56]
  40b99c:	cmn	x0, #0x1
  40b9a0:	b.ne	40b9ac <__fxstatat@plt+0x9a8c>  // b.any
  40b9a4:	mov	w0, #0xffffffff            	// #-1
  40b9a8:	b	40b9e4 <__fxstatat@plt+0x9ac4>
  40b9ac:	ldr	x0, [sp, #40]
  40b9b0:	ldr	w0, [x0]
  40b9b4:	and	w1, w0, #0xffffffef
  40b9b8:	ldr	x0, [sp, #40]
  40b9bc:	str	w1, [x0]
  40b9c0:	ldr	x0, [sp, #40]
  40b9c4:	ldr	x1, [sp, #56]
  40b9c8:	str	x1, [x0, #144]
  40b9cc:	mov	w0, #0x0                   	// #0
  40b9d0:	b	40b9e4 <__fxstatat@plt+0x9ac4>
  40b9d4:	ldr	w2, [sp, #28]
  40b9d8:	ldr	x1, [sp, #32]
  40b9dc:	ldr	x0, [sp, #40]
  40b9e0:	bl	401d50 <fseeko@plt>
  40b9e4:	ldp	x29, x30, [sp], #64
  40b9e8:	ret
  40b9ec:	stp	x29, x30, [sp, #-64]!
  40b9f0:	mov	x29, sp
  40b9f4:	str	x0, [sp, #40]
  40b9f8:	str	x1, [sp, #32]
  40b9fc:	str	x2, [sp, #24]
  40ba00:	str	x3, [sp, #16]
  40ba04:	ldr	x0, [sp, #40]
  40ba08:	cmp	x0, #0x0
  40ba0c:	b.ne	40ba18 <__fxstatat@plt+0x9af8>  // b.any
  40ba10:	add	x0, sp, #0x30
  40ba14:	str	x0, [sp, #40]
  40ba18:	ldr	x3, [sp, #16]
  40ba1c:	ldr	x2, [sp, #24]
  40ba20:	ldr	x1, [sp, #32]
  40ba24:	ldr	x0, [sp, #40]
  40ba28:	bl	401a30 <mbrtowc@plt>
  40ba2c:	str	x0, [sp, #56]
  40ba30:	ldr	x0, [sp, #56]
  40ba34:	cmn	x0, #0x3
  40ba38:	b.ls	40ba84 <__fxstatat@plt+0x9b64>  // b.plast
  40ba3c:	ldr	x0, [sp, #24]
  40ba40:	cmp	x0, #0x0
  40ba44:	b.eq	40ba84 <__fxstatat@plt+0x9b64>  // b.none
  40ba48:	mov	w0, #0x0                   	// #0
  40ba4c:	bl	40bcbc <__fxstatat@plt+0x9d9c>
  40ba50:	and	w0, w0, #0xff
  40ba54:	eor	w0, w0, #0x1
  40ba58:	and	w0, w0, #0xff
  40ba5c:	cmp	w0, #0x0
  40ba60:	b.eq	40ba84 <__fxstatat@plt+0x9b64>  // b.none
  40ba64:	ldr	x0, [sp, #32]
  40ba68:	ldrb	w0, [x0]
  40ba6c:	strb	w0, [sp, #55]
  40ba70:	ldrb	w1, [sp, #55]
  40ba74:	ldr	x0, [sp, #40]
  40ba78:	str	w1, [x0]
  40ba7c:	mov	x0, #0x1                   	// #1
  40ba80:	b	40ba88 <__fxstatat@plt+0x9b68>
  40ba84:	ldr	x0, [sp, #56]
  40ba88:	ldp	x29, x30, [sp], #64
  40ba8c:	ret
  40ba90:	stp	x29, x30, [sp, #-64]!
  40ba94:	mov	x29, sp
  40ba98:	stp	x19, x20, [sp, #16]
  40ba9c:	str	x0, [sp, #40]
  40baa0:	str	x1, [sp, #32]
  40baa4:	ldr	x20, [sp, #40]
  40baa8:	ldr	x19, [sp, #32]
  40baac:	cmp	x20, x19
  40bab0:	b.ne	40babc <__fxstatat@plt+0x9b9c>  // b.any
  40bab4:	mov	w0, #0x0                   	// #0
  40bab8:	b	40bb0c <__fxstatat@plt+0x9bec>
  40babc:	ldrb	w0, [x20]
  40bac0:	bl	40c0ec <__fxstatat@plt+0xa1cc>
  40bac4:	strb	w0, [sp, #63]
  40bac8:	ldrb	w0, [x19]
  40bacc:	bl	40c0ec <__fxstatat@plt+0xa1cc>
  40bad0:	strb	w0, [sp, #62]
  40bad4:	ldrb	w0, [sp, #63]
  40bad8:	cmp	w0, #0x0
  40badc:	b.eq	40bafc <__fxstatat@plt+0x9bdc>  // b.none
  40bae0:	add	x20, x20, #0x1
  40bae4:	add	x19, x19, #0x1
  40bae8:	ldrb	w1, [sp, #63]
  40baec:	ldrb	w0, [sp, #62]
  40baf0:	cmp	w1, w0
  40baf4:	b.eq	40babc <__fxstatat@plt+0x9b9c>  // b.none
  40baf8:	b	40bb00 <__fxstatat@plt+0x9be0>
  40bafc:	nop
  40bb00:	ldrb	w1, [sp, #63]
  40bb04:	ldrb	w0, [sp, #62]
  40bb08:	sub	w0, w1, w0
  40bb0c:	ldp	x19, x20, [sp, #16]
  40bb10:	ldp	x29, x30, [sp], #64
  40bb14:	ret
  40bb18:	stp	x29, x30, [sp, #-48]!
  40bb1c:	mov	x29, sp
  40bb20:	str	x0, [sp, #24]
  40bb24:	ldr	x0, [sp, #24]
  40bb28:	bl	401b10 <__fpending@plt>
  40bb2c:	cmp	x0, #0x0
  40bb30:	cset	w0, ne  // ne = any
  40bb34:	strb	w0, [sp, #47]
  40bb38:	ldr	x0, [sp, #24]
  40bb3c:	bl	401ab0 <ferror_unlocked@plt>
  40bb40:	cmp	w0, #0x0
  40bb44:	cset	w0, ne  // ne = any
  40bb48:	strb	w0, [sp, #46]
  40bb4c:	ldr	x0, [sp, #24]
  40bb50:	bl	40b340 <__fxstatat@plt+0x9420>
  40bb54:	cmp	w0, #0x0
  40bb58:	cset	w0, ne  // ne = any
  40bb5c:	strb	w0, [sp, #45]
  40bb60:	ldrb	w0, [sp, #46]
  40bb64:	cmp	w0, #0x0
  40bb68:	b.ne	40bb94 <__fxstatat@plt+0x9c74>  // b.any
  40bb6c:	ldrb	w0, [sp, #45]
  40bb70:	cmp	w0, #0x0
  40bb74:	b.eq	40bbb8 <__fxstatat@plt+0x9c98>  // b.none
  40bb78:	ldrb	w0, [sp, #47]
  40bb7c:	cmp	w0, #0x0
  40bb80:	b.ne	40bb94 <__fxstatat@plt+0x9c74>  // b.any
  40bb84:	bl	401eb0 <__errno_location@plt>
  40bb88:	ldr	w0, [x0]
  40bb8c:	cmp	w0, #0x9
  40bb90:	b.eq	40bbb8 <__fxstatat@plt+0x9c98>  // b.none
  40bb94:	ldrb	w0, [sp, #45]
  40bb98:	eor	w0, w0, #0x1
  40bb9c:	and	w0, w0, #0xff
  40bba0:	cmp	w0, #0x0
  40bba4:	b.eq	40bbb0 <__fxstatat@plt+0x9c90>  // b.none
  40bba8:	bl	401eb0 <__errno_location@plt>
  40bbac:	str	wzr, [x0]
  40bbb0:	mov	w0, #0xffffffff            	// #-1
  40bbb4:	b	40bbbc <__fxstatat@plt+0x9c9c>
  40bbb8:	mov	w0, #0x0                   	// #0
  40bbbc:	ldp	x29, x30, [sp], #48
  40bbc0:	ret
  40bbc4:	stp	x29, x30, [sp, #-64]!
  40bbc8:	mov	x29, sp
  40bbcc:	str	x0, [sp, #24]
  40bbd0:	str	x1, [sp, #16]
  40bbd4:	ldr	x1, [sp, #16]
  40bbd8:	ldr	x0, [sp, #24]
  40bbdc:	bl	401b90 <fopen@plt>
  40bbe0:	str	x0, [sp, #56]
  40bbe4:	ldr	x0, [sp, #56]
  40bbe8:	cmp	x0, #0x0
  40bbec:	b.eq	40bcb0 <__fxstatat@plt+0x9d90>  // b.none
  40bbf0:	ldr	x0, [sp, #56]
  40bbf4:	bl	401b30 <fileno@plt>
  40bbf8:	str	w0, [sp, #52]
  40bbfc:	ldr	w0, [sp, #52]
  40bc00:	cmp	w0, #0x0
  40bc04:	b.lt	40bcb0 <__fxstatat@plt+0x9d90>  // b.tstop
  40bc08:	ldr	w0, [sp, #52]
  40bc0c:	cmp	w0, #0x2
  40bc10:	b.gt	40bcb0 <__fxstatat@plt+0x9d90>
  40bc14:	ldr	w0, [sp, #52]
  40bc18:	bl	40bd80 <__fxstatat@plt+0x9e60>
  40bc1c:	str	w0, [sp, #48]
  40bc20:	ldr	w0, [sp, #48]
  40bc24:	cmp	w0, #0x0
  40bc28:	b.ge	40bc58 <__fxstatat@plt+0x9d38>  // b.tcont
  40bc2c:	bl	401eb0 <__errno_location@plt>
  40bc30:	ldr	w0, [x0]
  40bc34:	str	w0, [sp, #40]
  40bc38:	ldr	x0, [sp, #56]
  40bc3c:	bl	40b340 <__fxstatat@plt+0x9420>
  40bc40:	bl	401eb0 <__errno_location@plt>
  40bc44:	mov	x1, x0
  40bc48:	ldr	w0, [sp, #40]
  40bc4c:	str	w0, [x1]
  40bc50:	mov	x0, #0x0                   	// #0
  40bc54:	b	40bcb4 <__fxstatat@plt+0x9d94>
  40bc58:	ldr	x0, [sp, #56]
  40bc5c:	bl	40b340 <__fxstatat@plt+0x9420>
  40bc60:	cmp	w0, #0x0
  40bc64:	b.ne	40bc84 <__fxstatat@plt+0x9d64>  // b.any
  40bc68:	ldr	x1, [sp, #16]
  40bc6c:	ldr	w0, [sp, #48]
  40bc70:	bl	401c30 <fdopen@plt>
  40bc74:	str	x0, [sp, #56]
  40bc78:	ldr	x0, [sp, #56]
  40bc7c:	cmp	x0, #0x0
  40bc80:	b.ne	40bcb0 <__fxstatat@plt+0x9d90>  // b.any
  40bc84:	bl	401eb0 <__errno_location@plt>
  40bc88:	ldr	w0, [x0]
  40bc8c:	str	w0, [sp, #44]
  40bc90:	ldr	w0, [sp, #48]
  40bc94:	bl	401c80 <close@plt>
  40bc98:	bl	401eb0 <__errno_location@plt>
  40bc9c:	mov	x1, x0
  40bca0:	ldr	w0, [sp, #44]
  40bca4:	str	w0, [x1]
  40bca8:	mov	x0, #0x0                   	// #0
  40bcac:	b	40bcb4 <__fxstatat@plt+0x9d94>
  40bcb0:	ldr	x0, [sp, #56]
  40bcb4:	ldp	x29, x30, [sp], #64
  40bcb8:	ret
  40bcbc:	stp	x29, x30, [sp, #-48]!
  40bcc0:	mov	x29, sp
  40bcc4:	str	w0, [sp, #28]
  40bcc8:	mov	w0, #0x1                   	// #1
  40bccc:	strb	w0, [sp, #47]
  40bcd0:	mov	x1, #0x0                   	// #0
  40bcd4:	ldr	w0, [sp, #28]
  40bcd8:	bl	401f10 <setlocale@plt>
  40bcdc:	str	x0, [sp, #32]
  40bce0:	ldr	x0, [sp, #32]
  40bce4:	cmp	x0, #0x0
  40bce8:	b.eq	40bd20 <__fxstatat@plt+0x9e00>  // b.none
  40bcec:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40bcf0:	add	x1, x0, #0xad8
  40bcf4:	ldr	x0, [sp, #32]
  40bcf8:	bl	401d30 <strcmp@plt>
  40bcfc:	cmp	w0, #0x0
  40bd00:	b.eq	40bd1c <__fxstatat@plt+0x9dfc>  // b.none
  40bd04:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40bd08:	add	x1, x0, #0xae0
  40bd0c:	ldr	x0, [sp, #32]
  40bd10:	bl	401d30 <strcmp@plt>
  40bd14:	cmp	w0, #0x0
  40bd18:	b.ne	40bd20 <__fxstatat@plt+0x9e00>  // b.any
  40bd1c:	strb	wzr, [sp, #47]
  40bd20:	ldrb	w0, [sp, #47]
  40bd24:	ldp	x29, x30, [sp], #48
  40bd28:	ret
  40bd2c:	stp	x29, x30, [sp, #-32]!
  40bd30:	mov	x29, sp
  40bd34:	mov	w0, #0xe                   	// #14
  40bd38:	bl	401b80 <nl_langinfo@plt>
  40bd3c:	str	x0, [sp, #24]
  40bd40:	ldr	x0, [sp, #24]
  40bd44:	cmp	x0, #0x0
  40bd48:	b.ne	40bd58 <__fxstatat@plt+0x9e38>  // b.any
  40bd4c:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40bd50:	add	x0, x0, #0xae8
  40bd54:	str	x0, [sp, #24]
  40bd58:	ldr	x0, [sp, #24]
  40bd5c:	ldrb	w0, [x0]
  40bd60:	cmp	w0, #0x0
  40bd64:	b.ne	40bd74 <__fxstatat@plt+0x9e54>  // b.any
  40bd68:	adrp	x0, 411000 <__fxstatat@plt+0xf0e0>
  40bd6c:	add	x0, x0, #0xaf0
  40bd70:	str	x0, [sp, #24]
  40bd74:	ldr	x0, [sp, #24]
  40bd78:	ldp	x29, x30, [sp], #32
  40bd7c:	ret
  40bd80:	stp	x29, x30, [sp, #-32]!
  40bd84:	mov	x29, sp
  40bd88:	str	w0, [sp, #28]
  40bd8c:	mov	w2, #0x3                   	// #3
  40bd90:	mov	w1, #0x0                   	// #0
  40bd94:	ldr	w0, [sp, #28]
  40bd98:	bl	40b3fc <__fxstatat@plt+0x94dc>
  40bd9c:	ldp	x29, x30, [sp], #32
  40bda0:	ret
  40bda4:	sub	sp, sp, #0x10
  40bda8:	str	w0, [sp, #12]
  40bdac:	ldr	w0, [sp, #12]
  40bdb0:	cmp	w0, #0x7a
  40bdb4:	b.gt	40bdf8 <__fxstatat@plt+0x9ed8>
  40bdb8:	ldr	w0, [sp, #12]
  40bdbc:	cmp	w0, #0x61
  40bdc0:	b.ge	40bdf0 <__fxstatat@plt+0x9ed0>  // b.tcont
  40bdc4:	ldr	w0, [sp, #12]
  40bdc8:	cmp	w0, #0x39
  40bdcc:	b.gt	40bde0 <__fxstatat@plt+0x9ec0>
  40bdd0:	ldr	w0, [sp, #12]
  40bdd4:	cmp	w0, #0x30
  40bdd8:	b.ge	40bdf0 <__fxstatat@plt+0x9ed0>  // b.tcont
  40bddc:	b	40bdf8 <__fxstatat@plt+0x9ed8>
  40bde0:	ldr	w0, [sp, #12]
  40bde4:	sub	w0, w0, #0x41
  40bde8:	cmp	w0, #0x19
  40bdec:	b.hi	40bdf8 <__fxstatat@plt+0x9ed8>  // b.pmore
  40bdf0:	mov	w0, #0x1                   	// #1
  40bdf4:	b	40bdfc <__fxstatat@plt+0x9edc>
  40bdf8:	mov	w0, #0x0                   	// #0
  40bdfc:	add	sp, sp, #0x10
  40be00:	ret
  40be04:	sub	sp, sp, #0x10
  40be08:	str	w0, [sp, #12]
  40be0c:	ldr	w0, [sp, #12]
  40be10:	cmp	w0, #0x5a
  40be14:	b.gt	40be28 <__fxstatat@plt+0x9f08>
  40be18:	ldr	w0, [sp, #12]
  40be1c:	cmp	w0, #0x41
  40be20:	b.ge	40be38 <__fxstatat@plt+0x9f18>  // b.tcont
  40be24:	b	40be40 <__fxstatat@plt+0x9f20>
  40be28:	ldr	w0, [sp, #12]
  40be2c:	sub	w0, w0, #0x61
  40be30:	cmp	w0, #0x19
  40be34:	b.hi	40be40 <__fxstatat@plt+0x9f20>  // b.pmore
  40be38:	mov	w0, #0x1                   	// #1
  40be3c:	b	40be44 <__fxstatat@plt+0x9f24>
  40be40:	mov	w0, #0x0                   	// #0
  40be44:	add	sp, sp, #0x10
  40be48:	ret
  40be4c:	sub	sp, sp, #0x10
  40be50:	str	w0, [sp, #12]
  40be54:	ldr	w0, [sp, #12]
  40be58:	cmp	w0, #0x7f
  40be5c:	b.hi	40be68 <__fxstatat@plt+0x9f48>  // b.pmore
  40be60:	mov	w0, #0x1                   	// #1
  40be64:	b	40be6c <__fxstatat@plt+0x9f4c>
  40be68:	mov	w0, #0x0                   	// #0
  40be6c:	add	sp, sp, #0x10
  40be70:	ret
  40be74:	sub	sp, sp, #0x10
  40be78:	str	w0, [sp, #12]
  40be7c:	ldr	w0, [sp, #12]
  40be80:	cmp	w0, #0x20
  40be84:	b.eq	40be94 <__fxstatat@plt+0x9f74>  // b.none
  40be88:	ldr	w0, [sp, #12]
  40be8c:	cmp	w0, #0x9
  40be90:	b.ne	40be9c <__fxstatat@plt+0x9f7c>  // b.any
  40be94:	mov	w0, #0x1                   	// #1
  40be98:	b	40bea0 <__fxstatat@plt+0x9f80>
  40be9c:	mov	w0, #0x0                   	// #0
  40bea0:	and	w0, w0, #0x1
  40bea4:	and	w0, w0, #0xff
  40bea8:	add	sp, sp, #0x10
  40beac:	ret
  40beb0:	sub	sp, sp, #0x10
  40beb4:	str	w0, [sp, #12]
  40beb8:	ldr	w0, [sp, #12]
  40bebc:	cmp	w0, #0x1f
  40bec0:	b.gt	40bed4 <__fxstatat@plt+0x9fb4>
  40bec4:	ldr	w0, [sp, #12]
  40bec8:	cmp	w0, #0x0
  40becc:	b.ge	40bee0 <__fxstatat@plt+0x9fc0>  // b.tcont
  40bed0:	b	40bee8 <__fxstatat@plt+0x9fc8>
  40bed4:	ldr	w0, [sp, #12]
  40bed8:	cmp	w0, #0x7f
  40bedc:	b.ne	40bee8 <__fxstatat@plt+0x9fc8>  // b.any
  40bee0:	mov	w0, #0x1                   	// #1
  40bee4:	b	40beec <__fxstatat@plt+0x9fcc>
  40bee8:	mov	w0, #0x0                   	// #0
  40beec:	add	sp, sp, #0x10
  40bef0:	ret
  40bef4:	sub	sp, sp, #0x10
  40bef8:	str	w0, [sp, #12]
  40befc:	ldr	w0, [sp, #12]
  40bf00:	sub	w0, w0, #0x30
  40bf04:	cmp	w0, #0x9
  40bf08:	b.hi	40bf14 <__fxstatat@plt+0x9ff4>  // b.pmore
  40bf0c:	mov	w0, #0x1                   	// #1
  40bf10:	b	40bf18 <__fxstatat@plt+0x9ff8>
  40bf14:	mov	w0, #0x0                   	// #0
  40bf18:	add	sp, sp, #0x10
  40bf1c:	ret
  40bf20:	sub	sp, sp, #0x10
  40bf24:	str	w0, [sp, #12]
  40bf28:	ldr	w0, [sp, #12]
  40bf2c:	sub	w0, w0, #0x21
  40bf30:	cmp	w0, #0x5d
  40bf34:	b.hi	40bf40 <__fxstatat@plt+0xa020>  // b.pmore
  40bf38:	mov	w0, #0x1                   	// #1
  40bf3c:	b	40bf44 <__fxstatat@plt+0xa024>
  40bf40:	mov	w0, #0x0                   	// #0
  40bf44:	add	sp, sp, #0x10
  40bf48:	ret
  40bf4c:	sub	sp, sp, #0x10
  40bf50:	str	w0, [sp, #12]
  40bf54:	ldr	w0, [sp, #12]
  40bf58:	sub	w0, w0, #0x61
  40bf5c:	cmp	w0, #0x19
  40bf60:	b.hi	40bf6c <__fxstatat@plt+0xa04c>  // b.pmore
  40bf64:	mov	w0, #0x1                   	// #1
  40bf68:	b	40bf70 <__fxstatat@plt+0xa050>
  40bf6c:	mov	w0, #0x0                   	// #0
  40bf70:	add	sp, sp, #0x10
  40bf74:	ret
  40bf78:	sub	sp, sp, #0x10
  40bf7c:	str	w0, [sp, #12]
  40bf80:	ldr	w0, [sp, #12]
  40bf84:	sub	w0, w0, #0x20
  40bf88:	cmp	w0, #0x5e
  40bf8c:	b.hi	40bf98 <__fxstatat@plt+0xa078>  // b.pmore
  40bf90:	mov	w0, #0x1                   	// #1
  40bf94:	b	40bf9c <__fxstatat@plt+0xa07c>
  40bf98:	mov	w0, #0x0                   	// #0
  40bf9c:	add	sp, sp, #0x10
  40bfa0:	ret
  40bfa4:	sub	sp, sp, #0x10
  40bfa8:	str	w0, [sp, #12]
  40bfac:	ldr	w0, [sp, #12]
  40bfb0:	cmp	w0, #0x7e
  40bfb4:	b.gt	40c010 <__fxstatat@plt+0xa0f0>
  40bfb8:	ldr	w0, [sp, #12]
  40bfbc:	cmp	w0, #0x7b
  40bfc0:	b.ge	40c008 <__fxstatat@plt+0xa0e8>  // b.tcont
  40bfc4:	ldr	w0, [sp, #12]
  40bfc8:	cmp	w0, #0x60
  40bfcc:	b.gt	40c010 <__fxstatat@plt+0xa0f0>
  40bfd0:	ldr	w0, [sp, #12]
  40bfd4:	cmp	w0, #0x5b
  40bfd8:	b.ge	40c008 <__fxstatat@plt+0xa0e8>  // b.tcont
  40bfdc:	ldr	w0, [sp, #12]
  40bfe0:	cmp	w0, #0x2f
  40bfe4:	b.gt	40bff8 <__fxstatat@plt+0xa0d8>
  40bfe8:	ldr	w0, [sp, #12]
  40bfec:	cmp	w0, #0x21
  40bff0:	b.ge	40c008 <__fxstatat@plt+0xa0e8>  // b.tcont
  40bff4:	b	40c010 <__fxstatat@plt+0xa0f0>
  40bff8:	ldr	w0, [sp, #12]
  40bffc:	sub	w0, w0, #0x3a
  40c000:	cmp	w0, #0x6
  40c004:	b.hi	40c010 <__fxstatat@plt+0xa0f0>  // b.pmore
  40c008:	mov	w0, #0x1                   	// #1
  40c00c:	b	40c014 <__fxstatat@plt+0xa0f4>
  40c010:	mov	w0, #0x0                   	// #0
  40c014:	add	sp, sp, #0x10
  40c018:	ret
  40c01c:	sub	sp, sp, #0x10
  40c020:	str	w0, [sp, #12]
  40c024:	ldr	w0, [sp, #12]
  40c028:	cmp	w0, #0xd
  40c02c:	b.gt	40c040 <__fxstatat@plt+0xa120>
  40c030:	ldr	w0, [sp, #12]
  40c034:	cmp	w0, #0x9
  40c038:	b.ge	40c04c <__fxstatat@plt+0xa12c>  // b.tcont
  40c03c:	b	40c054 <__fxstatat@plt+0xa134>
  40c040:	ldr	w0, [sp, #12]
  40c044:	cmp	w0, #0x20
  40c048:	b.ne	40c054 <__fxstatat@plt+0xa134>  // b.any
  40c04c:	mov	w0, #0x1                   	// #1
  40c050:	b	40c058 <__fxstatat@plt+0xa138>
  40c054:	mov	w0, #0x0                   	// #0
  40c058:	add	sp, sp, #0x10
  40c05c:	ret
  40c060:	sub	sp, sp, #0x10
  40c064:	str	w0, [sp, #12]
  40c068:	ldr	w0, [sp, #12]
  40c06c:	sub	w0, w0, #0x41
  40c070:	cmp	w0, #0x19
  40c074:	b.hi	40c080 <__fxstatat@plt+0xa160>  // b.pmore
  40c078:	mov	w0, #0x1                   	// #1
  40c07c:	b	40c084 <__fxstatat@plt+0xa164>
  40c080:	mov	w0, #0x0                   	// #0
  40c084:	add	sp, sp, #0x10
  40c088:	ret
  40c08c:	sub	sp, sp, #0x10
  40c090:	str	w0, [sp, #12]
  40c094:	ldr	w0, [sp, #12]
  40c098:	sub	w0, w0, #0x30
  40c09c:	cmp	w0, #0x36
  40c0a0:	cset	w1, hi  // hi = pmore
  40c0a4:	and	w1, w1, #0xff
  40c0a8:	cmp	w1, #0x0
  40c0ac:	b.ne	40c0e0 <__fxstatat@plt+0xa1c0>  // b.any
  40c0b0:	mov	x1, #0x1                   	// #1
  40c0b4:	lsl	x1, x1, x0
  40c0b8:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40c0bc:	movk	x0, #0x3ff
  40c0c0:	and	x0, x1, x0
  40c0c4:	cmp	x0, #0x0
  40c0c8:	cset	w0, ne  // ne = any
  40c0cc:	and	w0, w0, #0xff
  40c0d0:	cmp	w0, #0x0
  40c0d4:	b.eq	40c0e0 <__fxstatat@plt+0xa1c0>  // b.none
  40c0d8:	mov	w0, #0x1                   	// #1
  40c0dc:	b	40c0e4 <__fxstatat@plt+0xa1c4>
  40c0e0:	mov	w0, #0x0                   	// #0
  40c0e4:	add	sp, sp, #0x10
  40c0e8:	ret
  40c0ec:	sub	sp, sp, #0x10
  40c0f0:	str	w0, [sp, #12]
  40c0f4:	ldr	w0, [sp, #12]
  40c0f8:	sub	w0, w0, #0x41
  40c0fc:	cmp	w0, #0x19
  40c100:	b.hi	40c110 <__fxstatat@plt+0xa1f0>  // b.pmore
  40c104:	ldr	w0, [sp, #12]
  40c108:	add	w0, w0, #0x20
  40c10c:	b	40c114 <__fxstatat@plt+0xa1f4>
  40c110:	ldr	w0, [sp, #12]
  40c114:	add	sp, sp, #0x10
  40c118:	ret
  40c11c:	sub	sp, sp, #0x10
  40c120:	str	w0, [sp, #12]
  40c124:	ldr	w0, [sp, #12]
  40c128:	sub	w0, w0, #0x61
  40c12c:	cmp	w0, #0x19
  40c130:	b.hi	40c140 <__fxstatat@plt+0xa220>  // b.pmore
  40c134:	ldr	w0, [sp, #12]
  40c138:	sub	w0, w0, #0x20
  40c13c:	b	40c144 <__fxstatat@plt+0xa224>
  40c140:	ldr	w0, [sp, #12]
  40c144:	add	sp, sp, #0x10
  40c148:	ret
  40c14c:	sub	sp, sp, #0x290
  40c150:	stp	x29, x30, [sp]
  40c154:	mov	x29, sp
  40c158:	str	q0, [sp, #32]
  40c15c:	str	q1, [sp, #16]
  40c160:	str	wzr, [sp, #564]
  40c164:	str	xzr, [sp, #400]
  40c168:	mrs	x0, fpcr
  40c16c:	str	x0, [sp, #400]
  40c170:	ldr	q0, [sp, #32]
  40c174:	str	q0, [sp, #80]
  40c178:	ldr	x0, [sp, #80]
  40c17c:	str	x0, [sp, #584]
  40c180:	ldr	x0, [sp, #88]
  40c184:	ubfx	x0, x0, #0, #48
  40c188:	str	x0, [sp, #592]
  40c18c:	ldrh	w0, [sp, #94]
  40c190:	ubfx	x0, x0, #0, #15
  40c194:	and	w0, w0, #0xffff
  40c198:	and	x0, x0, #0xffff
  40c19c:	str	x0, [sp, #568]
  40c1a0:	ldrb	w0, [sp, #95]
  40c1a4:	ubfx	x0, x0, #7, #1
  40c1a8:	and	w0, w0, #0xff
  40c1ac:	and	x0, x0, #0xff
  40c1b0:	str	x0, [sp, #392]
  40c1b4:	ldr	x0, [sp, #568]
  40c1b8:	cmp	x0, #0x0
  40c1bc:	b.eq	40c218 <__fxstatat@plt+0xa2f8>  // b.none
  40c1c0:	ldr	x1, [sp, #568]
  40c1c4:	mov	x0, #0x7fff                	// #32767
  40c1c8:	cmp	x1, x0
  40c1cc:	b.eq	40c30c <__fxstatat@plt+0xa3ec>  // b.none
  40c1d0:	ldr	x0, [sp, #592]
  40c1d4:	orr	x0, x0, #0x1000000000000
  40c1d8:	str	x0, [sp, #592]
  40c1dc:	ldr	x0, [sp, #592]
  40c1e0:	lsl	x1, x0, #3
  40c1e4:	ldr	x0, [sp, #584]
  40c1e8:	lsr	x0, x0, #61
  40c1ec:	orr	x0, x1, x0
  40c1f0:	str	x0, [sp, #592]
  40c1f4:	ldr	x0, [sp, #584]
  40c1f8:	lsl	x0, x0, #3
  40c1fc:	str	x0, [sp, #584]
  40c200:	ldr	x1, [sp, #568]
  40c204:	mov	x0, #0xffffffffffffc001    	// #-16383
  40c208:	add	x0, x1, x0
  40c20c:	str	x0, [sp, #568]
  40c210:	str	xzr, [sp, #576]
  40c214:	b	40c350 <__fxstatat@plt+0xa430>
  40c218:	ldr	x1, [sp, #592]
  40c21c:	ldr	x0, [sp, #584]
  40c220:	orr	x0, x1, x0
  40c224:	cmp	x0, #0x0
  40c228:	b.ne	40c238 <__fxstatat@plt+0xa318>  // b.any
  40c22c:	mov	x0, #0x1                   	// #1
  40c230:	str	x0, [sp, #576]
  40c234:	b	40c350 <__fxstatat@plt+0xa430>
  40c238:	ldr	x0, [sp, #592]
  40c23c:	cmp	x0, #0x0
  40c240:	b.eq	40c258 <__fxstatat@plt+0xa338>  // b.none
  40c244:	ldr	x0, [sp, #592]
  40c248:	clz	x0, x0
  40c24c:	sxtw	x0, w0
  40c250:	str	x0, [sp, #536]
  40c254:	b	40c274 <__fxstatat@plt+0xa354>
  40c258:	ldr	x0, [sp, #584]
  40c25c:	clz	x0, x0
  40c260:	sxtw	x0, w0
  40c264:	str	x0, [sp, #536]
  40c268:	ldr	x0, [sp, #536]
  40c26c:	add	x0, x0, #0x40
  40c270:	str	x0, [sp, #536]
  40c274:	ldr	x0, [sp, #536]
  40c278:	sub	x0, x0, #0xf
  40c27c:	str	x0, [sp, #536]
  40c280:	ldr	x0, [sp, #536]
  40c284:	cmp	x0, #0x3c
  40c288:	b.gt	40c2d4 <__fxstatat@plt+0xa3b4>
  40c28c:	ldr	x0, [sp, #536]
  40c290:	add	w0, w0, #0x3
  40c294:	ldr	x1, [sp, #592]
  40c298:	lsl	x1, x1, x0
  40c29c:	ldr	x0, [sp, #536]
  40c2a0:	mov	w2, w0
  40c2a4:	mov	w0, #0x3d                  	// #61
  40c2a8:	sub	w0, w0, w2
  40c2ac:	ldr	x2, [sp, #584]
  40c2b0:	lsr	x0, x2, x0
  40c2b4:	orr	x0, x1, x0
  40c2b8:	str	x0, [sp, #592]
  40c2bc:	ldr	x0, [sp, #536]
  40c2c0:	add	w0, w0, #0x3
  40c2c4:	ldr	x1, [sp, #584]
  40c2c8:	lsl	x0, x1, x0
  40c2cc:	str	x0, [sp, #584]
  40c2d0:	b	40c2ec <__fxstatat@plt+0xa3cc>
  40c2d4:	ldr	x0, [sp, #536]
  40c2d8:	sub	w0, w0, #0x3d
  40c2dc:	ldr	x1, [sp, #584]
  40c2e0:	lsl	x0, x1, x0
  40c2e4:	str	x0, [sp, #592]
  40c2e8:	str	xzr, [sp, #584]
  40c2ec:	ldr	x1, [sp, #536]
  40c2f0:	mov	x0, #0x3ffe                	// #16382
  40c2f4:	add	x0, x1, x0
  40c2f8:	ldr	x1, [sp, #568]
  40c2fc:	sub	x0, x1, x0
  40c300:	str	x0, [sp, #568]
  40c304:	str	xzr, [sp, #576]
  40c308:	b	40c350 <__fxstatat@plt+0xa430>
  40c30c:	ldr	x1, [sp, #592]
  40c310:	ldr	x0, [sp, #584]
  40c314:	orr	x0, x1, x0
  40c318:	cmp	x0, #0x0
  40c31c:	b.ne	40c32c <__fxstatat@plt+0xa40c>  // b.any
  40c320:	mov	x0, #0x2                   	// #2
  40c324:	str	x0, [sp, #576]
  40c328:	b	40c350 <__fxstatat@plt+0xa430>
  40c32c:	mov	x0, #0x3                   	// #3
  40c330:	str	x0, [sp, #576]
  40c334:	ldr	x0, [sp, #592]
  40c338:	and	x0, x0, #0x800000000000
  40c33c:	cmp	x0, #0x0
  40c340:	b.ne	40c350 <__fxstatat@plt+0xa430>  // b.any
  40c344:	ldr	w0, [sp, #564]
  40c348:	orr	w0, w0, #0x1
  40c34c:	str	w0, [sp, #564]
  40c350:	nop
  40c354:	ldr	q0, [sp, #16]
  40c358:	str	q0, [sp, #64]
  40c35c:	ldr	x0, [sp, #64]
  40c360:	str	x0, [sp, #616]
  40c364:	ldr	x0, [sp, #72]
  40c368:	ubfx	x0, x0, #0, #48
  40c36c:	str	x0, [sp, #624]
  40c370:	ldrh	w0, [sp, #78]
  40c374:	ubfx	x0, x0, #0, #15
  40c378:	and	w0, w0, #0xffff
  40c37c:	and	x0, x0, #0xffff
  40c380:	str	x0, [sp, #600]
  40c384:	ldrb	w0, [sp, #79]
  40c388:	ubfx	x0, x0, #7, #1
  40c38c:	and	w0, w0, #0xff
  40c390:	and	x0, x0, #0xff
  40c394:	str	x0, [sp, #384]
  40c398:	ldr	x0, [sp, #600]
  40c39c:	cmp	x0, #0x0
  40c3a0:	b.eq	40c3fc <__fxstatat@plt+0xa4dc>  // b.none
  40c3a4:	ldr	x1, [sp, #600]
  40c3a8:	mov	x0, #0x7fff                	// #32767
  40c3ac:	cmp	x1, x0
  40c3b0:	b.eq	40c4f0 <__fxstatat@plt+0xa5d0>  // b.none
  40c3b4:	ldr	x0, [sp, #624]
  40c3b8:	orr	x0, x0, #0x1000000000000
  40c3bc:	str	x0, [sp, #624]
  40c3c0:	ldr	x0, [sp, #624]
  40c3c4:	lsl	x1, x0, #3
  40c3c8:	ldr	x0, [sp, #616]
  40c3cc:	lsr	x0, x0, #61
  40c3d0:	orr	x0, x1, x0
  40c3d4:	str	x0, [sp, #624]
  40c3d8:	ldr	x0, [sp, #616]
  40c3dc:	lsl	x0, x0, #3
  40c3e0:	str	x0, [sp, #616]
  40c3e4:	ldr	x1, [sp, #600]
  40c3e8:	mov	x0, #0xffffffffffffc001    	// #-16383
  40c3ec:	add	x0, x1, x0
  40c3f0:	str	x0, [sp, #600]
  40c3f4:	str	xzr, [sp, #608]
  40c3f8:	b	40c534 <__fxstatat@plt+0xa614>
  40c3fc:	ldr	x1, [sp, #624]
  40c400:	ldr	x0, [sp, #616]
  40c404:	orr	x0, x1, x0
  40c408:	cmp	x0, #0x0
  40c40c:	b.ne	40c41c <__fxstatat@plt+0xa4fc>  // b.any
  40c410:	mov	x0, #0x1                   	// #1
  40c414:	str	x0, [sp, #608]
  40c418:	b	40c534 <__fxstatat@plt+0xa614>
  40c41c:	ldr	x0, [sp, #624]
  40c420:	cmp	x0, #0x0
  40c424:	b.eq	40c43c <__fxstatat@plt+0xa51c>  // b.none
  40c428:	ldr	x0, [sp, #624]
  40c42c:	clz	x0, x0
  40c430:	sxtw	x0, w0
  40c434:	str	x0, [sp, #528]
  40c438:	b	40c458 <__fxstatat@plt+0xa538>
  40c43c:	ldr	x0, [sp, #616]
  40c440:	clz	x0, x0
  40c444:	sxtw	x0, w0
  40c448:	str	x0, [sp, #528]
  40c44c:	ldr	x0, [sp, #528]
  40c450:	add	x0, x0, #0x40
  40c454:	str	x0, [sp, #528]
  40c458:	ldr	x0, [sp, #528]
  40c45c:	sub	x0, x0, #0xf
  40c460:	str	x0, [sp, #528]
  40c464:	ldr	x0, [sp, #528]
  40c468:	cmp	x0, #0x3c
  40c46c:	b.gt	40c4b8 <__fxstatat@plt+0xa598>
  40c470:	ldr	x0, [sp, #528]
  40c474:	add	w0, w0, #0x3
  40c478:	ldr	x1, [sp, #624]
  40c47c:	lsl	x1, x1, x0
  40c480:	ldr	x0, [sp, #528]
  40c484:	mov	w2, w0
  40c488:	mov	w0, #0x3d                  	// #61
  40c48c:	sub	w0, w0, w2
  40c490:	ldr	x2, [sp, #616]
  40c494:	lsr	x0, x2, x0
  40c498:	orr	x0, x1, x0
  40c49c:	str	x0, [sp, #624]
  40c4a0:	ldr	x0, [sp, #528]
  40c4a4:	add	w0, w0, #0x3
  40c4a8:	ldr	x1, [sp, #616]
  40c4ac:	lsl	x0, x1, x0
  40c4b0:	str	x0, [sp, #616]
  40c4b4:	b	40c4d0 <__fxstatat@plt+0xa5b0>
  40c4b8:	ldr	x0, [sp, #528]
  40c4bc:	sub	w0, w0, #0x3d
  40c4c0:	ldr	x1, [sp, #616]
  40c4c4:	lsl	x0, x1, x0
  40c4c8:	str	x0, [sp, #624]
  40c4cc:	str	xzr, [sp, #616]
  40c4d0:	ldr	x1, [sp, #528]
  40c4d4:	mov	x0, #0x3ffe                	// #16382
  40c4d8:	add	x0, x1, x0
  40c4dc:	ldr	x1, [sp, #600]
  40c4e0:	sub	x0, x1, x0
  40c4e4:	str	x0, [sp, #600]
  40c4e8:	str	xzr, [sp, #608]
  40c4ec:	b	40c534 <__fxstatat@plt+0xa614>
  40c4f0:	ldr	x1, [sp, #624]
  40c4f4:	ldr	x0, [sp, #616]
  40c4f8:	orr	x0, x1, x0
  40c4fc:	cmp	x0, #0x0
  40c500:	b.ne	40c510 <__fxstatat@plt+0xa5f0>  // b.any
  40c504:	mov	x0, #0x2                   	// #2
  40c508:	str	x0, [sp, #608]
  40c50c:	b	40c534 <__fxstatat@plt+0xa614>
  40c510:	mov	x0, #0x3                   	// #3
  40c514:	str	x0, [sp, #608]
  40c518:	ldr	x0, [sp, #624]
  40c51c:	and	x0, x0, #0x800000000000
  40c520:	cmp	x0, #0x0
  40c524:	b.ne	40c534 <__fxstatat@plt+0xa614>  // b.any
  40c528:	ldr	w0, [sp, #564]
  40c52c:	orr	w0, w0, #0x1
  40c530:	str	w0, [sp, #564]
  40c534:	nop
  40c538:	ldr	x1, [sp, #392]
  40c53c:	ldr	x0, [sp, #384]
  40c540:	eor	x0, x1, x0
  40c544:	str	x0, [sp, #648]
  40c548:	ldr	x1, [sp, #568]
  40c54c:	ldr	x0, [sp, #600]
  40c550:	sub	x0, x1, x0
  40c554:	str	x0, [sp, #640]
  40c558:	ldr	x0, [sp, #576]
  40c55c:	lsl	x1, x0, #2
  40c560:	ldr	x0, [sp, #608]
  40c564:	orr	x0, x1, x0
  40c568:	cmp	x0, #0xf
  40c56c:	b.eq	40cf24 <__fxstatat@plt+0xb004>  // b.none
  40c570:	cmp	x0, #0xf
  40c574:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c578:	cmp	x0, #0xe
  40c57c:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c580:	cmp	x0, #0xc
  40c584:	b.ge	40cf84 <__fxstatat@plt+0xb064>  // b.tcont
  40c588:	cmp	x0, #0xb
  40c58c:	b.eq	40cfa8 <__fxstatat@plt+0xb088>  // b.none
  40c590:	cmp	x0, #0xb
  40c594:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c598:	cmp	x0, #0xa
  40c59c:	b.eq	40cff0 <__fxstatat@plt+0xb0d0>  // b.none
  40c5a0:	cmp	x0, #0xa
  40c5a4:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c5a8:	cmp	x0, #0x9
  40c5ac:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c5b0:	cmp	x0, #0x8
  40c5b4:	b.ge	40cfe4 <__fxstatat@plt+0xb0c4>  // b.tcont
  40c5b8:	cmp	x0, #0x7
  40c5bc:	b.eq	40cfa8 <__fxstatat@plt+0xb088>  // b.none
  40c5c0:	cmp	x0, #0x7
  40c5c4:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c5c8:	cmp	x0, #0x6
  40c5cc:	b.eq	40cfcc <__fxstatat@plt+0xb0ac>  // b.none
  40c5d0:	cmp	x0, #0x6
  40c5d4:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c5d8:	cmp	x0, #0x5
  40c5dc:	b.eq	40cff0 <__fxstatat@plt+0xb0d0>  // b.none
  40c5e0:	cmp	x0, #0x5
  40c5e4:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c5e8:	cmp	x0, #0x4
  40c5ec:	b.eq	40cfcc <__fxstatat@plt+0xb0ac>  // b.none
  40c5f0:	cmp	x0, #0x4
  40c5f4:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c5f8:	cmp	x0, #0x3
  40c5fc:	b.eq	40cfa8 <__fxstatat@plt+0xb088>  // b.none
  40c600:	cmp	x0, #0x3
  40c604:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c608:	cmp	x0, #0x2
  40c60c:	b.eq	40cfcc <__fxstatat@plt+0xb0ac>  // b.none
  40c610:	cmp	x0, #0x2
  40c614:	b.gt	40d01c <__fxstatat@plt+0xb0fc>
  40c618:	cmp	x0, #0x0
  40c61c:	b.eq	40c62c <__fxstatat@plt+0xa70c>  // b.none
  40c620:	cmp	x0, #0x1
  40c624:	b.eq	40cfd8 <__fxstatat@plt+0xb0b8>  // b.none
  40c628:	b	40d01c <__fxstatat@plt+0xb0fc>
  40c62c:	str	xzr, [sp, #632]
  40c630:	ldr	x1, [sp, #592]
  40c634:	ldr	x0, [sp, #624]
  40c638:	cmp	x1, x0
  40c63c:	b.hi	40c660 <__fxstatat@plt+0xa740>  // b.pmore
  40c640:	ldr	x1, [sp, #592]
  40c644:	ldr	x0, [sp, #624]
  40c648:	cmp	x1, x0
  40c64c:	b.ne	40c694 <__fxstatat@plt+0xa774>  // b.any
  40c650:	ldr	x1, [sp, #584]
  40c654:	ldr	x0, [sp, #616]
  40c658:	cmp	x1, x0
  40c65c:	b.cc	40c694 <__fxstatat@plt+0xa774>  // b.lo, b.ul, b.last
  40c660:	ldr	x0, [sp, #592]
  40c664:	lsr	x0, x0, #1
  40c668:	str	x0, [sp, #520]
  40c66c:	ldr	x0, [sp, #592]
  40c670:	lsl	x1, x0, #63
  40c674:	ldr	x0, [sp, #584]
  40c678:	lsr	x0, x0, #1
  40c67c:	orr	x0, x1, x0
  40c680:	str	x0, [sp, #512]
  40c684:	ldr	x0, [sp, #584]
  40c688:	lsl	x0, x0, #63
  40c68c:	str	x0, [sp, #504]
  40c690:	b	40c6b4 <__fxstatat@plt+0xa794>
  40c694:	ldr	x0, [sp, #640]
  40c698:	sub	x0, x0, #0x1
  40c69c:	str	x0, [sp, #640]
  40c6a0:	ldr	x0, [sp, #592]
  40c6a4:	str	x0, [sp, #520]
  40c6a8:	ldr	x0, [sp, #584]
  40c6ac:	str	x0, [sp, #512]
  40c6b0:	str	xzr, [sp, #504]
  40c6b4:	ldr	x0, [sp, #624]
  40c6b8:	lsl	x1, x0, #12
  40c6bc:	ldr	x0, [sp, #616]
  40c6c0:	lsr	x0, x0, #52
  40c6c4:	orr	x0, x1, x0
  40c6c8:	str	x0, [sp, #624]
  40c6cc:	ldr	x0, [sp, #616]
  40c6d0:	lsl	x0, x0, #12
  40c6d4:	str	x0, [sp, #616]
  40c6d8:	ldr	x0, [sp, #624]
  40c6dc:	lsr	x0, x0, #32
  40c6e0:	str	x0, [sp, #376]
  40c6e4:	ldr	x0, [sp, #624]
  40c6e8:	and	x0, x0, #0xffffffff
  40c6ec:	str	x0, [sp, #368]
  40c6f0:	ldr	x0, [sp, #520]
  40c6f4:	ldr	x1, [sp, #376]
  40c6f8:	udiv	x2, x0, x1
  40c6fc:	ldr	x1, [sp, #376]
  40c700:	mul	x1, x2, x1
  40c704:	sub	x0, x0, x1
  40c708:	str	x0, [sp, #464]
  40c70c:	ldr	x1, [sp, #520]
  40c710:	ldr	x0, [sp, #376]
  40c714:	udiv	x0, x1, x0
  40c718:	str	x0, [sp, #480]
  40c71c:	ldr	x1, [sp, #480]
  40c720:	ldr	x0, [sp, #368]
  40c724:	mul	x0, x1, x0
  40c728:	str	x0, [sp, #360]
  40c72c:	ldr	x0, [sp, #464]
  40c730:	lsl	x1, x0, #32
  40c734:	ldr	x0, [sp, #512]
  40c738:	lsr	x0, x0, #32
  40c73c:	orr	x0, x1, x0
  40c740:	str	x0, [sp, #464]
  40c744:	ldr	x1, [sp, #464]
  40c748:	ldr	x0, [sp, #360]
  40c74c:	cmp	x1, x0
  40c750:	b.cs	40c7ac <__fxstatat@plt+0xa88c>  // b.hs, b.nlast
  40c754:	ldr	x0, [sp, #480]
  40c758:	sub	x0, x0, #0x1
  40c75c:	str	x0, [sp, #480]
  40c760:	ldr	x1, [sp, #464]
  40c764:	ldr	x0, [sp, #624]
  40c768:	add	x0, x1, x0
  40c76c:	str	x0, [sp, #464]
  40c770:	ldr	x1, [sp, #464]
  40c774:	ldr	x0, [sp, #624]
  40c778:	cmp	x1, x0
  40c77c:	b.cc	40c7ac <__fxstatat@plt+0xa88c>  // b.lo, b.ul, b.last
  40c780:	ldr	x1, [sp, #464]
  40c784:	ldr	x0, [sp, #360]
  40c788:	cmp	x1, x0
  40c78c:	b.cs	40c7ac <__fxstatat@plt+0xa88c>  // b.hs, b.nlast
  40c790:	ldr	x0, [sp, #480]
  40c794:	sub	x0, x0, #0x1
  40c798:	str	x0, [sp, #480]
  40c79c:	ldr	x1, [sp, #464]
  40c7a0:	ldr	x0, [sp, #624]
  40c7a4:	add	x0, x1, x0
  40c7a8:	str	x0, [sp, #464]
  40c7ac:	ldr	x1, [sp, #464]
  40c7b0:	ldr	x0, [sp, #360]
  40c7b4:	sub	x0, x1, x0
  40c7b8:	str	x0, [sp, #464]
  40c7bc:	ldr	x0, [sp, #464]
  40c7c0:	ldr	x1, [sp, #376]
  40c7c4:	udiv	x2, x0, x1
  40c7c8:	ldr	x1, [sp, #376]
  40c7cc:	mul	x1, x2, x1
  40c7d0:	sub	x0, x0, x1
  40c7d4:	str	x0, [sp, #456]
  40c7d8:	ldr	x1, [sp, #464]
  40c7dc:	ldr	x0, [sp, #376]
  40c7e0:	udiv	x0, x1, x0
  40c7e4:	str	x0, [sp, #472]
  40c7e8:	ldr	x1, [sp, #472]
  40c7ec:	ldr	x0, [sp, #368]
  40c7f0:	mul	x0, x1, x0
  40c7f4:	str	x0, [sp, #360]
  40c7f8:	ldr	x0, [sp, #456]
  40c7fc:	lsl	x1, x0, #32
  40c800:	ldr	x0, [sp, #512]
  40c804:	and	x0, x0, #0xffffffff
  40c808:	orr	x0, x1, x0
  40c80c:	str	x0, [sp, #456]
  40c810:	ldr	x1, [sp, #456]
  40c814:	ldr	x0, [sp, #360]
  40c818:	cmp	x1, x0
  40c81c:	b.cs	40c878 <__fxstatat@plt+0xa958>  // b.hs, b.nlast
  40c820:	ldr	x0, [sp, #472]
  40c824:	sub	x0, x0, #0x1
  40c828:	str	x0, [sp, #472]
  40c82c:	ldr	x1, [sp, #456]
  40c830:	ldr	x0, [sp, #624]
  40c834:	add	x0, x1, x0
  40c838:	str	x0, [sp, #456]
  40c83c:	ldr	x1, [sp, #456]
  40c840:	ldr	x0, [sp, #624]
  40c844:	cmp	x1, x0
  40c848:	b.cc	40c878 <__fxstatat@plt+0xa958>  // b.lo, b.ul, b.last
  40c84c:	ldr	x1, [sp, #456]
  40c850:	ldr	x0, [sp, #360]
  40c854:	cmp	x1, x0
  40c858:	b.cs	40c878 <__fxstatat@plt+0xa958>  // b.hs, b.nlast
  40c85c:	ldr	x0, [sp, #472]
  40c860:	sub	x0, x0, #0x1
  40c864:	str	x0, [sp, #472]
  40c868:	ldr	x1, [sp, #456]
  40c86c:	ldr	x0, [sp, #624]
  40c870:	add	x0, x1, x0
  40c874:	str	x0, [sp, #456]
  40c878:	ldr	x1, [sp, #456]
  40c87c:	ldr	x0, [sp, #360]
  40c880:	sub	x0, x1, x0
  40c884:	str	x0, [sp, #456]
  40c888:	ldr	x0, [sp, #480]
  40c88c:	lsl	x0, x0, #32
  40c890:	ldr	x1, [sp, #472]
  40c894:	orr	x0, x1, x0
  40c898:	str	x0, [sp, #544]
  40c89c:	ldr	x0, [sp, #456]
  40c8a0:	str	x0, [sp, #496]
  40c8a4:	ldr	x0, [sp, #544]
  40c8a8:	str	w0, [sp, #356]
  40c8ac:	ldr	x0, [sp, #544]
  40c8b0:	lsr	x0, x0, #32
  40c8b4:	str	w0, [sp, #352]
  40c8b8:	ldr	x0, [sp, #616]
  40c8bc:	str	w0, [sp, #348]
  40c8c0:	ldr	x0, [sp, #616]
  40c8c4:	lsr	x0, x0, #32
  40c8c8:	str	w0, [sp, #344]
  40c8cc:	ldr	w1, [sp, #356]
  40c8d0:	ldr	w0, [sp, #348]
  40c8d4:	mul	x0, x1, x0
  40c8d8:	str	x0, [sp, #336]
  40c8dc:	ldr	w1, [sp, #356]
  40c8e0:	ldr	w0, [sp, #344]
  40c8e4:	mul	x0, x1, x0
  40c8e8:	str	x0, [sp, #328]
  40c8ec:	ldr	w1, [sp, #352]
  40c8f0:	ldr	w0, [sp, #348]
  40c8f4:	mul	x0, x1, x0
  40c8f8:	str	x0, [sp, #320]
  40c8fc:	ldr	w1, [sp, #352]
  40c900:	ldr	w0, [sp, #344]
  40c904:	mul	x0, x1, x0
  40c908:	str	x0, [sp, #448]
  40c90c:	ldr	x0, [sp, #336]
  40c910:	lsr	x0, x0, #32
  40c914:	ldr	x1, [sp, #328]
  40c918:	add	x0, x1, x0
  40c91c:	str	x0, [sp, #328]
  40c920:	ldr	x1, [sp, #328]
  40c924:	ldr	x0, [sp, #320]
  40c928:	add	x0, x1, x0
  40c92c:	str	x0, [sp, #328]
  40c930:	ldr	x1, [sp, #328]
  40c934:	ldr	x0, [sp, #320]
  40c938:	cmp	x1, x0
  40c93c:	b.cs	40c950 <__fxstatat@plt+0xaa30>  // b.hs, b.nlast
  40c940:	ldr	x1, [sp, #448]
  40c944:	mov	x0, #0x100000000           	// #4294967296
  40c948:	add	x0, x1, x0
  40c94c:	str	x0, [sp, #448]
  40c950:	ldr	x0, [sp, #328]
  40c954:	lsr	x0, x0, #32
  40c958:	ldr	x1, [sp, #448]
  40c95c:	add	x0, x1, x0
  40c960:	str	x0, [sp, #312]
  40c964:	ldr	x0, [sp, #328]
  40c968:	and	x0, x0, #0xffffffff
  40c96c:	lsl	x1, x0, #32
  40c970:	ldr	x0, [sp, #336]
  40c974:	and	x0, x0, #0xffffffff
  40c978:	add	x0, x1, x0
  40c97c:	str	x0, [sp, #304]
  40c980:	ldr	x0, [sp, #504]
  40c984:	str	x0, [sp, #488]
  40c988:	ldr	x1, [sp, #312]
  40c98c:	ldr	x0, [sp, #496]
  40c990:	cmp	x1, x0
  40c994:	b.hi	40c9b8 <__fxstatat@plt+0xaa98>  // b.pmore
  40c998:	ldr	x1, [sp, #312]
  40c99c:	ldr	x0, [sp, #496]
  40c9a0:	cmp	x1, x0
  40c9a4:	b.ne	40cab8 <__fxstatat@plt+0xab98>  // b.any
  40c9a8:	ldr	x1, [sp, #304]
  40c9ac:	ldr	x0, [sp, #488]
  40c9b0:	cmp	x1, x0
  40c9b4:	b.ls	40cab8 <__fxstatat@plt+0xab98>  // b.plast
  40c9b8:	ldr	x0, [sp, #544]
  40c9bc:	sub	x0, x0, #0x1
  40c9c0:	str	x0, [sp, #544]
  40c9c4:	ldr	x1, [sp, #616]
  40c9c8:	ldr	x0, [sp, #488]
  40c9cc:	add	x0, x1, x0
  40c9d0:	str	x0, [sp, #296]
  40c9d4:	ldr	x1, [sp, #624]
  40c9d8:	ldr	x0, [sp, #496]
  40c9dc:	add	x1, x1, x0
  40c9e0:	ldr	x2, [sp, #296]
  40c9e4:	ldr	x0, [sp, #616]
  40c9e8:	cmp	x2, x0
  40c9ec:	cset	w0, cc  // cc = lo, ul, last
  40c9f0:	and	w0, w0, #0xff
  40c9f4:	and	x0, x0, #0xff
  40c9f8:	add	x0, x1, x0
  40c9fc:	str	x0, [sp, #496]
  40ca00:	ldr	x0, [sp, #296]
  40ca04:	str	x0, [sp, #488]
  40ca08:	ldr	x1, [sp, #496]
  40ca0c:	ldr	x0, [sp, #624]
  40ca10:	cmp	x1, x0
  40ca14:	b.hi	40ca38 <__fxstatat@plt+0xab18>  // b.pmore
  40ca18:	ldr	x1, [sp, #496]
  40ca1c:	ldr	x0, [sp, #624]
  40ca20:	cmp	x1, x0
  40ca24:	b.ne	40cab8 <__fxstatat@plt+0xab98>  // b.any
  40ca28:	ldr	x1, [sp, #488]
  40ca2c:	ldr	x0, [sp, #616]
  40ca30:	cmp	x1, x0
  40ca34:	b.cc	40cab8 <__fxstatat@plt+0xab98>  // b.lo, b.ul, b.last
  40ca38:	ldr	x1, [sp, #312]
  40ca3c:	ldr	x0, [sp, #496]
  40ca40:	cmp	x1, x0
  40ca44:	b.hi	40ca68 <__fxstatat@plt+0xab48>  // b.pmore
  40ca48:	ldr	x1, [sp, #312]
  40ca4c:	ldr	x0, [sp, #496]
  40ca50:	cmp	x1, x0
  40ca54:	b.ne	40cab8 <__fxstatat@plt+0xab98>  // b.any
  40ca58:	ldr	x1, [sp, #304]
  40ca5c:	ldr	x0, [sp, #488]
  40ca60:	cmp	x1, x0
  40ca64:	b.ls	40cab8 <__fxstatat@plt+0xab98>  // b.plast
  40ca68:	ldr	x0, [sp, #544]
  40ca6c:	sub	x0, x0, #0x1
  40ca70:	str	x0, [sp, #544]
  40ca74:	ldr	x1, [sp, #616]
  40ca78:	ldr	x0, [sp, #488]
  40ca7c:	add	x0, x1, x0
  40ca80:	str	x0, [sp, #288]
  40ca84:	ldr	x1, [sp, #624]
  40ca88:	ldr	x0, [sp, #496]
  40ca8c:	add	x1, x1, x0
  40ca90:	ldr	x2, [sp, #288]
  40ca94:	ldr	x0, [sp, #616]
  40ca98:	cmp	x2, x0
  40ca9c:	cset	w0, cc  // cc = lo, ul, last
  40caa0:	and	w0, w0, #0xff
  40caa4:	and	x0, x0, #0xff
  40caa8:	add	x0, x1, x0
  40caac:	str	x0, [sp, #496]
  40cab0:	ldr	x0, [sp, #288]
  40cab4:	str	x0, [sp, #488]
  40cab8:	ldr	x1, [sp, #488]
  40cabc:	ldr	x0, [sp, #304]
  40cac0:	sub	x0, x1, x0
  40cac4:	str	x0, [sp, #280]
  40cac8:	ldr	x1, [sp, #496]
  40cacc:	ldr	x0, [sp, #312]
  40cad0:	sub	x1, x1, x0
  40cad4:	ldr	x2, [sp, #280]
  40cad8:	ldr	x0, [sp, #488]
  40cadc:	cmp	x2, x0
  40cae0:	cset	w0, hi  // hi = pmore
  40cae4:	and	w0, w0, #0xff
  40cae8:	and	x0, x0, #0xff
  40caec:	sub	x0, x1, x0
  40caf0:	str	x0, [sp, #496]
  40caf4:	ldr	x0, [sp, #280]
  40caf8:	str	x0, [sp, #488]
  40cafc:	ldr	x1, [sp, #496]
  40cb00:	ldr	x0, [sp, #624]
  40cb04:	cmp	x1, x0
  40cb08:	b.ne	40cb18 <__fxstatat@plt+0xabf8>  // b.any
  40cb0c:	mov	x0, #0xffffffffffffffff    	// #-1
  40cb10:	str	x0, [sp, #552]
  40cb14:	b	40d01c <__fxstatat@plt+0xb0fc>
  40cb18:	ldr	x0, [sp, #624]
  40cb1c:	lsr	x0, x0, #32
  40cb20:	str	x0, [sp, #272]
  40cb24:	ldr	x0, [sp, #624]
  40cb28:	and	x0, x0, #0xffffffff
  40cb2c:	str	x0, [sp, #264]
  40cb30:	ldr	x0, [sp, #496]
  40cb34:	ldr	x1, [sp, #272]
  40cb38:	udiv	x2, x0, x1
  40cb3c:	ldr	x1, [sp, #272]
  40cb40:	mul	x1, x2, x1
  40cb44:	sub	x0, x0, x1
  40cb48:	str	x0, [sp, #424]
  40cb4c:	ldr	x1, [sp, #496]
  40cb50:	ldr	x0, [sp, #272]
  40cb54:	udiv	x0, x1, x0
  40cb58:	str	x0, [sp, #440]
  40cb5c:	ldr	x1, [sp, #440]
  40cb60:	ldr	x0, [sp, #264]
  40cb64:	mul	x0, x1, x0
  40cb68:	str	x0, [sp, #256]
  40cb6c:	ldr	x0, [sp, #424]
  40cb70:	lsl	x1, x0, #32
  40cb74:	ldr	x0, [sp, #488]
  40cb78:	lsr	x0, x0, #32
  40cb7c:	orr	x0, x1, x0
  40cb80:	str	x0, [sp, #424]
  40cb84:	ldr	x1, [sp, #424]
  40cb88:	ldr	x0, [sp, #256]
  40cb8c:	cmp	x1, x0
  40cb90:	b.cs	40cbec <__fxstatat@plt+0xaccc>  // b.hs, b.nlast
  40cb94:	ldr	x0, [sp, #440]
  40cb98:	sub	x0, x0, #0x1
  40cb9c:	str	x0, [sp, #440]
  40cba0:	ldr	x1, [sp, #424]
  40cba4:	ldr	x0, [sp, #624]
  40cba8:	add	x0, x1, x0
  40cbac:	str	x0, [sp, #424]
  40cbb0:	ldr	x1, [sp, #424]
  40cbb4:	ldr	x0, [sp, #624]
  40cbb8:	cmp	x1, x0
  40cbbc:	b.cc	40cbec <__fxstatat@plt+0xaccc>  // b.lo, b.ul, b.last
  40cbc0:	ldr	x1, [sp, #424]
  40cbc4:	ldr	x0, [sp, #256]
  40cbc8:	cmp	x1, x0
  40cbcc:	b.cs	40cbec <__fxstatat@plt+0xaccc>  // b.hs, b.nlast
  40cbd0:	ldr	x0, [sp, #440]
  40cbd4:	sub	x0, x0, #0x1
  40cbd8:	str	x0, [sp, #440]
  40cbdc:	ldr	x1, [sp, #424]
  40cbe0:	ldr	x0, [sp, #624]
  40cbe4:	add	x0, x1, x0
  40cbe8:	str	x0, [sp, #424]
  40cbec:	ldr	x1, [sp, #424]
  40cbf0:	ldr	x0, [sp, #256]
  40cbf4:	sub	x0, x1, x0
  40cbf8:	str	x0, [sp, #424]
  40cbfc:	ldr	x0, [sp, #424]
  40cc00:	ldr	x1, [sp, #272]
  40cc04:	udiv	x2, x0, x1
  40cc08:	ldr	x1, [sp, #272]
  40cc0c:	mul	x1, x2, x1
  40cc10:	sub	x0, x0, x1
  40cc14:	str	x0, [sp, #416]
  40cc18:	ldr	x1, [sp, #424]
  40cc1c:	ldr	x0, [sp, #272]
  40cc20:	udiv	x0, x1, x0
  40cc24:	str	x0, [sp, #432]
  40cc28:	ldr	x1, [sp, #432]
  40cc2c:	ldr	x0, [sp, #264]
  40cc30:	mul	x0, x1, x0
  40cc34:	str	x0, [sp, #256]
  40cc38:	ldr	x0, [sp, #416]
  40cc3c:	lsl	x1, x0, #32
  40cc40:	ldr	x0, [sp, #488]
  40cc44:	and	x0, x0, #0xffffffff
  40cc48:	orr	x0, x1, x0
  40cc4c:	str	x0, [sp, #416]
  40cc50:	ldr	x1, [sp, #416]
  40cc54:	ldr	x0, [sp, #256]
  40cc58:	cmp	x1, x0
  40cc5c:	b.cs	40ccb8 <__fxstatat@plt+0xad98>  // b.hs, b.nlast
  40cc60:	ldr	x0, [sp, #432]
  40cc64:	sub	x0, x0, #0x1
  40cc68:	str	x0, [sp, #432]
  40cc6c:	ldr	x1, [sp, #416]
  40cc70:	ldr	x0, [sp, #624]
  40cc74:	add	x0, x1, x0
  40cc78:	str	x0, [sp, #416]
  40cc7c:	ldr	x1, [sp, #416]
  40cc80:	ldr	x0, [sp, #624]
  40cc84:	cmp	x1, x0
  40cc88:	b.cc	40ccb8 <__fxstatat@plt+0xad98>  // b.lo, b.ul, b.last
  40cc8c:	ldr	x1, [sp, #416]
  40cc90:	ldr	x0, [sp, #256]
  40cc94:	cmp	x1, x0
  40cc98:	b.cs	40ccb8 <__fxstatat@plt+0xad98>  // b.hs, b.nlast
  40cc9c:	ldr	x0, [sp, #432]
  40cca0:	sub	x0, x0, #0x1
  40cca4:	str	x0, [sp, #432]
  40cca8:	ldr	x1, [sp, #416]
  40ccac:	ldr	x0, [sp, #624]
  40ccb0:	add	x0, x1, x0
  40ccb4:	str	x0, [sp, #416]
  40ccb8:	ldr	x1, [sp, #416]
  40ccbc:	ldr	x0, [sp, #256]
  40ccc0:	sub	x0, x1, x0
  40ccc4:	str	x0, [sp, #416]
  40ccc8:	ldr	x0, [sp, #440]
  40cccc:	lsl	x0, x0, #32
  40ccd0:	ldr	x1, [sp, #432]
  40ccd4:	orr	x0, x1, x0
  40ccd8:	str	x0, [sp, #552]
  40ccdc:	ldr	x0, [sp, #416]
  40cce0:	str	x0, [sp, #496]
  40cce4:	ldr	x0, [sp, #552]
  40cce8:	str	w0, [sp, #252]
  40ccec:	ldr	x0, [sp, #552]
  40ccf0:	lsr	x0, x0, #32
  40ccf4:	str	w0, [sp, #248]
  40ccf8:	ldr	x0, [sp, #616]
  40ccfc:	str	w0, [sp, #244]
  40cd00:	ldr	x0, [sp, #616]
  40cd04:	lsr	x0, x0, #32
  40cd08:	str	w0, [sp, #240]
  40cd0c:	ldr	w1, [sp, #252]
  40cd10:	ldr	w0, [sp, #244]
  40cd14:	mul	x0, x1, x0
  40cd18:	str	x0, [sp, #232]
  40cd1c:	ldr	w1, [sp, #252]
  40cd20:	ldr	w0, [sp, #240]
  40cd24:	mul	x0, x1, x0
  40cd28:	str	x0, [sp, #224]
  40cd2c:	ldr	w1, [sp, #248]
  40cd30:	ldr	w0, [sp, #244]
  40cd34:	mul	x0, x1, x0
  40cd38:	str	x0, [sp, #216]
  40cd3c:	ldr	w1, [sp, #248]
  40cd40:	ldr	w0, [sp, #240]
  40cd44:	mul	x0, x1, x0
  40cd48:	str	x0, [sp, #408]
  40cd4c:	ldr	x0, [sp, #232]
  40cd50:	lsr	x0, x0, #32
  40cd54:	ldr	x1, [sp, #224]
  40cd58:	add	x0, x1, x0
  40cd5c:	str	x0, [sp, #224]
  40cd60:	ldr	x1, [sp, #224]
  40cd64:	ldr	x0, [sp, #216]
  40cd68:	add	x0, x1, x0
  40cd6c:	str	x0, [sp, #224]
  40cd70:	ldr	x1, [sp, #224]
  40cd74:	ldr	x0, [sp, #216]
  40cd78:	cmp	x1, x0
  40cd7c:	b.cs	40cd90 <__fxstatat@plt+0xae70>  // b.hs, b.nlast
  40cd80:	ldr	x1, [sp, #408]
  40cd84:	mov	x0, #0x100000000           	// #4294967296
  40cd88:	add	x0, x1, x0
  40cd8c:	str	x0, [sp, #408]
  40cd90:	ldr	x0, [sp, #224]
  40cd94:	lsr	x0, x0, #32
  40cd98:	ldr	x1, [sp, #408]
  40cd9c:	add	x0, x1, x0
  40cda0:	str	x0, [sp, #312]
  40cda4:	ldr	x0, [sp, #224]
  40cda8:	and	x0, x0, #0xffffffff
  40cdac:	lsl	x1, x0, #32
  40cdb0:	ldr	x0, [sp, #232]
  40cdb4:	and	x0, x0, #0xffffffff
  40cdb8:	add	x0, x1, x0
  40cdbc:	str	x0, [sp, #304]
  40cdc0:	str	xzr, [sp, #488]
  40cdc4:	ldr	x1, [sp, #312]
  40cdc8:	ldr	x0, [sp, #496]
  40cdcc:	cmp	x1, x0
  40cdd0:	b.hi	40cdf4 <__fxstatat@plt+0xaed4>  // b.pmore
  40cdd4:	ldr	x1, [sp, #312]
  40cdd8:	ldr	x0, [sp, #496]
  40cddc:	cmp	x1, x0
  40cde0:	b.ne	40cef4 <__fxstatat@plt+0xafd4>  // b.any
  40cde4:	ldr	x1, [sp, #304]
  40cde8:	ldr	x0, [sp, #488]
  40cdec:	cmp	x1, x0
  40cdf0:	b.ls	40cef4 <__fxstatat@plt+0xafd4>  // b.plast
  40cdf4:	ldr	x0, [sp, #552]
  40cdf8:	sub	x0, x0, #0x1
  40cdfc:	str	x0, [sp, #552]
  40ce00:	ldr	x1, [sp, #616]
  40ce04:	ldr	x0, [sp, #488]
  40ce08:	add	x0, x1, x0
  40ce0c:	str	x0, [sp, #208]
  40ce10:	ldr	x1, [sp, #624]
  40ce14:	ldr	x0, [sp, #496]
  40ce18:	add	x1, x1, x0
  40ce1c:	ldr	x2, [sp, #208]
  40ce20:	ldr	x0, [sp, #616]
  40ce24:	cmp	x2, x0
  40ce28:	cset	w0, cc  // cc = lo, ul, last
  40ce2c:	and	w0, w0, #0xff
  40ce30:	and	x0, x0, #0xff
  40ce34:	add	x0, x1, x0
  40ce38:	str	x0, [sp, #496]
  40ce3c:	ldr	x0, [sp, #208]
  40ce40:	str	x0, [sp, #488]
  40ce44:	ldr	x1, [sp, #496]
  40ce48:	ldr	x0, [sp, #624]
  40ce4c:	cmp	x1, x0
  40ce50:	b.hi	40ce74 <__fxstatat@plt+0xaf54>  // b.pmore
  40ce54:	ldr	x1, [sp, #496]
  40ce58:	ldr	x0, [sp, #624]
  40ce5c:	cmp	x1, x0
  40ce60:	b.ne	40cef4 <__fxstatat@plt+0xafd4>  // b.any
  40ce64:	ldr	x1, [sp, #488]
  40ce68:	ldr	x0, [sp, #616]
  40ce6c:	cmp	x1, x0
  40ce70:	b.cc	40cef4 <__fxstatat@plt+0xafd4>  // b.lo, b.ul, b.last
  40ce74:	ldr	x1, [sp, #312]
  40ce78:	ldr	x0, [sp, #496]
  40ce7c:	cmp	x1, x0
  40ce80:	b.hi	40cea4 <__fxstatat@plt+0xaf84>  // b.pmore
  40ce84:	ldr	x1, [sp, #312]
  40ce88:	ldr	x0, [sp, #496]
  40ce8c:	cmp	x1, x0
  40ce90:	b.ne	40cef4 <__fxstatat@plt+0xafd4>  // b.any
  40ce94:	ldr	x1, [sp, #304]
  40ce98:	ldr	x0, [sp, #488]
  40ce9c:	cmp	x1, x0
  40cea0:	b.ls	40cef4 <__fxstatat@plt+0xafd4>  // b.plast
  40cea4:	ldr	x0, [sp, #552]
  40cea8:	sub	x0, x0, #0x1
  40ceac:	str	x0, [sp, #552]
  40ceb0:	ldr	x1, [sp, #616]
  40ceb4:	ldr	x0, [sp, #488]
  40ceb8:	add	x0, x1, x0
  40cebc:	str	x0, [sp, #200]
  40cec0:	ldr	x1, [sp, #624]
  40cec4:	ldr	x0, [sp, #496]
  40cec8:	add	x1, x1, x0
  40cecc:	ldr	x2, [sp, #200]
  40ced0:	ldr	x0, [sp, #616]
  40ced4:	cmp	x2, x0
  40ced8:	cset	w0, cc  // cc = lo, ul, last
  40cedc:	and	w0, w0, #0xff
  40cee0:	and	x0, x0, #0xff
  40cee4:	add	x0, x1, x0
  40cee8:	str	x0, [sp, #496]
  40ceec:	ldr	x0, [sp, #200]
  40cef0:	str	x0, [sp, #488]
  40cef4:	ldr	x1, [sp, #496]
  40cef8:	ldr	x0, [sp, #312]
  40cefc:	cmp	x1, x0
  40cf00:	b.ne	40cf14 <__fxstatat@plt+0xaff4>  // b.any
  40cf04:	ldr	x1, [sp, #488]
  40cf08:	ldr	x0, [sp, #304]
  40cf0c:	cmp	x1, x0
  40cf10:	b.eq	40d01c <__fxstatat@plt+0xb0fc>  // b.none
  40cf14:	ldr	x0, [sp, #552]
  40cf18:	orr	x0, x0, #0x1
  40cf1c:	str	x0, [sp, #552]
  40cf20:	b	40d01c <__fxstatat@plt+0xb0fc>
  40cf24:	ldr	x0, [sp, #592]
  40cf28:	and	x0, x0, #0x800000000000
  40cf2c:	cmp	x0, #0x0
  40cf30:	b.eq	40cf60 <__fxstatat@plt+0xb040>  // b.none
  40cf34:	ldr	x0, [sp, #624]
  40cf38:	and	x0, x0, #0x800000000000
  40cf3c:	cmp	x0, #0x0
  40cf40:	b.ne	40cf60 <__fxstatat@plt+0xb040>  // b.any
  40cf44:	ldr	x0, [sp, #384]
  40cf48:	str	x0, [sp, #648]
  40cf4c:	ldr	x0, [sp, #616]
  40cf50:	str	x0, [sp, #552]
  40cf54:	ldr	x0, [sp, #624]
  40cf58:	str	x0, [sp, #544]
  40cf5c:	b	40cf78 <__fxstatat@plt+0xb058>
  40cf60:	ldr	x0, [sp, #392]
  40cf64:	str	x0, [sp, #648]
  40cf68:	ldr	x0, [sp, #584]
  40cf6c:	str	x0, [sp, #552]
  40cf70:	ldr	x0, [sp, #592]
  40cf74:	str	x0, [sp, #544]
  40cf78:	mov	x0, #0x3                   	// #3
  40cf7c:	str	x0, [sp, #632]
  40cf80:	b	40d01c <__fxstatat@plt+0xb0fc>
  40cf84:	ldr	x0, [sp, #392]
  40cf88:	str	x0, [sp, #648]
  40cf8c:	ldr	x0, [sp, #584]
  40cf90:	str	x0, [sp, #552]
  40cf94:	ldr	x0, [sp, #592]
  40cf98:	str	x0, [sp, #544]
  40cf9c:	ldr	x0, [sp, #576]
  40cfa0:	str	x0, [sp, #632]
  40cfa4:	b	40d01c <__fxstatat@plt+0xb0fc>
  40cfa8:	ldr	x0, [sp, #384]
  40cfac:	str	x0, [sp, #648]
  40cfb0:	ldr	x0, [sp, #616]
  40cfb4:	str	x0, [sp, #552]
  40cfb8:	ldr	x0, [sp, #624]
  40cfbc:	str	x0, [sp, #544]
  40cfc0:	ldr	x0, [sp, #608]
  40cfc4:	str	x0, [sp, #632]
  40cfc8:	b	40d01c <__fxstatat@plt+0xb0fc>
  40cfcc:	mov	x0, #0x1                   	// #1
  40cfd0:	str	x0, [sp, #632]
  40cfd4:	b	40d01c <__fxstatat@plt+0xb0fc>
  40cfd8:	ldr	w0, [sp, #564]
  40cfdc:	orr	w0, w0, #0x2
  40cfe0:	str	w0, [sp, #564]
  40cfe4:	mov	x0, #0x2                   	// #2
  40cfe8:	str	x0, [sp, #632]
  40cfec:	b	40d01c <__fxstatat@plt+0xb0fc>
  40cff0:	str	xzr, [sp, #648]
  40cff4:	mov	x0, #0x3                   	// #3
  40cff8:	str	x0, [sp, #632]
  40cffc:	mov	x0, #0xffffffffffffffff    	// #-1
  40d000:	str	x0, [sp, #552]
  40d004:	mov	x0, #0xffffffffffff        	// #281474976710655
  40d008:	str	x0, [sp, #544]
  40d00c:	ldr	w0, [sp, #564]
  40d010:	orr	w0, w0, #0x1
  40d014:	str	w0, [sp, #564]
  40d018:	b	40d01c <__fxstatat@plt+0xb0fc>
  40d01c:	nop
  40d020:	ldr	x0, [sp, #632]
  40d024:	cmp	x0, #0x3
  40d028:	b.eq	40d7bc <__fxstatat@plt+0xb89c>  // b.none
  40d02c:	ldr	x0, [sp, #632]
  40d030:	cmp	x0, #0x3
  40d034:	b.gt	40d7d4 <__fxstatat@plt+0xb8b4>
  40d038:	ldr	x0, [sp, #632]
  40d03c:	cmp	x0, #0x2
  40d040:	b.eq	40d7a8 <__fxstatat@plt+0xb888>  // b.none
  40d044:	ldr	x0, [sp, #632]
  40d048:	cmp	x0, #0x2
  40d04c:	b.gt	40d7d4 <__fxstatat@plt+0xb8b4>
  40d050:	ldr	x0, [sp, #632]
  40d054:	cmp	x0, #0x0
  40d058:	b.eq	40d06c <__fxstatat@plt+0xb14c>  // b.none
  40d05c:	ldr	x0, [sp, #632]
  40d060:	cmp	x0, #0x1
  40d064:	b.eq	40d798 <__fxstatat@plt+0xb878>  // b.none
  40d068:	b	40d7d4 <__fxstatat@plt+0xb8b4>
  40d06c:	ldr	x1, [sp, #640]
  40d070:	mov	x0, #0x3fff                	// #16383
  40d074:	add	x0, x1, x0
  40d078:	str	x0, [sp, #640]
  40d07c:	ldr	x0, [sp, #640]
  40d080:	cmp	x0, #0x0
  40d084:	b.le	40d300 <__fxstatat@plt+0xb3e0>
  40d088:	ldr	x0, [sp, #552]
  40d08c:	and	x0, x0, #0x7
  40d090:	cmp	x0, #0x0
  40d094:	b.eq	40d1dc <__fxstatat@plt+0xb2bc>  // b.none
  40d098:	ldr	w0, [sp, #564]
  40d09c:	orr	w0, w0, #0x10
  40d0a0:	str	w0, [sp, #564]
  40d0a4:	ldr	x0, [sp, #400]
  40d0a8:	and	x0, x0, #0xc00000
  40d0ac:	cmp	x0, #0xc00, lsl #12
  40d0b0:	b.eq	40d1e4 <__fxstatat@plt+0xb2c4>  // b.none
  40d0b4:	cmp	x0, #0xc00, lsl #12
  40d0b8:	b.hi	40d1e8 <__fxstatat@plt+0xb2c8>  // b.pmore
  40d0bc:	cmp	x0, #0x800, lsl #12
  40d0c0:	b.eq	40d184 <__fxstatat@plt+0xb264>  // b.none
  40d0c4:	cmp	x0, #0x800, lsl #12
  40d0c8:	b.hi	40d1e8 <__fxstatat@plt+0xb2c8>  // b.pmore
  40d0cc:	cmp	x0, #0x0
  40d0d0:	b.eq	40d0e0 <__fxstatat@plt+0xb1c0>  // b.none
  40d0d4:	cmp	x0, #0x400, lsl #12
  40d0d8:	b.eq	40d12c <__fxstatat@plt+0xb20c>  // b.none
  40d0dc:	b	40d1e8 <__fxstatat@plt+0xb2c8>
  40d0e0:	ldr	x0, [sp, #552]
  40d0e4:	and	x0, x0, #0xf
  40d0e8:	cmp	x0, #0x4
  40d0ec:	b.eq	40d1e4 <__fxstatat@plt+0xb2c4>  // b.none
  40d0f0:	ldr	x0, [sp, #552]
  40d0f4:	add	x0, x0, #0x4
  40d0f8:	str	x0, [sp, #120]
  40d0fc:	ldr	x1, [sp, #120]
  40d100:	ldr	x0, [sp, #552]
  40d104:	cmp	x1, x0
  40d108:	cset	w0, cc  // cc = lo, ul, last
  40d10c:	and	w0, w0, #0xff
  40d110:	and	x0, x0, #0xff
  40d114:	ldr	x1, [sp, #544]
  40d118:	add	x0, x1, x0
  40d11c:	str	x0, [sp, #544]
  40d120:	ldr	x0, [sp, #120]
  40d124:	str	x0, [sp, #552]
  40d128:	b	40d1e4 <__fxstatat@plt+0xb2c4>
  40d12c:	ldr	x0, [sp, #648]
  40d130:	cmp	x0, #0x0
  40d134:	b.ne	40d1e4 <__fxstatat@plt+0xb2c4>  // b.any
  40d138:	ldr	x0, [sp, #552]
  40d13c:	and	x0, x0, #0x7
  40d140:	cmp	x0, #0x0
  40d144:	b.eq	40d1e4 <__fxstatat@plt+0xb2c4>  // b.none
  40d148:	ldr	x0, [sp, #552]
  40d14c:	add	x0, x0, #0x8
  40d150:	str	x0, [sp, #128]
  40d154:	ldr	x1, [sp, #128]
  40d158:	ldr	x0, [sp, #552]
  40d15c:	cmp	x1, x0
  40d160:	cset	w0, cc  // cc = lo, ul, last
  40d164:	and	w0, w0, #0xff
  40d168:	and	x0, x0, #0xff
  40d16c:	ldr	x1, [sp, #544]
  40d170:	add	x0, x1, x0
  40d174:	str	x0, [sp, #544]
  40d178:	ldr	x0, [sp, #128]
  40d17c:	str	x0, [sp, #552]
  40d180:	b	40d1e4 <__fxstatat@plt+0xb2c4>
  40d184:	ldr	x0, [sp, #648]
  40d188:	cmp	x0, #0x0
  40d18c:	b.eq	40d1e4 <__fxstatat@plt+0xb2c4>  // b.none
  40d190:	ldr	x0, [sp, #552]
  40d194:	and	x0, x0, #0x7
  40d198:	cmp	x0, #0x0
  40d19c:	b.eq	40d1e4 <__fxstatat@plt+0xb2c4>  // b.none
  40d1a0:	ldr	x0, [sp, #552]
  40d1a4:	add	x0, x0, #0x8
  40d1a8:	str	x0, [sp, #136]
  40d1ac:	ldr	x1, [sp, #136]
  40d1b0:	ldr	x0, [sp, #552]
  40d1b4:	cmp	x1, x0
  40d1b8:	cset	w0, cc  // cc = lo, ul, last
  40d1bc:	and	w0, w0, #0xff
  40d1c0:	and	x0, x0, #0xff
  40d1c4:	ldr	x1, [sp, #544]
  40d1c8:	add	x0, x1, x0
  40d1cc:	str	x0, [sp, #544]
  40d1d0:	ldr	x0, [sp, #136]
  40d1d4:	str	x0, [sp, #552]
  40d1d8:	b	40d1e4 <__fxstatat@plt+0xb2c4>
  40d1dc:	nop
  40d1e0:	b	40d1e8 <__fxstatat@plt+0xb2c8>
  40d1e4:	nop
  40d1e8:	ldr	x0, [sp, #544]
  40d1ec:	and	x0, x0, #0x10000000000000
  40d1f0:	cmp	x0, #0x0
  40d1f4:	b.eq	40d210 <__fxstatat@plt+0xb2f0>  // b.none
  40d1f8:	ldr	x0, [sp, #544]
  40d1fc:	and	x0, x0, #0xffefffffffffffff
  40d200:	str	x0, [sp, #544]
  40d204:	ldr	x0, [sp, #640]
  40d208:	add	x0, x0, #0x1
  40d20c:	str	x0, [sp, #640]
  40d210:	ldr	x0, [sp, #552]
  40d214:	lsr	x1, x0, #3
  40d218:	ldr	x0, [sp, #544]
  40d21c:	lsl	x0, x0, #61
  40d220:	orr	x0, x1, x0
  40d224:	str	x0, [sp, #552]
  40d228:	ldr	x0, [sp, #544]
  40d22c:	lsr	x0, x0, #3
  40d230:	str	x0, [sp, #544]
  40d234:	ldr	x1, [sp, #640]
  40d238:	mov	x0, #0x7ffe                	// #32766
  40d23c:	cmp	x1, x0
  40d240:	b.le	40d7d0 <__fxstatat@plt+0xb8b0>
  40d244:	ldr	x0, [sp, #400]
  40d248:	and	x0, x0, #0xc00000
  40d24c:	cmp	x0, #0x800, lsl #12
  40d250:	b.eq	40d294 <__fxstatat@plt+0xb374>  // b.none
  40d254:	cmp	x0, #0x800, lsl #12
  40d258:	b.hi	40d2ac <__fxstatat@plt+0xb38c>  // b.pmore
  40d25c:	cmp	x0, #0x0
  40d260:	b.eq	40d270 <__fxstatat@plt+0xb350>  // b.none
  40d264:	cmp	x0, #0x400, lsl #12
  40d268:	b.eq	40d27c <__fxstatat@plt+0xb35c>  // b.none
  40d26c:	b	40d2ac <__fxstatat@plt+0xb38c>
  40d270:	mov	x0, #0x2                   	// #2
  40d274:	str	x0, [sp, #632]
  40d278:	b	40d2a8 <__fxstatat@plt+0xb388>
  40d27c:	ldr	x0, [sp, #648]
  40d280:	cmp	x0, #0x0
  40d284:	b.ne	40d2a8 <__fxstatat@plt+0xb388>  // b.any
  40d288:	mov	x0, #0x2                   	// #2
  40d28c:	str	x0, [sp, #632]
  40d290:	b	40d2a8 <__fxstatat@plt+0xb388>
  40d294:	ldr	x0, [sp, #648]
  40d298:	cmp	x0, #0x0
  40d29c:	b.eq	40d2a8 <__fxstatat@plt+0xb388>  // b.none
  40d2a0:	mov	x0, #0x2                   	// #2
  40d2a4:	str	x0, [sp, #632]
  40d2a8:	nop
  40d2ac:	ldr	x0, [sp, #632]
  40d2b0:	cmp	x0, #0x2
  40d2b4:	b.ne	40d2cc <__fxstatat@plt+0xb3ac>  // b.any
  40d2b8:	mov	x0, #0x7fff                	// #32767
  40d2bc:	str	x0, [sp, #640]
  40d2c0:	str	xzr, [sp, #552]
  40d2c4:	str	xzr, [sp, #544]
  40d2c8:	b	40d2e4 <__fxstatat@plt+0xb3c4>
  40d2cc:	mov	x0, #0x7ffe                	// #32766
  40d2d0:	str	x0, [sp, #640]
  40d2d4:	mov	x0, #0xffffffffffffffff    	// #-1
  40d2d8:	str	x0, [sp, #552]
  40d2dc:	mov	x0, #0xffffffffffffffff    	// #-1
  40d2e0:	str	x0, [sp, #544]
  40d2e4:	ldr	w0, [sp, #564]
  40d2e8:	orr	w0, w0, #0x4
  40d2ec:	str	w0, [sp, #564]
  40d2f0:	ldr	w0, [sp, #564]
  40d2f4:	orr	w0, w0, #0x10
  40d2f8:	str	w0, [sp, #564]
  40d2fc:	b	40d7d0 <__fxstatat@plt+0xb8b0>
  40d300:	mov	w0, #0x1                   	// #1
  40d304:	str	w0, [sp, #196]
  40d308:	mov	x1, #0x1                   	// #1
  40d30c:	ldr	x0, [sp, #640]
  40d310:	sub	x0, x1, x0
  40d314:	str	x0, [sp, #640]
  40d318:	ldr	x0, [sp, #640]
  40d31c:	cmp	x0, #0x74
  40d320:	b.gt	40d5f8 <__fxstatat@plt+0xb6d8>
  40d324:	ldr	x0, [sp, #640]
  40d328:	cmp	x0, #0x3f
  40d32c:	b.gt	40d3a4 <__fxstatat@plt+0xb484>
  40d330:	ldr	x0, [sp, #640]
  40d334:	mov	w1, w0
  40d338:	mov	w0, #0x40                  	// #64
  40d33c:	sub	w0, w0, w1
  40d340:	ldr	x1, [sp, #544]
  40d344:	lsl	x1, x1, x0
  40d348:	ldr	x0, [sp, #640]
  40d34c:	mov	w2, w0
  40d350:	ldr	x0, [sp, #552]
  40d354:	lsr	x0, x0, x2
  40d358:	orr	x1, x1, x0
  40d35c:	ldr	x0, [sp, #640]
  40d360:	mov	w2, w0
  40d364:	mov	w0, #0x40                  	// #64
  40d368:	sub	w0, w0, w2
  40d36c:	ldr	x2, [sp, #552]
  40d370:	lsl	x0, x2, x0
  40d374:	cmp	x0, #0x0
  40d378:	cset	w0, ne  // ne = any
  40d37c:	and	w0, w0, #0xff
  40d380:	sxtw	x0, w0
  40d384:	orr	x0, x1, x0
  40d388:	str	x0, [sp, #552]
  40d38c:	ldr	x0, [sp, #640]
  40d390:	mov	w1, w0
  40d394:	ldr	x0, [sp, #544]
  40d398:	lsr	x0, x0, x1
  40d39c:	str	x0, [sp, #544]
  40d3a0:	b	40d404 <__fxstatat@plt+0xb4e4>
  40d3a4:	ldr	x0, [sp, #640]
  40d3a8:	sub	w0, w0, #0x40
  40d3ac:	ldr	x1, [sp, #544]
  40d3b0:	lsr	x1, x1, x0
  40d3b4:	ldr	x0, [sp, #640]
  40d3b8:	cmp	x0, #0x40
  40d3bc:	b.eq	40d3dc <__fxstatat@plt+0xb4bc>  // b.none
  40d3c0:	ldr	x0, [sp, #640]
  40d3c4:	mov	w2, w0
  40d3c8:	mov	w0, #0x80                  	// #128
  40d3cc:	sub	w0, w0, w2
  40d3d0:	ldr	x2, [sp, #544]
  40d3d4:	lsl	x0, x2, x0
  40d3d8:	b	40d3e0 <__fxstatat@plt+0xb4c0>
  40d3dc:	mov	x0, #0x0                   	// #0
  40d3e0:	ldr	x2, [sp, #552]
  40d3e4:	orr	x0, x0, x2
  40d3e8:	cmp	x0, #0x0
  40d3ec:	cset	w0, ne  // ne = any
  40d3f0:	and	w0, w0, #0xff
  40d3f4:	and	x0, x0, #0xff
  40d3f8:	orr	x0, x1, x0
  40d3fc:	str	x0, [sp, #552]
  40d400:	str	xzr, [sp, #544]
  40d404:	ldr	x0, [sp, #552]
  40d408:	and	x0, x0, #0x7
  40d40c:	cmp	x0, #0x0
  40d410:	b.eq	40d558 <__fxstatat@plt+0xb638>  // b.none
  40d414:	ldr	w0, [sp, #564]
  40d418:	orr	w0, w0, #0x10
  40d41c:	str	w0, [sp, #564]
  40d420:	ldr	x0, [sp, #400]
  40d424:	and	x0, x0, #0xc00000
  40d428:	cmp	x0, #0xc00, lsl #12
  40d42c:	b.eq	40d560 <__fxstatat@plt+0xb640>  // b.none
  40d430:	cmp	x0, #0xc00, lsl #12
  40d434:	b.hi	40d564 <__fxstatat@plt+0xb644>  // b.pmore
  40d438:	cmp	x0, #0x800, lsl #12
  40d43c:	b.eq	40d500 <__fxstatat@plt+0xb5e0>  // b.none
  40d440:	cmp	x0, #0x800, lsl #12
  40d444:	b.hi	40d564 <__fxstatat@plt+0xb644>  // b.pmore
  40d448:	cmp	x0, #0x0
  40d44c:	b.eq	40d45c <__fxstatat@plt+0xb53c>  // b.none
  40d450:	cmp	x0, #0x400, lsl #12
  40d454:	b.eq	40d4a8 <__fxstatat@plt+0xb588>  // b.none
  40d458:	b	40d564 <__fxstatat@plt+0xb644>
  40d45c:	ldr	x0, [sp, #552]
  40d460:	and	x0, x0, #0xf
  40d464:	cmp	x0, #0x4
  40d468:	b.eq	40d560 <__fxstatat@plt+0xb640>  // b.none
  40d46c:	ldr	x0, [sp, #552]
  40d470:	add	x0, x0, #0x4
  40d474:	str	x0, [sp, #144]
  40d478:	ldr	x1, [sp, #144]
  40d47c:	ldr	x0, [sp, #552]
  40d480:	cmp	x1, x0
  40d484:	cset	w0, cc  // cc = lo, ul, last
  40d488:	and	w0, w0, #0xff
  40d48c:	and	x0, x0, #0xff
  40d490:	ldr	x1, [sp, #544]
  40d494:	add	x0, x1, x0
  40d498:	str	x0, [sp, #544]
  40d49c:	ldr	x0, [sp, #144]
  40d4a0:	str	x0, [sp, #552]
  40d4a4:	b	40d560 <__fxstatat@plt+0xb640>
  40d4a8:	ldr	x0, [sp, #648]
  40d4ac:	cmp	x0, #0x0
  40d4b0:	b.ne	40d560 <__fxstatat@plt+0xb640>  // b.any
  40d4b4:	ldr	x0, [sp, #552]
  40d4b8:	and	x0, x0, #0x7
  40d4bc:	cmp	x0, #0x0
  40d4c0:	b.eq	40d560 <__fxstatat@plt+0xb640>  // b.none
  40d4c4:	ldr	x0, [sp, #552]
  40d4c8:	add	x0, x0, #0x8
  40d4cc:	str	x0, [sp, #152]
  40d4d0:	ldr	x1, [sp, #152]
  40d4d4:	ldr	x0, [sp, #552]
  40d4d8:	cmp	x1, x0
  40d4dc:	cset	w0, cc  // cc = lo, ul, last
  40d4e0:	and	w0, w0, #0xff
  40d4e4:	and	x0, x0, #0xff
  40d4e8:	ldr	x1, [sp, #544]
  40d4ec:	add	x0, x1, x0
  40d4f0:	str	x0, [sp, #544]
  40d4f4:	ldr	x0, [sp, #152]
  40d4f8:	str	x0, [sp, #552]
  40d4fc:	b	40d560 <__fxstatat@plt+0xb640>
  40d500:	ldr	x0, [sp, #648]
  40d504:	cmp	x0, #0x0
  40d508:	b.eq	40d560 <__fxstatat@plt+0xb640>  // b.none
  40d50c:	ldr	x0, [sp, #552]
  40d510:	and	x0, x0, #0x7
  40d514:	cmp	x0, #0x0
  40d518:	b.eq	40d560 <__fxstatat@plt+0xb640>  // b.none
  40d51c:	ldr	x0, [sp, #552]
  40d520:	add	x0, x0, #0x8
  40d524:	str	x0, [sp, #160]
  40d528:	ldr	x1, [sp, #160]
  40d52c:	ldr	x0, [sp, #552]
  40d530:	cmp	x1, x0
  40d534:	cset	w0, cc  // cc = lo, ul, last
  40d538:	and	w0, w0, #0xff
  40d53c:	and	x0, x0, #0xff
  40d540:	ldr	x1, [sp, #544]
  40d544:	add	x0, x1, x0
  40d548:	str	x0, [sp, #544]
  40d54c:	ldr	x0, [sp, #160]
  40d550:	str	x0, [sp, #552]
  40d554:	b	40d560 <__fxstatat@plt+0xb640>
  40d558:	nop
  40d55c:	b	40d564 <__fxstatat@plt+0xb644>
  40d560:	nop
  40d564:	ldr	x0, [sp, #544]
  40d568:	and	x0, x0, #0x8000000000000
  40d56c:	cmp	x0, #0x0
  40d570:	b.eq	40d594 <__fxstatat@plt+0xb674>  // b.none
  40d574:	mov	x0, #0x1                   	// #1
  40d578:	str	x0, [sp, #640]
  40d57c:	str	xzr, [sp, #552]
  40d580:	str	xzr, [sp, #544]
  40d584:	ldr	w0, [sp, #564]
  40d588:	orr	w0, w0, #0x10
  40d58c:	str	w0, [sp, #564]
  40d590:	b	40d5bc <__fxstatat@plt+0xb69c>
  40d594:	str	xzr, [sp, #640]
  40d598:	ldr	x0, [sp, #552]
  40d59c:	lsr	x1, x0, #3
  40d5a0:	ldr	x0, [sp, #544]
  40d5a4:	lsl	x0, x0, #61
  40d5a8:	orr	x0, x1, x0
  40d5ac:	str	x0, [sp, #552]
  40d5b0:	ldr	x0, [sp, #544]
  40d5b4:	lsr	x0, x0, #3
  40d5b8:	str	x0, [sp, #544]
  40d5bc:	ldr	w0, [sp, #196]
  40d5c0:	cmp	w0, #0x0
  40d5c4:	b.eq	40d7d0 <__fxstatat@plt+0xb8b0>  // b.none
  40d5c8:	ldr	w0, [sp, #564]
  40d5cc:	and	w0, w0, #0x10
  40d5d0:	cmp	w0, #0x0
  40d5d4:	b.ne	40d5e8 <__fxstatat@plt+0xb6c8>  // b.any
  40d5d8:	ldr	x0, [sp, #400]
  40d5dc:	and	x0, x0, #0x800
  40d5e0:	cmp	x0, #0x0
  40d5e4:	b.eq	40d7d0 <__fxstatat@plt+0xb8b0>  // b.none
  40d5e8:	ldr	w0, [sp, #564]
  40d5ec:	orr	w0, w0, #0x8
  40d5f0:	str	w0, [sp, #564]
  40d5f4:	b	40d7d0 <__fxstatat@plt+0xb8b0>
  40d5f8:	str	xzr, [sp, #640]
  40d5fc:	ldr	x1, [sp, #544]
  40d600:	ldr	x0, [sp, #552]
  40d604:	orr	x0, x1, x0
  40d608:	cmp	x0, #0x0
  40d60c:	b.eq	40d788 <__fxstatat@plt+0xb868>  // b.none
  40d610:	mov	x0, #0x1                   	// #1
  40d614:	str	x0, [sp, #552]
  40d618:	str	xzr, [sp, #544]
  40d61c:	ldr	x0, [sp, #552]
  40d620:	and	x0, x0, #0x7
  40d624:	cmp	x0, #0x0
  40d628:	b.eq	40d770 <__fxstatat@plt+0xb850>  // b.none
  40d62c:	ldr	w0, [sp, #564]
  40d630:	orr	w0, w0, #0x10
  40d634:	str	w0, [sp, #564]
  40d638:	ldr	x0, [sp, #400]
  40d63c:	and	x0, x0, #0xc00000
  40d640:	cmp	x0, #0xc00, lsl #12
  40d644:	b.eq	40d778 <__fxstatat@plt+0xb858>  // b.none
  40d648:	cmp	x0, #0xc00, lsl #12
  40d64c:	b.hi	40d77c <__fxstatat@plt+0xb85c>  // b.pmore
  40d650:	cmp	x0, #0x800, lsl #12
  40d654:	b.eq	40d718 <__fxstatat@plt+0xb7f8>  // b.none
  40d658:	cmp	x0, #0x800, lsl #12
  40d65c:	b.hi	40d77c <__fxstatat@plt+0xb85c>  // b.pmore
  40d660:	cmp	x0, #0x0
  40d664:	b.eq	40d674 <__fxstatat@plt+0xb754>  // b.none
  40d668:	cmp	x0, #0x400, lsl #12
  40d66c:	b.eq	40d6c0 <__fxstatat@plt+0xb7a0>  // b.none
  40d670:	b	40d77c <__fxstatat@plt+0xb85c>
  40d674:	ldr	x0, [sp, #552]
  40d678:	and	x0, x0, #0xf
  40d67c:	cmp	x0, #0x4
  40d680:	b.eq	40d778 <__fxstatat@plt+0xb858>  // b.none
  40d684:	ldr	x0, [sp, #552]
  40d688:	add	x0, x0, #0x4
  40d68c:	str	x0, [sp, #168]
  40d690:	ldr	x1, [sp, #168]
  40d694:	ldr	x0, [sp, #552]
  40d698:	cmp	x1, x0
  40d69c:	cset	w0, cc  // cc = lo, ul, last
  40d6a0:	and	w0, w0, #0xff
  40d6a4:	and	x0, x0, #0xff
  40d6a8:	ldr	x1, [sp, #544]
  40d6ac:	add	x0, x1, x0
  40d6b0:	str	x0, [sp, #544]
  40d6b4:	ldr	x0, [sp, #168]
  40d6b8:	str	x0, [sp, #552]
  40d6bc:	b	40d778 <__fxstatat@plt+0xb858>
  40d6c0:	ldr	x0, [sp, #648]
  40d6c4:	cmp	x0, #0x0
  40d6c8:	b.ne	40d778 <__fxstatat@plt+0xb858>  // b.any
  40d6cc:	ldr	x0, [sp, #552]
  40d6d0:	and	x0, x0, #0x7
  40d6d4:	cmp	x0, #0x0
  40d6d8:	b.eq	40d778 <__fxstatat@plt+0xb858>  // b.none
  40d6dc:	ldr	x0, [sp, #552]
  40d6e0:	add	x0, x0, #0x8
  40d6e4:	str	x0, [sp, #176]
  40d6e8:	ldr	x1, [sp, #176]
  40d6ec:	ldr	x0, [sp, #552]
  40d6f0:	cmp	x1, x0
  40d6f4:	cset	w0, cc  // cc = lo, ul, last
  40d6f8:	and	w0, w0, #0xff
  40d6fc:	and	x0, x0, #0xff
  40d700:	ldr	x1, [sp, #544]
  40d704:	add	x0, x1, x0
  40d708:	str	x0, [sp, #544]
  40d70c:	ldr	x0, [sp, #176]
  40d710:	str	x0, [sp, #552]
  40d714:	b	40d778 <__fxstatat@plt+0xb858>
  40d718:	ldr	x0, [sp, #648]
  40d71c:	cmp	x0, #0x0
  40d720:	b.eq	40d778 <__fxstatat@plt+0xb858>  // b.none
  40d724:	ldr	x0, [sp, #552]
  40d728:	and	x0, x0, #0x7
  40d72c:	cmp	x0, #0x0
  40d730:	b.eq	40d778 <__fxstatat@plt+0xb858>  // b.none
  40d734:	ldr	x0, [sp, #552]
  40d738:	add	x0, x0, #0x8
  40d73c:	str	x0, [sp, #184]
  40d740:	ldr	x1, [sp, #184]
  40d744:	ldr	x0, [sp, #552]
  40d748:	cmp	x1, x0
  40d74c:	cset	w0, cc  // cc = lo, ul, last
  40d750:	and	w0, w0, #0xff
  40d754:	and	x0, x0, #0xff
  40d758:	ldr	x1, [sp, #544]
  40d75c:	add	x0, x1, x0
  40d760:	str	x0, [sp, #544]
  40d764:	ldr	x0, [sp, #184]
  40d768:	str	x0, [sp, #552]
  40d76c:	b	40d778 <__fxstatat@plt+0xb858>
  40d770:	nop
  40d774:	b	40d77c <__fxstatat@plt+0xb85c>
  40d778:	nop
  40d77c:	ldr	x0, [sp, #552]
  40d780:	lsr	x0, x0, #3
  40d784:	str	x0, [sp, #552]
  40d788:	ldr	w0, [sp, #564]
  40d78c:	orr	w0, w0, #0x8
  40d790:	str	w0, [sp, #564]
  40d794:	b	40d7d0 <__fxstatat@plt+0xb8b0>
  40d798:	str	xzr, [sp, #640]
  40d79c:	str	xzr, [sp, #552]
  40d7a0:	str	xzr, [sp, #544]
  40d7a4:	b	40d7d0 <__fxstatat@plt+0xb8b0>
  40d7a8:	mov	x0, #0x7fff                	// #32767
  40d7ac:	str	x0, [sp, #640]
  40d7b0:	str	xzr, [sp, #552]
  40d7b4:	str	xzr, [sp, #544]
  40d7b8:	b	40d7d0 <__fxstatat@plt+0xb8b0>
  40d7bc:	mov	x0, #0x7fff                	// #32767
  40d7c0:	str	x0, [sp, #640]
  40d7c4:	ldr	x0, [sp, #544]
  40d7c8:	orr	x0, x0, #0x800000000000
  40d7cc:	str	x0, [sp, #544]
  40d7d0:	nop
  40d7d4:	ldr	x0, [sp, #552]
  40d7d8:	str	x0, [sp, #48]
  40d7dc:	ldr	x0, [sp, #544]
  40d7e0:	and	x1, x0, #0xffffffffffff
  40d7e4:	ldr	x0, [sp, #56]
  40d7e8:	bfxil	x0, x1, #0, #48
  40d7ec:	str	x0, [sp, #56]
  40d7f0:	ldr	x0, [sp, #640]
  40d7f4:	and	w0, w0, #0x7fff
  40d7f8:	and	w1, w0, #0xffff
  40d7fc:	ldrh	w0, [sp, #62]
  40d800:	bfxil	w0, w1, #0, #15
  40d804:	strh	w0, [sp, #62]
  40d808:	ldr	x0, [sp, #648]
  40d80c:	and	w0, w0, #0x1
  40d810:	and	w1, w0, #0xff
  40d814:	ldrb	w0, [sp, #63]
  40d818:	bfi	w0, w1, #7, #1
  40d81c:	strb	w0, [sp, #63]
  40d820:	ldr	q0, [sp, #48]
  40d824:	str	q0, [sp, #96]
  40d828:	ldrsw	x0, [sp, #564]
  40d82c:	cmp	x0, #0x0
  40d830:	b.eq	40d83c <__fxstatat@plt+0xb91c>  // b.none
  40d834:	ldr	w0, [sp, #564]
  40d838:	bl	40fba8 <__fxstatat@plt+0xdc88>
  40d83c:	ldr	q0, [sp, #96]
  40d840:	ldp	x29, x30, [sp]
  40d844:	add	sp, sp, #0x290
  40d848:	ret
  40d84c:	stp	x29, x30, [sp, #-176]!
  40d850:	mov	x29, sp
  40d854:	str	q0, [sp, #32]
  40d858:	str	q1, [sp, #16]
  40d85c:	str	wzr, [sp, #160]
  40d860:	str	xzr, [sp, #152]
  40d864:	mrs	x0, fpcr
  40d868:	str	x0, [sp, #152]
  40d86c:	ldr	q0, [sp, #32]
  40d870:	str	q0, [sp, #64]
  40d874:	ldr	x0, [sp, #64]
  40d878:	str	x0, [sp, #144]
  40d87c:	ldr	x0, [sp, #72]
  40d880:	ubfx	x0, x0, #0, #48
  40d884:	str	x0, [sp, #136]
  40d888:	ldrh	w0, [sp, #78]
  40d88c:	ubfx	x0, x0, #0, #15
  40d890:	and	w0, w0, #0xffff
  40d894:	and	x0, x0, #0xffff
  40d898:	str	x0, [sp, #128]
  40d89c:	ldrb	w0, [sp, #79]
  40d8a0:	ubfx	x0, x0, #7, #1
  40d8a4:	and	w0, w0, #0xff
  40d8a8:	and	x0, x0, #0xff
  40d8ac:	str	x0, [sp, #120]
  40d8b0:	ldr	q0, [sp, #16]
  40d8b4:	str	q0, [sp, #48]
  40d8b8:	ldr	x0, [sp, #48]
  40d8bc:	str	x0, [sp, #112]
  40d8c0:	ldr	x0, [sp, #56]
  40d8c4:	ubfx	x0, x0, #0, #48
  40d8c8:	str	x0, [sp, #104]
  40d8cc:	ldrh	w0, [sp, #62]
  40d8d0:	ubfx	x0, x0, #0, #15
  40d8d4:	and	w0, w0, #0xffff
  40d8d8:	and	x0, x0, #0xffff
  40d8dc:	str	x0, [sp, #96]
  40d8e0:	ldrb	w0, [sp, #63]
  40d8e4:	ubfx	x0, x0, #7, #1
  40d8e8:	and	w0, w0, #0xff
  40d8ec:	and	x0, x0, #0xff
  40d8f0:	str	x0, [sp, #88]
  40d8f4:	ldr	x1, [sp, #128]
  40d8f8:	mov	x0, #0x7fff                	// #32767
  40d8fc:	cmp	x1, x0
  40d900:	b.ne	40d918 <__fxstatat@plt+0xb9f8>  // b.any
  40d904:	ldr	x1, [sp, #136]
  40d908:	ldr	x0, [sp, #144]
  40d90c:	orr	x0, x1, x0
  40d910:	cmp	x0, #0x0
  40d914:	b.ne	40d93c <__fxstatat@plt+0xba1c>  // b.any
  40d918:	ldr	x1, [sp, #96]
  40d91c:	mov	x0, #0x7fff                	// #32767
  40d920:	cmp	x1, x0
  40d924:	b.ne	40d9ec <__fxstatat@plt+0xbacc>  // b.any
  40d928:	ldr	x1, [sp, #104]
  40d92c:	ldr	x0, [sp, #112]
  40d930:	orr	x0, x1, x0
  40d934:	cmp	x0, #0x0
  40d938:	b.eq	40d9ec <__fxstatat@plt+0xbacc>  // b.none
  40d93c:	mov	w0, #0x1                   	// #1
  40d940:	str	w0, [sp, #164]
  40d944:	str	wzr, [sp, #168]
  40d948:	ldr	x1, [sp, #128]
  40d94c:	mov	x0, #0x7fff                	// #32767
  40d950:	cmp	x1, x0
  40d954:	b.ne	40d984 <__fxstatat@plt+0xba64>  // b.any
  40d958:	ldr	x1, [sp, #136]
  40d95c:	ldr	x0, [sp, #144]
  40d960:	orr	x0, x1, x0
  40d964:	cmp	x0, #0x0
  40d968:	b.eq	40d984 <__fxstatat@plt+0xba64>  // b.none
  40d96c:	ldr	x0, [sp, #136]
  40d970:	and	x0, x0, #0x800000000000
  40d974:	cmp	x0, #0x0
  40d978:	b.ne	40d984 <__fxstatat@plt+0xba64>  // b.any
  40d97c:	mov	w0, #0x1                   	// #1
  40d980:	str	w0, [sp, #168]
  40d984:	ldr	w0, [sp, #168]
  40d988:	cmp	w0, #0x0
  40d98c:	b.ne	40d9dc <__fxstatat@plt+0xbabc>  // b.any
  40d990:	str	wzr, [sp, #172]
  40d994:	ldr	x1, [sp, #96]
  40d998:	mov	x0, #0x7fff                	// #32767
  40d99c:	cmp	x1, x0
  40d9a0:	b.ne	40d9d0 <__fxstatat@plt+0xbab0>  // b.any
  40d9a4:	ldr	x1, [sp, #104]
  40d9a8:	ldr	x0, [sp, #112]
  40d9ac:	orr	x0, x1, x0
  40d9b0:	cmp	x0, #0x0
  40d9b4:	b.eq	40d9d0 <__fxstatat@plt+0xbab0>  // b.none
  40d9b8:	ldr	x0, [sp, #104]
  40d9bc:	and	x0, x0, #0x800000000000
  40d9c0:	cmp	x0, #0x0
  40d9c4:	b.ne	40d9d0 <__fxstatat@plt+0xbab0>  // b.any
  40d9c8:	mov	w0, #0x1                   	// #1
  40d9cc:	str	w0, [sp, #172]
  40d9d0:	ldr	w0, [sp, #172]
  40d9d4:	cmp	w0, #0x0
  40d9d8:	b.eq	40da60 <__fxstatat@plt+0xbb40>  // b.none
  40d9dc:	ldr	w0, [sp, #160]
  40d9e0:	orr	w0, w0, #0x1
  40d9e4:	str	w0, [sp, #160]
  40d9e8:	b	40da60 <__fxstatat@plt+0xbb40>
  40d9ec:	ldr	x1, [sp, #128]
  40d9f0:	ldr	x0, [sp, #96]
  40d9f4:	cmp	x1, x0
  40d9f8:	b.ne	40da4c <__fxstatat@plt+0xbb2c>  // b.any
  40d9fc:	ldr	x1, [sp, #136]
  40da00:	ldr	x0, [sp, #104]
  40da04:	cmp	x1, x0
  40da08:	b.ne	40da4c <__fxstatat@plt+0xbb2c>  // b.any
  40da0c:	ldr	x1, [sp, #144]
  40da10:	ldr	x0, [sp, #112]
  40da14:	cmp	x1, x0
  40da18:	b.ne	40da4c <__fxstatat@plt+0xbb2c>  // b.any
  40da1c:	ldr	x1, [sp, #120]
  40da20:	ldr	x0, [sp, #88]
  40da24:	cmp	x1, x0
  40da28:	b.eq	40da54 <__fxstatat@plt+0xbb34>  // b.none
  40da2c:	ldr	x0, [sp, #128]
  40da30:	cmp	x0, #0x0
  40da34:	b.ne	40da4c <__fxstatat@plt+0xbb2c>  // b.any
  40da38:	ldr	x1, [sp, #136]
  40da3c:	ldr	x0, [sp, #144]
  40da40:	orr	x0, x1, x0
  40da44:	cmp	x0, #0x0
  40da48:	b.eq	40da54 <__fxstatat@plt+0xbb34>  // b.none
  40da4c:	mov	w0, #0x1                   	// #1
  40da50:	b	40da58 <__fxstatat@plt+0xbb38>
  40da54:	mov	w0, #0x0                   	// #0
  40da58:	str	w0, [sp, #164]
  40da5c:	b	40da64 <__fxstatat@plt+0xbb44>
  40da60:	nop
  40da64:	ldrsw	x0, [sp, #160]
  40da68:	cmp	x0, #0x0
  40da6c:	b.eq	40da78 <__fxstatat@plt+0xbb58>  // b.none
  40da70:	ldr	w0, [sp, #160]
  40da74:	bl	40fba8 <__fxstatat@plt+0xdc88>
  40da78:	ldr	w0, [sp, #164]
  40da7c:	ldp	x29, x30, [sp], #176
  40da80:	ret
  40da84:	stp	x29, x30, [sp, #-176]!
  40da88:	mov	x29, sp
  40da8c:	str	q0, [sp, #32]
  40da90:	str	q1, [sp, #16]
  40da94:	str	wzr, [sp, #168]
  40da98:	str	xzr, [sp, #160]
  40da9c:	mrs	x0, fpcr
  40daa0:	str	x0, [sp, #160]
  40daa4:	ldr	q0, [sp, #32]
  40daa8:	str	q0, [sp, #64]
  40daac:	ldr	x0, [sp, #64]
  40dab0:	str	x0, [sp, #152]
  40dab4:	ldr	x0, [sp, #72]
  40dab8:	ubfx	x0, x0, #0, #48
  40dabc:	str	x0, [sp, #144]
  40dac0:	ldrh	w0, [sp, #78]
  40dac4:	ubfx	x0, x0, #0, #15
  40dac8:	and	w0, w0, #0xffff
  40dacc:	and	x0, x0, #0xffff
  40dad0:	str	x0, [sp, #136]
  40dad4:	ldrb	w0, [sp, #79]
  40dad8:	ubfx	x0, x0, #7, #1
  40dadc:	and	w0, w0, #0xff
  40dae0:	and	x0, x0, #0xff
  40dae4:	str	x0, [sp, #128]
  40dae8:	ldr	q0, [sp, #16]
  40daec:	str	q0, [sp, #48]
  40daf0:	ldr	x0, [sp, #48]
  40daf4:	str	x0, [sp, #120]
  40daf8:	ldr	x0, [sp, #56]
  40dafc:	ubfx	x0, x0, #0, #48
  40db00:	str	x0, [sp, #112]
  40db04:	ldrh	w0, [sp, #62]
  40db08:	ubfx	x0, x0, #0, #15
  40db0c:	and	w0, w0, #0xffff
  40db10:	and	x0, x0, #0xffff
  40db14:	str	x0, [sp, #104]
  40db18:	ldrb	w0, [sp, #63]
  40db1c:	ubfx	x0, x0, #7, #1
  40db20:	and	w0, w0, #0xff
  40db24:	and	x0, x0, #0xff
  40db28:	str	x0, [sp, #96]
  40db2c:	ldr	x1, [sp, #136]
  40db30:	mov	x0, #0x7fff                	// #32767
  40db34:	cmp	x1, x0
  40db38:	b.ne	40db50 <__fxstatat@plt+0xbc30>  // b.any
  40db3c:	ldr	x1, [sp, #144]
  40db40:	ldr	x0, [sp, #152]
  40db44:	orr	x0, x1, x0
  40db48:	cmp	x0, #0x0
  40db4c:	b.ne	40db74 <__fxstatat@plt+0xbc54>  // b.any
  40db50:	ldr	x1, [sp, #104]
  40db54:	mov	x0, #0x7fff                	// #32767
  40db58:	cmp	x1, x0
  40db5c:	b.ne	40db8c <__fxstatat@plt+0xbc6c>  // b.any
  40db60:	ldr	x1, [sp, #112]
  40db64:	ldr	x0, [sp, #120]
  40db68:	orr	x0, x1, x0
  40db6c:	cmp	x0, #0x0
  40db70:	b.eq	40db8c <__fxstatat@plt+0xbc6c>  // b.none
  40db74:	mov	w0, #0xfffffffe            	// #-2
  40db78:	str	w0, [sp, #172]
  40db7c:	ldr	w0, [sp, #168]
  40db80:	orr	w0, w0, #0x1
  40db84:	str	w0, [sp, #168]
  40db88:	b	40dd98 <__fxstatat@plt+0xbe78>
  40db8c:	ldr	x0, [sp, #136]
  40db90:	cmp	x0, #0x0
  40db94:	b.ne	40dbb4 <__fxstatat@plt+0xbc94>  // b.any
  40db98:	ldr	x1, [sp, #144]
  40db9c:	ldr	x0, [sp, #152]
  40dba0:	orr	x0, x1, x0
  40dba4:	cmp	x0, #0x0
  40dba8:	b.ne	40dbb4 <__fxstatat@plt+0xbc94>  // b.any
  40dbac:	mov	w0, #0x1                   	// #1
  40dbb0:	b	40dbb8 <__fxstatat@plt+0xbc98>
  40dbb4:	mov	w0, #0x0                   	// #0
  40dbb8:	str	w0, [sp, #92]
  40dbbc:	ldr	x0, [sp, #104]
  40dbc0:	cmp	x0, #0x0
  40dbc4:	b.ne	40dbe4 <__fxstatat@plt+0xbcc4>  // b.any
  40dbc8:	ldr	x1, [sp, #112]
  40dbcc:	ldr	x0, [sp, #120]
  40dbd0:	orr	x0, x1, x0
  40dbd4:	cmp	x0, #0x0
  40dbd8:	b.ne	40dbe4 <__fxstatat@plt+0xbcc4>  // b.any
  40dbdc:	mov	w0, #0x1                   	// #1
  40dbe0:	b	40dbe8 <__fxstatat@plt+0xbcc8>
  40dbe4:	mov	w0, #0x0                   	// #0
  40dbe8:	str	w0, [sp, #88]
  40dbec:	ldr	w0, [sp, #92]
  40dbf0:	cmp	w0, #0x0
  40dbf4:	b.eq	40dc0c <__fxstatat@plt+0xbcec>  // b.none
  40dbf8:	ldr	w0, [sp, #88]
  40dbfc:	cmp	w0, #0x0
  40dc00:	b.eq	40dc0c <__fxstatat@plt+0xbcec>  // b.none
  40dc04:	str	wzr, [sp, #172]
  40dc08:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dc0c:	ldr	w0, [sp, #92]
  40dc10:	cmp	w0, #0x0
  40dc14:	b.eq	40dc38 <__fxstatat@plt+0xbd18>  // b.none
  40dc18:	ldr	x0, [sp, #96]
  40dc1c:	cmp	x0, #0x0
  40dc20:	b.eq	40dc2c <__fxstatat@plt+0xbd0c>  // b.none
  40dc24:	mov	w0, #0x1                   	// #1
  40dc28:	b	40dc30 <__fxstatat@plt+0xbd10>
  40dc2c:	mov	w0, #0xffffffff            	// #-1
  40dc30:	str	w0, [sp, #172]
  40dc34:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dc38:	ldr	w0, [sp, #88]
  40dc3c:	cmp	w0, #0x0
  40dc40:	b.eq	40dc64 <__fxstatat@plt+0xbd44>  // b.none
  40dc44:	ldr	x0, [sp, #128]
  40dc48:	cmp	x0, #0x0
  40dc4c:	b.eq	40dc58 <__fxstatat@plt+0xbd38>  // b.none
  40dc50:	mov	w0, #0xffffffff            	// #-1
  40dc54:	b	40dc5c <__fxstatat@plt+0xbd3c>
  40dc58:	mov	w0, #0x1                   	// #1
  40dc5c:	str	w0, [sp, #172]
  40dc60:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dc64:	ldr	x1, [sp, #128]
  40dc68:	ldr	x0, [sp, #96]
  40dc6c:	cmp	x1, x0
  40dc70:	b.eq	40dc94 <__fxstatat@plt+0xbd74>  // b.none
  40dc74:	ldr	x0, [sp, #128]
  40dc78:	cmp	x0, #0x0
  40dc7c:	b.eq	40dc88 <__fxstatat@plt+0xbd68>  // b.none
  40dc80:	mov	w0, #0xffffffff            	// #-1
  40dc84:	b	40dc8c <__fxstatat@plt+0xbd6c>
  40dc88:	mov	w0, #0x1                   	// #1
  40dc8c:	str	w0, [sp, #172]
  40dc90:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dc94:	ldr	x1, [sp, #136]
  40dc98:	ldr	x0, [sp, #104]
  40dc9c:	cmp	x1, x0
  40dca0:	b.le	40dcc4 <__fxstatat@plt+0xbda4>
  40dca4:	ldr	x0, [sp, #128]
  40dca8:	cmp	x0, #0x0
  40dcac:	b.eq	40dcb8 <__fxstatat@plt+0xbd98>  // b.none
  40dcb0:	mov	w0, #0xffffffff            	// #-1
  40dcb4:	b	40dcbc <__fxstatat@plt+0xbd9c>
  40dcb8:	mov	w0, #0x1                   	// #1
  40dcbc:	str	w0, [sp, #172]
  40dcc0:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dcc4:	ldr	x1, [sp, #136]
  40dcc8:	ldr	x0, [sp, #104]
  40dccc:	cmp	x1, x0
  40dcd0:	b.ge	40dcf4 <__fxstatat@plt+0xbdd4>  // b.tcont
  40dcd4:	ldr	x0, [sp, #128]
  40dcd8:	cmp	x0, #0x0
  40dcdc:	b.eq	40dce8 <__fxstatat@plt+0xbdc8>  // b.none
  40dce0:	mov	w0, #0x1                   	// #1
  40dce4:	b	40dcec <__fxstatat@plt+0xbdcc>
  40dce8:	mov	w0, #0xffffffff            	// #-1
  40dcec:	str	w0, [sp, #172]
  40dcf0:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dcf4:	ldr	x1, [sp, #144]
  40dcf8:	ldr	x0, [sp, #112]
  40dcfc:	cmp	x1, x0
  40dd00:	b.hi	40dd24 <__fxstatat@plt+0xbe04>  // b.pmore
  40dd04:	ldr	x1, [sp, #144]
  40dd08:	ldr	x0, [sp, #112]
  40dd0c:	cmp	x1, x0
  40dd10:	b.ne	40dd44 <__fxstatat@plt+0xbe24>  // b.any
  40dd14:	ldr	x1, [sp, #152]
  40dd18:	ldr	x0, [sp, #120]
  40dd1c:	cmp	x1, x0
  40dd20:	b.ls	40dd44 <__fxstatat@plt+0xbe24>  // b.plast
  40dd24:	ldr	x0, [sp, #128]
  40dd28:	cmp	x0, #0x0
  40dd2c:	b.eq	40dd38 <__fxstatat@plt+0xbe18>  // b.none
  40dd30:	mov	w0, #0xffffffff            	// #-1
  40dd34:	b	40dd3c <__fxstatat@plt+0xbe1c>
  40dd38:	mov	w0, #0x1                   	// #1
  40dd3c:	str	w0, [sp, #172]
  40dd40:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dd44:	ldr	x1, [sp, #112]
  40dd48:	ldr	x0, [sp, #144]
  40dd4c:	cmp	x1, x0
  40dd50:	b.hi	40dd74 <__fxstatat@plt+0xbe54>  // b.pmore
  40dd54:	ldr	x1, [sp, #112]
  40dd58:	ldr	x0, [sp, #144]
  40dd5c:	cmp	x1, x0
  40dd60:	b.ne	40dd94 <__fxstatat@plt+0xbe74>  // b.any
  40dd64:	ldr	x1, [sp, #120]
  40dd68:	ldr	x0, [sp, #152]
  40dd6c:	cmp	x1, x0
  40dd70:	b.ls	40dd94 <__fxstatat@plt+0xbe74>  // b.plast
  40dd74:	ldr	x0, [sp, #128]
  40dd78:	cmp	x0, #0x0
  40dd7c:	b.eq	40dd88 <__fxstatat@plt+0xbe68>  // b.none
  40dd80:	mov	w0, #0x1                   	// #1
  40dd84:	b	40dd8c <__fxstatat@plt+0xbe6c>
  40dd88:	mov	w0, #0xffffffff            	// #-1
  40dd8c:	str	w0, [sp, #172]
  40dd90:	b	40dd98 <__fxstatat@plt+0xbe78>
  40dd94:	str	wzr, [sp, #172]
  40dd98:	ldrsw	x0, [sp, #168]
  40dd9c:	cmp	x0, #0x0
  40dda0:	b.eq	40ddac <__fxstatat@plt+0xbe8c>  // b.none
  40dda4:	ldr	w0, [sp, #168]
  40dda8:	bl	40fba8 <__fxstatat@plt+0xdc88>
  40ddac:	ldr	w0, [sp, #172]
  40ddb0:	ldp	x29, x30, [sp], #176
  40ddb4:	ret
  40ddb8:	stp	x29, x30, [sp, #-176]!
  40ddbc:	mov	x29, sp
  40ddc0:	str	q0, [sp, #32]
  40ddc4:	str	q1, [sp, #16]
  40ddc8:	str	wzr, [sp, #168]
  40ddcc:	str	xzr, [sp, #160]
  40ddd0:	mrs	x0, fpcr
  40ddd4:	str	x0, [sp, #160]
  40ddd8:	ldr	q0, [sp, #32]
  40dddc:	str	q0, [sp, #64]
  40dde0:	ldr	x0, [sp, #64]
  40dde4:	str	x0, [sp, #152]
  40dde8:	ldr	x0, [sp, #72]
  40ddec:	ubfx	x0, x0, #0, #48
  40ddf0:	str	x0, [sp, #144]
  40ddf4:	ldrh	w0, [sp, #78]
  40ddf8:	ubfx	x0, x0, #0, #15
  40ddfc:	and	w0, w0, #0xffff
  40de00:	and	x0, x0, #0xffff
  40de04:	str	x0, [sp, #136]
  40de08:	ldrb	w0, [sp, #79]
  40de0c:	ubfx	x0, x0, #7, #1
  40de10:	and	w0, w0, #0xff
  40de14:	and	x0, x0, #0xff
  40de18:	str	x0, [sp, #128]
  40de1c:	ldr	q0, [sp, #16]
  40de20:	str	q0, [sp, #48]
  40de24:	ldr	x0, [sp, #48]
  40de28:	str	x0, [sp, #120]
  40de2c:	ldr	x0, [sp, #56]
  40de30:	ubfx	x0, x0, #0, #48
  40de34:	str	x0, [sp, #112]
  40de38:	ldrh	w0, [sp, #62]
  40de3c:	ubfx	x0, x0, #0, #15
  40de40:	and	w0, w0, #0xffff
  40de44:	and	x0, x0, #0xffff
  40de48:	str	x0, [sp, #104]
  40de4c:	ldrb	w0, [sp, #63]
  40de50:	ubfx	x0, x0, #7, #1
  40de54:	and	w0, w0, #0xff
  40de58:	and	x0, x0, #0xff
  40de5c:	str	x0, [sp, #96]
  40de60:	ldr	x1, [sp, #136]
  40de64:	mov	x0, #0x7fff                	// #32767
  40de68:	cmp	x1, x0
  40de6c:	b.ne	40de84 <__fxstatat@plt+0xbf64>  // b.any
  40de70:	ldr	x1, [sp, #144]
  40de74:	ldr	x0, [sp, #152]
  40de78:	orr	x0, x1, x0
  40de7c:	cmp	x0, #0x0
  40de80:	b.ne	40dea8 <__fxstatat@plt+0xbf88>  // b.any
  40de84:	ldr	x1, [sp, #104]
  40de88:	mov	x0, #0x7fff                	// #32767
  40de8c:	cmp	x1, x0
  40de90:	b.ne	40dec0 <__fxstatat@plt+0xbfa0>  // b.any
  40de94:	ldr	x1, [sp, #112]
  40de98:	ldr	x0, [sp, #120]
  40de9c:	orr	x0, x1, x0
  40dea0:	cmp	x0, #0x0
  40dea4:	b.eq	40dec0 <__fxstatat@plt+0xbfa0>  // b.none
  40dea8:	mov	w0, #0x2                   	// #2
  40deac:	str	w0, [sp, #172]
  40deb0:	ldr	w0, [sp, #168]
  40deb4:	orr	w0, w0, #0x1
  40deb8:	str	w0, [sp, #168]
  40debc:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40dec0:	ldr	x0, [sp, #136]
  40dec4:	cmp	x0, #0x0
  40dec8:	b.ne	40dee8 <__fxstatat@plt+0xbfc8>  // b.any
  40decc:	ldr	x1, [sp, #144]
  40ded0:	ldr	x0, [sp, #152]
  40ded4:	orr	x0, x1, x0
  40ded8:	cmp	x0, #0x0
  40dedc:	b.ne	40dee8 <__fxstatat@plt+0xbfc8>  // b.any
  40dee0:	mov	w0, #0x1                   	// #1
  40dee4:	b	40deec <__fxstatat@plt+0xbfcc>
  40dee8:	mov	w0, #0x0                   	// #0
  40deec:	str	w0, [sp, #92]
  40def0:	ldr	x0, [sp, #104]
  40def4:	cmp	x0, #0x0
  40def8:	b.ne	40df18 <__fxstatat@plt+0xbff8>  // b.any
  40defc:	ldr	x1, [sp, #112]
  40df00:	ldr	x0, [sp, #120]
  40df04:	orr	x0, x1, x0
  40df08:	cmp	x0, #0x0
  40df0c:	b.ne	40df18 <__fxstatat@plt+0xbff8>  // b.any
  40df10:	mov	w0, #0x1                   	// #1
  40df14:	b	40df1c <__fxstatat@plt+0xbffc>
  40df18:	mov	w0, #0x0                   	// #0
  40df1c:	str	w0, [sp, #88]
  40df20:	ldr	w0, [sp, #92]
  40df24:	cmp	w0, #0x0
  40df28:	b.eq	40df40 <__fxstatat@plt+0xc020>  // b.none
  40df2c:	ldr	w0, [sp, #88]
  40df30:	cmp	w0, #0x0
  40df34:	b.eq	40df40 <__fxstatat@plt+0xc020>  // b.none
  40df38:	str	wzr, [sp, #172]
  40df3c:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40df40:	ldr	w0, [sp, #92]
  40df44:	cmp	w0, #0x0
  40df48:	b.eq	40df6c <__fxstatat@plt+0xc04c>  // b.none
  40df4c:	ldr	x0, [sp, #96]
  40df50:	cmp	x0, #0x0
  40df54:	b.eq	40df60 <__fxstatat@plt+0xc040>  // b.none
  40df58:	mov	w0, #0x1                   	// #1
  40df5c:	b	40df64 <__fxstatat@plt+0xc044>
  40df60:	mov	w0, #0xffffffff            	// #-1
  40df64:	str	w0, [sp, #172]
  40df68:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40df6c:	ldr	w0, [sp, #88]
  40df70:	cmp	w0, #0x0
  40df74:	b.eq	40df98 <__fxstatat@plt+0xc078>  // b.none
  40df78:	ldr	x0, [sp, #128]
  40df7c:	cmp	x0, #0x0
  40df80:	b.eq	40df8c <__fxstatat@plt+0xc06c>  // b.none
  40df84:	mov	w0, #0xffffffff            	// #-1
  40df88:	b	40df90 <__fxstatat@plt+0xc070>
  40df8c:	mov	w0, #0x1                   	// #1
  40df90:	str	w0, [sp, #172]
  40df94:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40df98:	ldr	x1, [sp, #128]
  40df9c:	ldr	x0, [sp, #96]
  40dfa0:	cmp	x1, x0
  40dfa4:	b.eq	40dfc8 <__fxstatat@plt+0xc0a8>  // b.none
  40dfa8:	ldr	x0, [sp, #128]
  40dfac:	cmp	x0, #0x0
  40dfb0:	b.eq	40dfbc <__fxstatat@plt+0xc09c>  // b.none
  40dfb4:	mov	w0, #0xffffffff            	// #-1
  40dfb8:	b	40dfc0 <__fxstatat@plt+0xc0a0>
  40dfbc:	mov	w0, #0x1                   	// #1
  40dfc0:	str	w0, [sp, #172]
  40dfc4:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40dfc8:	ldr	x1, [sp, #136]
  40dfcc:	ldr	x0, [sp, #104]
  40dfd0:	cmp	x1, x0
  40dfd4:	b.le	40dff8 <__fxstatat@plt+0xc0d8>
  40dfd8:	ldr	x0, [sp, #128]
  40dfdc:	cmp	x0, #0x0
  40dfe0:	b.eq	40dfec <__fxstatat@plt+0xc0cc>  // b.none
  40dfe4:	mov	w0, #0xffffffff            	// #-1
  40dfe8:	b	40dff0 <__fxstatat@plt+0xc0d0>
  40dfec:	mov	w0, #0x1                   	// #1
  40dff0:	str	w0, [sp, #172]
  40dff4:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40dff8:	ldr	x1, [sp, #136]
  40dffc:	ldr	x0, [sp, #104]
  40e000:	cmp	x1, x0
  40e004:	b.ge	40e028 <__fxstatat@plt+0xc108>  // b.tcont
  40e008:	ldr	x0, [sp, #128]
  40e00c:	cmp	x0, #0x0
  40e010:	b.eq	40e01c <__fxstatat@plt+0xc0fc>  // b.none
  40e014:	mov	w0, #0x1                   	// #1
  40e018:	b	40e020 <__fxstatat@plt+0xc100>
  40e01c:	mov	w0, #0xffffffff            	// #-1
  40e020:	str	w0, [sp, #172]
  40e024:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40e028:	ldr	x1, [sp, #144]
  40e02c:	ldr	x0, [sp, #112]
  40e030:	cmp	x1, x0
  40e034:	b.hi	40e058 <__fxstatat@plt+0xc138>  // b.pmore
  40e038:	ldr	x1, [sp, #144]
  40e03c:	ldr	x0, [sp, #112]
  40e040:	cmp	x1, x0
  40e044:	b.ne	40e078 <__fxstatat@plt+0xc158>  // b.any
  40e048:	ldr	x1, [sp, #152]
  40e04c:	ldr	x0, [sp, #120]
  40e050:	cmp	x1, x0
  40e054:	b.ls	40e078 <__fxstatat@plt+0xc158>  // b.plast
  40e058:	ldr	x0, [sp, #128]
  40e05c:	cmp	x0, #0x0
  40e060:	b.eq	40e06c <__fxstatat@plt+0xc14c>  // b.none
  40e064:	mov	w0, #0xffffffff            	// #-1
  40e068:	b	40e070 <__fxstatat@plt+0xc150>
  40e06c:	mov	w0, #0x1                   	// #1
  40e070:	str	w0, [sp, #172]
  40e074:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40e078:	ldr	x1, [sp, #112]
  40e07c:	ldr	x0, [sp, #144]
  40e080:	cmp	x1, x0
  40e084:	b.hi	40e0a8 <__fxstatat@plt+0xc188>  // b.pmore
  40e088:	ldr	x1, [sp, #112]
  40e08c:	ldr	x0, [sp, #144]
  40e090:	cmp	x1, x0
  40e094:	b.ne	40e0c8 <__fxstatat@plt+0xc1a8>  // b.any
  40e098:	ldr	x1, [sp, #120]
  40e09c:	ldr	x0, [sp, #152]
  40e0a0:	cmp	x1, x0
  40e0a4:	b.ls	40e0c8 <__fxstatat@plt+0xc1a8>  // b.plast
  40e0a8:	ldr	x0, [sp, #128]
  40e0ac:	cmp	x0, #0x0
  40e0b0:	b.eq	40e0bc <__fxstatat@plt+0xc19c>  // b.none
  40e0b4:	mov	w0, #0x1                   	// #1
  40e0b8:	b	40e0c0 <__fxstatat@plt+0xc1a0>
  40e0bc:	mov	w0, #0xffffffff            	// #-1
  40e0c0:	str	w0, [sp, #172]
  40e0c4:	b	40e0cc <__fxstatat@plt+0xc1ac>
  40e0c8:	str	wzr, [sp, #172]
  40e0cc:	ldrsw	x0, [sp, #168]
  40e0d0:	cmp	x0, #0x0
  40e0d4:	b.eq	40e0e0 <__fxstatat@plt+0xc1c0>  // b.none
  40e0d8:	ldr	w0, [sp, #168]
  40e0dc:	bl	40fba8 <__fxstatat@plt+0xdc88>
  40e0e0:	ldr	w0, [sp, #172]
  40e0e4:	ldp	x29, x30, [sp], #176
  40e0e8:	ret
  40e0ec:	sub	sp, sp, #0x2a0
  40e0f0:	stp	x29, x30, [sp]
  40e0f4:	mov	x29, sp
  40e0f8:	str	q0, [sp, #32]
  40e0fc:	str	q1, [sp, #16]
  40e100:	str	wzr, [sp, #596]
  40e104:	str	xzr, [sp, #488]
  40e108:	mrs	x0, fpcr
  40e10c:	str	x0, [sp, #488]
  40e110:	ldr	q0, [sp, #32]
  40e114:	str	q0, [sp, #112]
  40e118:	ldr	x0, [sp, #112]
  40e11c:	str	x0, [sp, #608]
  40e120:	ldr	x0, [sp, #120]
  40e124:	ubfx	x0, x0, #0, #48
  40e128:	str	x0, [sp, #616]
  40e12c:	ldrh	w0, [sp, #126]
  40e130:	ubfx	x0, x0, #0, #15
  40e134:	and	w0, w0, #0xffff
  40e138:	and	x0, x0, #0xffff
  40e13c:	str	x0, [sp, #600]
  40e140:	ldrb	w0, [sp, #127]
  40e144:	ubfx	x0, x0, #7, #1
  40e148:	and	w0, w0, #0xff
  40e14c:	and	x0, x0, #0xff
  40e150:	str	x0, [sp, #480]
  40e154:	ldr	x0, [sp, #600]
  40e158:	cmp	x0, #0x0
  40e15c:	b.eq	40e1b8 <__fxstatat@plt+0xc298>  // b.none
  40e160:	ldr	x1, [sp, #600]
  40e164:	mov	x0, #0x7fff                	// #32767
  40e168:	cmp	x1, x0
  40e16c:	b.eq	40e2ac <__fxstatat@plt+0xc38c>  // b.none
  40e170:	ldr	x0, [sp, #616]
  40e174:	orr	x0, x0, #0x1000000000000
  40e178:	str	x0, [sp, #616]
  40e17c:	ldr	x0, [sp, #616]
  40e180:	lsl	x1, x0, #3
  40e184:	ldr	x0, [sp, #608]
  40e188:	lsr	x0, x0, #61
  40e18c:	orr	x0, x1, x0
  40e190:	str	x0, [sp, #616]
  40e194:	ldr	x0, [sp, #608]
  40e198:	lsl	x0, x0, #3
  40e19c:	str	x0, [sp, #608]
  40e1a0:	ldr	x1, [sp, #600]
  40e1a4:	mov	x0, #0xffffffffffffc001    	// #-16383
  40e1a8:	add	x0, x1, x0
  40e1ac:	str	x0, [sp, #600]
  40e1b0:	str	xzr, [sp, #584]
  40e1b4:	b	40e2f0 <__fxstatat@plt+0xc3d0>
  40e1b8:	ldr	x1, [sp, #616]
  40e1bc:	ldr	x0, [sp, #608]
  40e1c0:	orr	x0, x1, x0
  40e1c4:	cmp	x0, #0x0
  40e1c8:	b.ne	40e1d8 <__fxstatat@plt+0xc2b8>  // b.any
  40e1cc:	mov	x0, #0x1                   	// #1
  40e1d0:	str	x0, [sp, #584]
  40e1d4:	b	40e2f0 <__fxstatat@plt+0xc3d0>
  40e1d8:	ldr	x0, [sp, #616]
  40e1dc:	cmp	x0, #0x0
  40e1e0:	b.eq	40e1f8 <__fxstatat@plt+0xc2d8>  // b.none
  40e1e4:	ldr	x0, [sp, #616]
  40e1e8:	clz	x0, x0
  40e1ec:	sxtw	x0, w0
  40e1f0:	str	x0, [sp, #552]
  40e1f4:	b	40e214 <__fxstatat@plt+0xc2f4>
  40e1f8:	ldr	x0, [sp, #608]
  40e1fc:	clz	x0, x0
  40e200:	sxtw	x0, w0
  40e204:	str	x0, [sp, #552]
  40e208:	ldr	x0, [sp, #552]
  40e20c:	add	x0, x0, #0x40
  40e210:	str	x0, [sp, #552]
  40e214:	ldr	x0, [sp, #552]
  40e218:	sub	x0, x0, #0xf
  40e21c:	str	x0, [sp, #552]
  40e220:	ldr	x0, [sp, #552]
  40e224:	cmp	x0, #0x3c
  40e228:	b.gt	40e274 <__fxstatat@plt+0xc354>
  40e22c:	ldr	x0, [sp, #552]
  40e230:	add	w0, w0, #0x3
  40e234:	ldr	x1, [sp, #616]
  40e238:	lsl	x1, x1, x0
  40e23c:	ldr	x0, [sp, #552]
  40e240:	mov	w2, w0
  40e244:	mov	w0, #0x3d                  	// #61
  40e248:	sub	w0, w0, w2
  40e24c:	ldr	x2, [sp, #608]
  40e250:	lsr	x0, x2, x0
  40e254:	orr	x0, x1, x0
  40e258:	str	x0, [sp, #616]
  40e25c:	ldr	x0, [sp, #552]
  40e260:	add	w0, w0, #0x3
  40e264:	ldr	x1, [sp, #608]
  40e268:	lsl	x0, x1, x0
  40e26c:	str	x0, [sp, #608]
  40e270:	b	40e28c <__fxstatat@plt+0xc36c>
  40e274:	ldr	x0, [sp, #552]
  40e278:	sub	w0, w0, #0x3d
  40e27c:	ldr	x1, [sp, #608]
  40e280:	lsl	x0, x1, x0
  40e284:	str	x0, [sp, #616]
  40e288:	str	xzr, [sp, #608]
  40e28c:	ldr	x1, [sp, #552]
  40e290:	mov	x0, #0x3ffe                	// #16382
  40e294:	add	x0, x1, x0
  40e298:	ldr	x1, [sp, #600]
  40e29c:	sub	x0, x1, x0
  40e2a0:	str	x0, [sp, #600]
  40e2a4:	str	xzr, [sp, #584]
  40e2a8:	b	40e2f0 <__fxstatat@plt+0xc3d0>
  40e2ac:	ldr	x1, [sp, #616]
  40e2b0:	ldr	x0, [sp, #608]
  40e2b4:	orr	x0, x1, x0
  40e2b8:	cmp	x0, #0x0
  40e2bc:	b.ne	40e2cc <__fxstatat@plt+0xc3ac>  // b.any
  40e2c0:	mov	x0, #0x2                   	// #2
  40e2c4:	str	x0, [sp, #584]
  40e2c8:	b	40e2f0 <__fxstatat@plt+0xc3d0>
  40e2cc:	mov	x0, #0x3                   	// #3
  40e2d0:	str	x0, [sp, #584]
  40e2d4:	ldr	x0, [sp, #616]
  40e2d8:	and	x0, x0, #0x800000000000
  40e2dc:	cmp	x0, #0x0
  40e2e0:	b.ne	40e2f0 <__fxstatat@plt+0xc3d0>  // b.any
  40e2e4:	ldr	w0, [sp, #596]
  40e2e8:	orr	w0, w0, #0x1
  40e2ec:	str	w0, [sp, #596]
  40e2f0:	nop
  40e2f4:	ldr	q0, [sp, #16]
  40e2f8:	str	q0, [sp, #96]
  40e2fc:	ldr	x0, [sp, #96]
  40e300:	str	x0, [sp, #640]
  40e304:	ldr	x0, [sp, #104]
  40e308:	ubfx	x0, x0, #0, #48
  40e30c:	str	x0, [sp, #648]
  40e310:	ldrh	w0, [sp, #110]
  40e314:	ubfx	x0, x0, #0, #15
  40e318:	and	w0, w0, #0xffff
  40e31c:	and	x0, x0, #0xffff
  40e320:	str	x0, [sp, #624]
  40e324:	ldrb	w0, [sp, #111]
  40e328:	ubfx	x0, x0, #7, #1
  40e32c:	and	w0, w0, #0xff
  40e330:	and	x0, x0, #0xff
  40e334:	str	x0, [sp, #472]
  40e338:	ldr	x0, [sp, #624]
  40e33c:	cmp	x0, #0x0
  40e340:	b.eq	40e39c <__fxstatat@plt+0xc47c>  // b.none
  40e344:	ldr	x1, [sp, #624]
  40e348:	mov	x0, #0x7fff                	// #32767
  40e34c:	cmp	x1, x0
  40e350:	b.eq	40e490 <__fxstatat@plt+0xc570>  // b.none
  40e354:	ldr	x0, [sp, #648]
  40e358:	orr	x0, x0, #0x1000000000000
  40e35c:	str	x0, [sp, #648]
  40e360:	ldr	x0, [sp, #648]
  40e364:	lsl	x1, x0, #3
  40e368:	ldr	x0, [sp, #640]
  40e36c:	lsr	x0, x0, #61
  40e370:	orr	x0, x1, x0
  40e374:	str	x0, [sp, #648]
  40e378:	ldr	x0, [sp, #640]
  40e37c:	lsl	x0, x0, #3
  40e380:	str	x0, [sp, #640]
  40e384:	ldr	x1, [sp, #624]
  40e388:	mov	x0, #0xffffffffffffc001    	// #-16383
  40e38c:	add	x0, x1, x0
  40e390:	str	x0, [sp, #624]
  40e394:	str	xzr, [sp, #632]
  40e398:	b	40e4d4 <__fxstatat@plt+0xc5b4>
  40e39c:	ldr	x1, [sp, #648]
  40e3a0:	ldr	x0, [sp, #640]
  40e3a4:	orr	x0, x1, x0
  40e3a8:	cmp	x0, #0x0
  40e3ac:	b.ne	40e3bc <__fxstatat@plt+0xc49c>  // b.any
  40e3b0:	mov	x0, #0x1                   	// #1
  40e3b4:	str	x0, [sp, #632]
  40e3b8:	b	40e4d4 <__fxstatat@plt+0xc5b4>
  40e3bc:	ldr	x0, [sp, #648]
  40e3c0:	cmp	x0, #0x0
  40e3c4:	b.eq	40e3dc <__fxstatat@plt+0xc4bc>  // b.none
  40e3c8:	ldr	x0, [sp, #648]
  40e3cc:	clz	x0, x0
  40e3d0:	sxtw	x0, w0
  40e3d4:	str	x0, [sp, #544]
  40e3d8:	b	40e3f8 <__fxstatat@plt+0xc4d8>
  40e3dc:	ldr	x0, [sp, #640]
  40e3e0:	clz	x0, x0
  40e3e4:	sxtw	x0, w0
  40e3e8:	str	x0, [sp, #544]
  40e3ec:	ldr	x0, [sp, #544]
  40e3f0:	add	x0, x0, #0x40
  40e3f4:	str	x0, [sp, #544]
  40e3f8:	ldr	x0, [sp, #544]
  40e3fc:	sub	x0, x0, #0xf
  40e400:	str	x0, [sp, #544]
  40e404:	ldr	x0, [sp, #544]
  40e408:	cmp	x0, #0x3c
  40e40c:	b.gt	40e458 <__fxstatat@plt+0xc538>
  40e410:	ldr	x0, [sp, #544]
  40e414:	add	w0, w0, #0x3
  40e418:	ldr	x1, [sp, #648]
  40e41c:	lsl	x1, x1, x0
  40e420:	ldr	x0, [sp, #544]
  40e424:	mov	w2, w0
  40e428:	mov	w0, #0x3d                  	// #61
  40e42c:	sub	w0, w0, w2
  40e430:	ldr	x2, [sp, #640]
  40e434:	lsr	x0, x2, x0
  40e438:	orr	x0, x1, x0
  40e43c:	str	x0, [sp, #648]
  40e440:	ldr	x0, [sp, #544]
  40e444:	add	w0, w0, #0x3
  40e448:	ldr	x1, [sp, #640]
  40e44c:	lsl	x0, x1, x0
  40e450:	str	x0, [sp, #640]
  40e454:	b	40e470 <__fxstatat@plt+0xc550>
  40e458:	ldr	x0, [sp, #544]
  40e45c:	sub	w0, w0, #0x3d
  40e460:	ldr	x1, [sp, #640]
  40e464:	lsl	x0, x1, x0
  40e468:	str	x0, [sp, #648]
  40e46c:	str	xzr, [sp, #640]
  40e470:	ldr	x1, [sp, #544]
  40e474:	mov	x0, #0x3ffe                	// #16382
  40e478:	add	x0, x1, x0
  40e47c:	ldr	x1, [sp, #624]
  40e480:	sub	x0, x1, x0
  40e484:	str	x0, [sp, #624]
  40e488:	str	xzr, [sp, #632]
  40e48c:	b	40e4d4 <__fxstatat@plt+0xc5b4>
  40e490:	ldr	x1, [sp, #648]
  40e494:	ldr	x0, [sp, #640]
  40e498:	orr	x0, x1, x0
  40e49c:	cmp	x0, #0x0
  40e4a0:	b.ne	40e4b0 <__fxstatat@plt+0xc590>  // b.any
  40e4a4:	mov	x0, #0x2                   	// #2
  40e4a8:	str	x0, [sp, #632]
  40e4ac:	b	40e4d4 <__fxstatat@plt+0xc5b4>
  40e4b0:	mov	x0, #0x3                   	// #3
  40e4b4:	str	x0, [sp, #632]
  40e4b8:	ldr	x0, [sp, #648]
  40e4bc:	and	x0, x0, #0x800000000000
  40e4c0:	cmp	x0, #0x0
  40e4c4:	b.ne	40e4d4 <__fxstatat@plt+0xc5b4>  // b.any
  40e4c8:	ldr	w0, [sp, #596]
  40e4cc:	orr	w0, w0, #0x1
  40e4d0:	str	w0, [sp, #596]
  40e4d4:	nop
  40e4d8:	ldr	x1, [sp, #480]
  40e4dc:	ldr	x0, [sp, #472]
  40e4e0:	eor	x0, x1, x0
  40e4e4:	str	x0, [sp, #656]
  40e4e8:	ldr	x1, [sp, #600]
  40e4ec:	ldr	x0, [sp, #624]
  40e4f0:	add	x0, x1, x0
  40e4f4:	add	x0, x0, #0x1
  40e4f8:	str	x0, [sp, #576]
  40e4fc:	ldr	x0, [sp, #584]
  40e500:	lsl	x1, x0, #2
  40e504:	ldr	x0, [sp, #632]
  40e508:	orr	x0, x1, x0
  40e50c:	cmp	x0, #0xf
  40e510:	b.eq	40ed20 <__fxstatat@plt+0xce00>  // b.none
  40e514:	cmp	x0, #0xf
  40e518:	b.gt	40edf4 <__fxstatat@plt+0xced4>
  40e51c:	cmp	x0, #0xe
  40e520:	b.gt	40edf4 <__fxstatat@plt+0xced4>
  40e524:	cmp	x0, #0xc
  40e528:	b.ge	40ed80 <__fxstatat@plt+0xce60>  // b.tcont
  40e52c:	cmp	x0, #0xb
  40e530:	b.eq	40eda4 <__fxstatat@plt+0xce84>  // b.none
  40e534:	cmp	x0, #0xb
  40e538:	b.gt	40edf4 <__fxstatat@plt+0xced4>
  40e53c:	cmp	x0, #0xa
  40e540:	b.gt	40edf4 <__fxstatat@plt+0xced4>
  40e544:	cmp	x0, #0x3
  40e548:	b.ge	40e56c <__fxstatat@plt+0xc64c>  // b.tcont
  40e54c:	cmp	x0, #0x0
  40e550:	b.eq	40e5d0 <__fxstatat@plt+0xc6b0>  // b.none
  40e554:	cmp	x0, #0x0
  40e558:	b.lt	40edf4 <__fxstatat@plt+0xced4>  // b.tstop
  40e55c:	sub	x0, x0, #0x1
  40e560:	cmp	x0, #0x1
  40e564:	b.hi	40edf4 <__fxstatat@plt+0xced4>  // b.pmore
  40e568:	b	40edac <__fxstatat@plt+0xce8c>
  40e56c:	mov	w1, w0
  40e570:	mov	x0, #0x1                   	// #1
  40e574:	lsl	x0, x0, x1
  40e578:	mov	x1, #0x530                 	// #1328
  40e57c:	and	x1, x0, x1
  40e580:	cmp	x1, #0x0
  40e584:	cset	w1, ne  // ne = any
  40e588:	and	w1, w1, #0xff
  40e58c:	cmp	w1, #0x0
  40e590:	b.ne	40ed88 <__fxstatat@plt+0xce68>  // b.any
  40e594:	mov	x1, #0x240                 	// #576
  40e598:	and	x1, x0, x1
  40e59c:	cmp	x1, #0x0
  40e5a0:	cset	w1, ne  // ne = any
  40e5a4:	and	w1, w1, #0xff
  40e5a8:	cmp	w1, #0x0
  40e5ac:	b.ne	40edc8 <__fxstatat@plt+0xcea8>  // b.any
  40e5b0:	mov	x1, #0x88                  	// #136
  40e5b4:	and	x0, x0, x1
  40e5b8:	cmp	x0, #0x0
  40e5bc:	cset	w0, ne  // ne = any
  40e5c0:	and	w0, w0, #0xff
  40e5c4:	cmp	w0, #0x0
  40e5c8:	b.ne	40eda4 <__fxstatat@plt+0xce84>  // b.any
  40e5cc:	b	40edf4 <__fxstatat@plt+0xced4>
  40e5d0:	str	xzr, [sp, #664]
  40e5d4:	ldr	x0, [sp, #608]
  40e5d8:	str	w0, [sp, #468]
  40e5dc:	ldr	x0, [sp, #608]
  40e5e0:	lsr	x0, x0, #32
  40e5e4:	str	w0, [sp, #464]
  40e5e8:	ldr	x0, [sp, #640]
  40e5ec:	str	w0, [sp, #460]
  40e5f0:	ldr	x0, [sp, #640]
  40e5f4:	lsr	x0, x0, #32
  40e5f8:	str	w0, [sp, #456]
  40e5fc:	ldr	w1, [sp, #468]
  40e600:	ldr	w0, [sp, #460]
  40e604:	mul	x0, x1, x0
  40e608:	str	x0, [sp, #448]
  40e60c:	ldr	w1, [sp, #468]
  40e610:	ldr	w0, [sp, #456]
  40e614:	mul	x0, x1, x0
  40e618:	str	x0, [sp, #440]
  40e61c:	ldr	w1, [sp, #464]
  40e620:	ldr	w0, [sp, #460]
  40e624:	mul	x0, x1, x0
  40e628:	str	x0, [sp, #432]
  40e62c:	ldr	w1, [sp, #464]
  40e630:	ldr	w0, [sp, #456]
  40e634:	mul	x0, x1, x0
  40e638:	str	x0, [sp, #536]
  40e63c:	ldr	x0, [sp, #448]
  40e640:	lsr	x0, x0, #32
  40e644:	ldr	x1, [sp, #440]
  40e648:	add	x0, x1, x0
  40e64c:	str	x0, [sp, #440]
  40e650:	ldr	x1, [sp, #440]
  40e654:	ldr	x0, [sp, #432]
  40e658:	add	x0, x1, x0
  40e65c:	str	x0, [sp, #440]
  40e660:	ldr	x1, [sp, #440]
  40e664:	ldr	x0, [sp, #432]
  40e668:	cmp	x1, x0
  40e66c:	b.cs	40e680 <__fxstatat@plt+0xc760>  // b.hs, b.nlast
  40e670:	ldr	x1, [sp, #536]
  40e674:	mov	x0, #0x100000000           	// #4294967296
  40e678:	add	x0, x1, x0
  40e67c:	str	x0, [sp, #536]
  40e680:	ldr	x0, [sp, #440]
  40e684:	lsr	x1, x0, #32
  40e688:	ldr	x0, [sp, #536]
  40e68c:	add	x1, x1, x0
  40e690:	add	x0, sp, #0x30
  40e694:	str	x1, [x0, #8]
  40e698:	ldr	x0, [sp, #440]
  40e69c:	and	x0, x0, #0xffffffff
  40e6a0:	lsl	x1, x0, #32
  40e6a4:	ldr	x0, [sp, #448]
  40e6a8:	and	x0, x0, #0xffffffff
  40e6ac:	add	x1, x1, x0
  40e6b0:	add	x0, sp, #0x30
  40e6b4:	str	x1, [x0]
  40e6b8:	ldr	x0, [sp, #608]
  40e6bc:	str	w0, [sp, #428]
  40e6c0:	ldr	x0, [sp, #608]
  40e6c4:	lsr	x0, x0, #32
  40e6c8:	str	w0, [sp, #424]
  40e6cc:	ldr	x0, [sp, #648]
  40e6d0:	str	w0, [sp, #420]
  40e6d4:	ldr	x0, [sp, #648]
  40e6d8:	lsr	x0, x0, #32
  40e6dc:	str	w0, [sp, #416]
  40e6e0:	ldr	w1, [sp, #428]
  40e6e4:	ldr	w0, [sp, #420]
  40e6e8:	mul	x0, x1, x0
  40e6ec:	str	x0, [sp, #408]
  40e6f0:	ldr	w1, [sp, #428]
  40e6f4:	ldr	w0, [sp, #416]
  40e6f8:	mul	x0, x1, x0
  40e6fc:	str	x0, [sp, #400]
  40e700:	ldr	w1, [sp, #424]
  40e704:	ldr	w0, [sp, #420]
  40e708:	mul	x0, x1, x0
  40e70c:	str	x0, [sp, #392]
  40e710:	ldr	w1, [sp, #424]
  40e714:	ldr	w0, [sp, #416]
  40e718:	mul	x0, x1, x0
  40e71c:	str	x0, [sp, #528]
  40e720:	ldr	x0, [sp, #408]
  40e724:	lsr	x0, x0, #32
  40e728:	ldr	x1, [sp, #400]
  40e72c:	add	x0, x1, x0
  40e730:	str	x0, [sp, #400]
  40e734:	ldr	x1, [sp, #400]
  40e738:	ldr	x0, [sp, #392]
  40e73c:	add	x0, x1, x0
  40e740:	str	x0, [sp, #400]
  40e744:	ldr	x1, [sp, #400]
  40e748:	ldr	x0, [sp, #392]
  40e74c:	cmp	x1, x0
  40e750:	b.cs	40e764 <__fxstatat@plt+0xc844>  // b.hs, b.nlast
  40e754:	ldr	x1, [sp, #528]
  40e758:	mov	x0, #0x100000000           	// #4294967296
  40e75c:	add	x0, x1, x0
  40e760:	str	x0, [sp, #528]
  40e764:	ldr	x0, [sp, #400]
  40e768:	lsr	x0, x0, #32
  40e76c:	ldr	x1, [sp, #528]
  40e770:	add	x0, x1, x0
  40e774:	str	x0, [sp, #384]
  40e778:	ldr	x0, [sp, #400]
  40e77c:	and	x0, x0, #0xffffffff
  40e780:	lsl	x1, x0, #32
  40e784:	ldr	x0, [sp, #408]
  40e788:	and	x0, x0, #0xffffffff
  40e78c:	add	x0, x1, x0
  40e790:	str	x0, [sp, #376]
  40e794:	ldr	x0, [sp, #616]
  40e798:	str	w0, [sp, #372]
  40e79c:	ldr	x0, [sp, #616]
  40e7a0:	lsr	x0, x0, #32
  40e7a4:	str	w0, [sp, #368]
  40e7a8:	ldr	x0, [sp, #640]
  40e7ac:	str	w0, [sp, #364]
  40e7b0:	ldr	x0, [sp, #640]
  40e7b4:	lsr	x0, x0, #32
  40e7b8:	str	w0, [sp, #360]
  40e7bc:	ldr	w1, [sp, #372]
  40e7c0:	ldr	w0, [sp, #364]
  40e7c4:	mul	x0, x1, x0
  40e7c8:	str	x0, [sp, #352]
  40e7cc:	ldr	w1, [sp, #372]
  40e7d0:	ldr	w0, [sp, #360]
  40e7d4:	mul	x0, x1, x0
  40e7d8:	str	x0, [sp, #344]
  40e7dc:	ldr	w1, [sp, #368]
  40e7e0:	ldr	w0, [sp, #364]
  40e7e4:	mul	x0, x1, x0
  40e7e8:	str	x0, [sp, #336]
  40e7ec:	ldr	w1, [sp, #368]
  40e7f0:	ldr	w0, [sp, #360]
  40e7f4:	mul	x0, x1, x0
  40e7f8:	str	x0, [sp, #520]
  40e7fc:	ldr	x0, [sp, #352]
  40e800:	lsr	x0, x0, #32
  40e804:	ldr	x1, [sp, #344]
  40e808:	add	x0, x1, x0
  40e80c:	str	x0, [sp, #344]
  40e810:	ldr	x1, [sp, #344]
  40e814:	ldr	x0, [sp, #336]
  40e818:	add	x0, x1, x0
  40e81c:	str	x0, [sp, #344]
  40e820:	ldr	x1, [sp, #344]
  40e824:	ldr	x0, [sp, #336]
  40e828:	cmp	x1, x0
  40e82c:	b.cs	40e840 <__fxstatat@plt+0xc920>  // b.hs, b.nlast
  40e830:	ldr	x1, [sp, #520]
  40e834:	mov	x0, #0x100000000           	// #4294967296
  40e838:	add	x0, x1, x0
  40e83c:	str	x0, [sp, #520]
  40e840:	ldr	x0, [sp, #344]
  40e844:	lsr	x0, x0, #32
  40e848:	ldr	x1, [sp, #520]
  40e84c:	add	x0, x1, x0
  40e850:	str	x0, [sp, #328]
  40e854:	ldr	x0, [sp, #344]
  40e858:	and	x0, x0, #0xffffffff
  40e85c:	lsl	x1, x0, #32
  40e860:	ldr	x0, [sp, #352]
  40e864:	and	x0, x0, #0xffffffff
  40e868:	add	x0, x1, x0
  40e86c:	str	x0, [sp, #320]
  40e870:	ldr	x0, [sp, #616]
  40e874:	str	w0, [sp, #316]
  40e878:	ldr	x0, [sp, #616]
  40e87c:	lsr	x0, x0, #32
  40e880:	str	w0, [sp, #312]
  40e884:	ldr	x0, [sp, #648]
  40e888:	str	w0, [sp, #308]
  40e88c:	ldr	x0, [sp, #648]
  40e890:	lsr	x0, x0, #32
  40e894:	str	w0, [sp, #304]
  40e898:	ldr	w1, [sp, #316]
  40e89c:	ldr	w0, [sp, #308]
  40e8a0:	mul	x0, x1, x0
  40e8a4:	str	x0, [sp, #296]
  40e8a8:	ldr	w1, [sp, #316]
  40e8ac:	ldr	w0, [sp, #304]
  40e8b0:	mul	x0, x1, x0
  40e8b4:	str	x0, [sp, #288]
  40e8b8:	ldr	w1, [sp, #312]
  40e8bc:	ldr	w0, [sp, #308]
  40e8c0:	mul	x0, x1, x0
  40e8c4:	str	x0, [sp, #280]
  40e8c8:	ldr	w1, [sp, #312]
  40e8cc:	ldr	w0, [sp, #304]
  40e8d0:	mul	x0, x1, x0
  40e8d4:	str	x0, [sp, #512]
  40e8d8:	ldr	x0, [sp, #296]
  40e8dc:	lsr	x0, x0, #32
  40e8e0:	ldr	x1, [sp, #288]
  40e8e4:	add	x0, x1, x0
  40e8e8:	str	x0, [sp, #288]
  40e8ec:	ldr	x1, [sp, #288]
  40e8f0:	ldr	x0, [sp, #280]
  40e8f4:	add	x0, x1, x0
  40e8f8:	str	x0, [sp, #288]
  40e8fc:	ldr	x1, [sp, #288]
  40e900:	ldr	x0, [sp, #280]
  40e904:	cmp	x1, x0
  40e908:	b.cs	40e91c <__fxstatat@plt+0xc9fc>  // b.hs, b.nlast
  40e90c:	ldr	x1, [sp, #512]
  40e910:	mov	x0, #0x100000000           	// #4294967296
  40e914:	add	x0, x1, x0
  40e918:	str	x0, [sp, #512]
  40e91c:	ldr	x0, [sp, #288]
  40e920:	lsr	x1, x0, #32
  40e924:	ldr	x0, [sp, #512]
  40e928:	add	x1, x1, x0
  40e92c:	add	x0, sp, #0x30
  40e930:	str	x1, [x0, #24]
  40e934:	ldr	x0, [sp, #288]
  40e938:	and	x0, x0, #0xffffffff
  40e93c:	lsl	x1, x0, #32
  40e940:	ldr	x0, [sp, #296]
  40e944:	and	x0, x0, #0xffffffff
  40e948:	add	x1, x1, x0
  40e94c:	add	x0, sp, #0x30
  40e950:	str	x1, [x0, #16]
  40e954:	add	x0, sp, #0x30
  40e958:	ldr	x1, [x0, #8]
  40e95c:	ldr	x0, [sp, #376]
  40e960:	add	x1, x1, x0
  40e964:	add	x0, sp, #0x30
  40e968:	str	x1, [x0, #8]
  40e96c:	add	x0, sp, #0x30
  40e970:	ldr	x0, [x0, #8]
  40e974:	ldr	x1, [sp, #376]
  40e978:	cmp	x1, x0
  40e97c:	cset	w0, hi  // hi = pmore
  40e980:	and	w0, w0, #0xff
  40e984:	and	x0, x0, #0xff
  40e988:	str	x0, [sp, #272]
  40e98c:	add	x0, sp, #0x30
  40e990:	ldr	x1, [x0, #16]
  40e994:	ldr	x0, [sp, #384]
  40e998:	add	x1, x1, x0
  40e99c:	add	x0, sp, #0x30
  40e9a0:	str	x1, [x0, #16]
  40e9a4:	add	x0, sp, #0x30
  40e9a8:	ldr	x0, [x0, #16]
  40e9ac:	ldr	x1, [sp, #384]
  40e9b0:	cmp	x1, x0
  40e9b4:	cset	w0, hi  // hi = pmore
  40e9b8:	and	w0, w0, #0xff
  40e9bc:	and	x0, x0, #0xff
  40e9c0:	str	x0, [sp, #264]
  40e9c4:	add	x0, sp, #0x30
  40e9c8:	ldr	x1, [x0, #16]
  40e9cc:	ldr	x0, [sp, #272]
  40e9d0:	add	x1, x1, x0
  40e9d4:	add	x0, sp, #0x30
  40e9d8:	str	x1, [x0, #16]
  40e9dc:	add	x0, sp, #0x30
  40e9e0:	ldr	x0, [x0, #16]
  40e9e4:	ldr	x1, [sp, #272]
  40e9e8:	cmp	x1, x0
  40e9ec:	cset	w0, hi  // hi = pmore
  40e9f0:	and	w0, w0, #0xff
  40e9f4:	and	x0, x0, #0xff
  40e9f8:	ldr	x1, [sp, #264]
  40e9fc:	orr	x0, x1, x0
  40ea00:	str	x0, [sp, #264]
  40ea04:	add	x0, sp, #0x30
  40ea08:	ldr	x1, [x0, #24]
  40ea0c:	ldr	x0, [sp, #264]
  40ea10:	add	x1, x1, x0
  40ea14:	add	x0, sp, #0x30
  40ea18:	str	x1, [x0, #24]
  40ea1c:	add	x0, sp, #0x30
  40ea20:	ldr	x1, [x0, #8]
  40ea24:	ldr	x0, [sp, #320]
  40ea28:	add	x1, x1, x0
  40ea2c:	add	x0, sp, #0x30
  40ea30:	str	x1, [x0, #8]
  40ea34:	add	x0, sp, #0x30
  40ea38:	ldr	x0, [x0, #8]
  40ea3c:	ldr	x1, [sp, #320]
  40ea40:	cmp	x1, x0
  40ea44:	cset	w0, hi  // hi = pmore
  40ea48:	and	w0, w0, #0xff
  40ea4c:	and	x0, x0, #0xff
  40ea50:	str	x0, [sp, #256]
  40ea54:	add	x0, sp, #0x30
  40ea58:	ldr	x1, [x0, #16]
  40ea5c:	ldr	x0, [sp, #328]
  40ea60:	add	x1, x1, x0
  40ea64:	add	x0, sp, #0x30
  40ea68:	str	x1, [x0, #16]
  40ea6c:	add	x0, sp, #0x30
  40ea70:	ldr	x0, [x0, #16]
  40ea74:	ldr	x1, [sp, #328]
  40ea78:	cmp	x1, x0
  40ea7c:	cset	w0, hi  // hi = pmore
  40ea80:	and	w0, w0, #0xff
  40ea84:	and	x0, x0, #0xff
  40ea88:	str	x0, [sp, #248]
  40ea8c:	add	x0, sp, #0x30
  40ea90:	ldr	x1, [x0, #16]
  40ea94:	ldr	x0, [sp, #256]
  40ea98:	add	x1, x1, x0
  40ea9c:	add	x0, sp, #0x30
  40eaa0:	str	x1, [x0, #16]
  40eaa4:	add	x0, sp, #0x30
  40eaa8:	ldr	x0, [x0, #16]
  40eaac:	ldr	x1, [sp, #256]
  40eab0:	cmp	x1, x0
  40eab4:	cset	w0, hi  // hi = pmore
  40eab8:	and	w0, w0, #0xff
  40eabc:	and	x0, x0, #0xff
  40eac0:	ldr	x1, [sp, #248]
  40eac4:	orr	x0, x1, x0
  40eac8:	str	x0, [sp, #248]
  40eacc:	add	x0, sp, #0x30
  40ead0:	ldr	x1, [x0, #24]
  40ead4:	ldr	x0, [sp, #248]
  40ead8:	add	x1, x1, x0
  40eadc:	add	x0, sp, #0x30
  40eae0:	str	x1, [x0, #24]
  40eae4:	mov	x0, #0x1                   	// #1
  40eae8:	str	x0, [sp, #240]
  40eaec:	mov	x0, #0x33                  	// #51
  40eaf0:	str	x0, [sp, #232]
  40eaf4:	mov	x1, #0x40                  	// #64
  40eaf8:	ldr	x0, [sp, #232]
  40eafc:	sub	x0, x1, x0
  40eb00:	str	x0, [sp, #224]
  40eb04:	str	xzr, [sp, #504]
  40eb08:	str	xzr, [sp, #496]
  40eb0c:	b	40eb34 <__fxstatat@plt+0xcc14>
  40eb10:	add	x0, sp, #0x30
  40eb14:	ldr	x1, [sp, #504]
  40eb18:	ldr	x0, [x0, x1, lsl #3]
  40eb1c:	ldr	x1, [sp, #496]
  40eb20:	orr	x0, x1, x0
  40eb24:	str	x0, [sp, #496]
  40eb28:	ldr	x0, [sp, #504]
  40eb2c:	add	x0, x0, #0x1
  40eb30:	str	x0, [sp, #504]
  40eb34:	ldr	x1, [sp, #504]
  40eb38:	ldr	x0, [sp, #240]
  40eb3c:	cmp	x1, x0
  40eb40:	b.lt	40eb10 <__fxstatat@plt+0xcbf0>  // b.tstop
  40eb44:	ldr	x0, [sp, #232]
  40eb48:	cmp	x0, #0x0
  40eb4c:	b.ne	40eba0 <__fxstatat@plt+0xcc80>  // b.any
  40eb50:	str	xzr, [sp, #504]
  40eb54:	b	40eb84 <__fxstatat@plt+0xcc64>
  40eb58:	ldr	x1, [sp, #504]
  40eb5c:	ldr	x0, [sp, #240]
  40eb60:	add	x1, x1, x0
  40eb64:	add	x0, sp, #0x30
  40eb68:	ldr	x2, [x0, x1, lsl #3]
  40eb6c:	add	x0, sp, #0x30
  40eb70:	ldr	x1, [sp, #504]
  40eb74:	str	x2, [x0, x1, lsl #3]
  40eb78:	ldr	x0, [sp, #504]
  40eb7c:	add	x0, x0, #0x1
  40eb80:	str	x0, [sp, #504]
  40eb84:	mov	x1, #0x3                   	// #3
  40eb88:	ldr	x0, [sp, #240]
  40eb8c:	sub	x0, x1, x0
  40eb90:	ldr	x1, [sp, #504]
  40eb94:	cmp	x1, x0
  40eb98:	b.le	40eb58 <__fxstatat@plt+0xcc38>
  40eb9c:	b	40ec7c <__fxstatat@plt+0xcd5c>
  40eba0:	add	x0, sp, #0x30
  40eba4:	ldr	x1, [sp, #504]
  40eba8:	ldr	x0, [x0, x1, lsl #3]
  40ebac:	ldr	x1, [sp, #224]
  40ebb0:	lsl	x0, x0, x1
  40ebb4:	ldr	x1, [sp, #496]
  40ebb8:	orr	x0, x1, x0
  40ebbc:	str	x0, [sp, #496]
  40ebc0:	str	xzr, [sp, #504]
  40ebc4:	b	40ec20 <__fxstatat@plt+0xcd00>
  40ebc8:	ldr	x1, [sp, #504]
  40ebcc:	ldr	x0, [sp, #240]
  40ebd0:	add	x1, x1, x0
  40ebd4:	add	x0, sp, #0x30
  40ebd8:	ldr	x0, [x0, x1, lsl #3]
  40ebdc:	ldr	x1, [sp, #232]
  40ebe0:	lsr	x1, x0, x1
  40ebe4:	ldr	x2, [sp, #504]
  40ebe8:	ldr	x0, [sp, #240]
  40ebec:	add	x0, x2, x0
  40ebf0:	add	x2, x0, #0x1
  40ebf4:	add	x0, sp, #0x30
  40ebf8:	ldr	x0, [x0, x2, lsl #3]
  40ebfc:	ldr	x2, [sp, #224]
  40ec00:	lsl	x0, x0, x2
  40ec04:	orr	x2, x1, x0
  40ec08:	add	x0, sp, #0x30
  40ec0c:	ldr	x1, [sp, #504]
  40ec10:	str	x2, [x0, x1, lsl #3]
  40ec14:	ldr	x0, [sp, #504]
  40ec18:	add	x0, x0, #0x1
  40ec1c:	str	x0, [sp, #504]
  40ec20:	mov	x1, #0x3                   	// #3
  40ec24:	ldr	x0, [sp, #240]
  40ec28:	sub	x0, x1, x0
  40ec2c:	ldr	x1, [sp, #504]
  40ec30:	cmp	x1, x0
  40ec34:	b.lt	40ebc8 <__fxstatat@plt+0xcca8>  // b.tstop
  40ec38:	add	x0, sp, #0x30
  40ec3c:	ldr	x1, [x0, #24]
  40ec40:	ldr	x0, [sp, #232]
  40ec44:	mov	w3, w0
  40ec48:	ldr	x0, [sp, #504]
  40ec4c:	add	x2, x0, #0x1
  40ec50:	str	x2, [sp, #504]
  40ec54:	lsr	x2, x1, x3
  40ec58:	add	x1, sp, #0x30
  40ec5c:	str	x2, [x1, x0, lsl #3]
  40ec60:	b	40ec7c <__fxstatat@plt+0xcd5c>
  40ec64:	add	x0, sp, #0x30
  40ec68:	ldr	x1, [sp, #504]
  40ec6c:	str	xzr, [x0, x1, lsl #3]
  40ec70:	ldr	x0, [sp, #504]
  40ec74:	add	x0, x0, #0x1
  40ec78:	str	x0, [sp, #504]
  40ec7c:	ldr	x0, [sp, #504]
  40ec80:	cmp	x0, #0x3
  40ec84:	b.le	40ec64 <__fxstatat@plt+0xcd44>
  40ec88:	ldr	x0, [sp, #496]
  40ec8c:	cmp	x0, #0x0
  40ec90:	cset	w0, ne  // ne = any
  40ec94:	and	w0, w0, #0xff
  40ec98:	str	w0, [sp, #220]
  40ec9c:	add	x0, sp, #0x30
  40eca0:	ldr	x1, [x0]
  40eca4:	ldrsw	x0, [sp, #220]
  40eca8:	orr	x1, x1, x0
  40ecac:	add	x0, sp, #0x30
  40ecb0:	str	x1, [x0]
  40ecb4:	add	x0, sp, #0x30
  40ecb8:	ldr	x0, [x0]
  40ecbc:	str	x0, [sp, #568]
  40ecc0:	add	x0, sp, #0x30
  40ecc4:	ldr	x0, [x0, #8]
  40ecc8:	str	x0, [sp, #560]
  40eccc:	ldr	x0, [sp, #560]
  40ecd0:	and	x0, x0, #0x10000000000000
  40ecd4:	cmp	x0, #0x0
  40ecd8:	b.eq	40ed10 <__fxstatat@plt+0xcdf0>  // b.none
  40ecdc:	ldr	x0, [sp, #560]
  40ece0:	lsl	x1, x0, #63
  40ece4:	ldr	x0, [sp, #568]
  40ece8:	lsr	x0, x0, #1
  40ecec:	orr	x1, x1, x0
  40ecf0:	ldr	x0, [sp, #568]
  40ecf4:	and	x0, x0, #0x1
  40ecf8:	orr	x0, x1, x0
  40ecfc:	str	x0, [sp, #568]
  40ed00:	ldr	x0, [sp, #560]
  40ed04:	lsr	x0, x0, #1
  40ed08:	str	x0, [sp, #560]
  40ed0c:	b	40edf4 <__fxstatat@plt+0xced4>
  40ed10:	ldr	x0, [sp, #576]
  40ed14:	sub	x0, x0, #0x1
  40ed18:	str	x0, [sp, #576]
  40ed1c:	b	40edf4 <__fxstatat@plt+0xced4>
  40ed20:	ldr	x0, [sp, #616]
  40ed24:	and	x0, x0, #0x800000000000
  40ed28:	cmp	x0, #0x0
  40ed2c:	b.eq	40ed5c <__fxstatat@plt+0xce3c>  // b.none
  40ed30:	ldr	x0, [sp, #648]
  40ed34:	and	x0, x0, #0x800000000000
  40ed38:	cmp	x0, #0x0
  40ed3c:	b.ne	40ed5c <__fxstatat@plt+0xce3c>  // b.any
  40ed40:	ldr	x0, [sp, #472]
  40ed44:	str	x0, [sp, #656]
  40ed48:	ldr	x0, [sp, #640]
  40ed4c:	str	x0, [sp, #568]
  40ed50:	ldr	x0, [sp, #648]
  40ed54:	str	x0, [sp, #560]
  40ed58:	b	40ed74 <__fxstatat@plt+0xce54>
  40ed5c:	ldr	x0, [sp, #480]
  40ed60:	str	x0, [sp, #656]
  40ed64:	ldr	x0, [sp, #608]
  40ed68:	str	x0, [sp, #568]
  40ed6c:	ldr	x0, [sp, #616]
  40ed70:	str	x0, [sp, #560]
  40ed74:	mov	x0, #0x3                   	// #3
  40ed78:	str	x0, [sp, #664]
  40ed7c:	b	40edf4 <__fxstatat@plt+0xced4>
  40ed80:	ldr	x0, [sp, #480]
  40ed84:	str	x0, [sp, #656]
  40ed88:	ldr	x0, [sp, #608]
  40ed8c:	str	x0, [sp, #568]
  40ed90:	ldr	x0, [sp, #616]
  40ed94:	str	x0, [sp, #560]
  40ed98:	ldr	x0, [sp, #584]
  40ed9c:	str	x0, [sp, #664]
  40eda0:	b	40edf4 <__fxstatat@plt+0xced4>
  40eda4:	ldr	x0, [sp, #472]
  40eda8:	str	x0, [sp, #656]
  40edac:	ldr	x0, [sp, #640]
  40edb0:	str	x0, [sp, #568]
  40edb4:	ldr	x0, [sp, #648]
  40edb8:	str	x0, [sp, #560]
  40edbc:	ldr	x0, [sp, #632]
  40edc0:	str	x0, [sp, #664]
  40edc4:	b	40edf4 <__fxstatat@plt+0xced4>
  40edc8:	str	xzr, [sp, #656]
  40edcc:	mov	x0, #0x3                   	// #3
  40edd0:	str	x0, [sp, #664]
  40edd4:	mov	x0, #0xffffffffffffffff    	// #-1
  40edd8:	str	x0, [sp, #568]
  40eddc:	mov	x0, #0xffffffffffff        	// #281474976710655
  40ede0:	str	x0, [sp, #560]
  40ede4:	ldr	w0, [sp, #596]
  40ede8:	orr	w0, w0, #0x1
  40edec:	str	w0, [sp, #596]
  40edf0:	b	40edf4 <__fxstatat@plt+0xced4>
  40edf4:	ldr	x0, [sp, #664]
  40edf8:	cmp	x0, #0x3
  40edfc:	b.eq	40f590 <__fxstatat@plt+0xd670>  // b.none
  40ee00:	ldr	x0, [sp, #664]
  40ee04:	cmp	x0, #0x3
  40ee08:	b.gt	40f5a8 <__fxstatat@plt+0xd688>
  40ee0c:	ldr	x0, [sp, #664]
  40ee10:	cmp	x0, #0x2
  40ee14:	b.eq	40f57c <__fxstatat@plt+0xd65c>  // b.none
  40ee18:	ldr	x0, [sp, #664]
  40ee1c:	cmp	x0, #0x2
  40ee20:	b.gt	40f5a8 <__fxstatat@plt+0xd688>
  40ee24:	ldr	x0, [sp, #664]
  40ee28:	cmp	x0, #0x0
  40ee2c:	b.eq	40ee40 <__fxstatat@plt+0xcf20>  // b.none
  40ee30:	ldr	x0, [sp, #664]
  40ee34:	cmp	x0, #0x1
  40ee38:	b.eq	40f56c <__fxstatat@plt+0xd64c>  // b.none
  40ee3c:	b	40f5a8 <__fxstatat@plt+0xd688>
  40ee40:	ldr	x1, [sp, #576]
  40ee44:	mov	x0, #0x3fff                	// #16383
  40ee48:	add	x0, x1, x0
  40ee4c:	str	x0, [sp, #576]
  40ee50:	ldr	x0, [sp, #576]
  40ee54:	cmp	x0, #0x0
  40ee58:	b.le	40f0d4 <__fxstatat@plt+0xd1b4>
  40ee5c:	ldr	x0, [sp, #568]
  40ee60:	and	x0, x0, #0x7
  40ee64:	cmp	x0, #0x0
  40ee68:	b.eq	40efb0 <__fxstatat@plt+0xd090>  // b.none
  40ee6c:	ldr	w0, [sp, #596]
  40ee70:	orr	w0, w0, #0x10
  40ee74:	str	w0, [sp, #596]
  40ee78:	ldr	x0, [sp, #488]
  40ee7c:	and	x0, x0, #0xc00000
  40ee80:	cmp	x0, #0xc00, lsl #12
  40ee84:	b.eq	40efb8 <__fxstatat@plt+0xd098>  // b.none
  40ee88:	cmp	x0, #0xc00, lsl #12
  40ee8c:	b.hi	40efbc <__fxstatat@plt+0xd09c>  // b.pmore
  40ee90:	cmp	x0, #0x800, lsl #12
  40ee94:	b.eq	40ef58 <__fxstatat@plt+0xd038>  // b.none
  40ee98:	cmp	x0, #0x800, lsl #12
  40ee9c:	b.hi	40efbc <__fxstatat@plt+0xd09c>  // b.pmore
  40eea0:	cmp	x0, #0x0
  40eea4:	b.eq	40eeb4 <__fxstatat@plt+0xcf94>  // b.none
  40eea8:	cmp	x0, #0x400, lsl #12
  40eeac:	b.eq	40ef00 <__fxstatat@plt+0xcfe0>  // b.none
  40eeb0:	b	40efbc <__fxstatat@plt+0xd09c>
  40eeb4:	ldr	x0, [sp, #568]
  40eeb8:	and	x0, x0, #0xf
  40eebc:	cmp	x0, #0x4
  40eec0:	b.eq	40efb8 <__fxstatat@plt+0xd098>  // b.none
  40eec4:	ldr	x0, [sp, #568]
  40eec8:	add	x0, x0, #0x4
  40eecc:	str	x0, [sp, #144]
  40eed0:	ldr	x1, [sp, #144]
  40eed4:	ldr	x0, [sp, #568]
  40eed8:	cmp	x1, x0
  40eedc:	cset	w0, cc  // cc = lo, ul, last
  40eee0:	and	w0, w0, #0xff
  40eee4:	and	x0, x0, #0xff
  40eee8:	ldr	x1, [sp, #560]
  40eeec:	add	x0, x1, x0
  40eef0:	str	x0, [sp, #560]
  40eef4:	ldr	x0, [sp, #144]
  40eef8:	str	x0, [sp, #568]
  40eefc:	b	40efb8 <__fxstatat@plt+0xd098>
  40ef00:	ldr	x0, [sp, #656]
  40ef04:	cmp	x0, #0x0
  40ef08:	b.ne	40efb8 <__fxstatat@plt+0xd098>  // b.any
  40ef0c:	ldr	x0, [sp, #568]
  40ef10:	and	x0, x0, #0x7
  40ef14:	cmp	x0, #0x0
  40ef18:	b.eq	40efb8 <__fxstatat@plt+0xd098>  // b.none
  40ef1c:	ldr	x0, [sp, #568]
  40ef20:	add	x0, x0, #0x8
  40ef24:	str	x0, [sp, #152]
  40ef28:	ldr	x1, [sp, #152]
  40ef2c:	ldr	x0, [sp, #568]
  40ef30:	cmp	x1, x0
  40ef34:	cset	w0, cc  // cc = lo, ul, last
  40ef38:	and	w0, w0, #0xff
  40ef3c:	and	x0, x0, #0xff
  40ef40:	ldr	x1, [sp, #560]
  40ef44:	add	x0, x1, x0
  40ef48:	str	x0, [sp, #560]
  40ef4c:	ldr	x0, [sp, #152]
  40ef50:	str	x0, [sp, #568]
  40ef54:	b	40efb8 <__fxstatat@plt+0xd098>
  40ef58:	ldr	x0, [sp, #656]
  40ef5c:	cmp	x0, #0x0
  40ef60:	b.eq	40efb8 <__fxstatat@plt+0xd098>  // b.none
  40ef64:	ldr	x0, [sp, #568]
  40ef68:	and	x0, x0, #0x7
  40ef6c:	cmp	x0, #0x0
  40ef70:	b.eq	40efb8 <__fxstatat@plt+0xd098>  // b.none
  40ef74:	ldr	x0, [sp, #568]
  40ef78:	add	x0, x0, #0x8
  40ef7c:	str	x0, [sp, #160]
  40ef80:	ldr	x1, [sp, #160]
  40ef84:	ldr	x0, [sp, #568]
  40ef88:	cmp	x1, x0
  40ef8c:	cset	w0, cc  // cc = lo, ul, last
  40ef90:	and	w0, w0, #0xff
  40ef94:	and	x0, x0, #0xff
  40ef98:	ldr	x1, [sp, #560]
  40ef9c:	add	x0, x1, x0
  40efa0:	str	x0, [sp, #560]
  40efa4:	ldr	x0, [sp, #160]
  40efa8:	str	x0, [sp, #568]
  40efac:	b	40efb8 <__fxstatat@plt+0xd098>
  40efb0:	nop
  40efb4:	b	40efbc <__fxstatat@plt+0xd09c>
  40efb8:	nop
  40efbc:	ldr	x0, [sp, #560]
  40efc0:	and	x0, x0, #0x10000000000000
  40efc4:	cmp	x0, #0x0
  40efc8:	b.eq	40efe4 <__fxstatat@plt+0xd0c4>  // b.none
  40efcc:	ldr	x0, [sp, #560]
  40efd0:	and	x0, x0, #0xffefffffffffffff
  40efd4:	str	x0, [sp, #560]
  40efd8:	ldr	x0, [sp, #576]
  40efdc:	add	x0, x0, #0x1
  40efe0:	str	x0, [sp, #576]
  40efe4:	ldr	x0, [sp, #568]
  40efe8:	lsr	x1, x0, #3
  40efec:	ldr	x0, [sp, #560]
  40eff0:	lsl	x0, x0, #61
  40eff4:	orr	x0, x1, x0
  40eff8:	str	x0, [sp, #568]
  40effc:	ldr	x0, [sp, #560]
  40f000:	lsr	x0, x0, #3
  40f004:	str	x0, [sp, #560]
  40f008:	ldr	x1, [sp, #576]
  40f00c:	mov	x0, #0x7ffe                	// #32766
  40f010:	cmp	x1, x0
  40f014:	b.le	40f5a4 <__fxstatat@plt+0xd684>
  40f018:	ldr	x0, [sp, #488]
  40f01c:	and	x0, x0, #0xc00000
  40f020:	cmp	x0, #0x800, lsl #12
  40f024:	b.eq	40f068 <__fxstatat@plt+0xd148>  // b.none
  40f028:	cmp	x0, #0x800, lsl #12
  40f02c:	b.hi	40f080 <__fxstatat@plt+0xd160>  // b.pmore
  40f030:	cmp	x0, #0x0
  40f034:	b.eq	40f044 <__fxstatat@plt+0xd124>  // b.none
  40f038:	cmp	x0, #0x400, lsl #12
  40f03c:	b.eq	40f050 <__fxstatat@plt+0xd130>  // b.none
  40f040:	b	40f080 <__fxstatat@plt+0xd160>
  40f044:	mov	x0, #0x2                   	// #2
  40f048:	str	x0, [sp, #664]
  40f04c:	b	40f07c <__fxstatat@plt+0xd15c>
  40f050:	ldr	x0, [sp, #656]
  40f054:	cmp	x0, #0x0
  40f058:	b.ne	40f07c <__fxstatat@plt+0xd15c>  // b.any
  40f05c:	mov	x0, #0x2                   	// #2
  40f060:	str	x0, [sp, #664]
  40f064:	b	40f07c <__fxstatat@plt+0xd15c>
  40f068:	ldr	x0, [sp, #656]
  40f06c:	cmp	x0, #0x0
  40f070:	b.eq	40f07c <__fxstatat@plt+0xd15c>  // b.none
  40f074:	mov	x0, #0x2                   	// #2
  40f078:	str	x0, [sp, #664]
  40f07c:	nop
  40f080:	ldr	x0, [sp, #664]
  40f084:	cmp	x0, #0x2
  40f088:	b.ne	40f0a0 <__fxstatat@plt+0xd180>  // b.any
  40f08c:	mov	x0, #0x7fff                	// #32767
  40f090:	str	x0, [sp, #576]
  40f094:	str	xzr, [sp, #568]
  40f098:	str	xzr, [sp, #560]
  40f09c:	b	40f0b8 <__fxstatat@plt+0xd198>
  40f0a0:	mov	x0, #0x7ffe                	// #32766
  40f0a4:	str	x0, [sp, #576]
  40f0a8:	mov	x0, #0xffffffffffffffff    	// #-1
  40f0ac:	str	x0, [sp, #568]
  40f0b0:	mov	x0, #0xffffffffffffffff    	// #-1
  40f0b4:	str	x0, [sp, #560]
  40f0b8:	ldr	w0, [sp, #596]
  40f0bc:	orr	w0, w0, #0x4
  40f0c0:	str	w0, [sp, #596]
  40f0c4:	ldr	w0, [sp, #596]
  40f0c8:	orr	w0, w0, #0x10
  40f0cc:	str	w0, [sp, #596]
  40f0d0:	b	40f5a4 <__fxstatat@plt+0xd684>
  40f0d4:	mov	w0, #0x1                   	// #1
  40f0d8:	str	w0, [sp, #216]
  40f0dc:	mov	x1, #0x1                   	// #1
  40f0e0:	ldr	x0, [sp, #576]
  40f0e4:	sub	x0, x1, x0
  40f0e8:	str	x0, [sp, #576]
  40f0ec:	ldr	x0, [sp, #576]
  40f0f0:	cmp	x0, #0x74
  40f0f4:	b.gt	40f3cc <__fxstatat@plt+0xd4ac>
  40f0f8:	ldr	x0, [sp, #576]
  40f0fc:	cmp	x0, #0x3f
  40f100:	b.gt	40f178 <__fxstatat@plt+0xd258>
  40f104:	ldr	x0, [sp, #576]
  40f108:	mov	w1, w0
  40f10c:	mov	w0, #0x40                  	// #64
  40f110:	sub	w0, w0, w1
  40f114:	ldr	x1, [sp, #560]
  40f118:	lsl	x1, x1, x0
  40f11c:	ldr	x0, [sp, #576]
  40f120:	mov	w2, w0
  40f124:	ldr	x0, [sp, #568]
  40f128:	lsr	x0, x0, x2
  40f12c:	orr	x1, x1, x0
  40f130:	ldr	x0, [sp, #576]
  40f134:	mov	w2, w0
  40f138:	mov	w0, #0x40                  	// #64
  40f13c:	sub	w0, w0, w2
  40f140:	ldr	x2, [sp, #568]
  40f144:	lsl	x0, x2, x0
  40f148:	cmp	x0, #0x0
  40f14c:	cset	w0, ne  // ne = any
  40f150:	and	w0, w0, #0xff
  40f154:	sxtw	x0, w0
  40f158:	orr	x0, x1, x0
  40f15c:	str	x0, [sp, #568]
  40f160:	ldr	x0, [sp, #576]
  40f164:	mov	w1, w0
  40f168:	ldr	x0, [sp, #560]
  40f16c:	lsr	x0, x0, x1
  40f170:	str	x0, [sp, #560]
  40f174:	b	40f1d8 <__fxstatat@plt+0xd2b8>
  40f178:	ldr	x0, [sp, #576]
  40f17c:	sub	w0, w0, #0x40
  40f180:	ldr	x1, [sp, #560]
  40f184:	lsr	x1, x1, x0
  40f188:	ldr	x0, [sp, #576]
  40f18c:	cmp	x0, #0x40
  40f190:	b.eq	40f1b0 <__fxstatat@plt+0xd290>  // b.none
  40f194:	ldr	x0, [sp, #576]
  40f198:	mov	w2, w0
  40f19c:	mov	w0, #0x80                  	// #128
  40f1a0:	sub	w0, w0, w2
  40f1a4:	ldr	x2, [sp, #560]
  40f1a8:	lsl	x0, x2, x0
  40f1ac:	b	40f1b4 <__fxstatat@plt+0xd294>
  40f1b0:	mov	x0, #0x0                   	// #0
  40f1b4:	ldr	x2, [sp, #568]
  40f1b8:	orr	x0, x0, x2
  40f1bc:	cmp	x0, #0x0
  40f1c0:	cset	w0, ne  // ne = any
  40f1c4:	and	w0, w0, #0xff
  40f1c8:	and	x0, x0, #0xff
  40f1cc:	orr	x0, x1, x0
  40f1d0:	str	x0, [sp, #568]
  40f1d4:	str	xzr, [sp, #560]
  40f1d8:	ldr	x0, [sp, #568]
  40f1dc:	and	x0, x0, #0x7
  40f1e0:	cmp	x0, #0x0
  40f1e4:	b.eq	40f32c <__fxstatat@plt+0xd40c>  // b.none
  40f1e8:	ldr	w0, [sp, #596]
  40f1ec:	orr	w0, w0, #0x10
  40f1f0:	str	w0, [sp, #596]
  40f1f4:	ldr	x0, [sp, #488]
  40f1f8:	and	x0, x0, #0xc00000
  40f1fc:	cmp	x0, #0xc00, lsl #12
  40f200:	b.eq	40f334 <__fxstatat@plt+0xd414>  // b.none
  40f204:	cmp	x0, #0xc00, lsl #12
  40f208:	b.hi	40f338 <__fxstatat@plt+0xd418>  // b.pmore
  40f20c:	cmp	x0, #0x800, lsl #12
  40f210:	b.eq	40f2d4 <__fxstatat@plt+0xd3b4>  // b.none
  40f214:	cmp	x0, #0x800, lsl #12
  40f218:	b.hi	40f338 <__fxstatat@plt+0xd418>  // b.pmore
  40f21c:	cmp	x0, #0x0
  40f220:	b.eq	40f230 <__fxstatat@plt+0xd310>  // b.none
  40f224:	cmp	x0, #0x400, lsl #12
  40f228:	b.eq	40f27c <__fxstatat@plt+0xd35c>  // b.none
  40f22c:	b	40f338 <__fxstatat@plt+0xd418>
  40f230:	ldr	x0, [sp, #568]
  40f234:	and	x0, x0, #0xf
  40f238:	cmp	x0, #0x4
  40f23c:	b.eq	40f334 <__fxstatat@plt+0xd414>  // b.none
  40f240:	ldr	x0, [sp, #568]
  40f244:	add	x0, x0, #0x4
  40f248:	str	x0, [sp, #168]
  40f24c:	ldr	x1, [sp, #168]
  40f250:	ldr	x0, [sp, #568]
  40f254:	cmp	x1, x0
  40f258:	cset	w0, cc  // cc = lo, ul, last
  40f25c:	and	w0, w0, #0xff
  40f260:	and	x0, x0, #0xff
  40f264:	ldr	x1, [sp, #560]
  40f268:	add	x0, x1, x0
  40f26c:	str	x0, [sp, #560]
  40f270:	ldr	x0, [sp, #168]
  40f274:	str	x0, [sp, #568]
  40f278:	b	40f334 <__fxstatat@plt+0xd414>
  40f27c:	ldr	x0, [sp, #656]
  40f280:	cmp	x0, #0x0
  40f284:	b.ne	40f334 <__fxstatat@plt+0xd414>  // b.any
  40f288:	ldr	x0, [sp, #568]
  40f28c:	and	x0, x0, #0x7
  40f290:	cmp	x0, #0x0
  40f294:	b.eq	40f334 <__fxstatat@plt+0xd414>  // b.none
  40f298:	ldr	x0, [sp, #568]
  40f29c:	add	x0, x0, #0x8
  40f2a0:	str	x0, [sp, #176]
  40f2a4:	ldr	x1, [sp, #176]
  40f2a8:	ldr	x0, [sp, #568]
  40f2ac:	cmp	x1, x0
  40f2b0:	cset	w0, cc  // cc = lo, ul, last
  40f2b4:	and	w0, w0, #0xff
  40f2b8:	and	x0, x0, #0xff
  40f2bc:	ldr	x1, [sp, #560]
  40f2c0:	add	x0, x1, x0
  40f2c4:	str	x0, [sp, #560]
  40f2c8:	ldr	x0, [sp, #176]
  40f2cc:	str	x0, [sp, #568]
  40f2d0:	b	40f334 <__fxstatat@plt+0xd414>
  40f2d4:	ldr	x0, [sp, #656]
  40f2d8:	cmp	x0, #0x0
  40f2dc:	b.eq	40f334 <__fxstatat@plt+0xd414>  // b.none
  40f2e0:	ldr	x0, [sp, #568]
  40f2e4:	and	x0, x0, #0x7
  40f2e8:	cmp	x0, #0x0
  40f2ec:	b.eq	40f334 <__fxstatat@plt+0xd414>  // b.none
  40f2f0:	ldr	x0, [sp, #568]
  40f2f4:	add	x0, x0, #0x8
  40f2f8:	str	x0, [sp, #184]
  40f2fc:	ldr	x1, [sp, #184]
  40f300:	ldr	x0, [sp, #568]
  40f304:	cmp	x1, x0
  40f308:	cset	w0, cc  // cc = lo, ul, last
  40f30c:	and	w0, w0, #0xff
  40f310:	and	x0, x0, #0xff
  40f314:	ldr	x1, [sp, #560]
  40f318:	add	x0, x1, x0
  40f31c:	str	x0, [sp, #560]
  40f320:	ldr	x0, [sp, #184]
  40f324:	str	x0, [sp, #568]
  40f328:	b	40f334 <__fxstatat@plt+0xd414>
  40f32c:	nop
  40f330:	b	40f338 <__fxstatat@plt+0xd418>
  40f334:	nop
  40f338:	ldr	x0, [sp, #560]
  40f33c:	and	x0, x0, #0x8000000000000
  40f340:	cmp	x0, #0x0
  40f344:	b.eq	40f368 <__fxstatat@plt+0xd448>  // b.none
  40f348:	mov	x0, #0x1                   	// #1
  40f34c:	str	x0, [sp, #576]
  40f350:	str	xzr, [sp, #568]
  40f354:	str	xzr, [sp, #560]
  40f358:	ldr	w0, [sp, #596]
  40f35c:	orr	w0, w0, #0x10
  40f360:	str	w0, [sp, #596]
  40f364:	b	40f390 <__fxstatat@plt+0xd470>
  40f368:	str	xzr, [sp, #576]
  40f36c:	ldr	x0, [sp, #568]
  40f370:	lsr	x1, x0, #3
  40f374:	ldr	x0, [sp, #560]
  40f378:	lsl	x0, x0, #61
  40f37c:	orr	x0, x1, x0
  40f380:	str	x0, [sp, #568]
  40f384:	ldr	x0, [sp, #560]
  40f388:	lsr	x0, x0, #3
  40f38c:	str	x0, [sp, #560]
  40f390:	ldr	w0, [sp, #216]
  40f394:	cmp	w0, #0x0
  40f398:	b.eq	40f5a4 <__fxstatat@plt+0xd684>  // b.none
  40f39c:	ldr	w0, [sp, #596]
  40f3a0:	and	w0, w0, #0x10
  40f3a4:	cmp	w0, #0x0
  40f3a8:	b.ne	40f3bc <__fxstatat@plt+0xd49c>  // b.any
  40f3ac:	ldr	x0, [sp, #488]
  40f3b0:	and	x0, x0, #0x800
  40f3b4:	cmp	x0, #0x0
  40f3b8:	b.eq	40f5a4 <__fxstatat@plt+0xd684>  // b.none
  40f3bc:	ldr	w0, [sp, #596]
  40f3c0:	orr	w0, w0, #0x8
  40f3c4:	str	w0, [sp, #596]
  40f3c8:	b	40f5a4 <__fxstatat@plt+0xd684>
  40f3cc:	str	xzr, [sp, #576]
  40f3d0:	ldr	x1, [sp, #560]
  40f3d4:	ldr	x0, [sp, #568]
  40f3d8:	orr	x0, x1, x0
  40f3dc:	cmp	x0, #0x0
  40f3e0:	b.eq	40f55c <__fxstatat@plt+0xd63c>  // b.none
  40f3e4:	mov	x0, #0x1                   	// #1
  40f3e8:	str	x0, [sp, #568]
  40f3ec:	str	xzr, [sp, #560]
  40f3f0:	ldr	x0, [sp, #568]
  40f3f4:	and	x0, x0, #0x7
  40f3f8:	cmp	x0, #0x0
  40f3fc:	b.eq	40f544 <__fxstatat@plt+0xd624>  // b.none
  40f400:	ldr	w0, [sp, #596]
  40f404:	orr	w0, w0, #0x10
  40f408:	str	w0, [sp, #596]
  40f40c:	ldr	x0, [sp, #488]
  40f410:	and	x0, x0, #0xc00000
  40f414:	cmp	x0, #0xc00, lsl #12
  40f418:	b.eq	40f54c <__fxstatat@plt+0xd62c>  // b.none
  40f41c:	cmp	x0, #0xc00, lsl #12
  40f420:	b.hi	40f550 <__fxstatat@plt+0xd630>  // b.pmore
  40f424:	cmp	x0, #0x800, lsl #12
  40f428:	b.eq	40f4ec <__fxstatat@plt+0xd5cc>  // b.none
  40f42c:	cmp	x0, #0x800, lsl #12
  40f430:	b.hi	40f550 <__fxstatat@plt+0xd630>  // b.pmore
  40f434:	cmp	x0, #0x0
  40f438:	b.eq	40f448 <__fxstatat@plt+0xd528>  // b.none
  40f43c:	cmp	x0, #0x400, lsl #12
  40f440:	b.eq	40f494 <__fxstatat@plt+0xd574>  // b.none
  40f444:	b	40f550 <__fxstatat@plt+0xd630>
  40f448:	ldr	x0, [sp, #568]
  40f44c:	and	x0, x0, #0xf
  40f450:	cmp	x0, #0x4
  40f454:	b.eq	40f54c <__fxstatat@plt+0xd62c>  // b.none
  40f458:	ldr	x0, [sp, #568]
  40f45c:	add	x0, x0, #0x4
  40f460:	str	x0, [sp, #192]
  40f464:	ldr	x1, [sp, #192]
  40f468:	ldr	x0, [sp, #568]
  40f46c:	cmp	x1, x0
  40f470:	cset	w0, cc  // cc = lo, ul, last
  40f474:	and	w0, w0, #0xff
  40f478:	and	x0, x0, #0xff
  40f47c:	ldr	x1, [sp, #560]
  40f480:	add	x0, x1, x0
  40f484:	str	x0, [sp, #560]
  40f488:	ldr	x0, [sp, #192]
  40f48c:	str	x0, [sp, #568]
  40f490:	b	40f54c <__fxstatat@plt+0xd62c>
  40f494:	ldr	x0, [sp, #656]
  40f498:	cmp	x0, #0x0
  40f49c:	b.ne	40f54c <__fxstatat@plt+0xd62c>  // b.any
  40f4a0:	ldr	x0, [sp, #568]
  40f4a4:	and	x0, x0, #0x7
  40f4a8:	cmp	x0, #0x0
  40f4ac:	b.eq	40f54c <__fxstatat@plt+0xd62c>  // b.none
  40f4b0:	ldr	x0, [sp, #568]
  40f4b4:	add	x0, x0, #0x8
  40f4b8:	str	x0, [sp, #200]
  40f4bc:	ldr	x1, [sp, #200]
  40f4c0:	ldr	x0, [sp, #568]
  40f4c4:	cmp	x1, x0
  40f4c8:	cset	w0, cc  // cc = lo, ul, last
  40f4cc:	and	w0, w0, #0xff
  40f4d0:	and	x0, x0, #0xff
  40f4d4:	ldr	x1, [sp, #560]
  40f4d8:	add	x0, x1, x0
  40f4dc:	str	x0, [sp, #560]
  40f4e0:	ldr	x0, [sp, #200]
  40f4e4:	str	x0, [sp, #568]
  40f4e8:	b	40f54c <__fxstatat@plt+0xd62c>
  40f4ec:	ldr	x0, [sp, #656]
  40f4f0:	cmp	x0, #0x0
  40f4f4:	b.eq	40f54c <__fxstatat@plt+0xd62c>  // b.none
  40f4f8:	ldr	x0, [sp, #568]
  40f4fc:	and	x0, x0, #0x7
  40f500:	cmp	x0, #0x0
  40f504:	b.eq	40f54c <__fxstatat@plt+0xd62c>  // b.none
  40f508:	ldr	x0, [sp, #568]
  40f50c:	add	x0, x0, #0x8
  40f510:	str	x0, [sp, #208]
  40f514:	ldr	x1, [sp, #208]
  40f518:	ldr	x0, [sp, #568]
  40f51c:	cmp	x1, x0
  40f520:	cset	w0, cc  // cc = lo, ul, last
  40f524:	and	w0, w0, #0xff
  40f528:	and	x0, x0, #0xff
  40f52c:	ldr	x1, [sp, #560]
  40f530:	add	x0, x1, x0
  40f534:	str	x0, [sp, #560]
  40f538:	ldr	x0, [sp, #208]
  40f53c:	str	x0, [sp, #568]
  40f540:	b	40f54c <__fxstatat@plt+0xd62c>
  40f544:	nop
  40f548:	b	40f550 <__fxstatat@plt+0xd630>
  40f54c:	nop
  40f550:	ldr	x0, [sp, #568]
  40f554:	lsr	x0, x0, #3
  40f558:	str	x0, [sp, #568]
  40f55c:	ldr	w0, [sp, #596]
  40f560:	orr	w0, w0, #0x8
  40f564:	str	w0, [sp, #596]
  40f568:	b	40f5a4 <__fxstatat@plt+0xd684>
  40f56c:	str	xzr, [sp, #576]
  40f570:	str	xzr, [sp, #568]
  40f574:	str	xzr, [sp, #560]
  40f578:	b	40f5a4 <__fxstatat@plt+0xd684>
  40f57c:	mov	x0, #0x7fff                	// #32767
  40f580:	str	x0, [sp, #576]
  40f584:	str	xzr, [sp, #568]
  40f588:	str	xzr, [sp, #560]
  40f58c:	b	40f5a4 <__fxstatat@plt+0xd684>
  40f590:	mov	x0, #0x7fff                	// #32767
  40f594:	str	x0, [sp, #576]
  40f598:	ldr	x0, [sp, #560]
  40f59c:	orr	x0, x0, #0x800000000000
  40f5a0:	str	x0, [sp, #560]
  40f5a4:	nop
  40f5a8:	ldr	x0, [sp, #568]
  40f5ac:	str	x0, [sp, #80]
  40f5b0:	ldr	x0, [sp, #560]
  40f5b4:	and	x1, x0, #0xffffffffffff
  40f5b8:	ldr	x0, [sp, #88]
  40f5bc:	bfxil	x0, x1, #0, #48
  40f5c0:	str	x0, [sp, #88]
  40f5c4:	ldr	x0, [sp, #576]
  40f5c8:	and	w0, w0, #0x7fff
  40f5cc:	and	w1, w0, #0xffff
  40f5d0:	ldrh	w0, [sp, #94]
  40f5d4:	bfxil	w0, w1, #0, #15
  40f5d8:	strh	w0, [sp, #94]
  40f5dc:	ldr	x0, [sp, #656]
  40f5e0:	and	w0, w0, #0x1
  40f5e4:	and	w1, w0, #0xff
  40f5e8:	ldrb	w0, [sp, #95]
  40f5ec:	bfi	w0, w1, #7, #1
  40f5f0:	strb	w0, [sp, #95]
  40f5f4:	ldr	q0, [sp, #80]
  40f5f8:	str	q0, [sp, #128]
  40f5fc:	ldrsw	x0, [sp, #596]
  40f600:	cmp	x0, #0x0
  40f604:	b.eq	40f610 <__fxstatat@plt+0xd6f0>  // b.none
  40f608:	ldr	w0, [sp, #596]
  40f60c:	bl	40fba8 <__fxstatat@plt+0xdc88>
  40f610:	ldr	q0, [sp, #128]
  40f614:	ldp	x29, x30, [sp]
  40f618:	add	sp, sp, #0x2a0
  40f61c:	ret
  40f620:	sub	sp, sp, #0x60
  40f624:	str	w0, [sp, #12]
  40f628:	ldr	w0, [sp, #12]
  40f62c:	cmp	w0, #0x0
  40f630:	b.eq	40f728 <__fxstatat@plt+0xd808>  // b.none
  40f634:	ldr	w0, [sp, #12]
  40f638:	str	w0, [sp, #36]
  40f63c:	str	xzr, [sp, #40]
  40f640:	ldr	x0, [sp, #40]
  40f644:	cmp	x0, #0x0
  40f648:	b.eq	40f658 <__fxstatat@plt+0xd738>  // b.none
  40f64c:	ldr	w0, [sp, #36]
  40f650:	neg	w0, w0
  40f654:	str	w0, [sp, #36]
  40f658:	ldr	w0, [sp, #36]
  40f65c:	clz	x0, x0
  40f660:	str	w0, [sp, #52]
  40f664:	mov	w1, #0x403e                	// #16446
  40f668:	ldr	w0, [sp, #52]
  40f66c:	sub	w0, w1, w0
  40f670:	sxtw	x0, w0
  40f674:	str	x0, [sp, #56]
  40f678:	ldr	w0, [sp, #36]
  40f67c:	str	x0, [sp, #64]
  40f680:	str	xzr, [sp, #72]
  40f684:	mov	x1, #0x406f                	// #16495
  40f688:	ldr	x0, [sp, #56]
  40f68c:	sub	x0, x1, x0
  40f690:	cmp	x0, #0x0
  40f694:	b.le	40f738 <__fxstatat@plt+0xd818>
  40f698:	mov	x1, #0x406f                	// #16495
  40f69c:	ldr	x0, [sp, #56]
  40f6a0:	sub	x0, x1, x0
  40f6a4:	cmp	x0, #0x3f
  40f6a8:	b.gt	40f704 <__fxstatat@plt+0xd7e4>
  40f6ac:	ldr	x0, [sp, #56]
  40f6b0:	mov	w1, w0
  40f6b4:	mov	w0, #0x406f                	// #16495
  40f6b8:	sub	w0, w0, w1
  40f6bc:	ldr	x1, [sp, #72]
  40f6c0:	lsl	x1, x1, x0
  40f6c4:	ldr	x0, [sp, #56]
  40f6c8:	mov	w2, w0
  40f6cc:	mov	w0, #0xffffbfd1            	// #-16431
  40f6d0:	add	w0, w2, w0
  40f6d4:	ldr	x2, [sp, #64]
  40f6d8:	lsr	x0, x2, x0
  40f6dc:	orr	x0, x1, x0
  40f6e0:	str	x0, [sp, #72]
  40f6e4:	ldr	x0, [sp, #56]
  40f6e8:	mov	w1, w0
  40f6ec:	mov	w0, #0x406f                	// #16495
  40f6f0:	sub	w0, w0, w1
  40f6f4:	ldr	x1, [sp, #64]
  40f6f8:	lsl	x0, x1, x0
  40f6fc:	str	x0, [sp, #64]
  40f700:	b	40f738 <__fxstatat@plt+0xd818>
  40f704:	ldr	x0, [sp, #56]
  40f708:	mov	w1, w0
  40f70c:	mov	w0, #0x402f                	// #16431
  40f710:	sub	w0, w0, w1
  40f714:	ldr	x1, [sp, #64]
  40f718:	lsl	x0, x1, x0
  40f71c:	str	x0, [sp, #72]
  40f720:	str	xzr, [sp, #64]
  40f724:	b	40f738 <__fxstatat@plt+0xd818>
  40f728:	str	xzr, [sp, #40]
  40f72c:	str	xzr, [sp, #56]
  40f730:	str	xzr, [sp, #64]
  40f734:	str	xzr, [sp, #72]
  40f738:	ldr	x0, [sp, #64]
  40f73c:	str	x0, [sp, #16]
  40f740:	ldr	x0, [sp, #72]
  40f744:	and	x1, x0, #0xffffffffffff
  40f748:	ldr	x0, [sp, #24]
  40f74c:	bfxil	x0, x1, #0, #48
  40f750:	str	x0, [sp, #24]
  40f754:	ldr	x0, [sp, #56]
  40f758:	and	w0, w0, #0x7fff
  40f75c:	and	w1, w0, #0xffff
  40f760:	ldrh	w0, [sp, #30]
  40f764:	bfxil	w0, w1, #0, #15
  40f768:	strh	w0, [sp, #30]
  40f76c:	ldr	x0, [sp, #40]
  40f770:	and	w0, w0, #0x1
  40f774:	and	w1, w0, #0xff
  40f778:	ldrb	w0, [sp, #31]
  40f77c:	bfi	w0, w1, #7, #1
  40f780:	strb	w0, [sp, #31]
  40f784:	ldr	q0, [sp, #16]
  40f788:	str	q0, [sp, #80]
  40f78c:	ldr	q0, [sp, #80]
  40f790:	add	sp, sp, #0x60
  40f794:	ret
  40f798:	stp	x29, x30, [sp, #-112]!
  40f79c:	mov	x29, sp
  40f7a0:	str	q0, [sp, #16]
  40f7a4:	str	wzr, [sp, #104]
  40f7a8:	str	xzr, [sp, #80]
  40f7ac:	mrs	x0, fpcr
  40f7b0:	str	x0, [sp, #80]
  40f7b4:	ldr	q0, [sp, #16]
  40f7b8:	str	q0, [sp, #32]
  40f7bc:	ldr	x0, [sp, #32]
  40f7c0:	str	x0, [sp, #96]
  40f7c4:	ldr	x0, [sp, #40]
  40f7c8:	ubfx	x0, x0, #0, #48
  40f7cc:	str	x0, [sp, #72]
  40f7d0:	ldrh	w0, [sp, #46]
  40f7d4:	ubfx	x0, x0, #0, #15
  40f7d8:	and	w0, w0, #0xffff
  40f7dc:	and	x0, x0, #0xffff
  40f7e0:	str	x0, [sp, #64]
  40f7e4:	ldrb	w0, [sp, #47]
  40f7e8:	ubfx	x0, x0, #7, #1
  40f7ec:	and	w0, w0, #0xff
  40f7f0:	and	x0, x0, #0xff
  40f7f4:	str	x0, [sp, #56]
  40f7f8:	ldr	x1, [sp, #64]
  40f7fc:	mov	x0, #0x3ffe                	// #16382
  40f800:	cmp	x1, x0
  40f804:	b.gt	40f84c <__fxstatat@plt+0xd92c>
  40f808:	str	xzr, [sp, #88]
  40f80c:	ldr	x0, [sp, #64]
  40f810:	cmp	x0, #0x0
  40f814:	b.ne	40f83c <__fxstatat@plt+0xd91c>  // b.any
  40f818:	ldr	x1, [sp, #72]
  40f81c:	ldr	x0, [sp, #96]
  40f820:	orr	x0, x1, x0
  40f824:	cmp	x0, #0x0
  40f828:	b.eq	40fa10 <__fxstatat@plt+0xdaf0>  // b.none
  40f82c:	ldr	w0, [sp, #104]
  40f830:	orr	w0, w0, #0x10
  40f834:	str	w0, [sp, #104]
  40f838:	b	40fa10 <__fxstatat@plt+0xdaf0>
  40f83c:	ldr	w0, [sp, #104]
  40f840:	orr	w0, w0, #0x10
  40f844:	str	w0, [sp, #104]
  40f848:	b	40fa10 <__fxstatat@plt+0xdaf0>
  40f84c:	ldr	x0, [sp, #56]
  40f850:	cmp	x0, #0x0
  40f854:	b.eq	40f860 <__fxstatat@plt+0xd940>  // b.none
  40f858:	mov	x0, #0x403e                	// #16446
  40f85c:	b	40f864 <__fxstatat@plt+0xd944>
  40f860:	mov	x0, #0x403f                	// #16447
  40f864:	ldr	x1, [sp, #64]
  40f868:	cmp	x0, x1
  40f86c:	b.le	40f87c <__fxstatat@plt+0xd95c>
  40f870:	ldr	x0, [sp, #56]
  40f874:	cmp	x0, #0x0
  40f878:	b.eq	40f8a8 <__fxstatat@plt+0xd988>  // b.none
  40f87c:	str	xzr, [sp, #88]
  40f880:	ldr	x0, [sp, #56]
  40f884:	cmp	x0, #0x0
  40f888:	b.ne	40f898 <__fxstatat@plt+0xd978>  // b.any
  40f88c:	ldr	x0, [sp, #88]
  40f890:	mvn	x0, x0
  40f894:	str	x0, [sp, #88]
  40f898:	ldr	w0, [sp, #104]
  40f89c:	orr	w0, w0, #0x1
  40f8a0:	str	w0, [sp, #104]
  40f8a4:	b	40fa10 <__fxstatat@plt+0xdaf0>
  40f8a8:	str	wzr, [sp, #108]
  40f8ac:	ldr	x0, [sp, #72]
  40f8b0:	orr	x0, x0, #0x1000000000000
  40f8b4:	str	x0, [sp, #72]
  40f8b8:	ldr	x1, [sp, #64]
  40f8bc:	mov	x0, #0x406e                	// #16494
  40f8c0:	cmp	x1, x0
  40f8c4:	b.le	40f8f0 <__fxstatat@plt+0xd9d0>
  40f8c8:	ldr	x0, [sp, #96]
  40f8cc:	str	x0, [sp, #88]
  40f8d0:	ldr	x0, [sp, #64]
  40f8d4:	mov	w1, w0
  40f8d8:	mov	w0, #0xffffbf91            	// #-16495
  40f8dc:	add	w0, w1, w0
  40f8e0:	ldr	x1, [sp, #88]
  40f8e4:	lsl	x0, x1, x0
  40f8e8:	str	x0, [sp, #88]
  40f8ec:	b	40f9f8 <__fxstatat@plt+0xdad8>
  40f8f0:	mov	x1, #0x406f                	// #16495
  40f8f4:	ldr	x0, [sp, #64]
  40f8f8:	sub	x0, x1, x0
  40f8fc:	cmp	x0, #0x3f
  40f900:	b.gt	40f984 <__fxstatat@plt+0xda64>
  40f904:	ldr	x0, [sp, #64]
  40f908:	mov	w1, w0
  40f90c:	mov	w0, #0xffffbfd1            	// #-16431
  40f910:	add	w0, w1, w0
  40f914:	ldr	x1, [sp, #96]
  40f918:	lsl	x0, x1, x0
  40f91c:	cmp	x0, #0x0
  40f920:	cset	w0, ne  // ne = any
  40f924:	and	w0, w0, #0xff
  40f928:	str	w0, [sp, #108]
  40f92c:	ldr	x0, [sp, #64]
  40f930:	mov	w1, w0
  40f934:	mov	w0, #0xffffbfd1            	// #-16431
  40f938:	add	w0, w1, w0
  40f93c:	ldr	x1, [sp, #72]
  40f940:	lsl	x1, x1, x0
  40f944:	ldr	x0, [sp, #64]
  40f948:	mov	w2, w0
  40f94c:	mov	w0, #0x406f                	// #16495
  40f950:	sub	w0, w0, w2
  40f954:	ldr	x2, [sp, #96]
  40f958:	lsr	x0, x2, x0
  40f95c:	orr	x0, x1, x0
  40f960:	str	x0, [sp, #96]
  40f964:	ldr	x0, [sp, #64]
  40f968:	mov	w1, w0
  40f96c:	mov	w0, #0x406f                	// #16495
  40f970:	sub	w0, w0, w1
  40f974:	ldr	x1, [sp, #72]
  40f978:	lsr	x0, x1, x0
  40f97c:	str	x0, [sp, #72]
  40f980:	b	40f9f0 <__fxstatat@plt+0xdad0>
  40f984:	mov	x1, #0x406f                	// #16495
  40f988:	ldr	x0, [sp, #64]
  40f98c:	sub	x0, x1, x0
  40f990:	cmp	x0, #0x40
  40f994:	b.eq	40f9b4 <__fxstatat@plt+0xda94>  // b.none
  40f998:	ldr	x0, [sp, #64]
  40f99c:	mov	w1, w0
  40f9a0:	mov	w0, #0xffffc011            	// #-16367
  40f9a4:	add	w0, w1, w0
  40f9a8:	ldr	x1, [sp, #72]
  40f9ac:	lsl	x0, x1, x0
  40f9b0:	b	40f9b8 <__fxstatat@plt+0xda98>
  40f9b4:	mov	x0, #0x0                   	// #0
  40f9b8:	ldr	x1, [sp, #96]
  40f9bc:	orr	x0, x0, x1
  40f9c0:	cmp	x0, #0x0
  40f9c4:	cset	w0, ne  // ne = any
  40f9c8:	and	w0, w0, #0xff
  40f9cc:	str	w0, [sp, #108]
  40f9d0:	ldr	x0, [sp, #64]
  40f9d4:	mov	w1, w0
  40f9d8:	mov	w0, #0x402f                	// #16431
  40f9dc:	sub	w0, w0, w1
  40f9e0:	ldr	x1, [sp, #72]
  40f9e4:	lsr	x0, x1, x0
  40f9e8:	str	x0, [sp, #96]
  40f9ec:	str	xzr, [sp, #72]
  40f9f0:	ldr	x0, [sp, #96]
  40f9f4:	str	x0, [sp, #88]
  40f9f8:	ldr	w0, [sp, #108]
  40f9fc:	cmp	w0, #0x0
  40fa00:	b.eq	40fa10 <__fxstatat@plt+0xdaf0>  // b.none
  40fa04:	ldr	w0, [sp, #104]
  40fa08:	orr	w0, w0, #0x10
  40fa0c:	str	w0, [sp, #104]
  40fa10:	ldrsw	x0, [sp, #104]
  40fa14:	cmp	x0, #0x0
  40fa18:	b.eq	40fa24 <__fxstatat@plt+0xdb04>  // b.none
  40fa1c:	ldr	w0, [sp, #104]
  40fa20:	bl	40fba8 <__fxstatat@plt+0xdc88>
  40fa24:	ldr	x0, [sp, #88]
  40fa28:	ldp	x29, x30, [sp], #112
  40fa2c:	ret
  40fa30:	sub	sp, sp, #0x60
  40fa34:	str	x0, [sp, #8]
  40fa38:	ldr	x0, [sp, #8]
  40fa3c:	cmp	x0, #0x0
  40fa40:	b.eq	40fb38 <__fxstatat@plt+0xdc18>  // b.none
  40fa44:	ldr	x0, [sp, #8]
  40fa48:	str	x0, [sp, #32]
  40fa4c:	str	xzr, [sp, #40]
  40fa50:	ldr	x0, [sp, #40]
  40fa54:	cmp	x0, #0x0
  40fa58:	b.eq	40fa68 <__fxstatat@plt+0xdb48>  // b.none
  40fa5c:	ldr	x0, [sp, #32]
  40fa60:	neg	x0, x0
  40fa64:	str	x0, [sp, #32]
  40fa68:	ldr	x0, [sp, #32]
  40fa6c:	clz	x0, x0
  40fa70:	str	w0, [sp, #52]
  40fa74:	mov	w1, #0x403e                	// #16446
  40fa78:	ldr	w0, [sp, #52]
  40fa7c:	sub	w0, w1, w0
  40fa80:	sxtw	x0, w0
  40fa84:	str	x0, [sp, #56]
  40fa88:	ldr	x0, [sp, #32]
  40fa8c:	str	x0, [sp, #64]
  40fa90:	str	xzr, [sp, #72]
  40fa94:	mov	x1, #0x406f                	// #16495
  40fa98:	ldr	x0, [sp, #56]
  40fa9c:	sub	x0, x1, x0
  40faa0:	cmp	x0, #0x0
  40faa4:	b.le	40fb48 <__fxstatat@plt+0xdc28>
  40faa8:	mov	x1, #0x406f                	// #16495
  40faac:	ldr	x0, [sp, #56]
  40fab0:	sub	x0, x1, x0
  40fab4:	cmp	x0, #0x3f
  40fab8:	b.gt	40fb14 <__fxstatat@plt+0xdbf4>
  40fabc:	ldr	x0, [sp, #56]
  40fac0:	mov	w1, w0
  40fac4:	mov	w0, #0x406f                	// #16495
  40fac8:	sub	w0, w0, w1
  40facc:	ldr	x1, [sp, #72]
  40fad0:	lsl	x1, x1, x0
  40fad4:	ldr	x0, [sp, #56]
  40fad8:	mov	w2, w0
  40fadc:	mov	w0, #0xffffbfd1            	// #-16431
  40fae0:	add	w0, w2, w0
  40fae4:	ldr	x2, [sp, #64]
  40fae8:	lsr	x0, x2, x0
  40faec:	orr	x0, x1, x0
  40faf0:	str	x0, [sp, #72]
  40faf4:	ldr	x0, [sp, #56]
  40faf8:	mov	w1, w0
  40fafc:	mov	w0, #0x406f                	// #16495
  40fb00:	sub	w0, w0, w1
  40fb04:	ldr	x1, [sp, #64]
  40fb08:	lsl	x0, x1, x0
  40fb0c:	str	x0, [sp, #64]
  40fb10:	b	40fb48 <__fxstatat@plt+0xdc28>
  40fb14:	ldr	x0, [sp, #56]
  40fb18:	mov	w1, w0
  40fb1c:	mov	w0, #0x402f                	// #16431
  40fb20:	sub	w0, w0, w1
  40fb24:	ldr	x1, [sp, #64]
  40fb28:	lsl	x0, x1, x0
  40fb2c:	str	x0, [sp, #72]
  40fb30:	str	xzr, [sp, #64]
  40fb34:	b	40fb48 <__fxstatat@plt+0xdc28>
  40fb38:	str	xzr, [sp, #40]
  40fb3c:	str	xzr, [sp, #56]
  40fb40:	str	xzr, [sp, #64]
  40fb44:	str	xzr, [sp, #72]
  40fb48:	ldr	x0, [sp, #64]
  40fb4c:	str	x0, [sp, #16]
  40fb50:	ldr	x0, [sp, #72]
  40fb54:	and	x1, x0, #0xffffffffffff
  40fb58:	ldr	x0, [sp, #24]
  40fb5c:	bfxil	x0, x1, #0, #48
  40fb60:	str	x0, [sp, #24]
  40fb64:	ldr	x0, [sp, #56]
  40fb68:	and	w0, w0, #0x7fff
  40fb6c:	and	w1, w0, #0xffff
  40fb70:	ldrh	w0, [sp, #30]
  40fb74:	bfxil	w0, w1, #0, #15
  40fb78:	strh	w0, [sp, #30]
  40fb7c:	ldr	x0, [sp, #40]
  40fb80:	and	w0, w0, #0x1
  40fb84:	and	w1, w0, #0xff
  40fb88:	ldrb	w0, [sp, #31]
  40fb8c:	bfi	w0, w1, #7, #1
  40fb90:	strb	w0, [sp, #31]
  40fb94:	ldr	q0, [sp, #16]
  40fb98:	str	q0, [sp, #80]
  40fb9c:	ldr	q0, [sp, #80]
  40fba0:	add	sp, sp, #0x60
  40fba4:	ret
  40fba8:	sub	sp, sp, #0x30
  40fbac:	str	w0, [sp, #12]
  40fbb0:	mov	w0, #0x7f7fffff            	// #2139095039
  40fbb4:	fmov	s0, w0
  40fbb8:	str	s0, [sp, #44]
  40fbbc:	movi	v0.2s, #0x80, lsl #16
  40fbc0:	str	s0, [sp, #40]
  40fbc4:	mov	w0, #0xc5ae                	// #50606
  40fbc8:	movk	w0, #0x749d, lsl #16
  40fbcc:	fmov	s0, w0
  40fbd0:	str	s0, [sp, #36]
  40fbd4:	str	wzr, [sp, #32]
  40fbd8:	fmov	s0, #1.000000000000000000e+00
  40fbdc:	str	s0, [sp, #28]
  40fbe0:	ldr	w0, [sp, #12]
  40fbe4:	and	w0, w0, #0x1
  40fbe8:	cmp	w0, #0x0
  40fbec:	b.eq	40fc00 <__fxstatat@plt+0xdce0>  // b.none
  40fbf0:	ldr	s1, [sp, #32]
  40fbf4:	fdiv	s0, s1, s1
  40fbf8:	mrs	x0, fpsr
  40fbfc:	str	w0, [sp, #24]
  40fc00:	ldr	w0, [sp, #12]
  40fc04:	and	w0, w0, #0x2
  40fc08:	cmp	w0, #0x0
  40fc0c:	b.eq	40fc24 <__fxstatat@plt+0xdd04>  // b.none
  40fc10:	ldr	s1, [sp, #28]
  40fc14:	ldr	s2, [sp, #32]
  40fc18:	fdiv	s0, s1, s2
  40fc1c:	mrs	x0, fpsr
  40fc20:	str	w0, [sp, #24]
  40fc24:	ldr	w0, [sp, #12]
  40fc28:	and	w0, w0, #0x4
  40fc2c:	cmp	w0, #0x0
  40fc30:	b.eq	40fc48 <__fxstatat@plt+0xdd28>  // b.none
  40fc34:	ldr	s1, [sp, #44]
  40fc38:	ldr	s2, [sp, #36]
  40fc3c:	fadd	s0, s1, s2
  40fc40:	mrs	x0, fpsr
  40fc44:	str	w0, [sp, #24]
  40fc48:	ldr	w0, [sp, #12]
  40fc4c:	and	w0, w0, #0x8
  40fc50:	cmp	w0, #0x0
  40fc54:	b.eq	40fc68 <__fxstatat@plt+0xdd48>  // b.none
  40fc58:	ldr	s1, [sp, #40]
  40fc5c:	fmul	s0, s1, s1
  40fc60:	mrs	x0, fpsr
  40fc64:	str	w0, [sp, #24]
  40fc68:	ldr	w0, [sp, #12]
  40fc6c:	and	w0, w0, #0x10
  40fc70:	cmp	w0, #0x0
  40fc74:	b.eq	40fc8c <__fxstatat@plt+0xdd6c>  // b.none
  40fc78:	ldr	s1, [sp, #44]
  40fc7c:	ldr	s2, [sp, #28]
  40fc80:	fsub	s0, s1, s2
  40fc84:	mrs	x0, fpsr
  40fc88:	str	w0, [sp, #24]
  40fc8c:	nop
  40fc90:	add	sp, sp, #0x30
  40fc94:	ret
  40fc98:	stp	x29, x30, [sp, #-64]!
  40fc9c:	mov	x29, sp
  40fca0:	stp	x19, x20, [sp, #16]
  40fca4:	adrp	x20, 423000 <__fxstatat@plt+0x210e0>
  40fca8:	add	x20, x20, #0xdf0
  40fcac:	stp	x21, x22, [sp, #32]
  40fcb0:	adrp	x21, 423000 <__fxstatat@plt+0x210e0>
  40fcb4:	add	x21, x21, #0xde8
  40fcb8:	sub	x20, x20, x21
  40fcbc:	mov	w22, w0
  40fcc0:	stp	x23, x24, [sp, #48]
  40fcc4:	mov	x23, x1
  40fcc8:	mov	x24, x2
  40fccc:	bl	4019f0 <mbrtowc@plt-0x40>
  40fcd0:	cmp	xzr, x20, asr #3
  40fcd4:	b.eq	40fd00 <__fxstatat@plt+0xdde0>  // b.none
  40fcd8:	asr	x20, x20, #3
  40fcdc:	mov	x19, #0x0                   	// #0
  40fce0:	ldr	x3, [x21, x19, lsl #3]
  40fce4:	mov	x2, x24
  40fce8:	add	x19, x19, #0x1
  40fcec:	mov	x1, x23
  40fcf0:	mov	w0, w22
  40fcf4:	blr	x3
  40fcf8:	cmp	x20, x19
  40fcfc:	b.ne	40fce0 <__fxstatat@plt+0xddc0>  // b.any
  40fd00:	ldp	x19, x20, [sp, #16]
  40fd04:	ldp	x21, x22, [sp, #32]
  40fd08:	ldp	x23, x24, [sp, #48]
  40fd0c:	ldp	x29, x30, [sp], #64
  40fd10:	ret
  40fd14:	nop
  40fd18:	ret
  40fd1c:	nop
  40fd20:	adrp	x2, 424000 <__fxstatat@plt+0x220e0>
  40fd24:	mov	x1, #0x0                   	// #0
  40fd28:	ldr	x2, [x2, #648]
  40fd2c:	b	401ae0 <__cxa_atexit@plt>
  40fd30:	mov	x2, x1
  40fd34:	mov	w1, w0
  40fd38:	mov	w0, #0x0                   	// #0
  40fd3c:	b	401e30 <__fxstat@plt>
  40fd40:	mov	x4, x1
  40fd44:	mov	x5, x2
  40fd48:	mov	w1, w0
  40fd4c:	mov	x2, x4
  40fd50:	mov	w0, #0x0                   	// #0
  40fd54:	mov	w4, w3
  40fd58:	mov	x3, x5
  40fd5c:	b	401f20 <__fxstatat@plt>

Disassembly of section .fini:

000000000040fd60 <.fini>:
  40fd60:	stp	x29, x30, [sp, #-16]!
  40fd64:	mov	x29, sp
  40fd68:	ldp	x29, x30, [sp], #16
  40fd6c:	ret
