==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-10] Analyzing design file 'dct_hls/dct.cpp' ...
WARNING: [HLS 200-40] In file included from dct_hls/dct.cpp:1:
dct_hls/dct.cpp:81:11: warning: array index 4 is past the end of the array (which contains 4 elements) [-Warray-bounds]
    tmp = qsrc[4][4] * coeff;
          ^       ~
dct_hls/dct.cpp:65:18: note: array 'qsrc' declared here
void quantificat(short qsrc[4][4],short qdst[4][4])
                 ^
1 warning generated.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 101.207 ; gain = 45.973
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 101.227 ; gain = 45.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 105.961 ; gain = 50.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'dct' (dct_hls/dct.cpp:141) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 108.652 ; gain = 53.418
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'write_data' (dct_hls/dct.cpp:121).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_data' (dct_hls/dct.cpp:109).
INFO: [XFORM 203-501] Unrolling loop 'WR_Loop_Row' (dct_hls/dct.cpp:126) in function 'write_data' completely.
INFO: [XFORM 203-501] Unrolling loop 'WR_Loop_Col' (dct_hls/dct.cpp:129) in function 'write_data' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Row' (dct_hls/dct.cpp:114) in function 'read_data' completely.
INFO: [XFORM 203-501] Unrolling loop 'RD_Loop_Col' (dct_hls/dct.cpp:117) in function 'read_data' completely.
INFO: [XFORM 203-102] Partitioning array 'buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'src.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (dct_hls/dct.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out' (dct_hls/dct.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.0' (dct_hls/dct.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.1' (dct_hls/dct.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.2' (dct_hls/dct.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in.3' (dct_hls/dct.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.0' (dct_hls/dct.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.1' (dct_hls/dct.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.2' (dct_hls/dct.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_out.3' (dct_hls/dct.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_step' into 'integer_dct' (dct_hls/dct.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'integer_dct' into 'dct' (dct_hls/dct.cpp:141) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'dct' (dct_hls/dct.cpp:133)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 132.453 ; gain = 77.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 143.277 ; gain = 88.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_data'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', dct_hls/dct.cpp:117) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.929 seconds; current allocated memory: 102.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 102.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_data'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (dct_hls/dct.cpp:129) of variable 'p_read_14' on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 103.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 103.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 103.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 103.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 104.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 105.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 106.259 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 156.828 ; gain = 101.594
INFO: [SYSC 207-301] Generating SystemC RTL for dct.
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
INFO: [HLS 200-112] Total elapsed time: 20.384 seconds; peak allocated memory: 106.259 MB.
