-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_sc_stream_circularlinebuffer_thread_clb is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    sc_fifo_chn_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    sc_fifo_chn_9_full_n : IN STD_LOGIC;
    sc_fifo_chn_9_write : OUT STD_LOGIC;
    sc_fifo_chn_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    sc_fifo_chn_10_full_n : IN STD_LOGIC;
    sc_fifo_chn_10_write : OUT STD_LOGIC;
    sc_fifo_chn_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    sc_fifo_chn_11_full_n : IN STD_LOGIC;
    sc_fifo_chn_11_write : OUT STD_LOGIC;
    sc_fifo_chn_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_12_full_n : IN STD_LOGIC;
    sc_fifo_chn_12_write : OUT STD_LOGIC;
    sc_fifo_chn_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_13_full_n : IN STD_LOGIC;
    sc_fifo_chn_13_write : OUT STD_LOGIC;
    sc_fifo_chn_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_14_full_n : IN STD_LOGIC;
    sc_fifo_chn_14_write : OUT STD_LOGIC;
    sc_fifo_chn_15_din : OUT STD_LOGIC;
    sc_fifo_chn_15_full_n : IN STD_LOGIC;
    sc_fifo_chn_15_write : OUT STD_LOGIC;
    sc_fifo_chn_16_din : OUT STD_LOGIC;
    sc_fifo_chn_16_full_n : IN STD_LOGIC;
    sc_fifo_chn_16_write : OUT STD_LOGIC;
    sc_fifo_chn_17_din : OUT STD_LOGIC;
    sc_fifo_chn_17_full_n : IN STD_LOGIC;
    sc_fifo_chn_17_write : OUT STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
    ctrl_row_size_pkg_read : OUT STD_LOGIC;
    ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_window_size_empty_n : IN STD_LOGIC;
    ctrl_window_size_read : OUT STD_LOGIC;
    ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_depth_empty_n : IN STD_LOGIC;
    ctrl_depth_read : OUT STD_LOGIC;
    ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stride_empty_n : IN STD_LOGIC;
    ctrl_stride_read : OUT STD_LOGIC;
    ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_replay_empty_n : IN STD_LOGIC;
    ctrl_replay_read : OUT STD_LOGIC );
end;


architecture behav of p_sc_stream_circularlinebuffer_thread_clb is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";

    signal sc_fifo_chn_9_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln192_reg_1529 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tlast_V_reg_1552 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_10_blk_n : STD_LOGIC;
    signal sc_fifo_chn_11_blk_n : STD_LOGIC;
    signal sc_fifo_chn_12_blk_n : STD_LOGIC;
    signal sc_fifo_chn_13_blk_n : STD_LOGIC;
    signal sc_fifo_chn_14_blk_n : STD_LOGIC;
    signal sc_fifo_chn_15_blk_n : STD_LOGIC;
    signal sc_fifo_chn_16_blk_n : STD_LOGIC;
    signal sc_fifo_chn_17_blk_n : STD_LOGIC;
    signal din_0_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln192_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal din_1_blk_n : STD_LOGIC;
    signal din_2_blk_n : STD_LOGIC;
    signal ctrl_row_size_pkg_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ctrl_window_size_blk_n : STD_LOGIC;
    signal ctrl_depth_blk_n : STD_LOGIC;
    signal ctrl_stride_blk_n : STD_LOGIC;
    signal ctrl_replay_blk_n : STD_LOGIC;
    signal clb_buffer_mVec_writ_4_reg_576 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_5_reg_587 : STD_LOGIC_VECTOR (255 downto 0);
    signal i_op_assign_6_reg_598 : STD_LOGIC_VECTOR (31 downto 0);
    signal op_assign_6_reg_609 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_5_reg_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_reg_631 : STD_LOGIC_VECTOR (30 downto 0);
    signal stride_count_row_1_reg_642 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_nr_1_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_count_channel_1_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal clb_buffer_mVec_writ_6_reg_678 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_7_reg_693 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_4_reg_708 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_5_reg_719 : STD_LOGIC_VECTOR (255 downto 0);
    signal raw_in_1_2_reg_730 : STD_LOGIC_VECTOR (0 downto 0);
    signal raw_in_2_2_reg_741 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_fu_914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rhs_V_reg_1471 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal ret_V_6_fu_1458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_6_reg_1476 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_2_fu_918_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_2_reg_1481 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_7_fu_1465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_7_reg_1486 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1354_fu_932_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1354_reg_1491 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln891_fu_936_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln891_reg_1498 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1354_1_fu_950_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1354_1_reg_1504 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_out_replay_fu_954_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_out_replay_reg_1509 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln258_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln258_reg_1514 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln179_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln179_reg_1519 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal stride_count_col_fu_1014_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_count_col_reg_1524 : STD_LOGIC_VECTOR (31 downto 0);
    signal io_acc_block_signal_op169 : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op246 : STD_LOGIC;
    signal ap_predicate_op246_write_state5 : BOOLEAN;
    signal io_acc_block_signal_op252 : STD_LOGIC;
    signal ap_predicate_op252_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal u_fu_1031_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal stride_skip_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal stride_skip_reg_1538 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_1083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_data_V_reg_1547 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_tlast_V_fu_1131_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tkeep_V_reg_1558 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln821_fu_1139_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln821_reg_1566 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1580 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_V_fu_1340_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal clb_sel_write_0_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_V_1_fu_1376_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_sel_write_1_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_W_1_V_fu_1404_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln253_fu_1416_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran5to6_state4 : BOOLEAN;
    signal clb_buffer_mVec_0_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal clb_buffer_mVec_0_r_ce0 : STD_LOGIC;
    signal clb_buffer_mVec_0_r_we0 : STD_LOGIC;
    signal clb_buffer_mVec_0_r_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_1_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal clb_buffer_mVec_1_r_ce0 : STD_LOGIC;
    signal clb_buffer_mVec_1_r_we0 : STD_LOGIC;
    signal clb_buffer_mVec_1_r_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_sel_W_V_1_0_reg_300 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal and_ln258_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_W_V_0_0_reg_312 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_buffer_mVec_writ_reg_324 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_1_reg_336 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_reg_348 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_1_reg_360 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_sel_write_0_0_reg_372 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_write_1_0_reg_384 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_raw_in_1_3_phi_fu_858_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal raw_in_1_02_reg_396 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_1_0_reg_408 : STD_LOGIC_VECTOR (3 downto 0);
    signal raw_in_2_01_reg_420 : STD_LOGIC_VECTOR (15 downto 0);
    signal clb_sel_W_V_1_1_reg_432 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_sel_W_V_0_1_reg_443 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_buffer_mVec_writ_2_reg_454 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_3_reg_465 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_2_reg_476 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_3_reg_487 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_sel_write_0_1_reg_498 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_write_1_1_reg_509 : STD_LOGIC_VECTOR (0 downto 0);
    signal raw_in_1_1_reg_520 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_1_1_reg_531 : STD_LOGIC_VECTOR (3 downto 0);
    signal raw_in_2_1_reg_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_op_assign_4_reg_553 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_i_op_assign_6_phi_fu_602_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_op_assign_6_phi_fu_613_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i_op_assign_5_phi_fu_624_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_count_row_fu_1111_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_stride_count_row_1_reg_642 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_nr_fu_1120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_row_nr_1_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_stride_count_channel_1_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_count_channel_fu_1076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_6_reg_678 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_5_fu_1143_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_s_fu_1156_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_7_reg_693 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_79_1_fu_1179_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_78_1_fu_1192_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_6_reg_752 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_tmp_0_V_phi_fu_768_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln647_fu_1243_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_0_V_reg_765 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_7_reg_774 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_tmp_1_V_phi_fu_790_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln647_1_fu_1259_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_1_V_reg_787 : STD_LOGIC_VECTOR (127 downto 0);
    signal clb_buffer_mVec_writ_8_reg_796 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_9_reg_810 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_8_reg_824 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_9_reg_838 : STD_LOGIC_VECTOR (255 downto 0);
    signal raw_in_1_3_reg_852 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_reg_867 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_phi_ln258_phi_fu_883_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_2_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln544_fu_1169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_1174_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_2_fu_1205_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_3_fu_1210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln182_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1354_fu_922_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_926_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1354_1_fu_940_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_5_fu_944_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln179_1_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln179_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_1_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln182_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln182_fu_1008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln192_fu_1022_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln195_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_1_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln199_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln199_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln199_fu_1105_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_890_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_900_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_66_fu_1215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln244_fu_1223_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2_fu_1227_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln641_fu_1275_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln641_1_fu_1288_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1301_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln182_fu_1308_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_1311_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln879_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_next_V_fu_1334_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_fu_1354_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_1_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln215_fu_1370_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln891_2_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_fu_1396_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln183_fu_1410_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_fu_1424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln182_1_fu_1432_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln182_1_fu_1436_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_6_fu_1458_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_6_fu_1458_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_7_fu_1465_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_7_fu_1465_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ret_V_6_fu_1458_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_7_fu_1465_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_901 : BOOLEAN;
    signal ap_condition_123 : BOOLEAN;
    signal ap_condition_475 : BOOLEAN;
    signal ap_condition_381 : BOOLEAN;
    signal ap_condition_425 : BOOLEAN;
    signal ap_condition_430 : BOOLEAN;
    signal ap_condition_240 : BOOLEAN;
    signal ap_condition_441 : BOOLEAN;
    signal ap_condition_446 : BOOLEAN;
    signal ap_condition_511 : BOOLEAN;

    component p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component p_sc_stream_circularlinebuffer_thread_clb_clb_buffer_mVec_0_r IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (255 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;



begin
    clb_buffer_mVec_0_r_U : component p_sc_stream_circularlinebuffer_thread_clb_clb_buffer_mVec_0_r
    generic map (
        DataWidth => 256,
        AddressRange => 3584,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => clb_buffer_mVec_0_r_address0,
        ce0 => clb_buffer_mVec_0_r_ce0,
        we0 => clb_buffer_mVec_0_r_we0,
        d0 => ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6,
        q0 => clb_buffer_mVec_0_r_q0);

    clb_buffer_mVec_1_r_U : component p_sc_stream_circularlinebuffer_thread_clb_clb_buffer_mVec_0_r
    generic map (
        DataWidth => 256,
        AddressRange => 3584,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => clb_buffer_mVec_1_r_address0,
        ce0 => clb_buffer_mVec_1_r_ce0,
        we0 => clb_buffer_mVec_1_r_we0,
        d0 => ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6,
        q0 => clb_buffer_mVec_1_r_q0);

    p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1_U70 : component p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => ret_V_6_fu_1458_p0,
        din1 => ret_V_6_fu_1458_p1,
        dout => ret_V_6_fu_1458_p2);

    p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1_U71 : component p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => ret_V_7_fu_1465_p0,
        din1 => ret_V_7_fu_1465_p1,
        dout => ret_V_7_fu_1465_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_predicate_tran5to6_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    clb_1_0_reg_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_1_0_reg_408 <= clb_sel_V_fu_1340_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_1_0_reg_408 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    clb_1_1_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_1_1_reg_531 <= clb_sel_V_fu_1340_p3;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_1_1_reg_531 <= clb_1_0_reg_408;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_1_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_buffer_mVec_read_1_reg_360 <= clb_buffer_mVec_read_9_reg_838;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_buffer_mVec_read_1_reg_360 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_2_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_buffer_mVec_read_2_reg_476 <= clb_buffer_mVec_read_8_reg_824;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_buffer_mVec_read_2_reg_476 <= clb_buffer_mVec_read_reg_348;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_3_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_buffer_mVec_read_3_reg_487 <= clb_buffer_mVec_read_9_reg_838;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_buffer_mVec_read_3_reg_487 <= clb_buffer_mVec_read_1_reg_360;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_4_reg_708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                clb_buffer_mVec_read_4_reg_708 <= ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                clb_buffer_mVec_read_4_reg_708 <= clb_buffer_mVec_read_2_reg_476;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_5_reg_719_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                clb_buffer_mVec_read_5_reg_719 <= ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                clb_buffer_mVec_read_5_reg_719 <= clb_buffer_mVec_read_3_reg_487;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_8_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if ((icmp_ln192_reg_1529 = ap_const_lv1_0)) then 
                    clb_buffer_mVec_read_8_reg_824 <= clb_buffer_mVec_read_4_reg_708;
                elsif ((ap_const_boolean_1 = ap_condition_475)) then 
                    clb_buffer_mVec_read_8_reg_824 <= ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_9_reg_838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if ((icmp_ln192_reg_1529 = ap_const_lv1_0)) then 
                    clb_buffer_mVec_read_9_reg_838 <= clb_buffer_mVec_read_5_reg_719;
                elsif ((ap_const_boolean_1 = ap_condition_475)) then 
                    clb_buffer_mVec_read_9_reg_838 <= ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_buffer_mVec_read_reg_348 <= clb_buffer_mVec_read_8_reg_824;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_buffer_mVec_read_reg_348 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_1_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_buffer_mVec_writ_1_reg_336 <= clb_buffer_mVec_writ_9_reg_810;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_buffer_mVec_writ_1_reg_336 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_2_reg_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_buffer_mVec_writ_2_reg_454 <= clb_buffer_mVec_writ_8_reg_796;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_buffer_mVec_writ_2_reg_454 <= clb_buffer_mVec_writ_reg_324;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_3_reg_465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_buffer_mVec_writ_3_reg_465 <= clb_buffer_mVec_writ_9_reg_810;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_buffer_mVec_writ_3_reg_465 <= clb_buffer_mVec_writ_1_reg_336;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_4_reg_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                clb_buffer_mVec_writ_4_reg_576 <= clb_buffer_mVec_writ_7_reg_693;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                clb_buffer_mVec_writ_4_reg_576 <= clb_buffer_mVec_writ_2_reg_454;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_5_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                clb_buffer_mVec_writ_5_reg_587 <= clb_buffer_mVec_writ_6_reg_678;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                clb_buffer_mVec_writ_5_reg_587 <= clb_buffer_mVec_writ_3_reg_465;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_6_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_240)) then
                if ((ap_const_boolean_1 = ap_condition_430)) then 
                    clb_buffer_mVec_writ_6_reg_678 <= p_Result_s_fu_1156_p5;
                elsif ((ap_const_boolean_1 = ap_condition_425)) then 
                    clb_buffer_mVec_writ_6_reg_678 <= p_Result_5_fu_1143_p5;
                elsif (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (clb_sel_write_0_1_reg_498 = ap_const_lv1_0))) then 
                    clb_buffer_mVec_writ_6_reg_678 <= ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    clb_buffer_mVec_writ_6_reg_678 <= ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_6_reg_678;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_7_reg_693_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_240)) then
                if ((ap_const_boolean_1 = ap_condition_446)) then 
                    clb_buffer_mVec_writ_7_reg_693 <= p_Result_78_1_fu_1192_p5;
                elsif ((ap_const_boolean_1 = ap_condition_441)) then 
                    clb_buffer_mVec_writ_7_reg_693 <= p_Result_79_1_fu_1179_p5;
                elsif (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (clb_sel_write_1_1_reg_509 = ap_const_lv1_0))) then 
                    clb_buffer_mVec_writ_7_reg_693 <= ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    clb_buffer_mVec_writ_7_reg_693 <= ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_7_reg_693;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_8_reg_796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if ((icmp_ln192_reg_1529 = ap_const_lv1_0)) then 
                    clb_buffer_mVec_writ_8_reg_796 <= clb_buffer_mVec_writ_4_reg_576;
                elsif ((ap_const_boolean_1 = ap_condition_475)) then 
                    clb_buffer_mVec_writ_8_reg_796 <= clb_buffer_mVec_writ_7_reg_693;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_9_reg_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if ((icmp_ln192_reg_1529 = ap_const_lv1_0)) then 
                    clb_buffer_mVec_writ_9_reg_810 <= clb_buffer_mVec_writ_5_reg_587;
                elsif ((ap_const_boolean_1 = ap_condition_475)) then 
                    clb_buffer_mVec_writ_9_reg_810 <= clb_buffer_mVec_writ_6_reg_678;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_buffer_mVec_writ_reg_324 <= clb_buffer_mVec_writ_8_reg_796;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_buffer_mVec_writ_reg_324 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_sel_W_V_0_0_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_sel_W_V_0_0_reg_312 <= clb_sel_V_1_fu_1376_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_sel_W_V_0_0_reg_312 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    clb_sel_W_V_0_1_reg_443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_sel_W_V_0_1_reg_443 <= clb_sel_V_1_fu_1376_p3;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_sel_W_V_0_1_reg_443 <= clb_sel_W_V_0_0_reg_312;
            end if; 
        end if;
    end process;

    clb_sel_W_V_1_0_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_sel_W_V_1_0_reg_300 <= clb_sel_W_1_V_fu_1404_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_sel_W_V_1_0_reg_300 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    clb_sel_W_V_1_1_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_sel_W_V_1_1_reg_432 <= clb_sel_W_1_V_fu_1404_p2;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_sel_W_V_1_1_reg_432 <= clb_sel_W_V_1_0_reg_300;
            end if; 
        end if;
    end process;

    clb_sel_write_0_0_reg_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_sel_write_0_0_reg_372 <= clb_sel_write_0_fu_1348_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_sel_write_0_0_reg_372 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    clb_sel_write_0_1_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_sel_write_0_1_reg_498 <= clb_sel_write_0_fu_1348_p2;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_sel_write_0_1_reg_498 <= clb_sel_write_0_0_reg_372;
            end if; 
        end if;
    end process;

    clb_sel_write_1_0_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then 
                clb_sel_write_1_0_reg_384 <= clb_sel_write_1_fu_1384_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                clb_sel_write_1_0_reg_384 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    clb_sel_write_1_1_reg_509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                clb_sel_write_1_1_reg_509 <= clb_sel_write_1_fu_1384_p2;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                clb_sel_write_1_1_reg_509 <= clb_sel_write_1_0_reg_384;
            end if; 
        end if;
    end process;

    i_op_assign_4_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_op_assign_4_reg_553 <= stride_count_col_reg_1524;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_op_assign_4_reg_553 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_5_reg_620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                i_op_assign_5_reg_620 <= stride_count_channel_1_reg_666;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_op_assign_5_reg_620 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_6_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                i_op_assign_6_reg_598 <= stride_count_row_1_reg_642;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_op_assign_6_reg_598 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_op_assign_reg_564 <= select_ln253_fu_1416_p3;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_op_assign_reg_564 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    op_assign_6_reg_609_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                op_assign_6_reg_609 <= row_nr_1_reg_654;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                op_assign_6_reg_609 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_Val2_8_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if ((icmp_ln192_reg_1529 = ap_const_lv1_0)) then 
                    p_Val2_8_reg_867 <= raw_in_2_2_reg_741;
                elsif ((ap_const_boolean_1 = ap_condition_475)) then 
                    p_Val2_8_reg_867 <= val_tkeep_V_reg_1558;
                end if;
            end if; 
        end if;
    end process;

    raw_in_1_1_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_in_1_1_reg_520 <= raw_in_1_3_reg_852;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_in_1_1_reg_520 <= raw_in_1_02_reg_396;
            end if; 
        end if;
    end process;

    raw_in_1_2_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                raw_in_1_2_reg_730 <= val_tlast_V_reg_1552;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                raw_in_1_2_reg_730 <= raw_in_1_1_reg_520;
            end if; 
        end if;
    end process;

    raw_in_1_3_reg_852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if ((icmp_ln192_reg_1529 = ap_const_lv1_0)) then 
                    raw_in_1_3_reg_852 <= raw_in_1_2_reg_730;
                elsif ((ap_const_boolean_1 = ap_condition_475)) then 
                    raw_in_1_3_reg_852 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    raw_in_2_1_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln258_fu_1453_p2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_in_2_1_reg_542 <= p_Val2_8_reg_867;
            elsif ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_in_2_1_reg_542 <= raw_in_2_01_reg_420;
            end if; 
        end if;
    end process;

    raw_in_2_2_reg_741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
                raw_in_2_2_reg_741 <= val_tkeep_V_reg_1558;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                raw_in_2_2_reg_741 <= raw_in_2_1_reg_542;
            end if; 
        end if;
    end process;

    row_nr_1_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_240)) then
                if (((icmp_ln891_fu_1083_p2 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1))) then 
                    row_nr_1_reg_654 <= ap_phi_mux_op_assign_6_phi_fu_613_p4;
                elsif (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (icmp_ln891_fu_1083_p2 = ap_const_lv1_0))) then 
                    row_nr_1_reg_654 <= row_nr_fu_1120_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    row_nr_1_reg_654 <= ap_phi_reg_pp0_iter0_row_nr_1_reg_654;
                end if;
            end if; 
        end if;
    end process;

    stride_count_channel_1_reg_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_240)) then
                if (((icmp_ln891_fu_1083_p2 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1))) then 
                    stride_count_channel_1_reg_666 <= stride_count_channel_fu_1076_p2;
                elsif (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (icmp_ln891_fu_1083_p2 = ap_const_lv1_0))) then 
                    stride_count_channel_1_reg_666 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    stride_count_channel_1_reg_666 <= ap_phi_reg_pp0_iter0_stride_count_channel_1_reg_666;
                end if;
            end if; 
        end if;
    end process;

    stride_count_row_1_reg_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_240)) then
                if (((icmp_ln891_fu_1083_p2 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1))) then 
                    stride_count_row_1_reg_642 <= ap_phi_mux_i_op_assign_6_phi_fu_602_p4;
                elsif (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (icmp_ln891_fu_1083_p2 = ap_const_lv1_0))) then 
                    stride_count_row_1_reg_642 <= stride_count_row_fu_1111_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    stride_count_row_1_reg_642 <= ap_phi_reg_pp0_iter0_stride_count_row_1_reg_642;
                end if;
            end if; 
        end if;
    end process;

    v_assign_reg_631_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (val_tlast_V_fu_1131_p1 = ap_const_lv1_0)) or ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (icmp_ln244_fu_1237_p2 = ap_const_lv1_0))))) then 
                v_assign_reg_631 <= u_fu_1031_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                v_assign_reg_631 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                and_ln179_reg_1519 <= and_ln179_fu_980_p2;
                stride_count_col_reg_1524 <= stride_count_col_fu_1014_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln192_reg_1529 <= icmp_ln192_fu_1026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((din_1_dout = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln244_reg_1580 <= icmp_ln244_fu_1237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln258_reg_1514 <= icmp_ln258_fu_958_p2;
                    lhs_V_2_reg_1481(15 downto 0) <= lhs_V_2_fu_918_p1(15 downto 0);
                ret_V_6_reg_1476 <= ret_V_6_fu_1458_p2;
                ret_V_7_reg_1486 <= ret_V_7_fu_1465_p2;
                    rhs_V_reg_1471(15 downto 0) <= rhs_V_fu_914_p1(15 downto 0);
                sext_ln1354_1_reg_1504 <= sext_ln1354_1_fu_950_p1;
                sext_ln1354_reg_1491 <= sext_ln1354_fu_932_p1;
                    tmp_out_replay_reg_1509(15 downto 0) <= tmp_out_replay_fu_954_p1(15 downto 0);
                    zext_ln891_reg_1498(15 downto 0) <= zext_ln891_fu_936_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then
                raw_in_1_02_reg_396 <= raw_in_1_3_reg_852;
                raw_in_2_01_reg_420 <= p_Val2_8_reg_867;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                stride_skip_reg_1538 <= stride_skip_fu_1070_p2;
                trunc_ln821_reg_1566 <= trunc_ln821_fu_1139_p1;
                val_data_V_reg_1547 <= din_0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                val_tkeep_V_reg_1558 <= din_2_dout;
                val_tlast_V_reg_1552 <= din_1_dout;
            end if;
        end if;
    end process;
    rhs_V_reg_1471(31 downto 16) <= "0000000000000000";
    lhs_V_2_reg_1481(31 downto 16) <= "0000000000000000";
    zext_ln891_reg_1498(31 downto 16) <= "0000000000000000";
    tmp_out_replay_reg_1509(31 downto 16) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ap_CS_fsm, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_block_pp0_stage0_subdone, and_ln258_fu_1453_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = and_ln258_fu_1453_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln182_fu_1008_p2 <= std_logic_vector(unsigned(i_op_assign_4_reg_553) + unsigned(ap_const_lv32_1));
    add_ln183_fu_1410_p2 <= std_logic_vector(unsigned(i_op_assign_reg_564) + unsigned(ap_const_lv32_1));
    add_ln199_fu_1105_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_op_assign_6_phi_fu_602_p4) + unsigned(ap_const_lv32_1));
    add_ln215_fu_1370_p2 <= std_logic_vector(unsigned(clb_sel_V_fu_1340_p3) + unsigned(ap_const_lv4_E));
    and_ln179_fu_980_p2 <= (xor_ln179_fu_974_p2 and icmp_ln179_fu_963_p2);
    and_ln182_1_fu_1436_p4 <= ((tmp_68_fu_1424_p3 & ap_const_lv14_0) & trunc_ln182_1_fu_1432_p1);
    and_ln195_1_fu_1053_p2 <= (icmp_ln883_fu_1048_p2 and and_ln195_fu_1043_p2);
    and_ln195_fu_1043_p2 <= (icmp_ln195_fu_1037_p2 and and_ln179_reg_1519);
    and_ln258_fu_1453_p2 <= (icmp_ln258_reg_1514 and ap_phi_mux_phi_ln258_phi_fu_883_p4);
    and_ln2_fu_1227_p4 <= ((tmp_66_fu_1215_p3 & ap_const_lv14_0) & trunc_ln244_fu_1223_p1);
    and_ln_fu_1311_p4 <= ((tmp_65_fu_1301_p3 & ap_const_lv14_0) & trunc_ln182_fu_1308_p1);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, io_acc_block_signal_op169, io_acc_block_signal_op246, ap_predicate_op246_write_state5, io_acc_block_signal_op252, ap_predicate_op252_write_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op252 = ap_const_logic_0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op246 = ap_const_logic_0)))) or ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (io_acc_block_signal_op169 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, io_acc_block_signal_op169, io_acc_block_signal_op246, ap_predicate_op246_write_state5, io_acc_block_signal_op252, ap_predicate_op252_write_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op252 = ap_const_logic_0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op246 = ap_const_logic_0)))) or ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (io_acc_block_signal_op169 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, io_acc_block_signal_op169, io_acc_block_signal_op246, ap_predicate_op246_write_state5, io_acc_block_signal_op252, ap_predicate_op252_write_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op252 = ap_const_logic_0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op246 = ap_const_logic_0)))) or ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (io_acc_block_signal_op169 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state2_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n)
    begin
                ap_block_state2 <= ((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter0_assign_proc : process(icmp_ln192_fu_1026_p2, io_acc_block_signal_op169)
    begin
                ap_block_state4_pp0_stage0_iter0 <= ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (io_acc_block_signal_op169 = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op246, ap_predicate_op246_write_state5, io_acc_block_signal_op252, ap_predicate_op252_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op252 = ap_const_logic_0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (io_acc_block_signal_op246 = ap_const_logic_0)));
    end process;


    ap_condition_123_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2)
    begin
                ap_condition_123 <= ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_240_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_240 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_381_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_381 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_425_assign_proc : process(icmp_ln192_fu_1026_p2, trunc_ln821_fu_1139_p1, clb_sel_write_0_1_reg_498)
    begin
                ap_condition_425 <= ((clb_sel_write_0_1_reg_498 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_0));
    end process;


    ap_condition_430_assign_proc : process(icmp_ln192_fu_1026_p2, trunc_ln821_fu_1139_p1, clb_sel_write_0_1_reg_498)
    begin
                ap_condition_430 <= ((clb_sel_write_0_1_reg_498 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1));
    end process;


    ap_condition_441_assign_proc : process(icmp_ln192_fu_1026_p2, trunc_ln821_fu_1139_p1, clb_sel_write_1_1_reg_509)
    begin
                ap_condition_441 <= ((clb_sel_write_1_1_reg_509 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_0));
    end process;


    ap_condition_446_assign_proc : process(icmp_ln192_fu_1026_p2, trunc_ln821_fu_1139_p1, clb_sel_write_1_1_reg_509)
    begin
                ap_condition_446 <= ((clb_sel_write_1_1_reg_509 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1));
    end process;


    ap_condition_475_assign_proc : process(icmp_ln192_reg_1529, val_tlast_V_reg_1552, icmp_ln244_reg_1580)
    begin
                ap_condition_475 <= ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1));
    end process;


    ap_condition_511_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_511 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_901_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529)
    begin
                ap_condition_901 <= ((icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4_assign_proc : process(clb_buffer_mVec_read_5_reg_719, trunc_ln821_reg_1566, clb_buffer_mVec_0_r_q0, ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_6_reg_752, ap_condition_901)
    begin
        if ((ap_const_boolean_1 = ap_condition_901)) then
            if ((trunc_ln821_reg_1566 = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4 <= clb_buffer_mVec_0_r_q0;
            elsif ((trunc_ln821_reg_1566 = ap_const_lv1_1)) then 
                ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4 <= clb_buffer_mVec_read_5_reg_719;
            else 
                ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_6_reg_752;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_6_reg_752;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4_assign_proc : process(clb_buffer_mVec_read_4_reg_708, trunc_ln821_reg_1566, clb_buffer_mVec_1_r_q0, ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_7_reg_774, ap_condition_901)
    begin
        if ((ap_const_boolean_1 = ap_condition_901)) then
            if ((trunc_ln821_reg_1566 = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4 <= clb_buffer_mVec_1_r_q0;
            elsif ((trunc_ln821_reg_1566 = ap_const_lv1_1)) then 
                ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4 <= clb_buffer_mVec_read_4_reg_708;
            else 
                ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_7_reg_774;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_7_reg_774;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552, clb_buffer_mVec_writ_4_reg_576, clb_buffer_mVec_writ_7_reg_693, icmp_ln244_reg_1580)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
            ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4 <= clb_buffer_mVec_writ_7_reg_693;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4 <= clb_buffer_mVec_writ_4_reg_576;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552, clb_buffer_mVec_writ_5_reg_587, clb_buffer_mVec_writ_6_reg_678, icmp_ln244_reg_1580)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
            ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4 <= clb_buffer_mVec_writ_6_reg_678;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4 <= clb_buffer_mVec_writ_5_reg_587;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6_assign_proc : process(trunc_ln821_fu_1139_p1, clb_sel_write_0_1_reg_498, ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4, ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_6_reg_678, p_Result_5_fu_1143_p5, p_Result_s_fu_1156_p5, ap_condition_123)
    begin
        if ((ap_const_boolean_1 = ap_condition_123)) then
            if (((clb_sel_write_0_1_reg_498 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1))) then 
                ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6 <= p_Result_s_fu_1156_p5;
            elsif (((clb_sel_write_0_1_reg_498 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_0))) then 
                ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6 <= p_Result_5_fu_1143_p5;
            elsif ((clb_sel_write_0_1_reg_498 = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6 <= ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4;
            else 
                ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6 <= ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_6_reg_678;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_682_p6 <= ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_6_reg_678;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6_assign_proc : process(trunc_ln821_fu_1139_p1, clb_sel_write_1_1_reg_509, ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4, ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_7_reg_693, p_Result_79_1_fu_1179_p5, p_Result_78_1_fu_1192_p5, ap_condition_123)
    begin
        if ((ap_const_boolean_1 = ap_condition_123)) then
            if (((clb_sel_write_1_1_reg_509 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1))) then 
                ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6 <= p_Result_78_1_fu_1192_p5;
            elsif (((clb_sel_write_1_1_reg_509 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_0))) then 
                ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6 <= p_Result_79_1_fu_1179_p5;
            elsif ((clb_sel_write_1_1_reg_509 = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6 <= ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4;
            else 
                ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6 <= ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_7_reg_693;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_697_p6 <= ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_7_reg_693;
        end if; 
    end process;


    ap_phi_mux_i_op_assign_5_phi_fu_624_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552, i_op_assign_5_reg_620, stride_count_channel_1_reg_666, icmp_ln244_reg_1580)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
            ap_phi_mux_i_op_assign_5_phi_fu_624_p4 <= stride_count_channel_1_reg_666;
        else 
            ap_phi_mux_i_op_assign_5_phi_fu_624_p4 <= i_op_assign_5_reg_620;
        end if; 
    end process;


    ap_phi_mux_i_op_assign_6_phi_fu_602_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552, i_op_assign_6_reg_598, stride_count_row_1_reg_642, icmp_ln244_reg_1580)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
            ap_phi_mux_i_op_assign_6_phi_fu_602_p4 <= stride_count_row_1_reg_642;
        else 
            ap_phi_mux_i_op_assign_6_phi_fu_602_p4 <= i_op_assign_6_reg_598;
        end if; 
    end process;


    ap_phi_mux_op_assign_6_phi_fu_613_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552, op_assign_6_reg_609, row_nr_1_reg_654, icmp_ln244_reg_1580)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln192_reg_1529 = ap_const_lv1_1) and (icmp_ln244_reg_1580 = ap_const_lv1_0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1))))) then 
            ap_phi_mux_op_assign_6_phi_fu_613_p4 <= row_nr_1_reg_654;
        else 
            ap_phi_mux_op_assign_6_phi_fu_613_p4 <= op_assign_6_reg_609;
        end if; 
    end process;


    ap_phi_mux_phi_ln258_phi_fu_883_p4_assign_proc : process(ap_CS_fsm_state6, ap_phi_mux_raw_in_1_3_phi_fu_858_p4, icmp_ln182_2_fu_1446_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
            if ((ap_phi_mux_raw_in_1_3_phi_fu_858_p4 = ap_const_lv1_1)) then 
                ap_phi_mux_phi_ln258_phi_fu_883_p4 <= icmp_ln182_2_fu_1446_p2;
            elsif ((ap_phi_mux_raw_in_1_3_phi_fu_858_p4 = ap_const_lv1_0)) then 
                ap_phi_mux_phi_ln258_phi_fu_883_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_phi_ln258_phi_fu_883_p4 <= "X";
            end if;
        else 
            ap_phi_mux_phi_ln258_phi_fu_883_p4 <= "X";
        end if; 
    end process;

    ap_phi_mux_raw_in_1_3_phi_fu_858_p4 <= raw_in_1_3_reg_852;

    ap_phi_mux_tmp_0_V_phi_fu_768_p4_assign_proc : process(trunc_ln821_reg_1566, ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4, trunc_ln647_fu_1243_p1, ap_phi_reg_pp0_iter1_tmp_0_V_reg_765, ap_condition_901)
    begin
        if ((ap_const_boolean_1 = ap_condition_901)) then
            if ((trunc_ln821_reg_1566 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_0_V_phi_fu_768_p4 <= ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4(255 downto 128);
            elsif ((trunc_ln821_reg_1566 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_0_V_phi_fu_768_p4 <= trunc_ln647_fu_1243_p1;
            else 
                ap_phi_mux_tmp_0_V_phi_fu_768_p4 <= ap_phi_reg_pp0_iter1_tmp_0_V_reg_765;
            end if;
        else 
            ap_phi_mux_tmp_0_V_phi_fu_768_p4 <= ap_phi_reg_pp0_iter1_tmp_0_V_reg_765;
        end if; 
    end process;


    ap_phi_mux_tmp_1_V_phi_fu_790_p4_assign_proc : process(trunc_ln821_reg_1566, ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4, trunc_ln647_1_fu_1259_p1, ap_phi_reg_pp0_iter1_tmp_1_V_reg_787, ap_condition_901)
    begin
        if ((ap_const_boolean_1 = ap_condition_901)) then
            if ((trunc_ln821_reg_1566 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_1_V_phi_fu_790_p4 <= ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4(255 downto 128);
            elsif ((trunc_ln821_reg_1566 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_1_V_phi_fu_790_p4 <= trunc_ln647_1_fu_1259_p1;
            else 
                ap_phi_mux_tmp_1_V_phi_fu_790_p4 <= ap_phi_reg_pp0_iter1_tmp_1_V_reg_787;
            end if;
        else 
            ap_phi_mux_tmp_1_V_phi_fu_790_p4 <= ap_phi_reg_pp0_iter1_tmp_1_V_reg_787;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_6_reg_678 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_clb_buffer_mVec_writ_7_reg_693 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_row_nr_1_reg_654 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_stride_count_channel_1_reg_666 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_stride_count_row_1_reg_642 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_6_reg_752 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_clb_buffer_mVec_read_7_reg_774 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_tmp_0_V_reg_765 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_tmp_1_V_reg_787 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op246_write_state5_assign_proc : process(icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
                ap_predicate_op246_write_state5 <= ((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1));
    end process;


    ap_predicate_op252_write_state5_assign_proc : process(icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
                ap_predicate_op252_write_state5 <= ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1));
    end process;


    ap_predicate_tran5to6_state4_assign_proc : process(din_1_dout, icmp_ln192_fu_1026_p2, icmp_ln244_fu_1237_p2)
    begin
                ap_predicate_tran5to6_state4 <= ((icmp_ln192_fu_1026_p2 = ap_const_lv1_0) or ((icmp_ln244_fu_1237_p2 = ap_const_lv1_1) and (din_1_dout = ap_const_lv1_1)));
    end process;


    clb_buffer_mVec_0_r_address0_assign_proc : process(trunc_ln821_fu_1139_p1, clb_sel_write_0_1_reg_498, zext_ln544_fu_1169_p1, zext_ln544_1_fu_1174_p1, ap_condition_123)
    begin
        if ((ap_const_boolean_1 = ap_condition_123)) then
            if (((clb_sel_write_0_1_reg_498 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1))) then 
                clb_buffer_mVec_0_r_address0 <= zext_ln544_1_fu_1174_p1(12 - 1 downto 0);
            elsif ((trunc_ln821_fu_1139_p1 = ap_const_lv1_0)) then 
                clb_buffer_mVec_0_r_address0 <= zext_ln544_fu_1169_p1(12 - 1 downto 0);
            else 
                clb_buffer_mVec_0_r_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            clb_buffer_mVec_0_r_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    clb_buffer_mVec_0_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, ap_block_pp0_stage0_11001, trunc_ln821_fu_1139_p1, clb_sel_write_0_1_reg_498)
    begin
        if ((((clb_sel_write_0_1_reg_498 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_0)))) then 
            clb_buffer_mVec_0_r_ce0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_0_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    clb_buffer_mVec_0_r_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, ap_block_pp0_stage0_11001, trunc_ln821_fu_1139_p1, clb_sel_write_0_1_reg_498)
    begin
        if (((clb_sel_write_0_1_reg_498 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            clb_buffer_mVec_0_r_we0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_0_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    clb_buffer_mVec_1_r_address0_assign_proc : process(trunc_ln821_fu_1139_p1, clb_sel_write_1_1_reg_509, zext_ln544_2_fu_1205_p1, zext_ln544_3_fu_1210_p1, ap_condition_123)
    begin
        if ((ap_const_boolean_1 = ap_condition_123)) then
            if (((clb_sel_write_1_1_reg_509 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1))) then 
                clb_buffer_mVec_1_r_address0 <= zext_ln544_3_fu_1210_p1(12 - 1 downto 0);
            elsif ((trunc_ln821_fu_1139_p1 = ap_const_lv1_0)) then 
                clb_buffer_mVec_1_r_address0 <= zext_ln544_2_fu_1205_p1(12 - 1 downto 0);
            else 
                clb_buffer_mVec_1_r_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            clb_buffer_mVec_1_r_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    clb_buffer_mVec_1_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, ap_block_pp0_stage0_11001, trunc_ln821_fu_1139_p1, clb_sel_write_1_1_reg_509)
    begin
        if ((((clb_sel_write_1_1_reg_509 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_0)))) then 
            clb_buffer_mVec_1_r_ce0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_1_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    clb_buffer_mVec_1_r_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, ap_block_pp0_stage0_11001, trunc_ln821_fu_1139_p1, clb_sel_write_1_1_reg_509)
    begin
        if (((clb_sel_write_1_1_reg_509 = ap_const_lv1_1) and (trunc_ln821_fu_1139_p1 = ap_const_lv1_1) and (icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            clb_buffer_mVec_1_r_we0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_1_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    clb_sel_V_1_fu_1376_p3 <= 
        add_ln215_fu_1370_p2 when (icmp_ln891_1_fu_1364_p2(0) = '1') else 
        clb_sel_V_fu_1340_p3;
    clb_sel_V_fu_1340_p3 <= 
        ap_const_lv4_0 when (icmp_ln879_fu_1328_p2(0) = '1') else 
        sel_next_V_fu_1334_p2;
    clb_sel_W_1_V_fu_1404_p2 <= std_logic_vector(unsigned(select_ln61_fu_1396_p3) + unsigned(clb_sel_V_fu_1340_p3));
    clb_sel_write_0_fu_1348_p2 <= "1" when (clb_sel_V_fu_1340_p3 = ap_const_lv4_0) else "0";
    clb_sel_write_1_fu_1384_p2 <= "1" when (clb_sel_V_fu_1340_p3 = ap_const_lv4_1) else "0";

    ctrl_depth_blk_n_assign_proc : process(ctrl_depth_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ctrl_depth_blk_n <= ctrl_depth_empty_n;
        else 
            ctrl_depth_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_depth_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ctrl_depth_read <= ap_const_logic_1;
        else 
            ctrl_depth_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_replay_blk_n_assign_proc : process(ctrl_replay_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ctrl_replay_blk_n <= ctrl_replay_empty_n;
        else 
            ctrl_replay_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_replay_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ctrl_replay_read <= ap_const_logic_1;
        else 
            ctrl_replay_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_row_size_pkg_blk_n_assign_proc : process(ctrl_row_size_pkg_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ctrl_row_size_pkg_blk_n <= ctrl_row_size_pkg_empty_n;
        else 
            ctrl_row_size_pkg_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_row_size_pkg_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ctrl_row_size_pkg_read <= ap_const_logic_1;
        else 
            ctrl_row_size_pkg_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_stride_blk_n_assign_proc : process(ctrl_stride_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ctrl_stride_blk_n <= ctrl_stride_empty_n;
        else 
            ctrl_stride_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_stride_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ctrl_stride_read <= ap_const_logic_1;
        else 
            ctrl_stride_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_window_size_blk_n_assign_proc : process(ctrl_window_size_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ctrl_window_size_blk_n <= ctrl_window_size_empty_n;
        else 
            ctrl_window_size_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_window_size_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ap_CS_fsm_state2)
    begin
        if ((not(((ctrl_replay_empty_n = ap_const_logic_0) or (ctrl_stride_empty_n = ap_const_logic_0) or (ctrl_depth_empty_n = ap_const_logic_0) or (ctrl_window_size_empty_n = ap_const_logic_0) or (ctrl_row_size_pkg_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ctrl_window_size_read <= ap_const_logic_1;
        else 
            ctrl_window_size_read <= ap_const_logic_0;
        end if; 
    end process;


    din_0_blk_n_assign_proc : process(din_0_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2)
    begin
        if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            din_0_blk_n <= din_0_empty_n;
        else 
            din_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            din_0_read <= ap_const_logic_1;
        else 
            din_0_read <= ap_const_logic_0;
        end if; 
    end process;


    din_1_blk_n_assign_proc : process(din_1_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2)
    begin
        if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            din_1_blk_n <= din_1_empty_n;
        else 
            din_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            din_1_read <= ap_const_logic_1;
        else 
            din_1_read <= ap_const_logic_0;
        end if; 
    end process;


    din_2_blk_n_assign_proc : process(din_2_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2)
    begin
        if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            din_2_blk_n <= din_2_empty_n;
        else 
            din_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln192_fu_1026_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln192_fu_1026_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            din_2_read <= ap_const_logic_1;
        else 
            din_2_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_890_p4 <= v_assign_reg_631(12 downto 1);
    grp_fu_900_p4 <= v_assign_reg_631(12 downto 1);
    icmp_ln179_1_fu_969_p2 <= "1" when (signed(i_op_assign_reg_564) < signed(sext_ln1354_reg_1491)) else "0";
    icmp_ln179_fu_963_p2 <= "1" when (i_op_assign_4_reg_553 = ap_const_lv32_0) else "0";
    icmp_ln182_1_fu_986_p2 <= "1" when (signed(i_op_assign_4_reg_553) < signed(zext_ln891_reg_1498)) else "0";
    icmp_ln182_2_fu_1446_p2 <= "0" when (and_ln182_1_fu_1436_p4 = ap_const_lv16_0) else "1";
    icmp_ln182_fu_1321_p2 <= "1" when (and_ln_fu_1311_p4 = ap_const_lv16_0) else "0";
    icmp_ln192_fu_1026_p2 <= "1" when (signed(zext_ln192_fu_1022_p1) < signed(ret_V_6_reg_1476)) else "0";
    icmp_ln195_fu_1037_p2 <= "1" when (ap_phi_mux_i_op_assign_6_phi_fu_602_p4 = ap_const_lv32_0) else "0";
    icmp_ln199_fu_1088_p2 <= "1" when (signed(ap_phi_mux_i_op_assign_6_phi_fu_602_p4) < signed(zext_ln891_reg_1498)) else "0";
    icmp_ln244_fu_1237_p2 <= "1" when (and_ln2_fu_1227_p4 = ap_const_lv16_0) else "0";
    icmp_ln258_fu_958_p2 <= "1" when (signed(ret_V_6_fu_1458_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln879_fu_1328_p2 <= "1" when (clb_1_1_reg_531 = ap_const_lv4_1) else "0";
    icmp_ln883_fu_1048_p2 <= "1" when (ap_phi_mux_i_op_assign_5_phi_fu_624_p4 = sext_ln1354_1_reg_1504) else "0";
    icmp_ln887_1_fu_1059_p2 <= "1" when (signed(ap_phi_mux_op_assign_6_phi_fu_613_p4) < signed(sext_ln1354_reg_1491)) else "0";
    icmp_ln887_fu_997_p2 <= "1" when (signed(i_op_assign_reg_564) < signed(sext_ln1354_reg_1491)) else "0";
    icmp_ln891_1_fu_1364_p2 <= "1" when (signed(tmp_67_fu_1354_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln891_2_fu_1390_p2 <= "1" when (signed(clb_sel_V_fu_1340_p3) > signed(ap_const_lv4_0)) else "0";
    icmp_ln891_fu_1083_p2 <= "1" when (signed(stride_count_channel_fu_1076_p2) < signed(rhs_V_reg_1471)) else "0";
    io_acc_block_signal_op169 <= (din_2_empty_n and din_1_empty_n and din_0_empty_n);
    io_acc_block_signal_op246 <= (sc_fifo_chn_9_full_n and sc_fifo_chn_17_full_n and sc_fifo_chn_16_full_n and sc_fifo_chn_15_full_n and sc_fifo_chn_14_full_n and sc_fifo_chn_13_full_n and sc_fifo_chn_12_full_n and sc_fifo_chn_11_full_n and sc_fifo_chn_10_full_n);
    io_acc_block_signal_op252 <= (sc_fifo_chn_9_full_n and sc_fifo_chn_17_full_n and sc_fifo_chn_16_full_n and sc_fifo_chn_15_full_n and sc_fifo_chn_14_full_n and sc_fifo_chn_13_full_n and sc_fifo_chn_12_full_n and sc_fifo_chn_11_full_n and sc_fifo_chn_10_full_n);
    lhs_V_2_fu_918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_window_size_dout),32));
    or_ln182_fu_1002_p2 <= (xor_ln182_fu_991_p2 or icmp_ln887_fu_997_p2);
    or_ln199_fu_1099_p2 <= (xor_ln199_fu_1093_p2 or icmp_ln887_1_fu_1059_p2);
    p_Result_5_fu_1143_p5 <= (ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4(255 downto 128) & din_0_dout);
    p_Result_78_1_fu_1192_p5 <= (din_0_dout & ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4(127 downto 0));
    p_Result_79_1_fu_1179_p5 <= (ap_phi_mux_clb_buffer_mVec_writ_4_phi_fu_579_p4(255 downto 128) & din_0_dout);
    p_Result_s_fu_1156_p5 <= (din_0_dout & ap_phi_mux_clb_buffer_mVec_writ_5_phi_fu_590_p4(127 downto 0));
    ret_V_5_fu_944_p2 <= std_logic_vector(unsigned(zext_ln1354_1_fu_940_p1) + unsigned(ap_const_lv17_1FFFF));
    ret_V_6_fu_1458_p0 <= rhs_V_fu_914_p1(16 - 1 downto 0);
    ret_V_6_fu_1458_p1 <= ret_V_6_fu_1458_p10(16 - 1 downto 0);
    ret_V_6_fu_1458_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_row_size_pkg_dout),32));
    ret_V_7_fu_1465_p0 <= ret_V_7_fu_1465_p00(16 - 1 downto 0);
    ret_V_7_fu_1465_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_window_size_dout),32));
    ret_V_7_fu_1465_p1 <= rhs_V_fu_914_p1(16 - 1 downto 0);
    ret_V_fu_926_p2 <= std_logic_vector(unsigned(zext_ln1354_fu_922_p1) + unsigned(ap_const_lv17_1FFFF));
    rhs_V_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_depth_dout),32));
    row_nr_fu_1120_p2 <= std_logic_vector(unsigned(ap_phi_mux_op_assign_6_phi_fu_613_p4) + unsigned(ap_const_lv32_1));

    sc_fifo_chn_10_blk_n_assign_proc : process(sc_fifo_chn_10_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_10_blk_n <= sc_fifo_chn_10_full_n;
        else 
            sc_fifo_chn_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_10_din <= 
        ap_phi_mux_tmp_1_V_phi_fu_790_p4 when (trunc_ln641_1_fu_1288_p1(0) = '1') else 
        ap_phi_mux_tmp_0_V_phi_fu_768_p4;

    sc_fifo_chn_10_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_10_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_10_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_11_blk_n_assign_proc : process(sc_fifo_chn_11_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_11_blk_n <= sc_fifo_chn_11_full_n;
        else 
            sc_fifo_chn_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_11_din <= val_data_V_reg_1547;

    sc_fifo_chn_11_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_11_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_11_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_12_blk_n_assign_proc : process(sc_fifo_chn_12_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_12_blk_n <= sc_fifo_chn_12_full_n;
        else 
            sc_fifo_chn_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_12_din <= ret_V_7_reg_1486;

    sc_fifo_chn_12_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_12_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_12_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_13_blk_n_assign_proc : process(sc_fifo_chn_13_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_13_blk_n <= sc_fifo_chn_13_full_n;
        else 
            sc_fifo_chn_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_13_din <= lhs_V_2_reg_1481;

    sc_fifo_chn_13_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_13_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_13_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_14_blk_n_assign_proc : process(sc_fifo_chn_14_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_14_blk_n <= sc_fifo_chn_14_full_n;
        else 
            sc_fifo_chn_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_14_din <= tmp_out_replay_reg_1509;

    sc_fifo_chn_14_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_14_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_14_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_15_blk_n_assign_proc : process(sc_fifo_chn_15_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_15_blk_n <= sc_fifo_chn_15_full_n;
        else 
            sc_fifo_chn_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_15_din <= stride_skip_reg_1538(0);

    sc_fifo_chn_15_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_15_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_15_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_16_blk_n_assign_proc : process(sc_fifo_chn_16_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_16_blk_n <= sc_fifo_chn_16_full_n;
        else 
            sc_fifo_chn_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_16_din <= val_tlast_V_reg_1552(0);

    sc_fifo_chn_16_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_16_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_16_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_17_blk_n_assign_proc : process(sc_fifo_chn_17_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_17_blk_n <= sc_fifo_chn_17_full_n;
        else 
            sc_fifo_chn_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_17_din_assign_proc : process(ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, icmp_ln182_fu_1321_p2, ap_condition_511)
    begin
        if ((ap_const_boolean_1 = ap_condition_511)) then
            if ((ap_predicate_op252_write_state5 = ap_const_boolean_1)) then 
                sc_fifo_chn_17_din <= icmp_ln182_fu_1321_p2(0);
            elsif ((ap_predicate_op246_write_state5 = ap_const_boolean_1)) then 
                sc_fifo_chn_17_din <= ap_const_logic_0;
            else 
                sc_fifo_chn_17_din <= 'X';
            end if;
        else 
            sc_fifo_chn_17_din <= 'X';
        end if; 
    end process;


    sc_fifo_chn_17_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_17_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_17_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_9_blk_n_assign_proc : process(sc_fifo_chn_9_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln192_reg_1529, val_tlast_V_reg_1552)
    begin
        if ((((val_tlast_V_reg_1552 = ap_const_lv1_0) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((val_tlast_V_reg_1552 = ap_const_lv1_1) and (icmp_ln192_reg_1529 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_9_blk_n <= sc_fifo_chn_9_full_n;
        else 
            sc_fifo_chn_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_9_din <= 
        ap_phi_mux_tmp_1_V_phi_fu_790_p4 when (trunc_ln641_fu_1275_p1(0) = '1') else 
        ap_phi_mux_tmp_0_V_phi_fu_768_p4;

    sc_fifo_chn_9_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op246_write_state5, ap_predicate_op252_write_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op252_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op246_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sc_fifo_chn_9_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_9_write <= ap_const_logic_0;
        end if; 
    end process;

    sel_next_V_fu_1334_p2 <= std_logic_vector(unsigned(clb_1_1_reg_531) + unsigned(ap_const_lv4_1));
    select_ln253_fu_1416_p3 <= 
        ap_const_lv32_0 when (raw_in_1_3_reg_852(0) = '1') else 
        add_ln183_fu_1410_p2;
    select_ln61_fu_1396_p3 <= 
        ap_const_lv4_F when (icmp_ln891_2_fu_1390_p2(0) = '1') else 
        ap_const_lv4_1;
        sext_ln1354_1_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_5_fu_944_p2),32));

        sext_ln1354_fu_932_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_fu_926_p2),32));

    stride_count_channel_fu_1076_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_op_assign_5_phi_fu_624_p4) + unsigned(ap_const_lv32_1));
    stride_count_col_fu_1014_p3 <= 
        ap_const_lv32_0 when (or_ln182_fu_1002_p2(0) = '1') else 
        add_ln182_fu_1008_p2;
    stride_count_row_fu_1111_p3 <= 
        ap_const_lv32_0 when (or_ln199_fu_1099_p2(0) = '1') else 
        add_ln199_fu_1105_p2;
    stride_skip_fu_1070_p2 <= (xor_ln195_fu_1064_p2 or icmp_ln887_1_fu_1059_p2);
    tmp_65_fu_1301_p3 <= val_tkeep_V_reg_1558(15 downto 15);
    tmp_66_fu_1215_p3 <= din_2_dout(15 downto 15);
    tmp_67_fu_1354_p4 <= clb_sel_V_fu_1340_p3(3 downto 1);
    tmp_68_fu_1424_p3 <= p_Val2_8_reg_867(15 downto 15);
    tmp_out_replay_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_replay_dout),32));
    trunc_ln182_1_fu_1432_p1 <= p_Val2_8_reg_867(1 - 1 downto 0);
    trunc_ln182_fu_1308_p1 <= val_tkeep_V_reg_1558(1 - 1 downto 0);
    trunc_ln244_fu_1223_p1 <= din_2_dout(1 - 1 downto 0);
    trunc_ln641_1_fu_1288_p1 <= clb_sel_W_V_1_1_reg_432(1 - 1 downto 0);
    trunc_ln641_fu_1275_p1 <= clb_sel_W_V_0_1_reg_443(1 - 1 downto 0);
    trunc_ln647_1_fu_1259_p1 <= ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_778_p4(128 - 1 downto 0);
    trunc_ln647_fu_1243_p1 <= ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_756_p4(128 - 1 downto 0);
    trunc_ln821_fu_1139_p1 <= v_assign_reg_631(1 - 1 downto 0);
    u_fu_1031_p2 <= std_logic_vector(unsigned(v_assign_reg_631) + unsigned(ap_const_lv31_1));
    val_tlast_V_fu_1131_p1 <= din_1_dout;
    xor_ln179_fu_974_p2 <= (icmp_ln179_1_fu_969_p2 xor ap_const_lv1_1);
    xor_ln182_fu_991_p2 <= (icmp_ln182_1_fu_986_p2 xor ap_const_lv1_1);
    xor_ln195_fu_1064_p2 <= (ap_const_lv1_1 xor and_ln195_1_fu_1053_p2);
    xor_ln199_fu_1093_p2 <= (icmp_ln199_fu_1088_p2 xor ap_const_lv1_1);
    zext_ln1354_1_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_depth_dout),17));
    zext_ln1354_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_window_size_dout),17));
    zext_ln192_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_assign_reg_631),32));
    zext_ln544_1_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_890_p4),64));
    zext_ln544_2_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_900_p4),64));
    zext_ln544_3_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_900_p4),64));
    zext_ln544_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_890_p4),64));
    zext_ln891_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_stride_dout),32));
end behav;
