Timing Analyzer report for Ozy_Janus
Fri Aug 04 21:52:13 2006
Version 5.1 Build 176 10/26/2005 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'BCLK'
  6. Clock Setup: 'CLK_24MHZ'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'IFCLK'
  9. Clock Hold: 'BCLK'
 10. Clock Hold: 'CLK_24MHZ'
 11. Clock Hold: 'FX2_CLK'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Ignored Timing Assignments
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                           ; To                                                                                                                               ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.517 ns                         ; LRCLK                                                                                                                          ; AD_state[0]                                                                                                                      ; --         ; BCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 16.639 ns                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN                                                                                                                             ; CLK_24MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.549 ns                        ; FLAGC                                                                                                                          ; LED[1]                                                                                                                           ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 3.819 ns                         ; CDOUT                                                                                                                          ; Tx_q[0]                                                                                                                          ; --         ; CLK_24MHZ ; 0            ;
; Clock Setup: 'CLK_24MHZ'     ; 20.864 ns ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                              ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                         ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Setup: 'BCLK'          ; 33.940 ns ; 12.29 MHz ( period = 81.380 ns ) ; 74.07 MHz ( period = 13.500 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00000                                                                                                                  ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 36.867 ns ; 24.00 MHz ( period = 41.666 ns ) ; 208.38 MHz ( period = 4.799 ns ) ; debounce:de_PTT|count[18]                                                                                                      ; debounce:de_PTT|count[18]                                                                                                        ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A       ; None                             ; 120.47 MHz ( period = 8.301 ns ) ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK     ; 0            ;
; Clock Hold: 'BCLK'           ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                      ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'CLK_24MHZ'      ; 0.499 ns  ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                      ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.499 ns  ; 24.00 MHz ( period = 41.666 ns ) ; N/A                              ; debounce:de_PTT|clean_pb                                                                                                       ; debounce:de_PTT|clean_pb                                                                                                         ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                                ;                                                                                                                                  ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                  ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting               ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8           ;                 ;                           ;             ;
; Timing Models                                         ; Preliminary           ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                    ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                    ;                 ;                           ;             ;
; Number of paths to report                             ; 200                   ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                   ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                   ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                   ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle    ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                    ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                    ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                    ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                   ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                   ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                    ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                   ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                   ;                 ;                           ;             ;
; Clock Settings                                        ; Bclk from Janus       ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; Tlv Bclk              ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; Janus 24.576MHz clock ;                 ; CLK_24MHZ                 ;             ;
; Clock Settings                                        ; Fx2 Clock             ;                 ; FX2_CLK                   ;             ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_ts51 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe7|dffe8a   ; dcfifo_ts51 ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                  ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name    ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on              ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; BCLK            ; BCLK from Janus       ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_24MHZ       ; Janus 24.576MHz clock ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ; FX2 Clock             ; User Pin      ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; TLV BCLK              ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 8                   ; AUTO   ;              ;
; IFCLK           ;                       ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 33.940 ns                               ; 74.07 MHz ( period = 13.500 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.297 ns                 ; 6.357 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.169 ns                               ; 76.68 MHz ( period = 13.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.496 ns                ;
; 34.185 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.627 ns                 ; 5.442 ns                ;
; 34.185 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.627 ns                 ; 5.442 ns                ;
; 34.185 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.627 ns                 ; 5.442 ns                ;
; 34.214 ns                               ; 77.21 MHz ( period = 12.952 ns )                    ; Rx_control_4[0]                                                                                                                ; register[8]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.424 ns                 ; 6.210 ns                ;
; 34.436 ns                               ; 79.95 MHz ( period = 12.508 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.331 ns                 ; 5.895 ns                ;
; 34.524 ns                               ; 81.09 MHz ( period = 12.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.297 ns                 ; 5.773 ns                ;
; 34.558 ns                               ; 81.54 MHz ( period = 12.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.107 ns                ;
; 34.558 ns                               ; 81.54 MHz ( period = 12.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.107 ns                ;
; 34.558 ns                               ; 81.54 MHz ( period = 12.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.107 ns                ;
; 34.558 ns                               ; 81.54 MHz ( period = 12.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.665 ns                 ; 5.107 ns                ;
; 34.589 ns                               ; 81.95 MHz ( period = 12.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.663 ns                 ; 5.074 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.654 ns                               ; 82.84 MHz ( period = 12.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.292 ns                 ; 5.638 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.664 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.329 ns                 ; 5.665 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.746 ns                               ; 84.12 MHz ( period = 11.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.944 ns                 ; 5.198 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.299 ns                 ; 5.499 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.957 ns                               ; 87.21 MHz ( period = 11.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.319 ns                 ; 5.362 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.616 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.980 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 5.101 ns                ;
; 34.981 ns                               ; 87.58 MHz ( period = 11.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.543 ns                 ; 5.562 ns                ;
; 34.981 ns                               ; 87.58 MHz ( period = 11.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.543 ns                 ; 5.562 ns                ;
; 34.981 ns                               ; 87.58 MHz ( period = 11.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.543 ns                 ; 5.562 ns                ;
; 34.996 ns                               ; 87.81 MHz ( period = 11.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.043 ns                 ; 5.047 ns                ;
; 34.996 ns                               ; 87.81 MHz ( period = 11.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.043 ns                 ; 5.047 ns                ;
; 34.996 ns                               ; 87.81 MHz ( period = 11.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.043 ns                 ; 5.047 ns                ;
; 35.020 ns                               ; 88.18 MHz ( period = 11.340 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.331 ns                 ; 5.311 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.038 ns                               ; 88.46 MHz ( period = 11.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 5.028 ns                ;
; 35.053 ns                               ; 88.70 MHz ( period = 11.274 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.411 ns                 ; 5.358 ns                ;
; 35.054 ns                               ; 88.72 MHz ( period = 11.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 4.974 ns                ;
; 35.054 ns                               ; 88.72 MHz ( period = 11.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 4.974 ns                ;
; 35.054 ns                               ; 88.72 MHz ( period = 11.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 4.974 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.063 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.992 ns                ;
; 35.079 ns                               ; 89.11 MHz ( period = 11.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.017 ns                 ; 4.938 ns                ;
; 35.079 ns                               ; 89.11 MHz ( period = 11.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.017 ns                 ; 4.938 ns                ;
; 35.079 ns                               ; 89.11 MHz ( period = 11.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.017 ns                 ; 4.938 ns                ;
; 35.123 ns                               ; 89.81 MHz ( period = 11.134 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; Left_PWM[13]    ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.389 ns                 ; 4.266 ns                ;
; 35.173 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.663 ns                 ; 4.490 ns                ;
; 35.194 ns                               ; 90.98 MHz ( period = 10.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.297 ns                 ; 5.103 ns                ;
; 35.272 ns                               ; 92.28 MHz ( period = 10.836 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.290 ns                 ; 5.018 ns                ;
; 35.282 ns                               ; 92.46 MHz ( period = 10.816 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.327 ns                 ; 5.045 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.296 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.333 ns                 ; 5.037 ns                ;
; 35.354 ns                               ; 93.70 MHz ( period = 10.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.227 ns                ;
; 35.354 ns                               ; 93.70 MHz ( period = 10.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.227 ns                ;
; 35.354 ns                               ; 93.70 MHz ( period = 10.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.227 ns                ;
; 35.354 ns                               ; 93.70 MHz ( period = 10.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.581 ns                 ; 5.227 ns                ;
; 35.364 ns                               ; 93.88 MHz ( period = 10.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.942 ns                 ; 4.578 ns                ;
; 35.369 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 4.712 ns                ;
; 35.369 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 4.712 ns                ;
; 35.369 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 4.712 ns                ;
; 35.369 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.081 ns                 ; 4.712 ns                ;
; 35.385 ns                               ; 94.25 MHz ( period = 10.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.579 ns                 ; 5.194 ns                ;
; 35.400 ns                               ; 94.52 MHz ( period = 10.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.079 ns                 ; 4.679 ns                ;
; 35.402 ns                               ; 94.55 MHz ( period = 10.576 ns )                    ; Rx_control_4[1]                                                                                                                ; register[9]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.427 ns                 ; 5.025 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.414 ns                               ; 94.77 MHz ( period = 10.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.654 ns                ;
; 35.427 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.639 ns                ;
; 35.427 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.639 ns                ;
; 35.427 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.639 ns                ;
; 35.427 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.639 ns                ;
; 35.430 ns                               ; 95.06 MHz ( period = 10.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.030 ns                 ; 4.600 ns                ;
; 35.430 ns                               ; 95.06 MHz ( period = 10.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.030 ns                 ; 4.600 ns                ;
; 35.430 ns                               ; 95.06 MHz ( period = 10.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.030 ns                 ; 4.600 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.066 ns                 ; 4.624 ns                ;
; 35.452 ns                               ; 95.46 MHz ( period = 10.476 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.603 ns                ;
; 35.452 ns                               ; 95.46 MHz ( period = 10.476 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.603 ns                ;
; 35.452 ns                               ; 95.46 MHz ( period = 10.476 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.603 ns                ;
; 35.452 ns                               ; 95.46 MHz ( period = 10.476 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 4.603 ns                ;
; 35.458 ns                               ; 95.57 MHz ( period = 10.464 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.064 ns                 ; 4.606 ns                ;
; 35.458 ns                               ; 95.57 MHz ( period = 10.464 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 4.570 ns                ;
; 35.458 ns                               ; 95.57 MHz ( period = 10.464 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 4.570 ns                ;
; 35.458 ns                               ; 95.57 MHz ( period = 10.464 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 4.570 ns                ;
; 35.483 ns                               ; 96.02 MHz ( period = 10.414 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.053 ns                 ; 4.570 ns                ;
; 35.527 ns                               ; 96.84 MHz ( period = 10.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; Right_PWM[13]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.412 ns                 ; 3.885 ns                ;
; 35.575 ns                               ; 97.75 MHz ( period = 10.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.317 ns                 ; 4.742 ns                ;
; 35.602 ns                               ; 98.27 MHz ( period = 10.176 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.297 ns                 ; 4.695 ns                ;
; 35.632 ns                               ; 98.85 MHz ( period = 10.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.663 ns                 ; 4.031 ns                ;
; 35.635 ns                               ; 98.91 MHz ( period = 10.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; I_PWM[13]       ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.755 ns                 ; 4.120 ns                ;
; 35.637 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.411 ns                 ; 4.774 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.674 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.032 ns                 ; 4.358 ns                ;
; 35.675 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.663 ns                 ; 3.988 ns                ;
; 35.690 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.304 ns                ;
; 35.690 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.304 ns                ;
; 35.690 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.304 ns                ;
; 35.730 ns                               ; 100.81 MHz ( period = 9.920 ns )                    ; Rx_control_4[3]                                                                                                                ; register[11]    ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.427 ns                 ; 4.697 ns                ;
; 35.778 ns                               ; 101.79 MHz ( period = 9.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.297 ns                 ; 4.519 ns                ;
; 35.803 ns                               ; 102.31 MHz ( period = 9.774 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Right_PWM[8]    ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.801 ns                 ; 3.998 ns                ;
; 35.803 ns                               ; 102.31 MHz ( period = 9.774 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.265 ns                ;
; 35.803 ns                               ; 102.31 MHz ( period = 9.774 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.068 ns                 ; 4.265 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[11] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[15] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[10] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[14] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[7]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[13] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[8]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[7]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[3]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[2]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[6]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[3]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[4]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.864 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[0]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.871 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[5]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[5]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[12] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[1]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[1]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[9]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[0]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.866 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[2]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.873 ns                 ; 3.007 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[14]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[15]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[12]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[13]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[6]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[4]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[10]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[11]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[8]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 20.870 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[9]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.874 ns                 ; 3.004 ns                ;
; 21.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.864 ns                 ; 2.157 ns                ;
; 22.279 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.864 ns                 ; 1.585 ns                ;
; 22.280 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.864 ns                 ; 1.584 ns                ;
; 22.319 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.864 ns                 ; 1.545 ns                ;
; 22.473 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.001          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.861 ns                 ; 1.388 ns                ;
; 34.916 ns                               ; 173.19 MHz ( period = 5.774 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 5.510 ns                ;
; 34.975 ns                               ; 174.98 MHz ( period = 5.715 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 5.451 ns                ;
; 35.311 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 5.117 ns                ;
; 35.422 ns                               ; 189.83 MHz ( period = 5.268 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 5.006 ns                ;
; 35.439 ns                               ; 190.44 MHz ( period = 5.251 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.987 ns                ;
; 35.545 ns                               ; 194.36 MHz ( period = 5.145 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.883 ns                ;
; 35.567 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; TX_state[2]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.859 ns                ;
; 35.688 ns                               ; 199.92 MHz ( period = 5.002 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.738 ns                ;
; 35.799 ns                               ; 204.46 MHz ( period = 4.891 ns )                    ; TX_state[1]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.627 ns                ;
; 35.830 ns                               ; 205.76 MHz ( period = 4.860 ns )                    ; TX_state[3]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.596 ns                ;
; 35.887 ns                               ; 208.20 MHz ( period = 4.803 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.538 ns                ;
; 35.975 ns                               ; 212.09 MHz ( period = 4.715 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.451 ns                ;
; 35.976 ns                               ; 212.13 MHz ( period = 4.714 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.452 ns                ;
; 36.040 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[7]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.388 ns                ;
; 36.053 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.372 ns                ;
; 36.063 ns                               ; 216.12 MHz ( period = 4.627 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.362 ns                ;
; 36.183 ns                               ; 221.88 MHz ( period = 4.507 ns )                    ; TX_state[0]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.243 ns                ;
; 36.188 ns                               ; 222.12 MHz ( period = 4.502 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.237 ns                ;
; 36.212 ns                               ; 223.31 MHz ( period = 4.478 ns )                    ; TX_state[4]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.214 ns                ;
; 36.226 ns                               ; 224.01 MHz ( period = 4.464 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.202 ns                ;
; 36.278 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.148 ns                ;
; 36.463 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.962 ns                ;
; 36.532 ns                               ; 240.50 MHz ( period = 4.158 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.896 ns                ;
; 36.562 ns                               ; 242.25 MHz ( period = 4.128 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.864 ns                ;
; 36.593 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.393 ns                ;
; 36.600 ns                               ; 244.50 MHz ( period = 4.090 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.828 ns                ;
; 36.618 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.807 ns                ;
; 36.747 ns                               ; 253.61 MHz ( period = 3.943 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[14]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.678 ns                ;
; 36.762 ns                               ; 254.58 MHz ( period = 3.928 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.666 ns                ;
; 36.777 ns                               ; 255.56 MHz ( period = 3.913 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.648 ns                ;
; 36.781 ns                               ; 255.82 MHz ( period = 3.909 ns )                    ; TX_state[2]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.645 ns                ;
; 36.783 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.203 ns                ;
; 36.788 ns                               ; 256.28 MHz ( period = 3.902 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[10]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.640 ns                ;
; 36.804 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.182 ns                ;
; 36.854 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; TX_state[0]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.572 ns                ;
; 36.855 ns                               ; 260.76 MHz ( period = 3.835 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.131 ns                ;
; 36.869 ns                               ; 261.71 MHz ( period = 3.821 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.117 ns                ;
; 36.877 ns                               ; 262.26 MHz ( period = 3.813 ns )                    ; TX_state[1]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.549 ns                ;
; 36.902 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.524 ns                ;
; 36.907 ns                               ; 264.34 MHz ( period = 3.783 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.518 ns                ;
; 36.939 ns                               ; 266.60 MHz ( period = 3.751 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.047 ns                ;
; 36.947 ns                               ; 267.17 MHz ( period = 3.743 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.481 ns                ;
; 36.955 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.031 ns                ;
; 36.976 ns                               ; 269.25 MHz ( period = 3.714 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 3.010 ns                ;
; 36.994 ns                               ; 270.56 MHz ( period = 3.696 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.992 ns                ;
; 37.006 ns                               ; 271.44 MHz ( period = 3.684 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.416 ns                 ; 3.410 ns                ;
; 37.007 ns                               ; 271.52 MHz ( period = 3.683 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.421 ns                ;
; 37.020 ns                               ; 272.48 MHz ( period = 3.670 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.966 ns                ;
; 37.031 ns                               ; 273.30 MHz ( period = 3.659 ns )                    ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.955 ns                ;
; 37.041 ns                               ; 274.05 MHz ( period = 3.649 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.945 ns                ;
; 37.044 ns                               ; 274.27 MHz ( period = 3.646 ns )                    ; TX_state[3]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.382 ns                ;
; 37.045 ns                               ; 274.35 MHz ( period = 3.645 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.941 ns                ;
; 37.059 ns                               ; 275.41 MHz ( period = 3.631 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.927 ns                ;
; 37.080 ns                               ; 277.01 MHz ( period = 3.610 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.906 ns                ;
; 37.111 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.875 ns                ;
; 37.127 ns                               ; 280.66 MHz ( period = 3.563 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.859 ns                ;
; 37.129 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.857 ns                ;
; 37.130 ns                               ; 280.90 MHz ( period = 3.560 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.295 ns                ;
; 37.131 ns                               ; 280.98 MHz ( period = 3.559 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.855 ns                ;
; 37.147 ns                               ; 282.25 MHz ( period = 3.543 ns )                    ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.839 ns                ;
; 37.159 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.258 ns                ;
; 37.166 ns                               ; 283.77 MHz ( period = 3.524 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.820 ns                ;
; 37.166 ns                               ; 283.77 MHz ( period = 3.524 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.820 ns                ;
; 37.199 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.787 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.208 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.222 ns                ;
; 37.210 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.776 ns                ;
; 37.213 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[10]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.773 ns                ;
; 37.215 ns                               ; 287.77 MHz ( period = 3.475 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.771 ns                ;
; 37.217 ns                               ; 287.94 MHz ( period = 3.473 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.769 ns                ;
; 37.221 ns                               ; 288.27 MHz ( period = 3.469 ns )                    ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.765 ns                ;
; 37.231 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.755 ns                ;
; 37.249 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.737 ns                ;
; 37.252 ns                               ; 290.87 MHz ( period = 3.438 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.734 ns                ;
; 37.252 ns                               ; 290.87 MHz ( period = 3.438 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.734 ns                ;
; 37.283 ns                               ; 293.51 MHz ( period = 3.407 ns )                    ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.703 ns                ;
; 37.292 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.416 ns                 ; 3.124 ns                ;
; 37.296 ns                               ; 294.64 MHz ( period = 3.394 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.690 ns                ;
; 37.299 ns                               ; 294.90 MHz ( period = 3.391 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[9]                     ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.687 ns                ;
; 37.301 ns                               ; 295.07 MHz ( period = 3.389 ns )                    ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.685 ns                ;
; 37.301 ns                               ; 295.07 MHz ( period = 3.389 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.685 ns                ;
; 37.303 ns                               ; 295.25 MHz ( period = 3.387 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.683 ns                ;
; 37.307 ns                               ; 295.60 MHz ( period = 3.383 ns )                    ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.679 ns                ;
; 37.318 ns                               ; 296.56 MHz ( period = 3.372 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[15]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.110 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.321 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; TX_state[3]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 3.109 ns                ;
; 37.335 ns                               ; 298.06 MHz ( period = 3.355 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.651 ns                ;
; 37.337 ns                               ; 298.24 MHz ( period = 3.353 ns )                    ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.649 ns                ;
; 37.338 ns                               ; 298.33 MHz ( period = 3.352 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.648 ns                ;
; 37.338 ns                               ; 298.33 MHz ( period = 3.352 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.648 ns                ;
; 37.344 ns                               ; 298.86 MHz ( period = 3.346 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.081 ns                ;
; 37.346 ns                               ; 299.04 MHz ( period = 3.344 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.416 ns                 ; 3.070 ns                ;
; 37.360 ns                               ; 300.30 MHz ( period = 3.330 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.416 ns                 ; 3.056 ns                ;
; 37.369 ns                               ; 301.11 MHz ( period = 3.321 ns )                    ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.617 ns                ;
; 37.371 ns                               ; 301.30 MHz ( period = 3.319 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.416 ns                 ; 3.045 ns                ;
; 37.382 ns                               ; 302.30 MHz ( period = 3.308 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.604 ns                ;
; 37.385 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[8]                     ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.601 ns                ;
; 37.387 ns                               ; 302.76 MHz ( period = 3.303 ns )                    ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.599 ns                ;
; 37.387 ns                               ; 302.76 MHz ( period = 3.303 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.599 ns                ;
; 37.389 ns                               ; 302.94 MHz ( period = 3.301 ns )                    ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.597 ns                ;
; 37.389 ns                               ; 302.94 MHz ( period = 3.301 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.597 ns                ;
; 37.389 ns                               ; 302.94 MHz ( period = 3.301 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.597 ns                ;
; 37.393 ns                               ; 303.31 MHz ( period = 3.297 ns )                    ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.593 ns                ;
; 37.421 ns                               ; 305.90 MHz ( period = 3.269 ns )                    ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.565 ns                ;
; 37.421 ns                               ; 305.90 MHz ( period = 3.269 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.565 ns                ;
; 37.423 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.563 ns                ;
; 37.424 ns                               ; 306.18 MHz ( period = 3.266 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.562 ns                ;
; 37.424 ns                               ; 306.18 MHz ( period = 3.266 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[10]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.562 ns                ;
; 37.435 ns                               ; 307.22 MHz ( period = 3.255 ns )                    ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.551 ns                ;
; 37.436 ns                               ; 307.31 MHz ( period = 3.254 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.981 ns                ;
; 37.468 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.518 ns                ;
; 37.471 ns                               ; 310.66 MHz ( period = 3.219 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[15]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 2.954 ns                ;
; 37.472 ns                               ; 310.75 MHz ( period = 3.218 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.954 ns                ;
; 37.473 ns                               ; 310.85 MHz ( period = 3.217 ns )                    ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.513 ns                ;
; 37.473 ns                               ; 310.85 MHz ( period = 3.217 ns )                    ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.513 ns                ;
; 37.473 ns                               ; 310.85 MHz ( period = 3.217 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.513 ns                ;
; 37.475 ns                               ; 311.04 MHz ( period = 3.215 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.511 ns                ;
; 37.475 ns                               ; 311.04 MHz ( period = 3.215 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[10]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.511 ns                ;
; 37.479 ns                               ; 311.43 MHz ( period = 3.211 ns )                    ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.507 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.492 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; TX_state[4]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.938 ns                ;
; 37.499 ns                               ; 313.38 MHz ( period = 3.191 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.918 ns                ;
; 37.505 ns                               ; 313.97 MHz ( period = 3.185 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[14]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.923 ns                ;
; 37.507 ns                               ; 314.17 MHz ( period = 3.183 ns )                    ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.479 ns                ;
; 37.507 ns                               ; 314.17 MHz ( period = 3.183 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.479 ns                ;
; 37.509 ns                               ; 314.37 MHz ( period = 3.181 ns )                    ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.477 ns                ;
; 37.510 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.476 ns                ;
; 37.510 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[9]                     ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 39.986 ns                 ; 2.476 ns                ;
; 37.513 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.904 ns                ;
; 37.514 ns                               ; 314.86 MHz ( period = 3.176 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.912 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 36.867 ns                               ; 208.38 MHz ( period = 4.799 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.535 ns                ;
; 36.953 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.449 ns                ;
; 37.143 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.259 ns                ;
; 37.229 ns                               ; 225.38 MHz ( period = 4.437 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.173 ns                ;
; 37.315 ns                               ; 229.83 MHz ( period = 4.351 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.087 ns                ;
; 37.401 ns                               ; 234.47 MHz ( period = 4.265 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.001 ns                ;
; 37.487 ns                               ; 239.29 MHz ( period = 4.179 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.915 ns                ;
; 37.573 ns                               ; 244.32 MHz ( period = 4.093 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.829 ns                ;
; 37.659 ns                               ; 249.56 MHz ( period = 4.007 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.743 ns                ;
; 37.745 ns                               ; 255.04 MHz ( period = 3.921 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.657 ns                ;
; 37.926 ns                               ; 267.38 MHz ( period = 3.740 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.482 ns                ;
; 37.994 ns                               ; 272.33 MHz ( period = 3.672 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.402 ns                ;
; 38.012 ns                               ; 273.67 MHz ( period = 3.654 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.396 ns                ;
; 38.080 ns                               ; 278.86 MHz ( period = 3.586 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.316 ns                ;
; 38.098 ns                               ; 280.27 MHz ( period = 3.568 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.310 ns                ;
; 38.128 ns                               ; 282.65 MHz ( period = 3.538 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.268 ns                ;
; 38.184 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.224 ns                ;
; 38.214 ns                               ; 289.69 MHz ( period = 3.452 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.182 ns                ;
; 38.268 ns                               ; 294.29 MHz ( period = 3.398 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.128 ns                ;
; 38.270 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.126 ns                ;
; 38.270 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.138 ns                ;
; 38.300 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.096 ns                ;
; 38.354 ns                               ; 301.93 MHz ( period = 3.312 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.042 ns                ;
; 38.356 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.040 ns                ;
; 38.356 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 3.052 ns                ;
; 38.386 ns                               ; 304.88 MHz ( period = 3.280 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 3.010 ns                ;
; 38.404 ns                               ; 306.56 MHz ( period = 3.262 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.992 ns                ;
; 38.440 ns                               ; 309.98 MHz ( period = 3.226 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.956 ns                ;
; 38.442 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.954 ns                ;
; 38.442 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.966 ns                ;
; 38.471 ns                               ; 312.99 MHz ( period = 3.195 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.925 ns                ;
; 38.490 ns                               ; 314.86 MHz ( period = 3.176 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.906 ns                ;
; 38.526 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.870 ns                ;
; 38.528 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.868 ns                ;
; 38.528 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.880 ns                ;
; 38.544 ns                               ; 320.31 MHz ( period = 3.122 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.852 ns                ;
; 38.557 ns                               ; 321.65 MHz ( period = 3.109 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.839 ns                ;
; 38.576 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.820 ns                ;
; 38.576 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.820 ns                ;
; 38.607 ns                               ; 326.90 MHz ( period = 3.059 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.789 ns                ;
; 38.614 ns                               ; 327.65 MHz ( period = 3.052 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.782 ns                ;
; 38.630 ns                               ; 329.38 MHz ( period = 3.036 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.766 ns                ;
; 38.662 ns                               ; 332.89 MHz ( period = 3.004 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.734 ns                ;
; 38.662 ns                               ; 332.89 MHz ( period = 3.004 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.734 ns                ;
; 38.693 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.703 ns                ;
; 38.693 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.703 ns                ;
; 38.700 ns                               ; 337.15 MHz ( period = 2.966 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.696 ns                ;
; 38.716 ns                               ; 338.98 MHz ( period = 2.950 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.680 ns                ;
; 38.716 ns                               ; 338.98 MHz ( period = 2.950 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.680 ns                ;
; 38.747 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.649 ns                ;
; 38.748 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.648 ns                ;
; 38.748 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.648 ns                ;
; 38.759 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.637 ns                ;
; 38.779 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.617 ns                ;
; 38.786 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.610 ns                ;
; 38.802 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.594 ns                ;
; 38.802 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.594 ns                ;
; 38.833 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.563 ns                ;
; 38.834 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.562 ns                ;
; 38.834 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.562 ns                ;
; 38.845 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.551 ns                ;
; 38.872 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.524 ns                ;
; 38.883 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.513 ns                ;
; 38.888 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.508 ns                ;
; 38.888 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.508 ns                ;
; 38.919 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.477 ns                ;
; 38.920 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.476 ns                ;
; 38.920 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.476 ns                ;
; 38.969 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.427 ns                ;
; 38.969 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.427 ns                ;
; 38.971 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.431 ns                ;
; 38.974 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.422 ns                ;
; 38.974 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.422 ns                ;
; 39.005 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.391 ns                ;
; 39.006 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.390 ns                ;
; 39.006 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.390 ns                ;
; 39.035 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.361 ns                ;
; 39.052 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.350 ns                ;
; 39.053 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.349 ns                ;
; 39.055 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.341 ns                ;
; 39.055 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.341 ns                ;
; 39.057 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.345 ns                ;
; 39.060 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.336 ns                ;
; 39.060 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.336 ns                ;
; 39.091 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.305 ns                ;
; 39.092 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.304 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.275 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.121 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.288 ns                ;
; 39.133 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.269 ns                ;
; 39.138 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.264 ns                ;
; 39.139 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.263 ns                ;
; 39.141 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.255 ns                ;
; 39.141 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.255 ns                ;
; 39.146 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.250 ns                ;
; 39.146 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.250 ns                ;
; 39.155 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.408 ns                 ; 2.253 ns                ;
; 39.169 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.233 ns                ;
; 39.177 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.219 ns                ;
; 39.178 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.218 ns                ;
; 39.187 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.215 ns                ;
; 39.207 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.189 ns                ;
; 39.219 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.183 ns                ;
; 39.225 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.177 ns                ;
; 39.227 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.169 ns                ;
; 39.227 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.169 ns                ;
; 39.232 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.164 ns                ;
; 39.247 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.155 ns                ;
; 39.255 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.147 ns                ;
; 39.263 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.133 ns                ;
; 39.273 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.129 ns                ;
; 39.293 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.103 ns                ;
; 39.304 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.098 ns                ;
; 39.311 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.091 ns                ;
; 39.313 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.083 ns                ;
; 39.313 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.083 ns                ;
; 39.318 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.078 ns                ;
; 39.327 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.075 ns                ;
; 39.328 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.074 ns                ;
; 39.333 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.069 ns                ;
; 39.340 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.062 ns                ;
; 39.349 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.047 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.366 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.409 ns                 ; 2.043 ns                ;
; 39.379 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 2.017 ns                ;
; 39.390 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.012 ns                ;
; 39.397 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.005 ns                ;
; 39.399 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.997 ns                ;
; 39.399 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.997 ns                ;
; 39.409 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.993 ns                ;
; 39.413 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.989 ns                ;
; 39.414 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.988 ns                ;
; 39.419 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.983 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.465 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.931 ns                ;
; 39.483 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.919 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.911 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.911 ns                ;
; 39.485 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 1.918 ns                ;
; 39.495 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.907 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.500 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.902 ns                ;
; 39.505 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.897 ns                ;
; 39.512 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.890 ns                ;
; 39.530 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.872 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.551 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.845 ns                ;
; 39.556 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[16]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.846 ns                ;
; 39.569 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.833 ns                ;
; 39.571 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.825 ns                ;
; 39.580 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.822 ns                ;
; 39.581 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.821 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.586 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.816 ns                ;
; 39.591 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.811 ns                ;
; 39.616 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.786 ns                ;
; 39.616 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.786 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.617 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.785 ns                ;
; 39.637 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.396 ns                 ; 1.759 ns                ;
; 39.642 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[16]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.760 ns                ;
; 39.655 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.747 ns                ;
; 39.666 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.736 ns                ;
; 39.666 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.736 ns                ;
; 39.667 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.735 ns                ;
; 39.671 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.731 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 121.73 MHz ( period = 8.215 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; 121.91 MHz ( period = 8.203 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 122.37 MHz ( period = 8.172 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 123.02 MHz ( period = 8.129 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.858 ns                ;
; N/A                                     ; 123.20 MHz ( period = 8.117 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.862 ns                ;
; N/A                                     ; 123.67 MHz ( period = 8.086 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.822 ns                ;
; N/A                                     ; 124.33 MHz ( period = 8.043 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.772 ns                ;
; N/A                                     ; 124.52 MHz ( period = 8.031 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.776 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.68 MHz ( period = 7.957 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.686 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.698 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 125.87 MHz ( period = 7.945 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.690 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 126.36 MHz ( period = 7.914 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 126.65 MHz ( period = 7.896 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 126.65 MHz ( period = 7.896 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 127.05 MHz ( period = 7.871 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.608 ns                ;
; N/A                                     ; 127.13 MHz ( period = 7.866 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.612 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.21 MHz ( period = 7.861 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.24 MHz ( period = 7.859 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.60 MHz ( period = 7.837 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.564 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.514 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.526 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.524 ns                ;
; N/A                                     ; 128.65 MHz ( period = 7.773 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.518 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.501 ns                ;
; N/A                                     ; 129.08 MHz ( period = 7.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.493 ns                ;
; N/A                                     ; 129.17 MHz ( period = 7.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 129.89 MHz ( period = 7.699 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 129.97 MHz ( period = 7.694 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 130.01 MHz ( period = 7.692 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.438 ns                ;
; N/A                                     ; 130.19 MHz ( period = 7.681 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.46 MHz ( period = 7.665 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.444 ns                ;
; N/A                                     ; 130.53 MHz ( period = 7.661 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.67 MHz ( period = 7.653 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~portb_we_reg         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.437 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.417 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 130.80 MHz ( period = 7.645 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.381 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.404 ns                ;
; N/A                                     ; 131.20 MHz ( period = 7.622 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~portb_we_reg         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.397 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.354 ns                ;
; N/A                                     ; 131.48 MHz ( period = 7.606 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.63 MHz ( period = 7.597 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 131.87 MHz ( period = 7.583 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.328 ns                ;
; N/A                                     ; 132.01 MHz ( period = 7.575 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.29 MHz ( period = 7.559 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.295 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.31 MHz ( period = 7.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 132.50 MHz ( period = 7.547 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 132.50 MHz ( period = 7.547 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.281 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; AD_state[3]                                                                                                                      ; AD_state[3]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01011                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                  ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.01101                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                  ; state_PWM.01100                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; LED_sync                                                                                                                         ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.738 ns                                ; Q_PWM[14]                                                                                                                        ; Q_Data[14]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.738 ns                 ;
; 0.738 ns                                ; Q_PWM[5]                                                                                                                         ; Q_Data[5]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.738 ns                 ;
; 0.743 ns                                ; Q_PWM[15]                                                                                                                        ; Q_Data[15]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.743 ns                 ;
; 0.745 ns                                ; Q_PWM[7]                                                                                                                         ; Q_Data[7]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.745 ns                 ;
; 0.745 ns                                ; Q_PWM[3]                                                                                                                         ; Q_Data[3]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.745 ns                 ;
; 0.746 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.00111                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.749 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01100                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.753 ns                                ; state_PWM.01000                                                                                                                  ; state_PWM.01001                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; byte_count[6]                                                                                                                    ; byte_count[6]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.759 ns                                ; sync_count[8]                                                                                                                    ; sync_count[8]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.772 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00101                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.773 ns                                ; state_PWM.00100                                                                                                                  ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.778 ns                                ; state_PWM.00000                                                                                                                  ; state_PWM.00001                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.780 ns                 ;
; 0.894 ns                                ; q[6]                                                                                                                             ; q[7]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.900 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[1]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.901 ns                                ; q[3]                                                                                                                             ; q[4]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.901 ns                                ; q[1]                                                                                                                             ; q[2]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.906 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.909 ns                                ; q[0]                                                                                                                             ; q[1]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.910 ns                                ; state_PWM.00011                                                                                                                  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.972 ns                   ; 1.882 ns                 ;
; 0.910 ns                                ; q[2]                                                                                                                             ; q[3]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.933 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.611 ns                   ; 1.544 ns                 ;
; 0.951 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.611 ns                   ; 1.562 ns                 ;
; 0.955 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.588 ns                   ; 1.543 ns                 ;
; 0.959 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.562 ns                   ; 1.521 ns                 ;
; 0.960 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.562 ns                   ; 1.522 ns                 ;
; 0.969 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.575 ns                   ; 1.544 ns                 ;
; 0.969 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.562 ns                   ; 1.531 ns                 ;
; 0.972 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.575 ns                   ; 1.547 ns                 ;
; 0.982 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.978 ns                   ; 1.960 ns                 ;
; 0.986 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.978 ns                   ; 1.964 ns                 ;
; 0.990 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.577 ns                   ; 1.567 ns                 ;
; 0.995 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a3~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.577 ns                   ; 1.572 ns                 ;
; 0.995 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.099 ns                 ;
; 0.997 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.577 ns                   ; 1.574 ns                 ;
; 1.001 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg7  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.105 ns                 ;
; 1.010 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.114 ns                 ;
; 1.013 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a3~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.577 ns                   ; 1.590 ns                 ;
; 1.035 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.062 ns                   ; 1.097 ns                 ;
; 1.043 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.009 ns                   ; 1.052 ns                 ;
; 1.052 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.062 ns                   ; 1.114 ns                 ;
; 1.056 ns                                ; Q_PWM[10]                                                                                                                        ; Q_Data[10]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.390 ns                   ; 1.446 ns                 ;
; 1.059 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.062 ns                   ; 1.121 ns                 ;
; 1.060 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.009 ns                   ; 1.069 ns                 ;
; 1.064 ns                                ; q[5]                                                                                                                             ; register[5]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.067 ns                 ;
; 1.072 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[3]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.074 ns                 ;
; 1.085 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.087 ns                 ;
; 1.098 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3]                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.088 ns                 ;
; 1.126 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.126 ns                 ;
; 1.150 ns                                ; register[8]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.420 ns                   ; 3.570 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.155 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; rx_avail[8]                                                                                                                      ; register[4]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; byte_count[2]                                                                                                                    ; byte_count[2]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.169 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; q[9]                                                                                                                             ; q[10]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; q[11]                                                                                                                            ; q[12]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; loop_counter[4]                                                                                                                  ; loop_counter[4]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; register[14]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.804 ns                   ; 3.976 ns                 ;
; 1.173 ns                                ; loop_counter[6]                                                                                                                  ; loop_counter[6]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; state_PWM.00001                                                                                                                  ; state_PWM.00000                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; register[15]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.432 ns                   ; 3.608 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[4]                                                                                                                    ; byte_count[4]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; q[13]                                                                                                                            ; q[14]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; sync_count[1]                                                                                                                    ; sync_count[1]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.180 ns                                ; sync_count[3]                                                                                                                    ; sync_count[3]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; sync_count[7]                                                                                                                    ; sync_count[7]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; sync_count[5]                                                                                                                    ; sync_count[5]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; register[6]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.740 ns                   ; 3.922 ns                 ;
; 1.183 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.188 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.194 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; loop_counter[0]                                                                                                                  ; loop_counter[0]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.195 ns                                ; loop_counter[2]                                                                                                                  ; loop_counter[2]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[0]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.201 ns                 ;
; 1.205 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.009 ns                   ; 1.214 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[10]                                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.210 ns                                ; register[13]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.797 ns                   ; 4.007 ns                 ;
; 1.211 ns                                ; q[5]                                                                                                                             ; q[6]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.215 ns                                ; rx_avail[6]                                                                                                                      ; register[2]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.218 ns                 ;
; 1.219 ns                                ; rx_avail[7]                                                                                                                      ; register[3]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.009 ns                   ; 1.230 ns                 ;
; 1.222 ns                                ; rx_avail[4]                                                                                                                      ; register[0]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.225 ns                 ;
; 1.222 ns                                ; rx_avail[5]                                                                                                                      ; register[1]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.225 ns                 ;
; 1.222 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[3]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.225 ns                 ;
; 1.223 ns                                ; register[4]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.862 ns                   ; 4.085 ns                 ;
; 1.226 ns                                ; register[9]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.794 ns                   ; 4.020 ns                 ;
; 1.226 ns                                ; q[10]                                                                                                                            ; q[11]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; q[8]                                                                                                                             ; q[9]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.227 ns                                ; q[14]                                                                                                                            ; q[15]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.229 ns                                ; byte_count[3]                                                                                                                    ; byte_count[3]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; register[3]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.871 ns                   ; 4.100 ns                 ;
; 1.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.231 ns                 ;
; 1.231 ns                                ; byte_count[5]                                                                                                                    ; byte_count[5]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; byte_count[1]                                                                                                                    ; byte_count[1]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; sync_count[0]                                                                                                                    ; sync_count[0]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.233 ns                                ; sync_count[2]                                                                                                                    ; sync_count[2]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.234 ns                 ;
; 1.234 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.002 ns                  ; 1.232 ns                 ;
; 1.234 ns                                ; byte_count[0]                                                                                                                    ; byte_count[0]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sync_count[6]                                                                                                                    ; sync_count[6]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sync_count[4]                                                                                                                    ; sync_count[4]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; q[12]                                                                                                                            ; q[13]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.236 ns                                ; loop_counter[1]                                                                                                                  ; loop_counter[1]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.237 ns                                ; loop_counter[3]                                                                                                                  ; loop_counter[3]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.246 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.245 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[0]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.246 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; register[10]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.804 ns                   ; 4.050 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00000                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.255 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[15]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[14]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[12]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[10]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[13]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[8]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[7]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; state_PWM.01000                                                                                                                  ; Right_PWM[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.259 ns                 ;
; 1.288 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg11 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.588 ns                   ; 1.876 ns                 ;
; 1.290 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.611 ns                   ; 1.901 ns                 ;
; 1.301 ns                                ; register[5]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.757 ns                   ; 4.058 ns                 ;
; 1.304 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.109 ns                   ; 1.413 ns                 ;
; 1.308 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.588 ns                   ; 1.896 ns                 ;
; 1.315 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg7  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.588 ns                   ; 1.903 ns                 ;
; 1.316 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg11 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.978 ns                   ; 2.294 ns                 ;
; 1.324 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.575 ns                   ; 1.899 ns                 ;
; 1.324 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg5  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.978 ns                   ; 2.302 ns                 ;
; 1.324 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.562 ns                   ; 1.886 ns                 ;
; 1.326 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.109 ns                   ; 1.435 ns                 ;
; 1.331 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.588 ns                   ; 1.919 ns                 ;
; 1.339 ns                                ; AD_state[1]                                                                                                                      ; AD_state[1]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.341 ns                 ;
; 1.342 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.344 ns                 ;
; 1.345 ns                                ; register[1]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.871 ns                   ; 4.216 ns                 ;
; 1.346 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.575 ns                   ; 1.921 ns                 ;
; 1.346 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.562 ns                   ; 1.908 ns                 ;
; 1.351 ns                                ; state_PWM.01010                                                                                                                  ; state_PWM.01011                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.101 ns                   ; 1.452 ns                 ;
; 1.351 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.575 ns                   ; 1.926 ns                 ;
; 1.352 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.354 ns                 ;
; 1.355 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.357 ns                 ;
; 1.356 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.978 ns                   ; 2.334 ns                 ;
; 1.357 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.978 ns                   ; 2.335 ns                 ;
; 1.358 ns                                ; AD_state[4]                                                                                                                      ; AD_state[4]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.360 ns                 ;
; 1.359 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[7]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.361 ns                 ;
; 1.359 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.361 ns                 ;
; 1.361 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[4]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.363 ns                 ;
; 1.362 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.364 ns                 ;
; 1.372 ns                                ; register[15]                                                                                                                     ; register[15]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.374 ns                 ;
; 1.374 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~porta_address_reg5  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.577 ns                   ; 1.951 ns                 ;
; 1.376 ns                                ; q[6]                                                                                                                             ; register[6]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.379 ns                 ;
; 1.380 ns                                ; state_PWM.00001                                                                                                                  ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.382 ns                 ;
; 1.383 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.577 ns                   ; 1.960 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.741 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 1.049 ns                                ; Tx_q[0]                                                                           ; Tx_data[0]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.050 ns                 ;
; 1.049 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.005 ns                   ; 1.054 ns                 ;
; 1.056 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.057 ns                 ;
; 1.068 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.069 ns                 ;
; 1.069 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.070 ns                 ;
; 1.069 ns                                ; Tx_q[3]                                                                           ; Tx_data[3]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.070 ns                 ;
; 1.070 ns                                ; Tx_q[2]                                                                           ; Tx_data[2]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.071 ns                 ;
; 1.072 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.073 ns                 ;
; 1.072 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.073 ns                 ;
; 1.116 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.117 ns                 ;
; 1.119 ns                                ; I_Data_in[15]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.757 ns                   ; 1.876 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[15]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[15]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.164 ns                                ; Tx_q[1]                                                                           ; Tx_q[2]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Tx_q[7]                                                                           ; Tx_data[7]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.174 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.178 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; Tx_q[8]                                                                           ; Tx_q[9]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.184 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.200 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Tx_q[8]                                                                           ; Tx_data[8]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.202 ns                 ;
; 1.204 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.205 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.206 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; Tx_q[6]                                                                           ; Tx_data[6]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.230 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.234 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.327 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 3.763 ns                   ; 5.090 ns                 ;
; 1.342 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.344 ns                 ;
; 1.350 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.759 ns                 ;
; 1.394 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.803 ns                 ;
; 1.416 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.825 ns                 ;
; 1.436 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.845 ns                 ;
; 1.438 ns                                ; I_Data_in[8]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.438 ns                                ; Q_Data_in[8]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.476 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.003 ns                  ; 1.473 ns                 ;
; 1.480 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.889 ns                 ;
; 1.502 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.911 ns                 ;
; 1.502 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.911 ns                 ;
; 1.509 ns                                ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.514 ns                                ; I_Data_in[9]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.514 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.514 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.519 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.522 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.931 ns                 ;
; 1.525 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.543 ns                                ; TX_state[4]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.545 ns                 ;
; 1.565 ns                                ; Q_Data_in[15]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.322 ns                   ; 1.887 ns                 ;
; 1.566 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.975 ns                 ;
; 1.578 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.003 ns                  ; 1.575 ns                 ;
; 1.581 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.003 ns                  ; 1.578 ns                 ;
; 1.585 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.994 ns                 ;
; 1.588 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.997 ns                 ;
; 1.588 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 1.997 ns                 ;
; 1.594 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.596 ns                 ;
; 1.608 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.017 ns                 ;
; 1.637 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.637 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.637 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.637 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.638 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.047 ns                 ;
; 1.642 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.645 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.646 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.646 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.646 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.647 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.651 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.652 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.652 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.061 ns                 ;
; 1.652 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.653 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.657 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.659 ns                 ;
; 1.663 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.664 ns                 ;
; 1.669 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.078 ns                 ;
; 1.671 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.080 ns                 ;
; 1.674 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.083 ns                 ;
; 1.674 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.083 ns                 ;
; 1.694 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.696 ns                 ;
; 1.694 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.103 ns                 ;
; 1.696 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.697 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.700 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.702 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.704 ns                 ;
; 1.703 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.001 ns                  ; 1.702 ns                 ;
; 1.708 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; TX_state[0]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 3.763 ns                   ; 5.471 ns                 ;
; 1.713 ns                                ; I_Data_in[15]                                                                     ; I_PWM_accumulator[16]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.757 ns                   ; 2.470 ns                 ;
; 1.714 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.723 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.723 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.724 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.409 ns                   ; 2.133 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; debounce:de_PTT|clean_pb                            ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.736 ns                                ; debounce:de_PTT|pb_history[0]                       ; debounce:de_PTT|pb_history[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.745 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|pb_history[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.748 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.897 ns                                ; debounce:de_PTT|pb_history[1]                       ; debounce:de_PTT|pb_history[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.222 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.477 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 1.478 ns                 ;
; 1.637 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.642 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.647 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.670 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.673 ns                 ;
; 1.684 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.686 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.723 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.728 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.733 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.745 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.758 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.763 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.759 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.809 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.814 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.819 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.820 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.822 ns                 ;
; 1.829 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.825 ns                 ;
; 1.831 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.833 ns                 ;
; 1.844 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.849 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.845 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.870 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.888 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.890 ns                 ;
; 1.895 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.897 ns                 ;
; 1.900 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.905 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.911 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.911 ns                 ;
; 1.915 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.918 ns                 ;
; 1.917 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.919 ns                 ;
; 1.935 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.931 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.981 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.983 ns                 ;
; 1.986 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.987 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 1.991 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 2.001 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.997 ns                 ;
; 2.001 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.997 ns                 ;
; 2.003 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.005 ns                 ;
; 2.010 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.012 ns                 ;
; 2.021 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.017 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.034 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.043 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.051 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.047 ns                 ;
; 2.060 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.062 ns                 ;
; 2.067 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.072 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.073 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.082 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.078 ns                 ;
; 2.087 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.083 ns                 ;
; 2.087 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.083 ns                 ;
; 2.089 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.091 ns                 ;
; 2.096 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.098 ns                 ;
; 2.107 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.103 ns                 ;
; 2.127 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.129 ns                 ;
; 2.137 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.133 ns                 ;
; 2.145 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.147 ns                 ;
; 2.153 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.168 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.164 ns                 ;
; 2.173 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.169 ns                 ;
; 2.173 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.169 ns                 ;
; 2.175 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.177 ns                 ;
; 2.181 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.193 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.189 ns                 ;
; 2.213 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.215 ns                 ;
; 2.222 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.218 ns                 ;
; 2.223 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.219 ns                 ;
; 2.231 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.233 ns                 ;
; 2.245 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 2.253 ns                 ;
; 2.254 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.250 ns                 ;
; 2.254 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.250 ns                 ;
; 2.259 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.255 ns                 ;
; 2.259 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.255 ns                 ;
; 2.261 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.263 ns                 ;
; 2.262 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.264 ns                 ;
; 2.267 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.269 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.275 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.279 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.308 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.304 ns                 ;
; 2.309 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.305 ns                 ;
; 2.340 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.336 ns                 ;
; 2.340 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.336 ns                 ;
; 2.343 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.345 ns                 ;
; 2.345 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.341 ns                 ;
; 2.345 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.341 ns                 ;
; 2.347 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.349 ns                 ;
; 2.348 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.350 ns                 ;
; 2.365 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.361 ns                 ;
; 2.394 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.390 ns                 ;
; 2.394 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.390 ns                 ;
; 2.395 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.391 ns                 ;
; 2.426 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.422 ns                 ;
; 2.426 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.422 ns                 ;
; 2.429 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.431 ns                 ;
; 2.431 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.427 ns                 ;
; 2.431 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.427 ns                 ;
; 2.480 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.476 ns                 ;
; 2.480 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.476 ns                 ;
; 2.481 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.477 ns                 ;
; 2.512 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.508 ns                 ;
; 2.512 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.508 ns                 ;
; 2.517 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.513 ns                 ;
; 2.528 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.524 ns                 ;
; 2.555 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.551 ns                 ;
; 2.566 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.562 ns                 ;
; 2.566 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.562 ns                 ;
; 2.567 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.563 ns                 ;
; 2.598 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.594 ns                 ;
; 2.598 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.594 ns                 ;
; 2.614 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 2.610 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                            ; To Clock  ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; N/A   ; None         ; 8.517 ns   ; LRCLK      ; AD_state[0]                   ; BCLK      ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 8.009 ns   ; FLAGC      ; TX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 7.542 ns   ; FLAGC      ; Tx_read_clock                 ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 7.213 ns   ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 6.671 ns   ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A   ; None         ; 6.178 ns   ; FLAGC      ; state_FX.1100                 ; IFCLK     ;
; N/A   ; None         ; 6.177 ns   ; FLAGC      ; SLWR~reg0                     ; IFCLK     ;
; N/A   ; None         ; 5.663 ns   ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A   ; None         ; 5.497 ns   ; FX2_FD[11] ; Rx_register[11]               ; IFCLK     ;
; N/A   ; None         ; 5.497 ns   ; FX2_FD[15] ; Rx_register[15]               ; IFCLK     ;
; N/A   ; None         ; 5.442 ns   ; FX2_FD[8]  ; Rx_register[8]                ; IFCLK     ;
; N/A   ; None         ; 5.441 ns   ; FX2_FD[14] ; Rx_register[14]               ; IFCLK     ;
; N/A   ; None         ; 5.426 ns   ; FX2_FD[10] ; Rx_register[10]               ; IFCLK     ;
; N/A   ; None         ; 5.396 ns   ; FX2_FD[12] ; Rx_register[12]               ; IFCLK     ;
; N/A   ; None         ; 5.388 ns   ; FX2_FD[2]  ; Rx_register[2]                ; IFCLK     ;
; N/A   ; None         ; 5.331 ns   ; FX2_FD[1]  ; Rx_register[1]                ; IFCLK     ;
; N/A   ; None         ; 5.265 ns   ; FX2_FD[4]  ; Rx_register[4]                ; IFCLK     ;
; N/A   ; None         ; 5.207 ns   ; FLAGC      ; state_FX.1011                 ; IFCLK     ;
; N/A   ; None         ; 5.149 ns   ; FX2_FD[9]  ; Rx_register[9]                ; IFCLK     ;
; N/A   ; None         ; 5.108 ns   ; FLAGA      ; state_FX.0011                 ; IFCLK     ;
; N/A   ; None         ; 5.105 ns   ; FLAGA      ; state_FX.0111                 ; IFCLK     ;
; N/A   ; None         ; 5.101 ns   ; FX2_FD[13] ; Rx_register[13]               ; IFCLK     ;
; N/A   ; None         ; 5.074 ns   ; FX2_FD[0]  ; Rx_register[0]                ; IFCLK     ;
; N/A   ; None         ; 5.052 ns   ; FX2_FD[5]  ; Rx_register[5]                ; IFCLK     ;
; N/A   ; None         ; 5.042 ns   ; FX2_FD[6]  ; Rx_register[6]                ; IFCLK     ;
; N/A   ; None         ; 5.029 ns   ; FX2_FD[3]  ; Rx_register[3]                ; IFCLK     ;
; N/A   ; None         ; 4.786 ns   ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A   ; None         ; 4.688 ns   ; FX2_FD[7]  ; Rx_register[7]                ; IFCLK     ;
; N/A   ; None         ; 4.102 ns   ; DOUT       ; q[0]                          ; BCLK      ;
; N/A   ; None         ; -3.553 ns  ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
+-------+--------------+------------+------------+-------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                             ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 16.639 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                       ; CDIN        ; CLK_24MHZ  ;
; N/A   ; None         ; 16.194 ns  ; DFS0                                                                                                                             ; S0          ; CLK_24MHZ  ;
; N/A   ; None         ; 15.812 ns  ; DFS1                                                                                                                             ; S1          ; CLK_24MHZ  ;
; N/A   ; None         ; 15.766 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.735 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.208 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.907 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.716 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.483 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.438 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.434 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.359 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.325 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.297 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.271 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.163 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.883 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.756 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.657 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; CLRCLK      ; CLK_24MHZ  ;
; N/A   ; None         ; 13.656 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.550 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.466 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.461 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.449 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.384 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; LED[5]      ; CLK_24MHZ  ;
; N/A   ; None         ; 13.353 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.072 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.018 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0]    ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.974 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]                                                ; LED[6]      ; CLK_24MHZ  ;
; N/A   ; None         ; 12.890 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.871 ns  ; I_PWM_accumulator[16]                                                                                                            ; I_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 12.795 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.693 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]    ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.675 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4]    ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.055 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]    ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.005 ns  ; Q_PWM_accumulator[16]                                                                                                            ; Q_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 11.956 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3]    ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.767 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.520 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1]    ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.411 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8]    ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.310 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.172 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7]    ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.139 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6]    ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.054 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.016 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9]    ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.666 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.655 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.651 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 9.690 ns   ; LED_sync                                                                                                                         ; LED[2]      ; BCLK       ;
; N/A   ; None         ; 8.536 ns   ; SLEN                                                                                                                             ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.536 ns   ; SLEN                                                                                                                             ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.536 ns   ; SLEN                                                                                                                             ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.536 ns   ; SLEN                                                                                                                             ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.522 ns   ; SLEN                                                                                                                             ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.522 ns   ; SLEN                                                                                                                             ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.522 ns   ; SLEN                                                                                                                             ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.512 ns   ; SLEN                                                                                                                             ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.407 ns   ; FIFO_ADR[1]~reg0                                                                                                                 ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.401 ns   ; SLEN                                                                                                                             ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.316 ns   ; SLOE~reg0                                                                                                                        ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.029 ns   ; SLEN                                                                                                                             ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.029 ns   ; SLEN                                                                                                                             ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.029 ns   ; SLEN                                                                                                                             ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.015 ns   ; SLEN                                                                                                                             ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.015 ns   ; SLEN                                                                                                                             ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 7.653 ns   ; SLEN                                                                                                                             ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 7.653 ns   ; SLEN                                                                                                                             ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 7.562 ns   ; SLRD~reg0                                                                                                                        ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.511 ns   ; SLWR~reg0                                                                                                                        ; SLWR        ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-----------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To     ;
+-------+-------------------+-----------------+-----------+--------+
; N/A   ; None              ; 11.549 ns       ; FLAGC     ; LED[1] ;
; N/A   ; None              ; 11.483 ns       ; FLAGA     ; LED[3] ;
; N/A   ; None              ; 10.696 ns       ; CLK_24MHZ ; LED[7] ;
+-------+-------------------+-----------------+-----------+--------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                            ; To Clock  ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; N/A           ; None        ; 3.819 ns  ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
; N/A           ; None        ; -3.836 ns ; DOUT       ; q[0]                          ; BCLK      ;
; N/A           ; None        ; -4.422 ns ; FX2_FD[7]  ; Rx_register[7]                ; IFCLK     ;
; N/A           ; None        ; -4.520 ns ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A           ; None        ; -4.763 ns ; FX2_FD[3]  ; Rx_register[3]                ; IFCLK     ;
; N/A           ; None        ; -4.776 ns ; FX2_FD[6]  ; Rx_register[6]                ; IFCLK     ;
; N/A           ; None        ; -4.786 ns ; FX2_FD[5]  ; Rx_register[5]                ; IFCLK     ;
; N/A           ; None        ; -4.808 ns ; FX2_FD[0]  ; Rx_register[0]                ; IFCLK     ;
; N/A           ; None        ; -4.835 ns ; FX2_FD[13] ; Rx_register[13]               ; IFCLK     ;
; N/A           ; None        ; -4.839 ns ; FLAGA      ; state_FX.0111                 ; IFCLK     ;
; N/A           ; None        ; -4.842 ns ; FLAGA      ; state_FX.0011                 ; IFCLK     ;
; N/A           ; None        ; -4.883 ns ; FX2_FD[9]  ; Rx_register[9]                ; IFCLK     ;
; N/A           ; None        ; -4.941 ns ; FLAGC      ; state_FX.1011                 ; IFCLK     ;
; N/A           ; None        ; -4.999 ns ; FX2_FD[4]  ; Rx_register[4]                ; IFCLK     ;
; N/A           ; None        ; -5.065 ns ; FX2_FD[1]  ; Rx_register[1]                ; IFCLK     ;
; N/A           ; None        ; -5.122 ns ; FX2_FD[2]  ; Rx_register[2]                ; IFCLK     ;
; N/A           ; None        ; -5.130 ns ; FX2_FD[12] ; Rx_register[12]               ; IFCLK     ;
; N/A           ; None        ; -5.160 ns ; FX2_FD[10] ; Rx_register[10]               ; IFCLK     ;
; N/A           ; None        ; -5.175 ns ; FX2_FD[14] ; Rx_register[14]               ; IFCLK     ;
; N/A           ; None        ; -5.176 ns ; FX2_FD[8]  ; Rx_register[8]                ; IFCLK     ;
; N/A           ; None        ; -5.231 ns ; FX2_FD[11] ; Rx_register[11]               ; IFCLK     ;
; N/A           ; None        ; -5.231 ns ; FX2_FD[15] ; Rx_register[15]               ; IFCLK     ;
; N/A           ; None        ; -5.397 ns ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A           ; None        ; -5.911 ns ; FLAGC      ; SLWR~reg0                     ; IFCLK     ;
; N/A           ; None        ; -5.912 ns ; FLAGC      ; state_FX.1100                 ; IFCLK     ;
; N/A           ; None        ; -6.405 ns ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -6.947 ns ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -7.276 ns ; FLAGC      ; Tx_read_clock                 ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -7.743 ns ; FLAGC      ; TX_wait[7]                    ; IFCLK     ;
; N/A           ; None        ; -8.251 ns ; LRCLK      ; AD_state[0]                   ; BCLK      ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                       ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                           ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe9|dffe10a ; dcfifo_gd41 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition
    Info: Processing started: Fri Aug 04 21:52:10 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "data_flag" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 33.94 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10]" and destination register "state_PWM.00000"
    Info: Fmax is 74.07 MHz (period= 13.5 ns)
    Info: + Largest memory to register requirement is 40.297 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.173 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 3.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.014 ns) + CELL(0.666 ns) = 3.655 ns; Loc. = LCFF_X22_Y4_N11; Fanout = 8; REG Node = 'state_PWM.00000'
                Info: Total cell delay = 1.641 ns ( 44.90 % )
                Info: Total interconnect delay = 2.014 ns ( 55.10 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 3.828 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.038 ns) + CELL(0.815 ns) = 3.828 ns; Loc. = M4K_X11_Y3; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10]'
                Info: Total cell delay = 1.790 ns ( 46.76 % )
                Info: Total interconnect delay = 2.038 ns ( 53.24 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 6.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y3; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10]'
        Info: 2: + IC(2.736 ns) + CELL(0.651 ns) = 3.496 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 3; COMB Node = 'rtl~353'
        Info: 3: + IC(0.744 ns) + CELL(0.651 ns) = 4.891 ns; Loc. = LCCOMB_X22_Y4_N16; Fanout = 2; COMB Node = 'rtl~354'
        Info: 4: + IC(0.406 ns) + CELL(0.366 ns) = 5.663 ns; Loc. = LCCOMB_X22_Y4_N12; Fanout = 1; COMB Node = 'Select~6194'
        Info: 5: + IC(0.384 ns) + CELL(0.202 ns) = 6.249 ns; Loc. = LCCOMB_X22_Y4_N10; Fanout = 1; COMB Node = 'Select~6195'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.357 ns; Loc. = LCFF_X22_Y4_N11; Fanout = 8; REG Node = 'state_PWM.00000'
        Info: Total cell delay = 2.087 ns ( 32.83 % )
        Info: Total interconnect delay = 4.270 ns ( 67.17 % )
Info: Slack time is 20.864 ns for clock "CLK_24MHZ" between source register "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" and destination register "I2SAudioOut:I2SAO|local_right_sample[11]"
    Info: + Largest register to register requirement is 23.871 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 3.790 ns
            Info: + Shortest clock path from clock "CLK_24MHZ" to destination register is 11.423 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.992 ns) + CELL(0.970 ns) = 7.937 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.975 ns) + CELL(0.000 ns) = 9.912 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.845 ns) + CELL(0.666 ns) = 11.423 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_right_sample[11]'
                Info: Total cell delay = 2.611 ns ( 22.86 % )
                Info: Total interconnect delay = 8.812 ns ( 77.14 % )
            Info: - Longest clock path from clock "CLK_24MHZ" to source register is 7.633 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.992 ns) + CELL(0.666 ns) = 7.633 ns; Loc. = LCFF_X20_Y5_N29; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
                Info: Total cell delay = 1.641 ns ( 21.50 % )
                Info: Total interconnect delay = 5.992 ns ( 78.50 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.007 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N29; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
        Info: 2: + IC(0.473 ns) + CELL(0.624 ns) = 1.097 ns; Loc. = LCCOMB_X20_Y5_N8; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO|local_left_sample[15]~0'
        Info: 3: + IC(1.055 ns) + CELL(0.855 ns) = 3.007 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_right_sample[11]'
        Info: Total cell delay = 1.479 ns ( 49.19 % )
        Info: Total interconnect delay = 1.528 ns ( 50.81 % )
Info: Slack time is 36.867 ns for clock "FX2_CLK" between source register "debounce:de_PTT|count[18]" and destination register "debounce:de_PTT|count[18]"
    Info: Fmax is 208.38 MHz (period= 4.799 ns)
    Info: + Largest register to register requirement is 41.402 ns
        Info: + Setup relationship between source and destination is 41.666 ns
            Info: + Latch edge is 41.666 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.789 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.789 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.75 % )
                Info: Total interconnect delay = 0.983 ns ( 35.25 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.789 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.789 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.75 % )
                Info: Total interconnect delay = 0.983 ns ( 35.25 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: 2: + IC(1.531 ns) + CELL(0.735 ns) = 2.266 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[0]~254'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.352 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'debounce:de_PTT|count[1]~256'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.438 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 2; COMB Node = 'debounce:de_PTT|count[2]~258'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.524 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 2; COMB Node = 'debounce:de_PTT|count[3]~260'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.610 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 2; COMB Node = 'debounce:de_PTT|count[4]~262'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.696 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'debounce:de_PTT|count[5]~264'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.782 ns; Loc. = LCCOMB_X22_Y9_N26; Fanout = 2; COMB Node = 'debounce:de_PTT|count[6]~266'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.868 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 2; COMB Node = 'debounce:de_PTT|count[7]~268'
        Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 3.043 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 2; COMB Node = 'debounce:de_PTT|count[8]~270'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.129 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 2; COMB Node = 'debounce:de_PTT|count[9]~272'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.215 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 2; COMB Node = 'debounce:de_PTT|count[10]~274'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.301 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'debounce:de_PTT|count[11]~276'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.387 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'debounce:de_PTT|count[12]~278'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.473 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'debounce:de_PTT|count[13]~280'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.559 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 2; COMB Node = 'debounce:de_PTT|count[14]~282'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.645 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 2; COMB Node = 'debounce:de_PTT|count[15]~284'
        Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.835 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[16]~286'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.921 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'debounce:de_PTT|count[17]~288'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.427 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'debounce:de_PTT|count[18]~289'
        Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 4.535 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: Total cell delay = 3.004 ns ( 66.24 % )
        Info: Total interconnect delay = 1.531 ns ( 33.76 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: Clock "IFCLK" has Internal fmax of 120.47 MHz between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]" (period= 8.301 ns)
    Info: + Longest register to register delay is 8.030 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]'
        Info: 2: + IC(1.181 ns) + CELL(0.651 ns) = 1.832 ns; Loc. = LCCOMB_X15_Y11_N12; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78'
        Info: 3: + IC(0.396 ns) + CELL(0.614 ns) = 2.842 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81'
        Info: 4: + IC(0.399 ns) + CELL(0.651 ns) = 3.892 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(1.024 ns) + CELL(0.206 ns) = 5.122 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 92; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.709 ns) + CELL(0.621 ns) = 6.452 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.538 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.624 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 6.814 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.900 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.986 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.072 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.158 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.244 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.330 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.416 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 7.922 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10'
        Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 8.030 ns; Loc. = LCFF_X18_Y11_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
        Info: Total cell delay = 4.321 ns ( 53.81 % )
        Info: Total interconnect delay = 3.709 ns ( 46.19 % )
    Info: - Smallest clock skew is -0.007 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 5.373 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 2; REG Node = 'Tx_read_clock'
            Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.858 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
            Info: 5: + IC(0.849 ns) + CELL(0.666 ns) = 5.373 ns; Loc. = LCFF_X18_Y11_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
            Info: Total cell delay = 2.766 ns ( 51.48 % )
            Info: Total interconnect delay = 2.607 ns ( 48.52 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 5.380 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 2; REG Node = 'Tx_read_clock'
            Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.858 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
            Info: 5: + IC(0.856 ns) + CELL(0.666 ns) = 5.380 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]'
            Info: Total cell delay = 2.766 ns ( 51.41 % )
            Info: Total interconnect delay = 2.614 ns ( 48.59 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Minimum slack time is 499 ps for clock "BCLK" between source register "AD_state[3]" and destination register "AD_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y5_N3; Fanout = 23; REG Node = 'AD_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y5_N2; Fanout = 1; COMB Node = 'AD_state[3]~1564'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y5_N3; Fanout = 23; REG Node = 'AD_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "BCLK" to destination register is 4.011 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.370 ns) + CELL(0.666 ns) = 4.011 ns; Loc. = LCFF_X13_Y5_N3; Fanout = 23; REG Node = 'AD_state[3]'
                Info: Total cell delay = 1.641 ns ( 40.91 % )
                Info: Total interconnect delay = 2.370 ns ( 59.09 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 4.011 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.370 ns) + CELL(0.666 ns) = 4.011 ns; Loc. = LCFF_X13_Y5_N3; Fanout = 23; REG Node = 'AD_state[3]'
                Info: Total cell delay = 1.641 ns ( 40.91 % )
                Info: Total interconnect delay = 2.370 ns ( 59.09 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_24MHZ" between source register "TX_state[3]" and destination register "TX_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N15; Fanout = 8; REG Node = 'TX_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y7_N14; Fanout = 1; COMB Node = 'TX_state~115'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y7_N15; Fanout = 8; REG Node = 'TX_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.394 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.992 ns) + CELL(0.970 ns) = 7.937 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.975 ns) + CELL(0.000 ns) = 9.912 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.816 ns) + CELL(0.666 ns) = 11.394 ns; Loc. = LCFF_X14_Y7_N15; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.92 % )
                Info: Total interconnect delay = 8.783 ns ( 77.08 % )
            Info: - Shortest clock path from clock "CLK_24MHZ" to source register is 11.394 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.992 ns) + CELL(0.970 ns) = 7.937 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.975 ns) + CELL(0.000 ns) = 9.912 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.816 ns) + CELL(0.666 ns) = 11.394 ns; Loc. = LCFF_X14_Y7_N15; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.92 % )
                Info: Total interconnect delay = 8.783 ns ( 77.08 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "FX2_CLK" between source register "debounce:de_PTT|clean_pb" and destination register "debounce:de_PTT|clean_pb"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y8_N10; Fanout = 1; COMB Node = 'debounce:de_PTT|clean_pb~106'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.788 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.788 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.78 % )
                Info: Total interconnect delay = 0.982 ns ( 35.22 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.788 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.788 ns; Loc. = LCFF_X21_Y8_N11; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.78 % )
                Info: Total interconnect delay = 0.982 ns ( 35.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "AD_state[0]" (data pin = "LRCLK", clock pin = "BCLK") is 8.517 ns
    Info: + Longest pin to register delay is 12.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_133; Fanout = 2; PIN Node = 'LRCLK'
        Info: 2: + IC(6.226 ns) + CELL(0.366 ns) = 7.567 ns; Loc. = LCCOMB_X14_Y8_N24; Fanout = 1; COMB Node = 'Select~6276'
        Info: 3: + IC(1.062 ns) + CELL(0.370 ns) = 8.999 ns; Loc. = LCCOMB_X14_Y6_N12; Fanout = 1; COMB Node = 'Select~6277'
        Info: 4: + IC(1.151 ns) + CELL(0.370 ns) = 10.520 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'Select~6278'
        Info: 5: + IC(1.316 ns) + CELL(0.206 ns) = 12.042 ns; Loc. = LCCOMB_X14_Y6_N4; Fanout = 1; COMB Node = 'AD_state[0]~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.150 ns; Loc. = LCFF_X14_Y6_N5; Fanout = 28; REG Node = 'AD_state[0]'
        Info: Total cell delay = 2.395 ns ( 19.71 % )
        Info: Total interconnect delay = 9.755 ns ( 80.29 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "BCLK" to destination register is 3.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
        Info: 2: + IC(1.952 ns) + CELL(0.666 ns) = 3.593 ns; Loc. = LCFF_X14_Y6_N5; Fanout = 28; REG Node = 'AD_state[0]'
        Info: Total cell delay = 1.641 ns ( 45.67 % )
        Info: Total interconnect delay = 1.952 ns ( 54.33 % )
Info: tco from clock "CLK_24MHZ" to destination pin "CDIN" through register "I2SAudioOut:I2SAO|outbit_o" is 16.639 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to source register is 11.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(5.992 ns) + CELL(0.970 ns) = 7.937 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.975 ns) + CELL(0.000 ns) = 9.912 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 11.425 ns; Loc. = LCFF_X20_Y3_N3; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: Total cell delay = 2.611 ns ( 22.85 % )
        Info: Total interconnect delay = 8.814 ns ( 77.15 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N3; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: 2: + IC(1.814 ns) + CELL(3.096 ns) = 4.910 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'
        Info: Total cell delay = 3.096 ns ( 63.05 % )
        Info: Total interconnect delay = 1.814 ns ( 36.95 % )
Info: Longest tpd from source pin "FLAGC" to destination pin "LED[1]" is 11.549 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_5; Fanout = 4; PIN Node = 'FLAGC'
    Info: 2: + IC(7.278 ns) + CELL(3.276 ns) = 11.549 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED[1]'
    Info: Total cell delay = 4.271 ns ( 36.98 % )
    Info: Total interconnect delay = 7.278 ns ( 63.02 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_24MHZ") is 3.819 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(5.992 ns) + CELL(0.970 ns) = 7.937 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.975 ns) + CELL(0.000 ns) = 9.912 ns; Loc. = CLKCTRL_G4; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.821 ns) + CELL(0.666 ns) = 11.399 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.611 ns ( 22.91 % )
        Info: Total interconnect delay = 8.788 ns ( 77.09 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.587 ns) + CELL(0.206 ns) = 7.778 ns; Loc. = LCCOMB_X12_Y7_N16; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.886 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.299 ns ( 16.47 % )
        Info: Total interconnect delay = 6.587 ns ( 83.53 % )
Info: All timing requirements were met. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Processing ended: Fri Aug 04 21:52:13 2006
    Info: Elapsed time: 00:00:03


