
THL_Project_Basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008590  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  08008760  08008760  00018760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008ab8  08008ab8  00018ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008ac0  08008ac0  00018ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008ac4  08008ac4  00018ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000067c  20000000  08008ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ac0  20000680  08009144  00020680  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20001140  08009144  00021140  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002be67  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000048e6  00000000  00000000  0004c513  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00010697  00000000  00000000  00050df9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001778  00000000  00000000  00061490  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001670  00000000  00000000  00062c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bc71  00000000  00000000  00064278  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006418  00000000  00000000  0006fee9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00076301  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004e50  00000000  00000000  00076380  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000000df  00000000  00000000  0007b1d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000680 	.word	0x20000680
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008748 	.word	0x08008748

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000684 	.word	0x20000684
 800020c:	08008748 	.word	0x08008748

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b97a 	b.w	8000eec <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460d      	mov	r5, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9e08      	ldr	r6, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d151      	bne.n	8000cc4 <__udivmoddi4+0xb4>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96d      	bls.n	8000d02 <__udivmoddi4+0xf2>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0c20 	rsb	ip, lr, #32
 8000c34:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c40:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c4c:	0c25      	lsrs	r5, r4, #16
 8000c4e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c52:	fa1f f987 	uxth.w	r9, r7
 8000c56:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c5e:	fb08 f309 	mul.w	r3, r8, r9
 8000c62:	42ab      	cmp	r3, r5
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x6c>
 8000c66:	19ed      	adds	r5, r5, r7
 8000c68:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c6c:	f080 8123 	bcs.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c70:	42ab      	cmp	r3, r5
 8000c72:	f240 8120 	bls.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c76:	f1a8 0802 	sub.w	r8, r8, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	1aed      	subs	r5, r5, r3
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c84:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c8c:	fb00 f909 	mul.w	r9, r0, r9
 8000c90:	45a1      	cmp	r9, r4
 8000c92:	d909      	bls.n	8000ca8 <__udivmoddi4+0x98>
 8000c94:	19e4      	adds	r4, r4, r7
 8000c96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9a:	f080 810a 	bcs.w	8000eb2 <__udivmoddi4+0x2a2>
 8000c9e:	45a1      	cmp	r9, r4
 8000ca0:	f240 8107 	bls.w	8000eb2 <__udivmoddi4+0x2a2>
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	443c      	add	r4, r7
 8000ca8:	eba4 0409 	sub.w	r4, r4, r9
 8000cac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d061      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cba:	2300      	movs	r3, #0
 8000cbc:	6034      	str	r4, [r6, #0]
 8000cbe:	6073      	str	r3, [r6, #4]
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0xc8>
 8000cc8:	2e00      	cmp	r6, #0
 8000cca:	d054      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000ccc:	2100      	movs	r1, #0
 8000cce:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd8:	fab3 f183 	clz	r1, r3
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	f040 808e 	bne.w	8000dfe <__udivmoddi4+0x1ee>
 8000ce2:	42ab      	cmp	r3, r5
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xdc>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80fa 	bhi.w	8000ee0 <__udivmoddi4+0x2d0>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb65 0503 	sbc.w	r5, r5, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	46ac      	mov	ip, r5
 8000cf6:	2e00      	cmp	r6, #0
 8000cf8:	d03f      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	b912      	cbnz	r2, 8000d0a <__udivmoddi4+0xfa>
 8000d04:	2701      	movs	r7, #1
 8000d06:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d0a:	fab7 fe87 	clz	lr, r7
 8000d0e:	f1be 0f00 	cmp.w	lr, #0
 8000d12:	d134      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d14:	1beb      	subs	r3, r5, r7
 8000d16:	0c3a      	lsrs	r2, r7, #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d22:	0c25      	lsrs	r5, r4, #16
 8000d24:	fb02 3318 	mls	r3, r2, r8, r3
 8000d28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d2c:	fb0c f308 	mul.w	r3, ip, r8
 8000d30:	42ab      	cmp	r3, r5
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19ed      	adds	r5, r5, r7
 8000d36:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	f200 80d1 	bhi.w	8000ee4 <__udivmoddi4+0x2d4>
 8000d42:	4680      	mov	r8, r0
 8000d44:	1aed      	subs	r5, r5, r3
 8000d46:	b2a3      	uxth	r3, r4
 8000d48:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d4c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d54:	fb0c fc00 	mul.w	ip, ip, r0
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	eba4 040c 	sub.w	r4, r4, ip
 8000d70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d74:	e79d      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000d76:	4631      	mov	r1, r6
 8000d78:	4630      	mov	r0, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0420 	rsb	r4, lr, #32
 8000d82:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d8e:	0c3a      	lsrs	r2, r7, #16
 8000d90:	fa25 f404 	lsr.w	r4, r5, r4
 8000d94:	ea48 0803 	orr.w	r8, r8, r3
 8000d98:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000da0:	fb02 4411 	mls	r4, r2, r1, r4
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000dac:	fb01 f30c 	mul.w	r3, r1, ip
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d909      	bls.n	8000dcc <__udivmoddi4+0x1bc>
 8000db8:	19ed      	adds	r5, r5, r7
 8000dba:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dbe:	f080 808a 	bcs.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc2:	42ab      	cmp	r3, r5
 8000dc4:	f240 8087 	bls.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc8:	3902      	subs	r1, #2
 8000dca:	443d      	add	r5, r7
 8000dcc:	1aeb      	subs	r3, r5, r3
 8000dce:	fa1f f588 	uxth.w	r5, r8
 8000dd2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dd6:	fb02 3310 	mls	r3, r2, r0, r3
 8000dda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dde:	fb00 f30c 	mul.w	r3, r0, ip
 8000de2:	42ab      	cmp	r3, r5
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1e6>
 8000de6:	19ed      	adds	r5, r5, r7
 8000de8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dec:	d26f      	bcs.n	8000ece <__udivmoddi4+0x2be>
 8000dee:	42ab      	cmp	r3, r5
 8000df0:	d96d      	bls.n	8000ece <__udivmoddi4+0x2be>
 8000df2:	3802      	subs	r0, #2
 8000df4:	443d      	add	r5, r7
 8000df6:	1aeb      	subs	r3, r5, r3
 8000df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfc:	e78f      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000dfe:	f1c1 0720 	rsb	r7, r1, #32
 8000e02:	fa22 f807 	lsr.w	r8, r2, r7
 8000e06:	408b      	lsls	r3, r1
 8000e08:	fa05 f401 	lsl.w	r4, r5, r1
 8000e0c:	ea48 0303 	orr.w	r3, r8, r3
 8000e10:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e26:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e2a:	fa1f f883 	uxth.w	r8, r3
 8000e2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e32:	fb09 f408 	mul.w	r4, r9, r8
 8000e36:	42ac      	cmp	r4, r5
 8000e38:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x244>
 8000e42:	18ed      	adds	r5, r5, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	d243      	bcs.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4a:	42ac      	cmp	r4, r5
 8000e4c:	d941      	bls.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e52:	441d      	add	r5, r3
 8000e54:	1b2d      	subs	r5, r5, r4
 8000e56:	fa1f fe8e 	uxth.w	lr, lr
 8000e5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e66:	fb00 f808 	mul.w	r8, r0, r8
 8000e6a:	45a0      	cmp	r8, r4
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x26e>
 8000e6e:	18e4      	adds	r4, r4, r3
 8000e70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e74:	d229      	bcs.n	8000eca <__udivmoddi4+0x2ba>
 8000e76:	45a0      	cmp	r8, r4
 8000e78:	d927      	bls.n	8000eca <__udivmoddi4+0x2ba>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	441c      	add	r4, r3
 8000e7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e82:	eba4 0408 	sub.w	r4, r4, r8
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	454c      	cmp	r4, r9
 8000e8c:	46c6      	mov	lr, r8
 8000e8e:	464d      	mov	r5, r9
 8000e90:	d315      	bcc.n	8000ebe <__udivmoddi4+0x2ae>
 8000e92:	d012      	beq.n	8000eba <__udivmoddi4+0x2aa>
 8000e94:	b156      	cbz	r6, 8000eac <__udivmoddi4+0x29c>
 8000e96:	ebba 030e 	subs.w	r3, sl, lr
 8000e9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea2:	40cb      	lsrs	r3, r1
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	40cc      	lsrs	r4, r1
 8000ea8:	6037      	str	r7, [r6, #0]
 8000eaa:	6074      	str	r4, [r6, #4]
 8000eac:	2100      	movs	r1, #0
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	e6f8      	b.n	8000ca8 <__udivmoddi4+0x98>
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	e6e0      	b.n	8000c7c <__udivmoddi4+0x6c>
 8000eba:	45c2      	cmp	sl, r8
 8000ebc:	d2ea      	bcs.n	8000e94 <__udivmoddi4+0x284>
 8000ebe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ec6:	3801      	subs	r0, #1
 8000ec8:	e7e4      	b.n	8000e94 <__udivmoddi4+0x284>
 8000eca:	4628      	mov	r0, r5
 8000ecc:	e7d7      	b.n	8000e7e <__udivmoddi4+0x26e>
 8000ece:	4640      	mov	r0, r8
 8000ed0:	e791      	b.n	8000df6 <__udivmoddi4+0x1e6>
 8000ed2:	4681      	mov	r9, r0
 8000ed4:	e7be      	b.n	8000e54 <__udivmoddi4+0x244>
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	e778      	b.n	8000dcc <__udivmoddi4+0x1bc>
 8000eda:	3802      	subs	r0, #2
 8000edc:	443c      	add	r4, r7
 8000ede:	e745      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	e708      	b.n	8000cf6 <__udivmoddi4+0xe6>
 8000ee4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee8:	443d      	add	r5, r7
 8000eea:	e72b      	b.n	8000d44 <__udivmoddi4+0x134>

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef0:	b510      	push	{r4, lr}
 8000ef2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef4:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <HAL_InitTick+0x40>)
 8000ef6:	7818      	ldrb	r0, [r3, #0]
 8000ef8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000efc:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f00:	4a0c      	ldr	r2, [pc, #48]	; (8000f34 <HAL_InitTick+0x44>)
 8000f02:	6810      	ldr	r0, [r2, #0]
 8000f04:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f08:	f000 fbb2 	bl	8001670 <HAL_SYSTICK_Config>
 8000f0c:	b968      	cbnz	r0, 8000f2a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f0e:	2c0f      	cmp	r4, #15
 8000f10:	d901      	bls.n	8000f16 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000f12:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8000f14:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f16:	2200      	movs	r2, #0
 8000f18:	4621      	mov	r1, r4
 8000f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1e:	f000 fb69 	bl	80015f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f22:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_InitTick+0x48>)
 8000f24:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000f26:	2000      	movs	r0, #0
 8000f28:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	bd10      	pop	{r4, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000000 	.word	0x20000000
 8000f34:	20000008 	.word	0x20000008
 8000f38:	20000004 	.word	0x20000004

08000f3c <HAL_Init>:
{
 8000f3c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	; (8000f6c <HAL_Init+0x30>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f46:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f4e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f56:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f58:	2003      	movs	r0, #3
 8000f5a:	f000 fb39 	bl	80015d0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f7ff ffc6 	bl	8000ef0 <HAL_InitTick>
  HAL_MspInit();
 8000f64:	f003 fc0e 	bl	8004784 <HAL_MspInit>
}
 8000f68:	2000      	movs	r0, #0
 8000f6a:	bd08      	pop	{r3, pc}
 8000f6c:	40023c00 	.word	0x40023c00

08000f70 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f70:	4a03      	ldr	r2, [pc, #12]	; (8000f80 <HAL_IncTick+0x10>)
 8000f72:	6811      	ldr	r1, [r2, #0]
 8000f74:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <HAL_IncTick+0x14>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	440b      	add	r3, r1
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	200006f0 	.word	0x200006f0
 8000f84:	20000000 	.word	0x20000000

08000f88 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f88:	4b01      	ldr	r3, [pc, #4]	; (8000f90 <HAL_GetTick+0x8>)
 8000f8a:	6818      	ldr	r0, [r3, #0]
}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	200006f0 	.word	0x200006f0

08000f94 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000f94:	4b49      	ldr	r3, [pc, #292]	; (80010bc <ADC_Init+0x128>)
 8000f96:	685a      	ldr	r2, [r3, #4]
 8000f98:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000f9c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	6841      	ldr	r1, [r0, #4]
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fa6:	6802      	ldr	r2, [r0, #0]
 8000fa8:	6853      	ldr	r3, [r2, #4]
 8000faa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fae:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fb0:	6802      	ldr	r2, [r0, #0]
 8000fb2:	6853      	ldr	r3, [r2, #4]
 8000fb4:	6901      	ldr	r1, [r0, #16]
 8000fb6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000fba:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000fbc:	6802      	ldr	r2, [r0, #0]
 8000fbe:	6853      	ldr	r3, [r2, #4]
 8000fc0:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000fc4:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000fc6:	6802      	ldr	r2, [r0, #0]
 8000fc8:	6853      	ldr	r3, [r2, #4]
 8000fca:	6881      	ldr	r1, [r0, #8]
 8000fcc:	430b      	orrs	r3, r1
 8000fce:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000fd0:	6802      	ldr	r2, [r0, #0]
 8000fd2:	6893      	ldr	r3, [r2, #8]
 8000fd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fd8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000fda:	6802      	ldr	r2, [r0, #0]
 8000fdc:	6893      	ldr	r3, [r2, #8]
 8000fde:	68c1      	ldr	r1, [r0, #12]
 8000fe0:	430b      	orrs	r3, r1
 8000fe2:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fe4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000fe6:	4b36      	ldr	r3, [pc, #216]	; (80010c0 <ADC_Init+0x12c>)
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d049      	beq.n	8001080 <ADC_Init+0xec>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000fec:	6802      	ldr	r2, [r0, #0]
 8000fee:	6893      	ldr	r3, [r2, #8]
 8000ff0:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000ff4:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000ff6:	6802      	ldr	r2, [r0, #0]
 8000ff8:	6893      	ldr	r3, [r2, #8]
 8000ffa:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8000ffc:	430b      	orrs	r3, r1
 8000ffe:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001000:	6802      	ldr	r2, [r0, #0]
 8001002:	6893      	ldr	r3, [r2, #8]
 8001004:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001008:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800100a:	6802      	ldr	r2, [r0, #0]
 800100c:	6893      	ldr	r3, [r2, #8]
 800100e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001010:	430b      	orrs	r3, r1
 8001012:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001014:	6802      	ldr	r2, [r0, #0]
 8001016:	6893      	ldr	r3, [r2, #8]
 8001018:	f023 0302 	bic.w	r3, r3, #2
 800101c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800101e:	6802      	ldr	r2, [r0, #0]
 8001020:	6893      	ldr	r3, [r2, #8]
 8001022:	6981      	ldr	r1, [r0, #24]
 8001024:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001028:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800102a:	6a03      	ldr	r3, [r0, #32]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d132      	bne.n	8001096 <ADC_Init+0x102>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001030:	6802      	ldr	r2, [r0, #0]
 8001032:	6853      	ldr	r3, [r2, #4]
 8001034:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001038:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800103a:	6802      	ldr	r2, [r0, #0]
 800103c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800103e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001042:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001044:	6801      	ldr	r1, [r0, #0]
 8001046:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001048:	69c2      	ldr	r2, [r0, #28]
 800104a:	3a01      	subs	r2, #1
 800104c:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001050:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001052:	6802      	ldr	r2, [r0, #0]
 8001054:	6893      	ldr	r3, [r2, #8]
 8001056:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800105a:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800105c:	6802      	ldr	r2, [r0, #0]
 800105e:	6893      	ldr	r3, [r2, #8]
 8001060:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001062:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001066:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001068:	6802      	ldr	r2, [r0, #0]
 800106a:	6893      	ldr	r3, [r2, #8]
 800106c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001070:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001072:	6802      	ldr	r2, [r0, #0]
 8001074:	6893      	ldr	r3, [r2, #8]
 8001076:	6941      	ldr	r1, [r0, #20]
 8001078:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 800107c:	6093      	str	r3, [r2, #8]
 800107e:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001080:	6802      	ldr	r2, [r0, #0]
 8001082:	6893      	ldr	r3, [r2, #8]
 8001084:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001088:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800108a:	6802      	ldr	r2, [r0, #0]
 800108c:	6893      	ldr	r3, [r2, #8]
 800108e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001092:	6093      	str	r3, [r2, #8]
 8001094:	e7be      	b.n	8001014 <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001096:	6802      	ldr	r2, [r0, #0]
 8001098:	6853      	ldr	r3, [r2, #4]
 800109a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800109e:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80010a0:	6802      	ldr	r2, [r0, #0]
 80010a2:	6853      	ldr	r3, [r2, #4]
 80010a4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80010a8:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80010aa:	6801      	ldr	r1, [r0, #0]
 80010ac:	684b      	ldr	r3, [r1, #4]
 80010ae:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80010b0:	3a01      	subs	r2, #1
 80010b2:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80010b6:	604b      	str	r3, [r1, #4]
 80010b8:	e7bf      	b.n	800103a <ADC_Init+0xa6>
 80010ba:	bf00      	nop
 80010bc:	40012300 	.word	0x40012300
 80010c0:	0f000001 	.word	0x0f000001

080010c4 <HAL_ADC_Init>:
  if(hadc == NULL)
 80010c4:	b330      	cbz	r0, 8001114 <HAL_ADC_Init+0x50>
{
 80010c6:	b510      	push	{r4, lr}
 80010c8:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010ca:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80010cc:	b143      	cbz	r3, 80010e0 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010d0:	f013 0f10 	tst.w	r3, #16
 80010d4:	d00a      	beq.n	80010ec <HAL_ADC_Init+0x28>
    tmp_hal_status = HAL_ERROR;
 80010d6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80010d8:	2300      	movs	r3, #0
 80010da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80010de:	bd10      	pop	{r4, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 80010e0:	6443      	str	r3, [r0, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 80010e2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 80010e6:	f003 fb69 	bl	80047bc <HAL_ADC_MspInit>
 80010ea:	e7f0      	b.n	80010ce <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 80010ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010f2:	f023 0302 	bic.w	r3, r3, #2
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 80010fc:	4620      	mov	r0, r4
 80010fe:	f7ff ff49 	bl	8000f94 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8001102:	2000      	movs	r0, #0
 8001104:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001106:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001108:	f023 0303 	bic.w	r3, r3, #3
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6423      	str	r3, [r4, #64]	; 0x40
 8001112:	e7e1      	b.n	80010d8 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8001114:	2001      	movs	r0, #1
 8001116:	4770      	bx	lr

08001118 <HAL_ADC_Start_DMA>:
{
 8001118:	b530      	push	{r4, r5, lr}
 800111a:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 800111c:	2300      	movs	r3, #0
 800111e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001120:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001124:	2b01      	cmp	r3, #1
 8001126:	f000 8081 	beq.w	800122c <HAL_ADC_Start_DMA+0x114>
 800112a:	2301      	movs	r3, #1
 800112c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001130:	6803      	ldr	r3, [r0, #0]
 8001132:	689c      	ldr	r4, [r3, #8]
 8001134:	f014 0f01 	tst.w	r4, #1
 8001138:	d113      	bne.n	8001162 <HAL_ADC_Start_DMA+0x4a>
    __HAL_ADC_ENABLE(hadc);
 800113a:	689c      	ldr	r4, [r3, #8]
 800113c:	f044 0401 	orr.w	r4, r4, #1
 8001140:	609c      	str	r4, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001142:	4b3f      	ldr	r3, [pc, #252]	; (8001240 <HAL_ADC_Start_DMA+0x128>)
 8001144:	681c      	ldr	r4, [r3, #0]
 8001146:	4b3f      	ldr	r3, [pc, #252]	; (8001244 <HAL_ADC_Start_DMA+0x12c>)
 8001148:	fba3 3404 	umull	r3, r4, r3, r4
 800114c:	0ca4      	lsrs	r4, r4, #18
 800114e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001152:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 8001154:	e002      	b.n	800115c <HAL_ADC_Start_DMA+0x44>
      counter--;
 8001156:	9c01      	ldr	r4, [sp, #4]
 8001158:	3c01      	subs	r4, #1
 800115a:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800115c:	9c01      	ldr	r4, [sp, #4]
 800115e:	2c00      	cmp	r4, #0
 8001160:	d1f9      	bne.n	8001156 <HAL_ADC_Start_DMA+0x3e>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001162:	6803      	ldr	r3, [r0, #0]
 8001164:	689c      	ldr	r4, [r3, #8]
 8001166:	f014 0f01 	tst.w	r4, #1
 800116a:	d062      	beq.n	8001232 <HAL_ADC_Start_DMA+0x11a>
    ADC_STATE_CLR_SET(hadc->State,
 800116c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800116e:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8001172:	f024 0401 	bic.w	r4, r4, #1
 8001176:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800117a:	6404      	str	r4, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001182:	d005      	beq.n	8001190 <HAL_ADC_Start_DMA+0x78>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001184:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001186:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800118a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800118e:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001190:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001192:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001196:	d036      	beq.n	8001206 <HAL_ADC_Start_DMA+0xee>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001198:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800119a:	f023 0306 	bic.w	r3, r3, #6
 800119e:	6443      	str	r3, [r0, #68]	; 0x44
 80011a0:	4613      	mov	r3, r2
 80011a2:	4604      	mov	r4, r0
    __HAL_UNLOCK(hadc);   
 80011a4:	2200      	movs	r2, #0
 80011a6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80011aa:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80011ac:	4826      	ldr	r0, [pc, #152]	; (8001248 <HAL_ADC_Start_DMA+0x130>)
 80011ae:	63d0      	str	r0, [r2, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80011b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80011b2:	4826      	ldr	r0, [pc, #152]	; (800124c <HAL_ADC_Start_DMA+0x134>)
 80011b4:	6410      	str	r0, [r2, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80011b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80011b8:	4825      	ldr	r0, [pc, #148]	; (8001250 <HAL_ADC_Start_DMA+0x138>)
 80011ba:	64d0      	str	r0, [r2, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011bc:	6822      	ldr	r2, [r4, #0]
 80011be:	f06f 0022 	mvn.w	r0, #34	; 0x22
 80011c2:	6010      	str	r0, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80011c4:	6825      	ldr	r5, [r4, #0]
 80011c6:	6868      	ldr	r0, [r5, #4]
 80011c8:	f040 6080 	orr.w	r0, r0, #67108864	; 0x4000000
 80011cc:	6068      	str	r0, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80011ce:	6825      	ldr	r5, [r4, #0]
 80011d0:	68a8      	ldr	r0, [r5, #8]
 80011d2:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80011d6:	60a8      	str	r0, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80011d8:	6820      	ldr	r0, [r4, #0]
 80011da:	460a      	mov	r2, r1
 80011dc:	f100 014c 	add.w	r1, r0, #76	; 0x4c
 80011e0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80011e2:	f000 fb3f 	bl	8001864 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011e6:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <HAL_ADC_Start_DMA+0x13c>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f013 0f1f 	tst.w	r3, #31
 80011ee:	d10d      	bne.n	800120c <HAL_ADC_Start_DMA+0xf4>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80011f0:	6823      	ldr	r3, [r4, #0]
 80011f2:	689a      	ldr	r2, [r3, #8]
 80011f4:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80011f8:	d11d      	bne.n	8001236 <HAL_ADC_Start_DMA+0x11e>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001200:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001202:	2000      	movs	r0, #0
 8001204:	e013      	b.n	800122e <HAL_ADC_Start_DMA+0x116>
      ADC_CLEAR_ERRORCODE(hadc);
 8001206:	2300      	movs	r3, #0
 8001208:	6443      	str	r3, [r0, #68]	; 0x44
 800120a:	e7c9      	b.n	80011a0 <HAL_ADC_Start_DMA+0x88>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800120c:	6823      	ldr	r3, [r4, #0]
 800120e:	4a12      	ldr	r2, [pc, #72]	; (8001258 <HAL_ADC_Start_DMA+0x140>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d001      	beq.n	8001218 <HAL_ADC_Start_DMA+0x100>
  return HAL_OK;
 8001214:	2000      	movs	r0, #0
 8001216:	e00a      	b.n	800122e <HAL_ADC_Start_DMA+0x116>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001218:	689a      	ldr	r2, [r3, #8]
 800121a:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800121e:	d10c      	bne.n	800123a <HAL_ADC_Start_DMA+0x122>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001220:	689a      	ldr	r2, [r3, #8]
 8001222:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001226:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001228:	2000      	movs	r0, #0
 800122a:	e000      	b.n	800122e <HAL_ADC_Start_DMA+0x116>
  __HAL_LOCK(hadc);
 800122c:	2002      	movs	r0, #2
}
 800122e:	b003      	add	sp, #12
 8001230:	bd30      	pop	{r4, r5, pc}
  return HAL_OK;
 8001232:	2000      	movs	r0, #0
 8001234:	e7fb      	b.n	800122e <HAL_ADC_Start_DMA+0x116>
 8001236:	2000      	movs	r0, #0
 8001238:	e7f9      	b.n	800122e <HAL_ADC_Start_DMA+0x116>
 800123a:	2000      	movs	r0, #0
 800123c:	e7f7      	b.n	800122e <HAL_ADC_Start_DMA+0x116>
 800123e:	bf00      	nop
 8001240:	20000008 	.word	0x20000008
 8001244:	431bde83 	.word	0x431bde83
 8001248:	08001263 	.word	0x08001263
 800124c:	080012c7 	.word	0x080012c7
 8001250:	08001423 	.word	0x08001423
 8001254:	40012300 	.word	0x40012300
 8001258:	40012000 	.word	0x40012000

0800125c <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 800125c:	6803      	ldr	r3, [r0, #0]
 800125e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001260:	4770      	bx	lr

08001262 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001262:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001264:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001266:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001268:	f012 0f50 	tst.w	r2, #80	; 0x50
 800126c:	d126      	bne.n	80012bc <ADC_DMAConvCplt+0x5a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800126e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001270:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001274:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	6891      	ldr	r1, [r2, #8]
 800127a:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 800127e:	d119      	bne.n	80012b4 <ADC_DMAConvCplt+0x52>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001280:	6999      	ldr	r1, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001282:	b9b9      	cbnz	r1, 80012b4 <ADC_DMAConvCplt+0x52>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001284:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001286:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 800128a:	d003      	beq.n	8001294 <ADC_DMAConvCplt+0x32>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800128c:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800128e:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8001292:	d10f      	bne.n	80012b4 <ADC_DMAConvCplt+0x52>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001294:	6851      	ldr	r1, [r2, #4]
 8001296:	f021 0120 	bic.w	r1, r1, #32
 800129a:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800129c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800129e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80012a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012a6:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 80012aa:	d103      	bne.n	80012b4 <ADC_DMAConvCplt+0x52>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ae:	f042 0201 	orr.w	r2, r2, #1
 80012b2:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 80012b4:	4618      	mov	r0, r3
 80012b6:	f004 f859 	bl	800536c <HAL_ADC_ConvCpltCallback>
 80012ba:	bd08      	pop	{r3, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80012bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c0:	4798      	blx	r3
 80012c2:	bd08      	pop	{r3, pc}

080012c4 <HAL_ADC_ConvHalfCpltCallback>:
{
 80012c4:	4770      	bx	lr

080012c6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80012c6:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80012c8:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80012ca:	f7ff fffb 	bl	80012c4 <HAL_ADC_ConvHalfCpltCallback>
 80012ce:	bd08      	pop	{r3, pc}

080012d0 <HAL_ADC_LevelOutOfWindowCallback>:
{
 80012d0:	4770      	bx	lr

080012d2 <HAL_ADC_ErrorCallback>:
{
 80012d2:	4770      	bx	lr

080012d4 <HAL_ADC_IRQHandler>:
{
 80012d4:	b538      	push	{r3, r4, r5, lr}
 80012d6:	4604      	mov	r4, r0
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80012d8:	6802      	ldr	r2, [r0, #0]
 80012da:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80012dc:	6853      	ldr	r3, [r2, #4]
  if(tmp1 && tmp2)
 80012de:	f011 0f02 	tst.w	r1, #2
 80012e2:	d02f      	beq.n	8001344 <HAL_ADC_IRQHandler+0x70>
 80012e4:	f003 0320 	and.w	r3, r3, #32
 80012e8:	b363      	cbz	r3, 8001344 <HAL_ADC_IRQHandler+0x70>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ea:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80012ec:	f013 0f10 	tst.w	r3, #16
 80012f0:	d103      	bne.n	80012fa <HAL_ADC_IRQHandler+0x26>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80012f2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80012f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012f8:	6403      	str	r3, [r0, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012fa:	6893      	ldr	r3, [r2, #8]
 80012fc:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8001300:	d119      	bne.n	8001336 <HAL_ADC_IRQHandler+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001302:	69a3      	ldr	r3, [r4, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001304:	b9bb      	cbnz	r3, 8001336 <HAL_ADC_IRQHandler+0x62>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001306:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001308:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 800130c:	d003      	beq.n	8001316 <HAL_ADC_IRQHandler+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800130e:	6893      	ldr	r3, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001310:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001314:	d10f      	bne.n	8001336 <HAL_ADC_IRQHandler+0x62>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001316:	6853      	ldr	r3, [r2, #4]
 8001318:	f023 0320 	bic.w	r3, r3, #32
 800131c:	6053      	str	r3, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800131e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001324:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001326:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001328:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800132c:	d103      	bne.n	8001336 <HAL_ADC_IRQHandler+0x62>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800132e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001336:	4620      	mov	r0, r4
 8001338:	f004 f818 	bl	800536c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800133c:	6823      	ldr	r3, [r4, #0]
 800133e:	f06f 0212 	mvn.w	r2, #18
 8001342:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001344:	6823      	ldr	r3, [r4, #0]
 8001346:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if(tmp1 && tmp2)
 800134e:	f011 0f04 	tst.w	r1, #4
 8001352:	d036      	beq.n	80013c2 <HAL_ADC_IRQHandler+0xee>
 8001354:	2a00      	cmp	r2, #0
 8001356:	d034      	beq.n	80013c2 <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001358:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800135a:	f012 0f10 	tst.w	r2, #16
 800135e:	d103      	bne.n	8001368 <HAL_ADC_IRQHandler+0x94>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001360:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001362:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001366:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001368:	689a      	ldr	r2, [r3, #8]
 800136a:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800136e:	d121      	bne.n	80013b4 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001370:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001372:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001376:	d003      	beq.n	8001380 <HAL_ADC_IRQHandler+0xac>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001378:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800137a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800137e:	d119      	bne.n	80013b4 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001380:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001382:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001386:	d115      	bne.n	80013b4 <HAL_ADC_IRQHandler+0xe0>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001388:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800138a:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800138e:	d111      	bne.n	80013b4 <HAL_ADC_IRQHandler+0xe0>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001390:	69a2      	ldr	r2, [r4, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001392:	b97a      	cbnz	r2, 80013b4 <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800139a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800139c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800139e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013a2:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80013a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013a6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80013aa:	d103      	bne.n	80013b4 <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80013b4:	4620      	mov	r0, r4
 80013b6:	f000 f909 	bl	80015cc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80013ba:	6823      	ldr	r3, [r4, #0]
 80013bc:	f06f 020c 	mvn.w	r2, #12
 80013c0:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80013c2:	6822      	ldr	r2, [r4, #0]
 80013c4:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80013c6:	6853      	ldr	r3, [r2, #4]
 80013c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if(tmp1 && tmp2)
 80013cc:	f011 0f01 	tst.w	r1, #1
 80013d0:	d004      	beq.n	80013dc <HAL_ADC_IRQHandler+0x108>
 80013d2:	b11b      	cbz	r3, 80013dc <HAL_ADC_IRQHandler+0x108>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80013d4:	6813      	ldr	r3, [r2, #0]
 80013d6:	f013 0f01 	tst.w	r3, #1
 80013da:	d109      	bne.n	80013f0 <HAL_ADC_IRQHandler+0x11c>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80013dc:	6822      	ldr	r2, [r4, #0]
 80013de:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80013e0:	6853      	ldr	r3, [r2, #4]
 80013e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
  if(tmp1 && tmp2)
 80013e6:	f011 0f20 	tst.w	r1, #32
 80013ea:	d000      	beq.n	80013ee <HAL_ADC_IRQHandler+0x11a>
 80013ec:	b963      	cbnz	r3, 8001408 <HAL_ADC_IRQHandler+0x134>
 80013ee:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80013f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f6:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80013f8:	4620      	mov	r0, r4
 80013fa:	f7ff ff69 	bl	80012d0 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80013fe:	6823      	ldr	r3, [r4, #0]
 8001400:	f06f 0201 	mvn.w	r2, #1
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	e7e9      	b.n	80013dc <HAL_ADC_IRQHandler+0x108>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001408:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800140a:	f043 0302 	orr.w	r3, r3, #2
 800140e:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001410:	f06f 0520 	mvn.w	r5, #32
 8001414:	6015      	str	r5, [r2, #0]
    HAL_ADC_ErrorCallback(hadc);
 8001416:	4620      	mov	r0, r4
 8001418:	f7ff ff5b 	bl	80012d2 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800141c:	6823      	ldr	r3, [r4, #0]
 800141e:	601d      	str	r5, [r3, #0]
}
 8001420:	e7e5      	b.n	80013ee <HAL_ADC_IRQHandler+0x11a>

08001422 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001422:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001424:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001426:	2340      	movs	r3, #64	; 0x40
 8001428:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800142a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001432:	f7ff ff4e 	bl	80012d2 <HAL_ADC_ErrorCallback>
 8001436:	bd08      	pop	{r3, pc}

08001438 <HAL_ADC_ConfigChannel>:
{
 8001438:	b430      	push	{r4, r5}
 800143a:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800143c:	2300      	movs	r3, #0
 800143e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001440:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001444:	2b01      	cmp	r3, #1
 8001446:	f000 80b5 	beq.w	80015b4 <HAL_ADC_ConfigChannel+0x17c>
 800144a:	2301      	movs	r3, #1
 800144c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001450:	680b      	ldr	r3, [r1, #0]
 8001452:	2b09      	cmp	r3, #9
 8001454:	d93e      	bls.n	80014d4 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001456:	6805      	ldr	r5, [r0, #0]
 8001458:	68ea      	ldr	r2, [r5, #12]
 800145a:	b29b      	uxth	r3, r3
 800145c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001460:	3b1e      	subs	r3, #30
 8001462:	2407      	movs	r4, #7
 8001464:	fa04 f303 	lsl.w	r3, r4, r3
 8001468:	ea22 0303 	bic.w	r3, r2, r3
 800146c:	60eb      	str	r3, [r5, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800146e:	6805      	ldr	r5, [r0, #0]
 8001470:	68ea      	ldr	r2, [r5, #12]
 8001472:	688c      	ldr	r4, [r1, #8]
 8001474:	880b      	ldrh	r3, [r1, #0]
 8001476:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800147a:	3b1e      	subs	r3, #30
 800147c:	fa04 f303 	lsl.w	r3, r4, r3
 8001480:	4313      	orrs	r3, r2
 8001482:	60eb      	str	r3, [r5, #12]
  if (sConfig->Rank < 7U)
 8001484:	684b      	ldr	r3, [r1, #4]
 8001486:	2b06      	cmp	r3, #6
 8001488:	d83a      	bhi.n	8001500 <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800148a:	6805      	ldr	r5, [r0, #0]
 800148c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800148e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001492:	3b05      	subs	r3, #5
 8001494:	241f      	movs	r4, #31
 8001496:	fa04 f303 	lsl.w	r3, r4, r3
 800149a:	ea22 0303 	bic.w	r3, r2, r3
 800149e:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80014a0:	6805      	ldr	r5, [r0, #0]
 80014a2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80014a4:	684b      	ldr	r3, [r1, #4]
 80014a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80014aa:	3b05      	subs	r3, #5
 80014ac:	880c      	ldrh	r4, [r1, #0]
 80014ae:	fa04 f303 	lsl.w	r3, r4, r3
 80014b2:	4313      	orrs	r3, r2
 80014b4:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014b6:	6802      	ldr	r2, [r0, #0]
 80014b8:	4b3f      	ldr	r3, [pc, #252]	; (80015b8 <HAL_ADC_ConfigChannel+0x180>)
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d050      	beq.n	8001560 <HAL_ADC_ConfigChannel+0x128>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80014be:	6802      	ldr	r2, [r0, #0]
 80014c0:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <HAL_ADC_ConfigChannel+0x180>)
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d055      	beq.n	8001572 <HAL_ADC_ConfigChannel+0x13a>
  __HAL_UNLOCK(hadc);
 80014c6:	2300      	movs	r3, #0
 80014c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80014cc:	4618      	mov	r0, r3
}
 80014ce:	b002      	add	sp, #8
 80014d0:	bc30      	pop	{r4, r5}
 80014d2:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014d4:	6805      	ldr	r5, [r0, #0]
 80014d6:	692a      	ldr	r2, [r5, #16]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80014de:	2407      	movs	r4, #7
 80014e0:	fa04 f303 	lsl.w	r3, r4, r3
 80014e4:	ea22 0303 	bic.w	r3, r2, r3
 80014e8:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014ea:	6805      	ldr	r5, [r0, #0]
 80014ec:	692a      	ldr	r2, [r5, #16]
 80014ee:	688c      	ldr	r4, [r1, #8]
 80014f0:	880b      	ldrh	r3, [r1, #0]
 80014f2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80014f6:	fa04 f303 	lsl.w	r3, r4, r3
 80014fa:	4313      	orrs	r3, r2
 80014fc:	612b      	str	r3, [r5, #16]
 80014fe:	e7c1      	b.n	8001484 <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 8001500:	2b0c      	cmp	r3, #12
 8001502:	d816      	bhi.n	8001532 <HAL_ADC_ConfigChannel+0xfa>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001504:	6805      	ldr	r5, [r0, #0]
 8001506:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001508:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800150c:	3b23      	subs	r3, #35	; 0x23
 800150e:	241f      	movs	r4, #31
 8001510:	fa04 f303 	lsl.w	r3, r4, r3
 8001514:	ea22 0303 	bic.w	r3, r2, r3
 8001518:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800151a:	6805      	ldr	r5, [r0, #0]
 800151c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800151e:	684b      	ldr	r3, [r1, #4]
 8001520:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001524:	3b23      	subs	r3, #35	; 0x23
 8001526:	880c      	ldrh	r4, [r1, #0]
 8001528:	fa04 f303 	lsl.w	r3, r4, r3
 800152c:	4313      	orrs	r3, r2
 800152e:	632b      	str	r3, [r5, #48]	; 0x30
 8001530:	e7c1      	b.n	80014b6 <HAL_ADC_ConfigChannel+0x7e>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001532:	6805      	ldr	r5, [r0, #0]
 8001534:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001536:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800153a:	3b41      	subs	r3, #65	; 0x41
 800153c:	241f      	movs	r4, #31
 800153e:	fa04 f303 	lsl.w	r3, r4, r3
 8001542:	ea22 0303 	bic.w	r3, r2, r3
 8001546:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001548:	6805      	ldr	r5, [r0, #0]
 800154a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800154c:	684b      	ldr	r3, [r1, #4]
 800154e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001552:	3b41      	subs	r3, #65	; 0x41
 8001554:	880c      	ldrh	r4, [r1, #0]
 8001556:	fa04 f303 	lsl.w	r3, r4, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	62eb      	str	r3, [r5, #44]	; 0x2c
 800155e:	e7aa      	b.n	80014b6 <HAL_ADC_ConfigChannel+0x7e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001560:	680b      	ldr	r3, [r1, #0]
 8001562:	2b12      	cmp	r3, #18
 8001564:	d1ab      	bne.n	80014be <HAL_ADC_ConfigChannel+0x86>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001566:	4a15      	ldr	r2, [pc, #84]	; (80015bc <HAL_ADC_ConfigChannel+0x184>)
 8001568:	6853      	ldr	r3, [r2, #4]
 800156a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800156e:	6053      	str	r3, [r2, #4]
 8001570:	e7a5      	b.n	80014be <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001572:	680b      	ldr	r3, [r1, #0]
 8001574:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <HAL_ADC_ConfigChannel+0x188>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d001      	beq.n	800157e <HAL_ADC_ConfigChannel+0x146>
 800157a:	2b11      	cmp	r3, #17
 800157c:	d1a3      	bne.n	80014c6 <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800157e:	4a0f      	ldr	r2, [pc, #60]	; (80015bc <HAL_ADC_ConfigChannel+0x184>)
 8001580:	6853      	ldr	r3, [r2, #4]
 8001582:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001586:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001588:	680a      	ldr	r2, [r1, #0]
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <HAL_ADC_ConfigChannel+0x188>)
 800158c:	429a      	cmp	r2, r3
 800158e:	d19a      	bne.n	80014c6 <HAL_ADC_ConfigChannel+0x8e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_ADC_ConfigChannel+0x18c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0c      	ldr	r2, [pc, #48]	; (80015c8 <HAL_ADC_ConfigChannel+0x190>)
 8001596:	fba2 2303 	umull	r2, r3, r2, r3
 800159a:	0c9b      	lsrs	r3, r3, #18
 800159c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80015a0:	005a      	lsls	r2, r3, #1
 80015a2:	9201      	str	r2, [sp, #4]
      while(counter != 0U)
 80015a4:	e002      	b.n	80015ac <HAL_ADC_ConfigChannel+0x174>
        counter--;
 80015a6:	9b01      	ldr	r3, [sp, #4]
 80015a8:	3b01      	subs	r3, #1
 80015aa:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80015ac:	9b01      	ldr	r3, [sp, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1f9      	bne.n	80015a6 <HAL_ADC_ConfigChannel+0x16e>
 80015b2:	e788      	b.n	80014c6 <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 80015b4:	2002      	movs	r0, #2
 80015b6:	e78a      	b.n	80014ce <HAL_ADC_ConfigChannel+0x96>
 80015b8:	40012000 	.word	0x40012000
 80015bc:	40012300 	.word	0x40012300
 80015c0:	10000012 	.word	0x10000012
 80015c4:	20000008 	.word	0x20000008
 80015c8:	431bde83 	.word	0x431bde83

080015cc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80015cc:	4770      	bx	lr
	...

080015d0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4a07      	ldr	r2, [pc, #28]	; (80015f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80015d2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80015d8:	041b      	lsls	r3, r3, #16
 80015da:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015dc:	0200      	lsls	r0, r0, #8
 80015de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e2:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80015e4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80015e8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80015ec:	60d0      	str	r0, [r2, #12]
 80015ee:	4770      	bx	lr
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015f4:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f6:	4b16      	ldr	r3, [pc, #88]	; (8001650 <HAL_NVIC_SetPriority+0x5c>)
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fe:	f1c3 0407 	rsb	r4, r3, #7
 8001602:	2c04      	cmp	r4, #4
 8001604:	bf28      	it	cs
 8001606:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001608:	1d1d      	adds	r5, r3, #4
 800160a:	2d06      	cmp	r5, #6
 800160c:	d917      	bls.n	800163e <HAL_NVIC_SetPriority+0x4a>
 800160e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	2501      	movs	r5, #1
 8001612:	fa05 f404 	lsl.w	r4, r5, r4
 8001616:	3c01      	subs	r4, #1
 8001618:	4021      	ands	r1, r4
 800161a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800161c:	fa05 f303 	lsl.w	r3, r5, r3
 8001620:	3b01      	subs	r3, #1
 8001622:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001624:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8001626:	2800      	cmp	r0, #0
 8001628:	db0b      	blt.n	8001642 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800162a:	0109      	lsls	r1, r1, #4
 800162c:	b2c9      	uxtb	r1, r1
 800162e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001632:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001636:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800163a:	bc30      	pop	{r4, r5}
 800163c:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800163e:	2300      	movs	r3, #0
 8001640:	e7e6      	b.n	8001610 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001642:	f000 000f 	and.w	r0, r0, #15
 8001646:	0109      	lsls	r1, r1, #4
 8001648:	b2c9      	uxtb	r1, r1
 800164a:	4b02      	ldr	r3, [pc, #8]	; (8001654 <HAL_NVIC_SetPriority+0x60>)
 800164c:	5419      	strb	r1, [r3, r0]
 800164e:	e7f4      	b.n	800163a <HAL_NVIC_SetPriority+0x46>
 8001650:	e000ed00 	.word	0xe000ed00
 8001654:	e000ed14 	.word	0xe000ed14

08001658 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001658:	0942      	lsrs	r2, r0, #5
 800165a:	f000 001f 	and.w	r0, r0, #31
 800165e:	2301      	movs	r3, #1
 8001660:	fa03 f000 	lsl.w	r0, r3, r0
 8001664:	4b01      	ldr	r3, [pc, #4]	; (800166c <HAL_NVIC_EnableIRQ+0x14>)
 8001666:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800166a:	4770      	bx	lr
 800166c:	e000e100 	.word	0xe000e100

08001670 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001670:	3801      	subs	r0, #1
 8001672:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001676:	d20a      	bcs.n	800168e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001678:	4b06      	ldr	r3, [pc, #24]	; (8001694 <HAL_SYSTICK_Config+0x24>)
 800167a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167c:	21f0      	movs	r1, #240	; 0xf0
 800167e:	4a06      	ldr	r2, [pc, #24]	; (8001698 <HAL_SYSTICK_Config+0x28>)
 8001680:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001684:	2000      	movs	r0, #0
 8001686:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001688:	2207      	movs	r2, #7
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800168e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000e010 	.word	0xe000e010
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800169c:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800169e:	6805      	ldr	r5, [r0, #0]
 80016a0:	682c      	ldr	r4, [r5, #0]
 80016a2:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80016a6:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80016a8:	6804      	ldr	r4, [r0, #0]
 80016aa:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016ac:	6883      	ldr	r3, [r0, #8]
 80016ae:	2b40      	cmp	r3, #64	; 0x40
 80016b0:	d005      	beq.n	80016be <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80016b2:	6803      	ldr	r3, [r0, #0]
 80016b4:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80016b6:	6803      	ldr	r3, [r0, #0]
 80016b8:	60da      	str	r2, [r3, #12]
  }
}
 80016ba:	bc30      	pop	{r4, r5}
 80016bc:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 80016be:	6803      	ldr	r3, [r0, #0]
 80016c0:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 80016c2:	6803      	ldr	r3, [r0, #0]
 80016c4:	60d9      	str	r1, [r3, #12]
 80016c6:	e7f8      	b.n	80016ba <DMA_SetConfig+0x1e>

080016c8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80016c8:	6802      	ldr	r2, [r0, #0]
 80016ca:	b2d3      	uxtb	r3, r2
 80016cc:	3b10      	subs	r3, #16
 80016ce:	490b      	ldr	r1, [pc, #44]	; (80016fc <DMA_CalcBaseAndBitshift+0x34>)
 80016d0:	fba1 1303 	umull	r1, r3, r1, r3
 80016d4:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016d6:	490a      	ldr	r1, [pc, #40]	; (8001700 <DMA_CalcBaseAndBitshift+0x38>)
 80016d8:	5cc9      	ldrb	r1, [r1, r3]
 80016da:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 80016dc:	2b03      	cmp	r3, #3
 80016de:	d806      	bhi.n	80016ee <DMA_CalcBaseAndBitshift+0x26>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80016e0:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 80016e4:	f022 0203 	bic.w	r2, r2, #3
 80016e8:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80016ea:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80016ec:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80016ee:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 80016f2:	f022 0203 	bic.w	r2, r2, #3
 80016f6:	3204      	adds	r2, #4
 80016f8:	6582      	str	r2, [r0, #88]	; 0x58
 80016fa:	e7f6      	b.n	80016ea <DMA_CalcBaseAndBitshift+0x22>
 80016fc:	aaaaaaab 	.word	0xaaaaaaab
 8001700:	08008760 	.word	0x08008760

08001704 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001704:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001706:	6982      	ldr	r2, [r0, #24]
 8001708:	b992      	cbnz	r2, 8001730 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 800170a:	2b01      	cmp	r3, #1
 800170c:	d00a      	beq.n	8001724 <DMA_CheckFifoParam+0x20>
 800170e:	b11b      	cbz	r3, 8001718 <DMA_CheckFifoParam+0x14>
 8001710:	2b02      	cmp	r3, #2
 8001712:	d001      	beq.n	8001718 <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 8001714:	2000      	movs	r0, #0
 8001716:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001718:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800171a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800171e:	d12c      	bne.n	800177a <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8001720:	2000      	movs	r0, #0
 8001722:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001724:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001726:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800172a:	d028      	beq.n	800177e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 800172c:	2000      	movs	r0, #0
 800172e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001730:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001734:	d005      	beq.n	8001742 <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001736:	2b02      	cmp	r3, #2
 8001738:	d929      	bls.n	800178e <DMA_CheckFifoParam+0x8a>
 800173a:	2b03      	cmp	r3, #3
 800173c:	d015      	beq.n	800176a <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 800173e:	2000      	movs	r0, #0
 8001740:	4770      	bx	lr
    switch (tmp)
 8001742:	2b03      	cmp	r3, #3
 8001744:	d803      	bhi.n	800174e <DMA_CheckFifoParam+0x4a>
 8001746:	e8df f003 	tbb	[pc, r3]
 800174a:	041c      	.short	0x041c
 800174c:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 800174e:	2000      	movs	r0, #0
 8001750:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001752:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001754:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001758:	d115      	bne.n	8001786 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 800175a:	2000      	movs	r0, #0
 800175c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800175e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001760:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001764:	d011      	beq.n	800178a <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 8001766:	2000      	movs	r0, #0
 8001768:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800176a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800176c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001770:	d001      	beq.n	8001776 <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8001772:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001774:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8001776:	2000      	movs	r0, #0
 8001778:	4770      	bx	lr
        status = HAL_ERROR;
 800177a:	2001      	movs	r0, #1
 800177c:	4770      	bx	lr
        status = HAL_ERROR;
 800177e:	2001      	movs	r0, #1
 8001780:	4770      	bx	lr
      status = HAL_ERROR;
 8001782:	2001      	movs	r0, #1
 8001784:	4770      	bx	lr
        status = HAL_ERROR;
 8001786:	2001      	movs	r0, #1
 8001788:	4770      	bx	lr
        status = HAL_ERROR;
 800178a:	2001      	movs	r0, #1
 800178c:	4770      	bx	lr
      status = HAL_ERROR;
 800178e:	2001      	movs	r0, #1
 8001790:	4770      	bx	lr
	...

08001794 <HAL_DMA_Init>:
{
 8001794:	b570      	push	{r4, r5, r6, lr}
 8001796:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001798:	f7ff fbf6 	bl	8000f88 <HAL_GetTick>
  if(hdma == NULL)
 800179c:	2c00      	cmp	r4, #0
 800179e:	d05d      	beq.n	800185c <HAL_DMA_Init+0xc8>
 80017a0:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 80017a2:	2300      	movs	r3, #0
 80017a4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80017a8:	2302      	movs	r3, #2
 80017aa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80017ae:	6822      	ldr	r2, [r4, #0]
 80017b0:	6813      	ldr	r3, [r2, #0]
 80017b2:	f023 0301 	bic.w	r3, r3, #1
 80017b6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017b8:	6823      	ldr	r3, [r4, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	f012 0f01 	tst.w	r2, #1
 80017c0:	d00a      	beq.n	80017d8 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017c2:	f7ff fbe1 	bl	8000f88 <HAL_GetTick>
 80017c6:	1b40      	subs	r0, r0, r5
 80017c8:	2805      	cmp	r0, #5
 80017ca:	d9f5      	bls.n	80017b8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017cc:	2320      	movs	r3, #32
 80017ce:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017d0:	2003      	movs	r0, #3
 80017d2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80017d6:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80017d8:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017da:	4921      	ldr	r1, [pc, #132]	; (8001860 <HAL_DMA_Init+0xcc>)
 80017dc:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017de:	6862      	ldr	r2, [r4, #4]
 80017e0:	68a0      	ldr	r0, [r4, #8]
 80017e2:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e4:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017e6:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e8:	6920      	ldr	r0, [r4, #16]
 80017ea:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ec:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ee:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017f0:	69a0      	ldr	r0, [r4, #24]
 80017f2:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80017f4:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017f6:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80017f8:	6a20      	ldr	r0, [r4, #32]
 80017fa:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017fc:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001800:	2904      	cmp	r1, #4
 8001802:	d016      	beq.n	8001832 <HAL_DMA_Init+0x9e>
  hdma->Instance->CR = tmp;  
 8001804:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001806:	6826      	ldr	r6, [r4, #0]
 8001808:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800180a:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 800180e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001810:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001812:	2b04      	cmp	r3, #4
 8001814:	d012      	beq.n	800183c <HAL_DMA_Init+0xa8>
  hdma->Instance->FCR = tmp;
 8001816:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001818:	4620      	mov	r0, r4
 800181a:	f7ff ff55 	bl	80016c8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800181e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001820:	233f      	movs	r3, #63	; 0x3f
 8001822:	4093      	lsls	r3, r2
 8001824:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001826:	2000      	movs	r0, #0
 8001828:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800182a:	2301      	movs	r3, #1
 800182c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001830:	bd70      	pop	{r4, r5, r6, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001832:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001834:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001836:	4301      	orrs	r1, r0
 8001838:	430a      	orrs	r2, r1
 800183a:	e7e3      	b.n	8001804 <HAL_DMA_Init+0x70>
    tmp |= hdma->Init.FIFOThreshold;
 800183c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800183e:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001840:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0e7      	beq.n	8001816 <HAL_DMA_Init+0x82>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff ff5c 	bl	8001704 <DMA_CheckFifoParam>
 800184c:	2800      	cmp	r0, #0
 800184e:	d0e2      	beq.n	8001816 <HAL_DMA_Init+0x82>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001850:	2340      	movs	r3, #64	; 0x40
 8001852:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001854:	2001      	movs	r0, #1
 8001856:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 800185a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800185c:	2001      	movs	r0, #1
}
 800185e:	bd70      	pop	{r4, r5, r6, pc}
 8001860:	f010803f 	.word	0xf010803f

08001864 <HAL_DMA_Start_IT>:
{
 8001864:	b538      	push	{r3, r4, r5, lr}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001866:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8001868:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800186c:	2c01      	cmp	r4, #1
 800186e:	d031      	beq.n	80018d4 <HAL_DMA_Start_IT+0x70>
 8001870:	2401      	movs	r4, #1
 8001872:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001876:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 800187a:	b2e4      	uxtb	r4, r4
 800187c:	2c01      	cmp	r4, #1
 800187e:	d004      	beq.n	800188a <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 8001880:	2300      	movs	r3, #0
 8001882:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 8001886:	2002      	movs	r0, #2
 8001888:	bd38      	pop	{r3, r4, r5, pc}
 800188a:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 800188c:	2002      	movs	r0, #2
 800188e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001892:	2000      	movs	r0, #0
 8001894:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001896:	4620      	mov	r0, r4
 8001898:	f7ff ff00 	bl	800169c <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800189c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800189e:	233f      	movs	r3, #63	; 0x3f
 80018a0:	4093      	lsls	r3, r2
 80018a2:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80018a4:	6822      	ldr	r2, [r4, #0]
 80018a6:	6813      	ldr	r3, [r2, #0]
 80018a8:	f043 0316 	orr.w	r3, r3, #22
 80018ac:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80018ae:	6822      	ldr	r2, [r4, #0]
 80018b0:	6953      	ldr	r3, [r2, #20]
 80018b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018b6:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80018b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018ba:	b123      	cbz	r3, 80018c6 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 80018bc:	6822      	ldr	r2, [r4, #0]
 80018be:	6813      	ldr	r3, [r2, #0]
 80018c0:	f043 0308 	orr.w	r3, r3, #8
 80018c4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80018c6:	6822      	ldr	r2, [r4, #0]
 80018c8:	6813      	ldr	r3, [r2, #0]
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018d0:	2000      	movs	r0, #0
 80018d2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 80018d4:	2002      	movs	r0, #2
}
 80018d6:	bd38      	pop	{r3, r4, r5, pc}

080018d8 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018d8:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d003      	beq.n	80018ea <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018e2:	2380      	movs	r3, #128	; 0x80
 80018e4:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80018e6:	2001      	movs	r0, #1
 80018e8:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80018ea:	2305      	movs	r3, #5
 80018ec:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80018f0:	6802      	ldr	r2, [r0, #0]
 80018f2:	6813      	ldr	r3, [r2, #0]
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80018fa:	2000      	movs	r0, #0
}
 80018fc:	4770      	bx	lr
	...

08001900 <HAL_DMA_IRQHandler>:
{
 8001900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001902:	b083      	sub	sp, #12
 8001904:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001906:	2300      	movs	r3, #0
 8001908:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800190a:	4b72      	ldr	r3, [pc, #456]	; (8001ad4 <HAL_DMA_IRQHandler+0x1d4>)
 800190c:	681d      	ldr	r5, [r3, #0]
 800190e:	4b72      	ldr	r3, [pc, #456]	; (8001ad8 <HAL_DMA_IRQHandler+0x1d8>)
 8001910:	fba3 3505 	umull	r3, r5, r3, r5
 8001914:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001916:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8001918:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800191a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800191c:	2308      	movs	r3, #8
 800191e:	4093      	lsls	r3, r2
 8001920:	421e      	tst	r6, r3
 8001922:	d010      	beq.n	8001946 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001924:	6803      	ldr	r3, [r0, #0]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	f012 0f04 	tst.w	r2, #4
 800192c:	d00b      	beq.n	8001946 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	f022 0204 	bic.w	r2, r2, #4
 8001934:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001936:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001938:	2308      	movs	r3, #8
 800193a:	4093      	lsls	r3, r2
 800193c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800193e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001946:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001948:	2301      	movs	r3, #1
 800194a:	4093      	lsls	r3, r2
 800194c:	421e      	tst	r6, r3
 800194e:	d009      	beq.n	8001964 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001950:	6822      	ldr	r2, [r4, #0]
 8001952:	6952      	ldr	r2, [r2, #20]
 8001954:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001958:	d004      	beq.n	8001964 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800195a:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800195c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800195e:	f043 0302 	orr.w	r3, r3, #2
 8001962:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001964:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001966:	2304      	movs	r3, #4
 8001968:	4093      	lsls	r3, r2
 800196a:	421e      	tst	r6, r3
 800196c:	d009      	beq.n	8001982 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800196e:	6822      	ldr	r2, [r4, #0]
 8001970:	6812      	ldr	r2, [r2, #0]
 8001972:	f012 0f02 	tst.w	r2, #2
 8001976:	d004      	beq.n	8001982 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001978:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800197a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800197c:	f043 0304 	orr.w	r3, r3, #4
 8001980:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001982:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001984:	2310      	movs	r3, #16
 8001986:	4093      	lsls	r3, r2
 8001988:	421e      	tst	r6, r3
 800198a:	d024      	beq.n	80019d6 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800198c:	6822      	ldr	r2, [r4, #0]
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	f012 0f08 	tst.w	r2, #8
 8001994:	d01f      	beq.n	80019d6 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001996:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001998:	6823      	ldr	r3, [r4, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80019a0:	d00d      	beq.n	80019be <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80019a8:	d104      	bne.n	80019b4 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 80019aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019ac:	b19b      	cbz	r3, 80019d6 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 80019ae:	4620      	mov	r0, r4
 80019b0:	4798      	blx	r3
 80019b2:	e010      	b.n	80019d6 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80019b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80019b6:	b173      	cbz	r3, 80019d6 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 80019b8:	4620      	mov	r0, r4
 80019ba:	4798      	blx	r3
 80019bc:	e00b      	b.n	80019d6 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	f412 7f80 	tst.w	r2, #256	; 0x100
 80019c4:	d103      	bne.n	80019ce <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	f022 0208 	bic.w	r2, r2, #8
 80019cc:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80019ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019d0:	b10b      	cbz	r3, 80019d6 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 80019d2:	4620      	mov	r0, r4
 80019d4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80019d6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80019d8:	2320      	movs	r3, #32
 80019da:	4093      	lsls	r3, r2
 80019dc:	421e      	tst	r6, r3
 80019de:	d055      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80019e0:	6822      	ldr	r2, [r4, #0]
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	f012 0f10 	tst.w	r2, #16
 80019e8:	d050      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80019ea:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019ec:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b05      	cmp	r3, #5
 80019f4:	d00e      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019f6:	6823      	ldr	r3, [r4, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80019fe:	d033      	beq.n	8001a68 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001a06:	d12a      	bne.n	8001a5e <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001a08:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d03e      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8001a0e:	4620      	mov	r0, r4
 8001a10:	4798      	blx	r3
 8001a12:	e03b      	b.n	8001a8c <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a14:	6822      	ldr	r2, [r4, #0]
 8001a16:	6813      	ldr	r3, [r2, #0]
 8001a18:	f023 0316 	bic.w	r3, r3, #22
 8001a1c:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a1e:	6822      	ldr	r2, [r4, #0]
 8001a20:	6953      	ldr	r3, [r2, #20]
 8001a22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a26:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a2a:	b1a3      	cbz	r3, 8001a56 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a2c:	6822      	ldr	r2, [r4, #0]
 8001a2e:	6813      	ldr	r3, [r2, #0]
 8001a30:	f023 0308 	bic.w	r3, r3, #8
 8001a34:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a36:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001a38:	233f      	movs	r3, #63	; 0x3f
 8001a3a:	4093      	lsls	r3, r2
 8001a3c:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8001a3e:	2300      	movs	r3, #0
 8001a40:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001a44:	2301      	movs	r3, #1
 8001a46:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001a4a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d03f      	beq.n	8001ad0 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001a50:	4620      	mov	r0, r4
 8001a52:	4798      	blx	r3
 8001a54:	e03c      	b.n	8001ad0 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d1e7      	bne.n	8001a2c <HAL_DMA_IRQHandler+0x12c>
 8001a5c:	e7eb      	b.n	8001a36 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8001a5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a60:	b1a3      	cbz	r3, 8001a8c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8001a62:	4620      	mov	r0, r4
 8001a64:	4798      	blx	r3
 8001a66:	e011      	b.n	8001a8c <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001a6e:	d109      	bne.n	8001a84 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	f022 0210 	bic.w	r2, r2, #16
 8001a76:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8001a78:	2300      	movs	r3, #0
 8001a7a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001a84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a86:	b10b      	cbz	r3, 8001a8c <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001a88:	4620      	mov	r0, r4
 8001a8a:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001a8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a8e:	b1fb      	cbz	r3, 8001ad0 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001a90:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a92:	f013 0f01 	tst.w	r3, #1
 8001a96:	d017      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001a98:	2305      	movs	r3, #5
 8001a9a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001a9e:	6822      	ldr	r2, [r4, #0]
 8001aa0:	6813      	ldr	r3, [r2, #0]
 8001aa2:	f023 0301 	bic.w	r3, r3, #1
 8001aa6:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001aa8:	9b01      	ldr	r3, [sp, #4]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	429d      	cmp	r5, r3
 8001ab0:	d304      	bcc.n	8001abc <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ab2:	6823      	ldr	r3, [r4, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f013 0f01 	tst.w	r3, #1
 8001aba:	d1f5      	bne.n	8001aa8 <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8001abc:	2300      	movs	r3, #0
 8001abe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001ac8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001aca:	b10b      	cbz	r3, 8001ad0 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001acc:	4620      	mov	r0, r4
 8001ace:	4798      	blx	r3
}
 8001ad0:	b003      	add	sp, #12
 8001ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ad4:	20000008 	.word	0x20000008
 8001ad8:	1b4e81b5 	.word	0x1b4e81b5

08001adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ade:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ae0:	2400      	movs	r4, #0
 8001ae2:	e098      	b.n	8001c16 <HAL_GPIO_Init+0x13a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ae4:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8001ae8:	f10e 0e08 	add.w	lr, lr, #8
 8001aec:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001af0:	f004 0607 	and.w	r6, r4, #7
 8001af4:	00b6      	lsls	r6, r6, #2
 8001af6:	270f      	movs	r7, #15
 8001af8:	40b7      	lsls	r7, r6
 8001afa:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001afe:	690f      	ldr	r7, [r1, #16]
 8001b00:	fa07 f606 	lsl.w	r6, r7, r6
 8001b04:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3U] = temp;
 8001b06:	f840 202e 	str.w	r2, [r0, lr, lsl #2]
 8001b0a:	e094      	b.n	8001c36 <HAL_GPIO_Init+0x15a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b0c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b0e:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b10:	68cf      	ldr	r7, [r1, #12]
 8001b12:	fa07 f70e 	lsl.w	r7, r7, lr
 8001b16:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8001b18:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b1a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b1c:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b20:	684e      	ldr	r6, [r1, #4]
 8001b22:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001b26:	40a6      	lsls	r6, r4
 8001b28:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8001b2a:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b2c:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b2e:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b30:	688b      	ldr	r3, [r1, #8]
 8001b32:	fa03 f30e 	lsl.w	r3, r3, lr
 8001b36:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 8001b38:	60c2      	str	r2, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b3a:	684b      	ldr	r3, [r1, #4]
 8001b3c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001b40:	d068      	beq.n	8001c14 <HAL_GPIO_Init+0x138>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	9301      	str	r3, [sp, #4]
 8001b46:	4b51      	ldr	r3, [pc, #324]	; (8001c8c <HAL_GPIO_Init+0x1b0>)
 8001b48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b4e:	645a      	str	r2, [r3, #68]	; 0x44
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b56:	9301      	str	r3, [sp, #4]
 8001b58:	9b01      	ldr	r3, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b5a:	08a3      	lsrs	r3, r4, #2
 8001b5c:	1c9e      	adds	r6, r3, #2
 8001b5e:	4a4c      	ldr	r2, [pc, #304]	; (8001c90 <HAL_GPIO_Init+0x1b4>)
 8001b60:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b64:	f004 0603 	and.w	r6, r4, #3
 8001b68:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 8001b6c:	260f      	movs	r6, #15
 8001b6e:	fa06 f60e 	lsl.w	r6, r6, lr
 8001b72:	ea22 0206 	bic.w	r2, r2, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b76:	4f47      	ldr	r7, [pc, #284]	; (8001c94 <HAL_GPIO_Init+0x1b8>)
 8001b78:	42b8      	cmp	r0, r7
 8001b7a:	d079      	beq.n	8001c70 <HAL_GPIO_Init+0x194>
 8001b7c:	4e46      	ldr	r6, [pc, #280]	; (8001c98 <HAL_GPIO_Init+0x1bc>)
 8001b7e:	42b0      	cmp	r0, r6
 8001b80:	d078      	beq.n	8001c74 <HAL_GPIO_Init+0x198>
 8001b82:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001b86:	42b0      	cmp	r0, r6
 8001b88:	d076      	beq.n	8001c78 <HAL_GPIO_Init+0x19c>
 8001b8a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001b8e:	42b0      	cmp	r0, r6
 8001b90:	d074      	beq.n	8001c7c <HAL_GPIO_Init+0x1a0>
 8001b92:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001b96:	42b0      	cmp	r0, r6
 8001b98:	d072      	beq.n	8001c80 <HAL_GPIO_Init+0x1a4>
 8001b9a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001b9e:	42b0      	cmp	r0, r6
 8001ba0:	d070      	beq.n	8001c84 <HAL_GPIO_Init+0x1a8>
 8001ba2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ba6:	42b0      	cmp	r0, r6
 8001ba8:	d060      	beq.n	8001c6c <HAL_GPIO_Init+0x190>
 8001baa:	2607      	movs	r6, #7
 8001bac:	fa06 f60e 	lsl.w	r6, r6, lr
 8001bb0:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bb2:	3302      	adds	r3, #2
 8001bb4:	4e36      	ldr	r6, [pc, #216]	; (8001c90 <HAL_GPIO_Init+0x1b4>)
 8001bb6:	f846 2023 	str.w	r2, [r6, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bba:	4b38      	ldr	r3, [pc, #224]	; (8001c9c <HAL_GPIO_Init+0x1c0>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8001bbe:	43eb      	mvns	r3, r5
 8001bc0:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bc4:	684f      	ldr	r7, [r1, #4]
 8001bc6:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001bca:	d001      	beq.n	8001bd0 <HAL_GPIO_Init+0xf4>
        {
          temp |= iocurrent;
 8001bcc:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->IMR = temp;
 8001bd0:	4a32      	ldr	r2, [pc, #200]	; (8001c9c <HAL_GPIO_Init+0x1c0>)
 8001bd2:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8001bd4:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8001bd6:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bda:	684f      	ldr	r7, [r1, #4]
 8001bdc:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001be0:	d001      	beq.n	8001be6 <HAL_GPIO_Init+0x10a>
        {
          temp |= iocurrent;
 8001be2:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->EMR = temp;
 8001be6:	4a2d      	ldr	r2, [pc, #180]	; (8001c9c <HAL_GPIO_Init+0x1c0>)
 8001be8:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bea:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001bec:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bf0:	684f      	ldr	r7, [r1, #4]
 8001bf2:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001bf6:	d001      	beq.n	8001bfc <HAL_GPIO_Init+0x120>
        {
          temp |= iocurrent;
 8001bf8:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR = temp;
 8001bfc:	4a27      	ldr	r2, [pc, #156]	; (8001c9c <HAL_GPIO_Init+0x1c0>)
 8001bfe:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8001c00:	68d2      	ldr	r2, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8001c02:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c04:	684e      	ldr	r6, [r1, #4]
 8001c06:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001c0a:	d001      	beq.n	8001c10 <HAL_GPIO_Init+0x134>
        {
          temp |= iocurrent;
 8001c0c:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR = temp;
 8001c10:	4a22      	ldr	r2, [pc, #136]	; (8001c9c <HAL_GPIO_Init+0x1c0>)
 8001c12:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c14:	3401      	adds	r4, #1
 8001c16:	2c0f      	cmp	r4, #15
 8001c18:	d836      	bhi.n	8001c88 <HAL_GPIO_Init+0x1ac>
    ioposition = 0x01U << position;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c1e:	680a      	ldr	r2, [r1, #0]
 8001c20:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 8001c24:	42ab      	cmp	r3, r5
 8001c26:	d1f5      	bne.n	8001c14 <HAL_GPIO_Init+0x138>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c28:	684a      	ldr	r2, [r1, #4]
 8001c2a:	2a02      	cmp	r2, #2
 8001c2c:	f43f af5a 	beq.w	8001ae4 <HAL_GPIO_Init+0x8>
 8001c30:	2a12      	cmp	r2, #18
 8001c32:	f43f af57 	beq.w	8001ae4 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8001c36:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c38:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	fa02 f20e 	lsl.w	r2, r2, lr
 8001c42:	43d2      	mvns	r2, r2
 8001c44:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c46:	684f      	ldr	r7, [r1, #4]
 8001c48:	f007 0703 	and.w	r7, r7, #3
 8001c4c:	fa07 f70e 	lsl.w	r7, r7, lr
 8001c50:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001c52:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c54:	684e      	ldr	r6, [r1, #4]
 8001c56:	1e77      	subs	r7, r6, #1
 8001c58:	2f01      	cmp	r7, #1
 8001c5a:	f67f af57 	bls.w	8001b0c <HAL_GPIO_Init+0x30>
 8001c5e:	2e11      	cmp	r6, #17
 8001c60:	f43f af54 	beq.w	8001b0c <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c64:	2e12      	cmp	r6, #18
 8001c66:	f47f af61 	bne.w	8001b2c <HAL_GPIO_Init+0x50>
 8001c6a:	e74f      	b.n	8001b0c <HAL_GPIO_Init+0x30>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c6c:	2606      	movs	r6, #6
 8001c6e:	e79d      	b.n	8001bac <HAL_GPIO_Init+0xd0>
 8001c70:	2600      	movs	r6, #0
 8001c72:	e79b      	b.n	8001bac <HAL_GPIO_Init+0xd0>
 8001c74:	2601      	movs	r6, #1
 8001c76:	e799      	b.n	8001bac <HAL_GPIO_Init+0xd0>
 8001c78:	2602      	movs	r6, #2
 8001c7a:	e797      	b.n	8001bac <HAL_GPIO_Init+0xd0>
 8001c7c:	2603      	movs	r6, #3
 8001c7e:	e795      	b.n	8001bac <HAL_GPIO_Init+0xd0>
 8001c80:	2604      	movs	r6, #4
 8001c82:	e793      	b.n	8001bac <HAL_GPIO_Init+0xd0>
 8001c84:	2605      	movs	r6, #5
 8001c86:	e791      	b.n	8001bac <HAL_GPIO_Init+0xd0>
      }
    }
  }
}
 8001c88:	b003      	add	sp, #12
 8001c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40013800 	.word	0x40013800
 8001c94:	40020000 	.word	0x40020000
 8001c98:	40020400 	.word	0x40020400
 8001c9c:	40013c00 	.word	0x40013c00

08001ca0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ca0:	b912      	cbnz	r2, 8001ca8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ca2:	0409      	lsls	r1, r1, #16
 8001ca4:	6181      	str	r1, [r0, #24]
 8001ca6:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8001ca8:	6181      	str	r1, [r0, #24]
 8001caa:	4770      	bx	lr

08001cac <I2C_Master_SB>:
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001cac:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b40      	cmp	r3, #64	; 0x40
 8001cb4:	d013      	beq.n	8001cde <I2C_Master_SB+0x32>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cb6:	6903      	ldr	r3, [r0, #16]
 8001cb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001cbc:	d01e      	beq.n	8001cfc <I2C_Master_SB+0x50>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8001cbe:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d02d      	beq.n	8001d20 <I2C_Master_SB+0x74>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
      }
      else if(hi2c->EventCount == 1U)
 8001cc4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d133      	bne.n	8001d32 <I2C_Master_SB+0x86>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8001cca:	6802      	ldr	r2, [r0, #0]
 8001ccc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001cce:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8001cd2:	f003 0306 	and.w	r3, r3, #6
 8001cd6:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
 8001cda:	6113      	str	r3, [r2, #16]
 8001cdc:	e029      	b.n	8001d32 <I2C_Master_SB+0x86>
    if(hi2c->EventCount == 0U)
 8001cde:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001ce0:	b92b      	cbnz	r3, 8001cee <I2C_Master_SB+0x42>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001ce2:	6802      	ldr	r2, [r0, #0]
 8001ce4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001ce6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001cea:	6113      	str	r3, [r2, #16]
 8001cec:	e021      	b.n	8001d32 <I2C_Master_SB+0x86>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001cee:	6802      	ldr	r2, [r0, #0]
 8001cf0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	6113      	str	r3, [r2, #16]
 8001cfa:	e01a      	b.n	8001d32 <I2C_Master_SB+0x86>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8001cfc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b21      	cmp	r3, #33	; 0x21
 8001d04:	d006      	beq.n	8001d14 <I2C_Master_SB+0x68>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001d06:	6802      	ldr	r2, [r0, #0]
 8001d08:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	6113      	str	r3, [r2, #16]
 8001d12:	e00e      	b.n	8001d32 <I2C_Master_SB+0x86>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001d14:	6802      	ldr	r2, [r0, #0]
 8001d16:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d18:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001d1c:	6113      	str	r3, [r2, #16]
 8001d1e:	e008      	b.n	8001d32 <I2C_Master_SB+0x86>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8001d20:	6802      	ldr	r2, [r0, #0]
 8001d22:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d24:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8001d28:	f003 0306 	and.w	r3, r3, #6
 8001d2c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001d30:	6113      	str	r3, [r2, #16]
      }
    }
  }

  return HAL_OK;
}
 8001d32:	2000      	movs	r0, #0
 8001d34:	4770      	bx	lr

08001d36 <I2C_Master_ADD10>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8001d36:	6802      	ldr	r2, [r0, #0]
 8001d38:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
}
 8001d3e:	2000      	movs	r0, #0
 8001d40:	4770      	bx	lr

08001d42 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8001d42:	b410      	push	{r4}
 8001d44:	b08b      	sub	sp, #44	; 0x2c
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8001d46:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001d4a:	b2da      	uxtb	r2, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d4c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 8001d4e:	6b04      	ldr	r4, [r0, #48]	; 0x30

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001d50:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b22      	cmp	r3, #34	; 0x22
 8001d58:	d00c      	beq.n	8001d74 <I2C_Master_ADDR+0x32>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8001d5e:	6803      	ldr	r3, [r0, #0]
 8001d60:	695a      	ldr	r2, [r3, #20]
 8001d62:	9209      	str	r2, [sp, #36]	; 0x24
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	9309      	str	r3, [sp, #36]	; 0x24
 8001d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
  }

  return HAL_OK;
}
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	b00b      	add	sp, #44	; 0x2c
 8001d6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d72:	4770      	bx	lr
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8001d74:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001d76:	b90b      	cbnz	r3, 8001d7c <I2C_Master_ADDR+0x3a>
 8001d78:	2a40      	cmp	r2, #64	; 0x40
 8001d7a:	d017      	beq.n	8001dac <I2C_Master_ADDR+0x6a>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8001d7c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001d7e:	b91b      	cbnz	r3, 8001d88 <I2C_Master_ADDR+0x46>
 8001d80:	6903      	ldr	r3, [r0, #16]
 8001d82:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001d86:	d019      	beq.n	8001dbc <I2C_Master_ADDR+0x7a>
      if(hi2c->XferCount == 0U)
 8001d88:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d125      	bne.n	8001ddc <I2C_Master_ADDR+0x9a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d90:	9302      	str	r3, [sp, #8]
 8001d92:	6803      	ldr	r3, [r0, #0]
 8001d94:	695a      	ldr	r2, [r3, #20]
 8001d96:	9202      	str	r2, [sp, #8]
 8001d98:	699a      	ldr	r2, [r3, #24]
 8001d9a:	9202      	str	r2, [sp, #8]
 8001d9c:	9a02      	ldr	r2, [sp, #8]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001da4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8001da6:	2300      	movs	r3, #0
 8001da8:	6503      	str	r3, [r0, #80]	; 0x50
 8001daa:	e7de      	b.n	8001d6a <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	6803      	ldr	r3, [r0, #0]
 8001db0:	695a      	ldr	r2, [r3, #20]
 8001db2:	9200      	str	r2, [sp, #0]
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	9b00      	ldr	r3, [sp, #0]
 8001dba:	e7d6      	b.n	8001d6a <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	9301      	str	r3, [sp, #4]
 8001dc0:	6803      	ldr	r3, [r0, #0]
 8001dc2:	695a      	ldr	r2, [r3, #20]
 8001dc4:	9201      	str	r2, [sp, #4]
 8001dc6:	699a      	ldr	r2, [r3, #24]
 8001dc8:	9201      	str	r2, [sp, #4]
 8001dca:	9a01      	ldr	r2, [sp, #4]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dd2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8001dd4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	6503      	str	r3, [r0, #80]	; 0x50
 8001dda:	e7c6      	b.n	8001d6a <I2C_Master_ADDR+0x28>
      else if(hi2c->XferCount == 1U)   
 8001ddc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d01a      	beq.n	8001e1a <I2C_Master_ADDR+0xd8>
      else if(hi2c->XferCount == 2U)
 8001de4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d06b      	beq.n	8001ec4 <I2C_Master_ADDR+0x182>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001dec:	6802      	ldr	r2, [r0, #0]
 8001dee:	6813      	ldr	r3, [r2, #0]
 8001df0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001df4:	6013      	str	r3, [r2, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001df6:	6803      	ldr	r3, [r0, #0]
 8001df8:	685a      	ldr	r2, [r3, #4]
 8001dfa:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001dfe:	d003      	beq.n	8001e08 <I2C_Master_ADDR+0xc6>
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e06:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e08:	2300      	movs	r3, #0
 8001e0a:	9308      	str	r3, [sp, #32]
 8001e0c:	6803      	ldr	r3, [r0, #0]
 8001e0e:	695a      	ldr	r2, [r3, #20]
 8001e10:	9208      	str	r2, [sp, #32]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	9308      	str	r3, [sp, #32]
 8001e16:	9b08      	ldr	r3, [sp, #32]
 8001e18:	e7c5      	b.n	8001da6 <I2C_Master_ADDR+0x64>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8001e1a:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001e1e:	d016      	beq.n	8001e4e <I2C_Master_ADDR+0x10c>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8001e20:	2904      	cmp	r1, #4
 8001e22:	d03d      	beq.n	8001ea0 <I2C_Master_ADDR+0x15e>
 8001e24:	2908      	cmp	r1, #8
 8001e26:	d03b      	beq.n	8001ea0 <I2C_Master_ADDR+0x15e>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8001e28:	2c12      	cmp	r4, #18
 8001e2a:	d039      	beq.n	8001ea0 <I2C_Master_ADDR+0x15e>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001e2c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d030      	beq.n	8001e94 <I2C_Master_ADDR+0x152>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e32:	6802      	ldr	r2, [r0, #0]
 8001e34:	6813      	ldr	r3, [r2, #0]
 8001e36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e3a:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	9305      	str	r3, [sp, #20]
 8001e40:	6803      	ldr	r3, [r0, #0]
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	9205      	str	r2, [sp, #20]
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	9305      	str	r3, [sp, #20]
 8001e4a:	9b05      	ldr	r3, [sp, #20]
 8001e4c:	e7ab      	b.n	8001da6 <I2C_Master_ADDR+0x64>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e4e:	6802      	ldr	r2, [r0, #0]
 8001e50:	6813      	ldr	r3, [r2, #0]
 8001e52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e56:	6013      	str	r3, [r2, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001e58:	6803      	ldr	r3, [r0, #0]
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001e60:	d00c      	beq.n	8001e7c <I2C_Master_ADDR+0x13a>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e68:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	9303      	str	r3, [sp, #12]
 8001e6e:	6803      	ldr	r3, [r0, #0]
 8001e70:	695a      	ldr	r2, [r3, #20]
 8001e72:	9203      	str	r2, [sp, #12]
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	9303      	str	r3, [sp, #12]
 8001e78:	9b03      	ldr	r3, [sp, #12]
 8001e7a:	e794      	b.n	8001da6 <I2C_Master_ADDR+0x64>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	9204      	str	r2, [sp, #16]
 8001e80:	695a      	ldr	r2, [r3, #20]
 8001e82:	9204      	str	r2, [sp, #16]
 8001e84:	699a      	ldr	r2, [r3, #24]
 8001e86:	9204      	str	r2, [sp, #16]
 8001e88:	9a04      	ldr	r2, [sp, #16]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	e788      	b.n	8001da6 <I2C_Master_ADDR+0x64>
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001e94:	6802      	ldr	r2, [r0, #0]
 8001e96:	6813      	ldr	r3, [r2, #0]
 8001e98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	e7cd      	b.n	8001e3c <I2C_Master_ADDR+0xfa>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001ea0:	6802      	ldr	r2, [r0, #0]
 8001ea2:	6813      	ldr	r3, [r2, #0]
 8001ea4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ea8:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001eaa:	2300      	movs	r3, #0
 8001eac:	9306      	str	r3, [sp, #24]
 8001eae:	6803      	ldr	r3, [r0, #0]
 8001eb0:	695a      	ldr	r2, [r3, #20]
 8001eb2:	9206      	str	r2, [sp, #24]
 8001eb4:	699a      	ldr	r2, [r3, #24]
 8001eb6:	9206      	str	r2, [sp, #24]
 8001eb8:	9a06      	ldr	r2, [sp, #24]
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	e770      	b.n	8001da6 <I2C_Master_ADDR+0x64>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001ec4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d01b      	beq.n	8001f02 <I2C_Master_ADDR+0x1c0>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001eca:	6802      	ldr	r2, [r0, #0]
 8001ecc:	6813      	ldr	r3, [r2, #0]
 8001ece:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ed2:	6013      	str	r3, [r2, #0]
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001ed4:	6802      	ldr	r2, [r0, #0]
 8001ed6:	6813      	ldr	r3, [r2, #0]
 8001ed8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001edc:	6013      	str	r3, [r2, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001ede:	6803      	ldr	r3, [r0, #0]
 8001ee0:	685a      	ldr	r2, [r3, #4]
 8001ee2:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001ee6:	d003      	beq.n	8001ef0 <I2C_Master_ADDR+0x1ae>
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8001ee8:	685a      	ldr	r2, [r3, #4]
 8001eea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001eee:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	9307      	str	r3, [sp, #28]
 8001ef4:	6803      	ldr	r3, [r0, #0]
 8001ef6:	695a      	ldr	r2, [r3, #20]
 8001ef8:	9207      	str	r2, [sp, #28]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	9307      	str	r3, [sp, #28]
 8001efe:	9b07      	ldr	r3, [sp, #28]
 8001f00:	e751      	b.n	8001da6 <I2C_Master_ADDR+0x64>
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001f02:	6802      	ldr	r2, [r0, #0]
 8001f04:	6813      	ldr	r3, [r2, #0]
 8001f06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	e7e7      	b.n	8001ede <I2C_Master_ADDR+0x19c>

08001f0e <I2C_SlaveTransmit_BTF>:
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->XferCount != 0U)
 8001f0e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	b153      	cbz	r3, 8001f2a <I2C_SlaveTransmit_BTF+0x1c>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f14:	6802      	ldr	r2, [r0, #0]
 8001f16:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f18:	1c59      	adds	r1, r3, #1
 8001f1a:	6241      	str	r1, [r0, #36]	; 0x24
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	6113      	str	r3, [r2, #16]
    hi2c->XferCount--;
 8001f20:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	8543      	strh	r3, [r0, #42]	; 0x2a
  }
  return HAL_OK;
}
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	4770      	bx	lr

08001f2e <I2C_SlaveReceive_BTF>:
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->XferCount != 0U)
 8001f2e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	b153      	cbz	r3, 8001f4a <I2C_SlaveReceive_BTF+0x1c>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	6242      	str	r2, [r0, #36]	; 0x24
 8001f3a:	6802      	ldr	r2, [r0, #0]
 8001f3c:	6912      	ldr	r2, [r2, #16]
 8001f3e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8001f40:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	3b01      	subs	r3, #1
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	8543      	strh	r3, [r0, #42]	; 0x2a
  }
  return HAL_OK;
}
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	4770      	bx	lr
	...

08001f50 <HAL_I2C_Init>:
  if(hi2c == NULL)
 8001f50:	2800      	cmp	r0, #0
 8001f52:	f000 8082 	beq.w	800205a <HAL_I2C_Init+0x10a>
{
 8001f56:	b538      	push	{r3, r4, r5, lr}
 8001f58:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001f5a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d041      	beq.n	8001fe6 <HAL_I2C_Init+0x96>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f62:	2324      	movs	r3, #36	; 0x24
 8001f64:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001f68:	6822      	ldr	r2, [r4, #0]
 8001f6a:	6813      	ldr	r3, [r2, #0]
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f72:	f000 fe5d 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
  freqrange = I2C_FREQRANGE(pclk1);
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <HAL_I2C_Init+0x110>)
 8001f78:	fba3 2300 	umull	r2, r3, r3, r0
 8001f7c:	0c9b      	lsrs	r3, r3, #18
  hi2c->Instance->CR2 = freqrange;
 8001f7e:	6822      	ldr	r2, [r4, #0]
 8001f80:	6053      	str	r3, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001f82:	6821      	ldr	r1, [r4, #0]
 8001f84:	6865      	ldr	r5, [r4, #4]
 8001f86:	4a37      	ldr	r2, [pc, #220]	; (8002064 <HAL_I2C_Init+0x114>)
 8001f88:	4295      	cmp	r5, r2
 8001f8a:	d831      	bhi.n	8001ff0 <HAL_I2C_Init+0xa0>
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	620b      	str	r3, [r1, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f90:	6821      	ldr	r1, [r4, #0]
 8001f92:	6863      	ldr	r3, [r4, #4]
 8001f94:	4a33      	ldr	r2, [pc, #204]	; (8002064 <HAL_I2C_Init+0x114>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d834      	bhi.n	8002004 <HAL_I2C_Init+0xb4>
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fa0:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001fa4:	2b03      	cmp	r3, #3
 8001fa6:	d800      	bhi.n	8001faa <HAL_I2C_Init+0x5a>
 8001fa8:	2004      	movs	r0, #4
 8001faa:	61c8      	str	r0, [r1, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fac:	6822      	ldr	r2, [r4, #0]
 8001fae:	69e3      	ldr	r3, [r4, #28]
 8001fb0:	6a21      	ldr	r1, [r4, #32]
 8001fb2:	430b      	orrs	r3, r1
 8001fb4:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001fb6:	6822      	ldr	r2, [r4, #0]
 8001fb8:	6923      	ldr	r3, [r4, #16]
 8001fba:	68e1      	ldr	r1, [r4, #12]
 8001fbc:	430b      	orrs	r3, r1
 8001fbe:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001fc0:	6822      	ldr	r2, [r4, #0]
 8001fc2:	6963      	ldr	r3, [r4, #20]
 8001fc4:	69a1      	ldr	r1, [r4, #24]
 8001fc6:	430b      	orrs	r3, r1
 8001fc8:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001fca:	6822      	ldr	r2, [r4, #0]
 8001fcc:	6813      	ldr	r3, [r2, #0]
 8001fce:	f043 0301 	orr.w	r3, r3, #1
 8001fd2:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001fd8:	2320      	movs	r3, #32
 8001fda:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fde:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001fe4:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001fe6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001fea:	f002 fc85 	bl	80048f8 <HAL_I2C_MspInit>
 8001fee:	e7b8      	b.n	8001f62 <HAL_I2C_Init+0x12>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001ff0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001ff4:	fb02 f303 	mul.w	r3, r2, r3
 8001ff8:	4a1b      	ldr	r2, [pc, #108]	; (8002068 <HAL_I2C_Init+0x118>)
 8001ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffe:	099b      	lsrs	r3, r3, #6
 8002000:	3301      	adds	r3, #1
 8002002:	e7c4      	b.n	8001f8e <HAL_I2C_Init+0x3e>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002004:	68a5      	ldr	r5, [r4, #8]
 8002006:	b98d      	cbnz	r5, 800202c <HAL_I2C_Init+0xdc>
 8002008:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800200c:	fbb0 f2f2 	udiv	r2, r0, r2
 8002010:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002014:	fab2 f282 	clz	r2, r2
 8002018:	0952      	lsrs	r2, r2, #5
 800201a:	b9e2      	cbnz	r2, 8002056 <HAL_I2C_Init+0x106>
 800201c:	b995      	cbnz	r5, 8002044 <HAL_I2C_Init+0xf4>
 800201e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002022:	fbb0 f0f3 	udiv	r0, r0, r3
 8002026:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 800202a:	e7be      	b.n	8001faa <HAL_I2C_Init+0x5a>
 800202c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8002030:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002034:	fbb0 f2f2 	udiv	r2, r0, r2
 8002038:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800203c:	fab2 f282 	clz	r2, r2
 8002040:	0952      	lsrs	r2, r2, #5
 8002042:	e7ea      	b.n	800201a <HAL_I2C_Init+0xca>
 8002044:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002048:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800204c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002050:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8002054:	e7a9      	b.n	8001faa <HAL_I2C_Init+0x5a>
 8002056:	2001      	movs	r0, #1
 8002058:	e7a7      	b.n	8001faa <HAL_I2C_Init+0x5a>
    return HAL_ERROR;
 800205a:	2001      	movs	r0, #1
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	431bde83 	.word	0x431bde83
 8002064:	000186a0 	.word	0x000186a0
 8002068:	10624dd3 	.word	0x10624dd3

0800206c <I2C_SlaveTransmit_TXE>:
  uint32_t CurrentState = hi2c->State;
 800206c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002070:	b2da      	uxtb	r2, r3
  if(hi2c->XferCount != 0U)
 8002072:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002074:	b29b      	uxth	r3, r3
 8002076:	b1fb      	cbz	r3, 80020b8 <I2C_SlaveTransmit_TXE+0x4c>
{
 8002078:	b510      	push	{r4, lr}
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800207a:	6801      	ldr	r1, [r0, #0]
 800207c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800207e:	1c5c      	adds	r4, r3, #1
 8002080:	6244      	str	r4, [r0, #36]	; 0x24
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	610b      	str	r3, [r1, #16]
    hi2c->XferCount--;
 8002086:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002088:	b29b      	uxth	r3, r3
 800208a:	3b01      	subs	r3, #1
 800208c:	b29b      	uxth	r3, r3
 800208e:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002090:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002092:	b29b      	uxth	r3, r3
 8002094:	b90b      	cbnz	r3, 800209a <I2C_SlaveTransmit_TXE+0x2e>
 8002096:	2a29      	cmp	r2, #41	; 0x29
 8002098:	d001      	beq.n	800209e <I2C_SlaveTransmit_TXE+0x32>
}
 800209a:	2000      	movs	r0, #0
 800209c:	bd10      	pop	{r4, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800209e:	6802      	ldr	r2, [r0, #0]
 80020a0:	6853      	ldr	r3, [r2, #4]
 80020a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80020a6:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80020a8:	2321      	movs	r3, #33	; 0x21
 80020aa:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80020ac:	2328      	movs	r3, #40	; 0x28
 80020ae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80020b2:	f003 f9b5 	bl	8005420 <HAL_I2C_SlaveTxCpltCallback>
 80020b6:	e7f0      	b.n	800209a <I2C_SlaveTransmit_TXE+0x2e>
}
 80020b8:	2000      	movs	r0, #0
 80020ba:	4770      	bx	lr

080020bc <I2C_SlaveReceive_RXNE>:
{
 80020bc:	b508      	push	{r3, lr}
  uint32_t CurrentState = hi2c->State;
 80020be:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80020c2:	b2da      	uxtb	r2, r3
  if(hi2c->XferCount != 0U)
 80020c4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	b17b      	cbz	r3, 80020ea <I2C_SlaveReceive_RXNE+0x2e>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80020ca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80020cc:	1c59      	adds	r1, r3, #1
 80020ce:	6241      	str	r1, [r0, #36]	; 0x24
 80020d0:	6801      	ldr	r1, [r0, #0]
 80020d2:	6909      	ldr	r1, [r1, #16]
 80020d4:	7019      	strb	r1, [r3, #0]
    hi2c->XferCount--;
 80020d6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80020d8:	b29b      	uxth	r3, r3
 80020da:	3b01      	subs	r3, #1
 80020dc:	b29b      	uxth	r3, r3
 80020de:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80020e0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	b90b      	cbnz	r3, 80020ea <I2C_SlaveReceive_RXNE+0x2e>
 80020e6:	2a2a      	cmp	r2, #42	; 0x2a
 80020e8:	d001      	beq.n	80020ee <I2C_SlaveReceive_RXNE+0x32>
}
 80020ea:	2000      	movs	r0, #0
 80020ec:	bd08      	pop	{r3, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80020ee:	6802      	ldr	r2, [r0, #0]
 80020f0:	6853      	ldr	r3, [r2, #4]
 80020f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80020f6:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80020f8:	2322      	movs	r3, #34	; 0x22
 80020fa:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80020fc:	2328      	movs	r3, #40	; 0x28
 80020fe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002102:	f003 f9c3 	bl	800548c <HAL_I2C_SlaveRxCpltCallback>
 8002106:	e7f0      	b.n	80020ea <I2C_SlaveReceive_RXNE+0x2e>

08002108 <HAL_I2C_AddrCallback>:
{
 8002108:	4770      	bx	lr

0800210a <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 800210a:	b508      	push	{r3, lr}
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
  uint16_t SlaveAddrCode = 0U;

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 800210c:	6803      	ldr	r3, [r0, #0]
 800210e:	699a      	ldr	r2, [r3, #24]
 8002110:	f012 0f04 	tst.w	r2, #4
 8002114:	d009      	beq.n	800212a <I2C_Slave_ADDR+0x20>
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002116:	2100      	movs	r1, #0
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800211e:	d006      	beq.n	800212e <I2C_Slave_ADDR+0x24>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8002120:	8b02      	ldrh	r2, [r0, #24]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002122:	f7ff fff1 	bl	8002108 <HAL_I2C_AddrCallback>

  return HAL_OK;
}
 8002126:	2000      	movs	r0, #0
 8002128:	bd08      	pop	{r3, pc}
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 800212a:	2101      	movs	r1, #1
 800212c:	e7f4      	b.n	8002118 <I2C_Slave_ADDR+0xe>
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 800212e:	8982      	ldrh	r2, [r0, #12]
 8002130:	e7f7      	b.n	8002122 <I2C_Slave_ADDR+0x18>

08002132 <HAL_I2C_ListenCpltCallback>:
{
 8002132:	4770      	bx	lr

08002134 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002134:	b508      	push	{r3, lr}
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8002136:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800213a:	b2db      	uxtb	r3, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800213c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800213e:	2a04      	cmp	r2, #4
 8002140:	d009      	beq.n	8002156 <I2C_Slave_AF+0x22>
 8002142:	2a08      	cmp	r2, #8
 8002144:	d007      	beq.n	8002156 <I2C_Slave_AF+0x22>
    hi2c->Mode = HAL_I2C_MODE_NONE;
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002146:	2b21      	cmp	r3, #33	; 0x21
 8002148:	d021      	beq.n	800218e <I2C_Slave_AF+0x5a>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800214a:	6803      	ldr	r3, [r0, #0]
 800214c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002150:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
}
 8002152:	2000      	movs	r0, #0
 8002154:	bd08      	pop	{r3, pc}
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002156:	2b28      	cmp	r3, #40	; 0x28
 8002158:	d1f5      	bne.n	8002146 <I2C_Slave_AF+0x12>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800215a:	4b1a      	ldr	r3, [pc, #104]	; (80021c4 <I2C_Slave_AF+0x90>)
 800215c:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800215e:	6802      	ldr	r2, [r0, #0]
 8002160:	6853      	ldr	r3, [r2, #4]
 8002162:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002166:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002168:	6803      	ldr	r3, [r0, #0]
 800216a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800216e:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002170:	6802      	ldr	r2, [r0, #0]
 8002172:	6813      	ldr	r3, [r2, #0]
 8002174:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002178:	6013      	str	r3, [r2, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 800217a:	2300      	movs	r3, #0
 800217c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800217e:	2220      	movs	r2, #32
 8002180:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002184:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002188:	f7ff ffd3 	bl	8002132 <HAL_I2C_ListenCpltCallback>
 800218c:	e7e1      	b.n	8002152 <I2C_Slave_AF+0x1e>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <I2C_Slave_AF+0x90>)
 8002190:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002192:	2321      	movs	r3, #33	; 0x21
 8002194:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8002196:	2320      	movs	r3, #32
 8002198:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800219c:	2300      	movs	r3, #0
 800219e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80021a2:	6802      	ldr	r2, [r0, #0]
 80021a4:	6853      	ldr	r3, [r2, #4]
 80021a6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80021aa:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021ac:	6803      	ldr	r3, [r0, #0]
 80021ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80021b2:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80021b4:	6802      	ldr	r2, [r0, #0]
 80021b6:	6813      	ldr	r3, [r2, #0]
 80021b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021bc:	6013      	str	r3, [r2, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80021be:	f003 f92f 	bl	8005420 <HAL_I2C_SlaveTxCpltCallback>
 80021c2:	e7c6      	b.n	8002152 <I2C_Slave_AF+0x1e>
 80021c4:	ffff0000 	.word	0xffff0000

080021c8 <HAL_I2C_MemTxCpltCallback>:
{
 80021c8:	4770      	bx	lr

080021ca <I2C_MasterTransmit_TXE>:
{
 80021ca:	b510      	push	{r4, lr}
  uint32_t CurrentState       = hi2c->State;
 80021cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80021d0:	b2db      	uxtb	r3, r3
  uint32_t CurrentMode        = hi2c->Mode;
 80021d2:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80021d6:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021d8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80021da:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 80021dc:	b909      	cbnz	r1, 80021e2 <I2C_MasterTransmit_TXE+0x18>
 80021de:	2b21      	cmp	r3, #33	; 0x21
 80021e0:	d005      	beq.n	80021ee <I2C_MasterTransmit_TXE+0x24>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80021e2:	2b21      	cmp	r3, #33	; 0x21
 80021e4:	d03c      	beq.n	8002260 <I2C_MasterTransmit_TXE+0x96>
 80021e6:	2a40      	cmp	r2, #64	; 0x40
 80021e8:	d038      	beq.n	800225c <I2C_MasterTransmit_TXE+0x92>
}
 80021ea:	2000      	movs	r0, #0
 80021ec:	bd10      	pop	{r4, pc}
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80021ee:	2c04      	cmp	r4, #4
 80021f0:	d004      	beq.n	80021fc <I2C_MasterTransmit_TXE+0x32>
 80021f2:	2c08      	cmp	r4, #8
 80021f4:	d002      	beq.n	80021fc <I2C_MasterTransmit_TXE+0x32>
 80021f6:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 80021fa:	d119      	bne.n	8002230 <I2C_MasterTransmit_TXE+0x66>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80021fc:	6802      	ldr	r2, [r0, #0]
 80021fe:	6853      	ldr	r3, [r2, #4]
 8002200:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002204:	6053      	str	r3, [r2, #4]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002206:	6802      	ldr	r2, [r0, #0]
 8002208:	6813      	ldr	r3, [r2, #0]
 800220a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800220e:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002210:	2300      	movs	r3, #0
 8002212:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002214:	2320      	movs	r3, #32
 8002216:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800221a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2b40      	cmp	r3, #64	; 0x40
 8002222:	d015      	beq.n	8002250 <I2C_MasterTransmit_TXE+0x86>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002224:	2300      	movs	r3, #0
 8002226:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800222a:	f003 f8df 	bl	80053ec <HAL_I2C_MasterTxCpltCallback>
 800222e:	e7dc      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002230:	6802      	ldr	r2, [r0, #0]
 8002232:	6853      	ldr	r3, [r2, #4]
 8002234:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002238:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800223a:	2311      	movs	r3, #17
 800223c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800223e:	2300      	movs	r3, #0
 8002240:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002244:	2320      	movs	r3, #32
 8002246:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800224a:	f003 f8cf 	bl	80053ec <HAL_I2C_MasterTxCpltCallback>
 800224e:	e7cc      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002250:	2300      	movs	r3, #0
 8002252:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002256:	f7ff ffb7 	bl	80021c8 <HAL_I2C_MemTxCpltCallback>
 800225a:	e7c6      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800225c:	2b22      	cmp	r3, #34	; 0x22
 800225e:	d1c4      	bne.n	80021ea <I2C_MasterTransmit_TXE+0x20>
    if(hi2c->XferCount == 0U)
 8002260:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002262:	b29b      	uxth	r3, r3
 8002264:	b183      	cbz	r3, 8002288 <I2C_MasterTransmit_TXE+0xbe>
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002266:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b40      	cmp	r3, #64	; 0x40
 800226e:	d011      	beq.n	8002294 <I2C_MasterTransmit_TXE+0xca>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002270:	6802      	ldr	r2, [r0, #0]
 8002272:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002274:	1c59      	adds	r1, r3, #1
 8002276:	6241      	str	r1, [r0, #36]	; 0x24
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 800227c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800227e:	b29b      	uxth	r3, r3
 8002280:	3b01      	subs	r3, #1
 8002282:	b29b      	uxth	r3, r3
 8002284:	8543      	strh	r3, [r0, #42]	; 0x2a
 8002286:	e7b0      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002288:	6802      	ldr	r2, [r0, #0]
 800228a:	6853      	ldr	r3, [r2, #4]
 800228c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002290:	6053      	str	r3, [r2, #4]
 8002292:	e7aa      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
        if(hi2c->EventCount == 0)
 8002294:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002296:	b99b      	cbnz	r3, 80022c0 <I2C_MasterTransmit_TXE+0xf6>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002298:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800229a:	2b01      	cmp	r3, #1
 800229c:	d008      	beq.n	80022b0 <I2C_MasterTransmit_TXE+0xe6>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800229e:	6802      	ldr	r2, [r0, #0]
 80022a0:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80022a2:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80022a6:	6113      	str	r3, [r2, #16]
            hi2c->EventCount++;
 80022a8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80022aa:	3301      	adds	r3, #1
 80022ac:	6503      	str	r3, [r0, #80]	; 0x50
 80022ae:	e79c      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80022b0:	6802      	ldr	r2, [r0, #0]
 80022b2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	6113      	str	r3, [r2, #16]
            hi2c->EventCount += 2;
 80022b8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80022ba:	3302      	adds	r3, #2
 80022bc:	6503      	str	r3, [r0, #80]	; 0x50
 80022be:	e794      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
        else if(hi2c->EventCount == 1)
 80022c0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d018      	beq.n	80022f8 <I2C_MasterTransmit_TXE+0x12e>
        else if(hi2c->EventCount == 2)
 80022c6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d18e      	bne.n	80021ea <I2C_MasterTransmit_TXE+0x20>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80022cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b22      	cmp	r3, #34	; 0x22
 80022d4:	d018      	beq.n	8002308 <I2C_MasterTransmit_TXE+0x13e>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80022d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b21      	cmp	r3, #33	; 0x21
 80022de:	d184      	bne.n	80021ea <I2C_MasterTransmit_TXE+0x20>
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80022e0:	6802      	ldr	r2, [r0, #0]
 80022e2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80022e4:	1c59      	adds	r1, r3, #1
 80022e6:	6241      	str	r1, [r0, #36]	; 0x24
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	6113      	str	r3, [r2, #16]
            hi2c->XferCount--;
 80022ec:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	3b01      	subs	r3, #1
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	8543      	strh	r3, [r0, #42]	; 0x2a
 80022f6:	e778      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80022f8:	6802      	ldr	r2, [r0, #0]
 80022fa:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	6113      	str	r3, [r2, #16]
          hi2c->EventCount++;
 8002300:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002302:	3301      	adds	r3, #1
 8002304:	6503      	str	r3, [r0, #80]	; 0x50
 8002306:	e770      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8002308:	6802      	ldr	r2, [r0, #0]
 800230a:	6813      	ldr	r3, [r2, #0]
 800230c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	e76a      	b.n	80021ea <I2C_MasterTransmit_TXE+0x20>

08002314 <I2C_MasterTransmit_BTF>:
{
 8002314:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002316:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002318:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b21      	cmp	r3, #33	; 0x21
 8002320:	d001      	beq.n	8002326 <I2C_MasterTransmit_BTF+0x12>
}
 8002322:	2000      	movs	r0, #0
 8002324:	bd08      	pop	{r3, pc}
    if(hi2c->XferCount != 0U)
 8002326:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002328:	b29b      	uxth	r3, r3
 800232a:	bb03      	cbnz	r3, 800236e <I2C_MasterTransmit_BTF+0x5a>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800232c:	2a04      	cmp	r2, #4
 800232e:	d004      	beq.n	800233a <I2C_MasterTransmit_BTF+0x26>
 8002330:	2a08      	cmp	r2, #8
 8002332:	d002      	beq.n	800233a <I2C_MasterTransmit_BTF+0x26>
 8002334:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002338:	d125      	bne.n	8002386 <I2C_MasterTransmit_BTF+0x72>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800233a:	6802      	ldr	r2, [r0, #0]
 800233c:	6853      	ldr	r3, [r2, #4]
 800233e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002342:	6053      	str	r3, [r2, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002344:	6802      	ldr	r2, [r0, #0]
 8002346:	6813      	ldr	r3, [r2, #0]
 8002348:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800234c:	6013      	str	r3, [r2, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800234e:	2300      	movs	r3, #0
 8002350:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002352:	2320      	movs	r3, #32
 8002354:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002358:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b40      	cmp	r3, #64	; 0x40
 8002360:	d021      	beq.n	80023a6 <I2C_MasterTransmit_BTF+0x92>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002362:	2300      	movs	r3, #0
 8002364:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002368:	f003 f840 	bl	80053ec <HAL_I2C_MasterTxCpltCallback>
 800236c:	e7d9      	b.n	8002322 <I2C_MasterTransmit_BTF+0xe>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800236e:	6802      	ldr	r2, [r0, #0]
 8002370:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002372:	1c59      	adds	r1, r3, #1
 8002374:	6241      	str	r1, [r0, #36]	; 0x24
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 800237a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800237c:	b29b      	uxth	r3, r3
 800237e:	3b01      	subs	r3, #1
 8002380:	b29b      	uxth	r3, r3
 8002382:	8543      	strh	r3, [r0, #42]	; 0x2a
 8002384:	e7cd      	b.n	8002322 <I2C_MasterTransmit_BTF+0xe>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002386:	6802      	ldr	r2, [r0, #0]
 8002388:	6853      	ldr	r3, [r2, #4]
 800238a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800238e:	6053      	str	r3, [r2, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002390:	2311      	movs	r3, #17
 8002392:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002394:	2300      	movs	r3, #0
 8002396:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800239a:	2320      	movs	r3, #32
 800239c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80023a0:	f003 f824 	bl	80053ec <HAL_I2C_MasterTxCpltCallback>
 80023a4:	e7bd      	b.n	8002322 <I2C_MasterTransmit_BTF+0xe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023a6:	2300      	movs	r3, #0
 80023a8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80023ac:	f7ff ff0c 	bl	80021c8 <HAL_I2C_MemTxCpltCallback>
 80023b0:	e7b7      	b.n	8002322 <I2C_MasterTransmit_BTF+0xe>

080023b2 <HAL_I2C_MemRxCpltCallback>:
{
 80023b2:	4770      	bx	lr

080023b4 <I2C_MasterReceive_RXNE>:
{
 80023b4:	b508      	push	{r3, lr}
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80023b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b22      	cmp	r3, #34	; 0x22
 80023be:	d001      	beq.n	80023c4 <I2C_MasterReceive_RXNE+0x10>
}
 80023c0:	2000      	movs	r0, #0
 80023c2:	bd08      	pop	{r3, pc}
    tmp = hi2c->XferCount;
 80023c4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80023c6:	b29b      	uxth	r3, r3
    if(tmp > 3U)
 80023c8:	2b03      	cmp	r3, #3
 80023ca:	d914      	bls.n	80023f6 <I2C_MasterReceive_RXNE+0x42>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80023cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80023ce:	1c5a      	adds	r2, r3, #1
 80023d0:	6242      	str	r2, [r0, #36]	; 0x24
 80023d2:	6802      	ldr	r2, [r0, #0]
 80023d4:	6912      	ldr	r2, [r2, #16]
 80023d6:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80023d8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80023da:	b29b      	uxth	r3, r3
 80023dc:	3b01      	subs	r3, #1
 80023de:	b29b      	uxth	r3, r3
 80023e0:	8543      	strh	r3, [r0, #42]	; 0x2a
      if(hi2c->XferCount == 3)
 80023e2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d1ea      	bne.n	80023c0 <I2C_MasterReceive_RXNE+0xc>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80023ea:	6802      	ldr	r2, [r0, #0]
 80023ec:	6853      	ldr	r3, [r2, #4]
 80023ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023f2:	6053      	str	r3, [r2, #4]
 80023f4:	e7e4      	b.n	80023c0 <I2C_MasterReceive_RXNE+0xc>
    else if((tmp == 1U) || (tmp == 0U))
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d8e2      	bhi.n	80023c0 <I2C_MasterReceive_RXNE+0xc>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80023fa:	6802      	ldr	r2, [r0, #0]
 80023fc:	6813      	ldr	r3, [r2, #0]
 80023fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002402:	6013      	str	r3, [r2, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002404:	6802      	ldr	r2, [r0, #0]
 8002406:	6853      	ldr	r3, [r2, #4]
 8002408:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800240c:	6053      	str	r3, [r2, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800240e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	6242      	str	r2, [r0, #36]	; 0x24
 8002414:	6802      	ldr	r2, [r0, #0]
 8002416:	6912      	ldr	r2, [r2, #16]
 8002418:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800241a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800241c:	b29b      	uxth	r3, r3
 800241e:	3b01      	subs	r3, #1
 8002420:	b29b      	uxth	r3, r3
 8002422:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8002424:	2320      	movs	r3, #32
 8002426:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 800242a:	2300      	movs	r3, #0
 800242c:	6303      	str	r3, [r0, #48]	; 0x30
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800242e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b40      	cmp	r3, #64	; 0x40
 8002436:	d005      	beq.n	8002444 <I2C_MasterReceive_RXNE+0x90>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002438:	2300      	movs	r3, #0
 800243a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800243e:	f003 f80b 	bl	8005458 <HAL_I2C_MasterRxCpltCallback>
 8002442:	e7bd      	b.n	80023c0 <I2C_MasterReceive_RXNE+0xc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002444:	2300      	movs	r3, #0
 8002446:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 800244a:	f7ff ffb2 	bl	80023b2 <HAL_I2C_MemRxCpltCallback>
 800244e:	e7b7      	b.n	80023c0 <I2C_MasterReceive_RXNE+0xc>

08002450 <I2C_MasterReceive_BTF>:
{
 8002450:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002452:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 4U)
 8002454:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002456:	b29b      	uxth	r3, r3
 8002458:	2b04      	cmp	r3, #4
 800245a:	d014      	beq.n	8002486 <I2C_MasterReceive_BTF+0x36>
  else if(hi2c->XferCount == 3U)
 800245c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800245e:	b29b      	uxth	r3, r3
 8002460:	2b03      	cmp	r3, #3
 8002462:	d021      	beq.n	80024a8 <I2C_MasterReceive_BTF+0x58>
  else if(hi2c->XferCount == 2U)
 8002464:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002466:	b29b      	uxth	r3, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d033      	beq.n	80024d4 <I2C_MasterReceive_BTF+0x84>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800246c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800246e:	1c5a      	adds	r2, r3, #1
 8002470:	6242      	str	r2, [r0, #36]	; 0x24
 8002472:	6802      	ldr	r2, [r0, #0]
 8002474:	6912      	ldr	r2, [r2, #16]
 8002476:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002478:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800247a:	b29b      	uxth	r3, r3
 800247c:	3b01      	subs	r3, #1
 800247e:	b29b      	uxth	r3, r3
 8002480:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8002482:	2000      	movs	r0, #0
 8002484:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002486:	6802      	ldr	r2, [r0, #0]
 8002488:	6853      	ldr	r3, [r2, #4]
 800248a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800248e:	6053      	str	r3, [r2, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002490:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	6242      	str	r2, [r0, #36]	; 0x24
 8002496:	6802      	ldr	r2, [r0, #0]
 8002498:	6912      	ldr	r2, [r2, #16]
 800249a:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 800249c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800249e:	b29b      	uxth	r3, r3
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	8543      	strh	r3, [r0, #42]	; 0x2a
 80024a6:	e7ec      	b.n	8002482 <I2C_MasterReceive_BTF+0x32>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80024a8:	6802      	ldr	r2, [r0, #0]
 80024aa:	6853      	ldr	r3, [r2, #4]
 80024ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80024b0:	6053      	str	r3, [r2, #4]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80024b2:	6802      	ldr	r2, [r0, #0]
 80024b4:	6813      	ldr	r3, [r2, #0]
 80024b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80024ba:	6013      	str	r3, [r2, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80024bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80024be:	1c5a      	adds	r2, r3, #1
 80024c0:	6242      	str	r2, [r0, #36]	; 0x24
 80024c2:	6802      	ldr	r2, [r0, #0]
 80024c4:	6912      	ldr	r2, [r2, #16]
 80024c6:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80024c8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	3b01      	subs	r3, #1
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	8543      	strh	r3, [r0, #42]	; 0x2a
 80024d2:	e7d6      	b.n	8002482 <I2C_MasterReceive_BTF+0x32>
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 80024d4:	3a01      	subs	r2, #1
 80024d6:	2a01      	cmp	r2, #1
 80024d8:	d92f      	bls.n	800253a <I2C_MasterReceive_BTF+0xea>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80024da:	6802      	ldr	r2, [r0, #0]
 80024dc:	6813      	ldr	r3, [r2, #0]
 80024de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024e2:	6013      	str	r3, [r2, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80024e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80024e6:	1c5a      	adds	r2, r3, #1
 80024e8:	6242      	str	r2, [r0, #36]	; 0x24
 80024ea:	6802      	ldr	r2, [r0, #0]
 80024ec:	6912      	ldr	r2, [r2, #16]
 80024ee:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80024f0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80024fa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80024fc:	1c5a      	adds	r2, r3, #1
 80024fe:	6242      	str	r2, [r0, #36]	; 0x24
 8002500:	6802      	ldr	r2, [r0, #0]
 8002502:	6912      	ldr	r2, [r2, #16]
 8002504:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002506:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002508:	b29b      	uxth	r3, r3
 800250a:	3b01      	subs	r3, #1
 800250c:	b29b      	uxth	r3, r3
 800250e:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002510:	6802      	ldr	r2, [r0, #0]
 8002512:	6853      	ldr	r3, [r2, #4]
 8002514:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002518:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800251a:	2320      	movs	r3, #32
 800251c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8002520:	2300      	movs	r3, #0
 8002522:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002524:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b40      	cmp	r3, #64	; 0x40
 800252c:	d010      	beq.n	8002550 <I2C_MasterReceive_BTF+0x100>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800252e:	2300      	movs	r3, #0
 8002530:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002534:	f002 ff90 	bl	8005458 <HAL_I2C_MasterRxCpltCallback>
 8002538:	e7a3      	b.n	8002482 <I2C_MasterReceive_BTF+0x32>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800253a:	6802      	ldr	r2, [r0, #0]
 800253c:	6813      	ldr	r3, [r2, #0]
 800253e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002542:	6013      	str	r3, [r2, #0]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002544:	6802      	ldr	r2, [r0, #0]
 8002546:	6813      	ldr	r3, [r2, #0]
 8002548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	e7c9      	b.n	80024e4 <I2C_MasterReceive_BTF+0x94>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002550:	2300      	movs	r3, #0
 8002552:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002556:	f7ff ff2c 	bl	80023b2 <HAL_I2C_MemRxCpltCallback>
 800255a:	e792      	b.n	8002482 <I2C_MasterReceive_BTF+0x32>

0800255c <HAL_I2C_ErrorCallback>:
{
 800255c:	4770      	bx	lr

0800255e <HAL_I2C_AbortCpltCallback>:
{
 800255e:	4770      	bx	lr

08002560 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002560:	b510      	push	{r4, lr}
 8002562:	4604      	mov	r4, r0
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8002564:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002568:	3b29      	subs	r3, #41	; 0x29
 800256a:	2b01      	cmp	r3, #1
 800256c:	d937      	bls.n	80025de <I2C_ITError+0x7e>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 800256e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b60      	cmp	r3, #96	; 0x60
 8002576:	d007      	beq.n	8002588 <I2C_ITError+0x28>
 8002578:	6803      	ldr	r3, [r0, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002580:	d102      	bne.n	8002588 <I2C_ITError+0x28>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002582:	2320      	movs	r3, #32
 8002584:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8002588:	2300      	movs	r3, #0
 800258a:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800258c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002590:	6822      	ldr	r2, [r4, #0]
 8002592:	6813      	ldr	r3, [r2, #0]
 8002594:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002598:	6013      	str	r3, [r2, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800259a:	6823      	ldr	r3, [r4, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80025a2:	d03f      	beq.n	8002624 <I2C_ITError+0xc4>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025aa:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80025ac:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80025ae:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d018      	beq.n	80025ea <I2C_ITError+0x8a>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80025b8:	4b3a      	ldr	r3, [pc, #232]	; (80026a4 <I2C_ITError+0x144>)
 80025ba:	6513      	str	r3, [r2, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80025bc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80025be:	f7ff f98b 	bl	80018d8 <HAL_DMA_Abort_IT>
 80025c2:	2800      	cmp	r0, #0
 80025c4:	d03f      	beq.n	8002646 <I2C_ITError+0xe6>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80025c6:	6822      	ldr	r2, [r4, #0]
 80025c8:	6813      	ldr	r3, [r2, #0]
 80025ca:	f023 0301 	bic.w	r3, r3, #1
 80025ce:	6013      	str	r3, [r2, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80025d0:	2320      	movs	r3, #32
 80025d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80025d6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80025d8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80025da:	4798      	blx	r3
 80025dc:	e033      	b.n	8002646 <I2C_ITError+0xe6>
    hi2c->PreviousState = I2C_STATE_NONE;
 80025de:	2300      	movs	r3, #0
 80025e0:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80025e2:	2328      	movs	r3, #40	; 0x28
 80025e4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 80025e8:	e7d2      	b.n	8002590 <I2C_ITError+0x30>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80025ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025ec:	4a2d      	ldr	r2, [pc, #180]	; (80026a4 <I2C_ITError+0x144>)
 80025ee:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80025f0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80025f2:	f7ff f971 	bl	80018d8 <HAL_DMA_Abort_IT>
 80025f6:	b330      	cbz	r0, 8002646 <I2C_ITError+0xe6>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80025f8:	6823      	ldr	r3, [r4, #0]
 80025fa:	695a      	ldr	r2, [r3, #20]
 80025fc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002600:	d004      	beq.n	800260c <I2C_ITError+0xac>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002602:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002604:	1c51      	adds	r1, r2, #1
 8002606:	6261      	str	r1, [r4, #36]	; 0x24
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	7013      	strb	r3, [r2, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800260c:	6822      	ldr	r2, [r4, #0]
 800260e:	6813      	ldr	r3, [r2, #0]
 8002610:	f023 0301 	bic.w	r3, r3, #1
 8002614:	6013      	str	r3, [r2, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002616:	2320      	movs	r3, #32
 8002618:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800261c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800261e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002620:	4798      	blx	r3
 8002622:	e010      	b.n	8002646 <I2C_ITError+0xe6>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002624:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	2a60      	cmp	r2, #96	; 0x60
 800262c:	d011      	beq.n	8002652 <I2C_ITError+0xf2>
    HAL_I2C_AbortCpltCallback(hi2c);
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800262e:	695a      	ldr	r2, [r3, #20]
 8002630:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002634:	d004      	beq.n	8002640 <I2C_ITError+0xe0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002636:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002638:	1c51      	adds	r1, r2, #1
 800263a:	6261      	str	r1, [r4, #36]	; 0x24
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	7013      	strb	r3, [r2, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 8002640:	4620      	mov	r0, r4
 8002642:	f7ff ff8b 	bl	800255c <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8002646:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b28      	cmp	r3, #40	; 0x28
 800264e:	d017      	beq.n	8002680 <I2C_ITError+0x120>
 8002650:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002652:	2220      	movs	r2, #32
 8002654:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002658:	2200      	movs	r2, #0
 800265a:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800265c:	695a      	ldr	r2, [r3, #20]
 800265e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002662:	d004      	beq.n	800266e <I2C_ITError+0x10e>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002664:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002666:	1c51      	adds	r1, r2, #1
 8002668:	6261      	str	r1, [r4, #36]	; 0x24
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 800266e:	6822      	ldr	r2, [r4, #0]
 8002670:	6813      	ldr	r3, [r2, #0]
 8002672:	f023 0301 	bic.w	r3, r3, #1
 8002676:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002678:	4620      	mov	r0, r4
 800267a:	f7ff ff70 	bl	800255e <HAL_I2C_AbortCpltCallback>
 800267e:	e7e2      	b.n	8002646 <I2C_ITError+0xe6>
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8002680:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002682:	f013 0f04 	tst.w	r3, #4
 8002686:	d0e3      	beq.n	8002650 <I2C_ITError+0xf0>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002688:	4b07      	ldr	r3, [pc, #28]	; (80026a8 <I2C_ITError+0x148>)
 800268a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800268c:	2300      	movs	r3, #0
 800268e:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8002690:	2220      	movs	r2, #32
 8002692:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002696:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 800269a:	4620      	mov	r0, r4
 800269c:	f7ff fd49 	bl	8002132 <HAL_I2C_ListenCpltCallback>
  }
}
 80026a0:	e7d6      	b.n	8002650 <I2C_ITError+0xf0>
 80026a2:	bf00      	nop
 80026a4:	080029ed 	.word	0x080029ed
 80026a8:	ffff0000 	.word	0xffff0000

080026ac <I2C_Slave_STOPF>:
{
 80026ac:	b510      	push	{r4, lr}
 80026ae:	b082      	sub	sp, #8
  uint32_t CurrentState = hi2c->State;
 80026b0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80026b4:	b2db      	uxtb	r3, r3
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80026b6:	6801      	ldr	r1, [r0, #0]
 80026b8:	684a      	ldr	r2, [r1, #4]
 80026ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80026be:	604a      	str	r2, [r1, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80026c0:	2200      	movs	r2, #0
 80026c2:	9201      	str	r2, [sp, #4]
 80026c4:	6802      	ldr	r2, [r0, #0]
 80026c6:	6951      	ldr	r1, [r2, #20]
 80026c8:	9101      	str	r1, [sp, #4]
 80026ca:	6811      	ldr	r1, [r2, #0]
 80026cc:	f041 0101 	orr.w	r1, r1, #1
 80026d0:	6011      	str	r1, [r2, #0]
 80026d2:	9a01      	ldr	r2, [sp, #4]
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80026d4:	6801      	ldr	r1, [r0, #0]
 80026d6:	680a      	ldr	r2, [r1, #0]
 80026d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026dc:	600a      	str	r2, [r1, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80026de:	6801      	ldr	r1, [r0, #0]
 80026e0:	684a      	ldr	r2, [r1, #4]
 80026e2:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80026e6:	d00e      	beq.n	8002706 <I2C_Slave_STOPF+0x5a>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80026e8:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	2a22      	cmp	r2, #34	; 0x22
 80026f0:	d044      	beq.n	800277c <I2C_Slave_STOPF+0xd0>
 80026f2:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	2a2a      	cmp	r2, #42	; 0x2a
 80026fa:	d03f      	beq.n	800277c <I2C_Slave_STOPF+0xd0>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80026fc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80026fe:	6812      	ldr	r2, [r2, #0]
 8002700:	6852      	ldr	r2, [r2, #4]
 8002702:	b292      	uxth	r2, r2
 8002704:	8542      	strh	r2, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8002706:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002708:	b292      	uxth	r2, r2
 800270a:	b302      	cbz	r2, 800274e <I2C_Slave_STOPF+0xa2>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800270c:	694a      	ldr	r2, [r1, #20]
 800270e:	f012 0f04 	tst.w	r2, #4
 8002712:	d009      	beq.n	8002728 <I2C_Slave_STOPF+0x7c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002714:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002716:	1c54      	adds	r4, r2, #1
 8002718:	6244      	str	r4, [r0, #36]	; 0x24
 800271a:	6909      	ldr	r1, [r1, #16]
 800271c:	7011      	strb	r1, [r2, #0]
      hi2c->XferCount--;
 800271e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002720:	b292      	uxth	r2, r2
 8002722:	3a01      	subs	r2, #1
 8002724:	b292      	uxth	r2, r2
 8002726:	8542      	strh	r2, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002728:	6802      	ldr	r2, [r0, #0]
 800272a:	6951      	ldr	r1, [r2, #20]
 800272c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002730:	d009      	beq.n	8002746 <I2C_Slave_STOPF+0x9a>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002732:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002734:	1c4c      	adds	r4, r1, #1
 8002736:	6244      	str	r4, [r0, #36]	; 0x24
 8002738:	6912      	ldr	r2, [r2, #16]
 800273a:	700a      	strb	r2, [r1, #0]
      hi2c->XferCount--;
 800273c:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800273e:	b292      	uxth	r2, r2
 8002740:	3a01      	subs	r2, #1
 8002742:	b292      	uxth	r2, r2
 8002744:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002746:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002748:	f042 0204 	orr.w	r2, r2, #4
 800274c:	6402      	str	r2, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800274e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002750:	b9d2      	cbnz	r2, 8002788 <I2C_Slave_STOPF+0xdc>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8002752:	2b28      	cmp	r3, #40	; 0x28
 8002754:	d01b      	beq.n	800278e <I2C_Slave_STOPF+0xe2>
 8002756:	2b2a      	cmp	r3, #42	; 0x2a
 8002758:	d019      	beq.n	800278e <I2C_Slave_STOPF+0xe2>
 800275a:	2b29      	cmp	r3, #41	; 0x29
 800275c:	d017      	beq.n	800278e <I2C_Slave_STOPF+0xe2>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800275e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002760:	2a22      	cmp	r2, #34	; 0x22
 8002762:	d001      	beq.n	8002768 <I2C_Slave_STOPF+0xbc>
 8002764:	2b22      	cmp	r3, #34	; 0x22
 8002766:	d11d      	bne.n	80027a4 <I2C_Slave_STOPF+0xf8>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002768:	2300      	movs	r3, #0
 800276a:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800276c:	2220      	movs	r2, #32
 800276e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002772:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002776:	f002 fe89 	bl	800548c <HAL_I2C_SlaveRxCpltCallback>
 800277a:	e013      	b.n	80027a4 <I2C_Slave_STOPF+0xf8>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800277c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	6852      	ldr	r2, [r2, #4]
 8002782:	b292      	uxth	r2, r2
 8002784:	8542      	strh	r2, [r0, #42]	; 0x2a
 8002786:	e7be      	b.n	8002706 <I2C_Slave_STOPF+0x5a>
    I2C_ITError(hi2c);
 8002788:	f7ff feea 	bl	8002560 <I2C_ITError>
 800278c:	e00a      	b.n	80027a4 <I2C_Slave_STOPF+0xf8>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800278e:	4b07      	ldr	r3, [pc, #28]	; (80027ac <I2C_Slave_STOPF+0x100>)
 8002790:	62c3      	str	r3, [r0, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002792:	2300      	movs	r3, #0
 8002794:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002796:	2220      	movs	r2, #32
 8002798:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800279c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80027a0:	f7ff fcc7 	bl	8002132 <HAL_I2C_ListenCpltCallback>
}
 80027a4:	2000      	movs	r0, #0
 80027a6:	b002      	add	sp, #8
 80027a8:	bd10      	pop	{r4, pc}
 80027aa:	bf00      	nop
 80027ac:	ffff0000 	.word	0xffff0000

080027b0 <HAL_I2C_EV_IRQHandler>:
{
 80027b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b2:	4605      	mov	r5, r0
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80027b4:	6803      	ldr	r3, [r0, #0]
 80027b6:	699f      	ldr	r7, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80027b8:	695c      	ldr	r4, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 80027ba:	685e      	ldr	r6, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 80027bc:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80027c0:	b2db      	uxtb	r3, r3
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80027c2:	2b10      	cmp	r3, #16
 80027c4:	d025      	beq.n	8002812 <HAL_I2C_EV_IRQHandler+0x62>
 80027c6:	2b40      	cmp	r3, #64	; 0x40
 80027c8:	d023      	beq.n	8002812 <HAL_I2C_EV_IRQHandler+0x62>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80027ca:	4b4c      	ldr	r3, [pc, #304]	; (80028fc <HAL_I2C_EV_IRQHandler+0x14c>)
 80027cc:	4023      	ands	r3, r4
 80027ce:	b113      	cbz	r3, 80027d6 <HAL_I2C_EV_IRQHandler+0x26>
 80027d0:	f416 7f00 	tst.w	r6, #512	; 0x200
 80027d4:	d16e      	bne.n	80028b4 <HAL_I2C_EV_IRQHandler+0x104>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80027d6:	4b4a      	ldr	r3, [pc, #296]	; (8002900 <HAL_I2C_EV_IRQHandler+0x150>)
 80027d8:	4023      	ands	r3, r4
 80027da:	b113      	cbz	r3, 80027e2 <HAL_I2C_EV_IRQHandler+0x32>
 80027dc:	f416 7f00 	tst.w	r6, #512	; 0x200
 80027e0:	d16b      	bne.n	80028ba <HAL_I2C_EV_IRQHandler+0x10a>
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80027e2:	4b48      	ldr	r3, [pc, #288]	; (8002904 <HAL_I2C_EV_IRQHandler+0x154>)
 80027e4:	403b      	ands	r3, r7
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d06f      	beq.n	80028ca <HAL_I2C_EV_IRQHandler+0x11a>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80027ea:	4b47      	ldr	r3, [pc, #284]	; (8002908 <HAL_I2C_EV_IRQHandler+0x158>)
 80027ec:	4023      	ands	r3, r4
 80027ee:	b133      	cbz	r3, 80027fe <HAL_I2C_EV_IRQHandler+0x4e>
 80027f0:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80027f4:	d003      	beq.n	80027fe <HAL_I2C_EV_IRQHandler+0x4e>
 80027f6:	4b45      	ldr	r3, [pc, #276]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 80027f8:	4023      	ands	r3, r4
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d061      	beq.n	80028c2 <HAL_I2C_EV_IRQHandler+0x112>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80027fe:	4b43      	ldr	r3, [pc, #268]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 8002800:	4023      	ands	r3, r4
 8002802:	b353      	cbz	r3, 800285a <HAL_I2C_EV_IRQHandler+0xaa>
 8002804:	f416 7f00 	tst.w	r6, #512	; 0x200
 8002808:	d027      	beq.n	800285a <HAL_I2C_EV_IRQHandler+0xaa>
        I2C_SlaveTransmit_BTF(hi2c);
 800280a:	4628      	mov	r0, r5
 800280c:	f7ff fb7f 	bl	8001f0e <I2C_SlaveTransmit_BTF>
 8002810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002812:	f014 1f01 	tst.w	r4, #65537	; 0x10001
 8002816:	d002      	beq.n	800281e <HAL_I2C_EV_IRQHandler+0x6e>
 8002818:	f416 7f00 	tst.w	r6, #512	; 0x200
 800281c:	d11e      	bne.n	800285c <HAL_I2C_EV_IRQHandler+0xac>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800281e:	4b3c      	ldr	r3, [pc, #240]	; (8002910 <HAL_I2C_EV_IRQHandler+0x160>)
 8002820:	4023      	ands	r3, r4
 8002822:	b113      	cbz	r3, 800282a <HAL_I2C_EV_IRQHandler+0x7a>
 8002824:	f416 7f00 	tst.w	r6, #512	; 0x200
 8002828:	d11c      	bne.n	8002864 <HAL_I2C_EV_IRQHandler+0xb4>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800282a:	4b34      	ldr	r3, [pc, #208]	; (80028fc <HAL_I2C_EV_IRQHandler+0x14c>)
 800282c:	4023      	ands	r3, r4
 800282e:	b113      	cbz	r3, 8002836 <HAL_I2C_EV_IRQHandler+0x86>
 8002830:	f416 7f00 	tst.w	r6, #512	; 0x200
 8002834:	d11a      	bne.n	800286c <HAL_I2C_EV_IRQHandler+0xbc>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002836:	4b33      	ldr	r3, [pc, #204]	; (8002904 <HAL_I2C_EV_IRQHandler+0x154>)
 8002838:	403b      	ands	r3, r7
 800283a:	b31b      	cbz	r3, 8002884 <HAL_I2C_EV_IRQHandler+0xd4>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800283c:	4b32      	ldr	r3, [pc, #200]	; (8002908 <HAL_I2C_EV_IRQHandler+0x158>)
 800283e:	4023      	ands	r3, r4
 8002840:	b12b      	cbz	r3, 800284e <HAL_I2C_EV_IRQHandler+0x9e>
 8002842:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8002846:	d002      	beq.n	800284e <HAL_I2C_EV_IRQHandler+0x9e>
 8002848:	4b30      	ldr	r3, [pc, #192]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 800284a:	4023      	ands	r3, r4
 800284c:	b193      	cbz	r3, 8002874 <HAL_I2C_EV_IRQHandler+0xc4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800284e:	4b2f      	ldr	r3, [pc, #188]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 8002850:	4023      	ands	r3, r4
 8002852:	b113      	cbz	r3, 800285a <HAL_I2C_EV_IRQHandler+0xaa>
 8002854:	f416 7f00 	tst.w	r6, #512	; 0x200
 8002858:	d110      	bne.n	800287c <HAL_I2C_EV_IRQHandler+0xcc>
 800285a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      I2C_Master_SB(hi2c);
 800285c:	4628      	mov	r0, r5
 800285e:	f7ff fa25 	bl	8001cac <I2C_Master_SB>
 8002862:	e7e8      	b.n	8002836 <HAL_I2C_EV_IRQHandler+0x86>
      I2C_Master_ADD10(hi2c);
 8002864:	4628      	mov	r0, r5
 8002866:	f7ff fa66 	bl	8001d36 <I2C_Master_ADD10>
 800286a:	e7e4      	b.n	8002836 <HAL_I2C_EV_IRQHandler+0x86>
      I2C_Master_ADDR(hi2c);
 800286c:	4628      	mov	r0, r5
 800286e:	f7ff fa68 	bl	8001d42 <I2C_Master_ADDR>
 8002872:	e7e0      	b.n	8002836 <HAL_I2C_EV_IRQHandler+0x86>
        I2C_MasterTransmit_TXE(hi2c);
 8002874:	4628      	mov	r0, r5
 8002876:	f7ff fca8 	bl	80021ca <I2C_MasterTransmit_TXE>
 800287a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        I2C_MasterTransmit_BTF(hi2c);
 800287c:	4628      	mov	r0, r5
 800287e:	f7ff fd49 	bl	8002314 <I2C_MasterTransmit_BTF>
 8002882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002884:	4b23      	ldr	r3, [pc, #140]	; (8002914 <HAL_I2C_EV_IRQHandler+0x164>)
 8002886:	4023      	ands	r3, r4
 8002888:	b12b      	cbz	r3, 8002896 <HAL_I2C_EV_IRQHandler+0xe6>
 800288a:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800288e:	d002      	beq.n	8002896 <HAL_I2C_EV_IRQHandler+0xe6>
 8002890:	4b1e      	ldr	r3, [pc, #120]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 8002892:	4023      	ands	r3, r4
 8002894:	b153      	cbz	r3, 80028ac <HAL_I2C_EV_IRQHandler+0xfc>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002896:	4b1d      	ldr	r3, [pc, #116]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 8002898:	4023      	ands	r3, r4
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0dd      	beq.n	800285a <HAL_I2C_EV_IRQHandler+0xaa>
 800289e:	f416 7f00 	tst.w	r6, #512	; 0x200
 80028a2:	d0da      	beq.n	800285a <HAL_I2C_EV_IRQHandler+0xaa>
        I2C_MasterReceive_BTF(hi2c);
 80028a4:	4628      	mov	r0, r5
 80028a6:	f7ff fdd3 	bl	8002450 <I2C_MasterReceive_BTF>
 80028aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        I2C_MasterReceive_RXNE(hi2c);
 80028ac:	4628      	mov	r0, r5
 80028ae:	f7ff fd81 	bl	80023b4 <I2C_MasterReceive_RXNE>
 80028b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      I2C_Slave_ADDR(hi2c);
 80028b4:	f7ff fc29 	bl	800210a <I2C_Slave_ADDR>
 80028b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      I2C_Slave_STOPF(hi2c);
 80028ba:	4628      	mov	r0, r5
 80028bc:	f7ff fef6 	bl	80026ac <I2C_Slave_STOPF>
 80028c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        I2C_SlaveTransmit_TXE(hi2c);
 80028c2:	4628      	mov	r0, r5
 80028c4:	f7ff fbd2 	bl	800206c <I2C_SlaveTransmit_TXE>
 80028c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80028ca:	4b12      	ldr	r3, [pc, #72]	; (8002914 <HAL_I2C_EV_IRQHandler+0x164>)
 80028cc:	4023      	ands	r3, r4
 80028ce:	b12b      	cbz	r3, 80028dc <HAL_I2C_EV_IRQHandler+0x12c>
 80028d0:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80028d4:	d002      	beq.n	80028dc <HAL_I2C_EV_IRQHandler+0x12c>
 80028d6:	4b0d      	ldr	r3, [pc, #52]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 80028d8:	4023      	ands	r3, r4
 80028da:	b153      	cbz	r3, 80028f2 <HAL_I2C_EV_IRQHandler+0x142>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80028dc:	4b0b      	ldr	r3, [pc, #44]	; (800290c <HAL_I2C_EV_IRQHandler+0x15c>)
 80028de:	4023      	ands	r3, r4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0ba      	beq.n	800285a <HAL_I2C_EV_IRQHandler+0xaa>
 80028e4:	f416 7f00 	tst.w	r6, #512	; 0x200
 80028e8:	d0b7      	beq.n	800285a <HAL_I2C_EV_IRQHandler+0xaa>
        I2C_SlaveReceive_BTF(hi2c);
 80028ea:	4628      	mov	r0, r5
 80028ec:	f7ff fb1f 	bl	8001f2e <I2C_SlaveReceive_BTF>
}
 80028f0:	e7b3      	b.n	800285a <HAL_I2C_EV_IRQHandler+0xaa>
        I2C_SlaveReceive_RXNE(hi2c);
 80028f2:	4628      	mov	r0, r5
 80028f4:	f7ff fbe2 	bl	80020bc <I2C_SlaveReceive_RXNE>
 80028f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028fa:	bf00      	nop
 80028fc:	00010002 	.word	0x00010002
 8002900:	00010010 	.word	0x00010010
 8002904:	00100004 	.word	0x00100004
 8002908:	00010080 	.word	0x00010080
 800290c:	00010004 	.word	0x00010004
 8002910:	00010008 	.word	0x00010008
 8002914:	00010040 	.word	0x00010040

08002918 <HAL_I2C_ER_IRQHandler>:
{
 8002918:	b570      	push	{r4, r5, r6, lr}
 800291a:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800291c:	6803      	ldr	r3, [r0, #0]
 800291e:	695d      	ldr	r5, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002920:	685e      	ldr	r6, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002922:	4a31      	ldr	r2, [pc, #196]	; (80029e8 <HAL_I2C_ER_IRQHandler+0xd0>)
 8002924:	4215      	tst	r5, r2
 8002926:	d009      	beq.n	800293c <HAL_I2C_ER_IRQHandler+0x24>
 8002928:	f416 7f80 	tst.w	r6, #256	; 0x100
 800292c:	d006      	beq.n	800293c <HAL_I2C_ER_IRQHandler+0x24>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800292e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002930:	f042 0201 	orr.w	r2, r2, #1
 8002934:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002936:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800293a:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800293c:	f415 3f81 	tst.w	r5, #66048	; 0x10200
 8002940:	d00a      	beq.n	8002958 <HAL_I2C_ER_IRQHandler+0x40>
 8002942:	f416 7f80 	tst.w	r6, #256	; 0x100
 8002946:	d007      	beq.n	8002958 <HAL_I2C_ER_IRQHandler+0x40>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002948:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800294a:	f043 0302 	orr.w	r3, r3, #2
 800294e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002950:	6823      	ldr	r3, [r4, #0]
 8002952:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002956:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002958:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 800295c:	d01a      	beq.n	8002994 <HAL_I2C_ER_IRQHandler+0x7c>
 800295e:	f416 7f80 	tst.w	r6, #256	; 0x100
 8002962:	d017      	beq.n	8002994 <HAL_I2C_ER_IRQHandler+0x7c>
    tmp1 = hi2c->Mode;
 8002964:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8002968:	b2db      	uxtb	r3, r3
    tmp2 = hi2c->XferCount;
 800296a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800296c:	b291      	uxth	r1, r2
    tmp3 = hi2c->State;
 800296e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002972:	b2d2      	uxtb	r2, r2
    tmp4 = hi2c->PreviousState;
 8002974:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002976:	2b20      	cmp	r3, #32
 8002978:	d01d      	beq.n	80029b6 <HAL_I2C_ER_IRQHandler+0x9e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800297a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800297c:	f043 0304 	orr.w	r3, r3, #4
 8002980:	6423      	str	r3, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002982:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b10      	cmp	r3, #16
 800298a:	d022      	beq.n	80029d2 <HAL_I2C_ER_IRQHandler+0xba>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002992:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002994:	f415 3f84 	tst.w	r5, #67584	; 0x10800
 8002998:	d00a      	beq.n	80029b0 <HAL_I2C_ER_IRQHandler+0x98>
 800299a:	f416 7f80 	tst.w	r6, #256	; 0x100
 800299e:	d007      	beq.n	80029b0 <HAL_I2C_ER_IRQHandler+0x98>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80029a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029a2:	f043 0308 	orr.w	r3, r3, #8
 80029a6:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80029a8:	6823      	ldr	r3, [r4, #0]
 80029aa:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80029ae:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80029b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80029b2:	b9a3      	cbnz	r3, 80029de <HAL_I2C_ER_IRQHandler+0xc6>
 80029b4:	bd70      	pop	{r4, r5, r6, pc}
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80029b6:	2900      	cmp	r1, #0
 80029b8:	d1df      	bne.n	800297a <HAL_I2C_ER_IRQHandler+0x62>
 80029ba:	2a21      	cmp	r2, #33	; 0x21
 80029bc:	d005      	beq.n	80029ca <HAL_I2C_ER_IRQHandler+0xb2>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80029be:	2a29      	cmp	r2, #41	; 0x29
 80029c0:	d003      	beq.n	80029ca <HAL_I2C_ER_IRQHandler+0xb2>
 80029c2:	2a28      	cmp	r2, #40	; 0x28
 80029c4:	d1d9      	bne.n	800297a <HAL_I2C_ER_IRQHandler+0x62>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80029c6:	2821      	cmp	r0, #33	; 0x21
 80029c8:	d1d7      	bne.n	800297a <HAL_I2C_ER_IRQHandler+0x62>
      I2C_Slave_AF(hi2c);
 80029ca:	4620      	mov	r0, r4
 80029cc:	f7ff fbb2 	bl	8002134 <I2C_Slave_AF>
 80029d0:	e7e0      	b.n	8002994 <HAL_I2C_ER_IRQHandler+0x7c>
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80029d2:	6822      	ldr	r2, [r4, #0]
 80029d4:	6813      	ldr	r3, [r2, #0]
 80029d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029da:	6013      	str	r3, [r2, #0]
 80029dc:	e7d6      	b.n	800298c <HAL_I2C_ER_IRQHandler+0x74>
    I2C_ITError(hi2c);
 80029de:	4620      	mov	r0, r4
 80029e0:	f7ff fdbe 	bl	8002560 <I2C_ITError>
}
 80029e4:	e7e6      	b.n	80029b4 <HAL_I2C_ER_IRQHandler+0x9c>
 80029e6:	bf00      	nop
 80029e8:	00010100 	.word	0x00010100

080029ec <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80029ec:	b508      	push	{r3, lr}
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029ee:	6b80      	ldr	r0, [r0, #56]	; 0x38
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029f0:	6802      	ldr	r2, [r0, #0]
 80029f2:	6813      	ldr	r3, [r2, #0]
 80029f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029f8:	6013      	str	r3, [r2, #0]

  hi2c->XferCount = 0U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	8543      	strh	r3, [r0, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 80029fe:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002a00:	6513      	str	r3, [r2, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002a02:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002a04:	6513      	str	r3, [r2, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002a06:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b60      	cmp	r3, #96	; 0x60
 8002a0e:	d00d      	beq.n	8002a2c <I2C_DMAAbort+0x40>
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
  }
  else
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002a10:	2320      	movs	r3, #32
 8002a12:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a16:	2300      	movs	r3, #0
 8002a18:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8002a1c:	6802      	ldr	r2, [r0, #0]
 8002a1e:	6813      	ldr	r3, [r2, #0]
 8002a20:	f023 0301 	bic.w	r3, r3, #1
 8002a24:	6013      	str	r3, [r2, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
 8002a26:	f7ff fd99 	bl	800255c <HAL_I2C_ErrorCallback>
 8002a2a:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002a2c:	2320      	movs	r3, #32
 8002a2e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a32:	2300      	movs	r3, #0
 8002a34:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a38:	6403      	str	r3, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8002a3a:	6802      	ldr	r2, [r0, #0]
 8002a3c:	6813      	ldr	r3, [r2, #0]
 8002a3e:	f023 0301 	bic.w	r3, r3, #1
 8002a42:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002a44:	f7ff fd8b 	bl	800255e <HAL_I2C_AbortCpltCallback>
 8002a48:	bd08      	pop	{r3, pc}
	...

08002a4c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a4c:	b510      	push	{r4, lr}
 8002a4e:	b082      	sub	sp, #8
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a50:	2300      	movs	r3, #0
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	4b19      	ldr	r3, [pc, #100]	; (8002abc <HAL_PWREx_EnableOverDrive+0x70>)
 8002a56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a5c:	641a      	str	r2, [r3, #64]	; 0x40
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a68:	2201      	movs	r2, #1
 8002a6a:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <HAL_PWREx_EnableOverDrive+0x74>)
 8002a6c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a6e:	f7fe fa8b 	bl	8000f88 <HAL_GetTick>
 8002a72:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a74:	4b13      	ldr	r3, [pc, #76]	; (8002ac4 <HAL_PWREx_EnableOverDrive+0x78>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002a7c:	d108      	bne.n	8002a90 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a7e:	f7fe fa83 	bl	8000f88 <HAL_GetTick>
 8002a82:	1b00      	subs	r0, r0, r4
 8002a84:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002a88:	d9f4      	bls.n	8002a74 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8002a8a:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8002a8c:	b002      	add	sp, #8
 8002a8e:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a90:	2201      	movs	r2, #1
 8002a92:	4b0d      	ldr	r3, [pc, #52]	; (8002ac8 <HAL_PWREx_EnableOverDrive+0x7c>)
 8002a94:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8002a96:	f7fe fa77 	bl	8000f88 <HAL_GetTick>
 8002a9a:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a9c:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <HAL_PWREx_EnableOverDrive+0x78>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002aa4:	d107      	bne.n	8002ab6 <HAL_PWREx_EnableOverDrive+0x6a>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002aa6:	f7fe fa6f 	bl	8000f88 <HAL_GetTick>
 8002aaa:	1b00      	subs	r0, r0, r4
 8002aac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002ab0:	d9f4      	bls.n	8002a9c <HAL_PWREx_EnableOverDrive+0x50>
      return HAL_TIMEOUT;
 8002ab2:	2003      	movs	r0, #3
 8002ab4:	e7ea      	b.n	8002a8c <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	e7e8      	b.n	8002a8c <HAL_PWREx_EnableOverDrive+0x40>
 8002aba:	bf00      	nop
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	420e0040 	.word	0x420e0040
 8002ac4:	40007000 	.word	0x40007000
 8002ac8:	420e0044 	.word	0x420e0044

08002acc <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002acc:	2800      	cmp	r0, #0
 8002ace:	f000 809d 	beq.w	8002c0c <HAL_RCC_ClockConfig+0x140>
{
 8002ad2:	b570      	push	{r4, r5, r6, lr}
 8002ad4:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad6:	4b4f      	ldr	r3, [pc, #316]	; (8002c14 <HAL_RCC_ClockConfig+0x148>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	428b      	cmp	r3, r1
 8002ae0:	d209      	bcs.n	8002af6 <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae2:	b2cb      	uxtb	r3, r1
 8002ae4:	4a4b      	ldr	r2, [pc, #300]	; (8002c14 <HAL_RCC_ClockConfig+0x148>)
 8002ae6:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae8:	6813      	ldr	r3, [r2, #0]
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	4299      	cmp	r1, r3
 8002af0:	d001      	beq.n	8002af6 <HAL_RCC_ClockConfig+0x2a>
    {
      return HAL_ERROR;
 8002af2:	2001      	movs	r0, #1
 8002af4:	bd70      	pop	{r4, r5, r6, pc}
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	f013 0f02 	tst.w	r3, #2
 8002afc:	d017      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002afe:	f013 0f04 	tst.w	r3, #4
 8002b02:	d004      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b04:	4a44      	ldr	r2, [pc, #272]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b06:	6893      	ldr	r3, [r2, #8]
 8002b08:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b0c:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b0e:	6823      	ldr	r3, [r4, #0]
 8002b10:	f013 0f08 	tst.w	r3, #8
 8002b14:	d004      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b16:	4a40      	ldr	r2, [pc, #256]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b18:	6893      	ldr	r3, [r2, #8]
 8002b1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b20:	4a3d      	ldr	r2, [pc, #244]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b22:	6893      	ldr	r3, [r2, #8]
 8002b24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b28:	68a0      	ldr	r0, [r4, #8]
 8002b2a:	4303      	orrs	r3, r0
 8002b2c:	6093      	str	r3, [r2, #8]
 8002b2e:	460d      	mov	r5, r1
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b30:	6823      	ldr	r3, [r4, #0]
 8002b32:	f013 0f01 	tst.w	r3, #1
 8002b36:	d032      	beq.n	8002b9e <HAL_RCC_ClockConfig+0xd2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b38:	6863      	ldr	r3, [r4, #4]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d021      	beq.n	8002b82 <HAL_RCC_ClockConfig+0xb6>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b3e:	1e9a      	subs	r2, r3, #2
 8002b40:	2a01      	cmp	r2, #1
 8002b42:	d925      	bls.n	8002b90 <HAL_RCC_ClockConfig+0xc4>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b44:	4a34      	ldr	r2, [pc, #208]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b46:	6812      	ldr	r2, [r2, #0]
 8002b48:	f012 0f02 	tst.w	r2, #2
 8002b4c:	d060      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x144>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b4e:	4932      	ldr	r1, [pc, #200]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b50:	688a      	ldr	r2, [r1, #8]
 8002b52:	f022 0203 	bic.w	r2, r2, #3
 8002b56:	4313      	orrs	r3, r2
 8002b58:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b5a:	f7fe fa15 	bl	8000f88 <HAL_GetTick>
 8002b5e:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b60:	4b2d      	ldr	r3, [pc, #180]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 030c 	and.w	r3, r3, #12
 8002b68:	6862      	ldr	r2, [r4, #4]
 8002b6a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002b6e:	d016      	beq.n	8002b9e <HAL_RCC_ClockConfig+0xd2>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b70:	f7fe fa0a 	bl	8000f88 <HAL_GetTick>
 8002b74:	1b80      	subs	r0, r0, r6
 8002b76:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b7a:	4298      	cmp	r0, r3
 8002b7c:	d9f0      	bls.n	8002b60 <HAL_RCC_ClockConfig+0x94>
      {
        return HAL_TIMEOUT;
 8002b7e:	2003      	movs	r0, #3
 8002b80:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b82:	4a25      	ldr	r2, [pc, #148]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002b8a:	d1e0      	bne.n	8002b4e <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b90:	4a21      	ldr	r2, [pc, #132]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002b92:	6812      	ldr	r2, [r2, #0]
 8002b94:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002b98:	d1d9      	bne.n	8002b4e <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8002b9a:	2001      	movs	r0, #1
 8002b9c:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b9e:	4b1d      	ldr	r3, [pc, #116]	; (8002c14 <HAL_RCC_ClockConfig+0x148>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	429d      	cmp	r5, r3
 8002ba8:	d209      	bcs.n	8002bbe <HAL_RCC_ClockConfig+0xf2>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002baa:	b2ea      	uxtb	r2, r5
 8002bac:	4b19      	ldr	r3, [pc, #100]	; (8002c14 <HAL_RCC_ClockConfig+0x148>)
 8002bae:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	429d      	cmp	r5, r3
 8002bb8:	d001      	beq.n	8002bbe <HAL_RCC_ClockConfig+0xf2>
    {
      return HAL_ERROR;
 8002bba:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 8002bbc:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bbe:	6823      	ldr	r3, [r4, #0]
 8002bc0:	f013 0f04 	tst.w	r3, #4
 8002bc4:	d006      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bc6:	4a14      	ldr	r2, [pc, #80]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002bc8:	6893      	ldr	r3, [r2, #8]
 8002bca:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002bce:	68e1      	ldr	r1, [r4, #12]
 8002bd0:	430b      	orrs	r3, r1
 8002bd2:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	f013 0f08 	tst.w	r3, #8
 8002bda:	d007      	beq.n	8002bec <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bdc:	4a0e      	ldr	r2, [pc, #56]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002bde:	6893      	ldr	r3, [r2, #8]
 8002be0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002be4:	6921      	ldr	r1, [r4, #16]
 8002be6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002bea:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bec:	f000 f840 	bl	8002c70 <HAL_RCC_GetSysClockFreq>
 8002bf0:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <HAL_RCC_ClockConfig+0x14c>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002bf8:	4a08      	ldr	r2, [pc, #32]	; (8002c1c <HAL_RCC_ClockConfig+0x150>)
 8002bfa:	5cd3      	ldrb	r3, [r2, r3]
 8002bfc:	40d8      	lsrs	r0, r3
 8002bfe:	4b08      	ldr	r3, [pc, #32]	; (8002c20 <HAL_RCC_ClockConfig+0x154>)
 8002c00:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c02:	2000      	movs	r0, #0
 8002c04:	f7fe f974 	bl	8000ef0 <HAL_InitTick>
  return HAL_OK;
 8002c08:	2000      	movs	r0, #0
 8002c0a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002c0c:	2001      	movs	r0, #1
 8002c0e:	4770      	bx	lr
        return HAL_ERROR;
 8002c10:	2001      	movs	r0, #1
 8002c12:	bd70      	pop	{r4, r5, r6, pc}
 8002c14:	40023c00 	.word	0x40023c00
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	08008768 	.word	0x08008768
 8002c20:	20000008 	.word	0x20000008

08002c24 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002c24:	4b01      	ldr	r3, [pc, #4]	; (8002c2c <HAL_RCC_GetHCLKFreq+0x8>)
 8002c26:	6818      	ldr	r0, [r3, #0]
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	20000008 	.word	0x20000008

08002c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c30:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c32:	f7ff fff7 	bl	8002c24 <HAL_RCC_GetHCLKFreq>
 8002c36:	4b04      	ldr	r3, [pc, #16]	; (8002c48 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002c3e:	4a03      	ldr	r2, [pc, #12]	; (8002c4c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002c40:	5cd3      	ldrb	r3, [r2, r3]
}
 8002c42:	40d8      	lsrs	r0, r3
 8002c44:	bd08      	pop	{r3, pc}
 8002c46:	bf00      	nop
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	08008778 	.word	0x08008778

08002c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c50:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c52:	f7ff ffe7 	bl	8002c24 <HAL_RCC_GetHCLKFreq>
 8002c56:	4b04      	ldr	r3, [pc, #16]	; (8002c68 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002c5e:	4a03      	ldr	r2, [pc, #12]	; (8002c6c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002c60:	5cd3      	ldrb	r3, [r2, r3]
}
 8002c62:	40d8      	lsrs	r0, r3
 8002c64:	bd08      	pop	{r3, pc}
 8002c66:	bf00      	nop
 8002c68:	40023800 	.word	0x40023800
 8002c6c:	08008778 	.word	0x08008778

08002c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c72:	4b5c      	ldr	r3, [pc, #368]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	2b08      	cmp	r3, #8
 8002c7c:	d006      	beq.n	8002c8c <HAL_RCC_GetSysClockFreq+0x1c>
 8002c7e:	2b0c      	cmp	r3, #12
 8002c80:	d05a      	beq.n	8002d38 <HAL_RCC_GetSysClockFreq+0xc8>
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	f000 80ac 	beq.w	8002de0 <HAL_RCC_GetSysClockFreq+0x170>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c88:	4857      	ldr	r0, [pc, #348]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x178>)
 8002c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c8c:	4b55      	ldr	r3, [pc, #340]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002c8e:	685a      	ldr	r2, [r3, #4]
 8002c90:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002c9a:	d02a      	beq.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c9c:	4b51      	ldr	r3, [pc, #324]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002ca4:	461e      	mov	r6, r3
 8002ca6:	2700      	movs	r7, #0
 8002ca8:	015c      	lsls	r4, r3, #5
 8002caa:	2500      	movs	r5, #0
 8002cac:	1ae4      	subs	r4, r4, r3
 8002cae:	eb65 0507 	sbc.w	r5, r5, r7
 8002cb2:	01a9      	lsls	r1, r5, #6
 8002cb4:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002cb8:	01a0      	lsls	r0, r4, #6
 8002cba:	1b00      	subs	r0, r0, r4
 8002cbc:	eb61 0105 	sbc.w	r1, r1, r5
 8002cc0:	00cb      	lsls	r3, r1, #3
 8002cc2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002cc6:	00c4      	lsls	r4, r0, #3
 8002cc8:	19a0      	adds	r0, r4, r6
 8002cca:	eb43 0107 	adc.w	r1, r3, r7
 8002cce:	024b      	lsls	r3, r1, #9
 8002cd0:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8002cd4:	0244      	lsls	r4, r0, #9
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	4619      	mov	r1, r3
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f7fd ff80 	bl	8000be0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ce0:	4b40      	ldr	r3, [pc, #256]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002ce8:	3301      	adds	r3, #1
 8002cea:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002cec:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cf2:	4b3c      	ldr	r3, [pc, #240]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002cfa:	461e      	mov	r6, r3
 8002cfc:	2700      	movs	r7, #0
 8002cfe:	015c      	lsls	r4, r3, #5
 8002d00:	2500      	movs	r5, #0
 8002d02:	1ae4      	subs	r4, r4, r3
 8002d04:	eb65 0507 	sbc.w	r5, r5, r7
 8002d08:	01a9      	lsls	r1, r5, #6
 8002d0a:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002d0e:	01a0      	lsls	r0, r4, #6
 8002d10:	1b00      	subs	r0, r0, r4
 8002d12:	eb61 0105 	sbc.w	r1, r1, r5
 8002d16:	00cb      	lsls	r3, r1, #3
 8002d18:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002d1c:	00c4      	lsls	r4, r0, #3
 8002d1e:	19a0      	adds	r0, r4, r6
 8002d20:	eb43 0107 	adc.w	r1, r3, r7
 8002d24:	028b      	lsls	r3, r1, #10
 8002d26:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8002d2a:	0284      	lsls	r4, r0, #10
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	4619      	mov	r1, r3
 8002d30:	2300      	movs	r3, #0
 8002d32:	f7fd ff55 	bl	8000be0 <__aeabi_uldivmod>
 8002d36:	e7d3      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x70>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d38:	4b2a      	ldr	r3, [pc, #168]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002d46:	d028      	beq.n	8002d9a <HAL_RCC_GetSysClockFreq+0x12a>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d48:	4b26      	ldr	r3, [pc, #152]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002d50:	461e      	mov	r6, r3
 8002d52:	2700      	movs	r7, #0
 8002d54:	015c      	lsls	r4, r3, #5
 8002d56:	2500      	movs	r5, #0
 8002d58:	1ae4      	subs	r4, r4, r3
 8002d5a:	eb65 0507 	sbc.w	r5, r5, r7
 8002d5e:	01a9      	lsls	r1, r5, #6
 8002d60:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002d64:	01a0      	lsls	r0, r4, #6
 8002d66:	1b00      	subs	r0, r0, r4
 8002d68:	eb61 0105 	sbc.w	r1, r1, r5
 8002d6c:	00cb      	lsls	r3, r1, #3
 8002d6e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002d72:	00c4      	lsls	r4, r0, #3
 8002d74:	19a0      	adds	r0, r4, r6
 8002d76:	eb43 0107 	adc.w	r1, r3, r7
 8002d7a:	024b      	lsls	r3, r1, #9
 8002d7c:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8002d80:	0244      	lsls	r4, r0, #9
 8002d82:	4620      	mov	r0, r4
 8002d84:	4619      	mov	r1, r3
 8002d86:	2300      	movs	r3, #0
 8002d88:	f7fd ff2a 	bl	8000be0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002d8c:	4b15      	ldr	r3, [pc, #84]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 8002d94:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d9a:	4b12      	ldr	r3, [pc, #72]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x174>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002da2:	461e      	mov	r6, r3
 8002da4:	2700      	movs	r7, #0
 8002da6:	015c      	lsls	r4, r3, #5
 8002da8:	2500      	movs	r5, #0
 8002daa:	1ae4      	subs	r4, r4, r3
 8002dac:	eb65 0507 	sbc.w	r5, r5, r7
 8002db0:	01a9      	lsls	r1, r5, #6
 8002db2:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002db6:	01a0      	lsls	r0, r4, #6
 8002db8:	1b00      	subs	r0, r0, r4
 8002dba:	eb61 0105 	sbc.w	r1, r1, r5
 8002dbe:	00cb      	lsls	r3, r1, #3
 8002dc0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002dc4:	00c4      	lsls	r4, r0, #3
 8002dc6:	19a0      	adds	r0, r4, r6
 8002dc8:	eb43 0107 	adc.w	r1, r3, r7
 8002dcc:	028b      	lsls	r3, r1, #10
 8002dce:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8002dd2:	0284      	lsls	r4, r0, #10
 8002dd4:	4620      	mov	r0, r4
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	2300      	movs	r3, #0
 8002dda:	f7fd ff01 	bl	8000be0 <__aeabi_uldivmod>
 8002dde:	e7d5      	b.n	8002d8c <HAL_RCC_GetSysClockFreq+0x11c>
      sysclockfreq = HSE_VALUE;
 8002de0:	4802      	ldr	r0, [pc, #8]	; (8002dec <HAL_RCC_GetSysClockFreq+0x17c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002de4:	40023800 	.word	0x40023800
 8002de8:	00f42400 	.word	0x00f42400
 8002dec:	007a1200 	.word	0x007a1200

08002df0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002df0:	b570      	push	{r4, r5, r6, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df6:	6803      	ldr	r3, [r0, #0]
 8002df8:	f013 0f01 	tst.w	r3, #1
 8002dfc:	d041      	beq.n	8002e82 <HAL_RCC_OscConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002dfe:	4ba6      	ldr	r3, [pc, #664]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 030c 	and.w	r3, r3, #12
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d032      	beq.n	8002e70 <HAL_RCC_OscConfig+0x80>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e0a:	4ba3      	ldr	r3, [pc, #652]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e12:	2b08      	cmp	r3, #8
 8002e14:	d027      	beq.n	8002e66 <HAL_RCC_OscConfig+0x76>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e16:	4ba0      	ldr	r3, [pc, #640]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e1e:	2b0c      	cmp	r3, #12
 8002e20:	d059      	beq.n	8002ed6 <HAL_RCC_OscConfig+0xe6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e22:	6863      	ldr	r3, [r4, #4]
 8002e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e28:	d05b      	beq.n	8002ee2 <HAL_RCC_OscConfig+0xf2>
 8002e2a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e2e:	d05e      	beq.n	8002eee <HAL_RCC_OscConfig+0xfe>
 8002e30:	4b99      	ldr	r3, [pc, #612]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e40:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e42:	6863      	ldr	r3, [r4, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d05c      	beq.n	8002f02 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7fe f89e 	bl	8000f88 <HAL_GetTick>
 8002e4c:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4e:	4b92      	ldr	r3, [pc, #584]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e56:	d114      	bne.n	8002e82 <HAL_RCC_OscConfig+0x92>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e58:	f7fe f896 	bl	8000f88 <HAL_GetTick>
 8002e5c:	1b40      	subs	r0, r0, r5
 8002e5e:	2864      	cmp	r0, #100	; 0x64
 8002e60:	d9f5      	bls.n	8002e4e <HAL_RCC_OscConfig+0x5e>
          {
            return HAL_TIMEOUT;
 8002e62:	2003      	movs	r0, #3
 8002e64:	e19d      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e66:	4b8c      	ldr	r3, [pc, #560]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002e6e:	d0d2      	beq.n	8002e16 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e70:	4b89      	ldr	r3, [pc, #548]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e78:	d003      	beq.n	8002e82 <HAL_RCC_OscConfig+0x92>
 8002e7a:	6863      	ldr	r3, [r4, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 818d 	beq.w	800319c <HAL_RCC_OscConfig+0x3ac>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	f013 0f02 	tst.w	r3, #2
 8002e88:	d067      	beq.n	8002f5a <HAL_RCC_OscConfig+0x16a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e8a:	4b83      	ldr	r3, [pc, #524]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f013 0f0c 	tst.w	r3, #12
 8002e92:	d04a      	beq.n	8002f2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e94:	4b80      	ldr	r3, [pc, #512]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d03f      	beq.n	8002f20 <HAL_RCC_OscConfig+0x130>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ea0:	4b7d      	ldr	r3, [pc, #500]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002ea8:	2b0c      	cmp	r3, #12
 8002eaa:	d048      	beq.n	8002f3e <HAL_RCC_OscConfig+0x14e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002eac:	68e3      	ldr	r3, [r4, #12]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d074      	beq.n	8002f9c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	4b79      	ldr	r3, [pc, #484]	; (800309c <HAL_RCC_OscConfig+0x2ac>)
 8002eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb8:	f7fe f866 	bl	8000f88 <HAL_GetTick>
 8002ebc:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ebe:	4b76      	ldr	r3, [pc, #472]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f013 0f02 	tst.w	r3, #2
 8002ec6:	d160      	bne.n	8002f8a <HAL_RCC_OscConfig+0x19a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ec8:	f7fe f85e 	bl	8000f88 <HAL_GetTick>
 8002ecc:	1b40      	subs	r0, r0, r5
 8002ece:	2802      	cmp	r0, #2
 8002ed0:	d9f5      	bls.n	8002ebe <HAL_RCC_OscConfig+0xce>
          {
            return HAL_TIMEOUT;
 8002ed2:	2003      	movs	r0, #3
 8002ed4:	e165      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ed6:	4b70      	ldr	r3, [pc, #448]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002ede:	d0a0      	beq.n	8002e22 <HAL_RCC_OscConfig+0x32>
 8002ee0:	e7c6      	b.n	8002e70 <HAL_RCC_OscConfig+0x80>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ee2:	4a6d      	ldr	r2, [pc, #436]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002ee4:	6813      	ldr	r3, [r2, #0]
 8002ee6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eea:	6013      	str	r3, [r2, #0]
 8002eec:	e7a9      	b.n	8002e42 <HAL_RCC_OscConfig+0x52>
 8002eee:	4b6a      	ldr	r3, [pc, #424]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	e79f      	b.n	8002e42 <HAL_RCC_OscConfig+0x52>
        tickstart = HAL_GetTick();
 8002f02:	f7fe f841 	bl	8000f88 <HAL_GetTick>
 8002f06:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f08:	4b63      	ldr	r3, [pc, #396]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002f10:	d0b7      	beq.n	8002e82 <HAL_RCC_OscConfig+0x92>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f12:	f7fe f839 	bl	8000f88 <HAL_GetTick>
 8002f16:	1b40      	subs	r0, r0, r5
 8002f18:	2864      	cmp	r0, #100	; 0x64
 8002f1a:	d9f5      	bls.n	8002f08 <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 8002f1c:	2003      	movs	r0, #3
 8002f1e:	e140      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f20:	4b5d      	ldr	r3, [pc, #372]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002f28:	d1ba      	bne.n	8002ea0 <HAL_RCC_OscConfig+0xb0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2a:	4b5b      	ldr	r3, [pc, #364]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f013 0f02 	tst.w	r3, #2
 8002f32:	d00a      	beq.n	8002f4a <HAL_RCC_OscConfig+0x15a>
 8002f34:	68e3      	ldr	r3, [r4, #12]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d007      	beq.n	8002f4a <HAL_RCC_OscConfig+0x15a>
        return HAL_ERROR;
 8002f3a:	2001      	movs	r0, #1
 8002f3c:	e131      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f3e:	4b56      	ldr	r3, [pc, #344]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002f46:	d1b1      	bne.n	8002eac <HAL_RCC_OscConfig+0xbc>
 8002f48:	e7ef      	b.n	8002f2a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f4a:	4a53      	ldr	r2, [pc, #332]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002f4c:	6813      	ldr	r3, [r2, #0]
 8002f4e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002f52:	6921      	ldr	r1, [r4, #16]
 8002f54:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002f58:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	f013 0f08 	tst.w	r3, #8
 8002f60:	d040      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f62:	6963      	ldr	r3, [r4, #20]
 8002f64:	b363      	cbz	r3, 8002fc0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f66:	2201      	movs	r2, #1
 8002f68:	4b4d      	ldr	r3, [pc, #308]	; (80030a0 <HAL_RCC_OscConfig+0x2b0>)
 8002f6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6c:	f7fe f80c 	bl	8000f88 <HAL_GetTick>
 8002f70:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f72:	4b49      	ldr	r3, [pc, #292]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002f74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f76:	f013 0f02 	tst.w	r3, #2
 8002f7a:	d133      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x1f4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f7c:	f7fe f804 	bl	8000f88 <HAL_GetTick>
 8002f80:	1b40      	subs	r0, r0, r5
 8002f82:	2802      	cmp	r0, #2
 8002f84:	d9f5      	bls.n	8002f72 <HAL_RCC_OscConfig+0x182>
        {
          return HAL_TIMEOUT;
 8002f86:	2003      	movs	r0, #3
 8002f88:	e10b      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8a:	4a43      	ldr	r2, [pc, #268]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002f8c:	6813      	ldr	r3, [r2, #0]
 8002f8e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002f92:	6921      	ldr	r1, [r4, #16]
 8002f94:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	e7de      	b.n	8002f5a <HAL_RCC_OscConfig+0x16a>
        __HAL_RCC_HSI_DISABLE();
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	4b3f      	ldr	r3, [pc, #252]	; (800309c <HAL_RCC_OscConfig+0x2ac>)
 8002fa0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002fa2:	f7fd fff1 	bl	8000f88 <HAL_GetTick>
 8002fa6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fa8:	4b3b      	ldr	r3, [pc, #236]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f013 0f02 	tst.w	r3, #2
 8002fb0:	d0d3      	beq.n	8002f5a <HAL_RCC_OscConfig+0x16a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fb2:	f7fd ffe9 	bl	8000f88 <HAL_GetTick>
 8002fb6:	1b40      	subs	r0, r0, r5
 8002fb8:	2802      	cmp	r0, #2
 8002fba:	d9f5      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x1b8>
            return HAL_TIMEOUT;
 8002fbc:	2003      	movs	r0, #3
 8002fbe:	e0f0      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	4b37      	ldr	r3, [pc, #220]	; (80030a0 <HAL_RCC_OscConfig+0x2b0>)
 8002fc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc6:	f7fd ffdf 	bl	8000f88 <HAL_GetTick>
 8002fca:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fcc:	4b32      	ldr	r3, [pc, #200]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002fce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fd0:	f013 0f02 	tst.w	r3, #2
 8002fd4:	d006      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x1f4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fd6:	f7fd ffd7 	bl	8000f88 <HAL_GetTick>
 8002fda:	1b40      	subs	r0, r0, r5
 8002fdc:	2802      	cmp	r0, #2
 8002fde:	d9f5      	bls.n	8002fcc <HAL_RCC_OscConfig+0x1dc>
        {
          return HAL_TIMEOUT;
 8002fe0:	2003      	movs	r0, #3
 8002fe2:	e0de      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	f013 0f04 	tst.w	r3, #4
 8002fea:	d079      	beq.n	80030e0 <HAL_RCC_OscConfig+0x2f0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fec:	4b2a      	ldr	r3, [pc, #168]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002ff4:	d133      	bne.n	800305e <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9301      	str	r3, [sp, #4]
 8002ffa:	4b27      	ldr	r3, [pc, #156]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8002ffc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ffe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003002:	641a      	str	r2, [r3, #64]	; 0x40
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300a:	9301      	str	r3, [sp, #4]
 800300c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800300e:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003010:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <HAL_RCC_OscConfig+0x2b4>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003018:	d023      	beq.n	8003062 <HAL_RCC_OscConfig+0x272>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800301a:	68a3      	ldr	r3, [r4, #8]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d034      	beq.n	800308a <HAL_RCC_OscConfig+0x29a>
 8003020:	2b05      	cmp	r3, #5
 8003022:	d041      	beq.n	80030a8 <HAL_RCC_OscConfig+0x2b8>
 8003024:	4b1c      	ldr	r3, [pc, #112]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8003026:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003028:	f022 0201 	bic.w	r2, r2, #1
 800302c:	671a      	str	r2, [r3, #112]	; 0x70
 800302e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003030:	f022 0204 	bic.w	r2, r2, #4
 8003034:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003036:	68a3      	ldr	r3, [r4, #8]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d03f      	beq.n	80030bc <HAL_RCC_OscConfig+0x2cc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800303c:	f7fd ffa4 	bl	8000f88 <HAL_GetTick>
 8003040:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003042:	4b15      	ldr	r3, [pc, #84]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 8003044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003046:	f013 0f02 	tst.w	r3, #2
 800304a:	d148      	bne.n	80030de <HAL_RCC_OscConfig+0x2ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fd ff9c 	bl	8000f88 <HAL_GetTick>
 8003050:	1b80      	subs	r0, r0, r6
 8003052:	f241 3388 	movw	r3, #5000	; 0x1388
 8003056:	4298      	cmp	r0, r3
 8003058:	d9f3      	bls.n	8003042 <HAL_RCC_OscConfig+0x252>
        {
          return HAL_TIMEOUT;
 800305a:	2003      	movs	r0, #3
 800305c:	e0a1      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 800305e:	2500      	movs	r5, #0
 8003060:	e7d6      	b.n	8003010 <HAL_RCC_OscConfig+0x220>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003062:	4a10      	ldr	r2, [pc, #64]	; (80030a4 <HAL_RCC_OscConfig+0x2b4>)
 8003064:	6813      	ldr	r3, [r2, #0]
 8003066:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800306a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800306c:	f7fd ff8c 	bl	8000f88 <HAL_GetTick>
 8003070:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003072:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <HAL_RCC_OscConfig+0x2b4>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f413 7f80 	tst.w	r3, #256	; 0x100
 800307a:	d1ce      	bne.n	800301a <HAL_RCC_OscConfig+0x22a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800307c:	f7fd ff84 	bl	8000f88 <HAL_GetTick>
 8003080:	1b80      	subs	r0, r0, r6
 8003082:	2802      	cmp	r0, #2
 8003084:	d9f5      	bls.n	8003072 <HAL_RCC_OscConfig+0x282>
          return HAL_TIMEOUT;
 8003086:	2003      	movs	r0, #3
 8003088:	e08b      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800308a:	4a03      	ldr	r2, [pc, #12]	; (8003098 <HAL_RCC_OscConfig+0x2a8>)
 800308c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800308e:	f043 0301 	orr.w	r3, r3, #1
 8003092:	6713      	str	r3, [r2, #112]	; 0x70
 8003094:	e7cf      	b.n	8003036 <HAL_RCC_OscConfig+0x246>
 8003096:	bf00      	nop
 8003098:	40023800 	.word	0x40023800
 800309c:	42470000 	.word	0x42470000
 80030a0:	42470e80 	.word	0x42470e80
 80030a4:	40007000 	.word	0x40007000
 80030a8:	4b40      	ldr	r3, [pc, #256]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 80030aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030ac:	f042 0204 	orr.w	r2, r2, #4
 80030b0:	671a      	str	r2, [r3, #112]	; 0x70
 80030b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030b4:	f042 0201 	orr.w	r2, r2, #1
 80030b8:	671a      	str	r2, [r3, #112]	; 0x70
 80030ba:	e7bc      	b.n	8003036 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030bc:	f7fd ff64 	bl	8000f88 <HAL_GetTick>
 80030c0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030c2:	4b3a      	ldr	r3, [pc, #232]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 80030c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c6:	f013 0f02 	tst.w	r3, #2
 80030ca:	d008      	beq.n	80030de <HAL_RCC_OscConfig+0x2ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030cc:	f7fd ff5c 	bl	8000f88 <HAL_GetTick>
 80030d0:	1b80      	subs	r0, r0, r6
 80030d2:	f241 3388 	movw	r3, #5000	; 0x1388
 80030d6:	4298      	cmp	r0, r3
 80030d8:	d9f3      	bls.n	80030c2 <HAL_RCC_OscConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 80030da:	2003      	movs	r0, #3
 80030dc:	e061      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030de:	b9e5      	cbnz	r5, 800311a <HAL_RCC_OscConfig+0x32a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030e0:	69a3      	ldr	r3, [r4, #24]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d05c      	beq.n	80031a0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030e6:	4a31      	ldr	r2, [pc, #196]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 80030e8:	6892      	ldr	r2, [r2, #8]
 80030ea:	f002 020c 	and.w	r2, r2, #12
 80030ee:	2a08      	cmp	r2, #8
 80030f0:	d059      	beq.n	80031a6 <HAL_RCC_OscConfig+0x3b6>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d017      	beq.n	8003126 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f6:	2200      	movs	r2, #0
 80030f8:	4b2d      	ldr	r3, [pc, #180]	; (80031b0 <HAL_RCC_OscConfig+0x3c0>)
 80030fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fc:	f7fd ff44 	bl	8000f88 <HAL_GetTick>
 8003100:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003102:	4b2a      	ldr	r3, [pc, #168]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800310a:	d045      	beq.n	8003198 <HAL_RCC_OscConfig+0x3a8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800310c:	f7fd ff3c 	bl	8000f88 <HAL_GetTick>
 8003110:	1b00      	subs	r0, r0, r4
 8003112:	2802      	cmp	r0, #2
 8003114:	d9f5      	bls.n	8003102 <HAL_RCC_OscConfig+0x312>
          {
            return HAL_TIMEOUT;
 8003116:	2003      	movs	r0, #3
 8003118:	e043      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
      __HAL_RCC_PWR_CLK_DISABLE();
 800311a:	4a24      	ldr	r2, [pc, #144]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 800311c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800311e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003122:	6413      	str	r3, [r2, #64]	; 0x40
 8003124:	e7dc      	b.n	80030e0 <HAL_RCC_OscConfig+0x2f0>
        __HAL_RCC_PLL_DISABLE();
 8003126:	2200      	movs	r2, #0
 8003128:	4b21      	ldr	r3, [pc, #132]	; (80031b0 <HAL_RCC_OscConfig+0x3c0>)
 800312a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800312c:	f7fd ff2c 	bl	8000f88 <HAL_GetTick>
 8003130:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003132:	4b1e      	ldr	r3, [pc, #120]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800313a:	d006      	beq.n	800314a <HAL_RCC_OscConfig+0x35a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800313c:	f7fd ff24 	bl	8000f88 <HAL_GetTick>
 8003140:	1b40      	subs	r0, r0, r5
 8003142:	2802      	cmp	r0, #2
 8003144:	d9f5      	bls.n	8003132 <HAL_RCC_OscConfig+0x342>
            return HAL_TIMEOUT;
 8003146:	2003      	movs	r0, #3
 8003148:	e02b      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800314a:	69e3      	ldr	r3, [r4, #28]
 800314c:	6a22      	ldr	r2, [r4, #32]
 800314e:	4313      	orrs	r3, r2
 8003150:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003152:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003156:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003158:	0852      	lsrs	r2, r2, #1
 800315a:	3a01      	subs	r2, #1
 800315c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003160:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003162:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003166:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003168:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800316c:	4a0f      	ldr	r2, [pc, #60]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 800316e:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8003170:	2201      	movs	r2, #1
 8003172:	4b0f      	ldr	r3, [pc, #60]	; (80031b0 <HAL_RCC_OscConfig+0x3c0>)
 8003174:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003176:	f7fd ff07 	bl	8000f88 <HAL_GetTick>
 800317a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800317c:	4b0b      	ldr	r3, [pc, #44]	; (80031ac <HAL_RCC_OscConfig+0x3bc>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003184:	d106      	bne.n	8003194 <HAL_RCC_OscConfig+0x3a4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003186:	f7fd feff 	bl	8000f88 <HAL_GetTick>
 800318a:	1b00      	subs	r0, r0, r4
 800318c:	2802      	cmp	r0, #2
 800318e:	d9f5      	bls.n	800317c <HAL_RCC_OscConfig+0x38c>
            return HAL_TIMEOUT;
 8003190:	2003      	movs	r0, #3
 8003192:	e006      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8003194:	2000      	movs	r0, #0
 8003196:	e004      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
 8003198:	2000      	movs	r0, #0
 800319a:	e002      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
        return HAL_ERROR;
 800319c:	2001      	movs	r0, #1
 800319e:	e000      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
  return HAL_OK;
 80031a0:	2000      	movs	r0, #0
}
 80031a2:	b002      	add	sp, #8
 80031a4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80031a6:	2001      	movs	r0, #1
 80031a8:	e7fb      	b.n	80031a2 <HAL_RCC_OscConfig+0x3b2>
 80031aa:	bf00      	nop
 80031ac:	40023800 	.word	0x40023800
 80031b0:	42470060 	.word	0x42470060

080031b4 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80031b4:	2800      	cmp	r0, #0
 80031b6:	d03b      	beq.n	8003230 <HAL_SPI_Init+0x7c>
{
 80031b8:	b510      	push	{r4, lr}
 80031ba:	4604      	mov	r4, r0
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031bc:	2300      	movs	r3, #0
 80031be:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80031c0:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d02e      	beq.n	8003226 <HAL_SPI_Init+0x72>

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031c8:	2302      	movs	r3, #2
 80031ca:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031ce:	6822      	ldr	r2, [r4, #0]
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031d6:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80031d8:	6822      	ldr	r2, [r4, #0]
 80031da:	6863      	ldr	r3, [r4, #4]
 80031dc:	68a1      	ldr	r1, [r4, #8]
 80031de:	430b      	orrs	r3, r1
 80031e0:	68e1      	ldr	r1, [r4, #12]
 80031e2:	430b      	orrs	r3, r1
 80031e4:	6921      	ldr	r1, [r4, #16]
 80031e6:	430b      	orrs	r3, r1
 80031e8:	6961      	ldr	r1, [r4, #20]
 80031ea:	430b      	orrs	r3, r1
 80031ec:	69a1      	ldr	r1, [r4, #24]
 80031ee:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80031f2:	430b      	orrs	r3, r1
 80031f4:	69e1      	ldr	r1, [r4, #28]
 80031f6:	430b      	orrs	r3, r1
 80031f8:	6a21      	ldr	r1, [r4, #32]
 80031fa:	430b      	orrs	r3, r1
 80031fc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80031fe:	430b      	orrs	r3, r1
 8003200:	6013      	str	r3, [r2, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003202:	6822      	ldr	r2, [r4, #0]
 8003204:	8b63      	ldrh	r3, [r4, #26]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800320c:	430b      	orrs	r3, r1
 800320e:	6053      	str	r3, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003210:	6822      	ldr	r2, [r4, #0]
 8003212:	69d3      	ldr	r3, [r2, #28]
 8003214:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003218:	61d3      	str	r3, [r2, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800321a:	2000      	movs	r0, #0
 800321c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800321e:	2301      	movs	r3, #1
 8003220:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8003224:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003226:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800322a:	f001 fc39 	bl	8004aa0 <HAL_SPI_MspInit>
 800322e:	e7cb      	b.n	80031c8 <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8003230:	2001      	movs	r0, #1
 8003232:	4770      	bx	lr

08003234 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003234:	4770      	bx	lr
	...

08003238 <HAL_SPI_IRQHandler>:
{
 8003238:	b510      	push	{r4, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 800323e:	6802      	ldr	r2, [r0, #0]
 8003240:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8003242:	6893      	ldr	r3, [r2, #8]
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8003244:	f003 0041 	and.w	r0, r3, #65	; 0x41
 8003248:	2801      	cmp	r0, #1
 800324a:	d05c      	beq.n	8003306 <HAL_SPI_IRQHandler+0xce>
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800324c:	f013 0f02 	tst.w	r3, #2
 8003250:	d002      	beq.n	8003258 <HAL_SPI_IRQHandler+0x20>
 8003252:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003256:	d15d      	bne.n	8003314 <HAL_SPI_IRQHandler+0xdc>
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8003258:	f413 7fb0 	tst.w	r3, #352	; 0x160
 800325c:	d05d      	beq.n	800331a <HAL_SPI_IRQHandler+0xe2>
 800325e:	f011 0f20 	tst.w	r1, #32
 8003262:	d05a      	beq.n	800331a <HAL_SPI_IRQHandler+0xe2>
    if((itflag & SPI_FLAG_OVR) != RESET)
 8003264:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003268:	d00f      	beq.n	800328a <HAL_SPI_IRQHandler+0x52>
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800326a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800326e:	b2c0      	uxtb	r0, r0
 8003270:	2803      	cmp	r0, #3
 8003272:	d054      	beq.n	800331e <HAL_SPI_IRQHandler+0xe6>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003274:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003276:	f040 0004 	orr.w	r0, r0, #4
 800327a:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800327c:	2000      	movs	r0, #0
 800327e:	9000      	str	r0, [sp, #0]
 8003280:	68d0      	ldr	r0, [r2, #12]
 8003282:	9000      	str	r0, [sp, #0]
 8003284:	6890      	ldr	r0, [r2, #8]
 8003286:	9000      	str	r0, [sp, #0]
 8003288:	9800      	ldr	r0, [sp, #0]
    if((itflag & SPI_FLAG_MODF) != RESET)
 800328a:	f013 0f20 	tst.w	r3, #32
 800328e:	d00c      	beq.n	80032aa <HAL_SPI_IRQHandler+0x72>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003290:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003292:	f040 0001 	orr.w	r0, r0, #1
 8003296:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003298:	2000      	movs	r0, #0
 800329a:	9002      	str	r0, [sp, #8]
 800329c:	6890      	ldr	r0, [r2, #8]
 800329e:	9002      	str	r0, [sp, #8]
 80032a0:	6810      	ldr	r0, [r2, #0]
 80032a2:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80032a6:	6010      	str	r0, [r2, #0]
 80032a8:	9a02      	ldr	r2, [sp, #8]
    if((itflag & SPI_FLAG_FRE) != RESET)
 80032aa:	f413 7f80 	tst.w	r3, #256	; 0x100
 80032ae:	d009      	beq.n	80032c4 <HAL_SPI_IRQHandler+0x8c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80032b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80032b2:	f043 0308 	orr.w	r3, r3, #8
 80032b6:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80032b8:	2300      	movs	r3, #0
 80032ba:	9303      	str	r3, [sp, #12]
 80032bc:	6823      	ldr	r3, [r4, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	9303      	str	r3, [sp, #12]
 80032c2:	9b03      	ldr	r3, [sp, #12]
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80032c6:	b343      	cbz	r3, 800331a <HAL_SPI_IRQHandler+0xe2>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80032c8:	6822      	ldr	r2, [r4, #0]
 80032ca:	6853      	ldr	r3, [r2, #4]
 80032cc:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80032d0:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80032d2:	2301      	movs	r3, #1
 80032d4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80032d8:	f011 0f03 	tst.w	r1, #3
 80032dc:	d027      	beq.n	800332e <HAL_SPI_IRQHandler+0xf6>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80032de:	6822      	ldr	r2, [r4, #0]
 80032e0:	6853      	ldr	r3, [r2, #4]
 80032e2:	f023 0303 	bic.w	r3, r3, #3
 80032e6:	6053      	str	r3, [r2, #4]
        if(hspi->hdmarx != NULL)
 80032e8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80032ea:	b123      	cbz	r3, 80032f6 <HAL_SPI_IRQHandler+0xbe>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80032ec:	4a12      	ldr	r2, [pc, #72]	; (8003338 <HAL_SPI_IRQHandler+0x100>)
 80032ee:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 80032f0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80032f2:	f7fe faf1 	bl	80018d8 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 80032f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80032f8:	b17b      	cbz	r3, 800331a <HAL_SPI_IRQHandler+0xe2>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80032fa:	4a0f      	ldr	r2, [pc, #60]	; (8003338 <HAL_SPI_IRQHandler+0x100>)
 80032fc:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 80032fe:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003300:	f7fe faea 	bl	80018d8 <HAL_DMA_Abort_IT>
 8003304:	e009      	b.n	800331a <HAL_SPI_IRQHandler+0xe2>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8003306:	f011 0f40 	tst.w	r1, #64	; 0x40
 800330a:	d09f      	beq.n	800324c <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 800330c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800330e:	4620      	mov	r0, r4
 8003310:	4798      	blx	r3
    return;
 8003312:	e002      	b.n	800331a <HAL_SPI_IRQHandler+0xe2>
    hspi->TxISR(hspi);
 8003314:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003316:	4620      	mov	r0, r4
 8003318:	4798      	blx	r3
}
 800331a:	b004      	add	sp, #16
 800331c:	bd10      	pop	{r4, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800331e:	2300      	movs	r3, #0
 8003320:	9301      	str	r3, [sp, #4]
 8003322:	68d3      	ldr	r3, [r2, #12]
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	6893      	ldr	r3, [r2, #8]
 8003328:	9301      	str	r3, [sp, #4]
 800332a:	9b01      	ldr	r3, [sp, #4]
        return;
 800332c:	e7f5      	b.n	800331a <HAL_SPI_IRQHandler+0xe2>
        HAL_SPI_ErrorCallback(hspi);
 800332e:	4620      	mov	r0, r4
 8003330:	f7ff ff80 	bl	8003234 <HAL_SPI_ErrorCallback>
 8003334:	e7f1      	b.n	800331a <HAL_SPI_IRQHandler+0xe2>
 8003336:	bf00      	nop
 8003338:	0800333d 	.word	0x0800333d

0800333c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800333c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800333e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8003340:	2300      	movs	r3, #0
 8003342:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003344:	86c3      	strh	r3, [r0, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 8003346:	f7ff ff75 	bl	8003234 <HAL_SPI_ErrorCallback>
 800334a:	bd08      	pop	{r3, pc}

0800334c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800334c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800334e:	6a03      	ldr	r3, [r0, #32]
 8003350:	f023 0301 	bic.w	r3, r3, #1
 8003354:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003356:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003358:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800335a:	6982      	ldr	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800335c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003360:	680d      	ldr	r5, [r1, #0]
 8003362:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003364:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003368:	688d      	ldr	r5, [r1, #8]
 800336a:	432b      	orrs	r3, r5

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800336c:	4d0f      	ldr	r5, [pc, #60]	; (80033ac <TIM_OC1_SetConfig+0x60>)
 800336e:	42a8      	cmp	r0, r5
 8003370:	d01a      	beq.n	80033a8 <TIM_OC1_SetConfig+0x5c>
 8003372:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003376:	42a8      	cmp	r0, r5
 8003378:	d014      	beq.n	80033a4 <TIM_OC1_SetConfig+0x58>
 800337a:	2500      	movs	r5, #0
 800337c:	b15d      	cbz	r5, 8003396 <TIM_OC1_SetConfig+0x4a>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800337e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003382:	68cd      	ldr	r5, [r1, #12]
 8003384:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003386:	f023 0304 	bic.w	r3, r3, #4
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800338a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800338e:	694d      	ldr	r5, [r1, #20]
 8003390:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003392:	698d      	ldr	r5, [r1, #24]
 8003394:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003396:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003398:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800339a:	684a      	ldr	r2, [r1, #4]
 800339c:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800339e:	6203      	str	r3, [r0, #32]
} 
 80033a0:	bc30      	pop	{r4, r5}
 80033a2:	4770      	bx	lr
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80033a4:	2501      	movs	r5, #1
 80033a6:	e7e9      	b.n	800337c <TIM_OC1_SetConfig+0x30>
 80033a8:	2501      	movs	r5, #1
 80033aa:	e7e7      	b.n	800337c <TIM_OC1_SetConfig+0x30>
 80033ac:	40010000 	.word	0x40010000

080033b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033b0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033b2:	6a03      	ldr	r3, [r0, #32]
 80033b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033b8:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ba:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80033bc:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033be:	69c2      	ldr	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80033c0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033c4:	680d      	ldr	r5, [r1, #0]
 80033c6:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80033c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80033cc:	688d      	ldr	r5, [r1, #8]
 80033ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80033d2:	4d11      	ldr	r5, [pc, #68]	; (8003418 <TIM_OC3_SetConfig+0x68>)
 80033d4:	42a8      	cmp	r0, r5
 80033d6:	d01d      	beq.n	8003414 <TIM_OC3_SetConfig+0x64>
 80033d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80033dc:	42a8      	cmp	r0, r5
 80033de:	d017      	beq.n	8003410 <TIM_OC3_SetConfig+0x60>
 80033e0:	2500      	movs	r5, #0
 80033e2:	b175      	cbz	r5, 8003402 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80033e8:	68cd      	ldr	r5, [r1, #12]
 80033ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033f2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033f6:	694d      	ldr	r5, [r1, #20]
 80033f8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033fc:	698d      	ldr	r5, [r1, #24]
 80033fe:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003402:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003404:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003406:	684a      	ldr	r2, [r1, #4]
 8003408:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800340a:	6203      	str	r3, [r0, #32]
}
 800340c:	bc30      	pop	{r4, r5}
 800340e:	4770      	bx	lr
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003410:	2501      	movs	r5, #1
 8003412:	e7e6      	b.n	80033e2 <TIM_OC3_SetConfig+0x32>
 8003414:	2501      	movs	r5, #1
 8003416:	e7e4      	b.n	80033e2 <TIM_OC3_SetConfig+0x32>
 8003418:	40010000 	.word	0x40010000

0800341c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800341c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800341e:	6a03      	ldr	r3, [r0, #32]
 8003420:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003424:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003426:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003428:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800342a:	69c2      	ldr	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800342c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003430:	680d      	ldr	r5, [r1, #0]
 8003432:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003436:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800343a:	688d      	ldr	r5, [r1, #8]
 800343c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003440:	4d0c      	ldr	r5, [pc, #48]	; (8003474 <TIM_OC4_SetConfig+0x58>)
 8003442:	42a8      	cmp	r0, r5
 8003444:	d013      	beq.n	800346e <TIM_OC4_SetConfig+0x52>
 8003446:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800344a:	42a8      	cmp	r0, r5
 800344c:	d00d      	beq.n	800346a <TIM_OC4_SetConfig+0x4e>
 800344e:	2500      	movs	r5, #0
 8003450:	b125      	cbz	r5, 800345c <TIM_OC4_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003452:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003456:	694d      	ldr	r5, [r1, #20]
 8003458:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800345c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800345e:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003460:	684a      	ldr	r2, [r1, #4]
 8003462:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003464:	6203      	str	r3, [r0, #32]
}
 8003466:	bc30      	pop	{r4, r5}
 8003468:	4770      	bx	lr
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800346a:	2501      	movs	r5, #1
 800346c:	e7f0      	b.n	8003450 <TIM_OC4_SetConfig+0x34>
 800346e:	2501      	movs	r5, #1
 8003470:	e7ee      	b.n	8003450 <TIM_OC4_SetConfig+0x34>
 8003472:	bf00      	nop
 8003474:	40010000 	.word	0x40010000

08003478 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003478:	b430      	push	{r4, r5}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800347a:	6a04      	ldr	r4, [r0, #32]
 800347c:	f024 0410 	bic.w	r4, r4, #16
 8003480:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003482:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003484:	6a05      	ldr	r5, [r0, #32]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003486:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800348a:	ea44 2202 	orr.w	r2, r4, r2, lsl #8
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800348e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003492:	031b      	lsls	r3, r3, #12
 8003494:	b29b      	uxth	r3, r3
 8003496:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003498:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800349c:	0109      	lsls	r1, r1, #4
 800349e:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 80034a2:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034a4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80034a6:	6205      	str	r5, [r0, #32]
}
 80034a8:	bc30      	pop	{r4, r5}
 80034aa:	4770      	bx	lr

080034ac <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80034ac:	b430      	push	{r4, r5}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034ae:	6a04      	ldr	r4, [r0, #32]
 80034b0:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 80034b4:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80034b6:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 80034b8:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80034ba:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 80034be:	4322      	orrs	r2, r4

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80034c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80034ca:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80034ce:	0209      	lsls	r1, r1, #8
 80034d0:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 80034d4:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80034d6:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 80034d8:	6205      	str	r5, [r0, #32]
}
 80034da:	bc30      	pop	{r4, r5}
 80034dc:	4770      	bx	lr

080034de <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80034de:	b430      	push	{r4, r5}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034e0:	6a04      	ldr	r4, [r0, #32]
 80034e2:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80034e6:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80034e8:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 80034ea:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80034ec:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80034f0:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80034f4:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80034f8:	031b      	lsls	r3, r3, #12
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80034fe:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003502:	0309      	lsls	r1, r1, #12
 8003504:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 8003508:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800350a:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800350c:	6205      	str	r5, [r0, #32]
}
 800350e:	bc30      	pop	{r4, r5}
 8003510:	4770      	bx	lr

08003512 <HAL_TIM_ReadCapturedValue>:
{
 8003512:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8003514:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8003518:	2a01      	cmp	r2, #1
 800351a:	d01e      	beq.n	800355a <HAL_TIM_ReadCapturedValue+0x48>
 800351c:	2201      	movs	r2, #1
 800351e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  switch (Channel)
 8003522:	290c      	cmp	r1, #12
 8003524:	d817      	bhi.n	8003556 <HAL_TIM_ReadCapturedValue+0x44>
 8003526:	e8df f001 	tbb	[pc, r1]
 800352a:	1607      	.short	0x1607
 800352c:	160d1616 	.word	0x160d1616
 8003530:	16101616 	.word	0x16101616
 8003534:	1616      	.short	0x1616
 8003536:	13          	.byte	0x13
 8003537:	00          	.byte	0x00
      tmpreg = htim->Instance->CCR1;
 8003538:	6802      	ldr	r2, [r0, #0]
 800353a:	6b50      	ldr	r0, [r2, #52]	; 0x34
  __HAL_UNLOCK(htim);  
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  return tmpreg;
 8003542:	4770      	bx	lr
      tmpreg = htim->Instance->CCR2;
 8003544:	6802      	ldr	r2, [r0, #0]
 8003546:	6b90      	ldr	r0, [r2, #56]	; 0x38
      break;
 8003548:	e7f8      	b.n	800353c <HAL_TIM_ReadCapturedValue+0x2a>
      tmpreg = htim->Instance->CCR3;
 800354a:	6802      	ldr	r2, [r0, #0]
 800354c:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
      break;
 800354e:	e7f5      	b.n	800353c <HAL_TIM_ReadCapturedValue+0x2a>
      tmpreg = htim->Instance->CCR4;
 8003550:	6802      	ldr	r2, [r0, #0]
 8003552:	6c10      	ldr	r0, [r2, #64]	; 0x40
      break;
 8003554:	e7f2      	b.n	800353c <HAL_TIM_ReadCapturedValue+0x2a>
  uint32_t tmpreg = 0U;
 8003556:	2000      	movs	r0, #0
 8003558:	e7f0      	b.n	800353c <HAL_TIM_ReadCapturedValue+0x2a>
  __HAL_LOCK(htim);
 800355a:	2002      	movs	r0, #2
}
 800355c:	4770      	bx	lr

0800355e <HAL_TIM_OC_DelayElapsedCallback>:
{
 800355e:	4770      	bx	lr

08003560 <HAL_TIM_PWM_PulseFinishedCallback>:
{
 8003560:	4770      	bx	lr

08003562 <HAL_TIM_TriggerCallback>:
{
 8003562:	4770      	bx	lr

08003564 <HAL_TIM_IRQHandler>:
{
 8003564:	b510      	push	{r4, lr}
 8003566:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003568:	6803      	ldr	r3, [r0, #0]
 800356a:	691a      	ldr	r2, [r3, #16]
 800356c:	f012 0f02 	tst.w	r2, #2
 8003570:	d011      	beq.n	8003596 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	f012 0f02 	tst.w	r2, #2
 8003578:	d00d      	beq.n	8003596 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800357a:	f06f 0202 	mvn.w	r2, #2
 800357e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003580:	2301      	movs	r3, #1
 8003582:	7603      	strb	r3, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003584:	6803      	ldr	r3, [r0, #0]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	f013 0f03 	tst.w	r3, #3
 800358c:	d070      	beq.n	8003670 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800358e:	f002 f8e9 	bl	8005764 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003592:	2300      	movs	r3, #0
 8003594:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003596:	6823      	ldr	r3, [r4, #0]
 8003598:	691a      	ldr	r2, [r3, #16]
 800359a:	f012 0f04 	tst.w	r2, #4
 800359e:	d012      	beq.n	80035c6 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	f012 0f04 	tst.w	r2, #4
 80035a6:	d00e      	beq.n	80035c6 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035a8:	f06f 0204 	mvn.w	r2, #4
 80035ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035ae:	2302      	movs	r3, #2
 80035b0:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80035ba:	d05f      	beq.n	800367c <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 80035bc:	4620      	mov	r0, r4
 80035be:	f002 f8d1 	bl	8005764 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c2:	2300      	movs	r3, #0
 80035c4:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	691a      	ldr	r2, [r3, #16]
 80035ca:	f012 0f08 	tst.w	r2, #8
 80035ce:	d012      	beq.n	80035f6 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	f012 0f08 	tst.w	r2, #8
 80035d6:	d00e      	beq.n	80035f6 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035d8:	f06f 0208 	mvn.w	r2, #8
 80035dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035de:	2304      	movs	r3, #4
 80035e0:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035e2:	6823      	ldr	r3, [r4, #0]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	f013 0f03 	tst.w	r3, #3
 80035ea:	d04e      	beq.n	800368a <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80035ec:	4620      	mov	r0, r4
 80035ee:	f002 f8b9 	bl	8005764 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f2:	2300      	movs	r3, #0
 80035f4:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	691a      	ldr	r2, [r3, #16]
 80035fa:	f012 0f10 	tst.w	r2, #16
 80035fe:	d012      	beq.n	8003626 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003600:	68da      	ldr	r2, [r3, #12]
 8003602:	f012 0f10 	tst.w	r2, #16
 8003606:	d00e      	beq.n	8003626 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003608:	f06f 0210 	mvn.w	r2, #16
 800360c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800360e:	2308      	movs	r3, #8
 8003610:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f413 7f40 	tst.w	r3, #768	; 0x300
 800361a:	d03d      	beq.n	8003698 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800361c:	4620      	mov	r0, r4
 800361e:	f002 f8a1 	bl	8005764 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003622:	2300      	movs	r3, #0
 8003624:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003626:	6823      	ldr	r3, [r4, #0]
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	f012 0f01 	tst.w	r2, #1
 800362e:	d003      	beq.n	8003638 <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	f012 0f01 	tst.w	r2, #1
 8003636:	d136      	bne.n	80036a6 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003638:	6823      	ldr	r3, [r4, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003640:	d003      	beq.n	800364a <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003642:	68da      	ldr	r2, [r3, #12]
 8003644:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003648:	d134      	bne.n	80036b4 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800364a:	6823      	ldr	r3, [r4, #0]
 800364c:	691a      	ldr	r2, [r3, #16]
 800364e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003652:	d003      	beq.n	800365c <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	f012 0f40 	tst.w	r2, #64	; 0x40
 800365a:	d132      	bne.n	80036c2 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800365c:	6823      	ldr	r3, [r4, #0]
 800365e:	691a      	ldr	r2, [r3, #16]
 8003660:	f012 0f20 	tst.w	r2, #32
 8003664:	d003      	beq.n	800366e <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	f012 0f20 	tst.w	r2, #32
 800366c:	d130      	bne.n	80036d0 <HAL_TIM_IRQHandler+0x16c>
 800366e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003670:	f7ff ff75 	bl	800355e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003674:	4620      	mov	r0, r4
 8003676:	f7ff ff73 	bl	8003560 <HAL_TIM_PWM_PulseFinishedCallback>
 800367a:	e78a      	b.n	8003592 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800367c:	4620      	mov	r0, r4
 800367e:	f7ff ff6e 	bl	800355e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003682:	4620      	mov	r0, r4
 8003684:	f7ff ff6c 	bl	8003560 <HAL_TIM_PWM_PulseFinishedCallback>
 8003688:	e79b      	b.n	80035c2 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800368a:	4620      	mov	r0, r4
 800368c:	f7ff ff67 	bl	800355e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003690:	4620      	mov	r0, r4
 8003692:	f7ff ff65 	bl	8003560 <HAL_TIM_PWM_PulseFinishedCallback>
 8003696:	e7ac      	b.n	80035f2 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003698:	4620      	mov	r0, r4
 800369a:	f7ff ff60 	bl	800355e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800369e:	4620      	mov	r0, r4
 80036a0:	f7ff ff5e 	bl	8003560 <HAL_TIM_PWM_PulseFinishedCallback>
 80036a4:	e7bd      	b.n	8003622 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80036a6:	f06f 0201 	mvn.w	r2, #1
 80036aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80036ac:	4620      	mov	r0, r4
 80036ae:	f001 ff51 	bl	8005554 <HAL_TIM_PeriodElapsedCallback>
 80036b2:	e7c1      	b.n	8003638 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036b8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80036ba:	4620      	mov	r0, r4
 80036bc:	f000 fae2 	bl	8003c84 <HAL_TIMEx_BreakCallback>
 80036c0:	e7c3      	b.n	800364a <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80036c8:	4620      	mov	r0, r4
 80036ca:	f7ff ff4a 	bl	8003562 <HAL_TIM_TriggerCallback>
 80036ce:	e7c5      	b.n	800365c <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036d0:	f06f 0220 	mvn.w	r2, #32
 80036d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80036d6:	4620      	mov	r0, r4
 80036d8:	f000 fad3 	bl	8003c82 <HAL_TIMEx_CommutationCallback>
}
 80036dc:	e7c7      	b.n	800366e <HAL_TIM_IRQHandler+0x10a>
	...

080036e0 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80036e0:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80036e2:	4a45      	ldr	r2, [pc, #276]	; (80037f8 <TIM_Base_SetConfig+0x118>)
 80036e4:	4290      	cmp	r0, r2
 80036e6:	d04a      	beq.n	800377e <TIM_Base_SetConfig+0x9e>
 80036e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80036ec:	d049      	beq.n	8003782 <TIM_Base_SetConfig+0xa2>
 80036ee:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80036f2:	4290      	cmp	r0, r2
 80036f4:	d047      	beq.n	8003786 <TIM_Base_SetConfig+0xa6>
 80036f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80036fa:	4290      	cmp	r0, r2
 80036fc:	d045      	beq.n	800378a <TIM_Base_SetConfig+0xaa>
 80036fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003702:	4290      	cmp	r0, r2
 8003704:	d043      	beq.n	800378e <TIM_Base_SetConfig+0xae>
 8003706:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800370a:	4290      	cmp	r0, r2
 800370c:	d035      	beq.n	800377a <TIM_Base_SetConfig+0x9a>
 800370e:	2200      	movs	r2, #0
 8003710:	b11a      	cbz	r2, 800371a <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003716:	684a      	ldr	r2, [r1, #4]
 8003718:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800371a:	4a37      	ldr	r2, [pc, #220]	; (80037f8 <TIM_Base_SetConfig+0x118>)
 800371c:	4290      	cmp	r0, r2
 800371e:	d03a      	beq.n	8003796 <TIM_Base_SetConfig+0xb6>
 8003720:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003724:	d050      	beq.n	80037c8 <TIM_Base_SetConfig+0xe8>
 8003726:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800372a:	4290      	cmp	r0, r2
 800372c:	d04e      	beq.n	80037cc <TIM_Base_SetConfig+0xec>
 800372e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003732:	4290      	cmp	r0, r2
 8003734:	d04c      	beq.n	80037d0 <TIM_Base_SetConfig+0xf0>
 8003736:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800373a:	4290      	cmp	r0, r2
 800373c:	d04a      	beq.n	80037d4 <TIM_Base_SetConfig+0xf4>
 800373e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003742:	4290      	cmp	r0, r2
 8003744:	d048      	beq.n	80037d8 <TIM_Base_SetConfig+0xf8>
 8003746:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800374a:	4290      	cmp	r0, r2
 800374c:	d046      	beq.n	80037dc <TIM_Base_SetConfig+0xfc>
 800374e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003752:	4290      	cmp	r0, r2
 8003754:	d044      	beq.n	80037e0 <TIM_Base_SetConfig+0x100>
 8003756:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800375a:	4290      	cmp	r0, r2
 800375c:	d042      	beq.n	80037e4 <TIM_Base_SetConfig+0x104>
 800375e:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003762:	4290      	cmp	r0, r2
 8003764:	d040      	beq.n	80037e8 <TIM_Base_SetConfig+0x108>
 8003766:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800376a:	4290      	cmp	r0, r2
 800376c:	d03e      	beq.n	80037ec <TIM_Base_SetConfig+0x10c>
 800376e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003772:	4290      	cmp	r0, r2
 8003774:	d00d      	beq.n	8003792 <TIM_Base_SetConfig+0xb2>
 8003776:	2200      	movs	r2, #0
 8003778:	e00e      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800377a:	2201      	movs	r2, #1
 800377c:	e7c8      	b.n	8003710 <TIM_Base_SetConfig+0x30>
 800377e:	2201      	movs	r2, #1
 8003780:	e7c6      	b.n	8003710 <TIM_Base_SetConfig+0x30>
 8003782:	2201      	movs	r2, #1
 8003784:	e7c4      	b.n	8003710 <TIM_Base_SetConfig+0x30>
 8003786:	2201      	movs	r2, #1
 8003788:	e7c2      	b.n	8003710 <TIM_Base_SetConfig+0x30>
 800378a:	2201      	movs	r2, #1
 800378c:	e7c0      	b.n	8003710 <TIM_Base_SetConfig+0x30>
 800378e:	2201      	movs	r2, #1
 8003790:	e7be      	b.n	8003710 <TIM_Base_SetConfig+0x30>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003792:	2201      	movs	r2, #1
 8003794:	e000      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 8003796:	2201      	movs	r2, #1
 8003798:	b11a      	cbz	r2, 80037a2 <TIM_Base_SetConfig+0xc2>
    tmpcr1 &= ~TIM_CR1_CKD;
 800379a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800379e:	68ca      	ldr	r2, [r1, #12]
 80037a0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80037a2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037a4:	688b      	ldr	r3, [r1, #8]
 80037a6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80037a8:	680b      	ldr	r3, [r1, #0]
 80037aa:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80037ac:	4b12      	ldr	r3, [pc, #72]	; (80037f8 <TIM_Base_SetConfig+0x118>)
 80037ae:	4298      	cmp	r0, r3
 80037b0:	d020      	beq.n	80037f4 <TIM_Base_SetConfig+0x114>
 80037b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037b6:	4298      	cmp	r0, r3
 80037b8:	d01a      	beq.n	80037f0 <TIM_Base_SetConfig+0x110>
 80037ba:	2300      	movs	r3, #0
 80037bc:	b10b      	cbz	r3, 80037c2 <TIM_Base_SetConfig+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 80037be:	690b      	ldr	r3, [r1, #16]
 80037c0:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80037c2:	2301      	movs	r3, #1
 80037c4:	6143      	str	r3, [r0, #20]
 80037c6:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80037c8:	2201      	movs	r2, #1
 80037ca:	e7e5      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037cc:	2201      	movs	r2, #1
 80037ce:	e7e3      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037d0:	2201      	movs	r2, #1
 80037d2:	e7e1      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037d4:	2201      	movs	r2, #1
 80037d6:	e7df      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037d8:	2201      	movs	r2, #1
 80037da:	e7dd      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037dc:	2201      	movs	r2, #1
 80037de:	e7db      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037e0:	2201      	movs	r2, #1
 80037e2:	e7d9      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037e4:	2201      	movs	r2, #1
 80037e6:	e7d7      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037e8:	2201      	movs	r2, #1
 80037ea:	e7d5      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
 80037ec:	2201      	movs	r2, #1
 80037ee:	e7d3      	b.n	8003798 <TIM_Base_SetConfig+0xb8>
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80037f0:	2301      	movs	r3, #1
 80037f2:	e7e3      	b.n	80037bc <TIM_Base_SetConfig+0xdc>
 80037f4:	2301      	movs	r3, #1
 80037f6:	e7e1      	b.n	80037bc <TIM_Base_SetConfig+0xdc>
 80037f8:	40010000 	.word	0x40010000

080037fc <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80037fc:	b1a8      	cbz	r0, 800382a <HAL_TIM_Base_Init+0x2e>
{ 
 80037fe:	b510      	push	{r4, lr}
 8003800:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8003802:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003806:	b15b      	cbz	r3, 8003820 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8003808:	2302      	movs	r3, #2
 800380a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800380e:	1d21      	adds	r1, r4, #4
 8003810:	6820      	ldr	r0, [r4, #0]
 8003812:	f7ff ff65 	bl	80036e0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003816:	2301      	movs	r3, #1
 8003818:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800381c:	2000      	movs	r0, #0
 800381e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003820:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003824:	f001 fa7e 	bl	8004d24 <HAL_TIM_Base_MspInit>
 8003828:	e7ee      	b.n	8003808 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800382a:	2001      	movs	r0, #1
 800382c:	4770      	bx	lr

0800382e <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 800382e:	b1a8      	cbz	r0, 800385c <HAL_TIM_PWM_Init+0x2e>
{
 8003830:	b510      	push	{r4, lr}
 8003832:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8003834:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003838:	b15b      	cbz	r3, 8003852 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;  
 800383a:	2302      	movs	r3, #2
 800383c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003840:	1d21      	adds	r1, r4, #4
 8003842:	6820      	ldr	r0, [r4, #0]
 8003844:	f7ff ff4c 	bl	80036e0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003848:	2301      	movs	r3, #1
 800384a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800384e:	2000      	movs	r0, #0
 8003850:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003852:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8003856:	f001 f9c3 	bl	8004be0 <HAL_TIM_PWM_MspInit>
 800385a:	e7ee      	b.n	800383a <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800385c:	2001      	movs	r0, #1
 800385e:	4770      	bx	lr

08003860 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8003860:	b1a8      	cbz	r0, 800388e <HAL_TIM_IC_Init+0x2e>
{
 8003862:	b510      	push	{r4, lr}
 8003864:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8003866:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800386a:	b15b      	cbz	r3, 8003884 <HAL_TIM_IC_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;   
 800386c:	2302      	movs	r3, #2
 800386e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003872:	1d21      	adds	r1, r4, #4
 8003874:	6820      	ldr	r0, [r4, #0]
 8003876:	f7ff ff33 	bl	80036e0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800387a:	2301      	movs	r3, #1
 800387c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003880:	2000      	movs	r0, #0
 8003882:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003884:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_IC_MspInit(htim);
 8003888:	f001 fa86 	bl	8004d98 <HAL_TIM_IC_MspInit>
 800388c:	e7ee      	b.n	800386c <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 800388e:	2001      	movs	r0, #1
 8003890:	4770      	bx	lr

08003892 <HAL_TIM_Encoder_Init>:
  if(htim == NULL)
 8003892:	2800      	cmp	r0, #0
 8003894:	d047      	beq.n	8003926 <HAL_TIM_Encoder_Init+0x94>
{
 8003896:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003898:	4605      	mov	r5, r0
 800389a:	460c      	mov	r4, r1
  if(htim->State == HAL_TIM_STATE_RESET)
 800389c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d03b      	beq.n	800391c <HAL_TIM_Encoder_Init+0x8a>
  htim->State= HAL_TIM_STATE_BUSY;   
 80038a4:	2302      	movs	r3, #2
 80038a6:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80038aa:	4629      	mov	r1, r5
 80038ac:	f851 2b04 	ldr.w	r2, [r1], #4
 80038b0:	6893      	ldr	r3, [r2, #8]
 80038b2:	f023 0307 	bic.w	r3, r3, #7
 80038b6:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 80038b8:	6828      	ldr	r0, [r5, #0]
 80038ba:	f7ff ff11 	bl	80036e0 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80038be:	6828      	ldr	r0, [r5, #0]
 80038c0:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 80038c2:	6983      	ldr	r3, [r0, #24]
  tmpccer = htim->Instance->CCER;
 80038c4:	6a02      	ldr	r2, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 80038c6:	6821      	ldr	r1, [r4, #0]
 80038c8:	430e      	orrs	r6, r1
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80038ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ce:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80038d2:	68a1      	ldr	r1, [r4, #8]
 80038d4:	69a7      	ldr	r7, [r4, #24]
 80038d6:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80038da:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80038dc:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 80038e0:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80038e4:	68e1      	ldr	r1, [r4, #12]
 80038e6:	69e7      	ldr	r7, [r4, #28]
 80038e8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80038ec:	430b      	orrs	r3, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80038ee:	6927      	ldr	r7, [r4, #16]
 80038f0:	6a21      	ldr	r1, [r4, #32]
 80038f2:	0309      	lsls	r1, r1, #12
 80038f4:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 80038f8:	430b      	orrs	r3, r1
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80038fa:	f022 02aa 	bic.w	r2, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80038fe:	6861      	ldr	r1, [r4, #4]
 8003900:	6964      	ldr	r4, [r4, #20]
 8003902:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
 8003906:	430a      	orrs	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 8003908:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 800390a:	6829      	ldr	r1, [r5, #0]
 800390c:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 800390e:	682b      	ldr	r3, [r5, #0]
 8003910:	621a      	str	r2, [r3, #32]
  htim->State= HAL_TIM_STATE_READY;
 8003912:	2301      	movs	r3, #1
 8003914:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  return HAL_OK;
 8003918:	2000      	movs	r0, #0
 800391a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800391c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_Encoder_MspInit(htim);
 8003920:	f001 f97e 	bl	8004c20 <HAL_TIM_Encoder_MspInit>
 8003924:	e7be      	b.n	80038a4 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8003926:	2001      	movs	r0, #1
 8003928:	4770      	bx	lr
	...

0800392c <TIM_TI1_SetConfig>:
{
 800392c:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800392e:	6a04      	ldr	r4, [r0, #32]
 8003930:	f024 0401 	bic.w	r4, r4, #1
 8003934:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003936:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003938:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800393a:	4e23      	ldr	r6, [pc, #140]	; (80039c8 <TIM_TI1_SetConfig+0x9c>)
 800393c:	42b0      	cmp	r0, r6
 800393e:	d030      	beq.n	80039a2 <TIM_TI1_SetConfig+0x76>
 8003940:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003944:	d02f      	beq.n	80039a6 <TIM_TI1_SetConfig+0x7a>
 8003946:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800394a:	42b0      	cmp	r0, r6
 800394c:	d02d      	beq.n	80039aa <TIM_TI1_SetConfig+0x7e>
 800394e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003952:	42b0      	cmp	r0, r6
 8003954:	d02b      	beq.n	80039ae <TIM_TI1_SetConfig+0x82>
 8003956:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800395a:	42b0      	cmp	r0, r6
 800395c:	d029      	beq.n	80039b2 <TIM_TI1_SetConfig+0x86>
 800395e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8003962:	42b0      	cmp	r0, r6
 8003964:	d027      	beq.n	80039b6 <TIM_TI1_SetConfig+0x8a>
 8003966:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800396a:	42b0      	cmp	r0, r6
 800396c:	d025      	beq.n	80039ba <TIM_TI1_SetConfig+0x8e>
 800396e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8003972:	42b0      	cmp	r0, r6
 8003974:	d013      	beq.n	800399e <TIM_TI1_SetConfig+0x72>
 8003976:	2600      	movs	r6, #0
 8003978:	bb0e      	cbnz	r6, 80039be <TIM_TI1_SetConfig+0x92>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800397a:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800397e:	f042 0201 	orr.w	r2, r2, #1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003982:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003986:	011b      	lsls	r3, r3, #4
 8003988:	b2db      	uxtb	r3, r3
 800398a:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800398c:	f025 020a 	bic.w	r2, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003990:	f001 010a 	and.w	r1, r1, #10
 8003994:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8003996:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003998:	6201      	str	r1, [r0, #32]
}
 800399a:	bc70      	pop	{r4, r5, r6}
 800399c:	4770      	bx	lr
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800399e:	2601      	movs	r6, #1
 80039a0:	e7ea      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
 80039a2:	2601      	movs	r6, #1
 80039a4:	e7e8      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
 80039a6:	2601      	movs	r6, #1
 80039a8:	e7e6      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
 80039aa:	2601      	movs	r6, #1
 80039ac:	e7e4      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
 80039ae:	2601      	movs	r6, #1
 80039b0:	e7e2      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
 80039b2:	2601      	movs	r6, #1
 80039b4:	e7e0      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
 80039b6:	2601      	movs	r6, #1
 80039b8:	e7de      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
 80039ba:	2601      	movs	r6, #1
 80039bc:	e7dc      	b.n	8003978 <TIM_TI1_SetConfig+0x4c>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80039be:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80039c2:	4322      	orrs	r2, r4
 80039c4:	e7dd      	b.n	8003982 <TIM_TI1_SetConfig+0x56>
 80039c6:	bf00      	nop
 80039c8:	40010000 	.word	0x40010000

080039cc <HAL_TIM_IC_ConfigChannel>:
{
 80039cc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80039ce:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d058      	beq.n	8003a88 <HAL_TIM_IC_ConfigChannel+0xbc>
 80039d6:	460d      	mov	r5, r1
 80039d8:	4604      	mov	r4, r0
 80039da:	2301      	movs	r3, #1
 80039dc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80039e0:	2302      	movs	r3, #2
 80039e2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  if (Channel == TIM_CHANNEL_1)
 80039e6:	b1da      	cbz	r2, 8003a20 <HAL_TIM_IC_ConfigChannel+0x54>
  else if (Channel == TIM_CHANNEL_2)
 80039e8:	2a04      	cmp	r2, #4
 80039ea:	d02a      	beq.n	8003a42 <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_3)
 80039ec:	2a08      	cmp	r2, #8
 80039ee:	d03a      	beq.n	8003a66 <HAL_TIM_IC_ConfigChannel+0x9a>
    TIM_TI4_SetConfig(htim->Instance, 
 80039f0:	68cb      	ldr	r3, [r1, #12]
 80039f2:	684a      	ldr	r2, [r1, #4]
 80039f4:	6809      	ldr	r1, [r1, #0]
 80039f6:	6800      	ldr	r0, [r0, #0]
 80039f8:	f7ff fd71 	bl	80034de <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80039fc:	6822      	ldr	r2, [r4, #0]
 80039fe:	69d3      	ldr	r3, [r2, #28]
 8003a00:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003a04:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003a06:	6822      	ldr	r2, [r4, #0]
 8003a08:	69d3      	ldr	r3, [r2, #28]
 8003a0a:	68a9      	ldr	r1, [r5, #8]
 8003a0c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003a10:	61d3      	str	r3, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 8003a12:	2301      	movs	r3, #1
 8003a14:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  return HAL_OK; 
 8003a1e:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8003a20:	68cb      	ldr	r3, [r1, #12]
 8003a22:	684a      	ldr	r2, [r1, #4]
 8003a24:	6809      	ldr	r1, [r1, #0]
 8003a26:	6800      	ldr	r0, [r0, #0]
 8003a28:	f7ff ff80 	bl	800392c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003a2c:	6822      	ldr	r2, [r4, #0]
 8003a2e:	6993      	ldr	r3, [r2, #24]
 8003a30:	f023 030c 	bic.w	r3, r3, #12
 8003a34:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003a36:	6822      	ldr	r2, [r4, #0]
 8003a38:	6993      	ldr	r3, [r2, #24]
 8003a3a:	68a9      	ldr	r1, [r5, #8]
 8003a3c:	430b      	orrs	r3, r1
 8003a3e:	6193      	str	r3, [r2, #24]
 8003a40:	e7e7      	b.n	8003a12 <HAL_TIM_IC_ConfigChannel+0x46>
    TIM_TI2_SetConfig(htim->Instance, 
 8003a42:	68cb      	ldr	r3, [r1, #12]
 8003a44:	684a      	ldr	r2, [r1, #4]
 8003a46:	6809      	ldr	r1, [r1, #0]
 8003a48:	6800      	ldr	r0, [r0, #0]
 8003a4a:	f7ff fd15 	bl	8003478 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003a4e:	6822      	ldr	r2, [r4, #0]
 8003a50:	6993      	ldr	r3, [r2, #24]
 8003a52:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003a56:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003a58:	6822      	ldr	r2, [r4, #0]
 8003a5a:	6993      	ldr	r3, [r2, #24]
 8003a5c:	68a9      	ldr	r1, [r5, #8]
 8003a5e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003a62:	6193      	str	r3, [r2, #24]
 8003a64:	e7d5      	b.n	8003a12 <HAL_TIM_IC_ConfigChannel+0x46>
    TIM_TI3_SetConfig(htim->Instance,  
 8003a66:	68cb      	ldr	r3, [r1, #12]
 8003a68:	684a      	ldr	r2, [r1, #4]
 8003a6a:	6809      	ldr	r1, [r1, #0]
 8003a6c:	6800      	ldr	r0, [r0, #0]
 8003a6e:	f7ff fd1d 	bl	80034ac <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003a72:	6822      	ldr	r2, [r4, #0]
 8003a74:	69d3      	ldr	r3, [r2, #28]
 8003a76:	f023 030c 	bic.w	r3, r3, #12
 8003a7a:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003a7c:	6822      	ldr	r2, [r4, #0]
 8003a7e:	69d3      	ldr	r3, [r2, #28]
 8003a80:	68a9      	ldr	r1, [r5, #8]
 8003a82:	430b      	orrs	r3, r1
 8003a84:	61d3      	str	r3, [r2, #28]
 8003a86:	e7c4      	b.n	8003a12 <HAL_TIM_IC_ConfigChannel+0x46>
  __HAL_LOCK(htim);
 8003a88:	2002      	movs	r0, #2
}
 8003a8a:	bd38      	pop	{r3, r4, r5, pc}

08003a8c <TIM_OC2_SetConfig>:
{
 8003a8c:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a8e:	6a03      	ldr	r3, [r0, #32]
 8003a90:	f023 0310 	bic.w	r3, r3, #16
 8003a94:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003a96:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8003a98:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003a9a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a9c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003aa0:	680d      	ldr	r5, [r1, #0]
 8003aa2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003aa6:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003aaa:	688d      	ldr	r5, [r1, #8]
 8003aac:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003ab0:	4d11      	ldr	r5, [pc, #68]	; (8003af8 <TIM_OC2_SetConfig+0x6c>)
 8003ab2:	42a8      	cmp	r0, r5
 8003ab4:	d01d      	beq.n	8003af2 <TIM_OC2_SetConfig+0x66>
 8003ab6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003aba:	42a8      	cmp	r0, r5
 8003abc:	d017      	beq.n	8003aee <TIM_OC2_SetConfig+0x62>
 8003abe:	2500      	movs	r5, #0
 8003ac0:	b175      	cbz	r5, 8003ae0 <TIM_OC2_SetConfig+0x54>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ac2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ac6:	68cd      	ldr	r5, [r1, #12]
 8003ac8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003acc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ad0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ad4:	694d      	ldr	r5, [r1, #20]
 8003ad6:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ada:	698d      	ldr	r5, [r1, #24]
 8003adc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003ae0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003ae2:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003ae4:	684a      	ldr	r2, [r1, #4]
 8003ae6:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003ae8:	6203      	str	r3, [r0, #32]
}
 8003aea:	bc30      	pop	{r4, r5}
 8003aec:	4770      	bx	lr
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003aee:	2501      	movs	r5, #1
 8003af0:	e7e6      	b.n	8003ac0 <TIM_OC2_SetConfig+0x34>
 8003af2:	2501      	movs	r5, #1
 8003af4:	e7e4      	b.n	8003ac0 <TIM_OC2_SetConfig+0x34>
 8003af6:	bf00      	nop
 8003af8:	40010000 	.word	0x40010000

08003afc <HAL_TIM_PWM_ConfigChannel>:
{
 8003afc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003afe:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d066      	beq.n	8003bd4 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8003b06:	460d      	mov	r5, r1
 8003b08:	4604      	mov	r4, r0
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	2302      	movs	r3, #2
 8003b12:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  switch (Channel)
 8003b16:	2a0c      	cmp	r2, #12
 8003b18:	d81a      	bhi.n	8003b50 <HAL_TIM_PWM_ConfigChannel+0x54>
 8003b1a:	e8df f002 	tbb	[pc, r2]
 8003b1e:	1907      	.short	0x1907
 8003b20:	19201919 	.word	0x19201919
 8003b24:	19341919 	.word	0x19341919
 8003b28:	1919      	.short	0x1919
 8003b2a:	47          	.byte	0x47
 8003b2b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b2c:	6800      	ldr	r0, [r0, #0]
 8003b2e:	f7ff fc0d 	bl	800334c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b32:	6822      	ldr	r2, [r4, #0]
 8003b34:	6993      	ldr	r3, [r2, #24]
 8003b36:	f043 0308 	orr.w	r3, r3, #8
 8003b3a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b3c:	6822      	ldr	r2, [r4, #0]
 8003b3e:	6993      	ldr	r3, [r2, #24]
 8003b40:	f023 0304 	bic.w	r3, r3, #4
 8003b44:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b46:	6822      	ldr	r2, [r4, #0]
 8003b48:	6993      	ldr	r3, [r2, #24]
 8003b4a:	6929      	ldr	r1, [r5, #16]
 8003b4c:	430b      	orrs	r3, r1
 8003b4e:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003b50:	2301      	movs	r3, #1
 8003b52:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003b56:	2000      	movs	r0, #0
 8003b58:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  return HAL_OK;
 8003b5c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b5e:	6800      	ldr	r0, [r0, #0]
 8003b60:	f7ff ff94 	bl	8003a8c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b64:	6822      	ldr	r2, [r4, #0]
 8003b66:	6993      	ldr	r3, [r2, #24]
 8003b68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b6c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b6e:	6822      	ldr	r2, [r4, #0]
 8003b70:	6993      	ldr	r3, [r2, #24]
 8003b72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b76:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b78:	6822      	ldr	r2, [r4, #0]
 8003b7a:	6993      	ldr	r3, [r2, #24]
 8003b7c:	6929      	ldr	r1, [r5, #16]
 8003b7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003b82:	6193      	str	r3, [r2, #24]
    break;
 8003b84:	e7e4      	b.n	8003b50 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b86:	6800      	ldr	r0, [r0, #0]
 8003b88:	f7ff fc12 	bl	80033b0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b8c:	6822      	ldr	r2, [r4, #0]
 8003b8e:	69d3      	ldr	r3, [r2, #28]
 8003b90:	f043 0308 	orr.w	r3, r3, #8
 8003b94:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b96:	6822      	ldr	r2, [r4, #0]
 8003b98:	69d3      	ldr	r3, [r2, #28]
 8003b9a:	f023 0304 	bic.w	r3, r3, #4
 8003b9e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003ba0:	6822      	ldr	r2, [r4, #0]
 8003ba2:	69d3      	ldr	r3, [r2, #28]
 8003ba4:	6929      	ldr	r1, [r5, #16]
 8003ba6:	430b      	orrs	r3, r1
 8003ba8:	61d3      	str	r3, [r2, #28]
    break;
 8003baa:	e7d1      	b.n	8003b50 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bac:	6800      	ldr	r0, [r0, #0]
 8003bae:	f7ff fc35 	bl	800341c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bb2:	6822      	ldr	r2, [r4, #0]
 8003bb4:	69d3      	ldr	r3, [r2, #28]
 8003bb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bba:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bbc:	6822      	ldr	r2, [r4, #0]
 8003bbe:	69d3      	ldr	r3, [r2, #28]
 8003bc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bc4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003bc6:	6822      	ldr	r2, [r4, #0]
 8003bc8:	69d3      	ldr	r3, [r2, #28]
 8003bca:	6929      	ldr	r1, [r5, #16]
 8003bcc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003bd0:	61d3      	str	r3, [r2, #28]
    break;
 8003bd2:	e7bd      	b.n	8003b50 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 8003bd4:	2002      	movs	r0, #2
}
 8003bd6:	bd38      	pop	{r3, r4, r5, pc}

08003bd8 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003bd8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d022      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
{
 8003be0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8003be2:	2201      	movs	r2, #1
 8003be4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003be8:	2302      	movs	r3, #2
 8003bea:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003bee:	6804      	ldr	r4, [r0, #0]
 8003bf0:	6863      	ldr	r3, [r4, #4]
 8003bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bf6:	6063      	str	r3, [r4, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003bf8:	6804      	ldr	r4, [r0, #0]
 8003bfa:	6863      	ldr	r3, [r4, #4]
 8003bfc:	680d      	ldr	r5, [r1, #0]
 8003bfe:	432b      	orrs	r3, r5
 8003c00:	6063      	str	r3, [r4, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003c02:	6804      	ldr	r4, [r0, #0]
 8003c04:	68a3      	ldr	r3, [r4, #8]
 8003c06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c0a:	60a3      	str	r3, [r4, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003c0c:	6804      	ldr	r4, [r0, #0]
 8003c0e:	68a3      	ldr	r3, [r4, #8]
 8003c10:	6849      	ldr	r1, [r1, #4]
 8003c12:	430b      	orrs	r3, r1
 8003c14:	60a3      	str	r3, [r4, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003c16:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK;
 8003c20:	4618      	mov	r0, r3
} 
 8003c22:	bc30      	pop	{r4, r5}
 8003c24:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003c26:	2002      	movs	r0, #2
 8003c28:	4770      	bx	lr

08003c2a <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003c2a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d025      	beq.n	8003c7e <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8003c32:	2301      	movs	r3, #1
 8003c34:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c38:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c3e:	688a      	ldr	r2, [r1, #8]
 8003c40:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c46:	684a      	ldr	r2, [r1, #4]
 8003c48:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c4e:	680a      	ldr	r2, [r1, #0]
 8003c50:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c56:	690a      	ldr	r2, [r1, #16]
 8003c58:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c5e:	694a      	ldr	r2, [r1, #20]
 8003c60:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c66:	698a      	ldr	r2, [r1, #24]
 8003c68:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c6a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c6e:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c70:	6802      	ldr	r2, [r0, #0]
 8003c72:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8003c74:	2300      	movs	r3, #0
 8003c76:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003c7e:	2002      	movs	r0, #2
}
 8003c80:	4770      	bx	lr

08003c82 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003c82:	4770      	bx	lr

08003c84 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c84:	4770      	bx	lr
	...

08003c88 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c8c:	4604      	mov	r4, r0
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003c8e:	6802      	ldr	r2, [r0, #0]
 8003c90:	6913      	ldr	r3, [r2, #16]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003c92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003c96:	68c1      	ldr	r1, [r0, #12]
 8003c98:	430b      	orrs	r3, r1
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003c9a:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8003c9c:	6801      	ldr	r1, [r0, #0]
 8003c9e:	68cb      	ldr	r3, [r1, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003ca0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003ca4:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ca8:	6882      	ldr	r2, [r0, #8]
 8003caa:	6900      	ldr	r0, [r0, #16]
 8003cac:	4302      	orrs	r2, r0
 8003cae:	6960      	ldr	r0, [r4, #20]
 8003cb0:	4302      	orrs	r2, r0
 8003cb2:	69e0      	ldr	r0, [r4, #28]
 8003cb4:	4302      	orrs	r2, r0
 8003cb6:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003cb8:	60cb      	str	r3, [r1, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003cba:	6822      	ldr	r2, [r4, #0]
 8003cbc:	6953      	ldr	r3, [r2, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8003cbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003cc2:	69a1      	ldr	r1, [r4, #24]
 8003cc4:	430b      	orrs	r3, r1
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8003cc6:	6153      	str	r3, [r2, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cc8:	69e3      	ldr	r3, [r4, #28]
 8003cca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cce:	d062      	beq.n	8003d96 <UART_SetConfig+0x10e>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cd0:	f8d4 8000 	ldr.w	r8, [r4]
 8003cd4:	4bbb      	ldr	r3, [pc, #748]	; (8003fc4 <UART_SetConfig+0x33c>)
 8003cd6:	4598      	cmp	r8, r3
 8003cd8:	f000 811b 	beq.w	8003f12 <UART_SetConfig+0x28a>
 8003cdc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ce0:	4598      	cmp	r8, r3
 8003ce2:	f000 8116 	beq.w	8003f12 <UART_SetConfig+0x28a>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003ce6:	f7fe ffa3 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003cea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003cee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003cf2:	6865      	ldr	r5, [r4, #4]
 8003cf4:	00ad      	lsls	r5, r5, #2
 8003cf6:	fbb0 f5f5 	udiv	r5, r0, r5
 8003cfa:	4fb3      	ldr	r7, [pc, #716]	; (8003fc8 <UART_SetConfig+0x340>)
 8003cfc:	fba7 3505 	umull	r3, r5, r7, r5
 8003d00:	096d      	lsrs	r5, r5, #5
 8003d02:	012e      	lsls	r6, r5, #4
 8003d04:	f7fe ff94 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003d08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d0c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d10:	6865      	ldr	r5, [r4, #4]
 8003d12:	00ad      	lsls	r5, r5, #2
 8003d14:	fbb0 faf5 	udiv	sl, r0, r5
 8003d18:	f7fe ff8a 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003d1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d20:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d24:	6865      	ldr	r5, [r4, #4]
 8003d26:	00ad      	lsls	r5, r5, #2
 8003d28:	fbb0 f5f5 	udiv	r5, r0, r5
 8003d2c:	fba7 3505 	umull	r3, r5, r7, r5
 8003d30:	096d      	lsrs	r5, r5, #5
 8003d32:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003d36:	fb09 a515 	mls	r5, r9, r5, sl
 8003d3a:	012d      	lsls	r5, r5, #4
 8003d3c:	3532      	adds	r5, #50	; 0x32
 8003d3e:	fba7 3505 	umull	r3, r5, r7, r5
 8003d42:	096d      	lsrs	r5, r5, #5
 8003d44:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8003d48:	4435      	add	r5, r6
 8003d4a:	f7fe ff71 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003d4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d52:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d56:	6866      	ldr	r6, [r4, #4]
 8003d58:	00b6      	lsls	r6, r6, #2
 8003d5a:	fbb0 f6f6 	udiv	r6, r0, r6
 8003d5e:	f7fe ff67 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003d62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d66:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d6a:	6863      	ldr	r3, [r4, #4]
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d72:	fba7 3000 	umull	r3, r0, r7, r0
 8003d76:	0940      	lsrs	r0, r0, #5
 8003d78:	fb09 6910 	mls	r9, r9, r0, r6
 8003d7c:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8003d80:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8003d84:	fba7 3709 	umull	r3, r7, r7, r9
 8003d88:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8003d8c:	442f      	add	r7, r5
 8003d8e:	f8c8 7008 	str.w	r7, [r8, #8]
 8003d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d96:	f8d4 8000 	ldr.w	r8, [r4]
 8003d9a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d9e:	f503 4310 	add.w	r3, r3, #36864	; 0x9000
 8003da2:	4598      	cmp	r8, r3
 8003da4:	d05c      	beq.n	8003e60 <UART_SetConfig+0x1d8>
 8003da6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003daa:	4598      	cmp	r8, r3
 8003dac:	d058      	beq.n	8003e60 <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003dae:	f7fe ff3f 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003db2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003db6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003dba:	6865      	ldr	r5, [r4, #4]
 8003dbc:	006d      	lsls	r5, r5, #1
 8003dbe:	fbb0 f5f5 	udiv	r5, r0, r5
 8003dc2:	4f81      	ldr	r7, [pc, #516]	; (8003fc8 <UART_SetConfig+0x340>)
 8003dc4:	fba7 3505 	umull	r3, r5, r7, r5
 8003dc8:	096d      	lsrs	r5, r5, #5
 8003dca:	012e      	lsls	r6, r5, #4
 8003dcc:	f7fe ff30 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003dd0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003dd4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003dd8:	6865      	ldr	r5, [r4, #4]
 8003dda:	006d      	lsls	r5, r5, #1
 8003ddc:	fbb0 faf5 	udiv	sl, r0, r5
 8003de0:	f7fe ff26 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003de4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003de8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003dec:	6865      	ldr	r5, [r4, #4]
 8003dee:	006d      	lsls	r5, r5, #1
 8003df0:	fbb0 f5f5 	udiv	r5, r0, r5
 8003df4:	fba7 3505 	umull	r3, r5, r7, r5
 8003df8:	096d      	lsrs	r5, r5, #5
 8003dfa:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003dfe:	fb09 a515 	mls	r5, r9, r5, sl
 8003e02:	00ed      	lsls	r5, r5, #3
 8003e04:	3532      	adds	r5, #50	; 0x32
 8003e06:	fba7 3505 	umull	r3, r5, r7, r5
 8003e0a:	096d      	lsrs	r5, r5, #5
 8003e0c:	006d      	lsls	r5, r5, #1
 8003e0e:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 8003e12:	4435      	add	r5, r6
 8003e14:	f7fe ff0c 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003e18:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e20:	6866      	ldr	r6, [r4, #4]
 8003e22:	0076      	lsls	r6, r6, #1
 8003e24:	fbb0 f6f6 	udiv	r6, r0, r6
 8003e28:	f7fe ff02 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 8003e2c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e30:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e34:	6863      	ldr	r3, [r4, #4]
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e3c:	fba7 2303 	umull	r2, r3, r7, r3
 8003e40:	095b      	lsrs	r3, r3, #5
 8003e42:	fb09 6913 	mls	r9, r9, r3, r6
 8003e46:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8003e4a:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8003e4e:	fba7 3709 	umull	r3, r7, r7, r9
 8003e52:	f3c7 1742 	ubfx	r7, r7, #5, #3
 8003e56:	442f      	add	r7, r5
 8003e58:	f8c8 7008 	str.w	r7, [r8, #8]
 8003e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003e60:	f7fe fef6 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003e64:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e68:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e6c:	6865      	ldr	r5, [r4, #4]
 8003e6e:	006d      	lsls	r5, r5, #1
 8003e70:	fbb0 f5f5 	udiv	r5, r0, r5
 8003e74:	4f54      	ldr	r7, [pc, #336]	; (8003fc8 <UART_SetConfig+0x340>)
 8003e76:	fba7 3505 	umull	r3, r5, r7, r5
 8003e7a:	096d      	lsrs	r5, r5, #5
 8003e7c:	012e      	lsls	r6, r5, #4
 8003e7e:	f7fe fee7 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003e82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e86:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e8a:	6865      	ldr	r5, [r4, #4]
 8003e8c:	006d      	lsls	r5, r5, #1
 8003e8e:	fbb0 faf5 	udiv	sl, r0, r5
 8003e92:	f7fe fedd 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003e96:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003e9e:	6865      	ldr	r5, [r4, #4]
 8003ea0:	006d      	lsls	r5, r5, #1
 8003ea2:	fbb0 f5f5 	udiv	r5, r0, r5
 8003ea6:	fba7 3505 	umull	r3, r5, r7, r5
 8003eaa:	096d      	lsrs	r5, r5, #5
 8003eac:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003eb0:	fb09 a515 	mls	r5, r9, r5, sl
 8003eb4:	00ed      	lsls	r5, r5, #3
 8003eb6:	3532      	adds	r5, #50	; 0x32
 8003eb8:	fba7 3505 	umull	r3, r5, r7, r5
 8003ebc:	096d      	lsrs	r5, r5, #5
 8003ebe:	006d      	lsls	r5, r5, #1
 8003ec0:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 8003ec4:	4435      	add	r5, r6
 8003ec6:	f7fe fec3 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003eca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ece:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ed2:	6866      	ldr	r6, [r4, #4]
 8003ed4:	0076      	lsls	r6, r6, #1
 8003ed6:	fbb0 f6f6 	udiv	r6, r0, r6
 8003eda:	f7fe feb9 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003ede:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ee2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ee6:	6863      	ldr	r3, [r4, #4]
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eee:	fba7 2303 	umull	r2, r3, r7, r3
 8003ef2:	095b      	lsrs	r3, r3, #5
 8003ef4:	fb09 6913 	mls	r9, r9, r3, r6
 8003ef8:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8003efc:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8003f00:	fba7 3709 	umull	r3, r7, r7, r9
 8003f04:	f3c7 1742 	ubfx	r7, r7, #5, #3
 8003f08:	442f      	add	r7, r5
 8003f0a:	f8c8 7008 	str.w	r7, [r8, #8]
 8003f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003f12:	f7fe fe9d 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003f16:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f1a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f1e:	6865      	ldr	r5, [r4, #4]
 8003f20:	00ad      	lsls	r5, r5, #2
 8003f22:	fbb0 f5f5 	udiv	r5, r0, r5
 8003f26:	4f28      	ldr	r7, [pc, #160]	; (8003fc8 <UART_SetConfig+0x340>)
 8003f28:	fba7 3505 	umull	r3, r5, r7, r5
 8003f2c:	096d      	lsrs	r5, r5, #5
 8003f2e:	012e      	lsls	r6, r5, #4
 8003f30:	f7fe fe8e 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003f34:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f3c:	6865      	ldr	r5, [r4, #4]
 8003f3e:	00ad      	lsls	r5, r5, #2
 8003f40:	fbb0 faf5 	udiv	sl, r0, r5
 8003f44:	f7fe fe84 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003f48:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f50:	6865      	ldr	r5, [r4, #4]
 8003f52:	00ad      	lsls	r5, r5, #2
 8003f54:	fbb0 f5f5 	udiv	r5, r0, r5
 8003f58:	fba7 3505 	umull	r3, r5, r7, r5
 8003f5c:	096d      	lsrs	r5, r5, #5
 8003f5e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003f62:	fb09 a515 	mls	r5, r9, r5, sl
 8003f66:	012d      	lsls	r5, r5, #4
 8003f68:	3532      	adds	r5, #50	; 0x32
 8003f6a:	fba7 3505 	umull	r3, r5, r7, r5
 8003f6e:	096d      	lsrs	r5, r5, #5
 8003f70:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8003f74:	4435      	add	r5, r6
 8003f76:	f7fe fe6b 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003f7a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f7e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f82:	6866      	ldr	r6, [r4, #4]
 8003f84:	00b6      	lsls	r6, r6, #2
 8003f86:	fbb0 f6f6 	udiv	r6, r0, r6
 8003f8a:	f7fe fe61 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003f8e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f92:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f96:	6863      	ldr	r3, [r4, #4]
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f9e:	fba7 2303 	umull	r2, r3, r7, r3
 8003fa2:	095b      	lsrs	r3, r3, #5
 8003fa4:	fb09 6913 	mls	r9, r9, r3, r6
 8003fa8:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8003fac:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8003fb0:	fba7 3709 	umull	r3, r7, r7, r9
 8003fb4:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8003fb8:	442f      	add	r7, r5
 8003fba:	f8c8 7008 	str.w	r7, [r8, #8]
 8003fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fc2:	bf00      	nop
 8003fc4:	40011000 	.word	0x40011000
 8003fc8:	51eb851f 	.word	0x51eb851f

08003fcc <UART_WaitOnFlagUntilTimeout>:
{
 8003fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fd0:	4605      	mov	r5, r0
 8003fd2:	460f      	mov	r7, r1
 8003fd4:	4616      	mov	r6, r2
 8003fd6:	4698      	mov	r8, r3
 8003fd8:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003fda:	682b      	ldr	r3, [r5, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	ea37 0303 	bics.w	r3, r7, r3
 8003fe2:	bf0c      	ite	eq
 8003fe4:	2301      	moveq	r3, #1
 8003fe6:	2300      	movne	r3, #0
 8003fe8:	42b3      	cmp	r3, r6
 8003fea:	d11e      	bne.n	800402a <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8003fec:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003ff0:	d0f3      	beq.n	8003fda <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003ff2:	b12c      	cbz	r4, 8004000 <UART_WaitOnFlagUntilTimeout+0x34>
 8003ff4:	f7fc ffc8 	bl	8000f88 <HAL_GetTick>
 8003ff8:	eba0 0008 	sub.w	r0, r0, r8
 8003ffc:	4284      	cmp	r4, r0
 8003ffe:	d2ec      	bcs.n	8003fda <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004000:	682a      	ldr	r2, [r5, #0]
 8004002:	68d3      	ldr	r3, [r2, #12]
 8004004:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004008:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800400a:	682a      	ldr	r2, [r5, #0]
 800400c:	6953      	ldr	r3, [r2, #20]
 800400e:	f023 0301 	bic.w	r3, r3, #1
 8004012:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8004014:	2320      	movs	r3, #32
 8004016:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800401a:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800401e:	2300      	movs	r3, #0
 8004020:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8004024:	2003      	movs	r0, #3
 8004026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 800402a:	2000      	movs	r0, #0
}
 800402c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004030 <HAL_UART_Init>:
  if(huart == NULL)
 8004030:	b358      	cbz	r0, 800408a <HAL_UART_Init+0x5a>
{
 8004032:	b510      	push	{r4, lr}
 8004034:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8004036:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800403a:	b30b      	cbz	r3, 8004080 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800403c:	2324      	movs	r3, #36	; 0x24
 800403e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8004042:	6822      	ldr	r2, [r4, #0]
 8004044:	68d3      	ldr	r3, [r2, #12]
 8004046:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800404a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800404c:	4620      	mov	r0, r4
 800404e:	f7ff fe1b 	bl	8003c88 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004052:	6822      	ldr	r2, [r4, #0]
 8004054:	6913      	ldr	r3, [r2, #16]
 8004056:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800405a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800405c:	6822      	ldr	r2, [r4, #0]
 800405e:	6953      	ldr	r3, [r2, #20]
 8004060:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8004064:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8004066:	6822      	ldr	r2, [r4, #0]
 8004068:	68d3      	ldr	r3, [r2, #12]
 800406a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800406e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004070:	2000      	movs	r0, #0
 8004072:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004074:	2320      	movs	r3, #32
 8004076:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800407a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800407e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004080:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8004084:	f000 fefc 	bl	8004e80 <HAL_UART_MspInit>
 8004088:	e7d8      	b.n	800403c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800408a:	2001      	movs	r0, #1
 800408c:	4770      	bx	lr

0800408e <HAL_UART_Transmit>:
{
 800408e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8004096:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b20      	cmp	r3, #32
 800409e:	d004      	beq.n	80040aa <HAL_UART_Transmit+0x1c>
    return HAL_BUSY;
 80040a0:	2302      	movs	r3, #2
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	b002      	add	sp, #8
 80040a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040aa:	4604      	mov	r4, r0
 80040ac:	460d      	mov	r5, r1
 80040ae:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0)) 
 80040b0:	2900      	cmp	r1, #0
 80040b2:	d055      	beq.n	8004160 <HAL_UART_Transmit+0xd2>
 80040b4:	2a00      	cmp	r2, #0
 80040b6:	d055      	beq.n	8004164 <HAL_UART_Transmit+0xd6>
    __HAL_LOCK(huart);
 80040b8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d101      	bne.n	80040c4 <HAL_UART_Transmit+0x36>
 80040c0:	2302      	movs	r3, #2
 80040c2:	e7ee      	b.n	80040a2 <HAL_UART_Transmit+0x14>
 80040c4:	2301      	movs	r3, #1
 80040c6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ca:	2300      	movs	r3, #0
 80040cc:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040ce:	2321      	movs	r3, #33	; 0x21
 80040d0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80040d4:	f7fc ff58 	bl	8000f88 <HAL_GetTick>
 80040d8:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80040da:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80040de:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80040e2:	e010      	b.n	8004106 <HAL_UART_Transmit+0x78>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040e4:	9600      	str	r6, [sp, #0]
 80040e6:	463b      	mov	r3, r7
 80040e8:	2200      	movs	r2, #0
 80040ea:	2180      	movs	r1, #128	; 0x80
 80040ec:	4620      	mov	r0, r4
 80040ee:	f7ff ff6d 	bl	8003fcc <UART_WaitOnFlagUntilTimeout>
 80040f2:	2800      	cmp	r0, #0
 80040f4:	d138      	bne.n	8004168 <HAL_UART_Transmit+0xda>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80040f6:	6822      	ldr	r2, [r4, #0]
 80040f8:	882b      	ldrh	r3, [r5, #0]
 80040fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040fe:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004100:	6923      	ldr	r3, [r4, #16]
 8004102:	b9cb      	cbnz	r3, 8004138 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8004104:	3502      	adds	r5, #2
    while(huart->TxXferCount > 0U)
 8004106:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004108:	b29b      	uxth	r3, r3
 800410a:	b1bb      	cbz	r3, 800413c <HAL_UART_Transmit+0xae>
      huart->TxXferCount--;
 800410c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800410e:	b29b      	uxth	r3, r3
 8004110:	3b01      	subs	r3, #1
 8004112:	b29b      	uxth	r3, r3
 8004114:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004116:	68a3      	ldr	r3, [r4, #8]
 8004118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800411c:	d0e2      	beq.n	80040e4 <HAL_UART_Transmit+0x56>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800411e:	9600      	str	r6, [sp, #0]
 8004120:	463b      	mov	r3, r7
 8004122:	2200      	movs	r2, #0
 8004124:	2180      	movs	r1, #128	; 0x80
 8004126:	4620      	mov	r0, r4
 8004128:	f7ff ff50 	bl	8003fcc <UART_WaitOnFlagUntilTimeout>
 800412c:	b9f0      	cbnz	r0, 800416c <HAL_UART_Transmit+0xde>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800412e:	6823      	ldr	r3, [r4, #0]
 8004130:	782a      	ldrb	r2, [r5, #0]
 8004132:	605a      	str	r2, [r3, #4]
 8004134:	3501      	adds	r5, #1
 8004136:	e7e6      	b.n	8004106 <HAL_UART_Transmit+0x78>
          pData +=1U;
 8004138:	3501      	adds	r5, #1
 800413a:	e7e4      	b.n	8004106 <HAL_UART_Transmit+0x78>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800413c:	9600      	str	r6, [sp, #0]
 800413e:	463b      	mov	r3, r7
 8004140:	2200      	movs	r2, #0
 8004142:	2140      	movs	r1, #64	; 0x40
 8004144:	4620      	mov	r0, r4
 8004146:	f7ff ff41 	bl	8003fcc <UART_WaitOnFlagUntilTimeout>
 800414a:	4603      	mov	r3, r0
 800414c:	b108      	cbz	r0, 8004152 <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e7a7      	b.n	80040a2 <HAL_UART_Transmit+0x14>
      huart->gState = HAL_UART_STATE_READY;
 8004152:	2220      	movs	r2, #32
 8004154:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8004158:	2200      	movs	r2, #0
 800415a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 800415e:	e7a0      	b.n	80040a2 <HAL_UART_Transmit+0x14>
      return  HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e79e      	b.n	80040a2 <HAL_UART_Transmit+0x14>
 8004164:	2301      	movs	r3, #1
 8004166:	e79c      	b.n	80040a2 <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e79a      	b.n	80040a2 <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e798      	b.n	80040a2 <HAL_UART_Transmit+0x14>

08004170 <prj_main>:
#include "ICM20689_I2C_Tester.h"
#include "THL_SpiTester.h"
#include "PMW3901_Tester.h"
#include "THL_TimerTester.h"
#include "THL_AdcTester.h"
void prj_main(void) {
 8004170:	b508      	push	{r3, lr}
	testAdc();
 8004172:	f000 ffcd 	bl	8005110 <testAdc>
 8004176:	bd08      	pop	{r3, pc}

08004178 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800417a:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800417c:	2400      	movs	r4, #0
 800417e:	9405      	str	r4, [sp, #20]
 8004180:	9406      	str	r4, [sp, #24]
 8004182:	9407      	str	r4, [sp, #28]
 8004184:	9408      	str	r4, [sp, #32]
 8004186:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004188:	9401      	str	r4, [sp, #4]
 800418a:	4b2f      	ldr	r3, [pc, #188]	; (8004248 <MX_GPIO_Init+0xd0>)
 800418c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800418e:	f042 0204 	orr.w	r2, r2, #4
 8004192:	631a      	str	r2, [r3, #48]	; 0x30
 8004194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004196:	f002 0204 	and.w	r2, r2, #4
 800419a:	9201      	str	r2, [sp, #4]
 800419c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800419e:	9402      	str	r4, [sp, #8]
 80041a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041a6:	631a      	str	r2, [r3, #48]	; 0x30
 80041a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041aa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80041ae:	9202      	str	r2, [sp, #8]
 80041b0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80041b2:	9403      	str	r4, [sp, #12]
 80041b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041b6:	f042 0201 	orr.w	r2, r2, #1
 80041ba:	631a      	str	r2, [r3, #48]	; 0x30
 80041bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041be:	f002 0201 	and.w	r2, r2, #1
 80041c2:	9203      	str	r2, [sp, #12]
 80041c4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041c6:	9404      	str	r4, [sp, #16]
 80041c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041ca:	f042 0202 	orr.w	r2, r2, #2
 80041ce:	631a      	str	r2, [r3, #48]	; 0x30
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	9304      	str	r3, [sp, #16]
 80041d8:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80041da:	4f1c      	ldr	r7, [pc, #112]	; (800424c <MX_GPIO_Init+0xd4>)
 80041dc:	4622      	mov	r2, r4
 80041de:	2120      	movs	r1, #32
 80041e0:	4638      	mov	r0, r7
 80041e2:	f7fd fd5d 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_SoftCS_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80041e6:	4d1a      	ldr	r5, [pc, #104]	; (8004250 <MX_GPIO_Init+0xd8>)
 80041e8:	4622      	mov	r2, r4
 80041ea:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 80041ee:	4628      	mov	r0, r5
 80041f0:	f7fd fd56 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80041f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80041f8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80041fa:	4b16      	ldr	r3, [pc, #88]	; (8004254 <MX_GPIO_Init+0xdc>)
 80041fc:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fe:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004200:	a905      	add	r1, sp, #20
 8004202:	4815      	ldr	r0, [pc, #84]	; (8004258 <MX_GPIO_Init+0xe0>)
 8004204:	f7fd fc6a 	bl	8001adc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004208:	2320      	movs	r3, #32
 800420a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800420c:	2601      	movs	r6, #1
 800420e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004210:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004212:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004214:	a905      	add	r1, sp, #20
 8004216:	4638      	mov	r0, r7
 8004218:	f7fd fc60 	bl	8001adc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SoftCS_Pin */
  GPIO_InitStruct.Pin = SPI2_SoftCS_Pin;
 800421c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004220:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004222:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004224:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004226:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(SPI2_SoftCS_GPIO_Port, &GPIO_InitStruct);
 8004228:	a905      	add	r1, sp, #20
 800422a:	4628      	mov	r0, r5
 800422c:	f7fd fc56 	bl	8001adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004230:	23c0      	movs	r3, #192	; 0xc0
 8004232:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004234:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004236:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004238:	2303      	movs	r3, #3
 800423a:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800423c:	a905      	add	r1, sp, #20
 800423e:	4628      	mov	r0, r5
 8004240:	f7fd fc4c 	bl	8001adc <HAL_GPIO_Init>

}
 8004244:	b00b      	add	sp, #44	; 0x2c
 8004246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004248:	40023800 	.word	0x40023800
 800424c:	40020000 	.word	0x40020000
 8004250:	40020400 	.word	0x40020400
 8004254:	10210000 	.word	0x10210000
 8004258:	40020800 	.word	0x40020800

0800425c <MX_DMA_Init>:
{
 800425c:	b510      	push	{r4, lr}
 800425e:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004260:	2400      	movs	r4, #0
 8004262:	9400      	str	r4, [sp, #0]
 8004264:	4b1e      	ldr	r3, [pc, #120]	; (80042e0 <MX_DMA_Init+0x84>)
 8004266:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004268:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800426c:	631a      	str	r2, [r3, #48]	; 0x30
 800426e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004270:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004274:	9200      	str	r2, [sp, #0]
 8004276:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004278:	9401      	str	r4, [sp, #4]
 800427a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800427c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004280:	631a      	str	r2, [r3, #48]	; 0x30
 8004282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004284:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800428c:	4622      	mov	r2, r4
 800428e:	4621      	mov	r1, r4
 8004290:	200b      	movs	r0, #11
 8004292:	f7fd f9af 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004296:	200b      	movs	r0, #11
 8004298:	f7fd f9de 	bl	8001658 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800429c:	4622      	mov	r2, r4
 800429e:	4621      	mov	r1, r4
 80042a0:	200e      	movs	r0, #14
 80042a2:	f7fd f9a7 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80042a6:	200e      	movs	r0, #14
 80042a8:	f7fd f9d6 	bl	8001658 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80042ac:	4622      	mov	r2, r4
 80042ae:	4621      	mov	r1, r4
 80042b0:	200f      	movs	r0, #15
 80042b2:	f7fd f99f 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80042b6:	200f      	movs	r0, #15
 80042b8:	f7fd f9ce 	bl	8001658 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80042bc:	4622      	mov	r2, r4
 80042be:	4621      	mov	r1, r4
 80042c0:	202f      	movs	r0, #47	; 0x2f
 80042c2:	f7fd f997 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80042c6:	202f      	movs	r0, #47	; 0x2f
 80042c8:	f7fd f9c6 	bl	8001658 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80042cc:	4622      	mov	r2, r4
 80042ce:	4621      	mov	r1, r4
 80042d0:	2038      	movs	r0, #56	; 0x38
 80042d2:	f7fd f98f 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80042d6:	2038      	movs	r0, #56	; 0x38
 80042d8:	f7fd f9be 	bl	8001658 <HAL_NVIC_EnableIRQ>
}
 80042dc:	b002      	add	sp, #8
 80042de:	bd10      	pop	{r4, pc}
 80042e0:	40023800 	.word	0x40023800

080042e4 <MX_USART2_UART_Init>:
{
 80042e4:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 80042e6:	4808      	ldr	r0, [pc, #32]	; (8004308 <MX_USART2_UART_Init+0x24>)
 80042e8:	4b08      	ldr	r3, [pc, #32]	; (800430c <MX_USART2_UART_Init+0x28>)
 80042ea:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80042ec:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80042f0:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80042f2:	2300      	movs	r3, #0
 80042f4:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80042f6:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80042f8:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80042fa:	220c      	movs	r2, #12
 80042fc:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042fe:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004300:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004302:	f7ff fe95 	bl	8004030 <HAL_UART_Init>
 8004306:	bd08      	pop	{r3, pc}
 8004308:	20000b30 	.word	0x20000b30
 800430c:	40004400 	.word	0x40004400

08004310 <MX_TIM1_Init>:
{
 8004310:	b530      	push	{r4, r5, lr}
 8004312:	b091      	sub	sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004314:	2400      	movs	r4, #0
 8004316:	940e      	str	r4, [sp, #56]	; 0x38
 8004318:	940f      	str	r4, [sp, #60]	; 0x3c
  TIM_OC_InitTypeDef sConfigOC = {0};
 800431a:	9407      	str	r4, [sp, #28]
 800431c:	9408      	str	r4, [sp, #32]
 800431e:	9409      	str	r4, [sp, #36]	; 0x24
 8004320:	940a      	str	r4, [sp, #40]	; 0x28
 8004322:	940b      	str	r4, [sp, #44]	; 0x2c
 8004324:	940c      	str	r4, [sp, #48]	; 0x30
 8004326:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004328:	9400      	str	r4, [sp, #0]
 800432a:	9401      	str	r4, [sp, #4]
 800432c:	9402      	str	r4, [sp, #8]
 800432e:	9403      	str	r4, [sp, #12]
 8004330:	9404      	str	r4, [sp, #16]
 8004332:	9405      	str	r4, [sp, #20]
 8004334:	9406      	str	r4, [sp, #24]
  htim1.Instance = TIM1;
 8004336:	4d1f      	ldr	r5, [pc, #124]	; (80043b4 <MX_TIM1_Init+0xa4>)
 8004338:	4b1f      	ldr	r3, [pc, #124]	; (80043b8 <MX_TIM1_Init+0xa8>)
 800433a:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 0;
 800433c:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800433e:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 0;
 8004340:	60ec      	str	r4, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004342:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8004344:	616c      	str	r4, [r5, #20]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004346:	4628      	mov	r0, r5
 8004348:	f7ff fa71 	bl	800382e <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800434c:	940e      	str	r4, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800434e:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004350:	a90e      	add	r1, sp, #56	; 0x38
 8004352:	4628      	mov	r0, r5
 8004354:	f7ff fc40 	bl	8003bd8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004358:	2360      	movs	r3, #96	; 0x60
 800435a:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 800435c:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800435e:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004360:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004362:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004364:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004366:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004368:	4622      	mov	r2, r4
 800436a:	a907      	add	r1, sp, #28
 800436c:	4628      	mov	r0, r5
 800436e:	f7ff fbc5 	bl	8003afc <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004372:	2204      	movs	r2, #4
 8004374:	a907      	add	r1, sp, #28
 8004376:	4628      	mov	r0, r5
 8004378:	f7ff fbc0 	bl	8003afc <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800437c:	2208      	movs	r2, #8
 800437e:	a907      	add	r1, sp, #28
 8004380:	4628      	mov	r0, r5
 8004382:	f7ff fbbb 	bl	8003afc <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004386:	220c      	movs	r2, #12
 8004388:	a907      	add	r1, sp, #28
 800438a:	4628      	mov	r0, r5
 800438c:	f7ff fbb6 	bl	8003afc <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004390:	9400      	str	r4, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004392:	9401      	str	r4, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004394:	9402      	str	r4, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004396:	9403      	str	r4, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004398:	9404      	str	r4, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800439a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800439e:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80043a0:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80043a2:	4669      	mov	r1, sp
 80043a4:	4628      	mov	r0, r5
 80043a6:	f7ff fc40 	bl	8003c2a <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 80043aa:	4628      	mov	r0, r5
 80043ac:	f000 fd3a 	bl	8004e24 <HAL_TIM_MspPostInit>
}
 80043b0:	b011      	add	sp, #68	; 0x44
 80043b2:	bd30      	pop	{r4, r5, pc}
 80043b4:	20000a94 	.word	0x20000a94
 80043b8:	40010000 	.word	0x40010000

080043bc <MX_I2C1_Init>:
{
 80043bc:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 80043be:	4809      	ldr	r0, [pc, #36]	; (80043e4 <MX_I2C1_Init+0x28>)
 80043c0:	4b09      	ldr	r3, [pc, #36]	; (80043e8 <MX_I2C1_Init+0x2c>)
 80043c2:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80043c4:	4b09      	ldr	r3, [pc, #36]	; (80043ec <MX_I2C1_Init+0x30>)
 80043c6:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80043c8:	2300      	movs	r3, #0
 80043ca:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 12;
 80043cc:	220c      	movs	r2, #12
 80043ce:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80043d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80043d4:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80043d6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80043d8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80043da:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80043dc:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80043de:	f7fd fdb7 	bl	8001f50 <HAL_I2C_Init>
 80043e2:	bd08      	pop	{r3, pc}
 80043e4:	20000830 	.word	0x20000830
 80043e8:	40005400 	.word	0x40005400
 80043ec:	000186a0 	.word	0x000186a0

080043f0 <MX_I2C2_Init>:
{
 80043f0:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 80043f2:	480a      	ldr	r0, [pc, #40]	; (800441c <MX_I2C2_Init+0x2c>)
 80043f4:	4b0a      	ldr	r3, [pc, #40]	; (8004420 <MX_I2C2_Init+0x30>)
 80043f6:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 10000;
 80043f8:	f242 7310 	movw	r3, #10000	; 0x2710
 80043fc:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80043fe:	2300      	movs	r3, #0
 8004400:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 6;
 8004402:	2206      	movs	r2, #6
 8004404:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004406:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800440a:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800440c:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800440e:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004410:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004412:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004414:	f7fd fd9c 	bl	8001f50 <HAL_I2C_Init>
 8004418:	bd08      	pop	{r3, pc}
 800441a:	bf00      	nop
 800441c:	200008c0 	.word	0x200008c0
 8004420:	40005800 	.word	0x40005800

08004424 <MX_SPI2_Init>:
{
 8004424:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 8004426:	480d      	ldr	r0, [pc, #52]	; (800445c <MX_SPI2_Init+0x38>)
 8004428:	4b0d      	ldr	r3, [pc, #52]	; (8004460 <MX_SPI2_Init+0x3c>)
 800442a:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800442c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004430:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004432:	2300      	movs	r3, #0
 8004434:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004436:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004438:	2202      	movs	r2, #2
 800443a:	6102      	str	r2, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800443c:	2201      	movs	r2, #1
 800443e:	6142      	str	r2, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004444:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004446:	2218      	movs	r2, #24
 8004448:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800444a:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800444c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800444e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004450:	230a      	movs	r3, #10
 8004452:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004454:	f7fe feae 	bl	80031b4 <HAL_SPI_Init>
 8004458:	bd08      	pop	{r3, pc}
 800445a:	bf00      	nop
 800445c:	200006f4 	.word	0x200006f4
 8004460:	40003800 	.word	0x40003800

08004464 <MX_ADC1_Init>:
{
 8004464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004466:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8004468:	2300      	movs	r3, #0
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	9301      	str	r3, [sp, #4]
 800446e:	9302      	str	r3, [sp, #8]
 8004470:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8004472:	4c1c      	ldr	r4, [pc, #112]	; (80044e4 <MX_ADC1_Init+0x80>)
 8004474:	4a1c      	ldr	r2, [pc, #112]	; (80044e8 <MX_ADC1_Init+0x84>)
 8004476:	6022      	str	r2, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004478:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800447c:	6062      	str	r2, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800447e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8004480:	2501      	movs	r5, #1
 8004482:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004484:	61a5      	str	r5, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004486:	6223      	str	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004488:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800448a:	4a18      	ldr	r2, [pc, #96]	; (80044ec <MX_ADC1_Init+0x88>)
 800448c:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800448e:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 4;
 8004490:	2604      	movs	r6, #4
 8004492:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004494:	6325      	str	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004496:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004498:	4620      	mov	r0, r4
 800449a:	f7fc fe13 	bl	80010c4 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_6;
 800449e:	2306      	movs	r3, #6
 80044a0:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 80044a2:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80044a4:	2703      	movs	r7, #3
 80044a6:	9702      	str	r7, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044a8:	4669      	mov	r1, sp
 80044aa:	4620      	mov	r0, r4
 80044ac:	f7fc ffc4 	bl	8001438 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_7;
 80044b0:	2507      	movs	r5, #7
 80044b2:	9500      	str	r5, [sp, #0]
  sConfig.Rank = 2;
 80044b4:	2302      	movs	r3, #2
 80044b6:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044b8:	4669      	mov	r1, sp
 80044ba:	4620      	mov	r0, r4
 80044bc:	f7fc ffbc 	bl	8001438 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_8;
 80044c0:	2308      	movs	r3, #8
 80044c2:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 80044c4:	9701      	str	r7, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044c6:	4669      	mov	r1, sp
 80044c8:	4620      	mov	r0, r4
 80044ca:	f7fc ffb5 	bl	8001438 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80044ce:	4b08      	ldr	r3, [pc, #32]	; (80044f0 <MX_ADC1_Init+0x8c>)
 80044d0:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 4;
 80044d2:	9601      	str	r6, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80044d4:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044d6:	4669      	mov	r1, sp
 80044d8:	4620      	mov	r0, r4
 80044da:	f7fc ffad 	bl	8001438 <HAL_ADC_ConfigChannel>
}
 80044de:	b005      	add	sp, #20
 80044e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044e2:	bf00      	nop
 80044e4:	200009ec 	.word	0x200009ec
 80044e8:	40012000 	.word	0x40012000
 80044ec:	0f000001 	.word	0x0f000001
 80044f0:	10000012 	.word	0x10000012

080044f4 <MX_ADC2_Init>:
{
 80044f4:	b530      	push	{r4, r5, lr}
 80044f6:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80044f8:	2300      	movs	r3, #0
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	9301      	str	r3, [sp, #4]
 80044fe:	9302      	str	r3, [sp, #8]
 8004500:	9303      	str	r3, [sp, #12]
  hadc2.Instance = ADC2;
 8004502:	4c10      	ldr	r4, [pc, #64]	; (8004544 <MX_ADC2_Init+0x50>)
 8004504:	4a10      	ldr	r2, [pc, #64]	; (8004548 <MX_ADC2_Init+0x54>)
 8004506:	6022      	str	r2, [r4, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004508:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800450c:	6062      	str	r2, [r4, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800450e:	60a3      	str	r3, [r4, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8004510:	6123      	str	r3, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004512:	61a3      	str	r3, [r4, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004514:	6223      	str	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004516:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004518:	4a0c      	ldr	r2, [pc, #48]	; (800454c <MX_ADC2_Init+0x58>)
 800451a:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800451c:	60e3      	str	r3, [r4, #12]
  hadc2.Init.NbrOfConversion = 1;
 800451e:	2501      	movs	r5, #1
 8004520:	61e5      	str	r5, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8004522:	6323      	str	r3, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004524:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004526:	4620      	mov	r0, r4
 8004528:	f7fc fdcc 	bl	80010c4 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_9;
 800452c:	2309      	movs	r3, #9
 800452e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8004530:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004532:	2307      	movs	r3, #7
 8004534:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004536:	4669      	mov	r1, sp
 8004538:	4620      	mov	r0, r4
 800453a:	f7fc ff7d 	bl	8001438 <HAL_ADC_ConfigChannel>
}
 800453e:	b005      	add	sp, #20
 8004540:	bd30      	pop	{r4, r5, pc}
 8004542:	bf00      	nop
 8004544:	20000788 	.word	0x20000788
 8004548:	40012100 	.word	0x40012100
 800454c:	0f000001 	.word	0x0f000001

08004550 <MX_TIM8_Init>:
{
 8004550:	b530      	push	{r4, r5, lr}
 8004552:	b087      	sub	sp, #28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004554:	2400      	movs	r4, #0
 8004556:	9404      	str	r4, [sp, #16]
 8004558:	9405      	str	r4, [sp, #20]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800455a:	9400      	str	r4, [sp, #0]
 800455c:	9401      	str	r4, [sp, #4]
 800455e:	9402      	str	r4, [sp, #8]
 8004560:	9403      	str	r4, [sp, #12]
  htim8.Instance = TIM8;
 8004562:	4d11      	ldr	r5, [pc, #68]	; (80045a8 <MX_TIM8_Init+0x58>)
 8004564:	4b11      	ldr	r3, [pc, #68]	; (80045ac <MX_TIM8_Init+0x5c>)
 8004566:	602b      	str	r3, [r5, #0]
  htim8.Init.Prescaler = 0;
 8004568:	606c      	str	r4, [r5, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800456a:	60ac      	str	r4, [r5, #8]
  htim8.Init.Period = 0;
 800456c:	60ec      	str	r4, [r5, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800456e:	612c      	str	r4, [r5, #16]
  htim8.Init.RepetitionCounter = 0;
 8004570:	616c      	str	r4, [r5, #20]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8004572:	4628      	mov	r0, r5
 8004574:	f7ff f974 	bl	8003860 <HAL_TIM_IC_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004578:	9404      	str	r4, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800457a:	9405      	str	r4, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800457c:	a904      	add	r1, sp, #16
 800457e:	4628      	mov	r0, r5
 8004580:	f7ff fb2a 	bl	8003bd8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004584:	9400      	str	r4, [sp, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004586:	2301      	movs	r3, #1
 8004588:	9301      	str	r3, [sp, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800458a:	9402      	str	r4, [sp, #8]
  sConfigIC.ICFilter = 0;
 800458c:	9403      	str	r4, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800458e:	2204      	movs	r2, #4
 8004590:	4669      	mov	r1, sp
 8004592:	4628      	mov	r0, r5
 8004594:	f7ff fa1a 	bl	80039cc <HAL_TIM_IC_ConfigChannel>
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8004598:	2208      	movs	r2, #8
 800459a:	4669      	mov	r1, sp
 800459c:	4628      	mov	r0, r5
 800459e:	f7ff fa15 	bl	80039cc <HAL_TIM_IC_ConfigChannel>
}
 80045a2:	b007      	add	sp, #28
 80045a4:	bd30      	pop	{r4, r5, pc}
 80045a6:	bf00      	nop
 80045a8:	2000074c 	.word	0x2000074c
 80045ac:	40010400 	.word	0x40010400

080045b0 <MX_TIM7_Init>:
{
 80045b0:	b530      	push	{r4, r5, lr}
 80045b2:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045b4:	2400      	movs	r4, #0
 80045b6:	9400      	str	r4, [sp, #0]
 80045b8:	9401      	str	r4, [sp, #4]
  htim7.Instance = TIM7;
 80045ba:	4d08      	ldr	r5, [pc, #32]	; (80045dc <MX_TIM7_Init+0x2c>)
 80045bc:	4b08      	ldr	r3, [pc, #32]	; (80045e0 <MX_TIM7_Init+0x30>)
 80045be:	602b      	str	r3, [r5, #0]
  htim7.Init.Prescaler = 0;
 80045c0:	606c      	str	r4, [r5, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045c2:	60ac      	str	r4, [r5, #8]
  htim7.Init.Period = 0;
 80045c4:	60ec      	str	r4, [r5, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80045c6:	4628      	mov	r0, r5
 80045c8:	f7ff f918 	bl	80037fc <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045cc:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045ce:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80045d0:	4669      	mov	r1, sp
 80045d2:	4628      	mov	r0, r5
 80045d4:	f7ff fb00 	bl	8003bd8 <HAL_TIMEx_MasterConfigSynchronization>
}
 80045d8:	b003      	add	sp, #12
 80045da:	bd30      	pop	{r4, r5, pc}
 80045dc:	20000bd0 	.word	0x20000bd0
 80045e0:	40001400 	.word	0x40001400

080045e4 <MX_TIM10_Init>:
{
 80045e4:	b508      	push	{r3, lr}
  htim10.Instance = TIM10;
 80045e6:	4805      	ldr	r0, [pc, #20]	; (80045fc <MX_TIM10_Init+0x18>)
 80045e8:	4b05      	ldr	r3, [pc, #20]	; (8004600 <MX_TIM10_Init+0x1c>)
 80045ea:	6003      	str	r3, [r0, #0]
  htim10.Init.Prescaler = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	6043      	str	r3, [r0, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045f0:	6083      	str	r3, [r0, #8]
  htim10.Init.Period = 0;
 80045f2:	60c3      	str	r3, [r0, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045f4:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80045f6:	f7ff f901 	bl	80037fc <HAL_TIM_Base_Init>
 80045fa:	bd08      	pop	{r3, pc}
 80045fc:	20000884 	.word	0x20000884
 8004600:	40014400 	.word	0x40014400

08004604 <MX_TIM5_Init>:
{
 8004604:	b530      	push	{r4, r5, lr}
 8004606:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8004608:	2224      	movs	r2, #36	; 0x24
 800460a:	2100      	movs	r1, #0
 800460c:	a803      	add	r0, sp, #12
 800460e:	f001 f9ae 	bl	800596e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004612:	2400      	movs	r4, #0
 8004614:	9401      	str	r4, [sp, #4]
 8004616:	9402      	str	r4, [sp, #8]
  htim5.Instance = TIM5;
 8004618:	4d0b      	ldr	r5, [pc, #44]	; (8004648 <MX_TIM5_Init+0x44>)
 800461a:	4b0c      	ldr	r3, [pc, #48]	; (800464c <MX_TIM5_Init+0x48>)
 800461c:	602b      	str	r3, [r5, #0]
  htim5.Init.Prescaler = 0;
 800461e:	606c      	str	r4, [r5, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004620:	60ac      	str	r4, [r5, #8]
  htim5.Init.Period = 0;
 8004622:	60ec      	str	r4, [r5, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004624:	612c      	str	r4, [r5, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004626:	2301      	movs	r3, #1
 8004628:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800462a:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800462c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800462e:	a903      	add	r1, sp, #12
 8004630:	4628      	mov	r0, r5
 8004632:	f7ff f92e 	bl	8003892 <HAL_TIM_Encoder_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004636:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004638:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800463a:	a901      	add	r1, sp, #4
 800463c:	4628      	mov	r0, r5
 800463e:	f7ff facb 	bl	8003bd8 <HAL_TIMEx_MasterConfigSynchronization>
}
 8004642:	b00d      	add	sp, #52	; 0x34
 8004644:	bd30      	pop	{r4, r5, pc}
 8004646:	bf00      	nop
 8004648:	20000974 	.word	0x20000974
 800464c:	40000c00 	.word	0x40000c00

08004650 <MX_TIM3_Init>:
{
 8004650:	b530      	push	{r4, r5, lr}
 8004652:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8004654:	2224      	movs	r2, #36	; 0x24
 8004656:	2100      	movs	r1, #0
 8004658:	a803      	add	r0, sp, #12
 800465a:	f001 f988 	bl	800596e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800465e:	2400      	movs	r4, #0
 8004660:	9401      	str	r4, [sp, #4]
 8004662:	9402      	str	r4, [sp, #8]
  htim3.Instance = TIM3;
 8004664:	4d0b      	ldr	r5, [pc, #44]	; (8004694 <MX_TIM3_Init+0x44>)
 8004666:	4b0c      	ldr	r3, [pc, #48]	; (8004698 <MX_TIM3_Init+0x48>)
 8004668:	602b      	str	r3, [r5, #0]
  htim3.Init.Prescaler = 0;
 800466a:	606c      	str	r4, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800466c:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 0;
 800466e:	60ec      	str	r4, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004670:	612c      	str	r4, [r5, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004672:	2301      	movs	r3, #1
 8004674:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004676:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004678:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800467a:	a903      	add	r1, sp, #12
 800467c:	4628      	mov	r0, r5
 800467e:	f7ff f908 	bl	8003892 <HAL_TIM_Encoder_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004682:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004684:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004686:	a901      	add	r1, sp, #4
 8004688:	4628      	mov	r0, r5
 800468a:	f7ff faa5 	bl	8003bd8 <HAL_TIMEx_MasterConfigSynchronization>
}
 800468e:	b00d      	add	sp, #52	; 0x34
 8004690:	bd30      	pop	{r4, r5, pc}
 8004692:	bf00      	nop
 8004694:	200009b0 	.word	0x200009b0
 8004698:	40000400 	.word	0x40000400

0800469c <SystemClock_Config>:
{
 800469c:	b530      	push	{r4, r5, lr}
 800469e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046a0:	2234      	movs	r2, #52	; 0x34
 80046a2:	2100      	movs	r1, #0
 80046a4:	a807      	add	r0, sp, #28
 80046a6:	f001 f962 	bl	800596e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80046aa:	2400      	movs	r4, #0
 80046ac:	9402      	str	r4, [sp, #8]
 80046ae:	9403      	str	r4, [sp, #12]
 80046b0:	9404      	str	r4, [sp, #16]
 80046b2:	9405      	str	r4, [sp, #20]
 80046b4:	9406      	str	r4, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046b6:	9400      	str	r4, [sp, #0]
 80046b8:	4b1d      	ldr	r3, [pc, #116]	; (8004730 <SystemClock_Config+0x94>)
 80046ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80046c0:	641a      	str	r2, [r3, #64]	; 0x40
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80046cc:	9401      	str	r4, [sp, #4]
 80046ce:	4b19      	ldr	r3, [pc, #100]	; (8004734 <SystemClock_Config+0x98>)
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80046de:	9301      	str	r3, [sp, #4]
 80046e0:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80046e2:	2301      	movs	r3, #1
 80046e4:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80046e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046ea:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046ec:	2502      	movs	r5, #2
 80046ee:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80046f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046f4:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80046f6:	2304      	movs	r3, #4
 80046f8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80046fa:	23b4      	movs	r3, #180	; 0xb4
 80046fc:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80046fe:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004700:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004702:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004704:	a807      	add	r0, sp, #28
 8004706:	f7fe fb73 	bl	8002df0 <HAL_RCC_OscConfig>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800470a:	f7fe f99f 	bl	8002a4c <HAL_PWREx_EnableOverDrive>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800470e:	230f      	movs	r3, #15
 8004710:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004712:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004714:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004716:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800471a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800471c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004720:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004722:	2105      	movs	r1, #5
 8004724:	a802      	add	r0, sp, #8
 8004726:	f7fe f9d1 	bl	8002acc <HAL_RCC_ClockConfig>
}
 800472a:	b015      	add	sp, #84	; 0x54
 800472c:	bd30      	pop	{r4, r5, pc}
 800472e:	bf00      	nop
 8004730:	40023800 	.word	0x40023800
 8004734:	40007000 	.word	0x40007000

08004738 <main>:
{
 8004738:	b508      	push	{r3, lr}
  HAL_Init();
 800473a:	f7fc fbff 	bl	8000f3c <HAL_Init>
  SystemClock_Config();
 800473e:	f7ff ffad 	bl	800469c <SystemClock_Config>
  MX_GPIO_Init();
 8004742:	f7ff fd19 	bl	8004178 <MX_GPIO_Init>
  MX_DMA_Init();
 8004746:	f7ff fd89 	bl	800425c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800474a:	f7ff fdcb 	bl	80042e4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800474e:	f7ff fddf 	bl	8004310 <MX_TIM1_Init>
  MX_I2C1_Init();
 8004752:	f7ff fe33 	bl	80043bc <MX_I2C1_Init>
  MX_I2C2_Init();
 8004756:	f7ff fe4b 	bl	80043f0 <MX_I2C2_Init>
  MX_SPI2_Init();
 800475a:	f7ff fe63 	bl	8004424 <MX_SPI2_Init>
  MX_ADC1_Init();
 800475e:	f7ff fe81 	bl	8004464 <MX_ADC1_Init>
  MX_TIM8_Init();
 8004762:	f7ff fef5 	bl	8004550 <MX_TIM8_Init>
  MX_TIM7_Init();
 8004766:	f7ff ff23 	bl	80045b0 <MX_TIM7_Init>
  MX_TIM5_Init();
 800476a:	f7ff ff4b 	bl	8004604 <MX_TIM5_Init>
  MX_TIM3_Init();
 800476e:	f7ff ff6f 	bl	8004650 <MX_TIM3_Init>
  MX_TIM10_Init();
 8004772:	f7ff ff37 	bl	80045e4 <MX_TIM10_Init>
  MX_ADC2_Init();
 8004776:	f7ff febd 	bl	80044f4 <MX_ADC2_Init>
  prj_main();
 800477a:	f7ff fcf9 	bl	8004170 <prj_main>
 800477e:	e7fe      	b.n	800477e <main+0x46>

08004780 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004780:	4770      	bx	lr
	...

08004784 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004784:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004786:	2100      	movs	r1, #0
 8004788:	9100      	str	r1, [sp, #0]
 800478a:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <HAL_MspInit+0x34>)
 800478c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800478e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004792:	645a      	str	r2, [r3, #68]	; 0x44
 8004794:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004796:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800479a:	9200      	str	r2, [sp, #0]
 800479c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800479e:	9101      	str	r1, [sp, #4]
 80047a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80047a6:	641a      	str	r2, [r3, #64]	; 0x40
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ae:	9301      	str	r3, [sp, #4]
 80047b0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047b2:	b002      	add	sp, #8
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	40023800 	.word	0x40023800

080047bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80047bc:	b570      	push	{r4, r5, r6, lr}
 80047be:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c0:	2300      	movs	r3, #0
 80047c2:	9305      	str	r3, [sp, #20]
 80047c4:	9306      	str	r3, [sp, #24]
 80047c6:	9307      	str	r3, [sp, #28]
 80047c8:	9308      	str	r3, [sp, #32]
 80047ca:	9309      	str	r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 80047cc:	6803      	ldr	r3, [r0, #0]
 80047ce:	4a43      	ldr	r2, [pc, #268]	; (80048dc <HAL_ADC_MspInit+0x120>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d004      	beq.n	80047de <HAL_ADC_MspInit+0x22>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80047d4:	4a42      	ldr	r2, [pc, #264]	; (80048e0 <HAL_ADC_MspInit+0x124>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d058      	beq.n	800488c <HAL_ADC_MspInit+0xd0>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80047da:	b00a      	add	sp, #40	; 0x28
 80047dc:	bd70      	pop	{r4, r5, r6, pc}
 80047de:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80047e0:	2500      	movs	r5, #0
 80047e2:	9500      	str	r5, [sp, #0]
 80047e4:	4b3f      	ldr	r3, [pc, #252]	; (80048e4 <HAL_ADC_MspInit+0x128>)
 80047e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047ec:	645a      	str	r2, [r3, #68]	; 0x44
 80047ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047f0:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80047f4:	9200      	str	r2, [sp, #0]
 80047f6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047f8:	9501      	str	r5, [sp, #4]
 80047fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047fc:	f042 0201 	orr.w	r2, r2, #1
 8004800:	631a      	str	r2, [r3, #48]	; 0x30
 8004802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004804:	f002 0201 	and.w	r2, r2, #1
 8004808:	9201      	str	r2, [sp, #4]
 800480a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800480c:	9502      	str	r5, [sp, #8]
 800480e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004810:	f042 0202 	orr.w	r2, r2, #2
 8004814:	631a      	str	r2, [r3, #48]	; 0x30
 8004816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	9302      	str	r3, [sp, #8]
 800481e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004820:	23c0      	movs	r3, #192	; 0xc0
 8004822:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004824:	2603      	movs	r6, #3
 8004826:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004828:	a905      	add	r1, sp, #20
 800482a:	482f      	ldr	r0, [pc, #188]	; (80048e8 <HAL_ADC_MspInit+0x12c>)
 800482c:	f7fd f956 	bl	8001adc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004830:	2301      	movs	r3, #1
 8004832:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004834:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004836:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004838:	a905      	add	r1, sp, #20
 800483a:	482c      	ldr	r0, [pc, #176]	; (80048ec <HAL_ADC_MspInit+0x130>)
 800483c:	f7fd f94e 	bl	8001adc <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8004840:	482b      	ldr	r0, [pc, #172]	; (80048f0 <HAL_ADC_MspInit+0x134>)
 8004842:	4b2c      	ldr	r3, [pc, #176]	; (80048f4 <HAL_ADC_MspInit+0x138>)
 8004844:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004846:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004848:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800484a:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800484c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004850:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004852:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004856:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004858:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800485c:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800485e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004862:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004864:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004866:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004868:	f7fc ff94 	bl	8001794 <HAL_DMA_Init>
 800486c:	b958      	cbnz	r0, 8004886 <HAL_ADC_MspInit+0xca>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800486e:	4b20      	ldr	r3, [pc, #128]	; (80048f0 <HAL_ADC_MspInit+0x134>)
 8004870:	63a3      	str	r3, [r4, #56]	; 0x38
 8004872:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8004874:	2200      	movs	r2, #0
 8004876:	4611      	mov	r1, r2
 8004878:	2012      	movs	r0, #18
 800487a:	f7fc febb 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800487e:	2012      	movs	r0, #18
 8004880:	f7fc feea 	bl	8001658 <HAL_NVIC_EnableIRQ>
 8004884:	e7a9      	b.n	80047da <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 8004886:	f7ff ff7b 	bl	8004780 <Error_Handler>
 800488a:	e7f0      	b.n	800486e <HAL_ADC_MspInit+0xb2>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800488c:	2400      	movs	r4, #0
 800488e:	9403      	str	r4, [sp, #12]
 8004890:	4b14      	ldr	r3, [pc, #80]	; (80048e4 <HAL_ADC_MspInit+0x128>)
 8004892:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004894:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004898:	645a      	str	r2, [r3, #68]	; 0x44
 800489a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800489c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80048a0:	9203      	str	r2, [sp, #12]
 80048a2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048a4:	9404      	str	r4, [sp, #16]
 80048a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048a8:	f042 0202 	orr.w	r2, r2, #2
 80048ac:	631a      	str	r2, [r3, #48]	; 0x30
 80048ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b0:	f003 0302 	and.w	r3, r3, #2
 80048b4:	9304      	str	r3, [sp, #16]
 80048b6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80048b8:	2302      	movs	r3, #2
 80048ba:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048bc:	2303      	movs	r3, #3
 80048be:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c0:	a905      	add	r1, sp, #20
 80048c2:	480a      	ldr	r0, [pc, #40]	; (80048ec <HAL_ADC_MspInit+0x130>)
 80048c4:	f7fd f90a 	bl	8001adc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80048c8:	4622      	mov	r2, r4
 80048ca:	4621      	mov	r1, r4
 80048cc:	2012      	movs	r0, #18
 80048ce:	f7fc fe91 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80048d2:	2012      	movs	r0, #18
 80048d4:	f7fc fec0 	bl	8001658 <HAL_NVIC_EnableIRQ>
}
 80048d8:	e77f      	b.n	80047da <HAL_ADC_MspInit+0x1e>
 80048da:	bf00      	nop
 80048dc:	40012000 	.word	0x40012000
 80048e0:	40012100 	.word	0x40012100
 80048e4:	40023800 	.word	0x40023800
 80048e8:	40020000 	.word	0x40020000
 80048ec:	40020400 	.word	0x40020400
 80048f0:	20000a34 	.word	0x20000a34
 80048f4:	40026410 	.word	0x40026410

080048f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80048fc:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048fe:	2300      	movs	r3, #0
 8004900:	9305      	str	r3, [sp, #20]
 8004902:	9306      	str	r3, [sp, #24]
 8004904:	9307      	str	r3, [sp, #28]
 8004906:	9308      	str	r3, [sp, #32]
 8004908:	9309      	str	r3, [sp, #36]	; 0x24
  if(hi2c->Instance==I2C1)
 800490a:	6803      	ldr	r3, [r0, #0]
 800490c:	4a5b      	ldr	r2, [pc, #364]	; (8004a7c <HAL_I2C_MspInit+0x184>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d005      	beq.n	800491e <HAL_I2C_MspInit+0x26>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8004912:	4a5b      	ldr	r2, [pc, #364]	; (8004a80 <HAL_I2C_MspInit+0x188>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d06f      	beq.n	80049f8 <HAL_I2C_MspInit+0x100>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004918:	b00b      	add	sp, #44	; 0x2c
 800491a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800491e:	4604      	mov	r4, r0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004920:	2500      	movs	r5, #0
 8004922:	9500      	str	r5, [sp, #0]
 8004924:	4e57      	ldr	r6, [pc, #348]	; (8004a84 <HAL_I2C_MspInit+0x18c>)
 8004926:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8004928:	f043 0302 	orr.w	r3, r3, #2
 800492c:	6333      	str	r3, [r6, #48]	; 0x30
 800492e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004938:	f44f 7340 	mov.w	r3, #768	; 0x300
 800493c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800493e:	2312      	movs	r3, #18
 8004940:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004942:	2303      	movs	r3, #3
 8004944:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004946:	2304      	movs	r3, #4
 8004948:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800494a:	a905      	add	r1, sp, #20
 800494c:	484e      	ldr	r0, [pc, #312]	; (8004a88 <HAL_I2C_MspInit+0x190>)
 800494e:	f7fd f8c5 	bl	8001adc <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004952:	9501      	str	r5, [sp, #4]
 8004954:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8004956:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800495a:	6433      	str	r3, [r6, #64]	; 0x40
 800495c:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800495e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004962:	9301      	str	r3, [sp, #4]
 8004964:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 8004966:	4849      	ldr	r0, [pc, #292]	; (8004a8c <HAL_I2C_MspInit+0x194>)
 8004968:	4b49      	ldr	r3, [pc, #292]	; (8004a90 <HAL_I2C_MspInit+0x198>)
 800496a:	6003      	str	r3, [r0, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800496c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004970:	6043      	str	r3, [r0, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004972:	2340      	movs	r3, #64	; 0x40
 8004974:	6083      	str	r3, [r0, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004976:	60c5      	str	r5, [r0, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004978:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800497c:	6103      	str	r3, [r0, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800497e:	6145      	str	r5, [r0, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004980:	6185      	str	r5, [r0, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8004982:	61c5      	str	r5, [r0, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004984:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004988:	6203      	str	r3, [r0, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800498a:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800498c:	f7fc ff02 	bl	8001794 <HAL_DMA_Init>
 8004990:	bb60      	cbnz	r0, 80049ec <HAL_I2C_MspInit+0xf4>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8004992:	4b3e      	ldr	r3, [pc, #248]	; (8004a8c <HAL_I2C_MspInit+0x194>)
 8004994:	6363      	str	r3, [r4, #52]	; 0x34
 8004996:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8004998:	483e      	ldr	r0, [pc, #248]	; (8004a94 <HAL_I2C_MspInit+0x19c>)
 800499a:	4b3f      	ldr	r3, [pc, #252]	; (8004a98 <HAL_I2C_MspInit+0x1a0>)
 800499c:	6003      	str	r3, [r0, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800499e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049a2:	6043      	str	r3, [r0, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049a4:	2300      	movs	r3, #0
 80049a6:	6083      	str	r3, [r0, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049a8:	60c3      	str	r3, [r0, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80049aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049ae:	6102      	str	r2, [r0, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049b0:	6143      	str	r3, [r0, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049b2:	6183      	str	r3, [r0, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80049b4:	61c3      	str	r3, [r0, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80049b6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80049ba:	6202      	str	r2, [r0, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049bc:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80049be:	f7fc fee9 	bl	8001794 <HAL_DMA_Init>
 80049c2:	b9b0      	cbnz	r0, 80049f2 <HAL_I2C_MspInit+0xfa>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80049c4:	4b33      	ldr	r3, [pc, #204]	; (8004a94 <HAL_I2C_MspInit+0x19c>)
 80049c6:	63a3      	str	r3, [r4, #56]	; 0x38
 80049c8:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80049ca:	2200      	movs	r2, #0
 80049cc:	4611      	mov	r1, r2
 80049ce:	201f      	movs	r0, #31
 80049d0:	f7fc fe10 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80049d4:	201f      	movs	r0, #31
 80049d6:	f7fc fe3f 	bl	8001658 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80049da:	2200      	movs	r2, #0
 80049dc:	4611      	mov	r1, r2
 80049de:	2020      	movs	r0, #32
 80049e0:	f7fc fe08 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80049e4:	2020      	movs	r0, #32
 80049e6:	f7fc fe37 	bl	8001658 <HAL_NVIC_EnableIRQ>
 80049ea:	e795      	b.n	8004918 <HAL_I2C_MspInit+0x20>
      Error_Handler();
 80049ec:	f7ff fec8 	bl	8004780 <Error_Handler>
 80049f0:	e7cf      	b.n	8004992 <HAL_I2C_MspInit+0x9a>
      Error_Handler();
 80049f2:	f7ff fec5 	bl	8004780 <Error_Handler>
 80049f6:	e7e5      	b.n	80049c4 <HAL_I2C_MspInit+0xcc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049f8:	2500      	movs	r5, #0
 80049fa:	9502      	str	r5, [sp, #8]
 80049fc:	4c21      	ldr	r4, [pc, #132]	; (8004a84 <HAL_I2C_MspInit+0x18c>)
 80049fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a00:	f043 0302 	orr.w	r3, r3, #2
 8004a04:	6323      	str	r3, [r4, #48]	; 0x30
 8004a06:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	9302      	str	r3, [sp, #8]
 8004a0e:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a10:	9503      	str	r5, [sp, #12]
 8004a12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a14:	f043 0304 	orr.w	r3, r3, #4
 8004a18:	6323      	str	r3, [r4, #48]	; 0x30
 8004a1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a1c:	f003 0304 	and.w	r3, r3, #4
 8004a20:	9303      	str	r3, [sp, #12]
 8004a22:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a28:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a2a:	f04f 0912 	mov.w	r9, #18
 8004a2e:	f8cd 9018 	str.w	r9, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a32:	f04f 0801 	mov.w	r8, #1
 8004a36:	f8cd 801c 	str.w	r8, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a3a:	2703      	movs	r7, #3
 8004a3c:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004a3e:	2604      	movs	r6, #4
 8004a40:	9609      	str	r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a42:	a905      	add	r1, sp, #20
 8004a44:	4810      	ldr	r0, [pc, #64]	; (8004a88 <HAL_I2C_MspInit+0x190>)
 8004a46:	f7fd f849 	bl	8001adc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004a4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a4e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a50:	f8cd 9018 	str.w	r9, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a54:	f8cd 801c 	str.w	r8, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a58:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004a5a:	9609      	str	r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a5c:	a905      	add	r1, sp, #20
 8004a5e:	480f      	ldr	r0, [pc, #60]	; (8004a9c <HAL_I2C_MspInit+0x1a4>)
 8004a60:	f7fd f83c 	bl	8001adc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004a64:	9504      	str	r5, [sp, #16]
 8004a66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a6c:	6423      	str	r3, [r4, #64]	; 0x40
 8004a6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a74:	9304      	str	r3, [sp, #16]
 8004a76:	9b04      	ldr	r3, [sp, #16]
}
 8004a78:	e74e      	b.n	8004918 <HAL_I2C_MspInit+0x20>
 8004a7a:	bf00      	nop
 8004a7c:	40005400 	.word	0x40005400
 8004a80:	40005800 	.word	0x40005800
 8004a84:	40023800 	.word	0x40023800
 8004a88:	40020400 	.word	0x40020400
 8004a8c:	200007d0 	.word	0x200007d0
 8004a90:	400260b8 	.word	0x400260b8
 8004a94:	20000ad0 	.word	0x20000ad0
 8004a98:	40026010 	.word	0x40026010
 8004a9c:	40020800 	.word	0x40020800

08004aa0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004aa0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004aa4:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	9303      	str	r3, [sp, #12]
 8004aaa:	9304      	str	r3, [sp, #16]
 8004aac:	9305      	str	r3, [sp, #20]
 8004aae:	9306      	str	r3, [sp, #24]
 8004ab0:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI2)
 8004ab2:	6802      	ldr	r2, [r0, #0]
 8004ab4:	4b43      	ldr	r3, [pc, #268]	; (8004bc4 <HAL_SPI_MspInit+0x124>)
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d002      	beq.n	8004ac0 <HAL_SPI_MspInit+0x20>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004aba:	b009      	add	sp, #36	; 0x24
 8004abc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ac0:	4604      	mov	r4, r0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ac2:	2500      	movs	r5, #0
 8004ac4:	9500      	str	r5, [sp, #0]
 8004ac6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004aca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004acc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ad0:	641a      	str	r2, [r3, #64]	; 0x40
 8004ad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ad4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004ad8:	9200      	str	r2, [sp, #0]
 8004ada:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004adc:	9501      	str	r5, [sp, #4]
 8004ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ae0:	f042 0204 	orr.w	r2, r2, #4
 8004ae4:	631a      	str	r2, [r3, #48]	; 0x30
 8004ae6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ae8:	f002 0204 	and.w	r2, r2, #4
 8004aec:	9201      	str	r2, [sp, #4]
 8004aee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004af0:	9502      	str	r5, [sp, #8]
 8004af2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004af4:	f042 0202 	orr.w	r2, r2, #2
 8004af8:	631a      	str	r2, [r3, #48]	; 0x30
 8004afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	9302      	str	r3, [sp, #8]
 8004b02:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004b04:	2602      	movs	r6, #2
 8004b06:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b08:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b0a:	2703      	movs	r7, #3
 8004b0c:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8004b0e:	2307      	movs	r3, #7
 8004b10:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b12:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8004bdc <HAL_SPI_MspInit+0x13c>
 8004b16:	a903      	add	r1, sp, #12
 8004b18:	4648      	mov	r0, r9
 8004b1a:	f7fc ffdf 	bl	8001adc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004b1e:	2304      	movs	r3, #4
 8004b20:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b22:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b24:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b26:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004b28:	f04f 0805 	mov.w	r8, #5
 8004b2c:	f8cd 801c 	str.w	r8, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b30:	a903      	add	r1, sp, #12
 8004b32:	4648      	mov	r0, r9
 8004b34:	f7fc ffd2 	bl	8001adc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004b38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b3c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b3e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b40:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b42:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004b44:	f8cd 801c 	str.w	r8, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b48:	a903      	add	r1, sp, #12
 8004b4a:	481f      	ldr	r0, [pc, #124]	; (8004bc8 <HAL_SPI_MspInit+0x128>)
 8004b4c:	f7fc ffc6 	bl	8001adc <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8004b50:	481e      	ldr	r0, [pc, #120]	; (8004bcc <HAL_SPI_MspInit+0x12c>)
 8004b52:	4b1f      	ldr	r3, [pc, #124]	; (8004bd0 <HAL_SPI_MspInit+0x130>)
 8004b54:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8004b56:	6045      	str	r5, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b58:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b5a:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b60:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b62:	6145      	str	r5, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b64:	6185      	str	r5, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004b66:	61c5      	str	r5, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b68:	6205      	str	r5, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b6a:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004b6c:	f7fc fe12 	bl	8001794 <HAL_DMA_Init>
 8004b70:	bb08      	cbnz	r0, 8004bb6 <HAL_SPI_MspInit+0x116>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004b72:	4b16      	ldr	r3, [pc, #88]	; (8004bcc <HAL_SPI_MspInit+0x12c>)
 8004b74:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004b76:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8004b78:	4816      	ldr	r0, [pc, #88]	; (8004bd4 <HAL_SPI_MspInit+0x134>)
 8004b7a:	4b17      	ldr	r3, [pc, #92]	; (8004bd8 <HAL_SPI_MspInit+0x138>)
 8004b7c:	6003      	str	r3, [r0, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	6043      	str	r3, [r0, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b82:	2240      	movs	r2, #64	; 0x40
 8004b84:	6082      	str	r2, [r0, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b86:	60c3      	str	r3, [r0, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004b88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b8c:	6102      	str	r2, [r0, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b8e:	6143      	str	r3, [r0, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b90:	6183      	str	r3, [r0, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004b92:	61c3      	str	r3, [r0, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004b94:	6203      	str	r3, [r0, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b96:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004b98:	f7fc fdfc 	bl	8001794 <HAL_DMA_Init>
 8004b9c:	b970      	cbnz	r0, 8004bbc <HAL_SPI_MspInit+0x11c>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004b9e:	4b0d      	ldr	r3, [pc, #52]	; (8004bd4 <HAL_SPI_MspInit+0x134>)
 8004ba0:	64a3      	str	r3, [r4, #72]	; 0x48
 8004ba2:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	4611      	mov	r1, r2
 8004ba8:	2024      	movs	r0, #36	; 0x24
 8004baa:	f7fc fd23 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004bae:	2024      	movs	r0, #36	; 0x24
 8004bb0:	f7fc fd52 	bl	8001658 <HAL_NVIC_EnableIRQ>
}
 8004bb4:	e781      	b.n	8004aba <HAL_SPI_MspInit+0x1a>
      Error_Handler();
 8004bb6:	f7ff fde3 	bl	8004780 <Error_Handler>
 8004bba:	e7da      	b.n	8004b72 <HAL_SPI_MspInit+0xd2>
      Error_Handler();
 8004bbc:	f7ff fde0 	bl	8004780 <Error_Handler>
 8004bc0:	e7ed      	b.n	8004b9e <HAL_SPI_MspInit+0xfe>
 8004bc2:	bf00      	nop
 8004bc4:	40003800 	.word	0x40003800
 8004bc8:	40020400 	.word	0x40020400
 8004bcc:	20000914 	.word	0x20000914
 8004bd0:	40026058 	.word	0x40026058
 8004bd4:	20000b70 	.word	0x20000b70
 8004bd8:	40026070 	.word	0x40026070
 8004bdc:	40020800 	.word	0x40020800

08004be0 <HAL_TIM_PWM_MspInit>:
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM1)
 8004be0:	6802      	ldr	r2, [r0, #0]
 8004be2:	4b0e      	ldr	r3, [pc, #56]	; (8004c1c <HAL_TIM_PWM_MspInit+0x3c>)
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d000      	beq.n	8004bea <HAL_TIM_PWM_MspInit+0xa>
 8004be8:	4770      	bx	lr
{
 8004bea:	b500      	push	{lr}
 8004bec:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004bee:	2100      	movs	r1, #0
 8004bf0:	9101      	str	r1, [sp, #4]
 8004bf2:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8004bf6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bf8:	f042 0201 	orr.w	r2, r2, #1
 8004bfc:	645a      	str	r2, [r3, #68]	; 0x44
 8004bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	9301      	str	r3, [sp, #4]
 8004c06:	9b01      	ldr	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004c08:	460a      	mov	r2, r1
 8004c0a:	2019      	movs	r0, #25
 8004c0c:	f7fc fcf2 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004c10:	2019      	movs	r0, #25
 8004c12:	f7fc fd21 	bl	8001658 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004c16:	b003      	add	sp, #12
 8004c18:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c1c:	40010000 	.word	0x40010000

08004c20 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004c20:	b530      	push	{r4, r5, lr}
 8004c22:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c24:	2300      	movs	r3, #0
 8004c26:	9305      	str	r3, [sp, #20]
 8004c28:	9306      	str	r3, [sp, #24]
 8004c2a:	9307      	str	r3, [sp, #28]
 8004c2c:	9308      	str	r3, [sp, #32]
 8004c2e:	9309      	str	r3, [sp, #36]	; 0x24
  if(htim_encoder->Instance==TIM3)
 8004c30:	6803      	ldr	r3, [r0, #0]
 8004c32:	4a36      	ldr	r2, [pc, #216]	; (8004d0c <HAL_TIM_Encoder_MspInit+0xec>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d004      	beq.n	8004c42 <HAL_TIM_Encoder_MspInit+0x22>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM5)
 8004c38:	4a35      	ldr	r2, [pc, #212]	; (8004d10 <HAL_TIM_Encoder_MspInit+0xf0>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d03d      	beq.n	8004cba <HAL_TIM_Encoder_MspInit+0x9a>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8004c3e:	b00b      	add	sp, #44	; 0x2c
 8004c40:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c42:	2400      	movs	r4, #0
 8004c44:	9400      	str	r4, [sp, #0]
 8004c46:	4b33      	ldr	r3, [pc, #204]	; (8004d14 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004c48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c4a:	f042 0202 	orr.w	r2, r2, #2
 8004c4e:	641a      	str	r2, [r3, #64]	; 0x40
 8004c50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c52:	f002 0202 	and.w	r2, r2, #2
 8004c56:	9200      	str	r2, [sp, #0]
 8004c58:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c5a:	9401      	str	r4, [sp, #4]
 8004c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c5e:	f042 0204 	orr.w	r2, r2, #4
 8004c62:	631a      	str	r2, [r3, #48]	; 0x30
 8004c64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c66:	f002 0204 	and.w	r2, r2, #4
 8004c6a:	9201      	str	r2, [sp, #4]
 8004c6c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c6e:	9402      	str	r4, [sp, #8]
 8004c70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c72:	f042 0202 	orr.w	r2, r2, #2
 8004c76:	631a      	str	r2, [r3, #48]	; 0x30
 8004c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	9302      	str	r3, [sp, #8]
 8004c80:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004c82:	2340      	movs	r3, #64	; 0x40
 8004c84:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c86:	2502      	movs	r5, #2
 8004c88:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c8a:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c8c:	a905      	add	r1, sp, #20
 8004c8e:	4822      	ldr	r0, [pc, #136]	; (8004d18 <HAL_TIM_Encoder_MspInit+0xf8>)
 8004c90:	f7fc ff24 	bl	8001adc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004c94:	2320      	movs	r3, #32
 8004c96:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c98:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c9a:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c9c:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c9e:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ca0:	a905      	add	r1, sp, #20
 8004ca2:	481e      	ldr	r0, [pc, #120]	; (8004d1c <HAL_TIM_Encoder_MspInit+0xfc>)
 8004ca4:	f7fc ff1a 	bl	8001adc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004ca8:	4622      	mov	r2, r4
 8004caa:	4621      	mov	r1, r4
 8004cac:	201d      	movs	r0, #29
 8004cae:	f7fc fca1 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004cb2:	201d      	movs	r0, #29
 8004cb4:	f7fc fcd0 	bl	8001658 <HAL_NVIC_EnableIRQ>
 8004cb8:	e7c1      	b.n	8004c3e <HAL_TIM_Encoder_MspInit+0x1e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004cba:	2400      	movs	r4, #0
 8004cbc:	9403      	str	r4, [sp, #12]
 8004cbe:	4b15      	ldr	r3, [pc, #84]	; (8004d14 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004cc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cc2:	f042 0208 	orr.w	r2, r2, #8
 8004cc6:	641a      	str	r2, [r3, #64]	; 0x40
 8004cc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cca:	f002 0208 	and.w	r2, r2, #8
 8004cce:	9203      	str	r2, [sp, #12]
 8004cd0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cd2:	9404      	str	r4, [sp, #16]
 8004cd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cd6:	f042 0201 	orr.w	r2, r2, #1
 8004cda:	631a      	str	r2, [r3, #48]	; 0x30
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	9304      	str	r3, [sp, #16]
 8004ce4:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cea:	2302      	movs	r3, #2
 8004cec:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004cee:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cf0:	a905      	add	r1, sp, #20
 8004cf2:	480b      	ldr	r0, [pc, #44]	; (8004d20 <HAL_TIM_Encoder_MspInit+0x100>)
 8004cf4:	f7fc fef2 	bl	8001adc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	2032      	movs	r0, #50	; 0x32
 8004cfe:	f7fc fc79 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004d02:	2032      	movs	r0, #50	; 0x32
 8004d04:	f7fc fca8 	bl	8001658 <HAL_NVIC_EnableIRQ>
}
 8004d08:	e799      	b.n	8004c3e <HAL_TIM_Encoder_MspInit+0x1e>
 8004d0a:	bf00      	nop
 8004d0c:	40000400 	.word	0x40000400
 8004d10:	40000c00 	.word	0x40000c00
 8004d14:	40023800 	.word	0x40023800
 8004d18:	40020800 	.word	0x40020800
 8004d1c:	40020400 	.word	0x40020400
 8004d20:	40020000 	.word	0x40020000

08004d24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d24:	b500      	push	{lr}
 8004d26:	b083      	sub	sp, #12

  if(htim_base->Instance==TIM7)
 8004d28:	6803      	ldr	r3, [r0, #0]
 8004d2a:	4a18      	ldr	r2, [pc, #96]	; (8004d8c <HAL_TIM_Base_MspInit+0x68>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d005      	beq.n	8004d3c <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM10)
 8004d30:	4a17      	ldr	r2, [pc, #92]	; (8004d90 <HAL_TIM_Base_MspInit+0x6c>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d016      	beq.n	8004d64 <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8004d36:	b003      	add	sp, #12
 8004d38:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	9100      	str	r1, [sp, #0]
 8004d40:	4b14      	ldr	r3, [pc, #80]	; (8004d94 <HAL_TIM_Base_MspInit+0x70>)
 8004d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d44:	f042 0220 	orr.w	r2, r2, #32
 8004d48:	641a      	str	r2, [r3, #64]	; 0x40
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4c:	f003 0320 	and.w	r3, r3, #32
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004d54:	460a      	mov	r2, r1
 8004d56:	2037      	movs	r0, #55	; 0x37
 8004d58:	f7fc fc4c 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004d5c:	2037      	movs	r0, #55	; 0x37
 8004d5e:	f7fc fc7b 	bl	8001658 <HAL_NVIC_EnableIRQ>
 8004d62:	e7e8      	b.n	8004d36 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8004d64:	2100      	movs	r1, #0
 8004d66:	9101      	str	r1, [sp, #4]
 8004d68:	4b0a      	ldr	r3, [pc, #40]	; (8004d94 <HAL_TIM_Base_MspInit+0x70>)
 8004d6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d6c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004d70:	645a      	str	r2, [r3, #68]	; 0x44
 8004d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d78:	9301      	str	r3, [sp, #4]
 8004d7a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004d7c:	460a      	mov	r2, r1
 8004d7e:	2019      	movs	r0, #25
 8004d80:	f7fc fc38 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004d84:	2019      	movs	r0, #25
 8004d86:	f7fc fc67 	bl	8001658 <HAL_NVIC_EnableIRQ>
}
 8004d8a:	e7d4      	b.n	8004d36 <HAL_TIM_Base_MspInit+0x12>
 8004d8c:	40001400 	.word	0x40001400
 8004d90:	40014400 	.word	0x40014400
 8004d94:	40023800 	.word	0x40023800

08004d98 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8004d98:	b510      	push	{r4, lr}
 8004d9a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	9303      	str	r3, [sp, #12]
 8004da0:	9304      	str	r3, [sp, #16]
 8004da2:	9305      	str	r3, [sp, #20]
 8004da4:	9306      	str	r3, [sp, #24]
 8004da6:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM8)
 8004da8:	6802      	ldr	r2, [r0, #0]
 8004daa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004dae:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d001      	beq.n	8004dba <HAL_TIM_IC_MspInit+0x22>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004db6:	b008      	add	sp, #32
 8004db8:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004dba:	2400      	movs	r4, #0
 8004dbc:	9401      	str	r4, [sp, #4]
 8004dbe:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8004dc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dc4:	f042 0202 	orr.w	r2, r2, #2
 8004dc8:	645a      	str	r2, [r3, #68]	; 0x44
 8004dca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dcc:	f002 0202 	and.w	r2, r2, #2
 8004dd0:	9201      	str	r2, [sp, #4]
 8004dd2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004dd4:	9402      	str	r4, [sp, #8]
 8004dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dd8:	f042 0204 	orr.w	r2, r2, #4
 8004ddc:	631a      	str	r2, [r3, #48]	; 0x30
 8004dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de0:	f003 0304 	and.w	r3, r3, #4
 8004de4:	9302      	str	r3, [sp, #8]
 8004de6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004de8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004dec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dee:	2302      	movs	r3, #2
 8004df0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004df2:	2303      	movs	r3, #3
 8004df4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004df6:	a903      	add	r1, sp, #12
 8004df8:	4809      	ldr	r0, [pc, #36]	; (8004e20 <HAL_TIM_IC_MspInit+0x88>)
 8004dfa:	f7fc fe6f 	bl	8001adc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004dfe:	4622      	mov	r2, r4
 8004e00:	4621      	mov	r1, r4
 8004e02:	202c      	movs	r0, #44	; 0x2c
 8004e04:	f7fc fbf6 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004e08:	202c      	movs	r0, #44	; 0x2c
 8004e0a:	f7fc fc25 	bl	8001658 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8004e0e:	4622      	mov	r2, r4
 8004e10:	4621      	mov	r1, r4
 8004e12:	202e      	movs	r0, #46	; 0x2e
 8004e14:	f7fc fbee 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8004e18:	202e      	movs	r0, #46	; 0x2e
 8004e1a:	f7fc fc1d 	bl	8001658 <HAL_NVIC_EnableIRQ>
}
 8004e1e:	e7ca      	b.n	8004db6 <HAL_TIM_IC_MspInit+0x1e>
 8004e20:	40020800 	.word	0x40020800

08004e24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e24:	b500      	push	{lr}
 8004e26:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e28:	2300      	movs	r3, #0
 8004e2a:	9301      	str	r3, [sp, #4]
 8004e2c:	9302      	str	r3, [sp, #8]
 8004e2e:	9303      	str	r3, [sp, #12]
 8004e30:	9304      	str	r3, [sp, #16]
 8004e32:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8004e34:	6802      	ldr	r2, [r0, #0]
 8004e36:	4b0f      	ldr	r3, [pc, #60]	; (8004e74 <HAL_TIM_MspPostInit+0x50>)
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d002      	beq.n	8004e42 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004e3c:	b007      	add	sp, #28
 8004e3e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e42:	2300      	movs	r3, #0
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	4b0c      	ldr	r3, [pc, #48]	; (8004e78 <HAL_TIM_MspPostInit+0x54>)
 8004e48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e4a:	f042 0201 	orr.w	r2, r2, #1
 8004e4e:	631a      	str	r2, [r3, #48]	; 0x30
 8004e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8004e5a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8004e5e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e60:	2302      	movs	r3, #2
 8004e62:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004e64:	2301      	movs	r3, #1
 8004e66:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e68:	a901      	add	r1, sp, #4
 8004e6a:	4804      	ldr	r0, [pc, #16]	; (8004e7c <HAL_TIM_MspPostInit+0x58>)
 8004e6c:	f7fc fe36 	bl	8001adc <HAL_GPIO_Init>
}
 8004e70:	e7e4      	b.n	8004e3c <HAL_TIM_MspPostInit+0x18>
 8004e72:	bf00      	nop
 8004e74:	40010000 	.word	0x40010000
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	40020000 	.word	0x40020000

08004e80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004e80:	b500      	push	{lr}
 8004e82:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e84:	2300      	movs	r3, #0
 8004e86:	9303      	str	r3, [sp, #12]
 8004e88:	9304      	str	r3, [sp, #16]
 8004e8a:	9305      	str	r3, [sp, #20]
 8004e8c:	9306      	str	r3, [sp, #24]
 8004e8e:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8004e90:	6802      	ldr	r2, [r0, #0]
 8004e92:	4b16      	ldr	r3, [pc, #88]	; (8004eec <HAL_UART_MspInit+0x6c>)
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d002      	beq.n	8004e9e <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004e98:	b009      	add	sp, #36	; 0x24
 8004e9a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	9101      	str	r1, [sp, #4]
 8004ea2:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8004ea6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ea8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004eac:	641a      	str	r2, [r3, #64]	; 0x40
 8004eae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eb0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004eb4:	9201      	str	r2, [sp, #4]
 8004eb6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eb8:	9102      	str	r1, [sp, #8]
 8004eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ebc:	f042 0201 	orr.w	r2, r2, #1
 8004ec0:	631a      	str	r2, [r3, #48]	; 0x30
 8004ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	9302      	str	r3, [sp, #8]
 8004eca:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004ecc:	230c      	movs	r3, #12
 8004ece:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004edc:	2307      	movs	r3, #7
 8004ede:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ee0:	a903      	add	r1, sp, #12
 8004ee2:	4803      	ldr	r0, [pc, #12]	; (8004ef0 <HAL_UART_MspInit+0x70>)
 8004ee4:	f7fc fdfa 	bl	8001adc <HAL_GPIO_Init>
}
 8004ee8:	e7d6      	b.n	8004e98 <HAL_UART_MspInit+0x18>
 8004eea:	bf00      	nop
 8004eec:	40004400 	.word	0x40004400
 8004ef0:	40020000 	.word	0x40020000

08004ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ef4:	4770      	bx	lr

08004ef6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ef6:	e7fe      	b.n	8004ef6 <HardFault_Handler>

08004ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ef8:	e7fe      	b.n	8004ef8 <MemManage_Handler>

08004efa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004efa:	e7fe      	b.n	8004efa <BusFault_Handler>

08004efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004efc:	e7fe      	b.n	8004efc <UsageFault_Handler>

08004efe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004efe:	4770      	bx	lr

08004f00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f00:	4770      	bx	lr

08004f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f02:	4770      	bx	lr

08004f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f06:	f7fc f833 	bl	8000f70 <HAL_IncTick>
 8004f0a:	bd08      	pop	{r3, pc}

08004f0c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004f0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004f0e:	4802      	ldr	r0, [pc, #8]	; (8004f18 <DMA1_Stream0_IRQHandler+0xc>)
 8004f10:	f7fc fcf6 	bl	8001900 <HAL_DMA_IRQHandler>
 8004f14:	bd08      	pop	{r3, pc}
 8004f16:	bf00      	nop
 8004f18:	20000ad0 	.word	0x20000ad0

08004f1c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004f1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004f1e:	4802      	ldr	r0, [pc, #8]	; (8004f28 <DMA1_Stream3_IRQHandler+0xc>)
 8004f20:	f7fc fcee 	bl	8001900 <HAL_DMA_IRQHandler>
 8004f24:	bd08      	pop	{r3, pc}
 8004f26:	bf00      	nop
 8004f28:	20000914 	.word	0x20000914

08004f2c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004f2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004f2e:	4802      	ldr	r0, [pc, #8]	; (8004f38 <DMA1_Stream4_IRQHandler+0xc>)
 8004f30:	f7fc fce6 	bl	8001900 <HAL_DMA_IRQHandler>
 8004f34:	bd08      	pop	{r3, pc}
 8004f36:	bf00      	nop
 8004f38:	20000b70 	.word	0x20000b70

08004f3c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8004f3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004f3e:	4803      	ldr	r0, [pc, #12]	; (8004f4c <ADC_IRQHandler+0x10>)
 8004f40:	f7fc f9c8 	bl	80012d4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8004f44:	4802      	ldr	r0, [pc, #8]	; (8004f50 <ADC_IRQHandler+0x14>)
 8004f46:	f7fc f9c5 	bl	80012d4 <HAL_ADC_IRQHandler>
 8004f4a:	bd08      	pop	{r3, pc}
 8004f4c:	200009ec 	.word	0x200009ec
 8004f50:	20000788 	.word	0x20000788

08004f54 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004f54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f56:	4803      	ldr	r0, [pc, #12]	; (8004f64 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004f58:	f7fe fb04 	bl	8003564 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8004f5c:	4802      	ldr	r0, [pc, #8]	; (8004f68 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8004f5e:	f7fe fb01 	bl	8003564 <HAL_TIM_IRQHandler>
 8004f62:	bd08      	pop	{r3, pc}
 8004f64:	20000a94 	.word	0x20000a94
 8004f68:	20000884 	.word	0x20000884

08004f6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004f6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004f6e:	4802      	ldr	r0, [pc, #8]	; (8004f78 <TIM3_IRQHandler+0xc>)
 8004f70:	f7fe faf8 	bl	8003564 <HAL_TIM_IRQHandler>
 8004f74:	bd08      	pop	{r3, pc}
 8004f76:	bf00      	nop
 8004f78:	200009b0 	.word	0x200009b0

08004f7c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004f7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004f7e:	4802      	ldr	r0, [pc, #8]	; (8004f88 <I2C1_EV_IRQHandler+0xc>)
 8004f80:	f7fd fc16 	bl	80027b0 <HAL_I2C_EV_IRQHandler>
 8004f84:	bd08      	pop	{r3, pc}
 8004f86:	bf00      	nop
 8004f88:	20000830 	.word	0x20000830

08004f8c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004f8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004f8e:	4802      	ldr	r0, [pc, #8]	; (8004f98 <I2C1_ER_IRQHandler+0xc>)
 8004f90:	f7fd fcc2 	bl	8002918 <HAL_I2C_ER_IRQHandler>
 8004f94:	bd08      	pop	{r3, pc}
 8004f96:	bf00      	nop
 8004f98:	20000830 	.word	0x20000830

08004f9c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004f9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004f9e:	4802      	ldr	r0, [pc, #8]	; (8004fa8 <SPI2_IRQHandler+0xc>)
 8004fa0:	f7fe f94a 	bl	8003238 <HAL_SPI_IRQHandler>
 8004fa4:	bd08      	pop	{r3, pc}
 8004fa6:	bf00      	nop
 8004fa8:	200006f4 	.word	0x200006f4

08004fac <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004fac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004fae:	4802      	ldr	r0, [pc, #8]	; (8004fb8 <TIM8_UP_TIM13_IRQHandler+0xc>)
 8004fb0:	f7fe fad8 	bl	8003564 <HAL_TIM_IRQHandler>
 8004fb4:	bd08      	pop	{r3, pc}
 8004fb6:	bf00      	nop
 8004fb8:	2000074c 	.word	0x2000074c

08004fbc <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004fbc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004fbe:	4802      	ldr	r0, [pc, #8]	; (8004fc8 <TIM8_CC_IRQHandler+0xc>)
 8004fc0:	f7fe fad0 	bl	8003564 <HAL_TIM_IRQHandler>
 8004fc4:	bd08      	pop	{r3, pc}
 8004fc6:	bf00      	nop
 8004fc8:	2000074c 	.word	0x2000074c

08004fcc <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004fcc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004fce:	4802      	ldr	r0, [pc, #8]	; (8004fd8 <DMA1_Stream7_IRQHandler+0xc>)
 8004fd0:	f7fc fc96 	bl	8001900 <HAL_DMA_IRQHandler>
 8004fd4:	bd08      	pop	{r3, pc}
 8004fd6:	bf00      	nop
 8004fd8:	200007d0 	.word	0x200007d0

08004fdc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004fdc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004fde:	4802      	ldr	r0, [pc, #8]	; (8004fe8 <TIM5_IRQHandler+0xc>)
 8004fe0:	f7fe fac0 	bl	8003564 <HAL_TIM_IRQHandler>
 8004fe4:	bd08      	pop	{r3, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20000974 	.word	0x20000974

08004fec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004fec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004fee:	4802      	ldr	r0, [pc, #8]	; (8004ff8 <TIM7_IRQHandler+0xc>)
 8004ff0:	f7fe fab8 	bl	8003564 <HAL_TIM_IRQHandler>
 8004ff4:	bd08      	pop	{r3, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20000bd0 	.word	0x20000bd0

08004ffc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004ffc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004ffe:	4802      	ldr	r0, [pc, #8]	; (8005008 <DMA2_Stream0_IRQHandler+0xc>)
 8005000:	f7fc fc7e 	bl	8001900 <HAL_DMA_IRQHandler>
 8005004:	bd08      	pop	{r3, pc}
 8005006:	bf00      	nop
 8005008:	20000a34 	.word	0x20000a34

0800500c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800500c:	490f      	ldr	r1, [pc, #60]	; (800504c <SystemInit+0x40>)
 800500e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005012:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800501a:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <SystemInit+0x44>)
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	f042 0201 	orr.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005024:	2000      	movs	r0, #0
 8005026:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800502e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005032:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005034:	4a07      	ldr	r2, [pc, #28]	; (8005054 <SystemInit+0x48>)
 8005036:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800503e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005040:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005042:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005046:	608b      	str	r3, [r1, #8]
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	e000ed00 	.word	0xe000ed00
 8005050:	40023800 	.word	0x40023800
 8005054:	24003010 	.word	0x24003010

08005058 <setup>:
GPIO led_mem;
GPIO* led;
GPIO button_mem;
GPIO* button;

static void setup(void) {
 8005058:	b508      	push	{r3, lr}
	system_console = newMainUSART(&huart2);
 800505a:	480c      	ldr	r0, [pc, #48]	; (800508c <setup+0x34>)
 800505c:	f000 fbd4 	bl	8005808 <newMainUSART>
 8005060:	4b0b      	ldr	r3, [pc, #44]	; (8005090 <setup+0x38>)
 8005062:	6018      	str	r0, [r3, #0]
	led = newGPIO(&led_mem, LD2_GPIO_Port, LD2_Pin);
 8005064:	2220      	movs	r2, #32
 8005066:	490b      	ldr	r1, [pc, #44]	; (8005094 <setup+0x3c>)
 8005068:	480b      	ldr	r0, [pc, #44]	; (8005098 <setup+0x40>)
 800506a:	f000 f9a3 	bl	80053b4 <newGPIO>
 800506e:	4b0b      	ldr	r3, [pc, #44]	; (800509c <setup+0x44>)
 8005070:	6018      	str	r0, [r3, #0]
	button = newGPIO(&button_mem, B1_GPIO_Port, B1_Pin);
 8005072:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005076:	490a      	ldr	r1, [pc, #40]	; (80050a0 <setup+0x48>)
 8005078:	480a      	ldr	r0, [pc, #40]	; (80050a4 <setup+0x4c>)
 800507a:	f000 f99b 	bl	80053b4 <newGPIO>
 800507e:	4b0a      	ldr	r3, [pc, #40]	; (80050a8 <setup+0x50>)
 8005080:	6018      	str	r0, [r3, #0]


	printf_u("\rADC Testing\r\n");
 8005082:	480a      	ldr	r0, [pc, #40]	; (80050ac <setup+0x54>)
 8005084:	f000 fc00 	bl	8005888 <printf_u>
 8005088:	bd08      	pop	{r3, pc}
 800508a:	bf00      	nop
 800508c:	20000b30 	.word	0x20000b30
 8005090:	20000d88 	.word	0x20000d88
 8005094:	40020000 	.word	0x40020000
 8005098:	20000dcc 	.word	0x20000dcc
 800509c:	20000c4c 	.word	0x20000c4c
 80050a0:	40020800 	.word	0x40020800
 80050a4:	20000d7c 	.word	0x20000d7c
 80050a8:	20000c48 	.word	0x20000c48
 80050ac:	08008788 	.word	0x08008788

080050b0 <testAdc_DMA>:
	}

	adcConvEnd(adc2);
}

static void testAdc_DMA(void) {
 80050b0:	b538      	push	{r3, r4, r5, lr}
	adc1 = newADC(&adc1_mem, &hadc1);
 80050b2:	4911      	ldr	r1, [pc, #68]	; (80050f8 <testAdc_DMA+0x48>)
 80050b4:	4811      	ldr	r0, [pc, #68]	; (80050fc <testAdc_DMA+0x4c>)
 80050b6:	f000 f90d 	bl	80052d4 <newADC>
 80050ba:	4b11      	ldr	r3, [pc, #68]	; (8005100 <testAdc_DMA+0x50>)
 80050bc:	6018      	str	r0, [r3, #0]

	adcConvBegin_DMA(adc1);
 80050be:	f000 f93d 	bl	800533c <adcConvBegin_DMA>
 80050c2:	e00f      	b.n	80050e4 <testAdc_DMA+0x34>
	while(1) {
		val = adcGetVal_DMA(adc1);

		printf_u("\r");
		for(int i = 0; i < adcGetNumChannel(adc1); i++) {
			printf_u("[%5d]  ", val[i]);
 80050c4:	f835 1014 	ldrh.w	r1, [r5, r4, lsl #1]
 80050c8:	b289      	uxth	r1, r1
 80050ca:	480e      	ldr	r0, [pc, #56]	; (8005104 <testAdc_DMA+0x54>)
 80050cc:	f000 fbdc 	bl	8005888 <printf_u>
		for(int i = 0; i < adcGetNumChannel(adc1); i++) {
 80050d0:	3401      	adds	r4, #1
 80050d2:	4b0b      	ldr	r3, [pc, #44]	; (8005100 <testAdc_DMA+0x50>)
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	f000 f946 	bl	8005366 <adcGetNumChannel>
 80050da:	42a0      	cmp	r0, r4
 80050dc:	d8f2      	bhi.n	80050c4 <testAdc_DMA+0x14>
		}
		printf_u("\r\n");
 80050de:	480a      	ldr	r0, [pc, #40]	; (8005108 <testAdc_DMA+0x58>)
 80050e0:	f000 fbd2 	bl	8005888 <printf_u>
		val = adcGetVal_DMA(adc1);
 80050e4:	4b06      	ldr	r3, [pc, #24]	; (8005100 <testAdc_DMA+0x50>)
 80050e6:	6818      	ldr	r0, [r3, #0]
 80050e8:	f000 f932 	bl	8005350 <adcGetVal_DMA>
 80050ec:	4605      	mov	r5, r0
		printf_u("\r");
 80050ee:	4807      	ldr	r0, [pc, #28]	; (800510c <testAdc_DMA+0x5c>)
 80050f0:	f000 fbca 	bl	8005888 <printf_u>
		for(int i = 0; i < adcGetNumChannel(adc1); i++) {
 80050f4:	2400      	movs	r4, #0
 80050f6:	e7ec      	b.n	80050d2 <testAdc_DMA+0x22>
 80050f8:	200009ec 	.word	0x200009ec
 80050fc:	20000d90 	.word	0x20000d90
 8005100:	20000d84 	.word	0x20000d84
 8005104:	0800879c 	.word	0x0800879c
 8005108:	08008794 	.word	0x08008794
 800510c:	08008798 	.word	0x08008798

08005110 <testAdc>:
	}

	adcConvEnd(adc1);
}

void testAdc(void) {
 8005110:	b508      	push	{r3, lr}
	setup();
 8005112:	f7ff ffa1 	bl	8005058 <setup>

	//testAdc_IT();
	UNUSED(testAdc_IT);

	//Most recommended approach for ADCs
	testAdc_DMA();
 8005116:	f7ff ffcb 	bl	80050b0 <testAdc_DMA>
	...

0800511c <Exception_Handler>:
	//UNUSED(testAdc_DMA);

}

void Exception_Handler(const char* str) {
 800511c:	b508      	push	{r3, lr}

	printf_u("\r%s\r\n",str);
 800511e:	4601      	mov	r1, r0
 8005120:	4801      	ldr	r0, [pc, #4]	; (8005128 <Exception_Handler+0xc>)
 8005122:	f000 fbb1 	bl	8005888 <printf_u>
 8005126:	bd08      	pop	{r3, pc}
 8005128:	08008780 	.word	0x08008780

0800512c <timIC_IT_CallBack>:
		printf_u("\rPulse 1 = [%d]   Pulse 2 = [%d]\r\n", PulseWidth[0], PulseWidth[1]);
	}
}

void timIC_IT_CallBack(TIM* instance, HAL_TIM_ActiveChannel active_channel) {
	if(instance == timer8) {
 800512c:	4b42      	ldr	r3, [pc, #264]	; (8005238 <timIC_IT_CallBack+0x10c>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4283      	cmp	r3, r0
 8005132:	d000      	beq.n	8005136 <timIC_IT_CallBack+0xa>
 8005134:	4770      	bx	lr
void timIC_IT_CallBack(TIM* instance, HAL_TIM_ActiveChannel active_channel) {
 8005136:	b570      	push	{r4, r5, r6, lr}
 8005138:	460d      	mov	r5, r1
 800513a:	4604      	mov	r4, r0
		if(active_channel == TIM_Active_CH2) {
 800513c:	2902      	cmp	r1, #2
 800513e:	d002      	beq.n	8005146 <timIC_IT_CallBack+0x1a>
				}

				timSetIC_Polarity(timer8, TIM_CH2, TIM_IC_RisingEdge);
			}
		}
		if(active_channel == TIM_Active_CH3) {
 8005140:	2d04      	cmp	r5, #4
 8005142:	d03c      	beq.n	80051be <timIC_IT_CallBack+0x92>
 8005144:	bd70      	pop	{r4, r5, r6, pc}
			if(instance->IC_fields->ICpolarity[tim_channel_index(TIM_CH2)] == TIM_IC_RisingEdge) {
 8005146:	6a06      	ldr	r6, [r0, #32]
 8005148:	2004      	movs	r0, #4
 800514a:	f000 f9f1 	bl	8005530 <tim_channel_index>
 800514e:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]
 8005152:	b963      	cbnz	r3, 800516e <timIC_IT_CallBack+0x42>
				ICval[0] = timGetCapVal(timer8, TIM_CH2);
 8005154:	4e38      	ldr	r6, [pc, #224]	; (8005238 <timIC_IT_CallBack+0x10c>)
 8005156:	2104      	movs	r1, #4
 8005158:	6830      	ldr	r0, [r6, #0]
 800515a:	f000 fa6b 	bl	8005634 <timGetCapVal>
 800515e:	4b37      	ldr	r3, [pc, #220]	; (800523c <timIC_IT_CallBack+0x110>)
 8005160:	6018      	str	r0, [r3, #0]
				timSetIC_Polarity(timer8, TIM_CH2, TIM_IC_FallingEdge);
 8005162:	2202      	movs	r2, #2
 8005164:	2104      	movs	r1, #4
 8005166:	6830      	ldr	r0, [r6, #0]
 8005168:	f000 fa10 	bl	800558c <timSetIC_Polarity>
 800516c:	e7e8      	b.n	8005140 <timIC_IT_CallBack+0x14>
			else if(instance->IC_fields->ICpolarity[tim_channel_index(TIM_CH2)] == TIM_IC_FallingEdge) {
 800516e:	6a26      	ldr	r6, [r4, #32]
 8005170:	2004      	movs	r0, #4
 8005172:	f000 f9dd 	bl	8005530 <tim_channel_index>
 8005176:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]
 800517a:	2b02      	cmp	r3, #2
 800517c:	d1e0      	bne.n	8005140 <timIC_IT_CallBack+0x14>
				PulseWidth[0] = timGetCapVal(timer8, TIM_CH2) - ICval[0];
 800517e:	2104      	movs	r1, #4
 8005180:	4b2d      	ldr	r3, [pc, #180]	; (8005238 <timIC_IT_CallBack+0x10c>)
 8005182:	6818      	ldr	r0, [r3, #0]
 8005184:	f000 fa56 	bl	8005634 <timGetCapVal>
 8005188:	4b2c      	ldr	r3, [pc, #176]	; (800523c <timIC_IT_CallBack+0x110>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	1ac3      	subs	r3, r0, r3
 800518e:	4a2c      	ldr	r2, [pc, #176]	; (8005240 <timIC_IT_CallBack+0x114>)
 8005190:	6013      	str	r3, [r2, #0]
				if(PulseWidth[0] < 0) {
 8005192:	6813      	ldr	r3, [r2, #0]
 8005194:	2b00      	cmp	r3, #0
 8005196:	db06      	blt.n	80051a6 <timIC_IT_CallBack+0x7a>
				timSetIC_Polarity(timer8, TIM_CH2, TIM_IC_RisingEdge);
 8005198:	2200      	movs	r2, #0
 800519a:	2104      	movs	r1, #4
 800519c:	4b26      	ldr	r3, [pc, #152]	; (8005238 <timIC_IT_CallBack+0x10c>)
 800519e:	6818      	ldr	r0, [r3, #0]
 80051a0:	f000 f9f4 	bl	800558c <timSetIC_Polarity>
 80051a4:	e7cc      	b.n	8005140 <timIC_IT_CallBack+0x14>
					PulseWidth[0] += ICval[0] + instance->ARR+1 - ICval[0];
 80051a6:	4a25      	ldr	r2, [pc, #148]	; (800523c <timIC_IT_CallBack+0x110>)
 80051a8:	6813      	ldr	r3, [r2, #0]
 80051aa:	68a1      	ldr	r1, [r4, #8]
 80051ac:	440b      	add	r3, r1
 80051ae:	6812      	ldr	r2, [r2, #0]
 80051b0:	1a9b      	subs	r3, r3, r2
 80051b2:	3301      	adds	r3, #1
 80051b4:	4922      	ldr	r1, [pc, #136]	; (8005240 <timIC_IT_CallBack+0x114>)
 80051b6:	680a      	ldr	r2, [r1, #0]
 80051b8:	4413      	add	r3, r2
 80051ba:	600b      	str	r3, [r1, #0]
 80051bc:	e7ec      	b.n	8005198 <timIC_IT_CallBack+0x6c>
			if(instance->IC_fields->ICpolarity[tim_channel_index(TIM_CH3)] == TIM_IC_RisingEdge) {
 80051be:	6a25      	ldr	r5, [r4, #32]
 80051c0:	2008      	movs	r0, #8
 80051c2:	f000 f9b5 	bl	8005530 <tim_channel_index>
 80051c6:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 80051ca:	b1db      	cbz	r3, 8005204 <timIC_IT_CallBack+0xd8>
				ICval[1] = timGetCapVal(timer8, TIM_CH3);

				timSetIC_Polarity(timer8, TIM_CH3, TIM_IC_FallingEdge);
			}
			else if(instance->IC_fields->ICpolarity[tim_channel_index(TIM_CH3)] == TIM_IC_FallingEdge) {
 80051cc:	6a25      	ldr	r5, [r4, #32]
 80051ce:	2008      	movs	r0, #8
 80051d0:	f000 f9ae 	bl	8005530 <tim_channel_index>
 80051d4:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d1b3      	bne.n	8005144 <timIC_IT_CallBack+0x18>
				PulseWidth[1] = timGetCapVal(timer8, TIM_CH3) - ICval[1];
 80051dc:	2108      	movs	r1, #8
 80051de:	4b16      	ldr	r3, [pc, #88]	; (8005238 <timIC_IT_CallBack+0x10c>)
 80051e0:	6818      	ldr	r0, [r3, #0]
 80051e2:	f000 fa27 	bl	8005634 <timGetCapVal>
 80051e6:	4b15      	ldr	r3, [pc, #84]	; (800523c <timIC_IT_CallBack+0x110>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	1ac3      	subs	r3, r0, r3
 80051ec:	4a14      	ldr	r2, [pc, #80]	; (8005240 <timIC_IT_CallBack+0x114>)
 80051ee:	6053      	str	r3, [r2, #4]
				if(PulseWidth[1] < 0) {
 80051f0:	6853      	ldr	r3, [r2, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	db13      	blt.n	800521e <timIC_IT_CallBack+0xf2>
					PulseWidth[1] += ICval[1] + instance->ARR+1 - ICval[1];
				}

				timSetIC_Polarity(timer8, TIM_CH3, TIM_IC_RisingEdge);
 80051f6:	2200      	movs	r2, #0
 80051f8:	2108      	movs	r1, #8
 80051fa:	4b0f      	ldr	r3, [pc, #60]	; (8005238 <timIC_IT_CallBack+0x10c>)
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	f000 f9c5 	bl	800558c <timSetIC_Polarity>
			}
		}
	}
}
 8005202:	e79f      	b.n	8005144 <timIC_IT_CallBack+0x18>
				ICval[1] = timGetCapVal(timer8, TIM_CH3);
 8005204:	4c0c      	ldr	r4, [pc, #48]	; (8005238 <timIC_IT_CallBack+0x10c>)
 8005206:	2108      	movs	r1, #8
 8005208:	6820      	ldr	r0, [r4, #0]
 800520a:	f000 fa13 	bl	8005634 <timGetCapVal>
 800520e:	4b0b      	ldr	r3, [pc, #44]	; (800523c <timIC_IT_CallBack+0x110>)
 8005210:	6058      	str	r0, [r3, #4]
				timSetIC_Polarity(timer8, TIM_CH3, TIM_IC_FallingEdge);
 8005212:	2202      	movs	r2, #2
 8005214:	2108      	movs	r1, #8
 8005216:	6820      	ldr	r0, [r4, #0]
 8005218:	f000 f9b8 	bl	800558c <timSetIC_Polarity>
 800521c:	bd70      	pop	{r4, r5, r6, pc}
					PulseWidth[1] += ICval[1] + instance->ARR+1 - ICval[1];
 800521e:	4a07      	ldr	r2, [pc, #28]	; (800523c <timIC_IT_CallBack+0x110>)
 8005220:	6853      	ldr	r3, [r2, #4]
 8005222:	68a1      	ldr	r1, [r4, #8]
 8005224:	440b      	add	r3, r1
 8005226:	6852      	ldr	r2, [r2, #4]
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	3301      	adds	r3, #1
 800522c:	4904      	ldr	r1, [pc, #16]	; (8005240 <timIC_IT_CallBack+0x114>)
 800522e:	684a      	ldr	r2, [r1, #4]
 8005230:	4413      	add	r3, r2
 8005232:	604b      	str	r3, [r1, #4]
 8005234:	e7df      	b.n	80051f6 <timIC_IT_CallBack+0xca>
 8005236:	bf00      	nop
 8005238:	20000ee4 	.word	0x20000ee4
 800523c:	2000069c 	.word	0x2000069c
 8005240:	200006a4 	.word	0x200006a4

08005244 <timPE_IT_CallBack>:

#define CW   // clock wise
//#define CCW  // counter clock wise
volatile uint8_t tmp = 0;
//Timer interrupt driven encoder pulse emulation
void timPE_IT_CallBack(TIM* instance) {
 8005244:	b508      	push	{r3, lr}
	if(instance == timer10) {
 8005246:	4b1f      	ldr	r3, [pc, #124]	; (80052c4 <timPE_IT_CallBack+0x80>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4283      	cmp	r3, r0
 800524c:	d000      	beq.n	8005250 <timPE_IT_CallBack+0xc>
 800524e:	bd08      	pop	{r3, pc}
#ifdef CW
		if(tmp == 0) gpioWrite(PB7, High);
 8005250:	4b1d      	ldr	r3, [pc, #116]	; (80052c8 <timPE_IT_CallBack+0x84>)
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	b1cb      	cbz	r3, 800528a <timPE_IT_CallBack+0x46>
		else if(tmp == 1) gpioWrite(PB6, High);
 8005256:	4b1c      	ldr	r3, [pc, #112]	; (80052c8 <timPE_IT_CallBack+0x84>)
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b01      	cmp	r3, #1
 800525e:	d01a      	beq.n	8005296 <timPE_IT_CallBack+0x52>
		else if(tmp == 2) gpioWrite(PB7, Low);
 8005260:	4b19      	ldr	r3, [pc, #100]	; (80052c8 <timPE_IT_CallBack+0x84>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d01b      	beq.n	80052a2 <timPE_IT_CallBack+0x5e>
		else if(tmp == 3) gpioWrite(PB6, Low);
 800526a:	4b17      	ldr	r3, [pc, #92]	; (80052c8 <timPE_IT_CallBack+0x84>)
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b03      	cmp	r3, #3
 8005272:	d01c      	beq.n	80052ae <timPE_IT_CallBack+0x6a>
		if(tmp == 0) gpioWrite(PB6, High);
		else if(tmp == 1) gpioWrite(PB7, High);
		else if(tmp == 2) gpioWrite(PB6, Low);
		else if(tmp == 3) gpioWrite(PB7, Low);
#endif
		if(tmp == 3) tmp = 0;
 8005274:	4b14      	ldr	r3, [pc, #80]	; (80052c8 <timPE_IT_CallBack+0x84>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b03      	cmp	r3, #3
 800527c:	d01d      	beq.n	80052ba <timPE_IT_CallBack+0x76>
		else tmp++;
 800527e:	4a12      	ldr	r2, [pc, #72]	; (80052c8 <timPE_IT_CallBack+0x84>)
 8005280:	7813      	ldrb	r3, [r2, #0]
 8005282:	3301      	adds	r3, #1
 8005284:	b2db      	uxtb	r3, r3
 8005286:	7013      	strb	r3, [r2, #0]
	}
}
 8005288:	e7e1      	b.n	800524e <timPE_IT_CallBack+0xa>
		if(tmp == 0) gpioWrite(PB7, High);
 800528a:	2101      	movs	r1, #1
 800528c:	4b0f      	ldr	r3, [pc, #60]	; (80052cc <timPE_IT_CallBack+0x88>)
 800528e:	6818      	ldr	r0, [r3, #0]
 8005290:	f000 f8a1 	bl	80053d6 <gpioWrite>
 8005294:	e7ee      	b.n	8005274 <timPE_IT_CallBack+0x30>
		else if(tmp == 1) gpioWrite(PB6, High);
 8005296:	2101      	movs	r1, #1
 8005298:	4b0d      	ldr	r3, [pc, #52]	; (80052d0 <timPE_IT_CallBack+0x8c>)
 800529a:	6818      	ldr	r0, [r3, #0]
 800529c:	f000 f89b 	bl	80053d6 <gpioWrite>
 80052a0:	e7e8      	b.n	8005274 <timPE_IT_CallBack+0x30>
		else if(tmp == 2) gpioWrite(PB7, Low);
 80052a2:	2100      	movs	r1, #0
 80052a4:	4b09      	ldr	r3, [pc, #36]	; (80052cc <timPE_IT_CallBack+0x88>)
 80052a6:	6818      	ldr	r0, [r3, #0]
 80052a8:	f000 f895 	bl	80053d6 <gpioWrite>
 80052ac:	e7e2      	b.n	8005274 <timPE_IT_CallBack+0x30>
		else if(tmp == 3) gpioWrite(PB6, Low);
 80052ae:	2100      	movs	r1, #0
 80052b0:	4b07      	ldr	r3, [pc, #28]	; (80052d0 <timPE_IT_CallBack+0x8c>)
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	f000 f88f 	bl	80053d6 <gpioWrite>
 80052b8:	e7dc      	b.n	8005274 <timPE_IT_CallBack+0x30>
		if(tmp == 3) tmp = 0;
 80052ba:	2200      	movs	r2, #0
 80052bc:	4b02      	ldr	r3, [pc, #8]	; (80052c8 <timPE_IT_CallBack+0x84>)
 80052be:	701a      	strb	r2, [r3, #0]
 80052c0:	bd08      	pop	{r3, pc}
 80052c2:	bf00      	nop
 80052c4:	20000e38 	.word	0x20000e38
 80052c8:	200006ac 	.word	0x200006ac
 80052cc:	20000ef0 	.word	0x20000ef0
 80052d0:	20000eb0 	.word	0x20000eb0

080052d4 <newADC>:




/*=============================instantiation===============================*/
_ADC *newADC(_ADC* instance, ADC_HandleTypeDef *hadc) {
 80052d4:	b410      	push	{r4}
	instance->hadc = hadc;
 80052d6:	6001      	str	r1, [r0, #0]
	instance->TimeOut = 0xFFFF;
 80052d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80052dc:	6343      	str	r3, [r0, #52]	; 0x34
	instance->NumConv = instance->hadc->Init.NbrOfConversion;
 80052de:	69cb      	ldr	r3, [r1, #28]
 80052e0:	6083      	str	r3, [r0, #8]

	//instance->ConvStatus = Ready;
	instance->ConvStatus = InProcess;
 80052e2:	2302      	movs	r3, #2
 80052e4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
	for(int i = 0; i < ADC_Max_Num_Channels; i++) instance->ConvertedVal[i] = 0;
 80052e8:	2300      	movs	r3, #0
 80052ea:	e005      	b.n	80052f8 <newADC+0x24>
 80052ec:	1d1a      	adds	r2, r3, #4
 80052ee:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80052f2:	2400      	movs	r4, #0
 80052f4:	8094      	strh	r4, [r2, #4]
 80052f6:	3301      	adds	r3, #1
 80052f8:	2b13      	cmp	r3, #19
 80052fa:	ddf7      	ble.n	80052ec <newADC+0x18>
 80052fc:	2300      	movs	r3, #0
 80052fe:	e000      	b.n	8005302 <newADC+0x2e>
	for(int i = 0; i < numActiveADCs; i++)
 8005300:	3301      	adds	r3, #1
 8005302:	4a0c      	ldr	r2, [pc, #48]	; (8005334 <newADC+0x60>)
 8005304:	8812      	ldrh	r2, [r2, #0]
 8005306:	4614      	mov	r4, r2
 8005308:	4293      	cmp	r3, r2
 800530a:	da09      	bge.n	8005320 <newADC+0x4c>
		if(ActiveADCs[i]->hadc == hadc) {
 800530c:	4a0a      	ldr	r2, [pc, #40]	; (8005338 <newADC+0x64>)
 800530e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005312:	6812      	ldr	r2, [r2, #0]
 8005314:	4291      	cmp	r1, r2
 8005316:	d1f3      	bne.n	8005300 <newADC+0x2c>
			ActiveADCs[i] = instance;
 8005318:	4a07      	ldr	r2, [pc, #28]	; (8005338 <newADC+0x64>)
 800531a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
			return instance;
 800531e:	e005      	b.n	800532c <newADC+0x58>
		}
	ActiveADCs[numActiveADCs++] = instance;
 8005320:	3201      	adds	r2, #1
 8005322:	4b04      	ldr	r3, [pc, #16]	; (8005334 <newADC+0x60>)
 8005324:	801a      	strh	r2, [r3, #0]
 8005326:	4b04      	ldr	r3, [pc, #16]	; (8005338 <newADC+0x64>)
 8005328:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
	return instance;
}
 800532c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	200006ae 	.word	0x200006ae
 8005338:	20000f68 	.word	0x20000f68

0800533c <adcConvBegin_DMA>:




/*================DMA Mode (Continuous Conversion Only)====================*/
void adcConvBegin_DMA(_ADC* instance) {
 800533c:	b508      	push	{r3, lr}
	instance->mode = ADC_DMA_Mode;
 800533e:	2302      	movs	r3, #2
 8005340:	7103      	strb	r3, [r0, #4]
	HAL_ADC_Start_DMA(instance->hadc, (uint32_t*)instance->ConvertedVal, instance->NumConv);
 8005342:	6882      	ldr	r2, [r0, #8]
 8005344:	f100 010c 	add.w	r1, r0, #12
 8005348:	6800      	ldr	r0, [r0, #0]
 800534a:	f7fb fee5 	bl	8001118 <HAL_ADC_Start_DMA>
 800534e:	bd08      	pop	{r3, pc}

08005350 <adcGetVal_DMA>:

volatile uint16_t *adcGetVal_DMA(_ADC* instance) {
	/* This if is only meaningful if adc global interrupt is enabled,
	 * if not enabled, just ignore the ->ConvStatus field in your application code
	 * */
	if(instance->ConvStatus == Completed) {
 8005350:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8005354:	b2db      	uxtb	r3, r3
 8005356:	2b03      	cmp	r3, #3
 8005358:	d001      	beq.n	800535e <adcGetVal_DMA+0xe>
		instance->ConvStatus = InProcess;
	}
	return instance->ConvertedVal;
}
 800535a:	300c      	adds	r0, #12
 800535c:	4770      	bx	lr
		instance->ConvStatus = InProcess;
 800535e:	2302      	movs	r3, #2
 8005360:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8005364:	e7f9      	b.n	800535a <adcGetVal_DMA+0xa>

08005366 <adcGetNumChannel>:

uint32_t adcGetNumChannel(_ADC* instance) {
	return instance->NumConv;
 8005366:	6880      	ldr	r0, [r0, #8]
}
 8005368:	4770      	bx	lr

0800536a <adcConvCplt_IT_CallBack>:
}
/*=========================================================================*/


/*==============================Interrupt Handler==========================*/
__weak void adcConvCplt_IT_CallBack(_ADC* instance) {
 800536a:	4770      	bx	lr

0800536c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 800536c:	b570      	push	{r4, r5, r6, lr}
 800536e:	4606      	mov	r6, r0
	for(int i = 0; i < numActiveADCs; i++) {
 8005370:	2400      	movs	r4, #0
 8005372:	e008      	b.n	8005386 <HAL_ADC_ConvCpltCallback+0x1a>
			ActiveADCs[i]->ConvStatus = Completed;
 8005374:	4b0d      	ldr	r3, [pc, #52]	; (80053ac <HAL_ADC_ConvCpltCallback+0x40>)
 8005376:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800537a:	2303      	movs	r3, #3
 800537c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
			adcConvCplt_IT_CallBack(ActiveADCs[i]);
 8005380:	f7ff fff3 	bl	800536a <adcConvCplt_IT_CallBack>
	for(int i = 0; i < numActiveADCs; i++) {
 8005384:	3401      	adds	r4, #1
 8005386:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <HAL_ADC_ConvCpltCallback+0x44>)
 8005388:	881b      	ldrh	r3, [r3, #0]
 800538a:	429c      	cmp	r4, r3
 800538c:	da0d      	bge.n	80053aa <HAL_ADC_ConvCpltCallback+0x3e>
		if(ActiveADCs[i]->hadc == hadc) {
 800538e:	4b07      	ldr	r3, [pc, #28]	; (80053ac <HAL_ADC_ConvCpltCallback+0x40>)
 8005390:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 8005394:	6828      	ldr	r0, [r5, #0]
 8005396:	42b0      	cmp	r0, r6
 8005398:	d1f4      	bne.n	8005384 <HAL_ADC_ConvCpltCallback+0x18>
			if(ActiveADCs[i]->mode == ADC_IT_Mode) {
 800539a:	792b      	ldrb	r3, [r5, #4]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d1e9      	bne.n	8005374 <HAL_ADC_ConvCpltCallback+0x8>
				ActiveADCs[i]->ConvertedVal[0] = HAL_ADC_GetValue(ActiveADCs[i]->hadc);
 80053a0:	f7fb ff5c 	bl	800125c <HAL_ADC_GetValue>
 80053a4:	b280      	uxth	r0, r0
 80053a6:	81a8      	strh	r0, [r5, #12]
 80053a8:	e7e4      	b.n	8005374 <HAL_ADC_ConvCpltCallback+0x8>
}
 80053aa:	bd70      	pop	{r4, r5, r6, pc}
 80053ac:	20000f68 	.word	0x20000f68
 80053b0:	200006ae 	.word	0x200006ae

080053b4 <newGPIO>:



/*========================SETUP AND DATA STRUCTURE========================*/
GPIO *newGPIO(GPIO* obj, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
	obj->GPIO_Pin = GPIO_Pin;
 80053b4:	8082      	strh	r2, [r0, #4]
	obj->GPIOx = GPIOx;
 80053b6:	6001      	str	r1, [r0, #0]
	return obj;
}
 80053b8:	4770      	bx	lr

080053ba <turnOn>:
}
/*=============================================================================*/


/*========================Convenience Purposed Methods========================*/
void turnOn(GPIO* obj) {
 80053ba:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(obj->GPIOx, obj->GPIO_Pin, GPIO_PIN_SET);
 80053bc:	2201      	movs	r2, #1
 80053be:	8881      	ldrh	r1, [r0, #4]
 80053c0:	6800      	ldr	r0, [r0, #0]
 80053c2:	f7fc fc6d 	bl	8001ca0 <HAL_GPIO_WritePin>
 80053c6:	bd08      	pop	{r3, pc}

080053c8 <turnOff>:
}

void turnOff(GPIO* obj) {
 80053c8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(obj->GPIOx, obj->GPIO_Pin, GPIO_PIN_RESET);
 80053ca:	2200      	movs	r2, #0
 80053cc:	8881      	ldrh	r1, [r0, #4]
 80053ce:	6800      	ldr	r0, [r0, #0]
 80053d0:	f7fc fc66 	bl	8001ca0 <HAL_GPIO_WritePin>
 80053d4:	bd08      	pop	{r3, pc}

080053d6 <gpioWrite>:
void gpioWrite(GPIO* obj, uint8_t Bit) {
 80053d6:	b508      	push	{r3, lr}
	if(Bit == High) turnOn(obj);
 80053d8:	2901      	cmp	r1, #1
 80053da:	d002      	beq.n	80053e2 <gpioWrite+0xc>
	else turnOff(obj);
 80053dc:	f7ff fff4 	bl	80053c8 <turnOff>
 80053e0:	bd08      	pop	{r3, pc}
	if(Bit == High) turnOn(obj);
 80053e2:	f7ff ffea 	bl	80053ba <turnOn>
 80053e6:	bd08      	pop	{r3, pc}

080053e8 <i2cTC_IT_CallBack>:
}
/*=========================================================================*/


/*==============================Interrupt Handler===============================*/
__weak void i2cTC_IT_CallBack(I2C* instance){
 80053e8:	4770      	bx	lr
	...

080053ec <HAL_I2C_MasterTxCpltCallback>:
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4605      	mov	r5, r0
	for(int i = 0; i < numActiveI2Cs; i++) {
 80053f0:	2400      	movs	r4, #0
 80053f2:	e000      	b.n	80053f6 <HAL_I2C_MasterTxCpltCallback+0xa>
 80053f4:	3401      	adds	r4, #1
 80053f6:	4b08      	ldr	r3, [pc, #32]	; (8005418 <HAL_I2C_MasterTxCpltCallback+0x2c>)
 80053f8:	881b      	ldrh	r3, [r3, #0]
 80053fa:	429c      	cmp	r4, r3
 80053fc:	da0b      	bge.n	8005416 <HAL_I2C_MasterTxCpltCallback+0x2a>
		if(ActiveI2Cs[i]->hi2c == hi2c) {
 80053fe:	4b07      	ldr	r3, [pc, #28]	; (800541c <HAL_I2C_MasterTxCpltCallback+0x30>)
 8005400:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8005404:	6803      	ldr	r3, [r0, #0]
 8005406:	42ab      	cmp	r3, r5
 8005408:	d1f4      	bne.n	80053f4 <HAL_I2C_MasterTxCpltCallback+0x8>
			ActiveI2Cs[i]->TxStatus = Completed;
 800540a:	2303      	movs	r3, #3
 800540c:	f880 30d8 	strb.w	r3, [r0, #216]	; 0xd8
			i2cTC_IT_CallBack(ActiveI2Cs[i]);
 8005410:	f7ff ffea 	bl	80053e8 <i2cTC_IT_CallBack>
 8005414:	e7ee      	b.n	80053f4 <HAL_I2C_MasterTxCpltCallback+0x8>
}
 8005416:	bd38      	pop	{r3, r4, r5, pc}
 8005418:	200006b0 	.word	0x200006b0
 800541c:	20000f7c 	.word	0x20000f7c

08005420 <HAL_I2C_SlaveTxCpltCallback>:
void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8005420:	b538      	push	{r3, r4, r5, lr}
 8005422:	4605      	mov	r5, r0
	for(int i = 0; i < numActiveI2Cs; i++) {
 8005424:	2400      	movs	r4, #0
 8005426:	e000      	b.n	800542a <HAL_I2C_SlaveTxCpltCallback+0xa>
 8005428:	3401      	adds	r4, #1
 800542a:	4b08      	ldr	r3, [pc, #32]	; (800544c <HAL_I2C_SlaveTxCpltCallback+0x2c>)
 800542c:	881b      	ldrh	r3, [r3, #0]
 800542e:	429c      	cmp	r4, r3
 8005430:	da0b      	bge.n	800544a <HAL_I2C_SlaveTxCpltCallback+0x2a>
		if(ActiveI2Cs[i]->hi2c == hi2c) {
 8005432:	4b07      	ldr	r3, [pc, #28]	; (8005450 <HAL_I2C_SlaveTxCpltCallback+0x30>)
 8005434:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8005438:	6803      	ldr	r3, [r0, #0]
 800543a:	42ab      	cmp	r3, r5
 800543c:	d1f4      	bne.n	8005428 <HAL_I2C_SlaveTxCpltCallback+0x8>
			ActiveI2Cs[i]->TxStatus = Completed;
 800543e:	2303      	movs	r3, #3
 8005440:	f880 30d8 	strb.w	r3, [r0, #216]	; 0xd8
			i2cTC_IT_CallBack(ActiveI2Cs[i]);
 8005444:	f7ff ffd0 	bl	80053e8 <i2cTC_IT_CallBack>
 8005448:	e7ee      	b.n	8005428 <HAL_I2C_SlaveTxCpltCallback+0x8>
}
 800544a:	bd38      	pop	{r3, r4, r5, pc}
 800544c:	200006b0 	.word	0x200006b0
 8005450:	20000f7c 	.word	0x20000f7c

08005454 <i2cRC_IT_CallBack>:
	 UNUSED(instance);
}

__weak void i2cRC_IT_CallBack(I2C* instance){
 8005454:	4770      	bx	lr
	...

08005458 <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	4605      	mov	r5, r0
	for(int i = 0; i < numActiveI2Cs; i++) {
 800545c:	2400      	movs	r4, #0
 800545e:	e000      	b.n	8005462 <HAL_I2C_MasterRxCpltCallback+0xa>
 8005460:	3401      	adds	r4, #1
 8005462:	4b08      	ldr	r3, [pc, #32]	; (8005484 <HAL_I2C_MasterRxCpltCallback+0x2c>)
 8005464:	881b      	ldrh	r3, [r3, #0]
 8005466:	429c      	cmp	r4, r3
 8005468:	da0b      	bge.n	8005482 <HAL_I2C_MasterRxCpltCallback+0x2a>
		if(ActiveI2Cs[i]->hi2c == hi2c) {
 800546a:	4b07      	ldr	r3, [pc, #28]	; (8005488 <HAL_I2C_MasterRxCpltCallback+0x30>)
 800546c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8005470:	6803      	ldr	r3, [r0, #0]
 8005472:	42ab      	cmp	r3, r5
 8005474:	d1f4      	bne.n	8005460 <HAL_I2C_MasterRxCpltCallback+0x8>
			ActiveI2Cs[i]->RxStatus = Completed;
 8005476:	2303      	movs	r3, #3
 8005478:	f880 30d9 	strb.w	r3, [r0, #217]	; 0xd9
			i2cRC_IT_CallBack(ActiveI2Cs[i]);
 800547c:	f7ff ffea 	bl	8005454 <i2cRC_IT_CallBack>
 8005480:	e7ee      	b.n	8005460 <HAL_I2C_MasterRxCpltCallback+0x8>
}
 8005482:	bd38      	pop	{r3, r4, r5, pc}
 8005484:	200006b0 	.word	0x200006b0
 8005488:	20000f7c 	.word	0x20000f7c

0800548c <HAL_I2C_SlaveRxCpltCallback>:
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	4605      	mov	r5, r0
	for(int i = 0; i < numActiveI2Cs; i++) {
 8005490:	2400      	movs	r4, #0
 8005492:	e000      	b.n	8005496 <HAL_I2C_SlaveRxCpltCallback+0xa>
 8005494:	3401      	adds	r4, #1
 8005496:	4b08      	ldr	r3, [pc, #32]	; (80054b8 <HAL_I2C_SlaveRxCpltCallback+0x2c>)
 8005498:	881b      	ldrh	r3, [r3, #0]
 800549a:	429c      	cmp	r4, r3
 800549c:	da0b      	bge.n	80054b6 <HAL_I2C_SlaveRxCpltCallback+0x2a>
		if(ActiveI2Cs[i]->hi2c == hi2c) {
 800549e:	4b07      	ldr	r3, [pc, #28]	; (80054bc <HAL_I2C_SlaveRxCpltCallback+0x30>)
 80054a0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80054a4:	6803      	ldr	r3, [r0, #0]
 80054a6:	42ab      	cmp	r3, r5
 80054a8:	d1f4      	bne.n	8005494 <HAL_I2C_SlaveRxCpltCallback+0x8>
			ActiveI2Cs[i]->RxStatus = Completed;
 80054aa:	2303      	movs	r3, #3
 80054ac:	f880 30d9 	strb.w	r3, [r0, #217]	; 0xd9
			i2cRC_IT_CallBack(ActiveI2Cs[i]);
 80054b0:	f7ff ffd0 	bl	8005454 <i2cRC_IT_CallBack>
 80054b4:	e7ee      	b.n	8005494 <HAL_I2C_SlaveRxCpltCallback+0x8>
}
 80054b6:	bd38      	pop	{r3, r4, r5, pc}
 80054b8:	200006b0 	.word	0x200006b0
 80054bc:	20000f7c 	.word	0x20000f7c

080054c0 <timSetCNT>:
	instance->CCR = __HAL_TIM_GET_COMPARE(instance->htim, channel);
	return instance->CCR;
}

void timSetCNT(TIM* instance, uint32_t CNT_val) {
	instance->CNT = CNT_val;
 80054c0:	6101      	str	r1, [r0, #16]
	__HAL_TIM_SET_COUNTER(instance->htim, CNT_val);
 80054c2:	6803      	ldr	r3, [r0, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	6259      	str	r1, [r3, #36]	; 0x24
 80054c8:	4770      	bx	lr
	...

080054cc <timEnc_OverFlow_IT_CallBack>:
int32_t timGetOverFlowPart_32bit(TIM* instance) {
	return instance->ENC_OverFlow;
}


static void timEnc_OverFlow_IT_CallBack(TIM* instance) {
 80054cc:	b508      	push	{r3, lr}
	if(instance->isEncMode == True) {
 80054ce:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d000      	beq.n	80054da <timEnc_OverFlow_IT_CallBack+0xe>
 80054d8:	bd08      	pop	{r3, pc}
		if(instance->xBitTIM == TIM_32bit) {
 80054da:	7f03      	ldrb	r3, [r0, #28]
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d017      	beq.n	8005510 <timEnc_OverFlow_IT_CallBack+0x44>
			else if((int16_t)__HAL_TIM_GET_COUNTER(instance->htim) >= 1000000000) {
				instance->ENC_OverFlow++;
				timSetCNT(instance, 0);
			}
		}
		else if(instance->xBitTIM == TIM_16bit) {
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1f9      	bne.n	80054d8 <timEnc_OverFlow_IT_CallBack+0xc>

			// 32767 == 0x7FFF == 0xFFFF/2, setting it to be a bit less than 0x7FFF in case of failure of interrupt capture (very rare)
			if((int16_t)__HAL_TIM_GET_COUNTER(instance->htim) <= -32760) {
 80054e4:	6803      	ldr	r3, [r0, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80054ea:	b21b      	sxth	r3, r3
 80054ec:	490f      	ldr	r1, [pc, #60]	; (800552c <timEnc_OverFlow_IT_CallBack+0x60>)
 80054ee:	428b      	cmp	r3, r1
 80054f0:	db13      	blt.n	800551a <timEnc_OverFlow_IT_CallBack+0x4e>
				instance->ENC_OverFlow -= 32760;
				timSetCNT(instance, 0);
			}
			else if((int16_t)__HAL_TIM_GET_COUNTER(instance->htim) >= 32760) {
 80054f2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80054f4:	b21b      	sxth	r3, r3
 80054f6:	f647 72f7 	movw	r2, #32759	; 0x7ff7
 80054fa:	4293      	cmp	r3, r2
 80054fc:	ddec      	ble.n	80054d8 <timEnc_OverFlow_IT_CallBack+0xc>
				instance->ENC_OverFlow += 32760;
 80054fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005500:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8005504:	3378      	adds	r3, #120	; 0x78
 8005506:	62c3      	str	r3, [r0, #44]	; 0x2c
				timSetCNT(instance, 0);
 8005508:	2100      	movs	r1, #0
 800550a:	f7ff ffd9 	bl	80054c0 <timSetCNT>
			}
		}
	}
}
 800550e:	e7e3      	b.n	80054d8 <timEnc_OverFlow_IT_CallBack+0xc>
			if((int16_t)__HAL_TIM_GET_COUNTER(instance->htim) <= -1000000000) {  //1,000,000,000 using decimal base here for simplicity
 8005510:	6803      	ldr	r3, [r0, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6a5a      	ldr	r2, [r3, #36]	; 0x24
			else if((int16_t)__HAL_TIM_GET_COUNTER(instance->htim) >= 1000000000) {
 8005516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005518:	bd08      	pop	{r3, pc}
				instance->ENC_OverFlow -= 32760;
 800551a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800551c:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8005520:	3b78      	subs	r3, #120	; 0x78
 8005522:	62c3      	str	r3, [r0, #44]	; 0x2c
				timSetCNT(instance, 0);
 8005524:	2100      	movs	r1, #0
 8005526:	f7ff ffcb 	bl	80054c0 <timSetCNT>
 800552a:	bd08      	pop	{r3, pc}
 800552c:	ffff8009 	.word	0xffff8009

08005530 <tim_channel_index>:
	if(channel == TIM_CH1) return 1;
 8005530:	b148      	cbz	r0, 8005546 <tim_channel_index+0x16>
	if(channel == TIM_CH2) return 2;
 8005532:	2804      	cmp	r0, #4
 8005534:	d009      	beq.n	800554a <tim_channel_index+0x1a>
	if(channel == TIM_CH3) return 3;
 8005536:	2808      	cmp	r0, #8
 8005538:	d009      	beq.n	800554e <tim_channel_index+0x1e>
	if(channel == TIM_CH4) return 4;
 800553a:	280c      	cmp	r0, #12
 800553c:	d001      	beq.n	8005542 <tim_channel_index+0x12>
	return 0;
 800553e:	2000      	movs	r0, #0
}
 8005540:	4770      	bx	lr
	if(channel == TIM_CH4) return 4;
 8005542:	2004      	movs	r0, #4
 8005544:	4770      	bx	lr
	if(channel == TIM_CH1) return 1;
 8005546:	2001      	movs	r0, #1
 8005548:	4770      	bx	lr
	if(channel == TIM_CH2) return 2;
 800554a:	2002      	movs	r0, #2
 800554c:	4770      	bx	lr
	if(channel == TIM_CH3) return 3;
 800554e:	2003      	movs	r0, #3
 8005550:	4770      	bx	lr

08005552 <timSysT_IT_CallBack>:
__weak void timSysT_IT_CallBack(TIM* instance) {
 8005552:	4770      	bx	lr

08005554 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	4605      	mov	r5, r0
	for(int i = 0; i < numActiveTIMs; i++) {
 8005558:	2400      	movs	r4, #0
 800555a:	e000      	b.n	800555e <HAL_TIM_PeriodElapsedCallback+0xa>
 800555c:	3401      	adds	r4, #1
 800555e:	4b09      	ldr	r3, [pc, #36]	; (8005584 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8005560:	881b      	ldrh	r3, [r3, #0]
 8005562:	429c      	cmp	r4, r3
 8005564:	da0d      	bge.n	8005582 <HAL_TIM_PeriodElapsedCallback+0x2e>
		if(ActiveTIMs[i]->htim == htim) {
 8005566:	4b08      	ldr	r3, [pc, #32]	; (8005588 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8005568:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800556c:	6803      	ldr	r3, [r0, #0]
 800556e:	42ab      	cmp	r3, r5
 8005570:	d1f4      	bne.n	800555c <HAL_TIM_PeriodElapsedCallback+0x8>
			timPE_IT_CallBack(ActiveTIMs[i]);
 8005572:	f7ff fe67 	bl	8005244 <timPE_IT_CallBack>
			timSysT_IT_CallBack(ActiveTIMs[i]);
 8005576:	4b04      	ldr	r3, [pc, #16]	; (8005588 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8005578:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800557c:	f7ff ffe9 	bl	8005552 <timSysT_IT_CallBack>
 8005580:	e7ec      	b.n	800555c <HAL_TIM_PeriodElapsedCallback+0x8>
}
 8005582:	bd38      	pop	{r3, r4, r5, pc}
 8005584:	200006b2 	.word	0x200006b2
 8005588:	20000fa4 	.word	0x20000fa4

0800558c <timSetIC_Polarity>:
void timSetIC_Polarity(TIM* instance, uint32_t channel, uint32_t ICpolarity) {
 800558c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558e:	4606      	mov	r6, r0
 8005590:	460c      	mov	r4, r1
 8005592:	4615      	mov	r5, r2
	instance->IC_fields->ICpolarity[tim_channel_index(channel)] = ICpolarity;
 8005594:	6a07      	ldr	r7, [r0, #32]
 8005596:	4608      	mov	r0, r1
 8005598:	f7ff ffca 	bl	8005530 <tim_channel_index>
 800559c:	f847 5020 	str.w	r5, [r7, r0, lsl #2]
	__HAL_TIM_SET_CAPTUREPOLARITY(instance->htim, channel, ICpolarity);
 80055a0:	b9ac      	cbnz	r4, 80055ce <timSetIC_Polarity+0x42>
 80055a2:	6833      	ldr	r3, [r6, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	6a13      	ldr	r3, [r2, #32]
 80055a8:	f023 030a 	bic.w	r3, r3, #10
 80055ac:	041b      	lsls	r3, r3, #16
 80055ae:	0c1b      	lsrs	r3, r3, #16
 80055b0:	6213      	str	r3, [r2, #32]
 80055b2:	b35c      	cbz	r4, 800560c <timSetIC_Polarity+0x80>
 80055b4:	2c04      	cmp	r4, #4
 80055b6:	d02f      	beq.n	8005618 <timSetIC_Polarity+0x8c>
 80055b8:	2c08      	cmp	r4, #8
 80055ba:	d034      	beq.n	8005626 <timSetIC_Polarity+0x9a>
 80055bc:	6833      	ldr	r3, [r6, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	6a13      	ldr	r3, [r2, #32]
 80055c2:	032d      	lsls	r5, r5, #12
 80055c4:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 80055c8:	431d      	orrs	r5, r3
 80055ca:	6215      	str	r5, [r2, #32]
 80055cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055ce:	2c04      	cmp	r4, #4
 80055d0:	d00a      	beq.n	80055e8 <timSetIC_Polarity+0x5c>
 80055d2:	2c08      	cmp	r4, #8
 80055d4:	d011      	beq.n	80055fa <timSetIC_Polarity+0x6e>
 80055d6:	6833      	ldr	r3, [r6, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	6a13      	ldr	r3, [r2, #32]
 80055dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055e0:	041b      	lsls	r3, r3, #16
 80055e2:	0c1b      	lsrs	r3, r3, #16
 80055e4:	6213      	str	r3, [r2, #32]
 80055e6:	e7e4      	b.n	80055b2 <timSetIC_Polarity+0x26>
 80055e8:	6833      	ldr	r3, [r6, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	6a13      	ldr	r3, [r2, #32]
 80055ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055f2:	041b      	lsls	r3, r3, #16
 80055f4:	0c1b      	lsrs	r3, r3, #16
 80055f6:	6213      	str	r3, [r2, #32]
 80055f8:	e7db      	b.n	80055b2 <timSetIC_Polarity+0x26>
 80055fa:	6833      	ldr	r3, [r6, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	6a13      	ldr	r3, [r2, #32]
 8005600:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005604:	041b      	lsls	r3, r3, #16
 8005606:	0c1b      	lsrs	r3, r3, #16
 8005608:	6213      	str	r3, [r2, #32]
 800560a:	e7d2      	b.n	80055b2 <timSetIC_Polarity+0x26>
 800560c:	6833      	ldr	r3, [r6, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	6a13      	ldr	r3, [r2, #32]
 8005612:	431d      	orrs	r5, r3
 8005614:	6215      	str	r5, [r2, #32]
 8005616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005618:	6833      	ldr	r3, [r6, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	6a13      	ldr	r3, [r2, #32]
 800561e:	ea43 1505 	orr.w	r5, r3, r5, lsl #4
 8005622:	6215      	str	r5, [r2, #32]
 8005624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005626:	6833      	ldr	r3, [r6, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	6a13      	ldr	r3, [r2, #32]
 800562c:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
 8005630:	6215      	str	r5, [r2, #32]
 8005632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005634 <timGetCapVal>:
uint32_t timGetCapVal(TIM* instance, uint32_t channel) {
 8005634:	b508      	push	{r3, lr}
	return HAL_TIM_ReadCapturedValue(instance->htim, channel);
 8005636:	6800      	ldr	r0, [r0, #0]
 8005638:	f7fd ff6b 	bl	8003512 <HAL_TIM_ReadCapturedValue>
}
 800563c:	bd08      	pop	{r3, pc}

0800563e <timPWM_IN_IT_CallBack>:
static void timPWM_IN_IT_CallBack(TIM* instance, HAL_TIM_ActiveChannel active_channel) {
 800563e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(instance->IC_fields->isUsedForPwmInput == True) {
 8005640:	6a05      	ldr	r5, [r0, #32]
 8005642:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8005646:	b2db      	uxtb	r3, r3
 8005648:	2b01      	cmp	r3, #1
 800564a:	d000      	beq.n	800564e <timPWM_IN_IT_CallBack+0x10>
 800564c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(active_channel == TIM_Active_CH2) channel = TIM_CH2;
 800564e:	2902      	cmp	r1, #2
 8005650:	d02f      	beq.n	80056b2 <timPWM_IN_IT_CallBack+0x74>
 8005652:	2600      	movs	r6, #0
		if(active_channel == TIM_Active_CH3) channel = TIM_CH3;
 8005654:	2904      	cmp	r1, #4
 8005656:	d02e      	beq.n	80056b6 <timPWM_IN_IT_CallBack+0x78>
		if(active_channel == TIM_Active_CH4) channel = TIM_CH4;
 8005658:	2908      	cmp	r1, #8
 800565a:	d02e      	beq.n	80056ba <timPWM_IN_IT_CallBack+0x7c>
 800565c:	4604      	mov	r4, r0
		if(instance->IC_fields->pulse_polarity == TIM_PulseOnHigh) {
 800565e:	f895 303d 	ldrb.w	r3, [r5, #61]	; 0x3d
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b01      	cmp	r3, #1
 8005666:	d02a      	beq.n	80056be <timPWM_IN_IT_CallBack+0x80>
			if(instance->IC_fields->ICpolarity[tim_channel_index(channel)] == TIM_IC_FallingEdge) {
 8005668:	4630      	mov	r0, r6
 800566a:	f7ff ff61 	bl	8005530 <tim_channel_index>
 800566e:	4607      	mov	r7, r0
 8005670:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 8005674:	2b02      	cmp	r3, #2
 8005676:	d05d      	beq.n	8005734 <timPWM_IN_IT_CallBack+0xf6>
			else if(instance->IC_fields->ICpolarity[tim_channel_index(channel)] == TIM_IC_RisingEdge) {
 8005678:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e5      	bne.n	800564c <timPWM_IN_IT_CallBack+0xe>
												= timGetCapVal(instance, channel)
 8005680:	4631      	mov	r1, r6
 8005682:	4620      	mov	r0, r4
 8005684:	f7ff ffd6 	bl	8005634 <timGetCapVal>
												  - instance->IC_fields->IC_FirstEdge[tim_channel_index(channel)];
 8005688:	6a22      	ldr	r2, [r4, #32]
 800568a:	1d3b      	adds	r3, r7, #4
 800568c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	1ac0      	subs	r0, r0, r3
												= timGetCapVal(instance, channel)
 8005694:	f107 030a 	add.w	r3, r7, #10
 8005698:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
				if(instance->IC_fields->PulseWidth[tim_channel_index(channel)] < 0) {
 800569c:	6a22      	ldr	r2, [r4, #32]
 800569e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	db54      	blt.n	8005750 <timPWM_IN_IT_CallBack+0x112>
				timSetIC_Polarity(instance, channel, TIM_IC_FallingEdge);
 80056a6:	2202      	movs	r2, #2
 80056a8:	4631      	mov	r1, r6
 80056aa:	4620      	mov	r0, r4
 80056ac:	f7ff ff6e 	bl	800558c <timSetIC_Polarity>
}
 80056b0:	e7cc      	b.n	800564c <timPWM_IN_IT_CallBack+0xe>
		if(active_channel == TIM_Active_CH2) channel = TIM_CH2;
 80056b2:	2604      	movs	r6, #4
 80056b4:	e7ce      	b.n	8005654 <timPWM_IN_IT_CallBack+0x16>
		if(active_channel == TIM_Active_CH3) channel = TIM_CH3;
 80056b6:	2608      	movs	r6, #8
 80056b8:	e7ce      	b.n	8005658 <timPWM_IN_IT_CallBack+0x1a>
		if(active_channel == TIM_Active_CH4) channel = TIM_CH4;
 80056ba:	260c      	movs	r6, #12
 80056bc:	e7ce      	b.n	800565c <timPWM_IN_IT_CallBack+0x1e>
			if(instance->IC_fields->ICpolarity[tim_channel_index(channel)] == TIM_IC_RisingEdge) {
 80056be:	4630      	mov	r0, r6
 80056c0:	f7ff ff36 	bl	8005530 <tim_channel_index>
 80056c4:	4607      	mov	r7, r0
 80056c6:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 80056ca:	b1e3      	cbz	r3, 8005706 <timPWM_IN_IT_CallBack+0xc8>
			else if(instance->IC_fields->ICpolarity[tim_channel_index(channel)] == TIM_IC_FallingEdge) {
 80056cc:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d1bb      	bne.n	800564c <timPWM_IN_IT_CallBack+0xe>
												= timGetCapVal(instance, channel)
 80056d4:	4631      	mov	r1, r6
 80056d6:	4620      	mov	r0, r4
 80056d8:	f7ff ffac 	bl	8005634 <timGetCapVal>
												  - instance->IC_fields->IC_FirstEdge[tim_channel_index(channel)];
 80056dc:	6a22      	ldr	r2, [r4, #32]
 80056de:	1d3b      	adds	r3, r7, #4
 80056e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	1ac0      	subs	r0, r0, r3
												= timGetCapVal(instance, channel)
 80056e8:	f107 030a 	add.w	r3, r7, #10
 80056ec:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
				if(instance->IC_fields->PulseWidth[tim_channel_index(channel)] < 0) {
 80056f0:	6a22      	ldr	r2, [r4, #32]
 80056f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	db13      	blt.n	8005722 <timPWM_IN_IT_CallBack+0xe4>
				timSetIC_Polarity(instance, channel, TIM_IC_RisingEdge);
 80056fa:	2200      	movs	r2, #0
 80056fc:	4631      	mov	r1, r6
 80056fe:	4620      	mov	r0, r4
 8005700:	f7ff ff44 	bl	800558c <timSetIC_Polarity>
 8005704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
												  = timGetCapVal(instance, channel);
 8005706:	4631      	mov	r1, r6
 8005708:	4620      	mov	r0, r4
 800570a:	f7ff ff93 	bl	8005634 <timGetCapVal>
 800570e:	3704      	adds	r7, #4
 8005710:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8005714:	6068      	str	r0, [r5, #4]
				timSetIC_Polarity(instance, channel, TIM_IC_FallingEdge);
 8005716:	2202      	movs	r2, #2
 8005718:	4631      	mov	r1, r6
 800571a:	4620      	mov	r0, r4
 800571c:	f7ff ff36 	bl	800558c <timSetIC_Polarity>
 8005720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
													+= instance->ARR+1;
 8005722:	68a1      	ldr	r1, [r4, #8]
 8005724:	3101      	adds	r1, #1
 8005726:	370a      	adds	r7, #10
 8005728:	f852 3027 	ldr.w	r3, [r2, r7, lsl #2]
 800572c:	440b      	add	r3, r1
 800572e:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 8005732:	e7e2      	b.n	80056fa <timPWM_IN_IT_CallBack+0xbc>
												  = timGetCapVal(instance, channel);
 8005734:	4631      	mov	r1, r6
 8005736:	4620      	mov	r0, r4
 8005738:	f7ff ff7c 	bl	8005634 <timGetCapVal>
 800573c:	3704      	adds	r7, #4
 800573e:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8005742:	6068      	str	r0, [r5, #4]
				timSetIC_Polarity(instance, channel, TIM_IC_RisingEdge);
 8005744:	2200      	movs	r2, #0
 8005746:	4631      	mov	r1, r6
 8005748:	4620      	mov	r0, r4
 800574a:	f7ff ff1f 	bl	800558c <timSetIC_Polarity>
 800574e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
													+= instance->ARR+1;
 8005750:	68a1      	ldr	r1, [r4, #8]
 8005752:	3101      	adds	r1, #1
 8005754:	370a      	adds	r7, #10
 8005756:	f852 3027 	ldr.w	r3, [r2, r7, lsl #2]
 800575a:	440b      	add	r3, r1
 800575c:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 8005760:	e7a1      	b.n	80056a6 <timPWM_IN_IT_CallBack+0x68>
	...

08005764 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8005764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005766:	4605      	mov	r5, r0
	for(int i = 0; i < numActiveTIMs; i++) {
 8005768:	2400      	movs	r4, #0
 800576a:	e000      	b.n	800576e <HAL_TIM_IC_CaptureCallback+0xa>
 800576c:	3401      	adds	r4, #1
 800576e:	4b0d      	ldr	r3, [pc, #52]	; (80057a4 <HAL_TIM_IC_CaptureCallback+0x40>)
 8005770:	881b      	ldrh	r3, [r3, #0]
 8005772:	429c      	cmp	r4, r3
 8005774:	da14      	bge.n	80057a0 <HAL_TIM_IC_CaptureCallback+0x3c>
		if(ActiveTIMs[i]->htim == htim) {
 8005776:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x44>)
 8005778:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800577c:	6803      	ldr	r3, [r0, #0]
 800577e:	42ab      	cmp	r3, r5
 8005780:	d1f4      	bne.n	800576c <HAL_TIM_IC_CaptureCallback+0x8>
			HAL_TIM_ActiveChannel active_channel = htim->Channel;
 8005782:	7e2f      	ldrb	r7, [r5, #24]
			timPWM_IN_IT_CallBack(ActiveTIMs[i], active_channel);
 8005784:	4639      	mov	r1, r7
 8005786:	f7ff ff5a 	bl	800563e <timPWM_IN_IT_CallBack>
			timEnc_OverFlow_IT_CallBack(ActiveTIMs[i]);
 800578a:	4e07      	ldr	r6, [pc, #28]	; (80057a8 <HAL_TIM_IC_CaptureCallback+0x44>)
 800578c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005790:	f7ff fe9c 	bl	80054cc <timEnc_OverFlow_IT_CallBack>
			timIC_IT_CallBack(ActiveTIMs[i], active_channel);
 8005794:	4639      	mov	r1, r7
 8005796:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800579a:	f7ff fcc7 	bl	800512c <timIC_IT_CallBack>
 800579e:	e7e5      	b.n	800576c <HAL_TIM_IC_CaptureCallback+0x8>
}
 80057a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057a2:	bf00      	nop
 80057a4:	200006b2 	.word	0x200006b2
 80057a8:	20000fa4 	.word	0x20000fa4

080057ac <newUSART>:
  *The actual initiation of the usart circuit takes place by HAL 
  *before THL_Main.c gets called by main.c
  *Treated it as Pseudo-Constructor
  *Note: no memory allocation occurs
  */
USART *newUSART(USART* instance, UART_HandleTypeDef *huart) {
 80057ac:	b410      	push	{r4}
	instance->huart = huart;
 80057ae:	6001      	str	r1, [r0, #0]
	instance->TxTimeOut = USART_Default_TxTimeOut;
 80057b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80057b4:	f8c0 30cc 	str.w	r3, [r0, #204]	; 0xcc
	instance->RxTimeOut = USART_Default_RxTimeOut;
 80057b8:	f04f 33ff 	mov.w	r3, #4294967295
 80057bc:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
	instance->TxStatus = Ready;
 80057c0:	2301      	movs	r3, #1
 80057c2:	f880 30d4 	strb.w	r3, [r0, #212]	; 0xd4
	instance->RxStatus = Ready;
 80057c6:	f880 30d5 	strb.w	r3, [r0, #213]	; 0xd5
	for(int i = 0; i < numActiveUSARTs; i++) 
 80057ca:	2300      	movs	r3, #0
 80057cc:	4a0c      	ldr	r2, [pc, #48]	; (8005800 <newUSART+0x54>)
 80057ce:	8812      	ldrh	r2, [r2, #0]
 80057d0:	4614      	mov	r4, r2
 80057d2:	4293      	cmp	r3, r2
 80057d4:	da0b      	bge.n	80057ee <newUSART+0x42>
		if(ActiveUSARTs[i]->huart == huart) {
 80057d6:	4a0b      	ldr	r2, [pc, #44]	; (8005804 <newUSART+0x58>)
 80057d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	4291      	cmp	r1, r2
 80057e0:	d001      	beq.n	80057e6 <newUSART+0x3a>
	for(int i = 0; i < numActiveUSARTs; i++) 
 80057e2:	3301      	adds	r3, #1
 80057e4:	e7f2      	b.n	80057cc <newUSART+0x20>
			ActiveUSARTs[i] = instance;
 80057e6:	4a07      	ldr	r2, [pc, #28]	; (8005804 <newUSART+0x58>)
 80057e8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
			return instance;
 80057ec:	e005      	b.n	80057fa <newUSART+0x4e>
		}
	ActiveUSARTs[numActiveUSARTs++] = instance;
 80057ee:	3201      	adds	r2, #1
 80057f0:	4b03      	ldr	r3, [pc, #12]	; (8005800 <newUSART+0x54>)
 80057f2:	801a      	strh	r2, [r3, #0]
 80057f4:	4b03      	ldr	r3, [pc, #12]	; (8005804 <newUSART+0x58>)
 80057f6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
	return instance;
}
 80057fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	200006b4 	.word	0x200006b4
 8005804:	200010e0 	.word	0x200010e0

08005808 <newMainUSART>:

/**Pseudo-Constructor for Default/Main USART
  *It sets the usart
  */
USART *newMainUSART(UART_HandleTypeDef *huart) { 
 8005808:	b508      	push	{r3, lr}
	return newUSART(&DefaultUSART, huart);
 800580a:	4601      	mov	r1, r0
 800580c:	4801      	ldr	r0, [pc, #4]	; (8005814 <newMainUSART+0xc>)
 800580e:	f7ff ffcd 	bl	80057ac <newUSART>
}
 8005812:	bd08      	pop	{r3, pc}
 8005814:	20001008 	.word	0x20001008

08005818 <usartWrite>:
/*=========================================================================*/



/*==============================Transmission===============================*/
void usartWrite(USART* instance) {
 8005818:	b570      	push	{r4, r5, r6, lr}
 800581a:	4605      	mov	r5, r0
	HAL_StatusTypeDef Status;
	Status = HAL_UART_Transmit(instance->huart, (uint8_t*)instance->TxBuffer, strlen(instance->TxBuffer), instance->TxTimeOut);
 800581c:	4604      	mov	r4, r0
 800581e:	f854 6b04 	ldr.w	r6, [r4], #4
 8005822:	4620      	mov	r0, r4
 8005824:	f7fa fcf4 	bl	8000210 <strlen>
 8005828:	f8d5 30cc 	ldr.w	r3, [r5, #204]	; 0xcc
 800582c:	b282      	uxth	r2, r0
 800582e:	4621      	mov	r1, r4
 8005830:	4630      	mov	r0, r6
 8005832:	f7fe fc2c 	bl	800408e <HAL_UART_Transmit>
	if(Status == HAL_BUSY) instance->TxStatus = InProcess;
 8005836:	2802      	cmp	r0, #2
 8005838:	d008      	beq.n	800584c <usartWrite+0x34>
	else if(Status == HAL_TIMEOUT) {
 800583a:	2803      	cmp	r0, #3
 800583c:	d00a      	beq.n	8005854 <usartWrite+0x3c>
		__HAL_UNLOCK(instance->huart);
		instance->huart->gState = HAL_UART_STATE_READY;
		
		throwException("THL_Usart.c: usartWrite() | TimeOut");
	}
	else if(Status == HAL_ERROR) {
 800583e:	2801      	cmp	r0, #1
 8005840:	d017      	beq.n	8005872 <usartWrite+0x5a>
		instance->TxStatus = Error;
		throwException("THL_Usart.c: usartWrite() | Error");
	}
	else if(Status == HAL_OK) instance->TxStatus = Completed;
 8005842:	b910      	cbnz	r0, 800584a <usartWrite+0x32>
 8005844:	2303      	movs	r3, #3
 8005846:	f885 30d4 	strb.w	r3, [r5, #212]	; 0xd4
 800584a:	bd70      	pop	{r4, r5, r6, pc}
	if(Status == HAL_BUSY) instance->TxStatus = InProcess;
 800584c:	2302      	movs	r3, #2
 800584e:	f885 30d4 	strb.w	r3, [r5, #212]	; 0xd4
 8005852:	bd70      	pop	{r4, r5, r6, pc}
		instance->TxStatus = TimeOut;
 8005854:	2304      	movs	r3, #4
 8005856:	f885 30d4 	strb.w	r3, [r5, #212]	; 0xd4
		__HAL_UNLOCK(instance->huart);
 800585a:	682b      	ldr	r3, [r5, #0]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		instance->huart->gState = HAL_UART_STATE_READY;
 8005862:	682b      	ldr	r3, [r5, #0]
 8005864:	2220      	movs	r2, #32
 8005866:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		throwException("THL_Usart.c: usartWrite() | TimeOut");
 800586a:	4805      	ldr	r0, [pc, #20]	; (8005880 <usartWrite+0x68>)
 800586c:	f000 f822 	bl	80058b4 <throwException>
 8005870:	bd70      	pop	{r4, r5, r6, pc}
		instance->TxStatus = Error;
 8005872:	2305      	movs	r3, #5
 8005874:	f885 30d4 	strb.w	r3, [r5, #212]	; 0xd4
		throwException("THL_Usart.c: usartWrite() | Error");
 8005878:	4802      	ldr	r0, [pc, #8]	; (8005884 <usartWrite+0x6c>)
 800587a:	f000 f81b 	bl	80058b4 <throwException>
 800587e:	bd70      	pop	{r4, r5, r6, pc}
 8005880:	080087a4 	.word	0x080087a4
 8005884:	080087c8 	.word	0x080087c8

08005888 <printf_u>:

void print(USART* instance, Format_Param) {
	formatStrings(instance->TxBuffer);
	usartWrite(instance);
}
void printf_u(Format_Param) {
 8005888:	b40f      	push	{r0, r1, r2, r3}
 800588a:	b510      	push	{r4, lr}
 800588c:	b082      	sub	sp, #8
 800588e:	aa04      	add	r2, sp, #16
 8005890:	f852 1b04 	ldr.w	r1, [r2], #4
	formatStrings(DefaultUSART.TxBuffer);
 8005894:	9201      	str	r2, [sp, #4]
 8005896:	4c06      	ldr	r4, [pc, #24]	; (80058b0 <printf_u+0x28>)
 8005898:	4620      	mov	r0, r4
 800589a:	f000 f889 	bl	80059b0 <vsprintf>
	usartWrite(&DefaultUSART);
 800589e:	1f20      	subs	r0, r4, #4
 80058a0:	f7ff ffba 	bl	8005818 <usartWrite>
}
 80058a4:	b002      	add	sp, #8
 80058a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058aa:	b004      	add	sp, #16
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	2000100c 	.word	0x2000100c

080058b4 <throwException>:

/*==========================Exception Handling==============================*/
__weak void Exception_Handler(const char* str) {
	UNUSED(str);
}
void throwException(const char* str) {
 80058b4:	b508      	push	{r3, lr}
	Exception_Handler(str);
 80058b6:	f7ff fc31 	bl	800511c <Exception_Handler>
 80058ba:	bd08      	pop	{r3, pc}

080058bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80058bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80058f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80058c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80058c2:	e003      	b.n	80058cc <LoopCopyDataInit>

080058c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80058c4:	4b0c      	ldr	r3, [pc, #48]	; (80058f8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80058c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80058c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80058ca:	3104      	adds	r1, #4

080058cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80058cc:	480b      	ldr	r0, [pc, #44]	; (80058fc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80058ce:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80058d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80058d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80058d4:	d3f6      	bcc.n	80058c4 <CopyDataInit>
  ldr  r2, =_sbss
 80058d6:	4a0b      	ldr	r2, [pc, #44]	; (8005904 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80058d8:	e002      	b.n	80058e0 <LoopFillZerobss>

080058da <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80058da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80058dc:	f842 3b04 	str.w	r3, [r2], #4

080058e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80058e0:	4b09      	ldr	r3, [pc, #36]	; (8005908 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80058e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80058e4:	d3f9      	bcc.n	80058da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80058e6:	f7ff fb91 	bl	800500c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80058ea:	f000 f811 	bl	8005910 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80058ee:	f7fe ff23 	bl	8004738 <main>
  bx  lr    
 80058f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80058f4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80058f8:	08008ac8 	.word	0x08008ac8
  ldr  r0, =_sdata
 80058fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005900:	2000067c 	.word	0x2000067c
  ldr  r2, =_sbss
 8005904:	20000680 	.word	0x20000680
  ldr  r3, = _ebss
 8005908:	20001140 	.word	0x20001140

0800590c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800590c:	e7fe      	b.n	800590c <CAN1_RX0_IRQHandler>
	...

08005910 <__libc_init_array>:
 8005910:	b570      	push	{r4, r5, r6, lr}
 8005912:	4e0d      	ldr	r6, [pc, #52]	; (8005948 <__libc_init_array+0x38>)
 8005914:	4c0d      	ldr	r4, [pc, #52]	; (800594c <__libc_init_array+0x3c>)
 8005916:	1ba4      	subs	r4, r4, r6
 8005918:	10a4      	asrs	r4, r4, #2
 800591a:	2500      	movs	r5, #0
 800591c:	42a5      	cmp	r5, r4
 800591e:	d109      	bne.n	8005934 <__libc_init_array+0x24>
 8005920:	4e0b      	ldr	r6, [pc, #44]	; (8005950 <__libc_init_array+0x40>)
 8005922:	4c0c      	ldr	r4, [pc, #48]	; (8005954 <__libc_init_array+0x44>)
 8005924:	f002 ff10 	bl	8008748 <_init>
 8005928:	1ba4      	subs	r4, r4, r6
 800592a:	10a4      	asrs	r4, r4, #2
 800592c:	2500      	movs	r5, #0
 800592e:	42a5      	cmp	r5, r4
 8005930:	d105      	bne.n	800593e <__libc_init_array+0x2e>
 8005932:	bd70      	pop	{r4, r5, r6, pc}
 8005934:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005938:	4798      	blx	r3
 800593a:	3501      	adds	r5, #1
 800593c:	e7ee      	b.n	800591c <__libc_init_array+0xc>
 800593e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005942:	4798      	blx	r3
 8005944:	3501      	adds	r5, #1
 8005946:	e7f2      	b.n	800592e <__libc_init_array+0x1e>
 8005948:	08008ac0 	.word	0x08008ac0
 800594c:	08008ac0 	.word	0x08008ac0
 8005950:	08008ac0 	.word	0x08008ac0
 8005954:	08008ac4 	.word	0x08008ac4

08005958 <memcpy>:
 8005958:	b510      	push	{r4, lr}
 800595a:	1e43      	subs	r3, r0, #1
 800595c:	440a      	add	r2, r1
 800595e:	4291      	cmp	r1, r2
 8005960:	d100      	bne.n	8005964 <memcpy+0xc>
 8005962:	bd10      	pop	{r4, pc}
 8005964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005968:	f803 4f01 	strb.w	r4, [r3, #1]!
 800596c:	e7f7      	b.n	800595e <memcpy+0x6>

0800596e <memset>:
 800596e:	4402      	add	r2, r0
 8005970:	4603      	mov	r3, r0
 8005972:	4293      	cmp	r3, r2
 8005974:	d100      	bne.n	8005978 <memset+0xa>
 8005976:	4770      	bx	lr
 8005978:	f803 1b01 	strb.w	r1, [r3], #1
 800597c:	e7f9      	b.n	8005972 <memset+0x4>

0800597e <_vsprintf_r>:
 800597e:	b510      	push	{r4, lr}
 8005980:	b09a      	sub	sp, #104	; 0x68
 8005982:	f44f 7402 	mov.w	r4, #520	; 0x208
 8005986:	9100      	str	r1, [sp, #0]
 8005988:	9104      	str	r1, [sp, #16]
 800598a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800598e:	9102      	str	r1, [sp, #8]
 8005990:	9105      	str	r1, [sp, #20]
 8005992:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005996:	f8ad 100e 	strh.w	r1, [sp, #14]
 800599a:	4669      	mov	r1, sp
 800599c:	f8ad 400c 	strh.w	r4, [sp, #12]
 80059a0:	f000 f812 	bl	80059c8 <_svfprintf_r>
 80059a4:	9b00      	ldr	r3, [sp, #0]
 80059a6:	2200      	movs	r2, #0
 80059a8:	701a      	strb	r2, [r3, #0]
 80059aa:	b01a      	add	sp, #104	; 0x68
 80059ac:	bd10      	pop	{r4, pc}
	...

080059b0 <vsprintf>:
 80059b0:	4613      	mov	r3, r2
 80059b2:	460a      	mov	r2, r1
 80059b4:	4601      	mov	r1, r0
 80059b6:	4802      	ldr	r0, [pc, #8]	; (80059c0 <vsprintf+0x10>)
 80059b8:	6800      	ldr	r0, [r0, #0]
 80059ba:	f7ff bfe0 	b.w	800597e <_vsprintf_r>
 80059be:	bf00      	nop
 80059c0:	2000000c 	.word	0x2000000c
 80059c4:	00000000 	.word	0x00000000

080059c8 <_svfprintf_r>:
 80059c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059cc:	b0bd      	sub	sp, #244	; 0xf4
 80059ce:	468a      	mov	sl, r1
 80059d0:	4615      	mov	r5, r2
 80059d2:	461f      	mov	r7, r3
 80059d4:	4683      	mov	fp, r0
 80059d6:	f001 fe25 	bl	8007624 <_localeconv_r>
 80059da:	6803      	ldr	r3, [r0, #0]
 80059dc:	930d      	str	r3, [sp, #52]	; 0x34
 80059de:	4618      	mov	r0, r3
 80059e0:	f7fa fc16 	bl	8000210 <strlen>
 80059e4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80059e8:	9008      	str	r0, [sp, #32]
 80059ea:	061b      	lsls	r3, r3, #24
 80059ec:	d518      	bpl.n	8005a20 <_svfprintf_r+0x58>
 80059ee:	f8da 3010 	ldr.w	r3, [sl, #16]
 80059f2:	b9ab      	cbnz	r3, 8005a20 <_svfprintf_r+0x58>
 80059f4:	2140      	movs	r1, #64	; 0x40
 80059f6:	4658      	mov	r0, fp
 80059f8:	f001 fe2a 	bl	8007650 <_malloc_r>
 80059fc:	f8ca 0000 	str.w	r0, [sl]
 8005a00:	f8ca 0010 	str.w	r0, [sl, #16]
 8005a04:	b948      	cbnz	r0, 8005a1a <_svfprintf_r+0x52>
 8005a06:	230c      	movs	r3, #12
 8005a08:	f8cb 3000 	str.w	r3, [fp]
 8005a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a10:	9309      	str	r3, [sp, #36]	; 0x24
 8005a12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a14:	b03d      	add	sp, #244	; 0xf4
 8005a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a1a:	2340      	movs	r3, #64	; 0x40
 8005a1c:	f8ca 3014 	str.w	r3, [sl, #20]
 8005a20:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8005c88 <_svfprintf_r+0x2c0>
 8005a24:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005a28:	2300      	movs	r3, #0
 8005a2a:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a2c:	941f      	str	r4, [sp, #124]	; 0x7c
 8005a2e:	9321      	str	r3, [sp, #132]	; 0x84
 8005a30:	9320      	str	r3, [sp, #128]	; 0x80
 8005a32:	9505      	str	r5, [sp, #20]
 8005a34:	9303      	str	r3, [sp, #12]
 8005a36:	9311      	str	r3, [sp, #68]	; 0x44
 8005a38:	9310      	str	r3, [sp, #64]	; 0x40
 8005a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a3c:	9d05      	ldr	r5, [sp, #20]
 8005a3e:	462b      	mov	r3, r5
 8005a40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a44:	b112      	cbz	r2, 8005a4c <_svfprintf_r+0x84>
 8005a46:	2a25      	cmp	r2, #37	; 0x25
 8005a48:	f040 8083 	bne.w	8005b52 <_svfprintf_r+0x18a>
 8005a4c:	9b05      	ldr	r3, [sp, #20]
 8005a4e:	1aee      	subs	r6, r5, r3
 8005a50:	d00d      	beq.n	8005a6e <_svfprintf_r+0xa6>
 8005a52:	e884 0048 	stmia.w	r4, {r3, r6}
 8005a56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a58:	4433      	add	r3, r6
 8005a5a:	9321      	str	r3, [sp, #132]	; 0x84
 8005a5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005a5e:	3301      	adds	r3, #1
 8005a60:	2b07      	cmp	r3, #7
 8005a62:	9320      	str	r3, [sp, #128]	; 0x80
 8005a64:	dc77      	bgt.n	8005b56 <_svfprintf_r+0x18e>
 8005a66:	3408      	adds	r4, #8
 8005a68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a6a:	4433      	add	r3, r6
 8005a6c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a6e:	782b      	ldrb	r3, [r5, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 8729 	beq.w	80068c8 <_svfprintf_r+0xf00>
 8005a76:	2300      	movs	r3, #0
 8005a78:	1c69      	adds	r1, r5, #1
 8005a7a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005a7e:	461a      	mov	r2, r3
 8005a80:	f04f 39ff 	mov.w	r9, #4294967295
 8005a84:	930a      	str	r3, [sp, #40]	; 0x28
 8005a86:	461d      	mov	r5, r3
 8005a88:	200a      	movs	r0, #10
 8005a8a:	1c4e      	adds	r6, r1, #1
 8005a8c:	7809      	ldrb	r1, [r1, #0]
 8005a8e:	9605      	str	r6, [sp, #20]
 8005a90:	9102      	str	r1, [sp, #8]
 8005a92:	9902      	ldr	r1, [sp, #8]
 8005a94:	3920      	subs	r1, #32
 8005a96:	2958      	cmp	r1, #88	; 0x58
 8005a98:	f200 8418 	bhi.w	80062cc <_svfprintf_r+0x904>
 8005a9c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005aa0:	041600a6 	.word	0x041600a6
 8005aa4:	00ab0416 	.word	0x00ab0416
 8005aa8:	04160416 	.word	0x04160416
 8005aac:	04160416 	.word	0x04160416
 8005ab0:	04160416 	.word	0x04160416
 8005ab4:	006500ae 	.word	0x006500ae
 8005ab8:	00b70416 	.word	0x00b70416
 8005abc:	041600ba 	.word	0x041600ba
 8005ac0:	00da00d7 	.word	0x00da00d7
 8005ac4:	00da00da 	.word	0x00da00da
 8005ac8:	00da00da 	.word	0x00da00da
 8005acc:	00da00da 	.word	0x00da00da
 8005ad0:	00da00da 	.word	0x00da00da
 8005ad4:	04160416 	.word	0x04160416
 8005ad8:	04160416 	.word	0x04160416
 8005adc:	04160416 	.word	0x04160416
 8005ae0:	04160416 	.word	0x04160416
 8005ae4:	04160416 	.word	0x04160416
 8005ae8:	012b0115 	.word	0x012b0115
 8005aec:	012b0416 	.word	0x012b0416
 8005af0:	04160416 	.word	0x04160416
 8005af4:	04160416 	.word	0x04160416
 8005af8:	041600ed 	.word	0x041600ed
 8005afc:	03400416 	.word	0x03400416
 8005b00:	04160416 	.word	0x04160416
 8005b04:	04160416 	.word	0x04160416
 8005b08:	03a80416 	.word	0x03a80416
 8005b0c:	04160416 	.word	0x04160416
 8005b10:	04160086 	.word	0x04160086
 8005b14:	04160416 	.word	0x04160416
 8005b18:	04160416 	.word	0x04160416
 8005b1c:	04160416 	.word	0x04160416
 8005b20:	04160416 	.word	0x04160416
 8005b24:	01070416 	.word	0x01070416
 8005b28:	012b006b 	.word	0x012b006b
 8005b2c:	012b012b 	.word	0x012b012b
 8005b30:	006b00f0 	.word	0x006b00f0
 8005b34:	04160416 	.word	0x04160416
 8005b38:	041600fa 	.word	0x041600fa
 8005b3c:	03420322 	.word	0x03420322
 8005b40:	01010376 	.word	0x01010376
 8005b44:	03870416 	.word	0x03870416
 8005b48:	03aa0416 	.word	0x03aa0416
 8005b4c:	04160416 	.word	0x04160416
 8005b50:	03c2      	.short	0x03c2
 8005b52:	461d      	mov	r5, r3
 8005b54:	e773      	b.n	8005a3e <_svfprintf_r+0x76>
 8005b56:	aa1f      	add	r2, sp, #124	; 0x7c
 8005b58:	4651      	mov	r1, sl
 8005b5a:	4658      	mov	r0, fp
 8005b5c:	f002 fa84 	bl	8008068 <__ssprint_r>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	f040 8692 	bne.w	800688a <_svfprintf_r+0xec2>
 8005b66:	ac2c      	add	r4, sp, #176	; 0xb0
 8005b68:	e77e      	b.n	8005a68 <_svfprintf_r+0xa0>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	222b      	movs	r2, #43	; 0x2b
 8005b6e:	9905      	ldr	r1, [sp, #20]
 8005b70:	e78b      	b.n	8005a8a <_svfprintf_r+0xc2>
 8005b72:	460f      	mov	r7, r1
 8005b74:	e7fb      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005b76:	b10b      	cbz	r3, 8005b7c <_svfprintf_r+0x1b4>
 8005b78:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005b7c:	06ae      	lsls	r6, r5, #26
 8005b7e:	f140 80aa 	bpl.w	8005cd6 <_svfprintf_r+0x30e>
 8005b82:	3707      	adds	r7, #7
 8005b84:	f027 0707 	bic.w	r7, r7, #7
 8005b88:	f107 0308 	add.w	r3, r7, #8
 8005b8c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005b90:	9304      	str	r3, [sp, #16]
 8005b92:	2e00      	cmp	r6, #0
 8005b94:	f177 0300 	sbcs.w	r3, r7, #0
 8005b98:	da06      	bge.n	8005ba8 <_svfprintf_r+0x1e0>
 8005b9a:	4276      	negs	r6, r6
 8005b9c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8005ba0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005ba4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e2ca      	b.n	8006142 <_svfprintf_r+0x77a>
 8005bac:	b10b      	cbz	r3, 8005bb2 <_svfprintf_r+0x1ea>
 8005bae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005bb2:	4b37      	ldr	r3, [pc, #220]	; (8005c90 <_svfprintf_r+0x2c8>)
 8005bb4:	9311      	str	r3, [sp, #68]	; 0x44
 8005bb6:	06ab      	lsls	r3, r5, #26
 8005bb8:	f140 8339 	bpl.w	800622e <_svfprintf_r+0x866>
 8005bbc:	3707      	adds	r7, #7
 8005bbe:	f027 0707 	bic.w	r7, r7, #7
 8005bc2:	f107 0308 	add.w	r3, r7, #8
 8005bc6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005bca:	9304      	str	r3, [sp, #16]
 8005bcc:	07e8      	lsls	r0, r5, #31
 8005bce:	d50b      	bpl.n	8005be8 <_svfprintf_r+0x220>
 8005bd0:	ea56 0307 	orrs.w	r3, r6, r7
 8005bd4:	d008      	beq.n	8005be8 <_svfprintf_r+0x220>
 8005bd6:	2330      	movs	r3, #48	; 0x30
 8005bd8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005bdc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005be0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8005be4:	f045 0502 	orr.w	r5, r5, #2
 8005be8:	2302      	movs	r3, #2
 8005bea:	e2a7      	b.n	800613c <_svfprintf_r+0x774>
 8005bec:	2a00      	cmp	r2, #0
 8005bee:	d1be      	bne.n	8005b6e <_svfprintf_r+0x1a6>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	e7bb      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005bf6:	f045 0501 	orr.w	r5, r5, #1
 8005bfa:	e7b8      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005bfc:	683e      	ldr	r6, [r7, #0]
 8005bfe:	960a      	str	r6, [sp, #40]	; 0x28
 8005c00:	2e00      	cmp	r6, #0
 8005c02:	f107 0104 	add.w	r1, r7, #4
 8005c06:	dab4      	bge.n	8005b72 <_svfprintf_r+0x1aa>
 8005c08:	4276      	negs	r6, r6
 8005c0a:	960a      	str	r6, [sp, #40]	; 0x28
 8005c0c:	460f      	mov	r7, r1
 8005c0e:	f045 0504 	orr.w	r5, r5, #4
 8005c12:	e7ac      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005c14:	9905      	ldr	r1, [sp, #20]
 8005c16:	1c4e      	adds	r6, r1, #1
 8005c18:	7809      	ldrb	r1, [r1, #0]
 8005c1a:	9102      	str	r1, [sp, #8]
 8005c1c:	292a      	cmp	r1, #42	; 0x2a
 8005c1e:	d010      	beq.n	8005c42 <_svfprintf_r+0x27a>
 8005c20:	f04f 0900 	mov.w	r9, #0
 8005c24:	9605      	str	r6, [sp, #20]
 8005c26:	9902      	ldr	r1, [sp, #8]
 8005c28:	3930      	subs	r1, #48	; 0x30
 8005c2a:	2909      	cmp	r1, #9
 8005c2c:	f63f af31 	bhi.w	8005a92 <_svfprintf_r+0xca>
 8005c30:	fb00 1909 	mla	r9, r0, r9, r1
 8005c34:	9905      	ldr	r1, [sp, #20]
 8005c36:	460e      	mov	r6, r1
 8005c38:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005c3c:	9102      	str	r1, [sp, #8]
 8005c3e:	9605      	str	r6, [sp, #20]
 8005c40:	e7f1      	b.n	8005c26 <_svfprintf_r+0x25e>
 8005c42:	6839      	ldr	r1, [r7, #0]
 8005c44:	9605      	str	r6, [sp, #20]
 8005c46:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 8005c4a:	3704      	adds	r7, #4
 8005c4c:	e78f      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005c4e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005c52:	e78c      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005c54:	2100      	movs	r1, #0
 8005c56:	910a      	str	r1, [sp, #40]	; 0x28
 8005c58:	9902      	ldr	r1, [sp, #8]
 8005c5a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005c5c:	3930      	subs	r1, #48	; 0x30
 8005c5e:	fb00 1106 	mla	r1, r0, r6, r1
 8005c62:	910a      	str	r1, [sp, #40]	; 0x28
 8005c64:	9905      	ldr	r1, [sp, #20]
 8005c66:	460e      	mov	r6, r1
 8005c68:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005c6c:	9102      	str	r1, [sp, #8]
 8005c6e:	9902      	ldr	r1, [sp, #8]
 8005c70:	9605      	str	r6, [sp, #20]
 8005c72:	3930      	subs	r1, #48	; 0x30
 8005c74:	2909      	cmp	r1, #9
 8005c76:	d9ef      	bls.n	8005c58 <_svfprintf_r+0x290>
 8005c78:	e70b      	b.n	8005a92 <_svfprintf_r+0xca>
 8005c7a:	f045 0508 	orr.w	r5, r5, #8
 8005c7e:	e776      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005c80:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8005c84:	e773      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005c86:	bf00      	nop
	...
 8005c90:	080087fc 	.word	0x080087fc
 8005c94:	9905      	ldr	r1, [sp, #20]
 8005c96:	7809      	ldrb	r1, [r1, #0]
 8005c98:	296c      	cmp	r1, #108	; 0x6c
 8005c9a:	d105      	bne.n	8005ca8 <_svfprintf_r+0x2e0>
 8005c9c:	9905      	ldr	r1, [sp, #20]
 8005c9e:	3101      	adds	r1, #1
 8005ca0:	9105      	str	r1, [sp, #20]
 8005ca2:	f045 0520 	orr.w	r5, r5, #32
 8005ca6:	e762      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005ca8:	f045 0510 	orr.w	r5, r5, #16
 8005cac:	e75f      	b.n	8005b6e <_svfprintf_r+0x1a6>
 8005cae:	1d3b      	adds	r3, r7, #4
 8005cb0:	9304      	str	r3, [sp, #16]
 8005cb2:	2600      	movs	r6, #0
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005cba:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005cbe:	f04f 0901 	mov.w	r9, #1
 8005cc2:	4637      	mov	r7, r6
 8005cc4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8005cc8:	e11b      	b.n	8005f02 <_svfprintf_r+0x53a>
 8005cca:	b10b      	cbz	r3, 8005cd0 <_svfprintf_r+0x308>
 8005ccc:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005cd0:	f045 0510 	orr.w	r5, r5, #16
 8005cd4:	e752      	b.n	8005b7c <_svfprintf_r+0x1b4>
 8005cd6:	f015 0f10 	tst.w	r5, #16
 8005cda:	f107 0304 	add.w	r3, r7, #4
 8005cde:	d003      	beq.n	8005ce8 <_svfprintf_r+0x320>
 8005ce0:	683e      	ldr	r6, [r7, #0]
 8005ce2:	9304      	str	r3, [sp, #16]
 8005ce4:	17f7      	asrs	r7, r6, #31
 8005ce6:	e754      	b.n	8005b92 <_svfprintf_r+0x1ca>
 8005ce8:	683e      	ldr	r6, [r7, #0]
 8005cea:	9304      	str	r3, [sp, #16]
 8005cec:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005cf0:	bf18      	it	ne
 8005cf2:	b236      	sxthne	r6, r6
 8005cf4:	e7f6      	b.n	8005ce4 <_svfprintf_r+0x31c>
 8005cf6:	b10b      	cbz	r3, 8005cfc <_svfprintf_r+0x334>
 8005cf8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005cfc:	3707      	adds	r7, #7
 8005cfe:	f027 0707 	bic.w	r7, r7, #7
 8005d02:	f107 0308 	add.w	r3, r7, #8
 8005d06:	9304      	str	r3, [sp, #16]
 8005d08:	ed97 7b00 	vldr	d7, [r7]
 8005d0c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005d10:	9b06      	ldr	r3, [sp, #24]
 8005d12:	9312      	str	r3, [sp, #72]	; 0x48
 8005d14:	9b07      	ldr	r3, [sp, #28]
 8005d16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d1a:	9313      	str	r3, [sp, #76]	; 0x4c
 8005d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d20:	4b4a      	ldr	r3, [pc, #296]	; (8005e4c <_svfprintf_r+0x484>)
 8005d22:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005d26:	f7fa ff1d 	bl	8000b64 <__aeabi_dcmpun>
 8005d2a:	2800      	cmp	r0, #0
 8005d2c:	f040 85d5 	bne.w	80068da <_svfprintf_r+0xf12>
 8005d30:	f04f 32ff 	mov.w	r2, #4294967295
 8005d34:	4b45      	ldr	r3, [pc, #276]	; (8005e4c <_svfprintf_r+0x484>)
 8005d36:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005d3a:	f7fa fef5 	bl	8000b28 <__aeabi_dcmple>
 8005d3e:	2800      	cmp	r0, #0
 8005d40:	f040 85cb 	bne.w	80068da <_svfprintf_r+0xf12>
 8005d44:	2200      	movs	r2, #0
 8005d46:	2300      	movs	r3, #0
 8005d48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d4c:	f7fa fee2 	bl	8000b14 <__aeabi_dcmplt>
 8005d50:	b110      	cbz	r0, 8005d58 <_svfprintf_r+0x390>
 8005d52:	232d      	movs	r3, #45	; 0x2d
 8005d54:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005d58:	4b3d      	ldr	r3, [pc, #244]	; (8005e50 <_svfprintf_r+0x488>)
 8005d5a:	4a3e      	ldr	r2, [pc, #248]	; (8005e54 <_svfprintf_r+0x48c>)
 8005d5c:	9902      	ldr	r1, [sp, #8]
 8005d5e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8005d62:	2947      	cmp	r1, #71	; 0x47
 8005d64:	bfcc      	ite	gt
 8005d66:	4690      	movgt	r8, r2
 8005d68:	4698      	movle	r8, r3
 8005d6a:	f04f 0903 	mov.w	r9, #3
 8005d6e:	2600      	movs	r6, #0
 8005d70:	4637      	mov	r7, r6
 8005d72:	e0c6      	b.n	8005f02 <_svfprintf_r+0x53a>
 8005d74:	f1b9 3fff 	cmp.w	r9, #4294967295
 8005d78:	d022      	beq.n	8005dc0 <_svfprintf_r+0x3f8>
 8005d7a:	9b02      	ldr	r3, [sp, #8]
 8005d7c:	f023 0320 	bic.w	r3, r3, #32
 8005d80:	2b47      	cmp	r3, #71	; 0x47
 8005d82:	d104      	bne.n	8005d8e <_svfprintf_r+0x3c6>
 8005d84:	f1b9 0f00 	cmp.w	r9, #0
 8005d88:	bf08      	it	eq
 8005d8a:	f04f 0901 	moveq.w	r9, #1
 8005d8e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8005d92:	930c      	str	r3, [sp, #48]	; 0x30
 8005d94:	9b07      	ldr	r3, [sp, #28]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	da15      	bge.n	8005dc6 <_svfprintf_r+0x3fe>
 8005d9a:	9b06      	ldr	r3, [sp, #24]
 8005d9c:	930e      	str	r3, [sp, #56]	; 0x38
 8005d9e:	9b07      	ldr	r3, [sp, #28]
 8005da0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005da4:	930f      	str	r3, [sp, #60]	; 0x3c
 8005da6:	232d      	movs	r3, #45	; 0x2d
 8005da8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005daa:	9b02      	ldr	r3, [sp, #8]
 8005dac:	f023 0720 	bic.w	r7, r3, #32
 8005db0:	2f46      	cmp	r7, #70	; 0x46
 8005db2:	d00e      	beq.n	8005dd2 <_svfprintf_r+0x40a>
 8005db4:	2f45      	cmp	r7, #69	; 0x45
 8005db6:	d146      	bne.n	8005e46 <_svfprintf_r+0x47e>
 8005db8:	f109 0601 	add.w	r6, r9, #1
 8005dbc:	2102      	movs	r1, #2
 8005dbe:	e00a      	b.n	8005dd6 <_svfprintf_r+0x40e>
 8005dc0:	f04f 0906 	mov.w	r9, #6
 8005dc4:	e7e3      	b.n	8005d8e <_svfprintf_r+0x3c6>
 8005dc6:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005dca:	2300      	movs	r3, #0
 8005dcc:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8005dd0:	e7ea      	b.n	8005da8 <_svfprintf_r+0x3e0>
 8005dd2:	464e      	mov	r6, r9
 8005dd4:	2103      	movs	r1, #3
 8005dd6:	ab1d      	add	r3, sp, #116	; 0x74
 8005dd8:	9301      	str	r3, [sp, #4]
 8005dda:	ab1a      	add	r3, sp, #104	; 0x68
 8005ddc:	9300      	str	r3, [sp, #0]
 8005dde:	4632      	mov	r2, r6
 8005de0:	ab19      	add	r3, sp, #100	; 0x64
 8005de2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8005de6:	4658      	mov	r0, fp
 8005de8:	f000 fe4e 	bl	8006a88 <_dtoa_r>
 8005dec:	2f47      	cmp	r7, #71	; 0x47
 8005dee:	4680      	mov	r8, r0
 8005df0:	d102      	bne.n	8005df8 <_svfprintf_r+0x430>
 8005df2:	07e8      	lsls	r0, r5, #31
 8005df4:	f140 857e 	bpl.w	80068f4 <_svfprintf_r+0xf2c>
 8005df8:	eb08 0306 	add.w	r3, r8, r6
 8005dfc:	2f46      	cmp	r7, #70	; 0x46
 8005dfe:	9303      	str	r3, [sp, #12]
 8005e00:	d111      	bne.n	8005e26 <_svfprintf_r+0x45e>
 8005e02:	f898 3000 	ldrb.w	r3, [r8]
 8005e06:	2b30      	cmp	r3, #48	; 0x30
 8005e08:	d109      	bne.n	8005e1e <_svfprintf_r+0x456>
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005e12:	f7fa fe75 	bl	8000b00 <__aeabi_dcmpeq>
 8005e16:	b910      	cbnz	r0, 8005e1e <_svfprintf_r+0x456>
 8005e18:	f1c6 0601 	rsb	r6, r6, #1
 8005e1c:	9619      	str	r6, [sp, #100]	; 0x64
 8005e1e:	9a03      	ldr	r2, [sp, #12]
 8005e20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005e22:	441a      	add	r2, r3
 8005e24:	9203      	str	r2, [sp, #12]
 8005e26:	2200      	movs	r2, #0
 8005e28:	2300      	movs	r3, #0
 8005e2a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005e2e:	f7fa fe67 	bl	8000b00 <__aeabi_dcmpeq>
 8005e32:	b988      	cbnz	r0, 8005e58 <_svfprintf_r+0x490>
 8005e34:	2230      	movs	r2, #48	; 0x30
 8005e36:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005e38:	9903      	ldr	r1, [sp, #12]
 8005e3a:	4299      	cmp	r1, r3
 8005e3c:	d90e      	bls.n	8005e5c <_svfprintf_r+0x494>
 8005e3e:	1c59      	adds	r1, r3, #1
 8005e40:	911d      	str	r1, [sp, #116]	; 0x74
 8005e42:	701a      	strb	r2, [r3, #0]
 8005e44:	e7f7      	b.n	8005e36 <_svfprintf_r+0x46e>
 8005e46:	464e      	mov	r6, r9
 8005e48:	e7b8      	b.n	8005dbc <_svfprintf_r+0x3f4>
 8005e4a:	bf00      	nop
 8005e4c:	7fefffff 	.word	0x7fefffff
 8005e50:	080087ec 	.word	0x080087ec
 8005e54:	080087f0 	.word	0x080087f0
 8005e58:	9b03      	ldr	r3, [sp, #12]
 8005e5a:	931d      	str	r3, [sp, #116]	; 0x74
 8005e5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005e5e:	2f47      	cmp	r7, #71	; 0x47
 8005e60:	eba3 0308 	sub.w	r3, r3, r8
 8005e64:	9303      	str	r3, [sp, #12]
 8005e66:	f040 80fa 	bne.w	800605e <_svfprintf_r+0x696>
 8005e6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005e6c:	1cd9      	adds	r1, r3, #3
 8005e6e:	db02      	blt.n	8005e76 <_svfprintf_r+0x4ae>
 8005e70:	4599      	cmp	r9, r3
 8005e72:	f280 8120 	bge.w	80060b6 <_svfprintf_r+0x6ee>
 8005e76:	9b02      	ldr	r3, [sp, #8]
 8005e78:	3b02      	subs	r3, #2
 8005e7a:	9302      	str	r3, [sp, #8]
 8005e7c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005e7e:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8005e82:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8005e86:	1e53      	subs	r3, r2, #1
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	9319      	str	r3, [sp, #100]	; 0x64
 8005e8c:	bfb6      	itet	lt
 8005e8e:	f1c2 0301 	rsblt	r3, r2, #1
 8005e92:	222b      	movge	r2, #43	; 0x2b
 8005e94:	222d      	movlt	r2, #45	; 0x2d
 8005e96:	2b09      	cmp	r3, #9
 8005e98:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8005e9c:	f340 80fb 	ble.w	8006096 <_svfprintf_r+0x6ce>
 8005ea0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8005ea4:	260a      	movs	r6, #10
 8005ea6:	fb93 f0f6 	sdiv	r0, r3, r6
 8005eaa:	fb06 3310 	mls	r3, r6, r0, r3
 8005eae:	3330      	adds	r3, #48	; 0x30
 8005eb0:	2809      	cmp	r0, #9
 8005eb2:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005eb6:	f102 31ff 	add.w	r1, r2, #4294967295
 8005eba:	4603      	mov	r3, r0
 8005ebc:	f300 80e4 	bgt.w	8006088 <_svfprintf_r+0x6c0>
 8005ec0:	3330      	adds	r3, #48	; 0x30
 8005ec2:	f801 3c01 	strb.w	r3, [r1, #-1]
 8005ec6:	3a02      	subs	r2, #2
 8005ec8:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8005ecc:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8005ed0:	4282      	cmp	r2, r0
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	f0c0 80da 	bcc.w	800608c <_svfprintf_r+0x6c4>
 8005ed8:	9a03      	ldr	r2, [sp, #12]
 8005eda:	ab1b      	add	r3, sp, #108	; 0x6c
 8005edc:	1acb      	subs	r3, r1, r3
 8005ede:	2a01      	cmp	r2, #1
 8005ee0:	9310      	str	r3, [sp, #64]	; 0x40
 8005ee2:	eb03 0902 	add.w	r9, r3, r2
 8005ee6:	dc02      	bgt.n	8005eee <_svfprintf_r+0x526>
 8005ee8:	f015 0701 	ands.w	r7, r5, #1
 8005eec:	d002      	beq.n	8005ef4 <_svfprintf_r+0x52c>
 8005eee:	9b08      	ldr	r3, [sp, #32]
 8005ef0:	2700      	movs	r7, #0
 8005ef2:	4499      	add	r9, r3
 8005ef4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ef6:	b113      	cbz	r3, 8005efe <_svfprintf_r+0x536>
 8005ef8:	232d      	movs	r3, #45	; 0x2d
 8005efa:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005efe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f00:	2600      	movs	r6, #0
 8005f02:	454e      	cmp	r6, r9
 8005f04:	4633      	mov	r3, r6
 8005f06:	bfb8      	it	lt
 8005f08:	464b      	movlt	r3, r9
 8005f0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f0c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8005f10:	b113      	cbz	r3, 8005f18 <_svfprintf_r+0x550>
 8005f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f14:	3301      	adds	r3, #1
 8005f16:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f18:	f015 0302 	ands.w	r3, r5, #2
 8005f1c:	9314      	str	r3, [sp, #80]	; 0x50
 8005f1e:	bf1e      	ittt	ne
 8005f20:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8005f22:	3302      	addne	r3, #2
 8005f24:	930b      	strne	r3, [sp, #44]	; 0x2c
 8005f26:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8005f2a:	9315      	str	r3, [sp, #84]	; 0x54
 8005f2c:	d118      	bne.n	8005f60 <_svfprintf_r+0x598>
 8005f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005f32:	1a9b      	subs	r3, r3, r2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	930c      	str	r3, [sp, #48]	; 0x30
 8005f38:	dd12      	ble.n	8005f60 <_svfprintf_r+0x598>
 8005f3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f3c:	2b10      	cmp	r3, #16
 8005f3e:	4ba9      	ldr	r3, [pc, #676]	; (80061e4 <_svfprintf_r+0x81c>)
 8005f40:	6023      	str	r3, [r4, #0]
 8005f42:	f300 81d5 	bgt.w	80062f0 <_svfprintf_r+0x928>
 8005f46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f48:	6063      	str	r3, [r4, #4]
 8005f4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f4e:	4413      	add	r3, r2
 8005f50:	9321      	str	r3, [sp, #132]	; 0x84
 8005f52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f54:	3301      	adds	r3, #1
 8005f56:	2b07      	cmp	r3, #7
 8005f58:	9320      	str	r3, [sp, #128]	; 0x80
 8005f5a:	f300 81e2 	bgt.w	8006322 <_svfprintf_r+0x95a>
 8005f5e:	3408      	adds	r4, #8
 8005f60:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8005f64:	b173      	cbz	r3, 8005f84 <_svfprintf_r+0x5bc>
 8005f66:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8005f6a:	6023      	str	r3, [r4, #0]
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	6063      	str	r3, [r4, #4]
 8005f70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f72:	3301      	adds	r3, #1
 8005f74:	9321      	str	r3, [sp, #132]	; 0x84
 8005f76:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f78:	3301      	adds	r3, #1
 8005f7a:	2b07      	cmp	r3, #7
 8005f7c:	9320      	str	r3, [sp, #128]	; 0x80
 8005f7e:	f300 81da 	bgt.w	8006336 <_svfprintf_r+0x96e>
 8005f82:	3408      	adds	r4, #8
 8005f84:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f86:	b16b      	cbz	r3, 8005fa4 <_svfprintf_r+0x5dc>
 8005f88:	ab18      	add	r3, sp, #96	; 0x60
 8005f8a:	6023      	str	r3, [r4, #0]
 8005f8c:	2302      	movs	r3, #2
 8005f8e:	6063      	str	r3, [r4, #4]
 8005f90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f92:	3302      	adds	r3, #2
 8005f94:	9321      	str	r3, [sp, #132]	; 0x84
 8005f96:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005f98:	3301      	adds	r3, #1
 8005f9a:	2b07      	cmp	r3, #7
 8005f9c:	9320      	str	r3, [sp, #128]	; 0x80
 8005f9e:	f300 81d4 	bgt.w	800634a <_svfprintf_r+0x982>
 8005fa2:	3408      	adds	r4, #8
 8005fa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005fa6:	2b80      	cmp	r3, #128	; 0x80
 8005fa8:	d114      	bne.n	8005fd4 <_svfprintf_r+0x60c>
 8005faa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005fae:	1a9b      	subs	r3, r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	dd0f      	ble.n	8005fd4 <_svfprintf_r+0x60c>
 8005fb4:	4a8c      	ldr	r2, [pc, #560]	; (80061e8 <_svfprintf_r+0x820>)
 8005fb6:	6022      	str	r2, [r4, #0]
 8005fb8:	2b10      	cmp	r3, #16
 8005fba:	f300 81d0 	bgt.w	800635e <_svfprintf_r+0x996>
 8005fbe:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005fc0:	6063      	str	r3, [r4, #4]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	9321      	str	r3, [sp, #132]	; 0x84
 8005fc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005fc8:	3301      	adds	r3, #1
 8005fca:	2b07      	cmp	r3, #7
 8005fcc:	9320      	str	r3, [sp, #128]	; 0x80
 8005fce:	f300 81df 	bgt.w	8006390 <_svfprintf_r+0x9c8>
 8005fd2:	3408      	adds	r4, #8
 8005fd4:	eba6 0609 	sub.w	r6, r6, r9
 8005fd8:	2e00      	cmp	r6, #0
 8005fda:	dd0f      	ble.n	8005ffc <_svfprintf_r+0x634>
 8005fdc:	4b82      	ldr	r3, [pc, #520]	; (80061e8 <_svfprintf_r+0x820>)
 8005fde:	6023      	str	r3, [r4, #0]
 8005fe0:	2e10      	cmp	r6, #16
 8005fe2:	f300 81df 	bgt.w	80063a4 <_svfprintf_r+0x9dc>
 8005fe6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005fe8:	9821      	ldr	r0, [sp, #132]	; 0x84
 8005fea:	6066      	str	r6, [r4, #4]
 8005fec:	3301      	adds	r3, #1
 8005fee:	4406      	add	r6, r0
 8005ff0:	2b07      	cmp	r3, #7
 8005ff2:	9621      	str	r6, [sp, #132]	; 0x84
 8005ff4:	9320      	str	r3, [sp, #128]	; 0x80
 8005ff6:	f300 81ec 	bgt.w	80063d2 <_svfprintf_r+0xa0a>
 8005ffa:	3408      	adds	r4, #8
 8005ffc:	05eb      	lsls	r3, r5, #23
 8005ffe:	f100 81f2 	bmi.w	80063e6 <_svfprintf_r+0xa1e>
 8006002:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006004:	e884 0300 	stmia.w	r4, {r8, r9}
 8006008:	444b      	add	r3, r9
 800600a:	9321      	str	r3, [sp, #132]	; 0x84
 800600c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800600e:	3301      	adds	r3, #1
 8006010:	2b07      	cmp	r3, #7
 8006012:	9320      	str	r3, [sp, #128]	; 0x80
 8006014:	f340 8419 	ble.w	800684a <_svfprintf_r+0xe82>
 8006018:	aa1f      	add	r2, sp, #124	; 0x7c
 800601a:	4651      	mov	r1, sl
 800601c:	4658      	mov	r0, fp
 800601e:	f002 f823 	bl	8008068 <__ssprint_r>
 8006022:	2800      	cmp	r0, #0
 8006024:	f040 8431 	bne.w	800688a <_svfprintf_r+0xec2>
 8006028:	ac2c      	add	r4, sp, #176	; 0xb0
 800602a:	076b      	lsls	r3, r5, #29
 800602c:	f100 8410 	bmi.w	8006850 <_svfprintf_r+0xe88>
 8006030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006034:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006036:	428a      	cmp	r2, r1
 8006038:	bfac      	ite	ge
 800603a:	189b      	addge	r3, r3, r2
 800603c:	185b      	addlt	r3, r3, r1
 800603e:	9309      	str	r3, [sp, #36]	; 0x24
 8006040:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006042:	b13b      	cbz	r3, 8006054 <_svfprintf_r+0x68c>
 8006044:	aa1f      	add	r2, sp, #124	; 0x7c
 8006046:	4651      	mov	r1, sl
 8006048:	4658      	mov	r0, fp
 800604a:	f002 f80d 	bl	8008068 <__ssprint_r>
 800604e:	2800      	cmp	r0, #0
 8006050:	f040 841b 	bne.w	800688a <_svfprintf_r+0xec2>
 8006054:	2300      	movs	r3, #0
 8006056:	9320      	str	r3, [sp, #128]	; 0x80
 8006058:	9f04      	ldr	r7, [sp, #16]
 800605a:	ac2c      	add	r4, sp, #176	; 0xb0
 800605c:	e4ee      	b.n	8005a3c <_svfprintf_r+0x74>
 800605e:	9b02      	ldr	r3, [sp, #8]
 8006060:	2b65      	cmp	r3, #101	; 0x65
 8006062:	f77f af0b 	ble.w	8005e7c <_svfprintf_r+0x4b4>
 8006066:	9b02      	ldr	r3, [sp, #8]
 8006068:	2b66      	cmp	r3, #102	; 0x66
 800606a:	d124      	bne.n	80060b6 <_svfprintf_r+0x6ee>
 800606c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800606e:	2b00      	cmp	r3, #0
 8006070:	dd19      	ble.n	80060a6 <_svfprintf_r+0x6de>
 8006072:	f1b9 0f00 	cmp.w	r9, #0
 8006076:	d101      	bne.n	800607c <_svfprintf_r+0x6b4>
 8006078:	07ea      	lsls	r2, r5, #31
 800607a:	d502      	bpl.n	8006082 <_svfprintf_r+0x6ba>
 800607c:	9a08      	ldr	r2, [sp, #32]
 800607e:	4413      	add	r3, r2
 8006080:	444b      	add	r3, r9
 8006082:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8006084:	4699      	mov	r9, r3
 8006086:	e735      	b.n	8005ef4 <_svfprintf_r+0x52c>
 8006088:	460a      	mov	r2, r1
 800608a:	e70c      	b.n	8005ea6 <_svfprintf_r+0x4de>
 800608c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006090:	f803 1b01 	strb.w	r1, [r3], #1
 8006094:	e71c      	b.n	8005ed0 <_svfprintf_r+0x508>
 8006096:	2230      	movs	r2, #48	; 0x30
 8006098:	4413      	add	r3, r2
 800609a:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800609e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80060a2:	a91c      	add	r1, sp, #112	; 0x70
 80060a4:	e718      	b.n	8005ed8 <_svfprintf_r+0x510>
 80060a6:	f1b9 0f00 	cmp.w	r9, #0
 80060aa:	d101      	bne.n	80060b0 <_svfprintf_r+0x6e8>
 80060ac:	07eb      	lsls	r3, r5, #31
 80060ae:	d515      	bpl.n	80060dc <_svfprintf_r+0x714>
 80060b0:	9b08      	ldr	r3, [sp, #32]
 80060b2:	3301      	adds	r3, #1
 80060b4:	e7e4      	b.n	8006080 <_svfprintf_r+0x6b8>
 80060b6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80060b8:	9b03      	ldr	r3, [sp, #12]
 80060ba:	429a      	cmp	r2, r3
 80060bc:	db06      	blt.n	80060cc <_svfprintf_r+0x704>
 80060be:	07ef      	lsls	r7, r5, #31
 80060c0:	d50e      	bpl.n	80060e0 <_svfprintf_r+0x718>
 80060c2:	9b08      	ldr	r3, [sp, #32]
 80060c4:	4413      	add	r3, r2
 80060c6:	2267      	movs	r2, #103	; 0x67
 80060c8:	9202      	str	r2, [sp, #8]
 80060ca:	e7da      	b.n	8006082 <_svfprintf_r+0x6ba>
 80060cc:	9b03      	ldr	r3, [sp, #12]
 80060ce:	9908      	ldr	r1, [sp, #32]
 80060d0:	2a00      	cmp	r2, #0
 80060d2:	440b      	add	r3, r1
 80060d4:	dcf7      	bgt.n	80060c6 <_svfprintf_r+0x6fe>
 80060d6:	f1c2 0201 	rsb	r2, r2, #1
 80060da:	e7f3      	b.n	80060c4 <_svfprintf_r+0x6fc>
 80060dc:	2301      	movs	r3, #1
 80060de:	e7d0      	b.n	8006082 <_svfprintf_r+0x6ba>
 80060e0:	4613      	mov	r3, r2
 80060e2:	e7f0      	b.n	80060c6 <_svfprintf_r+0x6fe>
 80060e4:	b10b      	cbz	r3, 80060ea <_svfprintf_r+0x722>
 80060e6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80060ea:	f015 0f20 	tst.w	r5, #32
 80060ee:	f107 0304 	add.w	r3, r7, #4
 80060f2:	d008      	beq.n	8006106 <_svfprintf_r+0x73e>
 80060f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	17ce      	asrs	r6, r1, #31
 80060fa:	4608      	mov	r0, r1
 80060fc:	4631      	mov	r1, r6
 80060fe:	e9c2 0100 	strd	r0, r1, [r2]
 8006102:	461f      	mov	r7, r3
 8006104:	e49a      	b.n	8005a3c <_svfprintf_r+0x74>
 8006106:	06ee      	lsls	r6, r5, #27
 8006108:	d503      	bpl.n	8006112 <_svfprintf_r+0x74a>
 800610a:	683a      	ldr	r2, [r7, #0]
 800610c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800610e:	6011      	str	r1, [r2, #0]
 8006110:	e7f7      	b.n	8006102 <_svfprintf_r+0x73a>
 8006112:	0668      	lsls	r0, r5, #25
 8006114:	d5f9      	bpl.n	800610a <_svfprintf_r+0x742>
 8006116:	683a      	ldr	r2, [r7, #0]
 8006118:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800611c:	8011      	strh	r1, [r2, #0]
 800611e:	e7f0      	b.n	8006102 <_svfprintf_r+0x73a>
 8006120:	f045 0510 	orr.w	r5, r5, #16
 8006124:	f015 0320 	ands.w	r3, r5, #32
 8006128:	d022      	beq.n	8006170 <_svfprintf_r+0x7a8>
 800612a:	3707      	adds	r7, #7
 800612c:	f027 0707 	bic.w	r7, r7, #7
 8006130:	f107 0308 	add.w	r3, r7, #8
 8006134:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006138:	9304      	str	r3, [sp, #16]
 800613a:	2300      	movs	r3, #0
 800613c:	2200      	movs	r2, #0
 800613e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006142:	f1b9 3fff 	cmp.w	r9, #4294967295
 8006146:	f000 83db 	beq.w	8006900 <_svfprintf_r+0xf38>
 800614a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800614e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006150:	ea56 0207 	orrs.w	r2, r6, r7
 8006154:	f040 83d9 	bne.w	800690a <_svfprintf_r+0xf42>
 8006158:	f1b9 0f00 	cmp.w	r9, #0
 800615c:	f000 80aa 	beq.w	80062b4 <_svfprintf_r+0x8ec>
 8006160:	2b01      	cmp	r3, #1
 8006162:	d076      	beq.n	8006252 <_svfprintf_r+0x88a>
 8006164:	2b02      	cmp	r3, #2
 8006166:	f000 8091 	beq.w	800628c <_svfprintf_r+0x8c4>
 800616a:	2600      	movs	r6, #0
 800616c:	2700      	movs	r7, #0
 800616e:	e3d2      	b.n	8006916 <_svfprintf_r+0xf4e>
 8006170:	1d3a      	adds	r2, r7, #4
 8006172:	f015 0110 	ands.w	r1, r5, #16
 8006176:	9204      	str	r2, [sp, #16]
 8006178:	d002      	beq.n	8006180 <_svfprintf_r+0x7b8>
 800617a:	683e      	ldr	r6, [r7, #0]
 800617c:	2700      	movs	r7, #0
 800617e:	e7dd      	b.n	800613c <_svfprintf_r+0x774>
 8006180:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8006184:	d0f9      	beq.n	800617a <_svfprintf_r+0x7b2>
 8006186:	883e      	ldrh	r6, [r7, #0]
 8006188:	2700      	movs	r7, #0
 800618a:	e7d6      	b.n	800613a <_svfprintf_r+0x772>
 800618c:	1d3b      	adds	r3, r7, #4
 800618e:	9304      	str	r3, [sp, #16]
 8006190:	2330      	movs	r3, #48	; 0x30
 8006192:	2278      	movs	r2, #120	; 0x78
 8006194:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8006198:	4b14      	ldr	r3, [pc, #80]	; (80061ec <_svfprintf_r+0x824>)
 800619a:	683e      	ldr	r6, [r7, #0]
 800619c:	9311      	str	r3, [sp, #68]	; 0x44
 800619e:	2700      	movs	r7, #0
 80061a0:	f045 0502 	orr.w	r5, r5, #2
 80061a4:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 80061a8:	2302      	movs	r3, #2
 80061aa:	9202      	str	r2, [sp, #8]
 80061ac:	e7c6      	b.n	800613c <_svfprintf_r+0x774>
 80061ae:	1d3b      	adds	r3, r7, #4
 80061b0:	2600      	movs	r6, #0
 80061b2:	f1b9 3fff 	cmp.w	r9, #4294967295
 80061b6:	9304      	str	r3, [sp, #16]
 80061b8:	f8d7 8000 	ldr.w	r8, [r7]
 80061bc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80061c0:	d00a      	beq.n	80061d8 <_svfprintf_r+0x810>
 80061c2:	464a      	mov	r2, r9
 80061c4:	4631      	mov	r1, r6
 80061c6:	4640      	mov	r0, r8
 80061c8:	f7fa f82a 	bl	8000220 <memchr>
 80061cc:	2800      	cmp	r0, #0
 80061ce:	f000 808d 	beq.w	80062ec <_svfprintf_r+0x924>
 80061d2:	eba0 0908 	sub.w	r9, r0, r8
 80061d6:	e5cb      	b.n	8005d70 <_svfprintf_r+0x3a8>
 80061d8:	4640      	mov	r0, r8
 80061da:	f7fa f819 	bl	8000210 <strlen>
 80061de:	4681      	mov	r9, r0
 80061e0:	e5c6      	b.n	8005d70 <_svfprintf_r+0x3a8>
 80061e2:	bf00      	nop
 80061e4:	08008820 	.word	0x08008820
 80061e8:	08008830 	.word	0x08008830
 80061ec:	0800880d 	.word	0x0800880d
 80061f0:	f045 0510 	orr.w	r5, r5, #16
 80061f4:	06a9      	lsls	r1, r5, #26
 80061f6:	d509      	bpl.n	800620c <_svfprintf_r+0x844>
 80061f8:	3707      	adds	r7, #7
 80061fa:	f027 0707 	bic.w	r7, r7, #7
 80061fe:	f107 0308 	add.w	r3, r7, #8
 8006202:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006206:	9304      	str	r3, [sp, #16]
 8006208:	2301      	movs	r3, #1
 800620a:	e797      	b.n	800613c <_svfprintf_r+0x774>
 800620c:	1d3b      	adds	r3, r7, #4
 800620e:	f015 0f10 	tst.w	r5, #16
 8006212:	9304      	str	r3, [sp, #16]
 8006214:	d001      	beq.n	800621a <_svfprintf_r+0x852>
 8006216:	683e      	ldr	r6, [r7, #0]
 8006218:	e002      	b.n	8006220 <_svfprintf_r+0x858>
 800621a:	066a      	lsls	r2, r5, #25
 800621c:	d5fb      	bpl.n	8006216 <_svfprintf_r+0x84e>
 800621e:	883e      	ldrh	r6, [r7, #0]
 8006220:	2700      	movs	r7, #0
 8006222:	e7f1      	b.n	8006208 <_svfprintf_r+0x840>
 8006224:	b10b      	cbz	r3, 800622a <_svfprintf_r+0x862>
 8006226:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800622a:	4ba3      	ldr	r3, [pc, #652]	; (80064b8 <_svfprintf_r+0xaf0>)
 800622c:	e4c2      	b.n	8005bb4 <_svfprintf_r+0x1ec>
 800622e:	1d3b      	adds	r3, r7, #4
 8006230:	f015 0f10 	tst.w	r5, #16
 8006234:	9304      	str	r3, [sp, #16]
 8006236:	d001      	beq.n	800623c <_svfprintf_r+0x874>
 8006238:	683e      	ldr	r6, [r7, #0]
 800623a:	e002      	b.n	8006242 <_svfprintf_r+0x87a>
 800623c:	066e      	lsls	r6, r5, #25
 800623e:	d5fb      	bpl.n	8006238 <_svfprintf_r+0x870>
 8006240:	883e      	ldrh	r6, [r7, #0]
 8006242:	2700      	movs	r7, #0
 8006244:	e4c2      	b.n	8005bcc <_svfprintf_r+0x204>
 8006246:	4643      	mov	r3, r8
 8006248:	e366      	b.n	8006918 <_svfprintf_r+0xf50>
 800624a:	2f00      	cmp	r7, #0
 800624c:	bf08      	it	eq
 800624e:	2e0a      	cmpeq	r6, #10
 8006250:	d205      	bcs.n	800625e <_svfprintf_r+0x896>
 8006252:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8006256:	3630      	adds	r6, #48	; 0x30
 8006258:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800625c:	e377      	b.n	800694e <_svfprintf_r+0xf86>
 800625e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8006262:	4630      	mov	r0, r6
 8006264:	4639      	mov	r1, r7
 8006266:	220a      	movs	r2, #10
 8006268:	2300      	movs	r3, #0
 800626a:	f7fa fcb9 	bl	8000be0 <__aeabi_uldivmod>
 800626e:	3230      	adds	r2, #48	; 0x30
 8006270:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8006274:	2300      	movs	r3, #0
 8006276:	4630      	mov	r0, r6
 8006278:	4639      	mov	r1, r7
 800627a:	220a      	movs	r2, #10
 800627c:	f7fa fcb0 	bl	8000be0 <__aeabi_uldivmod>
 8006280:	4606      	mov	r6, r0
 8006282:	460f      	mov	r7, r1
 8006284:	ea56 0307 	orrs.w	r3, r6, r7
 8006288:	d1eb      	bne.n	8006262 <_svfprintf_r+0x89a>
 800628a:	e360      	b.n	800694e <_svfprintf_r+0xf86>
 800628c:	2600      	movs	r6, #0
 800628e:	2700      	movs	r7, #0
 8006290:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8006294:	f006 030f 	and.w	r3, r6, #15
 8006298:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800629a:	5cd3      	ldrb	r3, [r2, r3]
 800629c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80062a0:	0933      	lsrs	r3, r6, #4
 80062a2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80062a6:	093a      	lsrs	r2, r7, #4
 80062a8:	461e      	mov	r6, r3
 80062aa:	4617      	mov	r7, r2
 80062ac:	ea56 0307 	orrs.w	r3, r6, r7
 80062b0:	d1f0      	bne.n	8006294 <_svfprintf_r+0x8cc>
 80062b2:	e34c      	b.n	800694e <_svfprintf_r+0xf86>
 80062b4:	b93b      	cbnz	r3, 80062c6 <_svfprintf_r+0x8fe>
 80062b6:	07ea      	lsls	r2, r5, #31
 80062b8:	d505      	bpl.n	80062c6 <_svfprintf_r+0x8fe>
 80062ba:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80062be:	2330      	movs	r3, #48	; 0x30
 80062c0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80062c4:	e343      	b.n	800694e <_svfprintf_r+0xf86>
 80062c6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80062ca:	e340      	b.n	800694e <_svfprintf_r+0xf86>
 80062cc:	b10b      	cbz	r3, 80062d2 <_svfprintf_r+0x90a>
 80062ce:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80062d2:	9b02      	ldr	r3, [sp, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f000 82f7 	beq.w	80068c8 <_svfprintf_r+0xf00>
 80062da:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80062de:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80062e2:	2600      	movs	r6, #0
 80062e4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80062e8:	9704      	str	r7, [sp, #16]
 80062ea:	e4e8      	b.n	8005cbe <_svfprintf_r+0x2f6>
 80062ec:	4606      	mov	r6, r0
 80062ee:	e53f      	b.n	8005d70 <_svfprintf_r+0x3a8>
 80062f0:	2310      	movs	r3, #16
 80062f2:	6063      	str	r3, [r4, #4]
 80062f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062f6:	3310      	adds	r3, #16
 80062f8:	9321      	str	r3, [sp, #132]	; 0x84
 80062fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80062fc:	3301      	adds	r3, #1
 80062fe:	2b07      	cmp	r3, #7
 8006300:	9320      	str	r3, [sp, #128]	; 0x80
 8006302:	dc04      	bgt.n	800630e <_svfprintf_r+0x946>
 8006304:	3408      	adds	r4, #8
 8006306:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006308:	3b10      	subs	r3, #16
 800630a:	930c      	str	r3, [sp, #48]	; 0x30
 800630c:	e615      	b.n	8005f3a <_svfprintf_r+0x572>
 800630e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006310:	4651      	mov	r1, sl
 8006312:	4658      	mov	r0, fp
 8006314:	f001 fea8 	bl	8008068 <__ssprint_r>
 8006318:	2800      	cmp	r0, #0
 800631a:	f040 82b6 	bne.w	800688a <_svfprintf_r+0xec2>
 800631e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006320:	e7f1      	b.n	8006306 <_svfprintf_r+0x93e>
 8006322:	aa1f      	add	r2, sp, #124	; 0x7c
 8006324:	4651      	mov	r1, sl
 8006326:	4658      	mov	r0, fp
 8006328:	f001 fe9e 	bl	8008068 <__ssprint_r>
 800632c:	2800      	cmp	r0, #0
 800632e:	f040 82ac 	bne.w	800688a <_svfprintf_r+0xec2>
 8006332:	ac2c      	add	r4, sp, #176	; 0xb0
 8006334:	e614      	b.n	8005f60 <_svfprintf_r+0x598>
 8006336:	aa1f      	add	r2, sp, #124	; 0x7c
 8006338:	4651      	mov	r1, sl
 800633a:	4658      	mov	r0, fp
 800633c:	f001 fe94 	bl	8008068 <__ssprint_r>
 8006340:	2800      	cmp	r0, #0
 8006342:	f040 82a2 	bne.w	800688a <_svfprintf_r+0xec2>
 8006346:	ac2c      	add	r4, sp, #176	; 0xb0
 8006348:	e61c      	b.n	8005f84 <_svfprintf_r+0x5bc>
 800634a:	aa1f      	add	r2, sp, #124	; 0x7c
 800634c:	4651      	mov	r1, sl
 800634e:	4658      	mov	r0, fp
 8006350:	f001 fe8a 	bl	8008068 <__ssprint_r>
 8006354:	2800      	cmp	r0, #0
 8006356:	f040 8298 	bne.w	800688a <_svfprintf_r+0xec2>
 800635a:	ac2c      	add	r4, sp, #176	; 0xb0
 800635c:	e622      	b.n	8005fa4 <_svfprintf_r+0x5dc>
 800635e:	2210      	movs	r2, #16
 8006360:	6062      	str	r2, [r4, #4]
 8006362:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006364:	3210      	adds	r2, #16
 8006366:	9221      	str	r2, [sp, #132]	; 0x84
 8006368:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800636a:	3201      	adds	r2, #1
 800636c:	2a07      	cmp	r2, #7
 800636e:	9220      	str	r2, [sp, #128]	; 0x80
 8006370:	dc02      	bgt.n	8006378 <_svfprintf_r+0x9b0>
 8006372:	3408      	adds	r4, #8
 8006374:	3b10      	subs	r3, #16
 8006376:	e61d      	b.n	8005fb4 <_svfprintf_r+0x5ec>
 8006378:	aa1f      	add	r2, sp, #124	; 0x7c
 800637a:	4651      	mov	r1, sl
 800637c:	4658      	mov	r0, fp
 800637e:	930c      	str	r3, [sp, #48]	; 0x30
 8006380:	f001 fe72 	bl	8008068 <__ssprint_r>
 8006384:	2800      	cmp	r0, #0
 8006386:	f040 8280 	bne.w	800688a <_svfprintf_r+0xec2>
 800638a:	ac2c      	add	r4, sp, #176	; 0xb0
 800638c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800638e:	e7f1      	b.n	8006374 <_svfprintf_r+0x9ac>
 8006390:	aa1f      	add	r2, sp, #124	; 0x7c
 8006392:	4651      	mov	r1, sl
 8006394:	4658      	mov	r0, fp
 8006396:	f001 fe67 	bl	8008068 <__ssprint_r>
 800639a:	2800      	cmp	r0, #0
 800639c:	f040 8275 	bne.w	800688a <_svfprintf_r+0xec2>
 80063a0:	ac2c      	add	r4, sp, #176	; 0xb0
 80063a2:	e617      	b.n	8005fd4 <_svfprintf_r+0x60c>
 80063a4:	2310      	movs	r3, #16
 80063a6:	6063      	str	r3, [r4, #4]
 80063a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063aa:	3310      	adds	r3, #16
 80063ac:	9321      	str	r3, [sp, #132]	; 0x84
 80063ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063b0:	3301      	adds	r3, #1
 80063b2:	2b07      	cmp	r3, #7
 80063b4:	9320      	str	r3, [sp, #128]	; 0x80
 80063b6:	dc02      	bgt.n	80063be <_svfprintf_r+0x9f6>
 80063b8:	3408      	adds	r4, #8
 80063ba:	3e10      	subs	r6, #16
 80063bc:	e60e      	b.n	8005fdc <_svfprintf_r+0x614>
 80063be:	aa1f      	add	r2, sp, #124	; 0x7c
 80063c0:	4651      	mov	r1, sl
 80063c2:	4658      	mov	r0, fp
 80063c4:	f001 fe50 	bl	8008068 <__ssprint_r>
 80063c8:	2800      	cmp	r0, #0
 80063ca:	f040 825e 	bne.w	800688a <_svfprintf_r+0xec2>
 80063ce:	ac2c      	add	r4, sp, #176	; 0xb0
 80063d0:	e7f3      	b.n	80063ba <_svfprintf_r+0x9f2>
 80063d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80063d4:	4651      	mov	r1, sl
 80063d6:	4658      	mov	r0, fp
 80063d8:	f001 fe46 	bl	8008068 <__ssprint_r>
 80063dc:	2800      	cmp	r0, #0
 80063de:	f040 8254 	bne.w	800688a <_svfprintf_r+0xec2>
 80063e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80063e4:	e60a      	b.n	8005ffc <_svfprintf_r+0x634>
 80063e6:	9b02      	ldr	r3, [sp, #8]
 80063e8:	2b65      	cmp	r3, #101	; 0x65
 80063ea:	f340 81a9 	ble.w	8006740 <_svfprintf_r+0xd78>
 80063ee:	2200      	movs	r2, #0
 80063f0:	2300      	movs	r3, #0
 80063f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f6:	f7fa fb83 	bl	8000b00 <__aeabi_dcmpeq>
 80063fa:	2800      	cmp	r0, #0
 80063fc:	d062      	beq.n	80064c4 <_svfprintf_r+0xafc>
 80063fe:	4b2f      	ldr	r3, [pc, #188]	; (80064bc <_svfprintf_r+0xaf4>)
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	2301      	movs	r3, #1
 8006404:	6063      	str	r3, [r4, #4]
 8006406:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006408:	3301      	adds	r3, #1
 800640a:	9321      	str	r3, [sp, #132]	; 0x84
 800640c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800640e:	3301      	adds	r3, #1
 8006410:	2b07      	cmp	r3, #7
 8006412:	9320      	str	r3, [sp, #128]	; 0x80
 8006414:	dc25      	bgt.n	8006462 <_svfprintf_r+0xa9a>
 8006416:	3408      	adds	r4, #8
 8006418:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800641a:	9a03      	ldr	r2, [sp, #12]
 800641c:	4293      	cmp	r3, r2
 800641e:	db02      	blt.n	8006426 <_svfprintf_r+0xa5e>
 8006420:	07ee      	lsls	r6, r5, #31
 8006422:	f57f ae02 	bpl.w	800602a <_svfprintf_r+0x662>
 8006426:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006428:	6023      	str	r3, [r4, #0]
 800642a:	9b08      	ldr	r3, [sp, #32]
 800642c:	6063      	str	r3, [r4, #4]
 800642e:	9a08      	ldr	r2, [sp, #32]
 8006430:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006432:	4413      	add	r3, r2
 8006434:	9321      	str	r3, [sp, #132]	; 0x84
 8006436:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006438:	3301      	adds	r3, #1
 800643a:	2b07      	cmp	r3, #7
 800643c:	9320      	str	r3, [sp, #128]	; 0x80
 800643e:	dc1a      	bgt.n	8006476 <_svfprintf_r+0xaae>
 8006440:	3408      	adds	r4, #8
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	1e5e      	subs	r6, r3, #1
 8006446:	2e00      	cmp	r6, #0
 8006448:	f77f adef 	ble.w	800602a <_svfprintf_r+0x662>
 800644c:	4f1c      	ldr	r7, [pc, #112]	; (80064c0 <_svfprintf_r+0xaf8>)
 800644e:	f04f 0810 	mov.w	r8, #16
 8006452:	2e10      	cmp	r6, #16
 8006454:	6027      	str	r7, [r4, #0]
 8006456:	dc18      	bgt.n	800648a <_svfprintf_r+0xac2>
 8006458:	6066      	str	r6, [r4, #4]
 800645a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800645c:	441e      	add	r6, r3
 800645e:	9621      	str	r6, [sp, #132]	; 0x84
 8006460:	e5d4      	b.n	800600c <_svfprintf_r+0x644>
 8006462:	aa1f      	add	r2, sp, #124	; 0x7c
 8006464:	4651      	mov	r1, sl
 8006466:	4658      	mov	r0, fp
 8006468:	f001 fdfe 	bl	8008068 <__ssprint_r>
 800646c:	2800      	cmp	r0, #0
 800646e:	f040 820c 	bne.w	800688a <_svfprintf_r+0xec2>
 8006472:	ac2c      	add	r4, sp, #176	; 0xb0
 8006474:	e7d0      	b.n	8006418 <_svfprintf_r+0xa50>
 8006476:	aa1f      	add	r2, sp, #124	; 0x7c
 8006478:	4651      	mov	r1, sl
 800647a:	4658      	mov	r0, fp
 800647c:	f001 fdf4 	bl	8008068 <__ssprint_r>
 8006480:	2800      	cmp	r0, #0
 8006482:	f040 8202 	bne.w	800688a <_svfprintf_r+0xec2>
 8006486:	ac2c      	add	r4, sp, #176	; 0xb0
 8006488:	e7db      	b.n	8006442 <_svfprintf_r+0xa7a>
 800648a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800648c:	f8c4 8004 	str.w	r8, [r4, #4]
 8006490:	3310      	adds	r3, #16
 8006492:	9321      	str	r3, [sp, #132]	; 0x84
 8006494:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006496:	3301      	adds	r3, #1
 8006498:	2b07      	cmp	r3, #7
 800649a:	9320      	str	r3, [sp, #128]	; 0x80
 800649c:	dc02      	bgt.n	80064a4 <_svfprintf_r+0xadc>
 800649e:	3408      	adds	r4, #8
 80064a0:	3e10      	subs	r6, #16
 80064a2:	e7d6      	b.n	8006452 <_svfprintf_r+0xa8a>
 80064a4:	aa1f      	add	r2, sp, #124	; 0x7c
 80064a6:	4651      	mov	r1, sl
 80064a8:	4658      	mov	r0, fp
 80064aa:	f001 fddd 	bl	8008068 <__ssprint_r>
 80064ae:	2800      	cmp	r0, #0
 80064b0:	f040 81eb 	bne.w	800688a <_svfprintf_r+0xec2>
 80064b4:	ac2c      	add	r4, sp, #176	; 0xb0
 80064b6:	e7f3      	b.n	80064a0 <_svfprintf_r+0xad8>
 80064b8:	0800880d 	.word	0x0800880d
 80064bc:	0800881e 	.word	0x0800881e
 80064c0:	08008830 	.word	0x08008830
 80064c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	dc7a      	bgt.n	80065c0 <_svfprintf_r+0xbf8>
 80064ca:	4b9b      	ldr	r3, [pc, #620]	; (8006738 <_svfprintf_r+0xd70>)
 80064cc:	6023      	str	r3, [r4, #0]
 80064ce:	2301      	movs	r3, #1
 80064d0:	6063      	str	r3, [r4, #4]
 80064d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064d4:	3301      	adds	r3, #1
 80064d6:	9321      	str	r3, [sp, #132]	; 0x84
 80064d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064da:	3301      	adds	r3, #1
 80064dc:	2b07      	cmp	r3, #7
 80064de:	9320      	str	r3, [sp, #128]	; 0x80
 80064e0:	dc44      	bgt.n	800656c <_svfprintf_r+0xba4>
 80064e2:	3408      	adds	r4, #8
 80064e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064e6:	b923      	cbnz	r3, 80064f2 <_svfprintf_r+0xb2a>
 80064e8:	9b03      	ldr	r3, [sp, #12]
 80064ea:	b913      	cbnz	r3, 80064f2 <_svfprintf_r+0xb2a>
 80064ec:	07e8      	lsls	r0, r5, #31
 80064ee:	f57f ad9c 	bpl.w	800602a <_svfprintf_r+0x662>
 80064f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	9b08      	ldr	r3, [sp, #32]
 80064f8:	6063      	str	r3, [r4, #4]
 80064fa:	9a08      	ldr	r2, [sp, #32]
 80064fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064fe:	4413      	add	r3, r2
 8006500:	9321      	str	r3, [sp, #132]	; 0x84
 8006502:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006504:	3301      	adds	r3, #1
 8006506:	2b07      	cmp	r3, #7
 8006508:	9320      	str	r3, [sp, #128]	; 0x80
 800650a:	dc39      	bgt.n	8006580 <_svfprintf_r+0xbb8>
 800650c:	f104 0308 	add.w	r3, r4, #8
 8006510:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8006512:	2e00      	cmp	r6, #0
 8006514:	da19      	bge.n	800654a <_svfprintf_r+0xb82>
 8006516:	4f89      	ldr	r7, [pc, #548]	; (800673c <_svfprintf_r+0xd74>)
 8006518:	4276      	negs	r6, r6
 800651a:	2410      	movs	r4, #16
 800651c:	2e10      	cmp	r6, #16
 800651e:	601f      	str	r7, [r3, #0]
 8006520:	dc38      	bgt.n	8006594 <_svfprintf_r+0xbcc>
 8006522:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006524:	605e      	str	r6, [r3, #4]
 8006526:	4416      	add	r6, r2
 8006528:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800652a:	9621      	str	r6, [sp, #132]	; 0x84
 800652c:	3201      	adds	r2, #1
 800652e:	2a07      	cmp	r2, #7
 8006530:	f103 0308 	add.w	r3, r3, #8
 8006534:	9220      	str	r2, [sp, #128]	; 0x80
 8006536:	dd08      	ble.n	800654a <_svfprintf_r+0xb82>
 8006538:	aa1f      	add	r2, sp, #124	; 0x7c
 800653a:	4651      	mov	r1, sl
 800653c:	4658      	mov	r0, fp
 800653e:	f001 fd93 	bl	8008068 <__ssprint_r>
 8006542:	2800      	cmp	r0, #0
 8006544:	f040 81a1 	bne.w	800688a <_svfprintf_r+0xec2>
 8006548:	ab2c      	add	r3, sp, #176	; 0xb0
 800654a:	9a03      	ldr	r2, [sp, #12]
 800654c:	605a      	str	r2, [r3, #4]
 800654e:	9903      	ldr	r1, [sp, #12]
 8006550:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006552:	f8c3 8000 	str.w	r8, [r3]
 8006556:	440a      	add	r2, r1
 8006558:	9221      	str	r2, [sp, #132]	; 0x84
 800655a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800655c:	3201      	adds	r2, #1
 800655e:	2a07      	cmp	r2, #7
 8006560:	9220      	str	r2, [sp, #128]	; 0x80
 8006562:	f73f ad59 	bgt.w	8006018 <_svfprintf_r+0x650>
 8006566:	f103 0408 	add.w	r4, r3, #8
 800656a:	e55e      	b.n	800602a <_svfprintf_r+0x662>
 800656c:	aa1f      	add	r2, sp, #124	; 0x7c
 800656e:	4651      	mov	r1, sl
 8006570:	4658      	mov	r0, fp
 8006572:	f001 fd79 	bl	8008068 <__ssprint_r>
 8006576:	2800      	cmp	r0, #0
 8006578:	f040 8187 	bne.w	800688a <_svfprintf_r+0xec2>
 800657c:	ac2c      	add	r4, sp, #176	; 0xb0
 800657e:	e7b1      	b.n	80064e4 <_svfprintf_r+0xb1c>
 8006580:	aa1f      	add	r2, sp, #124	; 0x7c
 8006582:	4651      	mov	r1, sl
 8006584:	4658      	mov	r0, fp
 8006586:	f001 fd6f 	bl	8008068 <__ssprint_r>
 800658a:	2800      	cmp	r0, #0
 800658c:	f040 817d 	bne.w	800688a <_svfprintf_r+0xec2>
 8006590:	ab2c      	add	r3, sp, #176	; 0xb0
 8006592:	e7bd      	b.n	8006510 <_svfprintf_r+0xb48>
 8006594:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006596:	605c      	str	r4, [r3, #4]
 8006598:	3210      	adds	r2, #16
 800659a:	9221      	str	r2, [sp, #132]	; 0x84
 800659c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800659e:	3201      	adds	r2, #1
 80065a0:	2a07      	cmp	r2, #7
 80065a2:	9220      	str	r2, [sp, #128]	; 0x80
 80065a4:	dc02      	bgt.n	80065ac <_svfprintf_r+0xbe4>
 80065a6:	3308      	adds	r3, #8
 80065a8:	3e10      	subs	r6, #16
 80065aa:	e7b7      	b.n	800651c <_svfprintf_r+0xb54>
 80065ac:	aa1f      	add	r2, sp, #124	; 0x7c
 80065ae:	4651      	mov	r1, sl
 80065b0:	4658      	mov	r0, fp
 80065b2:	f001 fd59 	bl	8008068 <__ssprint_r>
 80065b6:	2800      	cmp	r0, #0
 80065b8:	f040 8167 	bne.w	800688a <_svfprintf_r+0xec2>
 80065bc:	ab2c      	add	r3, sp, #176	; 0xb0
 80065be:	e7f3      	b.n	80065a8 <_svfprintf_r+0xbe0>
 80065c0:	9b03      	ldr	r3, [sp, #12]
 80065c2:	42bb      	cmp	r3, r7
 80065c4:	bfa8      	it	ge
 80065c6:	463b      	movge	r3, r7
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	461e      	mov	r6, r3
 80065cc:	dd0b      	ble.n	80065e6 <_svfprintf_r+0xc1e>
 80065ce:	6063      	str	r3, [r4, #4]
 80065d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065d2:	f8c4 8000 	str.w	r8, [r4]
 80065d6:	4433      	add	r3, r6
 80065d8:	9321      	str	r3, [sp, #132]	; 0x84
 80065da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065dc:	3301      	adds	r3, #1
 80065de:	2b07      	cmp	r3, #7
 80065e0:	9320      	str	r3, [sp, #128]	; 0x80
 80065e2:	dc5f      	bgt.n	80066a4 <_svfprintf_r+0xcdc>
 80065e4:	3408      	adds	r4, #8
 80065e6:	2e00      	cmp	r6, #0
 80065e8:	bfac      	ite	ge
 80065ea:	1bbe      	subge	r6, r7, r6
 80065ec:	463e      	movlt	r6, r7
 80065ee:	2e00      	cmp	r6, #0
 80065f0:	dd0f      	ble.n	8006612 <_svfprintf_r+0xc4a>
 80065f2:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800673c <_svfprintf_r+0xd74>
 80065f6:	f8c4 9000 	str.w	r9, [r4]
 80065fa:	2e10      	cmp	r6, #16
 80065fc:	dc5c      	bgt.n	80066b8 <_svfprintf_r+0xcf0>
 80065fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006600:	6066      	str	r6, [r4, #4]
 8006602:	441e      	add	r6, r3
 8006604:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006606:	9621      	str	r6, [sp, #132]	; 0x84
 8006608:	3301      	adds	r3, #1
 800660a:	2b07      	cmp	r3, #7
 800660c:	9320      	str	r3, [sp, #128]	; 0x80
 800660e:	dc6a      	bgt.n	80066e6 <_svfprintf_r+0xd1e>
 8006610:	3408      	adds	r4, #8
 8006612:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006614:	9a03      	ldr	r2, [sp, #12]
 8006616:	4293      	cmp	r3, r2
 8006618:	db01      	blt.n	800661e <_svfprintf_r+0xc56>
 800661a:	07e9      	lsls	r1, r5, #31
 800661c:	d50d      	bpl.n	800663a <_svfprintf_r+0xc72>
 800661e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	9b08      	ldr	r3, [sp, #32]
 8006624:	6063      	str	r3, [r4, #4]
 8006626:	9a08      	ldr	r2, [sp, #32]
 8006628:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800662a:	4413      	add	r3, r2
 800662c:	9321      	str	r3, [sp, #132]	; 0x84
 800662e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006630:	3301      	adds	r3, #1
 8006632:	2b07      	cmp	r3, #7
 8006634:	9320      	str	r3, [sp, #128]	; 0x80
 8006636:	dc60      	bgt.n	80066fa <_svfprintf_r+0xd32>
 8006638:	3408      	adds	r4, #8
 800663a:	9b03      	ldr	r3, [sp, #12]
 800663c:	9a03      	ldr	r2, [sp, #12]
 800663e:	1bde      	subs	r6, r3, r7
 8006640:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	429e      	cmp	r6, r3
 8006646:	bfa8      	it	ge
 8006648:	461e      	movge	r6, r3
 800664a:	2e00      	cmp	r6, #0
 800664c:	dd0b      	ble.n	8006666 <_svfprintf_r+0xc9e>
 800664e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006650:	6066      	str	r6, [r4, #4]
 8006652:	4433      	add	r3, r6
 8006654:	9321      	str	r3, [sp, #132]	; 0x84
 8006656:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006658:	3301      	adds	r3, #1
 800665a:	4447      	add	r7, r8
 800665c:	2b07      	cmp	r3, #7
 800665e:	6027      	str	r7, [r4, #0]
 8006660:	9320      	str	r3, [sp, #128]	; 0x80
 8006662:	dc54      	bgt.n	800670e <_svfprintf_r+0xd46>
 8006664:	3408      	adds	r4, #8
 8006666:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006668:	9a03      	ldr	r2, [sp, #12]
 800666a:	2e00      	cmp	r6, #0
 800666c:	eba2 0303 	sub.w	r3, r2, r3
 8006670:	bfac      	ite	ge
 8006672:	1b9e      	subge	r6, r3, r6
 8006674:	461e      	movlt	r6, r3
 8006676:	2e00      	cmp	r6, #0
 8006678:	f77f acd7 	ble.w	800602a <_svfprintf_r+0x662>
 800667c:	4f2f      	ldr	r7, [pc, #188]	; (800673c <_svfprintf_r+0xd74>)
 800667e:	f04f 0810 	mov.w	r8, #16
 8006682:	2e10      	cmp	r6, #16
 8006684:	6027      	str	r7, [r4, #0]
 8006686:	f77f aee7 	ble.w	8006458 <_svfprintf_r+0xa90>
 800668a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800668c:	f8c4 8004 	str.w	r8, [r4, #4]
 8006690:	3310      	adds	r3, #16
 8006692:	9321      	str	r3, [sp, #132]	; 0x84
 8006694:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006696:	3301      	adds	r3, #1
 8006698:	2b07      	cmp	r3, #7
 800669a:	9320      	str	r3, [sp, #128]	; 0x80
 800669c:	dc41      	bgt.n	8006722 <_svfprintf_r+0xd5a>
 800669e:	3408      	adds	r4, #8
 80066a0:	3e10      	subs	r6, #16
 80066a2:	e7ee      	b.n	8006682 <_svfprintf_r+0xcba>
 80066a4:	aa1f      	add	r2, sp, #124	; 0x7c
 80066a6:	4651      	mov	r1, sl
 80066a8:	4658      	mov	r0, fp
 80066aa:	f001 fcdd 	bl	8008068 <__ssprint_r>
 80066ae:	2800      	cmp	r0, #0
 80066b0:	f040 80eb 	bne.w	800688a <_svfprintf_r+0xec2>
 80066b4:	ac2c      	add	r4, sp, #176	; 0xb0
 80066b6:	e796      	b.n	80065e6 <_svfprintf_r+0xc1e>
 80066b8:	2310      	movs	r3, #16
 80066ba:	6063      	str	r3, [r4, #4]
 80066bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066be:	3310      	adds	r3, #16
 80066c0:	9321      	str	r3, [sp, #132]	; 0x84
 80066c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066c4:	3301      	adds	r3, #1
 80066c6:	2b07      	cmp	r3, #7
 80066c8:	9320      	str	r3, [sp, #128]	; 0x80
 80066ca:	dc02      	bgt.n	80066d2 <_svfprintf_r+0xd0a>
 80066cc:	3408      	adds	r4, #8
 80066ce:	3e10      	subs	r6, #16
 80066d0:	e791      	b.n	80065f6 <_svfprintf_r+0xc2e>
 80066d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80066d4:	4651      	mov	r1, sl
 80066d6:	4658      	mov	r0, fp
 80066d8:	f001 fcc6 	bl	8008068 <__ssprint_r>
 80066dc:	2800      	cmp	r0, #0
 80066de:	f040 80d4 	bne.w	800688a <_svfprintf_r+0xec2>
 80066e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80066e4:	e7f3      	b.n	80066ce <_svfprintf_r+0xd06>
 80066e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80066e8:	4651      	mov	r1, sl
 80066ea:	4658      	mov	r0, fp
 80066ec:	f001 fcbc 	bl	8008068 <__ssprint_r>
 80066f0:	2800      	cmp	r0, #0
 80066f2:	f040 80ca 	bne.w	800688a <_svfprintf_r+0xec2>
 80066f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80066f8:	e78b      	b.n	8006612 <_svfprintf_r+0xc4a>
 80066fa:	aa1f      	add	r2, sp, #124	; 0x7c
 80066fc:	4651      	mov	r1, sl
 80066fe:	4658      	mov	r0, fp
 8006700:	f001 fcb2 	bl	8008068 <__ssprint_r>
 8006704:	2800      	cmp	r0, #0
 8006706:	f040 80c0 	bne.w	800688a <_svfprintf_r+0xec2>
 800670a:	ac2c      	add	r4, sp, #176	; 0xb0
 800670c:	e795      	b.n	800663a <_svfprintf_r+0xc72>
 800670e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006710:	4651      	mov	r1, sl
 8006712:	4658      	mov	r0, fp
 8006714:	f001 fca8 	bl	8008068 <__ssprint_r>
 8006718:	2800      	cmp	r0, #0
 800671a:	f040 80b6 	bne.w	800688a <_svfprintf_r+0xec2>
 800671e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006720:	e7a1      	b.n	8006666 <_svfprintf_r+0xc9e>
 8006722:	aa1f      	add	r2, sp, #124	; 0x7c
 8006724:	4651      	mov	r1, sl
 8006726:	4658      	mov	r0, fp
 8006728:	f001 fc9e 	bl	8008068 <__ssprint_r>
 800672c:	2800      	cmp	r0, #0
 800672e:	f040 80ac 	bne.w	800688a <_svfprintf_r+0xec2>
 8006732:	ac2c      	add	r4, sp, #176	; 0xb0
 8006734:	e7b4      	b.n	80066a0 <_svfprintf_r+0xcd8>
 8006736:	bf00      	nop
 8006738:	0800881e 	.word	0x0800881e
 800673c:	08008830 	.word	0x08008830
 8006740:	9b03      	ldr	r3, [sp, #12]
 8006742:	2b01      	cmp	r3, #1
 8006744:	dc01      	bgt.n	800674a <_svfprintf_r+0xd82>
 8006746:	07ea      	lsls	r2, r5, #31
 8006748:	d576      	bpl.n	8006838 <_svfprintf_r+0xe70>
 800674a:	2301      	movs	r3, #1
 800674c:	6063      	str	r3, [r4, #4]
 800674e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006750:	f8c4 8000 	str.w	r8, [r4]
 8006754:	3301      	adds	r3, #1
 8006756:	9321      	str	r3, [sp, #132]	; 0x84
 8006758:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800675a:	3301      	adds	r3, #1
 800675c:	2b07      	cmp	r3, #7
 800675e:	9320      	str	r3, [sp, #128]	; 0x80
 8006760:	dc36      	bgt.n	80067d0 <_svfprintf_r+0xe08>
 8006762:	3408      	adds	r4, #8
 8006764:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006766:	6023      	str	r3, [r4, #0]
 8006768:	9b08      	ldr	r3, [sp, #32]
 800676a:	6063      	str	r3, [r4, #4]
 800676c:	9a08      	ldr	r2, [sp, #32]
 800676e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006770:	4413      	add	r3, r2
 8006772:	9321      	str	r3, [sp, #132]	; 0x84
 8006774:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006776:	3301      	adds	r3, #1
 8006778:	2b07      	cmp	r3, #7
 800677a:	9320      	str	r3, [sp, #128]	; 0x80
 800677c:	dc31      	bgt.n	80067e2 <_svfprintf_r+0xe1a>
 800677e:	3408      	adds	r4, #8
 8006780:	2300      	movs	r3, #0
 8006782:	2200      	movs	r2, #0
 8006784:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006788:	f7fa f9ba 	bl	8000b00 <__aeabi_dcmpeq>
 800678c:	9b03      	ldr	r3, [sp, #12]
 800678e:	1e5e      	subs	r6, r3, #1
 8006790:	2800      	cmp	r0, #0
 8006792:	d12f      	bne.n	80067f4 <_svfprintf_r+0xe2c>
 8006794:	f108 0301 	add.w	r3, r8, #1
 8006798:	e884 0048 	stmia.w	r4, {r3, r6}
 800679c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800679e:	9a03      	ldr	r2, [sp, #12]
 80067a0:	3b01      	subs	r3, #1
 80067a2:	4413      	add	r3, r2
 80067a4:	9321      	str	r3, [sp, #132]	; 0x84
 80067a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067a8:	3301      	adds	r3, #1
 80067aa:	2b07      	cmp	r3, #7
 80067ac:	9320      	str	r3, [sp, #128]	; 0x80
 80067ae:	dd4a      	ble.n	8006846 <_svfprintf_r+0xe7e>
 80067b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80067b2:	4651      	mov	r1, sl
 80067b4:	4658      	mov	r0, fp
 80067b6:	f001 fc57 	bl	8008068 <__ssprint_r>
 80067ba:	2800      	cmp	r0, #0
 80067bc:	d165      	bne.n	800688a <_svfprintf_r+0xec2>
 80067be:	ac2c      	add	r4, sp, #176	; 0xb0
 80067c0:	ab1b      	add	r3, sp, #108	; 0x6c
 80067c2:	6023      	str	r3, [r4, #0]
 80067c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067c6:	6063      	str	r3, [r4, #4]
 80067c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80067ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067cc:	4413      	add	r3, r2
 80067ce:	e41c      	b.n	800600a <_svfprintf_r+0x642>
 80067d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80067d2:	4651      	mov	r1, sl
 80067d4:	4658      	mov	r0, fp
 80067d6:	f001 fc47 	bl	8008068 <__ssprint_r>
 80067da:	2800      	cmp	r0, #0
 80067dc:	d155      	bne.n	800688a <_svfprintf_r+0xec2>
 80067de:	ac2c      	add	r4, sp, #176	; 0xb0
 80067e0:	e7c0      	b.n	8006764 <_svfprintf_r+0xd9c>
 80067e2:	aa1f      	add	r2, sp, #124	; 0x7c
 80067e4:	4651      	mov	r1, sl
 80067e6:	4658      	mov	r0, fp
 80067e8:	f001 fc3e 	bl	8008068 <__ssprint_r>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	d14c      	bne.n	800688a <_svfprintf_r+0xec2>
 80067f0:	ac2c      	add	r4, sp, #176	; 0xb0
 80067f2:	e7c5      	b.n	8006780 <_svfprintf_r+0xdb8>
 80067f4:	2e00      	cmp	r6, #0
 80067f6:	dde3      	ble.n	80067c0 <_svfprintf_r+0xdf8>
 80067f8:	4f59      	ldr	r7, [pc, #356]	; (8006960 <_svfprintf_r+0xf98>)
 80067fa:	f04f 0810 	mov.w	r8, #16
 80067fe:	2e10      	cmp	r6, #16
 8006800:	6027      	str	r7, [r4, #0]
 8006802:	dc04      	bgt.n	800680e <_svfprintf_r+0xe46>
 8006804:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006806:	6066      	str	r6, [r4, #4]
 8006808:	441e      	add	r6, r3
 800680a:	9621      	str	r6, [sp, #132]	; 0x84
 800680c:	e7cb      	b.n	80067a6 <_svfprintf_r+0xdde>
 800680e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006810:	f8c4 8004 	str.w	r8, [r4, #4]
 8006814:	3310      	adds	r3, #16
 8006816:	9321      	str	r3, [sp, #132]	; 0x84
 8006818:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800681a:	3301      	adds	r3, #1
 800681c:	2b07      	cmp	r3, #7
 800681e:	9320      	str	r3, [sp, #128]	; 0x80
 8006820:	dc02      	bgt.n	8006828 <_svfprintf_r+0xe60>
 8006822:	3408      	adds	r4, #8
 8006824:	3e10      	subs	r6, #16
 8006826:	e7ea      	b.n	80067fe <_svfprintf_r+0xe36>
 8006828:	aa1f      	add	r2, sp, #124	; 0x7c
 800682a:	4651      	mov	r1, sl
 800682c:	4658      	mov	r0, fp
 800682e:	f001 fc1b 	bl	8008068 <__ssprint_r>
 8006832:	bb50      	cbnz	r0, 800688a <_svfprintf_r+0xec2>
 8006834:	ac2c      	add	r4, sp, #176	; 0xb0
 8006836:	e7f5      	b.n	8006824 <_svfprintf_r+0xe5c>
 8006838:	2301      	movs	r3, #1
 800683a:	6063      	str	r3, [r4, #4]
 800683c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800683e:	f8c4 8000 	str.w	r8, [r4]
 8006842:	3301      	adds	r3, #1
 8006844:	e7ae      	b.n	80067a4 <_svfprintf_r+0xddc>
 8006846:	3408      	adds	r4, #8
 8006848:	e7ba      	b.n	80067c0 <_svfprintf_r+0xdf8>
 800684a:	3408      	adds	r4, #8
 800684c:	f7ff bbed 	b.w	800602a <_svfprintf_r+0x662>
 8006850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006852:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006854:	1a9d      	subs	r5, r3, r2
 8006856:	2d00      	cmp	r5, #0
 8006858:	f77f abea 	ble.w	8006030 <_svfprintf_r+0x668>
 800685c:	2610      	movs	r6, #16
 800685e:	4b41      	ldr	r3, [pc, #260]	; (8006964 <_svfprintf_r+0xf9c>)
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	2d10      	cmp	r5, #16
 8006864:	dc1b      	bgt.n	800689e <_svfprintf_r+0xed6>
 8006866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006868:	6065      	str	r5, [r4, #4]
 800686a:	441d      	add	r5, r3
 800686c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800686e:	9521      	str	r5, [sp, #132]	; 0x84
 8006870:	3301      	adds	r3, #1
 8006872:	2b07      	cmp	r3, #7
 8006874:	9320      	str	r3, [sp, #128]	; 0x80
 8006876:	f77f abdb 	ble.w	8006030 <_svfprintf_r+0x668>
 800687a:	aa1f      	add	r2, sp, #124	; 0x7c
 800687c:	4651      	mov	r1, sl
 800687e:	4658      	mov	r0, fp
 8006880:	f001 fbf2 	bl	8008068 <__ssprint_r>
 8006884:	2800      	cmp	r0, #0
 8006886:	f43f abd3 	beq.w	8006030 <_svfprintf_r+0x668>
 800688a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800688e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006892:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006894:	bf18      	it	ne
 8006896:	f04f 33ff 	movne.w	r3, #4294967295
 800689a:	f7ff b8b9 	b.w	8005a10 <_svfprintf_r+0x48>
 800689e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068a0:	6066      	str	r6, [r4, #4]
 80068a2:	3310      	adds	r3, #16
 80068a4:	9321      	str	r3, [sp, #132]	; 0x84
 80068a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068a8:	3301      	adds	r3, #1
 80068aa:	2b07      	cmp	r3, #7
 80068ac:	9320      	str	r3, [sp, #128]	; 0x80
 80068ae:	dc02      	bgt.n	80068b6 <_svfprintf_r+0xeee>
 80068b0:	3408      	adds	r4, #8
 80068b2:	3d10      	subs	r5, #16
 80068b4:	e7d3      	b.n	800685e <_svfprintf_r+0xe96>
 80068b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80068b8:	4651      	mov	r1, sl
 80068ba:	4658      	mov	r0, fp
 80068bc:	f001 fbd4 	bl	8008068 <__ssprint_r>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	d1e2      	bne.n	800688a <_svfprintf_r+0xec2>
 80068c4:	ac2c      	add	r4, sp, #176	; 0xb0
 80068c6:	e7f4      	b.n	80068b2 <_svfprintf_r+0xeea>
 80068c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d0dd      	beq.n	800688a <_svfprintf_r+0xec2>
 80068ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80068d0:	4651      	mov	r1, sl
 80068d2:	4658      	mov	r0, fp
 80068d4:	f001 fbc8 	bl	8008068 <__ssprint_r>
 80068d8:	e7d7      	b.n	800688a <_svfprintf_r+0xec2>
 80068da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068de:	4610      	mov	r0, r2
 80068e0:	4619      	mov	r1, r3
 80068e2:	f7fa f93f 	bl	8000b64 <__aeabi_dcmpun>
 80068e6:	2800      	cmp	r0, #0
 80068e8:	f43f aa44 	beq.w	8005d74 <_svfprintf_r+0x3ac>
 80068ec:	4b1e      	ldr	r3, [pc, #120]	; (8006968 <_svfprintf_r+0xfa0>)
 80068ee:	4a1f      	ldr	r2, [pc, #124]	; (800696c <_svfprintf_r+0xfa4>)
 80068f0:	f7ff ba34 	b.w	8005d5c <_svfprintf_r+0x394>
 80068f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80068f6:	eba3 0308 	sub.w	r3, r3, r8
 80068fa:	9303      	str	r3, [sp, #12]
 80068fc:	f7ff bab5 	b.w	8005e6a <_svfprintf_r+0x4a2>
 8006900:	ea56 0207 	orrs.w	r2, r6, r7
 8006904:	950b      	str	r5, [sp, #44]	; 0x2c
 8006906:	f43f ac2b 	beq.w	8006160 <_svfprintf_r+0x798>
 800690a:	2b01      	cmp	r3, #1
 800690c:	f43f ac9d 	beq.w	800624a <_svfprintf_r+0x882>
 8006910:	2b02      	cmp	r3, #2
 8006912:	f43f acbd 	beq.w	8006290 <_svfprintf_r+0x8c8>
 8006916:	ab2c      	add	r3, sp, #176	; 0xb0
 8006918:	08f1      	lsrs	r1, r6, #3
 800691a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800691e:	08f8      	lsrs	r0, r7, #3
 8006920:	f006 0207 	and.w	r2, r6, #7
 8006924:	4607      	mov	r7, r0
 8006926:	460e      	mov	r6, r1
 8006928:	3230      	adds	r2, #48	; 0x30
 800692a:	ea56 0107 	orrs.w	r1, r6, r7
 800692e:	f103 38ff 	add.w	r8, r3, #4294967295
 8006932:	f803 2c01 	strb.w	r2, [r3, #-1]
 8006936:	f47f ac86 	bne.w	8006246 <_svfprintf_r+0x87e>
 800693a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800693c:	07c9      	lsls	r1, r1, #31
 800693e:	d506      	bpl.n	800694e <_svfprintf_r+0xf86>
 8006940:	2a30      	cmp	r2, #48	; 0x30
 8006942:	d004      	beq.n	800694e <_svfprintf_r+0xf86>
 8006944:	2230      	movs	r2, #48	; 0x30
 8006946:	f808 2c01 	strb.w	r2, [r8, #-1]
 800694a:	f1a3 0802 	sub.w	r8, r3, #2
 800694e:	464e      	mov	r6, r9
 8006950:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006954:	eba9 0908 	sub.w	r9, r9, r8
 8006958:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800695a:	2700      	movs	r7, #0
 800695c:	f7ff bad1 	b.w	8005f02 <_svfprintf_r+0x53a>
 8006960:	08008830 	.word	0x08008830
 8006964:	08008820 	.word	0x08008820
 8006968:	080087f4 	.word	0x080087f4
 800696c:	080087f8 	.word	0x080087f8

08006970 <quorem>:
 8006970:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006974:	6903      	ldr	r3, [r0, #16]
 8006976:	690c      	ldr	r4, [r1, #16]
 8006978:	429c      	cmp	r4, r3
 800697a:	4680      	mov	r8, r0
 800697c:	f300 8082 	bgt.w	8006a84 <quorem+0x114>
 8006980:	3c01      	subs	r4, #1
 8006982:	f101 0714 	add.w	r7, r1, #20
 8006986:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800698a:	f100 0614 	add.w	r6, r0, #20
 800698e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006992:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006996:	eb06 030e 	add.w	r3, r6, lr
 800699a:	3501      	adds	r5, #1
 800699c:	eb07 090e 	add.w	r9, r7, lr
 80069a0:	9301      	str	r3, [sp, #4]
 80069a2:	fbb0 f5f5 	udiv	r5, r0, r5
 80069a6:	b395      	cbz	r5, 8006a0e <quorem+0x9e>
 80069a8:	f04f 0a00 	mov.w	sl, #0
 80069ac:	4638      	mov	r0, r7
 80069ae:	46b4      	mov	ip, r6
 80069b0:	46d3      	mov	fp, sl
 80069b2:	f850 2b04 	ldr.w	r2, [r0], #4
 80069b6:	b293      	uxth	r3, r2
 80069b8:	fb05 a303 	mla	r3, r5, r3, sl
 80069bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	ebab 0303 	sub.w	r3, fp, r3
 80069c6:	0c12      	lsrs	r2, r2, #16
 80069c8:	f8bc b000 	ldrh.w	fp, [ip]
 80069cc:	fb05 a202 	mla	r2, r5, r2, sl
 80069d0:	fa13 f38b 	uxtah	r3, r3, fp
 80069d4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80069d8:	fa1f fb82 	uxth.w	fp, r2
 80069dc:	f8dc 2000 	ldr.w	r2, [ip]
 80069e0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80069e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069ee:	4581      	cmp	r9, r0
 80069f0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80069f4:	f84c 3b04 	str.w	r3, [ip], #4
 80069f8:	d2db      	bcs.n	80069b2 <quorem+0x42>
 80069fa:	f856 300e 	ldr.w	r3, [r6, lr]
 80069fe:	b933      	cbnz	r3, 8006a0e <quorem+0x9e>
 8006a00:	9b01      	ldr	r3, [sp, #4]
 8006a02:	3b04      	subs	r3, #4
 8006a04:	429e      	cmp	r6, r3
 8006a06:	461a      	mov	r2, r3
 8006a08:	d330      	bcc.n	8006a6c <quorem+0xfc>
 8006a0a:	f8c8 4010 	str.w	r4, [r8, #16]
 8006a0e:	4640      	mov	r0, r8
 8006a10:	f001 fa53 	bl	8007eba <__mcmp>
 8006a14:	2800      	cmp	r0, #0
 8006a16:	db25      	blt.n	8006a64 <quorem+0xf4>
 8006a18:	3501      	adds	r5, #1
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	f04f 0e00 	mov.w	lr, #0
 8006a20:	f857 2b04 	ldr.w	r2, [r7], #4
 8006a24:	f8d0 c000 	ldr.w	ip, [r0]
 8006a28:	b293      	uxth	r3, r2
 8006a2a:	ebae 0303 	sub.w	r3, lr, r3
 8006a2e:	0c12      	lsrs	r2, r2, #16
 8006a30:	fa13 f38c 	uxtah	r3, r3, ip
 8006a34:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006a38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a42:	45b9      	cmp	r9, r7
 8006a44:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006a48:	f840 3b04 	str.w	r3, [r0], #4
 8006a4c:	d2e8      	bcs.n	8006a20 <quorem+0xb0>
 8006a4e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006a52:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006a56:	b92a      	cbnz	r2, 8006a64 <quorem+0xf4>
 8006a58:	3b04      	subs	r3, #4
 8006a5a:	429e      	cmp	r6, r3
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	d30b      	bcc.n	8006a78 <quorem+0x108>
 8006a60:	f8c8 4010 	str.w	r4, [r8, #16]
 8006a64:	4628      	mov	r0, r5
 8006a66:	b003      	add	sp, #12
 8006a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a6c:	6812      	ldr	r2, [r2, #0]
 8006a6e:	3b04      	subs	r3, #4
 8006a70:	2a00      	cmp	r2, #0
 8006a72:	d1ca      	bne.n	8006a0a <quorem+0x9a>
 8006a74:	3c01      	subs	r4, #1
 8006a76:	e7c5      	b.n	8006a04 <quorem+0x94>
 8006a78:	6812      	ldr	r2, [r2, #0]
 8006a7a:	3b04      	subs	r3, #4
 8006a7c:	2a00      	cmp	r2, #0
 8006a7e:	d1ef      	bne.n	8006a60 <quorem+0xf0>
 8006a80:	3c01      	subs	r4, #1
 8006a82:	e7ea      	b.n	8006a5a <quorem+0xea>
 8006a84:	2000      	movs	r0, #0
 8006a86:	e7ee      	b.n	8006a66 <quorem+0xf6>

08006a88 <_dtoa_r>:
 8006a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8c:	ec57 6b10 	vmov	r6, r7, d0
 8006a90:	b097      	sub	sp, #92	; 0x5c
 8006a92:	e9cd 6700 	strd	r6, r7, [sp]
 8006a96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a98:	9107      	str	r1, [sp, #28]
 8006a9a:	4604      	mov	r4, r0
 8006a9c:	920a      	str	r2, [sp, #40]	; 0x28
 8006a9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006aa0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006aa2:	b93e      	cbnz	r6, 8006ab4 <_dtoa_r+0x2c>
 8006aa4:	2010      	movs	r0, #16
 8006aa6:	f000 fdcb 	bl	8007640 <malloc>
 8006aaa:	6260      	str	r0, [r4, #36]	; 0x24
 8006aac:	6046      	str	r6, [r0, #4]
 8006aae:	6086      	str	r6, [r0, #8]
 8006ab0:	6006      	str	r6, [r0, #0]
 8006ab2:	60c6      	str	r6, [r0, #12]
 8006ab4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ab6:	6819      	ldr	r1, [r3, #0]
 8006ab8:	b151      	cbz	r1, 8006ad0 <_dtoa_r+0x48>
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	604a      	str	r2, [r1, #4]
 8006abe:	2301      	movs	r3, #1
 8006ac0:	4093      	lsls	r3, r2
 8006ac2:	608b      	str	r3, [r1, #8]
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f001 f823 	bl	8007b10 <_Bfree>
 8006aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006acc:	2200      	movs	r2, #0
 8006ace:	601a      	str	r2, [r3, #0]
 8006ad0:	9b01      	ldr	r3, [sp, #4]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	bfbf      	itttt	lt
 8006ad6:	2301      	movlt	r3, #1
 8006ad8:	602b      	strlt	r3, [r5, #0]
 8006ada:	9b01      	ldrlt	r3, [sp, #4]
 8006adc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006ae0:	bfb2      	itee	lt
 8006ae2:	9301      	strlt	r3, [sp, #4]
 8006ae4:	2300      	movge	r3, #0
 8006ae6:	602b      	strge	r3, [r5, #0]
 8006ae8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006aec:	4ba8      	ldr	r3, [pc, #672]	; (8006d90 <_dtoa_r+0x308>)
 8006aee:	ea33 0308 	bics.w	r3, r3, r8
 8006af2:	d11b      	bne.n	8006b2c <_dtoa_r+0xa4>
 8006af4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006af6:	f242 730f 	movw	r3, #9999	; 0x270f
 8006afa:	6013      	str	r3, [r2, #0]
 8006afc:	9b00      	ldr	r3, [sp, #0]
 8006afe:	b923      	cbnz	r3, 8006b0a <_dtoa_r+0x82>
 8006b00:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006b04:	2800      	cmp	r0, #0
 8006b06:	f000 8578 	beq.w	80075fa <_dtoa_r+0xb72>
 8006b0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b0c:	b953      	cbnz	r3, 8006b24 <_dtoa_r+0x9c>
 8006b0e:	4ba1      	ldr	r3, [pc, #644]	; (8006d94 <_dtoa_r+0x30c>)
 8006b10:	e021      	b.n	8006b56 <_dtoa_r+0xce>
 8006b12:	4ba1      	ldr	r3, [pc, #644]	; (8006d98 <_dtoa_r+0x310>)
 8006b14:	9302      	str	r3, [sp, #8]
 8006b16:	3308      	adds	r3, #8
 8006b18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b1a:	6013      	str	r3, [r2, #0]
 8006b1c:	9802      	ldr	r0, [sp, #8]
 8006b1e:	b017      	add	sp, #92	; 0x5c
 8006b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b24:	4b9b      	ldr	r3, [pc, #620]	; (8006d94 <_dtoa_r+0x30c>)
 8006b26:	9302      	str	r3, [sp, #8]
 8006b28:	3303      	adds	r3, #3
 8006b2a:	e7f5      	b.n	8006b18 <_dtoa_r+0x90>
 8006b2c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006b30:	2200      	movs	r2, #0
 8006b32:	2300      	movs	r3, #0
 8006b34:	4630      	mov	r0, r6
 8006b36:	4639      	mov	r1, r7
 8006b38:	f7f9 ffe2 	bl	8000b00 <__aeabi_dcmpeq>
 8006b3c:	4681      	mov	r9, r0
 8006b3e:	b160      	cbz	r0, 8006b5a <_dtoa_r+0xd2>
 8006b40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b42:	2301      	movs	r3, #1
 8006b44:	6013      	str	r3, [r2, #0]
 8006b46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 8553 	beq.w	80075f4 <_dtoa_r+0xb6c>
 8006b4e:	4b93      	ldr	r3, [pc, #588]	; (8006d9c <_dtoa_r+0x314>)
 8006b50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b52:	6013      	str	r3, [r2, #0]
 8006b54:	3b01      	subs	r3, #1
 8006b56:	9302      	str	r3, [sp, #8]
 8006b58:	e7e0      	b.n	8006b1c <_dtoa_r+0x94>
 8006b5a:	aa14      	add	r2, sp, #80	; 0x50
 8006b5c:	a915      	add	r1, sp, #84	; 0x54
 8006b5e:	ec47 6b10 	vmov	d0, r6, r7
 8006b62:	4620      	mov	r0, r4
 8006b64:	f001 fa21 	bl	8007faa <__d2b>
 8006b68:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006b6c:	4682      	mov	sl, r0
 8006b6e:	2d00      	cmp	r5, #0
 8006b70:	d07e      	beq.n	8006c70 <_dtoa_r+0x1e8>
 8006b72:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b76:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006b80:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006b84:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8006b88:	2200      	movs	r2, #0
 8006b8a:	4b85      	ldr	r3, [pc, #532]	; (8006da0 <_dtoa_r+0x318>)
 8006b8c:	f7f9 fb9c 	bl	80002c8 <__aeabi_dsub>
 8006b90:	a379      	add	r3, pc, #484	; (adr r3, 8006d78 <_dtoa_r+0x2f0>)
 8006b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b96:	f7f9 fd4b 	bl	8000630 <__aeabi_dmul>
 8006b9a:	a379      	add	r3, pc, #484	; (adr r3, 8006d80 <_dtoa_r+0x2f8>)
 8006b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba0:	f7f9 fb94 	bl	80002cc <__adddf3>
 8006ba4:	4606      	mov	r6, r0
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	460f      	mov	r7, r1
 8006baa:	f7f9 fcdb 	bl	8000564 <__aeabi_i2d>
 8006bae:	a376      	add	r3, pc, #472	; (adr r3, 8006d88 <_dtoa_r+0x300>)
 8006bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb4:	f7f9 fd3c 	bl	8000630 <__aeabi_dmul>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	460b      	mov	r3, r1
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	4639      	mov	r1, r7
 8006bc0:	f7f9 fb84 	bl	80002cc <__adddf3>
 8006bc4:	4606      	mov	r6, r0
 8006bc6:	460f      	mov	r7, r1
 8006bc8:	f7f9 ffe2 	bl	8000b90 <__aeabi_d2iz>
 8006bcc:	2200      	movs	r2, #0
 8006bce:	4683      	mov	fp, r0
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	4639      	mov	r1, r7
 8006bd6:	f7f9 ff9d 	bl	8000b14 <__aeabi_dcmplt>
 8006bda:	b158      	cbz	r0, 8006bf4 <_dtoa_r+0x16c>
 8006bdc:	4658      	mov	r0, fp
 8006bde:	f7f9 fcc1 	bl	8000564 <__aeabi_i2d>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	4630      	mov	r0, r6
 8006be8:	4639      	mov	r1, r7
 8006bea:	f7f9 ff89 	bl	8000b00 <__aeabi_dcmpeq>
 8006bee:	b908      	cbnz	r0, 8006bf4 <_dtoa_r+0x16c>
 8006bf0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006bf4:	f1bb 0f16 	cmp.w	fp, #22
 8006bf8:	d859      	bhi.n	8006cae <_dtoa_r+0x226>
 8006bfa:	496a      	ldr	r1, [pc, #424]	; (8006da4 <_dtoa_r+0x31c>)
 8006bfc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006c00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c08:	f7f9 ffa2 	bl	8000b50 <__aeabi_dcmpgt>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	d050      	beq.n	8006cb2 <_dtoa_r+0x22a>
 8006c10:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c14:	2300      	movs	r3, #0
 8006c16:	930e      	str	r3, [sp, #56]	; 0x38
 8006c18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c1a:	1b5d      	subs	r5, r3, r5
 8006c1c:	1e6b      	subs	r3, r5, #1
 8006c1e:	9306      	str	r3, [sp, #24]
 8006c20:	bf45      	ittet	mi
 8006c22:	f1c5 0301 	rsbmi	r3, r5, #1
 8006c26:	9305      	strmi	r3, [sp, #20]
 8006c28:	2300      	movpl	r3, #0
 8006c2a:	2300      	movmi	r3, #0
 8006c2c:	bf4c      	ite	mi
 8006c2e:	9306      	strmi	r3, [sp, #24]
 8006c30:	9305      	strpl	r3, [sp, #20]
 8006c32:	f1bb 0f00 	cmp.w	fp, #0
 8006c36:	db3e      	blt.n	8006cb6 <_dtoa_r+0x22e>
 8006c38:	9b06      	ldr	r3, [sp, #24]
 8006c3a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006c3e:	445b      	add	r3, fp
 8006c40:	9306      	str	r3, [sp, #24]
 8006c42:	2300      	movs	r3, #0
 8006c44:	9308      	str	r3, [sp, #32]
 8006c46:	9b07      	ldr	r3, [sp, #28]
 8006c48:	2b09      	cmp	r3, #9
 8006c4a:	f200 80af 	bhi.w	8006dac <_dtoa_r+0x324>
 8006c4e:	2b05      	cmp	r3, #5
 8006c50:	bfc4      	itt	gt
 8006c52:	3b04      	subgt	r3, #4
 8006c54:	9307      	strgt	r3, [sp, #28]
 8006c56:	9b07      	ldr	r3, [sp, #28]
 8006c58:	f1a3 0302 	sub.w	r3, r3, #2
 8006c5c:	bfcc      	ite	gt
 8006c5e:	2600      	movgt	r6, #0
 8006c60:	2601      	movle	r6, #1
 8006c62:	2b03      	cmp	r3, #3
 8006c64:	f200 80ae 	bhi.w	8006dc4 <_dtoa_r+0x33c>
 8006c68:	e8df f003 	tbb	[pc, r3]
 8006c6c:	772f8482 	.word	0x772f8482
 8006c70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c72:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8006c74:	441d      	add	r5, r3
 8006c76:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c7a:	2b20      	cmp	r3, #32
 8006c7c:	dd11      	ble.n	8006ca2 <_dtoa_r+0x21a>
 8006c7e:	9a00      	ldr	r2, [sp, #0]
 8006c80:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006c84:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006c88:	fa22 f000 	lsr.w	r0, r2, r0
 8006c8c:	fa08 f303 	lsl.w	r3, r8, r3
 8006c90:	4318      	orrs	r0, r3
 8006c92:	f7f9 fc57 	bl	8000544 <__aeabi_ui2d>
 8006c96:	2301      	movs	r3, #1
 8006c98:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006c9c:	3d01      	subs	r5, #1
 8006c9e:	9312      	str	r3, [sp, #72]	; 0x48
 8006ca0:	e772      	b.n	8006b88 <_dtoa_r+0x100>
 8006ca2:	f1c3 0020 	rsb	r0, r3, #32
 8006ca6:	9b00      	ldr	r3, [sp, #0]
 8006ca8:	fa03 f000 	lsl.w	r0, r3, r0
 8006cac:	e7f1      	b.n	8006c92 <_dtoa_r+0x20a>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e7b1      	b.n	8006c16 <_dtoa_r+0x18e>
 8006cb2:	900e      	str	r0, [sp, #56]	; 0x38
 8006cb4:	e7b0      	b.n	8006c18 <_dtoa_r+0x190>
 8006cb6:	9b05      	ldr	r3, [sp, #20]
 8006cb8:	eba3 030b 	sub.w	r3, r3, fp
 8006cbc:	9305      	str	r3, [sp, #20]
 8006cbe:	f1cb 0300 	rsb	r3, fp, #0
 8006cc2:	9308      	str	r3, [sp, #32]
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cc8:	e7bd      	b.n	8006c46 <_dtoa_r+0x1be>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8006cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	dd7a      	ble.n	8006dca <_dtoa_r+0x342>
 8006cd4:	9304      	str	r3, [sp, #16]
 8006cd6:	9303      	str	r3, [sp, #12]
 8006cd8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006cda:	2200      	movs	r2, #0
 8006cdc:	606a      	str	r2, [r5, #4]
 8006cde:	2104      	movs	r1, #4
 8006ce0:	f101 0214 	add.w	r2, r1, #20
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d975      	bls.n	8006dd4 <_dtoa_r+0x34c>
 8006ce8:	6869      	ldr	r1, [r5, #4]
 8006cea:	4620      	mov	r0, r4
 8006cec:	f000 fedc 	bl	8007aa8 <_Balloc>
 8006cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cf2:	6028      	str	r0, [r5, #0]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	9302      	str	r3, [sp, #8]
 8006cf8:	9b03      	ldr	r3, [sp, #12]
 8006cfa:	2b0e      	cmp	r3, #14
 8006cfc:	f200 80e5 	bhi.w	8006eca <_dtoa_r+0x442>
 8006d00:	2e00      	cmp	r6, #0
 8006d02:	f000 80e2 	beq.w	8006eca <_dtoa_r+0x442>
 8006d06:	ed9d 7b00 	vldr	d7, [sp]
 8006d0a:	f1bb 0f00 	cmp.w	fp, #0
 8006d0e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8006d12:	dd74      	ble.n	8006dfe <_dtoa_r+0x376>
 8006d14:	4a23      	ldr	r2, [pc, #140]	; (8006da4 <_dtoa_r+0x31c>)
 8006d16:	f00b 030f 	and.w	r3, fp, #15
 8006d1a:	ea4f 162b 	mov.w	r6, fp, asr #4
 8006d1e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d22:	06f0      	lsls	r0, r6, #27
 8006d24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d28:	d559      	bpl.n	8006dde <_dtoa_r+0x356>
 8006d2a:	4b1f      	ldr	r3, [pc, #124]	; (8006da8 <_dtoa_r+0x320>)
 8006d2c:	ec51 0b17 	vmov	r0, r1, d7
 8006d30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d34:	f7f9 fda6 	bl	8000884 <__aeabi_ddiv>
 8006d38:	e9cd 0100 	strd	r0, r1, [sp]
 8006d3c:	f006 060f 	and.w	r6, r6, #15
 8006d40:	2503      	movs	r5, #3
 8006d42:	4f19      	ldr	r7, [pc, #100]	; (8006da8 <_dtoa_r+0x320>)
 8006d44:	2e00      	cmp	r6, #0
 8006d46:	d14c      	bne.n	8006de2 <_dtoa_r+0x35a>
 8006d48:	4642      	mov	r2, r8
 8006d4a:	464b      	mov	r3, r9
 8006d4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d50:	f7f9 fd98 	bl	8000884 <__aeabi_ddiv>
 8006d54:	e9cd 0100 	strd	r0, r1, [sp]
 8006d58:	e06a      	b.n	8006e30 <_dtoa_r+0x3a8>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d60:	445b      	add	r3, fp
 8006d62:	9304      	str	r3, [sp, #16]
 8006d64:	3301      	adds	r3, #1
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	9303      	str	r3, [sp, #12]
 8006d6a:	bfb8      	it	lt
 8006d6c:	2301      	movlt	r3, #1
 8006d6e:	e7b3      	b.n	8006cd8 <_dtoa_r+0x250>
 8006d70:	2300      	movs	r3, #0
 8006d72:	e7ab      	b.n	8006ccc <_dtoa_r+0x244>
 8006d74:	2300      	movs	r3, #0
 8006d76:	e7f1      	b.n	8006d5c <_dtoa_r+0x2d4>
 8006d78:	636f4361 	.word	0x636f4361
 8006d7c:	3fd287a7 	.word	0x3fd287a7
 8006d80:	8b60c8b3 	.word	0x8b60c8b3
 8006d84:	3fc68a28 	.word	0x3fc68a28
 8006d88:	509f79fb 	.word	0x509f79fb
 8006d8c:	3fd34413 	.word	0x3fd34413
 8006d90:	7ff00000 	.word	0x7ff00000
 8006d94:	08008849 	.word	0x08008849
 8006d98:	08008840 	.word	0x08008840
 8006d9c:	0800881f 	.word	0x0800881f
 8006da0:	3ff80000 	.word	0x3ff80000
 8006da4:	08008880 	.word	0x08008880
 8006da8:	08008858 	.word	0x08008858
 8006dac:	2601      	movs	r6, #1
 8006dae:	2300      	movs	r3, #0
 8006db0:	9307      	str	r3, [sp, #28]
 8006db2:	9609      	str	r6, [sp, #36]	; 0x24
 8006db4:	f04f 33ff 	mov.w	r3, #4294967295
 8006db8:	9304      	str	r3, [sp, #16]
 8006dba:	9303      	str	r3, [sp, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	2312      	movs	r3, #18
 8006dc0:	920a      	str	r2, [sp, #40]	; 0x28
 8006dc2:	e789      	b.n	8006cd8 <_dtoa_r+0x250>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006dc8:	e7f4      	b.n	8006db4 <_dtoa_r+0x32c>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	9304      	str	r3, [sp, #16]
 8006dce:	9303      	str	r3, [sp, #12]
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	e7f5      	b.n	8006dc0 <_dtoa_r+0x338>
 8006dd4:	686a      	ldr	r2, [r5, #4]
 8006dd6:	3201      	adds	r2, #1
 8006dd8:	606a      	str	r2, [r5, #4]
 8006dda:	0049      	lsls	r1, r1, #1
 8006ddc:	e780      	b.n	8006ce0 <_dtoa_r+0x258>
 8006dde:	2502      	movs	r5, #2
 8006de0:	e7af      	b.n	8006d42 <_dtoa_r+0x2ba>
 8006de2:	07f1      	lsls	r1, r6, #31
 8006de4:	d508      	bpl.n	8006df8 <_dtoa_r+0x370>
 8006de6:	4640      	mov	r0, r8
 8006de8:	4649      	mov	r1, r9
 8006dea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dee:	f7f9 fc1f 	bl	8000630 <__aeabi_dmul>
 8006df2:	3501      	adds	r5, #1
 8006df4:	4680      	mov	r8, r0
 8006df6:	4689      	mov	r9, r1
 8006df8:	1076      	asrs	r6, r6, #1
 8006dfa:	3708      	adds	r7, #8
 8006dfc:	e7a2      	b.n	8006d44 <_dtoa_r+0x2bc>
 8006dfe:	f000 809d 	beq.w	8006f3c <_dtoa_r+0x4b4>
 8006e02:	f1cb 0600 	rsb	r6, fp, #0
 8006e06:	4b9f      	ldr	r3, [pc, #636]	; (8007084 <_dtoa_r+0x5fc>)
 8006e08:	4f9f      	ldr	r7, [pc, #636]	; (8007088 <_dtoa_r+0x600>)
 8006e0a:	f006 020f 	and.w	r2, r6, #15
 8006e0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e1a:	f7f9 fc09 	bl	8000630 <__aeabi_dmul>
 8006e1e:	e9cd 0100 	strd	r0, r1, [sp]
 8006e22:	1136      	asrs	r6, r6, #4
 8006e24:	2300      	movs	r3, #0
 8006e26:	2502      	movs	r5, #2
 8006e28:	2e00      	cmp	r6, #0
 8006e2a:	d17c      	bne.n	8006f26 <_dtoa_r+0x49e>
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d191      	bne.n	8006d54 <_dtoa_r+0x2cc>
 8006e30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f000 8084 	beq.w	8006f40 <_dtoa_r+0x4b8>
 8006e38:	e9dd 8900 	ldrd	r8, r9, [sp]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	4b93      	ldr	r3, [pc, #588]	; (800708c <_dtoa_r+0x604>)
 8006e40:	4640      	mov	r0, r8
 8006e42:	4649      	mov	r1, r9
 8006e44:	f7f9 fe66 	bl	8000b14 <__aeabi_dcmplt>
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	d079      	beq.n	8006f40 <_dtoa_r+0x4b8>
 8006e4c:	9b03      	ldr	r3, [sp, #12]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d076      	beq.n	8006f40 <_dtoa_r+0x4b8>
 8006e52:	9b04      	ldr	r3, [sp, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	dd34      	ble.n	8006ec2 <_dtoa_r+0x43a>
 8006e58:	2200      	movs	r2, #0
 8006e5a:	4b8d      	ldr	r3, [pc, #564]	; (8007090 <_dtoa_r+0x608>)
 8006e5c:	4640      	mov	r0, r8
 8006e5e:	4649      	mov	r1, r9
 8006e60:	f7f9 fbe6 	bl	8000630 <__aeabi_dmul>
 8006e64:	e9cd 0100 	strd	r0, r1, [sp]
 8006e68:	9e04      	ldr	r6, [sp, #16]
 8006e6a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006e6e:	3501      	adds	r5, #1
 8006e70:	4628      	mov	r0, r5
 8006e72:	f7f9 fb77 	bl	8000564 <__aeabi_i2d>
 8006e76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e7a:	f7f9 fbd9 	bl	8000630 <__aeabi_dmul>
 8006e7e:	2200      	movs	r2, #0
 8006e80:	4b84      	ldr	r3, [pc, #528]	; (8007094 <_dtoa_r+0x60c>)
 8006e82:	f7f9 fa23 	bl	80002cc <__adddf3>
 8006e86:	4680      	mov	r8, r0
 8006e88:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006e8c:	2e00      	cmp	r6, #0
 8006e8e:	d15a      	bne.n	8006f46 <_dtoa_r+0x4be>
 8006e90:	2200      	movs	r2, #0
 8006e92:	4b81      	ldr	r3, [pc, #516]	; (8007098 <_dtoa_r+0x610>)
 8006e94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e98:	f7f9 fa16 	bl	80002c8 <__aeabi_dsub>
 8006e9c:	4642      	mov	r2, r8
 8006e9e:	464b      	mov	r3, r9
 8006ea0:	e9cd 0100 	strd	r0, r1, [sp]
 8006ea4:	f7f9 fe54 	bl	8000b50 <__aeabi_dcmpgt>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	f040 829b 	bne.w	80073e4 <_dtoa_r+0x95c>
 8006eae:	4642      	mov	r2, r8
 8006eb0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006eb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006eb8:	f7f9 fe2c 	bl	8000b14 <__aeabi_dcmplt>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	f040 828f 	bne.w	80073e0 <_dtoa_r+0x958>
 8006ec2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006ec6:	e9cd 2300 	strd	r2, r3, [sp]
 8006eca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f2c0 8150 	blt.w	8007172 <_dtoa_r+0x6ea>
 8006ed2:	f1bb 0f0e 	cmp.w	fp, #14
 8006ed6:	f300 814c 	bgt.w	8007172 <_dtoa_r+0x6ea>
 8006eda:	4b6a      	ldr	r3, [pc, #424]	; (8007084 <_dtoa_r+0x5fc>)
 8006edc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006ee0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f280 80da 	bge.w	80070a0 <_dtoa_r+0x618>
 8006eec:	9b03      	ldr	r3, [sp, #12]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f300 80d6 	bgt.w	80070a0 <_dtoa_r+0x618>
 8006ef4:	f040 8273 	bne.w	80073de <_dtoa_r+0x956>
 8006ef8:	2200      	movs	r2, #0
 8006efa:	4b67      	ldr	r3, [pc, #412]	; (8007098 <_dtoa_r+0x610>)
 8006efc:	4640      	mov	r0, r8
 8006efe:	4649      	mov	r1, r9
 8006f00:	f7f9 fb96 	bl	8000630 <__aeabi_dmul>
 8006f04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f08:	f7f9 fe18 	bl	8000b3c <__aeabi_dcmpge>
 8006f0c:	9e03      	ldr	r6, [sp, #12]
 8006f0e:	4637      	mov	r7, r6
 8006f10:	2800      	cmp	r0, #0
 8006f12:	f040 824a 	bne.w	80073aa <_dtoa_r+0x922>
 8006f16:	9b02      	ldr	r3, [sp, #8]
 8006f18:	9a02      	ldr	r2, [sp, #8]
 8006f1a:	1c5d      	adds	r5, r3, #1
 8006f1c:	2331      	movs	r3, #49	; 0x31
 8006f1e:	7013      	strb	r3, [r2, #0]
 8006f20:	f10b 0b01 	add.w	fp, fp, #1
 8006f24:	e245      	b.n	80073b2 <_dtoa_r+0x92a>
 8006f26:	07f2      	lsls	r2, r6, #31
 8006f28:	d505      	bpl.n	8006f36 <_dtoa_r+0x4ae>
 8006f2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f2e:	f7f9 fb7f 	bl	8000630 <__aeabi_dmul>
 8006f32:	3501      	adds	r5, #1
 8006f34:	2301      	movs	r3, #1
 8006f36:	1076      	asrs	r6, r6, #1
 8006f38:	3708      	adds	r7, #8
 8006f3a:	e775      	b.n	8006e28 <_dtoa_r+0x3a0>
 8006f3c:	2502      	movs	r5, #2
 8006f3e:	e777      	b.n	8006e30 <_dtoa_r+0x3a8>
 8006f40:	465f      	mov	r7, fp
 8006f42:	9e03      	ldr	r6, [sp, #12]
 8006f44:	e794      	b.n	8006e70 <_dtoa_r+0x3e8>
 8006f46:	9a02      	ldr	r2, [sp, #8]
 8006f48:	4b4e      	ldr	r3, [pc, #312]	; (8007084 <_dtoa_r+0x5fc>)
 8006f4a:	4432      	add	r2, r6
 8006f4c:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f50:	1e71      	subs	r1, r6, #1
 8006f52:	2a00      	cmp	r2, #0
 8006f54:	d048      	beq.n	8006fe8 <_dtoa_r+0x560>
 8006f56:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	2000      	movs	r0, #0
 8006f60:	494e      	ldr	r1, [pc, #312]	; (800709c <_dtoa_r+0x614>)
 8006f62:	f7f9 fc8f 	bl	8000884 <__aeabi_ddiv>
 8006f66:	4642      	mov	r2, r8
 8006f68:	464b      	mov	r3, r9
 8006f6a:	f7f9 f9ad 	bl	80002c8 <__aeabi_dsub>
 8006f6e:	9d02      	ldr	r5, [sp, #8]
 8006f70:	4680      	mov	r8, r0
 8006f72:	4689      	mov	r9, r1
 8006f74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f78:	f7f9 fe0a 	bl	8000b90 <__aeabi_d2iz>
 8006f7c:	4606      	mov	r6, r0
 8006f7e:	f7f9 faf1 	bl	8000564 <__aeabi_i2d>
 8006f82:	4602      	mov	r2, r0
 8006f84:	460b      	mov	r3, r1
 8006f86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f8a:	f7f9 f99d 	bl	80002c8 <__aeabi_dsub>
 8006f8e:	3630      	adds	r6, #48	; 0x30
 8006f90:	f805 6b01 	strb.w	r6, [r5], #1
 8006f94:	4642      	mov	r2, r8
 8006f96:	464b      	mov	r3, r9
 8006f98:	e9cd 0100 	strd	r0, r1, [sp]
 8006f9c:	f7f9 fdba 	bl	8000b14 <__aeabi_dcmplt>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d165      	bne.n	8007070 <_dtoa_r+0x5e8>
 8006fa4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fa8:	2000      	movs	r0, #0
 8006faa:	4938      	ldr	r1, [pc, #224]	; (800708c <_dtoa_r+0x604>)
 8006fac:	f7f9 f98c 	bl	80002c8 <__aeabi_dsub>
 8006fb0:	4642      	mov	r2, r8
 8006fb2:	464b      	mov	r3, r9
 8006fb4:	f7f9 fdae 	bl	8000b14 <__aeabi_dcmplt>
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	f040 80ba 	bne.w	8007132 <_dtoa_r+0x6aa>
 8006fbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fc0:	429d      	cmp	r5, r3
 8006fc2:	f43f af7e 	beq.w	8006ec2 <_dtoa_r+0x43a>
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	4b31      	ldr	r3, [pc, #196]	; (8007090 <_dtoa_r+0x608>)
 8006fca:	4640      	mov	r0, r8
 8006fcc:	4649      	mov	r1, r9
 8006fce:	f7f9 fb2f 	bl	8000630 <__aeabi_dmul>
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	4680      	mov	r8, r0
 8006fd6:	4689      	mov	r9, r1
 8006fd8:	4b2d      	ldr	r3, [pc, #180]	; (8007090 <_dtoa_r+0x608>)
 8006fda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fde:	f7f9 fb27 	bl	8000630 <__aeabi_dmul>
 8006fe2:	e9cd 0100 	strd	r0, r1, [sp]
 8006fe6:	e7c5      	b.n	8006f74 <_dtoa_r+0x4ec>
 8006fe8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006fec:	4642      	mov	r2, r8
 8006fee:	464b      	mov	r3, r9
 8006ff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ff4:	f7f9 fb1c 	bl	8000630 <__aeabi_dmul>
 8006ff8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006ffc:	9d02      	ldr	r5, [sp, #8]
 8006ffe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007002:	f7f9 fdc5 	bl	8000b90 <__aeabi_d2iz>
 8007006:	4606      	mov	r6, r0
 8007008:	f7f9 faac 	bl	8000564 <__aeabi_i2d>
 800700c:	3630      	adds	r6, #48	; 0x30
 800700e:	4602      	mov	r2, r0
 8007010:	460b      	mov	r3, r1
 8007012:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007016:	f7f9 f957 	bl	80002c8 <__aeabi_dsub>
 800701a:	f805 6b01 	strb.w	r6, [r5], #1
 800701e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007020:	42ab      	cmp	r3, r5
 8007022:	4680      	mov	r8, r0
 8007024:	4689      	mov	r9, r1
 8007026:	f04f 0200 	mov.w	r2, #0
 800702a:	d125      	bne.n	8007078 <_dtoa_r+0x5f0>
 800702c:	4b1b      	ldr	r3, [pc, #108]	; (800709c <_dtoa_r+0x614>)
 800702e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007032:	f7f9 f94b 	bl	80002cc <__adddf3>
 8007036:	4602      	mov	r2, r0
 8007038:	460b      	mov	r3, r1
 800703a:	4640      	mov	r0, r8
 800703c:	4649      	mov	r1, r9
 800703e:	f7f9 fd87 	bl	8000b50 <__aeabi_dcmpgt>
 8007042:	2800      	cmp	r0, #0
 8007044:	d175      	bne.n	8007132 <_dtoa_r+0x6aa>
 8007046:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800704a:	2000      	movs	r0, #0
 800704c:	4913      	ldr	r1, [pc, #76]	; (800709c <_dtoa_r+0x614>)
 800704e:	f7f9 f93b 	bl	80002c8 <__aeabi_dsub>
 8007052:	4602      	mov	r2, r0
 8007054:	460b      	mov	r3, r1
 8007056:	4640      	mov	r0, r8
 8007058:	4649      	mov	r1, r9
 800705a:	f7f9 fd5b 	bl	8000b14 <__aeabi_dcmplt>
 800705e:	2800      	cmp	r0, #0
 8007060:	f43f af2f 	beq.w	8006ec2 <_dtoa_r+0x43a>
 8007064:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007068:	2b30      	cmp	r3, #48	; 0x30
 800706a:	f105 32ff 	add.w	r2, r5, #4294967295
 800706e:	d001      	beq.n	8007074 <_dtoa_r+0x5ec>
 8007070:	46bb      	mov	fp, r7
 8007072:	e04d      	b.n	8007110 <_dtoa_r+0x688>
 8007074:	4615      	mov	r5, r2
 8007076:	e7f5      	b.n	8007064 <_dtoa_r+0x5dc>
 8007078:	4b05      	ldr	r3, [pc, #20]	; (8007090 <_dtoa_r+0x608>)
 800707a:	f7f9 fad9 	bl	8000630 <__aeabi_dmul>
 800707e:	e9cd 0100 	strd	r0, r1, [sp]
 8007082:	e7bc      	b.n	8006ffe <_dtoa_r+0x576>
 8007084:	08008880 	.word	0x08008880
 8007088:	08008858 	.word	0x08008858
 800708c:	3ff00000 	.word	0x3ff00000
 8007090:	40240000 	.word	0x40240000
 8007094:	401c0000 	.word	0x401c0000
 8007098:	40140000 	.word	0x40140000
 800709c:	3fe00000 	.word	0x3fe00000
 80070a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80070a4:	9d02      	ldr	r5, [sp, #8]
 80070a6:	4642      	mov	r2, r8
 80070a8:	464b      	mov	r3, r9
 80070aa:	4630      	mov	r0, r6
 80070ac:	4639      	mov	r1, r7
 80070ae:	f7f9 fbe9 	bl	8000884 <__aeabi_ddiv>
 80070b2:	f7f9 fd6d 	bl	8000b90 <__aeabi_d2iz>
 80070b6:	9000      	str	r0, [sp, #0]
 80070b8:	f7f9 fa54 	bl	8000564 <__aeabi_i2d>
 80070bc:	4642      	mov	r2, r8
 80070be:	464b      	mov	r3, r9
 80070c0:	f7f9 fab6 	bl	8000630 <__aeabi_dmul>
 80070c4:	4602      	mov	r2, r0
 80070c6:	460b      	mov	r3, r1
 80070c8:	4630      	mov	r0, r6
 80070ca:	4639      	mov	r1, r7
 80070cc:	f7f9 f8fc 	bl	80002c8 <__aeabi_dsub>
 80070d0:	9e00      	ldr	r6, [sp, #0]
 80070d2:	9f03      	ldr	r7, [sp, #12]
 80070d4:	3630      	adds	r6, #48	; 0x30
 80070d6:	f805 6b01 	strb.w	r6, [r5], #1
 80070da:	9e02      	ldr	r6, [sp, #8]
 80070dc:	1bae      	subs	r6, r5, r6
 80070de:	42b7      	cmp	r7, r6
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	d138      	bne.n	8007158 <_dtoa_r+0x6d0>
 80070e6:	f7f9 f8f1 	bl	80002cc <__adddf3>
 80070ea:	4606      	mov	r6, r0
 80070ec:	460f      	mov	r7, r1
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	4640      	mov	r0, r8
 80070f4:	4649      	mov	r1, r9
 80070f6:	f7f9 fd0d 	bl	8000b14 <__aeabi_dcmplt>
 80070fa:	b9c8      	cbnz	r0, 8007130 <_dtoa_r+0x6a8>
 80070fc:	4632      	mov	r2, r6
 80070fe:	463b      	mov	r3, r7
 8007100:	4640      	mov	r0, r8
 8007102:	4649      	mov	r1, r9
 8007104:	f7f9 fcfc 	bl	8000b00 <__aeabi_dcmpeq>
 8007108:	b110      	cbz	r0, 8007110 <_dtoa_r+0x688>
 800710a:	9b00      	ldr	r3, [sp, #0]
 800710c:	07db      	lsls	r3, r3, #31
 800710e:	d40f      	bmi.n	8007130 <_dtoa_r+0x6a8>
 8007110:	4651      	mov	r1, sl
 8007112:	4620      	mov	r0, r4
 8007114:	f000 fcfc 	bl	8007b10 <_Bfree>
 8007118:	2300      	movs	r3, #0
 800711a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800711c:	702b      	strb	r3, [r5, #0]
 800711e:	f10b 0301 	add.w	r3, fp, #1
 8007122:	6013      	str	r3, [r2, #0]
 8007124:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007126:	2b00      	cmp	r3, #0
 8007128:	f43f acf8 	beq.w	8006b1c <_dtoa_r+0x94>
 800712c:	601d      	str	r5, [r3, #0]
 800712e:	e4f5      	b.n	8006b1c <_dtoa_r+0x94>
 8007130:	465f      	mov	r7, fp
 8007132:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007136:	2a39      	cmp	r2, #57	; 0x39
 8007138:	f105 33ff 	add.w	r3, r5, #4294967295
 800713c:	d106      	bne.n	800714c <_dtoa_r+0x6c4>
 800713e:	9a02      	ldr	r2, [sp, #8]
 8007140:	429a      	cmp	r2, r3
 8007142:	d107      	bne.n	8007154 <_dtoa_r+0x6cc>
 8007144:	2330      	movs	r3, #48	; 0x30
 8007146:	7013      	strb	r3, [r2, #0]
 8007148:	3701      	adds	r7, #1
 800714a:	4613      	mov	r3, r2
 800714c:	781a      	ldrb	r2, [r3, #0]
 800714e:	3201      	adds	r2, #1
 8007150:	701a      	strb	r2, [r3, #0]
 8007152:	e78d      	b.n	8007070 <_dtoa_r+0x5e8>
 8007154:	461d      	mov	r5, r3
 8007156:	e7ec      	b.n	8007132 <_dtoa_r+0x6aa>
 8007158:	2200      	movs	r2, #0
 800715a:	4ba4      	ldr	r3, [pc, #656]	; (80073ec <_dtoa_r+0x964>)
 800715c:	f7f9 fa68 	bl	8000630 <__aeabi_dmul>
 8007160:	2200      	movs	r2, #0
 8007162:	2300      	movs	r3, #0
 8007164:	4606      	mov	r6, r0
 8007166:	460f      	mov	r7, r1
 8007168:	f7f9 fcca 	bl	8000b00 <__aeabi_dcmpeq>
 800716c:	2800      	cmp	r0, #0
 800716e:	d09a      	beq.n	80070a6 <_dtoa_r+0x61e>
 8007170:	e7ce      	b.n	8007110 <_dtoa_r+0x688>
 8007172:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007174:	2a00      	cmp	r2, #0
 8007176:	f000 80cd 	beq.w	8007314 <_dtoa_r+0x88c>
 800717a:	9a07      	ldr	r2, [sp, #28]
 800717c:	2a01      	cmp	r2, #1
 800717e:	f300 80af 	bgt.w	80072e0 <_dtoa_r+0x858>
 8007182:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007184:	2a00      	cmp	r2, #0
 8007186:	f000 80a7 	beq.w	80072d8 <_dtoa_r+0x850>
 800718a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800718e:	9e08      	ldr	r6, [sp, #32]
 8007190:	9d05      	ldr	r5, [sp, #20]
 8007192:	9a05      	ldr	r2, [sp, #20]
 8007194:	441a      	add	r2, r3
 8007196:	9205      	str	r2, [sp, #20]
 8007198:	9a06      	ldr	r2, [sp, #24]
 800719a:	2101      	movs	r1, #1
 800719c:	441a      	add	r2, r3
 800719e:	4620      	mov	r0, r4
 80071a0:	9206      	str	r2, [sp, #24]
 80071a2:	f000 fd55 	bl	8007c50 <__i2b>
 80071a6:	4607      	mov	r7, r0
 80071a8:	2d00      	cmp	r5, #0
 80071aa:	dd0c      	ble.n	80071c6 <_dtoa_r+0x73e>
 80071ac:	9b06      	ldr	r3, [sp, #24]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	dd09      	ble.n	80071c6 <_dtoa_r+0x73e>
 80071b2:	42ab      	cmp	r3, r5
 80071b4:	9a05      	ldr	r2, [sp, #20]
 80071b6:	bfa8      	it	ge
 80071b8:	462b      	movge	r3, r5
 80071ba:	1ad2      	subs	r2, r2, r3
 80071bc:	9205      	str	r2, [sp, #20]
 80071be:	9a06      	ldr	r2, [sp, #24]
 80071c0:	1aed      	subs	r5, r5, r3
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	9306      	str	r3, [sp, #24]
 80071c6:	9b08      	ldr	r3, [sp, #32]
 80071c8:	b1f3      	cbz	r3, 8007208 <_dtoa_r+0x780>
 80071ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	f000 80a5 	beq.w	800731c <_dtoa_r+0x894>
 80071d2:	2e00      	cmp	r6, #0
 80071d4:	dd10      	ble.n	80071f8 <_dtoa_r+0x770>
 80071d6:	4639      	mov	r1, r7
 80071d8:	4632      	mov	r2, r6
 80071da:	4620      	mov	r0, r4
 80071dc:	f000 fdce 	bl	8007d7c <__pow5mult>
 80071e0:	4652      	mov	r2, sl
 80071e2:	4601      	mov	r1, r0
 80071e4:	4607      	mov	r7, r0
 80071e6:	4620      	mov	r0, r4
 80071e8:	f000 fd3b 	bl	8007c62 <__multiply>
 80071ec:	4651      	mov	r1, sl
 80071ee:	4680      	mov	r8, r0
 80071f0:	4620      	mov	r0, r4
 80071f2:	f000 fc8d 	bl	8007b10 <_Bfree>
 80071f6:	46c2      	mov	sl, r8
 80071f8:	9b08      	ldr	r3, [sp, #32]
 80071fa:	1b9a      	subs	r2, r3, r6
 80071fc:	d004      	beq.n	8007208 <_dtoa_r+0x780>
 80071fe:	4651      	mov	r1, sl
 8007200:	4620      	mov	r0, r4
 8007202:	f000 fdbb 	bl	8007d7c <__pow5mult>
 8007206:	4682      	mov	sl, r0
 8007208:	2101      	movs	r1, #1
 800720a:	4620      	mov	r0, r4
 800720c:	f000 fd20 	bl	8007c50 <__i2b>
 8007210:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007212:	2b00      	cmp	r3, #0
 8007214:	4606      	mov	r6, r0
 8007216:	f340 8083 	ble.w	8007320 <_dtoa_r+0x898>
 800721a:	461a      	mov	r2, r3
 800721c:	4601      	mov	r1, r0
 800721e:	4620      	mov	r0, r4
 8007220:	f000 fdac 	bl	8007d7c <__pow5mult>
 8007224:	9b07      	ldr	r3, [sp, #28]
 8007226:	2b01      	cmp	r3, #1
 8007228:	4606      	mov	r6, r0
 800722a:	dd7c      	ble.n	8007326 <_dtoa_r+0x89e>
 800722c:	f04f 0800 	mov.w	r8, #0
 8007230:	6933      	ldr	r3, [r6, #16]
 8007232:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007236:	6918      	ldr	r0, [r3, #16]
 8007238:	f000 fcbc 	bl	8007bb4 <__hi0bits>
 800723c:	f1c0 0020 	rsb	r0, r0, #32
 8007240:	9b06      	ldr	r3, [sp, #24]
 8007242:	4418      	add	r0, r3
 8007244:	f010 001f 	ands.w	r0, r0, #31
 8007248:	f000 8096 	beq.w	8007378 <_dtoa_r+0x8f0>
 800724c:	f1c0 0320 	rsb	r3, r0, #32
 8007250:	2b04      	cmp	r3, #4
 8007252:	f340 8087 	ble.w	8007364 <_dtoa_r+0x8dc>
 8007256:	9b05      	ldr	r3, [sp, #20]
 8007258:	f1c0 001c 	rsb	r0, r0, #28
 800725c:	4403      	add	r3, r0
 800725e:	9305      	str	r3, [sp, #20]
 8007260:	9b06      	ldr	r3, [sp, #24]
 8007262:	4405      	add	r5, r0
 8007264:	4403      	add	r3, r0
 8007266:	9306      	str	r3, [sp, #24]
 8007268:	9b05      	ldr	r3, [sp, #20]
 800726a:	2b00      	cmp	r3, #0
 800726c:	dd05      	ble.n	800727a <_dtoa_r+0x7f2>
 800726e:	4651      	mov	r1, sl
 8007270:	461a      	mov	r2, r3
 8007272:	4620      	mov	r0, r4
 8007274:	f000 fdd0 	bl	8007e18 <__lshift>
 8007278:	4682      	mov	sl, r0
 800727a:	9b06      	ldr	r3, [sp, #24]
 800727c:	2b00      	cmp	r3, #0
 800727e:	dd05      	ble.n	800728c <_dtoa_r+0x804>
 8007280:	4631      	mov	r1, r6
 8007282:	461a      	mov	r2, r3
 8007284:	4620      	mov	r0, r4
 8007286:	f000 fdc7 	bl	8007e18 <__lshift>
 800728a:	4606      	mov	r6, r0
 800728c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800728e:	2b00      	cmp	r3, #0
 8007290:	d074      	beq.n	800737c <_dtoa_r+0x8f4>
 8007292:	4631      	mov	r1, r6
 8007294:	4650      	mov	r0, sl
 8007296:	f000 fe10 	bl	8007eba <__mcmp>
 800729a:	2800      	cmp	r0, #0
 800729c:	da6e      	bge.n	800737c <_dtoa_r+0x8f4>
 800729e:	2300      	movs	r3, #0
 80072a0:	4651      	mov	r1, sl
 80072a2:	220a      	movs	r2, #10
 80072a4:	4620      	mov	r0, r4
 80072a6:	f000 fc4a 	bl	8007b3e <__multadd>
 80072aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80072b0:	4682      	mov	sl, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f000 81a8 	beq.w	8007608 <_dtoa_r+0xb80>
 80072b8:	2300      	movs	r3, #0
 80072ba:	4639      	mov	r1, r7
 80072bc:	220a      	movs	r2, #10
 80072be:	4620      	mov	r0, r4
 80072c0:	f000 fc3d 	bl	8007b3e <__multadd>
 80072c4:	9b04      	ldr	r3, [sp, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	4607      	mov	r7, r0
 80072ca:	f300 80c8 	bgt.w	800745e <_dtoa_r+0x9d6>
 80072ce:	9b07      	ldr	r3, [sp, #28]
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	f340 80c4 	ble.w	800745e <_dtoa_r+0x9d6>
 80072d6:	e059      	b.n	800738c <_dtoa_r+0x904>
 80072d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80072da:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80072de:	e756      	b.n	800718e <_dtoa_r+0x706>
 80072e0:	9b03      	ldr	r3, [sp, #12]
 80072e2:	1e5e      	subs	r6, r3, #1
 80072e4:	9b08      	ldr	r3, [sp, #32]
 80072e6:	42b3      	cmp	r3, r6
 80072e8:	bfbf      	itttt	lt
 80072ea:	9b08      	ldrlt	r3, [sp, #32]
 80072ec:	9608      	strlt	r6, [sp, #32]
 80072ee:	1af2      	sublt	r2, r6, r3
 80072f0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80072f2:	bfb6      	itet	lt
 80072f4:	189b      	addlt	r3, r3, r2
 80072f6:	1b9e      	subge	r6, r3, r6
 80072f8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80072fa:	9b03      	ldr	r3, [sp, #12]
 80072fc:	bfb8      	it	lt
 80072fe:	2600      	movlt	r6, #0
 8007300:	2b00      	cmp	r3, #0
 8007302:	bfb9      	ittee	lt
 8007304:	9b05      	ldrlt	r3, [sp, #20]
 8007306:	9a03      	ldrlt	r2, [sp, #12]
 8007308:	9d05      	ldrge	r5, [sp, #20]
 800730a:	9b03      	ldrge	r3, [sp, #12]
 800730c:	bfbc      	itt	lt
 800730e:	1a9d      	sublt	r5, r3, r2
 8007310:	2300      	movlt	r3, #0
 8007312:	e73e      	b.n	8007192 <_dtoa_r+0x70a>
 8007314:	9e08      	ldr	r6, [sp, #32]
 8007316:	9d05      	ldr	r5, [sp, #20]
 8007318:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800731a:	e745      	b.n	80071a8 <_dtoa_r+0x720>
 800731c:	9a08      	ldr	r2, [sp, #32]
 800731e:	e76e      	b.n	80071fe <_dtoa_r+0x776>
 8007320:	9b07      	ldr	r3, [sp, #28]
 8007322:	2b01      	cmp	r3, #1
 8007324:	dc19      	bgt.n	800735a <_dtoa_r+0x8d2>
 8007326:	9b00      	ldr	r3, [sp, #0]
 8007328:	b9bb      	cbnz	r3, 800735a <_dtoa_r+0x8d2>
 800732a:	9b01      	ldr	r3, [sp, #4]
 800732c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007330:	b99b      	cbnz	r3, 800735a <_dtoa_r+0x8d2>
 8007332:	9b01      	ldr	r3, [sp, #4]
 8007334:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007338:	0d1b      	lsrs	r3, r3, #20
 800733a:	051b      	lsls	r3, r3, #20
 800733c:	b183      	cbz	r3, 8007360 <_dtoa_r+0x8d8>
 800733e:	9b05      	ldr	r3, [sp, #20]
 8007340:	3301      	adds	r3, #1
 8007342:	9305      	str	r3, [sp, #20]
 8007344:	9b06      	ldr	r3, [sp, #24]
 8007346:	3301      	adds	r3, #1
 8007348:	9306      	str	r3, [sp, #24]
 800734a:	f04f 0801 	mov.w	r8, #1
 800734e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007350:	2b00      	cmp	r3, #0
 8007352:	f47f af6d 	bne.w	8007230 <_dtoa_r+0x7a8>
 8007356:	2001      	movs	r0, #1
 8007358:	e772      	b.n	8007240 <_dtoa_r+0x7b8>
 800735a:	f04f 0800 	mov.w	r8, #0
 800735e:	e7f6      	b.n	800734e <_dtoa_r+0x8c6>
 8007360:	4698      	mov	r8, r3
 8007362:	e7f4      	b.n	800734e <_dtoa_r+0x8c6>
 8007364:	d080      	beq.n	8007268 <_dtoa_r+0x7e0>
 8007366:	9a05      	ldr	r2, [sp, #20]
 8007368:	331c      	adds	r3, #28
 800736a:	441a      	add	r2, r3
 800736c:	9205      	str	r2, [sp, #20]
 800736e:	9a06      	ldr	r2, [sp, #24]
 8007370:	441a      	add	r2, r3
 8007372:	441d      	add	r5, r3
 8007374:	4613      	mov	r3, r2
 8007376:	e776      	b.n	8007266 <_dtoa_r+0x7de>
 8007378:	4603      	mov	r3, r0
 800737a:	e7f4      	b.n	8007366 <_dtoa_r+0x8de>
 800737c:	9b03      	ldr	r3, [sp, #12]
 800737e:	2b00      	cmp	r3, #0
 8007380:	dc36      	bgt.n	80073f0 <_dtoa_r+0x968>
 8007382:	9b07      	ldr	r3, [sp, #28]
 8007384:	2b02      	cmp	r3, #2
 8007386:	dd33      	ble.n	80073f0 <_dtoa_r+0x968>
 8007388:	9b03      	ldr	r3, [sp, #12]
 800738a:	9304      	str	r3, [sp, #16]
 800738c:	9b04      	ldr	r3, [sp, #16]
 800738e:	b963      	cbnz	r3, 80073aa <_dtoa_r+0x922>
 8007390:	4631      	mov	r1, r6
 8007392:	2205      	movs	r2, #5
 8007394:	4620      	mov	r0, r4
 8007396:	f000 fbd2 	bl	8007b3e <__multadd>
 800739a:	4601      	mov	r1, r0
 800739c:	4606      	mov	r6, r0
 800739e:	4650      	mov	r0, sl
 80073a0:	f000 fd8b 	bl	8007eba <__mcmp>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	f73f adb6 	bgt.w	8006f16 <_dtoa_r+0x48e>
 80073aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ac:	9d02      	ldr	r5, [sp, #8]
 80073ae:	ea6f 0b03 	mvn.w	fp, r3
 80073b2:	2300      	movs	r3, #0
 80073b4:	9303      	str	r3, [sp, #12]
 80073b6:	4631      	mov	r1, r6
 80073b8:	4620      	mov	r0, r4
 80073ba:	f000 fba9 	bl	8007b10 <_Bfree>
 80073be:	2f00      	cmp	r7, #0
 80073c0:	f43f aea6 	beq.w	8007110 <_dtoa_r+0x688>
 80073c4:	9b03      	ldr	r3, [sp, #12]
 80073c6:	b12b      	cbz	r3, 80073d4 <_dtoa_r+0x94c>
 80073c8:	42bb      	cmp	r3, r7
 80073ca:	d003      	beq.n	80073d4 <_dtoa_r+0x94c>
 80073cc:	4619      	mov	r1, r3
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 fb9e 	bl	8007b10 <_Bfree>
 80073d4:	4639      	mov	r1, r7
 80073d6:	4620      	mov	r0, r4
 80073d8:	f000 fb9a 	bl	8007b10 <_Bfree>
 80073dc:	e698      	b.n	8007110 <_dtoa_r+0x688>
 80073de:	2600      	movs	r6, #0
 80073e0:	4637      	mov	r7, r6
 80073e2:	e7e2      	b.n	80073aa <_dtoa_r+0x922>
 80073e4:	46bb      	mov	fp, r7
 80073e6:	4637      	mov	r7, r6
 80073e8:	e595      	b.n	8006f16 <_dtoa_r+0x48e>
 80073ea:	bf00      	nop
 80073ec:	40240000 	.word	0x40240000
 80073f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073f2:	bb93      	cbnz	r3, 800745a <_dtoa_r+0x9d2>
 80073f4:	9b03      	ldr	r3, [sp, #12]
 80073f6:	9304      	str	r3, [sp, #16]
 80073f8:	9d02      	ldr	r5, [sp, #8]
 80073fa:	4631      	mov	r1, r6
 80073fc:	4650      	mov	r0, sl
 80073fe:	f7ff fab7 	bl	8006970 <quorem>
 8007402:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007406:	f805 9b01 	strb.w	r9, [r5], #1
 800740a:	9b02      	ldr	r3, [sp, #8]
 800740c:	9a04      	ldr	r2, [sp, #16]
 800740e:	1aeb      	subs	r3, r5, r3
 8007410:	429a      	cmp	r2, r3
 8007412:	f300 80dc 	bgt.w	80075ce <_dtoa_r+0xb46>
 8007416:	9b02      	ldr	r3, [sp, #8]
 8007418:	2a01      	cmp	r2, #1
 800741a:	bfac      	ite	ge
 800741c:	189b      	addge	r3, r3, r2
 800741e:	3301      	addlt	r3, #1
 8007420:	4698      	mov	r8, r3
 8007422:	2300      	movs	r3, #0
 8007424:	9303      	str	r3, [sp, #12]
 8007426:	4651      	mov	r1, sl
 8007428:	2201      	movs	r2, #1
 800742a:	4620      	mov	r0, r4
 800742c:	f000 fcf4 	bl	8007e18 <__lshift>
 8007430:	4631      	mov	r1, r6
 8007432:	4682      	mov	sl, r0
 8007434:	f000 fd41 	bl	8007eba <__mcmp>
 8007438:	2800      	cmp	r0, #0
 800743a:	f300 808d 	bgt.w	8007558 <_dtoa_r+0xad0>
 800743e:	d103      	bne.n	8007448 <_dtoa_r+0x9c0>
 8007440:	f019 0f01 	tst.w	r9, #1
 8007444:	f040 8088 	bne.w	8007558 <_dtoa_r+0xad0>
 8007448:	4645      	mov	r5, r8
 800744a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800744e:	2b30      	cmp	r3, #48	; 0x30
 8007450:	f105 32ff 	add.w	r2, r5, #4294967295
 8007454:	d1af      	bne.n	80073b6 <_dtoa_r+0x92e>
 8007456:	4615      	mov	r5, r2
 8007458:	e7f7      	b.n	800744a <_dtoa_r+0x9c2>
 800745a:	9b03      	ldr	r3, [sp, #12]
 800745c:	9304      	str	r3, [sp, #16]
 800745e:	2d00      	cmp	r5, #0
 8007460:	dd05      	ble.n	800746e <_dtoa_r+0x9e6>
 8007462:	4639      	mov	r1, r7
 8007464:	462a      	mov	r2, r5
 8007466:	4620      	mov	r0, r4
 8007468:	f000 fcd6 	bl	8007e18 <__lshift>
 800746c:	4607      	mov	r7, r0
 800746e:	f1b8 0f00 	cmp.w	r8, #0
 8007472:	d04c      	beq.n	800750e <_dtoa_r+0xa86>
 8007474:	6879      	ldr	r1, [r7, #4]
 8007476:	4620      	mov	r0, r4
 8007478:	f000 fb16 	bl	8007aa8 <_Balloc>
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	3202      	adds	r2, #2
 8007480:	4605      	mov	r5, r0
 8007482:	0092      	lsls	r2, r2, #2
 8007484:	f107 010c 	add.w	r1, r7, #12
 8007488:	300c      	adds	r0, #12
 800748a:	f7fe fa65 	bl	8005958 <memcpy>
 800748e:	2201      	movs	r2, #1
 8007490:	4629      	mov	r1, r5
 8007492:	4620      	mov	r0, r4
 8007494:	f000 fcc0 	bl	8007e18 <__lshift>
 8007498:	9b00      	ldr	r3, [sp, #0]
 800749a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800749e:	9703      	str	r7, [sp, #12]
 80074a0:	f003 0301 	and.w	r3, r3, #1
 80074a4:	4607      	mov	r7, r0
 80074a6:	9305      	str	r3, [sp, #20]
 80074a8:	4631      	mov	r1, r6
 80074aa:	4650      	mov	r0, sl
 80074ac:	f7ff fa60 	bl	8006970 <quorem>
 80074b0:	9903      	ldr	r1, [sp, #12]
 80074b2:	4605      	mov	r5, r0
 80074b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80074b8:	4650      	mov	r0, sl
 80074ba:	f000 fcfe 	bl	8007eba <__mcmp>
 80074be:	463a      	mov	r2, r7
 80074c0:	9000      	str	r0, [sp, #0]
 80074c2:	4631      	mov	r1, r6
 80074c4:	4620      	mov	r0, r4
 80074c6:	f000 fd12 	bl	8007eee <__mdiff>
 80074ca:	68c3      	ldr	r3, [r0, #12]
 80074cc:	4602      	mov	r2, r0
 80074ce:	bb03      	cbnz	r3, 8007512 <_dtoa_r+0xa8a>
 80074d0:	4601      	mov	r1, r0
 80074d2:	9006      	str	r0, [sp, #24]
 80074d4:	4650      	mov	r0, sl
 80074d6:	f000 fcf0 	bl	8007eba <__mcmp>
 80074da:	9a06      	ldr	r2, [sp, #24]
 80074dc:	4603      	mov	r3, r0
 80074de:	4611      	mov	r1, r2
 80074e0:	4620      	mov	r0, r4
 80074e2:	9306      	str	r3, [sp, #24]
 80074e4:	f000 fb14 	bl	8007b10 <_Bfree>
 80074e8:	9b06      	ldr	r3, [sp, #24]
 80074ea:	b9a3      	cbnz	r3, 8007516 <_dtoa_r+0xa8e>
 80074ec:	9a07      	ldr	r2, [sp, #28]
 80074ee:	b992      	cbnz	r2, 8007516 <_dtoa_r+0xa8e>
 80074f0:	9a05      	ldr	r2, [sp, #20]
 80074f2:	b982      	cbnz	r2, 8007516 <_dtoa_r+0xa8e>
 80074f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80074f8:	d029      	beq.n	800754e <_dtoa_r+0xac6>
 80074fa:	9b00      	ldr	r3, [sp, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	dd01      	ble.n	8007504 <_dtoa_r+0xa7c>
 8007500:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8007504:	f108 0501 	add.w	r5, r8, #1
 8007508:	f888 9000 	strb.w	r9, [r8]
 800750c:	e753      	b.n	80073b6 <_dtoa_r+0x92e>
 800750e:	4638      	mov	r0, r7
 8007510:	e7c2      	b.n	8007498 <_dtoa_r+0xa10>
 8007512:	2301      	movs	r3, #1
 8007514:	e7e3      	b.n	80074de <_dtoa_r+0xa56>
 8007516:	9a00      	ldr	r2, [sp, #0]
 8007518:	2a00      	cmp	r2, #0
 800751a:	db04      	blt.n	8007526 <_dtoa_r+0xa9e>
 800751c:	d125      	bne.n	800756a <_dtoa_r+0xae2>
 800751e:	9a07      	ldr	r2, [sp, #28]
 8007520:	bb1a      	cbnz	r2, 800756a <_dtoa_r+0xae2>
 8007522:	9a05      	ldr	r2, [sp, #20]
 8007524:	bb0a      	cbnz	r2, 800756a <_dtoa_r+0xae2>
 8007526:	2b00      	cmp	r3, #0
 8007528:	ddec      	ble.n	8007504 <_dtoa_r+0xa7c>
 800752a:	4651      	mov	r1, sl
 800752c:	2201      	movs	r2, #1
 800752e:	4620      	mov	r0, r4
 8007530:	f000 fc72 	bl	8007e18 <__lshift>
 8007534:	4631      	mov	r1, r6
 8007536:	4682      	mov	sl, r0
 8007538:	f000 fcbf 	bl	8007eba <__mcmp>
 800753c:	2800      	cmp	r0, #0
 800753e:	dc03      	bgt.n	8007548 <_dtoa_r+0xac0>
 8007540:	d1e0      	bne.n	8007504 <_dtoa_r+0xa7c>
 8007542:	f019 0f01 	tst.w	r9, #1
 8007546:	d0dd      	beq.n	8007504 <_dtoa_r+0xa7c>
 8007548:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800754c:	d1d8      	bne.n	8007500 <_dtoa_r+0xa78>
 800754e:	2339      	movs	r3, #57	; 0x39
 8007550:	f888 3000 	strb.w	r3, [r8]
 8007554:	f108 0801 	add.w	r8, r8, #1
 8007558:	4645      	mov	r5, r8
 800755a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800755e:	2b39      	cmp	r3, #57	; 0x39
 8007560:	f105 32ff 	add.w	r2, r5, #4294967295
 8007564:	d03b      	beq.n	80075de <_dtoa_r+0xb56>
 8007566:	3301      	adds	r3, #1
 8007568:	e040      	b.n	80075ec <_dtoa_r+0xb64>
 800756a:	2b00      	cmp	r3, #0
 800756c:	f108 0501 	add.w	r5, r8, #1
 8007570:	dd05      	ble.n	800757e <_dtoa_r+0xaf6>
 8007572:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007576:	d0ea      	beq.n	800754e <_dtoa_r+0xac6>
 8007578:	f109 0901 	add.w	r9, r9, #1
 800757c:	e7c4      	b.n	8007508 <_dtoa_r+0xa80>
 800757e:	9b02      	ldr	r3, [sp, #8]
 8007580:	9a04      	ldr	r2, [sp, #16]
 8007582:	f805 9c01 	strb.w	r9, [r5, #-1]
 8007586:	1aeb      	subs	r3, r5, r3
 8007588:	4293      	cmp	r3, r2
 800758a:	46a8      	mov	r8, r5
 800758c:	f43f af4b 	beq.w	8007426 <_dtoa_r+0x99e>
 8007590:	4651      	mov	r1, sl
 8007592:	2300      	movs	r3, #0
 8007594:	220a      	movs	r2, #10
 8007596:	4620      	mov	r0, r4
 8007598:	f000 fad1 	bl	8007b3e <__multadd>
 800759c:	9b03      	ldr	r3, [sp, #12]
 800759e:	9903      	ldr	r1, [sp, #12]
 80075a0:	42bb      	cmp	r3, r7
 80075a2:	4682      	mov	sl, r0
 80075a4:	f04f 0300 	mov.w	r3, #0
 80075a8:	f04f 020a 	mov.w	r2, #10
 80075ac:	4620      	mov	r0, r4
 80075ae:	d104      	bne.n	80075ba <_dtoa_r+0xb32>
 80075b0:	f000 fac5 	bl	8007b3e <__multadd>
 80075b4:	9003      	str	r0, [sp, #12]
 80075b6:	4607      	mov	r7, r0
 80075b8:	e776      	b.n	80074a8 <_dtoa_r+0xa20>
 80075ba:	f000 fac0 	bl	8007b3e <__multadd>
 80075be:	2300      	movs	r3, #0
 80075c0:	9003      	str	r0, [sp, #12]
 80075c2:	220a      	movs	r2, #10
 80075c4:	4639      	mov	r1, r7
 80075c6:	4620      	mov	r0, r4
 80075c8:	f000 fab9 	bl	8007b3e <__multadd>
 80075cc:	e7f3      	b.n	80075b6 <_dtoa_r+0xb2e>
 80075ce:	4651      	mov	r1, sl
 80075d0:	2300      	movs	r3, #0
 80075d2:	220a      	movs	r2, #10
 80075d4:	4620      	mov	r0, r4
 80075d6:	f000 fab2 	bl	8007b3e <__multadd>
 80075da:	4682      	mov	sl, r0
 80075dc:	e70d      	b.n	80073fa <_dtoa_r+0x972>
 80075de:	9b02      	ldr	r3, [sp, #8]
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d105      	bne.n	80075f0 <_dtoa_r+0xb68>
 80075e4:	9a02      	ldr	r2, [sp, #8]
 80075e6:	f10b 0b01 	add.w	fp, fp, #1
 80075ea:	2331      	movs	r3, #49	; 0x31
 80075ec:	7013      	strb	r3, [r2, #0]
 80075ee:	e6e2      	b.n	80073b6 <_dtoa_r+0x92e>
 80075f0:	4615      	mov	r5, r2
 80075f2:	e7b2      	b.n	800755a <_dtoa_r+0xad2>
 80075f4:	4b09      	ldr	r3, [pc, #36]	; (800761c <_dtoa_r+0xb94>)
 80075f6:	f7ff baae 	b.w	8006b56 <_dtoa_r+0xce>
 80075fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	f47f aa88 	bne.w	8006b12 <_dtoa_r+0x8a>
 8007602:	4b07      	ldr	r3, [pc, #28]	; (8007620 <_dtoa_r+0xb98>)
 8007604:	f7ff baa7 	b.w	8006b56 <_dtoa_r+0xce>
 8007608:	9b04      	ldr	r3, [sp, #16]
 800760a:	2b00      	cmp	r3, #0
 800760c:	f73f aef4 	bgt.w	80073f8 <_dtoa_r+0x970>
 8007610:	9b07      	ldr	r3, [sp, #28]
 8007612:	2b02      	cmp	r3, #2
 8007614:	f77f aef0 	ble.w	80073f8 <_dtoa_r+0x970>
 8007618:	e6b8      	b.n	800738c <_dtoa_r+0x904>
 800761a:	bf00      	nop
 800761c:	0800881e 	.word	0x0800881e
 8007620:	08008840 	.word	0x08008840

08007624 <_localeconv_r>:
 8007624:	4b04      	ldr	r3, [pc, #16]	; (8007638 <_localeconv_r+0x14>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6a18      	ldr	r0, [r3, #32]
 800762a:	4b04      	ldr	r3, [pc, #16]	; (800763c <_localeconv_r+0x18>)
 800762c:	2800      	cmp	r0, #0
 800762e:	bf08      	it	eq
 8007630:	4618      	moveq	r0, r3
 8007632:	30f0      	adds	r0, #240	; 0xf0
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	2000000c 	.word	0x2000000c
 800763c:	20000100 	.word	0x20000100

08007640 <malloc>:
 8007640:	4b02      	ldr	r3, [pc, #8]	; (800764c <malloc+0xc>)
 8007642:	4601      	mov	r1, r0
 8007644:	6818      	ldr	r0, [r3, #0]
 8007646:	f000 b803 	b.w	8007650 <_malloc_r>
 800764a:	bf00      	nop
 800764c:	2000000c 	.word	0x2000000c

08007650 <_malloc_r>:
 8007650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007654:	f101 040b 	add.w	r4, r1, #11
 8007658:	2c16      	cmp	r4, #22
 800765a:	4681      	mov	r9, r0
 800765c:	d907      	bls.n	800766e <_malloc_r+0x1e>
 800765e:	f034 0407 	bics.w	r4, r4, #7
 8007662:	d505      	bpl.n	8007670 <_malloc_r+0x20>
 8007664:	230c      	movs	r3, #12
 8007666:	f8c9 3000 	str.w	r3, [r9]
 800766a:	2600      	movs	r6, #0
 800766c:	e131      	b.n	80078d2 <_malloc_r+0x282>
 800766e:	2410      	movs	r4, #16
 8007670:	428c      	cmp	r4, r1
 8007672:	d3f7      	bcc.n	8007664 <_malloc_r+0x14>
 8007674:	4648      	mov	r0, r9
 8007676:	f000 fa0b 	bl	8007a90 <__malloc_lock>
 800767a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800767e:	4d9c      	ldr	r5, [pc, #624]	; (80078f0 <_malloc_r+0x2a0>)
 8007680:	d236      	bcs.n	80076f0 <_malloc_r+0xa0>
 8007682:	f104 0208 	add.w	r2, r4, #8
 8007686:	442a      	add	r2, r5
 8007688:	f1a2 0108 	sub.w	r1, r2, #8
 800768c:	6856      	ldr	r6, [r2, #4]
 800768e:	428e      	cmp	r6, r1
 8007690:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007694:	d102      	bne.n	800769c <_malloc_r+0x4c>
 8007696:	68d6      	ldr	r6, [r2, #12]
 8007698:	42b2      	cmp	r2, r6
 800769a:	d010      	beq.n	80076be <_malloc_r+0x6e>
 800769c:	6873      	ldr	r3, [r6, #4]
 800769e:	68f2      	ldr	r2, [r6, #12]
 80076a0:	68b1      	ldr	r1, [r6, #8]
 80076a2:	f023 0303 	bic.w	r3, r3, #3
 80076a6:	60ca      	str	r2, [r1, #12]
 80076a8:	4433      	add	r3, r6
 80076aa:	6091      	str	r1, [r2, #8]
 80076ac:	685a      	ldr	r2, [r3, #4]
 80076ae:	f042 0201 	orr.w	r2, r2, #1
 80076b2:	605a      	str	r2, [r3, #4]
 80076b4:	4648      	mov	r0, r9
 80076b6:	f000 f9f1 	bl	8007a9c <__malloc_unlock>
 80076ba:	3608      	adds	r6, #8
 80076bc:	e109      	b.n	80078d2 <_malloc_r+0x282>
 80076be:	3302      	adds	r3, #2
 80076c0:	4a8c      	ldr	r2, [pc, #560]	; (80078f4 <_malloc_r+0x2a4>)
 80076c2:	692e      	ldr	r6, [r5, #16]
 80076c4:	4296      	cmp	r6, r2
 80076c6:	4611      	mov	r1, r2
 80076c8:	d06d      	beq.n	80077a6 <_malloc_r+0x156>
 80076ca:	6870      	ldr	r0, [r6, #4]
 80076cc:	f020 0003 	bic.w	r0, r0, #3
 80076d0:	1b07      	subs	r7, r0, r4
 80076d2:	2f0f      	cmp	r7, #15
 80076d4:	dd47      	ble.n	8007766 <_malloc_r+0x116>
 80076d6:	1933      	adds	r3, r6, r4
 80076d8:	f044 0401 	orr.w	r4, r4, #1
 80076dc:	6074      	str	r4, [r6, #4]
 80076de:	616b      	str	r3, [r5, #20]
 80076e0:	612b      	str	r3, [r5, #16]
 80076e2:	60da      	str	r2, [r3, #12]
 80076e4:	609a      	str	r2, [r3, #8]
 80076e6:	f047 0201 	orr.w	r2, r7, #1
 80076ea:	605a      	str	r2, [r3, #4]
 80076ec:	5037      	str	r7, [r6, r0]
 80076ee:	e7e1      	b.n	80076b4 <_malloc_r+0x64>
 80076f0:	0a63      	lsrs	r3, r4, #9
 80076f2:	d02a      	beq.n	800774a <_malloc_r+0xfa>
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	d812      	bhi.n	800771e <_malloc_r+0xce>
 80076f8:	09a3      	lsrs	r3, r4, #6
 80076fa:	3338      	adds	r3, #56	; 0x38
 80076fc:	1c5a      	adds	r2, r3, #1
 80076fe:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007702:	f1a2 0008 	sub.w	r0, r2, #8
 8007706:	6856      	ldr	r6, [r2, #4]
 8007708:	4286      	cmp	r6, r0
 800770a:	d006      	beq.n	800771a <_malloc_r+0xca>
 800770c:	6872      	ldr	r2, [r6, #4]
 800770e:	f022 0203 	bic.w	r2, r2, #3
 8007712:	1b11      	subs	r1, r2, r4
 8007714:	290f      	cmp	r1, #15
 8007716:	dd1c      	ble.n	8007752 <_malloc_r+0x102>
 8007718:	3b01      	subs	r3, #1
 800771a:	3301      	adds	r3, #1
 800771c:	e7d0      	b.n	80076c0 <_malloc_r+0x70>
 800771e:	2b14      	cmp	r3, #20
 8007720:	d801      	bhi.n	8007726 <_malloc_r+0xd6>
 8007722:	335b      	adds	r3, #91	; 0x5b
 8007724:	e7ea      	b.n	80076fc <_malloc_r+0xac>
 8007726:	2b54      	cmp	r3, #84	; 0x54
 8007728:	d802      	bhi.n	8007730 <_malloc_r+0xe0>
 800772a:	0b23      	lsrs	r3, r4, #12
 800772c:	336e      	adds	r3, #110	; 0x6e
 800772e:	e7e5      	b.n	80076fc <_malloc_r+0xac>
 8007730:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007734:	d802      	bhi.n	800773c <_malloc_r+0xec>
 8007736:	0be3      	lsrs	r3, r4, #15
 8007738:	3377      	adds	r3, #119	; 0x77
 800773a:	e7df      	b.n	80076fc <_malloc_r+0xac>
 800773c:	f240 5254 	movw	r2, #1364	; 0x554
 8007740:	4293      	cmp	r3, r2
 8007742:	d804      	bhi.n	800774e <_malloc_r+0xfe>
 8007744:	0ca3      	lsrs	r3, r4, #18
 8007746:	337c      	adds	r3, #124	; 0x7c
 8007748:	e7d8      	b.n	80076fc <_malloc_r+0xac>
 800774a:	233f      	movs	r3, #63	; 0x3f
 800774c:	e7d6      	b.n	80076fc <_malloc_r+0xac>
 800774e:	237e      	movs	r3, #126	; 0x7e
 8007750:	e7d4      	b.n	80076fc <_malloc_r+0xac>
 8007752:	2900      	cmp	r1, #0
 8007754:	68f1      	ldr	r1, [r6, #12]
 8007756:	db04      	blt.n	8007762 <_malloc_r+0x112>
 8007758:	68b3      	ldr	r3, [r6, #8]
 800775a:	60d9      	str	r1, [r3, #12]
 800775c:	608b      	str	r3, [r1, #8]
 800775e:	18b3      	adds	r3, r6, r2
 8007760:	e7a4      	b.n	80076ac <_malloc_r+0x5c>
 8007762:	460e      	mov	r6, r1
 8007764:	e7d0      	b.n	8007708 <_malloc_r+0xb8>
 8007766:	2f00      	cmp	r7, #0
 8007768:	616a      	str	r2, [r5, #20]
 800776a:	612a      	str	r2, [r5, #16]
 800776c:	db05      	blt.n	800777a <_malloc_r+0x12a>
 800776e:	4430      	add	r0, r6
 8007770:	6843      	ldr	r3, [r0, #4]
 8007772:	f043 0301 	orr.w	r3, r3, #1
 8007776:	6043      	str	r3, [r0, #4]
 8007778:	e79c      	b.n	80076b4 <_malloc_r+0x64>
 800777a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800777e:	d244      	bcs.n	800780a <_malloc_r+0x1ba>
 8007780:	08c0      	lsrs	r0, r0, #3
 8007782:	1087      	asrs	r7, r0, #2
 8007784:	2201      	movs	r2, #1
 8007786:	fa02 f707 	lsl.w	r7, r2, r7
 800778a:	686a      	ldr	r2, [r5, #4]
 800778c:	3001      	adds	r0, #1
 800778e:	433a      	orrs	r2, r7
 8007790:	606a      	str	r2, [r5, #4]
 8007792:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007796:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800779a:	60b7      	str	r7, [r6, #8]
 800779c:	3a08      	subs	r2, #8
 800779e:	60f2      	str	r2, [r6, #12]
 80077a0:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 80077a4:	60fe      	str	r6, [r7, #12]
 80077a6:	2001      	movs	r0, #1
 80077a8:	109a      	asrs	r2, r3, #2
 80077aa:	fa00 f202 	lsl.w	r2, r0, r2
 80077ae:	6868      	ldr	r0, [r5, #4]
 80077b0:	4282      	cmp	r2, r0
 80077b2:	f200 80a1 	bhi.w	80078f8 <_malloc_r+0x2a8>
 80077b6:	4202      	tst	r2, r0
 80077b8:	d106      	bne.n	80077c8 <_malloc_r+0x178>
 80077ba:	f023 0303 	bic.w	r3, r3, #3
 80077be:	0052      	lsls	r2, r2, #1
 80077c0:	4202      	tst	r2, r0
 80077c2:	f103 0304 	add.w	r3, r3, #4
 80077c6:	d0fa      	beq.n	80077be <_malloc_r+0x16e>
 80077c8:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80077cc:	46e0      	mov	r8, ip
 80077ce:	469e      	mov	lr, r3
 80077d0:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80077d4:	4546      	cmp	r6, r8
 80077d6:	d153      	bne.n	8007880 <_malloc_r+0x230>
 80077d8:	f10e 0e01 	add.w	lr, lr, #1
 80077dc:	f01e 0f03 	tst.w	lr, #3
 80077e0:	f108 0808 	add.w	r8, r8, #8
 80077e4:	d1f4      	bne.n	80077d0 <_malloc_r+0x180>
 80077e6:	0798      	lsls	r0, r3, #30
 80077e8:	d179      	bne.n	80078de <_malloc_r+0x28e>
 80077ea:	686b      	ldr	r3, [r5, #4]
 80077ec:	ea23 0302 	bic.w	r3, r3, r2
 80077f0:	606b      	str	r3, [r5, #4]
 80077f2:	6868      	ldr	r0, [r5, #4]
 80077f4:	0052      	lsls	r2, r2, #1
 80077f6:	4282      	cmp	r2, r0
 80077f8:	d87e      	bhi.n	80078f8 <_malloc_r+0x2a8>
 80077fa:	2a00      	cmp	r2, #0
 80077fc:	d07c      	beq.n	80078f8 <_malloc_r+0x2a8>
 80077fe:	4673      	mov	r3, lr
 8007800:	4202      	tst	r2, r0
 8007802:	d1e1      	bne.n	80077c8 <_malloc_r+0x178>
 8007804:	3304      	adds	r3, #4
 8007806:	0052      	lsls	r2, r2, #1
 8007808:	e7fa      	b.n	8007800 <_malloc_r+0x1b0>
 800780a:	0a42      	lsrs	r2, r0, #9
 800780c:	2a04      	cmp	r2, #4
 800780e:	d815      	bhi.n	800783c <_malloc_r+0x1ec>
 8007810:	0982      	lsrs	r2, r0, #6
 8007812:	3238      	adds	r2, #56	; 0x38
 8007814:	1c57      	adds	r7, r2, #1
 8007816:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800781a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800781e:	45be      	cmp	lr, r7
 8007820:	d126      	bne.n	8007870 <_malloc_r+0x220>
 8007822:	2001      	movs	r0, #1
 8007824:	1092      	asrs	r2, r2, #2
 8007826:	fa00 f202 	lsl.w	r2, r0, r2
 800782a:	6868      	ldr	r0, [r5, #4]
 800782c:	4310      	orrs	r0, r2
 800782e:	6068      	str	r0, [r5, #4]
 8007830:	f8c6 e00c 	str.w	lr, [r6, #12]
 8007834:	60b7      	str	r7, [r6, #8]
 8007836:	f8ce 6008 	str.w	r6, [lr, #8]
 800783a:	e7b3      	b.n	80077a4 <_malloc_r+0x154>
 800783c:	2a14      	cmp	r2, #20
 800783e:	d801      	bhi.n	8007844 <_malloc_r+0x1f4>
 8007840:	325b      	adds	r2, #91	; 0x5b
 8007842:	e7e7      	b.n	8007814 <_malloc_r+0x1c4>
 8007844:	2a54      	cmp	r2, #84	; 0x54
 8007846:	d802      	bhi.n	800784e <_malloc_r+0x1fe>
 8007848:	0b02      	lsrs	r2, r0, #12
 800784a:	326e      	adds	r2, #110	; 0x6e
 800784c:	e7e2      	b.n	8007814 <_malloc_r+0x1c4>
 800784e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007852:	d802      	bhi.n	800785a <_malloc_r+0x20a>
 8007854:	0bc2      	lsrs	r2, r0, #15
 8007856:	3277      	adds	r2, #119	; 0x77
 8007858:	e7dc      	b.n	8007814 <_malloc_r+0x1c4>
 800785a:	f240 5754 	movw	r7, #1364	; 0x554
 800785e:	42ba      	cmp	r2, r7
 8007860:	bf9a      	itte	ls
 8007862:	0c82      	lsrls	r2, r0, #18
 8007864:	327c      	addls	r2, #124	; 0x7c
 8007866:	227e      	movhi	r2, #126	; 0x7e
 8007868:	e7d4      	b.n	8007814 <_malloc_r+0x1c4>
 800786a:	68bf      	ldr	r7, [r7, #8]
 800786c:	45be      	cmp	lr, r7
 800786e:	d004      	beq.n	800787a <_malloc_r+0x22a>
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	f022 0203 	bic.w	r2, r2, #3
 8007876:	4290      	cmp	r0, r2
 8007878:	d3f7      	bcc.n	800786a <_malloc_r+0x21a>
 800787a:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800787e:	e7d7      	b.n	8007830 <_malloc_r+0x1e0>
 8007880:	6870      	ldr	r0, [r6, #4]
 8007882:	68f7      	ldr	r7, [r6, #12]
 8007884:	f020 0003 	bic.w	r0, r0, #3
 8007888:	eba0 0a04 	sub.w	sl, r0, r4
 800788c:	f1ba 0f0f 	cmp.w	sl, #15
 8007890:	dd10      	ble.n	80078b4 <_malloc_r+0x264>
 8007892:	68b2      	ldr	r2, [r6, #8]
 8007894:	1933      	adds	r3, r6, r4
 8007896:	f044 0401 	orr.w	r4, r4, #1
 800789a:	6074      	str	r4, [r6, #4]
 800789c:	60d7      	str	r7, [r2, #12]
 800789e:	60ba      	str	r2, [r7, #8]
 80078a0:	f04a 0201 	orr.w	r2, sl, #1
 80078a4:	616b      	str	r3, [r5, #20]
 80078a6:	612b      	str	r3, [r5, #16]
 80078a8:	60d9      	str	r1, [r3, #12]
 80078aa:	6099      	str	r1, [r3, #8]
 80078ac:	605a      	str	r2, [r3, #4]
 80078ae:	f846 a000 	str.w	sl, [r6, r0]
 80078b2:	e6ff      	b.n	80076b4 <_malloc_r+0x64>
 80078b4:	f1ba 0f00 	cmp.w	sl, #0
 80078b8:	db0f      	blt.n	80078da <_malloc_r+0x28a>
 80078ba:	4430      	add	r0, r6
 80078bc:	6843      	ldr	r3, [r0, #4]
 80078be:	f043 0301 	orr.w	r3, r3, #1
 80078c2:	6043      	str	r3, [r0, #4]
 80078c4:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80078c8:	4648      	mov	r0, r9
 80078ca:	60df      	str	r7, [r3, #12]
 80078cc:	60bb      	str	r3, [r7, #8]
 80078ce:	f000 f8e5 	bl	8007a9c <__malloc_unlock>
 80078d2:	4630      	mov	r0, r6
 80078d4:	b003      	add	sp, #12
 80078d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078da:	463e      	mov	r6, r7
 80078dc:	e77a      	b.n	80077d4 <_malloc_r+0x184>
 80078de:	f85c 0908 	ldr.w	r0, [ip], #-8
 80078e2:	4584      	cmp	ip, r0
 80078e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80078e8:	f43f af7d 	beq.w	80077e6 <_malloc_r+0x196>
 80078ec:	e781      	b.n	80077f2 <_malloc_r+0x1a2>
 80078ee:	bf00      	nop
 80078f0:	2000026c 	.word	0x2000026c
 80078f4:	20000274 	.word	0x20000274
 80078f8:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80078fc:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007900:	f026 0603 	bic.w	r6, r6, #3
 8007904:	42b4      	cmp	r4, r6
 8007906:	d803      	bhi.n	8007910 <_malloc_r+0x2c0>
 8007908:	1b33      	subs	r3, r6, r4
 800790a:	2b0f      	cmp	r3, #15
 800790c:	f300 8096 	bgt.w	8007a3c <_malloc_r+0x3ec>
 8007910:	4a4f      	ldr	r2, [pc, #316]	; (8007a50 <_malloc_r+0x400>)
 8007912:	6817      	ldr	r7, [r2, #0]
 8007914:	4a4f      	ldr	r2, [pc, #316]	; (8007a54 <_malloc_r+0x404>)
 8007916:	6811      	ldr	r1, [r2, #0]
 8007918:	3710      	adds	r7, #16
 800791a:	3101      	adds	r1, #1
 800791c:	eb0b 0306 	add.w	r3, fp, r6
 8007920:	4427      	add	r7, r4
 8007922:	d005      	beq.n	8007930 <_malloc_r+0x2e0>
 8007924:	494c      	ldr	r1, [pc, #304]	; (8007a58 <_malloc_r+0x408>)
 8007926:	3901      	subs	r1, #1
 8007928:	440f      	add	r7, r1
 800792a:	3101      	adds	r1, #1
 800792c:	4249      	negs	r1, r1
 800792e:	400f      	ands	r7, r1
 8007930:	4639      	mov	r1, r7
 8007932:	4648      	mov	r0, r9
 8007934:	9201      	str	r2, [sp, #4]
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	f000 fb86 	bl	8008048 <_sbrk_r>
 800793c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007940:	4680      	mov	r8, r0
 8007942:	d056      	beq.n	80079f2 <_malloc_r+0x3a2>
 8007944:	9b00      	ldr	r3, [sp, #0]
 8007946:	9a01      	ldr	r2, [sp, #4]
 8007948:	4283      	cmp	r3, r0
 800794a:	d901      	bls.n	8007950 <_malloc_r+0x300>
 800794c:	45ab      	cmp	fp, r5
 800794e:	d150      	bne.n	80079f2 <_malloc_r+0x3a2>
 8007950:	4842      	ldr	r0, [pc, #264]	; (8007a5c <_malloc_r+0x40c>)
 8007952:	6801      	ldr	r1, [r0, #0]
 8007954:	4543      	cmp	r3, r8
 8007956:	eb07 0e01 	add.w	lr, r7, r1
 800795a:	f8c0 e000 	str.w	lr, [r0]
 800795e:	4940      	ldr	r1, [pc, #256]	; (8007a60 <_malloc_r+0x410>)
 8007960:	4682      	mov	sl, r0
 8007962:	d113      	bne.n	800798c <_malloc_r+0x33c>
 8007964:	420b      	tst	r3, r1
 8007966:	d111      	bne.n	800798c <_malloc_r+0x33c>
 8007968:	68ab      	ldr	r3, [r5, #8]
 800796a:	443e      	add	r6, r7
 800796c:	f046 0601 	orr.w	r6, r6, #1
 8007970:	605e      	str	r6, [r3, #4]
 8007972:	4a3c      	ldr	r2, [pc, #240]	; (8007a64 <_malloc_r+0x414>)
 8007974:	f8da 3000 	ldr.w	r3, [sl]
 8007978:	6811      	ldr	r1, [r2, #0]
 800797a:	428b      	cmp	r3, r1
 800797c:	bf88      	it	hi
 800797e:	6013      	strhi	r3, [r2, #0]
 8007980:	4a39      	ldr	r2, [pc, #228]	; (8007a68 <_malloc_r+0x418>)
 8007982:	6811      	ldr	r1, [r2, #0]
 8007984:	428b      	cmp	r3, r1
 8007986:	bf88      	it	hi
 8007988:	6013      	strhi	r3, [r2, #0]
 800798a:	e032      	b.n	80079f2 <_malloc_r+0x3a2>
 800798c:	6810      	ldr	r0, [r2, #0]
 800798e:	3001      	adds	r0, #1
 8007990:	bf1b      	ittet	ne
 8007992:	eba8 0303 	subne.w	r3, r8, r3
 8007996:	4473      	addne	r3, lr
 8007998:	f8c2 8000 	streq.w	r8, [r2]
 800799c:	f8ca 3000 	strne.w	r3, [sl]
 80079a0:	f018 0007 	ands.w	r0, r8, #7
 80079a4:	bf1c      	itt	ne
 80079a6:	f1c0 0008 	rsbne	r0, r0, #8
 80079aa:	4480      	addne	r8, r0
 80079ac:	4b2a      	ldr	r3, [pc, #168]	; (8007a58 <_malloc_r+0x408>)
 80079ae:	4447      	add	r7, r8
 80079b0:	4418      	add	r0, r3
 80079b2:	400f      	ands	r7, r1
 80079b4:	1bc7      	subs	r7, r0, r7
 80079b6:	4639      	mov	r1, r7
 80079b8:	4648      	mov	r0, r9
 80079ba:	f000 fb45 	bl	8008048 <_sbrk_r>
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	bf08      	it	eq
 80079c2:	4640      	moveq	r0, r8
 80079c4:	f8da 3000 	ldr.w	r3, [sl]
 80079c8:	f8c5 8008 	str.w	r8, [r5, #8]
 80079cc:	bf08      	it	eq
 80079ce:	2700      	moveq	r7, #0
 80079d0:	eba0 0008 	sub.w	r0, r0, r8
 80079d4:	443b      	add	r3, r7
 80079d6:	4407      	add	r7, r0
 80079d8:	f047 0701 	orr.w	r7, r7, #1
 80079dc:	45ab      	cmp	fp, r5
 80079de:	f8ca 3000 	str.w	r3, [sl]
 80079e2:	f8c8 7004 	str.w	r7, [r8, #4]
 80079e6:	d0c4      	beq.n	8007972 <_malloc_r+0x322>
 80079e8:	2e0f      	cmp	r6, #15
 80079ea:	d810      	bhi.n	8007a0e <_malloc_r+0x3be>
 80079ec:	2301      	movs	r3, #1
 80079ee:	f8c8 3004 	str.w	r3, [r8, #4]
 80079f2:	68ab      	ldr	r3, [r5, #8]
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	f022 0203 	bic.w	r2, r2, #3
 80079fa:	4294      	cmp	r4, r2
 80079fc:	eba2 0304 	sub.w	r3, r2, r4
 8007a00:	d801      	bhi.n	8007a06 <_malloc_r+0x3b6>
 8007a02:	2b0f      	cmp	r3, #15
 8007a04:	dc1a      	bgt.n	8007a3c <_malloc_r+0x3ec>
 8007a06:	4648      	mov	r0, r9
 8007a08:	f000 f848 	bl	8007a9c <__malloc_unlock>
 8007a0c:	e62d      	b.n	800766a <_malloc_r+0x1a>
 8007a0e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007a12:	3e0c      	subs	r6, #12
 8007a14:	f026 0607 	bic.w	r6, r6, #7
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	4333      	orrs	r3, r6
 8007a1e:	f8cb 3004 	str.w	r3, [fp, #4]
 8007a22:	eb0b 0306 	add.w	r3, fp, r6
 8007a26:	2205      	movs	r2, #5
 8007a28:	2e0f      	cmp	r6, #15
 8007a2a:	605a      	str	r2, [r3, #4]
 8007a2c:	609a      	str	r2, [r3, #8]
 8007a2e:	d9a0      	bls.n	8007972 <_malloc_r+0x322>
 8007a30:	f10b 0108 	add.w	r1, fp, #8
 8007a34:	4648      	mov	r0, r9
 8007a36:	f000 fc21 	bl	800827c <_free_r>
 8007a3a:	e79a      	b.n	8007972 <_malloc_r+0x322>
 8007a3c:	68ae      	ldr	r6, [r5, #8]
 8007a3e:	f044 0201 	orr.w	r2, r4, #1
 8007a42:	4434      	add	r4, r6
 8007a44:	f043 0301 	orr.w	r3, r3, #1
 8007a48:	6072      	str	r2, [r6, #4]
 8007a4a:	60ac      	str	r4, [r5, #8]
 8007a4c:	6063      	str	r3, [r4, #4]
 8007a4e:	e631      	b.n	80076b4 <_malloc_r+0x64>
 8007a50:	200006e8 	.word	0x200006e8
 8007a54:	20000674 	.word	0x20000674
 8007a58:	00000080 	.word	0x00000080
 8007a5c:	200006b8 	.word	0x200006b8
 8007a60:	0000007f 	.word	0x0000007f
 8007a64:	200006e0 	.word	0x200006e0
 8007a68:	200006e4 	.word	0x200006e4

08007a6c <__ascii_mbtowc>:
 8007a6c:	b082      	sub	sp, #8
 8007a6e:	b901      	cbnz	r1, 8007a72 <__ascii_mbtowc+0x6>
 8007a70:	a901      	add	r1, sp, #4
 8007a72:	b142      	cbz	r2, 8007a86 <__ascii_mbtowc+0x1a>
 8007a74:	b14b      	cbz	r3, 8007a8a <__ascii_mbtowc+0x1e>
 8007a76:	7813      	ldrb	r3, [r2, #0]
 8007a78:	600b      	str	r3, [r1, #0]
 8007a7a:	7812      	ldrb	r2, [r2, #0]
 8007a7c:	1c10      	adds	r0, r2, #0
 8007a7e:	bf18      	it	ne
 8007a80:	2001      	movne	r0, #1
 8007a82:	b002      	add	sp, #8
 8007a84:	4770      	bx	lr
 8007a86:	4610      	mov	r0, r2
 8007a88:	e7fb      	b.n	8007a82 <__ascii_mbtowc+0x16>
 8007a8a:	f06f 0001 	mvn.w	r0, #1
 8007a8e:	e7f8      	b.n	8007a82 <__ascii_mbtowc+0x16>

08007a90 <__malloc_lock>:
 8007a90:	4801      	ldr	r0, [pc, #4]	; (8007a98 <__malloc_lock+0x8>)
 8007a92:	f000 bcaf 	b.w	80083f4 <__retarget_lock_acquire_recursive>
 8007a96:	bf00      	nop
 8007a98:	20001138 	.word	0x20001138

08007a9c <__malloc_unlock>:
 8007a9c:	4801      	ldr	r0, [pc, #4]	; (8007aa4 <__malloc_unlock+0x8>)
 8007a9e:	f000 bcaa 	b.w	80083f6 <__retarget_lock_release_recursive>
 8007aa2:	bf00      	nop
 8007aa4:	20001138 	.word	0x20001138

08007aa8 <_Balloc>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007aac:	4604      	mov	r4, r0
 8007aae:	460e      	mov	r6, r1
 8007ab0:	b93d      	cbnz	r5, 8007ac2 <_Balloc+0x1a>
 8007ab2:	2010      	movs	r0, #16
 8007ab4:	f7ff fdc4 	bl	8007640 <malloc>
 8007ab8:	6260      	str	r0, [r4, #36]	; 0x24
 8007aba:	6045      	str	r5, [r0, #4]
 8007abc:	6085      	str	r5, [r0, #8]
 8007abe:	6005      	str	r5, [r0, #0]
 8007ac0:	60c5      	str	r5, [r0, #12]
 8007ac2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007ac4:	68eb      	ldr	r3, [r5, #12]
 8007ac6:	b183      	cbz	r3, 8007aea <_Balloc+0x42>
 8007ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ad0:	b9b8      	cbnz	r0, 8007b02 <_Balloc+0x5a>
 8007ad2:	2101      	movs	r1, #1
 8007ad4:	fa01 f506 	lsl.w	r5, r1, r6
 8007ad8:	1d6a      	adds	r2, r5, #5
 8007ada:	0092      	lsls	r2, r2, #2
 8007adc:	4620      	mov	r0, r4
 8007ade:	f000 fb4a 	bl	8008176 <_calloc_r>
 8007ae2:	b160      	cbz	r0, 8007afe <_Balloc+0x56>
 8007ae4:	6046      	str	r6, [r0, #4]
 8007ae6:	6085      	str	r5, [r0, #8]
 8007ae8:	e00e      	b.n	8007b08 <_Balloc+0x60>
 8007aea:	2221      	movs	r2, #33	; 0x21
 8007aec:	2104      	movs	r1, #4
 8007aee:	4620      	mov	r0, r4
 8007af0:	f000 fb41 	bl	8008176 <_calloc_r>
 8007af4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007af6:	60e8      	str	r0, [r5, #12]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e4      	bne.n	8007ac8 <_Balloc+0x20>
 8007afe:	2000      	movs	r0, #0
 8007b00:	bd70      	pop	{r4, r5, r6, pc}
 8007b02:	6802      	ldr	r2, [r0, #0]
 8007b04:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007b08:	2300      	movs	r3, #0
 8007b0a:	6103      	str	r3, [r0, #16]
 8007b0c:	60c3      	str	r3, [r0, #12]
 8007b0e:	bd70      	pop	{r4, r5, r6, pc}

08007b10 <_Bfree>:
 8007b10:	b570      	push	{r4, r5, r6, lr}
 8007b12:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007b14:	4606      	mov	r6, r0
 8007b16:	460d      	mov	r5, r1
 8007b18:	b93c      	cbnz	r4, 8007b2a <_Bfree+0x1a>
 8007b1a:	2010      	movs	r0, #16
 8007b1c:	f7ff fd90 	bl	8007640 <malloc>
 8007b20:	6270      	str	r0, [r6, #36]	; 0x24
 8007b22:	6044      	str	r4, [r0, #4]
 8007b24:	6084      	str	r4, [r0, #8]
 8007b26:	6004      	str	r4, [r0, #0]
 8007b28:	60c4      	str	r4, [r0, #12]
 8007b2a:	b13d      	cbz	r5, 8007b3c <_Bfree+0x2c>
 8007b2c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007b2e:	686a      	ldr	r2, [r5, #4]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b36:	6029      	str	r1, [r5, #0]
 8007b38:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007b3c:	bd70      	pop	{r4, r5, r6, pc}

08007b3e <__multadd>:
 8007b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b42:	690d      	ldr	r5, [r1, #16]
 8007b44:	461f      	mov	r7, r3
 8007b46:	4606      	mov	r6, r0
 8007b48:	460c      	mov	r4, r1
 8007b4a:	f101 0e14 	add.w	lr, r1, #20
 8007b4e:	2300      	movs	r3, #0
 8007b50:	f8de 0000 	ldr.w	r0, [lr]
 8007b54:	b281      	uxth	r1, r0
 8007b56:	fb02 7101 	mla	r1, r2, r1, r7
 8007b5a:	0c0f      	lsrs	r7, r1, #16
 8007b5c:	0c00      	lsrs	r0, r0, #16
 8007b5e:	fb02 7000 	mla	r0, r2, r0, r7
 8007b62:	b289      	uxth	r1, r1
 8007b64:	3301      	adds	r3, #1
 8007b66:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007b6a:	429d      	cmp	r5, r3
 8007b6c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007b70:	f84e 1b04 	str.w	r1, [lr], #4
 8007b74:	dcec      	bgt.n	8007b50 <__multadd+0x12>
 8007b76:	b1d7      	cbz	r7, 8007bae <__multadd+0x70>
 8007b78:	68a3      	ldr	r3, [r4, #8]
 8007b7a:	429d      	cmp	r5, r3
 8007b7c:	db12      	blt.n	8007ba4 <__multadd+0x66>
 8007b7e:	6861      	ldr	r1, [r4, #4]
 8007b80:	4630      	mov	r0, r6
 8007b82:	3101      	adds	r1, #1
 8007b84:	f7ff ff90 	bl	8007aa8 <_Balloc>
 8007b88:	6922      	ldr	r2, [r4, #16]
 8007b8a:	3202      	adds	r2, #2
 8007b8c:	f104 010c 	add.w	r1, r4, #12
 8007b90:	4680      	mov	r8, r0
 8007b92:	0092      	lsls	r2, r2, #2
 8007b94:	300c      	adds	r0, #12
 8007b96:	f7fd fedf 	bl	8005958 <memcpy>
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	4630      	mov	r0, r6
 8007b9e:	f7ff ffb7 	bl	8007b10 <_Bfree>
 8007ba2:	4644      	mov	r4, r8
 8007ba4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ba8:	3501      	adds	r5, #1
 8007baa:	615f      	str	r7, [r3, #20]
 8007bac:	6125      	str	r5, [r4, #16]
 8007bae:	4620      	mov	r0, r4
 8007bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007bb4 <__hi0bits>:
 8007bb4:	0c02      	lsrs	r2, r0, #16
 8007bb6:	0412      	lsls	r2, r2, #16
 8007bb8:	4603      	mov	r3, r0
 8007bba:	b9b2      	cbnz	r2, 8007bea <__hi0bits+0x36>
 8007bbc:	0403      	lsls	r3, r0, #16
 8007bbe:	2010      	movs	r0, #16
 8007bc0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007bc4:	bf04      	itt	eq
 8007bc6:	021b      	lsleq	r3, r3, #8
 8007bc8:	3008      	addeq	r0, #8
 8007bca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007bce:	bf04      	itt	eq
 8007bd0:	011b      	lsleq	r3, r3, #4
 8007bd2:	3004      	addeq	r0, #4
 8007bd4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007bd8:	bf04      	itt	eq
 8007bda:	009b      	lsleq	r3, r3, #2
 8007bdc:	3002      	addeq	r0, #2
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	db06      	blt.n	8007bf0 <__hi0bits+0x3c>
 8007be2:	005b      	lsls	r3, r3, #1
 8007be4:	d503      	bpl.n	8007bee <__hi0bits+0x3a>
 8007be6:	3001      	adds	r0, #1
 8007be8:	4770      	bx	lr
 8007bea:	2000      	movs	r0, #0
 8007bec:	e7e8      	b.n	8007bc0 <__hi0bits+0xc>
 8007bee:	2020      	movs	r0, #32
 8007bf0:	4770      	bx	lr

08007bf2 <__lo0bits>:
 8007bf2:	6803      	ldr	r3, [r0, #0]
 8007bf4:	f013 0207 	ands.w	r2, r3, #7
 8007bf8:	4601      	mov	r1, r0
 8007bfa:	d00b      	beq.n	8007c14 <__lo0bits+0x22>
 8007bfc:	07da      	lsls	r2, r3, #31
 8007bfe:	d423      	bmi.n	8007c48 <__lo0bits+0x56>
 8007c00:	0798      	lsls	r0, r3, #30
 8007c02:	bf49      	itett	mi
 8007c04:	085b      	lsrmi	r3, r3, #1
 8007c06:	089b      	lsrpl	r3, r3, #2
 8007c08:	2001      	movmi	r0, #1
 8007c0a:	600b      	strmi	r3, [r1, #0]
 8007c0c:	bf5c      	itt	pl
 8007c0e:	600b      	strpl	r3, [r1, #0]
 8007c10:	2002      	movpl	r0, #2
 8007c12:	4770      	bx	lr
 8007c14:	b298      	uxth	r0, r3
 8007c16:	b9a8      	cbnz	r0, 8007c44 <__lo0bits+0x52>
 8007c18:	0c1b      	lsrs	r3, r3, #16
 8007c1a:	2010      	movs	r0, #16
 8007c1c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c20:	bf04      	itt	eq
 8007c22:	0a1b      	lsreq	r3, r3, #8
 8007c24:	3008      	addeq	r0, #8
 8007c26:	071a      	lsls	r2, r3, #28
 8007c28:	bf04      	itt	eq
 8007c2a:	091b      	lsreq	r3, r3, #4
 8007c2c:	3004      	addeq	r0, #4
 8007c2e:	079a      	lsls	r2, r3, #30
 8007c30:	bf04      	itt	eq
 8007c32:	089b      	lsreq	r3, r3, #2
 8007c34:	3002      	addeq	r0, #2
 8007c36:	07da      	lsls	r2, r3, #31
 8007c38:	d402      	bmi.n	8007c40 <__lo0bits+0x4e>
 8007c3a:	085b      	lsrs	r3, r3, #1
 8007c3c:	d006      	beq.n	8007c4c <__lo0bits+0x5a>
 8007c3e:	3001      	adds	r0, #1
 8007c40:	600b      	str	r3, [r1, #0]
 8007c42:	4770      	bx	lr
 8007c44:	4610      	mov	r0, r2
 8007c46:	e7e9      	b.n	8007c1c <__lo0bits+0x2a>
 8007c48:	2000      	movs	r0, #0
 8007c4a:	4770      	bx	lr
 8007c4c:	2020      	movs	r0, #32
 8007c4e:	4770      	bx	lr

08007c50 <__i2b>:
 8007c50:	b510      	push	{r4, lr}
 8007c52:	460c      	mov	r4, r1
 8007c54:	2101      	movs	r1, #1
 8007c56:	f7ff ff27 	bl	8007aa8 <_Balloc>
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	6144      	str	r4, [r0, #20]
 8007c5e:	6102      	str	r2, [r0, #16]
 8007c60:	bd10      	pop	{r4, pc}

08007c62 <__multiply>:
 8007c62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c66:	4614      	mov	r4, r2
 8007c68:	690a      	ldr	r2, [r1, #16]
 8007c6a:	6923      	ldr	r3, [r4, #16]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	bfb8      	it	lt
 8007c70:	460b      	movlt	r3, r1
 8007c72:	4689      	mov	r9, r1
 8007c74:	bfbc      	itt	lt
 8007c76:	46a1      	movlt	r9, r4
 8007c78:	461c      	movlt	r4, r3
 8007c7a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007c7e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007c82:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007c86:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007c8a:	eb07 060a 	add.w	r6, r7, sl
 8007c8e:	429e      	cmp	r6, r3
 8007c90:	bfc8      	it	gt
 8007c92:	3101      	addgt	r1, #1
 8007c94:	f7ff ff08 	bl	8007aa8 <_Balloc>
 8007c98:	f100 0514 	add.w	r5, r0, #20
 8007c9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ca0:	462b      	mov	r3, r5
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	4543      	cmp	r3, r8
 8007ca6:	d316      	bcc.n	8007cd6 <__multiply+0x74>
 8007ca8:	f104 0214 	add.w	r2, r4, #20
 8007cac:	f109 0114 	add.w	r1, r9, #20
 8007cb0:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007cb4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	9c01      	ldr	r4, [sp, #4]
 8007cbc:	4294      	cmp	r4, r2
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	d80c      	bhi.n	8007cdc <__multiply+0x7a>
 8007cc2:	2e00      	cmp	r6, #0
 8007cc4:	dd03      	ble.n	8007cce <__multiply+0x6c>
 8007cc6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d054      	beq.n	8007d78 <__multiply+0x116>
 8007cce:	6106      	str	r6, [r0, #16]
 8007cd0:	b003      	add	sp, #12
 8007cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cd6:	f843 2b04 	str.w	r2, [r3], #4
 8007cda:	e7e3      	b.n	8007ca4 <__multiply+0x42>
 8007cdc:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ce0:	3204      	adds	r2, #4
 8007ce2:	f1ba 0f00 	cmp.w	sl, #0
 8007ce6:	d020      	beq.n	8007d2a <__multiply+0xc8>
 8007ce8:	46ae      	mov	lr, r5
 8007cea:	4689      	mov	r9, r1
 8007cec:	f04f 0c00 	mov.w	ip, #0
 8007cf0:	f859 4b04 	ldr.w	r4, [r9], #4
 8007cf4:	f8be b000 	ldrh.w	fp, [lr]
 8007cf8:	b2a3      	uxth	r3, r4
 8007cfa:	fb0a b303 	mla	r3, sl, r3, fp
 8007cfe:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007d02:	f8de 4000 	ldr.w	r4, [lr]
 8007d06:	4463      	add	r3, ip
 8007d08:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007d0c:	fb0a c40b 	mla	r4, sl, fp, ip
 8007d10:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007d1a:	454f      	cmp	r7, r9
 8007d1c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007d20:	f84e 3b04 	str.w	r3, [lr], #4
 8007d24:	d8e4      	bhi.n	8007cf0 <__multiply+0x8e>
 8007d26:	f8ce c000 	str.w	ip, [lr]
 8007d2a:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007d2e:	f1b9 0f00 	cmp.w	r9, #0
 8007d32:	d01f      	beq.n	8007d74 <__multiply+0x112>
 8007d34:	682b      	ldr	r3, [r5, #0]
 8007d36:	46ae      	mov	lr, r5
 8007d38:	468c      	mov	ip, r1
 8007d3a:	f04f 0a00 	mov.w	sl, #0
 8007d3e:	f8bc 4000 	ldrh.w	r4, [ip]
 8007d42:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007d46:	fb09 b404 	mla	r4, r9, r4, fp
 8007d4a:	44a2      	add	sl, r4
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007d52:	f84e 3b04 	str.w	r3, [lr], #4
 8007d56:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d5a:	f8be 4000 	ldrh.w	r4, [lr]
 8007d5e:	0c1b      	lsrs	r3, r3, #16
 8007d60:	fb09 4303 	mla	r3, r9, r3, r4
 8007d64:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007d68:	4567      	cmp	r7, ip
 8007d6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d6e:	d8e6      	bhi.n	8007d3e <__multiply+0xdc>
 8007d70:	f8ce 3000 	str.w	r3, [lr]
 8007d74:	3504      	adds	r5, #4
 8007d76:	e7a0      	b.n	8007cba <__multiply+0x58>
 8007d78:	3e01      	subs	r6, #1
 8007d7a:	e7a2      	b.n	8007cc2 <__multiply+0x60>

08007d7c <__pow5mult>:
 8007d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d80:	4615      	mov	r5, r2
 8007d82:	f012 0203 	ands.w	r2, r2, #3
 8007d86:	4606      	mov	r6, r0
 8007d88:	460f      	mov	r7, r1
 8007d8a:	d007      	beq.n	8007d9c <__pow5mult+0x20>
 8007d8c:	3a01      	subs	r2, #1
 8007d8e:	4c21      	ldr	r4, [pc, #132]	; (8007e14 <__pow5mult+0x98>)
 8007d90:	2300      	movs	r3, #0
 8007d92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d96:	f7ff fed2 	bl	8007b3e <__multadd>
 8007d9a:	4607      	mov	r7, r0
 8007d9c:	10ad      	asrs	r5, r5, #2
 8007d9e:	d035      	beq.n	8007e0c <__pow5mult+0x90>
 8007da0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007da2:	b93c      	cbnz	r4, 8007db4 <__pow5mult+0x38>
 8007da4:	2010      	movs	r0, #16
 8007da6:	f7ff fc4b 	bl	8007640 <malloc>
 8007daa:	6270      	str	r0, [r6, #36]	; 0x24
 8007dac:	6044      	str	r4, [r0, #4]
 8007dae:	6084      	str	r4, [r0, #8]
 8007db0:	6004      	str	r4, [r0, #0]
 8007db2:	60c4      	str	r4, [r0, #12]
 8007db4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007db8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007dbc:	b94c      	cbnz	r4, 8007dd2 <__pow5mult+0x56>
 8007dbe:	f240 2171 	movw	r1, #625	; 0x271
 8007dc2:	4630      	mov	r0, r6
 8007dc4:	f7ff ff44 	bl	8007c50 <__i2b>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dce:	4604      	mov	r4, r0
 8007dd0:	6003      	str	r3, [r0, #0]
 8007dd2:	f04f 0800 	mov.w	r8, #0
 8007dd6:	07eb      	lsls	r3, r5, #31
 8007dd8:	d50a      	bpl.n	8007df0 <__pow5mult+0x74>
 8007dda:	4639      	mov	r1, r7
 8007ddc:	4622      	mov	r2, r4
 8007dde:	4630      	mov	r0, r6
 8007de0:	f7ff ff3f 	bl	8007c62 <__multiply>
 8007de4:	4639      	mov	r1, r7
 8007de6:	4681      	mov	r9, r0
 8007de8:	4630      	mov	r0, r6
 8007dea:	f7ff fe91 	bl	8007b10 <_Bfree>
 8007dee:	464f      	mov	r7, r9
 8007df0:	106d      	asrs	r5, r5, #1
 8007df2:	d00b      	beq.n	8007e0c <__pow5mult+0x90>
 8007df4:	6820      	ldr	r0, [r4, #0]
 8007df6:	b938      	cbnz	r0, 8007e08 <__pow5mult+0x8c>
 8007df8:	4622      	mov	r2, r4
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	f7ff ff30 	bl	8007c62 <__multiply>
 8007e02:	6020      	str	r0, [r4, #0]
 8007e04:	f8c0 8000 	str.w	r8, [r0]
 8007e08:	4604      	mov	r4, r0
 8007e0a:	e7e4      	b.n	8007dd6 <__pow5mult+0x5a>
 8007e0c:	4638      	mov	r0, r7
 8007e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e12:	bf00      	nop
 8007e14:	08008948 	.word	0x08008948

08007e18 <__lshift>:
 8007e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e1c:	460c      	mov	r4, r1
 8007e1e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e22:	6923      	ldr	r3, [r4, #16]
 8007e24:	6849      	ldr	r1, [r1, #4]
 8007e26:	eb0a 0903 	add.w	r9, sl, r3
 8007e2a:	68a3      	ldr	r3, [r4, #8]
 8007e2c:	4607      	mov	r7, r0
 8007e2e:	4616      	mov	r6, r2
 8007e30:	f109 0501 	add.w	r5, r9, #1
 8007e34:	42ab      	cmp	r3, r5
 8007e36:	db31      	blt.n	8007e9c <__lshift+0x84>
 8007e38:	4638      	mov	r0, r7
 8007e3a:	f7ff fe35 	bl	8007aa8 <_Balloc>
 8007e3e:	2200      	movs	r2, #0
 8007e40:	4680      	mov	r8, r0
 8007e42:	f100 0314 	add.w	r3, r0, #20
 8007e46:	4611      	mov	r1, r2
 8007e48:	4552      	cmp	r2, sl
 8007e4a:	db2a      	blt.n	8007ea2 <__lshift+0x8a>
 8007e4c:	6920      	ldr	r0, [r4, #16]
 8007e4e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e52:	f104 0114 	add.w	r1, r4, #20
 8007e56:	f016 021f 	ands.w	r2, r6, #31
 8007e5a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007e5e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007e62:	d022      	beq.n	8007eaa <__lshift+0x92>
 8007e64:	f1c2 0c20 	rsb	ip, r2, #32
 8007e68:	2000      	movs	r0, #0
 8007e6a:	680e      	ldr	r6, [r1, #0]
 8007e6c:	4096      	lsls	r6, r2
 8007e6e:	4330      	orrs	r0, r6
 8007e70:	f843 0b04 	str.w	r0, [r3], #4
 8007e74:	f851 0b04 	ldr.w	r0, [r1], #4
 8007e78:	458e      	cmp	lr, r1
 8007e7a:	fa20 f00c 	lsr.w	r0, r0, ip
 8007e7e:	d8f4      	bhi.n	8007e6a <__lshift+0x52>
 8007e80:	6018      	str	r0, [r3, #0]
 8007e82:	b108      	cbz	r0, 8007e88 <__lshift+0x70>
 8007e84:	f109 0502 	add.w	r5, r9, #2
 8007e88:	3d01      	subs	r5, #1
 8007e8a:	4638      	mov	r0, r7
 8007e8c:	f8c8 5010 	str.w	r5, [r8, #16]
 8007e90:	4621      	mov	r1, r4
 8007e92:	f7ff fe3d 	bl	8007b10 <_Bfree>
 8007e96:	4640      	mov	r0, r8
 8007e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e9c:	3101      	adds	r1, #1
 8007e9e:	005b      	lsls	r3, r3, #1
 8007ea0:	e7c8      	b.n	8007e34 <__lshift+0x1c>
 8007ea2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007ea6:	3201      	adds	r2, #1
 8007ea8:	e7ce      	b.n	8007e48 <__lshift+0x30>
 8007eaa:	3b04      	subs	r3, #4
 8007eac:	f851 2b04 	ldr.w	r2, [r1], #4
 8007eb0:	f843 2f04 	str.w	r2, [r3, #4]!
 8007eb4:	458e      	cmp	lr, r1
 8007eb6:	d8f9      	bhi.n	8007eac <__lshift+0x94>
 8007eb8:	e7e6      	b.n	8007e88 <__lshift+0x70>

08007eba <__mcmp>:
 8007eba:	6903      	ldr	r3, [r0, #16]
 8007ebc:	690a      	ldr	r2, [r1, #16]
 8007ebe:	1a9b      	subs	r3, r3, r2
 8007ec0:	b530      	push	{r4, r5, lr}
 8007ec2:	d10c      	bne.n	8007ede <__mcmp+0x24>
 8007ec4:	0092      	lsls	r2, r2, #2
 8007ec6:	3014      	adds	r0, #20
 8007ec8:	3114      	adds	r1, #20
 8007eca:	1884      	adds	r4, r0, r2
 8007ecc:	4411      	add	r1, r2
 8007ece:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ed2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ed6:	4295      	cmp	r5, r2
 8007ed8:	d003      	beq.n	8007ee2 <__mcmp+0x28>
 8007eda:	d305      	bcc.n	8007ee8 <__mcmp+0x2e>
 8007edc:	2301      	movs	r3, #1
 8007ede:	4618      	mov	r0, r3
 8007ee0:	bd30      	pop	{r4, r5, pc}
 8007ee2:	42a0      	cmp	r0, r4
 8007ee4:	d3f3      	bcc.n	8007ece <__mcmp+0x14>
 8007ee6:	e7fa      	b.n	8007ede <__mcmp+0x24>
 8007ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8007eec:	e7f7      	b.n	8007ede <__mcmp+0x24>

08007eee <__mdiff>:
 8007eee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ef2:	460d      	mov	r5, r1
 8007ef4:	4607      	mov	r7, r0
 8007ef6:	4611      	mov	r1, r2
 8007ef8:	4628      	mov	r0, r5
 8007efa:	4614      	mov	r4, r2
 8007efc:	f7ff ffdd 	bl	8007eba <__mcmp>
 8007f00:	1e06      	subs	r6, r0, #0
 8007f02:	d108      	bne.n	8007f16 <__mdiff+0x28>
 8007f04:	4631      	mov	r1, r6
 8007f06:	4638      	mov	r0, r7
 8007f08:	f7ff fdce 	bl	8007aa8 <_Balloc>
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	6103      	str	r3, [r0, #16]
 8007f10:	6146      	str	r6, [r0, #20]
 8007f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f16:	bfa4      	itt	ge
 8007f18:	4623      	movge	r3, r4
 8007f1a:	462c      	movge	r4, r5
 8007f1c:	4638      	mov	r0, r7
 8007f1e:	6861      	ldr	r1, [r4, #4]
 8007f20:	bfa6      	itte	ge
 8007f22:	461d      	movge	r5, r3
 8007f24:	2600      	movge	r6, #0
 8007f26:	2601      	movlt	r6, #1
 8007f28:	f7ff fdbe 	bl	8007aa8 <_Balloc>
 8007f2c:	692b      	ldr	r3, [r5, #16]
 8007f2e:	60c6      	str	r6, [r0, #12]
 8007f30:	6926      	ldr	r6, [r4, #16]
 8007f32:	f105 0914 	add.w	r9, r5, #20
 8007f36:	f104 0214 	add.w	r2, r4, #20
 8007f3a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007f3e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007f42:	f100 0514 	add.w	r5, r0, #20
 8007f46:	f04f 0c00 	mov.w	ip, #0
 8007f4a:	f852 ab04 	ldr.w	sl, [r2], #4
 8007f4e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007f52:	fa1c f18a 	uxtah	r1, ip, sl
 8007f56:	b2a3      	uxth	r3, r4
 8007f58:	1ac9      	subs	r1, r1, r3
 8007f5a:	0c23      	lsrs	r3, r4, #16
 8007f5c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007f60:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007f64:	b289      	uxth	r1, r1
 8007f66:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007f6a:	45c8      	cmp	r8, r9
 8007f6c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007f70:	4696      	mov	lr, r2
 8007f72:	f845 3b04 	str.w	r3, [r5], #4
 8007f76:	d8e8      	bhi.n	8007f4a <__mdiff+0x5c>
 8007f78:	45be      	cmp	lr, r7
 8007f7a:	d305      	bcc.n	8007f88 <__mdiff+0x9a>
 8007f7c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007f80:	b18b      	cbz	r3, 8007fa6 <__mdiff+0xb8>
 8007f82:	6106      	str	r6, [r0, #16]
 8007f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f88:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007f8c:	fa1c f381 	uxtah	r3, ip, r1
 8007f90:	141a      	asrs	r2, r3, #16
 8007f92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f9c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007fa0:	f845 3b04 	str.w	r3, [r5], #4
 8007fa4:	e7e8      	b.n	8007f78 <__mdiff+0x8a>
 8007fa6:	3e01      	subs	r6, #1
 8007fa8:	e7e8      	b.n	8007f7c <__mdiff+0x8e>

08007faa <__d2b>:
 8007faa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fae:	460e      	mov	r6, r1
 8007fb0:	2101      	movs	r1, #1
 8007fb2:	ec59 8b10 	vmov	r8, r9, d0
 8007fb6:	4615      	mov	r5, r2
 8007fb8:	f7ff fd76 	bl	8007aa8 <_Balloc>
 8007fbc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007fc0:	4607      	mov	r7, r0
 8007fc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fc6:	bb34      	cbnz	r4, 8008016 <__d2b+0x6c>
 8007fc8:	9301      	str	r3, [sp, #4]
 8007fca:	f1b8 0f00 	cmp.w	r8, #0
 8007fce:	d027      	beq.n	8008020 <__d2b+0x76>
 8007fd0:	a802      	add	r0, sp, #8
 8007fd2:	f840 8d08 	str.w	r8, [r0, #-8]!
 8007fd6:	f7ff fe0c 	bl	8007bf2 <__lo0bits>
 8007fda:	9900      	ldr	r1, [sp, #0]
 8007fdc:	b1f0      	cbz	r0, 800801c <__d2b+0x72>
 8007fde:	9a01      	ldr	r2, [sp, #4]
 8007fe0:	f1c0 0320 	rsb	r3, r0, #32
 8007fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe8:	430b      	orrs	r3, r1
 8007fea:	40c2      	lsrs	r2, r0
 8007fec:	617b      	str	r3, [r7, #20]
 8007fee:	9201      	str	r2, [sp, #4]
 8007ff0:	9b01      	ldr	r3, [sp, #4]
 8007ff2:	61bb      	str	r3, [r7, #24]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	bf14      	ite	ne
 8007ff8:	2102      	movne	r1, #2
 8007ffa:	2101      	moveq	r1, #1
 8007ffc:	6139      	str	r1, [r7, #16]
 8007ffe:	b1c4      	cbz	r4, 8008032 <__d2b+0x88>
 8008000:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008004:	4404      	add	r4, r0
 8008006:	6034      	str	r4, [r6, #0]
 8008008:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800800c:	6028      	str	r0, [r5, #0]
 800800e:	4638      	mov	r0, r7
 8008010:	b003      	add	sp, #12
 8008012:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008016:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800801a:	e7d5      	b.n	8007fc8 <__d2b+0x1e>
 800801c:	6179      	str	r1, [r7, #20]
 800801e:	e7e7      	b.n	8007ff0 <__d2b+0x46>
 8008020:	a801      	add	r0, sp, #4
 8008022:	f7ff fde6 	bl	8007bf2 <__lo0bits>
 8008026:	9b01      	ldr	r3, [sp, #4]
 8008028:	617b      	str	r3, [r7, #20]
 800802a:	2101      	movs	r1, #1
 800802c:	6139      	str	r1, [r7, #16]
 800802e:	3020      	adds	r0, #32
 8008030:	e7e5      	b.n	8007ffe <__d2b+0x54>
 8008032:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008036:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800803a:	6030      	str	r0, [r6, #0]
 800803c:	6918      	ldr	r0, [r3, #16]
 800803e:	f7ff fdb9 	bl	8007bb4 <__hi0bits>
 8008042:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008046:	e7e1      	b.n	800800c <__d2b+0x62>

08008048 <_sbrk_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4c06      	ldr	r4, [pc, #24]	; (8008064 <_sbrk_r+0x1c>)
 800804c:	2300      	movs	r3, #0
 800804e:	4605      	mov	r5, r0
 8008050:	4608      	mov	r0, r1
 8008052:	6023      	str	r3, [r4, #0]
 8008054:	f000 fb6a 	bl	800872c <_sbrk>
 8008058:	1c43      	adds	r3, r0, #1
 800805a:	d102      	bne.n	8008062 <_sbrk_r+0x1a>
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	b103      	cbz	r3, 8008062 <_sbrk_r+0x1a>
 8008060:	602b      	str	r3, [r5, #0]
 8008062:	bd38      	pop	{r3, r4, r5, pc}
 8008064:	20001130 	.word	0x20001130

08008068 <__ssprint_r>:
 8008068:	6893      	ldr	r3, [r2, #8]
 800806a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800806e:	4681      	mov	r9, r0
 8008070:	460c      	mov	r4, r1
 8008072:	4617      	mov	r7, r2
 8008074:	2b00      	cmp	r3, #0
 8008076:	d060      	beq.n	800813a <__ssprint_r+0xd2>
 8008078:	f04f 0b00 	mov.w	fp, #0
 800807c:	f8d2 a000 	ldr.w	sl, [r2]
 8008080:	465e      	mov	r6, fp
 8008082:	b356      	cbz	r6, 80080da <__ssprint_r+0x72>
 8008084:	68a3      	ldr	r3, [r4, #8]
 8008086:	429e      	cmp	r6, r3
 8008088:	d344      	bcc.n	8008114 <__ssprint_r+0xac>
 800808a:	89a2      	ldrh	r2, [r4, #12]
 800808c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008090:	d03e      	beq.n	8008110 <__ssprint_r+0xa8>
 8008092:	6825      	ldr	r5, [r4, #0]
 8008094:	6921      	ldr	r1, [r4, #16]
 8008096:	eba5 0801 	sub.w	r8, r5, r1
 800809a:	6965      	ldr	r5, [r4, #20]
 800809c:	2302      	movs	r3, #2
 800809e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080a2:	fb95 f5f3 	sdiv	r5, r5, r3
 80080a6:	f108 0301 	add.w	r3, r8, #1
 80080aa:	4433      	add	r3, r6
 80080ac:	429d      	cmp	r5, r3
 80080ae:	bf38      	it	cc
 80080b0:	461d      	movcc	r5, r3
 80080b2:	0553      	lsls	r3, r2, #21
 80080b4:	d546      	bpl.n	8008144 <__ssprint_r+0xdc>
 80080b6:	4629      	mov	r1, r5
 80080b8:	4648      	mov	r0, r9
 80080ba:	f7ff fac9 	bl	8007650 <_malloc_r>
 80080be:	b998      	cbnz	r0, 80080e8 <__ssprint_r+0x80>
 80080c0:	230c      	movs	r3, #12
 80080c2:	f8c9 3000 	str.w	r3, [r9]
 80080c6:	89a3      	ldrh	r3, [r4, #12]
 80080c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080cc:	81a3      	strh	r3, [r4, #12]
 80080ce:	2300      	movs	r3, #0
 80080d0:	60bb      	str	r3, [r7, #8]
 80080d2:	607b      	str	r3, [r7, #4]
 80080d4:	f04f 30ff 	mov.w	r0, #4294967295
 80080d8:	e031      	b.n	800813e <__ssprint_r+0xd6>
 80080da:	f8da b000 	ldr.w	fp, [sl]
 80080de:	f8da 6004 	ldr.w	r6, [sl, #4]
 80080e2:	f10a 0a08 	add.w	sl, sl, #8
 80080e6:	e7cc      	b.n	8008082 <__ssprint_r+0x1a>
 80080e8:	4642      	mov	r2, r8
 80080ea:	6921      	ldr	r1, [r4, #16]
 80080ec:	9001      	str	r0, [sp, #4]
 80080ee:	f7fd fc33 	bl	8005958 <memcpy>
 80080f2:	89a2      	ldrh	r2, [r4, #12]
 80080f4:	9b01      	ldr	r3, [sp, #4]
 80080f6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80080fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80080fe:	81a2      	strh	r2, [r4, #12]
 8008100:	6123      	str	r3, [r4, #16]
 8008102:	6165      	str	r5, [r4, #20]
 8008104:	4443      	add	r3, r8
 8008106:	eba5 0508 	sub.w	r5, r5, r8
 800810a:	6023      	str	r3, [r4, #0]
 800810c:	60a5      	str	r5, [r4, #8]
 800810e:	4633      	mov	r3, r6
 8008110:	429e      	cmp	r6, r3
 8008112:	d200      	bcs.n	8008116 <__ssprint_r+0xae>
 8008114:	4633      	mov	r3, r6
 8008116:	461a      	mov	r2, r3
 8008118:	4659      	mov	r1, fp
 800811a:	6820      	ldr	r0, [r4, #0]
 800811c:	9301      	str	r3, [sp, #4]
 800811e:	f000 f96b 	bl	80083f8 <memmove>
 8008122:	68a2      	ldr	r2, [r4, #8]
 8008124:	9b01      	ldr	r3, [sp, #4]
 8008126:	1ad2      	subs	r2, r2, r3
 8008128:	60a2      	str	r2, [r4, #8]
 800812a:	6822      	ldr	r2, [r4, #0]
 800812c:	4413      	add	r3, r2
 800812e:	6023      	str	r3, [r4, #0]
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	1b9e      	subs	r6, r3, r6
 8008134:	60be      	str	r6, [r7, #8]
 8008136:	2e00      	cmp	r6, #0
 8008138:	d1cf      	bne.n	80080da <__ssprint_r+0x72>
 800813a:	2000      	movs	r0, #0
 800813c:	6078      	str	r0, [r7, #4]
 800813e:	b003      	add	sp, #12
 8008140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008144:	462a      	mov	r2, r5
 8008146:	4648      	mov	r0, r9
 8008148:	f000 f970 	bl	800842c <_realloc_r>
 800814c:	4603      	mov	r3, r0
 800814e:	2800      	cmp	r0, #0
 8008150:	d1d6      	bne.n	8008100 <__ssprint_r+0x98>
 8008152:	6921      	ldr	r1, [r4, #16]
 8008154:	4648      	mov	r0, r9
 8008156:	f000 f891 	bl	800827c <_free_r>
 800815a:	e7b1      	b.n	80080c0 <__ssprint_r+0x58>

0800815c <__ascii_wctomb>:
 800815c:	b149      	cbz	r1, 8008172 <__ascii_wctomb+0x16>
 800815e:	2aff      	cmp	r2, #255	; 0xff
 8008160:	bf85      	ittet	hi
 8008162:	238a      	movhi	r3, #138	; 0x8a
 8008164:	6003      	strhi	r3, [r0, #0]
 8008166:	700a      	strbls	r2, [r1, #0]
 8008168:	f04f 30ff 	movhi.w	r0, #4294967295
 800816c:	bf98      	it	ls
 800816e:	2001      	movls	r0, #1
 8008170:	4770      	bx	lr
 8008172:	4608      	mov	r0, r1
 8008174:	4770      	bx	lr

08008176 <_calloc_r>:
 8008176:	b510      	push	{r4, lr}
 8008178:	4351      	muls	r1, r2
 800817a:	f7ff fa69 	bl	8007650 <_malloc_r>
 800817e:	4604      	mov	r4, r0
 8008180:	b198      	cbz	r0, 80081aa <_calloc_r+0x34>
 8008182:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008186:	f022 0203 	bic.w	r2, r2, #3
 800818a:	3a04      	subs	r2, #4
 800818c:	2a24      	cmp	r2, #36	; 0x24
 800818e:	d81b      	bhi.n	80081c8 <_calloc_r+0x52>
 8008190:	2a13      	cmp	r2, #19
 8008192:	d917      	bls.n	80081c4 <_calloc_r+0x4e>
 8008194:	2100      	movs	r1, #0
 8008196:	2a1b      	cmp	r2, #27
 8008198:	6001      	str	r1, [r0, #0]
 800819a:	6041      	str	r1, [r0, #4]
 800819c:	d807      	bhi.n	80081ae <_calloc_r+0x38>
 800819e:	f100 0308 	add.w	r3, r0, #8
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]
 80081a6:	605a      	str	r2, [r3, #4]
 80081a8:	609a      	str	r2, [r3, #8]
 80081aa:	4620      	mov	r0, r4
 80081ac:	bd10      	pop	{r4, pc}
 80081ae:	2a24      	cmp	r2, #36	; 0x24
 80081b0:	6081      	str	r1, [r0, #8]
 80081b2:	60c1      	str	r1, [r0, #12]
 80081b4:	bf11      	iteee	ne
 80081b6:	f100 0310 	addne.w	r3, r0, #16
 80081ba:	6101      	streq	r1, [r0, #16]
 80081bc:	f100 0318 	addeq.w	r3, r0, #24
 80081c0:	6141      	streq	r1, [r0, #20]
 80081c2:	e7ee      	b.n	80081a2 <_calloc_r+0x2c>
 80081c4:	4603      	mov	r3, r0
 80081c6:	e7ec      	b.n	80081a2 <_calloc_r+0x2c>
 80081c8:	2100      	movs	r1, #0
 80081ca:	f7fd fbd0 	bl	800596e <memset>
 80081ce:	e7ec      	b.n	80081aa <_calloc_r+0x34>

080081d0 <_malloc_trim_r>:
 80081d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d4:	4f25      	ldr	r7, [pc, #148]	; (800826c <_malloc_trim_r+0x9c>)
 80081d6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8008278 <_malloc_trim_r+0xa8>
 80081da:	4689      	mov	r9, r1
 80081dc:	4606      	mov	r6, r0
 80081de:	f7ff fc57 	bl	8007a90 <__malloc_lock>
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	685d      	ldr	r5, [r3, #4]
 80081e6:	f1a8 0411 	sub.w	r4, r8, #17
 80081ea:	f025 0503 	bic.w	r5, r5, #3
 80081ee:	eba4 0409 	sub.w	r4, r4, r9
 80081f2:	442c      	add	r4, r5
 80081f4:	fbb4 f4f8 	udiv	r4, r4, r8
 80081f8:	3c01      	subs	r4, #1
 80081fa:	fb08 f404 	mul.w	r4, r8, r4
 80081fe:	4544      	cmp	r4, r8
 8008200:	da05      	bge.n	800820e <_malloc_trim_r+0x3e>
 8008202:	4630      	mov	r0, r6
 8008204:	f7ff fc4a 	bl	8007a9c <__malloc_unlock>
 8008208:	2000      	movs	r0, #0
 800820a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800820e:	2100      	movs	r1, #0
 8008210:	4630      	mov	r0, r6
 8008212:	f7ff ff19 	bl	8008048 <_sbrk_r>
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	442b      	add	r3, r5
 800821a:	4298      	cmp	r0, r3
 800821c:	d1f1      	bne.n	8008202 <_malloc_trim_r+0x32>
 800821e:	4261      	negs	r1, r4
 8008220:	4630      	mov	r0, r6
 8008222:	f7ff ff11 	bl	8008048 <_sbrk_r>
 8008226:	3001      	adds	r0, #1
 8008228:	d110      	bne.n	800824c <_malloc_trim_r+0x7c>
 800822a:	2100      	movs	r1, #0
 800822c:	4630      	mov	r0, r6
 800822e:	f7ff ff0b 	bl	8008048 <_sbrk_r>
 8008232:	68ba      	ldr	r2, [r7, #8]
 8008234:	1a83      	subs	r3, r0, r2
 8008236:	2b0f      	cmp	r3, #15
 8008238:	dde3      	ble.n	8008202 <_malloc_trim_r+0x32>
 800823a:	490d      	ldr	r1, [pc, #52]	; (8008270 <_malloc_trim_r+0xa0>)
 800823c:	6809      	ldr	r1, [r1, #0]
 800823e:	1a40      	subs	r0, r0, r1
 8008240:	490c      	ldr	r1, [pc, #48]	; (8008274 <_malloc_trim_r+0xa4>)
 8008242:	f043 0301 	orr.w	r3, r3, #1
 8008246:	6008      	str	r0, [r1, #0]
 8008248:	6053      	str	r3, [r2, #4]
 800824a:	e7da      	b.n	8008202 <_malloc_trim_r+0x32>
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	4a09      	ldr	r2, [pc, #36]	; (8008274 <_malloc_trim_r+0xa4>)
 8008250:	1b2d      	subs	r5, r5, r4
 8008252:	f045 0501 	orr.w	r5, r5, #1
 8008256:	605d      	str	r5, [r3, #4]
 8008258:	6813      	ldr	r3, [r2, #0]
 800825a:	4630      	mov	r0, r6
 800825c:	1b1c      	subs	r4, r3, r4
 800825e:	6014      	str	r4, [r2, #0]
 8008260:	f7ff fc1c 	bl	8007a9c <__malloc_unlock>
 8008264:	2001      	movs	r0, #1
 8008266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800826a:	bf00      	nop
 800826c:	2000026c 	.word	0x2000026c
 8008270:	20000674 	.word	0x20000674
 8008274:	200006b8 	.word	0x200006b8
 8008278:	00000080 	.word	0x00000080

0800827c <_free_r>:
 800827c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008280:	4604      	mov	r4, r0
 8008282:	4688      	mov	r8, r1
 8008284:	2900      	cmp	r1, #0
 8008286:	f000 80ab 	beq.w	80083e0 <_free_r+0x164>
 800828a:	f7ff fc01 	bl	8007a90 <__malloc_lock>
 800828e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8008292:	4d54      	ldr	r5, [pc, #336]	; (80083e4 <_free_r+0x168>)
 8008294:	f022 0001 	bic.w	r0, r2, #1
 8008298:	f1a8 0308 	sub.w	r3, r8, #8
 800829c:	181f      	adds	r7, r3, r0
 800829e:	68a9      	ldr	r1, [r5, #8]
 80082a0:	687e      	ldr	r6, [r7, #4]
 80082a2:	428f      	cmp	r7, r1
 80082a4:	f026 0603 	bic.w	r6, r6, #3
 80082a8:	f002 0201 	and.w	r2, r2, #1
 80082ac:	d11b      	bne.n	80082e6 <_free_r+0x6a>
 80082ae:	4430      	add	r0, r6
 80082b0:	b93a      	cbnz	r2, 80082c2 <_free_r+0x46>
 80082b2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80082b6:	1a9b      	subs	r3, r3, r2
 80082b8:	4410      	add	r0, r2
 80082ba:	6899      	ldr	r1, [r3, #8]
 80082bc:	68da      	ldr	r2, [r3, #12]
 80082be:	60ca      	str	r2, [r1, #12]
 80082c0:	6091      	str	r1, [r2, #8]
 80082c2:	f040 0201 	orr.w	r2, r0, #1
 80082c6:	605a      	str	r2, [r3, #4]
 80082c8:	60ab      	str	r3, [r5, #8]
 80082ca:	4b47      	ldr	r3, [pc, #284]	; (80083e8 <_free_r+0x16c>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4298      	cmp	r0, r3
 80082d0:	d304      	bcc.n	80082dc <_free_r+0x60>
 80082d2:	4b46      	ldr	r3, [pc, #280]	; (80083ec <_free_r+0x170>)
 80082d4:	4620      	mov	r0, r4
 80082d6:	6819      	ldr	r1, [r3, #0]
 80082d8:	f7ff ff7a 	bl	80081d0 <_malloc_trim_r>
 80082dc:	4620      	mov	r0, r4
 80082de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082e2:	f7ff bbdb 	b.w	8007a9c <__malloc_unlock>
 80082e6:	607e      	str	r6, [r7, #4]
 80082e8:	2a00      	cmp	r2, #0
 80082ea:	d139      	bne.n	8008360 <_free_r+0xe4>
 80082ec:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80082f0:	1a5b      	subs	r3, r3, r1
 80082f2:	4408      	add	r0, r1
 80082f4:	6899      	ldr	r1, [r3, #8]
 80082f6:	f105 0e08 	add.w	lr, r5, #8
 80082fa:	4571      	cmp	r1, lr
 80082fc:	d032      	beq.n	8008364 <_free_r+0xe8>
 80082fe:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8008302:	f8c1 e00c 	str.w	lr, [r1, #12]
 8008306:	f8ce 1008 	str.w	r1, [lr, #8]
 800830a:	19b9      	adds	r1, r7, r6
 800830c:	6849      	ldr	r1, [r1, #4]
 800830e:	07c9      	lsls	r1, r1, #31
 8008310:	d40a      	bmi.n	8008328 <_free_r+0xac>
 8008312:	4430      	add	r0, r6
 8008314:	68b9      	ldr	r1, [r7, #8]
 8008316:	bb3a      	cbnz	r2, 8008368 <_free_r+0xec>
 8008318:	4e35      	ldr	r6, [pc, #212]	; (80083f0 <_free_r+0x174>)
 800831a:	42b1      	cmp	r1, r6
 800831c:	d124      	bne.n	8008368 <_free_r+0xec>
 800831e:	616b      	str	r3, [r5, #20]
 8008320:	612b      	str	r3, [r5, #16]
 8008322:	2201      	movs	r2, #1
 8008324:	60d9      	str	r1, [r3, #12]
 8008326:	6099      	str	r1, [r3, #8]
 8008328:	f040 0101 	orr.w	r1, r0, #1
 800832c:	6059      	str	r1, [r3, #4]
 800832e:	5018      	str	r0, [r3, r0]
 8008330:	2a00      	cmp	r2, #0
 8008332:	d1d3      	bne.n	80082dc <_free_r+0x60>
 8008334:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008338:	d21a      	bcs.n	8008370 <_free_r+0xf4>
 800833a:	08c0      	lsrs	r0, r0, #3
 800833c:	1081      	asrs	r1, r0, #2
 800833e:	2201      	movs	r2, #1
 8008340:	408a      	lsls	r2, r1
 8008342:	6869      	ldr	r1, [r5, #4]
 8008344:	3001      	adds	r0, #1
 8008346:	430a      	orrs	r2, r1
 8008348:	606a      	str	r2, [r5, #4]
 800834a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800834e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8008352:	6099      	str	r1, [r3, #8]
 8008354:	3a08      	subs	r2, #8
 8008356:	60da      	str	r2, [r3, #12]
 8008358:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800835c:	60cb      	str	r3, [r1, #12]
 800835e:	e7bd      	b.n	80082dc <_free_r+0x60>
 8008360:	2200      	movs	r2, #0
 8008362:	e7d2      	b.n	800830a <_free_r+0x8e>
 8008364:	2201      	movs	r2, #1
 8008366:	e7d0      	b.n	800830a <_free_r+0x8e>
 8008368:	68fe      	ldr	r6, [r7, #12]
 800836a:	60ce      	str	r6, [r1, #12]
 800836c:	60b1      	str	r1, [r6, #8]
 800836e:	e7db      	b.n	8008328 <_free_r+0xac>
 8008370:	0a42      	lsrs	r2, r0, #9
 8008372:	2a04      	cmp	r2, #4
 8008374:	d813      	bhi.n	800839e <_free_r+0x122>
 8008376:	0982      	lsrs	r2, r0, #6
 8008378:	3238      	adds	r2, #56	; 0x38
 800837a:	1c51      	adds	r1, r2, #1
 800837c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8008380:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008384:	428e      	cmp	r6, r1
 8008386:	d124      	bne.n	80083d2 <_free_r+0x156>
 8008388:	2001      	movs	r0, #1
 800838a:	1092      	asrs	r2, r2, #2
 800838c:	fa00 f202 	lsl.w	r2, r0, r2
 8008390:	6868      	ldr	r0, [r5, #4]
 8008392:	4302      	orrs	r2, r0
 8008394:	606a      	str	r2, [r5, #4]
 8008396:	60de      	str	r6, [r3, #12]
 8008398:	6099      	str	r1, [r3, #8]
 800839a:	60b3      	str	r3, [r6, #8]
 800839c:	e7de      	b.n	800835c <_free_r+0xe0>
 800839e:	2a14      	cmp	r2, #20
 80083a0:	d801      	bhi.n	80083a6 <_free_r+0x12a>
 80083a2:	325b      	adds	r2, #91	; 0x5b
 80083a4:	e7e9      	b.n	800837a <_free_r+0xfe>
 80083a6:	2a54      	cmp	r2, #84	; 0x54
 80083a8:	d802      	bhi.n	80083b0 <_free_r+0x134>
 80083aa:	0b02      	lsrs	r2, r0, #12
 80083ac:	326e      	adds	r2, #110	; 0x6e
 80083ae:	e7e4      	b.n	800837a <_free_r+0xfe>
 80083b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80083b4:	d802      	bhi.n	80083bc <_free_r+0x140>
 80083b6:	0bc2      	lsrs	r2, r0, #15
 80083b8:	3277      	adds	r2, #119	; 0x77
 80083ba:	e7de      	b.n	800837a <_free_r+0xfe>
 80083bc:	f240 5154 	movw	r1, #1364	; 0x554
 80083c0:	428a      	cmp	r2, r1
 80083c2:	bf9a      	itte	ls
 80083c4:	0c82      	lsrls	r2, r0, #18
 80083c6:	327c      	addls	r2, #124	; 0x7c
 80083c8:	227e      	movhi	r2, #126	; 0x7e
 80083ca:	e7d6      	b.n	800837a <_free_r+0xfe>
 80083cc:	6889      	ldr	r1, [r1, #8]
 80083ce:	428e      	cmp	r6, r1
 80083d0:	d004      	beq.n	80083dc <_free_r+0x160>
 80083d2:	684a      	ldr	r2, [r1, #4]
 80083d4:	f022 0203 	bic.w	r2, r2, #3
 80083d8:	4290      	cmp	r0, r2
 80083da:	d3f7      	bcc.n	80083cc <_free_r+0x150>
 80083dc:	68ce      	ldr	r6, [r1, #12]
 80083de:	e7da      	b.n	8008396 <_free_r+0x11a>
 80083e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083e4:	2000026c 	.word	0x2000026c
 80083e8:	20000678 	.word	0x20000678
 80083ec:	200006e8 	.word	0x200006e8
 80083f0:	20000274 	.word	0x20000274

080083f4 <__retarget_lock_acquire_recursive>:
 80083f4:	4770      	bx	lr

080083f6 <__retarget_lock_release_recursive>:
 80083f6:	4770      	bx	lr

080083f8 <memmove>:
 80083f8:	4288      	cmp	r0, r1
 80083fa:	b510      	push	{r4, lr}
 80083fc:	eb01 0302 	add.w	r3, r1, r2
 8008400:	d803      	bhi.n	800840a <memmove+0x12>
 8008402:	1e42      	subs	r2, r0, #1
 8008404:	4299      	cmp	r1, r3
 8008406:	d10c      	bne.n	8008422 <memmove+0x2a>
 8008408:	bd10      	pop	{r4, pc}
 800840a:	4298      	cmp	r0, r3
 800840c:	d2f9      	bcs.n	8008402 <memmove+0xa>
 800840e:	1881      	adds	r1, r0, r2
 8008410:	1ad2      	subs	r2, r2, r3
 8008412:	42d3      	cmn	r3, r2
 8008414:	d100      	bne.n	8008418 <memmove+0x20>
 8008416:	bd10      	pop	{r4, pc}
 8008418:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800841c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008420:	e7f7      	b.n	8008412 <memmove+0x1a>
 8008422:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008426:	f802 4f01 	strb.w	r4, [r2, #1]!
 800842a:	e7eb      	b.n	8008404 <memmove+0xc>

0800842c <_realloc_r>:
 800842c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008430:	4682      	mov	sl, r0
 8008432:	460c      	mov	r4, r1
 8008434:	b929      	cbnz	r1, 8008442 <_realloc_r+0x16>
 8008436:	4611      	mov	r1, r2
 8008438:	b003      	add	sp, #12
 800843a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800843e:	f7ff b907 	b.w	8007650 <_malloc_r>
 8008442:	9201      	str	r2, [sp, #4]
 8008444:	f7ff fb24 	bl	8007a90 <__malloc_lock>
 8008448:	9a01      	ldr	r2, [sp, #4]
 800844a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800844e:	f102 080b 	add.w	r8, r2, #11
 8008452:	f1b8 0f16 	cmp.w	r8, #22
 8008456:	f1a4 0908 	sub.w	r9, r4, #8
 800845a:	f025 0603 	bic.w	r6, r5, #3
 800845e:	d90a      	bls.n	8008476 <_realloc_r+0x4a>
 8008460:	f038 0807 	bics.w	r8, r8, #7
 8008464:	d509      	bpl.n	800847a <_realloc_r+0x4e>
 8008466:	230c      	movs	r3, #12
 8008468:	f8ca 3000 	str.w	r3, [sl]
 800846c:	2700      	movs	r7, #0
 800846e:	4638      	mov	r0, r7
 8008470:	b003      	add	sp, #12
 8008472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008476:	f04f 0810 	mov.w	r8, #16
 800847a:	4590      	cmp	r8, r2
 800847c:	d3f3      	bcc.n	8008466 <_realloc_r+0x3a>
 800847e:	45b0      	cmp	r8, r6
 8008480:	f340 8145 	ble.w	800870e <_realloc_r+0x2e2>
 8008484:	4ba8      	ldr	r3, [pc, #672]	; (8008728 <_realloc_r+0x2fc>)
 8008486:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800848a:	eb09 0106 	add.w	r1, r9, r6
 800848e:	4571      	cmp	r1, lr
 8008490:	469b      	mov	fp, r3
 8008492:	684b      	ldr	r3, [r1, #4]
 8008494:	d005      	beq.n	80084a2 <_realloc_r+0x76>
 8008496:	f023 0001 	bic.w	r0, r3, #1
 800849a:	4408      	add	r0, r1
 800849c:	6840      	ldr	r0, [r0, #4]
 800849e:	07c7      	lsls	r7, r0, #31
 80084a0:	d447      	bmi.n	8008532 <_realloc_r+0x106>
 80084a2:	f023 0303 	bic.w	r3, r3, #3
 80084a6:	4571      	cmp	r1, lr
 80084a8:	eb06 0703 	add.w	r7, r6, r3
 80084ac:	d119      	bne.n	80084e2 <_realloc_r+0xb6>
 80084ae:	f108 0010 	add.w	r0, r8, #16
 80084b2:	4287      	cmp	r7, r0
 80084b4:	db3f      	blt.n	8008536 <_realloc_r+0x10a>
 80084b6:	eb09 0308 	add.w	r3, r9, r8
 80084ba:	eba7 0708 	sub.w	r7, r7, r8
 80084be:	f047 0701 	orr.w	r7, r7, #1
 80084c2:	f8cb 3008 	str.w	r3, [fp, #8]
 80084c6:	605f      	str	r7, [r3, #4]
 80084c8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	ea43 0308 	orr.w	r3, r3, r8
 80084d4:	f844 3c04 	str.w	r3, [r4, #-4]
 80084d8:	4650      	mov	r0, sl
 80084da:	f7ff fadf 	bl	8007a9c <__malloc_unlock>
 80084de:	4627      	mov	r7, r4
 80084e0:	e7c5      	b.n	800846e <_realloc_r+0x42>
 80084e2:	45b8      	cmp	r8, r7
 80084e4:	dc27      	bgt.n	8008536 <_realloc_r+0x10a>
 80084e6:	68cb      	ldr	r3, [r1, #12]
 80084e8:	688a      	ldr	r2, [r1, #8]
 80084ea:	60d3      	str	r3, [r2, #12]
 80084ec:	609a      	str	r2, [r3, #8]
 80084ee:	eba7 0008 	sub.w	r0, r7, r8
 80084f2:	280f      	cmp	r0, #15
 80084f4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80084f8:	eb09 0207 	add.w	r2, r9, r7
 80084fc:	f240 8109 	bls.w	8008712 <_realloc_r+0x2e6>
 8008500:	eb09 0108 	add.w	r1, r9, r8
 8008504:	f003 0301 	and.w	r3, r3, #1
 8008508:	ea43 0308 	orr.w	r3, r3, r8
 800850c:	f040 0001 	orr.w	r0, r0, #1
 8008510:	f8c9 3004 	str.w	r3, [r9, #4]
 8008514:	6048      	str	r0, [r1, #4]
 8008516:	6853      	ldr	r3, [r2, #4]
 8008518:	f043 0301 	orr.w	r3, r3, #1
 800851c:	6053      	str	r3, [r2, #4]
 800851e:	3108      	adds	r1, #8
 8008520:	4650      	mov	r0, sl
 8008522:	f7ff feab 	bl	800827c <_free_r>
 8008526:	4650      	mov	r0, sl
 8008528:	f7ff fab8 	bl	8007a9c <__malloc_unlock>
 800852c:	f109 0708 	add.w	r7, r9, #8
 8008530:	e79d      	b.n	800846e <_realloc_r+0x42>
 8008532:	2300      	movs	r3, #0
 8008534:	4619      	mov	r1, r3
 8008536:	07e8      	lsls	r0, r5, #31
 8008538:	f100 8084 	bmi.w	8008644 <_realloc_r+0x218>
 800853c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008540:	eba9 0505 	sub.w	r5, r9, r5
 8008544:	6868      	ldr	r0, [r5, #4]
 8008546:	f020 0003 	bic.w	r0, r0, #3
 800854a:	4430      	add	r0, r6
 800854c:	2900      	cmp	r1, #0
 800854e:	d076      	beq.n	800863e <_realloc_r+0x212>
 8008550:	4571      	cmp	r1, lr
 8008552:	d150      	bne.n	80085f6 <_realloc_r+0x1ca>
 8008554:	4403      	add	r3, r0
 8008556:	f108 0110 	add.w	r1, r8, #16
 800855a:	428b      	cmp	r3, r1
 800855c:	db6f      	blt.n	800863e <_realloc_r+0x212>
 800855e:	462f      	mov	r7, r5
 8008560:	68ea      	ldr	r2, [r5, #12]
 8008562:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8008566:	60ca      	str	r2, [r1, #12]
 8008568:	6091      	str	r1, [r2, #8]
 800856a:	1f32      	subs	r2, r6, #4
 800856c:	2a24      	cmp	r2, #36	; 0x24
 800856e:	d83b      	bhi.n	80085e8 <_realloc_r+0x1bc>
 8008570:	2a13      	cmp	r2, #19
 8008572:	d936      	bls.n	80085e2 <_realloc_r+0x1b6>
 8008574:	6821      	ldr	r1, [r4, #0]
 8008576:	60a9      	str	r1, [r5, #8]
 8008578:	6861      	ldr	r1, [r4, #4]
 800857a:	60e9      	str	r1, [r5, #12]
 800857c:	2a1b      	cmp	r2, #27
 800857e:	d81c      	bhi.n	80085ba <_realloc_r+0x18e>
 8008580:	f105 0210 	add.w	r2, r5, #16
 8008584:	f104 0108 	add.w	r1, r4, #8
 8008588:	6808      	ldr	r0, [r1, #0]
 800858a:	6010      	str	r0, [r2, #0]
 800858c:	6848      	ldr	r0, [r1, #4]
 800858e:	6050      	str	r0, [r2, #4]
 8008590:	6889      	ldr	r1, [r1, #8]
 8008592:	6091      	str	r1, [r2, #8]
 8008594:	eb05 0208 	add.w	r2, r5, r8
 8008598:	eba3 0308 	sub.w	r3, r3, r8
 800859c:	f043 0301 	orr.w	r3, r3, #1
 80085a0:	f8cb 2008 	str.w	r2, [fp, #8]
 80085a4:	6053      	str	r3, [r2, #4]
 80085a6:	686b      	ldr	r3, [r5, #4]
 80085a8:	f003 0301 	and.w	r3, r3, #1
 80085ac:	ea43 0308 	orr.w	r3, r3, r8
 80085b0:	606b      	str	r3, [r5, #4]
 80085b2:	4650      	mov	r0, sl
 80085b4:	f7ff fa72 	bl	8007a9c <__malloc_unlock>
 80085b8:	e759      	b.n	800846e <_realloc_r+0x42>
 80085ba:	68a1      	ldr	r1, [r4, #8]
 80085bc:	6129      	str	r1, [r5, #16]
 80085be:	68e1      	ldr	r1, [r4, #12]
 80085c0:	6169      	str	r1, [r5, #20]
 80085c2:	2a24      	cmp	r2, #36	; 0x24
 80085c4:	bf01      	itttt	eq
 80085c6:	6922      	ldreq	r2, [r4, #16]
 80085c8:	61aa      	streq	r2, [r5, #24]
 80085ca:	6960      	ldreq	r0, [r4, #20]
 80085cc:	61e8      	streq	r0, [r5, #28]
 80085ce:	bf19      	ittee	ne
 80085d0:	f105 0218 	addne.w	r2, r5, #24
 80085d4:	f104 0110 	addne.w	r1, r4, #16
 80085d8:	f105 0220 	addeq.w	r2, r5, #32
 80085dc:	f104 0118 	addeq.w	r1, r4, #24
 80085e0:	e7d2      	b.n	8008588 <_realloc_r+0x15c>
 80085e2:	463a      	mov	r2, r7
 80085e4:	4621      	mov	r1, r4
 80085e6:	e7cf      	b.n	8008588 <_realloc_r+0x15c>
 80085e8:	4621      	mov	r1, r4
 80085ea:	4638      	mov	r0, r7
 80085ec:	9301      	str	r3, [sp, #4]
 80085ee:	f7ff ff03 	bl	80083f8 <memmove>
 80085f2:	9b01      	ldr	r3, [sp, #4]
 80085f4:	e7ce      	b.n	8008594 <_realloc_r+0x168>
 80085f6:	18c7      	adds	r7, r0, r3
 80085f8:	45b8      	cmp	r8, r7
 80085fa:	dc20      	bgt.n	800863e <_realloc_r+0x212>
 80085fc:	68cb      	ldr	r3, [r1, #12]
 80085fe:	688a      	ldr	r2, [r1, #8]
 8008600:	60d3      	str	r3, [r2, #12]
 8008602:	609a      	str	r2, [r3, #8]
 8008604:	4628      	mov	r0, r5
 8008606:	68eb      	ldr	r3, [r5, #12]
 8008608:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800860c:	60d3      	str	r3, [r2, #12]
 800860e:	609a      	str	r2, [r3, #8]
 8008610:	1f32      	subs	r2, r6, #4
 8008612:	2a24      	cmp	r2, #36	; 0x24
 8008614:	d842      	bhi.n	800869c <_realloc_r+0x270>
 8008616:	2a13      	cmp	r2, #19
 8008618:	d93e      	bls.n	8008698 <_realloc_r+0x26c>
 800861a:	6823      	ldr	r3, [r4, #0]
 800861c:	60ab      	str	r3, [r5, #8]
 800861e:	6863      	ldr	r3, [r4, #4]
 8008620:	60eb      	str	r3, [r5, #12]
 8008622:	2a1b      	cmp	r2, #27
 8008624:	d824      	bhi.n	8008670 <_realloc_r+0x244>
 8008626:	f105 0010 	add.w	r0, r5, #16
 800862a:	f104 0308 	add.w	r3, r4, #8
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	6002      	str	r2, [r0, #0]
 8008632:	685a      	ldr	r2, [r3, #4]
 8008634:	6042      	str	r2, [r0, #4]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	6083      	str	r3, [r0, #8]
 800863a:	46a9      	mov	r9, r5
 800863c:	e757      	b.n	80084ee <_realloc_r+0xc2>
 800863e:	4580      	cmp	r8, r0
 8008640:	4607      	mov	r7, r0
 8008642:	dddf      	ble.n	8008604 <_realloc_r+0x1d8>
 8008644:	4611      	mov	r1, r2
 8008646:	4650      	mov	r0, sl
 8008648:	f7ff f802 	bl	8007650 <_malloc_r>
 800864c:	4607      	mov	r7, r0
 800864e:	2800      	cmp	r0, #0
 8008650:	d0af      	beq.n	80085b2 <_realloc_r+0x186>
 8008652:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008656:	f023 0301 	bic.w	r3, r3, #1
 800865a:	f1a0 0208 	sub.w	r2, r0, #8
 800865e:	444b      	add	r3, r9
 8008660:	429a      	cmp	r2, r3
 8008662:	d11f      	bne.n	80086a4 <_realloc_r+0x278>
 8008664:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8008668:	f027 0703 	bic.w	r7, r7, #3
 800866c:	4437      	add	r7, r6
 800866e:	e73e      	b.n	80084ee <_realloc_r+0xc2>
 8008670:	68a3      	ldr	r3, [r4, #8]
 8008672:	612b      	str	r3, [r5, #16]
 8008674:	68e3      	ldr	r3, [r4, #12]
 8008676:	616b      	str	r3, [r5, #20]
 8008678:	2a24      	cmp	r2, #36	; 0x24
 800867a:	bf01      	itttt	eq
 800867c:	6923      	ldreq	r3, [r4, #16]
 800867e:	61ab      	streq	r3, [r5, #24]
 8008680:	6962      	ldreq	r2, [r4, #20]
 8008682:	61ea      	streq	r2, [r5, #28]
 8008684:	bf19      	ittee	ne
 8008686:	f105 0018 	addne.w	r0, r5, #24
 800868a:	f104 0310 	addne.w	r3, r4, #16
 800868e:	f105 0020 	addeq.w	r0, r5, #32
 8008692:	f104 0318 	addeq.w	r3, r4, #24
 8008696:	e7ca      	b.n	800862e <_realloc_r+0x202>
 8008698:	4623      	mov	r3, r4
 800869a:	e7c8      	b.n	800862e <_realloc_r+0x202>
 800869c:	4621      	mov	r1, r4
 800869e:	f7ff feab 	bl	80083f8 <memmove>
 80086a2:	e7ca      	b.n	800863a <_realloc_r+0x20e>
 80086a4:	1f32      	subs	r2, r6, #4
 80086a6:	2a24      	cmp	r2, #36	; 0x24
 80086a8:	d82d      	bhi.n	8008706 <_realloc_r+0x2da>
 80086aa:	2a13      	cmp	r2, #19
 80086ac:	d928      	bls.n	8008700 <_realloc_r+0x2d4>
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	6003      	str	r3, [r0, #0]
 80086b2:	6863      	ldr	r3, [r4, #4]
 80086b4:	6043      	str	r3, [r0, #4]
 80086b6:	2a1b      	cmp	r2, #27
 80086b8:	d80e      	bhi.n	80086d8 <_realloc_r+0x2ac>
 80086ba:	f100 0308 	add.w	r3, r0, #8
 80086be:	f104 0208 	add.w	r2, r4, #8
 80086c2:	6811      	ldr	r1, [r2, #0]
 80086c4:	6019      	str	r1, [r3, #0]
 80086c6:	6851      	ldr	r1, [r2, #4]
 80086c8:	6059      	str	r1, [r3, #4]
 80086ca:	6892      	ldr	r2, [r2, #8]
 80086cc:	609a      	str	r2, [r3, #8]
 80086ce:	4621      	mov	r1, r4
 80086d0:	4650      	mov	r0, sl
 80086d2:	f7ff fdd3 	bl	800827c <_free_r>
 80086d6:	e76c      	b.n	80085b2 <_realloc_r+0x186>
 80086d8:	68a3      	ldr	r3, [r4, #8]
 80086da:	6083      	str	r3, [r0, #8]
 80086dc:	68e3      	ldr	r3, [r4, #12]
 80086de:	60c3      	str	r3, [r0, #12]
 80086e0:	2a24      	cmp	r2, #36	; 0x24
 80086e2:	bf01      	itttt	eq
 80086e4:	6923      	ldreq	r3, [r4, #16]
 80086e6:	6103      	streq	r3, [r0, #16]
 80086e8:	6961      	ldreq	r1, [r4, #20]
 80086ea:	6141      	streq	r1, [r0, #20]
 80086ec:	bf19      	ittee	ne
 80086ee:	f100 0310 	addne.w	r3, r0, #16
 80086f2:	f104 0210 	addne.w	r2, r4, #16
 80086f6:	f100 0318 	addeq.w	r3, r0, #24
 80086fa:	f104 0218 	addeq.w	r2, r4, #24
 80086fe:	e7e0      	b.n	80086c2 <_realloc_r+0x296>
 8008700:	4603      	mov	r3, r0
 8008702:	4622      	mov	r2, r4
 8008704:	e7dd      	b.n	80086c2 <_realloc_r+0x296>
 8008706:	4621      	mov	r1, r4
 8008708:	f7ff fe76 	bl	80083f8 <memmove>
 800870c:	e7df      	b.n	80086ce <_realloc_r+0x2a2>
 800870e:	4637      	mov	r7, r6
 8008710:	e6ed      	b.n	80084ee <_realloc_r+0xc2>
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	431f      	orrs	r7, r3
 8008718:	f8c9 7004 	str.w	r7, [r9, #4]
 800871c:	6853      	ldr	r3, [r2, #4]
 800871e:	f043 0301 	orr.w	r3, r3, #1
 8008722:	6053      	str	r3, [r2, #4]
 8008724:	e6ff      	b.n	8008526 <_realloc_r+0xfa>
 8008726:	bf00      	nop
 8008728:	2000026c 	.word	0x2000026c

0800872c <_sbrk>:
 800872c:	4b04      	ldr	r3, [pc, #16]	; (8008740 <_sbrk+0x14>)
 800872e:	6819      	ldr	r1, [r3, #0]
 8008730:	4602      	mov	r2, r0
 8008732:	b909      	cbnz	r1, 8008738 <_sbrk+0xc>
 8008734:	4903      	ldr	r1, [pc, #12]	; (8008744 <_sbrk+0x18>)
 8008736:	6019      	str	r1, [r3, #0]
 8008738:	6818      	ldr	r0, [r3, #0]
 800873a:	4402      	add	r2, r0
 800873c:	601a      	str	r2, [r3, #0]
 800873e:	4770      	bx	lr
 8008740:	200006ec 	.word	0x200006ec
 8008744:	20001140 	.word	0x20001140

08008748 <_init>:
 8008748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800874a:	bf00      	nop
 800874c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800874e:	bc08      	pop	{r3}
 8008750:	469e      	mov	lr, r3
 8008752:	4770      	bx	lr

08008754 <_fini>:
 8008754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008756:	bf00      	nop
 8008758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800875a:	bc08      	pop	{r3}
 800875c:	469e      	mov	lr, r3
 800875e:	4770      	bx	lr
