
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.47

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.31 source latency bit_counter[1]$_DFFE_PN0P_/CLK ^
  -0.32 target latency state[2]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net17 (net)
                  0.05    0.00    0.71 ^ input3/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.02    0.20    0.20    0.91 ^ input3/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    0.91 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.04    0.14    0.20    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    0.32 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.32   clock reconvergence pessimism
                          0.17    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: serial_in (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.07    0.27 ^ input4/X (sky130_fd_sc_hd__clkbuf_1)
                                         net5 (net)
                  0.05    0.00    0.27 ^ _113_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.13    0.40 ^ _113_/X (sky130_fd_sc_hd__a22o_1)
                                         _020_ (net)
                  0.04    0.00    0.40 ^ shift_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    0.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.31 ^ shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.02    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net17 (net)
                  0.05    0.00    0.71 ^ input3/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.02    0.20    0.20    0.91 ^ input3/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    27    0.12    0.14    0.21    1.12 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.14    0.00    1.13 ^ state[1]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.04    0.14    0.20    5.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.32 ^ state[1]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.32   clock reconvergence pessimism
                          0.22    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    0.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.31 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.41    0.72 v clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.07    0.00    0.73 v _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.08    0.80 ^ _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _056_ (net)
                  0.06    0.00    0.80 ^ _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.17    0.97 ^ _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _058_ (net)
                  0.08    0.00    0.97 ^ _077_/C (sky130_fd_sc_hd__and4b_1)
     3    0.01    0.10    0.23    1.21 ^ _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _041_ (net)
                  0.10    0.00    1.21 ^ _080_/A (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.04    0.06    1.26 v _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _044_ (net)
                  0.04    0.00    1.26 v _081_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.17    1.44 v _081_/X (sky130_fd_sc_hd__buf_2)
                                         _045_ (net)
                  0.09    0.00    1.44 v _082_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    1.74 v _082_/X (sky130_fd_sc_hd__mux2_1)
                                         _003_ (net)
                  0.05    0.00    1.74 v bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.74   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    5.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    5.31 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.31   clock reconvergence pessimism
                         -0.10    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  3.47   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    0.71 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net17 (net)
                  0.05    0.00    0.71 ^ input3/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.02    0.20    0.20    0.91 ^ input3/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.20    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    27    0.12    0.14    0.21    1.12 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.14    0.00    1.13 ^ state[1]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.04    0.14    0.20    5.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.32 ^ state[1]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.32   clock reconvergence pessimism
                          0.22    5.54   library recovery time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    0.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.31 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.41    0.72 v clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.07    0.00    0.73 v _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.08    0.80 ^ _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _056_ (net)
                  0.06    0.00    0.80 ^ _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.17    0.97 ^ _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _058_ (net)
                  0.08    0.00    0.97 ^ _077_/C (sky130_fd_sc_hd__and4b_1)
     3    0.01    0.10    0.23    1.21 ^ _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _041_ (net)
                  0.10    0.00    1.21 ^ _080_/A (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.04    0.06    1.26 v _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _044_ (net)
                  0.04    0.00    1.26 v _081_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.09    0.17    1.44 v _081_/X (sky130_fd_sc_hd__buf_2)
                                         _045_ (net)
                  0.09    0.00    1.44 v _082_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30    1.74 v _082_/X (sky130_fd_sc_hd__mux2_1)
                                         _003_ (net)
                  0.05    0.00    1.74 v bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.74   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    5.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    5.31 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.31   clock reconvergence pessimism
                         -0.10    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  3.47   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.2864176034927368

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8576

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04639137163758278

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9211

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.31 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.72 v clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.80 ^ _075_/Y (sky130_fd_sc_hd__inv_1)
   0.17    0.97 ^ _122_/COUT (sky130_fd_sc_hd__ha_1)
   0.23    1.21 ^ _077_/X (sky130_fd_sc_hd__and4b_1)
   0.06    1.26 v _080_/Y (sky130_fd_sc_hd__nor2b_1)
   0.17    1.44 v _081_/X (sky130_fd_sc_hd__buf_2)
   0.30    1.74 v _082_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.74 v bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.74   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    5.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.31 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.31   clock reconvergence pessimism
  -0.10    5.21   library setup time
           5.21   data required time
---------------------------------------------------------
           5.21   data required time
          -1.74   data arrival time
---------------------------------------------------------
           3.47   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.40    0.71 ^ bit_counter[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.07    0.78 v _091_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.78 v bit_counter[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.32   clock reconvergence pessimism
  -0.02    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3177

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3176

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.7402

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.4711

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
199.465579

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.21e-04   6.78e-05   3.63e-10   3.89e-04  58.9%
Combinational          1.01e-04   6.55e-05   3.02e-10   1.66e-04  25.2%
Clock                  4.45e-05   6.04e-05   2.10e-11   1.05e-04  15.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.67e-04   1.94e-04   6.86e-10   6.60e-04 100.0%
                          70.7%      29.3%       0.0%
