//
//Written by GowinSynthesis
//Tool Version "V1.9.11.01 (64-bit)"
//Mon Apr  7 17:53:35 2025

//Source file index table:
//file0 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/DFPlayer_Mini_CMD.vhd"
//file1 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/GOSOF80.vhd"
//file2 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/RIOT/R6532.vhd"
//file3 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/RIOT/riot.vhd"
//file4 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/RIOT_RAM/RIOT_RAM.vhd"
//file5 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/SD_Card.vhd"
//file6 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/SPI_Master.vhd"
//file7 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/T65/T65.vhd"
//file8 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/T65/T65_ALU.vhd"
//file9 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/T65/T65_MCode.vhd"
//file10 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/T65/T65_Pack.vhd"
//file11 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/Votrax-SC01.vhd"
//file12 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/background_sound.vhd"
//file13 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/cpu_clk_gen.vhd"
//file14 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/dac.vhd"
//file15 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/gowin_ram16s/Soundrom.vhd"
//file16 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/gowin_rpll/gowin_rpll.vhd"
//file17 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/gowin_sp/gowin_sp.vhd"
//file18 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/slow_to_fast_clock_bus.vhd"
//file19 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/sound_input.vhd"
//file20 "\N:/Projekte/Soundboards/FPGA\ Soundboard\ GTB/source/HW\ 3.x\ GOSOF\ Tang\ nano\ 9K/src/soundtest.vhd"
`timescale 100 ps/100 ps
module DFPlayer_Mini_CMD (
  clk_27_d,
  n840_7,
  DFcmd_par1_0_7,
  n867_6,
  DFcmd_par1_1_9,
  n866_5,
  n851_5,
  DFcmd_par1_3_6,
  n850_7,
  n817_10,
  DFcmd_par1_5_4,
  n342_4,
  DFcmd_par1_6_6,
  soundrom1_addr_10_4,
  LED_2_d,
  reset_l,
  n898_48,
  Sound_meta,
  DFP_tx_d,
  n377_4,
  n377_5,
  n44_6
)
;
input clk_27_d;
input n840_7;
input DFcmd_par1_0_7;
input n867_6;
input DFcmd_par1_1_9;
input n866_5;
input n851_5;
input DFcmd_par1_3_6;
input n850_7;
input n817_10;
input DFcmd_par1_5_4;
input n342_4;
input DFcmd_par1_6_6;
input soundrom1_addr_10_4;
input LED_2_d;
input reset_l;
input n898_48;
input [4:0] Sound_meta;
output DFP_tx_d;
output n377_4;
output n377_5;
output n44_6;
wire n135_201;
wire n135_202;
wire n135_206;
wire n267_15;
wire n270_8;
wire txd_4;
wire \DFPLAYR_Mini.bitcounter_4_6 ;
wire state_1_8;
wire n127_5;
wire n128_5;
wire n171_5;
wire n169_5;
wire n168_5;
wire n166_5;
wire n165_5;
wire n163_5;
wire n126_6;
wire n131_6;
wire n132_7;
wire n129_6;
wire n135_207;
wire n135_208;
wire n135_209;
wire n267_16;
wire \DFPLAYR_Mini.bitcounter_4_7 ;
wire state_1_9;
wire n172_6;
wire n168_6;
wire n165_6;
wire n129_7;
wire n135_210;
wire n135_211;
wire state_1_10;
wire n135_212;
wire n135_213;
wire n135_214;
wire n135_215;
wire state_1_11;
wire n135_216;
wire n135_217;
wire n135_218;
wire n135_219;
wire n135_220;
wire state_1_12;
wire n135_221;
wire n164_8;
wire n167_8;
wire n130_9;
wire n127_8;
wire n170_8;
wire n172_8;
wire n164_10;
wire n167_10;
wire n170_10;
wire n173_7;
wire n174_8;
wire n268_26;
wire n130_11;
wire n135_204;
wire [11:0] r_Clk_Count;
wire [28:14] command;
wire [6:0] \DFPLAYR_Mini.bitcounter ;
wire [1:0] state;
wire VCC;
wire GND;
  LUT3 n135_s190 (
    .F(n135_201),
    .I0(command[24]),
    .I1(command[25]),
    .I2(\DFPLAYR_Mini.bitcounter [0]) 
);
defparam n135_s190.INIT=8'hCA;
  LUT3 n135_s191 (
    .F(n135_202),
    .I0(command[26]),
    .I1(command[27]),
    .I2(\DFPLAYR_Mini.bitcounter [0]) 
);
defparam n135_s191.INIT=8'hCA;
  LUT4 n135_s174 (
    .F(n135_206),
    .I0(n135_207),
    .I1(n135_208),
    .I2(n135_209),
    .I3(\DFPLAYR_Mini.bitcounter [6]) 
);
defparam n135_s174.INIT=16'h44F0;
  LUT2 n267_s9 (
    .F(n267_15),
    .I0(n267_16),
    .I1(state[0]) 
);
defparam n267_s9.INIT=4'h4;
  LUT2 n270_s4 (
    .F(n270_8),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n270_s4.INIT=4'h8;
  LUT3 n377_s1 (
    .F(n377_4),
    .I0(soundrom1_addr_10_4),
    .I1(LED_2_d),
    .I2(n377_5) 
);
defparam n377_s1.INIT=8'h40;
  LUT2 txd_s2 (
    .F(txd_4),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam txd_s2.INIT=4'h4;
  LUT3 \DFPLAYR_Mini.bitcounter_4_s2  (
    .F(\DFPLAYR_Mini.bitcounter_4_6 ),
    .I0(state[1]),
    .I1(\DFPLAYR_Mini.bitcounter_4_7 ),
    .I2(reset_l) 
);
defparam \DFPLAYR_Mini.bitcounter_4_s2 .INIT=8'h10;
  LUT4 state_1_s3 (
    .F(state_1_8),
    .I0(state[0]),
    .I1(state_1_9),
    .I2(state[1]),
    .I3(\DFPLAYR_Mini.bitcounter_4_7 ) 
);
defparam state_1_s3.INIT=16'hF08F;
  LUT4 n127_s1 (
    .F(n127_5),
    .I0(\DFPLAYR_Mini.bitcounter [4]),
    .I1(n127_8),
    .I2(\DFPLAYR_Mini.bitcounter [5]),
    .I3(state[0]) 
);
defparam n127_s1.INIT=16'hB400;
  LUT3 n128_s1 (
    .F(n128_5),
    .I0(\DFPLAYR_Mini.bitcounter [4]),
    .I1(n127_8),
    .I2(state[0]) 
);
defparam n128_s1.INIT=8'h60;
  LUT4 n171_s1 (
    .F(n171_5),
    .I0(r_Clk_Count[2]),
    .I1(n172_6),
    .I2(state_1_9),
    .I3(r_Clk_Count[3]) 
);
defparam n171_s1.INIT=16'h0708;
  LUT4 n169_s1 (
    .F(n169_5),
    .I0(r_Clk_Count[4]),
    .I1(n170_8),
    .I2(state_1_9),
    .I3(r_Clk_Count[5]) 
);
defparam n169_s1.INIT=16'h0708;
  LUT4 n168_s1 (
    .F(n168_5),
    .I0(n170_8),
    .I1(n168_6),
    .I2(state_1_9),
    .I3(r_Clk_Count[6]) 
);
defparam n168_s1.INIT=16'h0708;
  LUT4 n166_s1 (
    .F(n166_5),
    .I0(r_Clk_Count[7]),
    .I1(n167_8),
    .I2(state_1_9),
    .I3(r_Clk_Count[8]) 
);
defparam n166_s1.INIT=16'h0708;
  LUT4 n165_s1 (
    .F(n165_5),
    .I0(n167_8),
    .I1(n165_6),
    .I2(state_1_9),
    .I3(r_Clk_Count[9]) 
);
defparam n165_s1.INIT=16'h0708;
  LUT4 n163_s1 (
    .F(n163_5),
    .I0(r_Clk_Count[10]),
    .I1(n164_8),
    .I2(r_Clk_Count[11]),
    .I3(state_1_9) 
);
defparam n163_s1.INIT=16'h00F8;
  LUT4 n126_s2 (
    .F(n126_6),
    .I0(n135_208),
    .I1(n127_8),
    .I2(\DFPLAYR_Mini.bitcounter [6]),
    .I3(state[0]) 
);
defparam n126_s2.INIT=16'h78FF;
  LUT3 n131_s2 (
    .F(n131_6),
    .I0(\DFPLAYR_Mini.bitcounter [0]),
    .I1(\DFPLAYR_Mini.bitcounter [1]),
    .I2(state[0]) 
);
defparam n131_s2.INIT=8'h9F;
  LUT2 n132_s3 (
    .F(n132_7),
    .I0(\DFPLAYR_Mini.bitcounter [0]),
    .I1(state[0]) 
);
defparam n132_s3.INIT=4'h7;
  LUT4 n129_s2 (
    .F(n129_6),
    .I0(\DFPLAYR_Mini.bitcounter [2]),
    .I1(n129_7),
    .I2(\DFPLAYR_Mini.bitcounter [3]),
    .I3(state[0]) 
);
defparam n129_s2.INIT=16'hB4FF;
  LUT4 n135_s175 (
    .F(n135_207),
    .I0(\DFPLAYR_Mini.bitcounter [1]),
    .I1(\DFPLAYR_Mini.bitcounter [0]),
    .I2(\DFPLAYR_Mini.bitcounter [3]),
    .I3(\DFPLAYR_Mini.bitcounter [2]) 
);
defparam n135_s175.INIT=16'hAC00;
  LUT2 n135_s176 (
    .F(n135_208),
    .I0(\DFPLAYR_Mini.bitcounter [4]),
    .I1(\DFPLAYR_Mini.bitcounter [5]) 
);
defparam n135_s176.INIT=4'h1;
  LUT3 n135_s177 (
    .F(n135_209),
    .I0(n135_210),
    .I1(n135_211),
    .I2(\DFPLAYR_Mini.bitcounter [5]) 
);
defparam n135_s177.INIT=8'h3A;
  LUT4 n267_s10 (
    .F(n267_16),
    .I0(\DFPLAYR_Mini.bitcounter [6]),
    .I1(n135_208),
    .I2(n127_8),
    .I3(state[1]) 
);
defparam n267_s10.INIT=16'hBF00;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n898_48),
    .I1(state[0]),
    .I2(state[1]),
    .I3(reset_l) 
);
defparam n377_s2.INIT=16'h0100;
  LUT4 \DFPLAYR_Mini.bitcounter_4_s3  (
    .F(\DFPLAYR_Mini.bitcounter_4_7 ),
    .I0(n898_48),
    .I1(soundrom1_addr_10_4),
    .I2(LED_2_d),
    .I3(state[0]) 
);
defparam \DFPLAYR_Mini.bitcounter_4_s3 .INIT=16'h00EF;
  LUT2 state_1_s4 (
    .F(state_1_9),
    .I0(state_1_10),
    .I1(r_Clk_Count[11]) 
);
defparam state_1_s4.INIT=4'h4;
  LUT2 n172_s2 (
    .F(n172_6),
    .I0(r_Clk_Count[1]),
    .I1(r_Clk_Count[0]) 
);
defparam n172_s2.INIT=4'h8;
  LUT2 n168_s2 (
    .F(n168_6),
    .I0(r_Clk_Count[4]),
    .I1(r_Clk_Count[5]) 
);
defparam n168_s2.INIT=4'h8;
  LUT2 n165_s2 (
    .F(n165_6),
    .I0(r_Clk_Count[7]),
    .I1(r_Clk_Count[8]) 
);
defparam n165_s2.INIT=4'h8;
  LUT2 n129_s3 (
    .F(n129_7),
    .I0(\DFPLAYR_Mini.bitcounter [0]),
    .I1(\DFPLAYR_Mini.bitcounter [1]) 
);
defparam n129_s3.INIT=4'h1;
  LUT4 n135_s178 (
    .F(n135_210),
    .I0(n135_212),
    .I1(n135_213),
    .I2(n135_214),
    .I3(\DFPLAYR_Mini.bitcounter [4]) 
);
defparam n135_s178.INIT=16'hEE0F;
  LUT4 n135_s179 (
    .F(n135_211),
    .I0(n130_9),
    .I1(\DFPLAYR_Mini.bitcounter [3]),
    .I2(n135_215),
    .I3(\DFPLAYR_Mini.bitcounter [4]) 
);
defparam n135_s179.INIT=16'hF077;
  LUT4 state_1_s5 (
    .F(state_1_10),
    .I0(r_Clk_Count[8]),
    .I1(state_1_11),
    .I2(r_Clk_Count[9]),
    .I3(r_Clk_Count[10]) 
);
defparam state_1_s5.INIT=16'h001F;
  LUT4 n135_s180 (
    .F(n135_212),
    .I0(n135_204),
    .I1(n135_216),
    .I2(\DFPLAYR_Mini.bitcounter [2]),
    .I3(\DFPLAYR_Mini.bitcounter [3]) 
);
defparam n135_s180.INIT=16'hCA00;
  LUT4 n135_s181 (
    .F(n135_213),
    .I0(n135_217),
    .I1(n135_218),
    .I2(\DFPLAYR_Mini.bitcounter [3]),
    .I3(\DFPLAYR_Mini.bitcounter [2]) 
);
defparam n135_s181.INIT=16'h0C05;
  LUT4 n135_s182 (
    .F(n135_214),
    .I0(n135_219),
    .I1(\DFPLAYR_Mini.bitcounter [2]),
    .I2(\DFPLAYR_Mini.bitcounter [1]),
    .I3(n135_220) 
);
defparam n135_s182.INIT=16'h7F00;
  LUT4 n135_s183 (
    .F(n135_215),
    .I0(\DFPLAYR_Mini.bitcounter [0]),
    .I1(\DFPLAYR_Mini.bitcounter [1]),
    .I2(\DFPLAYR_Mini.bitcounter [2]),
    .I3(\DFPLAYR_Mini.bitcounter [3]) 
);
defparam n135_s183.INIT=16'h0CFA;
  LUT4 state_1_s6 (
    .F(state_1_11),
    .I0(n172_6),
    .I1(r_Clk_Count[2]),
    .I2(r_Clk_Count[5]),
    .I3(state_1_12) 
);
defparam state_1_s6.INIT=16'hE000;
  LUT3 n135_s184 (
    .F(n135_216),
    .I0(command[28]),
    .I1(\DFPLAYR_Mini.bitcounter [1]),
    .I2(\DFPLAYR_Mini.bitcounter [0]) 
);
defparam n135_s184.INIT=8'h0E;
  LUT4 n135_s185 (
    .F(n135_217),
    .I0(\DFPLAYR_Mini.bitcounter [0]),
    .I1(command[18]),
    .I2(n135_221),
    .I3(\DFPLAYR_Mini.bitcounter [1]) 
);
defparam n135_s185.INIT=16'hBB0F;
  LUT4 n135_s186 (
    .F(n135_218),
    .I0(command[22]),
    .I1(command[23]),
    .I2(\DFPLAYR_Mini.bitcounter [1]),
    .I3(\DFPLAYR_Mini.bitcounter [0]) 
);
defparam n135_s186.INIT=16'hC0AF;
  LUT3 n135_s187 (
    .F(n135_219),
    .I0(command[14]),
    .I1(command[15]),
    .I2(\DFPLAYR_Mini.bitcounter [0]) 
);
defparam n135_s187.INIT=8'hCA;
  LUT4 n135_s188 (
    .F(n135_220),
    .I0(\DFPLAYR_Mini.bitcounter [1]),
    .I1(\DFPLAYR_Mini.bitcounter [3]),
    .I2(\DFPLAYR_Mini.bitcounter [0]),
    .I3(\DFPLAYR_Mini.bitcounter [2]) 
);
defparam n135_s188.INIT=16'hCDC0;
  LUT4 state_1_s7 (
    .F(state_1_12),
    .I0(r_Clk_Count[3]),
    .I1(r_Clk_Count[4]),
    .I2(r_Clk_Count[6]),
    .I3(r_Clk_Count[7]) 
);
defparam state_1_s7.INIT=16'h8000;
  LUT3 n135_s189 (
    .F(n135_221),
    .I0(command[16]),
    .I1(command[17]),
    .I2(\DFPLAYR_Mini.bitcounter [0]) 
);
defparam n135_s189.INIT=8'hCA;
  LUT4 n164_s3 (
    .F(n164_8),
    .I0(r_Clk_Count[9]),
    .I1(n167_8),
    .I2(r_Clk_Count[7]),
    .I3(r_Clk_Count[8]) 
);
defparam n164_s3.INIT=16'h8000;
  LUT4 n167_s3 (
    .F(n167_8),
    .I0(r_Clk_Count[6]),
    .I1(n170_8),
    .I2(r_Clk_Count[4]),
    .I3(r_Clk_Count[5]) 
);
defparam n167_s3.INIT=16'h8000;
  LUT3 n130_s4 (
    .F(n130_9),
    .I0(\DFPLAYR_Mini.bitcounter [2]),
    .I1(\DFPLAYR_Mini.bitcounter [0]),
    .I2(\DFPLAYR_Mini.bitcounter [1]) 
);
defparam n130_s4.INIT=8'hA9;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(\DFPLAYR_Mini.bitcounter [2]),
    .I1(\DFPLAYR_Mini.bitcounter [3]),
    .I2(\DFPLAYR_Mini.bitcounter [0]),
    .I3(\DFPLAYR_Mini.bitcounter [1]) 
);
defparam n127_s3.INIT=16'h0001;
  LUT4 n170_s3 (
    .F(n170_8),
    .I0(r_Clk_Count[2]),
    .I1(r_Clk_Count[3]),
    .I2(r_Clk_Count[1]),
    .I3(r_Clk_Count[0]) 
);
defparam n170_s3.INIT=16'h8000;
  LUT4 n172_s3 (
    .F(n172_8),
    .I0(state_1_9),
    .I1(r_Clk_Count[2]),
    .I2(r_Clk_Count[1]),
    .I3(r_Clk_Count[0]) 
);
defparam n172_s3.INIT=16'h1444;
  LUT4 n164_s4 (
    .F(n164_10),
    .I0(state_1_10),
    .I1(r_Clk_Count[11]),
    .I2(r_Clk_Count[10]),
    .I3(n164_8) 
);
defparam n164_s4.INIT=16'h0BB0;
  LUT4 n167_s4 (
    .F(n167_10),
    .I0(state_1_10),
    .I1(r_Clk_Count[11]),
    .I2(r_Clk_Count[7]),
    .I3(n167_8) 
);
defparam n167_s4.INIT=16'h0BB0;
  LUT4 n170_s4 (
    .F(n170_10),
    .I0(state_1_10),
    .I1(r_Clk_Count[11]),
    .I2(r_Clk_Count[4]),
    .I3(n170_8) 
);
defparam n170_s4.INIT=16'h0BB0;
  LUT4 n173_s2 (
    .F(n173_7),
    .I0(state_1_10),
    .I1(r_Clk_Count[11]),
    .I2(r_Clk_Count[1]),
    .I3(r_Clk_Count[0]) 
);
defparam n173_s2.INIT=16'h0BB0;
  LUT3 n174_s3 (
    .F(n174_8),
    .I0(r_Clk_Count[0]),
    .I1(state_1_10),
    .I2(r_Clk_Count[11]) 
);
defparam n174_s3.INIT=8'h45;
  LUT4 n268_s17 (
    .F(n268_26),
    .I0(state[1]),
    .I1(state[0]),
    .I2(n267_16),
    .I3(state_1_8) 
);
defparam n268_s17.INIT=16'hC5CC;
  LUT4 n130_s5 (
    .F(n130_11),
    .I0(state[0]),
    .I1(\DFPLAYR_Mini.bitcounter [2]),
    .I2(\DFPLAYR_Mini.bitcounter [0]),
    .I3(\DFPLAYR_Mini.bitcounter [1]) 
);
defparam n130_s5.INIT=16'hDDD7;
  DFFCE r_Clk_Count_11_s0 (
    .Q(r_Clk_Count[11]),
    .D(n163_5),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_11_s0.INIT=1'b0;
  DFFCE r_Clk_Count_10_s0 (
    .Q(r_Clk_Count[10]),
    .D(n164_10),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_10_s0.INIT=1'b0;
  DFFCE r_Clk_Count_9_s0 (
    .Q(r_Clk_Count[9]),
    .D(n165_5),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_9_s0.INIT=1'b0;
  DFFCE r_Clk_Count_8_s0 (
    .Q(r_Clk_Count[8]),
    .D(n166_5),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_8_s0.INIT=1'b0;
  DFFCE r_Clk_Count_7_s0 (
    .Q(r_Clk_Count[7]),
    .D(n167_10),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_7_s0.INIT=1'b0;
  DFFCE r_Clk_Count_6_s0 (
    .Q(r_Clk_Count[6]),
    .D(n168_5),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_6_s0.INIT=1'b0;
  DFFCE r_Clk_Count_5_s0 (
    .Q(r_Clk_Count[5]),
    .D(n169_5),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_5_s0.INIT=1'b0;
  DFFCE r_Clk_Count_4_s0 (
    .Q(r_Clk_Count[4]),
    .D(n170_10),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_4_s0.INIT=1'b0;
  DFFCE r_Clk_Count_3_s0 (
    .Q(r_Clk_Count[3]),
    .D(n171_5),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_3_s0.INIT=1'b0;
  DFFCE r_Clk_Count_2_s0 (
    .Q(r_Clk_Count[2]),
    .D(n172_8),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_2_s0.INIT=1'b0;
  DFFCE r_Clk_Count_1_s0 (
    .Q(r_Clk_Count[1]),
    .D(n173_7),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_1_s0.INIT=1'b0;
  DFFCE r_Clk_Count_0_s0 (
    .Q(r_Clk_Count[0]),
    .D(n174_8),
    .CLK(clk_27_d),
    .CE(n270_8),
    .CLEAR(n44_6) 
);
defparam r_Clk_Count_0_s0.INIT=1'b0;
  DFFRE command_28_s0 (
    .Q(command[28]),
    .D(n840_7),
    .CLK(clk_27_d),
    .CE(n377_4),
    .RESET(DFcmd_par1_0_7) 
);
  DFFSE command_27_s0 (
    .Q(command[27]),
    .D(n867_6),
    .CLK(clk_27_d),
    .CE(n377_4),
    .SET(DFcmd_par1_1_9) 
);
  DFFRE command_26_s0 (
    .Q(command[26]),
    .D(n866_5),
    .CLK(clk_27_d),
    .CE(n377_4),
    .RESET(DFcmd_par1_1_9) 
);
  DFFSE command_25_s0 (
    .Q(command[25]),
    .D(n851_5),
    .CLK(clk_27_d),
    .CE(n377_4),
    .SET(DFcmd_par1_3_6) 
);
  DFFRE command_24_s0 (
    .Q(command[24]),
    .D(n850_7),
    .CLK(clk_27_d),
    .CE(n377_4),
    .RESET(DFcmd_par1_3_6) 
);
  DFFRE command_23_s0 (
    .Q(command[23]),
    .D(n817_10),
    .CLK(clk_27_d),
    .CE(n377_4),
    .RESET(DFcmd_par1_5_4) 
);
  DFFRE command_22_s0 (
    .Q(command[22]),
    .D(n342_4),
    .CLK(clk_27_d),
    .CE(n377_4),
    .RESET(DFcmd_par1_6_6) 
);
  DFFE command_18_s0 (
    .Q(command[18]),
    .D(Sound_meta[0]),
    .CLK(clk_27_d),
    .CE(n377_4) 
);
  DFFE command_17_s0 (
    .Q(command[17]),
    .D(Sound_meta[1]),
    .CLK(clk_27_d),
    .CE(n377_4) 
);
  DFFE command_16_s0 (
    .Q(command[16]),
    .D(Sound_meta[2]),
    .CLK(clk_27_d),
    .CE(n377_4) 
);
  DFFE command_15_s0 (
    .Q(command[15]),
    .D(Sound_meta[3]),
    .CLK(clk_27_d),
    .CE(n377_4) 
);
  DFFE command_14_s0 (
    .Q(command[14]),
    .D(Sound_meta[4]),
    .CLK(clk_27_d),
    .CE(n377_4) 
);
  DFFE \DFPLAYR_Mini.bitcounter_4_s0  (
    .Q(\DFPLAYR_Mini.bitcounter [4]),
    .D(n128_5),
    .CLK(clk_27_d),
    .CE(\DFPLAYR_Mini.bitcounter_4_6 ) 
);
defparam \DFPLAYR_Mini.bitcounter_4_s0 .INIT=1'b0;
  DFFE \DFPLAYR_Mini.bitcounter_3_s0  (
    .Q(\DFPLAYR_Mini.bitcounter [3]),
    .D(n129_6),
    .CLK(clk_27_d),
    .CE(\DFPLAYR_Mini.bitcounter_4_6 ) 
);
defparam \DFPLAYR_Mini.bitcounter_3_s0 .INIT=1'b0;
  DFFE \DFPLAYR_Mini.bitcounter_2_s0  (
    .Q(\DFPLAYR_Mini.bitcounter [2]),
    .D(n130_11),
    .CLK(clk_27_d),
    .CE(\DFPLAYR_Mini.bitcounter_4_6 ) 
);
defparam \DFPLAYR_Mini.bitcounter_2_s0 .INIT=1'b0;
  DFFPE txd_s0 (
    .Q(DFP_tx_d),
    .D(n135_206),
    .CLK(clk_27_d),
    .CE(txd_4),
    .PRESET(n44_6) 
);
  DFFSE \DFPLAYR_Mini.bitcounter_0_s1  (
    .Q(\DFPLAYR_Mini.bitcounter [0]),
    .D(n132_7),
    .CLK(clk_27_d),
    .CE(\DFPLAYR_Mini.bitcounter_4_6 ),
    .SET(GND) 
);
defparam \DFPLAYR_Mini.bitcounter_0_s1 .INIT=1'b1;
  DFFSE \DFPLAYR_Mini.bitcounter_1_s1  (
    .Q(\DFPLAYR_Mini.bitcounter [1]),
    .D(n131_6),
    .CLK(clk_27_d),
    .CE(\DFPLAYR_Mini.bitcounter_4_6 ),
    .SET(GND) 
);
defparam \DFPLAYR_Mini.bitcounter_1_s1 .INIT=1'b1;
  DFFSE \DFPLAYR_Mini.bitcounter_5_s1  (
    .Q(\DFPLAYR_Mini.bitcounter [5]),
    .D(n127_5),
    .CLK(clk_27_d),
    .CE(\DFPLAYR_Mini.bitcounter_4_6 ),
    .SET(GND) 
);
defparam \DFPLAYR_Mini.bitcounter_5_s1 .INIT=1'b1;
  DFFSE \DFPLAYR_Mini.bitcounter_6_s1  (
    .Q(\DFPLAYR_Mini.bitcounter [6]),
    .D(n126_6),
    .CLK(clk_27_d),
    .CE(\DFPLAYR_Mini.bitcounter_4_6 ),
    .SET(GND) 
);
defparam \DFPLAYR_Mini.bitcounter_6_s1 .INIT=1'b1;
  DFFCE state_1_s1 (
    .Q(state[1]),
    .D(n267_15),
    .CLK(clk_27_d),
    .CE(state_1_8),
    .CLEAR(n44_6) 
);
  DFFC state_0_s5 (
    .Q(state[0]),
    .D(n268_26),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
defparam state_0_s5.INIT=1'b0;
  MUX2_LUT5 n135_s173 (
    .O(n135_204),
    .I0(n135_201),
    .I1(n135_202),
    .S0(\DFPLAYR_Mini.bitcounter [1]) 
);
  INV n44_s2 (
    .O(n44_6),
    .I(reset_l) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DFPlayer_Mini_CMD */
module SC01 (
  clk_27_d,
  n44_6,
  reset_l,
  cpu_clk,
  DAC_latch_6,
  DAC_latch_5,
  DAC_latch_7,
  cpu_dout,
  sc01_AR
)
;
input clk_27_d;
input n44_6;
input reset_l;
input cpu_clk;
input DAC_latch_6;
input DAC_latch_5;
input DAC_latch_7;
input [5:0] cpu_dout;
output sc01_AR;
wire n958_75;
wire n958_76;
wire n958_79;
wire n958_80;
wire n959_75;
wire n959_76;
wire n959_79;
wire n959_80;
wire n960_75;
wire n960_76;
wire n960_79;
wire n960_80;
wire n961_75;
wire n961_76;
wire n961_79;
wire n961_80;
wire n962_75;
wire n962_76;
wire n962_79;
wire n962_80;
wire n963_75;
wire n963_76;
wire n963_79;
wire n963_80;
wire n964_75;
wire n964_76;
wire n964_79;
wire n964_80;
wire n965_75;
wire n965_76;
wire n965_79;
wire n965_80;
wire n1319_3;
wire state_0_7;
wire n1043_18;
wire n1043_20;
wire n1044_15;
wire n1045_15;
wire n1046_15;
wire n1047_15;
wire n1048_15;
wire n1049_15;
wire n1050_15;
wire n1051_15;
wire n1052_15;
wire n1053_15;
wire n1054_15;
wire n1055_15;
wire n1056_15;
wire n1057_15;
wire n1058_15;
wire n1059_15;
wire n1060_15;
wire n1061_15;
wire n1062_15;
wire n1063_15;
wire n1064_15;
wire n1065_15;
wire n1066_15;
wire AR_6;
wire n1067_18;
wire n1069_18;
wire state_1_10;
wire state_1_11;
wire n1044_16;
wire n1045_16;
wire n1046_16;
wire n1047_16;
wire n1048_16;
wire n1049_16;
wire n1050_16;
wire n1052_16;
wire n1053_16;
wire n1054_16;
wire n1055_16;
wire n1056_16;
wire n1057_16;
wire n1058_16;
wire n1059_16;
wire n1060_16;
wire n1061_16;
wire n1062_16;
wire n1063_16;
wire n1063_17;
wire n1064_16;
wire n1065_16;
wire n1066_16;
wire AR_7;
wire state_1_14;
wire state_1_15;
wire state_1_16;
wire state_1_17;
wire state_1_18;
wire state_1_19;
wire state_1_20;
wire state_1_21;
wire state_1_22;
wire n1044_17;
wire n1046_17;
wire n1046_18;
wire n1050_17;
wire n1054_17;
wire n1055_17;
wire n1055_18;
wire n1055_19;
wire n1056_17;
wire n1057_17;
wire n1063_18;
wire n1063_20;
wire n1064_17;
wire state_1_23;
wire state_1_24;
wire state_1_25;
wire state_1_26;
wire state_1_27;
wire state_1_28;
wire state_1_29;
wire state_1_30;
wire state_1_31;
wire state_1_32;
wire state_1_33;
wire state_1_34;
wire n1044_20;
wire n1044_21;
wire n1063_23;
wire n1063_24;
wire n1063_25;
wire n1063_26;
wire state_1_36;
wire state_1_37;
wire state_1_38;
wire state_1_39;
wire state_1_40;
wire state_1_41;
wire state_1_42;
wire state_1_43;
wire state_1_44;
wire state_1_45;
wire state_1_46;
wire state_1_47;
wire state_1_48;
wire state_1_49;
wire n1063_27;
wire n1063_28;
wire n1063_29;
wire state_1_50;
wire state_1_51;
wire n1063_30;
wire state_1_52;
wire n1051_19;
wire \SC01.counter_23_10 ;
wire n1044_24;
wire state_1_54;
wire n1045_19;
wire n1044_26;
wire n1063_32;
wire n1043_23;
wire state_1_56;
wire n1063_34;
wire state_1_58;
wire n1063_36;
wire n1049_19;
wire n958_73;
wire n958_77;
wire n958_81;
wire n959_73;
wire n959_77;
wire n959_81;
wire n960_73;
wire n960_77;
wire n960_81;
wire n961_73;
wire n961_77;
wire n961_81;
wire n962_73;
wire n962_77;
wire n962_81;
wire n963_73;
wire n963_77;
wire n963_81;
wire n964_73;
wire n964_77;
wire n964_81;
wire n965_73;
wire n965_77;
wire n965_81;
wire [23:0] \SC01.counter ;
wire [1:0] state;
wire [23:0] \SC01.duration ;
wire [35:24] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 n958_s76 (
    .F(n958_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n958_s76.INIT=16'h51D1;
  LUT4 n958_s77 (
    .F(n958_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n958_s77.INIT=16'h6C08;
  LUT4 n958_s78 (
    .F(n958_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n958_s78.INIT=16'h0000;
  LUT4 n958_s79 (
    .F(n958_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n958_s79.INIT=16'h00A8;
  LUT4 n959_s76 (
    .F(n959_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n959_s76.INIT=16'hAE36;
  LUT4 n959_s77 (
    .F(n959_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n959_s77.INIT=16'h33B7;
  LUT4 n959_s78 (
    .F(n959_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n959_s78.INIT=16'hFDE6;
  LUT4 n959_s79 (
    .F(n959_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n959_s79.INIT=16'hBB57;
  LUT4 n960_s76 (
    .F(n960_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n960_s76.INIT=16'hD3F9;
  LUT4 n960_s77 (
    .F(n960_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n960_s77.INIT=16'hF86C;
  LUT4 n960_s78 (
    .F(n960_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n960_s78.INIT=16'h1A5D;
  LUT4 n960_s79 (
    .F(n960_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n960_s79.INIT=16'h65D2;
  LUT4 n961_s76 (
    .F(n961_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n961_s76.INIT=16'h79D5;
  LUT4 n961_s77 (
    .F(n961_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n961_s77.INIT=16'h7DF9;
  LUT4 n961_s78 (
    .F(n961_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n961_s78.INIT=16'h2E85;
  LUT4 n961_s79 (
    .F(n961_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n961_s79.INIT=16'hC2BA;
  LUT4 n962_s76 (
    .F(n962_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n962_s76.INIT=16'h59D9;
  LUT4 n962_s77 (
    .F(n962_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n962_s77.INIT=16'hF8E9;
  LUT4 n962_s78 (
    .F(n962_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n962_s78.INIT=16'h089D;
  LUT4 n962_s79 (
    .F(n962_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n962_s79.INIT=16'h8492;
  LUT4 n963_s76 (
    .F(n963_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n963_s76.INIT=16'h8628;
  LUT4 n963_s77 (
    .F(n963_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n963_s77.INIT=16'h8206;
  LUT4 n963_s78 (
    .F(n963_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n963_s78.INIT=16'hD37A;
  LUT4 n963_s79 (
    .F(n963_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n963_s79.INIT=16'h7D45;
  LUT4 n964_s76 (
    .F(n964_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n964_s76.INIT=16'h8E38;
  LUT4 n964_s77 (
    .F(n964_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n964_s77.INIT=16'hA6C7;
  LUT4 n964_s78 (
    .F(n964_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n964_s78.INIT=16'hD3FB;
  LUT4 n964_s79 (
    .F(n964_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n964_s79.INIT=16'hFD6D;
  LUT4 n965_s76 (
    .F(n965_75),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n965_s76.INIT=16'hD7EB;
  LUT4 n965_s77 (
    .F(n965_76),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n965_s77.INIT=16'hDA6E;
  LUT4 n965_s78 (
    .F(n965_79),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n965_s78.INIT=16'hDB7F;
  LUT4 n965_s79 (
    .F(n965_80),
    .I0(cpu_dout[0]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[2]),
    .I3(cpu_dout[3]) 
);
defparam n965_s79.INIT=16'h7DD7;
  LUT2 n1319_s0 (
    .F(n1319_3),
    .I0(reset_l),
    .I1(state[0]) 
);
defparam n1319_s0.INIT=4'h8;
  LUT4 state_1_s4 (
    .F(state_0_7),
    .I0(state_1_10),
    .I1(state_1_11),
    .I2(state_1_56),
    .I3(state_1_58) 
);
defparam state_1_s4.INIT=16'h004F;
  LUT2 n1043_s11 (
    .F(n1043_18),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n1043_s11.INIT=4'h4;
  LUT3 n1043_s12 (
    .F(n1043_20),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1043_23) 
);
defparam n1043_s12.INIT=8'hD0;
  LUT4 n1044_s9 (
    .F(n1044_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1044_16),
    .I3(state_1_56) 
);
defparam n1044_s9.INIT=16'hD000;
  LUT4 n1045_s9 (
    .F(n1045_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1045_16),
    .I3(state_1_56) 
);
defparam n1045_s9.INIT=16'hD000;
  LUT4 n1046_s9 (
    .F(n1046_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1046_16),
    .I3(state_1_56) 
);
defparam n1046_s9.INIT=16'hD000;
  LUT4 n1047_s9 (
    .F(n1047_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1047_16),
    .I3(state_1_56) 
);
defparam n1047_s9.INIT=16'hD000;
  LUT4 n1048_s9 (
    .F(n1048_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1048_16),
    .I3(state_1_56) 
);
defparam n1048_s9.INIT=16'hD000;
  LUT4 n1049_s9 (
    .F(n1049_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1049_16),
    .I3(state_1_56) 
);
defparam n1049_s9.INIT=16'hD000;
  LUT4 n1050_s9 (
    .F(n1050_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1050_16),
    .I3(state_1_56) 
);
defparam n1050_s9.INIT=16'hD000;
  LUT4 n1051_s9 (
    .F(n1051_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1051_19),
    .I3(state_1_56) 
);
defparam n1051_s9.INIT=16'hD000;
  LUT4 n1052_s9 (
    .F(n1052_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1052_16),
    .I3(state_1_56) 
);
defparam n1052_s9.INIT=16'hD000;
  LUT4 n1053_s9 (
    .F(n1053_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1053_16),
    .I3(state_1_56) 
);
defparam n1053_s9.INIT=16'hD000;
  LUT4 n1054_s9 (
    .F(n1054_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1054_16),
    .I3(state_1_56) 
);
defparam n1054_s9.INIT=16'hD000;
  LUT4 n1055_s9 (
    .F(n1055_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1055_16),
    .I3(state_1_56) 
);
defparam n1055_s9.INIT=16'hD000;
  LUT4 n1056_s9 (
    .F(n1056_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1056_16),
    .I3(state_1_56) 
);
defparam n1056_s9.INIT=16'hD000;
  LUT4 n1057_s9 (
    .F(n1057_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1057_16),
    .I3(state_1_56) 
);
defparam n1057_s9.INIT=16'hD000;
  LUT4 n1058_s9 (
    .F(n1058_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1058_16),
    .I3(state_1_56) 
);
defparam n1058_s9.INIT=16'hD000;
  LUT4 n1059_s9 (
    .F(n1059_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1059_16),
    .I3(state_1_56) 
);
defparam n1059_s9.INIT=16'hD000;
  LUT4 n1060_s9 (
    .F(n1060_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1060_16),
    .I3(state_1_56) 
);
defparam n1060_s9.INIT=16'hD000;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1061_16),
    .I3(state_1_56) 
);
defparam n1061_s9.INIT=16'hD000;
  LUT4 n1062_s9 (
    .F(n1062_15),
    .I0(state_1_11),
    .I1(state_1_10),
    .I2(n1062_16),
    .I3(state_1_56) 
);
defparam n1062_s9.INIT=16'hD000;
  LUT4 n1063_s9 (
    .F(n1063_15),
    .I0(n1063_16),
    .I1(state_1_10),
    .I2(state_1_11),
    .I3(n1063_17) 
);
defparam n1063_s9.INIT=16'hEF00;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(n1063_16),
    .I1(state_1_10),
    .I2(state_1_11),
    .I3(n1064_16) 
);
defparam n1064_s9.INIT=16'hEF00;
  LUT4 n1065_s9 (
    .F(n1065_15),
    .I0(n1063_16),
    .I1(state_1_10),
    .I2(state_1_11),
    .I3(n1065_16) 
);
defparam n1065_s9.INIT=16'hEF00;
  LUT4 n1066_s9 (
    .F(n1066_15),
    .I0(n1063_16),
    .I1(state_1_10),
    .I2(state_1_11),
    .I3(n1066_16) 
);
defparam n1066_s9.INIT=16'hEF00;
  LUT4 AR_s4 (
    .F(AR_6),
    .I0(state_1_10),
    .I1(state_1_11),
    .I2(state_1_56),
    .I3(AR_7) 
);
defparam AR_s4.INIT=16'h004F;
  LUT2 n1067_s12 (
    .F(n1067_18),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n1067_s12.INIT=4'h4;
  LUT2 n1069_s12 (
    .F(n1069_18),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n1069_s12.INIT=4'h1;
  LUT4 state_1_s5 (
    .F(state_1_10),
    .I0(state_1_14),
    .I1(state_1_15),
    .I2(state_1_16),
    .I3(state_1_17) 
);
defparam state_1_s5.INIT=16'hD000;
  LUT4 state_1_s6 (
    .F(state_1_11),
    .I0(\SC01.duration [22]),
    .I1(n1044_16),
    .I2(state_1_18),
    .I3(state_1_19) 
);
defparam state_1_s6.INIT=16'h4D00;
  LUT4 n1044_s10 (
    .F(n1044_16),
    .I0(n1044_17),
    .I1(n1044_24),
    .I2(n1044_26),
    .I3(\SC01.counter [22]) 
);
defparam n1044_s10.INIT=16'h7F80;
  LUT3 n1045_s10 (
    .F(n1045_16),
    .I0(n1044_17),
    .I1(n1045_19),
    .I2(\SC01.counter [21]) 
);
defparam n1045_s10.INIT=8'h78;
  LUT4 n1046_s10 (
    .F(n1046_16),
    .I0(n1044_17),
    .I1(n1046_17),
    .I2(n1046_18),
    .I3(\SC01.counter [20]) 
);
defparam n1046_s10.INIT=16'h7F80;
  LUT3 n1047_s10 (
    .F(n1047_16),
    .I0(n1044_17),
    .I1(n1044_24),
    .I2(\SC01.counter [19]) 
);
defparam n1047_s10.INIT=8'h78;
  LUT3 n1048_s10 (
    .F(n1048_16),
    .I0(n1044_17),
    .I1(n1046_17),
    .I2(\SC01.counter [18]) 
);
defparam n1048_s10.INIT=8'h78;
  LUT3 n1049_s10 (
    .F(n1049_16),
    .I0(n1044_17),
    .I1(n1049_19),
    .I2(\SC01.counter [17]) 
);
defparam n1049_s10.INIT=8'h78;
  LUT3 n1050_s10 (
    .F(n1050_16),
    .I0(n1044_17),
    .I1(n1050_17),
    .I2(\SC01.counter [16]) 
);
defparam n1050_s10.INIT=8'h78;
  LUT3 n1052_s10 (
    .F(n1052_16),
    .I0(\SC01.counter [13]),
    .I1(n1044_17),
    .I2(\SC01.counter [14]) 
);
defparam n1052_s10.INIT=8'h78;
  LUT2 n1053_s10 (
    .F(n1053_16),
    .I0(\SC01.counter [13]),
    .I1(n1044_17) 
);
defparam n1053_s10.INIT=4'h6;
  LUT2 n1054_s10 (
    .F(n1054_16),
    .I0(\SC01.counter [12]),
    .I1(n1054_17) 
);
defparam n1054_s10.INIT=4'h6;
  LUT4 n1055_s10 (
    .F(n1055_16),
    .I0(n1055_17),
    .I1(n1055_18),
    .I2(n1055_19),
    .I3(\SC01.counter [11]) 
);
defparam n1055_s10.INIT=16'h7F80;
  LUT4 n1056_s10 (
    .F(n1056_16),
    .I0(n1055_17),
    .I1(n1055_18),
    .I2(n1056_17),
    .I3(\SC01.counter [10]) 
);
defparam n1056_s10.INIT=16'h7F80;
  LUT4 n1057_s10 (
    .F(n1057_16),
    .I0(n1055_17),
    .I1(n1055_18),
    .I2(n1057_17),
    .I3(\SC01.counter [9]) 
);
defparam n1057_s10.INIT=16'h7F80;
  LUT4 n1058_s10 (
    .F(n1058_16),
    .I0(\SC01.counter [7]),
    .I1(n1055_17),
    .I2(n1055_18),
    .I3(\SC01.counter [8]) 
);
defparam n1058_s10.INIT=16'h7F80;
  LUT3 n1059_s10 (
    .F(n1059_16),
    .I0(n1055_17),
    .I1(n1055_18),
    .I2(\SC01.counter [7]) 
);
defparam n1059_s10.INIT=8'h78;
  LUT4 n1060_s10 (
    .F(n1060_16),
    .I0(\SC01.counter [4]),
    .I1(\SC01.counter [5]),
    .I2(n1055_17),
    .I3(\SC01.counter [6]) 
);
defparam n1060_s10.INIT=16'h7F80;
  LUT3 n1061_s10 (
    .F(n1061_16),
    .I0(\SC01.counter [4]),
    .I1(n1055_17),
    .I2(\SC01.counter [5]) 
);
defparam n1061_s10.INIT=8'h78;
  LUT2 n1062_s10 (
    .F(n1062_16),
    .I0(\SC01.counter [4]),
    .I1(n1055_17) 
);
defparam n1062_s10.INIT=4'h6;
  LUT4 n1063_s10 (
    .F(n1063_16),
    .I0(n1063_18),
    .I1(n1063_36),
    .I2(n1063_20),
    .I3(n1063_34) 
);
defparam n1063_s10.INIT=16'h8000;
  LUT3 n1063_s11 (
    .F(n1063_17),
    .I0(n1063_16),
    .I1(state_1_56),
    .I2(n1063_32) 
);
defparam n1063_s11.INIT=8'hE0;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(state_1_56),
    .I1(n1063_16),
    .I2(\SC01.counter [2]),
    .I3(n1064_17) 
);
defparam n1064_s10.INIT=16'h0EE0;
  LUT4 n1065_s10 (
    .F(n1065_16),
    .I0(state_1_56),
    .I1(n1063_16),
    .I2(\SC01.counter [0]),
    .I3(\SC01.counter [1]) 
);
defparam n1065_s10.INIT=16'h0EE0;
  LUT3 n1066_s10 (
    .F(n1066_16),
    .I0(n1063_16),
    .I1(state_1_56),
    .I2(\SC01.counter [0]) 
);
defparam n1066_s10.INIT=8'h0E;
  LUT4 AR_s5 (
    .F(AR_7),
    .I0(state[0]),
    .I1(state_1_22),
    .I2(state_1_21),
    .I3(state[1]) 
);
defparam AR_s5.INIT=16'h00EF;
  LUT4 state_1_s9 (
    .F(state_1_14),
    .I0(state_1_23),
    .I1(state_1_24),
    .I2(state_1_25),
    .I3(state_1_26) 
);
defparam state_1_s9.INIT=16'hB000;
  LUT4 state_1_s10 (
    .F(state_1_15),
    .I0(state_1_27),
    .I1(state_1_28),
    .I2(state_1_24),
    .I3(state_1_29) 
);
defparam state_1_s10.INIT=16'hB000;
  LUT3 state_1_s11 (
    .F(state_1_16),
    .I0(state_1_30),
    .I1(state_1_31),
    .I2(state_1_32) 
);
defparam state_1_s11.INIT=8'h40;
  LUT4 state_1_s12 (
    .F(state_1_17),
    .I0(state_1_33),
    .I1(state_1_26),
    .I2(\SC01.duration [22]),
    .I3(n1044_16) 
);
defparam state_1_s12.INIT=16'hB0BB;
  LUT3 state_1_s13 (
    .F(state_1_18),
    .I0(\SC01.duration [21]),
    .I1(n1045_16),
    .I2(state_1_34) 
);
defparam state_1_s13.INIT=8'h2B;
  LUT2 state_1_s14 (
    .F(state_1_19),
    .I0(\SC01.duration [23]),
    .I1(state_1_20) 
);
defparam state_1_s14.INIT=4'h9;
  LUT4 state_1_s15 (
    .F(state_1_20),
    .I0(n1044_17),
    .I1(n1044_24),
    .I2(state_1_54),
    .I3(\SC01.counter [23]) 
);
defparam state_1_s15.INIT=16'h7F80;
  LUT4 state_1_s16 (
    .F(state_1_21),
    .I0(cpu_clk),
    .I1(DAC_latch_6),
    .I2(DAC_latch_5),
    .I3(DAC_latch_7) 
);
defparam state_1_s16.INIT=16'h1000;
  LUT3 state_1_s17 (
    .F(state_1_22),
    .I0(n1063_18),
    .I1(n1063_36),
    .I2(n1063_20) 
);
defparam state_1_s17.INIT=8'h80;
  LUT4 n1044_s11 (
    .F(n1044_17),
    .I0(n1055_17),
    .I1(n1055_18),
    .I2(n1044_20),
    .I3(n1055_19) 
);
defparam n1044_s11.INIT=16'h8000;
  LUT3 n1046_s11 (
    .F(n1046_17),
    .I0(\SC01.counter [16]),
    .I1(\SC01.counter [17]),
    .I2(n1050_17) 
);
defparam n1046_s11.INIT=8'h80;
  LUT2 n1046_s12 (
    .F(n1046_18),
    .I0(\SC01.counter [18]),
    .I1(\SC01.counter [19]) 
);
defparam n1046_s12.INIT=4'h8;
  LUT3 n1050_s11 (
    .F(n1050_17),
    .I0(\SC01.counter [13]),
    .I1(\SC01.counter [14]),
    .I2(\SC01.counter [15]) 
);
defparam n1050_s11.INIT=8'h80;
  LUT4 n1054_s11 (
    .F(n1054_17),
    .I0(\SC01.counter [11]),
    .I1(n1055_17),
    .I2(n1055_18),
    .I3(n1055_19) 
);
defparam n1054_s11.INIT=16'h8000;
  LUT4 n1055_s11 (
    .F(n1055_17),
    .I0(\SC01.counter [0]),
    .I1(\SC01.counter [1]),
    .I2(\SC01.counter [2]),
    .I3(\SC01.counter [3]) 
);
defparam n1055_s11.INIT=16'h8000;
  LUT3 n1055_s12 (
    .F(n1055_18),
    .I0(\SC01.counter [4]),
    .I1(\SC01.counter [5]),
    .I2(\SC01.counter [6]) 
);
defparam n1055_s12.INIT=8'h80;
  LUT4 n1055_s13 (
    .F(n1055_19),
    .I0(\SC01.counter [7]),
    .I1(\SC01.counter [8]),
    .I2(\SC01.counter [9]),
    .I3(\SC01.counter [10]) 
);
defparam n1055_s13.INIT=16'h8000;
  LUT3 n1056_s11 (
    .F(n1056_17),
    .I0(\SC01.counter [7]),
    .I1(\SC01.counter [8]),
    .I2(\SC01.counter [9]) 
);
defparam n1056_s11.INIT=8'h80;
  LUT2 n1057_s11 (
    .F(n1057_17),
    .I0(\SC01.counter [7]),
    .I1(\SC01.counter [8]) 
);
defparam n1057_s11.INIT=4'h8;
  LUT4 n1063_s12 (
    .F(n1063_18),
    .I0(n1063_23),
    .I1(n1048_16),
    .I2(n1049_16),
    .I3(n1056_16) 
);
defparam n1063_s12.INIT=16'h0002;
  LUT4 n1063_s14 (
    .F(n1063_20),
    .I0(n1063_24),
    .I1(n1063_25),
    .I2(n1063_26),
    .I3(state_1_20) 
);
defparam n1063_s14.INIT=16'h0040;
  LUT2 n1064_s11 (
    .F(n1064_17),
    .I0(\SC01.counter [0]),
    .I1(\SC01.counter [1]) 
);
defparam n1064_s11.INIT=4'h8;
  LUT4 state_1_s18 (
    .F(state_1_23),
    .I0(state_1_36),
    .I1(state_1_37),
    .I2(state_1_38),
    .I3(state_1_39) 
);
defparam state_1_s18.INIT=16'h000B;
  LUT4 state_1_s19 (
    .F(state_1_24),
    .I0(n1053_16),
    .I1(\SC01.duration [13]),
    .I2(\SC01.duration [12]),
    .I3(n1054_16) 
);
defparam state_1_s19.INIT=16'hD0DD;
  LUT4 state_1_s20 (
    .F(state_1_25),
    .I0(\SC01.duration [14]),
    .I1(n1052_16),
    .I2(\SC01.duration [13]),
    .I3(n1053_16) 
);
defparam state_1_s20.INIT=16'hDD0D;
  LUT4 state_1_s21 (
    .F(state_1_26),
    .I0(state_1_40),
    .I1(state_1_41),
    .I2(state_1_42),
    .I3(state_1_43) 
);
defparam state_1_s21.INIT=16'h0001;
  LUT4 state_1_s22 (
    .F(state_1_27),
    .I0(state_1_44),
    .I1(state_1_45),
    .I2(state_1_46),
    .I3(state_1_47) 
);
defparam state_1_s22.INIT=16'h4F00;
  LUT4 state_1_s23 (
    .F(state_1_28),
    .I0(n1058_16),
    .I1(\SC01.duration [8]),
    .I2(\SC01.duration [7]),
    .I3(n1059_16) 
);
defparam state_1_s23.INIT=16'hBB0B;
  LUT2 state_1_s24 (
    .F(state_1_29),
    .I0(state_1_37),
    .I1(state_1_48) 
);
defparam state_1_s24.INIT=4'h8;
  LUT4 state_1_s25 (
    .F(state_1_30),
    .I0(\SC01.duration [17]),
    .I1(n1049_16),
    .I2(state_1_49),
    .I3(state_1_42) 
);
defparam state_1_s25.INIT=16'h00D4;
  LUT4 state_1_s26 (
    .F(state_1_31),
    .I0(\SC01.duration [19]),
    .I1(n1047_16),
    .I2(\SC01.duration [18]),
    .I3(n1048_16) 
);
defparam state_1_s26.INIT=16'hB0BB;
  LUT4 state_1_s27 (
    .F(state_1_32),
    .I0(n1045_16),
    .I1(\SC01.duration [21]),
    .I2(\SC01.duration [20]),
    .I3(n1046_16) 
);
defparam state_1_s27.INIT=16'hD0DD;
  LUT4 state_1_s28 (
    .F(state_1_33),
    .I0(\SC01.duration [15]),
    .I1(n1051_19),
    .I2(\SC01.duration [14]),
    .I3(n1052_16) 
);
defparam state_1_s28.INIT=16'hB0BB;
  LUT4 state_1_s29 (
    .F(state_1_34),
    .I0(\SC01.duration [20]),
    .I1(n1046_16),
    .I2(\SC01.duration [19]),
    .I3(n1047_16) 
);
defparam state_1_s29.INIT=16'hDD4D;
  LUT2 n1044_s14 (
    .F(n1044_20),
    .I0(\SC01.counter [11]),
    .I1(\SC01.counter [12]) 
);
defparam n1044_s14.INIT=4'h8;
  LUT3 n1044_s15 (
    .F(n1044_21),
    .I0(\SC01.counter [16]),
    .I1(\SC01.counter [17]),
    .I2(\SC01.counter [18]) 
);
defparam n1044_s15.INIT=8'h80;
  LUT3 n1063_s17 (
    .F(n1063_23),
    .I0(n1063_27),
    .I1(n1049_19),
    .I2(n1044_17) 
);
defparam n1063_s17.INIT=8'hCA;
  LUT3 n1063_s18 (
    .F(n1063_24),
    .I0(n1045_19),
    .I1(\SC01.counter [21]),
    .I2(\SC01.counter [22]) 
);
defparam n1063_s18.INIT=8'h7E;
  LUT3 n1063_s19 (
    .F(n1063_25),
    .I0(n1055_16),
    .I1(n1057_16),
    .I2(n1058_16) 
);
defparam n1063_s19.INIT=8'h01;
  LUT4 n1063_s20 (
    .F(n1063_26),
    .I0(n1063_28),
    .I1(n1054_17),
    .I2(\SC01.counter [12]),
    .I3(n1063_29) 
);
defparam n1063_s20.INIT=16'h4100;
  LUT4 state_1_s31 (
    .F(state_1_36),
    .I0(n1056_16),
    .I1(\SC01.duration [10]),
    .I2(\SC01.duration [9]),
    .I3(n1057_16) 
);
defparam state_1_s31.INIT=16'hBB0B;
  LUT4 state_1_s32 (
    .F(state_1_37),
    .I0(\SC01.duration [11]),
    .I1(n1055_16),
    .I2(\SC01.duration [10]),
    .I3(n1056_16) 
);
defparam state_1_s32.INIT=16'hB0BB;
  LUT2 state_1_s33 (
    .F(state_1_38),
    .I0(\SC01.duration [11]),
    .I1(n1055_16) 
);
defparam state_1_s33.INIT=4'h2;
  LUT2 state_1_s34 (
    .F(state_1_39),
    .I0(\SC01.counter [12]),
    .I1(\SC01.duration [12]) 
);
defparam state_1_s34.INIT=4'h4;
  LUT2 state_1_s35 (
    .F(state_1_40),
    .I0(\SC01.counter [15]),
    .I1(\SC01.duration [15]) 
);
defparam state_1_s35.INIT=4'h4;
  LUT2 state_1_s36 (
    .F(state_1_41),
    .I0(\SC01.counter [16]),
    .I1(\SC01.duration [16]) 
);
defparam state_1_s36.INIT=4'h4;
  LUT2 state_1_s37 (
    .F(state_1_42),
    .I0(\SC01.counter [18]),
    .I1(\SC01.duration [18]) 
);
defparam state_1_s37.INIT=4'h4;
  LUT2 state_1_s38 (
    .F(state_1_43),
    .I0(\SC01.counter [17]),
    .I1(\SC01.duration [17]) 
);
defparam state_1_s38.INIT=4'h4;
  LUT4 state_1_s39 (
    .F(state_1_44),
    .I0(\SC01.duration [3]),
    .I1(n1063_32),
    .I2(state_1_50),
    .I3(state_1_51) 
);
defparam state_1_s39.INIT=16'h00D4;
  LUT4 state_1_s40 (
    .F(state_1_45),
    .I0(n1061_16),
    .I1(\SC01.duration [5]),
    .I2(\SC01.duration [4]),
    .I3(n1062_16) 
);
defparam state_1_s40.INIT=16'hD0DD;
  LUT4 state_1_s41 (
    .F(state_1_46),
    .I0(n1060_16),
    .I1(\SC01.duration [6]),
    .I2(\SC01.duration [5]),
    .I3(n1061_16) 
);
defparam state_1_s41.INIT=16'hBB0B;
  LUT4 state_1_s42 (
    .F(state_1_47),
    .I0(n1059_16),
    .I1(\SC01.duration [7]),
    .I2(\SC01.duration [6]),
    .I3(n1060_16) 
);
defparam state_1_s42.INIT=16'hD0DD;
  LUT4 state_1_s43 (
    .F(state_1_48),
    .I0(n1057_16),
    .I1(\SC01.duration [9]),
    .I2(\SC01.duration [8]),
    .I3(n1058_16) 
);
defparam state_1_s43.INIT=16'hD0DD;
  LUT4 state_1_s44 (
    .F(state_1_49),
    .I0(n1044_17),
    .I1(n1050_17),
    .I2(\SC01.duration [16]),
    .I3(\SC01.counter [16]) 
);
defparam state_1_s44.INIT=16'h0708;
  LUT4 n1063_s21 (
    .F(n1063_27),
    .I0(\SC01.counter [13]),
    .I1(\SC01.counter [14]),
    .I2(\SC01.counter [15]),
    .I3(\SC01.counter [16]) 
);
defparam n1063_s21.INIT=16'h0001;
  LUT4 n1063_s22 (
    .F(n1063_28),
    .I0(\SC01.counter [4]),
    .I1(\SC01.counter [5]),
    .I2(\SC01.counter [6]),
    .I3(n1055_17) 
);
defparam n1063_s22.INIT=16'h7FFE;
  LUT3 n1063_s23 (
    .F(n1063_29),
    .I0(n1055_18),
    .I1(n1063_30),
    .I2(\SC01.counter [7]) 
);
defparam n1063_s23.INIT=8'h21;
  LUT4 state_1_s45 (
    .F(state_1_50),
    .I0(state_1_52),
    .I1(\SC01.duration [2]),
    .I2(\SC01.counter [2]),
    .I3(n1064_17) 
);
defparam state_1_s45.INIT=16'h03B2;
  LUT2 state_1_s46 (
    .F(state_1_51),
    .I0(\SC01.counter [4]),
    .I1(\SC01.duration [4]) 
);
defparam state_1_s46.INIT=4'h4;
  LUT4 n1063_s24 (
    .F(n1063_30),
    .I0(\SC01.counter [0]),
    .I1(\SC01.counter [1]),
    .I2(\SC01.counter [2]),
    .I3(\SC01.counter [3]) 
);
defparam n1063_s24.INIT=16'h7C00;
  LUT4 state_1_s47 (
    .F(state_1_52),
    .I0(\SC01.counter [0]),
    .I1(\SC01.duration [1]),
    .I2(\SC01.counter [1]),
    .I3(\SC01.duration [0]) 
);
defparam state_1_s47.INIT=16'h32F3;
  LUT4 n1051_s12 (
    .F(n1051_19),
    .I0(n1044_17),
    .I1(\SC01.counter [13]),
    .I2(\SC01.counter [14]),
    .I3(\SC01.counter [15]) 
);
defparam n1051_s12.INIT=16'h7F80;
  LUT2 \SC01.counter_23_s4  (
    .F(\SC01.counter_23_10 ),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam \SC01.counter_23_s4 .INIT=4'hB;
  LUT4 n1044_s17 (
    .F(n1044_24),
    .I0(n1050_17),
    .I1(\SC01.counter [16]),
    .I2(\SC01.counter [17]),
    .I3(\SC01.counter [18]) 
);
defparam n1044_s17.INIT=16'h8000;
  LUT4 state_1_s48 (
    .F(state_1_54),
    .I0(\SC01.counter [21]),
    .I1(\SC01.counter [22]),
    .I2(\SC01.counter [19]),
    .I3(\SC01.counter [20]) 
);
defparam state_1_s48.INIT=16'h8000;
  LUT4 n1045_s12 (
    .F(n1045_19),
    .I0(n1050_17),
    .I1(\SC01.counter [19]),
    .I2(\SC01.counter [20]),
    .I3(n1044_21) 
);
defparam n1045_s12.INIT=16'h8000;
  LUT3 n1044_s18 (
    .F(n1044_26),
    .I0(\SC01.counter [21]),
    .I1(\SC01.counter [19]),
    .I2(\SC01.counter [20]) 
);
defparam n1044_s18.INIT=8'h80;
  LUT4 n1063_s25 (
    .F(n1063_32),
    .I0(\SC01.counter [2]),
    .I1(\SC01.counter [0]),
    .I2(\SC01.counter [1]),
    .I3(\SC01.counter [3]) 
);
defparam n1063_s25.INIT=16'h7F80;
  LUT4 n1043_s14 (
    .F(n1043_23),
    .I0(state_1_20),
    .I1(state[0]),
    .I2(state[1]),
    .I3(\SC01.duration [23]) 
);
defparam n1043_s14.INIT=16'h2000;
  LUT4 state_1_s49 (
    .F(state_1_56),
    .I0(state_1_20),
    .I1(\SC01.duration [23]),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam state_1_s49.INIT=16'h0D00;
  LUT3 n1063_s26 (
    .F(n1063_34),
    .I0(state[0]),
    .I1(state[1]),
    .I2(state_1_21) 
);
defparam n1063_s26.INIT=8'h10;
  LUT4 state_1_s50 (
    .F(state_1_58),
    .I0(state_1_21),
    .I1(state_1_22),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam state_1_s50.INIT=16'h000D;
  LUT4 n1063_s27 (
    .F(n1063_36),
    .I0(n1046_16),
    .I1(n1044_17),
    .I2(n1044_24),
    .I3(\SC01.counter [19]) 
);
defparam n1063_s27.INIT=16'h4015;
  LUT4 n1049_s12 (
    .F(n1049_19),
    .I0(\SC01.counter [16]),
    .I1(\SC01.counter [13]),
    .I2(\SC01.counter [14]),
    .I3(\SC01.counter [15]) 
);
defparam n1049_s12.INIT=16'h8000;
  DFFCE \SC01.counter_23_s1  (
    .Q(\SC01.counter [23]),
    .D(n1043_20),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_23_s1 .INIT=1'b0;
  DFFCE \SC01.counter_22_s1  (
    .Q(\SC01.counter [22]),
    .D(n1044_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_22_s1 .INIT=1'b0;
  DFFCE \SC01.counter_21_s1  (
    .Q(\SC01.counter [21]),
    .D(n1045_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_21_s1 .INIT=1'b0;
  DFFCE \SC01.counter_20_s1  (
    .Q(\SC01.counter [20]),
    .D(n1046_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_20_s1 .INIT=1'b0;
  DFFCE \SC01.counter_19_s1  (
    .Q(\SC01.counter [19]),
    .D(n1047_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_19_s1 .INIT=1'b0;
  DFFCE \SC01.counter_18_s1  (
    .Q(\SC01.counter [18]),
    .D(n1048_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_18_s1 .INIT=1'b0;
  DFFCE \SC01.counter_17_s1  (
    .Q(\SC01.counter [17]),
    .D(n1049_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_17_s1 .INIT=1'b0;
  DFFCE \SC01.counter_16_s1  (
    .Q(\SC01.counter [16]),
    .D(n1050_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_16_s1 .INIT=1'b0;
  DFFCE \SC01.counter_15_s1  (
    .Q(\SC01.counter [15]),
    .D(n1051_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_15_s1 .INIT=1'b0;
  DFFCE \SC01.counter_14_s1  (
    .Q(\SC01.counter [14]),
    .D(n1052_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_14_s1 .INIT=1'b0;
  DFFCE \SC01.counter_13_s1  (
    .Q(\SC01.counter [13]),
    .D(n1053_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_13_s1 .INIT=1'b0;
  DFFCE \SC01.counter_12_s1  (
    .Q(\SC01.counter [12]),
    .D(n1054_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_12_s1 .INIT=1'b0;
  DFFCE \SC01.counter_11_s1  (
    .Q(\SC01.counter [11]),
    .D(n1055_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_11_s1 .INIT=1'b0;
  DFFCE \SC01.counter_10_s1  (
    .Q(\SC01.counter [10]),
    .D(n1056_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_10_s1 .INIT=1'b0;
  DFFCE \SC01.counter_9_s1  (
    .Q(\SC01.counter [9]),
    .D(n1057_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_9_s1 .INIT=1'b0;
  DFFCE \SC01.counter_8_s1  (
    .Q(\SC01.counter [8]),
    .D(n1058_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_8_s1 .INIT=1'b0;
  DFFCE \SC01.counter_7_s1  (
    .Q(\SC01.counter [7]),
    .D(n1059_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_7_s1 .INIT=1'b0;
  DFFCE \SC01.counter_6_s1  (
    .Q(\SC01.counter [6]),
    .D(n1060_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_6_s1 .INIT=1'b0;
  DFFCE \SC01.counter_5_s1  (
    .Q(\SC01.counter [5]),
    .D(n1061_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_5_s1 .INIT=1'b0;
  DFFCE \SC01.counter_4_s1  (
    .Q(\SC01.counter [4]),
    .D(n1062_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_4_s1 .INIT=1'b0;
  DFFCE \SC01.counter_3_s1  (
    .Q(\SC01.counter [3]),
    .D(n1063_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_3_s1 .INIT=1'b0;
  DFFCE \SC01.counter_2_s1  (
    .Q(\SC01.counter [2]),
    .D(n1064_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_2_s1 .INIT=1'b0;
  DFFCE \SC01.counter_1_s1  (
    .Q(\SC01.counter [1]),
    .D(n1065_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_1_s1 .INIT=1'b0;
  DFFCE \SC01.counter_0_s1  (
    .Q(\SC01.counter [0]),
    .D(n1066_15),
    .CLK(clk_27_d),
    .CE(\SC01.counter_23_10 ),
    .CLEAR(n44_6) 
);
defparam \SC01.counter_0_s1 .INIT=1'b0;
  DFFCE state_1_s1 (
    .Q(state[1]),
    .D(n1043_18),
    .CLK(clk_27_d),
    .CE(state_0_7),
    .CLEAR(n44_6) 
);
defparam state_1_s1.INIT=1'b0;
  DFFCE state_0_s1 (
    .Q(state[0]),
    .D(n1069_18),
    .CLK(clk_27_d),
    .CE(state_0_7),
    .CLEAR(n44_6) 
);
  DFFPE AR_s1 (
    .Q(sc01_AR),
    .D(n1067_18),
    .CLK(clk_27_d),
    .CE(AR_6),
    .PRESET(n44_6) 
);
  MULT18X18 n966_s1 (
    .DOUT({DOUT[35:24],\SC01.duration [23:0]}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,n958_73,n959_73,n960_73,n961_73,n962_73,n963_73,n964_73,n965_73}),
    .B({GND,GND,VCC,VCC,VCC,GND,VCC,GND,VCC,GND,GND,VCC,VCC,GND,GND,GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk_27_d),
    .CE(n1319_3),
    .RESET(GND) 
);
defparam n966_s1.AREG=1'b0;
defparam n966_s1.ASIGN_REG=1'b0;
defparam n966_s1.BREG=1'b0;
defparam n966_s1.BSIGN_REG=1'b0;
defparam n966_s1.MULT_RESET_MODE="SYNC";
defparam n966_s1.OUT_REG=1'b1;
defparam n966_s1.PIPE_REG=1'b0;
defparam n966_s1.SOA_REG=1'b0;
  MUX2_LUT6 n958_s65 (
    .O(n958_73),
    .I0(n958_81),
    .I1(n958_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n958_s75 (
    .O(n958_77),
    .I0(n958_75),
    .I1(n958_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n958_s74 (
    .O(n958_81),
    .I0(n958_79),
    .I1(n958_80),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT6 n959_s65 (
    .O(n959_73),
    .I0(n959_81),
    .I1(n959_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n959_s75 (
    .O(n959_77),
    .I0(n959_75),
    .I1(n959_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n959_s74 (
    .O(n959_81),
    .I0(n959_79),
    .I1(n959_80),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT6 n960_s65 (
    .O(n960_73),
    .I0(n960_81),
    .I1(n960_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n960_s75 (
    .O(n960_77),
    .I0(n960_75),
    .I1(n960_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n960_s74 (
    .O(n960_81),
    .I0(n960_79),
    .I1(n960_80),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT6 n961_s65 (
    .O(n961_73),
    .I0(n961_81),
    .I1(n961_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n961_s75 (
    .O(n961_77),
    .I0(n961_75),
    .I1(n961_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n961_s74 (
    .O(n961_81),
    .I0(n961_79),
    .I1(n961_80),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT6 n962_s65 (
    .O(n962_73),
    .I0(n962_81),
    .I1(n962_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n962_s75 (
    .O(n962_77),
    .I0(n962_75),
    .I1(n962_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n962_s74 (
    .O(n962_81),
    .I0(n962_79),
    .I1(n962_80),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT6 n963_s65 (
    .O(n963_73),
    .I0(n963_81),
    .I1(n963_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n963_s75 (
    .O(n963_77),
    .I0(n963_75),
    .I1(n963_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n963_s74 (
    .O(n963_81),
    .I0(n963_79),
    .I1(n963_80),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT6 n964_s65 (
    .O(n964_73),
    .I0(n964_81),
    .I1(n964_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n964_s75 (
    .O(n964_77),
    .I0(n964_75),
    .I1(n964_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n964_s74 (
    .O(n964_81),
    .I0(n964_79),
    .I1(n964_80),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT6 n965_s65 (
    .O(n965_73),
    .I0(n965_81),
    .I1(n965_77),
    .S0(cpu_dout[5]) 
);
  MUX2_LUT5 n965_s75 (
    .O(n965_77),
    .I0(n965_75),
    .I1(n965_76),
    .S0(cpu_dout[4]) 
);
  MUX2_LUT5 n965_s74 (
    .O(n965_81),
    .I0(n965_79),
    .I1(n965_80),
    .S0(cpu_dout[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SC01 */
module Cross_Slow_To_Fast_Clock_Bus (
  cpu_clk,
  Sound_d,
  Sound_meta
)
;
input cpu_clk;
input [4:0] Sound_d;
output [4:0] Sound_meta;
wire r1_Data_0_23;
wire r1_Data_addr_tmp_20;
wire r1_Data_0_5;
wire r1_Data_0_9;
wire r1_Data_0_24;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT2 r1_Data_0_s12 (
    .F(r1_Data_0_23),
    .I0(r1_Data_0_5),
    .I1(r1_Data_0_9) 
);
defparam r1_Data_0_s12.INIT=4'h6;
  LUT2 r1_Data_addr_tmp_s10 (
    .F(r1_Data_addr_tmp_20),
    .I0(r1_Data_0_5),
    .I1(r1_Data_0_9) 
);
defparam r1_Data_addr_tmp_s10.INIT=4'h9;
  DFF r1_Data_0_s2 (
    .Q(r1_Data_0_5),
    .D(r1_Data_0_24),
    .CLK(cpu_clk) 
);
  DFF r1_Data_0_s4 (
    .Q(r1_Data_0_9),
    .D(r1_Data_0_23),
    .CLK(cpu_clk) 
);
  RAM16SDP4 r1_Data_0_s5 (
    .DO(Sound_meta[3:0]),
    .DI(Sound_d[3:0]),
    .WAD({GND,GND,r1_Data_addr_tmp_20,r1_Data_0_24}),
    .RAD({GND,GND,r1_Data_0_9,r1_Data_0_5}),
    .WRE(VCC),
    .CLK(cpu_clk) 
);
  RAM16SDP4 r1_Data_0_s6 (
    .DO({DO[3:1],Sound_meta[4]}),
    .DI({GND,GND,GND,Sound_d[4]}),
    .WAD({GND,GND,r1_Data_addr_tmp_20,r1_Data_0_24}),
    .RAD({GND,GND,r1_Data_0_9,r1_Data_0_5}),
    .WRE(VCC),
    .CLK(cpu_clk) 
);
  INV r1_Data_0_s13 (
    .O(r1_Data_0_24),
    .I(r1_Data_0_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Cross_Slow_To_Fast_Clock_Bus */
module RIOT_RAM (
  RAM_wre,
  clk_27_d,
  cpu_addr,
  cpu_dout,
  RAM_dout
)
;
input RAM_wre;
input clk_27_d;
input [6:0] cpu_addr;
input [7:0] cpu_dout;
output [7:0] RAM_dout;
wire lut_f_0;
wire lut_f_1;
wire lut_f_2;
wire lut_f_3;
wire lut_f_4;
wire lut_f_5;
wire lut_f_6;
wire lut_f_7;
wire ad4_inv;
wire ad5_inv;
wire ad6_inv;
wire mux_o_0;
wire mux_o_1;
wire mux_o_2;
wire mux_o_3;
wire mux_o_4;
wire mux_o_5;
wire mux_o_7;
wire mux_o_8;
wire mux_o_9;
wire mux_o_10;
wire mux_o_11;
wire mux_o_12;
wire mux_o_14;
wire mux_o_15;
wire mux_o_16;
wire mux_o_17;
wire mux_o_18;
wire mux_o_19;
wire mux_o_21;
wire mux_o_22;
wire mux_o_23;
wire mux_o_24;
wire mux_o_25;
wire mux_o_26;
wire mux_o_28;
wire mux_o_29;
wire mux_o_30;
wire mux_o_31;
wire mux_o_32;
wire mux_o_33;
wire mux_o_35;
wire mux_o_36;
wire mux_o_37;
wire mux_o_38;
wire mux_o_39;
wire mux_o_40;
wire mux_o_42;
wire mux_o_43;
wire mux_o_44;
wire mux_o_45;
wire mux_o_46;
wire mux_o_47;
wire mux_o_49;
wire mux_o_50;
wire mux_o_51;
wire mux_o_52;
wire mux_o_53;
wire mux_o_54;
wire [3:0] ram16s_inst_0_dout;
wire [7:4] ram16s_inst_1_dout;
wire [3:0] ram16s_inst_2_dout;
wire [7:4] ram16s_inst_3_dout;
wire [3:0] ram16s_inst_4_dout;
wire [7:4] ram16s_inst_5_dout;
wire [3:0] ram16s_inst_6_dout;
wire [7:4] ram16s_inst_7_dout;
wire [3:0] ram16s_inst_8_dout;
wire [7:4] ram16s_inst_9_dout;
wire [3:0] ram16s_inst_10_dout;
wire [7:4] ram16s_inst_11_dout;
wire [3:0] ram16s_inst_12_dout;
wire [7:4] ram16s_inst_13_dout;
wire [3:0] ram16s_inst_14_dout;
wire [7:4] ram16s_inst_15_dout;
wire VCC;
wire GND;
  LUT4 lut_inst_0 (
    .F(lut_f_0),
    .I0(RAM_wre),
    .I1(ad4_inv),
    .I2(ad5_inv),
    .I3(ad6_inv) 
);
defparam lut_inst_0.INIT=16'h8000;
  LUT4 lut_inst_1 (
    .F(lut_f_1),
    .I0(RAM_wre),
    .I1(cpu_addr[4]),
    .I2(ad5_inv),
    .I3(ad6_inv) 
);
defparam lut_inst_1.INIT=16'h8000;
  LUT4 lut_inst_2 (
    .F(lut_f_2),
    .I0(RAM_wre),
    .I1(ad4_inv),
    .I2(cpu_addr[5]),
    .I3(ad6_inv) 
);
defparam lut_inst_2.INIT=16'h8000;
  LUT4 lut_inst_3 (
    .F(lut_f_3),
    .I0(RAM_wre),
    .I1(cpu_addr[4]),
    .I2(cpu_addr[5]),
    .I3(ad6_inv) 
);
defparam lut_inst_3.INIT=16'h8000;
  LUT4 lut_inst_4 (
    .F(lut_f_4),
    .I0(RAM_wre),
    .I1(ad4_inv),
    .I2(ad5_inv),
    .I3(cpu_addr[6]) 
);
defparam lut_inst_4.INIT=16'h8000;
  LUT4 lut_inst_5 (
    .F(lut_f_5),
    .I0(RAM_wre),
    .I1(cpu_addr[4]),
    .I2(ad5_inv),
    .I3(cpu_addr[6]) 
);
defparam lut_inst_5.INIT=16'h8000;
  LUT4 lut_inst_6 (
    .F(lut_f_6),
    .I0(RAM_wre),
    .I1(ad4_inv),
    .I2(cpu_addr[5]),
    .I3(cpu_addr[6]) 
);
defparam lut_inst_6.INIT=16'h8000;
  LUT4 lut_inst_7 (
    .F(lut_f_7),
    .I0(RAM_wre),
    .I1(cpu_addr[4]),
    .I2(cpu_addr[5]),
    .I3(cpu_addr[6]) 
);
defparam lut_inst_7.INIT=16'h8000;
  RAM16S4 ram16s_inst_0 (
    .DO(ram16s_inst_0_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_0),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_1 (
    .DO(ram16s_inst_1_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_0),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_2 (
    .DO(ram16s_inst_2_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_1),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_3 (
    .DO(ram16s_inst_3_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_1),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_4 (
    .DO(ram16s_inst_4_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_2),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_5 (
    .DO(ram16s_inst_5_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_2),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_6 (
    .DO(ram16s_inst_6_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_3),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_7 (
    .DO(ram16s_inst_7_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_3),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_8 (
    .DO(ram16s_inst_8_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_4),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_9 (
    .DO(ram16s_inst_9_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_4),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_10 (
    .DO(ram16s_inst_10_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_5),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_11 (
    .DO(ram16s_inst_11_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_5),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_12 (
    .DO(ram16s_inst_12_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_6),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_13 (
    .DO(ram16s_inst_13_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_6),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_14 (
    .DO(ram16s_inst_14_dout[3:0]),
    .DI(cpu_dout[3:0]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_7),
    .CLK(clk_27_d) 
);
  RAM16S4 ram16s_inst_15 (
    .DO(ram16s_inst_15_dout[7:4]),
    .DI(cpu_dout[7:4]),
    .AD(cpu_addr[3:0]),
    .WRE(lut_f_7),
    .CLK(clk_27_d) 
);
  INV inv_inst_0 (
    .O(ad4_inv),
    .I(cpu_addr[4]) 
);
  INV inv_inst_1 (
    .O(ad5_inv),
    .I(cpu_addr[5]) 
);
  INV inv_inst_2 (
    .O(ad6_inv),
    .I(cpu_addr[6]) 
);
  MUX2 mux_inst_0 (
    .O(mux_o_0),
    .I0(ram16s_inst_0_dout[0]),
    .I1(ram16s_inst_2_dout[0]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_1 (
    .O(mux_o_1),
    .I0(ram16s_inst_4_dout[0]),
    .I1(ram16s_inst_6_dout[0]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_2 (
    .O(mux_o_2),
    .I0(ram16s_inst_8_dout[0]),
    .I1(ram16s_inst_10_dout[0]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_3 (
    .O(mux_o_3),
    .I0(ram16s_inst_12_dout[0]),
    .I1(ram16s_inst_14_dout[0]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_4 (
    .O(mux_o_4),
    .I0(mux_o_0),
    .I1(mux_o_1),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_5 (
    .O(mux_o_5),
    .I0(mux_o_2),
    .I1(mux_o_3),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_6 (
    .O(RAM_dout[0]),
    .I0(mux_o_4),
    .I1(mux_o_5),
    .S0(cpu_addr[6]) 
);
  MUX2 mux_inst_7 (
    .O(mux_o_7),
    .I0(ram16s_inst_0_dout[1]),
    .I1(ram16s_inst_2_dout[1]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_8 (
    .O(mux_o_8),
    .I0(ram16s_inst_4_dout[1]),
    .I1(ram16s_inst_6_dout[1]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_9 (
    .O(mux_o_9),
    .I0(ram16s_inst_8_dout[1]),
    .I1(ram16s_inst_10_dout[1]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_10 (
    .O(mux_o_10),
    .I0(ram16s_inst_12_dout[1]),
    .I1(ram16s_inst_14_dout[1]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_11 (
    .O(mux_o_11),
    .I0(mux_o_7),
    .I1(mux_o_8),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_12 (
    .O(mux_o_12),
    .I0(mux_o_9),
    .I1(mux_o_10),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_13 (
    .O(RAM_dout[1]),
    .I0(mux_o_11),
    .I1(mux_o_12),
    .S0(cpu_addr[6]) 
);
  MUX2 mux_inst_14 (
    .O(mux_o_14),
    .I0(ram16s_inst_0_dout[2]),
    .I1(ram16s_inst_2_dout[2]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_15 (
    .O(mux_o_15),
    .I0(ram16s_inst_4_dout[2]),
    .I1(ram16s_inst_6_dout[2]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_16 (
    .O(mux_o_16),
    .I0(ram16s_inst_8_dout[2]),
    .I1(ram16s_inst_10_dout[2]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_17 (
    .O(mux_o_17),
    .I0(ram16s_inst_12_dout[2]),
    .I1(ram16s_inst_14_dout[2]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_18 (
    .O(mux_o_18),
    .I0(mux_o_14),
    .I1(mux_o_15),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_19 (
    .O(mux_o_19),
    .I0(mux_o_16),
    .I1(mux_o_17),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_20 (
    .O(RAM_dout[2]),
    .I0(mux_o_18),
    .I1(mux_o_19),
    .S0(cpu_addr[6]) 
);
  MUX2 mux_inst_21 (
    .O(mux_o_21),
    .I0(ram16s_inst_0_dout[3]),
    .I1(ram16s_inst_2_dout[3]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_22 (
    .O(mux_o_22),
    .I0(ram16s_inst_4_dout[3]),
    .I1(ram16s_inst_6_dout[3]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_23 (
    .O(mux_o_23),
    .I0(ram16s_inst_8_dout[3]),
    .I1(ram16s_inst_10_dout[3]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_24 (
    .O(mux_o_24),
    .I0(ram16s_inst_12_dout[3]),
    .I1(ram16s_inst_14_dout[3]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_25 (
    .O(mux_o_25),
    .I0(mux_o_21),
    .I1(mux_o_22),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_26 (
    .O(mux_o_26),
    .I0(mux_o_23),
    .I1(mux_o_24),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_27 (
    .O(RAM_dout[3]),
    .I0(mux_o_25),
    .I1(mux_o_26),
    .S0(cpu_addr[6]) 
);
  MUX2 mux_inst_28 (
    .O(mux_o_28),
    .I0(ram16s_inst_1_dout[4]),
    .I1(ram16s_inst_3_dout[4]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_29 (
    .O(mux_o_29),
    .I0(ram16s_inst_5_dout[4]),
    .I1(ram16s_inst_7_dout[4]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_30 (
    .O(mux_o_30),
    .I0(ram16s_inst_9_dout[4]),
    .I1(ram16s_inst_11_dout[4]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_31 (
    .O(mux_o_31),
    .I0(ram16s_inst_13_dout[4]),
    .I1(ram16s_inst_15_dout[4]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_32 (
    .O(mux_o_32),
    .I0(mux_o_28),
    .I1(mux_o_29),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_33 (
    .O(mux_o_33),
    .I0(mux_o_30),
    .I1(mux_o_31),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_34 (
    .O(RAM_dout[4]),
    .I0(mux_o_32),
    .I1(mux_o_33),
    .S0(cpu_addr[6]) 
);
  MUX2 mux_inst_35 (
    .O(mux_o_35),
    .I0(ram16s_inst_1_dout[5]),
    .I1(ram16s_inst_3_dout[5]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_36 (
    .O(mux_o_36),
    .I0(ram16s_inst_5_dout[5]),
    .I1(ram16s_inst_7_dout[5]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_37 (
    .O(mux_o_37),
    .I0(ram16s_inst_9_dout[5]),
    .I1(ram16s_inst_11_dout[5]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_38 (
    .O(mux_o_38),
    .I0(ram16s_inst_13_dout[5]),
    .I1(ram16s_inst_15_dout[5]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_39 (
    .O(mux_o_39),
    .I0(mux_o_35),
    .I1(mux_o_36),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_40 (
    .O(mux_o_40),
    .I0(mux_o_37),
    .I1(mux_o_38),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_41 (
    .O(RAM_dout[5]),
    .I0(mux_o_39),
    .I1(mux_o_40),
    .S0(cpu_addr[6]) 
);
  MUX2 mux_inst_42 (
    .O(mux_o_42),
    .I0(ram16s_inst_1_dout[6]),
    .I1(ram16s_inst_3_dout[6]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_43 (
    .O(mux_o_43),
    .I0(ram16s_inst_5_dout[6]),
    .I1(ram16s_inst_7_dout[6]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_44 (
    .O(mux_o_44),
    .I0(ram16s_inst_9_dout[6]),
    .I1(ram16s_inst_11_dout[6]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_45 (
    .O(mux_o_45),
    .I0(ram16s_inst_13_dout[6]),
    .I1(ram16s_inst_15_dout[6]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_46 (
    .O(mux_o_46),
    .I0(mux_o_42),
    .I1(mux_o_43),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_47 (
    .O(mux_o_47),
    .I0(mux_o_44),
    .I1(mux_o_45),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_48 (
    .O(RAM_dout[6]),
    .I0(mux_o_46),
    .I1(mux_o_47),
    .S0(cpu_addr[6]) 
);
  MUX2 mux_inst_49 (
    .O(mux_o_49),
    .I0(ram16s_inst_1_dout[7]),
    .I1(ram16s_inst_3_dout[7]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_50 (
    .O(mux_o_50),
    .I0(ram16s_inst_5_dout[7]),
    .I1(ram16s_inst_7_dout[7]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_51 (
    .O(mux_o_51),
    .I0(ram16s_inst_9_dout[7]),
    .I1(ram16s_inst_11_dout[7]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_52 (
    .O(mux_o_52),
    .I0(ram16s_inst_13_dout[7]),
    .I1(ram16s_inst_15_dout[7]),
    .S0(cpu_addr[4]) 
);
  MUX2 mux_inst_53 (
    .O(mux_o_53),
    .I0(mux_o_49),
    .I1(mux_o_50),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_54 (
    .O(mux_o_54),
    .I0(mux_o_51),
    .I1(mux_o_52),
    .S0(cpu_addr[5]) 
);
  MUX2 mux_inst_55 (
    .O(RAM_dout[7]),
    .I0(mux_o_53),
    .I1(mux_o_54),
    .S0(cpu_addr[6]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* RIOT_RAM */
module cpu_clk_gen (
  clk_27_d,
  \cpu_clk_gen.counter1_Z ,
  option_d,
  cpu_clk
)
;
input clk_27_d;
input [2:2] \cpu_clk_gen.counter1_Z ;
input [1:0] option_d;
output cpu_clk;
wire n33_5;
wire n16_35;
wire n32_35;
wire n16_36;
wire n16_37;
wire n26_7;
wire n16_17_SUM;
wire n16_22;
wire n16_18_SUM;
wire n16_24;
wire n32_16_SUM;
wire n32_20;
wire n32_17_SUM;
wire n32_22;
wire n32_18_SUM;
wire n32_24;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n24_6;
wire [4:2] \cpu_clk_gen.counter2 ;
wire [6:0] q_cpuClkCount;
wire VCC;
wire GND;
  LUT3 n33_s1 (
    .F(n33_5),
    .I0(q_cpuClkCount[6]),
    .I1(q_cpuClkCount[5]),
    .I2(n32_24) 
);
defparam n33_s1.INIT=8'hEF;
  LUT3 n16_s23 (
    .F(n16_35),
    .I0(\cpu_clk_gen.counter1_Z [2]),
    .I1(q_cpuClkCount[2]),
    .I2(n16_36) 
);
defparam n16_s23.INIT=8'hB2;
  LUT4 n32_s23 (
    .F(n32_35),
    .I0(q_cpuClkCount[1]),
    .I1(q_cpuClkCount[0]),
    .I2(\cpu_clk_gen.counter1_Z [2]),
    .I3(option_d[0]) 
);
defparam n32_s23.INIT=16'h7051;
  LUT2 \cpu_clk_gen.counter2_4_s6  (
    .F(\cpu_clk_gen.counter2 [4]),
    .I0(\cpu_clk_gen.counter1_Z [2]),
    .I1(option_d[0]) 
);
defparam \cpu_clk_gen.counter2_4_s6 .INIT=4'h4;
  LUT4 n16_s24 (
    .F(n16_36),
    .I0(q_cpuClkCount[1]),
    .I1(n16_37),
    .I2(\cpu_clk_gen.counter1_Z [2]),
    .I3(option_d[0]) 
);
defparam n16_s24.INIT=16'hD44D;
  LUT3 n16_s25 (
    .F(n16_37),
    .I0(q_cpuClkCount[0]),
    .I1(option_d[0]),
    .I2(option_d[1]) 
);
defparam n16_s25.INIT=8'h14;
  LUT2 \cpu_clk_gen.counter2_2_s8  (
    .F(\cpu_clk_gen.counter2 [2]),
    .I0(\cpu_clk_gen.counter1_Z [2]),
    .I1(option_d[0]) 
);
defparam \cpu_clk_gen.counter2_2_s8 .INIT=4'hB;
  LUT4 n26_s2 (
    .F(n26_7),
    .I0(\cpu_clk_gen.counter2 [4]),
    .I1(q_cpuClkCount[5]),
    .I2(n16_24),
    .I3(q_cpuClkCount[6]) 
);
defparam n26_s2.INIT=16'hFF4D;
  DFFR q_cpuClkCount_5_s0 (
    .Q(q_cpuClkCount[5]),
    .D(n19_1),
    .CLK(clk_27_d),
    .RESET(n26_7) 
);
  DFFR q_cpuClkCount_4_s0 (
    .Q(q_cpuClkCount[4]),
    .D(n20_1),
    .CLK(clk_27_d),
    .RESET(n26_7) 
);
  DFFR q_cpuClkCount_3_s0 (
    .Q(q_cpuClkCount[3]),
    .D(n21_1),
    .CLK(clk_27_d),
    .RESET(n26_7) 
);
  DFFR q_cpuClkCount_2_s0 (
    .Q(q_cpuClkCount[2]),
    .D(n22_1),
    .CLK(clk_27_d),
    .RESET(n26_7) 
);
  DFFR q_cpuClkCount_1_s0 (
    .Q(q_cpuClkCount[1]),
    .D(n23_1),
    .CLK(clk_27_d),
    .RESET(n26_7) 
);
  DFFR q_cpuClkCount_0_s0 (
    .Q(q_cpuClkCount[0]),
    .D(n24_6),
    .CLK(clk_27_d),
    .RESET(n26_7) 
);
  DFF cpu_clk_out_s0 (
    .Q(cpu_clk),
    .D(n33_5),
    .CLK(clk_27_d) 
);
  DFFR q_cpuClkCount_6_s0 (
    .Q(q_cpuClkCount[6]),
    .D(n18_1),
    .CLK(clk_27_d),
    .RESET(n26_7) 
);
  ALU n16_s16 (
    .SUM(n16_17_SUM),
    .COUT(n16_22),
    .I0(n16_35),
    .I1(q_cpuClkCount[3]),
    .I3(GND),
    .CIN(\cpu_clk_gen.counter2 [2]) 
);
defparam n16_s16.ALU_MODE=1;
  ALU n16_s17 (
    .SUM(n16_18_SUM),
    .COUT(n16_24),
    .I0(\cpu_clk_gen.counter2 [2]),
    .I1(q_cpuClkCount[4]),
    .I3(GND),
    .CIN(n16_22) 
);
defparam n16_s17.ALU_MODE=1;
  ALU n32_s15 (
    .SUM(n32_16_SUM),
    .COUT(n32_20),
    .I0(n32_35),
    .I1(q_cpuClkCount[2]),
    .I3(GND),
    .CIN(\cpu_clk_gen.counter2 [2]) 
);
defparam n32_s15.ALU_MODE=1;
  ALU n32_s16 (
    .SUM(n32_17_SUM),
    .COUT(n32_22),
    .I0(\cpu_clk_gen.counter2 [2]),
    .I1(q_cpuClkCount[3]),
    .I3(GND),
    .CIN(n32_20) 
);
defparam n32_s16.ALU_MODE=1;
  ALU n32_s17 (
    .SUM(n32_18_SUM),
    .COUT(n32_24),
    .I0(\cpu_clk_gen.counter2 [4]),
    .I1(q_cpuClkCount[4]),
    .I3(GND),
    .CIN(n32_22) 
);
defparam n32_s17.ALU_MODE=1;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(q_cpuClkCount[1]),
    .I1(q_cpuClkCount[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(q_cpuClkCount[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(q_cpuClkCount[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(q_cpuClkCount[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(q_cpuClkCount[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(q_cpuClkCount[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  INV n24_s2 (
    .O(n24_6),
    .I(q_cpuClkCount[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cpu_clk_gen */
module T65_MCode (
  n331_5,
  n1353_5,
  S_7_9,
  n985_9,
  n421_8,
  DL_7_13,
  BusA_7_86,
  n318_4,
  n1369_13,
  P_3_8,
  n1352_11,
  n985_8,
  DL_7_12,
  n2284_5,
  n985_16,
  MCycle,
  P_0,
  P_1,
  P_6,
  P_7,
  IR,
  n127_13,
  Write_Data_12_39,
  Write_Data_11_38,
  Write_Data_10_38,
  Write_Data_9_38,
  Write_Data_7_47,
  Write_Data_6_47,
  Write_Data_5_47,
  Write_Data_4_38,
  Write_Data_3_38,
  Write_Data_2_38,
  Write_Data_1_38,
  ALU_Op_6_8,
  ALU_Op_4_8,
  ALU_Op_5_8,
  ALU_Op_11_7,
  ALU_Op_16_7,
  ALU_Op_17_7,
  ALU_Op_18_7,
  Write_Data_11_40,
  Write_Data_10_39,
  Write_Data_7_48,
  Write_Data_6_49,
  Write_Data_5_48,
  Write_Data_4_39,
  ALU_Op_Z_14_4,
  ALU_Op_Z_13_4,
  ALU_Op_Z_13_6,
  ALU_Op_Z_12_5,
  LCycle_Z_2_6,
  ALU_Op_Z_1_5,
  ALU_Op_Z_3_5,
  ALU_Op_Z_7_5,
  ALU_Op_Z_9_5,
  ALU_Op_Z_9_6,
  ALU_Op_Z_10_5,
  ALU_Op_11_8,
  ALU_Op_11_9,
  LCycle_Z_0_6,
  LCycle_Z_0_7,
  Write_Data_10_41,
  Write_Data_7_50,
  ALU_Op_Z_13_8,
  ALU_Op_Z_9_7,
  ALU_Op_Z_14_10,
  ALU_Op_Z_14_11,
  ALU_Op_Z_14_14,
  ALU_Op_Z_14_16,
  ALU_Op_15_9,
  LCycle_Z_2_11,
  Write_Data_10_43,
  LCycle_Z_2_13,
  ALU_Op_Z_2_7,
  LCycle_Z_0_12,
  ALU_Op_Z_12_11,
  Write_Data_7_54,
  Write_Data_12_48,
  Write_Data_6_51,
  Write_Data_5_51,
  Write_Data_2_41,
  LCycle_Z_1_20,
  LCycle_Z,
  ALU_Op_Z_1,
  ALU_Op_Z_2,
  ALU_Op_Z_3,
  ALU_Op_Z_7,
  ALU_Op_Z_8,
  ALU_Op_Z_9,
  ALU_Op_Z_10,
  ALU_Op_Z_12,
  ALU_Op_Z_13,
  ALU_Op_Z_14
)
;
input n331_5;
input n1353_5;
input S_7_9;
input n985_9;
input n421_8;
input DL_7_13;
input BusA_7_86;
input n318_4;
input n1369_13;
input P_3_8;
input n1352_11;
input n985_8;
input DL_7_12;
input n2284_5;
input n985_16;
input [2:0] MCycle;
input P_0;
input P_1;
input P_6;
input P_7;
input [7:0] IR;
output n127_13;
output Write_Data_12_39;
output Write_Data_11_38;
output Write_Data_10_38;
output Write_Data_9_38;
output Write_Data_7_47;
output Write_Data_6_47;
output Write_Data_5_47;
output Write_Data_4_38;
output Write_Data_3_38;
output Write_Data_2_38;
output Write_Data_1_38;
output ALU_Op_6_8;
output ALU_Op_4_8;
output ALU_Op_5_8;
output ALU_Op_11_7;
output ALU_Op_16_7;
output ALU_Op_17_7;
output ALU_Op_18_7;
output Write_Data_11_40;
output Write_Data_10_39;
output Write_Data_7_48;
output Write_Data_6_49;
output Write_Data_5_48;
output Write_Data_4_39;
output ALU_Op_Z_14_4;
output ALU_Op_Z_13_4;
output ALU_Op_Z_13_6;
output ALU_Op_Z_12_5;
output LCycle_Z_2_6;
output ALU_Op_Z_1_5;
output ALU_Op_Z_3_5;
output ALU_Op_Z_7_5;
output ALU_Op_Z_9_5;
output ALU_Op_Z_9_6;
output ALU_Op_Z_10_5;
output ALU_Op_11_8;
output ALU_Op_11_9;
output LCycle_Z_0_6;
output LCycle_Z_0_7;
output Write_Data_10_41;
output Write_Data_7_50;
output ALU_Op_Z_13_8;
output ALU_Op_Z_9_7;
output ALU_Op_Z_14_10;
output ALU_Op_Z_14_11;
output ALU_Op_Z_14_14;
output ALU_Op_Z_14_16;
output ALU_Op_15_9;
output LCycle_Z_2_11;
output Write_Data_10_43;
output LCycle_Z_2_13;
output ALU_Op_Z_2_7;
output LCycle_Z_0_12;
output ALU_Op_Z_12_11;
output Write_Data_7_54;
output Write_Data_12_48;
output Write_Data_6_51;
output Write_Data_5_51;
output Write_Data_2_41;
output LCycle_Z_1_20;
output [2:0] LCycle_Z;
output ALU_Op_Z_1;
output ALU_Op_Z_2;
output ALU_Op_Z_3;
output ALU_Op_Z_7;
output ALU_Op_Z_8;
output ALU_Op_Z_9;
output ALU_Op_Z_10;
output ALU_Op_Z_12;
output ALU_Op_Z_13;
output ALU_Op_Z_14;
wire Branch_10;
wire Branch_11;
wire Branch_12;
wire Branch_13;
wire LCycle_Z_0_5;
wire Write_Data_11_39;
wire ALU_Op_Z_14_5;
wire ALU_Op_Z_14_6;
wire ALU_Op_Z_13_5;
wire ALU_Op_Z_13_7;
wire ALU_Op_Z_12_4;
wire LCycle_Z_1_7;
wire LCycle_Z_1_9;
wire ALU_Op_6_10;
wire ALU_Op_4_11;
wire ALU_Op_11_10;
wire ALU_Op_Z_14_8;
wire ALU_Op_Z_14_9;
wire ALU_Op_Z_13_10;
wire LCycle_Z_1_12;
wire ALU_Op_4_12;
wire ALU_Op_Z_14_12;
wire ALU_Op_Z_14_13;
wire ALU_Op_Z_14_18;
wire LCycle_Z_1_14;
wire Write_Data_12_44;
wire ALU_Op_Z_14_20;
wire ALU_Op_5_12;
wire LCycle_Z_1_16;
wire Write_Data_12_46;
wire ALU_Op_4_14;
wire ALU_Op_4_16;
wire ALU_Op_Z_12_9;
wire ALU_Op_6_12;
wire ALU_Op_Z_13_12;
wire LCycle_Z_1_18;
wire ALU_Op_5_14;
wire ALU_Op_17_10;
wire LCycle_Z_0_14;
wire Write_Data_11_43;
wire Branch_15;
wire Branch_17;
wire Branch;
wire VCC;
wire GND;
  LUT3 n127_s8 (
    .F(n127_13),
    .I0(MCycle[0]),
    .I1(MCycle[1]),
    .I2(MCycle[2]) 
);
defparam n127_s8.INIT=8'h3E;
  LUT3 Branch_s16 (
    .F(Branch_10),
    .I0(P_7),
    .I1(P_7),
    .I2(IR[5]) 
);
defparam Branch_s16.INIT=8'hC5;
  LUT3 Branch_s17 (
    .F(Branch_11),
    .I0(P_6),
    .I1(P_6),
    .I2(IR[5]) 
);
defparam Branch_s17.INIT=8'hC5;
  LUT3 Branch_s18 (
    .F(Branch_12),
    .I0(P_0),
    .I1(P_0),
    .I2(IR[5]) 
);
defparam Branch_s18.INIT=8'hC5;
  LUT3 Branch_s19 (
    .F(Branch_13),
    .I0(P_1),
    .I1(P_1),
    .I2(IR[5]) 
);
defparam Branch_s19.INIT=8'hC5;
  LUT2 LCycle_Z_0_s (
    .F(LCycle_Z[0]),
    .I0(LCycle_Z_0_12),
    .I1(LCycle_Z_0_5) 
);
defparam LCycle_Z_0_s.INIT=4'h1;
  LUT3 Write_Data_12_s37 (
    .F(Write_Data_12_39),
    .I0(Write_Data_12_44),
    .I1(n331_5),
    .I2(Write_Data_12_48) 
);
defparam Write_Data_12_s37.INIT=8'h0D;
  LUT4 Write_Data_11_s36 (
    .F(Write_Data_11_38),
    .I0(Write_Data_11_39),
    .I1(Write_Data_11_40),
    .I2(IR[0]),
    .I3(Write_Data_11_43) 
);
defparam Write_Data_11_s36.INIT=16'hF888;
  LUT4 Write_Data_10_s36 (
    .F(Write_Data_10_38),
    .I0(Write_Data_10_39),
    .I1(IR[4]),
    .I2(IR[0]),
    .I3(Write_Data_10_43) 
);
defparam Write_Data_10_s36.INIT=16'h0700;
  LUT4 Write_Data_9_s36 (
    .F(Write_Data_9_38),
    .I0(Write_Data_10_39),
    .I1(IR[4]),
    .I2(IR[0]),
    .I3(Write_Data_11_43) 
);
defparam Write_Data_9_s36.INIT=16'h0700;
  LUT4 Write_Data_7_s41 (
    .F(Write_Data_7_47),
    .I0(Write_Data_7_48),
    .I1(n1353_5),
    .I2(Write_Data_11_40),
    .I3(Write_Data_7_54) 
);
defparam Write_Data_7_s41.INIT=16'hF888;
  LUT4 Write_Data_6_s41 (
    .F(Write_Data_6_47),
    .I0(n1353_5),
    .I1(Write_Data_6_51),
    .I2(MCycle[0]),
    .I3(Write_Data_6_49) 
);
defparam Write_Data_6_s41.INIT=16'hCA00;
  LUT4 Write_Data_5_s41 (
    .F(Write_Data_5_47),
    .I0(Write_Data_5_48),
    .I1(n1353_5),
    .I2(MCycle[0]),
    .I3(Write_Data_5_51) 
);
defparam Write_Data_5_s41.INIT=16'h8F88;
  LUT4 Write_Data_4_s36 (
    .F(Write_Data_4_38),
    .I0(Write_Data_4_39),
    .I1(IR[4]),
    .I2(IR[0]),
    .I3(Write_Data_10_43) 
);
defparam Write_Data_4_s36.INIT=16'hB000;
  LUT4 Write_Data_3_s36 (
    .F(Write_Data_3_38),
    .I0(Write_Data_4_39),
    .I1(IR[4]),
    .I2(IR[0]),
    .I3(Write_Data_10_43) 
);
defparam Write_Data_3_s36.INIT=16'h4000;
  LUT2 Write_Data_2_s36 (
    .F(Write_Data_2_38),
    .I0(Write_Data_10_43),
    .I1(Write_Data_2_41) 
);
defparam Write_Data_2_s36.INIT=4'h8;
  LUT2 Write_Data_1_s36 (
    .F(Write_Data_1_38),
    .I0(Write_Data_2_41),
    .I1(Write_Data_11_43) 
);
defparam Write_Data_1_s36.INIT=4'h8;
  LUT4 ALU_Op_Z_14_s (
    .F(ALU_Op_Z_14),
    .I0(Write_Data_11_43),
    .I1(ALU_Op_Z_14_4),
    .I2(ALU_Op_Z_14_5),
    .I3(ALU_Op_Z_14_6) 
);
defparam ALU_Op_Z_14_s.INIT=16'hFF0E;
  LUT4 ALU_Op_Z_13_s (
    .F(ALU_Op_Z_13),
    .I0(ALU_Op_Z_13_4),
    .I1(ALU_Op_Z_13_5),
    .I2(ALU_Op_Z_13_6),
    .I3(ALU_Op_Z_13_7) 
);
defparam ALU_Op_Z_13_s.INIT=16'hFF10;
  LUT4 ALU_Op_Z_12_s (
    .F(ALU_Op_Z_12),
    .I0(ALU_Op_Z_12_4),
    .I1(IR[0]),
    .I2(ALU_Op_Z_12_5),
    .I3(ALU_Op_Z_12_9) 
);
defparam ALU_Op_Z_12_s.INIT=16'hFF40;
  LUT4 LCycle_Z_2_s (
    .F(LCycle_Z[2]),
    .I0(LCycle_Z_2_6),
    .I1(IR[2]),
    .I2(LCycle_Z_2_13),
    .I3(LCycle_Z_2_11) 
);
defparam LCycle_Z_2_s.INIT=16'hF8FF;
  LUT4 LCycle_Z_1_s (
    .F(LCycle_Z[1]),
    .I0(LCycle_Z_1_14),
    .I1(LCycle_Z_1_7),
    .I2(LCycle_Z_1_16),
    .I3(LCycle_Z_1_9) 
);
defparam LCycle_Z_1_s.INIT=16'h0007;
  LUT4 ALU_Op_6_s5 (
    .F(ALU_Op_6_8),
    .I0(Write_Data_10_43),
    .I1(ALU_Op_6_12),
    .I2(IR[0]),
    .I3(ALU_Op_6_10) 
);
defparam ALU_Op_6_s5.INIT=16'hFF80;
  LUT4 ALU_Op_Z_7_s (
    .F(ALU_Op_Z_7),
    .I0(IR[1]),
    .I1(IR[5]),
    .I2(ALU_Op_Z_7_5),
    .I3(ALU_Op_6_12) 
);
defparam ALU_Op_Z_7_s.INIT=16'h8000;
  LUT4 ALU_Op_Z_9_s (
    .F(ALU_Op_Z_9),
    .I0(IR[7]),
    .I1(ALU_Op_Z_9_5),
    .I2(ALU_Op_Z_12_4),
    .I3(ALU_Op_Z_9_6) 
);
defparam ALU_Op_Z_9_s.INIT=16'h1000;
  LUT4 ALU_Op_Z_10_s (
    .F(ALU_Op_Z_10),
    .I0(IR[7]),
    .I1(ALU_Op_Z_9_5),
    .I2(ALU_Op_Z_12_4),
    .I3(ALU_Op_Z_10_5) 
);
defparam ALU_Op_Z_10_s.INIT=16'h1000;
  LUT4 ALU_Op_4_s5 (
    .F(ALU_Op_4_8),
    .I0(ALU_Op_4_14),
    .I1(ALU_Op_Z_12_4),
    .I2(ALU_Op_4_16),
    .I3(ALU_Op_4_11) 
);
defparam ALU_Op_4_s5.INIT=16'h00F8;
  LUT4 ALU_Op_5_s5 (
    .F(ALU_Op_5_8),
    .I0(ALU_Op_Z_12_4),
    .I1(ALU_Op_5_12),
    .I2(ALU_Op_5_14),
    .I3(ALU_Op_4_11) 
);
defparam ALU_Op_5_s5.INIT=16'h00F8;
  LUT4 ALU_Op_11_s4 (
    .F(ALU_Op_11_7),
    .I0(ALU_Op_Z_12_4),
    .I1(ALU_Op_11_8),
    .I2(ALU_Op_11_9),
    .I3(ALU_Op_11_10) 
);
defparam ALU_Op_11_s4.INIT=16'hD000;
  LUT4 ALU_Op_16_s4 (
    .F(ALU_Op_16_7),
    .I0(IR[5]),
    .I1(ALU_Op_Z_12_4),
    .I2(ALU_Op_Z_7_5),
    .I3(IR[0]) 
);
defparam ALU_Op_16_s4.INIT=16'h1000;
  LUT4 ALU_Op_17_s4 (
    .F(ALU_Op_17_7),
    .I0(ALU_Op_Z_12_4),
    .I1(S_7_9),
    .I2(IR[7]),
    .I3(ALU_Op_17_10) 
);
defparam ALU_Op_17_s4.INIT=16'hC500;
  LUT4 ALU_Op_18_s4 (
    .F(ALU_Op_18_7),
    .I0(IR[7]),
    .I1(ALU_Op_Z_12_4),
    .I2(ALU_Op_Z_10_5),
    .I3(IR[0]) 
);
defparam ALU_Op_18_s4.INIT=16'h1000;
  LUT4 LCycle_Z_0_s1 (
    .F(LCycle_Z_0_5),
    .I0(Write_Data_6_51),
    .I1(Write_Data_12_44),
    .I2(IR[2]),
    .I3(LCycle_Z_0_14) 
);
defparam LCycle_Z_0_s1.INIT=16'hF400;
  LUT2 Write_Data_11_s37 (
    .F(Write_Data_11_39),
    .I0(IR[5]),
    .I1(IR[6]) 
);
defparam Write_Data_11_s37.INIT=4'h4;
  LUT3 Write_Data_11_s38 (
    .F(Write_Data_11_40),
    .I0(IR[1]),
    .I1(n985_9),
    .I2(Write_Data_5_48) 
);
defparam Write_Data_11_s38.INIT=8'h10;
  LUT2 Write_Data_10_s37 (
    .F(Write_Data_10_39),
    .I0(IR[2]),
    .I1(IR[3]) 
);
defparam Write_Data_10_s37.INIT=4'h8;
  LUT3 Write_Data_7_s42 (
    .F(Write_Data_7_48),
    .I0(MCycle[2]),
    .I1(MCycle[1]),
    .I2(MCycle[0]) 
);
defparam Write_Data_7_s42.INIT=8'h40;
  LUT2 Write_Data_6_s43 (
    .F(Write_Data_6_49),
    .I0(MCycle[2]),
    .I1(MCycle[1]) 
);
defparam Write_Data_6_s43.INIT=4'h4;
  LUT3 Write_Data_5_s42 (
    .F(Write_Data_5_48),
    .I0(MCycle[1]),
    .I1(MCycle[2]),
    .I2(MCycle[0]) 
);
defparam Write_Data_5_s42.INIT=8'h10;
  LUT2 Write_Data_4_s37 (
    .F(Write_Data_4_39),
    .I0(IR[3]),
    .I1(IR[2]) 
);
defparam Write_Data_4_s37.INIT=4'h4;
  LUT2 ALU_Op_Z_14_s0 (
    .F(ALU_Op_Z_14_4),
    .I0(IR[0]),
    .I1(IR[1]) 
);
defparam ALU_Op_Z_14_s0.INIT=4'h1;
  LUT3 ALU_Op_Z_14_s1 (
    .F(ALU_Op_Z_14_5),
    .I0(ALU_Op_Z_14_18),
    .I1(IR[4]),
    .I2(ALU_Op_Z_14_8) 
);
defparam ALU_Op_Z_14_s1.INIT=8'hB0;
  LUT4 ALU_Op_Z_14_s2 (
    .F(ALU_Op_Z_14_6),
    .I0(ALU_Op_11_8),
    .I1(IR[0]),
    .I2(ALU_Op_Z_14_9),
    .I3(Write_Data_10_43) 
);
defparam ALU_Op_Z_14_s2.INIT=16'hF100;
  LUT3 ALU_Op_Z_13_s0 (
    .F(ALU_Op_Z_13_4),
    .I0(IR[0]),
    .I1(S_7_9),
    .I2(ALU_Op_Z_13_8) 
);
defparam ALU_Op_Z_13_s0.INIT=8'h80;
  LUT3 ALU_Op_Z_13_s1 (
    .F(ALU_Op_Z_13_5),
    .I0(ALU_Op_Z_13_12),
    .I1(IR[4]),
    .I2(IR[5]) 
);
defparam ALU_Op_Z_13_s1.INIT=8'h0D;
  LUT3 ALU_Op_Z_13_s2 (
    .F(ALU_Op_Z_13_6),
    .I0(IR[6]),
    .I1(IR[1]),
    .I2(IR[7]) 
);
defparam ALU_Op_Z_13_s2.INIT=8'h40;
  LUT4 ALU_Op_Z_13_s3 (
    .F(ALU_Op_Z_13_7),
    .I0(ALU_Op_Z_13_8),
    .I1(ALU_Op_Z_13_10),
    .I2(IR[1]),
    .I3(ALU_Op_Z_13_12) 
);
defparam ALU_Op_Z_13_s3.INIT=16'h030A;
  LUT2 ALU_Op_Z_12_s0 (
    .F(ALU_Op_Z_12_4),
    .I0(ALU_Op_Z_14_9),
    .I1(IR[1]) 
);
defparam ALU_Op_Z_12_s0.INIT=4'h4;
  LUT3 ALU_Op_Z_12_s1 (
    .F(ALU_Op_Z_12_5),
    .I0(IR[5]),
    .I1(IR[6]),
    .I2(IR[7]) 
);
defparam ALU_Op_Z_12_s1.INIT=8'h40;
  LUT3 LCycle_Z_2_s0 (
    .F(LCycle_Z_2_6),
    .I0(IR[7]),
    .I1(IR[6]),
    .I2(IR[1]) 
);
defparam LCycle_Z_2_s0.INIT=8'hD0;
  LUT4 LCycle_Z_1_s1 (
    .F(LCycle_Z_1_7),
    .I0(n421_8),
    .I1(LCycle_Z_2_6),
    .I2(LCycle_Z_1_18),
    .I3(n1353_5) 
);
defparam LCycle_Z_1_s1.INIT=16'h0007;
  LUT4 LCycle_Z_1_s3 (
    .F(LCycle_Z_1_9),
    .I0(LCycle_Z_1_12),
    .I1(IR[2]),
    .I2(LCycle_Z_1_20),
    .I3(DL_7_13) 
);
defparam LCycle_Z_1_s3.INIT=16'h0E00;
  LUT4 ALU_Op_6_s7 (
    .F(ALU_Op_6_10),
    .I0(IR[7]),
    .I1(ALU_Op_Z_14_4),
    .I2(ALU_Op_Z_9_6),
    .I3(ALU_Op_Z_12_11) 
);
defparam ALU_Op_6_s7.INIT=16'h4000;
  LUT3 ALU_Op_Z_1_s0 (
    .F(ALU_Op_Z_1_5),
    .I0(IR[1]),
    .I1(ALU_Op_11_8),
    .I2(ALU_Op_Z_12_5) 
);
defparam ALU_Op_Z_1_s0.INIT=8'h80;
  LUT2 ALU_Op_Z_3_s0 (
    .F(ALU_Op_Z_3_5),
    .I0(IR[5]),
    .I1(IR[6]) 
);
defparam ALU_Op_Z_3_s0.INIT=4'h8;
  LUT2 ALU_Op_Z_7_s0 (
    .F(ALU_Op_Z_7_5),
    .I0(IR[7]),
    .I1(IR[6]) 
);
defparam ALU_Op_Z_7_s0.INIT=4'h4;
  LUT2 ALU_Op_Z_9_s0 (
    .F(ALU_Op_Z_9_5),
    .I0(IR[1]),
    .I1(ALU_Op_Z_9_7) 
);
defparam ALU_Op_Z_9_s0.INIT=4'h8;
  LUT2 ALU_Op_Z_9_s1 (
    .F(ALU_Op_Z_9_6),
    .I0(IR[6]),
    .I1(IR[5]) 
);
defparam ALU_Op_Z_9_s1.INIT=4'h4;
  LUT2 ALU_Op_Z_10_s0 (
    .F(ALU_Op_Z_10_5),
    .I0(IR[5]),
    .I1(IR[6]) 
);
defparam ALU_Op_Z_10_s0.INIT=4'h1;
  LUT4 ALU_Op_4_s8 (
    .F(ALU_Op_4_11),
    .I0(ALU_Op_Z_9_6),
    .I1(IR[0]),
    .I2(ALU_Op_4_12),
    .I3(IR[1]) 
);
defparam ALU_Op_4_s8.INIT=16'hB0CC;
  LUT3 ALU_Op_11_s5 (
    .F(ALU_Op_11_8),
    .I0(IR[2]),
    .I1(IR[4]),
    .I2(IR[3]) 
);
defparam ALU_Op_11_s5.INIT=8'h10;
  LUT2 ALU_Op_11_s6 (
    .F(ALU_Op_11_9),
    .I0(IR[6]),
    .I1(IR[7]) 
);
defparam ALU_Op_11_s6.INIT=4'h8;
  LUT2 ALU_Op_11_s7 (
    .F(ALU_Op_11_10),
    .I0(IR[0]),
    .I1(IR[5]) 
);
defparam ALU_Op_11_s7.INIT=4'h8;
  LUT2 LCycle_Z_0_s2 (
    .F(LCycle_Z_0_6),
    .I0(IR[0]),
    .I1(IR[2]) 
);
defparam LCycle_Z_0_s2.INIT=4'h1;
  LUT2 LCycle_Z_0_s3 (
    .F(LCycle_Z_0_7),
    .I0(IR[3]),
    .I1(IR[4]) 
);
defparam LCycle_Z_0_s3.INIT=4'h8;
  LUT2 Write_Data_10_s39 (
    .F(Write_Data_10_41),
    .I0(IR[5]),
    .I1(IR[7]) 
);
defparam Write_Data_10_s39.INIT=4'h4;
  LUT2 Write_Data_7_s44 (
    .F(Write_Data_7_50),
    .I0(IR[4]),
    .I1(IR[7]) 
);
defparam Write_Data_7_s44.INIT=4'h1;
  LUT4 ALU_Op_Z_14_s4 (
    .F(ALU_Op_Z_14_8),
    .I0(ALU_Op_Z_10_5),
    .I1(ALU_Op_Z_7_5),
    .I2(ALU_Op_Z_12_11),
    .I3(IR[0]) 
);
defparam ALU_Op_Z_14_s4.INIT=16'h001F;
  LUT4 ALU_Op_Z_14_s5 (
    .F(ALU_Op_Z_14_9),
    .I0(ALU_Op_Z_14_11),
    .I1(MCycle[2]),
    .I2(ALU_Op_Z_14_12),
    .I3(ALU_Op_Z_14_13) 
);
defparam ALU_Op_Z_14_s5.INIT=16'h00F8;
  LUT3 ALU_Op_Z_13_s4 (
    .F(ALU_Op_Z_13_8),
    .I0(IR[6]),
    .I1(IR[5]),
    .I2(IR[7]) 
);
defparam ALU_Op_Z_13_s4.INIT=8'h40;
  LUT4 ALU_Op_Z_13_s6 (
    .F(ALU_Op_Z_13_10),
    .I0(IR[6]),
    .I1(IR[5]),
    .I2(IR[7]),
    .I3(IR[4]) 
);
defparam ALU_Op_Z_13_s6.INIT=16'hEFB0;
  LUT4 LCycle_Z_1_s6 (
    .F(LCycle_Z_1_12),
    .I0(Branch),
    .I1(ALU_Op_Z_14_10),
    .I2(IR[1]),
    .I3(IR[0]) 
);
defparam LCycle_Z_1_s6.INIT=16'hCFF5;
  LUT4 ALU_Op_Z_9_s2 (
    .F(ALU_Op_Z_9_7),
    .I0(IR[2]),
    .I1(IR[4]),
    .I2(IR[3]),
    .I3(IR[0]) 
);
defparam ALU_Op_Z_9_s2.INIT=16'h1000;
  LUT2 ALU_Op_4_s9 (
    .F(ALU_Op_4_12),
    .I0(IR[6]),
    .I1(IR[7]) 
);
defparam ALU_Op_4_s9.INIT=4'h6;
  LUT2 ALU_Op_Z_14_s6 (
    .F(ALU_Op_Z_14_10),
    .I0(IR[6]),
    .I1(IR[7]) 
);
defparam ALU_Op_Z_14_s6.INIT=4'h4;
  LUT4 ALU_Op_Z_14_s7 (
    .F(ALU_Op_Z_14_11),
    .I0(IR[2]),
    .I1(MCycle[1]),
    .I2(IR[0]),
    .I3(MCycle[0]) 
);
defparam ALU_Op_Z_14_s7.INIT=16'h4000;
  LUT4 ALU_Op_Z_14_s8 (
    .F(ALU_Op_Z_14_12),
    .I0(IR[2]),
    .I1(ALU_Op_Z_14_14),
    .I2(BusA_7_86),
    .I3(ALU_Op_Z_14_20) 
);
defparam ALU_Op_Z_14_s8.INIT=16'h008F;
  LUT4 ALU_Op_Z_14_s9 (
    .F(ALU_Op_Z_14_13),
    .I0(ALU_Op_Z_14_16),
    .I1(IR[4]),
    .I2(BusA_7_86),
    .I3(IR[3]) 
);
defparam ALU_Op_Z_14_s9.INIT=16'hF400;
  LUT3 ALU_Op_Z_14_s10 (
    .F(ALU_Op_Z_14_14),
    .I0(IR[0]),
    .I1(n318_4),
    .I2(LCycle_Z_2_6) 
);
defparam ALU_Op_Z_14_s10.INIT=8'h80;
  LUT2 ALU_Op_Z_14_s12 (
    .F(ALU_Op_Z_14_16),
    .I0(LCycle_Z_1_20),
    .I1(n1369_13) 
);
defparam ALU_Op_Z_14_s12.INIT=4'h4;
  LUT4 ALU_Op_15_s5 (
    .F(ALU_Op_15_9),
    .I0(ALU_Op_Z_12_4),
    .I1(ALU_Op_Z_7_5),
    .I2(IR[0]),
    .I3(IR[5]) 
);
defparam ALU_Op_15_s5.INIT=16'h4000;
  LUT4 ALU_Op_Z_14_s13 (
    .F(ALU_Op_Z_14_18),
    .I0(IR[5]),
    .I1(P_3_8),
    .I2(IR[6]),
    .I3(IR[7]) 
);
defparam ALU_Op_Z_14_s13.INIT=16'h0600;
  LUT4 ALU_Op_Z_1_s1 (
    .F(ALU_Op_Z_1),
    .I0(IR[0]),
    .I1(IR[1]),
    .I2(ALU_Op_11_8),
    .I3(ALU_Op_Z_12_5) 
);
defparam ALU_Op_Z_1_s1.INIT=16'h8000;
  LUT4 LCycle_Z_1_s7 (
    .F(LCycle_Z_1_14),
    .I0(LCycle_Z_1_20),
    .I1(IR[5]),
    .I2(n1352_11),
    .I3(IR[4]) 
);
defparam LCycle_Z_1_s7.INIT=16'h00D5;
  LUT4 LCycle_Z_2_s4 (
    .F(LCycle_Z_2_11),
    .I0(n421_8),
    .I1(IR[5]),
    .I2(n1352_11),
    .I3(LCycle_Z_0_12) 
);
defparam LCycle_Z_2_s4.INIT=16'h0015;
  LUT4 ALU_Op_Z_8_s0 (
    .F(ALU_Op_Z_8),
    .I0(IR[7]),
    .I1(IR[5]),
    .I2(IR[6]),
    .I3(ALU_Op_Z_12_4) 
);
defparam ALU_Op_Z_8_s0.INIT=16'h1000;
  LUT4 Write_Data_12_s41 (
    .F(Write_Data_12_44),
    .I0(n985_9),
    .I1(IR[5]),
    .I2(n985_8),
    .I3(Write_Data_12_46) 
);
defparam Write_Data_12_s41.INIT=16'h000B;
  LUT4 ALU_Op_Z_14_s14 (
    .F(ALU_Op_Z_14_20),
    .I0(DL_7_12),
    .I1(IR[2]),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam ALU_Op_Z_14_s14.INIT=16'h0700;
  LUT4 ALU_Op_5_s8 (
    .F(ALU_Op_5_12),
    .I0(ALU_Op_Z_9_7),
    .I1(IR[5]),
    .I2(IR[6]),
    .I3(IR[7]) 
);
defparam ALU_Op_5_s8.INIT=16'h1000;
  LUT4 Write_Data_10_s40 (
    .F(Write_Data_10_43),
    .I0(IR[6]),
    .I1(IR[1]),
    .I2(IR[5]),
    .I3(IR[7]) 
);
defparam Write_Data_10_s40.INIT=16'h0400;
  LUT4 LCycle_Z_1_s8 (
    .F(LCycle_Z_1_16),
    .I0(LCycle_Z_2_6),
    .I1(LCycle_Z_0_6),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam LCycle_Z_1_s8.INIT=16'hD000;
  LUT3 LCycle_Z_2_s5 (
    .F(LCycle_Z_2_13),
    .I0(n2284_5),
    .I1(IR[4]),
    .I2(IR[7]) 
);
defparam LCycle_Z_2_s5.INIT=8'h02;
  LUT4 Write_Data_12_s42 (
    .F(Write_Data_12_46),
    .I0(IR[5]),
    .I1(IR[6]),
    .I2(LCycle_Z_1_18),
    .I3(LCycle_Z_2_13) 
);
defparam Write_Data_12_s42.INIT=16'h880F;
  LUT4 ALU_Op_4_s10 (
    .F(ALU_Op_4_14),
    .I0(ALU_Op_Z_9_5),
    .I1(IR[5]),
    .I2(IR[6]),
    .I3(IR[7]) 
);
defparam ALU_Op_4_s10.INIT=16'h4000;
  LUT3 ALU_Op_Z_3_s1 (
    .F(ALU_Op_Z_3),
    .I0(IR[5]),
    .I1(IR[6]),
    .I2(ALU_Op_Z_2_7) 
);
defparam ALU_Op_Z_3_s1.INIT=8'h80;
  LUT4 ALU_Op_4_s11 (
    .F(ALU_Op_4_16),
    .I0(IR[1]),
    .I1(ALU_Op_11_8),
    .I2(IR[6]),
    .I3(IR[7]) 
);
defparam ALU_Op_4_s11.INIT=16'h4000;
  LUT4 ALU_Op_Z_12_s4 (
    .F(ALU_Op_Z_12_9),
    .I0(ALU_Op_Z_14_4),
    .I1(IR[6]),
    .I2(IR[7]),
    .I3(ALU_Op_Z_12_11) 
);
defparam ALU_Op_Z_12_s4.INIT=16'h8000;
  LUT3 ALU_Op_Z_2_s1 (
    .F(ALU_Op_Z_2_7),
    .I0(IR[7]),
    .I1(IR[1]),
    .I2(ALU_Op_Z_9_7) 
);
defparam ALU_Op_Z_2_s1.INIT=8'h40;
  LUT3 ALU_Op_6_s8 (
    .F(ALU_Op_6_12),
    .I0(ALU_Op_Z_14_9),
    .I1(IR[1]),
    .I2(ALU_Op_Z_9_7) 
);
defparam ALU_Op_6_s8.INIT=8'h15;
  LUT4 LCycle_Z_0_s6 (
    .F(LCycle_Z_0_12),
    .I0(IR[0]),
    .I1(IR[2]),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam LCycle_Z_0_s6.INIT=16'hE000;
  LUT3 ALU_Op_Z_13_s7 (
    .F(ALU_Op_Z_13_12),
    .I0(IR[3]),
    .I1(IR[0]),
    .I2(IR[2]) 
);
defparam ALU_Op_Z_13_s7.INIT=8'h02;
  LUT3 LCycle_Z_1_s9 (
    .F(LCycle_Z_1_18),
    .I0(IR[2]),
    .I1(IR[3]),
    .I2(n985_16) 
);
defparam LCycle_Z_1_s9.INIT=8'h40;
  LUT3 ALU_Op_Z_12_s5 (
    .F(ALU_Op_Z_12_11),
    .I0(IR[4]),
    .I1(IR[2]),
    .I2(IR[3]) 
);
defparam ALU_Op_Z_12_s5.INIT=8'h45;
  LUT4 ALU_Op_5_s9 (
    .F(ALU_Op_5_14),
    .I0(IR[2]),
    .I1(IR[4]),
    .I2(IR[3]),
    .I3(Write_Data_11_43) 
);
defparam ALU_Op_5_s9.INIT=16'h1000;
  LUT4 Write_Data_7_s46 (
    .F(Write_Data_7_54),
    .I0(IR[4]),
    .I1(IR[7]),
    .I2(IR[5]),
    .I3(IR[6]) 
);
defparam Write_Data_7_s46.INIT=16'h0001;
  LUT3 Write_Data_12_s43 (
    .F(Write_Data_12_48),
    .I0(IR[7]),
    .I1(IR[5]),
    .I2(IR[6]) 
);
defparam Write_Data_12_s43.INIT=8'h02;
  LUT3 ALU_Op_17_s6 (
    .F(ALU_Op_17_10),
    .I0(IR[0]),
    .I1(IR[6]),
    .I2(IR[5]) 
);
defparam ALU_Op_17_s6.INIT=8'h20;
  LUT3 Write_Data_6_s44 (
    .F(Write_Data_6_51),
    .I0(LCycle_Z_2_13),
    .I1(IR[6]),
    .I2(IR[5]) 
);
defparam Write_Data_6_s44.INIT=8'h20;
  LUT3 Write_Data_5_s44 (
    .F(Write_Data_5_51),
    .I0(MCycle[2]),
    .I1(MCycle[1]),
    .I2(Write_Data_6_51) 
);
defparam Write_Data_5_s44.INIT=8'h40;
  LUT4 LCycle_Z_0_s7 (
    .F(LCycle_Z_0_14),
    .I0(n1352_11),
    .I1(IR[2]),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam LCycle_Z_0_s7.INIT=16'h00BF;
  LUT4 Write_Data_2_s38 (
    .F(Write_Data_2_41),
    .I0(IR[0]),
    .I1(IR[4]),
    .I2(IR[2]),
    .I3(IR[3]) 
);
defparam Write_Data_2_s38.INIT=16'h4000;
  LUT4 LCycle_Z_1_s10 (
    .F(LCycle_Z_1_20),
    .I0(IR[7]),
    .I1(IR[6]),
    .I2(IR[1]),
    .I3(IR[2]) 
);
defparam LCycle_Z_1_s10.INIT=16'h2F00;
  LUT4 ALU_Op_Z_2_s2 (
    .F(ALU_Op_Z_2),
    .I0(IR[6]),
    .I1(IR[7]),
    .I2(IR[1]),
    .I3(ALU_Op_Z_9_7) 
);
defparam ALU_Op_Z_2_s2.INIT=16'h1000;
  LUT4 Write_Data_11_s40 (
    .F(Write_Data_11_43),
    .I0(IR[1]),
    .I1(IR[7]),
    .I2(IR[5]),
    .I3(IR[6]) 
);
defparam Write_Data_11_s40.INIT=16'h0004;
  MUX2_LUT5 Branch_s14 (
    .O(Branch_15),
    .I0(Branch_10),
    .I1(Branch_11),
    .S0(IR[6]) 
);
  MUX2_LUT5 Branch_s15 (
    .O(Branch_17),
    .I0(Branch_12),
    .I1(Branch_13),
    .S0(IR[6]) 
);
  MUX2_LUT6 Branch_s13 (
    .O(Branch),
    .I0(Branch_15),
    .I1(Branch_17),
    .S0(IR[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* T65_MCode */
module T65_ALU (
  n1000_10,
  n1000_13,
  n985_12,
  n994_12,
  BusA_r,
  BusB,
  P,
  P_Out,
  ALU_Op_r_1,
  ALU_Op_r_3,
  ALU_Op_r_4,
  ALU_Op_r_5,
  ALU_Op_r_6,
  ALU_Op_r_7,
  ALU_Op_r_8,
  ALU_Op_r_9,
  ALU_Op_r_10,
  ALU_Op_r_11,
  ALU_Op_r_12,
  ALU_Op_r_13,
  ALU_Op_r_15,
  ALU_Op_r_16,
  ALU_Op_r_17,
  ALU_Op_r_18,
  n14_1,
  n13_1,
  n12_1,
  n11_1,
  n5_2,
  n37_2,
  n36_2,
  ADC_N_2,
  n34_6,
  SBC_N_2,
  SBC_C_10,
  C_4,
  ALU_Q_7_3,
  ALU_Q_6_3,
  ALU_Q_5_3,
  ALU_Q_5_4,
  ALU_Q_4_3,
  ALU_Q_3_3,
  ALU_Q_2_3,
  ALU_Q_1_4,
  ALU_Q_0_3,
  ALU_Q_0_4,
  ALU_Q_7_8,
  ALU_Q_6_7,
  ALU_Q_3_11,
  ALU_Q_3_12,
  ALU_Q_4_8,
  ALU_Q_3_15,
  ALU_Q_1_10,
  ALU_Q_3_23,
  ALU_Q_7_26,
  ALU_Q_1_20,
  AL_2,
  SBX_Q,
  AL,
  ALU_Q
)
;
input n1000_10;
input n1000_13;
input n985_12;
input n994_12;
input [7:0] BusA_r;
input [7:0] BusB;
input [0:0] P;
input [3:3] P_Out;
input ALU_Op_r_1;
input ALU_Op_r_3;
input ALU_Op_r_4;
input ALU_Op_r_5;
input ALU_Op_r_6;
input ALU_Op_r_7;
input ALU_Op_r_8;
input ALU_Op_r_9;
input ALU_Op_r_10;
input ALU_Op_r_11;
input ALU_Op_r_12;
input ALU_Op_r_13;
input ALU_Op_r_15;
input ALU_Op_r_16;
input ALU_Op_r_17;
input ALU_Op_r_18;
output n14_1;
output n13_1;
output n12_1;
output n11_1;
output n5_2;
output n37_2;
output n36_2;
output ADC_N_2;
output n34_6;
output SBC_N_2;
output SBC_C_10;
output C_4;
output ALU_Q_7_3;
output ALU_Q_6_3;
output ALU_Q_5_3;
output ALU_Q_5_4;
output ALU_Q_4_3;
output ALU_Q_3_3;
output ALU_Q_2_3;
output ALU_Q_1_4;
output ALU_Q_0_3;
output ALU_Q_0_4;
output ALU_Q_7_8;
output ALU_Q_6_7;
output ALU_Q_3_11;
output ALU_Q_3_12;
output ALU_Q_4_8;
output ALU_Q_3_15;
output ALU_Q_1_10;
output ALU_Q_3_23;
output ALU_Q_7_26;
output ALU_Q_1_20;
output [1:1] AL_2;
output [6:1] SBX_Q;
output [1:1] AL;
output [7:0] ALU_Q;
wire C;
wire C_2;
wire C_2_4;
wire C_2_5;
wire ALU_Q_7_4;
wire ALU_Q_4_4;
wire ALU_Q_3_4;
wire ALU_Q_3_5;
wire ALU_Q_0_5;
wire ALU_Q_7_5;
wire ALU_Q_7_6;
wire ALU_Q_7_7;
wire ALU_Q_6_5;
wire ALU_Q_6_6;
wire ALU_Q_5_5;
wire ALU_Q_5_7;
wire ALU_Q_5_8;
wire ALU_Q_4_5;
wire ALU_Q_4_6;
wire ALU_Q_4_7;
wire ALU_Q_3_6;
wire ALU_Q_3_7;
wire ALU_Q_3_8;
wire ALU_Q_3_9;
wire ALU_Q_2_5;
wire ALU_Q_2_6;
wire ALU_Q_2_7;
wire ALU_Q_2_8;
wire ALU_Q_1_6;
wire ALU_Q_1_7;
wire ALU_Q_1_8;
wire ALU_Q_1_9;
wire ALU_Q_0_6;
wire ALU_Q_0_7;
wire ALU_Q_0_9;
wire ALU_Q_7_9;
wire ALU_Q_7_11;
wire ALU_Q_7_12;
wire ALU_Q_7_13;
wire ALU_Q_6_8;
wire ALU_Q_6_9;
wire ALU_Q_5_9;
wire ALU_Q_5_10;
wire ALU_Q_5_11;
wire ALU_Q_5_12;
wire ALU_Q_5_13;
wire ALU_Q_5_14;
wire ALU_Q_4_9;
wire ALU_Q_4_10;
wire ALU_Q_4_11;
wire ALU_Q_4_12;
wire ALU_Q_4_13;
wire ALU_Q_3_13;
wire ALU_Q_3_14;
wire ALU_Q_3_16;
wire ALU_Q_3_17;
wire ALU_Q_3_19;
wire ALU_Q_3_20;
wire ALU_Q_2_9;
wire ALU_Q_2_10;
wire ALU_Q_2_11;
wire ALU_Q_2_12;
wire ALU_Q_2_13;
wire ALU_Q_2_14;
wire ALU_Q_2_15;
wire ALU_Q_2_16;
wire ALU_Q_1_11;
wire ALU_Q_1_12;
wire ALU_Q_1_13;
wire ALU_Q_1_14;
wire ALU_Q_1_15;
wire ALU_Q_1_16;
wire ALU_Q_0_10;
wire ALU_Q_0_11;
wire ALU_Q_0_12;
wire ALU_Q_0_13;
wire ALU_Q_7_15;
wire ALU_Q_7_16;
wire ALU_Q_7_17;
wire ALU_Q_7_18;
wire ALU_Q_7_19;
wire ALU_Q_6_10;
wire ALU_Q_6_11;
wire ALU_Q_6_12;
wire ALU_Q_6_14;
wire ALU_Q_5_15;
wire ALU_Q_5_16;
wire ALU_Q_4_14;
wire ALU_Q_3_21;
wire ALU_Q_2_17;
wire ALU_Q_2_18;
wire ALU_Q_7_20;
wire ALU_Q_6_15;
wire ALU_Q_0_15;
wire ALU_Q_3_25;
wire ALU_Q_7_22;
wire ALU_Q_5_18;
wire ALU_Q_1_18;
wire ALU_Q_2_20;
wire ALU_Q_6_17;
wire ALU_Q_6_19;
wire n14_2;
wire n13_2;
wire n12_2;
wire n11_0_COUT;
wire AL_2_1_3;
wire n7_2;
wire n7_3;
wire n6_2;
wire n6_3;
wire n4_6;
wire AH_2_1_3;
wire n37_3;
wire n36_3;
wire SBX_Q_4_3;
wire SBX_Q_5_3;
wire SBX_Q_6_3;
wire AL_1_6;
wire SBX_Q_1_6;
wire SBX_Q_2_6;
wire n86_11;
wire [1:1] AH_2;
wire VCC;
wire GND;
  LUT4 C_s0 (
    .F(C),
    .I0(C_4),
    .I1(n5_2),
    .I2(P_Out[3]),
    .I3(n4_6) 
);
defparam C_s0.INIT=16'hFF40;
  LUT3 C_2_s0 (
    .F(C_2),
    .I0(C_2_4),
    .I1(C_2_5),
    .I2(P[0]) 
);
defparam C_2_s0.INIT=8'hF8;
  LUT4 ALU_Q_7_s (
    .F(ALU_Q[7]),
    .I0(ALU_Q_7_3),
    .I1(P[0]),
    .I2(ALU_Q_7_4),
    .I3(ALU_Op_r_3) 
);
defparam ALU_Q_7_s.INIT=16'h3C55;
  LUT3 ALU_Q_6_s (
    .F(ALU_Q[6]),
    .I0(ALU_Q_6_3),
    .I1(ALU_Q_6_17),
    .I2(ALU_Op_r_3) 
);
defparam ALU_Q_6_s.INIT=8'hC5;
  LUT4 ALU_Q_5_s (
    .F(ALU_Q[5]),
    .I0(ALU_Q_5_3),
    .I1(ALU_Q_5_4),
    .I2(ALU_Q_7_4),
    .I3(ALU_Op_r_3) 
);
defparam ALU_Q_5_s.INIT=16'h3C55;
  LUT4 ALU_Q_3_s (
    .F(ALU_Q[3]),
    .I0(ALU_Q_3_3),
    .I1(ALU_Q_3_4),
    .I2(ALU_Q_3_5),
    .I3(ALU_Op_r_3) 
);
defparam ALU_Q_3_s.INIT=16'h3C55;
  LUT3 ALU_Q_2_s (
    .F(ALU_Q[2]),
    .I0(ALU_Q_2_3),
    .I1(ALU_Q_2_20),
    .I2(ALU_Op_r_3) 
);
defparam ALU_Q_2_s.INIT=8'hC5;
  LUT4 ALU_Q_1_s (
    .F(ALU_Q[1]),
    .I0(ALU_Q_1_20),
    .I1(ALU_Q_1_4),
    .I2(ALU_Q_1_18),
    .I3(ALU_Op_r_3) 
);
defparam ALU_Q_1_s.INIT=16'hF0BB;
  LUT4 ALU_Q_0_s (
    .F(ALU_Q[0]),
    .I0(ALU_Q_0_3),
    .I1(ALU_Q_0_4),
    .I2(ALU_Q_0_5),
    .I3(ALU_Op_r_3) 
);
defparam ALU_Q_0_s.INIT=16'hF0BB;
  LUT2 C_s1 (
    .F(C_4),
    .I0(n7_2),
    .I1(n6_2) 
);
defparam C_s1.INIT=4'h1;
  LUT4 C_2_s1 (
    .F(C_2_4),
    .I0(ALU_Op_r_17),
    .I1(ALU_Op_r_15),
    .I2(ALU_Op_r_7),
    .I3(ALU_Op_r_4) 
);
defparam C_2_s1.INIT=16'h0001;
  LUT3 C_2_s2 (
    .F(C_2_5),
    .I0(ALU_Op_r_13),
    .I1(ALU_Op_r_11),
    .I2(ALU_Op_r_9) 
);
defparam C_2_s2.INIT=8'h01;
  LUT3 ALU_Q_7_s0 (
    .F(ALU_Q_7_3),
    .I0(ALU_Q_7_5),
    .I1(ALU_Q_7_6),
    .I2(ALU_Q_7_7) 
);
defparam ALU_Q_7_s0.INIT=8'h40;
  LUT2 ALU_Q_7_s1 (
    .F(ALU_Q_7_4),
    .I0(ALU_Q_7_8),
    .I1(P_Out[3]) 
);
defparam ALU_Q_7_s1.INIT=4'h4;
  LUT4 ALU_Q_6_s0 (
    .F(ALU_Q_6_3),
    .I0(ALU_Op_r_15),
    .I1(n36_2),
    .I2(ALU_Q_6_5),
    .I3(ALU_Q_6_6) 
);
defparam ALU_Q_6_s0.INIT=16'hD700;
  LUT4 ALU_Q_5_s0 (
    .F(ALU_Q_5_3),
    .I0(ALU_Q_5_5),
    .I1(ALU_Q_5_18),
    .I2(ALU_Q_5_7),
    .I3(ALU_Q_5_8) 
);
defparam ALU_Q_5_s0.INIT=16'h1000;
  LUT2 ALU_Q_5_s1 (
    .F(ALU_Q_5_4),
    .I0(BusA_r[6]),
    .I1(BusB[6]) 
);
defparam ALU_Q_5_s1.INIT=4'h8;
  LUT4 ALU_Q_4_s0 (
    .F(ALU_Q_4_3),
    .I0(ALU_Q_4_5),
    .I1(BusA_r[4]),
    .I2(ALU_Q_4_6),
    .I3(ALU_Q_4_7) 
);
defparam ALU_Q_4_s0.INIT=16'hB000;
  LUT2 ALU_Q_4_s1 (
    .F(ALU_Q_4_4),
    .I0(BusA_r[5]),
    .I1(BusB[5]) 
);
defparam ALU_Q_4_s1.INIT=4'h8;
  LUT4 ALU_Q_3_s0 (
    .F(ALU_Q_3_3),
    .I0(ALU_Q_3_6),
    .I1(ALU_Q_3_7),
    .I2(ALU_Q_3_8),
    .I3(ALU_Q_3_9) 
);
defparam ALU_Q_3_s0.INIT=16'h4000;
  LUT2 ALU_Q_3_s1 (
    .F(ALU_Q_3_4),
    .I0(BusA_r[4]),
    .I1(BusB[4]) 
);
defparam ALU_Q_3_s1.INIT=4'h8;
  LUT4 ALU_Q_3_s2 (
    .F(ALU_Q_3_5),
    .I0(ALU_Q_3_23),
    .I1(ALU_Q_3_11),
    .I2(ALU_Q_3_12),
    .I3(P_Out[3]) 
);
defparam ALU_Q_3_s2.INIT=16'hF400;
  LUT4 ALU_Q_2_s0 (
    .F(ALU_Q_2_3),
    .I0(ALU_Q_2_5),
    .I1(ALU_Q_2_6),
    .I2(ALU_Q_2_7),
    .I3(ALU_Q_2_8) 
);
defparam ALU_Q_2_s0.INIT=16'h1000;
  LUT4 ALU_Q_1_s1 (
    .F(ALU_Q_1_4),
    .I0(ALU_Q_1_6),
    .I1(ALU_Q_1_7),
    .I2(ALU_Q_1_8),
    .I3(ALU_Q_1_9) 
);
defparam ALU_Q_1_s1.INIT=16'h1000;
  LUT3 ALU_Q_0_s0 (
    .F(ALU_Q_0_3),
    .I0(ALU_Q_0_6),
    .I1(ALU_Q_4_5),
    .I2(BusA_r[0]) 
);
defparam ALU_Q_0_s0.INIT=8'h70;
  LUT3 ALU_Q_0_s1 (
    .F(ALU_Q_0_4),
    .I0(ALU_Q_0_7),
    .I1(ALU_Q_0_15),
    .I2(ALU_Q_0_9) 
);
defparam ALU_Q_0_s1.INIT=8'h40;
  LUT2 ALU_Q_0_s2 (
    .F(ALU_Q_0_5),
    .I0(BusA_r[1]),
    .I1(BusB[1]) 
);
defparam ALU_Q_0_s2.INIT=4'h8;
  LUT4 ALU_Q_7_s2 (
    .F(ALU_Q_7_5),
    .I0(BusA_r[6]),
    .I1(ALU_Q_7_9),
    .I2(BusA_r[7]),
    .I3(ALU_Op_r_4) 
);
defparam ALU_Q_7_s2.INIT=16'h7800;
  LUT4 ALU_Q_7_s3 (
    .F(ALU_Q_7_6),
    .I0(ALU_Q_4_5),
    .I1(ALU_Q_7_22),
    .I2(ALU_Op_r_5),
    .I3(BusA_r[7]) 
);
defparam ALU_Q_7_s3.INIT=16'h8A3F;
  LUT3 ALU_Q_7_s4 (
    .F(ALU_Q_7_7),
    .I0(ALU_Q_7_11),
    .I1(ALU_Q_7_12),
    .I2(ALU_Q_7_13) 
);
defparam ALU_Q_7_s4.INIT=8'h40;
  LUT4 ALU_Q_7_s5 (
    .F(ALU_Q_7_8),
    .I0(ALU_Q_7_26),
    .I1(P_Out[3]),
    .I2(ALU_Q_5_4),
    .I3(ALU_Q_6_7) 
);
defparam ALU_Q_7_s5.INIT=16'h00BF;
  LUT3 ALU_Q_6_s2 (
    .F(ALU_Q_6_5),
    .I0(n37_2),
    .I1(n1000_10),
    .I2(P_Out[3]) 
);
defparam ALU_Q_6_s2.INIT=8'h10;
  LUT4 ALU_Q_6_s3 (
    .F(ALU_Q_6_6),
    .I0(ALU_Q_4_5),
    .I1(BusA_r[6]),
    .I2(ALU_Q_6_8),
    .I3(ALU_Q_6_9) 
);
defparam ALU_Q_6_s3.INIT=16'hB000;
  LUT2 ALU_Q_6_s4 (
    .F(ALU_Q_6_7),
    .I0(BusA_r[7]),
    .I1(BusB[7]) 
);
defparam ALU_Q_6_s4.INIT=4'h8;
  LUT4 ALU_Q_5_s2 (
    .F(ALU_Q_5_5),
    .I0(BusA_r[4]),
    .I1(ALU_Q_5_9),
    .I2(BusA_r[5]),
    .I3(ALU_Op_r_5) 
);
defparam ALU_Q_5_s2.INIT=16'hB400;
  LUT4 ALU_Q_5_s4 (
    .F(ALU_Q_5_7),
    .I0(ALU_Op_r_4),
    .I1(BusA_r[5]),
    .I2(ALU_Q_5_11),
    .I3(ALU_Q_5_12) 
);
defparam ALU_Q_5_s4.INIT=16'h00D7;
  LUT4 ALU_Q_5_s5 (
    .F(ALU_Q_5_8),
    .I0(ALU_Q_4_5),
    .I1(BusA_r[5]),
    .I2(ALU_Q_5_13),
    .I3(ALU_Q_5_14) 
);
defparam ALU_Q_5_s5.INIT=16'h0B00;
  LUT3 ALU_Q_4_s2 (
    .F(ALU_Q_4_5),
    .I0(ALU_Op_r_6),
    .I1(ALU_Op_r_12),
    .I2(ALU_Q_4_8) 
);
defparam ALU_Q_4_s2.INIT=8'h01;
  LUT4 ALU_Q_4_s3 (
    .F(ALU_Q_4_6),
    .I0(ALU_Op_r_5),
    .I1(BusA_r[4]),
    .I2(ALU_Q_5_9),
    .I3(ALU_Q_4_9) 
);
defparam ALU_Q_4_s3.INIT=16'h00D7;
  LUT4 ALU_Q_4_s4 (
    .F(ALU_Q_4_7),
    .I0(ALU_Q_4_10),
    .I1(ALU_Q_4_11),
    .I2(ALU_Q_4_12),
    .I3(ALU_Q_4_13) 
);
defparam ALU_Q_4_s4.INIT=16'h4000;
  LUT4 ALU_Q_3_s3 (
    .F(ALU_Q_3_6),
    .I0(ALU_Op_r_6),
    .I1(ALU_Op_r_12),
    .I2(ALU_Q_4_8),
    .I3(BusA_r[3]) 
);
defparam ALU_Q_3_s3.INIT=16'hFE00;
  LUT3 ALU_Q_3_s4 (
    .F(ALU_Q_3_7),
    .I0(ALU_Q_3_13),
    .I1(ALU_Op_r_15),
    .I2(ALU_Q_3_14) 
);
defparam ALU_Q_3_s4.INIT=8'hB0;
  LUT4 ALU_Q_3_s5 (
    .F(ALU_Q_3_8),
    .I0(ALU_Q_3_15),
    .I1(BusA_r[2]),
    .I2(ALU_Q_3_16),
    .I3(ALU_Q_3_17) 
);
defparam ALU_Q_3_s5.INIT=16'h000B;
  LUT4 ALU_Q_3_s6 (
    .F(ALU_Q_3_9),
    .I0(ALU_Q_3_25),
    .I1(ALU_Op_r_5),
    .I2(ALU_Q_3_19),
    .I3(ALU_Q_3_20) 
);
defparam ALU_Q_3_s6.INIT=16'h0007;
  LUT2 ALU_Q_3_s8 (
    .F(ALU_Q_3_11),
    .I0(BusA_r[2]),
    .I1(BusB[2]) 
);
defparam ALU_Q_3_s8.INIT=4'h8;
  LUT2 ALU_Q_3_s9 (
    .F(ALU_Q_3_12),
    .I0(BusA_r[3]),
    .I1(BusB[3]) 
);
defparam ALU_Q_3_s9.INIT=4'h8;
  LUT3 ALU_Q_2_s2 (
    .F(ALU_Q_2_5),
    .I0(ALU_Q_2_9),
    .I1(ALU_Q_4_5),
    .I2(BusA_r[2]) 
);
defparam ALU_Q_2_s2.INIT=8'h70;
  LUT4 ALU_Q_2_s3 (
    .F(ALU_Q_2_6),
    .I0(ALU_Q_2_10),
    .I1(ALU_Q_2_11),
    .I2(n6_2),
    .I3(ALU_Op_r_15) 
);
defparam ALU_Q_2_s3.INIT=16'hB400;
  LUT4 ALU_Q_2_s4 (
    .F(ALU_Q_2_7),
    .I0(ALU_Op_r_5),
    .I1(BusA_r[2]),
    .I2(ALU_Q_2_12),
    .I3(ALU_Q_2_13) 
);
defparam ALU_Q_2_s4.INIT=16'h00D7;
  LUT4 ALU_Q_2_s5 (
    .F(ALU_Q_2_8),
    .I0(ALU_Q_2_14),
    .I1(ALU_Op_r_11),
    .I2(ALU_Q_2_15),
    .I3(ALU_Q_2_16) 
);
defparam ALU_Q_2_s5.INIT=16'h0700;
  LUT4 ALU_Q_1_s3 (
    .F(ALU_Q_1_6),
    .I0(ALU_Q_2_10),
    .I1(P_Out[3]),
    .I2(n7_2),
    .I3(ALU_Op_r_15) 
);
defparam ALU_Q_1_s3.INIT=16'hB400;
  LUT4 ALU_Q_1_s4 (
    .F(ALU_Q_1_7),
    .I0(n86_11),
    .I1(P_Out[3]),
    .I2(SBX_Q[1]),
    .I3(ALU_Op_r_11) 
);
defparam ALU_Q_1_s4.INIT=16'hB400;
  LUT4 ALU_Q_1_s5 (
    .F(ALU_Q_1_8),
    .I0(ALU_Q_1_10),
    .I1(BusA_r[2]),
    .I2(ALU_Q_1_11),
    .I3(ALU_Q_1_12) 
);
defparam ALU_Q_1_s5.INIT=16'h000B;
  LUT4 ALU_Q_1_s6 (
    .F(ALU_Q_1_9),
    .I0(ALU_Q_1_13),
    .I1(ALU_Q_1_14),
    .I2(ALU_Q_1_15),
    .I3(ALU_Q_1_16) 
);
defparam ALU_Q_1_s6.INIT=16'h0010;
  LUT3 ALU_Q_0_s3 (
    .F(ALU_Q_0_6),
    .I0(BusB[0]),
    .I1(ALU_Op_r_17),
    .I2(ALU_Op_r_18) 
);
defparam ALU_Q_0_s3.INIT=8'h07;
  LUT4 ALU_Q_0_s4 (
    .F(ALU_Q_0_7),
    .I0(BusB[1]),
    .I1(ALU_Op_r_3),
    .I2(ALU_Q_1_10),
    .I3(BusA_r[1]) 
);
defparam ALU_Q_0_s4.INIT=16'h8F00;
  LUT4 ALU_Q_0_s6 (
    .F(ALU_Q_0_9),
    .I0(ALU_Op_r_15),
    .I1(AL_2[1]),
    .I2(ALU_Q_0_12),
    .I3(ALU_Q_0_13) 
);
defparam ALU_Q_0_s6.INIT=16'h0700;
  LUT4 ALU_Q_7_s6 (
    .F(ALU_Q_7_9),
    .I0(BusA_r[3]),
    .I1(BusA_r[4]),
    .I2(BusA_r[5]),
    .I3(ALU_Q_7_15) 
);
defparam ALU_Q_7_s6.INIT=16'h8000;
  LUT4 ALU_Q_7_s8 (
    .F(ALU_Q_7_11),
    .I0(n34_6),
    .I1(ADC_N_2),
    .I2(n1000_13),
    .I3(ALU_Op_r_15) 
);
defparam ALU_Q_7_s8.INIT=16'h2C00;
  LUT4 ALU_Q_7_s9 (
    .F(ALU_Q_7_12),
    .I0(ALU_Op_r_7),
    .I1(ALU_Op_r_3),
    .I2(P[0]),
    .I3(ALU_Q_7_17) 
);
defparam ALU_Q_7_s9.INIT=16'h001F;
  LUT4 ALU_Q_7_s10 (
    .F(ALU_Q_7_13),
    .I0(ALU_Op_r_1),
    .I1(SBC_N_2),
    .I2(ALU_Q_7_18),
    .I3(ALU_Q_7_19) 
);
defparam ALU_Q_7_s10.INIT=16'h0700;
  LUT4 ALU_Q_6_s5 (
    .F(ALU_Q_6_8),
    .I0(ALU_Q_6_10),
    .I1(ALU_Q_6_11),
    .I2(ALU_Q_6_12),
    .I3(ALU_Q_6_19) 
);
defparam ALU_Q_6_s5.INIT=16'h4000;
  LUT4 ALU_Q_6_s6 (
    .F(ALU_Q_6_9),
    .I0(ALU_Op_r_4),
    .I1(BusA_r[6]),
    .I2(ALU_Q_7_9),
    .I3(ALU_Q_6_14) 
);
defparam ALU_Q_6_s6.INIT=16'h00D7;
  LUT4 ALU_Q_5_s6 (
    .F(ALU_Q_5_9),
    .I0(BusA_r[0]),
    .I1(BusA_r[1]),
    .I2(BusA_r[2]),
    .I3(BusA_r[3]) 
);
defparam ALU_Q_5_s6.INIT=16'h0001;
  LUT2 ALU_Q_5_s7 (
    .F(ALU_Q_5_10),
    .I0(SBC_C_10),
    .I1(P_Out[3]) 
);
defparam ALU_Q_5_s7.INIT=4'h4;
  LUT3 ALU_Q_5_s8 (
    .F(ALU_Q_5_11),
    .I0(BusA_r[3]),
    .I1(BusA_r[4]),
    .I2(ALU_Q_7_15) 
);
defparam ALU_Q_5_s8.INIT=8'h80;
  LUT4 ALU_Q_5_s9 (
    .F(ALU_Q_5_12),
    .I0(n1000_10),
    .I1(P_Out[3]),
    .I2(n37_2),
    .I3(ALU_Op_r_15) 
);
defparam ALU_Q_5_s9.INIT=16'hB400;
  LUT4 ALU_Q_5_s10 (
    .F(ALU_Q_5_13),
    .I0(ALU_Op_r_16),
    .I1(ALU_Op_r_18),
    .I2(BusA_r[5]),
    .I3(BusB[5]) 
);
defparam ALU_Q_5_s10.INIT=16'hCEE0;
  LUT4 ALU_Q_5_s11 (
    .F(ALU_Q_5_14),
    .I0(ALU_Op_r_1),
    .I1(SBX_Q[5]),
    .I2(ALU_Q_5_15),
    .I3(ALU_Q_5_16) 
);
defparam ALU_Q_5_s11.INIT=16'h0700;
  LUT4 ALU_Q_4_s5 (
    .F(ALU_Q_4_8),
    .I0(n985_12),
    .I1(ALU_Q_4_14),
    .I2(n994_12),
    .I3(C_2_4) 
);
defparam ALU_Q_4_s5.INIT=16'h8000;
  LUT4 ALU_Q_4_s6 (
    .F(ALU_Q_4_9),
    .I0(BusA_r[3]),
    .I1(ALU_Q_7_15),
    .I2(BusA_r[4]),
    .I3(ALU_Op_r_4) 
);
defparam ALU_Q_4_s6.INIT=16'h7800;
  LUT4 ALU_Q_4_s7 (
    .F(ALU_Q_4_10),
    .I0(ALU_Op_r_16),
    .I1(ALU_Op_r_18),
    .I2(BusA_r[4]),
    .I3(BusB[4]) 
);
defparam ALU_Q_4_s7.INIT=16'hCEE0;
  LUT4 ALU_Q_4_s8 (
    .F(ALU_Q_4_11),
    .I0(ALU_Q_1_10),
    .I1(BusA_r[5]),
    .I2(ALU_Op_r_17),
    .I3(ALU_Q_3_4) 
);
defparam ALU_Q_4_s8.INIT=16'h0BBB;
  LUT4 ALU_Q_4_s9 (
    .F(ALU_Q_4_12),
    .I0(ALU_Op_r_3),
    .I1(ALU_Q_4_4),
    .I2(ALU_Op_r_15),
    .I3(AH_2[1]) 
);
defparam ALU_Q_4_s9.INIT=16'h0777;
  LUT4 ALU_Q_4_s10 (
    .F(ALU_Q_4_13),
    .I0(ALU_Q_3_15),
    .I1(BusA_r[3]),
    .I2(ALU_Q_0_10),
    .I3(SBX_Q[4]) 
);
defparam ALU_Q_4_s10.INIT=16'hB0BB;
  LUT4 ALU_Q_3_s10 (
    .F(ALU_Q_3_13),
    .I0(n4_6),
    .I1(C_4),
    .I2(P_Out[3]),
    .I3(n5_2) 
);
defparam ALU_Q_3_s10.INIT=16'h30DF;
  LUT4 ALU_Q_3_s11 (
    .F(ALU_Q_3_14),
    .I0(ALU_Op_r_1),
    .I1(SBX_Q[3]),
    .I2(ALU_Op_r_17),
    .I3(ALU_Q_3_12) 
);
defparam ALU_Q_3_s11.INIT=16'h0777;
  LUT2 ALU_Q_3_s12 (
    .F(ALU_Q_3_15),
    .I0(ALU_Op_r_9),
    .I1(ALU_Op_r_10) 
);
defparam ALU_Q_3_s12.INIT=4'h1;
  LUT4 ALU_Q_3_s13 (
    .F(ALU_Q_3_16),
    .I0(ALU_Op_r_16),
    .I1(ALU_Op_r_18),
    .I2(BusA_r[3]),
    .I3(BusB[3]) 
);
defparam ALU_Q_3_s13.INIT=16'hCEE0;
  LUT4 ALU_Q_3_s14 (
    .F(ALU_Q_3_17),
    .I0(BusB[4]),
    .I1(ALU_Op_r_3),
    .I2(ALU_Q_1_10),
    .I3(BusA_r[4]) 
);
defparam ALU_Q_3_s14.INIT=16'h8F00;
  LUT3 ALU_Q_3_s16 (
    .F(ALU_Q_3_19),
    .I0(BusA_r[3]),
    .I1(ALU_Q_7_15),
    .I2(ALU_Op_r_4) 
);
defparam ALU_Q_3_s16.INIT=8'h60;
  LUT3 ALU_Q_3_s17 (
    .F(ALU_Q_3_20),
    .I0(SBX_Q[3]),
    .I1(ALU_Q_3_21),
    .I2(ALU_Op_r_11) 
);
defparam ALU_Q_3_s17.INIT=8'h60;
  LUT3 ALU_Q_2_s6 (
    .F(ALU_Q_2_9),
    .I0(BusB[2]),
    .I1(ALU_Op_r_17),
    .I2(ALU_Op_r_18) 
);
defparam ALU_Q_2_s6.INIT=8'h07;
  LUT4 ALU_Q_2_s7 (
    .F(ALU_Q_2_10),
    .I0(n6_2),
    .I1(n7_2),
    .I2(n5_2),
    .I3(n4_6) 
);
defparam ALU_Q_2_s7.INIT=16'h001F;
  LUT2 ALU_Q_2_s8 (
    .F(ALU_Q_2_11),
    .I0(n7_2),
    .I1(P_Out[3]) 
);
defparam ALU_Q_2_s8.INIT=4'h4;
  LUT2 ALU_Q_2_s9 (
    .F(ALU_Q_2_12),
    .I0(BusA_r[0]),
    .I1(BusA_r[1]) 
);
defparam ALU_Q_2_s9.INIT=4'h1;
  LUT4 ALU_Q_2_s10 (
    .F(ALU_Q_2_13),
    .I0(BusA_r[0]),
    .I1(BusA_r[1]),
    .I2(BusA_r[2]),
    .I3(ALU_Op_r_4) 
);
defparam ALU_Q_2_s10.INIT=16'h7800;
  LUT4 ALU_Q_2_s11 (
    .F(ALU_Q_2_14),
    .I0(n86_11),
    .I1(P_Out[3]),
    .I2(SBX_Q[1]),
    .I3(SBX_Q[2]) 
);
defparam ALU_Q_2_s11.INIT=16'hBF40;
  LUT3 ALU_Q_2_s12 (
    .F(ALU_Q_2_15),
    .I0(BusA_r[2]),
    .I1(BusB[2]),
    .I2(ALU_Op_r_16) 
);
defparam ALU_Q_2_s12.INIT=8'h60;
  LUT4 ALU_Q_2_s13 (
    .F(ALU_Q_2_16),
    .I0(ALU_Q_3_12),
    .I1(ALU_Op_r_3),
    .I2(ALU_Q_2_17),
    .I3(ALU_Q_2_18) 
);
defparam ALU_Q_2_s13.INIT=16'h7000;
  LUT2 ALU_Q_1_s7 (
    .F(ALU_Q_1_10),
    .I0(ALU_Op_r_7),
    .I1(ALU_Op_r_8) 
);
defparam ALU_Q_1_s7.INIT=4'h1;
  LUT2 ALU_Q_1_s8 (
    .F(ALU_Q_1_11),
    .I0(SBX_Q[1]),
    .I1(ALU_Op_r_1) 
);
defparam ALU_Q_1_s8.INIT=4'h8;
  LUT3 ALU_Q_1_s9 (
    .F(ALU_Q_1_12),
    .I0(BusA_r[1]),
    .I1(BusB[1]),
    .I2(ALU_Op_r_16) 
);
defparam ALU_Q_1_s9.INIT=8'h60;
  LUT3 ALU_Q_1_s10 (
    .F(ALU_Q_1_13),
    .I0(BusA_r[2]),
    .I1(BusB[2]),
    .I2(ALU_Op_r_3) 
);
defparam ALU_Q_1_s10.INIT=8'h80;
  LUT3 ALU_Q_1_s11 (
    .F(ALU_Q_1_14),
    .I0(ALU_Op_r_10),
    .I1(ALU_Op_r_9),
    .I2(BusA_r[0]) 
);
defparam ALU_Q_1_s11.INIT=8'hE0;
  LUT4 ALU_Q_1_s12 (
    .F(ALU_Q_1_15),
    .I0(ALU_Op_r_17),
    .I1(ALU_Op_r_18),
    .I2(BusA_r[1]),
    .I3(BusB[1]) 
);
defparam ALU_Q_1_s12.INIT=16'h133F;
  LUT4 ALU_Q_1_s13 (
    .F(ALU_Q_1_16),
    .I0(ALU_Op_r_4),
    .I1(ALU_Op_r_5),
    .I2(BusA_r[0]),
    .I3(BusA_r[1]) 
);
defparam ALU_Q_1_s13.INIT=16'hCAAC;
  LUT2 ALU_Q_0_s7 (
    .F(ALU_Q_0_10),
    .I0(ALU_Op_r_11),
    .I1(ALU_Op_r_1) 
);
defparam ALU_Q_0_s7.INIT=4'h1;
  LUT3 ALU_Q_0_s8 (
    .F(ALU_Q_0_11),
    .I0(ALU_Op_r_5),
    .I1(ALU_Op_r_4),
    .I2(BusA_r[0]) 
);
defparam ALU_Q_0_s8.INIT=8'h0E;
  LUT3 ALU_Q_0_s9 (
    .F(ALU_Q_0_12),
    .I0(BusA_r[0]),
    .I1(BusB[0]),
    .I2(ALU_Op_r_16) 
);
defparam ALU_Q_0_s9.INIT=8'h60;
  LUT4 ALU_Q_0_s10 (
    .F(ALU_Q_0_13),
    .I0(BusB[0]),
    .I1(ALU_Op_r_18),
    .I2(ALU_Op_r_9),
    .I3(P[0]) 
);
defparam ALU_Q_0_s10.INIT=16'h0777;
  LUT3 ALU_Q_7_s12 (
    .F(ALU_Q_7_15),
    .I0(BusA_r[0]),
    .I1(BusA_r[1]),
    .I2(BusA_r[2]) 
);
defparam ALU_Q_7_s12.INIT=8'h80;
  LUT2 ALU_Q_7_s13 (
    .F(ALU_Q_7_16),
    .I0(BusA_r[4]),
    .I1(BusA_r[5]) 
);
defparam ALU_Q_7_s13.INIT=4'h1;
  LUT4 ALU_Q_7_s14 (
    .F(ALU_Q_7_17),
    .I0(ALU_Op_r_16),
    .I1(ALU_Op_r_18),
    .I2(BusA_r[7]),
    .I3(BusB[7]) 
);
defparam ALU_Q_7_s14.INIT=16'hCEE0;
  LUT4 ALU_Q_7_s15 (
    .F(ALU_Q_7_18),
    .I0(ALU_Q_7_20),
    .I1(ALU_Q_5_10),
    .I2(SBC_N_2),
    .I3(ALU_Op_r_11) 
);
defparam ALU_Q_7_s15.INIT=16'hB400;
  LUT4 ALU_Q_7_s16 (
    .F(ALU_Q_7_19),
    .I0(ALU_Q_3_15),
    .I1(BusA_r[6]),
    .I2(ALU_Op_r_17),
    .I3(ALU_Q_6_7) 
);
defparam ALU_Q_7_s16.INIT=16'h0BBB;
  LUT4 ALU_Q_6_s7 (
    .F(ALU_Q_6_10),
    .I0(SBX_Q[5]),
    .I1(ALU_Q_5_10),
    .I2(SBX_Q[6]),
    .I3(ALU_Op_r_11) 
);
defparam ALU_Q_6_s7.INIT=16'h7800;
  LUT4 ALU_Q_6_s8 (
    .F(ALU_Q_6_11),
    .I0(ALU_Op_r_3),
    .I1(ALU_Q_6_7),
    .I2(SBX_Q[6]),
    .I3(ALU_Op_r_1) 
);
defparam ALU_Q_6_s8.INIT=16'h0777;
  LUT4 ALU_Q_6_s9 (
    .F(ALU_Q_6_12),
    .I0(ALU_Q_3_15),
    .I1(BusA_r[5]),
    .I2(ALU_Op_r_17),
    .I3(ALU_Q_5_4) 
);
defparam ALU_Q_6_s9.INIT=16'h0BBB;
  LUT4 ALU_Q_6_s11 (
    .F(ALU_Q_6_14),
    .I0(ALU_Q_5_9),
    .I1(ALU_Q_7_16),
    .I2(BusA_r[6]),
    .I3(ALU_Op_r_5) 
);
defparam ALU_Q_6_s11.INIT=16'h7800;
  LUT4 ALU_Q_5_s12 (
    .F(ALU_Q_5_15),
    .I0(BusB[6]),
    .I1(ALU_Op_r_3),
    .I2(ALU_Q_1_10),
    .I3(BusA_r[6]) 
);
defparam ALU_Q_5_s12.INIT=16'h8F00;
  LUT4 ALU_Q_5_s13 (
    .F(ALU_Q_5_16),
    .I0(ALU_Q_3_15),
    .I1(BusA_r[4]),
    .I2(ALU_Op_r_17),
    .I3(ALU_Q_4_4) 
);
defparam ALU_Q_5_s13.INIT=16'h0BBB;
  LUT4 ALU_Q_4_s11 (
    .F(ALU_Q_4_14),
    .I0(ALU_Op_r_5),
    .I1(ALU_Op_r_6),
    .I2(ALU_Op_r_3),
    .I3(ALU_Op_r_8) 
);
defparam ALU_Q_4_s11.INIT=16'h0001;
  LUT4 ALU_Q_3_s18 (
    .F(ALU_Q_3_21),
    .I0(SBX_Q[2]),
    .I1(SBX_Q[1]),
    .I2(n86_11),
    .I3(P_Out[3]) 
);
defparam ALU_Q_3_s18.INIT=16'h0700;
  LUT4 ALU_Q_2_s14 (
    .F(ALU_Q_2_17),
    .I0(BusB[2]),
    .I1(ALU_Op_r_18),
    .I2(SBX_Q[2]),
    .I3(ALU_Op_r_1) 
);
defparam ALU_Q_2_s14.INIT=16'h0777;
  LUT4 ALU_Q_2_s15 (
    .F(ALU_Q_2_18),
    .I0(ALU_Q_1_10),
    .I1(BusA_r[3]),
    .I2(ALU_Q_3_15),
    .I3(BusA_r[1]) 
);
defparam ALU_Q_2_s15.INIT=16'hB0BB;
  LUT2 ALU_Q_7_s17 (
    .F(ALU_Q_7_20),
    .I0(SBX_Q[5]),
    .I1(SBX_Q[6]) 
);
defparam ALU_Q_7_s17.INIT=4'h8;
  LUT4 ALU_Q_6_s12 (
    .F(ALU_Q_6_15),
    .I0(ALU_Op_r_16),
    .I1(ALU_Op_r_18),
    .I2(BusA_r[6]),
    .I3(BusB[6]) 
);
defparam ALU_Q_6_s12.INIT=16'hCEE0;
  LUT4 ALU_Q_3_s19 (
    .F(ALU_Q_3_23),
    .I0(BusB[0]),
    .I1(BusA_r[0]),
    .I2(BusA_r[1]),
    .I3(BusB[1]) 
);
defparam ALU_Q_3_s19.INIT=16'h0777;
  LUT4 ALU_Q_0_s11 (
    .F(ALU_Q_0_15),
    .I0(ALU_Op_r_11),
    .I1(ALU_Op_r_1),
    .I2(AL[1]),
    .I3(ALU_Q_0_11) 
);
defparam ALU_Q_0_s11.INIT=16'h001F;
  LUT4 ALU_Q_3_s20 (
    .F(ALU_Q_3_25),
    .I0(BusA_r[2]),
    .I1(BusA_r[0]),
    .I2(BusA_r[1]),
    .I3(BusA_r[3]) 
);
defparam ALU_Q_3_s20.INIT=16'hFE01;
  LUT4 ALU_Q_7_s18 (
    .F(ALU_Q_7_22),
    .I0(BusA_r[6]),
    .I1(ALU_Q_5_9),
    .I2(BusA_r[4]),
    .I3(BusA_r[5]) 
);
defparam ALU_Q_7_s18.INIT=16'h0004;
  LUT4 ALU_Q_5_s14 (
    .F(ALU_Q_5_18),
    .I0(SBX_Q[5]),
    .I1(SBC_C_10),
    .I2(P_Out[3]),
    .I3(ALU_Op_r_11) 
);
defparam ALU_Q_5_s14.INIT=16'h9A00;
  LUT3 ALU_Q_1_s14 (
    .F(ALU_Q_1_18),
    .I0(BusA_r[2]),
    .I1(BusB[2]),
    .I2(ALU_Q_3_5) 
);
defparam ALU_Q_1_s14.INIT=8'h78;
  LUT4 ALU_Q_2_s16 (
    .F(ALU_Q_2_20),
    .I0(BusA_r[2]),
    .I1(BusB[2]),
    .I2(P_Out[3]),
    .I3(ALU_Q_3_12) 
);
defparam ALU_Q_2_s16.INIT=16'h8F00;
  LUT4 ALU_Q_7_s20 (
    .F(ALU_Q_7_26),
    .I0(BusA_r[4]),
    .I1(BusB[4]),
    .I2(BusA_r[5]),
    .I3(BusB[5]) 
);
defparam ALU_Q_7_s20.INIT=16'h0777;
  LUT4 ALU_Q_4_s12 (
    .F(ALU_Q[4]),
    .I0(ALU_Q_4_3),
    .I1(BusA_r[5]),
    .I2(BusB[5]),
    .I3(ALU_Op_r_3) 
);
defparam ALU_Q_4_s12.INIT=16'hC055;
  LUT4 ALU_Q_6_s13 (
    .F(ALU_Q_6_17),
    .I0(BusA_r[6]),
    .I1(BusB[6]),
    .I2(P_Out[3]),
    .I3(ALU_Q_6_7) 
);
defparam ALU_Q_6_s13.INIT=16'h8F00;
  LUT4 ALU_Q_1_s15 (
    .F(ALU_Q_1_20),
    .I0(ALU_Op_r_6),
    .I1(ALU_Op_r_12),
    .I2(ALU_Q_4_8),
    .I3(BusA_r[1]) 
);
defparam ALU_Q_1_s15.INIT=16'hFE00;
  LUT4 ALU_Q_6_s14 (
    .F(ALU_Q_6_19),
    .I0(ALU_Op_r_7),
    .I1(ALU_Op_r_8),
    .I2(BusA_r[7]),
    .I3(ALU_Q_6_15) 
);
defparam ALU_Q_6_s14.INIT=16'h001F;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(BusA_r[4]),
    .I1(BusB[4]),
    .I3(GND),
    .CIN(n4_6) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(BusA_r[5]),
    .I1(BusB[5]),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(BusA_r[6]),
    .I1(BusB[6]),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_0_COUT),
    .I0(BusA_r[7]),
    .I1(BusB[7]),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU AL_2_1_s (
    .SUM(AL_2[1]),
    .COUT(AL_2_1_3),
    .I0(BusA_r[0]),
    .I1(BusB[0]),
    .I3(GND),
    .CIN(P[0]) 
);
defparam AL_2_1_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_2),
    .COUT(n7_3),
    .I0(BusA_r[1]),
    .I1(BusB[1]),
    .I3(GND),
    .CIN(AL_2_1_3) 
);
defparam n7_s.ALU_MODE=0;
  ALU n6_s (
    .SUM(n6_2),
    .COUT(n6_3),
    .I0(BusA_r[2]),
    .I1(BusB[2]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n6_s.ALU_MODE=0;
  ALU n5_s (
    .SUM(n5_2),
    .COUT(n4_6),
    .I0(BusA_r[3]),
    .I1(BusB[3]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n5_s.ALU_MODE=0;
  ALU AH_2_1_s (
    .SUM(AH_2[1]),
    .COUT(AH_2_1_3),
    .I0(BusA_r[4]),
    .I1(BusB[4]),
    .I3(GND),
    .CIN(C) 
);
defparam AH_2_1_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_2),
    .COUT(n37_3),
    .I0(BusA_r[5]),
    .I1(BusB[5]),
    .I3(GND),
    .CIN(AH_2_1_3) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_2),
    .COUT(n36_3),
    .I0(BusA_r[6]),
    .I1(BusB[6]),
    .I3(GND),
    .CIN(n37_3) 
);
defparam n36_s.ALU_MODE=0;
  ALU ADC_N_s (
    .SUM(ADC_N_2),
    .COUT(n34_6),
    .I0(BusA_r[7]),
    .I1(BusB[7]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam ADC_N_s.ALU_MODE=0;
  ALU SBX_Q_4_s (
    .SUM(SBX_Q[4]),
    .COUT(SBX_Q_4_3),
    .I0(BusA_r[4]),
    .I1(BusB[4]),
    .I3(GND),
    .CIN(n86_11) 
);
defparam SBX_Q_4_s.ALU_MODE=1;
  ALU SBX_Q_5_s (
    .SUM(SBX_Q[5]),
    .COUT(SBX_Q_5_3),
    .I0(BusA_r[5]),
    .I1(BusB[5]),
    .I3(GND),
    .CIN(SBX_Q_4_3) 
);
defparam SBX_Q_5_s.ALU_MODE=1;
  ALU SBX_Q_6_s (
    .SUM(SBX_Q[6]),
    .COUT(SBX_Q_6_3),
    .I0(BusA_r[6]),
    .I1(BusB[6]),
    .I3(GND),
    .CIN(SBX_Q_5_3) 
);
defparam SBX_Q_6_s.ALU_MODE=1;
  ALU SBC_N_s (
    .SUM(SBC_N_2),
    .COUT(SBC_C_10),
    .I0(BusA_r[7]),
    .I1(BusB[7]),
    .I3(GND),
    .CIN(SBX_Q_6_3) 
);
defparam SBC_N_s.ALU_MODE=1;
  ALU AL_1_s1 (
    .SUM(AL[1]),
    .COUT(AL_1_6),
    .I0(BusA_r[0]),
    .I1(BusB[0]),
    .I3(GND),
    .CIN(C_2) 
);
defparam AL_1_s1.ALU_MODE=1;
  ALU SBX_Q_1_s1 (
    .SUM(SBX_Q[1]),
    .COUT(SBX_Q_1_6),
    .I0(BusA_r[1]),
    .I1(BusB[1]),
    .I3(GND),
    .CIN(AL_1_6) 
);
defparam SBX_Q_1_s1.ALU_MODE=1;
  ALU SBX_Q_2_s1 (
    .SUM(SBX_Q[2]),
    .COUT(SBX_Q_2_6),
    .I0(BusA_r[2]),
    .I1(BusB[2]),
    .I3(GND),
    .CIN(SBX_Q_1_6) 
);
defparam SBX_Q_2_s1.ALU_MODE=1;
  ALU SBX_Q_3_s1 (
    .SUM(SBX_Q[3]),
    .COUT(n86_11),
    .I0(BusA_r[3]),
    .I1(BusB[3]),
    .I3(GND),
    .CIN(SBX_Q_2_6) 
);
defparam SBX_Q_3_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* T65_ALU */
module T65 (
  cpu_clk,
  n_riot_irq,
  n_cpu_irq_5,
  n_cpu_nmi,
  cpu_din_7_6,
  cpu_din_7_7,
  cpu_din_7_8,
  cpu_din_7_9,
  s_dout_6_6,
  n342_5,
  reset_l,
  cpu_din,
  RAM_dout,
  soundrom1_dout,
  soundrom2_dout,
  s_dout,
  game_sel_d,
  cpu_wr_n,
  Res_n_i,
  n2284_4,
  cpu_addr_1_4,
  cpu_addr_1_5,
  cpu_addr_0_4,
  cpu_addr_0_5,
  n1195_9,
  n1195_10,
  n596_24,
  Set_Addr_To_r,
  PC,
  S,
  AD,
  BAL,
  BAH,
  cpu_addr,
  cpu_dout
)
;
input cpu_clk;
input n_riot_irq;
input n_cpu_irq_5;
input n_cpu_nmi;
input cpu_din_7_6;
input cpu_din_7_7;
input cpu_din_7_8;
input cpu_din_7_9;
input s_dout_6_6;
input n342_5;
input reset_l;
input [7:0] cpu_din;
input [0:0] RAM_dout;
input [0:0] soundrom1_dout;
input [0:0] soundrom2_dout;
input [0:0] s_dout;
input [5:4] game_sel_d;
output cpu_wr_n;
output Res_n_i;
output n2284_4;
output cpu_addr_1_4;
output cpu_addr_1_5;
output cpu_addr_0_4;
output cpu_addr_0_5;
output n1195_9;
output n1195_10;
output n596_24;
output [1:0] Set_Addr_To_r;
output [14:8] PC;
output [7:7] S;
output [7:7] AD;
output [7:7] BAL;
output [6:0] BAH;
output [6:0] cpu_addr;
output [7:0] cpu_dout;
wire Sync;
wire n2248_3;
wire n318_4;
wire n331_3;
wire n448_4;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_5;
wire n985_3;
wire n991_3;
wire n1000_4;
wire n2284_3;
wire n1325_4;
wire n1326_4;
wire n1327_4;
wire n1328_4;
wire n1329_4;
wire n1330_4;
wire n1331_4;
wire n1332_4;
wire n1352_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1358_4;
wire n1359_4;
wire n1398_5;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1405_5;
wire n1406_5;
wire n1407_5;
wire n1408_5;
wire n2280_3;
wire n2264_3;
wire n588_11;
wire n589_11;
wire n590_11;
wire n591_11;
wire n592_11;
wire n593_11;
wire n594_11;
wire n595_11;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n603_9;
wire n1368_4;
wire PC_7_8;
wire S_7_8;
wire P_7_8;
wire P_3_6;
wire P_2_6;
wire AD_7_8;
wire BAL_2_7;
wire DL_7_8;
wire NMIAct_8;
wire BusA_4_16;
wire BusA_0_16;
wire n1193_7;
wire n1192_7;
wire n1190_7;
wire n1189_7;
wire n1188_5;
wire BAH_6_8;
wire n1785_7;
wire n1009_9;
wire n994_7;
wire n1765_7;
wire n1764_6;
wire n1763_6;
wire n1758_5;
wire n422_6;
wire n421_6;
wire n1195_8;
wire n1282_10;
wire n1010_9;
wire n331_4;
wire n331_5;
wire n448_6;
wire n448_7;
wire n449_6;
wire n450_5;
wire n450_6;
wire n451_5;
wire n451_6;
wire n451_7;
wire n452_5;
wire n452_6;
wire n453_5;
wire n453_6;
wire n454_6;
wire n985_4;
wire n985_5;
wire n991_4;
wire n991_5;
wire n991_6;
wire n991_7;
wire n1000_5;
wire n1000_6;
wire n1000_7;
wire n1325_5;
wire n1326_5;
wire n1327_5;
wire n1327_6;
wire n1328_5;
wire n1329_5;
wire n1330_5;
wire n1330_6;
wire n1331_5;
wire n1332_5;
wire n1352_5;
wire n1352_6;
wire n1353_5;
wire n1353_6;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1359_5;
wire n1369_4;
wire n1398_7;
wire n1402_6;
wire n1402_7;
wire n1403_6;
wire n1404_6;
wire n1405_6;
wire n1406_6;
wire n1407_6;
wire n1408_6;
wire n2264_4;
wire n588_12;
wire n588_13;
wire n588_14;
wire n589_12;
wire n589_13;
wire n590_13;
wire n591_12;
wire n591_13;
wire n592_12;
wire n592_13;
wire n593_13;
wire n594_12;
wire n594_13;
wire n595_12;
wire n595_13;
wire n596_10;
wire n596_11;
wire n596_12;
wire n597_10;
wire n597_11;
wire n598_10;
wire n598_11;
wire n599_10;
wire n599_11;
wire n600_10;
wire n601_10;
wire n601_11;
wire n602_10;
wire n603_10;
wire cpu_addr_6_4;
wire cpu_addr_6_5;
wire cpu_addr_5_4;
wire cpu_addr_5_5;
wire cpu_addr_4_5;
wire cpu_addr_4_6;
wire cpu_addr_3_4;
wire cpu_addr_3_5;
wire cpu_addr_2_5;
wire cpu_addr_2_6;
wire PC_7_9;
wire PC_7_10;
wire S_7_9;
wire P_7_9;
wire P_7_10;
wire P_3_7;
wire AD_7_10;
wire BAL_8_9;
wire DL_7_9;
wire DL_7_10;
wire DL_7_11;
wire NMIAct_9;
wire PC_15_10;
wire BusA_7_15;
wire BusA_7_16;
wire BusA_7_17;
wire BusA_6_15;
wire BusA_6_16;
wire BusA_5_15;
wire BusA_5_16;
wire BusA_3_15;
wire BusA_3_16;
wire BusA_2_15;
wire BusA_2_16;
wire BusA_1_15;
wire BusA_1_16;
wire cpu_dout_7_4;
wire cpu_dout_7_5;
wire cpu_dout_7_6;
wire cpu_dout_6_4;
wire cpu_dout_6_5;
wire cpu_dout_5_4;
wire cpu_dout_5_5;
wire cpu_dout_5_6;
wire cpu_dout_4_4;
wire cpu_dout_4_5;
wire cpu_dout_3_4;
wire cpu_dout_3_5;
wire cpu_dout_2_4;
wire cpu_dout_2_5;
wire cpu_dout_2_6;
wire cpu_dout_1_4;
wire cpu_dout_1_5;
wire cpu_dout_1_6;
wire cpu_dout_0_4;
wire cpu_dout_0_5;
wire cpu_dout_0_6;
wire BusA_4_17;
wire BusA_4_18;
wire BusA_0_17;
wire BusA_0_18;
wire n1191_8;
wire n1188_6;
wire BAH_6_9;
wire n994_8;
wire n422_7;
wire n422_8;
wire n421_7;
wire n421_8;
wire n421_9;
wire n377_7;
wire n1282_11;
wire n2248_7;
wire n2248_9;
wire n331_6;
wire n331_7;
wire n331_8;
wire n331_9;
wire n448_8;
wire n448_9;
wire n449_7;
wire n449_8;
wire n450_7;
wire n451_9;
wire n452_7;
wire n454_8;
wire n985_6;
wire n985_7;
wire n985_8;
wire n985_9;
wire n991_9;
wire n991_10;
wire n991_11;
wire n1000_8;
wire n2284_5;
wire n2284_6;
wire n1325_7;
wire n1325_8;
wire n1326_6;
wire n1326_7;
wire n1328_6;
wire n1329_6;
wire n1329_7;
wire n1331_6;
wire n1332_6;
wire n1352_7;
wire n1352_8;
wire n1352_10;
wire n1354_6;
wire n1356_6;
wire n1358_6;
wire n1359_6;
wire n1369_5;
wire n1369_6;
wire n1398_8;
wire n1398_10;
wire n1402_9;
wire n1402_10;
wire n1402_11;
wire n1403_7;
wire n1404_7;
wire n1405_7;
wire n1406_7;
wire n1407_7;
wire n2280_5;
wire n1749_5;
wire n589_14;
wire n596_14;
wire n596_16;
wire n603_11;
wire PC_7_11;
wire PC_7_12;
wire S_7_11;
wire S_7_12;
wire P_3_8;
wire AD_7_11;
wire AD_7_12;
wire AD_7_13;
wire DL_7_12;
wire DL_7_13;
wire DL_7_14;
wire DL_7_15;
wire DL_7_16;
wire BusA_7_19;
wire BusA_7_20;
wire BusA_7_21;
wire BusA_7_22;
wire BusA_7_23;
wire BusA_7_24;
wire BusA_7_25;
wire BusA_7_26;
wire BusA_6_17;
wire BusA_6_18;
wire BusA_6_19;
wire BusA_5_17;
wire BusA_5_18;
wire BusA_5_19;
wire BusA_3_17;
wire BusA_3_18;
wire BusA_3_19;
wire BusA_2_17;
wire BusA_2_18;
wire BusA_2_19;
wire BusA_1_17;
wire BusA_1_18;
wire BusA_1_19;
wire cpu_dout_7_7;
wire cpu_dout_7_8;
wire cpu_dout_7_9;
wire cpu_dout_7_10;
wire cpu_dout_6_6;
wire cpu_dout_6_7;
wire cpu_dout_6_8;
wire cpu_dout_6_9;
wire cpu_dout_6_10;
wire cpu_dout_5_7;
wire cpu_dout_5_8;
wire cpu_dout_5_9;
wire cpu_dout_4_6;
wire cpu_dout_4_7;
wire cpu_dout_4_8;
wire cpu_dout_4_9;
wire cpu_dout_3_6;
wire cpu_dout_3_7;
wire cpu_dout_3_8;
wire cpu_dout_3_9;
wire cpu_dout_2_7;
wire cpu_dout_2_8;
wire cpu_dout_2_9;
wire cpu_dout_1_7;
wire cpu_dout_1_8;
wire cpu_dout_1_9;
wire cpu_dout_1_10;
wire cpu_dout_1_11;
wire cpu_dout_0_7;
wire cpu_dout_0_8;
wire cpu_dout_0_9;
wire cpu_dout_0_10;
wire cpu_dout_0_11;
wire BusA_4_19;
wire BusA_4_20;
wire BusA_4_21;
wire BusA_4_22;
wire BusA_0_19;
wire BusA_0_20;
wire BusA_0_21;
wire n994_9;
wire n994_10;
wire n994_11;
wire n422_9;
wire n422_10;
wire n422_11;
wire n422_12;
wire n421_10;
wire n421_11;
wire n331_10;
wire n331_12;
wire n331_13;
wire n331_14;
wire n451_11;
wire n985_11;
wire n985_12;
wire n985_13;
wire n985_14;
wire n985_15;
wire n985_16;
wire n991_12;
wire n991_13;
wire n991_14;
wire n991_15;
wire n1000_10;
wire n1000_11;
wire n1000_12;
wire n2284_7;
wire n1327_9;
wire n1352_11;
wire n1369_8;
wire n1369_9;
wire n1369_10;
wire n1402_12;
wire n1402_13;
wire n1402_14;
wire n2280_6;
wire n1749_6;
wire n596_17;
wire PC_7_14;
wire PC_7_15;
wire DL_7_17;
wire DL_7_18;
wire DL_7_19;
wire DL_7_20;
wire BusA_7_27;
wire BusA_7_29;
wire BusA_7_30;
wire BusA_7_31;
wire BusA_7_32;
wire BusA_7_33;
wire BusA_7_34;
wire BusA_7_35;
wire BusA_7_36;
wire BusA_7_38;
wire BusA_7_39;
wire BusA_7_42;
wire BusA_7_43;
wire BusA_7_45;
wire cpu_dout_5_10;
wire cpu_dout_5_11;
wire n994_12;
wire n994_13;
wire n994_14;
wire n422_14;
wire n422_16;
wire n421_12;
wire n421_13;
wire n421_14;
wire n991_16;
wire n991_17;
wire n1000_13;
wire n1000_14;
wire n1000_15;
wire PC_7_16;
wire DL_7_21;
wire DL_7_22;
wire BusA_7_46;
wire BusA_7_48;
wire BusA_7_49;
wire BusA_7_50;
wire BusA_7_51;
wire BusA_7_52;
wire BusA_7_53;
wire BusA_7_55;
wire BusA_7_56;
wire BusA_7_57;
wire BusA_7_59;
wire n994_15;
wire n994_16;
wire n422_17;
wire n422_18;
wire BusA_7_61;
wire BusA_7_62;
wire BusA_7_63;
wire BusA_7_64;
wire BusA_7_65;
wire BusA_7_66;
wire BusA_7_68;
wire S_7_14;
wire P_0_10;
wire n1327_11;
wire n1327_13;
wire n1355_8;
wire n422_20;
wire n590_15;
wire n593_15;
wire n991_19;
wire n596_20;
wire n596_22;
wire n454_11;
wire n2248_13;
wire P_6_11;
wire BusA_4_25;
wire n600_14;
wire n331_17;
wire n1000_17;
wire n454_13;
wire PC_7_18;
wire BusA_7_72;
wire P_6_13;
wire P_2_10;
wire BusA_7_74;
wire n1369_13;
wire BusA_7_76;
wire BusA_7_78;
wire BusA_7_80;
wire n1749_9;
wire n1352_14;
wire n1325_11;
wire BAH_6_13;
wire n1352_16;
wire BusA_7_82;
wire n1402_16;
wire n2248_15;
wire n1376_5;
wire n1375_5;
wire n1374_5;
wire n1373_5;
wire n1372_5;
wire n1371_5;
wire n1370_5;
wire n1369_15;
wire n602_13;
wire n600_16;
wire n598_14;
wire n597_14;
wire cpu_addr_2_8;
wire cpu_addr_4_8;
wire n1749_11;
wire PC_15_12;
wire P_7_13;
wire n985_18;
wire n422_22;
wire n451_13;
wire n1369_17;
wire BAH_6_15;
wire n370_8;
wire n371_8;
wire n372_8;
wire n373_8;
wire n374_8;
wire n375_8;
wire n376_8;
wire n377_9;
wire n449_10;
wire n303_7;
wire BusA_7_84;
wire n2280_8;
wire BAL_8_12;
wire AD_7_15;
wire n2248_17;
wire BusA_7_86;
wire n1325_13;
wire n331_19;
wire n451_15;
wire P_2_12;
wire n1358_8;
wire BAL_8_14;
wire n1751_5;
wire n1191_14;
wire n1194_10;
wire n1749_13;
wire n1398_14;
wire n2248_19;
wire n1353_9;
wire n454_15;
wire Res_n_d;
wire IRQ_n_o;
wire NMI_n_o;
wire NMI_entered;
wire RstCycle;
wire IRQCycle;
wire NMICycle;
wire NMIAct;
wire n579_2;
wire n579_1_1;
wire n578_2;
wire n578_1_1;
wire n577_2;
wire n577_1_1;
wire n576_2;
wire n576_1_1;
wire n575_2;
wire n575_1_1;
wire n574_2;
wire n574_1_1;
wire n573_2;
wire n573_1_1;
wire n572_2;
wire n572_1_0_COUT;
wire n907_1;
wire n907_2;
wire n906_1;
wire n906_2;
wire n905_1;
wire n905_2;
wire n904_1;
wire n904_2;
wire n903_1;
wire n903_2;
wire n902_1;
wire n902_2;
wire n901_1;
wire n901_2;
wire n900_1;
wire n900_2;
wire n899_1;
wire n899_0_COUT;
wire n1307_1;
wire n1307_2;
wire n1306_1;
wire n1306_2;
wire n1305_1;
wire n1305_2;
wire n1304_1;
wire n1304_2;
wire n1303_1;
wire n1303_2;
wire n1302_1;
wire n1302_2;
wire n1301_1;
wire n1301_2;
wire n1300_1;
wire n1300_0_COUT;
wire n1316_1;
wire n1316_2;
wire n1315_1;
wire n1315_2;
wire n1314_1;
wire n1314_2;
wire n1313_1;
wire n1313_2;
wire n1312_1;
wire n1312_2;
wire n1311_1;
wire n1311_2;
wire n1310_1;
wire n1310_2;
wire n1309_1;
wire n1309_0_COUT;
wire n1231_2;
wire n1231_3;
wire n1230_2;
wire n1230_3;
wire n1229_2;
wire n1229_3;
wire n1228_2;
wire n1228_3;
wire n1227_2;
wire n1227_3;
wire n1226_2;
wire n1226_3;
wire n1225_2;
wire n1225_3;
wire n1224_2;
wire n1223_6;
wire n1745_1_SUM;
wire n1745_3;
wire n1746_1_SUM;
wire n1746_3;
wire n306_6;
wire \DL[7]_5_3 ;
wire n1186_7;
wire n127_13;
wire Write_Data_12_39;
wire Write_Data_11_38;
wire Write_Data_10_38;
wire Write_Data_9_38;
wire Write_Data_7_47;
wire Write_Data_6_47;
wire Write_Data_5_47;
wire Write_Data_4_38;
wire Write_Data_3_38;
wire Write_Data_2_38;
wire Write_Data_1_38;
wire ALU_Op_6_8;
wire ALU_Op_4_8;
wire ALU_Op_5_8;
wire ALU_Op_11_7;
wire ALU_Op_16_7;
wire ALU_Op_17_7;
wire ALU_Op_18_7;
wire Write_Data_11_40;
wire Write_Data_10_39;
wire Write_Data_7_48;
wire Write_Data_6_49;
wire Write_Data_5_48;
wire Write_Data_4_39;
wire ALU_Op_Z_14_4;
wire ALU_Op_Z_13_4;
wire ALU_Op_Z_13_6;
wire ALU_Op_Z_12_5;
wire LCycle_Z_2_6;
wire ALU_Op_Z_1_5;
wire ALU_Op_Z_3_5;
wire ALU_Op_Z_7_5;
wire ALU_Op_Z_9_5;
wire ALU_Op_Z_9_6;
wire ALU_Op_Z_10_5;
wire ALU_Op_11_8;
wire ALU_Op_11_9;
wire LCycle_Z_0_6;
wire LCycle_Z_0_7;
wire Write_Data_10_41;
wire Write_Data_7_50;
wire ALU_Op_Z_13_8;
wire ALU_Op_Z_9_7;
wire ALU_Op_Z_14_10;
wire ALU_Op_Z_14_11;
wire ALU_Op_Z_14_14;
wire ALU_Op_Z_14_16;
wire ALU_Op_15_9;
wire LCycle_Z_2_11;
wire Write_Data_10_43;
wire LCycle_Z_2_13;
wire ALU_Op_Z_2_7;
wire LCycle_Z_0_12;
wire ALU_Op_Z_12_11;
wire Write_Data_7_54;
wire Write_Data_12_48;
wire Write_Data_6_51;
wire Write_Data_5_51;
wire Write_Data_2_41;
wire LCycle_Z_1_20;
wire n14_1;
wire n13_1;
wire n12_1;
wire n11_1;
wire n5_2;
wire n37_2;
wire n36_2;
wire ADC_N_2;
wire n34_6;
wire SBC_N_2;
wire SBC_C_10;
wire C_4;
wire ALU_Q_7_3;
wire ALU_Q_6_3;
wire ALU_Q_5_3;
wire ALU_Q_5_4;
wire ALU_Q_4_3;
wire ALU_Q_3_3;
wire ALU_Q_2_3;
wire ALU_Q_1_4;
wire ALU_Q_0_3;
wire ALU_Q_0_4;
wire ALU_Q_7_8;
wire ALU_Q_6_7;
wire ALU_Q_3_11;
wire ALU_Q_3_12;
wire ALU_Q_4_8;
wire ALU_Q_3_15;
wire ALU_Q_1_10;
wire ALU_Q_3_23;
wire ALU_Q_7_26;
wire ALU_Q_1_20;
wire [7:1] BusA;
wire [7:0] IR;
wire [18:1] ALU_Op_r;
wire [12:1] Write_Data_r;
wire [7:0] P;
wire [7:0] ABC;
wire [7:0] X;
wire [7:0] Y;
wire [7:0] BusA_r;
wire [7:0] BusB;
wire [7:0] BusB_r;
wire [2:0] MCycle;
wire [15:0] PC_0;
wire [6:0] S_0;
wire [3:2] P_Out;
wire [6:0] AD_0;
wire [8:0] BAL_0;
wire [7:0] DL;
wire [2:0] LCycle_Z;
wire [14:1] ALU_Op_Z;
wire [1:1] AL_2;
wire [6:1] SBX_Q;
wire [1:1] AL;
wire [7:0] ALU_Q;
wire VCC;
wire GND;
  LUT3 Sync_s0 (
    .F(Sync),
    .I0(MCycle[0]),
    .I1(MCycle[1]),
    .I2(MCycle[2]) 
);
defparam Sync_s0.INIT=8'h01;
  LUT3 n2248_s0 (
    .F(n2248_3),
    .I0(n2248_19),
    .I1(n2248_13),
    .I2(n2248_17) 
);
defparam n2248_s0.INIT=8'hD0;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(MCycle[0]),
    .I1(MCycle[1]),
    .I2(MCycle[2]) 
);
defparam n318_s1.INIT=8'h10;
  LUT3 n331_s0 (
    .F(n331_3),
    .I0(n331_4),
    .I1(n331_5),
    .I2(RstCycle) 
);
defparam n331_s0.INIT=8'hF4;
  LUT4 n448_s1 (
    .F(n448_4),
    .I0(n449_10),
    .I1(ALU_Q[7]),
    .I2(n448_6),
    .I3(n448_7) 
);
defparam n448_s1.INIT=16'h000D;
  LUT3 n449_s1 (
    .F(n449_4),
    .I0(ALU_Q[6]),
    .I1(n449_10),
    .I2(n449_6) 
);
defparam n449_s1.INIT=8'hB0;
  LUT4 n450_s1 (
    .F(n450_4),
    .I0(ALU_Q[5]),
    .I1(n449_10),
    .I2(n450_5),
    .I3(n450_6) 
);
defparam n450_s1.INIT=16'h000B;
  LUT4 n451_s1 (
    .F(n451_4),
    .I0(n451_5),
    .I1(S_0[4]),
    .I2(n451_6),
    .I3(n451_7) 
);
defparam n451_s1.INIT=16'h3C55;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n451_7),
    .I1(S_0[3]),
    .I2(n452_5),
    .I3(n452_6) 
);
defparam n452_s1.INIT=16'h007D;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(ALU_Q[2]),
    .I1(n449_10),
    .I2(n453_5),
    .I3(n453_6) 
);
defparam n453_s1.INIT=16'hFFF8;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n454_15),
    .I1(n451_7),
    .I2(ALU_Q[1]),
    .I3(n454_6) 
);
defparam n454_s1.INIT=16'h75EC;
  LUT3 n455_s2 (
    .F(n455_5),
    .I0(ALU_Q[0]),
    .I1(S_0[0]),
    .I2(n449_10) 
);
defparam n455_s2.INIT=8'hA3;
  LUT3 n985_s0 (
    .F(n985_3),
    .I0(n985_4),
    .I1(ALU_Q[7]),
    .I2(n985_5) 
);
defparam n985_s0.INIT=8'h5C;
  LUT4 n991_s0 (
    .F(n991_3),
    .I0(n991_4),
    .I1(n991_5),
    .I2(n991_6),
    .I3(n991_7) 
);
defparam n991_s0.INIT=16'h008F;
  LUT4 n1000_s1 (
    .F(n1000_4),
    .I0(n1000_5),
    .I1(n1000_6),
    .I2(IR[5]),
    .I3(n1000_7) 
);
defparam n1000_s1.INIT=16'hF0EE;
  LUT2 n2284_s0 (
    .F(n2284_3),
    .I0(n2284_4),
    .I1(Res_n_i) 
);
defparam n2284_s0.INIT=4'h4;
  LUT3 n1325_s1 (
    .F(n1325_4),
    .I0(n1325_5),
    .I1(cpu_din[7]),
    .I2(n1325_13) 
);
defparam n1325_s1.INIT=8'hC5;
  LUT3 n1326_s1 (
    .F(n1326_4),
    .I0(n1326_5),
    .I1(cpu_din[6]),
    .I2(n1325_13) 
);
defparam n1326_s1.INIT=8'hC5;
  LUT4 n1327_s1 (
    .F(n1327_4),
    .I0(n1327_5),
    .I1(n1327_6),
    .I2(cpu_din[5]),
    .I3(n1325_13) 
);
defparam n1327_s1.INIT=16'hF011;
  LUT3 n1328_s1 (
    .F(n1328_4),
    .I0(n1328_5),
    .I1(cpu_din[4]),
    .I2(n1325_13) 
);
defparam n1328_s1.INIT=8'hC5;
  LUT3 n1329_s1 (
    .F(n1329_4),
    .I0(n1329_5),
    .I1(cpu_din[3]),
    .I2(n1325_13) 
);
defparam n1329_s1.INIT=8'hC5;
  LUT4 n1330_s1 (
    .F(n1330_4),
    .I0(n1330_5),
    .I1(n1330_6),
    .I2(cpu_din[2]),
    .I3(n1325_13) 
);
defparam n1330_s1.INIT=16'hF011;
  LUT3 n1331_s1 (
    .F(n1331_4),
    .I0(n1331_5),
    .I1(cpu_din[1]),
    .I2(n1325_13) 
);
defparam n1331_s1.INIT=8'hC5;
  LUT3 n1332_s1 (
    .F(n1332_4),
    .I0(n1332_5),
    .I1(n1195_8),
    .I2(n1325_13) 
);
defparam n1332_s1.INIT=8'h35;
  LUT3 n1352_s1 (
    .F(n1352_4),
    .I0(n1352_5),
    .I1(cpu_din[7]),
    .I2(n1352_6) 
);
defparam n1352_s1.INIT=8'hC5;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1353_5),
    .I1(n1353_6),
    .I2(cpu_din[6]),
    .I3(n1352_6) 
);
defparam n1353_s1.INIT=16'hF0BB;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(n1353_5),
    .I1(n1354_5),
    .I2(cpu_din[5]),
    .I3(n1352_6) 
);
defparam n1354_s1.INIT=16'hF0BB;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(n1353_5),
    .I1(n1355_5),
    .I2(cpu_din[4]),
    .I3(n1352_6) 
);
defparam n1355_s1.INIT=16'hF0BB;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(n1353_5),
    .I1(n1356_5),
    .I2(cpu_din[3]),
    .I3(n1352_6) 
);
defparam n1356_s1.INIT=16'hF0BB;
  LUT3 n1358_s1 (
    .F(n1358_4),
    .I0(n1358_8),
    .I1(cpu_din[1]),
    .I2(n1352_6) 
);
defparam n1358_s1.INIT=8'hCA;
  LUT3 n1359_s1 (
    .F(n1359_4),
    .I0(n1359_5),
    .I1(n1195_8),
    .I2(n1352_6) 
);
defparam n1359_s1.INIT=8'h35;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_14),
    .I1(n1398_7),
    .I2(cpu_din[2]),
    .I3(n1352_6) 
);
defparam n1398_s2.INIT=16'hF011;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1353_5),
    .I1(n1402_6),
    .I2(cpu_din[6]),
    .I3(n1402_7) 
);
defparam n1402_s2.INIT=16'hEEF0;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1353_5),
    .I1(n1403_6),
    .I2(cpu_din[5]),
    .I3(n1402_7) 
);
defparam n1403_s2.INIT=16'hEEF0;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1353_5),
    .I1(n1404_6),
    .I2(cpu_din[4]),
    .I3(n1402_7) 
);
defparam n1404_s2.INIT=16'hEEF0;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1353_5),
    .I1(n1405_6),
    .I2(cpu_din[3]),
    .I3(n1402_7) 
);
defparam n1405_s2.INIT=16'hEEF0;
  LUT4 n1406_s2 (
    .F(n1406_5),
    .I0(n1353_5),
    .I1(n1406_6),
    .I2(cpu_din[2]),
    .I3(n1402_7) 
);
defparam n1406_s2.INIT=16'hEEF0;
  LUT4 n1407_s2 (
    .F(n1407_5),
    .I0(n1353_5),
    .I1(n1407_6),
    .I2(cpu_din[1]),
    .I3(n1402_7) 
);
defparam n1407_s2.INIT=16'hEEF0;
  LUT4 n1408_s2 (
    .F(n1408_5),
    .I0(n1353_5),
    .I1(n1408_6),
    .I2(n1195_8),
    .I3(n1402_7) 
);
defparam n1408_s2.INIT=16'hEE0F;
  LUT2 n2280_s0 (
    .F(n2280_3),
    .I0(n2248_17),
    .I1(n2280_8) 
);
defparam n2280_s0.INIT=4'h8;
  LUT2 n2264_s0 (
    .F(n2264_3),
    .I0(n2264_4),
    .I1(n2248_17) 
);
defparam n2264_s0.INIT=4'h4;
  LUT3 n588_s7 (
    .F(n588_11),
    .I0(n588_12),
    .I1(n588_13),
    .I2(n588_14) 
);
defparam n588_s7.INIT=8'hE4;
  LUT4 n589_s7 (
    .F(n589_11),
    .I0(n589_12),
    .I1(n588_12),
    .I2(PC[14]),
    .I3(n589_13) 
);
defparam n589_s7.INIT=16'hABBA;
  LUT3 n590_s7 (
    .F(n590_11),
    .I0(n590_15),
    .I1(n590_13),
    .I2(n588_12) 
);
defparam n590_s7.INIT=8'h3A;
  LUT4 n591_s7 (
    .F(n591_11),
    .I0(n591_12),
    .I1(PC[12]),
    .I2(n591_13),
    .I3(n588_12) 
);
defparam n591_s7.INIT=16'h553C;
  LUT4 n592_s7 (
    .F(n592_11),
    .I0(n592_12),
    .I1(PC[11]),
    .I2(n592_13),
    .I3(n588_12) 
);
defparam n592_s7.INIT=16'h553C;
  LUT3 n593_s7 (
    .F(n593_11),
    .I0(n593_15),
    .I1(n593_13),
    .I2(n588_12) 
);
defparam n593_s7.INIT=8'h3A;
  LUT4 n594_s7 (
    .F(n594_11),
    .I0(n594_12),
    .I1(PC[9]),
    .I2(n594_13),
    .I3(n588_12) 
);
defparam n594_s7.INIT=16'h553C;
  LUT4 n595_s7 (
    .F(n595_11),
    .I0(n595_12),
    .I1(PC[8]),
    .I2(n595_13),
    .I3(n588_12) 
);
defparam n595_s7.INIT=16'h553C;
  LUT3 n596_s5 (
    .F(n596_9),
    .I0(n596_10),
    .I1(n596_11),
    .I2(n596_12) 
);
defparam n596_s5.INIT=8'hC5;
  LUT3 n597_s5 (
    .F(n597_9),
    .I0(n597_10),
    .I1(n597_11),
    .I2(n596_12) 
);
defparam n597_s5.INIT=8'hC5;
  LUT4 n598_s5 (
    .F(n598_9),
    .I0(n598_10),
    .I1(PC_0[5]),
    .I2(n598_11),
    .I3(n596_12) 
);
defparam n598_s5.INIT=16'h3C55;
  LUT3 n599_s5 (
    .F(n599_9),
    .I0(n599_10),
    .I1(n599_11),
    .I2(n596_12) 
);
defparam n599_s5.INIT=8'hC5;
  LUT3 n600_s5 (
    .F(n600_9),
    .I0(n600_10),
    .I1(n600_14),
    .I2(n596_12) 
);
defparam n600_s5.INIT=8'hC5;
  LUT4 n601_s5 (
    .F(n601_9),
    .I0(n601_10),
    .I1(PC_0[2]),
    .I2(n601_11),
    .I3(n596_12) 
);
defparam n601_s5.INIT=16'h3C55;
  LUT4 n602_s5 (
    .F(n602_9),
    .I0(n602_10),
    .I1(PC_0[1]),
    .I2(PC_0[0]),
    .I3(n596_12) 
);
defparam n602_s5.INIT=16'h3C55;
  LUT3 n603_s5 (
    .F(n603_9),
    .I0(n603_10),
    .I1(PC_0[0]),
    .I2(n596_12) 
);
defparam n603_s5.INIT=8'h3A;
  LUT3 cpu_addr_6_s (
    .F(cpu_addr[6]),
    .I0(cpu_addr_6_4),
    .I1(cpu_addr_6_5),
    .I2(Set_Addr_To_r[1]) 
);
defparam cpu_addr_6_s.INIT=8'hC5;
  LUT3 cpu_addr_5_s (
    .F(cpu_addr[5]),
    .I0(cpu_addr_5_4),
    .I1(cpu_addr_5_5),
    .I2(Set_Addr_To_r[1]) 
);
defparam cpu_addr_5_s.INIT=8'hC5;
  LUT4 cpu_addr_4_s (
    .F(cpu_addr[4]),
    .I0(cpu_addr_4_8),
    .I1(Set_Addr_To_r[0]),
    .I2(cpu_addr_4_5),
    .I3(cpu_addr_4_6) 
);
defparam cpu_addr_4_s.INIT=16'h002F;
  LUT3 cpu_addr_3_s (
    .F(cpu_addr[3]),
    .I0(cpu_addr_3_4),
    .I1(cpu_addr_3_5),
    .I2(Set_Addr_To_r[1]) 
);
defparam cpu_addr_3_s.INIT=8'hC5;
  LUT4 cpu_addr_2_s (
    .F(cpu_addr[2]),
    .I0(cpu_addr_2_8),
    .I1(Set_Addr_To_r[0]),
    .I2(cpu_addr_2_5),
    .I3(cpu_addr_2_6) 
);
defparam cpu_addr_2_s.INIT=16'h002F;
  LUT3 cpu_addr_1_s (
    .F(cpu_addr[1]),
    .I0(cpu_addr_1_4),
    .I1(cpu_addr_1_5),
    .I2(Set_Addr_To_r[1]) 
);
defparam cpu_addr_1_s.INIT=8'hC5;
  LUT3 cpu_addr_0_s (
    .F(cpu_addr[0]),
    .I0(cpu_addr_0_4),
    .I1(cpu_addr_0_5),
    .I2(Set_Addr_To_r[1]) 
);
defparam cpu_addr_0_s.INIT=8'hC5;
  LUT2 n1368_s1 (
    .F(n1368_4),
    .I0(n1398_14),
    .I1(Res_n_i) 
);
defparam n1368_s1.INIT=4'h4;
  LUT3 PC_7_s3 (
    .F(PC_7_8),
    .I0(PC_7_9),
    .I1(PC_7_10),
    .I2(n596_12) 
);
defparam PC_7_s3.INIT=8'hEF;
  LUT4 S_7_s3 (
    .F(S_7_8),
    .I0(S_7_9),
    .I1(Sync),
    .I2(S_7_14),
    .I3(n449_10) 
);
defparam S_7_s3.INIT=16'h80FF;
  LUT3 P_7_s3 (
    .F(P_7_8),
    .I0(P_7_9),
    .I1(Sync),
    .I2(P_7_10) 
);
defparam P_7_s3.INIT=8'h4F;
  LUT3 P_3_s3 (
    .F(P_3_6),
    .I0(RstCycle),
    .I1(P_3_7),
    .I2(n985_5) 
);
defparam P_3_s3.INIT=8'hEF;
  LUT3 P_2_s3 (
    .F(P_2_6),
    .I0(P_2_10),
    .I1(P_2_12),
    .I2(n985_5) 
);
defparam P_2_s3.INIT=8'hBF;
  LUT3 AD_7_s3 (
    .F(AD_7_8),
    .I0(AD_7_15),
    .I1(n1325_13),
    .I2(AD_7_10) 
);
defparam AD_7_s3.INIT=8'hFE;
  LUT2 BAL_7_s3 (
    .F(BAL_2_7),
    .I0(n1352_6),
    .I1(BAL_8_14) 
);
defparam BAL_7_s3.INIT=4'hE;
  LUT4 DL_7_s3 (
    .F(DL_7_8),
    .I0(DL_7_9),
    .I1(DL_7_10),
    .I2(DL_7_11),
    .I3(n1369_4) 
);
defparam DL_7_s3.INIT=16'hFF0B;
  LUT4 NMIAct_s3 (
    .F(NMIAct_8),
    .I0(n_cpu_nmi),
    .I1(n2284_4),
    .I2(NMI_n_o),
    .I3(NMIAct_9) 
);
defparam NMIAct_s3.INIT=16'h10FF;
  LUT4 BusA_7_s10 (
    .F(BusA[7]),
    .I0(BusA_7_15),
    .I1(ABC[7]),
    .I2(BusA_7_16),
    .I3(BusA_7_17) 
);
defparam BusA_7_s10.INIT=16'hF4FF;
  LUT4 BusA_6_s10 (
    .F(BusA[6]),
    .I0(BusA_7_15),
    .I1(ABC[6]),
    .I2(BusA_6_15),
    .I3(BusA_6_16) 
);
defparam BusA_6_s10.INIT=16'hF4FF;
  LUT4 BusA_5_s10 (
    .F(BusA[5]),
    .I0(BusA_7_15),
    .I1(ABC[5]),
    .I2(BusA_5_15),
    .I3(BusA_5_16) 
);
defparam BusA_5_s10.INIT=16'hF4FF;
  LUT4 BusA_3_s10 (
    .F(BusA[3]),
    .I0(BusA_7_15),
    .I1(ABC[3]),
    .I2(BusA_3_15),
    .I3(BusA_3_16) 
);
defparam BusA_3_s10.INIT=16'hF4FF;
  LUT4 BusA_2_s10 (
    .F(BusA[2]),
    .I0(BusA_7_15),
    .I1(ABC[2]),
    .I2(BusA_2_15),
    .I3(BusA_2_16) 
);
defparam BusA_2_s10.INIT=16'hF4FF;
  LUT4 BusA_1_s10 (
    .F(BusA[1]),
    .I0(BusA_7_15),
    .I1(ABC[1]),
    .I2(BusA_1_15),
    .I3(BusA_1_16) 
);
defparam BusA_1_s10.INIT=16'hF4FF;
  LUT3 cpu_dout_7_s (
    .F(cpu_dout[7]),
    .I0(cpu_dout_7_4),
    .I1(cpu_dout_7_5),
    .I2(cpu_dout_7_6) 
);
defparam cpu_dout_7_s.INIT=8'hBF;
  LUT3 cpu_dout_6_s (
    .F(cpu_dout[6]),
    .I0(cpu_dout_6_4),
    .I1(X[6]),
    .I2(cpu_dout_6_5) 
);
defparam cpu_dout_6_s.INIT=8'h4F;
  LUT4 cpu_dout_5_s (
    .F(cpu_dout[5]),
    .I0(cpu_dout_5_4),
    .I1(BusB_r[5]),
    .I2(cpu_dout_5_5),
    .I3(cpu_dout_5_6) 
);
defparam cpu_dout_5_s.INIT=16'hF4FF;
  LUT4 cpu_dout_4_s (
    .F(cpu_dout[4]),
    .I0(Write_Data_r[11]),
    .I1(cpu_dout_4_4),
    .I2(ABC[4]),
    .I3(cpu_dout_4_5) 
);
defparam cpu_dout_4_s.INIT=16'hE0FF;
  LUT4 cpu_dout_3_s (
    .F(cpu_dout[3]),
    .I0(Write_Data_r[11]),
    .I1(cpu_dout_3_4),
    .I2(ABC[3]),
    .I3(cpu_dout_3_5) 
);
defparam cpu_dout_3_s.INIT=16'hE0FF;
  LUT4 cpu_dout_2_s (
    .F(cpu_dout[2]),
    .I0(cpu_dout_2_4),
    .I1(X[2]),
    .I2(cpu_dout_2_5),
    .I3(cpu_dout_2_6) 
);
defparam cpu_dout_2_s.INIT=16'h4FFF;
  LUT4 cpu_dout_1_s (
    .F(cpu_dout[1]),
    .I0(cpu_dout_1_4),
    .I1(BusB_r[1]),
    .I2(cpu_dout_1_5),
    .I3(cpu_dout_1_6) 
);
defparam cpu_dout_1_s.INIT=16'hF4FF;
  LUT4 cpu_dout_0_s (
    .F(cpu_dout[0]),
    .I0(cpu_dout_0_4),
    .I1(BusB_r[0]),
    .I2(cpu_dout_0_5),
    .I3(cpu_dout_0_6) 
);
defparam cpu_dout_0_s.INIT=16'hF4FF;
  LUT4 BusA_4_s12 (
    .F(BusA_4_16),
    .I0(BusA_7_15),
    .I1(ABC[4]),
    .I2(BusA_4_17),
    .I3(BusA_4_18) 
);
defparam BusA_4_s12.INIT=16'hF4FF;
  LUT4 BusA_0_s12 (
    .F(BusA_0_16),
    .I0(BusA_7_15),
    .I1(ABC[0]),
    .I2(BusA_0_17),
    .I3(BusA_0_18) 
);
defparam BusA_0_s12.INIT=16'hF4FF;
  LUT3 n1193_s3 (
    .F(n1193_7),
    .I0(n1195_8),
    .I1(cpu_din[1]),
    .I2(cpu_din[2]) 
);
defparam n1193_s3.INIT=8'hB4;
  LUT4 n1192_s3 (
    .F(n1192_7),
    .I0(n1195_8),
    .I1(cpu_din[2]),
    .I2(cpu_din[1]),
    .I3(cpu_din[3]) 
);
defparam n1192_s3.INIT=16'hBF40;
  LUT3 n1190_s3 (
    .F(n1190_7),
    .I0(cpu_din[4]),
    .I1(n1191_8),
    .I2(cpu_din[5]) 
);
defparam n1190_s3.INIT=8'h78;
  LUT4 n1189_s3 (
    .F(n1189_7),
    .I0(cpu_din[5]),
    .I1(cpu_din[4]),
    .I2(n1191_8),
    .I3(cpu_din[6]) 
);
defparam n1189_s3.INIT=16'h7F80;
  LUT3 n1188_s2 (
    .F(n1188_5),
    .I0(n1191_8),
    .I1(n1188_6),
    .I2(cpu_din[7]) 
);
defparam n1188_s2.INIT=8'h78;
  LUT4 BAH_6_s3 (
    .F(BAH_6_8),
    .I0(BAH_6_9),
    .I1(BAL_0[8]),
    .I2(n1353_5),
    .I3(n1402_7) 
);
defparam BAH_6_s3.INIT=16'hF4FF;
  LUT4 n1785_s3 (
    .F(n1785_7),
    .I0(NMI_entered),
    .I1(n_cpu_nmi),
    .I2(n2284_4),
    .I3(NMI_n_o) 
);
defparam n1785_s3.INIT=16'h0100;
  LUT4 n1009_s5 (
    .F(n1009_9),
    .I0(ALU_Q[3]),
    .I1(IR[5]),
    .I2(RstCycle),
    .I3(P_3_7) 
);
defparam n1009_s5.INIT=16'h0C0A;
  LUT4 n994_s3 (
    .F(n994_7),
    .I0(n994_8),
    .I1(ALU_Q[6]),
    .I2(P_6_13),
    .I3(n985_5) 
);
defparam n994_s3.INIT=16'h050C;
  LUT2 n1765_s3 (
    .F(n1765_7),
    .I0(MCycle[0]),
    .I1(n1749_13) 
);
defparam n1765_s3.INIT=4'h1;
  LUT3 n1764_s2 (
    .F(n1764_6),
    .I0(n1749_13),
    .I1(MCycle[0]),
    .I2(MCycle[1]) 
);
defparam n1764_s2.INIT=8'h14;
  LUT4 n1763_s2 (
    .F(n1763_6),
    .I0(MCycle[0]),
    .I1(MCycle[1]),
    .I2(n1749_13),
    .I3(MCycle[2]) 
);
defparam n1763_s2.INIT=16'h0708;
  LUT3 n1758_s1 (
    .F(n1758_5),
    .I0(IRQ_n_o),
    .I1(P_Out[2]),
    .I2(n1751_5) 
);
defparam n1758_s1.INIT=8'h01;
  LUT3 n422_s2 (
    .F(n422_6),
    .I0(n422_7),
    .I1(n422_8),
    .I2(n1749_11) 
);
defparam n422_s2.INIT=8'hD0;
  LUT4 n421_s2 (
    .F(n421_6),
    .I0(n421_7),
    .I1(n421_8),
    .I2(n421_9),
    .I3(n1749_11) 
);
defparam n421_s2.INIT=16'h8F00;
  LUT4 n1195_s4 (
    .F(n1195_8),
    .I0(n1195_9),
    .I1(n1195_10),
    .I2(RAM_dout[0]),
    .I3(cpu_din_7_6) 
);
defparam n1195_s4.INIT=16'h0FBB;
  LUT4 n1282_s5 (
    .F(n1282_10),
    .I0(n1282_11),
    .I1(n1223_6),
    .I2(n1353_5),
    .I3(BAH_6_9) 
);
defparam n1282_s5.INIT=16'hFAFC;
  LUT4 n1010_s5 (
    .F(n1010_9),
    .I0(ALU_Q[2]),
    .I1(IR[5]),
    .I2(P_2_10),
    .I3(P_2_12) 
);
defparam n1010_s5.INIT=16'hCAFF;
  LUT3 n331_s1 (
    .F(n331_4),
    .I0(n331_6),
    .I1(IR[2]),
    .I2(n331_7) 
);
defparam n331_s1.INIT=8'h40;
  LUT4 n331_s2 (
    .F(n331_5),
    .I0(Write_Data_11_40),
    .I1(IR[5]),
    .I2(n331_8),
    .I3(n331_9) 
);
defparam n331_s2.INIT=16'h0D00;
  LUT3 n448_s3 (
    .F(n448_6),
    .I0(S[7]),
    .I1(n448_8),
    .I2(n451_7) 
);
defparam n448_s3.INIT=8'h90;
  LUT3 n448_s4 (
    .F(n448_7),
    .I0(n454_15),
    .I1(S[7]),
    .I2(n448_9) 
);
defparam n448_s4.INIT=8'h41;
  LUT4 n449_s3 (
    .F(n449_6),
    .I0(n451_7),
    .I1(n449_7),
    .I2(n454_15),
    .I3(n449_8) 
);
defparam n449_s3.INIT=16'hDDD0;
  LUT4 n450_s2 (
    .F(n450_5),
    .I0(S_0[4]),
    .I1(n450_7),
    .I2(n454_15),
    .I3(S_0[5]) 
);
defparam n450_s2.INIT=16'h0807;
  LUT4 n450_s3 (
    .F(n450_6),
    .I0(S_0[4]),
    .I1(n451_6),
    .I2(S_0[5]),
    .I3(n451_7) 
);
defparam n450_s3.INIT=16'h4B00;
  LUT4 n451_s2 (
    .F(n451_5),
    .I0(ALU_Q[4]),
    .I1(S_0[4]),
    .I2(n450_7),
    .I3(n454_15) 
);
defparam n451_s2.INIT=16'h55C3;
  LUT4 n451_s3 (
    .F(n451_6),
    .I0(S_0[0]),
    .I1(S_0[3]),
    .I2(S_0[2]),
    .I3(S_0[1]) 
);
defparam n451_s3.INIT=16'h0001;
  LUT3 n451_s4 (
    .F(n451_7),
    .I0(n451_15),
    .I1(n451_9),
    .I2(RstCycle) 
);
defparam n451_s4.INIT=8'h0D;
  LUT3 n452_s2 (
    .F(n452_5),
    .I0(S_0[0]),
    .I1(S_0[2]),
    .I2(S_0[1]) 
);
defparam n452_s2.INIT=8'h01;
  LUT4 n452_s3 (
    .F(n452_6),
    .I0(n452_7),
    .I1(ALU_Q[3]),
    .I2(n451_7),
    .I3(n454_15) 
);
defparam n452_s3.INIT=16'h0305;
  LUT4 n453_s2 (
    .F(n453_5),
    .I0(S_0[0]),
    .I1(S_0[1]),
    .I2(n454_15),
    .I3(S_0[2]) 
);
defparam n453_s2.INIT=16'h0708;
  LUT4 n453_s3 (
    .F(n453_6),
    .I0(S_0[0]),
    .I1(S_0[1]),
    .I2(S_0[2]),
    .I3(n451_7) 
);
defparam n453_s3.INIT=16'hE100;
  LUT2 n454_s3 (
    .F(n454_6),
    .I0(S_0[0]),
    .I1(S_0[1]) 
);
defparam n454_s3.INIT=4'h6;
  LUT3 n985_s1 (
    .F(n985_4),
    .I0(n985_6),
    .I1(ALU_Q_7_3),
    .I2(n985_7) 
);
defparam n985_s1.INIT=8'hE0;
  LUT4 n985_s2 (
    .F(n985_5),
    .I0(n985_8),
    .I1(n318_4),
    .I2(n985_9),
    .I3(n985_18) 
);
defparam n985_s2.INIT=16'h7077;
  LUT3 n991_s1 (
    .F(n991_4),
    .I0(ALU_Q_7_3),
    .I1(ALU_Q_6_3),
    .I2(ALU_Q_5_3) 
);
defparam n991_s1.INIT=8'h80;
  LUT4 n991_s2 (
    .F(n991_5),
    .I0(ALU_Q_3_3),
    .I1(ALU_Q_2_3),
    .I2(n991_19),
    .I3(n991_9) 
);
defparam n991_s2.INIT=16'h8000;
  LUT3 n991_s3 (
    .F(n991_6),
    .I0(n991_10),
    .I1(n985_5),
    .I2(n991_11) 
);
defparam n991_s3.INIT=8'h40;
  LUT2 n991_s4 (
    .F(n991_7),
    .I0(ALU_Q[1]),
    .I1(n985_5) 
);
defparam n991_s4.INIT=4'h1;
  LUT4 n1000_s2 (
    .F(n1000_5),
    .I0(n1000_8),
    .I1(ALU_Q_7_3),
    .I2(ALU_Op_r[2]),
    .I3(n985_5) 
);
defparam n1000_s2.INIT=16'h3500;
  LUT2 n1000_s3 (
    .F(n1000_6),
    .I0(n985_5),
    .I1(ALU_Q[0]) 
);
defparam n1000_s3.INIT=4'h4;
  LUT3 n1000_s4 (
    .F(n1000_7),
    .I0(IR[6]),
    .I1(IR[7]),
    .I2(n1000_17) 
);
defparam n1000_s4.INIT=8'h10;
  LUT4 n2284_s1 (
    .F(n2284_4),
    .I0(IR[4]),
    .I1(n2284_5),
    .I2(n596_12),
    .I3(n2284_6) 
);
defparam n2284_s1.INIT=16'h8000;
  LUT4 n1325_s2 (
    .F(n1325_5),
    .I0(n1325_7),
    .I1(AD[7]),
    .I2(n1325_8),
    .I3(AD_7_15) 
);
defparam n1325_s2.INIT=16'h55C3;
  LUT3 n1326_s2 (
    .F(n1326_5),
    .I0(n1326_6),
    .I1(n1326_7),
    .I2(AD_7_15) 
);
defparam n1326_s2.INIT=8'h35;
  LUT4 n1327_s2 (
    .F(n1327_5),
    .I0(AD_0[4]),
    .I1(n1327_13),
    .I2(AD_7_15),
    .I3(AD_0[5]) 
);
defparam n1327_s2.INIT=16'h0807;
  LUT4 n1327_s3 (
    .F(n1327_6),
    .I0(n1302_1),
    .I1(n1311_1),
    .I2(n1327_11),
    .I3(AD_7_15) 
);
defparam n1327_s3.INIT=16'h5300;
  LUT4 n1328_s2 (
    .F(n1328_5),
    .I0(n1328_6),
    .I1(AD_0[4]),
    .I2(n1327_13),
    .I3(AD_7_15) 
);
defparam n1328_s2.INIT=16'h55C3;
  LUT4 n1329_s2 (
    .F(n1329_5),
    .I0(n1329_6),
    .I1(AD_0[3]),
    .I2(n1329_7),
    .I3(AD_7_15) 
);
defparam n1329_s2.INIT=16'h55C3;
  LUT4 n1330_s2 (
    .F(n1330_5),
    .I0(n1305_1),
    .I1(n1314_1),
    .I2(n1327_11),
    .I3(AD_7_15) 
);
defparam n1330_s2.INIT=16'h5300;
  LUT4 n1330_s3 (
    .F(n1330_6),
    .I0(AD_0[0]),
    .I1(AD_0[1]),
    .I2(AD_7_15),
    .I3(AD_0[2]) 
);
defparam n1330_s3.INIT=16'h0807;
  LUT4 n1331_s2 (
    .F(n1331_5),
    .I0(n1331_6),
    .I1(AD_0[0]),
    .I2(AD_0[1]),
    .I3(AD_7_15) 
);
defparam n1331_s2.INIT=16'h55C3;
  LUT3 n1332_s2 (
    .F(n1332_5),
    .I0(n1332_6),
    .I1(AD_0[0]),
    .I2(AD_7_15) 
);
defparam n1332_s2.INIT=8'h5C;
  LUT4 n1352_s2 (
    .F(n1352_5),
    .I0(n1352_7),
    .I1(n1224_2),
    .I2(n1353_5),
    .I3(BAH_6_9) 
);
defparam n1352_s2.INIT=16'h0503;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1352_8),
    .I1(n1352_16),
    .I2(n1352_10),
    .I3(IR[4]) 
);
defparam n1352_s3.INIT=16'h0FEE;
  LUT2 n1353_s2 (
    .F(n1353_5),
    .I0(n2284_5),
    .I1(Write_Data_7_54) 
);
defparam n1353_s2.INIT=4'h8;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(n1225_2),
    .I1(BAL_0[6]),
    .I2(n1353_9),
    .I3(BAH_6_9) 
);
defparam n1353_s3.INIT=16'hC355;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n1226_2),
    .I1(BAL_0[5]),
    .I2(n1354_6),
    .I3(BAH_6_9) 
);
defparam n1354_s2.INIT=16'hC355;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1227_2),
    .I1(BAL_0[4]),
    .I2(n1355_8),
    .I3(BAH_6_9) 
);
defparam n1355_s2.INIT=16'hC355;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1228_2),
    .I1(BAL_0[3]),
    .I2(n1356_6),
    .I3(BAH_6_9) 
);
defparam n1356_s2.INIT=16'hC355;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(Set_Addr_To_r[1]),
    .I1(Set_Addr_To_r[0]),
    .I2(n1359_6),
    .I3(n1353_5) 
);
defparam n1359_s2.INIT=16'h770F;
  LUT2 n1369_s1 (
    .F(n1369_4),
    .I0(n1369_5),
    .I1(n1369_6) 
);
defparam n1369_s1.INIT=4'h1;
  LUT4 n1398_s4 (
    .F(n1398_7),
    .I0(n1398_10),
    .I1(n1229_2),
    .I2(n1353_5),
    .I3(BAH_6_9) 
);
defparam n1398_s4.INIT=16'h0503;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(n1402_16),
    .I1(n1402_9),
    .I2(cpu_dout[6]),
    .I3(n1402_10) 
);
defparam n1402_s3.INIT=16'hEEE0;
  LUT3 n1402_s4 (
    .F(n1402_7),
    .I0(n1402_11),
    .I1(IR[4]),
    .I2(BAL_8_9) 
);
defparam n1402_s4.INIT=8'hE0;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(n1402_16),
    .I1(n1403_7),
    .I2(n1402_10),
    .I3(cpu_dout[5]) 
);
defparam n1403_s3.INIT=16'hEEE0;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(n1402_16),
    .I1(n1404_7),
    .I2(n1402_10),
    .I3(cpu_dout[4]) 
);
defparam n1404_s3.INIT=16'hEEE0;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(n1402_16),
    .I1(n1405_7),
    .I2(n1402_10),
    .I3(cpu_dout[3]) 
);
defparam n1405_s3.INIT=16'hEEE0;
  LUT4 n1406_s3 (
    .F(n1406_6),
    .I0(n1402_16),
    .I1(n1406_7),
    .I2(n1402_10),
    .I3(cpu_dout[2]) 
);
defparam n1406_s3.INIT=16'hEEE0;
  LUT4 n1407_s3 (
    .F(n1407_6),
    .I0(n1402_16),
    .I1(n1407_7),
    .I2(n1402_10),
    .I3(cpu_dout[1]) 
);
defparam n1407_s3.INIT=16'hEEE0;
  LUT4 n1408_s3 (
    .F(n1408_6),
    .I0(n1402_10),
    .I1(cpu_dout[0]),
    .I2(n1402_16),
    .I3(BAH[0]) 
);
defparam n1408_s3.INIT=16'hE0EE;
  LUT4 n2264_s1 (
    .F(n2264_4),
    .I0(n2248_9),
    .I1(IR[7]),
    .I2(IR[5]),
    .I3(ALU_Op_Z_1_5) 
);
defparam n2264_s1.INIT=16'h00BF;
  LUT3 n588_s8 (
    .F(n588_12),
    .I0(PC_7_9),
    .I1(n899_1),
    .I2(n596_12) 
);
defparam n588_s8.INIT=8'h0D;
  LUT3 n588_s9 (
    .F(n588_13),
    .I0(PC[14]),
    .I1(n589_13),
    .I2(PC_0[15]) 
);
defparam n588_s9.INIT=8'h78;
  LUT4 n588_s10 (
    .F(n588_14),
    .I0(n572_2),
    .I1(n899_1),
    .I2(cpu_din[7]),
    .I3(PC_7_9) 
);
defparam n588_s10.INIT=16'hBBF0;
  LUT4 n589_s8 (
    .F(n589_12),
    .I0(n589_14),
    .I1(cpu_din[6]),
    .I2(n596_12),
    .I3(PC_7_9) 
);
defparam n589_s8.INIT=16'h0A0C;
  LUT4 n589_s9 (
    .F(n589_13),
    .I0(PC[13]),
    .I1(PC[12]),
    .I2(PC[11]),
    .I3(n592_13) 
);
defparam n589_s9.INIT=16'h8000;
  LUT3 n590_s9 (
    .F(n590_13),
    .I0(cpu_din[5]),
    .I1(n574_2),
    .I2(PC_7_9) 
);
defparam n590_s9.INIT=8'h35;
  LUT3 n591_s8 (
    .F(n591_12),
    .I0(cpu_din[4]),
    .I1(n575_2),
    .I2(PC_7_9) 
);
defparam n591_s8.INIT=8'h35;
  LUT2 n591_s9 (
    .F(n591_13),
    .I0(PC[11]),
    .I1(n592_13) 
);
defparam n591_s9.INIT=4'h8;
  LUT3 n592_s8 (
    .F(n592_12),
    .I0(cpu_din[3]),
    .I1(n576_2),
    .I2(PC_7_9) 
);
defparam n592_s8.INIT=8'h35;
  LUT4 n592_s9 (
    .F(n592_13),
    .I0(PC[10]),
    .I1(PC[9]),
    .I2(PC[8]),
    .I3(n595_13) 
);
defparam n592_s9.INIT=16'h8000;
  LUT3 n593_s9 (
    .F(n593_13),
    .I0(cpu_din[2]),
    .I1(n577_2),
    .I2(PC_7_9) 
);
defparam n593_s9.INIT=8'h35;
  LUT3 n594_s8 (
    .F(n594_12),
    .I0(cpu_din[1]),
    .I1(n578_2),
    .I2(PC_7_9) 
);
defparam n594_s8.INIT=8'h35;
  LUT2 n594_s9 (
    .F(n594_13),
    .I0(PC[8]),
    .I1(n595_13) 
);
defparam n594_s9.INIT=4'h8;
  LUT3 n595_s8 (
    .F(n595_12),
    .I0(n1195_8),
    .I1(n579_2),
    .I2(PC_7_9) 
);
defparam n595_s8.INIT=8'h3A;
  LUT4 n595_s9 (
    .F(n595_13),
    .I0(PC_0[7]),
    .I1(PC_0[6]),
    .I2(PC_0[5]),
    .I3(n598_11) 
);
defparam n595_s9.INIT=16'h8000;
  LUT3 n596_s6 (
    .F(n596_10),
    .I0(n596_24),
    .I1(DL[7]),
    .I2(PC_7_9) 
);
defparam n596_s6.INIT=8'h53;
  LUT4 n596_s7 (
    .F(n596_11),
    .I0(PC_0[6]),
    .I1(PC_0[5]),
    .I2(n598_11),
    .I3(PC_0[7]) 
);
defparam n596_s7.INIT=16'h7F80;
  LUT4 n596_s8 (
    .F(n596_12),
    .I0(n596_14),
    .I1(LCycle_Z_2_13),
    .I2(n596_20),
    .I3(n596_16) 
);
defparam n596_s8.INIT=16'h0B00;
  LUT3 n597_s6 (
    .F(n597_10),
    .I0(n597_14),
    .I1(DL[6]),
    .I2(PC_7_9) 
);
defparam n597_s6.INIT=8'h53;
  LUT3 n597_s7 (
    .F(n597_11),
    .I0(PC_0[5]),
    .I1(n598_11),
    .I2(PC_0[6]) 
);
defparam n597_s7.INIT=8'h78;
  LUT3 n598_s6 (
    .F(n598_10),
    .I0(n598_14),
    .I1(DL[5]),
    .I2(PC_7_9) 
);
defparam n598_s6.INIT=8'h53;
  LUT4 n598_s7 (
    .F(n598_11),
    .I0(PC_0[4]),
    .I1(PC_0[3]),
    .I2(PC_0[2]),
    .I3(n601_11) 
);
defparam n598_s7.INIT=16'h8000;
  LUT3 n599_s6 (
    .F(n599_10),
    .I0(cpu_addr_4_8),
    .I1(DL[4]),
    .I2(PC_7_9) 
);
defparam n599_s6.INIT=8'h53;
  LUT4 n599_s7 (
    .F(n599_11),
    .I0(PC_0[3]),
    .I1(PC_0[2]),
    .I2(n601_11),
    .I3(PC_0[4]) 
);
defparam n599_s7.INIT=16'h7F80;
  LUT3 n600_s6 (
    .F(n600_10),
    .I0(n600_16),
    .I1(DL[3]),
    .I2(PC_7_9) 
);
defparam n600_s6.INIT=8'h53;
  LUT3 n601_s6 (
    .F(n601_10),
    .I0(cpu_addr_2_8),
    .I1(DL[2]),
    .I2(PC_7_9) 
);
defparam n601_s6.INIT=8'h53;
  LUT2 n601_s7 (
    .F(n601_11),
    .I0(PC_0[1]),
    .I1(PC_0[0]) 
);
defparam n601_s7.INIT=4'h8;
  LUT3 n602_s6 (
    .F(n602_10),
    .I0(n602_13),
    .I1(DL[1]),
    .I2(PC_7_9) 
);
defparam n602_s6.INIT=8'h53;
  LUT3 n603_s6 (
    .F(n603_10),
    .I0(n603_11),
    .I1(DL[0]),
    .I2(PC_7_9) 
);
defparam n603_s6.INIT=8'hAC;
  LUT3 cpu_addr_6_s0 (
    .F(cpu_addr_6_4),
    .I0(n597_14),
    .I1(S_0[6]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_6_s0.INIT=8'h35;
  LUT3 cpu_addr_6_s1 (
    .F(cpu_addr_6_5),
    .I0(AD_0[6]),
    .I1(BAL_0[6]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_6_s1.INIT=8'hCA;
  LUT3 cpu_addr_5_s0 (
    .F(cpu_addr_5_4),
    .I0(n598_14),
    .I1(S_0[5]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_5_s0.INIT=8'h35;
  LUT3 cpu_addr_5_s1 (
    .F(cpu_addr_5_5),
    .I0(AD_0[5]),
    .I1(BAL_0[5]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_5_s1.INIT=8'hCA;
  LUT3 cpu_addr_4_s1 (
    .F(cpu_addr_4_5),
    .I0(S_0[4]),
    .I1(Set_Addr_To_r[0]),
    .I2(Set_Addr_To_r[1]) 
);
defparam cpu_addr_4_s1.INIT=8'h07;
  LUT4 cpu_addr_4_s2 (
    .F(cpu_addr_4_6),
    .I0(AD_0[4]),
    .I1(BAL_0[4]),
    .I2(Set_Addr_To_r[0]),
    .I3(Set_Addr_To_r[1]) 
);
defparam cpu_addr_4_s2.INIT=16'h3500;
  LUT3 cpu_addr_3_s0 (
    .F(cpu_addr_3_4),
    .I0(n600_16),
    .I1(S_0[3]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_3_s0.INIT=8'h35;
  LUT3 cpu_addr_3_s1 (
    .F(cpu_addr_3_5),
    .I0(AD_0[3]),
    .I1(BAL_0[3]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_3_s1.INIT=8'hCA;
  LUT3 cpu_addr_2_s1 (
    .F(cpu_addr_2_5),
    .I0(S_0[2]),
    .I1(Set_Addr_To_r[0]),
    .I2(Set_Addr_To_r[1]) 
);
defparam cpu_addr_2_s1.INIT=8'h07;
  LUT4 cpu_addr_2_s2 (
    .F(cpu_addr_2_6),
    .I0(AD_0[2]),
    .I1(BAL_0[2]),
    .I2(Set_Addr_To_r[0]),
    .I3(Set_Addr_To_r[1]) 
);
defparam cpu_addr_2_s2.INIT=16'h3500;
  LUT3 cpu_addr_1_s0 (
    .F(cpu_addr_1_4),
    .I0(n602_13),
    .I1(S_0[1]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_1_s0.INIT=8'h35;
  LUT3 cpu_addr_1_s1 (
    .F(cpu_addr_1_5),
    .I0(AD_0[1]),
    .I1(BAL_0[1]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_1_s1.INIT=8'hCA;
  LUT3 cpu_addr_0_s0 (
    .F(cpu_addr_0_4),
    .I0(n603_11),
    .I1(S_0[0]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_0_s0.INIT=8'h35;
  LUT3 cpu_addr_0_s1 (
    .F(cpu_addr_0_5),
    .I0(BAL_0[0]),
    .I1(AD_0[0]),
    .I2(Set_Addr_To_r[0]) 
);
defparam cpu_addr_0_s1.INIT=8'hAC;
  LUT4 PC_7_s4 (
    .F(PC_7_9),
    .I0(PC_7_11),
    .I1(PC_7_12),
    .I2(n2284_6),
    .I3(IR[4]) 
);
defparam PC_7_s4.INIT=16'hF0EE;
  LUT4 PC_7_s5 (
    .F(PC_7_10),
    .I0(Write_Data_5_48),
    .I1(n1353_5),
    .I2(Sync),
    .I3(n377_7) 
);
defparam PC_7_s5.INIT=16'hF800;
  LUT4 S_7_s4 (
    .F(S_7_9),
    .I0(IR[2]),
    .I1(IR[1]),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam S_7_s4.INIT=16'h4000;
  LUT4 P_7_s4 (
    .F(P_7_9),
    .I0(n2248_13),
    .I1(n2280_8),
    .I2(n2248_19),
    .I3(n2264_4) 
);
defparam P_7_s4.INIT=16'h1000;
  LUT4 P_7_s5 (
    .F(P_7_10),
    .I0(P_7_13),
    .I1(n1369_5),
    .I2(n1369_6),
    .I3(n985_5) 
);
defparam P_7_s5.INIT=16'hF400;
  LUT4 P_3_s4 (
    .F(P_3_7),
    .I0(IR[4]),
    .I1(ALU_Op_Z_14_4),
    .I2(P_3_8),
    .I3(ALU_Op_11_9) 
);
defparam P_3_s4.INIT=16'h8000;
  LUT4 AD_7_s5 (
    .F(AD_7_10),
    .I0(LCycle_Z_2_11),
    .I1(BAH_6_9),
    .I2(Write_Data_7_48),
    .I3(AD_7_13) 
);
defparam AD_7_s5.INIT=16'h4440;
  LUT3 BAL_8_s4 (
    .F(BAL_8_9),
    .I0(n1352_16),
    .I1(IR[4]),
    .I2(BAL_8_12) 
);
defparam BAL_8_s4.INIT=8'h07;
  LUT4 DL_7_s4 (
    .F(DL_7_9),
    .I0(ALU_Op_Z_14_4),
    .I1(Write_Data_5_48),
    .I2(DL_7_12),
    .I3(IR[2]) 
);
defparam DL_7_s4.INIT=16'h00F8;
  LUT4 DL_7_s5 (
    .F(DL_7_10),
    .I0(LCycle_Z_2_6),
    .I1(Write_Data_7_48),
    .I2(IR[2]),
    .I3(DL_7_13) 
);
defparam DL_7_s5.INIT=16'h7F00;
  LUT4 DL_7_s6 (
    .F(DL_7_11),
    .I0(DL_7_14),
    .I1(DL_7_15),
    .I2(ALU_Op_Z_12_11),
    .I3(DL_7_16) 
);
defparam DL_7_s6.INIT=16'h00BF;
  LUT3 NMIAct_s4 (
    .F(NMIAct_9),
    .I0(n1751_5),
    .I1(n1749_13),
    .I2(NMI_entered) 
);
defparam NMIAct_s4.INIT=8'h07;
  LUT2 PC_15_s5 (
    .F(PC_15_10),
    .I0(n2284_5),
    .I1(AD_7_13) 
);
defparam PC_15_s5.INIT=4'h8;
  LUT4 BusA_7_s11 (
    .F(BusA_7_15),
    .I0(BusA_7_82),
    .I1(BusA_7_19),
    .I2(BusA_7_20),
    .I3(BusA_7_21) 
);
defparam BusA_7_s11.INIT=16'hB0BB;
  LUT4 BusA_7_s12 (
    .F(BusA_7_16),
    .I0(BusA_7_22),
    .I1(BusA_7_23),
    .I2(BusA_7_24),
    .I3(cpu_din[7]) 
);
defparam BusA_7_s12.INIT=16'hBF00;
  LUT2 BusA_7_s13 (
    .F(BusA_7_17),
    .I0(BusA_7_25),
    .I1(BusA_7_26) 
);
defparam BusA_7_s13.INIT=4'h4;
  LUT4 BusA_6_s11 (
    .F(BusA_6_15),
    .I0(BusA_7_22),
    .I1(BusA_7_23),
    .I2(BusA_6_17),
    .I3(cpu_din[6]) 
);
defparam BusA_6_s11.INIT=16'hBF00;
  LUT2 BusA_6_s12 (
    .F(BusA_6_16),
    .I0(BusA_6_18),
    .I1(BusA_6_19) 
);
defparam BusA_6_s12.INIT=4'h4;
  LUT4 BusA_5_s11 (
    .F(BusA_5_15),
    .I0(BusA_7_22),
    .I1(BusA_7_23),
    .I2(BusA_5_17),
    .I3(cpu_din[5]) 
);
defparam BusA_5_s11.INIT=16'hBF00;
  LUT2 BusA_5_s12 (
    .F(BusA_5_16),
    .I0(BusA_5_18),
    .I1(BusA_5_19) 
);
defparam BusA_5_s12.INIT=4'h4;
  LUT4 BusA_3_s11 (
    .F(BusA_3_15),
    .I0(BusA_7_22),
    .I1(BusA_7_23),
    .I2(BusA_3_17),
    .I3(cpu_din[3]) 
);
defparam BusA_3_s11.INIT=16'hBF00;
  LUT2 BusA_3_s12 (
    .F(BusA_3_16),
    .I0(BusA_3_18),
    .I1(BusA_3_19) 
);
defparam BusA_3_s12.INIT=4'h4;
  LUT4 BusA_2_s11 (
    .F(BusA_2_15),
    .I0(BusA_7_22),
    .I1(BusA_7_23),
    .I2(BusA_2_17),
    .I3(cpu_din[2]) 
);
defparam BusA_2_s11.INIT=16'hBF00;
  LUT2 BusA_2_s12 (
    .F(BusA_2_16),
    .I0(BusA_2_18),
    .I1(BusA_2_19) 
);
defparam BusA_2_s12.INIT=4'h4;
  LUT4 BusA_1_s11 (
    .F(BusA_1_15),
    .I0(BusA_7_22),
    .I1(BusA_7_23),
    .I2(BusA_1_17),
    .I3(cpu_din[1]) 
);
defparam BusA_1_s11.INIT=16'hBF00;
  LUT2 BusA_1_s12 (
    .F(BusA_1_16),
    .I0(BusA_1_18),
    .I1(BusA_1_19) 
);
defparam BusA_1_s12.INIT=4'h4;
  LUT3 cpu_dout_7_s0 (
    .F(cpu_dout_7_4),
    .I0(cpu_dout_7_7),
    .I1(Write_Data_r[11]),
    .I2(ABC[7]) 
);
defparam cpu_dout_7_s0.INIT=8'hE0;
  LUT4 cpu_dout_7_s1 (
    .F(cpu_dout_7_5),
    .I0(cpu_dout_7_8),
    .I1(BusB_r[7]),
    .I2(cpu_dout_7_9),
    .I3(cpu_dout_7_10) 
);
defparam cpu_dout_7_s1.INIT=16'hB000;
  LUT4 cpu_dout_7_s2 (
    .F(cpu_dout_7_6),
    .I0(DL[7]),
    .I1(Write_Data_r[12]),
    .I2(Y[7]),
    .I3(Write_Data_r[9]) 
);
defparam cpu_dout_7_s2.INIT=16'h0777;
  LUT4 cpu_dout_6_s0 (
    .F(cpu_dout_6_4),
    .I0(Write_Data_r[2]),
    .I1(BusB_r[6]),
    .I2(Write_Data_r[10]),
    .I3(cpu_dout_6_6) 
);
defparam cpu_dout_6_s0.INIT=16'h0007;
  LUT4 cpu_dout_6_s1 (
    .F(cpu_dout_6_5),
    .I0(cpu_dout_6_7),
    .I1(cpu_dout_6_8),
    .I2(cpu_dout_6_9),
    .I3(cpu_dout_6_10) 
);
defparam cpu_dout_6_s1.INIT=16'h4000;
  LUT4 cpu_dout_5_s0 (
    .F(cpu_dout_5_4),
    .I0(Write_Data_r[1]),
    .I1(Y[5]),
    .I2(X[5]),
    .I3(Write_Data_r[2]) 
);
defparam cpu_dout_5_s0.INIT=16'h0777;
  LUT3 cpu_dout_5_s1 (
    .F(cpu_dout_5_5),
    .I0(cpu_dout_5_7),
    .I1(X[5]),
    .I2(ABC[5]) 
);
defparam cpu_dout_5_s1.INIT=8'h40;
  LUT4 cpu_dout_5_s2 (
    .F(cpu_dout_5_6),
    .I0(Write_Data_r[9]),
    .I1(Y[5]),
    .I2(cpu_dout_5_8),
    .I3(cpu_dout_5_9) 
);
defparam cpu_dout_5_s2.INIT=16'h7000;
  LUT4 cpu_dout_4_s0 (
    .F(cpu_dout_4_4),
    .I0(BusB_r[4]),
    .I1(Write_Data_r[3]),
    .I2(Write_Data_r[4]),
    .I3(X[4]) 
);
defparam cpu_dout_4_s0.INIT=16'hF800;
  LUT4 cpu_dout_4_s1 (
    .F(cpu_dout_4_5),
    .I0(cpu_dout_4_6),
    .I1(cpu_dout_4_7),
    .I2(cpu_dout_4_8),
    .I3(cpu_dout_4_9) 
);
defparam cpu_dout_4_s1.INIT=16'h1000;
  LUT4 cpu_dout_3_s0 (
    .F(cpu_dout_3_4),
    .I0(BusB_r[3]),
    .I1(Write_Data_r[3]),
    .I2(Write_Data_r[4]),
    .I3(X[3]) 
);
defparam cpu_dout_3_s0.INIT=16'hF800;
  LUT4 cpu_dout_3_s1 (
    .F(cpu_dout_3_5),
    .I0(cpu_dout_3_6),
    .I1(cpu_dout_3_7),
    .I2(cpu_dout_3_8),
    .I3(cpu_dout_3_9) 
);
defparam cpu_dout_3_s1.INIT=16'h1000;
  LUT4 cpu_dout_2_s0 (
    .F(cpu_dout_2_4),
    .I0(Write_Data_r[4]),
    .I1(ABC[2]),
    .I2(Write_Data_r[10]),
    .I3(cpu_dout_2_7) 
);
defparam cpu_dout_2_s0.INIT=16'h0007;
  LUT4 cpu_dout_2_s1 (
    .F(cpu_dout_2_5),
    .I0(Write_Data_r[11]),
    .I1(ABC[2]),
    .I2(cpu_dout_2_8),
    .I3(cpu_dout_2_9) 
);
defparam cpu_dout_2_s1.INIT=16'h0700;
  LUT4 cpu_dout_2_s2 (
    .F(cpu_dout_2_6),
    .I0(Write_Data_r[5]),
    .I1(PC[10]),
    .I2(P_Out[2]),
    .I3(Write_Data_r[7]) 
);
defparam cpu_dout_2_s2.INIT=16'h0777;
  LUT4 cpu_dout_1_s0 (
    .F(cpu_dout_1_4),
    .I0(Write_Data_r[1]),
    .I1(Y[1]),
    .I2(X[1]),
    .I3(Write_Data_r[2]) 
);
defparam cpu_dout_1_s0.INIT=16'h0777;
  LUT3 cpu_dout_1_s1 (
    .F(cpu_dout_1_5),
    .I0(cpu_dout_1_7),
    .I1(X[1]),
    .I2(ABC[1]) 
);
defparam cpu_dout_1_s1.INIT=8'h40;
  LUT4 cpu_dout_1_s2 (
    .F(cpu_dout_1_6),
    .I0(cpu_dout_1_8),
    .I1(cpu_dout_1_9),
    .I2(cpu_dout_1_10),
    .I3(cpu_dout_1_11) 
);
defparam cpu_dout_1_s2.INIT=16'h4000;
  LUT4 cpu_dout_0_s0 (
    .F(cpu_dout_0_4),
    .I0(Write_Data_r[1]),
    .I1(Y[0]),
    .I2(X[0]),
    .I3(Write_Data_r[2]) 
);
defparam cpu_dout_0_s0.INIT=16'h0777;
  LUT3 cpu_dout_0_s1 (
    .F(cpu_dout_0_5),
    .I0(cpu_dout_0_7),
    .I1(X[0]),
    .I2(ABC[0]) 
);
defparam cpu_dout_0_s1.INIT=8'h40;
  LUT4 cpu_dout_0_s2 (
    .F(cpu_dout_0_6),
    .I0(cpu_dout_0_8),
    .I1(cpu_dout_0_9),
    .I2(cpu_dout_0_10),
    .I3(cpu_dout_0_11) 
);
defparam cpu_dout_0_s2.INIT=16'h4000;
  LUT4 BusA_4_s13 (
    .F(BusA_4_17),
    .I0(BusA_4_19),
    .I1(BusA_7_22),
    .I2(BusA_4_20),
    .I3(cpu_din[4]) 
);
defparam BusA_4_s13.INIT=16'hFE00;
  LUT2 BusA_4_s14 (
    .F(BusA_4_18),
    .I0(BusA_4_21),
    .I1(BusA_4_22) 
);
defparam BusA_4_s14.INIT=4'h4;
  LUT4 BusA_0_s13 (
    .F(BusA_0_17),
    .I0(BusA_4_19),
    .I1(BusA_7_22),
    .I2(BusA_0_19),
    .I3(n1195_8) 
);
defparam BusA_0_s13.INIT=16'h00FE;
  LUT2 BusA_0_s14 (
    .F(BusA_0_18),
    .I0(BusA_0_20),
    .I1(BusA_0_21) 
);
defparam BusA_0_s14.INIT=4'h4;
  LUT4 n1191_s4 (
    .F(n1191_8),
    .I0(n1195_8),
    .I1(cpu_din[2]),
    .I2(cpu_din[1]),
    .I3(cpu_din[3]) 
);
defparam n1191_s4.INIT=16'h4000;
  LUT3 n1188_s3 (
    .F(n1188_6),
    .I0(cpu_din[6]),
    .I1(cpu_din[5]),
    .I2(cpu_din[4]) 
);
defparam n1188_s3.INIT=8'h80;
  LUT4 BAH_6_s4 (
    .F(BAH_6_9),
    .I0(BAH_6_15),
    .I1(BAH_6_13),
    .I2(Write_Data_6_49),
    .I3(LCycle_Z_0_12) 
);
defparam BAH_6_s4.INIT=16'h0BBB;
  LUT4 n994_s4 (
    .F(n994_8),
    .I0(n994_9),
    .I1(n994_10),
    .I2(P[6]),
    .I3(n994_11) 
);
defparam n994_s4.INIT=16'h8F00;
  LUT4 n422_s3 (
    .F(n422_7),
    .I0(Write_Data_11_40),
    .I1(n422_9),
    .I2(n454_11),
    .I3(n422_10) 
);
defparam n422_s3.INIT=16'h0001;
  LUT3 n422_s4 (
    .F(n422_8),
    .I0(n422_11),
    .I1(n1352_16),
    .I2(n422_12) 
);
defparam n422_s4.INIT=8'h0E;
  LUT3 n421_s3 (
    .F(n421_7),
    .I0(MCycle[1]),
    .I1(MCycle[0]),
    .I2(MCycle[2]) 
);
defparam n421_s3.INIT=8'h0E;
  LUT3 n421_s4 (
    .F(n421_8),
    .I0(IR[2]),
    .I1(IR[3]),
    .I2(IR[0]) 
);
defparam n421_s4.INIT=8'h10;
  LUT4 n421_s5 (
    .F(n421_9),
    .I0(n421_10),
    .I1(n421_11),
    .I2(n422_9),
    .I3(IR[4]) 
);
defparam n421_s5.INIT=16'h0C0A;
  LUT2 n377_s3 (
    .F(n377_7),
    .I0(IRQCycle),
    .I1(NMICycle) 
);
defparam n377_s3.INIT=4'h1;
  LUT3 n1195_s5 (
    .F(n1195_9),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[0]) 
);
defparam n1195_s5.INIT=8'h0B;
  LUT4 n1195_s6 (
    .F(n1195_10),
    .I0(soundrom2_dout[0]),
    .I1(cpu_din_7_9),
    .I2(s_dout[0]),
    .I3(s_dout_6_6) 
);
defparam n1195_s6.INIT=16'hB0BB;
  LUT4 n1282_s6 (
    .F(n1282_11),
    .I0(BAL[7]),
    .I1(BAL_0[6]),
    .I2(n1353_9),
    .I3(BAL_0[8]) 
);
defparam n1282_s6.INIT=16'h7F80;
  LUT4 n2248_s4 (
    .F(n2248_7),
    .I0(n1000_17),
    .I1(n2248_15),
    .I2(IR[7]),
    .I3(ALU_Op_Z_10_5) 
);
defparam n2248_s4.INIT=16'hEC0C;
  LUT4 n2248_s6 (
    .F(n2248_9),
    .I0(IR[0]),
    .I1(IR[4]),
    .I2(IR[1]),
    .I3(IR[6]) 
);
defparam n2248_s6.INIT=16'hFE0F;
  LUT4 n331_s3 (
    .F(n331_6),
    .I0(n331_10),
    .I1(n331_19),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam n331_s3.INIT=16'h0110;
  LUT4 n331_s4 (
    .F(n331_7),
    .I0(n331_12),
    .I1(n331_13),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam n331_s4.INIT=16'h3FF5;
  LUT4 n331_s5 (
    .F(n331_8),
    .I0(MCycle[1]),
    .I1(Write_Data_12_48),
    .I2(MCycle[0]),
    .I3(n422_9) 
);
defparam n331_s5.INIT=16'hFE00;
  LUT4 n331_s6 (
    .F(n331_9),
    .I0(n421_7),
    .I1(n1353_5),
    .I2(Write_Data_5_51),
    .I3(n331_14) 
);
defparam n331_s6.INIT=16'h0007;
  LUT4 n448_s5 (
    .F(n448_8),
    .I0(S_0[6]),
    .I1(S_0[5]),
    .I2(S_0[4]),
    .I3(n451_6) 
);
defparam n448_s5.INIT=16'h0100;
  LUT4 n448_s6 (
    .F(n448_9),
    .I0(S_0[6]),
    .I1(S_0[5]),
    .I2(S_0[4]),
    .I3(n450_7) 
);
defparam n448_s6.INIT=16'h8000;
  LUT4 n449_s4 (
    .F(n449_7),
    .I0(S_0[5]),
    .I1(S_0[4]),
    .I2(n451_6),
    .I3(S_0[6]) 
);
defparam n449_s4.INIT=16'hEF10;
  LUT4 n449_s5 (
    .F(n449_8),
    .I0(S_0[5]),
    .I1(S_0[4]),
    .I2(n450_7),
    .I3(S_0[6]) 
);
defparam n449_s5.INIT=16'h7F80;
  LUT4 n450_s4 (
    .F(n450_7),
    .I0(S_0[0]),
    .I1(S_0[3]),
    .I2(S_0[2]),
    .I3(S_0[1]) 
);
defparam n450_s4.INIT=16'h8000;
  LUT3 n451_s6 (
    .F(n451_9),
    .I0(IR[5]),
    .I1(n985_9),
    .I2(AD_7_11) 
);
defparam n451_s6.INIT=8'h10;
  LUT4 n452_s4 (
    .F(n452_7),
    .I0(S_0[0]),
    .I1(S_0[2]),
    .I2(S_0[1]),
    .I3(S_0[3]) 
);
defparam n452_s4.INIT=16'h7F80;
  LUT4 n454_s5 (
    .F(n454_8),
    .I0(n454_13),
    .I1(n318_4),
    .I2(Write_Data_6_49),
    .I3(n985_8) 
);
defparam n454_s5.INIT=16'hFCA0;
  LUT3 n985_s3 (
    .F(n985_6),
    .I0(n985_11),
    .I1(n985_12),
    .I2(ALU_Op_r[2]) 
);
defparam n985_s3.INIT=8'h07;
  LUT4 n985_s4 (
    .F(n985_7),
    .I0(n985_12),
    .I1(SBC_N_2),
    .I2(n985_13),
    .I3(n985_14) 
);
defparam n985_s4.INIT=16'h0B00;
  LUT4 n985_s5 (
    .F(n985_8),
    .I0(IR[4]),
    .I1(IR[5]),
    .I2(n2284_5),
    .I3(ALU_Op_Z_7_5) 
);
defparam n985_s5.INIT=16'h1000;
  LUT4 n985_s6 (
    .F(n985_9),
    .I0(S_7_9),
    .I1(n985_15),
    .I2(P_3_8),
    .I3(n985_16) 
);
defparam n985_s6.INIT=16'h0777;
  LUT4 n991_s6 (
    .F(n991_9),
    .I0(ALU_Q_1_20),
    .I1(ALU_Q_0_3),
    .I2(ALU_Q_1_4),
    .I3(ALU_Q_0_4) 
);
defparam n991_s6.INIT=16'h1000;
  LUT4 n991_s7 (
    .F(n991_10),
    .I0(ALU_Q_3_12),
    .I1(ALU_Q_3_11),
    .I2(ALU_Op_r[6]),
    .I3(n991_12) 
);
defparam n991_s7.INIT=16'h1000;
  LUT4 n991_s8 (
    .F(n991_11),
    .I0(n985_12),
    .I1(n991_13),
    .I2(n991_14),
    .I3(n991_15) 
);
defparam n991_s8.INIT=16'hBF00;
  LUT4 n1000_s5 (
    .F(n1000_8),
    .I0(n1000_10),
    .I1(ALU_Op_r[15]),
    .I2(n1000_11),
    .I3(n1000_12) 
);
defparam n1000_s5.INIT=16'hB000;
  LUT4 n2284_s2 (
    .F(n2284_5),
    .I0(IR[0]),
    .I1(IR[1]),
    .I2(IR[2]),
    .I3(IR[3]) 
);
defparam n2284_s2.INIT=16'h0001;
  LUT4 n2284_s3 (
    .F(n2284_6),
    .I0(n1325_11),
    .I1(MCycle[0]),
    .I2(MCycle[1]),
    .I3(n2284_7) 
);
defparam n2284_s3.INIT=16'h1C00;
  LUT3 n1325_s4 (
    .F(n1325_7),
    .I0(n1300_1),
    .I1(n1309_1),
    .I2(n1327_11) 
);
defparam n1325_s4.INIT=8'hAC;
  LUT4 n1325_s5 (
    .F(n1325_8),
    .I0(AD_0[6]),
    .I1(AD_0[5]),
    .I2(AD_0[4]),
    .I3(n1327_13) 
);
defparam n1325_s5.INIT=16'h8000;
  LUT4 n1326_s3 (
    .F(n1326_6),
    .I0(AD_0[5]),
    .I1(AD_0[4]),
    .I2(n1327_13),
    .I3(AD_0[6]) 
);
defparam n1326_s3.INIT=16'h7F80;
  LUT3 n1326_s4 (
    .F(n1326_7),
    .I0(n1301_1),
    .I1(n1310_1),
    .I2(n1327_11) 
);
defparam n1326_s4.INIT=8'hAC;
  LUT3 n1328_s3 (
    .F(n1328_6),
    .I0(n1303_1),
    .I1(n1312_1),
    .I2(n1327_11) 
);
defparam n1328_s3.INIT=8'hAC;
  LUT3 n1329_s3 (
    .F(n1329_6),
    .I0(n1304_1),
    .I1(n1313_1),
    .I2(n1327_11) 
);
defparam n1329_s3.INIT=8'hAC;
  LUT3 n1329_s4 (
    .F(n1329_7),
    .I0(AD_0[0]),
    .I1(AD_0[2]),
    .I2(AD_0[1]) 
);
defparam n1329_s4.INIT=8'h80;
  LUT3 n1331_s3 (
    .F(n1331_6),
    .I0(n1306_1),
    .I1(n1315_1),
    .I2(n1327_11) 
);
defparam n1331_s3.INIT=8'hAC;
  LUT3 n1332_s3 (
    .F(n1332_6),
    .I0(n1307_1),
    .I1(n1316_1),
    .I2(n1327_11) 
);
defparam n1332_s3.INIT=8'hAC;
  LUT3 n1352_s4 (
    .F(n1352_7),
    .I0(BAL_0[6]),
    .I1(n1353_9),
    .I2(BAL[7]) 
);
defparam n1352_s4.INIT=8'h78;
  LUT4 n1352_s5 (
    .F(n1352_8),
    .I0(n1352_11),
    .I1(IR[5]),
    .I2(Write_Data_10_39),
    .I3(Write_Data_5_48) 
);
defparam n1352_s5.INIT=16'hD000;
  LUT4 n1352_s7 (
    .F(n1352_10),
    .I0(Write_Data_5_48),
    .I1(n1352_14),
    .I2(AD_7_11),
    .I3(n421_8) 
);
defparam n1352_s7.INIT=16'h0777;
  LUT2 n1354_s3 (
    .F(n1354_6),
    .I0(BAL_0[4]),
    .I1(n1355_8) 
);
defparam n1354_s3.INIT=4'h8;
  LUT3 n1356_s3 (
    .F(n1356_6),
    .I0(BAL_0[0]),
    .I1(BAL_0[2]),
    .I2(BAL_0[1]) 
);
defparam n1356_s3.INIT=8'h80;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(n1230_2),
    .I1(BAL_0[0]),
    .I2(BAL_0[1]),
    .I3(BAH_6_9) 
);
defparam n1358_s3.INIT=16'hC355;
  LUT3 n1359_s3 (
    .F(n1359_6),
    .I0(n1231_2),
    .I1(BAL_0[0]),
    .I2(BAH_6_9) 
);
defparam n1359_s3.INIT=8'h3A;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_17),
    .I1(Write_Data_4_39),
    .I2(n1369_8),
    .I3(IR[4]) 
);
defparam n1369_s2.INIT=16'h00F4;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(Write_Data_4_39),
    .I1(n331_19),
    .I2(n1369_9),
    .I3(n1369_10) 
);
defparam n1369_s3.INIT=16'h0700;
  LUT4 n1398_s5 (
    .F(n1398_8),
    .I0(n318_4),
    .I1(NMIAct),
    .I2(NMI_entered),
    .I3(NMICycle) 
);
defparam n1398_s5.INIT=16'h0007;
  LUT3 n1398_s7 (
    .F(n1398_10),
    .I0(BAL_0[0]),
    .I1(BAL_0[1]),
    .I2(BAL_0[2]) 
);
defparam n1398_s7.INIT=8'h78;
  LUT4 n1402_s6 (
    .F(n1402_9),
    .I0(BAH[5]),
    .I1(BAH[4]),
    .I2(n1402_13),
    .I3(BAH[6]) 
);
defparam n1402_s6.INIT=16'h7F80;
  LUT4 n1402_s7 (
    .F(n1402_10),
    .I0(Write_Data_7_48),
    .I1(Write_Data_12_48),
    .I2(Write_Data_2_41),
    .I3(n1402_12) 
);
defparam n1402_s7.INIT=16'h007F;
  LUT3 n1402_s8 (
    .F(n1402_11),
    .I0(n421_8),
    .I1(n318_4),
    .I2(n1402_14) 
);
defparam n1402_s8.INIT=8'h07;
  LUT3 n1403_s4 (
    .F(n1403_7),
    .I0(BAH[4]),
    .I1(n1402_13),
    .I2(BAH[5]) 
);
defparam n1403_s4.INIT=8'h78;
  LUT2 n1404_s4 (
    .F(n1404_7),
    .I0(BAH[4]),
    .I1(n1402_13) 
);
defparam n1404_s4.INIT=4'h6;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(BAH[0]),
    .I1(BAH[2]),
    .I2(BAH[1]),
    .I3(BAH[3]) 
);
defparam n1405_s4.INIT=16'h7F80;
  LUT3 n1406_s4 (
    .F(n1406_7),
    .I0(BAH[0]),
    .I1(BAH[1]),
    .I2(BAH[2]) 
);
defparam n1406_s4.INIT=8'h78;
  LUT2 n1407_s4 (
    .F(n1407_7),
    .I0(BAH[0]),
    .I1(BAH[1]) 
);
defparam n1407_s4.INIT=4'h6;
  LUT4 n2280_s2 (
    .F(n2280_5),
    .I0(ALU_Op_11_8),
    .I1(n2280_6),
    .I2(IR[5]),
    .I3(IR[6]) 
);
defparam n2280_s2.INIT=16'hFCC5;
  LUT4 n1749_s2 (
    .F(n1749_5),
    .I0(Write_Data_12_48),
    .I1(n1749_6),
    .I2(IR[4]),
    .I3(n1749_9) 
);
defparam n1749_s2.INIT=16'h1000;
  LUT2 n589_s10 (
    .F(n589_14),
    .I0(n573_2),
    .I1(n899_1) 
);
defparam n589_s10.INIT=4'h8;
  LUT4 n596_s10 (
    .F(n596_14),
    .I0(n596_17),
    .I1(ALU_Op_Z_10_5),
    .I2(MCycle[2]),
    .I3(n596_22) 
);
defparam n596_s10.INIT=16'h007F;
  LUT4 n596_s12 (
    .F(n596_16),
    .I0(IR[5]),
    .I1(AD_7_11),
    .I2(n1352_11),
    .I3(PC_15_10) 
);
defparam n596_s12.INIT=16'h00BF;
  LUT4 n603_s7 (
    .F(n603_11),
    .I0(n907_1),
    .I1(PC_0[0]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam n603_s7.INIT=16'hACCC;
  LUT4 PC_7_s6 (
    .F(PC_7_11),
    .I0(PC_7_18),
    .I1(PC_7_14),
    .I2(Write_Data_5_48),
    .I3(Write_Data_4_39) 
);
defparam PC_7_s6.INIT=16'hE0EE;
  LUT4 PC_7_s7 (
    .F(PC_7_12),
    .I0(ALU_Op_Z_9_6),
    .I1(n2284_5),
    .I2(PC_7_15),
    .I3(Write_Data_5_48) 
);
defparam PC_7_s7.INIT=16'h8F00;
  LUT4 S_7_s6 (
    .F(S_7_11),
    .I0(ALU_Op_Z_9_7),
    .I1(IR[7]),
    .I2(ALU_Op_Z_3_5),
    .I3(LCycle_Z_2_6) 
);
defparam S_7_s6.INIT=16'h7F00;
  LUT3 S_7_s7 (
    .F(S_7_12),
    .I0(S_7_9),
    .I1(IR[0]),
    .I2(ALU_Op_Z_13_8) 
);
defparam S_7_s7.INIT=8'h70;
  LUT2 P_3_s5 (
    .F(P_3_8),
    .I0(IR[2]),
    .I1(IR[3]) 
);
defparam P_3_s5.INIT=4'h4;
  LUT3 AD_7_s6 (
    .F(AD_7_11),
    .I0(MCycle[0]),
    .I1(MCycle[2]),
    .I2(MCycle[1]) 
);
defparam AD_7_s6.INIT=8'h10;
  LUT4 AD_7_s7 (
    .F(AD_7_12),
    .I0(IR[0]),
    .I1(IR[3]),
    .I2(IR[2]),
    .I3(IR[4]) 
);
defparam AD_7_s7.INIT=16'h3002;
  LUT4 AD_7_s8 (
    .F(AD_7_13),
    .I0(MCycle[0]),
    .I1(MCycle[2]),
    .I2(MCycle[1]),
    .I3(IR[4]) 
);
defparam AD_7_s8.INIT=16'h1000;
  LUT3 DL_7_s7 (
    .F(DL_7_12),
    .I0(IR[0]),
    .I1(LCycle_Z_2_6),
    .I2(DL_7_17) 
);
defparam DL_7_s7.INIT=8'h80;
  LUT2 DL_7_s8 (
    .F(DL_7_13),
    .I0(IR[3]),
    .I1(IR[4]) 
);
defparam DL_7_s8.INIT=4'h4;
  LUT4 DL_7_s9 (
    .F(DL_7_14),
    .I0(DL_7_18),
    .I1(DL_7_19),
    .I2(IR[3]),
    .I3(IR[2]) 
);
defparam DL_7_s9.INIT=16'h0C0A;
  LUT4 DL_7_s10 (
    .F(DL_7_15),
    .I0(n1369_17),
    .I1(Write_Data_10_39),
    .I2(DL_7_20),
    .I3(n1352_11) 
);
defparam DL_7_s10.INIT=16'hF0BB;
  LUT4 DL_7_s11 (
    .F(DL_7_16),
    .I0(LCycle_Z_0_6),
    .I1(n331_19),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam DL_7_s11.INIT=16'h4F00;
  LUT4 BusA_7_s15 (
    .F(BusA_7_19),
    .I0(BusA_7_29),
    .I1(ALU_Op_Z_14_11),
    .I2(BusA_7_30),
    .I3(BusA_7_31) 
);
defparam BusA_7_s15.INIT=16'hEF00;
  LUT4 BusA_7_s16 (
    .F(BusA_7_20),
    .I0(BusA_7_29),
    .I1(BusA_7_32),
    .I2(BusA_7_27),
    .I3(P_3_8) 
);
defparam BusA_7_s16.INIT=16'h0700;
  LUT4 BusA_7_s17 (
    .F(BusA_7_21),
    .I0(BusA_7_33),
    .I1(BusA_7_29),
    .I2(BusA_7_34),
    .I3(IR[4]) 
);
defparam BusA_7_s17.INIT=16'h000D;
  LUT3 BusA_7_s18 (
    .F(BusA_7_22),
    .I0(BusA_7_35),
    .I1(BusA_7_36),
    .I2(BusA_7_86) 
);
defparam BusA_7_s18.INIT=8'hE0;
  LUT4 BusA_7_s19 (
    .F(BusA_7_23),
    .I0(BusA_7_35),
    .I1(BusA_7_38),
    .I2(BusA_7_39),
    .I3(BusA_7_72) 
);
defparam BusA_7_s19.INIT=16'h004F;
  LUT4 BusA_7_s20 (
    .F(BusA_7_24),
    .I0(X[7]),
    .I1(BusA_7_80),
    .I2(ABC[7]),
    .I3(ALU_Op_Z_2_7) 
);
defparam BusA_7_s20.INIT=16'h0777;
  LUT4 BusA_7_s21 (
    .F(BusA_7_25),
    .I0(BusA_7_42),
    .I1(ABC[7]),
    .I2(BusA_7_43),
    .I3(X[7]) 
);
defparam BusA_7_s21.INIT=16'h4F00;
  LUT4 BusA_7_s22 (
    .F(BusA_7_26),
    .I0(BusA_7_76),
    .I1(S[7]),
    .I2(Y[7]),
    .I3(BusA_7_45) 
);
defparam BusA_7_s22.INIT=16'h0BBB;
  LUT4 BusA_6_s13 (
    .F(BusA_6_17),
    .I0(X[6]),
    .I1(BusA_7_80),
    .I2(ABC[6]),
    .I3(ALU_Op_Z_2_7) 
);
defparam BusA_6_s13.INIT=16'h0777;
  LUT4 BusA_6_s14 (
    .F(BusA_6_18),
    .I0(BusA_7_42),
    .I1(ABC[6]),
    .I2(BusA_7_43),
    .I3(X[6]) 
);
defparam BusA_6_s14.INIT=16'h4F00;
  LUT4 BusA_6_s15 (
    .F(BusA_6_19),
    .I0(BusA_7_76),
    .I1(S_0[6]),
    .I2(Y[6]),
    .I3(BusA_7_45) 
);
defparam BusA_6_s15.INIT=16'h0BBB;
  LUT4 BusA_5_s13 (
    .F(BusA_5_17),
    .I0(X[5]),
    .I1(BusA_7_80),
    .I2(ABC[5]),
    .I3(ALU_Op_Z_2_7) 
);
defparam BusA_5_s13.INIT=16'h0777;
  LUT4 BusA_5_s14 (
    .F(BusA_5_18),
    .I0(BusA_7_42),
    .I1(ABC[5]),
    .I2(BusA_7_43),
    .I3(X[5]) 
);
defparam BusA_5_s14.INIT=16'h4F00;
  LUT4 BusA_5_s15 (
    .F(BusA_5_19),
    .I0(BusA_7_76),
    .I1(S_0[5]),
    .I2(Y[5]),
    .I3(BusA_7_45) 
);
defparam BusA_5_s15.INIT=16'h0BBB;
  LUT4 BusA_3_s13 (
    .F(BusA_3_17),
    .I0(X[3]),
    .I1(BusA_7_80),
    .I2(ABC[3]),
    .I3(ALU_Op_Z_2_7) 
);
defparam BusA_3_s13.INIT=16'h0777;
  LUT4 BusA_3_s14 (
    .F(BusA_3_18),
    .I0(BusA_7_42),
    .I1(ABC[3]),
    .I2(BusA_7_43),
    .I3(X[3]) 
);
defparam BusA_3_s14.INIT=16'h4F00;
  LUT4 BusA_3_s15 (
    .F(BusA_3_19),
    .I0(BusA_7_76),
    .I1(S_0[3]),
    .I2(Y[3]),
    .I3(BusA_7_45) 
);
defparam BusA_3_s15.INIT=16'h0BBB;
  LUT4 BusA_2_s13 (
    .F(BusA_2_17),
    .I0(X[2]),
    .I1(BusA_7_80),
    .I2(ABC[2]),
    .I3(ALU_Op_Z_2_7) 
);
defparam BusA_2_s13.INIT=16'h0777;
  LUT4 BusA_2_s14 (
    .F(BusA_2_18),
    .I0(BusA_7_42),
    .I1(ABC[2]),
    .I2(BusA_7_43),
    .I3(X[2]) 
);
defparam BusA_2_s14.INIT=16'h4F00;
  LUT4 BusA_2_s15 (
    .F(BusA_2_19),
    .I0(BusA_7_76),
    .I1(S_0[2]),
    .I2(Y[2]),
    .I3(BusA_7_45) 
);
defparam BusA_2_s15.INIT=16'h0BBB;
  LUT4 BusA_1_s13 (
    .F(BusA_1_17),
    .I0(X[1]),
    .I1(BusA_7_80),
    .I2(ABC[1]),
    .I3(ALU_Op_Z_2_7) 
);
defparam BusA_1_s13.INIT=16'h0777;
  LUT4 BusA_1_s14 (
    .F(BusA_1_18),
    .I0(BusA_7_42),
    .I1(ABC[1]),
    .I2(BusA_7_43),
    .I3(X[1]) 
);
defparam BusA_1_s14.INIT=16'h4F00;
  LUT4 BusA_1_s15 (
    .F(BusA_1_19),
    .I0(BusA_7_76),
    .I1(S_0[1]),
    .I2(Y[1]),
    .I3(BusA_7_45) 
);
defparam BusA_1_s15.INIT=16'h0BBB;
  LUT4 cpu_dout_7_s3 (
    .F(cpu_dout_7_7),
    .I0(BusB_r[7]),
    .I1(Write_Data_r[3]),
    .I2(Write_Data_r[4]),
    .I3(X[7]) 
);
defparam cpu_dout_7_s3.INIT=16'hF800;
  LUT4 cpu_dout_7_s4 (
    .F(cpu_dout_7_8),
    .I0(Write_Data_r[1]),
    .I1(Y[7]),
    .I2(X[7]),
    .I3(Write_Data_r[2]) 
);
defparam cpu_dout_7_s4.INIT=16'h0777;
  LUT4 cpu_dout_7_s5 (
    .F(cpu_dout_7_9),
    .I0(PC_0[15]),
    .I1(Write_Data_r[5]),
    .I2(X[7]),
    .I3(Write_Data_r[10]) 
);
defparam cpu_dout_7_s5.INIT=16'h0777;
  LUT4 cpu_dout_7_s6 (
    .F(cpu_dout_7_10),
    .I0(Write_Data_r[7]),
    .I1(P[7]),
    .I2(PC_0[7]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_7_s6.INIT=16'h0777;
  LUT4 cpu_dout_6_s2 (
    .F(cpu_dout_6_6),
    .I0(BusB_r[6]),
    .I1(Write_Data_r[3]),
    .I2(Write_Data_r[4]),
    .I3(ABC[6]) 
);
defparam cpu_dout_6_s2.INIT=16'hF800;
  LUT3 cpu_dout_6_s3 (
    .F(cpu_dout_6_7),
    .I0(BusB_r[6]),
    .I1(Y[6]),
    .I2(Write_Data_r[1]) 
);
defparam cpu_dout_6_s3.INIT=8'h80;
  LUT4 cpu_dout_6_s4 (
    .F(cpu_dout_6_8),
    .I0(Write_Data_r[7]),
    .I1(P[6]),
    .I2(Y[6]),
    .I3(Write_Data_r[9]) 
);
defparam cpu_dout_6_s4.INIT=16'h0777;
  LUT4 cpu_dout_6_s5 (
    .F(cpu_dout_6_9),
    .I0(ABC[6]),
    .I1(Write_Data_r[11]),
    .I2(PC_0[6]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_6_s5.INIT=16'h0777;
  LUT4 cpu_dout_6_s6 (
    .F(cpu_dout_6_10),
    .I0(Write_Data_r[5]),
    .I1(PC[14]),
    .I2(DL[6]),
    .I3(Write_Data_r[12]) 
);
defparam cpu_dout_6_s6.INIT=16'h0777;
  LUT3 cpu_dout_5_s3 (
    .F(cpu_dout_5_7),
    .I0(Write_Data_r[3]),
    .I1(BusB_r[5]),
    .I2(Write_Data_r[4]) 
);
defparam cpu_dout_5_s3.INIT=8'h07;
  LUT4 cpu_dout_5_s4 (
    .F(cpu_dout_5_8),
    .I0(Write_Data_r[5]),
    .I1(PC[13]),
    .I2(X[5]),
    .I3(Write_Data_r[10]) 
);
defparam cpu_dout_5_s4.INIT=16'h0777;
  LUT4 cpu_dout_5_s5 (
    .F(cpu_dout_5_9),
    .I0(Write_Data_r[12]),
    .I1(DL[5]),
    .I2(cpu_dout_5_10),
    .I3(cpu_dout_5_11) 
);
defparam cpu_dout_5_s5.INIT=16'h0700;
  LUT4 cpu_dout_4_s2 (
    .F(cpu_dout_4_6),
    .I0(BusB_r[4]),
    .I1(Write_Data_r[2]),
    .I2(Write_Data_r[10]),
    .I3(X[4]) 
);
defparam cpu_dout_4_s2.INIT=16'hF800;
  LUT4 cpu_dout_4_s3 (
    .F(cpu_dout_4_7),
    .I0(Write_Data_r[1]),
    .I1(BusB_r[4]),
    .I2(Write_Data_r[9]),
    .I3(Y[4]) 
);
defparam cpu_dout_4_s3.INIT=16'hF800;
  LUT4 cpu_dout_4_s4 (
    .F(cpu_dout_4_8),
    .I0(Write_Data_r[5]),
    .I1(PC[12]),
    .I2(DL[4]),
    .I3(Write_Data_r[12]) 
);
defparam cpu_dout_4_s4.INIT=16'h0777;
  LUT4 cpu_dout_4_s5 (
    .F(cpu_dout_4_9),
    .I0(cpu_dout_5_10),
    .I1(n377_7),
    .I2(PC_0[4]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_4_s5.INIT=16'h0777;
  LUT4 cpu_dout_3_s2 (
    .F(cpu_dout_3_6),
    .I0(Write_Data_r[1]),
    .I1(BusB_r[3]),
    .I2(Write_Data_r[9]),
    .I3(Y[3]) 
);
defparam cpu_dout_3_s2.INIT=16'hF800;
  LUT4 cpu_dout_3_s3 (
    .F(cpu_dout_3_7),
    .I0(BusB_r[3]),
    .I1(Write_Data_r[2]),
    .I2(Write_Data_r[10]),
    .I3(X[3]) 
);
defparam cpu_dout_3_s3.INIT=16'hF800;
  LUT4 cpu_dout_3_s4 (
    .F(cpu_dout_3_8),
    .I0(Write_Data_r[5]),
    .I1(PC[11]),
    .I2(P_Out[3]),
    .I3(Write_Data_r[7]) 
);
defparam cpu_dout_3_s4.INIT=16'h0777;
  LUT4 cpu_dout_3_s5 (
    .F(cpu_dout_3_9),
    .I0(DL[3]),
    .I1(Write_Data_r[12]),
    .I2(PC_0[3]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_3_s5.INIT=16'h0777;
  LUT4 cpu_dout_2_s3 (
    .F(cpu_dout_2_7),
    .I0(ABC[2]),
    .I1(Write_Data_r[3]),
    .I2(Write_Data_r[2]),
    .I3(BusB_r[2]) 
);
defparam cpu_dout_2_s3.INIT=16'hF800;
  LUT4 cpu_dout_2_s4 (
    .F(cpu_dout_2_8),
    .I0(Write_Data_r[1]),
    .I1(BusB_r[2]),
    .I2(Write_Data_r[9]),
    .I3(Y[2]) 
);
defparam cpu_dout_2_s4.INIT=16'hF800;
  LUT4 cpu_dout_2_s5 (
    .F(cpu_dout_2_9),
    .I0(DL[2]),
    .I1(Write_Data_r[12]),
    .I2(PC_0[2]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_2_s5.INIT=16'h0777;
  LUT3 cpu_dout_1_s3 (
    .F(cpu_dout_1_7),
    .I0(Write_Data_r[3]),
    .I1(BusB_r[1]),
    .I2(Write_Data_r[4]) 
);
defparam cpu_dout_1_s3.INIT=8'h07;
  LUT2 cpu_dout_1_s4 (
    .F(cpu_dout_1_8),
    .I0(ABC[1]),
    .I1(Write_Data_r[11]) 
);
defparam cpu_dout_1_s4.INIT=4'h8;
  LUT4 cpu_dout_1_s5 (
    .F(cpu_dout_1_9),
    .I0(Write_Data_r[7]),
    .I1(P[1]),
    .I2(Y[1]),
    .I3(Write_Data_r[9]) 
);
defparam cpu_dout_1_s5.INIT=16'h0777;
  LUT4 cpu_dout_1_s6 (
    .F(cpu_dout_1_10),
    .I0(DL[1]),
    .I1(Write_Data_r[12]),
    .I2(PC_0[1]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_1_s6.INIT=16'h0777;
  LUT4 cpu_dout_1_s7 (
    .F(cpu_dout_1_11),
    .I0(Write_Data_r[5]),
    .I1(PC[9]),
    .I2(X[1]),
    .I3(Write_Data_r[10]) 
);
defparam cpu_dout_1_s7.INIT=16'h0777;
  LUT3 cpu_dout_0_s3 (
    .F(cpu_dout_0_7),
    .I0(Write_Data_r[3]),
    .I1(BusB_r[0]),
    .I2(Write_Data_r[4]) 
);
defparam cpu_dout_0_s3.INIT=8'h07;
  LUT2 cpu_dout_0_s4 (
    .F(cpu_dout_0_8),
    .I0(ABC[0]),
    .I1(Write_Data_r[11]) 
);
defparam cpu_dout_0_s4.INIT=4'h8;
  LUT4 cpu_dout_0_s5 (
    .F(cpu_dout_0_9),
    .I0(P[0]),
    .I1(Write_Data_r[7]),
    .I2(PC_0[0]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_0_s5.INIT=16'h0777;
  LUT4 cpu_dout_0_s6 (
    .F(cpu_dout_0_10),
    .I0(Write_Data_r[5]),
    .I1(PC[8]),
    .I2(DL[0]),
    .I3(Write_Data_r[12]) 
);
defparam cpu_dout_0_s6.INIT=16'h0777;
  LUT4 cpu_dout_0_s7 (
    .F(cpu_dout_0_11),
    .I0(Write_Data_r[9]),
    .I1(Y[0]),
    .I2(X[0]),
    .I3(Write_Data_r[10]) 
);
defparam cpu_dout_0_s7.INIT=16'h0777;
  LUT3 BusA_4_s15 (
    .F(BusA_4_19),
    .I0(BusA_7_38),
    .I1(BusA_7_35),
    .I2(BusA_7_39) 
);
defparam BusA_4_s15.INIT=8'hD0;
  LUT4 BusA_4_s16 (
    .F(BusA_4_20),
    .I0(X[4]),
    .I1(BusA_7_80),
    .I2(BusA_4_25),
    .I3(ABC[4]) 
);
defparam BusA_4_s16.INIT=16'hF800;
  LUT4 BusA_4_s17 (
    .F(BusA_4_21),
    .I0(BusA_7_42),
    .I1(ABC[4]),
    .I2(BusA_7_43),
    .I3(X[4]) 
);
defparam BusA_4_s17.INIT=16'h4F00;
  LUT4 BusA_4_s18 (
    .F(BusA_4_22),
    .I0(BusA_7_76),
    .I1(S_0[4]),
    .I2(Y[4]),
    .I3(BusA_7_45) 
);
defparam BusA_4_s18.INIT=16'h0BBB;
  LUT4 BusA_0_s15 (
    .F(BusA_0_19),
    .I0(X[0]),
    .I1(BusA_7_80),
    .I2(BusA_4_25),
    .I3(ABC[0]) 
);
defparam BusA_0_s15.INIT=16'hF800;
  LUT4 BusA_0_s16 (
    .F(BusA_0_20),
    .I0(BusA_7_42),
    .I1(ABC[0]),
    .I2(BusA_7_43),
    .I3(X[0]) 
);
defparam BusA_0_s16.INIT=16'h4F00;
  LUT4 BusA_0_s17 (
    .F(BusA_0_21),
    .I0(Y[0]),
    .I1(BusA_7_45),
    .I2(BusA_7_76),
    .I3(S_0[0]) 
);
defparam BusA_0_s17.INIT=16'h7077;
  LUT3 n994_s5 (
    .F(n994_9),
    .I0(ALU_Op_r[4]),
    .I1(ALU_Op_r[5]),
    .I2(ALU_Q_4_8) 
);
defparam n994_s5.INIT=8'h01;
  LUT4 n994_s6 (
    .F(n994_10),
    .I0(ALU_Op_r[17]),
    .I1(n994_12),
    .I2(ALU_Q_1_10),
    .I3(n994_13) 
);
defparam n994_s6.INIT=16'h4000;
  LUT4 n994_s7 (
    .F(n994_11),
    .I0(ALU_Op_r[3]),
    .I1(ALU_Q_6_7),
    .I2(ALU_Q_5_4),
    .I3(n994_14) 
);
defparam n994_s7.INIT=16'hD700;
  LUT4 n422_s5 (
    .F(n422_9),
    .I0(MCycle[0]),
    .I1(MCycle[2]),
    .I2(n422_20),
    .I3(n421_8) 
);
defparam n422_s5.INIT=16'hF400;
  LUT4 n422_s6 (
    .F(n422_10),
    .I0(n422_14),
    .I1(n127_13),
    .I2(ALU_Op_Z_10_5),
    .I3(LCycle_Z_2_13) 
);
defparam n422_s6.INIT=16'hC500;
  LUT3 n422_s7 (
    .F(n422_11),
    .I0(n422_22),
    .I1(n422_20),
    .I2(n1352_14) 
);
defparam n422_s7.INIT=8'hD0;
  LUT3 n422_s8 (
    .F(n422_12),
    .I0(n422_16),
    .I1(IR[2]),
    .I2(IR[4]) 
);
defparam n422_s8.INIT=8'h07;
  LUT4 n421_s6 (
    .F(n421_10),
    .I0(n422_16),
    .I1(Write_Data_10_39),
    .I2(n421_12),
    .I3(n421_13) 
);
defparam n421_s6.INIT=16'h0007;
  LUT4 n421_s7 (
    .F(n421_11),
    .I0(n421_7),
    .I1(n318_4),
    .I2(n421_14),
    .I3(n422_11) 
);
defparam n421_s7.INIT=16'h001F;
  LUT4 n331_s7 (
    .F(n331_10),
    .I0(Write_Data_12_48),
    .I1(LCycle_Z_2_6),
    .I2(MCycle[0]),
    .I3(Write_Data_6_49) 
);
defparam n331_s7.INIT=16'hCA00;
  LUT4 n331_s9 (
    .F(n331_12),
    .I0(Write_Data_5_48),
    .I1(Write_Data_12_48),
    .I2(Write_Data_6_49),
    .I3(LCycle_Z_2_6) 
);
defparam n331_s9.INIT=16'h0777;
  LUT3 n331_s10 (
    .F(n331_13),
    .I0(Write_Data_7_48),
    .I1(Write_Data_12_48),
    .I2(n422_20) 
);
defparam n331_s10.INIT=8'h07;
  LUT3 n331_s11 (
    .F(n331_14),
    .I0(DL_7_17),
    .I1(n331_13),
    .I2(n331_17) 
);
defparam n331_s11.INIT=8'hB0;
  LUT4 n451_s8 (
    .F(n451_11),
    .I0(BAH_6_15),
    .I1(Write_Data_7_50),
    .I2(ALU_Op_Z_9_6),
    .I3(n2284_5) 
);
defparam n451_s8.INIT=16'h4000;
  LUT3 n985_s8 (
    .F(n985_11),
    .I0(ALU_Op_r[15]),
    .I1(ALU_Op_r[6]),
    .I2(ALU_Op_r[14]) 
);
defparam n985_s8.INIT=8'h01;
  LUT3 n985_s9 (
    .F(n985_12),
    .I0(ALU_Op_r[11]),
    .I1(ALU_Op_r[1]),
    .I2(ALU_Op_r[12]) 
);
defparam n985_s9.INIT=8'h01;
  LUT2 n985_s10 (
    .F(n985_13),
    .I0(ALU_Op_r[14]),
    .I1(P[7]) 
);
defparam n985_s10.INIT=4'h8;
  LUT4 n985_s11 (
    .F(n985_14),
    .I0(BusB[7]),
    .I1(ALU_Op_r[6]),
    .I2(ADC_N_2),
    .I3(ALU_Op_r[15]) 
);
defparam n985_s11.INIT=16'h0777;
  LUT2 n985_s12 (
    .F(n985_15),
    .I0(IR[0]),
    .I1(IR[6]) 
);
defparam n985_s12.INIT=4'h4;
  LUT4 n985_s13 (
    .F(n985_16),
    .I0(IR[0]),
    .I1(IR[1]),
    .I2(IR[4]),
    .I3(IR[7]) 
);
defparam n985_s13.INIT=16'h0001;
  LUT4 n991_s9 (
    .F(n991_12),
    .I0(ALU_Q_6_7),
    .I1(ALU_Q_5_4),
    .I2(ALU_Q_7_26),
    .I3(ALU_Q_3_23) 
);
defparam n991_s9.INIT=16'h1000;
  LUT4 n991_s10 (
    .F(n991_13),
    .I0(SBX_Q[4]),
    .I1(SBX_Q[5]),
    .I2(SBX_Q[6]),
    .I3(SBC_N_2) 
);
defparam n991_s10.INIT=16'h0001;
  LUT4 n991_s11 (
    .F(n991_14),
    .I0(AL[1]),
    .I1(SBX_Q[1]),
    .I2(SBX_Q[2]),
    .I3(SBX_Q[3]) 
);
defparam n991_s11.INIT=16'h0001;
  LUT4 n991_s12 (
    .F(n991_15),
    .I0(n991_16),
    .I1(n991_17),
    .I2(ALU_Op_r[14]),
    .I3(P[1]) 
);
defparam n991_s12.INIT=16'h0777;
  LUT3 n1000_s7 (
    .F(n1000_10),
    .I0(n1000_13),
    .I1(ADC_N_2),
    .I2(n34_6) 
);
defparam n1000_s7.INIT=8'h07;
  LUT4 n1000_s8 (
    .F(n1000_11),
    .I0(ALU_Q_7_8),
    .I1(ALU_Op_r[3]),
    .I2(ALU_Q_3_15),
    .I3(BusA_r[7]) 
);
defparam n1000_s8.INIT=16'hB0BB;
  LUT4 n1000_s9 (
    .F(n1000_12),
    .I0(n994_9),
    .I1(n1000_14),
    .I2(P[0]),
    .I3(n1000_15) 
);
defparam n1000_s9.INIT=16'h8F00;
  LUT4 n2284_s4 (
    .F(n2284_7),
    .I0(IR[1]),
    .I1(IR[3]),
    .I2(LCycle_Z_0_6),
    .I3(MCycle[2]) 
);
defparam n2284_s4.INIT=16'h001F;
  LUT2 n1327_s6 (
    .F(n1327_9),
    .I0(IR[2]),
    .I1(IR[4]) 
);
defparam n1327_s6.INIT=4'h8;
  LUT4 n1352_s8 (
    .F(n1352_11),
    .I0(IR[4]),
    .I1(ALU_Op_Z_14_4),
    .I2(ALU_Op_Z_7_5),
    .I3(Write_Data_10_39) 
);
defparam n1352_s8.INIT=16'h4000;
  LUT2 n1369_s5 (
    .F(n1369_8),
    .I0(n331_19),
    .I1(IR[3]) 
);
defparam n1369_s5.INIT=4'h4;
  LUT3 n1369_s6 (
    .F(n1369_9),
    .I0(LCycle_Z_1_20),
    .I1(LCycle_Z_0_12),
    .I2(DL_7_17) 
);
defparam n1369_s6.INIT=8'h40;
  LUT4 n1369_s7 (
    .F(n1369_10),
    .I0(IR[3]),
    .I1(n1369_13),
    .I2(IR[4]),
    .I3(IR[2]) 
);
defparam n1369_s7.INIT=16'hF0BB;
  LUT4 n1402_s9 (
    .F(n1402_12),
    .I0(n1749_6),
    .I1(IR[4]),
    .I2(IR[0]),
    .I3(Write_Data_10_43) 
);
defparam n1402_s9.INIT=16'h4000;
  LUT4 n1402_s10 (
    .F(n1402_13),
    .I0(BAH[0]),
    .I1(BAH[3]),
    .I2(BAH[2]),
    .I3(BAH[1]) 
);
defparam n1402_s10.INIT=16'h8000;
  LUT4 n1402_s11 (
    .F(n1402_14),
    .I0(n1352_11),
    .I1(IR[5]),
    .I2(Write_Data_10_39),
    .I3(AD_7_11) 
);
defparam n1402_s11.INIT=16'hD000;
  LUT3 n2280_s3 (
    .F(n2280_6),
    .I0(IR[6]),
    .I1(IR[2]),
    .I2(IR[4]) 
);
defparam n2280_s3.INIT=8'hB0;
  LUT4 n1749_s3 (
    .F(n1749_6),
    .I0(IR[2]),
    .I1(n318_4),
    .I2(Write_Data_7_48),
    .I3(IR[3]) 
);
defparam n1749_s3.INIT=16'h0FBB;
  LUT2 n596_s13 (
    .F(n596_17),
    .I0(MCycle[0]),
    .I1(MCycle[1]) 
);
defparam n596_s13.INIT=4'h4;
  LUT4 PC_7_s9 (
    .F(PC_7_14),
    .I0(n1352_11),
    .I1(MCycle[0]),
    .I2(MCycle[1]),
    .I3(PC_7_16) 
);
defparam PC_7_s9.INIT=16'h1C00;
  LUT3 PC_7_s10 (
    .F(PC_7_15),
    .I0(IR[7]),
    .I1(IR[3]),
    .I2(IR[0]) 
);
defparam PC_7_s10.INIT=8'h0D;
  LUT3 DL_7_s12 (
    .F(DL_7_17),
    .I0(MCycle[1]),
    .I1(MCycle[0]),
    .I2(MCycle[2]) 
);
defparam DL_7_s12.INIT=8'h40;
  LUT4 DL_7_s13 (
    .F(DL_7_18),
    .I0(Write_Data_6_51),
    .I1(Write_Data_5_48),
    .I2(DL_7_21),
    .I3(DL_7_22) 
);
defparam DL_7_s13.INIT=16'h0700;
  LUT3 DL_7_s14 (
    .F(DL_7_19),
    .I0(LCycle_Z_2_6),
    .I1(AD_7_11),
    .I2(ALU_Op_Z_14_14) 
);
defparam DL_7_s14.INIT=8'h07;
  LUT4 DL_7_s15 (
    .F(DL_7_20),
    .I0(IR[5]),
    .I1(MCycle[1]),
    .I2(MCycle[2]),
    .I3(MCycle[0]) 
);
defparam DL_7_s15.INIT=16'h0B00;
  LUT4 BusA_7_s23 (
    .F(BusA_7_27),
    .I0(BusA_7_46),
    .I1(BusA_7_29),
    .I2(BusA_7_68),
    .I3(IR[0]) 
);
defparam BusA_7_s23.INIT=16'h00F4;
  LUT4 BusA_7_s25 (
    .F(BusA_7_29),
    .I0(ALU_Op_11_9),
    .I1(ALU_Op_Z_14_4),
    .I2(S_7_11),
    .I3(BusA_7_48) 
);
defparam BusA_7_s25.INIT=16'h0007;
  LUT4 BusA_7_s26 (
    .F(BusA_7_30),
    .I0(DL_7_12),
    .I1(IR[2]),
    .I2(ALU_Op_Z_14_16),
    .I3(IR[3]) 
);
defparam BusA_7_s26.INIT=16'h0F77;
  LUT4 BusA_7_s27 (
    .F(BusA_7_31),
    .I0(Write_Data_10_39),
    .I1(AD_7_11),
    .I2(n1352_16),
    .I3(IR[4]) 
);
defparam BusA_7_s27.INIT=16'h0700;
  LUT4 BusA_7_s28 (
    .F(BusA_7_32),
    .I0(IR[5]),
    .I1(ALU_Op_11_9),
    .I2(IR[1]),
    .I3(IR[0]) 
);
defparam BusA_7_s28.INIT=16'h8F00;
  LUT4 BusA_7_s29 (
    .F(BusA_7_33),
    .I0(ALU_Op_Z_14_14),
    .I1(DL_7_12),
    .I2(IR[3]),
    .I3(IR[2]) 
);
defparam BusA_7_s29.INIT=16'h3500;
  LUT3 BusA_7_s30 (
    .F(BusA_7_34),
    .I0(BusA_7_29),
    .I1(BusA_7_46),
    .I2(BusA_7_49) 
);
defparam BusA_7_s30.INIT=8'hD0;
  LUT4 BusA_7_s31 (
    .F(BusA_7_35),
    .I0(BusA_7_46),
    .I1(S_7_14),
    .I2(n2248_7),
    .I3(BusA_7_50) 
);
defparam BusA_7_s31.INIT=16'h0B00;
  LUT4 BusA_7_s32 (
    .F(BusA_7_36),
    .I0(ALU_Op_Z_14_14),
    .I1(IR[2]),
    .I2(BusA_7_51),
    .I3(S_7_14) 
);
defparam BusA_7_s32.INIT=16'h004F;
  LUT4 BusA_7_s34 (
    .F(BusA_7_38),
    .I0(n596_17),
    .I1(S_7_14),
    .I2(IR[0]),
    .I3(P_3_8) 
);
defparam BusA_7_s34.INIT=16'hEF00;
  LUT4 BusA_7_s35 (
    .F(BusA_7_39),
    .I0(S_7_14),
    .I1(BusA_7_52),
    .I2(LCycle_Z_0_7),
    .I3(BusA_7_53) 
);
defparam BusA_7_s35.INIT=16'h00F4;
  LUT2 BusA_7_s38 (
    .F(BusA_7_42),
    .I0(BusA_7_74),
    .I1(ALU_Op_Z[1]) 
);
defparam BusA_7_s38.INIT=4'h1;
  LUT4 BusA_7_s39 (
    .F(BusA_7_43),
    .I0(IR[7]),
    .I1(BusA_7_55),
    .I2(ALU_Op_Z_13_6),
    .I3(BusA_7_56) 
);
defparam BusA_7_s39.INIT=16'hF077;
  LUT3 BusA_7_s41 (
    .F(BusA_7_45),
    .I0(BusA_7_84),
    .I1(BusA_7_59),
    .I2(BAL_8_9) 
);
defparam BusA_7_s41.INIT=8'h23;
  LUT2 cpu_dout_5_s6 (
    .F(cpu_dout_5_10),
    .I0(Write_Data_r[7]),
    .I1(P[5]) 
);
defparam cpu_dout_5_s6.INIT=4'h8;
  LUT4 cpu_dout_5_s7 (
    .F(cpu_dout_5_11),
    .I0(ABC[5]),
    .I1(Write_Data_r[11]),
    .I2(PC_0[5]),
    .I3(Write_Data_r[6]) 
);
defparam cpu_dout_5_s7.INIT=16'h0777;
  LUT4 n994_s8 (
    .F(n994_12),
    .I0(ALU_Op_r[9]),
    .I1(ALU_Op_r[10]),
    .I2(ALU_Op_r[16]),
    .I3(ALU_Op_r[18]) 
);
defparam n994_s8.INIT=16'h0001;
  LUT2 n994_s9 (
    .F(n994_13),
    .I0(ALU_Op_r[1]),
    .I1(ALU_Op_r[12]) 
);
defparam n994_s9.INIT=4'h1;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(ALU_Op_r[6]),
    .I1(BusB[6]),
    .I2(n994_15),
    .I3(n994_16) 
);
defparam n994_s10.INIT=16'h0007;
  LUT3 n422_s10 (
    .F(n422_14),
    .I0(n318_4),
    .I1(IR[5]),
    .I2(n421_7) 
);
defparam n422_s10.INIT=8'h0D;
  LUT4 n422_s12 (
    .F(n422_16),
    .I0(AD_7_11),
    .I1(n422_18),
    .I2(LCycle_Z_2_6),
    .I3(n1352_11) 
);
defparam n422_s12.INIT=16'h333A;
  LUT4 n421_s8 (
    .F(n421_12),
    .I0(n2284_5),
    .I1(Write_Data_7_50),
    .I2(ALU_Op_Z_10_5),
    .I3(n422_17) 
);
defparam n421_s8.INIT=16'h8000;
  LUT4 n421_s9 (
    .F(n421_13),
    .I0(LCycle_Z_2_6),
    .I1(MCycle[1]),
    .I2(n421_7),
    .I3(Write_Data_4_39) 
);
defparam n421_s9.INIT=16'hB000;
  LUT4 n421_s10 (
    .F(n421_14),
    .I0(LCycle_Z_2_6),
    .I1(MCycle[0]),
    .I2(MCycle[1]),
    .I3(Write_Data_4_39) 
);
defparam n421_s10.INIT=16'hBE00;
  LUT4 n991_s13 (
    .F(n991_16),
    .I0(n13_1),
    .I1(n12_1),
    .I2(n11_1),
    .I3(ALU_Op_r[15]) 
);
defparam n991_s13.INIT=16'h0100;
  LUT4 n991_s14 (
    .F(n991_17),
    .I0(AL_2[1]),
    .I1(n5_2),
    .I2(n14_1),
    .I3(C_4) 
);
defparam n991_s14.INIT=16'h0100;
  LUT3 n1000_s10 (
    .F(n1000_13),
    .I0(n37_2),
    .I1(n36_2),
    .I2(P_Out[3]) 
);
defparam n1000_s10.INIT=8'hE0;
  LUT4 n1000_s11 (
    .F(n1000_14),
    .I0(ALU_Op_r[17]),
    .I1(ALU_Op_r[6]),
    .I2(ALU_Op_r[16]),
    .I3(ALU_Op_r[18]) 
);
defparam n1000_s11.INIT=16'h0001;
  LUT4 n1000_s12 (
    .F(n1000_15),
    .I0(n985_12),
    .I1(SBC_C_10),
    .I2(ALU_Q_1_10),
    .I3(BusA_r[0]) 
);
defparam n1000_s12.INIT=16'hB0BB;
  LUT2 PC_7_s11 (
    .F(PC_7_16),
    .I0(MCycle[2]),
    .I1(IR[2]) 
);
defparam PC_7_s11.INIT=4'h4;
  LUT4 DL_7_s16 (
    .F(DL_7_21),
    .I0(Write_Data_6_49),
    .I1(n454_13),
    .I2(n421_12),
    .I3(MCycle[0]) 
);
defparam DL_7_s16.INIT=16'hF800;
  LUT3 DL_7_s17 (
    .F(DL_7_22),
    .I0(n985_8),
    .I1(n318_4),
    .I2(DL_7_12) 
);
defparam DL_7_s17.INIT=8'h07;
  LUT4 BusA_7_s42 (
    .F(BusA_7_46),
    .I0(n985_9),
    .I1(IR[5]),
    .I2(n985_8),
    .I3(Write_Data_7_48) 
);
defparam BusA_7_s42.INIT=16'hF400;
  LUT4 BusA_7_s44 (
    .F(BusA_7_48),
    .I0(IR[5]),
    .I1(S_7_9),
    .I2(IR[0]),
    .I3(ALU_Op_Z_14_10) 
);
defparam BusA_7_s44.INIT=16'hEF00;
  LUT3 BusA_7_s45 (
    .F(BusA_7_49),
    .I0(IR[2]),
    .I1(IR[3]),
    .I2(BusA_7_61) 
);
defparam BusA_7_s45.INIT=8'h01;
  LUT3 BusA_7_s46 (
    .F(BusA_7_50),
    .I0(BusA_7_62),
    .I1(BusA_7_57),
    .I2(BusA_7_63) 
);
defparam BusA_7_s46.INIT=8'h10;
  LUT4 BusA_7_s47 (
    .F(BusA_7_51),
    .I0(BusA_7_61),
    .I1(BusA_7_32),
    .I2(IR[2]),
    .I3(IR[3]) 
);
defparam BusA_7_s47.INIT=16'h03FA;
  LUT4 BusA_7_s48 (
    .F(BusA_7_52),
    .I0(DL_7_12),
    .I1(IR[2]),
    .I2(ALU_Op_Z_14_11),
    .I3(IR[4]) 
);
defparam BusA_7_s48.INIT=16'h0700;
  LUT4 BusA_7_s49 (
    .F(BusA_7_53),
    .I0(S_7_11),
    .I1(S_7_12),
    .I2(BusA_7_64),
    .I3(Write_Data_10_39) 
);
defparam BusA_7_s49.INIT=16'hF100;
  LUT4 BusA_7_s51 (
    .F(BusA_7_55),
    .I0(IR[0]),
    .I1(IR[1]),
    .I2(IR[5]),
    .I3(IR[6]) 
);
defparam BusA_7_s51.INIT=16'h1004;
  LUT4 BusA_7_s52 (
    .F(BusA_7_56),
    .I0(n1327_9),
    .I1(AD_7_11),
    .I2(BusA_7_62),
    .I3(DL_7_13) 
);
defparam BusA_7_s52.INIT=16'h00F8;
  LUT4 BusA_7_s53 (
    .F(BusA_7_57),
    .I0(Write_Data_10_41),
    .I1(S_7_9),
    .I2(Write_Data_5_48),
    .I3(BusA_7_65) 
);
defparam BusA_7_s53.INIT=16'h4000;
  LUT4 BusA_7_s55 (
    .F(BusA_7_59),
    .I0(ALU_Op_Z_13_6),
    .I1(AD_7_11),
    .I2(Write_Data_10_39),
    .I3(IR[4]) 
);
defparam BusA_7_s55.INIT=16'h4000;
  LUT4 n994_s11 (
    .F(n994_15),
    .I0(ADC_N_2),
    .I1(BusA_r[7]),
    .I2(BusB[7]),
    .I3(ALU_Op_r[15]) 
);
defparam n994_s11.INIT=16'h4200;
  LUT4 n994_s12 (
    .F(n994_16),
    .I0(BusA_r[7]),
    .I1(BusB[7]),
    .I2(SBC_N_2),
    .I3(ALU_Op_r[11]) 
);
defparam n994_s12.INIT=16'h4200;
  LUT2 n422_s13 (
    .F(n422_17),
    .I0(MCycle[1]),
    .I1(MCycle[2]) 
);
defparam n422_s13.INIT=4'h4;
  LUT4 n422_s14 (
    .F(n422_18),
    .I0(n318_4),
    .I1(IR[5]),
    .I2(Write_Data_6_49),
    .I3(ALU_Op_Z_14_4) 
);
defparam n422_s14.INIT=16'h3F05;
  LUT4 BusA_7_s57 (
    .F(BusA_7_61),
    .I0(MCycle[0]),
    .I1(MCycle[1]),
    .I2(MCycle[2]),
    .I3(IR[0]) 
);
defparam BusA_7_s57.INIT=16'h8000;
  LUT4 BusA_7_s58 (
    .F(BusA_7_62),
    .I0(IR[1]),
    .I1(ALU_Op_11_8),
    .I2(ALU_Op_Z_12_5),
    .I3(BusA_7_66) 
);
defparam BusA_7_s58.INIT=16'h8000;
  LUT4 BusA_7_s59 (
    .F(BusA_7_63),
    .I0(ALU_Op_11_8),
    .I1(Write_Data_5_48),
    .I2(ALU_Op_Z_13_8),
    .I3(IR[0]) 
);
defparam BusA_7_s59.INIT=16'h007F;
  LUT4 BusA_7_s60 (
    .F(BusA_7_64),
    .I0(IR[0]),
    .I1(LCycle_Z_2_6),
    .I2(MCycle[2]),
    .I3(n596_17) 
);
defparam BusA_7_s60.INIT=16'h8F00;
  LUT2 BusA_7_s61 (
    .F(BusA_7_65),
    .I0(IR[0]),
    .I1(IR[6]) 
);
defparam BusA_7_s61.INIT=4'h1;
  LUT4 BusA_7_s62 (
    .F(BusA_7_66),
    .I0(MCycle[1]),
    .I1(MCycle[2]),
    .I2(IR[0]),
    .I3(MCycle[0]) 
);
defparam BusA_7_s62.INIT=16'h0100;
  LUT4 BusA_7_s63 (
    .F(BusA_7_68),
    .I0(Write_Data_5_48),
    .I1(ALU_Op_Z_13_8),
    .I2(IR[7]),
    .I3(IR[1]) 
);
defparam BusA_7_s63.INIT=16'h8B88;
  LUT4 S_7_s8 (
    .F(S_7_14),
    .I0(S_7_11),
    .I1(S_7_9),
    .I2(IR[0]),
    .I3(ALU_Op_Z_13_8) 
);
defparam S_7_s8.INIT=16'h4055;
  LUT4 P_0_s4 (
    .F(P_0_10),
    .I0(IR[6]),
    .I1(IR[7]),
    .I2(n1000_17),
    .I3(P_7_8) 
);
defparam P_0_s4.INIT=16'hFF10;
  LUT3 n1327_s7 (
    .F(n1327_11),
    .I0(IR[2]),
    .I1(IR[4]),
    .I2(ALU_Op_Z_13_6) 
);
defparam n1327_s7.INIT=8'h80;
  LUT4 n1327_s8 (
    .F(n1327_13),
    .I0(AD_0[3]),
    .I1(AD_0[0]),
    .I2(AD_0[2]),
    .I3(AD_0[1]) 
);
defparam n1327_s8.INIT=16'h8000;
  LUT4 n1355_s4 (
    .F(n1355_8),
    .I0(BAL_0[3]),
    .I1(BAL_0[0]),
    .I2(BAL_0[2]),
    .I3(BAL_0[1]) 
);
defparam n1355_s4.INIT=16'h8000;
  LUT3 n422_s15 (
    .F(n422_20),
    .I0(LCycle_Z_2_6),
    .I1(MCycle[1]),
    .I2(MCycle[2]) 
);
defparam n422_s15.INIT=8'h20;
  LUT4 n590_s10 (
    .F(n590_15),
    .I0(PC[12]),
    .I1(PC[11]),
    .I2(n592_13),
    .I3(PC[13]) 
);
defparam n590_s10.INIT=16'h7F80;
  LUT4 n593_s10 (
    .F(n593_15),
    .I0(PC[9]),
    .I1(PC[8]),
    .I2(n595_13),
    .I3(PC[10]) 
);
defparam n593_s10.INIT=16'h7F80;
  LUT4 n991_s15 (
    .F(n991_19),
    .I0(n985_11),
    .I1(n985_12),
    .I2(ALU_Op_r[2]),
    .I3(ALU_Q_4_3) 
);
defparam n991_s15.INIT=16'hF800;
  LUT4 n596_s15 (
    .F(n596_20),
    .I0(IR[5]),
    .I1(n1352_11),
    .I2(n454_13),
    .I3(n318_4) 
);
defparam n596_s15.INIT=16'hF800;
  LUT4 n596_s16 (
    .F(n596_22),
    .I0(IR[5]),
    .I1(IR[6]),
    .I2(ALU_Op_Z_9_6),
    .I3(DL_7_17) 
);
defparam n596_s16.INIT=16'hF400;
  LUT3 n454_s7 (
    .F(n454_11),
    .I0(AD_7_11),
    .I1(n985_9),
    .I2(IR[5]) 
);
defparam n454_s7.INIT=8'h20;
  LUT3 n2248_s9 (
    .F(n2248_13),
    .I0(n2248_9),
    .I1(n985_9),
    .I2(IR[5]) 
);
defparam n2248_s9.INIT=8'h10;
  LUT4 P_6_s5 (
    .F(P_6_11),
    .I0(P_7_9),
    .I1(Sync),
    .I2(P_7_10),
    .I3(P_6_13) 
);
defparam P_6_s5.INIT=16'hFF4F;
  LUT4 BusA_4_s20 (
    .F(BusA_4_25),
    .I0(IR[5]),
    .I1(IR[7]),
    .I2(ALU_Op_11_9),
    .I3(ALU_Op_Z_9_5) 
);
defparam BusA_4_s20.INIT=16'h0B00;
  LUT4 n600_s9 (
    .F(n600_14),
    .I0(PC_0[2]),
    .I1(PC_0[1]),
    .I2(PC_0[0]),
    .I3(PC_0[3]) 
);
defparam n600_s9.INIT=16'h7F80;
  LUT4 n331_s13 (
    .F(n331_17),
    .I0(IR[2]),
    .I1(IR[0]),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam n331_s13.INIT=16'h4000;
  LUT4 n1000_s13 (
    .F(n1000_17),
    .I0(IR[2]),
    .I1(ALU_Op_Z_14_4),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam n1000_s13.INIT=16'h4000;
  LUT4 n454_s8 (
    .F(n454_13),
    .I0(n2284_5),
    .I1(IR[4]),
    .I2(IR[7]),
    .I3(ALU_Op_Z_3_5) 
);
defparam n454_s8.INIT=16'h0200;
  LUT4 PC_7_s12 (
    .F(PC_7_18),
    .I0(LCycle_Z_2_13),
    .I1(DL_7_17),
    .I2(IR[5]),
    .I3(IR[6]) 
);
defparam PC_7_s12.INIT=16'h8000;
  LUT4 BusA_7_s65 (
    .F(BusA_7_72),
    .I0(ALU_Op_Z_9_5),
    .I1(IR[6]),
    .I2(IR[5]),
    .I3(IR[7]) 
);
defparam BusA_7_s65.INIT=16'h2000;
  LUT4 P_6_s6 (
    .F(P_6_13),
    .I0(n1000_17),
    .I1(IR[6]),
    .I2(IR[5]),
    .I3(IR[7]) 
);
defparam P_6_s6.INIT=16'h2000;
  LUT3 P_2_s6 (
    .F(P_2_10),
    .I0(n1000_17),
    .I1(IR[7]),
    .I2(IR[6]) 
);
defparam P_2_s6.INIT=8'h20;
  LUT4 BusA_7_s66 (
    .F(BusA_7_74),
    .I0(MCycle[0]),
    .I1(MCycle[1]),
    .I2(S_7_9),
    .I3(Write_Data_12_48) 
);
defparam BusA_7_s66.INIT=16'hB000;
  LUT4 n1369_s9 (
    .F(n1369_13),
    .I0(MCycle[2]),
    .I1(IR[0]),
    .I2(MCycle[0]),
    .I3(MCycle[1]) 
);
defparam n1369_s9.INIT=16'h0800;
  LUT4 BusA_7_s67 (
    .F(BusA_7_76),
    .I0(ALU_Op_Z_13_4),
    .I1(MCycle[0]),
    .I2(MCycle[1]),
    .I3(BusA_7_57) 
);
defparam BusA_7_s67.INIT=16'h0075;
  LUT4 BusA_7_s68 (
    .F(BusA_7_78),
    .I0(BusA_7_29),
    .I1(MCycle[2]),
    .I2(MCycle[0]),
    .I3(MCycle[1]) 
);
defparam BusA_7_s68.INIT=16'h5355;
  LUT3 BusA_7_s69 (
    .F(BusA_7_80),
    .I0(IR[1]),
    .I1(ALU_Op_Z_9_7),
    .I2(Write_Data_12_48) 
);
defparam BusA_7_s69.INIT=8'h80;
  LUT4 n1749_s5 (
    .F(n1749_9),
    .I0(BAL_0[8]),
    .I1(IR[0]),
    .I2(IR[2]),
    .I3(LCycle_Z_2_6) 
);
defparam n1749_s5.INIT=16'h0054;
  LUT3 n1352_s10 (
    .F(n1352_14),
    .I0(IR[0]),
    .I1(IR[2]),
    .I2(IR[3]) 
);
defparam n1352_s10.INIT=8'hE0;
  LUT3 n1325_s7 (
    .F(n1325_11),
    .I0(IR[3]),
    .I1(IR[0]),
    .I2(IR[2]) 
);
defparam n1325_s7.INIT=8'h54;
  LUT4 BAH_6_s7 (
    .F(BAH_6_13),
    .I0(IR[4]),
    .I1(IR[2]),
    .I2(IR[3]),
    .I3(IR[0]) 
);
defparam BAH_6_s7.INIT=16'h0200;
  LUT4 n1352_s11 (
    .F(n1352_16),
    .I0(Write_Data_7_48),
    .I1(IR[2]),
    .I2(IR[3]),
    .I3(IR[0]) 
);
defparam n1352_s11.INIT=16'h0200;
  LUT4 BusA_7_s70 (
    .F(BusA_7_82),
    .I0(BusA_7_27),
    .I1(BusA_7_78),
    .I2(IR[2]),
    .I3(IR[3]) 
);
defparam BusA_7_s70.INIT=16'h0400;
  LUT3 n1402_s12 (
    .F(n1402_16),
    .I0(IR[2]),
    .I1(IR[3]),
    .I2(n1402_12) 
);
defparam n1402_s12.INIT=8'hB0;
  LUT4 n2248_s10 (
    .F(n2248_15),
    .I0(IR[1]),
    .I1(IR[2]),
    .I2(IR[4]),
    .I3(IR[3]) 
);
defparam n2248_s10.INIT=16'h0200;
  LUT4 n1376_s1 (
    .F(n1376_5),
    .I0(ALU_Q[0]),
    .I1(n1195_8),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1376_s1.INIT=16'h333A;
  LUT4 n1375_s1 (
    .F(n1375_5),
    .I0(ALU_Q[1]),
    .I1(cpu_din[1]),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1375_s1.INIT=16'hCCCA;
  LUT4 n1374_s1 (
    .F(n1374_5),
    .I0(ALU_Q[2]),
    .I1(cpu_din[2]),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1374_s1.INIT=16'hCCCA;
  LUT4 n1373_s1 (
    .F(n1373_5),
    .I0(ALU_Q[3]),
    .I1(cpu_din[3]),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1373_s1.INIT=16'hCCCA;
  LUT4 n1372_s1 (
    .F(n1372_5),
    .I0(ALU_Q[4]),
    .I1(cpu_din[4]),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1372_s1.INIT=16'hCCCA;
  LUT4 n1371_s1 (
    .F(n1371_5),
    .I0(ALU_Q[5]),
    .I1(cpu_din[5]),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1371_s1.INIT=16'hCCCA;
  LUT4 n1370_s1 (
    .F(n1370_5),
    .I0(ALU_Q[6]),
    .I1(cpu_din[6]),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1370_s1.INIT=16'hCCCA;
  LUT4 n1369_s10 (
    .F(n1369_15),
    .I0(ALU_Q[7]),
    .I1(cpu_din[7]),
    .I2(n1369_5),
    .I3(n1369_6) 
);
defparam n1369_s10.INIT=16'hCCCA;
  LUT4 n602_s8 (
    .F(n602_13),
    .I0(n906_1),
    .I1(PC_0[1]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam n602_s8.INIT=16'hACCC;
  LUT4 n600_s10 (
    .F(n600_16),
    .I0(n904_1),
    .I1(PC_0[3]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam n600_s10.INIT=16'hACCC;
  LUT4 n598_s9 (
    .F(n598_14),
    .I0(n902_1),
    .I1(PC_0[5]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam n598_s9.INIT=16'hACCC;
  LUT4 n597_s9 (
    .F(n597_14),
    .I0(n901_1),
    .I1(PC_0[6]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam n597_s9.INIT=16'hACCC;
  LUT4 n596_s17 (
    .F(n596_24),
    .I0(n900_1),
    .I1(PC_0[7]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam n596_s17.INIT=16'hACCC;
  LUT4 cpu_addr_2_s3 (
    .F(cpu_addr_2_8),
    .I0(n905_1),
    .I1(PC_0[2]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam cpu_addr_2_s3.INIT=16'hACCC;
  LUT4 cpu_addr_4_s3 (
    .F(cpu_addr_4_8),
    .I0(n903_1),
    .I1(PC_0[4]),
    .I2(n2284_5),
    .I3(AD_7_13) 
);
defparam cpu_addr_4_s3.INIT=16'hACCC;
  LUT4 n1749_s6 (
    .F(n1749_11),
    .I0(n2284_5),
    .I1(AD_7_13),
    .I2(n899_1),
    .I3(n1749_5) 
);
defparam n1749_s6.INIT=16'h00F7;
  LUT4 PC_15_s6 (
    .F(PC_15_12),
    .I0(n2284_5),
    .I1(AD_7_13),
    .I2(n899_1),
    .I3(PC_7_8) 
);
defparam PC_15_s6.INIT=16'hF700;
  LUT4 P_7_s7 (
    .F(P_7_13),
    .I0(ALU_Op_Z_14_4),
    .I1(Sync),
    .I2(IR[6]),
    .I3(IR[5]) 
);
defparam P_7_s7.INIT=16'h0800;
  LUT4 n985_s14 (
    .F(n985_18),
    .I0(Write_Data_5_48),
    .I1(AD_7_11),
    .I2(IR[6]),
    .I3(IR[5]) 
);
defparam n985_s14.INIT=16'h0100;
  LUT4 n422_s16 (
    .F(n422_22),
    .I0(DL_7_17),
    .I1(IR[2]),
    .I2(MCycle[2]),
    .I3(MCycle[1]) 
);
defparam n422_s16.INIT=16'hD0DD;
  LUT3 n451_s9 (
    .F(n451_13),
    .I0(MCycle[2]),
    .I1(MCycle[1]),
    .I2(n318_4) 
);
defparam n451_s9.INIT=8'h0B;
  LUT4 n1369_s11 (
    .F(n1369_17),
    .I0(LCycle_Z_2_6),
    .I1(MCycle[2]),
    .I2(MCycle[1]),
    .I3(MCycle[0]) 
);
defparam n1369_s11.INIT=16'h2000;
  LUT4 BAH_6_s8 (
    .F(BAH_6_15),
    .I0(n318_4),
    .I1(MCycle[2]),
    .I2(MCycle[1]),
    .I3(MCycle[0]) 
);
defparam BAH_6_s8.INIT=16'h4555;
  LUT3 n370_s3 (
    .F(n370_8),
    .I0(cpu_din[7]),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n370_s3.INIT=8'h02;
  LUT3 n371_s3 (
    .F(n371_8),
    .I0(cpu_din[6]),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n371_s3.INIT=8'h02;
  LUT3 n372_s3 (
    .F(n372_8),
    .I0(cpu_din[5]),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n372_s3.INIT=8'h02;
  LUT3 n373_s3 (
    .F(n373_8),
    .I0(cpu_din[4]),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n373_s3.INIT=8'h02;
  LUT3 n374_s3 (
    .F(n374_8),
    .I0(cpu_din[3]),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n374_s3.INIT=8'h02;
  LUT3 n375_s3 (
    .F(n375_8),
    .I0(cpu_din[2]),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n375_s3.INIT=8'h02;
  LUT3 n376_s3 (
    .F(n376_8),
    .I0(cpu_din[1]),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n376_s3.INIT=8'h02;
  LUT3 n377_s4 (
    .F(n377_9),
    .I0(n1195_8),
    .I1(IRQCycle),
    .I2(NMICycle) 
);
defparam n377_s4.INIT=8'h01;
  LUT4 n449_s6 (
    .F(n449_10),
    .I0(n454_15),
    .I1(n451_15),
    .I2(n451_9),
    .I3(RstCycle) 
);
defparam n449_s6.INIT=16'hAA08;
  LUT4 n303_s2 (
    .F(n303_7),
    .I0(game_sel_d[4]),
    .I1(game_sel_d[5]),
    .I2(n342_5),
    .I3(reset_l) 
);
defparam n303_s2.INIT=16'h10FF;
  LUT4 BusA_7_s71 (
    .F(BusA_7_84),
    .I0(IR[0]),
    .I1(IR[1]),
    .I2(IR[5]),
    .I3(IR[7]) 
);
defparam BusA_7_s71.INIT=16'h0100;
  LUT4 n2280_s4 (
    .F(n2280_8),
    .I0(n2280_5),
    .I1(IR[0]),
    .I2(IR[1]),
    .I3(IR[7]) 
);
defparam n2280_s4.INIT=16'h0100;
  LUT4 BAL_8_s6 (
    .F(BAL_8_12),
    .I0(MCycle[0]),
    .I1(MCycle[2]),
    .I2(MCycle[1]),
    .I3(LCycle_Z_0_12) 
);
defparam BAL_8_s6.INIT=16'h1000;
  LUT4 AD_7_s9 (
    .F(AD_7_15),
    .I0(MCycle[0]),
    .I1(MCycle[2]),
    .I2(MCycle[1]),
    .I3(AD_7_12) 
);
defparam AD_7_s9.INIT=16'h1000;
  LUT4 n2248_s11 (
    .F(n2248_17),
    .I0(Res_n_i),
    .I1(MCycle[0]),
    .I2(MCycle[1]),
    .I3(MCycle[2]) 
);
defparam n2248_s11.INIT=16'h0002;
  LUT4 BusA_7_s72 (
    .F(BusA_7_86),
    .I0(DL_7_12),
    .I1(IR[2]),
    .I2(IR[3]),
    .I3(IR[4]) 
);
defparam BusA_7_s72.INIT=16'h007F;
  LUT4 n1325_s8 (
    .F(n1325_13),
    .I0(MCycle[1]),
    .I1(MCycle[2]),
    .I2(MCycle[0]),
    .I3(n1325_11) 
);
defparam n1325_s8.INIT=16'h1000;
  LUT4 n331_s14 (
    .F(n331_19),
    .I0(MCycle[0]),
    .I1(MCycle[1]),
    .I2(MCycle[2]),
    .I3(LCycle_Z_2_6) 
);
defparam n331_s14.INIT=16'h1000;
  LUT4 n451_s10 (
    .F(n451_15),
    .I0(n451_13),
    .I1(n2284_5),
    .I2(Write_Data_7_54),
    .I3(n451_11) 
);
defparam n451_s10.INIT=16'h00BF;
  LUT4 P_2_s7 (
    .F(P_2_12),
    .I0(n2284_5),
    .I1(Write_Data_7_54),
    .I2(n318_4),
    .I3(RstCycle) 
);
defparam P_2_s7.INIT=16'h007F;
  LUT4 n1358_s4 (
    .F(n1358_8),
    .I0(n1358_6),
    .I1(RstCycle),
    .I2(n2284_5),
    .I3(Write_Data_7_54) 
);
defparam n1358_s4.INIT=16'h3555;
  LUT4 BAL_8_s7 (
    .F(BAL_8_14),
    .I0(n2284_5),
    .I1(Write_Data_7_54),
    .I2(AD_7_10),
    .I3(BAL_8_9) 
);
defparam BAL_8_s7.INIT=16'hF8FF;
  LUT3 n1751_s1 (
    .F(n1751_5),
    .I0(n2284_5),
    .I1(Write_Data_7_54),
    .I2(NMIAct) 
);
defparam n1751_s1.INIT=8'h70;
  LUT4 n1191_s6 (
    .F(n1191_14),
    .I0(BusB_r[4]),
    .I1(cpu_din[4]),
    .I2(n1191_8),
    .I3(Set_Addr_To_r[0]) 
);
defparam n1191_s6.INIT=16'hAA3C;
  LUT4 n1194_s5 (
    .F(n1194_10),
    .I0(BusB_r[1]),
    .I1(cpu_din[1]),
    .I2(n1195_8),
    .I3(Set_Addr_To_r[0]) 
);
defparam n1194_s5.INIT=16'hAAC3;
  LUT4 n1749_s7 (
    .F(n1749_13),
    .I0(n1749_11),
    .I1(n1746_3),
    .I2(MCycle[2]),
    .I3(LCycle_Z[2]) 
);
defparam n1749_s7.INIT=16'h7557;
  LUT4 n1398_s9 (
    .F(n1398_14),
    .I0(n1398_8),
    .I1(RstCycle),
    .I2(n2284_5),
    .I3(Write_Data_7_54) 
);
defparam n1398_s9.INIT=16'h1000;
  LUT4 n2248_s12 (
    .F(n2248_19),
    .I0(n2248_7),
    .I1(Write_Data_12_48),
    .I2(IR[0]),
    .I3(ALU_Op_Z_1_5) 
);
defparam n2248_s12.INIT=16'h5545;
  LUT3 n1353_s5 (
    .F(n1353_9),
    .I0(BAL_0[5]),
    .I1(BAL_0[4]),
    .I2(n1355_8) 
);
defparam n1353_s5.INIT=8'h80;
  LUT4 n454_s9 (
    .F(n454_15),
    .I0(AD_7_11),
    .I1(n985_9),
    .I2(IR[5]),
    .I3(n454_8) 
);
defparam n454_s9.INIT=16'h00DF;
  DFFC Res_n_d_s0 (
    .Q(Res_n_d),
    .D(VCC),
    .CLK(cpu_clk),
    .CLEAR(n303_7) 
);
  DFFCE IR_7_s0 (
    .Q(IR[7]),
    .D(n370_8),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFCE IR_6_s0 (
    .Q(IR[6]),
    .D(n371_8),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFCE IR_5_s0 (
    .Q(IR[5]),
    .D(n372_8),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFCE IR_4_s0 (
    .Q(IR[4]),
    .D(n373_8),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFCE IR_3_s0 (
    .Q(IR[3]),
    .D(n374_8),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFCE IR_2_s0 (
    .Q(IR[2]),
    .D(n375_8),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFCE IR_1_s0 (
    .Q(IR[1]),
    .D(n376_8),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFCE IR_0_s0 (
    .Q(IR[0]),
    .D(n377_9),
    .CLK(cpu_clk),
    .CE(Sync),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_18_s0 (
    .Q(ALU_Op_r[18]),
    .D(ALU_Op_18_7),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_17_s0 (
    .Q(ALU_Op_r[17]),
    .D(ALU_Op_17_7),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_16_s0 (
    .Q(ALU_Op_r[16]),
    .D(ALU_Op_16_7),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_15_s0 (
    .Q(ALU_Op_r[15]),
    .D(ALU_Op_15_9),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_14_s0 (
    .Q(ALU_Op_r[14]),
    .D(ALU_Op_Z[14]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_13_s0 (
    .Q(ALU_Op_r[13]),
    .D(ALU_Op_Z[13]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_12_s0 (
    .Q(ALU_Op_r[12]),
    .D(ALU_Op_Z[12]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_11_s0 (
    .Q(ALU_Op_r[11]),
    .D(ALU_Op_11_7),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_10_s0 (
    .Q(ALU_Op_r[10]),
    .D(ALU_Op_Z[10]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_9_s0 (
    .Q(ALU_Op_r[9]),
    .D(ALU_Op_Z[9]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_8_s0 (
    .Q(ALU_Op_r[8]),
    .D(ALU_Op_Z[8]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_7_s0 (
    .Q(ALU_Op_r[7]),
    .D(ALU_Op_Z[7]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFP ALU_Op_r_6_s0 (
    .Q(ALU_Op_r[6]),
    .D(ALU_Op_6_8),
    .CLK(cpu_clk),
    .PRESET(n306_6) 
);
  DFFC ALU_Op_r_5_s0 (
    .Q(ALU_Op_r[5]),
    .D(ALU_Op_5_8),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_4_s0 (
    .Q(ALU_Op_r[4]),
    .D(ALU_Op_4_8),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_3_s0 (
    .Q(ALU_Op_r[3]),
    .D(ALU_Op_Z[3]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_2_s0 (
    .Q(ALU_Op_r[2]),
    .D(ALU_Op_Z[2]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC ALU_Op_r_1_s0 (
    .Q(ALU_Op_r[1]),
    .D(ALU_Op_Z[1]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFP Write_Data_r_12_s0 (
    .Q(Write_Data_r[12]),
    .D(Write_Data_12_39),
    .CLK(cpu_clk),
    .PRESET(n306_6) 
);
  DFFC Write_Data_r_11_s0 (
    .Q(Write_Data_r[11]),
    .D(Write_Data_11_38),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_10_s0 (
    .Q(Write_Data_r[10]),
    .D(Write_Data_10_38),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_9_s0 (
    .Q(Write_Data_r[9]),
    .D(Write_Data_9_38),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_7_s0 (
    .Q(Write_Data_r[7]),
    .D(Write_Data_7_47),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_6_s0 (
    .Q(Write_Data_r[6]),
    .D(Write_Data_6_47),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_5_s0 (
    .Q(Write_Data_r[5]),
    .D(Write_Data_5_47),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_4_s0 (
    .Q(Write_Data_r[4]),
    .D(Write_Data_4_38),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_3_s0 (
    .Q(Write_Data_r[3]),
    .D(Write_Data_3_38),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_2_s0 (
    .Q(Write_Data_r[2]),
    .D(Write_Data_2_38),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Write_Data_r_1_s0 (
    .Q(Write_Data_r[1]),
    .D(Write_Data_1_38),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Set_Addr_To_r_1_s0 (
    .Q(Set_Addr_To_r[1]),
    .D(n421_6),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC Set_Addr_To_r_0_s0 (
    .Q(Set_Addr_To_r[0]),
    .D(n422_6),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFP WRn_i_s0 (
    .Q(cpu_wr_n),
    .D(n331_3),
    .CLK(cpu_clk),
    .PRESET(n306_6) 
);
  DFFC P_5_s0 (
    .Q(P[5]),
    .D(VCC),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
defparam P_5_s0.INIT=1'b0;
  DFFE ABC_7_s0 (
    .Q(ABC[7]),
    .D(ALU_Q[7]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE ABC_6_s0 (
    .Q(ABC[6]),
    .D(ALU_Q[6]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE ABC_5_s0 (
    .Q(ABC[5]),
    .D(ALU_Q[5]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE ABC_4_s0 (
    .Q(ABC[4]),
    .D(ALU_Q[4]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE ABC_3_s0 (
    .Q(ABC[3]),
    .D(ALU_Q[3]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE ABC_2_s0 (
    .Q(ABC[2]),
    .D(ALU_Q[2]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE ABC_1_s0 (
    .Q(ABC[1]),
    .D(ALU_Q[1]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE ABC_0_s0 (
    .Q(ABC[0]),
    .D(ALU_Q[0]),
    .CLK(cpu_clk),
    .CE(n2248_3) 
);
  DFFE X_7_s0 (
    .Q(X[7]),
    .D(ALU_Q[7]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE X_6_s0 (
    .Q(X[6]),
    .D(ALU_Q[6]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE X_5_s0 (
    .Q(X[5]),
    .D(ALU_Q[5]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE X_4_s0 (
    .Q(X[4]),
    .D(ALU_Q[4]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE X_3_s0 (
    .Q(X[3]),
    .D(ALU_Q[3]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE X_2_s0 (
    .Q(X[2]),
    .D(ALU_Q[2]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE X_1_s0 (
    .Q(X[1]),
    .D(ALU_Q[1]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE X_0_s0 (
    .Q(X[0]),
    .D(ALU_Q[0]),
    .CLK(cpu_clk),
    .CE(n2264_3) 
);
  DFFE Y_7_s0 (
    .Q(Y[7]),
    .D(ALU_Q[7]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFE Y_6_s0 (
    .Q(Y[6]),
    .D(ALU_Q[6]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFE Y_5_s0 (
    .Q(Y[5]),
    .D(ALU_Q[5]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFE Y_4_s0 (
    .Q(Y[4]),
    .D(ALU_Q[4]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFE Y_3_s0 (
    .Q(Y[3]),
    .D(ALU_Q[3]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFE Y_2_s0 (
    .Q(Y[2]),
    .D(ALU_Q[2]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFE Y_1_s0 (
    .Q(Y[1]),
    .D(ALU_Q[1]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFE Y_0_s0 (
    .Q(Y[0]),
    .D(ALU_Q[0]),
    .CLK(cpu_clk),
    .CE(n2280_3) 
);
  DFFSE IRQ_n_o_s0 (
    .Q(IRQ_n_o),
    .D(n_riot_irq),
    .CLK(cpu_clk),
    .CE(n2284_3),
    .SET(n_cpu_irq_5) 
);
  DFFE NMI_n_o_s0 (
    .Q(NMI_n_o),
    .D(n_cpu_nmi),
    .CLK(cpu_clk),
    .CE(n2284_3) 
);
  DFFC BusA_r_7_s0 (
    .Q(BusA_r[7]),
    .D(BusA[7]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusA_r_6_s0 (
    .Q(BusA_r[6]),
    .D(BusA[6]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusA_r_5_s0 (
    .Q(BusA_r[5]),
    .D(BusA[5]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusA_r_4_s0 (
    .Q(BusA_r[4]),
    .D(BusA_4_16),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusA_r_3_s0 (
    .Q(BusA_r[3]),
    .D(BusA[3]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusA_r_2_s0 (
    .Q(BusA_r[2]),
    .D(BusA[2]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusA_r_1_s0 (
    .Q(BusA_r[1]),
    .D(BusA[1]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusA_r_0_s0 (
    .Q(BusA_r[0]),
    .D(BusA_0_16),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_7_s0 (
    .Q(BusB[7]),
    .D(cpu_din[7]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_6_s0 (
    .Q(BusB[6]),
    .D(cpu_din[6]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_5_s0 (
    .Q(BusB[5]),
    .D(cpu_din[5]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_4_s0 (
    .Q(BusB[4]),
    .D(cpu_din[4]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_3_s0 (
    .Q(BusB[3]),
    .D(cpu_din[3]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_2_s0 (
    .Q(BusB[2]),
    .D(cpu_din[2]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_1_s0 (
    .Q(BusB[1]),
    .D(cpu_din[1]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC BusB_0_s0 (
    .Q(BusB[0]),
    .D(cpu_din[0]),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFCE BusB_r_7_s0 (
    .Q(BusB_r[7]),
    .D(n1188_5),
    .CLK(cpu_clk),
    .CE(n1186_7),
    .CLEAR(n306_6) 
);
  DFFCE BusB_r_6_s0 (
    .Q(BusB_r[6]),
    .D(n1189_7),
    .CLK(cpu_clk),
    .CE(n1186_7),
    .CLEAR(n306_6) 
);
  DFFCE BusB_r_5_s0 (
    .Q(BusB_r[5]),
    .D(n1190_7),
    .CLK(cpu_clk),
    .CE(n1186_7),
    .CLEAR(n306_6) 
);
  DFFCE BusB_r_3_s0 (
    .Q(BusB_r[3]),
    .D(n1192_7),
    .CLK(cpu_clk),
    .CE(n1186_7),
    .CLEAR(n306_6) 
);
  DFFCE BusB_r_2_s0 (
    .Q(BusB_r[2]),
    .D(n1193_7),
    .CLK(cpu_clk),
    .CE(n1186_7),
    .CLEAR(n306_6) 
);
  DFFCE BusB_r_0_s0 (
    .Q(BusB_r[0]),
    .D(n1195_8),
    .CLK(cpu_clk),
    .CE(n1186_7),
    .CLEAR(n306_6) 
);
  DFFRE NMI_entered_s0 (
    .Q(NMI_entered),
    .D(n318_4),
    .CLK(cpu_clk),
    .CE(Res_n_i),
    .RESET(n1368_4) 
);
  DFFC MCycle_2_s0 (
    .Q(MCycle[2]),
    .D(n1763_6),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFC MCycle_1_s0 (
    .Q(MCycle[1]),
    .D(n1764_6),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
  DFFP MCycle_0_s0 (
    .Q(MCycle[0]),
    .D(n1765_7),
    .CLK(cpu_clk),
    .PRESET(n306_6) 
);
  DFFPE RstCycle_s0 (
    .Q(RstCycle),
    .D(GND),
    .CLK(cpu_clk),
    .CE(n1749_13),
    .PRESET(n306_6) 
);
  DFFCE IRQCycle_s0 (
    .Q(IRQCycle),
    .D(n1758_5),
    .CLK(cpu_clk),
    .CE(n1749_13),
    .CLEAR(n306_6) 
);
  DFFCE NMICycle_s0 (
    .Q(NMICycle),
    .D(n1751_5),
    .CLK(cpu_clk),
    .CE(n1749_13),
    .CLEAR(n306_6) 
);
  DFFC Res_n_i_s0 (
    .Q(Res_n_i),
    .D(Res_n_d),
    .CLK(cpu_clk),
    .CLEAR(n303_7) 
);
  DFFCE PC_15_s1 (
    .Q(PC_0[15]),
    .D(n588_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_15_s1.INIT=1'b0;
  DFFCE PC_14_s1 (
    .Q(PC[14]),
    .D(n589_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_14_s1.INIT=1'b0;
  DFFCE PC_13_s1 (
    .Q(PC[13]),
    .D(n590_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_13_s1.INIT=1'b0;
  DFFCE PC_12_s1 (
    .Q(PC[12]),
    .D(n591_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_12_s1.INIT=1'b0;
  DFFCE PC_11_s1 (
    .Q(PC[11]),
    .D(n592_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_11_s1.INIT=1'b0;
  DFFCE PC_10_s1 (
    .Q(PC[10]),
    .D(n593_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_10_s1.INIT=1'b0;
  DFFCE PC_9_s1 (
    .Q(PC[9]),
    .D(n594_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_9_s1.INIT=1'b0;
  DFFCE PC_8_s1 (
    .Q(PC[8]),
    .D(n595_11),
    .CLK(cpu_clk),
    .CE(PC_15_12),
    .CLEAR(n306_6) 
);
defparam PC_8_s1.INIT=1'b0;
  DFFCE PC_7_s1 (
    .Q(PC_0[7]),
    .D(n596_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_7_s1.INIT=1'b0;
  DFFCE PC_6_s1 (
    .Q(PC_0[6]),
    .D(n597_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_6_s1.INIT=1'b0;
  DFFCE PC_5_s1 (
    .Q(PC_0[5]),
    .D(n598_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_5_s1.INIT=1'b0;
  DFFCE PC_4_s1 (
    .Q(PC_0[4]),
    .D(n599_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_4_s1.INIT=1'b0;
  DFFCE PC_3_s1 (
    .Q(PC_0[3]),
    .D(n600_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_3_s1.INIT=1'b0;
  DFFCE PC_2_s1 (
    .Q(PC_0[2]),
    .D(n601_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_2_s1.INIT=1'b0;
  DFFCE PC_1_s1 (
    .Q(PC_0[1]),
    .D(n602_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_1_s1.INIT=1'b0;
  DFFCE PC_0_s1 (
    .Q(PC_0[0]),
    .D(n603_9),
    .CLK(cpu_clk),
    .CE(PC_7_8),
    .CLEAR(n306_6) 
);
defparam PC_0_s1.INIT=1'b0;
  DFFCE S_7_s1 (
    .Q(S[7]),
    .D(n448_4),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_7_s1.INIT=1'b0;
  DFFCE S_6_s1 (
    .Q(S_0[6]),
    .D(n449_4),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_6_s1.INIT=1'b0;
  DFFCE S_5_s1 (
    .Q(S_0[5]),
    .D(n450_4),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_5_s1.INIT=1'b0;
  DFFCE S_4_s1 (
    .Q(S_0[4]),
    .D(n451_4),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_4_s1.INIT=1'b0;
  DFFCE S_3_s1 (
    .Q(S_0[3]),
    .D(n452_4),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_3_s1.INIT=1'b0;
  DFFCE S_2_s1 (
    .Q(S_0[2]),
    .D(n453_4),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_2_s1.INIT=1'b0;
  DFFCE S_1_s1 (
    .Q(S_0[1]),
    .D(n454_4),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_1_s1.INIT=1'b0;
  DFFCE S_0_s1 (
    .Q(S_0[0]),
    .D(n455_5),
    .CLK(cpu_clk),
    .CE(S_7_8),
    .CLEAR(n306_6) 
);
defparam S_0_s1.INIT=1'b0;
  DFFCE P_7_s1 (
    .Q(P[7]),
    .D(n985_3),
    .CLK(cpu_clk),
    .CE(P_7_8),
    .CLEAR(n306_6) 
);
defparam P_7_s1.INIT=1'b0;
  DFFCE P_6_s1 (
    .Q(P[6]),
    .D(n994_7),
    .CLK(cpu_clk),
    .CE(P_6_11),
    .CLEAR(n306_6) 
);
defparam P_6_s1.INIT=1'b0;
  DFFCE P_3_s1 (
    .Q(P_Out[3]),
    .D(n1009_9),
    .CLK(cpu_clk),
    .CE(P_3_6),
    .CLEAR(n306_6) 
);
defparam P_3_s1.INIT=1'b0;
  DFFCE P_2_s1 (
    .Q(P_Out[2]),
    .D(n1010_9),
    .CLK(cpu_clk),
    .CE(P_2_6),
    .CLEAR(n306_6) 
);
defparam P_2_s1.INIT=1'b0;
  DFFCE P_1_s1 (
    .Q(P[1]),
    .D(n991_3),
    .CLK(cpu_clk),
    .CE(P_7_8),
    .CLEAR(n306_6) 
);
defparam P_1_s1.INIT=1'b0;
  DFFCE P_0_s1 (
    .Q(P[0]),
    .D(n1000_4),
    .CLK(cpu_clk),
    .CE(P_0_10),
    .CLEAR(n306_6) 
);
defparam P_0_s1.INIT=1'b0;
  DFFCE AD_7_s1 (
    .Q(AD[7]),
    .D(n1325_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_7_s1.INIT=1'b0;
  DFFCE AD_6_s1 (
    .Q(AD_0[6]),
    .D(n1326_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_6_s1.INIT=1'b0;
  DFFCE AD_5_s1 (
    .Q(AD_0[5]),
    .D(n1327_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_5_s1.INIT=1'b0;
  DFFCE AD_4_s1 (
    .Q(AD_0[4]),
    .D(n1328_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_4_s1.INIT=1'b0;
  DFFCE AD_3_s1 (
    .Q(AD_0[3]),
    .D(n1329_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_3_s1.INIT=1'b0;
  DFFCE AD_2_s1 (
    .Q(AD_0[2]),
    .D(n1330_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_2_s1.INIT=1'b0;
  DFFCE AD_1_s1 (
    .Q(AD_0[1]),
    .D(n1331_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_1_s1.INIT=1'b0;
  DFFCE AD_0_s1 (
    .Q(AD_0[0]),
    .D(n1332_4),
    .CLK(cpu_clk),
    .CE(AD_7_8),
    .CLEAR(n306_6) 
);
defparam AD_0_s1.INIT=1'b0;
  DFFCE BAL_8_s1 (
    .Q(BAL_0[8]),
    .D(n1282_10),
    .CLK(cpu_clk),
    .CE(BAL_8_14),
    .CLEAR(n306_6) 
);
defparam BAL_8_s1.INIT=1'b0;
  DFFCE BAL_7_s1 (
    .Q(BAL[7]),
    .D(n1352_4),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
defparam BAL_7_s1.INIT=1'b0;
  DFFCE BAL_6_s1 (
    .Q(BAL_0[6]),
    .D(n1353_4),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
defparam BAL_6_s1.INIT=1'b0;
  DFFCE BAL_5_s1 (
    .Q(BAL_0[5]),
    .D(n1354_4),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
defparam BAL_5_s1.INIT=1'b0;
  DFFCE BAL_4_s1 (
    .Q(BAL_0[4]),
    .D(n1355_4),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
defparam BAL_4_s1.INIT=1'b0;
  DFFCE BAL_3_s1 (
    .Q(BAL_0[3]),
    .D(n1356_4),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
defparam BAL_3_s1.INIT=1'b0;
  DFFCE BAL_1_s1 (
    .Q(BAL_0[1]),
    .D(n1358_4),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
defparam BAL_1_s1.INIT=1'b0;
  DFFCE BAL_0_s1 (
    .Q(BAL_0[0]),
    .D(n1359_4),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
defparam BAL_0_s1.INIT=1'b0;
  DFFCE DL_7_s1 (
    .Q(DL[7]),
    .D(n1369_15),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_7_s1.INIT=1'b0;
  DFFCE DL_6_s1 (
    .Q(DL[6]),
    .D(n1370_5),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_6_s1.INIT=1'b0;
  DFFCE DL_5_s1 (
    .Q(DL[5]),
    .D(n1371_5),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_5_s1.INIT=1'b0;
  DFFCE DL_4_s1 (
    .Q(DL[4]),
    .D(n1372_5),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_4_s1.INIT=1'b0;
  DFFCE DL_3_s1 (
    .Q(DL[3]),
    .D(n1373_5),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_3_s1.INIT=1'b0;
  DFFCE DL_2_s1 (
    .Q(DL[2]),
    .D(n1374_5),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_2_s1.INIT=1'b0;
  DFFCE DL_1_s1 (
    .Q(DL[1]),
    .D(n1375_5),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_1_s1.INIT=1'b0;
  DFFCE DL_0_s1 (
    .Q(DL[0]),
    .D(n1376_5),
    .CLK(cpu_clk),
    .CE(DL_7_8),
    .CLEAR(n306_6) 
);
defparam DL_0_s1.INIT=1'b0;
  DFFCE NMIAct_s1 (
    .Q(NMIAct),
    .D(n1785_7),
    .CLK(cpu_clk),
    .CE(NMIAct_8),
    .CLEAR(n306_6) 
);
defparam NMIAct_s1.INIT=1'b0;
  DFFCE BAL_2_s1 (
    .Q(BAL_0[2]),
    .D(n1398_5),
    .CLK(cpu_clk),
    .CE(BAL_2_7),
    .CLEAR(n306_6) 
);
  DFFCE BAH_6_s1 (
    .Q(BAH[6]),
    .D(n1402_5),
    .CLK(cpu_clk),
    .CE(BAH_6_8),
    .CLEAR(n306_6) 
);
  DFFCE BAH_5_s1 (
    .Q(BAH[5]),
    .D(n1403_5),
    .CLK(cpu_clk),
    .CE(BAH_6_8),
    .CLEAR(n306_6) 
);
  DFFCE BAH_4_s1 (
    .Q(BAH[4]),
    .D(n1404_5),
    .CLK(cpu_clk),
    .CE(BAH_6_8),
    .CLEAR(n306_6) 
);
  DFFCE BAH_3_s1 (
    .Q(BAH[3]),
    .D(n1405_5),
    .CLK(cpu_clk),
    .CE(BAH_6_8),
    .CLEAR(n306_6) 
);
  DFFCE BAH_2_s1 (
    .Q(BAH[2]),
    .D(n1406_5),
    .CLK(cpu_clk),
    .CE(BAH_6_8),
    .CLEAR(n306_6) 
);
  DFFCE BAH_1_s1 (
    .Q(BAH[1]),
    .D(n1407_5),
    .CLK(cpu_clk),
    .CE(BAH_6_8),
    .CLEAR(n306_6) 
);
  DFFCE BAH_0_s1 (
    .Q(BAH[0]),
    .D(n1408_5),
    .CLK(cpu_clk),
    .CE(BAH_6_8),
    .CLEAR(n306_6) 
);
  DFFC BusB_r_4_s1 (
    .Q(BusB_r[4]),
    .D(n1191_14),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
defparam BusB_r_4_s1.INIT=1'b0;
  DFFC BusB_r_1_s1 (
    .Q(BusB_r[1]),
    .D(n1194_10),
    .CLK(cpu_clk),
    .CLEAR(n306_6) 
);
defparam BusB_r_1_s1.INIT=1'b0;
  ALU n579_1_s (
    .SUM(n579_2),
    .COUT(n579_1_1),
    .I0(PC[8]),
    .I1(VCC),
    .I3(\DL[7]_5_3 ),
    .CIN(DL[7]) 
);
defparam n579_1_s.ALU_MODE=2;
  ALU n578_1_s (
    .SUM(n578_2),
    .COUT(n578_1_1),
    .I0(PC[9]),
    .I1(GND),
    .I3(\DL[7]_5_3 ),
    .CIN(n579_1_1) 
);
defparam n578_1_s.ALU_MODE=2;
  ALU n577_1_s (
    .SUM(n577_2),
    .COUT(n577_1_1),
    .I0(PC[10]),
    .I1(GND),
    .I3(\DL[7]_5_3 ),
    .CIN(n578_1_1) 
);
defparam n577_1_s.ALU_MODE=2;
  ALU n576_1_s (
    .SUM(n576_2),
    .COUT(n576_1_1),
    .I0(PC[11]),
    .I1(GND),
    .I3(\DL[7]_5_3 ),
    .CIN(n577_1_1) 
);
defparam n576_1_s.ALU_MODE=2;
  ALU n575_1_s (
    .SUM(n575_2),
    .COUT(n575_1_1),
    .I0(PC[12]),
    .I1(GND),
    .I3(\DL[7]_5_3 ),
    .CIN(n576_1_1) 
);
defparam n575_1_s.ALU_MODE=2;
  ALU n574_1_s (
    .SUM(n574_2),
    .COUT(n574_1_1),
    .I0(PC[13]),
    .I1(GND),
    .I3(\DL[7]_5_3 ),
    .CIN(n575_1_1) 
);
defparam n574_1_s.ALU_MODE=2;
  ALU n573_1_s (
    .SUM(n573_2),
    .COUT(n573_1_1),
    .I0(PC[14]),
    .I1(GND),
    .I3(\DL[7]_5_3 ),
    .CIN(n574_1_1) 
);
defparam n573_1_s.ALU_MODE=2;
  ALU n572_1_s (
    .SUM(n572_2),
    .COUT(n572_1_0_COUT),
    .I0(PC_0[15]),
    .I1(GND),
    .I3(\DL[7]_5_3 ),
    .CIN(n573_1_1) 
);
defparam n572_1_s.ALU_MODE=2;
  ALU n907_s (
    .SUM(n907_1),
    .COUT(n907_2),
    .I0(PC_0[0]),
    .I1(DL[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n907_s.ALU_MODE=0;
  ALU n906_s (
    .SUM(n906_1),
    .COUT(n906_2),
    .I0(PC_0[1]),
    .I1(DL[1]),
    .I3(GND),
    .CIN(n907_2) 
);
defparam n906_s.ALU_MODE=0;
  ALU n905_s (
    .SUM(n905_1),
    .COUT(n905_2),
    .I0(PC_0[2]),
    .I1(DL[2]),
    .I3(GND),
    .CIN(n906_2) 
);
defparam n905_s.ALU_MODE=0;
  ALU n904_s (
    .SUM(n904_1),
    .COUT(n904_2),
    .I0(PC_0[3]),
    .I1(DL[3]),
    .I3(GND),
    .CIN(n905_2) 
);
defparam n904_s.ALU_MODE=0;
  ALU n903_s (
    .SUM(n903_1),
    .COUT(n903_2),
    .I0(PC_0[4]),
    .I1(DL[4]),
    .I3(GND),
    .CIN(n904_2) 
);
defparam n903_s.ALU_MODE=0;
  ALU n902_s (
    .SUM(n902_1),
    .COUT(n902_2),
    .I0(PC_0[5]),
    .I1(DL[5]),
    .I3(GND),
    .CIN(n903_2) 
);
defparam n902_s.ALU_MODE=0;
  ALU n901_s (
    .SUM(n901_1),
    .COUT(n901_2),
    .I0(PC_0[6]),
    .I1(DL[6]),
    .I3(GND),
    .CIN(n902_2) 
);
defparam n901_s.ALU_MODE=0;
  ALU n900_s (
    .SUM(n900_1),
    .COUT(n900_2),
    .I0(PC_0[7]),
    .I1(DL[7]),
    .I3(GND),
    .CIN(n901_2) 
);
defparam n900_s.ALU_MODE=0;
  ALU n899_s (
    .SUM(n899_1),
    .COUT(n899_0_COUT),
    .I0(GND),
    .I1(DL[7]),
    .I3(GND),
    .CIN(n900_2) 
);
defparam n899_s.ALU_MODE=0;
  ALU n1307_s (
    .SUM(n1307_1),
    .COUT(n1307_2),
    .I0(AD_0[0]),
    .I1(Y[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1307_s.ALU_MODE=0;
  ALU n1306_s (
    .SUM(n1306_1),
    .COUT(n1306_2),
    .I0(AD_0[1]),
    .I1(Y[1]),
    .I3(GND),
    .CIN(n1307_2) 
);
defparam n1306_s.ALU_MODE=0;
  ALU n1305_s (
    .SUM(n1305_1),
    .COUT(n1305_2),
    .I0(AD_0[2]),
    .I1(Y[2]),
    .I3(GND),
    .CIN(n1306_2) 
);
defparam n1305_s.ALU_MODE=0;
  ALU n1304_s (
    .SUM(n1304_1),
    .COUT(n1304_2),
    .I0(AD_0[3]),
    .I1(Y[3]),
    .I3(GND),
    .CIN(n1305_2) 
);
defparam n1304_s.ALU_MODE=0;
  ALU n1303_s (
    .SUM(n1303_1),
    .COUT(n1303_2),
    .I0(AD_0[4]),
    .I1(Y[4]),
    .I3(GND),
    .CIN(n1304_2) 
);
defparam n1303_s.ALU_MODE=0;
  ALU n1302_s (
    .SUM(n1302_1),
    .COUT(n1302_2),
    .I0(AD_0[5]),
    .I1(Y[5]),
    .I3(GND),
    .CIN(n1303_2) 
);
defparam n1302_s.ALU_MODE=0;
  ALU n1301_s (
    .SUM(n1301_1),
    .COUT(n1301_2),
    .I0(AD_0[6]),
    .I1(Y[6]),
    .I3(GND),
    .CIN(n1302_2) 
);
defparam n1301_s.ALU_MODE=0;
  ALU n1300_s (
    .SUM(n1300_1),
    .COUT(n1300_0_COUT),
    .I0(AD[7]),
    .I1(Y[7]),
    .I3(GND),
    .CIN(n1301_2) 
);
defparam n1300_s.ALU_MODE=0;
  ALU n1316_s (
    .SUM(n1316_1),
    .COUT(n1316_2),
    .I0(AD_0[0]),
    .I1(X[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1316_s.ALU_MODE=0;
  ALU n1315_s (
    .SUM(n1315_1),
    .COUT(n1315_2),
    .I0(AD_0[1]),
    .I1(X[1]),
    .I3(GND),
    .CIN(n1316_2) 
);
defparam n1315_s.ALU_MODE=0;
  ALU n1314_s (
    .SUM(n1314_1),
    .COUT(n1314_2),
    .I0(AD_0[2]),
    .I1(X[2]),
    .I3(GND),
    .CIN(n1315_2) 
);
defparam n1314_s.ALU_MODE=0;
  ALU n1313_s (
    .SUM(n1313_1),
    .COUT(n1313_2),
    .I0(AD_0[3]),
    .I1(X[3]),
    .I3(GND),
    .CIN(n1314_2) 
);
defparam n1313_s.ALU_MODE=0;
  ALU n1312_s (
    .SUM(n1312_1),
    .COUT(n1312_2),
    .I0(AD_0[4]),
    .I1(X[4]),
    .I3(GND),
    .CIN(n1313_2) 
);
defparam n1312_s.ALU_MODE=0;
  ALU n1311_s (
    .SUM(n1311_1),
    .COUT(n1311_2),
    .I0(AD_0[5]),
    .I1(X[5]),
    .I3(GND),
    .CIN(n1312_2) 
);
defparam n1311_s.ALU_MODE=0;
  ALU n1310_s (
    .SUM(n1310_1),
    .COUT(n1310_2),
    .I0(AD_0[6]),
    .I1(X[6]),
    .I3(GND),
    .CIN(n1311_2) 
);
defparam n1310_s.ALU_MODE=0;
  ALU n1309_s (
    .SUM(n1309_1),
    .COUT(n1309_0_COUT),
    .I0(AD[7]),
    .I1(X[7]),
    .I3(GND),
    .CIN(n1310_2) 
);
defparam n1309_s.ALU_MODE=0;
  ALU n1231_s (
    .SUM(n1231_2),
    .COUT(n1231_3),
    .I0(BAL_0[0]),
    .I1(BusA_0_16),
    .I3(GND),
    .CIN(GND) 
);
defparam n1231_s.ALU_MODE=0;
  ALU n1230_s (
    .SUM(n1230_2),
    .COUT(n1230_3),
    .I0(BAL_0[1]),
    .I1(BusA[1]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1230_s.ALU_MODE=0;
  ALU n1229_s (
    .SUM(n1229_2),
    .COUT(n1229_3),
    .I0(BAL_0[2]),
    .I1(BusA[2]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1229_s.ALU_MODE=0;
  ALU n1228_s (
    .SUM(n1228_2),
    .COUT(n1228_3),
    .I0(BAL_0[3]),
    .I1(BusA[3]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1228_s.ALU_MODE=0;
  ALU n1227_s (
    .SUM(n1227_2),
    .COUT(n1227_3),
    .I0(BAL_0[4]),
    .I1(BusA_4_16),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1227_s.ALU_MODE=0;
  ALU n1226_s (
    .SUM(n1226_2),
    .COUT(n1226_3),
    .I0(BAL_0[5]),
    .I1(BusA[5]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1226_s.ALU_MODE=0;
  ALU n1225_s (
    .SUM(n1225_2),
    .COUT(n1225_3),
    .I0(BAL_0[6]),
    .I1(BusA[6]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1225_s.ALU_MODE=0;
  ALU n1224_s (
    .SUM(n1224_2),
    .COUT(n1223_6),
    .I0(BAL[7]),
    .I1(BusA[7]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1224_s.ALU_MODE=0;
  ALU n1745_s0 (
    .SUM(n1745_1_SUM),
    .COUT(n1745_3),
    .I0(LCycle_Z[0]),
    .I1(MCycle[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1745_s0.ALU_MODE=3;
  ALU n1746_s0 (
    .SUM(n1746_1_SUM),
    .COUT(n1746_3),
    .I0(LCycle_Z[1]),
    .I1(MCycle[1]),
    .I3(GND),
    .CIN(n1745_3) 
);
defparam n1746_s0.ALU_MODE=3;
  INV n306_s2 (
    .O(n306_6),
    .I(Res_n_i) 
);
  INV \DL[7]_5_s1  (
    .O(\DL[7]_5_3 ),
    .I(DL[7]) 
);
  INV n1186_s2 (
    .O(n1186_7),
    .I(Set_Addr_To_r[0]) 
);
  T65_MCode mcode (
    .n331_5(n331_5),
    .n1353_5(n1353_5),
    .S_7_9(S_7_9),
    .n985_9(n985_9),
    .n421_8(n421_8),
    .DL_7_13(DL_7_13),
    .BusA_7_86(BusA_7_86),
    .n318_4(n318_4),
    .n1369_13(n1369_13),
    .P_3_8(P_3_8),
    .n1352_11(n1352_11),
    .n985_8(n985_8),
    .DL_7_12(DL_7_12),
    .n2284_5(n2284_5),
    .n985_16(n985_16),
    .MCycle(MCycle[2:0]),
    .P_0(P[0]),
    .P_1(P[1]),
    .P_6(P[6]),
    .P_7(P[7]),
    .IR(IR[7:0]),
    .n127_13(n127_13),
    .Write_Data_12_39(Write_Data_12_39),
    .Write_Data_11_38(Write_Data_11_38),
    .Write_Data_10_38(Write_Data_10_38),
    .Write_Data_9_38(Write_Data_9_38),
    .Write_Data_7_47(Write_Data_7_47),
    .Write_Data_6_47(Write_Data_6_47),
    .Write_Data_5_47(Write_Data_5_47),
    .Write_Data_4_38(Write_Data_4_38),
    .Write_Data_3_38(Write_Data_3_38),
    .Write_Data_2_38(Write_Data_2_38),
    .Write_Data_1_38(Write_Data_1_38),
    .ALU_Op_6_8(ALU_Op_6_8),
    .ALU_Op_4_8(ALU_Op_4_8),
    .ALU_Op_5_8(ALU_Op_5_8),
    .ALU_Op_11_7(ALU_Op_11_7),
    .ALU_Op_16_7(ALU_Op_16_7),
    .ALU_Op_17_7(ALU_Op_17_7),
    .ALU_Op_18_7(ALU_Op_18_7),
    .Write_Data_11_40(Write_Data_11_40),
    .Write_Data_10_39(Write_Data_10_39),
    .Write_Data_7_48(Write_Data_7_48),
    .Write_Data_6_49(Write_Data_6_49),
    .Write_Data_5_48(Write_Data_5_48),
    .Write_Data_4_39(Write_Data_4_39),
    .ALU_Op_Z_14_4(ALU_Op_Z_14_4),
    .ALU_Op_Z_13_4(ALU_Op_Z_13_4),
    .ALU_Op_Z_13_6(ALU_Op_Z_13_6),
    .ALU_Op_Z_12_5(ALU_Op_Z_12_5),
    .LCycle_Z_2_6(LCycle_Z_2_6),
    .ALU_Op_Z_1_5(ALU_Op_Z_1_5),
    .ALU_Op_Z_3_5(ALU_Op_Z_3_5),
    .ALU_Op_Z_7_5(ALU_Op_Z_7_5),
    .ALU_Op_Z_9_5(ALU_Op_Z_9_5),
    .ALU_Op_Z_9_6(ALU_Op_Z_9_6),
    .ALU_Op_Z_10_5(ALU_Op_Z_10_5),
    .ALU_Op_11_8(ALU_Op_11_8),
    .ALU_Op_11_9(ALU_Op_11_9),
    .LCycle_Z_0_6(LCycle_Z_0_6),
    .LCycle_Z_0_7(LCycle_Z_0_7),
    .Write_Data_10_41(Write_Data_10_41),
    .Write_Data_7_50(Write_Data_7_50),
    .ALU_Op_Z_13_8(ALU_Op_Z_13_8),
    .ALU_Op_Z_9_7(ALU_Op_Z_9_7),
    .ALU_Op_Z_14_10(ALU_Op_Z_14_10),
    .ALU_Op_Z_14_11(ALU_Op_Z_14_11),
    .ALU_Op_Z_14_14(ALU_Op_Z_14_14),
    .ALU_Op_Z_14_16(ALU_Op_Z_14_16),
    .ALU_Op_15_9(ALU_Op_15_9),
    .LCycle_Z_2_11(LCycle_Z_2_11),
    .Write_Data_10_43(Write_Data_10_43),
    .LCycle_Z_2_13(LCycle_Z_2_13),
    .ALU_Op_Z_2_7(ALU_Op_Z_2_7),
    .LCycle_Z_0_12(LCycle_Z_0_12),
    .ALU_Op_Z_12_11(ALU_Op_Z_12_11),
    .Write_Data_7_54(Write_Data_7_54),
    .Write_Data_12_48(Write_Data_12_48),
    .Write_Data_6_51(Write_Data_6_51),
    .Write_Data_5_51(Write_Data_5_51),
    .Write_Data_2_41(Write_Data_2_41),
    .LCycle_Z_1_20(LCycle_Z_1_20),
    .LCycle_Z(LCycle_Z[2:0]),
    .ALU_Op_Z_1(ALU_Op_Z[1]),
    .ALU_Op_Z_2(ALU_Op_Z[2]),
    .ALU_Op_Z_3(ALU_Op_Z[3]),
    .ALU_Op_Z_7(ALU_Op_Z[7]),
    .ALU_Op_Z_8(ALU_Op_Z[8]),
    .ALU_Op_Z_9(ALU_Op_Z[9]),
    .ALU_Op_Z_10(ALU_Op_Z[10]),
    .ALU_Op_Z_12(ALU_Op_Z[12]),
    .ALU_Op_Z_13(ALU_Op_Z[13]),
    .ALU_Op_Z_14(ALU_Op_Z[14])
);
  T65_ALU alu (
    .n1000_10(n1000_10),
    .n1000_13(n1000_13),
    .n985_12(n985_12),
    .n994_12(n994_12),
    .BusA_r(BusA_r[7:0]),
    .BusB(BusB[7:0]),
    .P(P[0]),
    .P_Out(P_Out[3]),
    .ALU_Op_r_1(ALU_Op_r[1]),
    .ALU_Op_r_3(ALU_Op_r[3]),
    .ALU_Op_r_4(ALU_Op_r[4]),
    .ALU_Op_r_5(ALU_Op_r[5]),
    .ALU_Op_r_6(ALU_Op_r[6]),
    .ALU_Op_r_7(ALU_Op_r[7]),
    .ALU_Op_r_8(ALU_Op_r[8]),
    .ALU_Op_r_9(ALU_Op_r[9]),
    .ALU_Op_r_10(ALU_Op_r[10]),
    .ALU_Op_r_11(ALU_Op_r[11]),
    .ALU_Op_r_12(ALU_Op_r[12]),
    .ALU_Op_r_13(ALU_Op_r[13]),
    .ALU_Op_r_15(ALU_Op_r[15]),
    .ALU_Op_r_16(ALU_Op_r[16]),
    .ALU_Op_r_17(ALU_Op_r[17]),
    .ALU_Op_r_18(ALU_Op_r[18]),
    .n14_1(n14_1),
    .n13_1(n13_1),
    .n12_1(n12_1),
    .n11_1(n11_1),
    .n5_2(n5_2),
    .n37_2(n37_2),
    .n36_2(n36_2),
    .ADC_N_2(ADC_N_2),
    .n34_6(n34_6),
    .SBC_N_2(SBC_N_2),
    .SBC_C_10(SBC_C_10),
    .C_4(C_4),
    .ALU_Q_7_3(ALU_Q_7_3),
    .ALU_Q_6_3(ALU_Q_6_3),
    .ALU_Q_5_3(ALU_Q_5_3),
    .ALU_Q_5_4(ALU_Q_5_4),
    .ALU_Q_4_3(ALU_Q_4_3),
    .ALU_Q_3_3(ALU_Q_3_3),
    .ALU_Q_2_3(ALU_Q_2_3),
    .ALU_Q_1_4(ALU_Q_1_4),
    .ALU_Q_0_3(ALU_Q_0_3),
    .ALU_Q_0_4(ALU_Q_0_4),
    .ALU_Q_7_8(ALU_Q_7_8),
    .ALU_Q_6_7(ALU_Q_6_7),
    .ALU_Q_3_11(ALU_Q_3_11),
    .ALU_Q_3_12(ALU_Q_3_12),
    .ALU_Q_4_8(ALU_Q_4_8),
    .ALU_Q_3_15(ALU_Q_3_15),
    .ALU_Q_1_10(ALU_Q_1_10),
    .ALU_Q_3_23(ALU_Q_3_23),
    .ALU_Q_7_26(ALU_Q_7_26),
    .ALU_Q_1_20(ALU_Q_1_20),
    .AL_2(AL_2[1]),
    .SBX_Q(SBX_Q[6:1]),
    .AL(AL[1]),
    .ALU_Q(ALU_Q[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* T65 */
module R6532 (
  phi2_6,
  n44_6,
  LED_2_d,
  reset_l,
  cpu_clk,
  cpu_wr_n,
  n_cpu_nmi_5,
  DAC_latch_8,
  DAC_latch_5,
  DAC_latch_6,
  soundrom1_addr_10_5,
  soundrom1_addr_9_4,
  n_cpu_nmi_6,
  test_d,
  soundrom1_addr_10_4,
  cpu_din_7_12,
  n342_5,
  cpu_addr_1_4,
  cpu_addr_1_5,
  cpu_addr_0_4,
  cpu_addr_0_5,
  cpu_din_7_14,
  cpu_dout,
  cpu_addr,
  Sound_meta,
  PC,
  BAH,
  Set_Addr_To_r,
  SB_Opt_d,
  game_sel_d,
  n_riot_irq,
  s_dout_6_6,
  s_dout_6_7,
  s_dout_6_10,
  s_dout,
  riot_pa_o
)
;
input phi2_6;
input n44_6;
input LED_2_d;
input reset_l;
input cpu_clk;
input cpu_wr_n;
input n_cpu_nmi_5;
input DAC_latch_8;
input DAC_latch_5;
input DAC_latch_6;
input soundrom1_addr_10_5;
input soundrom1_addr_9_4;
input n_cpu_nmi_6;
input test_d;
input soundrom1_addr_10_4;
input cpu_din_7_12;
input n342_5;
input cpu_addr_1_4;
input cpu_addr_1_5;
input cpu_addr_0_4;
input cpu_addr_0_5;
input cpu_din_7_14;
input [7:0] cpu_dout;
input [4:0] cpu_addr;
input [4:0] Sound_meta;
input [11:11] PC;
input [3:3] BAH;
input [1:0] Set_Addr_To_r;
input [6:1] SB_Opt_d;
input [5:4] game_sel_d;
output n_riot_irq;
output s_dout_6_6;
output s_dout_6_7;
output s_dout_6_10;
output [7:0] s_dout;
output [7:0] riot_pa_o;
wire n51_3;
wire n52_3;
wire n53_3;
wire n54_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n1057_3;
wire n239_3;
wire n240_3;
wire n241_3;
wire n242_3;
wire n243_3;
wire n246_3;
wire n255_3;
wire n256_3;
wire n257_3;
wire n258_3;
wire n259_3;
wire n262_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n332_3;
wire n333_3;
wire n998_3;
wire n560_5;
wire s_irq_pa7_en_6;
wire s_divider_9_8;
wire n443_8;
wire n474_8;
wire n76_5;
wire n69_5;
wire n443_10;
wire n474_10;
wire n51_4;
wire n51_5;
wire n51_6;
wire n52_4;
wire n52_5;
wire n53_4;
wire n53_5;
wire n54_4;
wire n56_5;
wire n57_4;
wire n326_4;
wire n326_5;
wire n327_4;
wire n327_5;
wire n328_4;
wire n329_4;
wire n330_4;
wire n331_4;
wire n332_4;
wire n333_4;
wire s_dout_6_8;
wire s_dout_6_9;
wire s_divider_9_9;
wire n326_6;
wire n326_7;
wire n327_6;
wire n327_7;
wire n328_6;
wire n329_5;
wire n329_6;
wire n330_5;
wire n330_6;
wire n331_5;
wire n331_6;
wire n332_5;
wire n332_6;
wire n333_5;
wire n333_6;
wire n326_8;
wire n327_8;
wire n328_7;
wire n329_7;
wire n330_7;
wire n331_7;
wire n332_7;
wire n56_7;
wire n55_7;
wire n54_8;
wire n55_9;
wire n333_9;
wire n998_8;
wire n426_7;
wire n410_8;
wire n73_7;
wire n328_9;
wire n434_6;
wire n426_9;
wire n418_6;
wire n410_10;
wire n58_6;
wire n410_12;
wire n998_10;
wire s_timer_7_12;
wire s_irq_timer_en;
wire s_irq_pa7_en;
wire s_edge;
wire s_PA7;
wire s_irq_timer;
wire s_irq_pa7;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_0_COUT;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire pa_out_6_5;
wire pa_out_5_5;
wire n50_6;
wire [7:0] s_ddra;
wire [7:0] s_ddrb;
wire [7:0] s_ora;
wire [7:0] s_orb;
wire [9:0] s_count;
wire [7:0] s_timer;
wire [9:2] s_divider;
wire VCC;
wire GND;
  LUT4 n51_s0 (
    .F(n51_3),
    .I0(n51_4),
    .I1(cpu_dout[7]),
    .I2(n51_5),
    .I3(n51_6) 
);
defparam n51_s0.INIT=16'h3CAA;
  LUT4 n52_s0 (
    .F(n52_3),
    .I0(n52_4),
    .I1(s_timer[6]),
    .I2(n52_5),
    .I3(n51_6) 
);
defparam n52_s0.INIT=16'h553C;
  LUT4 n53_s0 (
    .F(n53_3),
    .I0(n53_4),
    .I1(s_timer[5]),
    .I2(n53_5),
    .I3(n51_6) 
);
defparam n53_s0.INIT=16'h553C;
  LUT4 n54_s0 (
    .F(n54_3),
    .I0(n54_4),
    .I1(cpu_dout[4]),
    .I2(n54_8),
    .I3(n51_6) 
);
defparam n54_s0.INIT=16'h3CAA;
  LUT4 n55_s0 (
    .F(n55_3),
    .I0(n55_7),
    .I1(s_timer[3]),
    .I2(n55_9),
    .I3(n51_6) 
);
defparam n55_s0.INIT=16'h553C;
  LUT4 n56_s0 (
    .F(n56_3),
    .I0(n56_7),
    .I1(s_timer[2]),
    .I2(n56_5),
    .I3(n51_6) 
);
defparam n56_s0.INIT=16'h553C;
  LUT4 n57_s0 (
    .F(n57_3),
    .I0(n57_4),
    .I1(s_timer[1]),
    .I2(s_timer[0]),
    .I3(n51_6) 
);
defparam n57_s0.INIT=16'h55C3;
  LUT3 n1057_s0 (
    .F(n1057_3),
    .I0(n51_6),
    .I1(n15_3),
    .I2(reset_l) 
);
defparam n1057_s0.INIT=8'hBF;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(s_ddra[0]),
    .I1(s_ora[0]) 
);
defparam n239_s0.INIT=4'h8;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(s_ddra[1]),
    .I1(s_ora[1]) 
);
defparam n240_s0.INIT=4'h8;
  LUT2 n241_s0 (
    .F(n241_3),
    .I0(s_ddra[2]),
    .I1(s_ora[2]) 
);
defparam n241_s0.INIT=4'h8;
  LUT2 n242_s0 (
    .F(n242_3),
    .I0(s_ddra[3]),
    .I1(s_ora[3]) 
);
defparam n242_s0.INIT=4'h8;
  LUT2 n243_s0 (
    .F(n243_3),
    .I0(s_ddra[4]),
    .I1(s_ora[4]) 
);
defparam n243_s0.INIT=4'h8;
  LUT2 n246_s0 (
    .F(n246_3),
    .I0(s_ddra[7]),
    .I1(s_ora[7]) 
);
defparam n246_s0.INIT=4'h8;
  LUT2 n255_s0 (
    .F(n255_3),
    .I0(s_ddra[0]),
    .I1(Sound_meta[0]) 
);
defparam n255_s0.INIT=4'h4;
  LUT2 n256_s0 (
    .F(n256_3),
    .I0(s_ddra[1]),
    .I1(Sound_meta[1]) 
);
defparam n256_s0.INIT=4'h4;
  LUT2 n257_s0 (
    .F(n257_3),
    .I0(s_ddra[2]),
    .I1(Sound_meta[2]) 
);
defparam n257_s0.INIT=4'h4;
  LUT2 n258_s0 (
    .F(n258_3),
    .I0(s_ddra[3]),
    .I1(Sound_meta[3]) 
);
defparam n258_s0.INIT=4'h4;
  LUT2 n259_s0 (
    .F(n259_3),
    .I0(s_ddra[4]),
    .I1(Sound_meta[4]) 
);
defparam n259_s0.INIT=4'h4;
  LUT2 n262_s0 (
    .F(n262_3),
    .I0(s_ddra[7]),
    .I1(LED_2_d) 
);
defparam n262_s0.INIT=4'h4;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(n326_4),
    .I1(n326_5),
    .I2(cpu_addr[2]) 
);
defparam n326_s0.INIT=8'hCA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(n327_4),
    .I1(n327_5),
    .I2(cpu_addr[2]) 
);
defparam n327_s0.INIT=8'hCA;
  LUT4 n328_s0 (
    .F(n328_3),
    .I0(cpu_addr[0]),
    .I1(s_timer[5]),
    .I2(n328_4),
    .I3(cpu_addr[2]) 
);
defparam n328_s0.INIT=16'h440F;
  LUT4 n329_s0 (
    .F(n329_3),
    .I0(cpu_addr[0]),
    .I1(s_timer[4]),
    .I2(n329_4),
    .I3(cpu_addr[2]) 
);
defparam n329_s0.INIT=16'h44F0;
  LUT4 n330_s0 (
    .F(n330_3),
    .I0(cpu_addr[0]),
    .I1(s_timer[3]),
    .I2(n330_4),
    .I3(cpu_addr[2]) 
);
defparam n330_s0.INIT=16'h44F0;
  LUT4 n331_s0 (
    .F(n331_3),
    .I0(cpu_addr[0]),
    .I1(s_timer[2]),
    .I2(n331_4),
    .I3(cpu_addr[2]) 
);
defparam n331_s0.INIT=16'h44F0;
  LUT4 n332_s0 (
    .F(n332_3),
    .I0(cpu_addr[0]),
    .I1(s_timer[1]),
    .I2(n332_4),
    .I3(cpu_addr[2]) 
);
defparam n332_s0.INIT=16'h44F0;
  LUT4 n333_s0 (
    .F(n333_3),
    .I0(cpu_addr[0]),
    .I1(s_timer[0]),
    .I2(n333_4),
    .I3(cpu_addr[2]) 
);
defparam n333_s0.INIT=16'h44F0;
  LUT4 n998_s0 (
    .F(n998_3),
    .I0(n998_8),
    .I1(cpu_addr[0]),
    .I2(cpu_wr_n),
    .I3(n998_10) 
);
defparam n998_s0.INIT=16'h3500;
  LUT4 n560_s1 (
    .F(n560_5),
    .I0(s_irq_pa7),
    .I1(s_irq_pa7_en),
    .I2(s_irq_timer),
    .I3(s_irq_timer_en) 
);
defparam n560_s1.INIT=16'h0777;
  LUT4 s_dout_6_s2 (
    .F(s_dout_6_6),
    .I0(s_dout_6_7),
    .I1(s_dout_6_8),
    .I2(n_cpu_nmi_5),
    .I3(s_dout_6_9) 
);
defparam s_dout_6_s2.INIT=16'hCA00;
  LUT3 s_irq_pa7_en_s2 (
    .F(s_irq_pa7_en_6),
    .I0(cpu_wr_n),
    .I1(n998_8),
    .I2(n998_10) 
);
defparam s_irq_pa7_en_s2.INIT=8'h40;
  LUT3 s_divider_9_s3 (
    .F(s_divider_9_8),
    .I0(n15_3),
    .I1(s_divider_9_9),
    .I2(n51_6) 
);
defparam s_divider_9_s3.INIT=8'hF4;
  LUT4 n443_s4 (
    .F(n443_8),
    .I0(n15_3),
    .I1(cpu_wr_n),
    .I2(s_divider_9_9),
    .I3(n998_3) 
);
defparam n443_s4.INIT=16'h7F50;
  LUT4 n474_s4 (
    .F(n474_8),
    .I0(n474_10),
    .I1(s_PA7),
    .I2(LED_2_d),
    .I3(s_edge) 
);
defparam n474_s4.INIT=16'h755D;
  LUT3 n76_s1 (
    .F(n76_5),
    .I0(cpu_addr[0]),
    .I1(cpu_addr[1]),
    .I2(n51_6) 
);
defparam n76_s1.INIT=8'hE0;
  LUT3 n69_s1 (
    .F(n69_5),
    .I0(cpu_addr[1]),
    .I1(cpu_addr[0]),
    .I2(n51_6) 
);
defparam n69_s1.INIT=8'h80;
  LUT3 n443_s5 (
    .F(n443_10),
    .I0(s_divider_9_9),
    .I1(cpu_wr_n),
    .I2(n998_3) 
);
defparam n443_s5.INIT=8'h8F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(n998_8),
    .I1(cpu_addr[0]),
    .I2(cpu_wr_n),
    .I3(n998_10) 
);
defparam n474_s5.INIT=16'h35FF;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(s_timer[5]),
    .I1(s_timer[6]),
    .I2(n53_5),
    .I3(s_timer[7]) 
);
defparam n51_s1.INIT=16'hEF10;
  LUT4 n51_s2 (
    .F(n51_5),
    .I0(cpu_dout[6]),
    .I1(cpu_dout[5]),
    .I2(cpu_dout[4]),
    .I3(n54_8) 
);
defparam n51_s2.INIT=16'h0100;
  LUT3 n51_s3 (
    .F(n51_6),
    .I0(cpu_wr_n),
    .I1(n998_8),
    .I2(n998_10) 
);
defparam n51_s3.INIT=8'h10;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(cpu_dout[5]),
    .I1(cpu_dout[4]),
    .I2(n54_8),
    .I3(cpu_dout[6]) 
);
defparam n52_s1.INIT=16'h10EF;
  LUT2 n52_s2 (
    .F(n52_5),
    .I0(s_timer[5]),
    .I1(n53_5) 
);
defparam n52_s2.INIT=4'h4;
  LUT3 n53_s1 (
    .F(n53_4),
    .I0(cpu_dout[4]),
    .I1(n54_8),
    .I2(cpu_dout[5]) 
);
defparam n53_s1.INIT=8'h4B;
  LUT4 n53_s2 (
    .F(n53_5),
    .I0(s_timer[2]),
    .I1(s_timer[3]),
    .I2(s_timer[4]),
    .I3(n56_5) 
);
defparam n53_s2.INIT=16'h0100;
  LUT4 n54_s1 (
    .F(n54_4),
    .I0(s_timer[2]),
    .I1(s_timer[3]),
    .I2(n56_5),
    .I3(s_timer[4]) 
);
defparam n54_s1.INIT=16'hEF10;
  LUT2 n56_s2 (
    .F(n56_5),
    .I0(s_timer[0]),
    .I1(s_timer[1]) 
);
defparam n56_s2.INIT=4'h1;
  LUT2 n57_s1 (
    .F(n57_4),
    .I0(cpu_dout[1]),
    .I1(cpu_dout[0]) 
);
defparam n57_s1.INIT=4'h6;
  LUT3 n326_s1 (
    .F(n326_4),
    .I0(n326_6),
    .I1(n326_7),
    .I2(cpu_addr[1]) 
);
defparam n326_s1.INIT=8'h35;
  LUT3 n326_s2 (
    .F(n326_5),
    .I0(s_irq_timer),
    .I1(s_timer[7]),
    .I2(cpu_addr[0]) 
);
defparam n326_s2.INIT=8'hAC;
  LUT3 n327_s1 (
    .F(n327_4),
    .I0(n327_6),
    .I1(n327_7),
    .I2(cpu_addr[1]) 
);
defparam n327_s1.INIT=8'h3A;
  LUT3 n327_s2 (
    .F(n327_5),
    .I0(s_irq_pa7),
    .I1(s_timer[6]),
    .I2(cpu_addr[0]) 
);
defparam n327_s2.INIT=8'hAC;
  LUT4 n328_s1 (
    .F(n328_4),
    .I0(n328_9),
    .I1(s_ddra[5]),
    .I2(n328_6),
    .I3(cpu_addr[1]) 
);
defparam n328_s1.INIT=16'hF0BB;
  LUT3 n329_s1 (
    .F(n329_4),
    .I0(n329_5),
    .I1(n329_6),
    .I2(cpu_addr[1]) 
);
defparam n329_s1.INIT=8'hCA;
  LUT3 n330_s1 (
    .F(n330_4),
    .I0(n330_5),
    .I1(n330_6),
    .I2(cpu_addr[1]) 
);
defparam n330_s1.INIT=8'h35;
  LUT3 n331_s1 (
    .F(n331_4),
    .I0(n331_5),
    .I1(n331_6),
    .I2(cpu_addr[1]) 
);
defparam n331_s1.INIT=8'h35;
  LUT3 n332_s1 (
    .F(n332_4),
    .I0(n332_5),
    .I1(n332_6),
    .I2(cpu_addr[1]) 
);
defparam n332_s1.INIT=8'h35;
  LUT3 n333_s1 (
    .F(n333_4),
    .I0(n333_5),
    .I1(n333_6),
    .I2(cpu_addr[1]) 
);
defparam n333_s1.INIT=8'hC5;
  LUT3 s_dout_6_s3 (
    .F(s_dout_6_7),
    .I0(DAC_latch_8),
    .I1(DAC_latch_5),
    .I2(DAC_latch_6) 
);
defparam s_dout_6_s3.INIT=8'h80;
  LUT2 s_dout_6_s4 (
    .F(s_dout_6_8),
    .I0(soundrom1_addr_10_5),
    .I1(s_dout_6_10) 
);
defparam s_dout_6_s4.INIT=4'h8;
  LUT2 s_dout_6_s5 (
    .F(s_dout_6_9),
    .I0(soundrom1_addr_9_4),
    .I1(cpu_wr_n) 
);
defparam s_dout_6_s5.INIT=4'h4;
  LUT4 s_divider_9_s4 (
    .F(s_divider_9_9),
    .I0(s_timer[5]),
    .I1(s_timer[6]),
    .I2(s_timer[7]),
    .I3(n53_5) 
);
defparam s_divider_9_s4.INIT=16'h0100;
  LUT4 n326_s3 (
    .F(n326_6),
    .I0(LED_2_d),
    .I1(s_ora[7]),
    .I2(cpu_addr[0]),
    .I3(s_ddra[7]) 
);
defparam n326_s3.INIT=16'h03F5;
  LUT4 n326_s4 (
    .F(n326_7),
    .I0(n326_8),
    .I1(s_orb[7]),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[7]) 
);
defparam n326_s4.INIT=16'h03F5;
  LUT3 n327_s3 (
    .F(n327_6),
    .I0(cpu_addr[0]),
    .I1(s_ora[6]),
    .I2(s_ddra[6]) 
);
defparam n327_s3.INIT=8'hE0;
  LUT4 n327_s4 (
    .F(n327_7),
    .I0(n327_8),
    .I1(s_orb[6]),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[6]) 
);
defparam n327_s4.INIT=16'h03F5;
  LUT4 n328_s3 (
    .F(n328_6),
    .I0(n328_7),
    .I1(s_orb[5]),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[5]) 
);
defparam n328_s3.INIT=16'h03FA;
  LUT4 n329_s2 (
    .F(n329_5),
    .I0(s_ora[4]),
    .I1(Sound_meta[4]),
    .I2(cpu_addr[0]),
    .I3(s_ddra[4]) 
);
defparam n329_s2.INIT=16'hFA0C;
  LUT4 n329_s3 (
    .F(n329_6),
    .I0(s_orb[4]),
    .I1(n329_7),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[4]) 
);
defparam n329_s3.INIT=16'hFA0C;
  LUT4 n330_s2 (
    .F(n330_5),
    .I0(Sound_meta[3]),
    .I1(s_ora[3]),
    .I2(cpu_addr[0]),
    .I3(s_ddra[3]) 
);
defparam n330_s2.INIT=16'h03F5;
  LUT4 n330_s3 (
    .F(n330_6),
    .I0(n330_7),
    .I1(s_orb[3]),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[3]) 
);
defparam n330_s3.INIT=16'h03F5;
  LUT4 n331_s2 (
    .F(n331_5),
    .I0(Sound_meta[2]),
    .I1(s_ora[2]),
    .I2(cpu_addr[0]),
    .I3(s_ddra[2]) 
);
defparam n331_s2.INIT=16'h03F5;
  LUT4 n331_s3 (
    .F(n331_6),
    .I0(n331_7),
    .I1(s_orb[2]),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[2]) 
);
defparam n331_s3.INIT=16'h03F5;
  LUT4 n332_s2 (
    .F(n332_5),
    .I0(Sound_meta[1]),
    .I1(s_ora[1]),
    .I2(cpu_addr[0]),
    .I3(s_ddra[1]) 
);
defparam n332_s2.INIT=16'h03F5;
  LUT4 n332_s3 (
    .F(n332_6),
    .I0(n332_7),
    .I1(s_orb[1]),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[1]) 
);
defparam n332_s3.INIT=16'h03F5;
  LUT4 n333_s2 (
    .F(n333_5),
    .I0(Sound_meta[0]),
    .I1(s_ora[0]),
    .I2(cpu_addr[0]),
    .I3(s_ddra[0]) 
);
defparam n333_s2.INIT=16'h03F5;
  LUT4 n333_s3 (
    .F(n333_6),
    .I0(s_orb[0]),
    .I1(n333_9),
    .I2(cpu_addr[0]),
    .I3(s_ddrb[0]) 
);
defparam n333_s3.INIT=16'hFA03;
  LUT4 s_dout_6_s6 (
    .F(s_dout_6_10),
    .I0(PC[11]),
    .I1(BAH[3]),
    .I2(Set_Addr_To_r[1]),
    .I3(Set_Addr_To_r[0]) 
);
defparam s_dout_6_s6.INIT=16'h3FF5;
  LUT3 n326_s5 (
    .F(n326_8),
    .I0(n_cpu_nmi_5),
    .I1(SB_Opt_d[1]),
    .I2(n_cpu_nmi_6) 
);
defparam n326_s5.INIT=8'h0D;
  LUT4 n327_s5 (
    .F(n327_8),
    .I0(Sound_meta[4]),
    .I1(test_d),
    .I2(soundrom1_addr_10_4),
    .I3(cpu_din_7_12) 
);
defparam n327_s5.INIT=16'h00AC;
  LUT3 n328_s4 (
    .F(n328_7),
    .I0(soundrom1_addr_10_5),
    .I1(SB_Opt_d[3]),
    .I2(soundrom1_addr_10_4) 
);
defparam n328_s4.INIT=8'hA3;
  LUT3 n329_s4 (
    .F(n329_7),
    .I0(SB_Opt_d[4]),
    .I1(SB_Opt_d[2]),
    .I2(n_cpu_nmi_5) 
);
defparam n329_s4.INIT=8'hCA;
  LUT3 n330_s4 (
    .F(n330_7),
    .I0(SB_Opt_d[1]),
    .I1(Sound_meta[3]),
    .I2(n_cpu_nmi_5) 
);
defparam n330_s4.INIT=8'hCA;
  LUT3 n331_s4 (
    .F(n331_7),
    .I0(SB_Opt_d[5]),
    .I1(Sound_meta[2]),
    .I2(n_cpu_nmi_5) 
);
defparam n331_s4.INIT=8'hCA;
  LUT3 n332_s4 (
    .F(n332_7),
    .I0(SB_Opt_d[6]),
    .I1(Sound_meta[1]),
    .I2(n_cpu_nmi_5) 
);
defparam n332_s4.INIT=8'hCA;
  LUT3 n56_s3 (
    .F(n56_7),
    .I0(cpu_dout[2]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[0]) 
);
defparam n56_s3.INIT=8'h56;
  LUT4 n55_s3 (
    .F(n55_7),
    .I0(cpu_dout[2]),
    .I1(cpu_dout[1]),
    .I2(cpu_dout[0]),
    .I3(cpu_dout[3]) 
);
defparam n55_s3.INIT=16'h01FE;
  LUT4 n54_s4 (
    .F(n54_8),
    .I0(cpu_dout[3]),
    .I1(cpu_dout[2]),
    .I2(cpu_dout[1]),
    .I3(cpu_dout[0]) 
);
defparam n54_s4.INIT=16'h0001;
  LUT3 n55_s4 (
    .F(n55_9),
    .I0(s_timer[2]),
    .I1(s_timer[0]),
    .I2(s_timer[1]) 
);
defparam n55_s4.INIT=8'h01;
  LUT4 n333_s5 (
    .F(n333_9),
    .I0(Sound_meta[0]),
    .I1(n342_5),
    .I2(game_sel_d[5]),
    .I3(game_sel_d[4]) 
);
defparam n333_s5.INIT=16'h0551;
  LUT4 n998_s4 (
    .F(n998_8),
    .I0(cpu_addr[4]),
    .I1(n342_5),
    .I2(game_sel_d[5]),
    .I3(game_sel_d[4]) 
);
defparam n998_s4.INIT=16'h5004;
  LUT4 n426_s3 (
    .F(n426_7),
    .I0(cpu_addr_1_4),
    .I1(cpu_addr_1_5),
    .I2(Set_Addr_To_r[1]),
    .I3(n410_12) 
);
defparam n426_s3.INIT=16'hC500;
  LUT4 n410_s4 (
    .F(n410_8),
    .I0(cpu_addr_1_4),
    .I1(cpu_addr_1_5),
    .I2(Set_Addr_To_r[1]),
    .I3(n410_12) 
);
defparam n410_s4.INIT=16'h3A00;
  LUT4 n73_s2 (
    .F(n73_7),
    .I0(cpu_addr_1_4),
    .I1(cpu_addr_1_5),
    .I2(Set_Addr_To_r[1]),
    .I3(n51_6) 
);
defparam n73_s2.INIT=16'hC500;
  LUT4 n328_s5 (
    .F(n328_9),
    .I0(s_ora[5]),
    .I1(cpu_addr_0_4),
    .I2(cpu_addr_0_5),
    .I3(Set_Addr_To_r[1]) 
);
defparam n328_s5.INIT=16'h0544;
  LUT4 n434_s2 (
    .F(n434_6),
    .I0(cpu_addr_0_4),
    .I1(cpu_addr_0_5),
    .I2(Set_Addr_To_r[1]),
    .I3(n426_7) 
);
defparam n434_s2.INIT=16'hC500;
  LUT4 n426_s4 (
    .F(n426_9),
    .I0(cpu_addr_0_4),
    .I1(cpu_addr_0_5),
    .I2(Set_Addr_To_r[1]),
    .I3(n426_7) 
);
defparam n426_s4.INIT=16'h3A00;
  LUT4 n418_s2 (
    .F(n418_6),
    .I0(cpu_addr_0_4),
    .I1(cpu_addr_0_5),
    .I2(Set_Addr_To_r[1]),
    .I3(n410_8) 
);
defparam n418_s2.INIT=16'hC500;
  LUT4 n410_s5 (
    .F(n410_10),
    .I0(cpu_addr_0_4),
    .I1(cpu_addr_0_5),
    .I2(Set_Addr_To_r[1]),
    .I3(n410_8) 
);
defparam n410_s5.INIT=16'h3A00;
  LUT4 n58_s2 (
    .F(n58_6),
    .I0(cpu_dout[0]),
    .I1(s_timer[0]),
    .I2(n15_3),
    .I3(n51_6) 
);
defparam n58_s2.INIT=16'h55C3;
  LUT4 n410_s6 (
    .F(n410_12),
    .I0(cpu_wr_n),
    .I1(cpu_addr[2]),
    .I2(soundrom1_addr_9_4),
    .I3(cpu_din_7_14) 
);
defparam n410_s6.INIT=16'h0100;
  LUT3 n998_s5 (
    .F(n998_10),
    .I0(cpu_addr[2]),
    .I1(soundrom1_addr_9_4),
    .I2(cpu_din_7_14) 
);
defparam n998_s5.INIT=8'h20;
  LUT4 s_timer_7_s5 (
    .F(s_timer_7_12),
    .I0(cpu_wr_n),
    .I1(n998_8),
    .I2(n998_10),
    .I3(n15_3) 
);
defparam s_timer_7_s5.INIT=16'h10FF;
  DFFSE s_dout_6_s0 (
    .Q(s_dout[6]),
    .D(n327_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFSE s_dout_5_s0 (
    .Q(s_dout[5]),
    .D(n328_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFSE s_dout_4_s0 (
    .Q(s_dout[4]),
    .D(n329_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFSE s_dout_3_s0 (
    .Q(s_dout[3]),
    .D(n330_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFSE s_dout_2_s0 (
    .Q(s_dout[2]),
    .D(n331_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFSE s_dout_1_s0 (
    .Q(s_dout[1]),
    .D(n332_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFSE s_dout_0_s0 (
    .Q(s_dout[0]),
    .D(n333_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFRE s_ddra_7_s0 (
    .Q(s_ddra[7]),
    .D(cpu_dout[7]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddra_6_s0 (
    .Q(s_ddra[6]),
    .D(cpu_dout[6]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddra_5_s0 (
    .Q(s_ddra[5]),
    .D(cpu_dout[5]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddra_4_s0 (
    .Q(s_ddra[4]),
    .D(cpu_dout[4]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddra_3_s0 (
    .Q(s_ddra[3]),
    .D(cpu_dout[3]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddra_2_s0 (
    .Q(s_ddra[2]),
    .D(cpu_dout[2]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddra_1_s0 (
    .Q(s_ddra[1]),
    .D(cpu_dout[1]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddra_0_s0 (
    .Q(s_ddra[0]),
    .D(cpu_dout[0]),
    .CLK(phi2_6),
    .CE(n418_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_7_s0 (
    .Q(s_ddrb[7]),
    .D(cpu_dout[7]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_6_s0 (
    .Q(s_ddrb[6]),
    .D(cpu_dout[6]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_5_s0 (
    .Q(s_ddrb[5]),
    .D(cpu_dout[5]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_4_s0 (
    .Q(s_ddrb[4]),
    .D(cpu_dout[4]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_3_s0 (
    .Q(s_ddrb[3]),
    .D(cpu_dout[3]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_2_s0 (
    .Q(s_ddrb[2]),
    .D(cpu_dout[2]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_1_s0 (
    .Q(s_ddrb[1]),
    .D(cpu_dout[1]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ddrb_0_s0 (
    .Q(s_ddrb[0]),
    .D(cpu_dout[0]),
    .CLK(phi2_6),
    .CE(n434_6),
    .RESET(n44_6) 
);
  DFFRE s_ora_7_s0 (
    .Q(s_ora[7]),
    .D(cpu_dout[7]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_ora_6_s0 (
    .Q(s_ora[6]),
    .D(cpu_dout[6]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_ora_5_s0 (
    .Q(s_ora[5]),
    .D(cpu_dout[5]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_ora_4_s0 (
    .Q(s_ora[4]),
    .D(cpu_dout[4]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_ora_3_s0 (
    .Q(s_ora[3]),
    .D(cpu_dout[3]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_ora_2_s0 (
    .Q(s_ora[2]),
    .D(cpu_dout[2]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_ora_1_s0 (
    .Q(s_ora[1]),
    .D(cpu_dout[1]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_ora_0_s0 (
    .Q(s_ora[0]),
    .D(cpu_dout[0]),
    .CLK(phi2_6),
    .CE(n410_10),
    .RESET(n44_6) 
);
  DFFRE s_orb_7_s0 (
    .Q(s_orb[7]),
    .D(cpu_dout[7]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFRE s_orb_6_s0 (
    .Q(s_orb[6]),
    .D(cpu_dout[6]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFRE s_orb_5_s0 (
    .Q(s_orb[5]),
    .D(cpu_dout[5]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFRE s_orb_4_s0 (
    .Q(s_orb[4]),
    .D(cpu_dout[4]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFRE s_orb_3_s0 (
    .Q(s_orb[3]),
    .D(cpu_dout[3]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFRE s_orb_2_s0 (
    .Q(s_orb[2]),
    .D(cpu_dout[2]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFRE s_orb_1_s0 (
    .Q(s_orb[1]),
    .D(cpu_dout[1]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFRE s_orb_0_s0 (
    .Q(s_orb[0]),
    .D(cpu_dout[0]),
    .CLK(phi2_6),
    .CE(n426_9),
    .RESET(n44_6) 
);
  DFFR s_count_9_s0 (
    .Q(s_count[9]),
    .D(n41_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_8_s0 (
    .Q(s_count[8]),
    .D(n42_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_7_s0 (
    .Q(s_count[7]),
    .D(n43_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_6_s0 (
    .Q(s_count[6]),
    .D(n44_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_5_s0 (
    .Q(s_count[5]),
    .D(n45_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_4_s0 (
    .Q(s_count[4]),
    .D(n46_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_3_s0 (
    .Q(s_count[3]),
    .D(n47_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_2_s0 (
    .Q(s_count[2]),
    .D(n48_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_1_s0 (
    .Q(s_count[1]),
    .D(n49_1),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFR s_count_0_s0 (
    .Q(s_count[0]),
    .D(n50_6),
    .CLK(phi2_6),
    .RESET(n1057_3) 
);
  DFFRE s_irq_timer_en_s0 (
    .Q(s_irq_timer_en),
    .D(cpu_addr[3]),
    .CLK(phi2_6),
    .CE(n998_3),
    .RESET(n44_6) 
);
  DFFRE s_irq_pa7_en_s0 (
    .Q(s_irq_pa7_en),
    .D(cpu_addr[1]),
    .CLK(phi2_6),
    .CE(s_irq_pa7_en_6),
    .RESET(n44_6) 
);
  DFFRE s_edge_s0 (
    .Q(s_edge),
    .D(cpu_addr[0]),
    .CLK(phi2_6),
    .CE(s_irq_pa7_en_6),
    .RESET(n44_6) 
);
  DFFE s_PA7_s0 (
    .Q(s_PA7),
    .D(LED_2_d),
    .CLK(phi2_6),
    .CE(reset_l) 
);
  DFF irq_n_s0 (
    .Q(n_riot_irq),
    .D(n560_5),
    .CLK(phi2_6) 
);
  DFFS pa_out_7_s0 (
    .Q(riot_pa_o[7]),
    .D(n262_3),
    .CLK(cpu_clk),
    .SET(n246_3) 
);
  DFFR pa_out_6_s0 (
    .Q(riot_pa_o[6]),
    .D(s_ora[6]),
    .CLK(cpu_clk),
    .RESET(pa_out_6_5) 
);
  DFFR pa_out_5_s0 (
    .Q(riot_pa_o[5]),
    .D(s_ora[5]),
    .CLK(cpu_clk),
    .RESET(pa_out_5_5) 
);
  DFFS pa_out_4_s0 (
    .Q(riot_pa_o[4]),
    .D(n259_3),
    .CLK(cpu_clk),
    .SET(n243_3) 
);
  DFFS pa_out_3_s0 (
    .Q(riot_pa_o[3]),
    .D(n258_3),
    .CLK(cpu_clk),
    .SET(n242_3) 
);
  DFFS pa_out_2_s0 (
    .Q(riot_pa_o[2]),
    .D(n257_3),
    .CLK(cpu_clk),
    .SET(n241_3) 
);
  DFFS pa_out_1_s0 (
    .Q(riot_pa_o[1]),
    .D(n256_3),
    .CLK(cpu_clk),
    .SET(n240_3) 
);
  DFFS pa_out_0_s0 (
    .Q(riot_pa_o[0]),
    .D(n255_3),
    .CLK(cpu_clk),
    .SET(n239_3) 
);
  DFFSE s_dout_7_s0 (
    .Q(s_dout[7]),
    .D(n326_3),
    .CLK(phi2_6),
    .CE(s_dout_6_6),
    .SET(n44_6) 
);
  DFFRE s_timer_7_s1 (
    .Q(s_timer[7]),
    .D(n51_3),
    .CLK(phi2_6),
    .CE(s_timer_7_12),
    .RESET(n44_6) 
);
defparam s_timer_7_s1.INIT=1'b0;
  DFFRE s_timer_6_s1 (
    .Q(s_timer[6]),
    .D(n52_3),
    .CLK(phi2_6),
    .CE(s_timer_7_12),
    .RESET(n44_6) 
);
defparam s_timer_6_s1.INIT=1'b0;
  DFFRE s_timer_5_s1 (
    .Q(s_timer[5]),
    .D(n53_3),
    .CLK(phi2_6),
    .CE(s_timer_7_12),
    .RESET(n44_6) 
);
defparam s_timer_5_s1.INIT=1'b0;
  DFFRE s_timer_4_s1 (
    .Q(s_timer[4]),
    .D(n54_3),
    .CLK(phi2_6),
    .CE(s_timer_7_12),
    .RESET(n44_6) 
);
defparam s_timer_4_s1.INIT=1'b0;
  DFFRE s_timer_3_s1 (
    .Q(s_timer[3]),
    .D(n55_3),
    .CLK(phi2_6),
    .CE(s_timer_7_12),
    .RESET(n44_6) 
);
defparam s_timer_3_s1.INIT=1'b0;
  DFFRE s_timer_2_s1 (
    .Q(s_timer[2]),
    .D(n56_3),
    .CLK(phi2_6),
    .CE(s_timer_7_12),
    .RESET(n44_6) 
);
defparam s_timer_2_s1.INIT=1'b0;
  DFFRE s_timer_1_s1 (
    .Q(s_timer[1]),
    .D(n57_3),
    .CLK(phi2_6),
    .CE(s_timer_7_12),
    .RESET(n44_6) 
);
defparam s_timer_1_s1.INIT=1'b0;
  DFFRE s_divider_9_s1 (
    .Q(s_divider[9]),
    .D(n69_5),
    .CLK(phi2_6),
    .CE(s_divider_9_8),
    .RESET(n44_6) 
);
defparam s_divider_9_s1.INIT=1'b0;
  DFFRE s_divider_5_s1 (
    .Q(s_divider[5]),
    .D(n73_7),
    .CLK(phi2_6),
    .CE(s_divider_9_8),
    .RESET(n44_6) 
);
defparam s_divider_5_s1.INIT=1'b0;
  DFFRE s_divider_2_s1 (
    .Q(s_divider[2]),
    .D(n76_5),
    .CLK(phi2_6),
    .CE(s_divider_9_8),
    .RESET(n44_6) 
);
defparam s_divider_2_s1.INIT=1'b0;
  DFFRE s_irq_timer_s1 (
    .Q(s_irq_timer),
    .D(n443_10),
    .CLK(phi2_6),
    .CE(n443_8),
    .RESET(n44_6) 
);
  DFFRE s_irq_pa7_s1 (
    .Q(s_irq_pa7),
    .D(n474_10),
    .CLK(phi2_6),
    .CE(n474_8),
    .RESET(n44_6) 
);
  DFFR s_timer_0_s3 (
    .Q(s_timer[0]),
    .D(n58_6),
    .CLK(phi2_6),
    .RESET(n44_6) 
);
defparam s_timer_0_s3.INIT=1'b0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(s_count[1]),
    .I1(s_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(s_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(s_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(s_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(s_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(s_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(s_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(s_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_0_COUT),
    .I0(s_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(s_count[0]),
    .I1(s_divider[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(s_count[1]),
    .I1(s_divider[2]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(s_count[2]),
    .I1(s_divider[2]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(s_count[3]),
    .I1(s_divider[5]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(s_count[4]),
    .I1(s_divider[5]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(s_count[5]),
    .I1(s_divider[5]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(s_count[6]),
    .I1(s_divider[9]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(s_count[7]),
    .I1(s_divider[9]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(s_count[8]),
    .I1(s_divider[9]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(s_count[9]),
    .I1(s_divider[9]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  INV pa_out_6_s3 (
    .O(pa_out_6_5),
    .I(s_ddra[6]) 
);
  INV pa_out_5_s3 (
    .O(pa_out_5_5),
    .I(s_ddra[5]) 
);
  INV n50_s2 (
    .O(n50_6),
    .I(s_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* R6532 */
module dac (
  clk_27_d,
  n44_6,
  audio_dat,
  Audio_O_d
)
;
input clk_27_d;
input n44_6;
input [7:0] audio_dat;
output Audio_O_d;
wire SigmaAdder_s_0_4;
wire SigmaAdder_s_1_4;
wire SigmaAdder_s_2_4;
wire SigmaAdder_s_3_4;
wire SigmaAdder_s_4_4;
wire SigmaAdder_s_5_4;
wire SigmaAdder_s_6_4;
wire SigmaAdder_s_7_4;
wire SigmaAdder_s_8_4;
wire [9:0] SigmaLatch_q;
wire [8:0] SigmaAdder_s;
wire VCC;
wire GND;
  DFFC SigmaLatch_q_7_s0 (
    .Q(SigmaLatch_q[7]),
    .D(SigmaAdder_s[7]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_6_s0 (
    .Q(SigmaLatch_q[6]),
    .D(SigmaAdder_s[6]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_5_s0 (
    .Q(SigmaLatch_q[5]),
    .D(SigmaAdder_s[5]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_4_s0 (
    .Q(SigmaLatch_q[4]),
    .D(SigmaAdder_s[4]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_3_s0 (
    .Q(SigmaLatch_q[3]),
    .D(SigmaAdder_s[3]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_2_s0 (
    .Q(SigmaLatch_q[2]),
    .D(SigmaAdder_s[2]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_1_s0 (
    .Q(SigmaLatch_q[1]),
    .D(SigmaAdder_s[1]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_0_s0 (
    .Q(SigmaLatch_q[0]),
    .D(SigmaAdder_s[0]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC DACout_q_s0 (
    .Q(Audio_O_d),
    .D(SigmaLatch_q[9]),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFC SigmaLatch_q_9_s0 (
    .Q(SigmaLatch_q[9]),
    .D(SigmaAdder_s_8_4),
    .CLK(clk_27_d),
    .CLEAR(n44_6) 
);
  DFFP SigmaLatch_q_8_s0 (
    .Q(SigmaLatch_q[8]),
    .D(SigmaAdder_s[8]),
    .CLK(clk_27_d),
    .PRESET(n44_6) 
);
  ALU SigmaAdder_s_0_s0 (
    .SUM(SigmaAdder_s[0]),
    .COUT(SigmaAdder_s_0_4),
    .I0(audio_dat[0]),
    .I1(SigmaLatch_q[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam SigmaAdder_s_0_s0.ALU_MODE=0;
  ALU SigmaAdder_s_1_s0 (
    .SUM(SigmaAdder_s[1]),
    .COUT(SigmaAdder_s_1_4),
    .I0(audio_dat[1]),
    .I1(SigmaLatch_q[1]),
    .I3(GND),
    .CIN(SigmaAdder_s_0_4) 
);
defparam SigmaAdder_s_1_s0.ALU_MODE=0;
  ALU SigmaAdder_s_2_s0 (
    .SUM(SigmaAdder_s[2]),
    .COUT(SigmaAdder_s_2_4),
    .I0(audio_dat[2]),
    .I1(SigmaLatch_q[2]),
    .I3(GND),
    .CIN(SigmaAdder_s_1_4) 
);
defparam SigmaAdder_s_2_s0.ALU_MODE=0;
  ALU SigmaAdder_s_3_s0 (
    .SUM(SigmaAdder_s[3]),
    .COUT(SigmaAdder_s_3_4),
    .I0(audio_dat[3]),
    .I1(SigmaLatch_q[3]),
    .I3(GND),
    .CIN(SigmaAdder_s_2_4) 
);
defparam SigmaAdder_s_3_s0.ALU_MODE=0;
  ALU SigmaAdder_s_4_s0 (
    .SUM(SigmaAdder_s[4]),
    .COUT(SigmaAdder_s_4_4),
    .I0(audio_dat[4]),
    .I1(SigmaLatch_q[4]),
    .I3(GND),
    .CIN(SigmaAdder_s_3_4) 
);
defparam SigmaAdder_s_4_s0.ALU_MODE=0;
  ALU SigmaAdder_s_5_s0 (
    .SUM(SigmaAdder_s[5]),
    .COUT(SigmaAdder_s_5_4),
    .I0(audio_dat[5]),
    .I1(SigmaLatch_q[5]),
    .I3(GND),
    .CIN(SigmaAdder_s_4_4) 
);
defparam SigmaAdder_s_5_s0.ALU_MODE=0;
  ALU SigmaAdder_s_6_s0 (
    .SUM(SigmaAdder_s[6]),
    .COUT(SigmaAdder_s_6_4),
    .I0(audio_dat[6]),
    .I1(SigmaLatch_q[6]),
    .I3(GND),
    .CIN(SigmaAdder_s_5_4) 
);
defparam SigmaAdder_s_6_s0.ALU_MODE=0;
  ALU SigmaAdder_s_7_s0 (
    .SUM(SigmaAdder_s[7]),
    .COUT(SigmaAdder_s_7_4),
    .I0(audio_dat[7]),
    .I1(SigmaLatch_q[7]),
    .I3(GND),
    .CIN(SigmaAdder_s_6_4) 
);
defparam SigmaAdder_s_7_s0.ALU_MODE=0;
  ALU SigmaAdder_s_8_s0 (
    .SUM(SigmaAdder_s[8]),
    .COUT(SigmaAdder_s_8_4),
    .I0(SigmaLatch_q[9]),
    .I1(SigmaLatch_q[8]),
    .I3(GND),
    .CIN(SigmaAdder_s_7_4) 
);
defparam SigmaAdder_s_8_s0.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dac */
module SPI_Master (
  clk_27_d,
  SD_MISO_d,
  TX_Start_A,
  do_not_disable_SS,
  TX_Data_A_57,
  TX_Data_A_60,
  TX_Data_A_62,
  TX_Data_A_65,
  TX_Data_A_66,
  TX_Data_A_67,
  TX_Data_A_68,
  TX_Data_A_69,
  TX_Data_A_70,
  TX_Data_A_71,
  TX_Data_A_72,
  TX_Data_A_73,
  TX_Data_A_74,
  TX_Data_A_75,
  TX_Data_A_94,
  TX_Data_A_96,
  TX_Data_A_98,
  TX_Data_A_99,
  TX_Data_A_100,
  TX_Data_A_101,
  TX_Data_A_103,
  MOSI_A,
  SPI_Clk_A,
  SS_A,
  TX_Done_A,
  RX_Data_A_8,
  RX_Data_A_9,
  RX_Data_A_10,
  RX_Data_A_11,
  RX_Data_A_12,
  RX_Data_A_13,
  RX_Data_A_14,
  RX_Data_A_15,
  RX_Data_A_32,
  RX_Data_A_33,
  RX_Data_A_34,
  RX_Data_A_35,
  RX_Data_A_36,
  RX_Data_A_37,
  RX_Data_A_38,
  RX_Data_A_39,
  RX_Data_A_40,
  RX_Data_A_41,
  RX_Data_A_42,
  RX_Data_A_43,
  RX_Data_A_44,
  RX_Data_A_45,
  RX_Data_A_46,
  RX_Data_A_47
)
;
input clk_27_d;
input SD_MISO_d;
input TX_Start_A;
input do_not_disable_SS;
input TX_Data_A_57;
input TX_Data_A_60;
input TX_Data_A_62;
input TX_Data_A_65;
input TX_Data_A_66;
input TX_Data_A_67;
input TX_Data_A_68;
input TX_Data_A_69;
input TX_Data_A_70;
input TX_Data_A_71;
input TX_Data_A_72;
input TX_Data_A_73;
input TX_Data_A_74;
input TX_Data_A_75;
input TX_Data_A_94;
input TX_Data_A_96;
input TX_Data_A_98;
input TX_Data_A_99;
input TX_Data_A_100;
input TX_Data_A_101;
input TX_Data_A_103;
output MOSI_A;
output SPI_Clk_A;
output SS_A;
output TX_Done_A;
output RX_Data_A_8;
output RX_Data_A_9;
output RX_Data_A_10;
output RX_Data_A_11;
output RX_Data_A_12;
output RX_Data_A_13;
output RX_Data_A_14;
output RX_Data_A_15;
output RX_Data_A_32;
output RX_Data_A_33;
output RX_Data_A_34;
output RX_Data_A_35;
output RX_Data_A_36;
output RX_Data_A_37;
output RX_Data_A_38;
output RX_Data_A_39;
output RX_Data_A_40;
output RX_Data_A_41;
output RX_Data_A_42;
output RX_Data_A_43;
output RX_Data_A_44;
output RX_Data_A_45;
output RX_Data_A_46;
output RX_Data_A_47;
wire n82_12;
wire rx_reg_addr_tmp_55;
wire rx_reg_addr_tmp_57;
wire rx_reg_addr_tmp_59;
wire n74_16;
wire n73_16;
wire n72_18;
wire n35_6;
wire n44_10;
wire n43_10;
wire n83_12;
wire delay_4_8;
wire delay_3_8;
wire delay_2_8;
wire delay_1_8;
wire rx_reg_addr_tmp_63;
wire rx_reg_0_27;
wire n82_13;
wire rx_reg_addr_tmp_66;
wire n70_21;
wire spiclk_7;
wire spitxstate_1_9;
wire n74_17;
wire n73_17;
wire n72_19;
wire delay_3_9;
wire rx_reg_addr_tmp_67;
wire delay_4_11;
wire rx_reg_addr_tmp_69;
wire n71_17;
wire delay_0_10;
wire spiclk_9;
wire rx_reg_addr_tmp_71;
wire rx_reg_addr_tmp_73;
wire n1041_9;
wire tx_reg_111_10;
wire n336_8;
wire n337_8;
wire n338_8;
wire n339_8;
wire n340_8;
wire n341_8;
wire n342_8;
wire n343_8;
wire n345_8;
wire n384_8;
wire n389_8;
wire n391_8;
wire n392_8;
wire n393_8;
wire n394_8;
wire n395_8;
wire n396_8;
wire n397_8;
wire n398_8;
wire n399_8;
wire n400_8;
wire n401_8;
wire n402_8;
wire n403_8;
wire n404_8;
wire n405_8;
wire n406_8;
wire n407_8;
wire n408_8;
wire n409_8;
wire n410_8;
wire n411_8;
wire n412_8;
wire n413_8;
wire n414_8;
wire n415_8;
wire n416_8;
wire n417_8;
wire n418_8;
wire n419_8;
wire n420_8;
wire n421_8;
wire n422_8;
wire n423_8;
wire n424_8;
wire n425_8;
wire n426_8;
wire n427_8;
wire n428_8;
wire n429_8;
wire n430_8;
wire n431_8;
wire n432_8;
wire n433_8;
wire n434_8;
wire n435_8;
wire n436_8;
wire n437_8;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n444_8;
wire n445_8;
wire n446_8;
wire n390_5;
wire n388_5;
wire n387_5;
wire n386_5;
wire n385_5;
wire n383_5;
wire n382_5;
wire n381_5;
wire n380_5;
wire n379_5;
wire n378_5;
wire n377_5;
wire n376_5;
wire n375_5;
wire n374_5;
wire n373_5;
wire n372_5;
wire n371_5;
wire n370_5;
wire n369_5;
wire n368_5;
wire n367_5;
wire n366_5;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n359_5;
wire n358_5;
wire n357_5;
wire n356_5;
wire n355_5;
wire n354_5;
wire n353_5;
wire n352_5;
wire n351_5;
wire n350_5;
wire n349_5;
wire n348_5;
wire n347_5;
wire n346_5;
wire n344_5;
wire n70_25;
wire n71_20;
wire rx_reg_addr_tmp_77;
wire n109_6;
wire rx_reg_addr_tmp_81;
wire rx_reg_addr_tmp_83;
wire n45_13;
wire bitcounter_3_11;
wire n46_12;
wire n70_29;
wire n81_21;
wire bitcounter_6_12;
wire spiclklast;
wire rx_reg_16_9;
wire rx_reg_16_13;
wire rx_reg_16_17;
wire rx_reg_16_21;
wire rx_reg_0_13;
wire rx_reg_0_17;
wire rx_reg_16_30;
wire rx_reg_0_29;
wire RX_Data_A_32_4;
wire RX_Data_A_32_6;
wire rx_reg_16_11;
wire rx_reg_16_10;
wire rx_reg_16_15;
wire rx_reg_16_14;
wire rx_reg_16_19;
wire rx_reg_16_18;
wire rx_reg_16_23;
wire rx_reg_16_10_COUT;
wire rx_reg_addr_tmp_84;
wire [110:0] tx_reg;
wire [5:0] delay;
wire [6:0] bitcounter;
wire [1:0] spitxstate;
wire VCC;
wire GND;
  LUT4 n82_s7 (
    .F(n82_12),
    .I0(TX_Start_A),
    .I1(n82_13),
    .I2(spitxstate[0]),
    .I3(spitxstate[1]) 
);
defparam n82_s7.INIT=16'h0CCE;
  LUT3 RX_Data_A_32_s1 (
    .F(RX_Data_A_32),
    .I0(RX_Data_A_32_6),
    .I1(RX_Data_A_32_4),
    .I2(rx_reg_16_21) 
);
defparam RX_Data_A_32_s1.INIT=8'hAC;
  LUT2 rx_reg_addr_tmp_s33 (
    .F(rx_reg_addr_tmp_55),
    .I0(rx_reg_16_9),
    .I1(rx_reg_16_30) 
);
defparam rx_reg_addr_tmp_s33.INIT=4'h6;
  LUT3 rx_reg_addr_tmp_s34 (
    .F(rx_reg_addr_tmp_57),
    .I0(rx_reg_16_9),
    .I1(rx_reg_16_30),
    .I2(rx_reg_16_13) 
);
defparam rx_reg_addr_tmp_s34.INIT=8'h78;
  LUT4 rx_reg_addr_tmp_s35 (
    .F(rx_reg_addr_tmp_59),
    .I0(rx_reg_16_9),
    .I1(rx_reg_16_30),
    .I2(rx_reg_16_13),
    .I3(rx_reg_16_17) 
);
defparam rx_reg_addr_tmp_s35.INIT=16'h7F80;
  LUT4 n74_s10 (
    .F(n74_16),
    .I0(spitxstate[0]),
    .I1(bitcounter[4]),
    .I2(n74_17),
    .I3(spitxstate[1]) 
);
defparam n74_s10.INIT=16'h007D;
  LUT4 n73_s10 (
    .F(n73_16),
    .I0(spitxstate[0]),
    .I1(bitcounter[5]),
    .I2(n73_17),
    .I3(spitxstate[1]) 
);
defparam n73_s10.INIT=16'h007D;
  LUT4 n72_s12 (
    .F(n72_18),
    .I0(spitxstate[0]),
    .I1(bitcounter[6]),
    .I2(n72_19),
    .I3(spitxstate[1]) 
);
defparam n72_s12.INIT=16'h007D;
  LUT3 n35_s2 (
    .F(n35_6),
    .I0(n72_19),
    .I1(bitcounter[6]),
    .I2(SPI_Clk_A) 
);
defparam n35_s2.INIT=8'h0D;
  LUT3 n44_s4 (
    .F(n44_10),
    .I0(bitcounter[0]),
    .I1(bitcounter[1]),
    .I2(bitcounter[2]) 
);
defparam n44_s4.INIT=8'hE1;
  LUT4 n43_s4 (
    .F(n43_10),
    .I0(bitcounter[0]),
    .I1(bitcounter[1]),
    .I2(bitcounter[2]),
    .I3(bitcounter[3]) 
);
defparam n43_s4.INIT=16'hFE01;
  LUT3 n83_s7 (
    .F(n83_12),
    .I0(TX_Start_A),
    .I1(spitxstate[0]),
    .I2(spitxstate[1]) 
);
defparam n83_s7.INIT=8'h3D;
  LUT3 delay_4_s3 (
    .F(delay_4_8),
    .I0(delay[5]),
    .I1(delay[4]),
    .I2(delay_4_11) 
);
defparam delay_4_s3.INIT=8'hD3;
  LUT3 delay_3_s3 (
    .F(delay_3_8),
    .I0(spiclk_7),
    .I1(delay[3]),
    .I2(delay_3_9) 
);
defparam delay_3_s3.INIT=8'hEB;
  LUT4 delay_2_s3 (
    .F(delay_2_8),
    .I0(delay[0]),
    .I1(delay[1]),
    .I2(spiclk_7),
    .I3(delay[2]) 
);
defparam delay_2_s3.INIT=16'hF1FE;
  LUT3 delay_1_s3 (
    .F(delay_1_8),
    .I0(spiclk_7),
    .I1(delay[1]),
    .I2(delay[0]) 
);
defparam delay_1_s3.INIT=8'hBE;
  LUT3 rx_reg_0_s12 (
    .F(rx_reg_addr_tmp_63),
    .I0(rx_reg_16_30),
    .I1(rx_reg_0_29),
    .I2(rx_reg_0_13) 
);
defparam rx_reg_0_s12.INIT=8'h78;
  LUT4 rx_reg_0_s13 (
    .F(rx_reg_0_27),
    .I0(rx_reg_16_30),
    .I1(rx_reg_0_29),
    .I2(rx_reg_0_13),
    .I3(rx_reg_0_17) 
);
defparam rx_reg_0_s13.INIT=16'h7F80;
  LUT3 n82_s8 (
    .F(n82_13),
    .I0(delay[4]),
    .I1(delay_4_11),
    .I2(delay[5]) 
);
defparam n82_s8.INIT=8'hB4;
  LUT4 rx_reg_addr_tmp_s38 (
    .F(rx_reg_addr_tmp_66),
    .I0(rx_reg_16_9),
    .I1(rx_reg_16_30),
    .I2(rx_reg_addr_tmp_67),
    .I3(rx_reg_16_21) 
);
defparam rx_reg_addr_tmp_s38.INIT=16'h7F80;
  LUT4 n70_s13 (
    .F(n70_21),
    .I0(spitxstate[1]),
    .I1(TX_Start_A),
    .I2(SS_A),
    .I3(do_not_disable_SS) 
);
defparam n70_s13.INIT=16'hB0BB;
  LUT3 spiclk_s4 (
    .F(spiclk_7),
    .I0(delay[4]),
    .I1(delay[5]),
    .I2(delay_4_11) 
);
defparam spiclk_s4.INIT=8'h10;
  LUT4 spitxstate_1_s4 (
    .F(spitxstate_1_9),
    .I0(bitcounter[6]),
    .I1(spitxstate[0]),
    .I2(spiclk_7),
    .I3(n72_19) 
);
defparam spitxstate_1_s4.INIT=16'h4000;
  LUT4 n74_s11 (
    .F(n74_17),
    .I0(bitcounter[0]),
    .I1(bitcounter[1]),
    .I2(bitcounter[2]),
    .I3(bitcounter[3]) 
);
defparam n74_s11.INIT=16'h0001;
  LUT2 n73_s11 (
    .F(n73_17),
    .I0(bitcounter[4]),
    .I1(n74_17) 
);
defparam n73_s11.INIT=4'h4;
  LUT3 n72_s13 (
    .F(n72_19),
    .I0(bitcounter[4]),
    .I1(bitcounter[5]),
    .I2(n74_17) 
);
defparam n72_s13.INIT=8'h10;
  LUT3 delay_3_s4 (
    .F(delay_3_9),
    .I0(delay[0]),
    .I1(delay[1]),
    .I2(delay[2]) 
);
defparam delay_3_s4.INIT=8'h01;
  LUT2 rx_reg_addr_tmp_s39 (
    .F(rx_reg_addr_tmp_67),
    .I0(rx_reg_16_13),
    .I1(rx_reg_16_17) 
);
defparam rx_reg_addr_tmp_s39.INIT=4'h8;
  LUT4 delay_4_s5 (
    .F(delay_4_11),
    .I0(delay[3]),
    .I1(delay[0]),
    .I2(delay[1]),
    .I3(delay[2]) 
);
defparam delay_4_s5.INIT=16'h0001;
  LUT4 rx_reg_addr_tmp_s40 (
    .F(rx_reg_addr_tmp_69),
    .I0(rx_reg_16_30),
    .I1(rx_reg_0_29),
    .I2(rx_reg_0_13),
    .I3(rx_reg_0_17) 
);
defparam rx_reg_addr_tmp_s40.INIT=16'h807F;
  LUT2 n71_s10 (
    .F(n71_17),
    .I0(spitxstate[0]),
    .I1(spitxstate[1]) 
);
defparam n71_s10.INIT=4'h9;
  LUT4 delay_0_s4 (
    .F(delay_0_10),
    .I0(delay[0]),
    .I1(delay[4]),
    .I2(delay[5]),
    .I3(delay_4_11) 
);
defparam delay_0_s4.INIT=16'hABAA;
  LUT4 spiclk_s5 (
    .F(spiclk_9),
    .I0(spitxstate[1]),
    .I1(delay[4]),
    .I2(delay[5]),
    .I3(delay_4_11) 
);
defparam spiclk_s5.INIT=16'h0100;
  LUT3 rx_reg_addr_tmp_s41 (
    .F(rx_reg_addr_tmp_71),
    .I0(spiclklast),
    .I1(SPI_Clk_A),
    .I2(rx_reg_addr_tmp_66) 
);
defparam rx_reg_addr_tmp_s41.INIT=8'h04;
  LUT3 rx_reg_addr_tmp_s42 (
    .F(rx_reg_addr_tmp_73),
    .I0(rx_reg_addr_tmp_66),
    .I1(spiclklast),
    .I2(SPI_Clk_A) 
);
defparam rx_reg_addr_tmp_s42.INIT=8'h20;
  LUT4 n1041_s4 (
    .F(n1041_9),
    .I0(SPI_Clk_A),
    .I1(spiclklast),
    .I2(spitxstate[0]),
    .I3(spitxstate[1]) 
);
defparam n1041_s4.INIT=16'h000B;
  LUT4 tx_reg_111_s5 (
    .F(tx_reg_111_10),
    .I0(spitxstate[0]),
    .I1(spitxstate[1]),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam tx_reg_111_s5.INIT=16'h1F11;
  LUT3 n336_s3 (
    .F(n336_8),
    .I0(tx_reg[110]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n336_s3.INIT=8'hEF;
  LUT3 n337_s3 (
    .F(n337_8),
    .I0(tx_reg[109]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n337_s3.INIT=8'hEF;
  LUT3 n338_s3 (
    .F(n338_8),
    .I0(tx_reg[108]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n338_s3.INIT=8'hEF;
  LUT3 n339_s3 (
    .F(n339_8),
    .I0(tx_reg[107]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n339_s3.INIT=8'hEF;
  LUT3 n340_s3 (
    .F(n340_8),
    .I0(tx_reg[106]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n340_s3.INIT=8'hEF;
  LUT3 n341_s3 (
    .F(n341_8),
    .I0(tx_reg[105]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n341_s3.INIT=8'hEF;
  LUT3 n342_s3 (
    .F(n342_8),
    .I0(tx_reg[104]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n342_s3.INIT=8'hEF;
  LUT3 n343_s3 (
    .F(n343_8),
    .I0(tx_reg[103]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n343_s3.INIT=8'hEF;
  LUT3 n345_s3 (
    .F(n345_8),
    .I0(tx_reg[101]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n345_s3.INIT=8'hEF;
  LUT3 n384_s3 (
    .F(n384_8),
    .I0(tx_reg[62]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n384_s3.INIT=8'hEF;
  LUT3 n389_s3 (
    .F(n389_8),
    .I0(tx_reg[57]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n389_s3.INIT=8'hEF;
  LUT3 n391_s3 (
    .F(n391_8),
    .I0(tx_reg[55]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n391_s3.INIT=8'hEF;
  LUT3 n392_s3 (
    .F(n392_8),
    .I0(tx_reg[54]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n392_s3.INIT=8'hEF;
  LUT3 n393_s3 (
    .F(n393_8),
    .I0(tx_reg[53]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n393_s3.INIT=8'hEF;
  LUT3 n394_s3 (
    .F(n394_8),
    .I0(tx_reg[52]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n394_s3.INIT=8'hEF;
  LUT3 n395_s3 (
    .F(n395_8),
    .I0(tx_reg[51]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n395_s3.INIT=8'hEF;
  LUT3 n396_s3 (
    .F(n396_8),
    .I0(tx_reg[50]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n396_s3.INIT=8'hEF;
  LUT3 n397_s3 (
    .F(n397_8),
    .I0(tx_reg[49]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n397_s3.INIT=8'hEF;
  LUT3 n398_s3 (
    .F(n398_8),
    .I0(tx_reg[48]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n398_s3.INIT=8'hEF;
  LUT3 n399_s3 (
    .F(n399_8),
    .I0(tx_reg[47]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n399_s3.INIT=8'hEF;
  LUT3 n400_s3 (
    .F(n400_8),
    .I0(tx_reg[46]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n400_s3.INIT=8'hEF;
  LUT3 n401_s3 (
    .F(n401_8),
    .I0(tx_reg[45]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n401_s3.INIT=8'hEF;
  LUT3 n402_s3 (
    .F(n402_8),
    .I0(tx_reg[44]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n402_s3.INIT=8'hEF;
  LUT3 n403_s3 (
    .F(n403_8),
    .I0(tx_reg[43]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n403_s3.INIT=8'hEF;
  LUT3 n404_s3 (
    .F(n404_8),
    .I0(tx_reg[42]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n404_s3.INIT=8'hEF;
  LUT3 n405_s3 (
    .F(n405_8),
    .I0(tx_reg[41]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n405_s3.INIT=8'hEF;
  LUT3 n406_s3 (
    .F(n406_8),
    .I0(tx_reg[40]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n406_s3.INIT=8'hEF;
  LUT3 n407_s3 (
    .F(n407_8),
    .I0(tx_reg[39]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n407_s3.INIT=8'hEF;
  LUT3 n408_s3 (
    .F(n408_8),
    .I0(tx_reg[38]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n408_s3.INIT=8'hEF;
  LUT3 n409_s3 (
    .F(n409_8),
    .I0(tx_reg[37]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n409_s3.INIT=8'hEF;
  LUT3 n410_s3 (
    .F(n410_8),
    .I0(tx_reg[36]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n410_s3.INIT=8'hEF;
  LUT3 n411_s3 (
    .F(n411_8),
    .I0(tx_reg[35]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n411_s3.INIT=8'hEF;
  LUT3 n412_s3 (
    .F(n412_8),
    .I0(tx_reg[34]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n412_s3.INIT=8'hEF;
  LUT3 n413_s3 (
    .F(n413_8),
    .I0(tx_reg[33]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n413_s3.INIT=8'hEF;
  LUT3 n414_s3 (
    .F(n414_8),
    .I0(tx_reg[32]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n414_s3.INIT=8'hEF;
  LUT3 n415_s3 (
    .F(n415_8),
    .I0(tx_reg[31]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n415_s3.INIT=8'hEF;
  LUT3 n416_s3 (
    .F(n416_8),
    .I0(tx_reg[30]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n416_s3.INIT=8'hEF;
  LUT3 n417_s3 (
    .F(n417_8),
    .I0(tx_reg[29]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n417_s3.INIT=8'hEF;
  LUT3 n418_s3 (
    .F(n418_8),
    .I0(tx_reg[28]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n418_s3.INIT=8'hEF;
  LUT3 n419_s3 (
    .F(n419_8),
    .I0(tx_reg[27]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n419_s3.INIT=8'hEF;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(tx_reg[26]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n420_s3.INIT=8'hEF;
  LUT3 n421_s3 (
    .F(n421_8),
    .I0(tx_reg[25]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n421_s3.INIT=8'hEF;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(tx_reg[24]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n422_s3.INIT=8'hEF;
  LUT3 n423_s3 (
    .F(n423_8),
    .I0(tx_reg[23]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n423_s3.INIT=8'hEF;
  LUT3 n424_s3 (
    .F(n424_8),
    .I0(tx_reg[22]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n424_s3.INIT=8'hEF;
  LUT3 n425_s3 (
    .F(n425_8),
    .I0(tx_reg[21]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n425_s3.INIT=8'hEF;
  LUT3 n426_s3 (
    .F(n426_8),
    .I0(tx_reg[20]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n426_s3.INIT=8'hEF;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(tx_reg[19]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n427_s3.INIT=8'hEF;
  LUT3 n428_s3 (
    .F(n428_8),
    .I0(tx_reg[18]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n428_s3.INIT=8'hEF;
  LUT3 n429_s3 (
    .F(n429_8),
    .I0(tx_reg[17]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n429_s3.INIT=8'hEF;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(tx_reg[16]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n430_s3.INIT=8'hEF;
  LUT3 n431_s3 (
    .F(n431_8),
    .I0(tx_reg[15]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n431_s3.INIT=8'hEF;
  LUT3 n432_s3 (
    .F(n432_8),
    .I0(tx_reg[14]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n432_s3.INIT=8'hEF;
  LUT3 n433_s3 (
    .F(n433_8),
    .I0(tx_reg[13]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n433_s3.INIT=8'hEF;
  LUT3 n434_s3 (
    .F(n434_8),
    .I0(tx_reg[12]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n434_s3.INIT=8'hEF;
  LUT3 n435_s3 (
    .F(n435_8),
    .I0(tx_reg[11]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n435_s3.INIT=8'hEF;
  LUT3 n436_s3 (
    .F(n436_8),
    .I0(tx_reg[10]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n436_s3.INIT=8'hEF;
  LUT3 n437_s3 (
    .F(n437_8),
    .I0(tx_reg[9]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n437_s3.INIT=8'hEF;
  LUT3 n438_s3 (
    .F(n438_8),
    .I0(tx_reg[8]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n438_s3.INIT=8'hEF;
  LUT3 n439_s3 (
    .F(n439_8),
    .I0(tx_reg[7]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n439_s3.INIT=8'hEF;
  LUT3 n440_s3 (
    .F(n440_8),
    .I0(tx_reg[6]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n440_s3.INIT=8'hEF;
  LUT3 n441_s3 (
    .F(n441_8),
    .I0(tx_reg[5]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n441_s3.INIT=8'hEF;
  LUT3 n442_s3 (
    .F(n442_8),
    .I0(tx_reg[4]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n442_s3.INIT=8'hEF;
  LUT3 n443_s3 (
    .F(n443_8),
    .I0(tx_reg[3]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n443_s3.INIT=8'hEF;
  LUT3 n444_s3 (
    .F(n444_8),
    .I0(tx_reg[2]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n444_s3.INIT=8'hEF;
  LUT3 n445_s3 (
    .F(n445_8),
    .I0(tx_reg[1]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n445_s3.INIT=8'hEF;
  LUT3 n446_s3 (
    .F(n446_8),
    .I0(tx_reg[0]),
    .I1(SPI_Clk_A),
    .I2(spiclklast) 
);
defparam n446_s3.INIT=8'hEF;
  LUT4 n390_s1 (
    .F(n390_5),
    .I0(tx_reg[56]),
    .I1(TX_Data_A_57),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n390_s1.INIT=16'hCACC;
  LUT4 n388_s1 (
    .F(n388_5),
    .I0(tx_reg[58]),
    .I1(TX_Data_A_62),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n388_s1.INIT=16'hCACC;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(tx_reg[59]),
    .I1(TX_Data_A_60),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n387_s1.INIT=16'hCACC;
  LUT4 n386_s1 (
    .F(n386_5),
    .I0(tx_reg[60]),
    .I1(TX_Data_A_62),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n386_s1.INIT=16'hCACC;
  LUT4 n385_s1 (
    .F(n385_5),
    .I0(tx_reg[61]),
    .I1(TX_Data_A_62),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n385_s1.INIT=16'hCACC;
  LUT4 n383_s1 (
    .F(n383_5),
    .I0(tx_reg[63]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n383_s1.INIT=16'hCACC;
  LUT4 n382_s1 (
    .F(n382_5),
    .I0(tx_reg[64]),
    .I1(TX_Data_A_65),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n382_s1.INIT=16'hCACC;
  LUT4 n381_s1 (
    .F(n381_5),
    .I0(tx_reg[65]),
    .I1(TX_Data_A_66),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n381_s1.INIT=16'hCACC;
  LUT4 n380_s1 (
    .F(n380_5),
    .I0(tx_reg[66]),
    .I1(TX_Data_A_67),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n380_s1.INIT=16'hCACC;
  LUT4 n379_s1 (
    .F(n379_5),
    .I0(tx_reg[67]),
    .I1(TX_Data_A_68),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n379_s1.INIT=16'hCACC;
  LUT4 n378_s1 (
    .F(n378_5),
    .I0(tx_reg[68]),
    .I1(TX_Data_A_69),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n378_s1.INIT=16'hCACC;
  LUT4 n377_s1 (
    .F(n377_5),
    .I0(tx_reg[69]),
    .I1(TX_Data_A_70),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n377_s1.INIT=16'hCACC;
  LUT4 n376_s1 (
    .F(n376_5),
    .I0(tx_reg[70]),
    .I1(TX_Data_A_71),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n376_s1.INIT=16'hCACC;
  LUT4 n375_s1 (
    .F(n375_5),
    .I0(tx_reg[71]),
    .I1(TX_Data_A_72),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n375_s1.INIT=16'hCACC;
  LUT4 n374_s1 (
    .F(n374_5),
    .I0(tx_reg[72]),
    .I1(TX_Data_A_73),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n374_s1.INIT=16'hCACC;
  LUT4 n373_s1 (
    .F(n373_5),
    .I0(tx_reg[73]),
    .I1(TX_Data_A_74),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n373_s1.INIT=16'hCACC;
  LUT4 n372_s1 (
    .F(n372_5),
    .I0(tx_reg[74]),
    .I1(TX_Data_A_75),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n372_s1.INIT=16'hCACC;
  LUT4 n371_s1 (
    .F(n371_5),
    .I0(tx_reg[75]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n371_s1.INIT=16'hCACC;
  LUT4 n370_s1 (
    .F(n370_5),
    .I0(tx_reg[76]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n370_s1.INIT=16'hCACC;
  LUT4 n369_s1 (
    .F(n369_5),
    .I0(tx_reg[77]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n369_s1.INIT=16'hCACC;
  LUT4 n368_s1 (
    .F(n368_5),
    .I0(tx_reg[78]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n368_s1.INIT=16'hCACC;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(tx_reg[79]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n367_s1.INIT=16'hCACC;
  LUT4 n366_s1 (
    .F(n366_5),
    .I0(tx_reg[80]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n366_s1.INIT=16'hCACC;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(tx_reg[81]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n365_s1.INIT=16'hCACC;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(tx_reg[82]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n364_s1.INIT=16'hCACC;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(tx_reg[83]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n363_s1.INIT=16'hCACC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(tx_reg[84]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n362_s1.INIT=16'hCACC;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(tx_reg[85]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n361_s1.INIT=16'hCACC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(tx_reg[86]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n360_s1.INIT=16'hCACC;
  LUT4 n359_s1 (
    .F(n359_5),
    .I0(tx_reg[87]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n359_s1.INIT=16'hCACC;
  LUT4 n358_s1 (
    .F(n358_5),
    .I0(tx_reg[88]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n358_s1.INIT=16'hCACC;
  LUT4 n357_s1 (
    .F(n357_5),
    .I0(tx_reg[89]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n357_s1.INIT=16'hCACC;
  LUT4 n356_s1 (
    .F(n356_5),
    .I0(tx_reg[90]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n356_s1.INIT=16'hCACC;
  LUT4 n355_s1 (
    .F(n355_5),
    .I0(tx_reg[91]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n355_s1.INIT=16'hCACC;
  LUT4 n354_s1 (
    .F(n354_5),
    .I0(tx_reg[92]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n354_s1.INIT=16'hCACC;
  LUT4 n353_s1 (
    .F(n353_5),
    .I0(tx_reg[93]),
    .I1(TX_Data_A_94),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n353_s1.INIT=16'hCACC;
  LUT4 n352_s1 (
    .F(n352_5),
    .I0(tx_reg[94]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n352_s1.INIT=16'hCACC;
  LUT4 n351_s1 (
    .F(n351_5),
    .I0(tx_reg[95]),
    .I1(TX_Data_A_96),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n351_s1.INIT=16'hCACC;
  LUT4 n350_s1 (
    .F(n350_5),
    .I0(tx_reg[96]),
    .I1(TX_Data_A_100),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n350_s1.INIT=16'hCACC;
  LUT4 n349_s1 (
    .F(n349_5),
    .I0(tx_reg[97]),
    .I1(TX_Data_A_98),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n349_s1.INIT=16'hCACC;
  LUT4 n348_s1 (
    .F(n348_5),
    .I0(tx_reg[98]),
    .I1(TX_Data_A_99),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n348_s1.INIT=16'hCACC;
  LUT4 n347_s1 (
    .F(n347_5),
    .I0(tx_reg[99]),
    .I1(TX_Data_A_100),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n347_s1.INIT=16'hCACC;
  LUT4 n346_s1 (
    .F(n346_5),
    .I0(tx_reg[100]),
    .I1(TX_Data_A_101),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n346_s1.INIT=16'hCACC;
  LUT4 n344_s1 (
    .F(n344_5),
    .I0(tx_reg[102]),
    .I1(TX_Data_A_103),
    .I2(SPI_Clk_A),
    .I3(spiclklast) 
);
defparam n344_s1.INIT=16'hCACC;
  LUT4 n70_s16 (
    .F(n70_25),
    .I0(spitxstate[1]),
    .I1(SS_A),
    .I2(n70_21),
    .I3(spitxstate[0]) 
);
defparam n70_s16.INIT=16'h44F0;
  LUT3 n71_s12 (
    .F(n71_20),
    .I0(TX_Done_A),
    .I1(spitxstate[1]),
    .I2(spitxstate[0]) 
);
defparam n71_s12.INIT=8'h2C;
  LUT3 rx_reg_addr_tmp_s45 (
    .F(rx_reg_addr_tmp_77),
    .I0(spiclklast),
    .I1(SPI_Clk_A),
    .I2(rx_reg_16_30) 
);
defparam rx_reg_addr_tmp_s45.INIT=8'hB4;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(spiclklast),
    .I1(SPI_Clk_A) 
);
defparam n109_s1.INIT=4'h4;
  LUT4 rx_reg_addr_tmp_s47 (
    .F(rx_reg_addr_tmp_81),
    .I0(spiclklast),
    .I1(rx_reg_16_30),
    .I2(SPI_Clk_A),
    .I3(rx_reg_0_29) 
);
defparam rx_reg_addr_tmp_s47.INIT=16'hBF40;
  LUT2 rx_reg_addr_tmp_s48 (
    .F(rx_reg_addr_tmp_83),
    .I0(rx_reg_16_30),
    .I1(rx_reg_0_29) 
);
defparam rx_reg_addr_tmp_s48.INIT=4'h6;
  LUT4 n45_s6 (
    .F(n45_13),
    .I0(bitcounter[0]),
    .I1(SPI_Clk_A),
    .I2(spiclk_9),
    .I3(bitcounter[1]) 
);
defparam n45_s6.INIT=16'hBF40;
  LUT2 bitcounter_3_s4 (
    .F(bitcounter_3_11),
    .I0(SPI_Clk_A),
    .I1(spiclk_9) 
);
defparam bitcounter_3_s4.INIT=4'h8;
  LUT3 n46_s6 (
    .F(n46_12),
    .I0(SPI_Clk_A),
    .I1(spiclk_9),
    .I2(bitcounter[0]) 
);
defparam n46_s6.INIT=8'h78;
  LUT4 n70_s18 (
    .F(n70_29),
    .I0(TX_Start_A),
    .I1(spitxstate_1_9),
    .I2(spitxstate[0]),
    .I3(spitxstate[1]) 
);
defparam n70_s18.INIT=16'h0AC0;
  LUT4 n81_s13 (
    .F(n81_21),
    .I0(TX_Start_A),
    .I1(spitxstate[0]),
    .I2(spitxstate[1]),
    .I3(spitxstate_1_9) 
);
defparam n81_s13.INIT=16'h030E;
  LUT4 bitcounter_6_s5 (
    .F(bitcounter_6_12),
    .I0(spitxstate[0]),
    .I1(spitxstate[1]),
    .I2(SPI_Clk_A),
    .I3(spiclk_9) 
);
defparam bitcounter_6_s5.INIT=16'hF999;
  DFF spiclklast_s0 (
    .Q(spiclklast),
    .D(SPI_Clk_A),
    .CLK(clk_27_d) 
);
  DFFE rx_reg_47_s0 (
    .Q(RX_Data_A_47),
    .D(RX_Data_A_46),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_47_s0.INIT=1'b0;
  DFFE rx_reg_46_s0 (
    .Q(RX_Data_A_46),
    .D(RX_Data_A_45),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_46_s0.INIT=1'b0;
  DFFE rx_reg_45_s0 (
    .Q(RX_Data_A_45),
    .D(RX_Data_A_44),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_45_s0.INIT=1'b0;
  DFFE rx_reg_44_s0 (
    .Q(RX_Data_A_44),
    .D(RX_Data_A_43),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_44_s0.INIT=1'b0;
  DFFE rx_reg_43_s0 (
    .Q(RX_Data_A_43),
    .D(RX_Data_A_42),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_43_s0.INIT=1'b0;
  DFFE rx_reg_42_s0 (
    .Q(RX_Data_A_42),
    .D(RX_Data_A_41),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_42_s0.INIT=1'b0;
  DFFE rx_reg_41_s0 (
    .Q(RX_Data_A_41),
    .D(RX_Data_A_40),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_41_s0.INIT=1'b0;
  DFFE rx_reg_40_s0 (
    .Q(RX_Data_A_40),
    .D(RX_Data_A_39),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_40_s0.INIT=1'b0;
  DFFE rx_reg_39_s0 (
    .Q(RX_Data_A_39),
    .D(RX_Data_A_38),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_39_s0.INIT=1'b0;
  DFFE rx_reg_38_s0 (
    .Q(RX_Data_A_38),
    .D(RX_Data_A_37),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_38_s0.INIT=1'b0;
  DFFE rx_reg_37_s0 (
    .Q(RX_Data_A_37),
    .D(RX_Data_A_36),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_37_s0.INIT=1'b0;
  DFFE rx_reg_36_s0 (
    .Q(RX_Data_A_36),
    .D(RX_Data_A_35),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_36_s0.INIT=1'b0;
  DFFE rx_reg_35_s0 (
    .Q(RX_Data_A_35),
    .D(RX_Data_A_34),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_35_s0.INIT=1'b0;
  DFFE rx_reg_34_s0 (
    .Q(RX_Data_A_34),
    .D(RX_Data_A_33),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_34_s0.INIT=1'b0;
  DFFE rx_reg_33_s0 (
    .Q(RX_Data_A_33),
    .D(RX_Data_A_32),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_33_s0.INIT=1'b0;
  DFFE rx_reg_15_s0 (
    .Q(RX_Data_A_15),
    .D(RX_Data_A_14),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_15_s0.INIT=1'b0;
  DFFE rx_reg_14_s0 (
    .Q(RX_Data_A_14),
    .D(RX_Data_A_13),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_14_s0.INIT=1'b0;
  DFFE rx_reg_13_s0 (
    .Q(RX_Data_A_13),
    .D(RX_Data_A_12),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_13_s0.INIT=1'b0;
  DFFE rx_reg_12_s0 (
    .Q(RX_Data_A_12),
    .D(RX_Data_A_11),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_12_s0.INIT=1'b0;
  DFFE rx_reg_11_s0 (
    .Q(RX_Data_A_11),
    .D(RX_Data_A_10),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_11_s0.INIT=1'b0;
  DFFE rx_reg_10_s0 (
    .Q(RX_Data_A_10),
    .D(RX_Data_A_9),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_10_s0.INIT=1'b0;
  DFFE rx_reg_9_s0 (
    .Q(RX_Data_A_9),
    .D(RX_Data_A_8),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
defparam rx_reg_9_s0.INIT=1'b0;
  DFFE tx_reg_0_s0 (
    .Q(tx_reg[0]),
    .D(VCC),
    .CLK(clk_27_d),
    .CE(n1041_9) 
);
defparam tx_reg_0_s0.INIT=1'b0;
  DFF delay_5_s0 (
    .Q(delay[5]),
    .D(n82_12),
    .CLK(clk_27_d) 
);
  DFFE tx_reg_111_s1 (
    .Q(MOSI_A),
    .D(n336_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_111_s1.INIT=1'b0;
  DFFE tx_reg_110_s1 (
    .Q(tx_reg[110]),
    .D(n337_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_110_s1.INIT=1'b0;
  DFFE tx_reg_109_s1 (
    .Q(tx_reg[109]),
    .D(n338_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_109_s1.INIT=1'b0;
  DFFE tx_reg_108_s1 (
    .Q(tx_reg[108]),
    .D(n339_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_108_s1.INIT=1'b0;
  DFFE tx_reg_107_s1 (
    .Q(tx_reg[107]),
    .D(n340_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_107_s1.INIT=1'b0;
  DFFE tx_reg_106_s1 (
    .Q(tx_reg[106]),
    .D(n341_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_106_s1.INIT=1'b0;
  DFFE tx_reg_105_s1 (
    .Q(tx_reg[105]),
    .D(n342_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_105_s1.INIT=1'b0;
  DFFE tx_reg_104_s1 (
    .Q(tx_reg[104]),
    .D(n343_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_104_s1.INIT=1'b0;
  DFFE tx_reg_103_s1 (
    .Q(tx_reg[103]),
    .D(n344_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_103_s1.INIT=1'b0;
  DFFE tx_reg_102_s1 (
    .Q(tx_reg[102]),
    .D(n345_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_102_s1.INIT=1'b0;
  DFFE tx_reg_101_s1 (
    .Q(tx_reg[101]),
    .D(n346_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_101_s1.INIT=1'b0;
  DFFE tx_reg_100_s1 (
    .Q(tx_reg[100]),
    .D(n347_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_100_s1.INIT=1'b0;
  DFFE tx_reg_99_s1 (
    .Q(tx_reg[99]),
    .D(n348_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_99_s1.INIT=1'b0;
  DFFE tx_reg_98_s1 (
    .Q(tx_reg[98]),
    .D(n349_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_98_s1.INIT=1'b0;
  DFFE tx_reg_97_s1 (
    .Q(tx_reg[97]),
    .D(n350_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_97_s1.INIT=1'b0;
  DFFE tx_reg_96_s1 (
    .Q(tx_reg[96]),
    .D(n351_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_96_s1.INIT=1'b0;
  DFFE tx_reg_95_s1 (
    .Q(tx_reg[95]),
    .D(n352_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_95_s1.INIT=1'b0;
  DFFE tx_reg_94_s1 (
    .Q(tx_reg[94]),
    .D(n353_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_94_s1.INIT=1'b0;
  DFFE tx_reg_93_s1 (
    .Q(tx_reg[93]),
    .D(n354_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_93_s1.INIT=1'b0;
  DFFE tx_reg_92_s1 (
    .Q(tx_reg[92]),
    .D(n355_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_92_s1.INIT=1'b0;
  DFFE tx_reg_91_s1 (
    .Q(tx_reg[91]),
    .D(n356_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_91_s1.INIT=1'b0;
  DFFE tx_reg_90_s1 (
    .Q(tx_reg[90]),
    .D(n357_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_90_s1.INIT=1'b0;
  DFFE tx_reg_89_s1 (
    .Q(tx_reg[89]),
    .D(n358_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_89_s1.INIT=1'b0;
  DFFE tx_reg_88_s1 (
    .Q(tx_reg[88]),
    .D(n359_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_88_s1.INIT=1'b0;
  DFFE tx_reg_87_s1 (
    .Q(tx_reg[87]),
    .D(n360_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_87_s1.INIT=1'b0;
  DFFE tx_reg_86_s1 (
    .Q(tx_reg[86]),
    .D(n361_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_86_s1.INIT=1'b0;
  DFFE tx_reg_85_s1 (
    .Q(tx_reg[85]),
    .D(n362_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_85_s1.INIT=1'b0;
  DFFE tx_reg_84_s1 (
    .Q(tx_reg[84]),
    .D(n363_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_84_s1.INIT=1'b0;
  DFFE tx_reg_83_s1 (
    .Q(tx_reg[83]),
    .D(n364_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_83_s1.INIT=1'b0;
  DFFE tx_reg_82_s1 (
    .Q(tx_reg[82]),
    .D(n365_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_82_s1.INIT=1'b0;
  DFFE tx_reg_81_s1 (
    .Q(tx_reg[81]),
    .D(n366_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_81_s1.INIT=1'b0;
  DFFE tx_reg_80_s1 (
    .Q(tx_reg[80]),
    .D(n367_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_80_s1.INIT=1'b0;
  DFFE tx_reg_79_s1 (
    .Q(tx_reg[79]),
    .D(n368_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_79_s1.INIT=1'b0;
  DFFE tx_reg_78_s1 (
    .Q(tx_reg[78]),
    .D(n369_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_78_s1.INIT=1'b0;
  DFFE tx_reg_77_s1 (
    .Q(tx_reg[77]),
    .D(n370_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_77_s1.INIT=1'b0;
  DFFE tx_reg_76_s1 (
    .Q(tx_reg[76]),
    .D(n371_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_76_s1.INIT=1'b0;
  DFFE tx_reg_75_s1 (
    .Q(tx_reg[75]),
    .D(n372_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_75_s1.INIT=1'b0;
  DFFE tx_reg_74_s1 (
    .Q(tx_reg[74]),
    .D(n373_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_74_s1.INIT=1'b0;
  DFFE tx_reg_73_s1 (
    .Q(tx_reg[73]),
    .D(n374_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_73_s1.INIT=1'b0;
  DFFE tx_reg_72_s1 (
    .Q(tx_reg[72]),
    .D(n375_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_72_s1.INIT=1'b0;
  DFFE tx_reg_71_s1 (
    .Q(tx_reg[71]),
    .D(n376_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_71_s1.INIT=1'b0;
  DFFE tx_reg_70_s1 (
    .Q(tx_reg[70]),
    .D(n377_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_70_s1.INIT=1'b0;
  DFFE tx_reg_69_s1 (
    .Q(tx_reg[69]),
    .D(n378_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_69_s1.INIT=1'b0;
  DFFE tx_reg_68_s1 (
    .Q(tx_reg[68]),
    .D(n379_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_68_s1.INIT=1'b0;
  DFFE tx_reg_67_s1 (
    .Q(tx_reg[67]),
    .D(n380_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_67_s1.INIT=1'b0;
  DFFE tx_reg_66_s1 (
    .Q(tx_reg[66]),
    .D(n381_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_66_s1.INIT=1'b0;
  DFFE tx_reg_65_s1 (
    .Q(tx_reg[65]),
    .D(n382_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_65_s1.INIT=1'b0;
  DFFE tx_reg_64_s1 (
    .Q(tx_reg[64]),
    .D(n383_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_64_s1.INIT=1'b0;
  DFFE tx_reg_63_s1 (
    .Q(tx_reg[63]),
    .D(n384_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_63_s1.INIT=1'b0;
  DFFE tx_reg_62_s1 (
    .Q(tx_reg[62]),
    .D(n385_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_62_s1.INIT=1'b0;
  DFFE tx_reg_61_s1 (
    .Q(tx_reg[61]),
    .D(n386_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_61_s1.INIT=1'b0;
  DFFE tx_reg_60_s1 (
    .Q(tx_reg[60]),
    .D(n387_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_60_s1.INIT=1'b0;
  DFFE tx_reg_59_s1 (
    .Q(tx_reg[59]),
    .D(n388_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_59_s1.INIT=1'b0;
  DFFE tx_reg_58_s1 (
    .Q(tx_reg[58]),
    .D(n389_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_58_s1.INIT=1'b0;
  DFFE tx_reg_57_s1 (
    .Q(tx_reg[57]),
    .D(n390_5),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_57_s1.INIT=1'b0;
  DFFE tx_reg_56_s1 (
    .Q(tx_reg[56]),
    .D(n391_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_56_s1.INIT=1'b0;
  DFFE tx_reg_55_s1 (
    .Q(tx_reg[55]),
    .D(n392_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_55_s1.INIT=1'b0;
  DFFE tx_reg_54_s1 (
    .Q(tx_reg[54]),
    .D(n393_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_54_s1.INIT=1'b0;
  DFFE tx_reg_53_s1 (
    .Q(tx_reg[53]),
    .D(n394_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_53_s1.INIT=1'b0;
  DFFE tx_reg_52_s1 (
    .Q(tx_reg[52]),
    .D(n395_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_52_s1.INIT=1'b0;
  DFFE tx_reg_51_s1 (
    .Q(tx_reg[51]),
    .D(n396_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_51_s1.INIT=1'b0;
  DFFE tx_reg_50_s1 (
    .Q(tx_reg[50]),
    .D(n397_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_50_s1.INIT=1'b0;
  DFFE tx_reg_49_s1 (
    .Q(tx_reg[49]),
    .D(n398_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_49_s1.INIT=1'b0;
  DFFE tx_reg_48_s1 (
    .Q(tx_reg[48]),
    .D(n399_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_48_s1.INIT=1'b0;
  DFFE tx_reg_47_s1 (
    .Q(tx_reg[47]),
    .D(n400_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_47_s1.INIT=1'b0;
  DFFE tx_reg_46_s1 (
    .Q(tx_reg[46]),
    .D(n401_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_46_s1.INIT=1'b0;
  DFFE tx_reg_45_s1 (
    .Q(tx_reg[45]),
    .D(n402_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_45_s1.INIT=1'b0;
  DFFE tx_reg_44_s1 (
    .Q(tx_reg[44]),
    .D(n403_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_44_s1.INIT=1'b0;
  DFFE tx_reg_43_s1 (
    .Q(tx_reg[43]),
    .D(n404_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_43_s1.INIT=1'b0;
  DFFE tx_reg_42_s1 (
    .Q(tx_reg[42]),
    .D(n405_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_42_s1.INIT=1'b0;
  DFFE tx_reg_41_s1 (
    .Q(tx_reg[41]),
    .D(n406_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_41_s1.INIT=1'b0;
  DFFE tx_reg_40_s1 (
    .Q(tx_reg[40]),
    .D(n407_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_40_s1.INIT=1'b0;
  DFFE tx_reg_39_s1 (
    .Q(tx_reg[39]),
    .D(n408_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_39_s1.INIT=1'b0;
  DFFE tx_reg_38_s1 (
    .Q(tx_reg[38]),
    .D(n409_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_38_s1.INIT=1'b0;
  DFFE tx_reg_37_s1 (
    .Q(tx_reg[37]),
    .D(n410_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_37_s1.INIT=1'b0;
  DFFE tx_reg_36_s1 (
    .Q(tx_reg[36]),
    .D(n411_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_36_s1.INIT=1'b0;
  DFFE tx_reg_35_s1 (
    .Q(tx_reg[35]),
    .D(n412_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_35_s1.INIT=1'b0;
  DFFE tx_reg_34_s1 (
    .Q(tx_reg[34]),
    .D(n413_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_34_s1.INIT=1'b0;
  DFFE tx_reg_33_s1 (
    .Q(tx_reg[33]),
    .D(n414_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_33_s1.INIT=1'b0;
  DFFE tx_reg_32_s1 (
    .Q(tx_reg[32]),
    .D(n415_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_32_s1.INIT=1'b0;
  DFFE tx_reg_31_s1 (
    .Q(tx_reg[31]),
    .D(n416_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_31_s1.INIT=1'b0;
  DFFE tx_reg_30_s1 (
    .Q(tx_reg[30]),
    .D(n417_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_30_s1.INIT=1'b0;
  DFFE tx_reg_29_s1 (
    .Q(tx_reg[29]),
    .D(n418_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_29_s1.INIT=1'b0;
  DFFE tx_reg_28_s1 (
    .Q(tx_reg[28]),
    .D(n419_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_28_s1.INIT=1'b0;
  DFFE tx_reg_27_s1 (
    .Q(tx_reg[27]),
    .D(n420_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_27_s1.INIT=1'b0;
  DFFE tx_reg_26_s1 (
    .Q(tx_reg[26]),
    .D(n421_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_26_s1.INIT=1'b0;
  DFFE tx_reg_25_s1 (
    .Q(tx_reg[25]),
    .D(n422_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_25_s1.INIT=1'b0;
  DFFE tx_reg_24_s1 (
    .Q(tx_reg[24]),
    .D(n423_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_24_s1.INIT=1'b0;
  DFFE tx_reg_23_s1 (
    .Q(tx_reg[23]),
    .D(n424_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_23_s1.INIT=1'b0;
  DFFE tx_reg_22_s1 (
    .Q(tx_reg[22]),
    .D(n425_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_22_s1.INIT=1'b0;
  DFFE tx_reg_21_s1 (
    .Q(tx_reg[21]),
    .D(n426_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_21_s1.INIT=1'b0;
  DFFE tx_reg_20_s1 (
    .Q(tx_reg[20]),
    .D(n427_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_20_s1.INIT=1'b0;
  DFFE tx_reg_19_s1 (
    .Q(tx_reg[19]),
    .D(n428_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_19_s1.INIT=1'b0;
  DFFE tx_reg_18_s1 (
    .Q(tx_reg[18]),
    .D(n429_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_18_s1.INIT=1'b0;
  DFFE tx_reg_17_s1 (
    .Q(tx_reg[17]),
    .D(n430_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_17_s1.INIT=1'b0;
  DFFE tx_reg_16_s1 (
    .Q(tx_reg[16]),
    .D(n431_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_16_s1.INIT=1'b0;
  DFFE tx_reg_15_s1 (
    .Q(tx_reg[15]),
    .D(n432_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_15_s1.INIT=1'b0;
  DFFE tx_reg_14_s1 (
    .Q(tx_reg[14]),
    .D(n433_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_14_s1.INIT=1'b0;
  DFFE tx_reg_13_s1 (
    .Q(tx_reg[13]),
    .D(n434_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_13_s1.INIT=1'b0;
  DFFE tx_reg_12_s1 (
    .Q(tx_reg[12]),
    .D(n435_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_12_s1.INIT=1'b0;
  DFFE tx_reg_11_s1 (
    .Q(tx_reg[11]),
    .D(n436_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_11_s1.INIT=1'b0;
  DFFE tx_reg_10_s1 (
    .Q(tx_reg[10]),
    .D(n437_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_10_s1.INIT=1'b0;
  DFFE tx_reg_9_s1 (
    .Q(tx_reg[9]),
    .D(n438_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_9_s1.INIT=1'b0;
  DFFE tx_reg_8_s1 (
    .Q(tx_reg[8]),
    .D(n439_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_8_s1.INIT=1'b0;
  DFFE tx_reg_7_s1 (
    .Q(tx_reg[7]),
    .D(n440_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_7_s1.INIT=1'b0;
  DFFE tx_reg_6_s1 (
    .Q(tx_reg[6]),
    .D(n441_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_6_s1.INIT=1'b0;
  DFFE tx_reg_5_s1 (
    .Q(tx_reg[5]),
    .D(n442_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_5_s1.INIT=1'b0;
  DFFE tx_reg_4_s1 (
    .Q(tx_reg[4]),
    .D(n443_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_4_s1.INIT=1'b0;
  DFFE tx_reg_3_s1 (
    .Q(tx_reg[3]),
    .D(n444_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_3_s1.INIT=1'b0;
  DFFE tx_reg_2_s1 (
    .Q(tx_reg[2]),
    .D(n445_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_2_s1.INIT=1'b0;
  DFFE tx_reg_1_s1 (
    .Q(tx_reg[1]),
    .D(n446_8),
    .CLK(clk_27_d),
    .CE(tx_reg_111_10) 
);
defparam tx_reg_1_s1.INIT=1'b0;
  DFFE rx_reg_16_s4 (
    .Q(rx_reg_16_9),
    .D(rx_reg_16_11),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
  DFFE rx_reg_16_s6 (
    .Q(rx_reg_16_13),
    .D(rx_reg_16_15),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
  DFFE rx_reg_16_s8 (
    .Q(rx_reg_16_17),
    .D(rx_reg_16_19),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
  DFFE rx_reg_16_s10 (
    .Q(rx_reg_16_21),
    .D(rx_reg_16_23),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
  DFFE rx_reg_0_s6 (
    .Q(rx_reg_0_13),
    .D(rx_reg_addr_tmp_63),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
  DFFE rx_reg_0_s8 (
    .Q(rx_reg_0_17),
    .D(rx_reg_0_27),
    .CLK(clk_27_d),
    .CE(n109_6) 
);
  DFFE bitcounter_6_s1 (
    .Q(bitcounter[6]),
    .D(n72_18),
    .CLK(clk_27_d),
    .CE(bitcounter_6_12) 
);
  DFFE bitcounter_5_s1 (
    .Q(bitcounter[5]),
    .D(n73_16),
    .CLK(clk_27_d),
    .CE(bitcounter_6_12) 
);
  DFFE bitcounter_4_s1 (
    .Q(bitcounter[4]),
    .D(n74_16),
    .CLK(clk_27_d),
    .CE(bitcounter_6_12) 
);
  DFFRE bitcounter_3_s1 (
    .Q(bitcounter[3]),
    .D(n43_10),
    .CLK(clk_27_d),
    .CE(bitcounter_3_11),
    .RESET(n71_17) 
);
  DFFRE bitcounter_2_s1 (
    .Q(bitcounter[2]),
    .D(n44_10),
    .CLK(clk_27_d),
    .CE(bitcounter_3_11),
    .RESET(n71_17) 
);
  DFFRE spiclk_s1 (
    .Q(SPI_Clk_A),
    .D(n35_6),
    .CLK(clk_27_d),
    .CE(spiclk_9),
    .RESET(n71_17) 
);
  DFFR delay_4_s1 (
    .Q(delay[4]),
    .D(n83_12),
    .CLK(clk_27_d),
    .RESET(delay_4_8) 
);
  DFFR delay_3_s1 (
    .Q(delay[3]),
    .D(n83_12),
    .CLK(clk_27_d),
    .RESET(delay_3_8) 
);
  DFFR delay_2_s1 (
    .Q(delay[2]),
    .D(n83_12),
    .CLK(clk_27_d),
    .RESET(delay_2_8) 
);
  DFFR delay_1_s1 (
    .Q(delay[1]),
    .D(n83_12),
    .CLK(clk_27_d),
    .RESET(delay_1_8) 
);
  DFFR delay_0_s1 (
    .Q(delay[0]),
    .D(n83_12),
    .CLK(clk_27_d),
    .RESET(delay_0_10) 
);
  DFF SS_s4 (
    .Q(SS_A),
    .D(n70_25),
    .CLK(clk_27_d) 
);
defparam SS_s4.INIT=1'b0;
  DFF TX_Done_s4 (
    .Q(TX_Done_A),
    .D(n71_20),
    .CLK(clk_27_d) 
);
defparam TX_Done_s4.INIT=1'b0;
  DFF rx_reg_16_s16 (
    .Q(rx_reg_16_30),
    .D(rx_reg_addr_tmp_77),
    .CLK(clk_27_d) 
);
defparam rx_reg_16_s16.INIT=1'b0;
  DFF rx_reg_0_s14 (
    .Q(rx_reg_0_29),
    .D(rx_reg_addr_tmp_81),
    .CLK(clk_27_d) 
);
defparam rx_reg_0_s14.INIT=1'b0;
  DFFR bitcounter_1_s3 (
    .Q(bitcounter[1]),
    .D(n45_13),
    .CLK(clk_27_d),
    .RESET(n71_17) 
);
defparam bitcounter_1_s3.INIT=1'b0;
  DFFR bitcounter_0_s3 (
    .Q(bitcounter[0]),
    .D(n46_12),
    .CLK(clk_27_d),
    .RESET(n71_17) 
);
defparam bitcounter_0_s3.INIT=1'b0;
  DFF spitxstate_1_s5 (
    .Q(spitxstate[1]),
    .D(n70_29),
    .CLK(clk_27_d) 
);
defparam spitxstate_1_s5.INIT=1'b0;
  DFF spitxstate_0_s3 (
    .Q(spitxstate[0]),
    .D(n81_21),
    .CLK(clk_27_d) 
);
defparam spitxstate_0_s3.INIT=1'b0;
  RAM16SDP1 rx_reg_16_s13 (
    .DO(RX_Data_A_32_4),
    .DI(RX_Data_A_15),
    .WAD({rx_reg_addr_tmp_59,rx_reg_addr_tmp_57,rx_reg_addr_tmp_55,rx_reg_addr_tmp_84}),
    .RAD({rx_reg_16_17,rx_reg_16_13,rx_reg_16_9,rx_reg_16_30}),
    .WRE(rx_reg_addr_tmp_73),
    .CLK(clk_27_d) 
);
  RAM16SDP1 rx_reg_16_s14 (
    .DO(RX_Data_A_32_6),
    .DI(RX_Data_A_15),
    .WAD({rx_reg_addr_tmp_59,rx_reg_addr_tmp_57,rx_reg_addr_tmp_55,rx_reg_addr_tmp_84}),
    .RAD({rx_reg_16_17,rx_reg_16_13,rx_reg_16_9,rx_reg_16_30}),
    .WRE(rx_reg_addr_tmp_71),
    .CLK(clk_27_d) 
);
  RAM16SDP1 rx_reg_0_s9 (
    .DO(RX_Data_A_8),
    .DI(SD_MISO_d),
    .WAD({rx_reg_addr_tmp_69,rx_reg_addr_tmp_63,rx_reg_addr_tmp_83,rx_reg_addr_tmp_84}),
    .RAD({rx_reg_0_17,rx_reg_0_13,rx_reg_0_29,rx_reg_16_30}),
    .WRE(n109_6),
    .CLK(clk_27_d) 
);
  ALU rx_reg_16_s3 (
    .SUM(rx_reg_16_11),
    .COUT(rx_reg_16_10),
    .I0(rx_reg_16_9),
    .I1(rx_reg_16_30),
    .I3(GND),
    .CIN(GND) 
);
  ALU rx_reg_16_s5 (
    .SUM(rx_reg_16_15),
    .COUT(rx_reg_16_14),
    .I0(rx_reg_16_13),
    .I1(GND),
    .I3(GND),
    .CIN(rx_reg_16_10) 
);
  ALU rx_reg_16_s7 (
    .SUM(rx_reg_16_19),
    .COUT(rx_reg_16_18),
    .I0(rx_reg_16_17),
    .I1(GND),
    .I3(GND),
    .CIN(rx_reg_16_14) 
);
  ALU rx_reg_16_s9 (
    .SUM(rx_reg_16_23),
    .COUT(rx_reg_16_10_COUT),
    .I0(rx_reg_16_21),
    .I1(GND),
    .I3(GND),
    .CIN(rx_reg_16_18) 
);
  INV rx_reg_addr_tmp_s49 (
    .O(rx_reg_addr_tmp_84),
    .I(rx_reg_16_30) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SPI_Master */
module SPI_Master_0 (
  clk_27_d,
  SD_MISO_d,
  TX_Start_R,
  MOSI_R,
  SPI_Clk_R,
  TX_Done_R,
  RX_Data_R
)
;
input clk_27_d;
input SD_MISO_d;
input TX_Start_R;
output MOSI_R;
output SPI_Clk_R;
output TX_Done_R;
output [7:0] RX_Data_R;
wire n94_3;
wire n70_11;
wire n63_18;
wire n35_6;
wire n41_10;
wire n71_12;
wire delay_4_8;
wire delay_3_8;
wire delay_2_8;
wire delay_1_8;
wire n70_12;
wire spiclk_7;
wire spitxstate_1_9;
wire n63_19;
wire delay_3_9;
wire delay_4_11;
wire n62_17;
wire delay_0_10;
wire spiclk_9;
wire n188_9;
wire tx_reg_7_10;
wire n119_8;
wire n118_8;
wire n117_8;
wire n116_8;
wire n115_8;
wire n114_8;
wire n113_8;
wire n62_20;
wire n42_13;
wire bitcounter_2_11;
wire n43_12;
wire n68_21;
wire n69_21;
wire bitcounter_3_12;
wire spiclklast;
wire [6:0] tx_reg;
wire [5:0] delay;
wire [3:0] bitcounter;
wire [1:0] spitxstate;
wire VCC;
wire GND;
  LUT2 n94_s0 (
    .F(n94_3),
    .I0(spiclklast),
    .I1(SPI_Clk_R) 
);
defparam n94_s0.INIT=4'h4;
  LUT4 n70_s6 (
    .F(n70_11),
    .I0(TX_Start_R),
    .I1(n70_12),
    .I2(spitxstate[0]),
    .I3(spitxstate[1]) 
);
defparam n70_s6.INIT=16'h0CCE;
  LUT4 n63_s12 (
    .F(n63_18),
    .I0(spitxstate[0]),
    .I1(bitcounter[3]),
    .I2(n63_19),
    .I3(spitxstate[1]) 
);
defparam n63_s12.INIT=16'h007D;
  LUT3 n35_s2 (
    .F(n35_6),
    .I0(n63_19),
    .I1(bitcounter[3]),
    .I2(SPI_Clk_R) 
);
defparam n35_s2.INIT=8'h0D;
  LUT3 n41_s4 (
    .F(n41_10),
    .I0(bitcounter[0]),
    .I1(bitcounter[1]),
    .I2(bitcounter[2]) 
);
defparam n41_s4.INIT=8'hE1;
  LUT3 n71_s7 (
    .F(n71_12),
    .I0(TX_Start_R),
    .I1(spitxstate[0]),
    .I2(spitxstate[1]) 
);
defparam n71_s7.INIT=8'h3D;
  LUT3 delay_4_s3 (
    .F(delay_4_8),
    .I0(delay[5]),
    .I1(delay[4]),
    .I2(delay_4_11) 
);
defparam delay_4_s3.INIT=8'hD3;
  LUT3 delay_3_s3 (
    .F(delay_3_8),
    .I0(spiclk_7),
    .I1(delay[3]),
    .I2(delay_3_9) 
);
defparam delay_3_s3.INIT=8'hEB;
  LUT4 delay_2_s3 (
    .F(delay_2_8),
    .I0(delay[0]),
    .I1(delay[1]),
    .I2(spiclk_7),
    .I3(delay[2]) 
);
defparam delay_2_s3.INIT=16'hF1FE;
  LUT3 delay_1_s3 (
    .F(delay_1_8),
    .I0(spiclk_7),
    .I1(delay[1]),
    .I2(delay[0]) 
);
defparam delay_1_s3.INIT=8'hBE;
  LUT3 n70_s7 (
    .F(n70_12),
    .I0(delay[4]),
    .I1(delay_4_11),
    .I2(delay[5]) 
);
defparam n70_s7.INIT=8'hB4;
  LUT3 spiclk_s4 (
    .F(spiclk_7),
    .I0(delay[4]),
    .I1(delay[5]),
    .I2(delay_4_11) 
);
defparam spiclk_s4.INIT=8'h10;
  LUT4 spitxstate_1_s4 (
    .F(spitxstate_1_9),
    .I0(bitcounter[3]),
    .I1(spitxstate[0]),
    .I2(spiclk_7),
    .I3(n63_19) 
);
defparam spitxstate_1_s4.INIT=16'h4000;
  LUT3 n63_s13 (
    .F(n63_19),
    .I0(bitcounter[0]),
    .I1(bitcounter[1]),
    .I2(bitcounter[2]) 
);
defparam n63_s13.INIT=8'h01;
  LUT3 delay_3_s4 (
    .F(delay_3_9),
    .I0(delay[0]),
    .I1(delay[1]),
    .I2(delay[2]) 
);
defparam delay_3_s4.INIT=8'h01;
  LUT4 delay_4_s5 (
    .F(delay_4_11),
    .I0(delay[3]),
    .I1(delay[0]),
    .I2(delay[1]),
    .I3(delay[2]) 
);
defparam delay_4_s5.INIT=16'h0001;
  LUT2 n62_s10 (
    .F(n62_17),
    .I0(spitxstate[0]),
    .I1(spitxstate[1]) 
);
defparam n62_s10.INIT=4'h9;
  LUT4 delay_0_s4 (
    .F(delay_0_10),
    .I0(delay[0]),
    .I1(delay[4]),
    .I2(delay[5]),
    .I3(delay_4_11) 
);
defparam delay_0_s4.INIT=16'hABAA;
  LUT4 spiclk_s5 (
    .F(spiclk_9),
    .I0(spitxstate[1]),
    .I1(delay[4]),
    .I2(delay[5]),
    .I3(delay_4_11) 
);
defparam spiclk_s5.INIT=16'h0100;
  LUT4 n188_s4 (
    .F(n188_9),
    .I0(SPI_Clk_R),
    .I1(spiclklast),
    .I2(spitxstate[0]),
    .I3(spitxstate[1]) 
);
defparam n188_s4.INIT=16'h000B;
  LUT4 tx_reg_7_s5 (
    .F(tx_reg_7_10),
    .I0(spitxstate[0]),
    .I1(spitxstate[1]),
    .I2(SPI_Clk_R),
    .I3(spiclklast) 
);
defparam tx_reg_7_s5.INIT=16'h1F11;
  LUT3 n119_s3 (
    .F(n119_8),
    .I0(tx_reg[0]),
    .I1(SPI_Clk_R),
    .I2(spiclklast) 
);
defparam n119_s3.INIT=8'hEF;
  LUT3 n118_s3 (
    .F(n118_8),
    .I0(tx_reg[1]),
    .I1(SPI_Clk_R),
    .I2(spiclklast) 
);
defparam n118_s3.INIT=8'hEF;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(tx_reg[2]),
    .I1(SPI_Clk_R),
    .I2(spiclklast) 
);
defparam n117_s3.INIT=8'hEF;
  LUT3 n116_s3 (
    .F(n116_8),
    .I0(tx_reg[3]),
    .I1(SPI_Clk_R),
    .I2(spiclklast) 
);
defparam n116_s3.INIT=8'hEF;
  LUT3 n115_s3 (
    .F(n115_8),
    .I0(tx_reg[4]),
    .I1(SPI_Clk_R),
    .I2(spiclklast) 
);
defparam n115_s3.INIT=8'hEF;
  LUT3 n114_s3 (
    .F(n114_8),
    .I0(tx_reg[5]),
    .I1(SPI_Clk_R),
    .I2(spiclklast) 
);
defparam n114_s3.INIT=8'hEF;
  LUT3 n113_s3 (
    .F(n113_8),
    .I0(tx_reg[6]),
    .I1(SPI_Clk_R),
    .I2(spiclklast) 
);
defparam n113_s3.INIT=8'hEF;
  LUT3 n62_s12 (
    .F(n62_20),
    .I0(TX_Done_R),
    .I1(spitxstate[1]),
    .I2(spitxstate[0]) 
);
defparam n62_s12.INIT=8'h2C;
  LUT4 n42_s6 (
    .F(n42_13),
    .I0(bitcounter[0]),
    .I1(SPI_Clk_R),
    .I2(spiclk_9),
    .I3(bitcounter[1]) 
);
defparam n42_s6.INIT=16'hBF40;
  LUT2 bitcounter_2_s4 (
    .F(bitcounter_2_11),
    .I0(SPI_Clk_R),
    .I1(spiclk_9) 
);
defparam bitcounter_2_s4.INIT=4'h8;
  LUT3 n43_s6 (
    .F(n43_12),
    .I0(SPI_Clk_R),
    .I1(spiclk_9),
    .I2(bitcounter[0]) 
);
defparam n43_s6.INIT=8'h78;
  LUT4 n68_s13 (
    .F(n68_21),
    .I0(TX_Start_R),
    .I1(spitxstate_1_9),
    .I2(spitxstate[0]),
    .I3(spitxstate[1]) 
);
defparam n68_s13.INIT=16'h0AC0;
  LUT4 n69_s13 (
    .F(n69_21),
    .I0(TX_Start_R),
    .I1(spitxstate[0]),
    .I2(spitxstate[1]),
    .I3(spitxstate_1_9) 
);
defparam n69_s13.INIT=16'h030E;
  LUT4 bitcounter_3_s5 (
    .F(bitcounter_3_12),
    .I0(spitxstate[0]),
    .I1(spitxstate[1]),
    .I2(SPI_Clk_R),
    .I3(spiclk_9) 
);
defparam bitcounter_3_s5.INIT=16'hF999;
  DFF spiclklast_s0 (
    .Q(spiclklast),
    .D(SPI_Clk_R),
    .CLK(clk_27_d) 
);
  DFFE rx_reg_7_s0 (
    .Q(RX_Data_R[7]),
    .D(RX_Data_R[6]),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_7_s0.INIT=1'b0;
  DFFE rx_reg_6_s0 (
    .Q(RX_Data_R[6]),
    .D(RX_Data_R[5]),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_6_s0.INIT=1'b0;
  DFFE rx_reg_5_s0 (
    .Q(RX_Data_R[5]),
    .D(RX_Data_R[4]),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_5_s0.INIT=1'b0;
  DFFE rx_reg_4_s0 (
    .Q(RX_Data_R[4]),
    .D(RX_Data_R[3]),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_4_s0.INIT=1'b0;
  DFFE rx_reg_3_s0 (
    .Q(RX_Data_R[3]),
    .D(RX_Data_R[2]),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_3_s0.INIT=1'b0;
  DFFE rx_reg_2_s0 (
    .Q(RX_Data_R[2]),
    .D(RX_Data_R[1]),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_2_s0.INIT=1'b0;
  DFFE rx_reg_1_s0 (
    .Q(RX_Data_R[1]),
    .D(RX_Data_R[0]),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_1_s0.INIT=1'b0;
  DFFE rx_reg_0_s0 (
    .Q(RX_Data_R[0]),
    .D(SD_MISO_d),
    .CLK(clk_27_d),
    .CE(n94_3) 
);
defparam rx_reg_0_s0.INIT=1'b0;
  DFFE tx_reg_0_s0 (
    .Q(tx_reg[0]),
    .D(VCC),
    .CLK(clk_27_d),
    .CE(n188_9) 
);
defparam tx_reg_0_s0.INIT=1'b0;
  DFF delay_5_s0 (
    .Q(delay[5]),
    .D(n70_11),
    .CLK(clk_27_d) 
);
  DFFE tx_reg_7_s1 (
    .Q(MOSI_R),
    .D(n113_8),
    .CLK(clk_27_d),
    .CE(tx_reg_7_10) 
);
defparam tx_reg_7_s1.INIT=1'b0;
  DFFE tx_reg_6_s1 (
    .Q(tx_reg[6]),
    .D(n114_8),
    .CLK(clk_27_d),
    .CE(tx_reg_7_10) 
);
defparam tx_reg_6_s1.INIT=1'b0;
  DFFE tx_reg_5_s1 (
    .Q(tx_reg[5]),
    .D(n115_8),
    .CLK(clk_27_d),
    .CE(tx_reg_7_10) 
);
defparam tx_reg_5_s1.INIT=1'b0;
  DFFE tx_reg_4_s1 (
    .Q(tx_reg[4]),
    .D(n116_8),
    .CLK(clk_27_d),
    .CE(tx_reg_7_10) 
);
defparam tx_reg_4_s1.INIT=1'b0;
  DFFE tx_reg_3_s1 (
    .Q(tx_reg[3]),
    .D(n117_8),
    .CLK(clk_27_d),
    .CE(tx_reg_7_10) 
);
defparam tx_reg_3_s1.INIT=1'b0;
  DFFE tx_reg_2_s1 (
    .Q(tx_reg[2]),
    .D(n118_8),
    .CLK(clk_27_d),
    .CE(tx_reg_7_10) 
);
defparam tx_reg_2_s1.INIT=1'b0;
  DFFE tx_reg_1_s1 (
    .Q(tx_reg[1]),
    .D(n119_8),
    .CLK(clk_27_d),
    .CE(tx_reg_7_10) 
);
defparam tx_reg_1_s1.INIT=1'b0;
  DFFE bitcounter_3_s1 (
    .Q(bitcounter[3]),
    .D(n63_18),
    .CLK(clk_27_d),
    .CE(bitcounter_3_12) 
);
  DFFRE bitcounter_2_s1 (
    .Q(bitcounter[2]),
    .D(n41_10),
    .CLK(clk_27_d),
    .CE(bitcounter_2_11),
    .RESET(n62_17) 
);
  DFFRE spiclk_s1 (
    .Q(SPI_Clk_R),
    .D(n35_6),
    .CLK(clk_27_d),
    .CE(spiclk_9),
    .RESET(n62_17) 
);
  DFFR delay_4_s1 (
    .Q(delay[4]),
    .D(n71_12),
    .CLK(clk_27_d),
    .RESET(delay_4_8) 
);
  DFFR delay_3_s1 (
    .Q(delay[3]),
    .D(n71_12),
    .CLK(clk_27_d),
    .RESET(delay_3_8) 
);
  DFFR delay_2_s1 (
    .Q(delay[2]),
    .D(n71_12),
    .CLK(clk_27_d),
    .RESET(delay_2_8) 
);
  DFFR delay_1_s1 (
    .Q(delay[1]),
    .D(n71_12),
    .CLK(clk_27_d),
    .RESET(delay_1_8) 
);
  DFFR delay_0_s1 (
    .Q(delay[0]),
    .D(n71_12),
    .CLK(clk_27_d),
    .RESET(delay_0_10) 
);
  DFF TX_Done_s5 (
    .Q(TX_Done_R),
    .D(n62_20),
    .CLK(clk_27_d) 
);
defparam TX_Done_s5.INIT=1'b0;
  DFFR bitcounter_1_s3 (
    .Q(bitcounter[1]),
    .D(n42_13),
    .CLK(clk_27_d),
    .RESET(n62_17) 
);
defparam bitcounter_1_s3.INIT=1'b0;
  DFFR bitcounter_0_s3 (
    .Q(bitcounter[0]),
    .D(n43_12),
    .CLK(clk_27_d),
    .RESET(n62_17) 
);
defparam bitcounter_0_s3.INIT=1'b0;
  DFF spitxstate_1_s5 (
    .Q(spitxstate[1]),
    .D(n68_21),
    .CLK(clk_27_d) 
);
defparam spitxstate_1_s5.INIT=1'b0;
  DFF spitxstate_0_s3 (
    .Q(spitxstate[0]),
    .D(n69_21),
    .CLK(clk_27_d) 
);
defparam spitxstate_0_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SPI_Master_0 */
module SD_Card (
  clk_27_d,
  reset_sw_d,
  wr_soundrom1_4,
  SD_MISO_d,
  game_sel_d,
  option_d,
  reset_l,
  wr_rom_Z,
  LED_0_d,
  SD_MOSI_d,
  SD_CLK_d,
  SD_CS_d,
  data_sd_card_Z,
  address_sd_card_Z
)
;
input clk_27_d;
input reset_sw_d;
input wr_soundrom1_4;
input SD_MISO_d;
input [5:0] game_sel_d;
input [3:3] option_d;
output reset_l;
output wr_rom_Z;
output LED_0_d;
output SD_MOSI_d;
output SD_CLK_d;
output SD_CS_d;
output [7:0] data_sd_card_Z;
output [13:0] address_sd_card_Z;
wire n368_39;
wire n368_40;
wire n372_39;
wire n372_40;
wire n374_39;
wire n374_40;
wire n376_21;
wire n404_39;
wire n404_40;
wire n405_21;
wire n2526_3;
wire n1691_3;
wire n600_42;
wire n601_40;
wire n602_40;
wire n603_40;
wire n604_40;
wire n605_40;
wire n606_40;
wire n607_40;
wire n608_40;
wire n609_40;
wire n611_40;
wire n1586_15;
wire n1694_11;
wire n1192_14;
wire n1271_34;
wire data_sd_card_7_8;
wire byte_count_9_9;
wire n1590_13;
wire n1592_13;
wire n1594_13;
wire n1638_20;
wire n1644_18;
wire n1646_18;
wire n1652_18;
wire n1654_18;
wire n1658_18;
wire n1666_16;
wire n1672_16;
wire n1674_16;
wire n1678_16;
wire n1694_13;
wire n1192_16;
wire n1196_14;
wire n1198_14;
wire n1200_14;
wire n1202_14;
wire n1204_14;
wire n1206_14;
wire n1208_14;
wire n1210_14;
wire n1212_14;
wire n1216_14;
wire n1218_14;
wire n1222_14;
wire n1224_14;
wire n1226_14;
wire n1228_14;
wire n1230_14;
wire n1232_14;
wire n1234_14;
wire n1236_14;
wire n1238_14;
wire n1240_14;
wire n1242_14;
wire n1244_14;
wire n1570_18;
wire n1572_16;
wire n1574_16;
wire n1576_16;
wire n1578_16;
wire n1580_16;
wire n1582_16;
wire n1584_16;
wire n1247_35;
wire n1250_36;
wire n1253_36;
wire n1256_33;
wire n1259_33;
wire n1262_36;
wire n1265_34;
wire n1268_37;
wire n1271_36;
wire n1277_34;
wire n1280_35;
wire n1283_33;
wire n1286_33;
wire n1289_33;
wire n1292_33;
wire n1586_17;
wire n1588_15;
wire n1687_17;
wire n411_13;
wire n403_48;
wire n402_46;
wire n401_48;
wire n400_46;
wire n399_48;
wire n398_48;
wire n397_46;
wire n396_46;
wire n371_129;
wire n369_128;
wire address_sd_card_13_5;
wire address_sd_card_12_5;
wire address_sd_card_10_5;
wire address_sd_card_9_5;
wire address_sd_card_8_5;
wire address_sd_card_6_5;
wire address_sd_card_5_5;
wire address_sd_card_3_5;
wire address_sd_card_2_5;
wire n2796_4;
wire n600_44;
wire n600_45;
wire n603_42;
wire n606_42;
wire n609_41;
wire n1689_6;
wire n1518_5;
wire n1247_36;
wire data_sd_card_7_9;
wire data_sd_card_7_10;
wire byte_count_9_10;
wire byte_count_9_11;
wire byte_count_9_12;
wire n1590_14;
wire n1590_16;
wire n1592_14;
wire n1592_16;
wire n1594_15;
wire n1638_21;
wire n1642_19;
wire n1644_19;
wire n1644_20;
wire n1650_19;
wire n1652_19;
wire n1652_20;
wire n1658_19;
wire n1666_17;
wire n1666_18;
wire n1672_18;
wire n1678_17;
wire n1694_14;
wire n1694_15;
wire n1192_17;
wire n1196_15;
wire n1200_15;
wire n1202_15;
wire n1208_15;
wire n1210_15;
wire n1216_15;
wire n1218_15;
wire n1224_15;
wire n1224_16;
wire n1230_15;
wire n1232_15;
wire n1236_15;
wire n1570_19;
wire n1247_37;
wire n1247_38;
wire n1250_37;
wire n1250_38;
wire n1250_39;
wire n1259_35;
wire n1262_37;
wire n1268_38;
wire n1277_35;
wire n1283_34;
wire n1283_35;
wire n1292_34;
wire n1292_35;
wire n1292_37;
wire n1586_18;
wire n1586_19;
wire n1588_16;
wire n1687_18;
wire attempts_12_10;
wire n409_14;
wire n403_50;
wire n402_47;
wire n402_48;
wire n400_47;
wire n399_49;
wire n398_49;
wire n397_47;
wire n395_52;
wire TX_Start_R_9;
wire n600_47;
wire n600_48;
wire n1247_40;
wire byte_count_9_13;
wire n1590_18;
wire n1590_20;
wire n1590_21;
wire n1592_17;
wire n1592_18;
wire n1594_16;
wire n1694_17;
wire n1694_18;
wire n1694_19;
wire n1694_20;
wire n1192_19;
wire n1192_20;
wire n1192_22;
wire n1247_41;
wire n1247_42;
wire n1247_43;
wire n1247_44;
wire n1247_45;
wire n1247_46;
wire n1250_41;
wire n1259_37;
wire n1259_38;
wire n1268_39;
wire n1277_36;
wire n1283_36;
wire n1292_38;
wire attempts_12_11;
wire n600_49;
wire n600_50;
wire byte_count_9_14;
wire n1694_21;
wire n1694_22;
wire n1694_23;
wire n1694_24;
wire n1694_25;
wire n1694_26;
wire n1694_27;
wire n1694_28;
wire n1247_48;
wire n1247_49;
wire n1247_50;
wire n1247_51;
wire n1247_52;
wire n1247_53;
wire n1247_54;
wire n1247_55;
wire n1250_42;
wire n1250_43;
wire n1259_39;
wire n1268_40;
wire n1268_41;
wire n1283_37;
wire n1283_38;
wire attempts_12_12;
wire n600_51;
wire n600_52;
wire n600_53;
wire n1694_30;
wire n1250_44;
wire n1259_40;
wire n1259_41;
wire n1268_42;
wire n1250_45;
wire n1250_46;
wire n1289_37;
wire attempts_12_14;
wire n1194_18;
wire n1208_20;
wire n1192_24;
wire n1208_22;
wire n1694_32;
wire n1292_40;
wire n1247_58;
wire n1590_23;
wire n1660_20;
wire n1670_19;
wire n1196_18;
wire n600_55;
wire n603_44;
wire n1194_20;
wire n1222_17;
wire n1590_25;
wire TX_Start_R_11;
wire n1694_34;
wire n1208_24;
wire n403_52;
wire n409_16;
wire n606_44;
wire n610_42;
wire n1594_18;
wire n1592_20;
wire n1259_43;
wire n1194_22;
wire n1253_39;
wire n1250_48;
wire n370_129;
wire n407_131;
wire n1687_20;
wire n1640_20;
wire n1648_20;
wire n1672_20;
wire n1680_18;
wire n1280_38;
wire n1265_37;
wire n1259_45;
wire n395_54;
wire n1200_18;
wire n1214_16;
wire active_master_0_14;
wire n1689_8;
wire n1518_7;
wire TX_Start_A_11;
wire n2796_6;
wire n1274_36;
wire n1684_18;
wire n1682_18;
wire n1676_18;
wire n1670_21;
wire n1668_18;
wire n612_42;
wire n1289_41;
wire n1247_60;
wire n1590_27;
wire n1689_10;
wire n395_56;
wire n1185_6;
wire n1642_22;
wire n1650_22;
wire n1656_21;
wire n1662_21;
wire n1664_16;
wire n1638_23;
wire active_master_1_11;
wire n600_57;
wire n1220_16;
wire address_sd_card_13_10;
wire do_not_disable_SS;
wire TX_Start_A;
wire TX_Start_R;
wire n368_41;
wire n372_41;
wire n374_41;
wire n404_41;
wire n1696_5;
wire n412_43;
wire MOSI_A;
wire SPI_Clk_A;
wire SS_A;
wire TX_Done_A;
wire MOSI_R;
wire SPI_Clk_R;
wire TX_Done_R;
wire [12:0] attempts;
wire [103:57] TX_Data_A;
wire [7:0] R1_response;
wire [7:0] R1_response_2;
wire [7:0] Echo_response;
wire [4:0] cmd_count;
wire [1:0] active_master;
wire [9:0] byte_count;
wire [26:0] counter;
wire [15:0] state_A;
wire [47:8] RX_Data_A;
wire [7:0] RX_Data_R;
wire VCC;
wire GND;
  LUT4 n368_s36 (
    .F(n368_39),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n368_s36.INIT=16'hFF01;
  LUT4 n368_s37 (
    .F(n368_40),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n368_s37.INIT=16'hFFFF;
  LUT4 n372_s36 (
    .F(n372_39),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n372_s36.INIT=16'hFF89;
  LUT4 n372_s37 (
    .F(n372_40),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n372_s37.INIT=16'hFFFF;
  LUT4 n374_s36 (
    .F(n374_39),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n374_s36.INIT=16'hFF19;
  LUT4 n374_s37 (
    .F(n374_40),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n374_s37.INIT=16'hFFFF;
  LUT4 n376_s16 (
    .F(n376_21),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[3]),
    .I3(cmd_count[4]) 
);
defparam n376_s16.INIT=16'hFFF1;
  LUT4 n404_s36 (
    .F(n404_39),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n404_s36.INIT=16'hFF41;
  LUT4 n404_s37 (
    .F(n404_40),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]),
    .I3(cmd_count[3]) 
);
defparam n404_s37.INIT=16'hFFFF;
  LUT4 n405_s16 (
    .F(n405_21),
    .I0(cmd_count[0]),
    .I1(cmd_count[2]),
    .I2(cmd_count[3]),
    .I3(cmd_count[4]) 
);
defparam n405_s16.INIT=16'hFFF1;
  LUT4 SD_MOSI_d_s (
    .F(SD_MOSI_d),
    .I0(MOSI_R),
    .I1(MOSI_A),
    .I2(active_master[0]),
    .I3(active_master[1]) 
);
defparam SD_MOSI_d_s.INIT=16'h0AC0;
  LUT4 SD_CLK_d_s (
    .F(SD_CLK_d),
    .I0(SPI_Clk_R),
    .I1(SPI_Clk_A),
    .I2(active_master[0]),
    .I3(active_master[1]) 
);
defparam SD_CLK_d_s.INIT=16'h0AC0;
  LUT3 SD_CS_d_s (
    .F(SD_CS_d),
    .I0(SS_A),
    .I1(active_master[1]),
    .I2(active_master[0]) 
);
defparam SD_CS_d_s.INIT=8'hE3;
  LUT2 n2526_s0 (
    .F(n2526_3),
    .I0(state_A[14]),
    .I1(reset_sw_d) 
);
defparam n2526_s0.INIT=4'h8;
  LUT2 n1691_s0 (
    .F(n1691_3),
    .I0(state_A[11]),
    .I1(state_A[8]) 
);
defparam n1691_s0.INIT=4'hE;
  LUT4 n600_s38 (
    .F(n600_42),
    .I0(n600_57),
    .I1(n600_44),
    .I2(n600_45),
    .I3(attempts[12]) 
);
defparam n600_s38.INIT=16'h0708;
  LUT4 n601_s36 (
    .F(n601_40),
    .I0(attempts[10]),
    .I1(n600_57),
    .I2(n600_45),
    .I3(attempts[11]) 
);
defparam n601_s36.INIT=16'h0708;
  LUT3 n602_s36 (
    .F(n602_40),
    .I0(n600_45),
    .I1(attempts[10]),
    .I2(n600_57) 
);
defparam n602_s36.INIT=8'h14;
  LUT4 n603_s36 (
    .F(n603_40),
    .I0(n603_44),
    .I1(n603_42),
    .I2(n600_45),
    .I3(attempts[9]) 
);
defparam n603_s36.INIT=16'h0708;
  LUT4 n604_s36 (
    .F(n604_40),
    .I0(attempts[7]),
    .I1(n603_44),
    .I2(n600_45),
    .I3(attempts[8]) 
);
defparam n604_s36.INIT=16'h0708;
  LUT3 n605_s36 (
    .F(n605_40),
    .I0(n600_45),
    .I1(attempts[7]),
    .I2(n603_44) 
);
defparam n605_s36.INIT=8'h14;
  LUT4 n606_s36 (
    .F(n606_40),
    .I0(n606_44),
    .I1(n606_42),
    .I2(n600_45),
    .I3(attempts[6]) 
);
defparam n606_s36.INIT=16'h0708;
  LUT4 n607_s36 (
    .F(n607_40),
    .I0(attempts[4]),
    .I1(n606_44),
    .I2(n600_45),
    .I3(attempts[5]) 
);
defparam n607_s36.INIT=16'h0708;
  LUT3 n608_s36 (
    .F(n608_40),
    .I0(n600_45),
    .I1(attempts[4]),
    .I2(n606_44) 
);
defparam n608_s36.INIT=8'h14;
  LUT4 n609_s36 (
    .F(n609_40),
    .I0(attempts[2]),
    .I1(n609_41),
    .I2(n600_45),
    .I3(attempts[3]) 
);
defparam n609_s36.INIT=16'h0708;
  LUT3 n611_s36 (
    .F(n611_40),
    .I0(n600_45),
    .I1(attempts[1]),
    .I2(attempts[0]) 
);
defparam n611_s36.INIT=8'h14;
  LUT3 n1586_s10 (
    .F(n1586_15),
    .I0(state_A[1]),
    .I1(state_A[4]),
    .I2(state_A[12]) 
);
defparam n1586_s10.INIT=8'hFE;
  LUT3 n1694_s7 (
    .F(n1694_11),
    .I0(state_A[2]),
    .I1(state_A[1]),
    .I2(state_A[0]) 
);
defparam n1694_s7.INIT=8'hFE;
  LUT4 n1192_s10 (
    .F(n1192_14),
    .I0(state_A[3]),
    .I1(state_A[1]),
    .I2(state_A[15]),
    .I3(state_A[0]) 
);
defparam n1192_s10.INIT=16'hFFFE;
  LUT4 n1247_s29 (
    .F(n1271_34),
    .I0(state_A[1]),
    .I1(state_A[4]),
    .I2(n1638_23),
    .I3(n1247_36) 
);
defparam n1247_s29.INIT=16'hFEFF;
  LUT3 data_sd_card_7_s6 (
    .F(data_sd_card_7_8),
    .I0(reset_sw_d),
    .I1(data_sd_card_7_9),
    .I2(data_sd_card_7_10) 
);
defparam data_sd_card_7_s6.INIT=8'h80;
  LUT4 byte_count_9_s4 (
    .F(byte_count_9_9),
    .I0(byte_count_9_10),
    .I1(state_A[6]),
    .I2(byte_count_9_11),
    .I3(byte_count_9_12) 
);
defparam byte_count_9_s4.INIT=16'h0B00;
  LUT4 n1590_s9 (
    .F(n1590_13),
    .I0(n1590_14),
    .I1(n1590_27),
    .I2(n1590_16),
    .I3(n1590_25) 
);
defparam n1590_s9.INIT=16'hF2FF;
  LUT4 n1592_s9 (
    .F(n1592_13),
    .I0(n1590_27),
    .I1(n1592_14),
    .I2(n1592_20),
    .I3(n1592_16) 
);
defparam n1592_s9.INIT=16'hE0FF;
  LUT4 n1594_s9 (
    .F(n1594_13),
    .I0(n1590_27),
    .I1(cmd_count[0]),
    .I2(n1594_18),
    .I3(n1594_15) 
);
defparam n1594_s9.INIT=16'hB0FF;
  LUT4 n1638_s13 (
    .F(n1638_20),
    .I0(address_sd_card_Z[12]),
    .I1(n1638_21),
    .I2(address_sd_card_Z[13]),
    .I3(state_A[5]) 
);
defparam n1638_s13.INIT=16'h7800;
  LUT4 n1644_s12 (
    .F(n1644_18),
    .I0(n1644_19),
    .I1(n1644_20),
    .I2(address_sd_card_Z[10]),
    .I3(state_A[5]) 
);
defparam n1644_s12.INIT=16'h7800;
  LUT4 n1646_s12 (
    .F(n1646_18),
    .I0(address_sd_card_Z[8]),
    .I1(n1644_19),
    .I2(address_sd_card_Z[9]),
    .I3(state_A[5]) 
);
defparam n1646_s12.INIT=16'h7800;
  LUT4 n1652_s12 (
    .F(n1652_18),
    .I0(n1652_19),
    .I1(n1652_20),
    .I2(address_sd_card_Z[6]),
    .I3(state_A[5]) 
);
defparam n1652_s12.INIT=16'h7800;
  LUT4 n1654_s12 (
    .F(n1654_18),
    .I0(address_sd_card_Z[4]),
    .I1(n1652_19),
    .I2(address_sd_card_Z[5]),
    .I3(state_A[5]) 
);
defparam n1654_s12.INIT=16'h7800;
  LUT4 n1658_s12 (
    .F(n1658_18),
    .I0(address_sd_card_Z[2]),
    .I1(n1658_19),
    .I2(address_sd_card_Z[3]),
    .I3(state_A[5]) 
);
defparam n1658_s12.INIT=16'h7800;
  LUT4 n1666_s12 (
    .F(n1666_16),
    .I0(byte_count[8]),
    .I1(n1666_17),
    .I2(byte_count[9]),
    .I3(n1666_18) 
);
defparam n1666_s12.INIT=16'h7800;
  LUT4 n1672_s12 (
    .F(n1672_16),
    .I0(n1672_20),
    .I1(n1672_18),
    .I2(byte_count[6]),
    .I3(n1666_18) 
);
defparam n1672_s12.INIT=16'h7800;
  LUT4 n1674_s12 (
    .F(n1674_16),
    .I0(byte_count[4]),
    .I1(n1672_20),
    .I2(byte_count[5]),
    .I3(n1666_18) 
);
defparam n1674_s12.INIT=16'h7800;
  LUT4 n1678_s12 (
    .F(n1678_16),
    .I0(byte_count[2]),
    .I1(n1678_17),
    .I2(byte_count[3]),
    .I3(n1666_18) 
);
defparam n1678_s12.INIT=16'h7800;
  LUT4 n1694_s8 (
    .F(n1694_13),
    .I0(n1694_14),
    .I1(state_A[1]),
    .I2(state_A[2]),
    .I3(n1694_15) 
);
defparam n1694_s8.INIT=16'hFFF8;
  LUT4 n1192_s11 (
    .F(n1192_16),
    .I0(counter[25]),
    .I1(n1192_17),
    .I2(n1192_24),
    .I3(counter[26]) 
);
defparam n1192_s11.INIT=16'h0708;
  LUT4 n1196_s10 (
    .F(n1196_14),
    .I0(counter[23]),
    .I1(n1196_15),
    .I2(n1192_24),
    .I3(counter[24]) 
);
defparam n1196_s10.INIT=16'h0708;
  LUT3 n1198_s10 (
    .F(n1198_14),
    .I0(n1194_20),
    .I1(counter[23]),
    .I2(n1196_15) 
);
defparam n1198_s10.INIT=8'h14;
  LUT4 n1200_s10 (
    .F(n1200_14),
    .I0(n1200_15),
    .I1(n1200_18),
    .I2(n1194_20),
    .I3(counter[22]) 
);
defparam n1200_s10.INIT=16'h0708;
  LUT4 n1202_s10 (
    .F(n1202_14),
    .I0(n1202_15),
    .I1(n1200_18),
    .I2(n1194_20),
    .I3(counter[21]) 
);
defparam n1202_s10.INIT=16'h0708;
  LUT4 n1204_s10 (
    .F(n1204_14),
    .I0(counter[19]),
    .I1(n1200_18),
    .I2(n1194_20),
    .I3(counter[20]) 
);
defparam n1204_s10.INIT=16'h0708;
  LUT3 n1206_s10 (
    .F(n1206_14),
    .I0(n1194_20),
    .I1(counter[19]),
    .I2(n1200_18) 
);
defparam n1206_s10.INIT=8'h14;
  LUT4 n1208_s10 (
    .F(n1208_14),
    .I0(n1208_15),
    .I1(n1208_22),
    .I2(n1208_20),
    .I3(counter[18]) 
);
defparam n1208_s10.INIT=16'h0708;
  LUT4 n1210_s10 (
    .F(n1210_14),
    .I0(n1210_15),
    .I1(n1208_15),
    .I2(n1194_20),
    .I3(counter[17]) 
);
defparam n1210_s10.INIT=16'h0708;
  LUT4 n1212_s10 (
    .F(n1212_14),
    .I0(counter[15]),
    .I1(n1208_15),
    .I2(n1194_20),
    .I3(counter[16]) 
);
defparam n1212_s10.INIT=16'h0708;
  LUT2 n1216_s10 (
    .F(n1216_14),
    .I0(n1194_20),
    .I1(n1216_15) 
);
defparam n1216_s10.INIT=4'h4;
  LUT4 n1218_s10 (
    .F(n1218_14),
    .I0(counter[12]),
    .I1(n1218_15),
    .I2(n1194_20),
    .I3(counter[13]) 
);
defparam n1218_s10.INIT=16'h0708;
  LUT3 n1222_s10 (
    .F(n1222_14),
    .I0(n1194_20),
    .I1(counter[11]),
    .I2(n1222_17) 
);
defparam n1222_s10.INIT=8'h14;
  LUT4 n1224_s10 (
    .F(n1224_14),
    .I0(n1224_15),
    .I1(n1224_16),
    .I2(n1194_20),
    .I3(counter[10]) 
);
defparam n1224_s10.INIT=16'h0708;
  LUT4 n1226_s10 (
    .F(n1226_14),
    .I0(counter[8]),
    .I1(n1224_16),
    .I2(n1194_20),
    .I3(counter[9]) 
);
defparam n1226_s10.INIT=16'h0708;
  LUT3 n1228_s10 (
    .F(n1228_14),
    .I0(n1194_20),
    .I1(counter[8]),
    .I2(n1224_16) 
);
defparam n1228_s10.INIT=8'h14;
  LUT3 n1230_s10 (
    .F(n1230_14),
    .I0(n1194_20),
    .I1(counter[7]),
    .I2(n1230_15) 
);
defparam n1230_s10.INIT=8'h14;
  LUT4 n1232_s10 (
    .F(n1232_14),
    .I0(counter[5]),
    .I1(n1232_15),
    .I2(n1208_20),
    .I3(counter[6]) 
);
defparam n1232_s10.INIT=16'h0708;
  LUT3 n1234_s10 (
    .F(n1234_14),
    .I0(n1194_20),
    .I1(counter[5]),
    .I2(n1232_15) 
);
defparam n1234_s10.INIT=8'h14;
  LUT4 n1236_s10 (
    .F(n1236_14),
    .I0(counter[3]),
    .I1(n1236_15),
    .I2(n1194_20),
    .I3(counter[4]) 
);
defparam n1236_s10.INIT=16'h0708;
  LUT3 n1238_s10 (
    .F(n1238_14),
    .I0(n1194_20),
    .I1(counter[3]),
    .I2(n1236_15) 
);
defparam n1238_s10.INIT=8'h14;
  LUT4 n1240_s10 (
    .F(n1240_14),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n1194_20),
    .I3(counter[2]) 
);
defparam n1240_s10.INIT=16'h0708;
  LUT3 n1242_s10 (
    .F(n1242_14),
    .I0(n1194_20),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam n1242_s10.INIT=8'h14;
  LUT2 n1244_s10 (
    .F(n1244_14),
    .I0(counter[0]),
    .I1(n1208_20) 
);
defparam n1244_s10.INIT=4'h1;
  LUT4 n1570_s14 (
    .F(n1570_18),
    .I0(n2796_4),
    .I1(RX_Data_A[47]),
    .I2(n1570_19),
    .I3(RX_Data_R[7]) 
);
defparam n1570_s14.INIT=16'hF888;
  LUT4 n1572_s12 (
    .F(n1572_16),
    .I0(n2796_4),
    .I1(RX_Data_A[46]),
    .I2(n1570_19),
    .I3(RX_Data_R[6]) 
);
defparam n1572_s12.INIT=16'hF888;
  LUT4 n1574_s12 (
    .F(n1574_16),
    .I0(n2796_4),
    .I1(RX_Data_A[45]),
    .I2(n1570_19),
    .I3(RX_Data_R[5]) 
);
defparam n1574_s12.INIT=16'hF888;
  LUT4 n1576_s12 (
    .F(n1576_16),
    .I0(n2796_4),
    .I1(RX_Data_A[44]),
    .I2(n1570_19),
    .I3(RX_Data_R[4]) 
);
defparam n1576_s12.INIT=16'hF888;
  LUT4 n1578_s12 (
    .F(n1578_16),
    .I0(n2796_4),
    .I1(RX_Data_A[43]),
    .I2(n1570_19),
    .I3(RX_Data_R[3]) 
);
defparam n1578_s12.INIT=16'hF888;
  LUT4 n1580_s12 (
    .F(n1580_16),
    .I0(n2796_4),
    .I1(RX_Data_A[42]),
    .I2(n1570_19),
    .I3(RX_Data_R[2]) 
);
defparam n1580_s12.INIT=16'hF888;
  LUT4 n1582_s12 (
    .F(n1582_16),
    .I0(n2796_4),
    .I1(RX_Data_A[41]),
    .I2(n1570_19),
    .I3(RX_Data_R[1]) 
);
defparam n1582_s12.INIT=16'hF888;
  LUT4 n1584_s12 (
    .F(n1584_16),
    .I0(n2796_4),
    .I1(RX_Data_A[40]),
    .I2(n1570_19),
    .I3(RX_Data_R[0]) 
);
defparam n1584_s12.INIT=16'hF888;
  LUT4 n1247_s30 (
    .F(n1247_35),
    .I0(n1247_37),
    .I1(n1247_38),
    .I2(n1247_58),
    .I3(state_A[15]) 
);
defparam n1247_s30.INIT=16'hBF00;
  LUT4 n1250_s31 (
    .F(n1250_36),
    .I0(n1250_37),
    .I1(n1689_6),
    .I2(n1250_38),
    .I3(n1250_39) 
);
defparam n1250_s31.INIT=16'hB0FF;
  LUT3 n1253_s31 (
    .F(n1253_36),
    .I0(n1253_39),
    .I1(state_A[13]),
    .I2(state_A[14]) 
);
defparam n1253_s31.INIT=8'hF4;
  LUT4 n1256_s29 (
    .F(n1256_33),
    .I0(state_A[13]),
    .I1(TX_Done_A),
    .I2(state_A[12]),
    .I3(n1253_39) 
);
defparam n1256_s29.INIT=16'hE8F8;
  LUT3 n1259_s29 (
    .F(n1259_33),
    .I0(n1259_45),
    .I1(state_A[11]),
    .I2(n1259_35) 
);
defparam n1259_s29.INIT=8'h4F;
  LUT3 n1262_s31 (
    .F(n1262_36),
    .I0(n1262_37),
    .I1(state_A[10]),
    .I2(state_A[11]) 
);
defparam n1262_s31.INIT=8'hF4;
  LUT4 n1265_s30 (
    .F(n1265_34),
    .I0(state_A[10]),
    .I1(TX_Done_R),
    .I2(state_A[9]),
    .I3(n1265_37) 
);
defparam n1265_s30.INIT=16'h00F8;
  LUT3 n1268_s32 (
    .F(n1268_37),
    .I0(n1259_45),
    .I1(state_A[8]),
    .I2(n1268_38) 
);
defparam n1268_s32.INIT=8'h4F;
  LUT3 n1271_s31 (
    .F(n1271_36),
    .I0(n1262_37),
    .I1(state_A[7]),
    .I2(state_A[8]) 
);
defparam n1271_s31.INIT=8'hF4;
  LUT3 n1277_s30 (
    .F(n1277_34),
    .I0(n1253_39),
    .I1(state_A[5]),
    .I2(n1277_35) 
);
defparam n1277_s30.INIT=8'hF4;
  LUT4 n1280_s31 (
    .F(n1280_35),
    .I0(n1638_21),
    .I1(n1280_38),
    .I2(n1253_39),
    .I3(state_A[4]) 
);
defparam n1280_s31.INIT=16'h8F88;
  LUT4 n1283_s29 (
    .F(n1283_33),
    .I0(n1283_34),
    .I1(n1283_35),
    .I2(n1253_39),
    .I3(state_A[3]) 
);
defparam n1283_s29.INIT=16'h8F88;
  LUT3 n1286_s29 (
    .F(n1286_33),
    .I0(n1253_39),
    .I1(state_A[2]),
    .I2(n1689_10) 
);
defparam n1286_s29.INIT=8'hF4;
  LUT4 n1289_s29 (
    .F(n1289_33),
    .I0(n1289_37),
    .I1(n1289_41),
    .I2(n1253_39),
    .I3(state_A[1]) 
);
defparam n1289_s29.INIT=16'h4F44;
  LUT4 n1292_s29 (
    .F(n1292_33),
    .I0(n1292_34),
    .I1(n1292_35),
    .I2(n1292_40),
    .I3(n1292_37) 
);
defparam n1292_s29.INIT=16'h00BF;
  LUT4 n1586_s11 (
    .F(n1586_17),
    .I0(n1586_18),
    .I1(cmd_count[4]),
    .I2(n1586_19),
    .I3(state_A[1]) 
);
defparam n1586_s11.INIT=16'hBEAA;
  LUT4 n1588_s10 (
    .F(n1588_15),
    .I0(n1588_16),
    .I1(cmd_count[3]),
    .I2(n1689_8),
    .I3(state_A[12]) 
);
defparam n1588_s10.INIT=16'hBEAA;
  LUT3 n1687_s11 (
    .F(n1687_17),
    .I0(n1687_18),
    .I1(wr_rom_Z),
    .I2(n1277_35) 
);
defparam n1687_s11.INIT=8'hF4;
  LUT4 n411_s8 (
    .F(n411_13),
    .I0(cmd_count[2]),
    .I1(cmd_count[1]),
    .I2(cmd_count[0]),
    .I3(n1689_6) 
);
defparam n411_s8.INIT=16'hEFFF;
  LUT3 n403_s39 (
    .F(n403_48),
    .I0(game_sel_d[0]),
    .I1(n403_52),
    .I2(n403_50) 
);
defparam n403_s39.INIT=8'h4F;
  LUT3 n402_s38 (
    .F(n402_46),
    .I0(n402_47),
    .I1(n402_48),
    .I2(cmd_count[3]) 
);
defparam n402_s38.INIT=8'hF4;
  LUT4 n401_s39 (
    .F(n401_48),
    .I0(n403_50),
    .I1(game_sel_d[1]),
    .I2(game_sel_d[2]),
    .I3(n403_52) 
);
defparam n401_s39.INIT=16'h7D55;
  LUT4 n400_s38 (
    .F(n400_46),
    .I0(n400_47),
    .I1(cmd_count[2]),
    .I2(n402_48),
    .I3(cmd_count[3]) 
);
defparam n400_s38.INIT=16'hFFB0;
  LUT4 n399_s39 (
    .F(n399_48),
    .I0(option_d[3]),
    .I1(n399_49),
    .I2(n409_14),
    .I3(n403_50) 
);
defparam n399_s39.INIT=16'hD0FF;
  LUT4 n398_s39 (
    .F(n398_48),
    .I0(n403_50),
    .I1(game_sel_d[5]),
    .I2(n398_49),
    .I3(n403_52) 
);
defparam n398_s39.INIT=16'h7D55;
  LUT4 n397_s38 (
    .F(n397_46),
    .I0(cmd_count[2]),
    .I1(n397_47),
    .I2(n402_48),
    .I3(cmd_count[3]) 
);
defparam n397_s38.INIT=16'hFF70;
  LUT4 n396_s38 (
    .F(n396_46),
    .I0(n397_47),
    .I1(cmd_count[2]),
    .I2(n402_48),
    .I3(cmd_count[3]) 
);
defparam n396_s38.INIT=16'hFFB0;
  LUT4 n371_s94 (
    .F(n371_129),
    .I0(n1518_5),
    .I1(cmd_count[2]),
    .I2(cmd_count[0]),
    .I3(n1689_6) 
);
defparam n371_s94.INIT=16'hC5FF;
  LUT4 n369_s93 (
    .F(n369_128),
    .I0(cmd_count[2]),
    .I1(cmd_count[0]),
    .I2(cmd_count[1]),
    .I3(n1689_6) 
);
defparam n369_s93.INIT=16'h4BFF;
  LUT2 address_sd_card_13_s3 (
    .F(address_sd_card_13_5),
    .I0(n1638_20),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_13_s3.INIT=4'hE;
  LUT2 address_sd_card_12_s3 (
    .F(address_sd_card_12_5),
    .I0(n1640_20),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_12_s3.INIT=4'hE;
  LUT2 address_sd_card_10_s3 (
    .F(address_sd_card_10_5),
    .I0(n1644_18),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_10_s3.INIT=4'hE;
  LUT2 address_sd_card_9_s3 (
    .F(address_sd_card_9_5),
    .I0(n1646_18),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_9_s3.INIT=4'hE;
  LUT2 address_sd_card_8_s3 (
    .F(address_sd_card_8_5),
    .I0(n1648_20),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_8_s3.INIT=4'hE;
  LUT2 address_sd_card_6_s3 (
    .F(address_sd_card_6_5),
    .I0(n1652_18),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_6_s3.INIT=4'hE;
  LUT2 address_sd_card_5_s3 (
    .F(address_sd_card_5_5),
    .I0(n1654_18),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_5_s3.INIT=4'hE;
  LUT2 address_sd_card_3_s3 (
    .F(address_sd_card_3_5),
    .I0(n1658_18),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_3_s3.INIT=4'hE;
  LUT2 address_sd_card_2_s3 (
    .F(address_sd_card_2_5),
    .I0(n1660_20),
    .I1(address_sd_card_13_10) 
);
defparam address_sd_card_2_s3.INIT=4'hE;
  LUT2 n2796_s1 (
    .F(n2796_4),
    .I0(TX_Done_A),
    .I1(state_A[13]) 
);
defparam n2796_s1.INIT=4'h8;
  LUT2 n600_s40 (
    .F(n600_44),
    .I0(attempts[10]),
    .I1(attempts[11]) 
);
defparam n600_s40.INIT=4'h8;
  LUT3 n600_s41 (
    .F(n600_45),
    .I0(n600_47),
    .I1(cmd_count[2]),
    .I2(n600_48) 
);
defparam n600_s41.INIT=8'h0E;
  LUT2 n603_s38 (
    .F(n603_42),
    .I0(attempts[7]),
    .I1(attempts[8]) 
);
defparam n603_s38.INIT=4'h8;
  LUT2 n606_s38 (
    .F(n606_42),
    .I0(attempts[4]),
    .I1(attempts[5]) 
);
defparam n606_s38.INIT=4'h8;
  LUT2 n609_s37 (
    .F(n609_41),
    .I0(attempts[1]),
    .I1(attempts[0]) 
);
defparam n609_s37.INIT=4'h8;
  LUT2 n1689_s3 (
    .F(n1689_6),
    .I0(cmd_count[4]),
    .I1(cmd_count[3]) 
);
defparam n1689_s3.INIT=4'h1;
  LUT2 n1518_s2 (
    .F(n1518_5),
    .I0(cmd_count[2]),
    .I1(cmd_count[1]) 
);
defparam n1518_s2.INIT=4'h8;
  LUT4 n1247_s31 (
    .F(n1247_36),
    .I0(state_A[14]),
    .I1(state_A[13]),
    .I2(n1691_3),
    .I3(n1247_40) 
);
defparam n1247_s31.INIT=16'h0100;
  LUT4 data_sd_card_7_s7 (
    .F(data_sd_card_7_9),
    .I0(state_A[13]),
    .I1(state_A[7]),
    .I2(TX_Done_R),
    .I3(state_A[9]) 
);
defparam data_sd_card_7_s7.INIT=16'h0FEE;
  LUT4 data_sd_card_7_s8 (
    .F(data_sd_card_7_10),
    .I0(TX_Done_A),
    .I1(state_A[13]),
    .I2(TX_Done_R),
    .I3(state_A[7]) 
);
defparam data_sd_card_7_s8.INIT=16'hB0BB;
  LUT4 byte_count_9_s5 (
    .F(byte_count_9_10),
    .I0(n1678_17),
    .I1(byte_count_9_13),
    .I2(TX_Done_R),
    .I3(byte_count[9]) 
);
defparam byte_count_9_s5.INIT=16'h0B00;
  LUT2 byte_count_9_s6 (
    .F(byte_count_9_11),
    .I0(active_master_0_14),
    .I1(state_A[12]) 
);
defparam byte_count_9_s6.INIT=4'h4;
  LUT4 byte_count_9_s7 (
    .F(byte_count_9_12),
    .I0(state_A[12]),
    .I1(state_A[6]),
    .I2(TX_Done_R),
    .I3(state_A[7]) 
);
defparam byte_count_9_s7.INIT=16'hF0EE;
  LUT4 n1590_s10 (
    .F(n1590_14),
    .I0(TX_Done_A),
    .I1(cmd_count[2]),
    .I2(n1590_18),
    .I3(state_A[12]) 
);
defparam n1590_s10.INIT=16'h1C00;
  LUT4 n1590_s12 (
    .F(n1590_16),
    .I0(n1694_14),
    .I1(n1590_20),
    .I2(cmd_count[2]),
    .I3(state_A[1]) 
);
defparam n1590_s12.INIT=16'h7800;
  LUT2 n1592_s10 (
    .F(n1592_14),
    .I0(cmd_count[1]),
    .I1(cmd_count[0]) 
);
defparam n1592_s10.INIT=4'h6;
  LUT4 n1592_s12 (
    .F(n1592_16),
    .I0(n1590_21),
    .I1(cmd_count[1]),
    .I2(state_A[4]),
    .I3(n1592_18) 
);
defparam n1592_s12.INIT=16'h0007;
  LUT2 n1594_s11 (
    .F(n1594_15),
    .I0(state_A[4]),
    .I1(n1594_16) 
);
defparam n1594_s11.INIT=4'h4;
  LUT2 n1638_s14 (
    .F(n1638_21),
    .I0(address_sd_card_Z[11]),
    .I1(n1642_19) 
);
defparam n1638_s14.INIT=4'h8;
  LUT4 n1642_s13 (
    .F(n1642_19),
    .I0(address_sd_card_Z[10]),
    .I1(address_sd_card_Z[9]),
    .I2(address_sd_card_Z[8]),
    .I3(n1644_19) 
);
defparam n1642_s13.INIT=16'h8000;
  LUT2 n1644_s13 (
    .F(n1644_19),
    .I0(address_sd_card_Z[7]),
    .I1(n1650_19) 
);
defparam n1644_s13.INIT=4'h8;
  LUT2 n1644_s14 (
    .F(n1644_20),
    .I0(address_sd_card_Z[9]),
    .I1(address_sd_card_Z[8]) 
);
defparam n1644_s14.INIT=4'h8;
  LUT4 n1650_s13 (
    .F(n1650_19),
    .I0(address_sd_card_Z[6]),
    .I1(address_sd_card_Z[5]),
    .I2(address_sd_card_Z[4]),
    .I3(n1652_19) 
);
defparam n1650_s13.INIT=16'h8000;
  LUT4 n1652_s13 (
    .F(n1652_19),
    .I0(address_sd_card_Z[3]),
    .I1(address_sd_card_Z[2]),
    .I2(address_sd_card_Z[1]),
    .I3(address_sd_card_Z[0]) 
);
defparam n1652_s13.INIT=16'h8000;
  LUT2 n1652_s14 (
    .F(n1652_20),
    .I0(address_sd_card_Z[5]),
    .I1(address_sd_card_Z[4]) 
);
defparam n1652_s14.INIT=4'h8;
  LUT2 n1658_s13 (
    .F(n1658_19),
    .I0(address_sd_card_Z[1]),
    .I1(address_sd_card_Z[0]) 
);
defparam n1658_s13.INIT=4'h8;
  LUT2 n1666_s13 (
    .F(n1666_17),
    .I0(byte_count[7]),
    .I1(n1670_19) 
);
defparam n1666_s13.INIT=4'h8;
  LUT2 n1666_s14 (
    .F(n1666_18),
    .I0(TX_Done_R),
    .I1(state_A[7]) 
);
defparam n1666_s14.INIT=4'h8;
  LUT2 n1672_s14 (
    .F(n1672_18),
    .I0(byte_count[4]),
    .I1(byte_count[5]) 
);
defparam n1672_s14.INIT=4'h8;
  LUT2 n1678_s13 (
    .F(n1678_17),
    .I0(byte_count[0]),
    .I1(byte_count[1]) 
);
defparam n1678_s13.INIT=4'h8;
  LUT4 n1694_s9 (
    .F(n1694_14),
    .I0(n1694_32),
    .I1(n1694_17),
    .I2(n1694_18),
    .I3(n1694_19) 
);
defparam n1694_s9.INIT=16'h8000;
  LUT4 n1694_s10 (
    .F(n1694_15),
    .I0(state_A[0]),
    .I1(state_A[1]),
    .I2(n1694_20),
    .I3(LED_0_d) 
);
defparam n1694_s10.INIT=16'h0E00;
  LUT2 n1192_s12 (
    .F(n1192_17),
    .I0(n1192_19),
    .I1(n1196_15) 
);
defparam n1192_s12.INIT=4'h8;
  LUT4 n1196_s11 (
    .F(n1196_15),
    .I0(counter[22]),
    .I1(n1200_15),
    .I2(n1208_15),
    .I3(n1196_18) 
);
defparam n1196_s11.INIT=16'h8000;
  LUT3 n1200_s11 (
    .F(n1200_15),
    .I0(counter[19]),
    .I1(counter[20]),
    .I2(counter[21]) 
);
defparam n1200_s11.INIT=8'h80;
  LUT2 n1202_s11 (
    .F(n1202_15),
    .I0(counter[19]),
    .I1(counter[20]) 
);
defparam n1202_s11.INIT=4'h8;
  LUT2 n1208_s11 (
    .F(n1208_15),
    .I0(n1208_24),
    .I1(n1222_17) 
);
defparam n1208_s11.INIT=4'h8;
  LUT2 n1210_s11 (
    .F(n1210_15),
    .I0(counter[15]),
    .I1(counter[16]) 
);
defparam n1210_s11.INIT=4'h8;
  LUT4 n1216_s11 (
    .F(n1216_15),
    .I0(counter[12]),
    .I1(counter[13]),
    .I2(n1218_15),
    .I3(counter[14]) 
);
defparam n1216_s11.INIT=16'h7F80;
  LUT2 n1218_s11 (
    .F(n1218_15),
    .I0(counter[11]),
    .I1(n1222_17) 
);
defparam n1218_s11.INIT=4'h8;
  LUT2 n1224_s11 (
    .F(n1224_15),
    .I0(counter[8]),
    .I1(counter[9]) 
);
defparam n1224_s11.INIT=4'h8;
  LUT4 n1224_s12 (
    .F(n1224_16),
    .I0(counter[5]),
    .I1(counter[6]),
    .I2(counter[7]),
    .I3(n1232_15) 
);
defparam n1224_s12.INIT=16'h8000;
  LUT3 n1230_s11 (
    .F(n1230_15),
    .I0(counter[5]),
    .I1(counter[6]),
    .I2(n1232_15) 
);
defparam n1230_s11.INIT=8'h80;
  LUT3 n1232_s11 (
    .F(n1232_15),
    .I0(counter[3]),
    .I1(counter[4]),
    .I2(n1236_15) 
);
defparam n1232_s11.INIT=8'h80;
  LUT3 n1236_s11 (
    .F(n1236_15),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]) 
);
defparam n1236_s11.INIT=8'h80;
  LUT3 n1570_s15 (
    .F(n1570_19),
    .I0(state_A[9]),
    .I1(state_A[7]),
    .I2(TX_Done_R) 
);
defparam n1570_s15.INIT=8'hCA;
  LUT4 n1247_s32 (
    .F(n1247_37),
    .I0(n1247_41),
    .I1(n1247_42),
    .I2(n1694_18),
    .I3(state_A[3]) 
);
defparam n1247_s32.INIT=16'h7F00;
  LUT4 n1247_s33 (
    .F(n1247_38),
    .I0(counter[5]),
    .I1(n1247_43),
    .I2(n1247_44),
    .I3(n1247_45) 
);
defparam n1247_s33.INIT=16'h4000;
  LUT4 n1250_s32 (
    .F(n1250_37),
    .I0(n600_48),
    .I1(cmd_count[0]),
    .I2(n1518_5),
    .I3(n1250_48) 
);
defparam n1250_s32.INIT=16'h000D;
  LUT2 n1250_s33 (
    .F(n1250_38),
    .I0(TX_Done_A),
    .I1(state_A[12]) 
);
defparam n1250_s33.INIT=4'h4;
  LUT4 n1250_s34 (
    .F(n1250_39),
    .I0(n1192_22),
    .I1(n1247_58),
    .I2(n1250_41),
    .I3(state_A[4]) 
);
defparam n1250_s34.INIT=16'h00F8;
  LUT3 n1259_s31 (
    .F(n1259_35),
    .I0(active_master_0_14),
    .I1(n1259_37),
    .I2(n1259_38) 
);
defparam n1259_s31.INIT=8'h01;
  LUT4 n1262_s32 (
    .F(n1262_37),
    .I0(state_A[6]),
    .I1(state_A[9]),
    .I2(TX_Done_R),
    .I3(n1259_43) 
);
defparam n1262_s32.INIT=16'h1000;
  LUT4 n1268_s33 (
    .F(n1268_38),
    .I0(wr_soundrom1_4),
    .I1(n1638_21),
    .I2(state_A[5]),
    .I3(n1268_39) 
);
defparam n1268_s33.INIT=16'h8F00;
  LUT3 n1277_s31 (
    .F(n1277_35),
    .I0(TX_Done_R),
    .I1(n1277_36),
    .I2(state_A[6]) 
);
defparam n1277_s31.INIT=8'h10;
  LUT3 n1283_s30 (
    .F(n1283_34),
    .I0(cmd_count[0]),
    .I1(n1283_36),
    .I2(n600_48) 
);
defparam n1283_s30.INIT=8'h10;
  LUT2 n1283_s31 (
    .F(n1283_35),
    .I0(cmd_count[1]),
    .I1(n1289_41) 
);
defparam n1283_s31.INIT=4'h4;
  LUT2 n1292_s30 (
    .F(n1292_34),
    .I0(n1247_38),
    .I1(state_A[15]) 
);
defparam n1292_s30.INIT=4'h4;
  LUT2 n1292_s31 (
    .F(n1292_35),
    .I0(state_A[1]),
    .I1(n1292_38) 
);
defparam n1292_s31.INIT=4'h1;
  LUT4 n1292_s33 (
    .F(n1292_37),
    .I0(state_A[1]),
    .I1(n1689_6),
    .I2(n395_52),
    .I3(state_A[0]) 
);
defparam n1292_s33.INIT=16'h007F;
  LUT4 n1586_s12 (
    .F(n1586_18),
    .I0(cmd_count[3]),
    .I1(n1689_8),
    .I2(cmd_count[4]),
    .I3(state_A[12]) 
);
defparam n1586_s12.INIT=16'h7800;
  LUT3 n1586_s13 (
    .F(n1586_19),
    .I0(cmd_count[3]),
    .I1(n1694_14),
    .I2(n395_52) 
);
defparam n1586_s13.INIT=8'h40;
  LUT4 n1588_s11 (
    .F(n1588_16),
    .I0(n1694_14),
    .I1(n395_52),
    .I2(cmd_count[3]),
    .I3(state_A[1]) 
);
defparam n1588_s11.INIT=16'h7800;
  LUT4 n1687_s12 (
    .F(n1687_18),
    .I0(n1689_8),
    .I1(n1689_6),
    .I2(state_A[12]),
    .I3(state_A[6]) 
);
defparam n1687_s12.INIT=16'h008F;
  LUT4 attempts_12_s6 (
    .F(attempts_12_10),
    .I0(n600_47),
    .I1(attempts_12_11),
    .I2(cmd_count[2]),
    .I3(cmd_count[0]) 
);
defparam attempts_12_s6.INIT=16'h0EF0;
  LUT2 n409_s9 (
    .F(n409_14),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]) 
);
defparam n409_s9.INIT=4'h4;
  LUT3 n403_s41 (
    .F(n403_50),
    .I0(cmd_count[0]),
    .I1(cmd_count[2]),
    .I2(cmd_count[3]) 
);
defparam n403_s41.INIT=8'h0E;
  LUT3 n402_s39 (
    .F(n402_47),
    .I0(game_sel_d[1]),
    .I1(cmd_count[2]),
    .I2(option_d[3]) 
);
defparam n402_s39.INIT=8'h40;
  LUT3 n402_s40 (
    .F(n402_48),
    .I0(cmd_count[0]),
    .I1(cmd_count[1]),
    .I2(cmd_count[2]) 
);
defparam n402_s40.INIT=8'h41;
  LUT4 n400_s39 (
    .F(n400_47),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[2]),
    .I2(game_sel_d[3]),
    .I3(option_d[3]) 
);
defparam n400_s39.INIT=16'h1E00;
  LUT4 n399_s40 (
    .F(n399_49),
    .I0(game_sel_d[3]),
    .I1(game_sel_d[1]),
    .I2(game_sel_d[2]),
    .I3(game_sel_d[4]) 
);
defparam n399_s40.INIT=16'hFE01;
  LUT4 n398_s40 (
    .F(n398_49),
    .I0(game_sel_d[3]),
    .I1(game_sel_d[1]),
    .I2(game_sel_d[2]),
    .I3(game_sel_d[4]) 
);
defparam n398_s40.INIT=16'hFE00;
  LUT3 n397_s39 (
    .F(n397_47),
    .I0(game_sel_d[5]),
    .I1(n398_49),
    .I2(option_d[3]) 
);
defparam n397_s39.INIT=8'h10;
  LUT3 n395_s42 (
    .F(n395_52),
    .I0(cmd_count[2]),
    .I1(cmd_count[1]),
    .I2(cmd_count[0]) 
);
defparam n395_s42.INIT=8'h01;
  LUT2 TX_Start_R_s4 (
    .F(TX_Start_R_9),
    .I0(state_A[7]),
    .I1(state_A[10]) 
);
defparam TX_Start_R_s4.INIT=4'h1;
  LUT3 n600_s43 (
    .F(n600_47),
    .I0(R1_response[1]),
    .I1(R1_response[0]),
    .I2(n600_49) 
);
defparam n600_s43.INIT=8'h40;
  LUT4 n600_s44 (
    .F(n600_48),
    .I0(R1_response[1]),
    .I1(R1_response[0]),
    .I2(n600_49),
    .I3(n600_50) 
);
defparam n600_s44.INIT=16'hEF00;
  LUT4 n1247_s35 (
    .F(n1247_40),
    .I0(state_A[6]),
    .I1(state_A[9]),
    .I2(TX_Start_R_9),
    .I3(n1192_22) 
);
defparam n1247_s35.INIT=16'h1000;
  LUT4 byte_count_9_s8 (
    .F(byte_count_9_13),
    .I0(byte_count[6]),
    .I1(byte_count[7]),
    .I2(byte_count[8]),
    .I3(byte_count_9_14) 
);
defparam byte_count_9_s8.INIT=16'h0100;
  LUT2 n1590_s14 (
    .F(n1590_18),
    .I0(cmd_count[1]),
    .I1(cmd_count[0]) 
);
defparam n1590_s14.INIT=4'h8;
  LUT2 n1590_s16 (
    .F(n1590_20),
    .I0(cmd_count[1]),
    .I1(cmd_count[0]) 
);
defparam n1590_s16.INIT=4'h1;
  LUT2 n1590_s17 (
    .F(n1590_21),
    .I0(TX_Done_A),
    .I1(state_A[12]) 
);
defparam n1590_s17.INIT=4'h8;
  LUT4 n1592_s13 (
    .F(n1592_17),
    .I0(n600_47),
    .I1(attempts_12_11),
    .I2(cmd_count[2]),
    .I3(cmd_count[1]) 
);
defparam n1592_s13.INIT=16'h0FFB;
  LUT4 n1592_s14 (
    .F(n1592_18),
    .I0(cmd_count[0]),
    .I1(n1694_14),
    .I2(cmd_count[1]),
    .I3(state_A[1]) 
);
defparam n1592_s14.INIT=16'hB400;
  LUT4 n1594_s12 (
    .F(n1594_16),
    .I0(n1590_21),
    .I1(n1694_14),
    .I2(state_A[1]),
    .I3(cmd_count[0]) 
);
defparam n1594_s12.INIT=16'h453F;
  LUT4 n1694_s12 (
    .F(n1694_17),
    .I0(counter[25]),
    .I1(counter[22]),
    .I2(n1694_21),
    .I3(n1694_22) 
);
defparam n1694_s12.INIT=16'h4000;
  LUT3 n1694_s13 (
    .F(n1694_18),
    .I0(n1694_23),
    .I1(n1694_24),
    .I2(n1694_25) 
);
defparam n1694_s13.INIT=8'h80;
  LUT4 n1694_s14 (
    .F(n1694_19),
    .I0(counter[21]),
    .I1(counter[23]),
    .I2(counter[24]),
    .I3(counter[26]) 
);
defparam n1694_s14.INIT=16'h8000;
  LUT4 n1694_s15 (
    .F(n1694_20),
    .I0(n1694_32),
    .I1(n1694_26),
    .I2(n1694_27),
    .I3(n1694_28) 
);
defparam n1694_s15.INIT=16'h8000;
  LUT4 n1192_s14 (
    .F(n1192_19),
    .I0(counter[22]),
    .I1(counter[23]),
    .I2(counter[24]),
    .I3(n1200_15) 
);
defparam n1192_s14.INIT=16'h8000;
  LUT2 n1192_s15 (
    .F(n1192_20),
    .I0(n1694_14),
    .I1(state_A[1]) 
);
defparam n1192_s15.INIT=4'h4;
  LUT2 n1192_s17 (
    .F(n1192_22),
    .I0(state_A[3]),
    .I1(state_A[15]) 
);
defparam n1192_s17.INIT=4'h1;
  LUT2 n1247_s36 (
    .F(n1247_41),
    .I0(n1247_48),
    .I1(n1247_49) 
);
defparam n1247_s36.INIT=4'h8;
  LUT3 n1247_s37 (
    .F(n1247_42),
    .I0(counter[0]),
    .I1(n1247_50),
    .I2(n1247_51) 
);
defparam n1247_s37.INIT=8'h40;
  LUT2 n1247_s38 (
    .F(n1247_43),
    .I0(counter[0]),
    .I1(n1247_50) 
);
defparam n1247_s38.INIT=4'h4;
  LUT2 n1247_s39 (
    .F(n1247_44),
    .I0(n1247_52),
    .I1(n1247_53) 
);
defparam n1247_s39.INIT=4'h8;
  LUT4 n1247_s40 (
    .F(n1247_45),
    .I0(n1224_15),
    .I1(n1247_51),
    .I2(n1247_54),
    .I3(n1247_55) 
);
defparam n1247_s40.INIT=16'h8000;
  LUT2 n1247_s41 (
    .F(n1247_46),
    .I0(n1247_60),
    .I1(n1292_38) 
);
defparam n1247_s41.INIT=4'h1;
  LUT4 n1250_s36 (
    .F(n1250_41),
    .I0(n1247_38),
    .I1(state_A[15]),
    .I2(state_A[14]),
    .I3(n1250_43) 
);
defparam n1250_s36.INIT=16'h0007;
  LUT4 n1259_s33 (
    .F(n1259_37),
    .I0(state_A[11]),
    .I1(TX_Done_R),
    .I2(byte_count_9_10),
    .I3(state_A[6]) 
);
defparam n1259_s33.INIT=16'hF800;
  LUT4 n1259_s34 (
    .F(n1259_38),
    .I0(state_A[11]),
    .I1(TX_Done_R),
    .I2(n1259_39),
    .I3(state_A[9]) 
);
defparam n1259_s34.INIT=16'h0B00;
  LUT4 n1268_s34 (
    .F(n1268_39),
    .I0(n1259_39),
    .I1(n1268_40),
    .I2(state_A[9]),
    .I3(n1268_41) 
);
defparam n1268_s34.INIT=16'h001F;
  LUT4 n1277_s32 (
    .F(n1277_36),
    .I0(byte_count[1]),
    .I1(byte_count[0]),
    .I2(byte_count_9_13),
    .I3(byte_count[9]) 
);
defparam n1277_s32.INIT=16'hEF00;
  LUT4 n1283_s32 (
    .F(n1283_36),
    .I0(n1283_37),
    .I1(n600_55),
    .I2(n1283_38),
    .I3(attempts[12]) 
);
defparam n1283_s32.INIT=16'h4F00;
  LUT4 n1292_s34 (
    .F(n1292_38),
    .I0(state_A[6]),
    .I1(state_A[9]),
    .I2(TX_Start_R_9),
    .I3(TX_Done_R) 
);
defparam n1292_s34.INIT=16'hEE0F;
  LUT4 attempts_12_s7 (
    .F(attempts_12_11),
    .I0(attempts[8]),
    .I1(attempts[9]),
    .I2(n1283_37),
    .I3(attempts_12_12) 
);
defparam attempts_12_s7.INIT=16'h1000;
  LUT3 n600_s45 (
    .F(n600_49),
    .I0(R1_response[2]),
    .I1(R1_response[3]),
    .I2(n600_51) 
);
defparam n600_s45.INIT=8'h10;
  LUT3 n600_s46 (
    .F(n600_50),
    .I0(n600_52),
    .I1(n600_53),
    .I2(cmd_count[2]) 
);
defparam n600_s46.INIT=8'h70;
  LUT4 byte_count_9_s9 (
    .F(byte_count_9_14),
    .I0(byte_count[2]),
    .I1(byte_count[3]),
    .I2(byte_count[4]),
    .I3(byte_count[5]) 
);
defparam byte_count_9_s9.INIT=16'h0001;
  LUT2 n1694_s16 (
    .F(n1694_21),
    .I0(counter[13]),
    .I1(counter[14]) 
);
defparam n1694_s16.INIT=4'h8;
  LUT2 n1694_s17 (
    .F(n1694_22),
    .I0(counter[17]),
    .I1(counter[20]) 
);
defparam n1694_s17.INIT=4'h4;
  LUT3 n1694_s18 (
    .F(n1694_23),
    .I0(counter[15]),
    .I1(counter[16]),
    .I2(counter[18]) 
);
defparam n1694_s18.INIT=8'h80;
  LUT4 n1694_s19 (
    .F(n1694_24),
    .I0(counter[7]),
    .I1(counter[10]),
    .I2(counter[11]),
    .I3(counter[8]) 
);
defparam n1694_s19.INIT=16'h0100;
  LUT3 n1694_s20 (
    .F(n1694_25),
    .I0(counter[9]),
    .I1(counter[12]),
    .I2(counter[19]) 
);
defparam n1694_s20.INIT=8'h01;
  LUT4 n1694_s21 (
    .F(n1694_26),
    .I0(counter[16]),
    .I1(counter[18]),
    .I2(counter[17]),
    .I3(counter[15]) 
);
defparam n1694_s21.INIT=16'h1000;
  LUT4 n1694_s22 (
    .F(n1694_27),
    .I0(counter[8]),
    .I1(counter[9]),
    .I2(counter[7]),
    .I3(counter[12]) 
);
defparam n1694_s22.INIT=16'h1000;
  LUT4 n1694_s23 (
    .F(n1694_28),
    .I0(counter[22]),
    .I1(counter[23]),
    .I2(n1694_34),
    .I3(n1694_30) 
);
defparam n1694_s23.INIT=16'h8000;
  LUT4 n1247_s43 (
    .F(n1247_48),
    .I0(counter[20]),
    .I1(counter[22]),
    .I2(counter[25]),
    .I3(counter[17]) 
);
defparam n1247_s43.INIT=16'h0100;
  LUT4 n1247_s44 (
    .F(n1247_49),
    .I0(counter[6]),
    .I1(counter[14]),
    .I2(counter[13]),
    .I3(counter[5]) 
);
defparam n1247_s44.INIT=16'h1000;
  LUT4 n1247_s45 (
    .F(n1247_50),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(counter[3]),
    .I3(counter[4]) 
);
defparam n1247_s45.INIT=16'h0001;
  LUT4 n1247_s46 (
    .F(n1247_51),
    .I0(counter[21]),
    .I1(counter[23]),
    .I2(counter[24]),
    .I3(counter[26]) 
);
defparam n1247_s46.INIT=16'h0001;
  LUT4 n1247_s47 (
    .F(n1247_52),
    .I0(counter[10]),
    .I1(counter[12]),
    .I2(counter[13]),
    .I3(counter[11]) 
);
defparam n1247_s47.INIT=16'h0100;
  LUT4 n1247_s48 (
    .F(n1247_53),
    .I0(counter[15]),
    .I1(counter[16]),
    .I2(counter[17]),
    .I3(counter[14]) 
);
defparam n1247_s48.INIT=16'h0100;
  LUT4 n1247_s49 (
    .F(n1247_54),
    .I0(counter[7]),
    .I1(counter[25]),
    .I2(counter[22]),
    .I3(counter[6]) 
);
defparam n1247_s49.INIT=16'h1000;
  LUT3 n1247_s50 (
    .F(n1247_55),
    .I0(counter[20]),
    .I1(counter[19]),
    .I2(counter[18]) 
);
defparam n1247_s50.INIT=8'h40;
  LUT4 n1250_s37 (
    .F(n1250_42),
    .I0(attempts_12_11),
    .I1(n1250_44),
    .I2(cmd_count[0]),
    .I3(n600_47) 
);
defparam n1250_s37.INIT=16'hFCA0;
  LUT4 n1250_s38 (
    .F(n1250_43),
    .I0(n1247_41),
    .I1(n1247_42),
    .I2(n1694_18),
    .I3(state_A[3]) 
);
defparam n1250_s38.INIT=16'h8000;
  LUT3 n1259_s35 (
    .F(n1259_39),
    .I0(TX_Done_R),
    .I1(n1259_40),
    .I2(n1259_41) 
);
defparam n1259_s35.INIT=8'h40;
  LUT2 n1268_s35 (
    .F(n1268_40),
    .I0(TX_Done_R),
    .I1(state_A[8]) 
);
defparam n1268_s35.INIT=4'h8;
  LUT4 n1268_s36 (
    .F(n1268_41),
    .I0(byte_count_9_13),
    .I1(n1268_42),
    .I2(n1268_40),
    .I3(state_A[6]) 
);
defparam n1268_s36.INIT=16'hF800;
  LUT4 n1283_s33 (
    .F(n1283_37),
    .I0(attempts[3]),
    .I1(attempts[4]),
    .I2(attempts[5]),
    .I3(attempts[6]) 
);
defparam n1283_s33.INIT=16'h0001;
  LUT2 n1283_s34 (
    .F(n1283_38),
    .I0(attempts[10]),
    .I1(attempts[11]) 
);
defparam n1283_s34.INIT=4'h1;
  LUT4 attempts_12_s8 (
    .F(attempts_12_12),
    .I0(attempts[7]),
    .I1(attempts[10]),
    .I2(attempts[11]),
    .I3(attempts[12]) 
);
defparam attempts_12_s8.INIT=16'h0001;
  LUT4 n600_s47 (
    .F(n600_51),
    .I0(R1_response[4]),
    .I1(R1_response[5]),
    .I2(R1_response[6]),
    .I3(R1_response[7]) 
);
defparam n600_s47.INIT=16'h0001;
  LUT4 n600_s48 (
    .F(n600_52),
    .I0(R1_response_2[0]),
    .I1(R1_response_2[1]),
    .I2(R1_response_2[2]),
    .I3(R1_response_2[3]) 
);
defparam n600_s48.INIT=16'h0001;
  LUT4 n600_s49 (
    .F(n600_53),
    .I0(R1_response_2[4]),
    .I1(R1_response_2[5]),
    .I2(R1_response_2[6]),
    .I3(R1_response_2[7]) 
);
defparam n600_s49.INIT=16'h0001;
  LUT4 n1694_s25 (
    .F(n1694_30),
    .I0(counter[24]),
    .I1(counter[26]),
    .I2(counter[25]),
    .I3(n1200_15) 
);
defparam n1694_s25.INIT=16'h1000;
  LUT2 n1250_s39 (
    .F(n1250_44),
    .I0(n1250_45),
    .I1(n1250_46) 
);
defparam n1250_s39.INIT=4'h8;
  LUT4 n1259_s36 (
    .F(n1259_40),
    .I0(RX_Data_R[1]),
    .I1(RX_Data_R[2]),
    .I2(RX_Data_R[3]),
    .I3(RX_Data_R[4]) 
);
defparam n1259_s36.INIT=16'h8000;
  LUT4 n1259_s37 (
    .F(n1259_41),
    .I0(RX_Data_R[0]),
    .I1(RX_Data_R[5]),
    .I2(RX_Data_R[6]),
    .I3(RX_Data_R[7]) 
);
defparam n1259_s37.INIT=16'h4000;
  LUT4 n1268_s37 (
    .F(n1268_42),
    .I0(TX_Done_R),
    .I1(byte_count[0]),
    .I2(byte_count[1]),
    .I3(byte_count[9]) 
);
defparam n1268_s37.INIT=16'h1400;
  LUT4 n1250_s40 (
    .F(n1250_45),
    .I0(Echo_response[4]),
    .I1(Echo_response[6]),
    .I2(Echo_response[5]),
    .I3(Echo_response[7]) 
);
defparam n1250_s40.INIT=16'h1000;
  LUT4 n1250_s41 (
    .F(n1250_46),
    .I0(Echo_response[0]),
    .I1(Echo_response[2]),
    .I2(Echo_response[1]),
    .I3(Echo_response[3]) 
);
defparam n1250_s41.INIT=16'h1000;
  LUT4 n1289_s32 (
    .F(n1289_37),
    .I0(n600_48),
    .I1(n1283_36),
    .I2(n1590_20),
    .I3(n1250_48) 
);
defparam n1289_s32.INIT=16'h007F;
  LUT4 attempts_12_s9 (
    .F(attempts_12_14),
    .I0(n600_48),
    .I1(n1283_36),
    .I2(attempts_12_10),
    .I3(n1283_35) 
);
defparam attempts_12_s9.INIT=16'h7000;
  LUT4 n1194_s13 (
    .F(n1194_18),
    .I0(n1194_20),
    .I1(counter[25]),
    .I2(n1192_19),
    .I3(n1196_15) 
);
defparam n1194_s13.INIT=16'h1444;
  LUT4 n1208_s15 (
    .F(n1208_20),
    .I0(n1192_20),
    .I1(n1694_20),
    .I2(state_A[0]),
    .I3(n1194_22) 
);
defparam n1208_s15.INIT=16'h4500;
  LUT4 n1192_s18 (
    .F(n1192_24),
    .I0(n1192_20),
    .I1(n1694_20),
    .I2(state_A[0]),
    .I3(n1192_22) 
);
defparam n1192_s18.INIT=16'h4500;
  LUT3 n1208_s16 (
    .F(n1208_22),
    .I0(counter[17]),
    .I1(counter[15]),
    .I2(counter[16]) 
);
defparam n1208_s16.INIT=8'h80;
  LUT4 n1694_s26 (
    .F(n1694_32),
    .I0(counter[5]),
    .I1(counter[6]),
    .I2(counter[0]),
    .I3(n1247_50) 
);
defparam n1694_s26.INIT=16'h0100;
  LUT4 n1292_s35 (
    .F(n1292_40),
    .I0(n1247_37),
    .I1(state_A[13]),
    .I2(state_A[12]),
    .I3(TX_Done_A) 
);
defparam n1292_s35.INIT=16'h0511;
  LUT4 n1247_s52 (
    .F(n1247_58),
    .I0(n1247_46),
    .I1(state_A[13]),
    .I2(state_A[12]),
    .I3(TX_Done_A) 
);
defparam n1247_s52.INIT=16'h0A22;
  LUT4 n1590_s18 (
    .F(n1590_23),
    .I0(cmd_count[0]),
    .I1(n1283_36),
    .I2(n600_48),
    .I3(n1592_17) 
);
defparam n1590_s18.INIT=16'hEF00;
  LUT4 n1660_s13 (
    .F(n1660_20),
    .I0(address_sd_card_Z[2]),
    .I1(address_sd_card_Z[1]),
    .I2(address_sd_card_Z[0]),
    .I3(state_A[5]) 
);
defparam n1660_s13.INIT=16'h6A00;
  LUT4 n1670_s14 (
    .F(n1670_19),
    .I0(byte_count[6]),
    .I1(n1672_20),
    .I2(byte_count[4]),
    .I3(byte_count[5]) 
);
defparam n1670_s14.INIT=16'h8000;
  LUT4 n1196_s13 (
    .F(n1196_18),
    .I0(counter[17]),
    .I1(counter[15]),
    .I2(counter[16]),
    .I3(counter[18]) 
);
defparam n1196_s13.INIT=16'h8000;
  LUT3 n600_s50 (
    .F(n600_55),
    .I0(attempts[9]),
    .I1(attempts[7]),
    .I2(attempts[8]) 
);
defparam n600_s50.INIT=8'h80;
  LUT4 n603_s39 (
    .F(n603_44),
    .I0(attempts[6]),
    .I1(n606_44),
    .I2(attempts[4]),
    .I3(attempts[5]) 
);
defparam n603_s39.INIT=16'h8000;
  LUT4 n1194_s14 (
    .F(n1194_20),
    .I0(state_A[0]),
    .I1(n1694_14),
    .I2(state_A[1]),
    .I3(n1194_22) 
);
defparam n1194_s14.INIT=16'h4500;
  LUT4 n1222_s12 (
    .F(n1222_17),
    .I0(counter[10]),
    .I1(counter[8]),
    .I2(counter[9]),
    .I3(n1224_16) 
);
defparam n1222_s12.INIT=16'h8000;
  LUT4 n1590_s19 (
    .F(n1590_25),
    .I0(TX_Done_A),
    .I1(state_A[12]),
    .I2(cmd_count[2]),
    .I3(state_A[4]) 
);
defparam n1590_s19.INIT=16'h007F;
  LUT4 TX_Start_R_s5 (
    .F(TX_Start_R_11),
    .I0(TX_Start_R_9),
    .I1(TX_Done_R),
    .I2(state_A[11]),
    .I3(state_A[8]) 
);
defparam TX_Start_R_s5.INIT=16'hFFF4;
  LUT4 n1694_s27 (
    .F(n1694_34),
    .I0(counter[10]),
    .I1(counter[11]),
    .I2(counter[13]),
    .I3(counter[14]) 
);
defparam n1694_s27.INIT=16'h1000;
  LUT4 n1208_s17 (
    .F(n1208_24),
    .I0(counter[11]),
    .I1(counter[12]),
    .I2(counter[13]),
    .I3(counter[14]) 
);
defparam n1208_s17.INIT=16'h8000;
  LUT3 n403_s42 (
    .F(n403_52),
    .I0(option_d[3]),
    .I1(cmd_count[0]),
    .I2(cmd_count[1]) 
);
defparam n403_s42.INIT=8'h20;
  LUT4 n409_s10 (
    .F(n409_16),
    .I0(cmd_count[2]),
    .I1(n1689_6),
    .I2(cmd_count[0]),
    .I3(cmd_count[1]) 
);
defparam n409_s10.INIT=16'hFBFF;
  LUT4 n606_s39 (
    .F(n606_44),
    .I0(attempts[2]),
    .I1(attempts[3]),
    .I2(attempts[1]),
    .I3(attempts[0]) 
);
defparam n606_s39.INIT=16'h8000;
  LUT4 n610_s37 (
    .F(n610_42),
    .I0(n600_45),
    .I1(attempts[2]),
    .I2(attempts[1]),
    .I3(attempts[0]) 
);
defparam n610_s37.INIT=16'h1444;
  LUT4 n1594_s13 (
    .F(n1594_18),
    .I0(n1689_6),
    .I1(n1518_5),
    .I2(TX_Done_A),
    .I3(state_A[12]) 
);
defparam n1594_s13.INIT=16'h0700;
  LUT4 n1592_s15 (
    .F(n1592_20),
    .I0(n1689_6),
    .I1(TX_Done_A),
    .I2(state_A[12]),
    .I3(n1592_17) 
);
defparam n1592_s15.INIT=16'h3010;
  LUT4 n1259_s38 (
    .F(n1259_43),
    .I0(n1247_38),
    .I1(state_A[15]),
    .I2(n1247_60),
    .I3(n1292_40) 
);
defparam n1259_s38.INIT=16'h0B00;
  LUT3 n1194_s15 (
    .F(n1194_22),
    .I0(n1247_37),
    .I1(n1247_38),
    .I2(state_A[15]) 
);
defparam n1194_s15.INIT=8'h45;
  LUT4 n1253_s33 (
    .F(n1253_39),
    .I0(n1247_37),
    .I1(n1247_38),
    .I2(state_A[15]),
    .I3(n1247_58) 
);
defparam n1253_s33.INIT=16'h4500;
  LUT4 n1250_s42 (
    .F(n1250_48),
    .I0(cmd_count[2]),
    .I1(cmd_count[1]),
    .I2(cmd_count[0]),
    .I3(n1250_42) 
);
defparam n1250_s42.INIT=16'h0014;
  LUT4 n370_s94 (
    .F(n370_129),
    .I0(cmd_count[2]),
    .I1(cmd_count[1]),
    .I2(cmd_count[0]),
    .I3(n1689_6) 
);
defparam n370_s94.INIT=16'h69FF;
  LUT4 n407_s94 (
    .F(n407_131),
    .I0(cmd_count[2]),
    .I1(cmd_count[1]),
    .I2(cmd_count[0]),
    .I3(n1689_6) 
);
defparam n407_s94.INIT=16'hEBFF;
  LUT4 n1687_s13 (
    .F(n1687_20),
    .I0(state_A[8]),
    .I1(state_A[6]),
    .I2(state_A[5]),
    .I3(state_A[12]) 
);
defparam n1687_s13.INIT=16'hFFFE;
  LUT4 n1640_s13 (
    .F(n1640_20),
    .I0(address_sd_card_Z[12]),
    .I1(address_sd_card_Z[11]),
    .I2(n1642_19),
    .I3(state_A[5]) 
);
defparam n1640_s13.INIT=16'h6A00;
  LUT4 n1648_s13 (
    .F(n1648_20),
    .I0(address_sd_card_Z[8]),
    .I1(address_sd_card_Z[7]),
    .I2(n1650_19),
    .I3(state_A[5]) 
);
defparam n1648_s13.INIT=16'h6A00;
  LUT4 n1672_s15 (
    .F(n1672_20),
    .I0(byte_count[2]),
    .I1(byte_count[3]),
    .I2(byte_count[0]),
    .I3(byte_count[1]) 
);
defparam n1672_s15.INIT=16'h8000;
  LUT4 n1680_s13 (
    .F(n1680_18),
    .I0(byte_count[2]),
    .I1(byte_count[0]),
    .I2(byte_count[1]),
    .I3(n1666_18) 
);
defparam n1680_s13.INIT=16'h6A00;
  LUT3 n1280_s33 (
    .F(n1280_38),
    .I0(state_A[5]),
    .I1(address_sd_card_Z[12]),
    .I2(address_sd_card_Z[13]) 
);
defparam n1280_s33.INIT=8'h02;
  LUT4 n1265_s32 (
    .F(n1265_37),
    .I0(TX_Done_R),
    .I1(state_A[7]),
    .I2(state_A[10]),
    .I3(n1259_43) 
);
defparam n1265_s32.INIT=16'h0100;
  LUT4 n1259_s39 (
    .F(n1259_45),
    .I0(state_A[7]),
    .I1(state_A[10]),
    .I2(TX_Done_R),
    .I3(n1259_43) 
);
defparam n1259_s39.INIT=16'hF100;
  LUT4 n395_s43 (
    .F(n395_54),
    .I0(cmd_count[3]),
    .I1(cmd_count[2]),
    .I2(cmd_count[1]),
    .I3(cmd_count[0]) 
);
defparam n395_s43.INIT=16'hAAAB;
  LUT3 n1200_s13 (
    .F(n1200_18),
    .I0(n1208_24),
    .I1(n1222_17),
    .I2(n1196_18) 
);
defparam n1200_s13.INIT=8'h80;
  LUT4 n1214_s11 (
    .F(n1214_16),
    .I0(n1194_20),
    .I1(counter[15]),
    .I2(n1208_24),
    .I3(n1222_17) 
);
defparam n1214_s11.INIT=16'h1444;
  LUT4 active_master_0_s7 (
    .F(active_master_0_14),
    .I0(cmd_count[0]),
    .I1(cmd_count[2]),
    .I2(cmd_count[1]),
    .I3(n1289_41) 
);
defparam active_master_0_s7.INIT=16'h4000;
  LUT4 n1689_s4 (
    .F(n1689_8),
    .I0(TX_Done_A),
    .I1(cmd_count[0]),
    .I2(cmd_count[2]),
    .I3(cmd_count[1]) 
);
defparam n1689_s4.INIT=16'h4000;
  LUT4 n1518_s3 (
    .F(n1518_7),
    .I0(state_A[14]),
    .I1(cmd_count[2]),
    .I2(cmd_count[1]),
    .I3(n1689_6) 
);
defparam n1518_s3.INIT=16'h8000;
  LUT3 TX_Start_A_s5 (
    .F(TX_Start_A_11),
    .I0(state_A[14]),
    .I1(TX_Done_A),
    .I2(state_A[13]) 
);
defparam TX_Start_A_s5.INIT=8'hEA;
  LUT3 n2796_s2 (
    .F(n2796_6),
    .I0(reset_sw_d),
    .I1(TX_Done_A),
    .I2(state_A[13]) 
);
defparam n2796_s2.INIT=8'h80;
  LUT4 n1274_s31 (
    .F(n1274_36),
    .I0(TX_Done_R),
    .I1(state_A[7]),
    .I2(state_A[6]),
    .I3(n1265_37) 
);
defparam n1274_s31.INIT=16'h00F8;
  LUT3 n1684_s13 (
    .F(n1684_18),
    .I0(byte_count[0]),
    .I1(TX_Done_R),
    .I2(state_A[7]) 
);
defparam n1684_s13.INIT=8'h40;
  LUT4 n1682_s13 (
    .F(n1682_18),
    .I0(byte_count[0]),
    .I1(byte_count[1]),
    .I2(TX_Done_R),
    .I3(state_A[7]) 
);
defparam n1682_s13.INIT=16'h6000;
  LUT4 n1676_s13 (
    .F(n1676_18),
    .I0(byte_count[4]),
    .I1(n1672_20),
    .I2(TX_Done_R),
    .I3(state_A[7]) 
);
defparam n1676_s13.INIT=16'h6000;
  LUT4 n1670_s15 (
    .F(n1670_21),
    .I0(byte_count[7]),
    .I1(n1670_19),
    .I2(TX_Done_R),
    .I3(state_A[7]) 
);
defparam n1670_s15.INIT=16'h6000;
  LUT4 n1668_s13 (
    .F(n1668_18),
    .I0(byte_count[8]),
    .I1(n1666_17),
    .I2(TX_Done_R),
    .I3(state_A[7]) 
);
defparam n1668_s13.INIT=16'h6000;
  LUT4 n612_s37 (
    .F(n612_42),
    .I0(attempts[0]),
    .I1(n600_47),
    .I2(cmd_count[2]),
    .I3(n600_48) 
);
defparam n612_s37.INIT=16'h5501;
  LUT4 n1289_s34 (
    .F(n1289_41),
    .I0(cmd_count[4]),
    .I1(cmd_count[3]),
    .I2(TX_Done_A),
    .I3(state_A[12]) 
);
defparam n1289_s34.INIT=16'h0100;
  LUT4 n1247_s53 (
    .F(n1247_60),
    .I0(n395_52),
    .I1(cmd_count[4]),
    .I2(cmd_count[3]),
    .I3(state_A[1]) 
);
defparam n1247_s53.INIT=16'hFD00;
  LUT3 n1590_s20 (
    .F(n1590_27),
    .I0(n1590_23),
    .I1(cmd_count[4]),
    .I2(cmd_count[3]) 
);
defparam n1590_s20.INIT=8'h01;
  LUT4 n1689_s5 (
    .F(n1689_10),
    .I0(state_A[12]),
    .I1(n1689_8),
    .I2(cmd_count[4]),
    .I3(cmd_count[3]) 
);
defparam n1689_s5.INIT=16'h0008;
  LUT3 n395_s44 (
    .F(n395_56),
    .I0(cmd_count[4]),
    .I1(state_A[14]),
    .I2(reset_sw_d) 
);
defparam n395_s44.INIT=8'h80;
  LUT4 n1185_s2 (
    .F(n1185_6),
    .I0(active_master_0_14),
    .I1(active_master[0]),
    .I2(state_A[4]),
    .I3(state_A[15]) 
);
defparam n1185_s2.INIT=16'hFFF4;
  LUT4 n1642_s15 (
    .F(n1642_22),
    .I0(address_sd_card_13_10),
    .I1(n1642_19),
    .I2(state_A[5]),
    .I3(address_sd_card_Z[11]) 
);
defparam n1642_s15.INIT=16'h75C0;
  LUT4 n1650_s15 (
    .F(n1650_22),
    .I0(address_sd_card_13_10),
    .I1(n1650_19),
    .I2(state_A[5]),
    .I3(address_sd_card_Z[7]) 
);
defparam n1650_s15.INIT=16'h75C0;
  LUT4 n1656_s14 (
    .F(n1656_21),
    .I0(address_sd_card_13_10),
    .I1(n1652_19),
    .I2(state_A[5]),
    .I3(address_sd_card_Z[4]) 
);
defparam n1656_s14.INIT=16'h75C0;
  LUT4 n1662_s14 (
    .F(n1662_21),
    .I0(address_sd_card_13_10),
    .I1(address_sd_card_Z[0]),
    .I2(state_A[5]),
    .I3(address_sd_card_Z[1]) 
);
defparam n1662_s14.INIT=16'h75C0;
  LUT4 n1664_s10 (
    .F(n1664_16),
    .I0(state_A[12]),
    .I1(byte_count_9_11),
    .I2(state_A[5]),
    .I3(address_sd_card_Z[0]) 
);
defparam n1664_s10.INIT=16'hCDF0;
  LUT2 n1638_s15 (
    .F(n1638_23),
    .I0(state_A[5]),
    .I1(state_A[12]) 
);
defparam n1638_s15.INIT=4'hE;
  LUT4 active_master_1_s5 (
    .F(active_master_1_11),
    .I0(byte_count_9_11),
    .I1(state_A[15]),
    .I2(state_A[4]),
    .I3(active_master_0_14) 
);
defparam active_master_1_s5.INIT=16'h5554;
  LUT4 n600_s51 (
    .F(n600_57),
    .I0(n603_44),
    .I1(attempts[9]),
    .I2(attempts[7]),
    .I3(attempts[8]) 
);
defparam n600_s51.INIT=16'h8000;
  LUT4 n1220_s11 (
    .F(n1220_16),
    .I0(n1194_20),
    .I1(counter[12]),
    .I2(counter[11]),
    .I3(n1222_17) 
);
defparam n1220_s11.INIT=16'h1444;
  LUT4 address_sd_card_13_s6 (
    .F(address_sd_card_13_10),
    .I0(active_master_0_14),
    .I1(state_A[12]),
    .I2(state_A[5]),
    .I3(state_A[12]) 
);
defparam address_sd_card_13_s6.INIT=16'hBBB0;
  DFFRE do_not_disable_SS_s0 (
    .Q(do_not_disable_SS),
    .D(n412_43),
    .CLK(clk_27_d),
    .CE(n1518_7),
    .RESET(n1696_5) 
);
  DFFRE attempts_12_s0 (
    .Q(attempts[12]),
    .D(n600_42),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_11_s0 (
    .Q(attempts[11]),
    .D(n601_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_10_s0 (
    .Q(attempts[10]),
    .D(n602_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_9_s0 (
    .Q(attempts[9]),
    .D(n603_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_8_s0 (
    .Q(attempts[8]),
    .D(n604_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_7_s0 (
    .Q(attempts[7]),
    .D(n605_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_6_s0 (
    .Q(attempts[6]),
    .D(n606_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_5_s0 (
    .Q(attempts[5]),
    .D(n607_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_4_s0 (
    .Q(attempts[4]),
    .D(n608_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_3_s0 (
    .Q(attempts[3]),
    .D(n609_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_2_s0 (
    .Q(attempts[2]),
    .D(n610_42),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_1_s0 (
    .Q(attempts[1]),
    .D(n611_40),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFRE attempts_0_s0 (
    .Q(attempts[0]),
    .D(n612_42),
    .CLK(clk_27_d),
    .CE(attempts_12_14),
    .RESET(n1696_5) 
);
  DFFE TX_Data_A_103_s0 (
    .Q(TX_Data_A[103]),
    .D(n368_41),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_101_s0 (
    .Q(TX_Data_A[101]),
    .D(n369_128),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_100_s0 (
    .Q(TX_Data_A[100]),
    .D(n370_129),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_99_s0 (
    .Q(TX_Data_A[99]),
    .D(n371_129),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_98_s0 (
    .Q(TX_Data_A[98]),
    .D(n372_41),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_96_s0 (
    .Q(TX_Data_A[96]),
    .D(n374_41),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_94_s0 (
    .Q(TX_Data_A[94]),
    .D(n376_21),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFSE TX_Data_A_75_s0 (
    .Q(TX_Data_A[75]),
    .D(n395_54),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_74_s0 (
    .Q(TX_Data_A[74]),
    .D(n396_46),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_73_s0 (
    .Q(TX_Data_A[73]),
    .D(n397_46),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_72_s0 (
    .Q(TX_Data_A[72]),
    .D(n398_48),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_71_s0 (
    .Q(TX_Data_A[71]),
    .D(n399_48),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_70_s0 (
    .Q(TX_Data_A[70]),
    .D(n400_46),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_69_s0 (
    .Q(TX_Data_A[69]),
    .D(n401_48),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_68_s0 (
    .Q(TX_Data_A[68]),
    .D(n402_46),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFSE TX_Data_A_67_s0 (
    .Q(TX_Data_A[67]),
    .D(n403_48),
    .CLK(clk_27_d),
    .CE(n2526_3),
    .SET(n395_56) 
);
  DFFE TX_Data_A_66_s0 (
    .Q(TX_Data_A[66]),
    .D(n404_41),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_65_s0 (
    .Q(TX_Data_A[65]),
    .D(n405_21),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_62_s0 (
    .Q(TX_Data_A[62]),
    .D(n407_131),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_60_s0 (
    .Q(TX_Data_A[60]),
    .D(n409_16),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE TX_Data_A_57_s0 (
    .Q(TX_Data_A[57]),
    .D(n411_13),
    .CLK(clk_27_d),
    .CE(n2526_3) 
);
  DFFE R1_response_7_s0 (
    .Q(R1_response[7]),
    .D(RX_Data_A[47]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_6_s0 (
    .Q(R1_response[6]),
    .D(RX_Data_A[46]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_5_s0 (
    .Q(R1_response[5]),
    .D(RX_Data_A[45]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_4_s0 (
    .Q(R1_response[4]),
    .D(RX_Data_A[44]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_3_s0 (
    .Q(R1_response[3]),
    .D(RX_Data_A[43]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_s0 (
    .Q(R1_response[2]),
    .D(RX_Data_A[42]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_1_s0 (
    .Q(R1_response[1]),
    .D(RX_Data_A[41]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_0_s0 (
    .Q(R1_response[0]),
    .D(RX_Data_A[40]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_7_s0 (
    .Q(R1_response_2[7]),
    .D(RX_Data_A[39]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_6_s0 (
    .Q(R1_response_2[6]),
    .D(RX_Data_A[38]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_5_s0 (
    .Q(R1_response_2[5]),
    .D(RX_Data_A[37]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_4_s0 (
    .Q(R1_response_2[4]),
    .D(RX_Data_A[36]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_3_s0 (
    .Q(R1_response_2[3]),
    .D(RX_Data_A[35]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_2_s0 (
    .Q(R1_response_2[2]),
    .D(RX_Data_A[34]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_1_s0 (
    .Q(R1_response_2[1]),
    .D(RX_Data_A[33]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE R1_response_2_0_s0 (
    .Q(R1_response_2[0]),
    .D(RX_Data_A[32]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_7_s0 (
    .Q(Echo_response[7]),
    .D(RX_Data_A[15]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_6_s0 (
    .Q(Echo_response[6]),
    .D(RX_Data_A[14]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_5_s0 (
    .Q(Echo_response[5]),
    .D(RX_Data_A[13]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_4_s0 (
    .Q(Echo_response[4]),
    .D(RX_Data_A[12]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_3_s0 (
    .Q(Echo_response[3]),
    .D(RX_Data_A[11]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_2_s0 (
    .Q(Echo_response[2]),
    .D(RX_Data_A[10]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_1_s0 (
    .Q(Echo_response[1]),
    .D(RX_Data_A[9]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE Echo_response_0_s0 (
    .Q(Echo_response[0]),
    .D(RX_Data_A[8]),
    .CLK(clk_27_d),
    .CE(n2796_6) 
);
  DFFE data_sd_card_7_s0 (
    .Q(data_sd_card_Z[7]),
    .D(n1570_18),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFE data_sd_card_6_s0 (
    .Q(data_sd_card_Z[6]),
    .D(n1572_16),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFE data_sd_card_5_s0 (
    .Q(data_sd_card_Z[5]),
    .D(n1574_16),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFE data_sd_card_4_s0 (
    .Q(data_sd_card_Z[4]),
    .D(n1576_16),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFE data_sd_card_3_s0 (
    .Q(data_sd_card_Z[3]),
    .D(n1578_16),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFE data_sd_card_2_s0 (
    .Q(data_sd_card_Z[2]),
    .D(n1580_16),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFE data_sd_card_1_s0 (
    .Q(data_sd_card_Z[1]),
    .D(n1582_16),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFE data_sd_card_0_s0 (
    .Q(data_sd_card_Z[0]),
    .D(n1584_16),
    .CLK(clk_27_d),
    .CE(data_sd_card_7_8) 
);
  DFFRE cpu_reset_l_s0 (
    .Q(reset_l),
    .D(VCC),
    .CLK(clk_27_d),
    .CE(n1689_10),
    .RESET(n1696_5) 
);
  DFFRE TX_Start_A_s2 (
    .Q(TX_Start_A),
    .D(state_A[14]),
    .CLK(clk_27_d),
    .CE(TX_Start_A_11),
    .RESET(n1696_5) 
);
defparam TX_Start_A_s2.INIT=1'b0;
  DFFRE TX_Start_R_s1 (
    .Q(TX_Start_R),
    .D(n1691_3),
    .CLK(clk_27_d),
    .CE(TX_Start_R_11),
    .RESET(n1696_5) 
);
defparam TX_Start_R_s1.INIT=1'b0;
  DFFRE cmd_count_4_s2 (
    .Q(cmd_count[4]),
    .D(n1586_17),
    .CLK(clk_27_d),
    .CE(n1586_15),
    .RESET(n1696_5) 
);
defparam cmd_count_4_s2.INIT=1'b0;
  DFFRE cmd_count_3_s2 (
    .Q(cmd_count[3]),
    .D(n1588_15),
    .CLK(clk_27_d),
    .CE(n1586_15),
    .RESET(n1696_5) 
);
defparam cmd_count_3_s2.INIT=1'b0;
  DFFRE cmd_count_2_s2 (
    .Q(cmd_count[2]),
    .D(n1590_13),
    .CLK(clk_27_d),
    .CE(n1586_15),
    .RESET(n1696_5) 
);
defparam cmd_count_2_s2.INIT=1'b0;
  DFFRE cmd_count_1_s2 (
    .Q(cmd_count[1]),
    .D(n1592_13),
    .CLK(clk_27_d),
    .CE(n1586_15),
    .RESET(n1696_5) 
);
defparam cmd_count_1_s2.INIT=1'b0;
  DFFRE cmd_count_0_s2 (
    .Q(cmd_count[0]),
    .D(n1594_13),
    .CLK(clk_27_d),
    .CE(n1586_15),
    .RESET(n1696_5) 
);
defparam cmd_count_0_s2.INIT=1'b0;
  DFFRE active_master_1_s2 (
    .Q(active_master[1]),
    .D(state_A[12]),
    .CLK(clk_27_d),
    .CE(active_master_1_11),
    .RESET(n1696_5) 
);
defparam active_master_1_s2.INIT=1'b0;
  DFFRE wr_rom_s2 (
    .Q(wr_rom_Z),
    .D(n1687_17),
    .CLK(clk_27_d),
    .CE(n1687_20),
    .RESET(n1696_5) 
);
defparam wr_rom_s2.INIT=1'b0;
  DFFRE address_sd_card_13_s1 (
    .Q(address_sd_card_Z[13]),
    .D(n1638_20),
    .CLK(clk_27_d),
    .CE(address_sd_card_13_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_13_s1.INIT=1'b0;
  DFFRE address_sd_card_12_s1 (
    .Q(address_sd_card_Z[12]),
    .D(n1640_20),
    .CLK(clk_27_d),
    .CE(address_sd_card_12_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_12_s1.INIT=1'b0;
  DFFRE address_sd_card_10_s1 (
    .Q(address_sd_card_Z[10]),
    .D(n1644_18),
    .CLK(clk_27_d),
    .CE(address_sd_card_10_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_10_s1.INIT=1'b0;
  DFFRE address_sd_card_9_s1 (
    .Q(address_sd_card_Z[9]),
    .D(n1646_18),
    .CLK(clk_27_d),
    .CE(address_sd_card_9_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_9_s1.INIT=1'b0;
  DFFRE address_sd_card_8_s1 (
    .Q(address_sd_card_Z[8]),
    .D(n1648_20),
    .CLK(clk_27_d),
    .CE(address_sd_card_8_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_8_s1.INIT=1'b0;
  DFFRE address_sd_card_6_s1 (
    .Q(address_sd_card_Z[6]),
    .D(n1652_18),
    .CLK(clk_27_d),
    .CE(address_sd_card_6_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_6_s1.INIT=1'b0;
  DFFRE address_sd_card_5_s1 (
    .Q(address_sd_card_Z[5]),
    .D(n1654_18),
    .CLK(clk_27_d),
    .CE(address_sd_card_5_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_5_s1.INIT=1'b0;
  DFFRE address_sd_card_3_s1 (
    .Q(address_sd_card_Z[3]),
    .D(n1658_18),
    .CLK(clk_27_d),
    .CE(address_sd_card_3_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_3_s1.INIT=1'b0;
  DFFRE address_sd_card_2_s1 (
    .Q(address_sd_card_Z[2]),
    .D(n1660_20),
    .CLK(clk_27_d),
    .CE(address_sd_card_2_5),
    .RESET(n1696_5) 
);
defparam address_sd_card_2_s1.INIT=1'b0;
  DFFRE byte_count_9_s2 (
    .Q(byte_count[9]),
    .D(n1666_16),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_9_s2.INIT=1'b0;
  DFFRE byte_count_8_s2 (
    .Q(byte_count[8]),
    .D(n1668_18),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_8_s2.INIT=1'b0;
  DFFRE byte_count_7_s2 (
    .Q(byte_count[7]),
    .D(n1670_21),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_7_s2.INIT=1'b0;
  DFFRE byte_count_6_s2 (
    .Q(byte_count[6]),
    .D(n1672_16),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_6_s2.INIT=1'b0;
  DFFRE byte_count_5_s2 (
    .Q(byte_count[5]),
    .D(n1674_16),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_5_s2.INIT=1'b0;
  DFFRE byte_count_4_s2 (
    .Q(byte_count[4]),
    .D(n1676_18),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_4_s2.INIT=1'b0;
  DFFRE byte_count_3_s2 (
    .Q(byte_count[3]),
    .D(n1678_16),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_3_s2.INIT=1'b0;
  DFFRE byte_count_2_s2 (
    .Q(byte_count[2]),
    .D(n1680_18),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_2_s2.INIT=1'b0;
  DFFRE byte_count_1_s2 (
    .Q(byte_count[1]),
    .D(n1682_18),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_1_s2.INIT=1'b0;
  DFFRE byte_count_0_s2 (
    .Q(byte_count[0]),
    .D(n1684_18),
    .CLK(clk_27_d),
    .CE(byte_count_9_9),
    .RESET(n1696_5) 
);
defparam byte_count_0_s2.INIT=1'b0;
  DFFSE SDcard_error_s1 (
    .Q(LED_0_d),
    .D(n1694_13),
    .CLK(clk_27_d),
    .CE(n1694_11),
    .SET(n1696_5) 
);
defparam SDcard_error_s1.INIT=1'b1;
  DFFRE counter_26_s2 (
    .Q(counter[26]),
    .D(n1192_16),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_26_s2.INIT=1'b0;
  DFFRE counter_25_s2 (
    .Q(counter[25]),
    .D(n1194_18),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_25_s2.INIT=1'b0;
  DFFRE counter_24_s2 (
    .Q(counter[24]),
    .D(n1196_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_24_s2.INIT=1'b0;
  DFFRE counter_23_s2 (
    .Q(counter[23]),
    .D(n1198_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_23_s2.INIT=1'b0;
  DFFRE counter_22_s2 (
    .Q(counter[22]),
    .D(n1200_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_22_s2.INIT=1'b0;
  DFFRE counter_21_s2 (
    .Q(counter[21]),
    .D(n1202_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_21_s2.INIT=1'b0;
  DFFRE counter_20_s2 (
    .Q(counter[20]),
    .D(n1204_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_20_s2.INIT=1'b0;
  DFFRE counter_19_s2 (
    .Q(counter[19]),
    .D(n1206_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_19_s2.INIT=1'b0;
  DFFRE counter_18_s2 (
    .Q(counter[18]),
    .D(n1208_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_18_s2.INIT=1'b0;
  DFFRE counter_17_s2 (
    .Q(counter[17]),
    .D(n1210_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_17_s2.INIT=1'b0;
  DFFRE counter_16_s2 (
    .Q(counter[16]),
    .D(n1212_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_16_s2.INIT=1'b0;
  DFFRE counter_15_s2 (
    .Q(counter[15]),
    .D(n1214_16),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_15_s2.INIT=1'b0;
  DFFRE counter_14_s2 (
    .Q(counter[14]),
    .D(n1216_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_14_s2.INIT=1'b0;
  DFFRE counter_13_s2 (
    .Q(counter[13]),
    .D(n1218_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_13_s2.INIT=1'b0;
  DFFRE counter_12_s2 (
    .Q(counter[12]),
    .D(n1220_16),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_12_s2.INIT=1'b0;
  DFFRE counter_11_s2 (
    .Q(counter[11]),
    .D(n1222_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_11_s2.INIT=1'b0;
  DFFRE counter_10_s2 (
    .Q(counter[10]),
    .D(n1224_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_10_s2.INIT=1'b0;
  DFFRE counter_9_s2 (
    .Q(counter[9]),
    .D(n1226_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_9_s2.INIT=1'b0;
  DFFRE counter_8_s2 (
    .Q(counter[8]),
    .D(n1228_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_8_s2.INIT=1'b0;
  DFFRE counter_7_s2 (
    .Q(counter[7]),
    .D(n1230_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_7_s2.INIT=1'b0;
  DFFRE counter_6_s2 (
    .Q(counter[6]),
    .D(n1232_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_6_s2.INIT=1'b0;
  DFFRE counter_5_s2 (
    .Q(counter[5]),
    .D(n1234_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_5_s2.INIT=1'b0;
  DFFRE counter_4_s2 (
    .Q(counter[4]),
    .D(n1236_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_4_s2.INIT=1'b0;
  DFFRE counter_3_s2 (
    .Q(counter[3]),
    .D(n1238_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_3_s2.INIT=1'b0;
  DFFRE counter_2_s2 (
    .Q(counter[2]),
    .D(n1240_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_2_s2.INIT=1'b0;
  DFFRE counter_1_s2 (
    .Q(counter[1]),
    .D(n1242_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_1_s2.INIT=1'b0;
  DFFRE counter_0_s2 (
    .Q(counter[0]),
    .D(n1244_14),
    .CLK(clk_27_d),
    .CE(n1192_14),
    .RESET(n1696_5) 
);
defparam counter_0_s2.INIT=1'b0;
  DFFSE state_A_15_s10 (
    .Q(state_A[15]),
    .D(n1247_35),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .SET(n1696_5) 
);
defparam state_A_15_s10.INIT=1'b1;
  DFFRE state_A_14_s2 (
    .Q(state_A[14]),
    .D(n1250_36),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_14_s2.INIT=1'b0;
  DFFRE state_A_13_s10 (
    .Q(state_A[13]),
    .D(n1253_36),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_13_s10.INIT=1'b0;
  DFFRE state_A_12_s6 (
    .Q(state_A[12]),
    .D(n1256_33),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_12_s6.INIT=1'b0;
  DFFRE state_A_11_s2 (
    .Q(state_A[11]),
    .D(n1259_33),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_11_s2.INIT=1'b0;
  DFFRE state_A_10_s10 (
    .Q(state_A[10]),
    .D(n1262_36),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_10_s10.INIT=1'b0;
  DFFRE state_A_9_s4 (
    .Q(state_A[9]),
    .D(n1265_34),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_9_s4.INIT=1'b0;
  DFFRE state_A_8_s2 (
    .Q(state_A[8]),
    .D(n1268_37),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_8_s2.INIT=1'b0;
  DFFRE state_A_7_s10 (
    .Q(state_A[7]),
    .D(n1271_36),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_7_s10.INIT=1'b0;
  DFFRE state_A_6_s2 (
    .Q(state_A[6]),
    .D(n1274_36),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_6_s2.INIT=1'b0;
  DFFRE state_A_5_s2 (
    .Q(state_A[5]),
    .D(n1277_34),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_5_s2.INIT=1'b0;
  DFFRE state_A_4_s10 (
    .Q(state_A[4]),
    .D(n1280_35),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_4_s10.INIT=1'b0;
  DFFRE state_A_3_s4 (
    .Q(state_A[3]),
    .D(n1283_33),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_3_s4.INIT=1'b0;
  DFFRE state_A_2_s4 (
    .Q(state_A[2]),
    .D(n1286_33),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_2_s4.INIT=1'b0;
  DFFRE state_A_1_s4 (
    .Q(state_A[1]),
    .D(n1289_33),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_1_s4.INIT=1'b0;
  DFFRE state_A_0_s2 (
    .Q(state_A[0]),
    .D(n1292_33),
    .CLK(clk_27_d),
    .CE(n1271_34),
    .RESET(n1696_5) 
);
defparam state_A_0_s2.INIT=1'b0;
  DFFR active_master_0_s8 (
    .Q(active_master[0]),
    .D(n1185_6),
    .CLK(clk_27_d),
    .RESET(n1696_5) 
);
defparam active_master_0_s8.INIT=1'b0;
  DFFR address_sd_card_11_s5 (
    .Q(address_sd_card_Z[11]),
    .D(n1642_22),
    .CLK(clk_27_d),
    .RESET(n1696_5) 
);
defparam address_sd_card_11_s5.INIT=1'b0;
  DFFR address_sd_card_7_s5 (
    .Q(address_sd_card_Z[7]),
    .D(n1650_22),
    .CLK(clk_27_d),
    .RESET(n1696_5) 
);
defparam address_sd_card_7_s5.INIT=1'b0;
  DFFR address_sd_card_4_s5 (
    .Q(address_sd_card_Z[4]),
    .D(n1656_21),
    .CLK(clk_27_d),
    .RESET(n1696_5) 
);
defparam address_sd_card_4_s5.INIT=1'b0;
  DFFR address_sd_card_1_s5 (
    .Q(address_sd_card_Z[1]),
    .D(n1662_21),
    .CLK(clk_27_d),
    .RESET(n1696_5) 
);
defparam address_sd_card_1_s5.INIT=1'b0;
  DFFR address_sd_card_0_s2 (
    .Q(address_sd_card_Z[0]),
    .D(n1664_16),
    .CLK(clk_27_d),
    .RESET(n1696_5) 
);
defparam address_sd_card_0_s2.INIT=1'b0;
  MUX2_LUT5 n368_s33 (
    .O(n368_41),
    .I0(n368_39),
    .I1(n368_40),
    .S0(cmd_count[4]) 
);
  MUX2_LUT5 n372_s33 (
    .O(n372_41),
    .I0(n372_39),
    .I1(n372_40),
    .S0(cmd_count[4]) 
);
  MUX2_LUT5 n374_s33 (
    .O(n374_41),
    .I0(n374_39),
    .I1(n374_40),
    .S0(cmd_count[4]) 
);
  MUX2_LUT5 n404_s33 (
    .O(n404_41),
    .I0(n404_39),
    .I1(n404_40),
    .S0(cmd_count[4]) 
);
  INV n1696_s2 (
    .O(n1696_5),
    .I(reset_sw_d) 
);
  INV n412_s38 (
    .O(n412_43),
    .I(cmd_count[0]) 
);
  SPI_Master SD_CARD_ACCESS (
    .clk_27_d(clk_27_d),
    .SD_MISO_d(SD_MISO_d),
    .TX_Start_A(TX_Start_A),
    .do_not_disable_SS(do_not_disable_SS),
    .TX_Data_A_57(TX_Data_A[57]),
    .TX_Data_A_60(TX_Data_A[60]),
    .TX_Data_A_62(TX_Data_A[62]),
    .TX_Data_A_65(TX_Data_A[65]),
    .TX_Data_A_66(TX_Data_A[66]),
    .TX_Data_A_67(TX_Data_A[67]),
    .TX_Data_A_68(TX_Data_A[68]),
    .TX_Data_A_69(TX_Data_A[69]),
    .TX_Data_A_70(TX_Data_A[70]),
    .TX_Data_A_71(TX_Data_A[71]),
    .TX_Data_A_72(TX_Data_A[72]),
    .TX_Data_A_73(TX_Data_A[73]),
    .TX_Data_A_74(TX_Data_A[74]),
    .TX_Data_A_75(TX_Data_A[75]),
    .TX_Data_A_94(TX_Data_A[94]),
    .TX_Data_A_96(TX_Data_A[96]),
    .TX_Data_A_98(TX_Data_A[98]),
    .TX_Data_A_99(TX_Data_A[99]),
    .TX_Data_A_100(TX_Data_A[100]),
    .TX_Data_A_101(TX_Data_A[101]),
    .TX_Data_A_103(TX_Data_A[103]),
    .MOSI_A(MOSI_A),
    .SPI_Clk_A(SPI_Clk_A),
    .SS_A(SS_A),
    .TX_Done_A(TX_Done_A),
    .RX_Data_A_8(RX_Data_A[8]),
    .RX_Data_A_9(RX_Data_A[9]),
    .RX_Data_A_10(RX_Data_A[10]),
    .RX_Data_A_11(RX_Data_A[11]),
    .RX_Data_A_12(RX_Data_A[12]),
    .RX_Data_A_13(RX_Data_A[13]),
    .RX_Data_A_14(RX_Data_A[14]),
    .RX_Data_A_15(RX_Data_A[15]),
    .RX_Data_A_32(RX_Data_A[32]),
    .RX_Data_A_33(RX_Data_A[33]),
    .RX_Data_A_34(RX_Data_A[34]),
    .RX_Data_A_35(RX_Data_A[35]),
    .RX_Data_A_36(RX_Data_A[36]),
    .RX_Data_A_37(RX_Data_A[37]),
    .RX_Data_A_38(RX_Data_A[38]),
    .RX_Data_A_39(RX_Data_A[39]),
    .RX_Data_A_40(RX_Data_A[40]),
    .RX_Data_A_41(RX_Data_A[41]),
    .RX_Data_A_42(RX_Data_A[42]),
    .RX_Data_A_43(RX_Data_A[43]),
    .RX_Data_A_44(RX_Data_A[44]),
    .RX_Data_A_45(RX_Data_A[45]),
    .RX_Data_A_46(RX_Data_A[46]),
    .RX_Data_A_47(RX_Data_A[47])
);
  SPI_Master_0 SD_CARD_READ (
    .clk_27_d(clk_27_d),
    .SD_MISO_d(SD_MISO_d),
    .TX_Start_R(TX_Start_R),
    .MOSI_R(MOSI_R),
    .SPI_Clk_R(SPI_Clk_R),
    .TX_Done_R(TX_Done_R),
    .RX_Data_R(RX_Data_R[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SD_Card */
module Gowin_SP (
  wr_soundrom1,
  clk_27_d,
  data_sd_card_Z,
  soundrom1_addr,
  soundrom1_dout
)
;
input wr_soundrom1;
input clk_27_d;
input [7:0] data_sd_card_Z;
input [10:0] soundrom1_addr;
output [7:0] soundrom1_dout;
wire [31:8] DO;
wire VCC;
wire GND;
  SP sp_inst_0 (
    .DO({DO[31:8],soundrom1_dout[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_sd_card_Z[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({soundrom1_addr[10:0],GND,GND,GND}),
    .WRE(wr_soundrom1),
    .CLK(clk_27_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam sp_inst_0.BIT_WIDTH=8;
defparam sp_inst_0.BLK_SEL=3'b000;
defparam sp_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.READ_MODE=1'b1;
defparam sp_inst_0.RESET_MODE="SYNC";
defparam sp_inst_0.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_SP */
module Gowin_SP_0 (
  wr_soundrom2,
  clk_27_d,
  data_sd_card_Z,
  soundrom2_addr,
  soundrom2_dout
)
;
input wr_soundrom2;
input clk_27_d;
input [7:0] data_sd_card_Z;
input [10:0] soundrom2_addr;
output [7:0] soundrom2_dout;
wire [31:8] DO;
wire VCC;
wire GND;
  SP sp_inst_0 (
    .DO({DO[31:8],soundrom2_dout[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_sd_card_Z[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({soundrom2_addr[10:0],GND,GND,GND}),
    .WRE(wr_soundrom2),
    .CLK(clk_27_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam sp_inst_0.BIT_WIDTH=8;
defparam sp_inst_0.BLK_SEL=3'b000;
defparam sp_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sp_inst_0.READ_MODE=1'b1;
defparam sp_inst_0.RESET_MODE="SYNC";
defparam sp_inst_0.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_SP_0 */
module gosof80 (
  clk_27,
  reset_sw,
  test,
  Audio_O,
  Sound,
  SB_Opt,
  LED_0,
  LED_1,
  LED_2,
  game_sel,
  option,
  DFP_Busy,
  DFP_tx,
  DFP_rx,
  SD_CS,
  SD_MISO,
  SD_MOSI,
  SD_CLK
)
;
input clk_27;
input reset_sw;
input test;
output Audio_O;
input [4:0] Sound;
input [1:8] SB_Opt;
output LED_0;
output LED_1;
output LED_2;
input [5:0] game_sel;
input [3:0] option;
input DFP_Busy;
output DFP_tx;
input DFP_rx;
output SD_CS;
input SD_MISO;
output SD_MOSI;
output SD_CLK;
wire clk_27_d;
wire reset_sw_d;
wire test_d;
wire SD_MISO_d;
wire n342_4;
wire LED_2_d;
wire n_cpu_nmi;
wire n898_62;
wire n898_64;
wire n898_66;
wire n898_68;
wire n898_70;
wire n898_72;
wire n898_74;
wire n898_76;
wire DFcmd_par1_5_4;
wire n_cpu_irq_5;
wire n851_5;
wire n867_6;
wire n866_5;
wire n342_5;
wire DAC_latch_5;
wire DAC_latch_6;
wire DAC_latch_7;
wire wr_soundrom1_4;
wire soundrom1_addr_10_4;
wire soundrom1_addr_10_5;
wire soundrom1_addr_9_4;
wire soundrom1_addr_8_4;
wire soundrom1_addr_7_4;
wire cpu_din_7_4;
wire cpu_din_7_5;
wire cpu_din_7_6;
wire cpu_din_6_4;
wire cpu_din_6_5;
wire cpu_din_5_4;
wire cpu_din_5_5;
wire cpu_din_4_4;
wire cpu_din_4_5;
wire cpu_din_3_4;
wire cpu_din_3_5;
wire cpu_din_2_4;
wire cpu_din_2_5;
wire cpu_din_1_4;
wire cpu_din_1_5;
wire n817_7;
wire n817_8;
wire n_cpu_nmi_5;
wire n_cpu_nmi_6;
wire n898_77;
wire n898_78;
wire n898_79;
wire n898_81;
wire n898_82;
wire n898_83;
wire n898_86;
wire n898_87;
wire n898_88;
wire n898_89;
wire n898_90;
wire n898_91;
wire n898_92;
wire DFcmd_par1_0_5;
wire DAC_latch_8;
wire soundrom1_addr_7_5;
wire soundrom1_addr_7_6;
wire cpu_din_7_7;
wire cpu_din_7_8;
wire cpu_din_7_9;
wire n898_93;
wire n898_94;
wire n898_95;
wire cpu_din_7_11;
wire cpu_din_7_12;
wire DAC_latch;
wire cpu_din_7_14;
wire n898_97;
wire n850_7;
wire DFcmd_par1_3_6;
wire n817_10;
wire n898_99;
wire wr_soundrom2;
wire wr_soundrom1;
wire DFcmd_par1_1_7;
wire n840_7;
wire DFcmd_par1_0_7;
wire RAM_wre;
wire n898_101;
wire DFcmd_par1_6_6;
wire DFcmd_par1_1_9;
wire n898_48;
wire n898_50;
wire n898_52;
wire n898_54;
wire n898_56;
wire n898_58;
wire n898_60;
wire LED_1_d_4;
wire phi2_6;
wire DFP_tx_d;
wire n377_4;
wire n377_5;
wire n44_6;
wire sc01_AR;
wire cpu_clk;
wire cpu_wr_n;
wire Res_n_i;
wire n2284_4;
wire cpu_addr_1_4;
wire cpu_addr_1_5;
wire cpu_addr_0_4;
wire cpu_addr_0_5;
wire n1195_9;
wire n1195_10;
wire n596_24;
wire n_riot_irq;
wire s_dout_6_6;
wire s_dout_6_7;
wire s_dout_6_10;
wire Audio_O_d;
wire reset_l;
wire wr_rom_Z;
wire LED_0_d;
wire SD_MOSI_d;
wire SD_CLK_d;
wire SD_CS_d;
wire [4:0] Sound_d;
wire [6:1] SB_Opt_d;
wire [5:0] game_sel_d;
wire [3:0] option_d;
wire [2:2] \cpu_clk_gen.counter1_Z ;
wire [10:0] soundrom1_addr;
wire [10:0] soundrom2_addr;
wire [7:0] cpu_din;
wire [7:0] audio_dat;
wire [7:0] audio_dat_latch;
wire [4:0] Sound_meta;
wire [7:0] RAM_dout;
wire [1:0] Set_Addr_To_r;
wire [14:8] PC;
wire [7:7] S;
wire [7:7] AD;
wire [7:7] BAL;
wire [6:0] BAH;
wire [6:0] cpu_addr;
wire [7:0] cpu_dout;
wire [7:0] s_dout;
wire [7:0] riot_pa_o;
wire [7:0] data_sd_card_Z;
wire [13:0] address_sd_card_Z;
wire [7:0] soundrom1_dout;
wire [7:0] soundrom2_dout;
wire VCC;
wire GND;
  IBUF clk_27_ibuf (
    .O(clk_27_d),
    .I(clk_27) 
);
  IBUF reset_sw_ibuf (
    .O(reset_sw_d),
    .I(reset_sw) 
);
  IBUF test_ibuf (
    .O(test_d),
    .I(test) 
);
  IBUF Sound_0_ibuf (
    .O(Sound_d[0]),
    .I(Sound[0]) 
);
  IBUF Sound_1_ibuf (
    .O(Sound_d[1]),
    .I(Sound[1]) 
);
  IBUF Sound_2_ibuf (
    .O(Sound_d[2]),
    .I(Sound[2]) 
);
  IBUF Sound_3_ibuf (
    .O(Sound_d[3]),
    .I(Sound[3]) 
);
  IBUF Sound_4_ibuf (
    .O(Sound_d[4]),
    .I(Sound[4]) 
);
  IBUF SB_Opt_1_ibuf (
    .O(SB_Opt_d[1]),
    .I(SB_Opt[1]) 
);
  IBUF SB_Opt_2_ibuf (
    .O(SB_Opt_d[2]),
    .I(SB_Opt[2]) 
);
  IBUF SB_Opt_3_ibuf (
    .O(SB_Opt_d[3]),
    .I(SB_Opt[3]) 
);
  IBUF SB_Opt_4_ibuf (
    .O(SB_Opt_d[4]),
    .I(SB_Opt[4]) 
);
  IBUF SB_Opt_5_ibuf (
    .O(SB_Opt_d[5]),
    .I(SB_Opt[5]) 
);
  IBUF SB_Opt_6_ibuf (
    .O(SB_Opt_d[6]),
    .I(SB_Opt[6]) 
);
  IBUF game_sel_0_ibuf (
    .O(game_sel_d[0]),
    .I(game_sel[0]) 
);
  IBUF game_sel_1_ibuf (
    .O(game_sel_d[1]),
    .I(game_sel[1]) 
);
  IBUF game_sel_2_ibuf (
    .O(game_sel_d[2]),
    .I(game_sel[2]) 
);
  IBUF game_sel_3_ibuf (
    .O(game_sel_d[3]),
    .I(game_sel[3]) 
);
  IBUF game_sel_4_ibuf (
    .O(game_sel_d[4]),
    .I(game_sel[4]) 
);
  IBUF game_sel_5_ibuf (
    .O(game_sel_d[5]),
    .I(game_sel[5]) 
);
  IBUF option_0_ibuf (
    .O(option_d[0]),
    .I(option[0]) 
);
  IBUF option_1_ibuf (
    .O(option_d[1]),
    .I(option[1]) 
);
  IBUF option_2_ibuf (
    .O(\cpu_clk_gen.counter1_Z [2]),
    .I(option[2]) 
);
  IBUF option_3_ibuf (
    .O(option_d[3]),
    .I(option[3]) 
);
  IBUF SD_MISO_ibuf (
    .O(SD_MISO_d),
    .I(SD_MISO) 
);
  OBUF Audio_O_obuf (
    .O(Audio_O),
    .I(Audio_O_d) 
);
  OBUF LED_0_obuf (
    .O(LED_0),
    .I(LED_0_d) 
);
  OBUF LED_1_obuf (
    .O(LED_1),
    .I(LED_1_d_4) 
);
  OBUF LED_2_obuf (
    .O(LED_2),
    .I(LED_2_d) 
);
  OBUF DFP_tx_obuf (
    .O(DFP_tx),
    .I(DFP_tx_d) 
);
  OBUF SD_CS_obuf (
    .O(SD_CS),
    .I(SD_CS_d) 
);
  OBUF SD_MOSI_obuf (
    .O(SD_MOSI),
    .I(SD_MOSI_d) 
);
  OBUF SD_CLK_obuf (
    .O(SD_CLK),
    .I(SD_CLK_d) 
);
  LUT3 n342_s0 (
    .F(n342_4),
    .I0(game_sel_d[4]),
    .I1(game_sel_d[5]),
    .I2(n342_5) 
);
defparam n342_s0.INIT=8'h10;
  LUT4 soundrom1_addr_10_s0 (
    .F(soundrom1_addr[10]),
    .I0(soundrom1_addr_10_4),
    .I1(soundrom1_addr_10_5),
    .I2(address_sd_card_Z[10]),
    .I3(wr_soundrom1) 
);
defparam soundrom1_addr_10_s0.INIT=16'hF011;
  LUT3 soundrom1_addr_9_s0 (
    .F(soundrom1_addr[9]),
    .I0(soundrom1_addr_9_4),
    .I1(address_sd_card_Z[9]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_9_s0.INIT=8'hC5;
  LUT3 soundrom1_addr_8_s0 (
    .F(soundrom1_addr[8]),
    .I0(soundrom1_addr_8_4),
    .I1(address_sd_card_Z[8]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_8_s0.INIT=8'hCA;
  LUT3 soundrom1_addr_7_s0 (
    .F(soundrom1_addr[7]),
    .I0(soundrom1_addr_7_4),
    .I1(address_sd_card_Z[7]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_7_s0.INIT=8'hC5;
  LUT3 soundrom1_addr_6_s0 (
    .F(soundrom1_addr[6]),
    .I0(cpu_addr[6]),
    .I1(address_sd_card_Z[6]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_6_s0.INIT=8'hCA;
  LUT3 soundrom1_addr_5_s0 (
    .F(soundrom1_addr[5]),
    .I0(cpu_addr[5]),
    .I1(address_sd_card_Z[5]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_5_s0.INIT=8'hCA;
  LUT3 soundrom1_addr_4_s0 (
    .F(soundrom1_addr[4]),
    .I0(cpu_addr[4]),
    .I1(address_sd_card_Z[4]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_4_s0.INIT=8'hCA;
  LUT3 soundrom1_addr_3_s0 (
    .F(soundrom1_addr[3]),
    .I0(cpu_addr[3]),
    .I1(address_sd_card_Z[3]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_3_s0.INIT=8'hCA;
  LUT3 soundrom1_addr_2_s0 (
    .F(soundrom1_addr[2]),
    .I0(cpu_addr[2]),
    .I1(address_sd_card_Z[2]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_2_s0.INIT=8'hCA;
  LUT3 soundrom1_addr_1_s0 (
    .F(soundrom1_addr[1]),
    .I0(cpu_addr[1]),
    .I1(address_sd_card_Z[1]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_1_s0.INIT=8'hCA;
  LUT3 soundrom1_addr_0_s0 (
    .F(soundrom1_addr[0]),
    .I0(cpu_addr[0]),
    .I1(address_sd_card_Z[0]),
    .I2(wr_soundrom1) 
);
defparam soundrom1_addr_0_s0.INIT=8'hCA;
  LUT4 soundrom2_addr_10_s0 (
    .F(soundrom2_addr[10]),
    .I0(soundrom1_addr_10_4),
    .I1(soundrom1_addr_10_5),
    .I2(address_sd_card_Z[10]),
    .I3(wr_soundrom2) 
);
defparam soundrom2_addr_10_s0.INIT=16'hF011;
  LUT3 soundrom2_addr_9_s0 (
    .F(soundrom2_addr[9]),
    .I0(soundrom1_addr_9_4),
    .I1(address_sd_card_Z[9]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_9_s0.INIT=8'hC5;
  LUT3 soundrom2_addr_8_s0 (
    .F(soundrom2_addr[8]),
    .I0(soundrom1_addr_8_4),
    .I1(address_sd_card_Z[8]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_8_s0.INIT=8'hCA;
  LUT3 soundrom2_addr_7_s0 (
    .F(soundrom2_addr[7]),
    .I0(soundrom1_addr_7_4),
    .I1(address_sd_card_Z[7]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_7_s0.INIT=8'hC5;
  LUT3 soundrom2_addr_6_s0 (
    .F(soundrom2_addr[6]),
    .I0(cpu_addr[6]),
    .I1(address_sd_card_Z[6]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_6_s0.INIT=8'hCA;
  LUT3 soundrom2_addr_5_s0 (
    .F(soundrom2_addr[5]),
    .I0(cpu_addr[5]),
    .I1(address_sd_card_Z[5]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_5_s0.INIT=8'hCA;
  LUT3 soundrom2_addr_4_s0 (
    .F(soundrom2_addr[4]),
    .I0(cpu_addr[4]),
    .I1(address_sd_card_Z[4]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_4_s0.INIT=8'hCA;
  LUT3 soundrom2_addr_3_s0 (
    .F(soundrom2_addr[3]),
    .I0(cpu_addr[3]),
    .I1(address_sd_card_Z[3]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_3_s0.INIT=8'hCA;
  LUT3 soundrom2_addr_2_s0 (
    .F(soundrom2_addr[2]),
    .I0(cpu_addr[2]),
    .I1(address_sd_card_Z[2]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_2_s0.INIT=8'hCA;
  LUT3 soundrom2_addr_1_s0 (
    .F(soundrom2_addr[1]),
    .I0(cpu_addr[1]),
    .I1(address_sd_card_Z[1]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_1_s0.INIT=8'hCA;
  LUT3 soundrom2_addr_0_s0 (
    .F(soundrom2_addr[0]),
    .I0(cpu_addr[0]),
    .I1(address_sd_card_Z[0]),
    .I2(wr_soundrom2) 
);
defparam soundrom2_addr_0_s0.INIT=8'hCA;
  LUT4 cpu_din_7_s0 (
    .F(cpu_din[7]),
    .I0(cpu_din_7_4),
    .I1(cpu_din_7_5),
    .I2(RAM_dout[7]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_7_s0.INIT=16'hF044;
  LUT4 cpu_din_6_s0 (
    .F(cpu_din[6]),
    .I0(cpu_din_6_4),
    .I1(cpu_din_6_5),
    .I2(RAM_dout[6]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_6_s0.INIT=16'hF044;
  LUT4 cpu_din_5_s0 (
    .F(cpu_din[5]),
    .I0(cpu_din_5_4),
    .I1(cpu_din_5_5),
    .I2(RAM_dout[5]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_5_s0.INIT=16'hF044;
  LUT4 cpu_din_4_s0 (
    .F(cpu_din[4]),
    .I0(cpu_din_4_4),
    .I1(cpu_din_4_5),
    .I2(RAM_dout[4]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_4_s0.INIT=16'hF044;
  LUT4 cpu_din_3_s0 (
    .F(cpu_din[3]),
    .I0(cpu_din_3_4),
    .I1(cpu_din_3_5),
    .I2(RAM_dout[3]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_3_s0.INIT=16'hF044;
  LUT4 cpu_din_2_s0 (
    .F(cpu_din[2]),
    .I0(cpu_din_2_4),
    .I1(cpu_din_2_5),
    .I2(RAM_dout[2]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_2_s0.INIT=16'hF044;
  LUT4 cpu_din_1_s0 (
    .F(cpu_din[1]),
    .I0(cpu_din_1_4),
    .I1(cpu_din_1_5),
    .I2(RAM_dout[1]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_1_s0.INIT=16'hF044;
  LUT4 LED_2_d_s (
    .F(LED_2_d),
    .I0(Sound_meta[0]),
    .I1(Sound_meta[1]),
    .I2(Sound_meta[2]),
    .I3(Sound_meta[3]) 
);
defparam LED_2_d_s.INIT=16'hFFFE;
  LUT3 n_cpu_nmi_s1 (
    .F(n_cpu_nmi),
    .I0(n_cpu_nmi_5),
    .I1(test_d),
    .I2(n_cpu_nmi_6) 
);
defparam n_cpu_nmi_s1.INIT=8'h0D;
  LUT3 audio_dat_7_s0 (
    .F(audio_dat[7]),
    .I0(audio_dat_latch[7]),
    .I1(riot_pa_o[7]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_7_s0.INIT=8'hCA;
  LUT3 audio_dat_6_s0 (
    .F(audio_dat[6]),
    .I0(audio_dat_latch[6]),
    .I1(riot_pa_o[6]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_6_s0.INIT=8'hCA;
  LUT3 audio_dat_5_s0 (
    .F(audio_dat[5]),
    .I0(audio_dat_latch[5]),
    .I1(riot_pa_o[5]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_5_s0.INIT=8'hCA;
  LUT3 audio_dat_4_s0 (
    .F(audio_dat[4]),
    .I0(audio_dat_latch[4]),
    .I1(riot_pa_o[4]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_4_s0.INIT=8'hCA;
  LUT3 audio_dat_3_s0 (
    .F(audio_dat[3]),
    .I0(audio_dat_latch[3]),
    .I1(riot_pa_o[3]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_3_s0.INIT=8'hCA;
  LUT3 audio_dat_2_s0 (
    .F(audio_dat[2]),
    .I0(audio_dat_latch[2]),
    .I1(riot_pa_o[2]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_2_s0.INIT=8'hCA;
  LUT3 audio_dat_1_s0 (
    .F(audio_dat[1]),
    .I0(audio_dat_latch[1]),
    .I1(riot_pa_o[1]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_1_s0.INIT=8'hCA;
  LUT3 audio_dat_0_s0 (
    .F(audio_dat[0]),
    .I0(audio_dat_latch[0]),
    .I1(riot_pa_o[0]),
    .I2(n_cpu_nmi_5) 
);
defparam audio_dat_0_s0.INIT=8'hCA;
  LUT4 n898_s85 (
    .F(n898_62),
    .I0(n898_77),
    .I1(Sound_meta[0]),
    .I2(Sound_meta[1]),
    .I3(n342_4) 
);
defparam n898_s85.INIT=16'h007D;
  LUT3 n898_s84 (
    .F(n898_64),
    .I0(n898_78),
    .I1(n898_79),
    .I2(n898_97) 
);
defparam n898_s84.INIT=8'h10;
  LUT4 n898_s86 (
    .F(n898_66),
    .I0(n898_81),
    .I1(Sound_meta[1]),
    .I2(n898_82),
    .I3(n342_4) 
);
defparam n898_s86.INIT=16'h00D7;
  LUT4 n898_s87 (
    .F(n898_68),
    .I0(n898_83),
    .I1(n898_101),
    .I2(n898_99),
    .I3(n898_97) 
);
defparam n898_s87.INIT=16'h0B00;
  LUT4 n898_s88 (
    .F(n898_70),
    .I0(n342_4),
    .I1(n898_82),
    .I2(n898_86),
    .I3(Sound_meta[1]) 
);
defparam n898_s88.INIT=16'h0F11;
  LUT4 n898_s89 (
    .F(n898_72),
    .I0(Sound_meta[1]),
    .I1(n898_87),
    .I2(n898_88),
    .I3(n898_89) 
);
defparam n898_s89.INIT=16'h850D;
  LUT4 n898_s90 (
    .F(n898_74),
    .I0(n898_90),
    .I1(n898_91),
    .I2(n898_89),
    .I3(n898_87) 
);
defparam n898_s90.INIT=16'h0700;
  LUT3 n898_s91 (
    .F(n898_76),
    .I0(n898_101),
    .I1(Sound_meta[1]),
    .I2(n898_92) 
);
defparam n898_s91.INIT=8'h07;
  LUT4 DFcmd_par1_5_s1 (
    .F(DFcmd_par1_5_4),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[2]),
    .I2(game_sel_d[0]),
    .I3(DFcmd_par1_6_6) 
);
defparam DFcmd_par1_5_s1.INIT=16'hFE00;
  LUT3 n_cpu_irq_s2 (
    .F(n_cpu_irq_5),
    .I0(n2284_4),
    .I1(n_cpu_nmi_5),
    .I2(Res_n_i) 
);
defparam n_cpu_irq_s2.INIT=8'h40;
  LUT3 n851_s1 (
    .F(n851_5),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[2]),
    .I2(n817_7) 
);
defparam n851_s1.INIT=8'h10;
  LUT4 n867_s2 (
    .F(n867_6),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[0]),
    .I2(game_sel_d[2]),
    .I3(n817_7) 
);
defparam n867_s2.INIT=16'h5300;
  LUT4 n866_s1 (
    .F(n866_5),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[0]),
    .I2(game_sel_d[2]),
    .I3(n817_7) 
);
defparam n866_s1.INIT=16'h6B00;
  LUT4 n342_s1 (
    .F(n342_5),
    .I0(game_sel_d[3]),
    .I1(game_sel_d[0]),
    .I2(game_sel_d[1]),
    .I3(game_sel_d[2]) 
);
defparam n342_s1.INIT=16'h0001;
  LUT4 DAC_latch_s2 (
    .F(DAC_latch_5),
    .I0(PC[12]),
    .I1(BAH[4]),
    .I2(Set_Addr_To_r[1]),
    .I3(Set_Addr_To_r[0]) 
);
defparam DAC_latch_s2.INIT=16'h3FF5;
  LUT4 DAC_latch_s3 (
    .F(DAC_latch_6),
    .I0(PC[13]),
    .I1(BAH[5]),
    .I2(Set_Addr_To_r[1]),
    .I3(Set_Addr_To_r[0]) 
);
defparam DAC_latch_s3.INIT=16'h3FF5;
  LUT2 DAC_latch_s4 (
    .F(DAC_latch_7),
    .I0(cpu_wr_n),
    .I1(DAC_latch_8) 
);
defparam DAC_latch_s4.INIT=4'h4;
  LUT2 wr_soundrom1_s1 (
    .F(wr_soundrom1_4),
    .I0(address_sd_card_Z[12]),
    .I1(address_sd_card_Z[13]) 
);
defparam wr_soundrom1_s1.INIT=4'h1;
  LUT3 soundrom1_addr_10_s1 (
    .F(soundrom1_addr_10_4),
    .I0(n342_5),
    .I1(game_sel_d[5]),
    .I2(game_sel_d[4]) 
);
defparam soundrom1_addr_10_s1.INIT=8'h0D;
  LUT4 soundrom1_addr_10_s2 (
    .F(soundrom1_addr_10_5),
    .I0(PC[10]),
    .I1(BAH[2]),
    .I2(Set_Addr_To_r[1]),
    .I3(Set_Addr_To_r[0]) 
);
defparam soundrom1_addr_10_s2.INIT=16'h3FF5;
  LUT4 soundrom1_addr_9_s1 (
    .F(soundrom1_addr_9_4),
    .I0(PC[9]),
    .I1(BAH[1]),
    .I2(Set_Addr_To_r[1]),
    .I3(Set_Addr_To_r[0]) 
);
defparam soundrom1_addr_9_s1.INIT=16'h3FF5;
  LUT4 soundrom1_addr_8_s1 (
    .F(soundrom1_addr_8_4),
    .I0(PC[8]),
    .I1(BAH[0]),
    .I2(Set_Addr_To_r[1]),
    .I3(Set_Addr_To_r[0]) 
);
defparam soundrom1_addr_8_s1.INIT=16'hCF0A;
  LUT3 soundrom1_addr_7_s1 (
    .F(soundrom1_addr_7_4),
    .I0(soundrom1_addr_7_5),
    .I1(soundrom1_addr_7_6),
    .I2(Set_Addr_To_r[1]) 
);
defparam soundrom1_addr_7_s1.INIT=8'h3A;
  LUT3 cpu_din_7_s1 (
    .F(cpu_din_7_4),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[7]) 
);
defparam cpu_din_7_s1.INIT=8'h0B;
  LUT4 cpu_din_7_s2 (
    .F(cpu_din_7_5),
    .I0(soundrom2_dout[7]),
    .I1(cpu_din_7_9),
    .I2(s_dout[7]),
    .I3(s_dout_6_6) 
);
defparam cpu_din_7_s2.INIT=16'hB0BB;
  LUT2 cpu_din_7_s3 (
    .F(cpu_din_7_6),
    .I0(cpu_din_7_14),
    .I1(soundrom1_addr_9_4) 
);
defparam cpu_din_7_s3.INIT=4'h8;
  LUT3 cpu_din_6_s1 (
    .F(cpu_din_6_4),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[6]) 
);
defparam cpu_din_6_s1.INIT=8'h0B;
  LUT4 cpu_din_6_s2 (
    .F(cpu_din_6_5),
    .I0(soundrom2_dout[6]),
    .I1(cpu_din_7_9),
    .I2(s_dout[6]),
    .I3(s_dout_6_6) 
);
defparam cpu_din_6_s2.INIT=16'hB0BB;
  LUT3 cpu_din_5_s1 (
    .F(cpu_din_5_4),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[5]) 
);
defparam cpu_din_5_s1.INIT=8'h0B;
  LUT4 cpu_din_5_s2 (
    .F(cpu_din_5_5),
    .I0(soundrom2_dout[5]),
    .I1(cpu_din_7_9),
    .I2(s_dout[5]),
    .I3(s_dout_6_6) 
);
defparam cpu_din_5_s2.INIT=16'hB0BB;
  LUT3 cpu_din_4_s1 (
    .F(cpu_din_4_4),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[4]) 
);
defparam cpu_din_4_s1.INIT=8'h0B;
  LUT4 cpu_din_4_s2 (
    .F(cpu_din_4_5),
    .I0(soundrom2_dout[4]),
    .I1(cpu_din_7_9),
    .I2(s_dout[4]),
    .I3(s_dout_6_6) 
);
defparam cpu_din_4_s2.INIT=16'hB0BB;
  LUT3 cpu_din_3_s1 (
    .F(cpu_din_3_4),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[3]) 
);
defparam cpu_din_3_s1.INIT=8'h0B;
  LUT4 cpu_din_3_s2 (
    .F(cpu_din_3_5),
    .I0(soundrom2_dout[3]),
    .I1(cpu_din_7_9),
    .I2(s_dout[3]),
    .I3(s_dout_6_6) 
);
defparam cpu_din_3_s2.INIT=16'hB0BB;
  LUT3 cpu_din_2_s1 (
    .F(cpu_din_2_4),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[2]) 
);
defparam cpu_din_2_s1.INIT=8'h0B;
  LUT4 cpu_din_2_s2 (
    .F(cpu_din_2_5),
    .I0(soundrom2_dout[2]),
    .I1(cpu_din_7_9),
    .I2(s_dout[2]),
    .I3(s_dout_6_6) 
);
defparam cpu_din_2_s2.INIT=16'hB0BB;
  LUT3 cpu_din_1_s1 (
    .F(cpu_din_1_4),
    .I0(cpu_din_7_7),
    .I1(cpu_din_7_8),
    .I2(soundrom1_dout[1]) 
);
defparam cpu_din_1_s1.INIT=8'h0B;
  LUT4 cpu_din_1_s2 (
    .F(cpu_din_1_5),
    .I0(soundrom2_dout[1]),
    .I1(cpu_din_7_9),
    .I2(s_dout[1]),
    .I3(s_dout_6_6) 
);
defparam cpu_din_1_s2.INIT=16'hB0BB;
  LUT3 n817_s4 (
    .F(n817_7),
    .I0(game_sel_d[3]),
    .I1(game_sel_d[4]),
    .I2(game_sel_d[5]) 
);
defparam n817_s4.INIT=8'h80;
  LUT2 n817_s5 (
    .F(n817_8),
    .I0(game_sel_d[0]),
    .I1(game_sel_d[1]) 
);
defparam n817_s5.INIT=4'h1;
  LUT3 n_cpu_nmi_s2 (
    .F(n_cpu_nmi_5),
    .I0(n342_5),
    .I1(game_sel_d[5]),
    .I2(game_sel_d[4]) 
);
defparam n_cpu_nmi_s2.INIT=8'h3D;
  LUT3 n_cpu_nmi_s3 (
    .F(n_cpu_nmi_6),
    .I0(n817_7),
    .I1(n342_4),
    .I2(sc01_AR) 
);
defparam n_cpu_nmi_s3.INIT=8'hE0;
  LUT4 n898_s56 (
    .F(n898_77),
    .I0(n851_5),
    .I1(n898_81),
    .I2(game_sel_d[0]),
    .I3(Sound_meta[1]) 
);
defparam n898_s56.INIT=16'hACCC;
  LUT4 n898_s57 (
    .F(n898_78),
    .I0(game_sel_d[2]),
    .I1(n898_93),
    .I2(Sound_meta[0]),
    .I3(Sound_meta[1]) 
);
defparam n898_s57.INIT=16'h008F;
  LUT3 n898_s58 (
    .F(n898_79),
    .I0(game_sel_d[0]),
    .I1(Sound_meta[0]),
    .I2(n851_5) 
);
defparam n898_s58.INIT=8'h90;
  LUT2 n898_s60 (
    .F(n898_81),
    .I0(game_sel_d[1]),
    .I1(n898_101) 
);
defparam n898_s60.INIT=4'h8;
  LUT4 n898_s61 (
    .F(n898_82),
    .I0(game_sel_d[0]),
    .I1(game_sel_d[1]),
    .I2(Sound_meta[0]),
    .I3(n898_101) 
);
defparam n898_s61.INIT=16'h9000;
  LUT4 n898_s62 (
    .F(n898_83),
    .I0(game_sel_d[0]),
    .I1(Sound_meta[0]),
    .I2(game_sel_d[1]),
    .I3(Sound_meta[1]) 
);
defparam n898_s62.INIT=16'hFEE7;
  LUT4 n898_s65 (
    .F(n898_86),
    .I0(n342_4),
    .I1(n898_90),
    .I2(n898_95),
    .I3(Sound_meta[0]) 
);
defparam n898_s65.INIT=16'h0FEE;
  LUT4 n898_s66 (
    .F(n898_87),
    .I0(game_sel_d[2]),
    .I1(n817_7),
    .I2(DFcmd_par1_0_5),
    .I3(n342_4) 
);
defparam n898_s66.INIT=16'h00BF;
  LUT4 n898_s67 (
    .F(n898_88),
    .I0(DFcmd_par1_1_7),
    .I1(n898_87),
    .I2(n898_95),
    .I3(Sound_meta[0]) 
);
defparam n898_s67.INIT=16'hBB0F;
  LUT4 n898_s68 (
    .F(n898_89),
    .I0(DFcmd_par1_0_5),
    .I1(Sound_meta[1]),
    .I2(n817_8),
    .I3(n898_101) 
);
defparam n898_s68.INIT=16'h0700;
  LUT4 n898_s69 (
    .F(n898_90),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[0]),
    .I2(game_sel_d[2]),
    .I3(n817_7) 
);
defparam n898_s69.INIT=16'hA300;
  LUT2 n898_s70 (
    .F(n898_91),
    .I0(Sound_meta[0]),
    .I1(Sound_meta[1]) 
);
defparam n898_s70.INIT=4'h8;
  LUT4 n898_s71 (
    .F(n898_92),
    .I0(Sound_meta[0]),
    .I1(n342_4),
    .I2(n866_5),
    .I3(n898_81) 
);
defparam n898_s71.INIT=16'hABFC;
  LUT2 DFcmd_par1_0_s2 (
    .F(DFcmd_par1_0_5),
    .I0(game_sel_d[0]),
    .I1(game_sel_d[1]) 
);
defparam DFcmd_par1_0_s2.INIT=4'h8;
  LUT4 DAC_latch_s5 (
    .F(DAC_latch_8),
    .I0(PC[14]),
    .I1(BAH[6]),
    .I2(Set_Addr_To_r[1]),
    .I3(Set_Addr_To_r[0]) 
);
defparam DAC_latch_s5.INIT=16'h3FF5;
  LUT3 soundrom1_addr_7_s2 (
    .F(soundrom1_addr_7_5),
    .I0(n596_24),
    .I1(S[7]),
    .I2(Set_Addr_To_r[0]) 
);
defparam soundrom1_addr_7_s2.INIT=8'h35;
  LUT3 soundrom1_addr_7_s3 (
    .F(soundrom1_addr_7_6),
    .I0(AD[7]),
    .I1(BAL[7]),
    .I2(Set_Addr_To_r[0]) 
);
defparam soundrom1_addr_7_s3.INIT=8'hCA;
  LUT3 cpu_din_7_s4 (
    .F(cpu_din_7_7),
    .I0(n_cpu_nmi_5),
    .I1(s_dout_6_10),
    .I2(cpu_din_7_11) 
);
defparam cpu_din_7_s4.INIT=8'h40;
  LUT4 cpu_din_7_s5 (
    .F(cpu_din_7_8),
    .I0(soundrom1_addr_10_5),
    .I1(soundrom1_addr_10_4),
    .I2(s_dout_6_10),
    .I3(cpu_din_7_12) 
);
defparam cpu_din_7_s5.INIT=16'hB4B7;
  LUT4 cpu_din_7_s6 (
    .F(cpu_din_7_9),
    .I0(n_cpu_nmi_5),
    .I1(cpu_din_7_11),
    .I2(s_dout_6_10),
    .I3(cpu_din_7_8) 
);
defparam cpu_din_7_s6.INIT=16'h0E04;
  LUT4 n898_s72 (
    .F(n898_93),
    .I0(game_sel_d[3]),
    .I1(game_sel_d[4]),
    .I2(game_sel_d[5]),
    .I3(DFcmd_par1_0_5) 
);
defparam n898_s72.INIT=16'h1000;
  LUT4 n898_s73 (
    .F(n898_94),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[2]),
    .I2(game_sel_d[0]),
    .I3(n817_7) 
);
defparam n898_s73.INIT=16'hCA00;
  LUT4 n898_s74 (
    .F(n898_95),
    .I0(game_sel_d[1]),
    .I1(game_sel_d[0]),
    .I2(n898_101),
    .I3(n342_4) 
);
defparam n898_s74.INIT=16'h004F;
  LUT3 cpu_din_7_s8 (
    .F(cpu_din_7_11),
    .I0(DAC_latch_8),
    .I1(DAC_latch_5),
    .I2(DAC_latch_6) 
);
defparam cpu_din_7_s8.INIT=8'h01;
  LUT2 cpu_din_7_s9 (
    .F(cpu_din_7_12),
    .I0(game_sel_d[4]),
    .I1(game_sel_d[5]) 
);
defparam cpu_din_7_s9.INIT=4'h6;
  LUT4 DAC_latch_s6 (
    .F(DAC_latch),
    .I0(DAC_latch_5),
    .I1(DAC_latch_6),
    .I2(cpu_wr_n),
    .I3(DAC_latch_8) 
);
defparam DAC_latch_s6.INIT=16'h0400;
  LUT4 cpu_din_7_s10 (
    .F(cpu_din_7_14),
    .I0(s_dout_6_7),
    .I1(soundrom1_addr_10_5),
    .I2(s_dout_6_10),
    .I3(n_cpu_nmi_5) 
);
defparam cpu_din_7_s10.INIT=16'hC0AA;
  LUT4 n898_s75 (
    .F(n898_97),
    .I0(Sound_meta[0]),
    .I1(Sound_meta[1]),
    .I2(n898_94),
    .I3(n342_4) 
);
defparam n898_s75.INIT=16'h007F;
  LUT4 n850_s2 (
    .F(n850_7),
    .I0(game_sel_d[0]),
    .I1(game_sel_d[1]),
    .I2(game_sel_d[2]),
    .I3(n817_7) 
);
defparam n850_s2.INIT=16'h1F00;
  LUT4 DFcmd_par1_3_s2 (
    .F(DFcmd_par1_3_6),
    .I0(game_sel_d[0]),
    .I1(game_sel_d[1]),
    .I2(game_sel_d[2]),
    .I3(DFcmd_par1_6_6) 
);
defparam DFcmd_par1_3_s2.INIT=16'hE000;
  LUT4 n817_s6 (
    .F(n817_10),
    .I0(game_sel_d[2]),
    .I1(n817_7),
    .I2(game_sel_d[0]),
    .I3(game_sel_d[1]) 
);
defparam n817_s6.INIT=16'h0004;
  LUT4 n898_s76 (
    .F(n898_99),
    .I0(game_sel_d[0]),
    .I1(game_sel_d[1]),
    .I2(game_sel_d[2]),
    .I3(n817_7) 
);
defparam n898_s76.INIT=16'h0200;
  LUT4 wr_soundrom2_s1 (
    .F(wr_soundrom2),
    .I0(address_sd_card_Z[11]),
    .I1(wr_rom_Z),
    .I2(address_sd_card_Z[12]),
    .I3(address_sd_card_Z[13]) 
);
defparam wr_soundrom2_s1.INIT=16'h0008;
  LUT4 wr_soundrom1_s2 (
    .F(wr_soundrom1),
    .I0(address_sd_card_Z[11]),
    .I1(wr_rom_Z),
    .I2(address_sd_card_Z[12]),
    .I3(address_sd_card_Z[13]) 
);
defparam wr_soundrom1_s2.INIT=16'h0004;
  LUT3 DFcmd_par1_1_s3 (
    .F(DFcmd_par1_1_7),
    .I0(n898_101),
    .I1(game_sel_d[0]),
    .I2(game_sel_d[1]) 
);
defparam DFcmd_par1_1_s3.INIT=8'h80;
  LUT4 n840_s2 (
    .F(n840_7),
    .I0(game_sel_d[2]),
    .I1(game_sel_d[0]),
    .I2(game_sel_d[1]),
    .I3(n817_7) 
);
defparam n840_s2.INIT=16'h1500;
  LUT4 DFcmd_par1_0_s3 (
    .F(DFcmd_par1_0_7),
    .I0(game_sel_d[0]),
    .I1(game_sel_d[1]),
    .I2(game_sel_d[2]),
    .I3(DFcmd_par1_6_6) 
);
defparam DFcmd_par1_0_s3.INIT=16'hF800;
  LUT3 RAM_wre_s2 (
    .F(RAM_wre),
    .I0(cpu_wr_n),
    .I1(cpu_din_7_14),
    .I2(soundrom1_addr_9_4) 
);
defparam RAM_wre_s2.INIT=8'h40;
  LUT4 n898_s77 (
    .F(n898_101),
    .I0(game_sel_d[2]),
    .I1(game_sel_d[3]),
    .I2(game_sel_d[4]),
    .I3(game_sel_d[5]) 
);
defparam n898_s77.INIT=16'h8000;
  LUT4 DFcmd_par1_6_s2 (
    .F(DFcmd_par1_6_6),
    .I0(game_sel_d[3]),
    .I1(game_sel_d[4]),
    .I2(game_sel_d[5]),
    .I3(n377_4) 
);
defparam DFcmd_par1_6_s2.INIT=16'h8000;
  LUT4 cpu_din_0_s1 (
    .F(cpu_din[0]),
    .I0(n1195_9),
    .I1(n1195_10),
    .I2(RAM_dout[0]),
    .I3(cpu_din_7_6) 
);
defparam cpu_din_0_s1.INIT=16'hF044;
  LUT4 DFcmd_par1_1_s4 (
    .F(DFcmd_par1_1_9),
    .I0(DFcmd_par1_1_7),
    .I1(soundrom1_addr_10_4),
    .I2(LED_2_d),
    .I3(n377_5) 
);
defparam DFcmd_par1_1_s4.INIT=16'h2000;
  DFFE audio_dat_latch_6_s0 (
    .Q(audio_dat_latch[6]),
    .D(cpu_dout[6]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  DFFE audio_dat_latch_5_s0 (
    .Q(audio_dat_latch[5]),
    .D(cpu_dout[5]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  DFFE audio_dat_latch_4_s0 (
    .Q(audio_dat_latch[4]),
    .D(cpu_dout[4]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  DFFE audio_dat_latch_3_s0 (
    .Q(audio_dat_latch[3]),
    .D(cpu_dout[3]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  DFFE audio_dat_latch_2_s0 (
    .Q(audio_dat_latch[2]),
    .D(cpu_dout[2]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  DFFE audio_dat_latch_1_s0 (
    .Q(audio_dat_latch[1]),
    .D(cpu_dout[1]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  DFFE audio_dat_latch_0_s0 (
    .Q(audio_dat_latch[0]),
    .D(cpu_dout[0]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  DFFE audio_dat_latch_7_s0 (
    .Q(audio_dat_latch[7]),
    .D(cpu_dout[7]),
    .CLK(clk_27_d),
    .CE(DAC_latch) 
);
  MUX2_LUT7 n898_s41 (
    .O(n898_48),
    .I0(n898_50),
    .I1(n898_52),
    .S0(Sound_meta[4]) 
);
  MUX2_LUT6 n898_s78 (
    .O(n898_50),
    .I0(n898_54),
    .I1(n898_56),
    .S0(Sound_meta[3]) 
);
  MUX2_LUT6 n898_s79 (
    .O(n898_52),
    .I0(n898_58),
    .I1(n898_60),
    .S0(Sound_meta[3]) 
);
  MUX2_LUT5 n898_s80 (
    .O(n898_54),
    .I0(n898_64),
    .I1(n898_62),
    .S0(Sound_meta[2]) 
);
  MUX2_LUT5 n898_s81 (
    .O(n898_56),
    .I0(n898_66),
    .I1(n898_68),
    .S0(Sound_meta[2]) 
);
  MUX2_LUT5 n898_s82 (
    .O(n898_58),
    .I0(n898_70),
    .I1(n898_72),
    .S0(Sound_meta[2]) 
);
  MUX2_LUT5 n898_s83 (
    .O(n898_60),
    .I0(n898_74),
    .I1(n898_76),
    .S0(Sound_meta[2]) 
);
  INV LED_1_d_s0 (
    .O(LED_1_d_4),
    .I(Audio_O_d) 
);
  INV phi2_s2 (
    .O(phi2_6),
    .I(cpu_clk) 
);
  DFPlayer_Mini_CMD DFP_send (
    .clk_27_d(clk_27_d),
    .n840_7(n840_7),
    .DFcmd_par1_0_7(DFcmd_par1_0_7),
    .n867_6(n867_6),
    .DFcmd_par1_1_9(DFcmd_par1_1_9),
    .n866_5(n866_5),
    .n851_5(n851_5),
    .DFcmd_par1_3_6(DFcmd_par1_3_6),
    .n850_7(n850_7),
    .n817_10(n817_10),
    .DFcmd_par1_5_4(DFcmd_par1_5_4),
    .n342_4(n342_4),
    .DFcmd_par1_6_6(DFcmd_par1_6_6),
    .soundrom1_addr_10_4(soundrom1_addr_10_4),
    .LED_2_d(LED_2_d),
    .reset_l(reset_l),
    .n898_48(n898_48),
    .Sound_meta(Sound_meta[4:0]),
    .DFP_tx_d(DFP_tx_d),
    .n377_4(n377_4),
    .n377_5(n377_5),
    .n44_6(n44_6)
);
  SC01 SC01_Simu (
    .clk_27_d(clk_27_d),
    .n44_6(n44_6),
    .reset_l(reset_l),
    .cpu_clk(cpu_clk),
    .DAC_latch_6(DAC_latch_6),
    .DAC_latch_5(DAC_latch_5),
    .DAC_latch_7(DAC_latch_7),
    .cpu_dout(cpu_dout[5:0]),
    .sc01_AR(sc01_AR)
);
  Cross_Slow_To_Fast_Clock_Bus META1 (
    .cpu_clk(cpu_clk),
    .Sound_d(Sound_d[4:0]),
    .Sound_meta(Sound_meta[4:0])
);
  RIOT_RAM RIOT_RAM (
    .RAM_wre(RAM_wre),
    .clk_27_d(clk_27_d),
    .cpu_addr(cpu_addr[6:0]),
    .cpu_dout(cpu_dout[7:0]),
    .RAM_dout(RAM_dout[7:0])
);
  cpu_clk_gen clock_gen (
    .clk_27_d(clk_27_d),
    .\cpu_clk_gen.counter1_Z (\cpu_clk_gen.counter1_Z [2]),
    .option_d(option_d[1:0]),
    .cpu_clk(cpu_clk)
);
  T65 CPU (
    .cpu_clk(cpu_clk),
    .n_riot_irq(n_riot_irq),
    .n_cpu_irq_5(n_cpu_irq_5),
    .n_cpu_nmi(n_cpu_nmi),
    .cpu_din_7_6(cpu_din_7_6),
    .cpu_din_7_7(cpu_din_7_7),
    .cpu_din_7_8(cpu_din_7_8),
    .cpu_din_7_9(cpu_din_7_9),
    .s_dout_6_6(s_dout_6_6),
    .n342_5(n342_5),
    .reset_l(reset_l),
    .cpu_din(cpu_din[7:0]),
    .RAM_dout(RAM_dout[0]),
    .soundrom1_dout(soundrom1_dout[0]),
    .soundrom2_dout(soundrom2_dout[0]),
    .s_dout(s_dout[0]),
    .game_sel_d(game_sel_d[5:4]),
    .cpu_wr_n(cpu_wr_n),
    .Res_n_i(Res_n_i),
    .n2284_4(n2284_4),
    .cpu_addr_1_4(cpu_addr_1_4),
    .cpu_addr_1_5(cpu_addr_1_5),
    .cpu_addr_0_4(cpu_addr_0_4),
    .cpu_addr_0_5(cpu_addr_0_5),
    .n1195_9(n1195_9),
    .n1195_10(n1195_10),
    .n596_24(n596_24),
    .Set_Addr_To_r(Set_Addr_To_r[1:0]),
    .PC(PC[14:8]),
    .S(S[7]),
    .AD(AD[7]),
    .BAL(BAL[7]),
    .BAH(BAH[6:0]),
    .cpu_addr(cpu_addr[6:0]),
    .cpu_dout(cpu_dout[7:0])
);
  R6532 RIOT (
    .phi2_6(phi2_6),
    .n44_6(n44_6),
    .LED_2_d(LED_2_d),
    .reset_l(reset_l),
    .cpu_clk(cpu_clk),
    .cpu_wr_n(cpu_wr_n),
    .n_cpu_nmi_5(n_cpu_nmi_5),
    .DAC_latch_8(DAC_latch_8),
    .DAC_latch_5(DAC_latch_5),
    .DAC_latch_6(DAC_latch_6),
    .soundrom1_addr_10_5(soundrom1_addr_10_5),
    .soundrom1_addr_9_4(soundrom1_addr_9_4),
    .n_cpu_nmi_6(n_cpu_nmi_6),
    .test_d(test_d),
    .soundrom1_addr_10_4(soundrom1_addr_10_4),
    .cpu_din_7_12(cpu_din_7_12),
    .n342_5(n342_5),
    .cpu_addr_1_4(cpu_addr_1_4),
    .cpu_addr_1_5(cpu_addr_1_5),
    .cpu_addr_0_4(cpu_addr_0_4),
    .cpu_addr_0_5(cpu_addr_0_5),
    .cpu_din_7_14(cpu_din_7_14),
    .cpu_dout(cpu_dout[7:0]),
    .cpu_addr(cpu_addr[4:0]),
    .Sound_meta(Sound_meta[4:0]),
    .PC(PC[11]),
    .BAH(BAH[3]),
    .Set_Addr_To_r(Set_Addr_To_r[1:0]),
    .SB_Opt_d(SB_Opt_d[6:1]),
    .game_sel_d(game_sel_d[5:4]),
    .n_riot_irq(n_riot_irq),
    .s_dout_6_6(s_dout_6_6),
    .s_dout_6_7(s_dout_6_7),
    .s_dout_6_10(s_dout_6_10),
    .s_dout(s_dout[7:0]),
    .riot_pa_o(riot_pa_o[7:0])
);
  dac Audio_DAC (
    .clk_27_d(clk_27_d),
    .n44_6(n44_6),
    .audio_dat(audio_dat[7:0]),
    .Audio_O_d(Audio_O_d)
);
  SD_Card SD_CARD (
    .clk_27_d(clk_27_d),
    .reset_sw_d(reset_sw_d),
    .wr_soundrom1_4(wr_soundrom1_4),
    .SD_MISO_d(SD_MISO_d),
    .game_sel_d(game_sel_d[5:0]),
    .option_d(option_d[3]),
    .reset_l(reset_l),
    .wr_rom_Z(wr_rom_Z),
    .LED_0_d(LED_0_d),
    .SD_MOSI_d(SD_MOSI_d),
    .SD_CLK_d(SD_CLK_d),
    .SD_CS_d(SD_CS_d),
    .data_sd_card_Z(data_sd_card_Z[7:0]),
    .address_sd_card_Z(address_sd_card_Z[13:0])
);
  Gowin_SP SOUNDROM1 (
    .wr_soundrom1(wr_soundrom1),
    .clk_27_d(clk_27_d),
    .data_sd_card_Z(data_sd_card_Z[7:0]),
    .soundrom1_addr(soundrom1_addr[10:0]),
    .soundrom1_dout(soundrom1_dout[7:0])
);
  Gowin_SP_0 SOUNDROM2 (
    .wr_soundrom2(wr_soundrom2),
    .clk_27_d(clk_27_d),
    .data_sd_card_Z(data_sd_card_Z[7:0]),
    .soundrom2_addr(soundrom2_addr[10:0]),
    .soundrom2_dout(soundrom2_dout[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* gosof80 */
