INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashbo/Desktop/Vivado/project_3/project_3.srcs/sources_1/new/matrix_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashbo/Desktop/Vivado/project_3/project_3.srcs/sources_1/new/normal_matrix_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normal_matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashbo/Desktop/Vivado/project_3/project_3.srcs/sources_1/new/seven_seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashbo/Desktop/Vivado/project_3/project_3.srcs/sources_1/new/top_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ashbo/Desktop/Vivado/project_3/project_3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
