cant handle this:
signal current_state, next_state: FSM_States;

need to speed up, this is slow when processing 1k files +
--- done, need to add test for this feature
huge speed up!!!!!!!! 200%

doesent identify variabvles 


widths on ports like this in test 8 return none, shoudl return the string
input     : in  std_logic_vector(TOPWIDTH*WIDTH-1 downto 0);


does cl tree print childeren who are named but dont have vhdl objhects attaxched