// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vrvfpgasim.h for the primary calling header

#include "Vrvfpgasim_BD.h"
#include "Vrvfpgasim__Syms.h"

#include "verilated_dpi.h"

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__23(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__23\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_rready_q 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_dm_rst_l;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_bready_q 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_dm_rst_l;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_dm_rst_l) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_rresp_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__axi_rresp_ff__DOT__dffs__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_bresp_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__axi_bresp_ff__DOT__dffs__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_dmi_reg_rdata 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmi_rddata_reg__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_havereset 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_havereset_reg__DOT__din_new) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_resumeack 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_resumeack_reg__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_rvalid_q 
            = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__slv_ports_resp_o[7U] 
                >> 0x10U) & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_bvalid_q 
            = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__slv_ports_resp_o[7U] 
                >> 0x18U) & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_arready_q 
            = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__slv_ports_resp_o[7U] 
                >> 0x1aU) & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_wready_q 
            = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__slv_ports_resp_o[7U] 
                >> 0x19U) & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_awready_q 
            = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__slv_ports_resp_o[7U] 
                >> 0x1bU) & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_arvalid_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_sb_axi_arvalid) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_wvalid_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_sb_axi_wvalid) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_awvalid_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_sb_axi_awvalid) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbdata1_reg 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_sbdata1_reg__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbdata0_reg 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_sbdata0_reg__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_state_reg__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_sbaddress0_reg__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_error_reg__dout 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_error_reg__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_misc_reg__dout 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_misc_reg__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbreadonaddr_reg__dout 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbreadonaddr_reg__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbbusy_reg__dout 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbbusy_reg__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbbusyerror_reg__dout 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbbusyerror_reg__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_data_done 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_data_doneff__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_cmd_done 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_cmd_doneff__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmabstractcs_busy_reg__dout 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmabstractcs_busy_reg__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcommand_reg__dout 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcommand_reg__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcommand_regno_reg__dout 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcommand_regno_reg__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_wren_Q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_wren) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_data0_reg__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcontrolff__dout 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrolff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_halted 
            = (((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                 >> 0x11U) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout))) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmabstractcs_error_reg__dout 
            = (((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                   >> 0xcU) & (~ (IData)((0U != (7U 
                                                 & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                    >> 8U)))))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim.__PVT__dmi_reg_en)) 
                & (((((IData)(vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_dmi_jtag_to_core_sync__DOT__c_wr_en) 
                      & ((0x16U == (0x7fU & (IData)(
                                                    (vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                                     >> 0x22U)))) 
                         | (0x17U == (0x7fU & (IData)(
                                                      (vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                                       >> 0x22U)))))) 
                     | (0x18U == (0x7fU & (IData)((vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                                   >> 0x22U))))) 
                    | (4U == (0x7fU & (IData)((vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                               >> 0x22U))))) 
                   | (5U == (0x7fU & (IData)((vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                              >> 0x22U))))))
                ? 1U : ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__execute_command) 
                          & (~ (IData)((0U != (7U & 
                                               (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                >> 8U)))))) 
                         & ((((~ ((0U == (0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                   >> 0x18U))) 
                                  | (2U == (0xffU & 
                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                             >> 0x18U))))) 
                              | (((3U == (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                >> 0x14U))) 
                                  | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                     >> 0x16U)) & (2U 
                                                   == 
                                                   (0xffU 
                                                    & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                       >> 0x18U))))) 
                             | ((2U != (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                              >> 0x14U))) 
                                & ((0U == (0xffU & 
                                           (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                            >> 0x18U))) 
                                   & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                      >> 0x11U)))) 
                            | ((0U == (0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                >> 0x18U))) 
                               & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                  >> 0x12U)))) ? 2U
                         : (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__core_dbg_cmd_done) 
                               & ((0U != (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error) 
                                                >> 
                                                (7U 
                                                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                    << 1U))))) 
                                  | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                      >> 5U) & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                                >> 0xfU)))) 
                              | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__execute_command) 
                                  & (0U == (0xffU & 
                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                             >> 0x18U)))) 
                                 & (((1U == (0xfU & 
                                             (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                              >> 0xcU))) 
                                     & (0U != (0x7fU 
                                               & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                  >> 5U)))) 
                                    | (0U != (7U & 
                                              (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                               >> 0xdU)))))) 
                             & (~ (IData)((0U != (7U 
                                                  & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                     >> 8U))))))
                             ? 3U : ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__execute_command) 
                                       & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) 
                                      & (~ (IData)(
                                                   (0U 
                                                    != 
                                                    (7U 
                                                     & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                        >> 8U))))))
                                      ? 4U : (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_sb_bus_error) 
                                               & (~ (IData)(
                                                            (0U 
                                                             != 
                                                             (7U 
                                                              & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                                 >> 8U))))))
                                               ? 5U
                                               : ((
                                                   (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__execute_command) 
                                                     & (2U 
                                                        == 
                                                        (0xffU 
                                                         & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                            >> 0x18U)))) 
                                                    & (~ (IData)(
                                                                 (0U 
                                                                  != 
                                                                  (7U 
                                                                   & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                                      >> 8U)))))) 
                                                   & (((1U 
                                                        == 
                                                        (7U 
                                                         & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                            >> 0x14U))) 
                                                       & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg) 
                                                      | ((2U 
                                                          == 
                                                          (7U 
                                                           & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                              >> 0x14U))) 
                                                         & (0U 
                                                            != 
                                                            (3U 
                                                             & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg)))))
                                                   ? 7U
                                                   : 
                                                  (7U 
                                                   & ((((0x16U 
                                                         == 
                                                         (0x7fU 
                                                          & (IData)(
                                                                    (vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                                                     >> 0x22U)))) 
                                                        & (IData)(vlSymsp->TOP__rvfpgasim.__PVT__dmi_reg_en)) 
                                                       & (IData)(vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_dmi_jtag_to_core_sync__DOT__c_wr_en))
                                                       ? 
                                                      ((~ (IData)(
                                                                  (vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                                                   >> 0xaU))) 
                                                       & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                          >> 8U))
                                                       : 
                                                      (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                                                       >> 8U)))))))));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_rresp_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_bresp_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_dmi_reg_rdata = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_havereset = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_resumeack = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_rvalid_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_bvalid_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_arready_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_wready_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_awready_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_arvalid_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_wvalid_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_axi_awvalid_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbdata1_reg = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbdata0_reg = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_error_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_misc_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbreadonaddr_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbbusy_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbbusyerror_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_data_done = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_cmd_done = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmabstractcs_busy_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcommand_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcommand_regno_reg__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_wren_Q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcontrolff__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_halted = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmabstractcs_error_reg__dout = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_reg 
        = ((0x3ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_reg) 
           | (0xc0000U & ((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_havereset))) 
                          << 0x12U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_reg 
        = ((0xfffcffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_reg) 
           | (0x30000U & ((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_resumeack))) 
                          << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbbusy_din = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
        if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbbusy_din = 0U;
        } else {
            if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbbusy_din = 0U;
            } else {
                if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbbusy_din = 0U;
                }
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_sbbusy_din = 1U;
                }
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
        = ((0xffff8fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_error_reg__dout) 
              << 0xcU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
        = ((0xfff07fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg) 
           | ((0x80000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_misc_reg__dout) 
                           << 0xfU)) | ((0x40000U & 
                                         ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_misc_reg__dout) 
                                              >> 3U)) 
                                          << 0x12U)) 
                                        | (0x38000U 
                                           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_misc_reg__dout) 
                                              << 0xfU)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
        = ((0xff8fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbbusyerror_reg__dout) 
               << 0x16U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbbusy_reg__dout) 
                             << 0x15U) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sbcs_sbreadonaddr_reg__dout) 
                                          << 0x14U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcommand_reg__dout) 
            << 0x10U) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcommand_regno_reg__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_reg 
        = ((0x3fffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_reg) 
           | (0xc0000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcontrolff__dout) 
                             << 0x1cU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_reg 
        = ((0xefffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_reg) 
           | (0x10000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcontrolff__dout) 
                             << 0x1bU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__haltsum0_reg 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmstatus_halted;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_dm_rst_l) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_data1_reg__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__execute_command 
            = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_wren) 
                | (((IData)(vlSymsp->TOP__rvfpgasim.__PVT__dmi_reg_en) 
                    & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
                          >> 0xcU))) & (((4U == (0x7fU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                                            >> 0x22U)))) 
                                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractauto_reg)) 
                                        | ((5U == (0x7fU 
                                                   & (IData)(
                                                             (vlSymsp->TOP__rvfpgasim.__PVT__dmi_wrapper__DOT__i_jtag_tap__DOT__dr 
                                                              >> 0x22U)))) 
                                           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractauto_reg) 
                                              >> 1U))))) 
               & 1U);
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__execute_command = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg_wren1 = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
        if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg_wren1 = 0U;
        } else {
            if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg_wren1 = 0U;
            } else {
                if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__sb_state_reg__dout))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg_wren1 
                        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
                            >> 0x10U) & (0U == (7U 
                                                & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
                                                   >> 0xcU))));
                }
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_unaligned 
        = ((((1U == (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
                           >> 0x11U))) & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg) 
            | ((2U == (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
                             >> 0x11U))) & (0U != (3U 
                                                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg)))) 
           | ((3U == (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbcs_reg 
                            >> 0x11U))) & (0U != (7U 
                                                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sbaddress0_reg))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_dbg_mem_wrdata 
        = ((((- (IData)((0U == (3U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                      >> 0x14U))))) 
             & ((0xff000000U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg 
                                << 0x18U)) | ((0xff0000U 
                                               & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg 
                                                  << 0x10U)) 
                                              | ((0xff00U 
                                                  & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg 
                                                     << 8U)) 
                                                 | (0xffU 
                                                    & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg))))) 
            | ((- (IData)((1U == (3U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                        >> 0x14U))))) 
               & ((0xffff0000U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg 
                                  << 0x10U)) | (0xffffU 
                                                & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg)))) 
           | ((- (IData)((2U == (3U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                       >> 0x14U))))) 
              & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data0_reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg_cmd_type 
        = ((2U == (0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                            >> 0x18U))) ? 2U : (0U 
                                                == 
                                                (0xfU 
                                                 & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                    >> 0xcU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
        = ((0xffffefffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmabstractcs_busy_reg__dout) 
              << 0xcU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg 
        = ((0xfffff8ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_reg) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmabstractcs_error_reg__dout) 
              << 8U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_cmd_next_addr 
        = (((2U == (0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                             >> 0x18U))) ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg
             : (0xffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg)) 
           + ((2U == (0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                               >> 0x18U))) ? (0xfU 
                                              & ((IData)(1U) 
                                                 << 
                                                 (3U 
                                                  & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                                                     >> 0x14U))))
               : 1U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg_cmd_addr 
        = ((2U == (0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg 
                            >> 0x18U))) ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg
            : (0xfffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__command_reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abmem_addr_core_local 
        = ((0xfU == (0xfU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg 
                             >> 0x1cU))) | (0xfU == 
                                            (0xfU & 
                                             (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__data1_reg 
                                              >> 0x1cU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractauto_reg 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_dm_rst_l)
            ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_abstractauto_reg__DOT____Vcellinp__dffs__din)
            : 0U);
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__24(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__24\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdly__gpio_wrapper_0_wb_err_o;
    // Body
    __Vdly__gpio_wrapper_0_wb_err_o = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_err_o;
    vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl;
    vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ints 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ints;
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_dat_o 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__wb_dat;
        __Vdly__gpio_wrapper_0_wb_err_o = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__wb_err) 
                                            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_err_o))) 
                                           & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__pextc_sampled 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__extc_in;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__counter20__DOT__i_counter__DOT__counter_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__counter20__DOT__i_counter__DOT__counter_d;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_dat_o = 0U;
        __Vdly__gpio_wrapper_0_wb_err_o = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__pextc_sampled = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__counter20__DOT__i_counter__DOT__counter_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__ext_pad_s 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__sync;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_r 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_s) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n) 
               & 1U);
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__ext_pad_s = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_r = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcontrol_dmactive_ff__dout 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dmcontrol_dmactive_ff__DOT____Vcellinp__dffs__din) 
               & 1U);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_ack_o 
            = (((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                    >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                  & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_err_o))) 
                 & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_ack_o))) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__wb_err))) 
               & 1U);
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dmcontrol_dmactive_ff__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_ack_o = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (8U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk 
                = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk) 
                   | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk 
                = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk) 
                   | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk 
                = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk) 
                   | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk 
                = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk) 
                   | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (9U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec 
                = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec) 
                   | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec 
                = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec) 
                   | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec 
                = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec) 
                   | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec 
                = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec) 
                   | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (6U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl 
                = (3U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat);
        } else {
            if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl 
                    = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl)) 
                       | (2U & ((0xfffffffeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl)) 
                                | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_inta_o) 
                                   << 1U))));
            }
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (2U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                   | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                   | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                   | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                   | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o 
        = ((IData)(vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0)
            ? ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out 
                & (~ vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux)) 
               | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__aux_i 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux))
            : 0U);
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (7U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ints 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat;
        } else {
            if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ctrl))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ints 
                    = (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ints 
                       | (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__in_muxed 
                            ^ vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_in) 
                           & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__in_muxed 
                                 ^ vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig))) 
                          & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte));
            }
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ints = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_err_o 
        = __Vdly__gpio_wrapper_0_wb_err_o;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__counter20__DOT__i_counter__DOT__counter_d 
        = (0x1fffffU & ((IData)(1U) + vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__counter20__DOT__i_counter__DOT__counter_q));
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__sync 
            = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_31_bidir) 
                << 0x1fU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_30_bidir) 
                              << 0x1eU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_29_bidir) 
                                            << 0x1dU) 
                                           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_28_bidir) 
                                               << 0x1cU) 
                                              | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_27_bidir) 
                                                  << 0x1bU) 
                                                 | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_26_bidir) 
                                                     << 0x1aU) 
                                                    | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_25_bidir) 
                                                        << 0x19U) 
                                                       | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_24_bidir) 
                                                           << 0x18U) 
                                                          | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_23_bidir) 
                                                              << 0x17U) 
                                                             | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_22_bidir) 
                                                                 << 0x16U) 
                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_21_bidir) 
                                                                    << 0x15U) 
                                                                   | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_20_bidir) 
                                                                       << 0x14U) 
                                                                      | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_19_bidir) 
                                                                          << 0x13U) 
                                                                         | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_18_bidir) 
                                                                             << 0x12U) 
                                                                            | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_17_bidir) 
                                                                                << 0x11U) 
                                                                               | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_16_bidir) 
                                                                                << 0x10U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_15_bidir) 
                                                                                << 0xfU) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_14_bidir) 
                                                                                << 0xeU) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_13_bidir) 
                                                                                << 0xdU) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_12_bidir) 
                                                                                << 0xcU) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_11_bidir) 
                                                                                << 0xbU) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_10_bidir) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_9_bidir) 
                                                                                << 9U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_8_bidir) 
                                                                                << 8U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_7_bidir) 
                                                                                << 7U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_6_bidir) 
                                                                                << 6U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_5_bidir) 
                                                                                << 5U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_4_bidir) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_3_bidir) 
                                                                                << 3U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_2_bidir) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_1_bidir) 
                                                                                << 1U) 
                                                                                | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_0_bidir))))))))))))))))))))))))))))))));
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_s 
            = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__sync_clk) 
               & 1U);
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__sync = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_s = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q)))) {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x2fU >= (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0xfffU & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(0xcU) 
                                              * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x2fU >= (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0xfffU & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(0xcU) 
                                              * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o 
        = ((0x2fU >= (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))
            ? (0xfffU & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                                 >> (0x3fU & ((IData)(0xcU) 
                                              * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q))))))
            : 0U);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xf01ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0xf0fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xf000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                          >> (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q) 
                                    << 2U))) << 0xcU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xc00U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xeffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x10000U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xf01ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0xf0fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xf000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                          >> (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q) 
                                    << 2U))) << 0xcU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xc00U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xeffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x10000U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xf01ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0xf0fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xf000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q) 
                          >> (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q) 
                                    << 2U))) << 0xcU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xc00U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xeffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x10000U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0x3ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xfffc0000U & (((4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                              << 0x13U) | ((4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                           << 0x12U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0x3ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xfffc0000U & (((4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                              << 0x13U) | ((4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                           << 0x12U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0x3ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xfffc0000U & (((4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                              << 0x13U) | ((4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
                                           << 0x12U))));
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (1U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out 
                = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out) 
                   | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out 
                = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out) 
                   | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out 
                = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out) 
                   | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out 
                = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out) 
                   | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_out = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (5U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux 
                = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux) 
                   | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux 
                = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux) 
                   | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux 
                = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux) 
                   | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux 
                = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux) 
                   | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_aux = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_in 
        = ((IData)(vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0)
            ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__in_muxed
            : 0U);
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (4U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig 
                = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig) 
                   | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig 
                = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig) 
                   | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig 
                = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig) 
                   | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig 
                = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig) 
                   | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_ptrig = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if ((1U & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                      >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
                    & (3U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte 
                = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte) 
                   | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte 
                = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte) 
                   | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte 
                = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte) 
                   | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte 
                = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte) 
                   | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_inte = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_31_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x1fU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_30_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x1eU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_29_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x1dU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_28_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x1cU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_27_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x1bU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_26_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x1aU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_25_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x19U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_24_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x18U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_23_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x17U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_22_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x16U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_21_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x15U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_20_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x14U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_19_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x13U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_18_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x12U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_17_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x11U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_16_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0x10U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_15_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0xfU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_14_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0xeU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_13_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0xdU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_12_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0xcU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_11_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0xbU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_10_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 0xaU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_9_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 9U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_8_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 8U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_7_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 7U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_6_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 6U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_5_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 5U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_4_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 4U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_3_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 3U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_2_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 2U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_1_bidir 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                    & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 >> 1U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__bidirec_0_bidir 
        = (1U & (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe 
                   & vlSymsp->TOP__rvfpgasim__swervolf.gpio_wrapper_0__DOT____Vcellout__gpio__ext_pad_o) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe) 
                 & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_oe));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] = 0U;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] = 0U;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xfff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0xfff0fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xf0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                       >> 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = (0xadcab1e0U | (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] = 0xa11ab1ebU;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xcU | (0xffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = (0xcU | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xffeffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x100U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffdU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
               | (0xfffffffeU & ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                                 << 1U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] = 0U;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] = 0U;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xfff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0xfff0fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xf0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                       >> 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = (0xadcab1e0U | (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] = 0xa11ab1ebU;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xcU | (0xffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = (0xcU | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xffeffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x100U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffdU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
               | (0xfffffffeU & ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                                 << 1U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] = 0U;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] = 0U;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xfff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = ((0xfff0fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]) 
           | (0xf0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                       >> 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = (0xadcab1e0U | (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] = 0xa11ab1ebU;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xcU | (0xffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
        = (0xcU | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xffeffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x100U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
            = ((0xfffffffdU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U]) 
               | (0xfffffffeU & ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))) 
                                 << 1U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__in_muxed 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk 
            & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__pextc_sampled) 
           | ((~ vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_eclk) 
              & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__ext_pad_s));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__in_lach 
        = (((~ vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec) 
            & (- (IData)(((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_s) 
                          & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_r)))))) 
           | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__rgpio_nec 
              & (- (IData)(((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_s)) 
                            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_r))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__sync_clk 
        = ((IData)(vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__clk_pad_i));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__extc_in 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__in_lach 
            & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__ext_pad_s) 
           | ((~ vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__in_lach) 
              & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__pextc_sampled));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__25(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__25\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_pol;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_pol;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable;
    CData/*0:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable;
    CData/*0:0*/ __Vdly__syscon_wrapper_0_o_wb_ack;
    IData/*31:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt;
    IData/*31:0*/ __Vdly__syscon_wrapper_0_o_nmi_vec;
    QData/*63:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp;
    QData/*63:0*/ __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtime;
    // Body
    __Vdly__syscon_wrapper_0_o_wb_ack = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_ack;
    vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter;
    vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtime 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtime;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_pol 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_pol;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_pol 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_pol;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3;
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4;
    __Vdly__syscon_wrapper_0_o_nmi_vec = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_nmi_vec;
    __Vdly__syscon_wrapper_0_o_wb_ack = (1U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
                                                >> 5U) 
                                               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_ack))));
    if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0)))) {
        __Vdly__syscon_wrapper_0_o_wb_ack = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__wbm_err 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc) 
           & (~ (IData)((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)))));
    if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[4U] 
          >> 0x12U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__bid 
            = (0x3fU & ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[7U] 
                         << 9U) | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[6U] 
                                   >> 0x17U)));
    }
    if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0U] 
          >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__rid 
            = (0x3fU & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U]);
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0U] 
              >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__o_rid 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__i_arid;
        }
        if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0U] 
              >> 1U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__ar_req = 1U;
        } else {
            if ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0U] 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rvalid))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__ar_req = 0U;
            }
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__ar_req = 0U;
    }
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[4U] 
              >> 0x12U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__o_bid 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__i_awid;
        }
        if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[4U] 
              >> 0x12U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__aw_req = 1U;
        } else {
            if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                  >> 6U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__aw_req = 0U;
            }
        }
        if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
              >> 7U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_wready))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__w_req = 1U;
        } else {
            if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                  >> 6U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__w_req = 0U;
            }
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__aw_req = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__w_req = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__nmi_int_r 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__nmi_int;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U] 
        = ((0xfff00fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U]) 
           | (0xfffff000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__bid) 
                              << 0xeU) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bresp) 
                                          << 0xcU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__nmi_int = 0U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0_wb_inta_o))) {
        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4 = 1U;
    }
    if ((1U & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable)) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable))))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge) {
            __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3 = 0U;
        }
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge) {
            __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4 = 0U;
        }
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en) {
            __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
                = (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
                   - (IData)(1U));
        }
        if ((1U == vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt)) {
            __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en = 0U;
            if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer) {
                __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3 = 1U;
            }
            if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer) {
                __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4 = 1U;
            }
            if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer) 
                          | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer))))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__nmi_int = 1U;
            }
        }
    }
    if ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o) 
            >> 5U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb)) 
          & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we)) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_ack)))) {
        if (((((((((2U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr))) 
                   | (3U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                  | (6U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                 | (0xaU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
                | (0xbU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
               | (0xcU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
              | (0xdU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
             | (0xeU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr))))) {
            if ((2U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                if (VL_UNLIKELY((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel)))) {
                    if (VL_UNLIKELY((0U != vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__f))) {
                        VL_FWRITEF(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__f,"%c",
                                   8,(0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                    }
                    VL_WRITEF("%c",8,(0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                }
                if (VL_UNLIKELY((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel)))) {
                    VL_WRITEF("\nFinito\n");
                    VL_FINISH_MT("../src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v", 172, "");
                }
                if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x1fU));
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x1eU));
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_pol 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x1dU));
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x1cU));
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x1bU));
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x1aU));
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_pol 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x19U));
                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer 
                        = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                 >> 0x18U));
                }
            } else {
                if ((3U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                        __Vdly__syscon_wrapper_0_o_nmi_vec 
                            = ((0xffffff00U & __Vdly__syscon_wrapper_0_o_nmi_vec) 
                               | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                    }
                    if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                        __Vdly__syscon_wrapper_0_o_nmi_vec 
                            = ((0xffff00ffU & __Vdly__syscon_wrapper_0_o_nmi_vec) 
                               | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                    }
                    if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                        __Vdly__syscon_wrapper_0_o_nmi_vec 
                            = ((0xff00ffffU & __Vdly__syscon_wrapper_0_o_nmi_vec) 
                               | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                    }
                    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                        __Vdly__syscon_wrapper_0_o_nmi_vec 
                            = ((0xffffffU & __Vdly__syscon_wrapper_0_o_nmi_vec) 
                               | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                    }
                } else {
                    if ((6U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                        if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                            __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable 
                                = (1U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat);
                        }
                        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable 
                            = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                     >> 1U));
                    } else {
                        if ((0xaU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                            if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                    = ((0xffffffffffffff00ULL 
                                        & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                       | (IData)((IData)(
                                                         (0xffU 
                                                          & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat))));
                            }
                            if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                    = ((0xffffffffffff00ffULL 
                                        & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                       | ((QData)((IData)(
                                                          (0xffU 
                                                           & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                                              >> 8U)))) 
                                          << 8U));
                            }
                            if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                    = ((0xffffffffff00ffffULL 
                                        & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                       | ((QData)((IData)(
                                                          (0xffU 
                                                           & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                                              >> 0x10U)))) 
                                          << 0x10U));
                            }
                            if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                    = ((0xffffffff00ffffffULL 
                                        & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                       | ((QData)((IData)(
                                                          (0xffU 
                                                           & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                                              >> 0x18U)))) 
                                          << 0x18U));
                            }
                        } else {
                            if ((0xbU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                                if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                        = ((0xffffff00ffffffffULL 
                                            & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                           | ((QData)((IData)(
                                                              (0xffU 
                                                               & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat))) 
                                              << 0x20U));
                                }
                                if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                        = ((0xffff00ffffffffffULL 
                                            & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                           | ((QData)((IData)(
                                                              (0xffU 
                                                               & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                                                  >> 8U)))) 
                                              << 0x28U));
                                }
                                if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                        = ((0xff00ffffffffffffULL 
                                            & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                           | ((QData)((IData)(
                                                              (0xffU 
                                                               & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                                                  >> 0x10U)))) 
                                              << 0x30U));
                                }
                                if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                                        = ((0xffffffffffffffULL 
                                            & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp) 
                                           | ((QData)((IData)(
                                                              (0xffU 
                                                               & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                                                  >> 0x18U)))) 
                                              << 0x38U));
                                }
                            } else {
                                if ((0xcU == (0xfU 
                                              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                                    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
                                            = ((0xffffff00U 
                                                & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt) 
                                               | (0xffU 
                                                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                                    }
                                    if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
                                            = ((0xffff00ffU 
                                                & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt) 
                                               | (0xff00U 
                                                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                                    }
                                    if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
                                            = ((0xff00ffffU 
                                                & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt) 
                                               | (0xff0000U 
                                                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                                    }
                                    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
                                            = ((0xffffffU 
                                                & __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt) 
                                               | (0xff000000U 
                                                  & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                                    }
                                } else {
                                    if ((0xdU == (0xfU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                                        if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                            __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en 
                                                = (1U 
                                                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat);
                                        }
                                    } else {
                                        if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg 
                                                = (0xffU 
                                                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat);
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((0xfU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg 
                        = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg) 
                           | (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                }
                if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg 
                        = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg) 
                           | (0xff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                }
                if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg 
                        = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg) 
                           | (0xff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                }
                if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg 
                        = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg) 
                           | (0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat));
                }
            }
        }
    }
    if (((((((((0U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr))) 
               | (1U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
              | (2U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
             | (3U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
            | (6U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
           | (8U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
          | (9U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) 
         | (0xaU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr))))) {
        if ((0U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__version;
        } else {
            if ((1U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt = 0x8946d48dU;
            } else {
                if ((2U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                        = ((0xfffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt) 
                           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4) 
                               << 0x1fU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge) 
                                             << 0x1eU) 
                                            | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_pol) 
                                                << 0x1dU) 
                                               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer) 
                                                  << 0x1cU)))));
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                        = ((0xf0ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt) 
                           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3) 
                               << 0x1bU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge) 
                                             << 0x1aU) 
                                            | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_pol) 
                                                << 0x19U) 
                                               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer) 
                                                  << 0x18U)))));
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                        = (0xff03ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt);
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                        = ((0xfffcffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt) 
                           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__i_ram_init_error_0) 
                               << 0x11U) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__i_ram_init_done_0) 
                                            << 0x10U)));
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                        = (0xffff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt);
                } else {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                        = ((3U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))
                            ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_nmi_vec
                            : ((6U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))
                                ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable) 
                                    << 1U) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable))
                                : ((8U == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))
                                    ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtime)
                                    : ((9U == (0xfU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))
                                        ? (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtime 
                                                   >> 0x20U))
                                        : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp)))));
                }
            }
        }
    } else {
        if ((0xbU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                = (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
                           >> 0x20U));
        } else {
            if ((0xcU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                    = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt;
            } else {
                if ((0xdU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt 
                        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en;
                } else {
                    if ((0xfU == (0xfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)))) {
                        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_rdt = 0U;
                    }
                }
            }
        }
    }
    __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtime 
        = (1ULL + vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtime);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_timer_irq 
        = (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtime 
           >= vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp);
    if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0)))) {
        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtime = 0ULL;
        __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp = 0ULL;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_cnt;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_timer_en;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_edge;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_pol 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_pol;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq4_timer;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_edge;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_pol 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_pol;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__sw_irq3_timer;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_gpio_enable;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__irq_ptc_enable;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtimecmp;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__mtime 
        = __Vdly__syscon_wrapper_0__DOT__syscon__DOT__mtime;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_wb_ack 
        = __Vdly__syscon_wrapper_0_o_wb_ack;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0_o_nmi_vec 
        = __Vdly__syscon_wrapper_0_o_nmi_vec;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xffffffffffffff00ULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | (IData)((IData)((0xfeU | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xffffffffffff00ffULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | ((QData)((IData)((0xfdU | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))) 
              << 8U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xffffffffff00ffffULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | ((QData)((IData)((0xfbU | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))) 
              << 0x10U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xffffffff00ffffffULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | ((QData)((IData)((0xf7U | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))) 
              << 0x18U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xffffff00ffffffffULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | ((QData)((IData)((0xefU | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))) 
              << 0x20U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xffff00ffffffffffULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | ((QData)((IData)((0xdfU | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))) 
              << 0x28U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xff00ffffffffffffULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | ((QData)((IData)((0xbfU | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))) 
              << 0x30U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable 
        = ((0xffffffffffffffULL & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__enable) 
           | ((QData)((IData)((0x7fU | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Enables_Reg)))) 
              << 0x38U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xfffffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xffffff0fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xf0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xfffff0ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xf00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xffff0fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xf000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xfff0ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xf0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xff0fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xf00000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xf0ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xf000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat 
        = ((0xfffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__SegDispl_Ctr__DOT__digits_concat) 
           | (0xf0000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__syscon_wrapper_0__DOT__syscon__DOT__Digits_Reg));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__26(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__26\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U] 
        = ((0xf00fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U]) 
           | (0xfffffff0U & ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_bid) 
                             << 6U)));
    if (vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_wready = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready = 0U;
        if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_wready = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rvalid = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we = 0U;
            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter = 1U;
            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 0U;
        } else {
            if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
                if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
                    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
                        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rvalid = 1U;
                        if ((1U & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0U])) {
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rvalid = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 0U;
                        }
                    } else {
                        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid = 1U;
                        if ((0x40U & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U])) {
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 0U;
                        }
                    }
                } else {
                    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
                        if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_err) 
                             | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_ack))) {
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rvalid = 1U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rdata 
                                = (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_dat)) 
                                    << 0x20U) | (QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__wb_rdt_low)));
                            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 7U;
                        }
                    } else {
                        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr 
                            = (1U | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr));
                        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel = 0xfU;
                        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 1U;
                        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 1U;
                        vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 5U;
                    }
                }
            } else {
                if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
                    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
                        if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_err) 
                             | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_ack))) {
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__wb_rdt_low 
                                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_dat;
                            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 4U;
                        }
                    } else {
                        if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_err) 
                             | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_s2m_io_ack))) {
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we = 0U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid = 1U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 6U;
                        }
                    }
                } else {
                    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs))) {
                        if ((0x80U & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U])) {
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__hi_32b_w 
                                = (0U == (0xfU & ((
                                                   vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                                   << 0x16U) 
                                                  | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                                     >> 0xaU))));
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr 
                                = ((0x3ffeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)) 
                                   | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__hi_32b_w));
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 1U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 1U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we = 1U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_wready = 1U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 2U;
                            if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__hi_32b_w) {
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel 
                                    = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                                << 0x12U) 
                                               | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                                  >> 0xeU)));
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                    = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[4U] 
                                        << 0xeU) | 
                                       (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                        >> 0x12U));
                            } else {
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel 
                                    = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                                << 0x16U) 
                                               | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                                  >> 0xaU)));
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                    = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                        << 0xeU) | 
                                       (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                        >> 0x12U));
                            }
                        }
                    } else {
                        vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter = 1U;
                        if (((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[4U] 
                              >> 0x12U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter))) {
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr 
                                = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)) 
                                   | (0x3ffeU & ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[6U] 
                                                  << 7U) 
                                                 | (0x7eU 
                                                    & (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[5U] 
                                                       >> 0x19U)))));
                            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready = 1U;
                            vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter = 0U;
                            if ((0x80U & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U])) {
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__hi_32b_w 
                                    = (0U == (0xfU 
                                              & ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                                  << 0x16U) 
                                                 | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                                    >> 0xaU))));
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr 
                                    = ((0x3ffeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr)) 
                                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__hi_32b_w));
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 1U;
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 1U;
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we = 1U;
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_wready = 1U;
                                vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 2U;
                                if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__hi_32b_w) {
                                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel 
                                        = (0xfU & (
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                                    << 0x12U) 
                                                   | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                                      >> 0xeU)));
                                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                        = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[4U] 
                                            << 0xeU) 
                                           | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                              >> 0x12U));
                                } else {
                                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel 
                                        = (0xfU & (
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                                    << 0x16U) 
                                                   | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                                      >> 0xaU)));
                                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_dat 
                                        = ((vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
                                            << 0xeU) 
                                           | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                              >> 0x12U));
                                }
                            } else {
                                vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 1U;
                            }
                        } else {
                            if ((2U & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0U])) {
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr 
                                    = (0x3fffU & ((
                                                   vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
                                                   << 0x1eU) 
                                                  | (vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[1U] 
                                                     >> 2U)));
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel = 0xfU;
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 1U;
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 1U;
                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready = 1U;
                                vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 3U;
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter = 1U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_wready = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rvalid = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_stb = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_sel = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_we = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__wb_rdt_low = 0xdeadbeefU;
        vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter 
        = vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__arbiter;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs 
        = vlSymsp->TOP__rvfpgasim__swervolf.__Vdly__intcon_wrapper_bd_0__DOT__axi2wb__DOT__cs;
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match 
        = ((0x7eU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)) 
           | (0x2000U == (0xfffff000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr) 
                                         << 2U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match 
        = ((0x7dU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)) 
           | ((0x1400U == (0xffffffc0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr) 
                                          << 2U))) 
              << 1U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match 
        = ((0x7bU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)) 
           | ((0x1200U == (0xffffffc0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr) 
                                          << 2U))) 
              << 2U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match 
        = ((0x77U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)) 
           | ((0x1100U == (0xffffffc0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr) 
                                          << 2U))) 
              << 3U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match 
        = ((0x6fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)) 
           | ((0x1040U == (0xffffffc0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr) 
                                          << 2U))) 
              << 4U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match 
        = ((0x5fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)) 
           | ((0x1000U == (0xffffffc0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr) 
                                          << 2U))) 
              << 5U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match 
        = ((0x3fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match)) 
           | ((0U == (0xfffff000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_adr) 
                                     << 2U))) << 6U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U] 
        = ((0xfffffbffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U]) 
           | (0xfffffc00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rvalid) 
                             << 0xaU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U] 
        = ((0xffefffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U]) 
           | (0xfff00000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_bvalid) 
                             << 0x14U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U] 
        = ((0xff1fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U]) 
           | (0xffe00000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_awready) 
                              << 0x17U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_arready) 
                                            << 0x16U) 
                                           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_wready) 
                                              << 0x15U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[0U] 
        = ((1U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[0U]) 
           | (0xfffffffeU & (2U | ((0xfffffff0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rdata) 
                                                   << 4U)) 
                                   | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rresp) 
                                      << 2U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[1U] 
        = ((1U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rdata) 
                   >> 0x1cU) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rresp) 
                                >> 0x1eU))) | (0xfffffffeU 
                                               & ((0xeU 
                                                   & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rdata) 
                                                      >> 0x1cU)) 
                                                  | (0xfffffff0U 
                                                     & ((IData)(
                                                                (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rdata 
                                                                 >> 0x20U)) 
                                                        << 4U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U] 
        = ((0xfffffc00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U]) 
           | ((1U & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rdata 
                              >> 0x20U)) >> 0x1cU)) 
              | (0xfffffffeU & ((0xfffffff0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__rid) 
                                                << 4U)) 
                                | (0xeU & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__io_rdata 
                                                    >> 0x20U)) 
                                           >> 0x1cU))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match;
    vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 0U;
    if ((0x40U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 6U;
    }
    if ((0x20U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 5U;
    }
    if ((0x10U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 4U;
    }
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 3U;
    }
    if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 2U;
    }
    if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__in))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__slave_sel 
        = vlSymsp->TOP__rvfpgasim__swervolf.__Vfunc_intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__ff1__0__Vfuncout;
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__wb_intercon0__DOT____Vcellout__wb_mux_io__wbs_cyc_o 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__match) 
           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_m2s_io_cyc) 
              << (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__wb_intercon0__DOT__wb_mux_io__DOT__slave_sel)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__gpio_wrapper_0__DOT__gpio__DOT__wb_err = 0U;
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__27(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__27\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U] 
        = ((0xfffbU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U]) 
           | (0xfffffffcU & ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rvalid) 
                             << 2U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U] 
        = ((0xefffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U]) 
           | (0xfffff000U & ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_bvalid) 
                             << 0xcU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U] 
        = ((0x1ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[2U]) 
           | (0xfe000000U & (0x2000000U | (0xf0000000U 
                                           & ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rdata) 
                                              << 0x1cU)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[3U] 
        = ((0x1ffffffU & ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rdata) 
                          >> 4U)) | (0xfe000000U & 
                                     ((0xe000000U & 
                                       ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rdata) 
                                        >> 4U)) | (0xf0000000U 
                                                   & ((IData)(
                                                              (vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rdata 
                                                               >> 0x20U)) 
                                                      << 0x1cU)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[4U] 
        = ((0x1ffffffU & ((IData)((vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rdata 
                                   >> 0x20U)) >> 4U)) 
           | (0xfe000000U & ((0xf0000000U & ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rid) 
                                             << 0x1cU)) 
                             | (0xe000000U & ((IData)(
                                                      (vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rdata 
                                                       >> 0x20U)) 
                                              >> 4U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U] 
        = ((0xfffcU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U]) 
           | (0x1ffffffU & ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_rid) 
                            >> 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U] 
        = ((0x1fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__slaves_resp[5U]) 
           | (0xffffe000U & (((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_awready) 
                              << 0xfU) | (((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_arready) 
                                           << 0xeU) 
                                          | ((IData)(vlSymsp->TOP__rvfpgasim__ram.__PVT__o_wready) 
                                             << 0xdU)))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__28(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__28\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellinp__dbg_state_reg__rst_l)
            ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_state_reg__DOT____Vcellinp__dffs__din)
            : 0U);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_busy_din = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
        if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_busy_din = 0U;
        } else {
            if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_busy_din = 0U;
            } else {
                if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_busy_din = 0U;
                }
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout) 
                      >> 2U)))) {
            if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
                if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__abstractcs_busy_din = 1U;
                }
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_data_done_in = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
        if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_data_done_in = 0U;
                }
            }
        }
    } else {
        if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
            if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
                if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_data_done_in = 1U;
                }
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_cmd_done_in = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
        if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_cmd_done_in = 0U;
                }
            }
        }
    } else {
        if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
            if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) {
                if ((1U & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)))) {
                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_cmd_done_in = 1U;
                }
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__sb_abmem_cmd_pending 
        = (((5U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)) 
            | (6U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout))) 
           | (7U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellout__dbg_state_reg__dout)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__29(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__29\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U]);
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__0__KET____DOT__dccm_bank__Q 
        = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U])]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__0__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[0U] 
        = (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__0__KET____DOT__dccm_bank__Q);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[1U] 
        = ((0xffffff80U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[1U]) 
           | (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__0__KET____DOT__dccm_bank__Q 
                      >> 0x20U)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__30(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__30\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                          << 0x15U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U] 
                                       >> 0xbU)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__1__KET____DOT__dccm_bank__Q 
        = ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                        << 0x15U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U] 
                                     >> 0xbU)))]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__1__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[1U] 
        = ((0x7fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[1U]) 
           | (0xffffff80U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__1__KET____DOT__dccm_bank__Q) 
                             << 7U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[2U] 
        = ((0xffffc000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[2U]) 
           | ((0x7fU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__1__KET____DOT__dccm_bank__Q) 
                        >> 0x19U)) | (0xffffff80U & 
                                      ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__1__KET____DOT__dccm_bank__Q 
                                                >> 0x20U)) 
                                       << 7U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__31(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__31\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                          << 0xaU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U] 
                                      >> 0x16U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__2__KET____DOT__dccm_bank__Q 
        = ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                        << 0xaU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U] 
                                    >> 0x16U)))]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__2__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[2U] 
        = ((0x3fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[2U]) 
           | (0xffffc000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__2__KET____DOT__dccm_bank__Q) 
                             << 0xeU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[3U] 
        = ((0xffe00000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[3U]) 
           | ((0x3fffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__2__KET____DOT__dccm_bank__Q) 
                          >> 0x12U)) | (0xffffc000U 
                                        & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__2__KET____DOT__dccm_bank__Q 
                                                    >> 0x20U)) 
                                           << 0xeU))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__32(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__32\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                          << 0x1fU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                                       >> 1U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__3__KET____DOT__dccm_bank__Q 
        = ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                        << 0x1fU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                                     >> 1U)))]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__3__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[3U] 
        = ((0x1fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[3U]) 
           | (0xffe00000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__3__KET____DOT__dccm_bank__Q) 
                             << 0x15U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[4U] 
        = ((0xf0000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[4U]) 
           | ((0x1fffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__3__KET____DOT__dccm_bank__Q) 
                            >> 0xbU)) | (0xffe00000U 
                                         & ((IData)(
                                                    (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__3__KET____DOT__dccm_bank__Q 
                                                     >> 0x20U)) 
                                            << 0x15U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__33(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__33\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((0x10U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                          << 0x14U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                                       >> 0xcU)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__4__KET____DOT__dccm_bank__Q 
        = ((0x10U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                        << 0x14U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                                     >> 0xcU)))]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__4__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[4U] 
        = ((0xfffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[4U]) 
           | (0xf0000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__4__KET____DOT__dccm_bank__Q) 
                             << 0x1cU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[5U] 
        = ((0xfffffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__4__KET____DOT__dccm_bank__Q) 
                          >> 4U)) | (0xf0000000U & 
                                     ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__4__KET____DOT__dccm_bank__Q 
                                               >> 0x20U)) 
                                      << 0x1cU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[6U] 
        = ((0xfffffff8U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[6U]) 
           | (0xfffffffU & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__4__KET____DOT__dccm_bank__Q 
                                     >> 0x20U)) >> 4U)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__34(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__34\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((0x20U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                          << 9U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                                    >> 0x17U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__5__KET____DOT__dccm_bank__Q 
        = ((0x20U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                        << 9U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
                                  >> 0x17U)))]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__5__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[6U] 
        = ((7U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[6U]) 
           | (0xfffffff8U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__5__KET____DOT__dccm_bank__Q) 
                             << 3U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[7U] 
        = ((0xfffffc00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[7U]) 
           | ((7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__5__KET____DOT__dccm_bank__Q) 
                     >> 0x1dU)) | (0xfffffff8U & ((IData)(
                                                          (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__5__KET____DOT__dccm_bank__Q 
                                                           >> 0x20U)) 
                                                  << 3U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__35(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__35\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((0x40U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                         >> 2U));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__6__KET____DOT__dccm_bank__Q 
        = ((0x40U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                       >> 2U))]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__6__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[7U] 
        = ((0x3ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[7U]) 
           | (0xfffffc00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__6__KET____DOT__dccm_bank__Q) 
                             << 0xaU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[8U] 
        = ((0xfffe0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[8U]) 
           | ((0x3ffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__6__KET____DOT__dccm_bank__Q) 
                         >> 0x16U)) | (0xfffffc00U 
                                       & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__6__KET____DOT__dccm_bank__Q 
                                                   >> 0x20U)) 
                                          << 0xaU))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__36(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__36\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0;
    SData/*10:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0;
    QData/*38:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0 = 0U;
    if ((0x80U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0 
            = (0x7ffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                         >> 0xdU));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__7__KET____DOT__dccm_bank__Q 
        = ((0x80U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core
           [(0x7ffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
                       >> 0xdU))]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__mem_bank__BRA__7__KET____DOT__dccm_bank__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[8U] 
        = ((0x1ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[8U]) 
           | (0xfffe0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__7__KET____DOT__dccm_bank__Q) 
                             << 0x11U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_bank_dout[9U] 
        = ((0x1ffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__7__KET____DOT__dccm_bank__Q) 
                        >> 0xfU)) | (0xfffe0000U & 
                                     ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT____Vcellout__mem_bank__BRA__7__KET____DOT__dccm_bank__Q 
                                               >> 0x20U)) 
                                      << 0x11U)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__37(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__37\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[0U]))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
        = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0U] 
        = (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[1U] 
        = ((0xfffffffcU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[1U]) 
           | (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
                      >> 0x20U)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__38(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__38\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x10U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                  << 0x3eU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                << 0x1eU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                                  >> 2U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x10U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[1U] 
        = ((3U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[1U]) 
           | (0xfffffffcU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 2U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[2U] 
        = ((0xfffffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[2U]) 
           | ((3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                     >> 0x1eU)) | (0xfffffffcU & ((IData)(
                                                          (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
                                                           >> 0x20U)) 
                                                  << 2U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__39(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__39\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x100U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x3cU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                                << 0x1cU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                  >> 4U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x100U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[2U] 
        = ((0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[2U]) 
           | (0xfffffff0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[3U] 
        = ((0xffffffc0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[3U]) 
           | ((0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                       >> 0x1cU)) | (0xfffffff0U & 
                                     ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
                                               >> 0x20U)) 
                                      << 4U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__40(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__40\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x1000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x1aU) | ((QData)((IData)(
                                                               vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                               >> 6U)));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x1000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[3U] 
        = ((0x3fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[3U]) 
           | (0xffffffc0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 6U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[4U] 
        = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[4U]) 
           | ((0x3fU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                        >> 0x1aU)) | (0xffffffc0U & 
                                      ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
                                                >> 0x20U)) 
                                       << 6U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__41(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__41\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[0U]))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
        = ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[4U] 
        = ((0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[4U]) 
           | (0xffffff00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 8U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[5U] 
        = ((0xfffffc00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[5U]) 
           | ((0xffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
                                                >> 0x20U)) 
                                       << 8U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__42(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__42\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x20U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                  << 0x3eU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                << 0x1eU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                                  >> 2U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x20U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[5U] 
        = ((0x3ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[5U]) 
           | (0xfffffc00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0xaU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[6U] 
        = ((0xfffff000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[6U]) 
           | ((0x3ffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                         >> 0x16U)) | (0xfffffc00U 
                                       & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
                                                   >> 0x20U)) 
                                          << 0xaU))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__43(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__43\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x200U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x3cU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                                << 0x1cU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                  >> 4U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x200U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[6U] 
        = ((0xfffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[6U]) 
           | (0xfffff000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0xcU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[7U] 
        = ((0xffffc000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[7U]) 
           | ((0xfffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                         >> 0x14U)) | (0xfffff000U 
                                       & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
                                                   >> 0x20U)) 
                                          << 0xcU))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__44(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__44\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x2000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x1aU) | ((QData)((IData)(
                                                               vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                               >> 6U)));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x2000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[7U] 
        = ((0x3fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[7U]) 
           | (0xffffc000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0xeU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[8U] 
        = ((0xffff0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[8U]) 
           | ((0x3fffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                          >> 0x12U)) | (0xffffc000U 
                                        & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
                                                    >> 0x20U)) 
                                           << 0xeU))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__45(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__45\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[0U]))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
        = ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[8U] 
        = ((0xffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[8U]) 
           | (0xffff0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[9U] 
        = ((0xfffc0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[9U]) 
           | ((0xffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q) 
                          >> 0x10U)) | (0xffff0000U 
                                        & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
                                                    >> 0x20U)) 
                                           << 0x10U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__46(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__46\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x40U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                  << 0x3eU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                << 0x1eU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                                  >> 2U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x40U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[9U] 
        = ((0x3ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[9U]) 
           | (0xfffc0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x12U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xaU] 
        = ((0xfff00000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xaU]) 
           | ((0x3ffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                           >> 0xeU)) | (0xfffc0000U 
                                        & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
                                                    >> 0x20U)) 
                                           << 0x12U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__47(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__47\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x400U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x3cU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                                << 0x1cU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                  >> 4U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x400U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xaU] 
        = ((0xfffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xaU]) 
           | (0xfff00000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x14U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xbU] 
        = ((0xffc00000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xbU]) 
           | ((0xfffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                           >> 0xcU)) | (0xfff00000U 
                                        & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
                                                    >> 0x20U)) 
                                           << 0x14U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__48(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__48\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x4000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x1aU) | ((QData)((IData)(
                                                               vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                               >> 6U)));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x4000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xbU] 
        = ((0x3fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xbU]) 
           | (0xffc00000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x16U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xcU] 
        = ((0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xcU]) 
           | ((0x3fffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                            >> 0xaU)) | (0xffc00000U 
                                         & ((IData)(
                                                    (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
                                                     >> 0x20U)) 
                                            << 0x16U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__49(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__49\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[0U]))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
        = ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xcU] 
        = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xcU]) 
           | (0xff000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x18U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xdU] 
        = ((0xfc000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xdU]) 
           | ((0xffffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q) 
                            >> 8U)) | (0xff000000U 
                                       & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__0__KET____DOT__ic_bank_sb_way_data__Q 
                                                   >> 0x20U)) 
                                          << 0x18U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__50(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__50\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x80U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                  << 0x3eU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                << 0x1eU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U])) 
                                                  >> 2U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x80U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xdU] 
        = ((0x3ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xdU]) 
           | (0xfc000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x1aU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xeU] 
        = ((0xf0000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xeU]) 
           | ((0x3ffffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q) 
                             >> 6U)) | (0xfc000000U 
                                        & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__1__KET____DOT__ic_bank_sb_way_data__Q 
                                                    >> 0x20U)) 
                                           << 0x1aU))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__51(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__51\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x800U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x3cU) | (((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                                << 0x1cU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U])) 
                                                  >> 4U))));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x800U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xeU] 
        = ((0xfffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xeU]) 
           | (0xf0000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x1cU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xfU] 
        = ((0xc0000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xfU]) 
           | ((0xfffffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q) 
                             >> 4U)) | (0xf0000000U 
                                        & ((IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__2__KET____DOT__ic_bank_sb_way_data__Q 
                                                    >> 0x20U)) 
                                           << 0x1cU))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__52(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__52\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*7:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    QData/*33:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 0U;
    if ((0x8000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = (0x3ffffffffULL & (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U])) 
                                  << 0x1aU) | ((QData)((IData)(
                                                               vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U])) 
                                               >> 6U)));
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
        = ((0x8000U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))
            ? 0ULL : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xfU] 
        = ((0x3fffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0xfU]) 
           | (0xc0000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                             << 0x1eU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__wb_dout[0x10U] 
        = ((0x3fffffffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q) 
                           >> 2U)) | (0xc0000000U & 
                                      ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__SUBBANKS__BRA__3__KET____DOT__ic_bank_sb_way_data__Q 
                                                >> 0x20U)) 
                                       << 0x1eU)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__53(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__53\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*5:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    IData/*20:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 0U;
    if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
        = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))
            ? 0U : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[0U] 
        = ((0xffe00000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[0U]) 
           | vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__0__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q);
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__54(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__54\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*5:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    IData/*20:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 0U;
    if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
        = ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))
            ? 0U : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[0U] 
        = ((0x1fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[0U]) 
           | (0xffe00000U & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
                             << 0x15U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[1U] 
        = ((0xfffffc00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[1U]) 
           | (0x1fffffU & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__1__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
                           >> 0xbU)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__55(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__55\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*5:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    IData/*20:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 0U;
    if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
        = ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))
            ? 0U : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[1U] 
        = ((0x800003ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[1U]) 
           | (0xfffffc00U & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__2__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
                             << 0xaU)));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__56(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__56\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*5:0*/ __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    CData/*0:0*/ __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    IData/*20:0*/ __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    // Body
    __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 0U;
    if ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))) {
        __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wr_data;
        __Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 = 1U;
        __Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
        = ((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q))
            ? 0U : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core
           [vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q]);
    if (__Vdlyvset__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core[__Vdlyvdim0__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0] 
            = __Vdlyvval__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__DOT__ram_core__v0;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[1U] 
        = ((0x7fffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[1U]) 
           | (0x80000000U & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
                             << 0x1fU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_data_raw[2U] 
        = (0x7fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT____Vcellout__WAYS__BRA__3__KET____DOT__ICACHE_SZ_16__DOT__ic_way_tag__Q 
                          >> 1U));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_combo__TOP__rvfpgasim__swervolf__57(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_combo__TOP__rvfpgasim__swervolf__57\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U] 
        = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U]) 
           | (0xff000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id) 
                             << 0x18U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
        = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U]) 
           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
        = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U]) 
           | (0xffffff00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id) 
                             << 8U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
        = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U]) 
           | (0xffff0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_id) 
                             << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
        = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U]) 
           | (0xff000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_id) 
                             << 0x18U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[5U] 
        = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[5U]) 
           | (0xffff0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id) 
                             << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[5U] 
        = ((0xffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[5U]) 
           | (0xff000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id) 
                             << 0x18U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[6U] 
        = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[6U]) 
           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[8U] 
        = ((0xffff00ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[8U]) 
           | (0xffffff00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id) 
                             << 8U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[8U] 
        = ((0xff00ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[8U]) 
           | (0xffff0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id) 
                             << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[0xbU] 
        = ((0xffffff00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[0xbU]) 
           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
        = ((0xffff0fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U]) 
           | (0xfffff000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority) 
                             << 0xcU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
        = ((0xfff0ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U]) 
           | (0xffff0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority) 
                             << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
        = ((0xff0fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U]) 
           | (0xfff00000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority) 
                             << 0x14U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
        = ((0xf0ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U]) 
           | (0xff000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_priority) 
                             << 0x18U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
        = ((0xfffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U]) 
           | (0xf0000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_priority) 
                             << 0x1cU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
        = ((0xf0ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U]) 
           | (0xff000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority) 
                             << 0x18U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
        = ((0xfffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U]) 
           | (0xf0000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority) 
                             << 0x1cU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U] 
        = ((0xfffffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U]) 
           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
        = ((0xffffff0fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U]) 
           | (0xfffffff0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority) 
                             << 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
        = ((0xfffff0ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U]) 
           | (0xffffff00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority) 
                             << 8U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U] 
        = ((0xfff0ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U]) 
           | (0xffff0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority) 
                             << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x100U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x36U])) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x100U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x36U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 1U;
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x100U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x36U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 1U;
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x20000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x21U])) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x20000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x21U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 1U;
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x20000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x21U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 1U;
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x40000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xdU])) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x40000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xdU])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 1U;
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x40000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xdU])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 1U;
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x100U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x36U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 0U;
            }
        }
    } else {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x100U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x36U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
            }
        }
    } else {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x36U] 
            >> 9U) & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x20000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x21U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 0U;
            }
        }
    } else {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x20000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x21U])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
            }
        }
    } else {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x21U] 
            >> 0x1eU) & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x40000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xdU])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 0U;
            }
        }
    } else {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 0U;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x40000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xdU])) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
            }
        }
    } else {
        if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xdU] 
            >> 0x13U) & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop = 0U;
    if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop 
            = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x38U] 
                     >> 0xcU));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop = 0U;
    if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop 
            = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x24U] 
                     >> 1U));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop = 0U;
    if ((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop 
            = (1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xfU] 
                     >> 0x16U));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x3aU] 
            >> 0x18U) & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x26U] 
            >> 0xdU) & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x12U] 
            >> 2U) & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT____Vcellinp__dbg_state_reg__rst_l 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dbg__DOT__dbg_dm_rst_l) 
           & (IData)(vlSymsp->TOP__rvfpgasim.__Vcellinp__swervolf__rst_0));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__pl_in_q 
        = (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__config_reg)
                    ? (~ ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[6U] 
                           << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U] 
                                        >> 0x10U)))
                    : ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[6U] 
                        << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U] 
                                     >> 0x10U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U]) 
           < (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                       << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                    >> 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                     << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                  >> 8U))) < (0xfU 
                                              & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                                  << 0x14U) 
                                                 | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                                    >> 0xcU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                     << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                  >> 0x10U))) < (0xfU 
                                                 & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                                     << 0xcU) 
                                                    | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                                       >> 0x14U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                     << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                               >> 0x18U))) < (0xfU 
                                              & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                                  << 4U) 
                                                 | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                                    >> 0x1cU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U]) 
           < (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                       << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                    >> 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                     << 0x14U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                  >> 0xcU))) < (0xfU 
                                                & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                                                    << 0x10U) 
                                                   | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                                      >> 0x10U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                     << 0xcU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                 >> 0x14U))) < (0xfU 
                                                & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                                                    << 8U) 
                                                   | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                                      >> 0x18U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                     << 4U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                               >> 0x1cU))) < (0xfU 
                                              & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U]));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U] 
                     << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                               >> 0x18U))) < (0xfU 
                                              & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U] 
                                                  << 4U) 
                                                 | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                                                    >> 0x1cU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U]) 
           < (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
                       << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U] 
                                    >> 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b 
        = ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U] 
                     << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
                                  >> 4U))) < (0xfU 
                                              & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U] 
                                                  << 0x18U) 
                                                 | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
                                                    >> 8U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d = 0U;
    } else {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_load) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
                = (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o));
        } else {
            if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
                    = (0x1ffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q) 
                                 - (IData)(1U)));
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d = 0U;
    } else {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
                = (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o));
        } else {
            if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
                    = (0x1ffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q) 
                                 - (IData)(1U)));
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d = 0U;
    } else {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
                = (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o));
        } else {
            if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
                    = (0x1ffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q) 
                                 - (IData)(1U)));
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop)) 
          & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp;
        if ((0x2fU >= (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
                = (((~ (0xfffULL << (0x3fU & ((IData)(0xcU) 
                                              * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) 
                    & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n) 
                   | ((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1)) 
                      << (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)))));
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop)) 
          & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp;
        if ((0x2fU >= (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
                = (((~ (0xfffULL << (0x3fU & ((IData)(0xcU) 
                                              * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) 
                    & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n) 
                   | ((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1)) 
                      << (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)))));
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop)) 
          & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp;
        if ((0x2fU >= (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
                = (((~ (0xfffULL << (0x3fU & ((IData)(0xcU) 
                                              * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) 
                    & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n) 
                   | ((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1)) 
                      << (0x3fU & ((IData)(0xcU) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)))));
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q) 
                                              << 2U)))) 
                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n)) 
               | ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x3dU] 
                            << 3U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x3cU] 
                                      >> 0x1dU))) << 
                  (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q) 
                           << 2U))));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o 
        = (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q) 
                   >> (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q) 
                               << 2U))));
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x3dU] 
                        << 3U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x3cU] 
                                  >> 0x1dU)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty 
        = ((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q) 
                                              << 2U)))) 
                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n)) 
               | ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x29U] 
                            << 0xeU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x28U] 
                                        >> 0x12U))) 
                  << (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q) 
                              << 2U))));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o 
        = (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q) 
                   >> (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q) 
                               << 2U))));
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x29U] 
                        << 0xeU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x28U] 
                                    >> 0x12U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty 
        = ((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q) 
                                              << 2U)))) 
                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n)) 
               | ((0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x15U] 
                            << 0x19U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x14U] 
                                         >> 7U))) << 
                  (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q) 
                           << 2U))));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o 
        = (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q) 
                   >> (0xfU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q) 
                               << 2U))));
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x15U] 
                        << 0x19U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x14U] 
                                     >> 7U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty 
        = ((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push)));
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[1U] 
                         << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[0U] 
                                      >> 8U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                        << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                     >> 4U)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[0U]);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U]);
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[1U] 
                         << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[0U] 
                                   >> 0x18U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                        << 0x14U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                     >> 0xcU)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[1U] 
                         << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[0U] 
                                      >> 0x10U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                        << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                     >> 8U)));
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U] 
                         << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[1U] 
                                      >> 8U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                        << 0xcU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                    >> 0x14U)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id 
            = (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[1U]);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                        << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                     >> 0x10U)));
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U] 
                         << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[1U] 
                                   >> 0x18U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                        << 4U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                  >> 0x1cU)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U] 
                         << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[1U] 
                                      >> 0x10U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__3__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                        << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[0U] 
                                  >> 0x18U)));
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
                         << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U] 
                                      >> 8U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                        << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                     >> 4U)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_id 
            = (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U]);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__0__KET____DOT__COMPARE__BRA__4__KET____DOT__cmp_l1__out_priority 
            = (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U]);
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U]);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                        << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                     >> 0x10U)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
                         << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[2U] 
                                   >> 0x18U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                        << 0x14U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                     >> 0xcU)));
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[4U] 
                         << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
                                      >> 0x10U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                        << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                  >> 0x18U)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[4U] 
                         << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
                                      >> 8U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                        << 0xcU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                    >> 0x14U)));
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id 
            = (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[4U]);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority 
            = (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U]);
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[4U] 
                         << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[3U] 
                                   >> 0x18U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__1__KET____DOT__COMPARE__BRA__2__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                        << 4U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[1U] 
                                  >> 0x1cU)));
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[6U] 
                         << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[5U] 
                                   >> 0x18U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U] 
                        << 4U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                                  >> 0x1cU)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[6U] 
                         << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[5U] 
                                      >> 0x10U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U] 
                        << 8U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[2U] 
                                  >> 0x18U)));
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[7U] 
                         << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[6U] 
                                      >> 8U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
                        << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U] 
                                     >> 4U)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_id 
            = (0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[6U]);
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__2__KET____DOT__COMPARE__BRA__1__KET____DOT__cmp_l1__out_priority 
            = (0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[3U]);
    }
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__DOT__a_is_lt_b) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[9U] 
                         << 0x10U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[8U] 
                                      >> 0x10U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U] 
                        << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
                                     >> 8U)));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_id 
            = (0xffU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[9U] 
                         << 0x18U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_id[8U] 
                                      >> 8U)));
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT____Vcellout__LEVEL__BRA__3__KET____DOT__COMPARE__BRA__0__KET____DOT__cmp_l1__out_priority 
            = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[5U] 
                        << 0x1cU) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__pic_ctrl_inst__DOT__level_intpend_w_prior_en[4U] 
                                     >> 4U)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 0U;
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if ((1U & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x38U] 
                    >> 0xdU) & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x38U] 
                                >> 0xfU)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 0U;
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if ((1U & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x38U] 
                    >> 0xdU) & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x38U] 
                                >> 0xfU)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xdffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x20000U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 0U;
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if ((1U & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x24U] 
                    >> 2U) & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x24U] 
                              >> 4U)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 0U;
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if ((1U & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x24U] 
                    >> 2U) & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0x24U] 
                              >> 4U)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xdffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x20000U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 0U;
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if ((1U & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xfU] 
                    >> 0x17U) & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xfU] 
                                 >> 0x19U)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 0U;
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if ((1U & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xfU] 
                    >> 0x17U) & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_reqs[0xfU] 
                                 >> 0x19U)))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 1U;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
        = (0xdffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    if (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
            = (0x20000U | vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]);
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q) 
                                            << 2U)))) 
                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q) 
                            << 2U))));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0x15U] 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0U];
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0x16U] 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[1U];
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0x17U] 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[2U];
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q) 
                                            << 2U)))) 
                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q) 
                            << 2U))));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0xdU] 
        = ((0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0xdU]) 
           | (0xfffffff0U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
                             << 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0xeU] 
        = ((0xfU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
                    >> 0x1cU)) | (0xfffffff0U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
                                                 << 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0xfU] 
        = ((0xff000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[0xfU]) 
           | ((0xfU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
                       >> 0x1cU)) | (0xfffffff0U & 
                                     (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
                                      << 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(0xfU) << (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q) 
                                            << 2U)))) 
                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q) 
                            << 2U))));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[5U] 
        = ((0xffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[5U]) 
           | (0xffffff00U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
                             << 8U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[6U] 
        = ((0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0U] 
                     >> 0x18U)) | (0xffffff00U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
                                                  << 8U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[7U] 
        = ((0xf0000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__slv_resps[7U]) 
           | ((0xffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[1U] 
                        >> 0x18U)) | (0xffffff00U & 
                                      (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U] 
                                       << 8U))));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_combo__TOP__rvfpgasim__swervolf__58(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_combo__TOP__rvfpgasim__swervolf__58\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0U] 
        = vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__PVT__mst_req_o[0U];
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[1U] 
        = vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__PVT__mst_req_o[1U];
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[2U] 
        = vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__PVT__mst_req_o[2U];
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[3U] 
        = vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__PVT__mst_req_o[3U];
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[4U] 
        = vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__PVT__mst_req_o[4U];
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[5U] 
        = vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__PVT__mst_req_o[5U];
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[6U] 
        = ((0xe0000000U & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[6U]) 
           | vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__PVT__mst_req_o[6U]);
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[6U] 
        = ((0x1fffffffU & vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[6U]) 
           | (0xe0000000U & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[0U] 
                             << 0x1dU)));
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[7U] 
        = ((0x1fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[0U] 
                           >> 3U)) | (0xe0000000U & 
                                      (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[1U] 
                                       << 0x1dU)));
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[8U] 
        = ((0x1fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[1U] 
                           >> 3U)) | (0xe0000000U & 
                                      (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[2U] 
                                       << 0x1dU)));
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[9U] 
        = ((0x1fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[2U] 
                           >> 3U)) | (0xe0000000U & 
                                      (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[3U] 
                                       << 0x1dU)));
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0xaU] 
        = ((0x1fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[3U] 
                           >> 3U)) | (0xe0000000U & 
                                      (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[4U] 
                                       << 0x1dU)));
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0xbU] 
        = ((0x1fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[4U] 
                           >> 3U)) | (0xe0000000U & 
                                      (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[5U] 
                                       << 0x1dU)));
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0xcU] 
        = ((0x1fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[5U] 
                           >> 3U)) | (0xe0000000U & 
                                      (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[6U] 
                                       << 0x1dU)));
    vlSymsp->TOP__rvfpgasim__swervolf.intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT____Vcellout__axi_xbar__mst_ports_req_o[0xdU] 
        = (0x1fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__PVT__mst_req_o[6U] 
                          >> 3U));
}

VL_INLINE_OPT void Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__59(Vrvfpgasim__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vrvfpgasim_BD::_sequent__TOP__rvfpgasim__swervolf__59\n"); );
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error 
        = ((0xfcU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error)) 
           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT____Vcellout__GenFifo__BRA__0__KET____DOT__fifo_error_dff__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error 
        = ((0xf3U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error)) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT____Vcellout__GenFifo__BRA__1__KET____DOT__fifo_error_dff__dout) 
              << 2U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error 
        = ((0xcfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error)) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT____Vcellout__GenFifo__BRA__2__KET____DOT__fifo_error_dff__dout) 
              << 4U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error 
        = ((0x3fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error)) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT____Vcellout__GenFifo__BRA__3__KET____DOT__fifo_error_dff__dout) 
              << 6U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU] 
        = ((0xffe1ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU]) 
           | (0x1e0000U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr 
                           >> 0xbU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[6U] 
        = ((0xfffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[6U]) 
           | (0xf0000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[9U] 
        = (1U | ((0xfffffe00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_data) 
                                 << 9U)) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_byteen) 
                                             & (- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_write)))) 
                                            << 1U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xaU] 
        = ((0x1ffU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_data) 
                      >> 0x17U)) | (0xfffffe00U & ((IData)(
                                                           (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_data 
                                                            >> 0x20U)) 
                                                   << 9U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU] 
        = ((0xfffffe00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU]) 
           | (0x1ffU & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_data 
                                 >> 0x20U)) >> 0x17U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU] 
        = ((0x1ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU]) 
           | (0xfe000000U & ((IData)((((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_tag0)) 
                                       << 0x35U) | 
                                      (((QData)((IData)(
                                                        ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                          ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr
                                                          : 
                                                         (0xfffffff8U 
                                                          & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr)))) 
                                        << 0x15U) | (QData)((IData)(
                                                                    (0x100U 
                                                                     | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                           ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sz)
                                                                           : 3U) 
                                                                         << 0xaU) 
                                                                        | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                             ? 0U
                                                                             : 0xfU) 
                                                                           << 3U)))))))) 
                             << 0x19U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xcU] 
        = ((0x1ffffffU & ((IData)((((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_tag0)) 
                                    << 0x35U) | (((QData)((IData)(
                                                                  ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                    ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr
                                                                    : 
                                                                   (0xfffffff8U 
                                                                    & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr)))) 
                                                  << 0x15U) 
                                                 | (QData)((IData)(
                                                                   (0x100U 
                                                                    | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                          ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sz)
                                                                          : 3U) 
                                                                        << 0xaU) 
                                                                       | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                            ? 0U
                                                                            : 0xfU) 
                                                                          << 3U)))))))) 
                          >> 7U)) | (0xfe000000U & 
                                     ((IData)(((((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_tag0)) 
                                                 << 0x35U) 
                                                | (((QData)((IData)(
                                                                    ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                      ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr
                                                                      : 
                                                                     (0xfffffff8U 
                                                                      & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr)))) 
                                                    << 0x15U) 
                                                   | (QData)((IData)(
                                                                     (0x100U 
                                                                      | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                            ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sz)
                                                                            : 3U) 
                                                                          << 0xaU) 
                                                                         | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                              ? 0U
                                                                              : 0xfU) 
                                                                            << 3U))))))) 
                                               >> 0x20U)) 
                                      << 0x19U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xdU] 
        = ((0xfffc0000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xdU]) 
           | (0x1ffffffU & ((IData)(((((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_tag0)) 
                                       << 0x35U) | 
                                      (((QData)((IData)(
                                                        ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                          ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr
                                                          : 
                                                         (0xfffffff8U 
                                                          & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr)))) 
                                        << 0x15U) | (QData)((IData)(
                                                                    (0x100U 
                                                                     | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                           ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sz)
                                                                           : 3U) 
                                                                         << 0xaU) 
                                                                        | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                             ? 0U
                                                                             : 0xfU) 
                                                                           << 3U))))))) 
                                     >> 0x20U)) >> 7U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[7U] 
        = ((0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[7U]) 
           | (0xfffffff0U & ((IData)((((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_tag0)) 
                                       << 0x35U) | 
                                      (((QData)((IData)(
                                                        ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                          ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr
                                                          : 
                                                         (0xfffffff8U 
                                                          & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr)))) 
                                        << 0x15U) | (QData)((IData)(
                                                                    (0x100U 
                                                                     | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                           ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sz)
                                                                           : 3U) 
                                                                         << 0xaU) 
                                                                        | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                             ? 0U
                                                                             : 0xfU) 
                                                                           << 3U)))))))) 
                             << 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[8U] 
        = ((0xe0000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[8U]) 
           | ((0xfU & ((IData)((((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_tag0)) 
                                 << 0x35U) | (((QData)((IData)(
                                                               ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                 ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr
                                                                 : 
                                                                (0xfffffff8U 
                                                                 & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr)))) 
                                               << 0x15U) 
                                              | (QData)((IData)(
                                                                (0x100U 
                                                                 | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                       ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sz)
                                                                       : 3U) 
                                                                     << 0xaU) 
                                                                    | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                         ? 0U
                                                                         : 0xfU) 
                                                                       << 3U)))))))) 
                       >> 0x1cU)) | (0xfffffff0U & 
                                     ((IData)(((((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_tag0)) 
                                                 << 0x35U) 
                                                | (((QData)((IData)(
                                                                    ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                      ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr
                                                                      : 
                                                                     (0xfffffff8U 
                                                                      & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_addr)))) 
                                                    << 0x15U) 
                                                   | (QData)((IData)(
                                                                     (0x100U 
                                                                      | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                            ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sz)
                                                                            : 3U) 
                                                                          << 0xaU) 
                                                                         | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__obuf_sideeffect)
                                                                              ? 0U
                                                                              : 0xfU) 
                                                                            << 3U))))))) 
                                               >> 0x20U)) 
                                      << 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0U] 
        = ((0xffffff87U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0U]) 
           | (0x78U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_req_addr_f2 
                       >> 0x16U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0U] 
        = ((0x7ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0U]) 
           | (0xfffff800U & ((IData)((0xd7cULL | (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_rd_addr_count)) 
                                                   << 0x35U) 
                                                  | ((QData)((IData)(
                                                                     (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_req_addr_f2 
                                                                      << 3U))) 
                                                     << 0x15U)))) 
                             << 0xbU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[1U] 
        = ((0x7ffU & ((IData)((0xd7cULL | (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_rd_addr_count)) 
                                            << 0x35U) 
                                           | ((QData)((IData)(
                                                              (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_req_addr_f2 
                                                               << 3U))) 
                                              << 0x15U)))) 
                      >> 0x15U)) | (0xfffff800U & ((IData)(
                                                           ((0xd7cULL 
                                                             | (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_rd_addr_count)) 
                                                                 << 0x35U) 
                                                                | ((QData)((IData)(
                                                                                (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_req_addr_f2 
                                                                                << 3U))) 
                                                                   << 0x15U))) 
                                                            >> 0x20U)) 
                                                   << 0xbU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[2U] 
        = ((0xfffffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[2U]) 
           | (0x7ffU & ((IData)(((0xd7cULL | (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_rd_addr_count)) 
                                               << 0x35U) 
                                              | ((QData)((IData)(
                                                                 (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_req_addr_f2 
                                                                  << 3U))) 
                                                 << 0x15U))) 
                                 >> 0x20U)) >> 0x15U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0U] 
        = ((0xfffffffdU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0U]) 
           | (0xfffffffeU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifc_axi_ic_req_ff2) 
                             << 1U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU] 
        = ((0xfffffdffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[0xbU]) 
           | (0xfffffe00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_lsu_axi_awvalid) 
                             << 9U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[6U] 
        = ((0xfbffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[6U]) 
           | (0xfc000000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_lsu_axi_arvalid) 
                             << 0x1aU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[8U] 
        = ((0x9fffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__masters_req[8U]) 
           | (0xe0000000U & (0x20000000U | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0_lsu_axi_wvalid) 
                                            << 0x1eU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wr_data 
        = (((QData)((IData)((1U & (VL_REDXOR_32(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_data_any) 
                                   ^ VL_REDXOR_32((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__ecc__DOT__Gen_dccm_enable__DOT__lsu_ecc_encode__DOT__ecc_out_temp)))))) 
            << 0x26U) | (((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__ecc__DOT__Gen_dccm_enable__DOT__lsu_ecc_encode__DOT__ecc_out_temp)) 
                          << 0x20U) | (QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_data_any))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0xfeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
              & (0U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                              >> 2U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0xfdU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
               & (1U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                               >> 2U)))) << 1U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0xfbU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
               & (2U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                               >> 2U)))) << 2U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0xf7U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
               & (3U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                               >> 2U)))) << 3U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0xefU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
               & (4U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                               >> 2U)))) << 4U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0xdfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
               & (5U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                               >> 2U)))) << 5U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0xbfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
               & (6U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                               >> 2U)))) << 6U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank 
        = ((0x7fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__dccm_wren) 
               & (7U == (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                               >> 2U)))) << 7U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[0U] 
        = (IData)((0x3ffffffffULL & (((0U == (3U & (IData)(
                                                           (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                            >> 2U)))) 
                                      & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                      ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                         >> 0x13U) : 
                                     (((QData)((IData)(
                                                       vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[0U]))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U] 
        = ((0xfffffffcU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U]) 
           | (IData)(((0x3ffffffffULL & (((0U == (3U 
                                                  & (IData)(
                                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                             >> 2U)))) 
                                          & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                          ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                             >> 0x13U)
                                          : (((QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                              << 0x20U) 
                                             | (QData)((IData)(
                                                               vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[0U]))))) 
                      >> 0x20U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U] 
        = ((3U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[1U]) 
           | (0xfffffffcU & ((IData)((0x3ffffffffULL 
                                      & (((1U == (3U 
                                                  & (IData)(
                                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                             >> 2U)))) 
                                          & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                          ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                             >> 0x13U)
                                          : (((QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[2U])) 
                                              << 0x1eU) 
                                             | ((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                >> 2U))))) 
                             << 2U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U] 
        = ((0xfffffff0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U]) 
           | ((3U & ((IData)((0x3ffffffffULL & (((1U 
                                                  == 
                                                  (3U 
                                                   & (IData)(
                                                             (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                              >> 2U)))) 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                                 ? 
                                                (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                 >> 0x13U)
                                                 : 
                                                (((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[2U])) 
                                                  << 0x1eU) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                    >> 2U))))) 
                     >> 0x1eU)) | (0xfffffffcU & ((IData)(
                                                          ((0x3ffffffffULL 
                                                            & (((1U 
                                                                 == 
                                                                 (3U 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                             >> 2U)))) 
                                                                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                                                ? 
                                                               (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                >> 0x13U)
                                                                : 
                                                               (((QData)((IData)(
                                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[2U])) 
                                                                 << 0x1eU) 
                                                                | ((QData)((IData)(
                                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                                   >> 2U)))) 
                                                           >> 0x20U)) 
                                                  << 2U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U] 
        = ((0xfU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[2U]) 
           | (0xfffffff0U & ((IData)((0x3ffffffffULL 
                                      & (((2U == (3U 
                                                  & (IData)(
                                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                             >> 2U)))) 
                                          & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                          ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                             >> 0x13U)
                                          : (((QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                              << 0x20U) 
                                             | (QData)((IData)(
                                                               vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[0U])))))) 
                             << 4U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U] 
        = ((0xffffffc0U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U]) 
           | ((0xfU & ((IData)((0x3ffffffffULL & ((
                                                   (2U 
                                                    == 
                                                    (3U 
                                                     & (IData)(
                                                               (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                >> 2U)))) 
                                                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                                   ? 
                                                  (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                   >> 0x13U)
                                                   : 
                                                  (((QData)((IData)(
                                                                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[0U])))))) 
                       >> 0x1cU)) | (0xfffffff0U & 
                                     ((IData)(((0x3ffffffffULL 
                                                & (((2U 
                                                     == 
                                                     (3U 
                                                      & (IData)(
                                                                (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                 >> 2U)))) 
                                                    & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                                    ? 
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                    >> 0x13U)
                                                    : 
                                                   (((QData)((IData)(
                                                                     vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[0U]))))) 
                                               >> 0x20U)) 
                                      << 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U] 
        = ((0x3fU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[3U]) 
           | (0xffffffc0U & ((IData)((0x3ffffffffULL 
                                      & (((3U == (3U 
                                                  & (IData)(
                                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                             >> 2U)))) 
                                          & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                          ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                             >> 0x13U)
                                          : (((QData)((IData)(
                                                              vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[2U])) 
                                              << 0x1eU) 
                                             | ((QData)((IData)(
                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                >> 2U))))) 
                             << 6U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_sb_wr_data[4U] 
        = ((0x3fU & ((IData)((0x3ffffffffULL & (((3U 
                                                  == 
                                                  (3U 
                                                   & (IData)(
                                                             (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                              >> 2U)))) 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                                 ? 
                                                (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                 >> 0x13U)
                                                 : 
                                                (((QData)((IData)(
                                                                  vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[2U])) 
                                                  << 0x1eU) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                    >> 2U))))) 
                     >> 0x1aU)) | (0xffffffc0U & ((IData)(
                                                          ((0x3ffffffffULL 
                                                            & (((3U 
                                                                 == 
                                                                 (3U 
                                                                  & (IData)(
                                                                            (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                             >> 2U)))) 
                                                                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt))
                                                                ? 
                                                               (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                >> 0x13U)
                                                                : 
                                                               (((QData)((IData)(
                                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[2U])) 
                                                                 << 0x1eU) 
                                                                | ((QData)((IData)(
                                                                                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_wr_data[1U])) 
                                                                   >> 2U)))) 
                                                           >> 0x20U)) 
                                                  << 6U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_rw_addr_q 
        = (0xffU & ((1U & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                    >> 1U)) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt)))
                     ? (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                >> 4U)) : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                           >> 3U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren 
        = ((0xfff0U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_ic_wr_en) 
               & (- (IData)((1U & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                      >> 2U)))))) | 
              ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_debug_wr_way_en) 
               & (- (IData)((0U == (3U & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                  >> 2U)))))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren 
        = ((0xff0fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren)) 
           | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_ic_wr_en) 
                & (- (IData)((1U & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                       >> 2U)))))) 
               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_debug_wr_way_en) 
                  & (- (IData)((1U == (3U & (IData)(
                                                    (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                     >> 2U)))))))) 
              << 4U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren 
        = ((0xf0ffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren)) 
           | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_ic_wr_en) 
                & (- (IData)((1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                    >> 2U))))) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_debug_wr_way_en) 
                                                  & (- (IData)(
                                                               (2U 
                                                                == 
                                                                (3U 
                                                                 & (IData)(
                                                                           (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                            >> 2U)))))))) 
              << 8U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren 
        = ((0xfffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren)) 
           | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_ic_wr_en) 
                & (- (IData)((1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                    >> 2U))))) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_debug_wr_way_en) 
                                                  & (- (IData)(
                                                               (3U 
                                                                == 
                                                                (3U 
                                                                 & (IData)(
                                                                           (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                                                            >> 2U)))))))) 
              << 0xcU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wr_data 
        = (0x1fffffU & ((1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt) 
                               & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                          >> 0x12U))))
                         ? (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                    >> 0x1fU)) : ((0x100000U 
                                                   & (VL_REDXOR_32(
                                                                   (0xfffffU 
                                                                    & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                                                       >> 0xbU))) 
                                                      << 0x14U)) 
                                                  | (0xfffffU 
                                                     & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                                        >> 0xbU)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_rw_addr_q 
        = (0x3fU & ((1U & ((IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                    >> 1U)) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt)))
                     ? (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                >> 6U)) : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                           >> 5U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_tag_inst__DOT__ic_tag_wren_q 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__axi_ic_wr_en) 
            & (- (IData)((7U == (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                       >> 2U)))))) 
           | ((- (IData)((1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt) 
                                & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                           >> 0x12U)))))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_debug_way)));
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__core_rst_l) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellinp__mpvhalt_ff__din;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr_dff__DOT____Vcellinp__dffs__din;
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout = 0U;
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr = 0U;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_mem_req 
        = (1U & ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_valid) 
                     >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr)) 
                    & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_rpend) 
                          >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr)))) 
                   & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_done) 
                         >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr)))) 
                  & (~ (IData)((0U != (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error) 
                                             >> (7U 
                                                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr) 
                                                    << 1U)))))))) 
                 & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_write) 
                        >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr))) 
                    | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_data_valid) 
                       >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr)))));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__core_rst_l)
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ic_perr_e4) 
                << 0xaU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__iccm_sbecc_e4) 
                             << 9U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ebreak_e4) 
                                        << 8U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ebreak_to_debug_mode_e4) 
                                                   << 7U) 
                                                  | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ecall_e4) 
                                                      << 6U) 
                                                     | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__illegal_e4) 
                                                         << 5U) 
                                                        | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__illegal_e4) 
                                                             & (~ 
                                                                (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                                                 >> 0x11U))) 
                                                            << 4U) 
                                                           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4) 
                                                               << 3U) 
                                                              | ((4U 
                                                                  & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                                                                     >> 0x15U)) 
                                                                 | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__fence_i_e4) 
                                                                     << 1U) 
                                                                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mret_e4)))))))))))
            : 0U);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0xfeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (1U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                      | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                     | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc) 
                        >> 1U)) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0xfdU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (2U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                      | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                     | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc)) 
                    & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)) 
                       << 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0xfbU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (4U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                      | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                     | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc) 
                        << 1U)) & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)) 
                                   << 2U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0xf7U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (8U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                      | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                     | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc) 
                        << 2U)) & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)) 
                                   << 3U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0xefU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (0x10U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                         | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                        | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc) 
                           << 3U)) & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)) 
                                      << 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0xdfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (0x20U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                         | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                        | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc) 
                           << 4U)) & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)) 
                                      << 5U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0xbfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (0x40U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                         | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                        | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc) 
                           << 5U)) & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)) 
                                      << 6U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken 
        = ((0x7fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__dccm_clken)) 
           | (0x80U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank) 
                         | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rden_bank)) 
                        | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcgc) 
                           << 6U)) & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__lsu_freeze_dc3)) 
                                      << 7U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U] 
        = ((0xfffff800U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U]) 
           | (0x7ffU & ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                         ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                            >> 5U) : (((0U == (7U & 
                                               (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                >> 2U))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                       ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                          >> 5U) : 
                                      (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                       >> 5U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U] 
        = ((0xffc007ffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U]) 
           | (0x3ff800U & (((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                             ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                                >> 5U) : (((1U == (7U 
                                                   & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                      >> 2U))) 
                                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                           ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                              >> 5U)
                                           : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                              >> 5U))) 
                           << 0xbU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U] 
        = ((0x3fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[0U]) 
           | (0xffc00000U & (((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                               ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                                  >> 5U) : (((2U == 
                                              (7U & 
                                               (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                >> 2U))) 
                                             & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                             ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                >> 5U)
                                             : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                                >> 5U))) 
                             << 0x16U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
        = ((0xfffffffeU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U]) 
           | (1U & (((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                      ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                         >> 5U) : (((2U == (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                  >> 2U))) 
                                    & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                    ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                       >> 5U) : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                                 >> 5U))) 
                    >> 0xaU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
        = ((0xfffff001U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U]) 
           | (0xffeU & (((8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                          ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                             >> 5U) : (((3U == (7U 
                                                & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                   >> 2U))) 
                                        & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                        ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                           >> 5U) : 
                                       (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                        >> 5U))) << 1U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
        = ((0xff800fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U]) 
           | (0x7ff000U & (((0x10U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                             ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                                >> 5U) : (((4U == (7U 
                                                   & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                      >> 2U))) 
                                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                           ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                              >> 5U)
                                           : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                              >> 5U))) 
                           << 0xcU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U] 
        = ((0x7fffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[1U]) 
           | (0xff800000U & (((0x20U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                               ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                                  >> 5U) : (((5U == 
                                              (7U & 
                                               (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                >> 2U))) 
                                             & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                             ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                >> 5U)
                                             : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                                >> 5U))) 
                             << 0x17U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
        = ((0xfffffcU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U]) 
           | (3U & (((0x20U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                      ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                         >> 5U) : (((5U == (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                  >> 2U))) 
                                    & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                    ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                       >> 5U) : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                                 >> 5U))) 
                    >> 9U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
        = ((0xffe003U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U]) 
           | (0x1ffcU & (((0x40U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                           ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                              >> 5U) : (((6U == (7U 
                                                 & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                    >> 2U))) 
                                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                         ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                            >> 5U) : 
                                        (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                         >> 5U))) << 2U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U] 
        = ((0x1fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__addr_bank[2U]) 
           | (0xffe000U & (((0x80U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__wren_bank))
                             ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__stbuf_addr_any) 
                                >> 5U) : (((7U == (7U 
                                                   & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                                      >> 2U))) 
                                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__Gen_dccm_enable__DOT__dccm__DOT__rd_unaligned))
                                           ? (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_end_addr_dc1 
                                              >> 5U)
                                           : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__lsu_lsc_ctl__DOT__full_addr_dc1 
                                              >> 5U))) 
                           << 0xdU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_iccm_stall_any 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_mem_req) 
            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_iccm_valid) 
               >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr))) 
           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_nack_count) 
              >= (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mfdc 
                        >> 0x10U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dccm_stall_any 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_mem_req) 
            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_dccm_valid) 
               >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RdPtr))) 
           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_nack_count) 
              >= (7U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mfdc 
                        >> 0x10U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_div_finish)
            ? 0U : vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__trap_e4ff__dout);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
        = ((0x1ffffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4) 
           | (0x2000000U & ((0xfe000000U & vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__trap_e4ff__dout) 
                            | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_div_finish) 
                               << 0x19U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
        = ((0x3f0ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4) 
           | (0xf0000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_div_finish)
                            ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__div_trigger)
                            : (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__trap_e4ff__dout 
                               >> 0x10U)) << 0x10U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
        = ((0x3fffffdU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_div_finish) 
              << 1U));
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__freeze_e4) {
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
            = ((0x3f0ffffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4) 
               | (0xf0000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__e4_trigger_ff__dout) 
                              << 0xcU)));
        vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
            = ((0x3ff0fffU & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4) 
               | (0xf000U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__e4_trigger_ff__dout) 
                             << 0xcU)));
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mpc_halt_state_ns 
        = (1U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout) 
                   >> 8U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__syncro_ff__dout) 
                              >> 1U) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout) 
                                           >> 0xaU)))) 
                 & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__syncro_ff__dout))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_dbg_sz 
        = ((0xbU >= (0xfU & ((IData)(3U) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr))))
            ? (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_sz) 
                     >> (0xfU & ((IData)(3U) * (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr)))))
            : 0U);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_dbg_addr 
        = (3U & (((0U == (0x1fU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                   << 5U))) ? 0U : 
                  (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_addr[
                   ((IData)(1U) + (3U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr)))] 
                   << ((IData)(0x20U) - (0x1fU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                  << 5U))))) 
                 | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_addr[
                    (3U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr))] 
                    >> (0x1fU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                 << 5U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__dma_dbg_mem_rddata 
        = ((1U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_addr[
                  (3U & (((IData)(2U) + ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                         << 5U)) >> 5U))] 
                  >> (0x1fU & ((IData)(2U) + ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                              << 5U)))))
            ? (((0U == (0x1fU & ((IData)(0x20U) + ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                   << 6U))))
                 ? 0U : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_data[
                         ((IData)(1U) + (7U & (((IData)(0x20U) 
                                                + ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                   << 6U)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x20U) 
                                                  + 
                                                  ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                   << 6U)))))) 
               | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_data[
                  (7U & (((IData)(0x20U) + ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                            << 6U)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x20U) 
                                               + ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                  << 6U)))))
            : (((0U == (0x1fU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                 << 6U))) ? 0U : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_data[
                                                  ((IData)(1U) 
                                                   + 
                                                   (6U 
                                                    & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                       << 1U)))] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                                       << 6U))))) 
               | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_data[
                  (6U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                         << 1U))] >> (0x1fU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                               << 6U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dbg_cmd_done 
        = (1U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_valid) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_dbg)) 
                  >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr)) 
                 & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_write) 
                      | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_data_valid)) 
                     >> (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr)) 
                    | (0U != (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_error) 
                                    >> (7U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr) 
                                              << 1U))))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_pc_wb 
        = (1U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                   >> 0xcU) & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                 >> 8U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                            >> 3U) 
                                           & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                                 >> 2U)))) 
                               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                  >> 4U))) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                                 >> 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_inst_wb 
        = (1U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                   >> 0xcU) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                               >> 4U)) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                             >> 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_valid_no_ebreak_ecall_wb 
        = (1U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                  >> 6U) & (~ ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                 >> 8U) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                           >> 6U)) 
                               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                  >> 7U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_err_wb 
        = (1U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                  >> 2U) & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                             >> 0xaU) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                         >> 9U))));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__micect_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = ((1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_micect_wb) 
                  | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                     >> 0xaU))) ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_micect_wb)
                                    ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_sat) 
                                        << 0x1bU) | 
                                       (0x7ffffffU 
                                        & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb))
                                    : ((0xf8000000U 
                                        & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__micect) 
                                       | (0x7ffffffU 
                                          & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__micect 
                                             + (1U 
                                                & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                                   >> 0xaU))))))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__micect);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__miccmect_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = ((1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_miccmect_wb) 
                  | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                     >> 9U))) ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_miccmect_wb)
                                  ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_sat) 
                                      << 0x1bU) | (0x7ffffffU 
                                                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb))
                                  : ((0xf8000000U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__miccmect) 
                                     | (0x7ffffffU 
                                        & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__miccmect 
                                           + (1U & 
                                              ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                               >> 9U))))))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__miccmect);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_ns 
        = (((((2U & (((- (IData)((1U & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mstatus_wb)) 
                                        & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                           >> 0xcU))))) 
                      & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus) 
                          | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__set_mie_pmu_fw_halt)) 
                         << 1U)) | ((- (IData)(((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mstatus_wb) 
                                                & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                                   >> 0xcU)))) 
                                    & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                       >> 2U)))) | 
              ((- (IData)((1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                 & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                       >> 0xcU)))))) 
               & (2U | (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus) 
                              >> 1U))))) | ((- (IData)(
                                                       ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__set_mie_pmu_fw_halt) 
                                                        & (~ 
                                                           ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                                            >> 0xcU))))) 
                                            & (1U | 
                                               (2U 
                                                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus))))) 
            | ((- (IData)(((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mstatus_wb) 
                           & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                 >> 0xcU))))) & ((2U 
                                                  & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                     >> 6U)) 
                                                 | (1U 
                                                    & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                       >> 3U))))) 
           | ((- (IData)((1U & ((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mstatus_wb)) 
                                  & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                        >> 0xcU))) 
                                 & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout))) 
                                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__set_mie_pmu_fw_halt)))))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus)));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__core_rst_l)
            ? vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellinp__halt_ff__din
            : 0U);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4 
        = (((((- (IData)((1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4) 
                                | ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__e4_trigger_ff__dout) 
                                       >> 8U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                                  >> 6U)))))) 
              & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                 >> 0xcU)) & (~ (- (IData)((1U & ((
                                                   vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i1_predict_p_e4[1U] 
                                                   >> 0x12U) 
                                                  | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i1_predict_p_e4[1U] 
                                                     >> 0x11U))))))) 
            & (~ (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_store) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_data)) 
                  & (- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4_raw)))))) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_enabled));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4_raw 
        = ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
            >> 0x18U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr_dff__DOT____Vcellinp__dffs__din 
        = (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dbg_cmd_done)
                  ? ((IData)(1U) + (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr))
                  : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset 
        = ((0xeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset)) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dbg_cmd_done) 
              & (0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset 
        = ((0xdU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dbg_cmd_done) 
               & (1U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr))) 
              << 1U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset 
        = ((0xbU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dbg_cmd_done) 
               & (2U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr))) 
              << 2U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset 
        = ((7U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__fifo_reset)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dbg_cmd_done) 
               & (3U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_ctrl__DOT__RspPtr))) 
              << 3U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_ns 
        = (((((((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_pc_wb))) 
                & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__pwbc_ff__dout 
                   << 1U)) | (0xfffffffeU & ((- (IData)(
                                                        (1U 
                                                         & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                                              >> 0xcU) 
                                                             & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                                                 >> 3U) 
                                                                & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                                                   >> 2U))) 
                                                            & (~ 
                                                               ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                                                >> 1U)))))) 
                                             & (((IData)(1U) 
                                                 + vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__pwbc_ff__dout) 
                                                << 1U)))) 
              | ((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_inst_wb))) 
                 & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_illegal_inst)) 
             | ((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_lsu_wb))) 
                & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_wbff__dout 
                           >> 2U)))) | ((- (IData)(
                                                   ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mtval_wb) 
                                                    & (~ 
                                                       ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                                        >> 0xeU))))) 
                                        & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb)) 
           | ((- (IData)((1U & ((((((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                        >> 1U)) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mtval_wb))) 
                                   & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_pc_wb))) 
                                  & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_inst_wb))) 
                                 & (~ ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                           >> 0xcU) 
                                          & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_pc_wb))) 
                                         & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_inst_wb))) 
                                        & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_lsu_wb))) 
                                       & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                             >> 4U))))) 
                                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval_capture_lsu_wb)))))) 
              & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtval));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__minstret_enable 
        = (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_valid_no_ebreak_ecall_wb) 
                 | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                    >> 5U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__dma_stall 
        = (1U & ((((3U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout)) 
                   | (4U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))) 
                  | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_err_wb) 
                     & (2U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout)))) 
                 | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__ran_ff__dout) 
                    >> 2U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_nxtstate 
        = ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))
            ? ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))
                ? 0U : ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))
                         ? 0U : 3U)) : ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))
                                         ? ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))
                                             ? 0U : 
                                            (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_err_wb)) 
                                              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_final))
                                              ? 0U : 3U))
                                         : ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))
                                             ? 0U : 
                                            (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_rd_parity_final_err_ff) 
                                              & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_final)))
                                              ? 1U : 2U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate = 0U;
    if ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))) {
        if ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))) {
            vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate = 0U;
        } else {
            if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate = 0U;
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout) 
                      >> 1U)))) {
            if ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout))) {
                vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate 
                    = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_err_wb) 
                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_final));
            }
        }
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_chain_masked_e4 
        = ((8U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4) 
                  & (((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain) 
                          >> 2U)) << 3U) | (0xfffffff8U 
                                            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4) 
                                               << 1U))))) 
           | ((4U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4) 
                     & (((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain) 
                             >> 2U)) << 2U) | (0x7ffffffcU 
                                               & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4) 
                                                  >> 1U))))) 
              | ((2U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4) 
                        & (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain)) 
                            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4)) 
                           << 1U))) | (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4) 
                                             & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain)) 
                                                | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_e4) 
                                                   >> 1U)))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4 
        = (((((- (IData)((1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4) 
                                | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__e4_trigger_ff__dout) 
                                    >> 8U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                              >> 6U)))))) 
              & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                 >> 0x10U)) & (~ (((((8U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t3) 
                                            << 1U)) 
                                     | ((4U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t2)) 
                                        | ((2U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t1) 
                                                  >> 1U)) 
                                           | (1U & 
                                              ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t0) 
                                               >> 2U))))) 
                                    & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_data)) 
                                   & (- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4_raw)))) 
                                  | (- (IData)((1U 
                                                & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[1U] 
                                                    >> 0x12U) 
                                                   | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[1U] 
                                                      >> 0x11U)))))))) 
            & (~ (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_store) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_data)) 
                  & (- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4_raw)))))) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_enabled));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__minstretl_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__minstret_enable) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_minstretl_wb))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_minstretl_wb)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__minstretl 
                    + (IData)((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_valid_no_ebreak_ecall_wb)))) 
                   + (IData)((QData)((IData)((1U & 
                                              ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                               >> 5U)))))))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__minstretl);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__miss_sel_flush 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_final) 
           & (((((3U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__fsm_ff__dout)) 
                 | (0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__fsm_ff__dout))) 
                & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__iccrit_ff__dout) 
                      >> 1U))) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__dma_stall)) 
              | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ic_write_stall)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu_pmu_fetch_stall 
        = (1U & ((3U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__fsm_ff__dout)) 
                 | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__req_ff__dout) 
                     >> 1U) & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__fbwrite_ff__dout) 
                                 >> 4U) & (~ (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_fb_consume2) 
                                               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_fb_consume1)) 
                                              | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_final)))) 
                               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__dma_stall)))));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_state_ff__DOT____Vcellinp__dffs__din 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_state_en)
            ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_nxtstate)
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_state_ff__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken 
        = ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken)) 
           | (1U & ((((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                          >> 5U)) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                     | ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                            >> 5U)) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken 
        = ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken)) 
           | (1U & ((((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                          >> 5U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                                     >> 1U)) | ((~ 
                                                 ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                                                  >> 5U)) 
                                                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken 
        = ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken)) 
           | (1U & ((((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                          >> 5U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                                     >> 2U)) | ((~ 
                                                 ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                                                  >> 5U)) 
                                                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken 
        = ((2U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken)) 
           | (1U & ((((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                          >> 5U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                                     >> 3U)) | ((~ 
                                                 ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                                                  >> 5U)) 
                                                & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken 
        = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken)) 
           | (2U & ((0xffffffeU & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                                     >> 4U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                                               << 1U)) 
                                   | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                                       >> 4U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate) 
                                                 << 1U)))) 
                    | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags) 
                       << 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken 
        = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken)) 
           | (2U & ((0xffffffeU & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                                     >> 4U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                                   | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                                       >> 4U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate) 
                                                 << 1U)))) 
                    | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags) 
                       << 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken 
        = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken)) 
           | (2U & ((0xffffffeU & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                                     >> 4U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                                               >> 1U)) 
                                   | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                                       >> 4U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate) 
                                                 << 1U)))) 
                    | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags) 
                       << 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken 
        = ((1U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken)) 
           | (2U & ((0xffffffeU & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout) 
                                     >> 4U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                                               >> 2U)) 
                                   | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout) 
                                       >> 4U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate) 
                                                 << 1U)))) 
                    | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags) 
                       << 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcyclel_cout_in 
        = (1U & (~ (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                       >> 7U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__dcsr_ff__dout) 
                                 >> 8U)) | ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                             >> 0x11U) 
                                            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__dcsr_ff__dout) 
                                               >> 8U))) 
                    | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                       >> 2U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_hit_for_dscr_cause_wb 
        = (1U & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                  >> 0xcU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                               >> 3U) & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                         >> 0xbU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tdata_wrdata_wb 
        = ((0xffffc00U & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tdata_wrdata_wb) 
           | ((0x200U & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                          >> 0x12U) & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                       >> 8U))) | (
                                                   (0x180U 
                                                    & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                       >> 0xcU)) 
                                                   | ((0x40U 
                                                       & (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                            >> 0x15U) 
                                                           & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                                              >> 0xbU)) 
                                                          & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                             >> 6U))) 
                                                      | ((0x20U 
                                                          & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                             >> 6U)) 
                                                         | ((0x18U 
                                                             & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                                >> 3U)) 
                                                            | ((4U 
                                                                & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                                   & ((~ 
                                                                       (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                                        >> 0x13U)) 
                                                                      << 2U))) 
                                                               | ((2U 
                                                                   & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb) 
                                                                  | (1U 
                                                                     & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                                        & (~ 
                                                                           (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                                            >> 0x13U))))))))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mpc_run_state_ns 
        = (1U & ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout) 
                   >> 7U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__syncro_ff__dout) 
                              & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout) 
                                    >> 9U))) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__mpvhalt_ff__dout) 
                                                   >> 4U)))) 
                 & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                     >> 3U) & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                  >> 1U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__allow_dbg_halt_csr_write 
        = (1U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                  >> 3U) & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                               >> 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__perfcnt_halted 
        = (1U & (((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                   >> 0x11U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__dcsr_ff__dout) 
                                >> 8U)) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                                           >> 2U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__core_dbg_cmd_done 
        = (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dma_dbg_cmd_done) 
                 | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                    >> 0xfU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_flush_pause_wb 
        = (1U & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                  >> 5U) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                               >> 0xeU))));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t0_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
              & (0x7a2U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                       << 0xdU) | (
                                                   vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
             & (0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
            & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t0) 
                   >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                              >> 0x11U))) ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t0);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t1_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
              & (0x7a2U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                       << 0xdU) | (
                                                   vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
             & (1U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
            & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t1) 
                   >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                              >> 0x11U))) ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t1);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t2_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
              & (0x7a2U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                       << 0xdU) | (
                                                   vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
             & (2U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
            & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t2) 
                   >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                              >> 0x11U))) ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t2);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t3_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
              & (0x7a2U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                       << 0xdU) | (
                                                   vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
             & (3U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
            & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t3) 
                   >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                              >> 0x11U))) ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata2_t3);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc0_valid_e4 
        = ((~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
               >> 0x11U)) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_mie_ns 
        = (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_ns) 
                 & ((~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                        >> 1U)) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__dcsr_ff__dout) 
                                   >> 9U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__i0_legal 
        = (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__i0_dp) 
                 & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__any_csr_d)) 
                    | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__any_csr_d) 
                        & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__legal_csr) 
                           & ((~ (((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_dcsr) 
                                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_dpc)) 
                                      | ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                            >> 0x1eU) 
                                           & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                                 >> 0x18U))) 
                                          & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                             >> 0x16U)) 
                                         & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                               >> 0x15U)))) 
                                     | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_dicawics)) 
                                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_dicad0)) 
                                   | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_dicad1)) 
                                  | ((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                        >> 0x1eU) & 
                                       (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                        >> 0x17U)) 
                                      & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                         >> 0x15U)) 
                                     & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                        >> 0x14U)))) 
                              | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                 >> 0x11U)))) & (~ 
                                                 ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wen_unq_d) 
                                                  & ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_mvendorid) 
                                                         | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_marchid)) 
                                                        | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_mimpid)) 
                                                       | (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                                            >> 0x1eU) 
                                                           & (~ 
                                                              (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                                               >> 0x1bU))) 
                                                          & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__instbuff__DOT__ib0 
                                                             >> 0x16U))) 
                                                      | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_mdseac)) 
                                                     | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__csr_meihap))))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_chain_masked_e4 
        = ((8U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4) 
                  & (((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain) 
                          >> 2U)) << 3U) | (0xfffffff8U 
                                            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4) 
                                               << 1U))))) 
           | ((4U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4) 
                     & (((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain) 
                             >> 2U)) << 2U) | (0x7ffffffcU 
                                               & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4) 
                                                  >> 1U))))) 
              | ((2U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4) 
                        & (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain)) 
                            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4)) 
                           << 1U))) | (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4) 
                                             & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_chain)) 
                                                | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_e4) 
                                                   >> 1U)))))));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
            & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                | ((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                   & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way0_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w0_clken) 
             >> 1U) & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff)) 
                        | ((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way0_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
            & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 1U)) | ((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((1U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((2U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((3U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((4U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((5U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((6U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((7U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((8U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((9U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0xaU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0xbU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0xcU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0xdU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0xeU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0xfU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x10U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x11U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x12U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x13U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x14U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x15U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x16U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x17U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x18U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x19U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x1aU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x1bU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x1cU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x1dU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x1eU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way1_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w1_clken) 
             >> 1U) & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 1U)) | ((0x1fU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way1_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
            & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 2U)) | ((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((1U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((2U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((3U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((4U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((5U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((6U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((7U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((8U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((9U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0xaU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0xbU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0xcU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0xdU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0xeU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0xfU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x10U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x11U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x12U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x13U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x14U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x15U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x16U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x17U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x18U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x19U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x1aU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x1bU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x1cU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x1dU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x1eU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way2_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w2_clken) 
             >> 1U) & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 2U)) | ((0x1fU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way2_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
            & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                 & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                    >> 3U)) | ((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__0__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__0__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((1U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((1U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__1__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((2U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((2U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__2__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((3U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((3U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__3__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((4U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((4U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__4__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((5U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((5U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__5__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((6U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((6U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__6__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((7U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((7U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__7__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((8U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((8U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__8__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((9U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((9U == (0x1fU 
                                               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__9__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0xaU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0xaU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__10__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0xbU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0xbU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__11__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0xcU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0xcU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__12__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0xdU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0xdU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__13__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0xeU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0xeU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__14__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0xfU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0xfU == (0x1fU 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__15__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x10U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x10U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__16__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x11U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x11U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__17__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x12U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x12U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__18__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x13U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x13U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__19__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x14U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x14U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__20__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x15U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x15U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__21__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x16U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x16U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__22__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x17U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x17U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__23__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x18U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x18U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__24__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x19U == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x19U == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__25__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x1aU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x1aU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__26__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x1bU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x1bU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__27__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x1cU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x1cU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__28__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x1dU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x1dU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__29__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x1eU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x1eU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__30__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way3_tagvalid_dup__DOT__dffs__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__tag_valid_w3_clken) 
             >> 1U) & ((((0x1fU == (0x1fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__tag_addr_ff__dout))) 
                         & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_tag_wren_ff) 
                            >> 3U)) | ((0x1fU == (0x1fU 
                                                  & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__perr_dat_ff__dout))) 
                                       & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate))) 
                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags)))
            ? (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ic_valid_ff) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__reset_all_tags))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__perr_sel_invalidate)))
            : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT____Vcellout__CLK_GRP_TAG_VALID__BRA__1__KET____DOT__TAG_VALID__BRA__31__KET____DOT__ic_way3_tagvalid_dup__dout));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcyclel_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mcyclel_wb) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcyclel_cout_in))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_mcyclel_wb)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcyclel 
                   + (IData)((QData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcyclel_cout_in)))))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mcyclel);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t0_ns 
        = (0x3ffU & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
                        & (0x7a1U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                                 << 0xdU) 
                                                | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
                       & (0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
                      & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t0) 
                             >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                        >> 0x11U)))
                      ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tdata_wrdata_wb
                      : ((0x200U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t0)) 
                         | ((0x100U & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                        << 2U) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t0))) 
                            | (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t0))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t1_ns 
        = (0x3ffU & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
                        & (0x7a1U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                                 << 0xdU) 
                                                | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
                       & (1U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
                      & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t1) 
                             >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                        >> 0x11U)))
                      ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tdata_wrdata_wb
                      : ((0x200U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t1)) 
                         | ((0x100U & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                        << 1U) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t1))) 
                            | (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t1))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t2_ns 
        = (0x3ffU & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
                        & (0x7a1U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                                 << 0xdU) 
                                                | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
                       & (2U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
                      & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t2) 
                             >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                        >> 0x11U)))
                      ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tdata_wrdata_wb
                      : ((0x200U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t2)) 
                         | ((0x100U & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t2))) 
                            | (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t2))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t3_ns 
        = (0x3ffU & (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod) 
                        & (0x7a1U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                                 << 0xdU) 
                                                | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                   >> 0x13U))))) 
                       & (3U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtsel))) 
                      & ((~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t3) 
                             >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                        >> 0x11U)))
                      ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tdata_wrdata_wb
                      : ((0x200U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t3)) 
                         | ((0x100U & ((0x7fffff00U 
                                        & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                           >> 1U)) 
                                       | (0xffffff00U 
                                          & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t3)))) 
                            | (0xffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mtdata1_t3))))));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dicawics_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__allow_dbg_halt_csr_write) 
             & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod)) 
            & (0x7c8U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                     << 0xdU) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                 >> 0x13U)))))
            ? ((0x10000U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                            >> 8U)) | ((0xc000U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                                   >> 6U)) 
                                       | (0x3fffU & 
                                          (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb 
                                           >> 2U))))
            : vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__dicawics_ff__dout);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dicad0_wb 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__allow_dbg_halt_csr_write) 
            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod)) 
           & (0x7c9U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                    << 0xdU) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                >> 0x13U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dicad1_wb 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__allow_dbg_halt_csr_write) 
            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod)) 
           & (0x7caU == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                    << 0xdU) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                >> 0x13U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dpc_wb 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__allow_dbg_halt_csr_write) 
            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod)) 
           & (0x7b1U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                    << 0xdU) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                >> 0x13U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dcsr_wb 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__allow_dbg_halt_csr_write) 
            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dec_csr_wen_wb_mod)) 
           & (0x7b0U == (0xfffU & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[1U] 
                                    << 0xdU) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__wbff__dout[0U] 
                                                >> 0x13U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_wr_en1 
        = ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__perfcnt_halted)) 
           & (0U != (3U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc_inc_wb))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_wr_en1 
        = ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__perfcnt_halted)) 
           & (0U != (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc_inc_wb) 
                           >> 2U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_wr_en1 
        = ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__perfcnt_halted)) 
           & (0U != (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc_inc_wb) 
                           >> 4U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_wr_en1 
        = ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__perfcnt_halted)) 
           & (0U != (3U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc_inc_wb) 
                           >> 6U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_noredir_wb 
        = (1U & ((((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                    >> 0x14U) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exctype_wb_ff__dout) 
                                  >> 1U) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                            >> 3U))) 
                  | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_flush_pause_wb)) 
                 | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                     >> 3U) & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                               >> 0xcU))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__pause_state_in 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_wr_pause_wb) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__pause_state)) 
           & (~ ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                   >> 2U) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_flush_pause_wb))) 
                 | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__pause_state) 
                    & (0U == (0x7fffffffU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__write_csr_data 
                                             >> 1U)))))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__int_timer1_int_possible 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_mie_ns) 
           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mie_ns) 
              >> 3U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__int_timer0_int_possible 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_mie_ns) 
           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mie_ns) 
              >> 4U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ce_int_ready 
        = ((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_stall_int_ff)) 
             & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_mie_ns)) 
            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mip) 
               >> 5U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mie_ns) 
                          >> 5U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ext_int_ready 
        = ((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_stall_int_ff)) 
             & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_mie_ns)) 
            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mip) 
               >> 2U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mie_ns) 
                          >> 2U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__timer_int_ready 
        = ((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_stall_int_ff)) 
             & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_mie_ns)) 
            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mip) 
               >> 1U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mie_ns) 
                          >> 1U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4 
        = ((~ ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                 >> 2U) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                           >> 0x11U)) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                         >> 6U))) & 
           (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_chain_masked_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__flush_dc3) 
           | ((((0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_chain_masked_e4)) 
                | (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_chain_masked_e4))) 
               & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                  >> 6U)) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                & (0U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                 >> 1U) & (1U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                 >> 2U) & (2U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                 >> 3U) & (3U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                 >> 4U) & (4U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                 >> 5U) & (5U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                 >> 6U) & (6U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__ld_freeze_rst) 
           | (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__buf_rst) 
                 >> 7U) & (7U == (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtr))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__bus_buffer__DOT__FreezePtrEn))) 
              & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__lsu__DOT__bus_intf__DOT__ld_freeze_dc3)));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dicad0_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dicad0_wb) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu_ic_debug_rd_data_valid))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dicad0_wb)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu_ic_debug_rd_data))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dicad0);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dicad1_ff__DOT____Vcellinp__dffs__din 
        = (3U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dicad1_wb) 
                  | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu_ic_debug_rd_data_valid))
                  ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__wr_dicad1_wb)
                      ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                      : (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu_ic_debug_rd_data 
                                 >> 0x20U))) : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__dicad1)));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_incr))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3h_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3h_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3h_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3_incr 
                           >> 0x20U))) : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc3h);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_incr))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4h_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4h_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4h_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4_incr 
                           >> 0x20U))) : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc4h);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_incr))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5h_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5h_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5h_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5_incr 
                           >> 0x20U))) : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc5h);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_incr))
            : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6);
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6h_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6h_wr_en0) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_wr_en1))
            ? ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6h_wr_en0)
                ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_wrdata_wb
                : (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6_incr 
                           >> 0x20U))) : vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mhpmc6h);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_flush_npc_e4 
        = (1U & (((~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                      >> 0x11U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                    >> 2U)) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_noredir_wb))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__halt_taken 
        = (1U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_noredir_wb) 
                  & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_flush_pause_wb))) 
                 | ((((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                       >> 0x15U) & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                       >> 0x11U))) 
                     & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                           >> 2U))) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                                          >> 0xeU)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__goto_idle 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_final) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_noredir_wb));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f1 
        = (1U & (((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__req_ff__dout) 
                      >> 1U) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_bp_kill_next_f2))) 
                    & (~ (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__fbwrite_ff__dout) 
                           >> 4U) & (~ (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_fb_consume2) 
                                         | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_fb_consume1)) 
                                        | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_final)))))) 
                   & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__dma_stall))) 
                  & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ic_write_stall))) 
                 & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_flush_noredir_wb))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__int_timer1_int_ready 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mip) 
            >> 3U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__int_timer1_int_possible));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__int_timer0_int_ready 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mip) 
            >> 4U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__int_timer0_int_possible));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pause_expired_e4 
        = (1U & (((((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT__pause_state)) 
                      & (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                         >> 4U)) & (~ ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ext_int_ready) 
                                           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ce_int_ready)) 
                                          | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__timer_int_ready)) 
                                         | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                                            >> 1U)) 
                                        | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout)) 
                                       | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__nmi_int_detected)))) 
                    & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__excinfo_wb_ff__dout) 
                          >> 0xeU))) & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                           >> 0xeU))) 
                  & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                        >> 3U))) & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                       >> 0x15U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i_cpu_run_req_d1 
        = (1U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                  >> 8U) | ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__nmi_int_detected) 
                                | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__timer_int_ready)) 
                               | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                                  >> 1U)) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout)) 
                             | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__mhwakeup) 
                                & ((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_csr_stall_int_ff)) 
                                     & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mstatus_mie_ns)) 
                                    & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mip) 
                                       >> 2U)) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mie_ns) 
                                                  >> 2U)))) 
                            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
                               >> 7U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ebreak_to_debug_mode_e4 
        = ((((8U == (0xfU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                             >> 8U))) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4))) 
           & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__dcsr_ff__dout) 
              >> 0xdU));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__mret_e4 
        = (((0xcU == (0xfU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                              >> 8U))) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_mp_e4 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_i0_flush_lower_e4) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__fence_i_e4 
        = (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
             >> 0x14U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfnpc_dc4 
        = (((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4) 
                & (~ (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                              >> 0x23U)))) & (~ (IData)(
                                                        (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                         >> 0x24U)))) 
              & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                         >> 0x25U))) & (~ (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                   >> 0x22U)))) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4))) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ecall_e4 
        = (((9U == (0xfU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                            >> 8U))) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ebreak_e4 
        = ((((8U == (0xfU & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                             >> 8U))) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4))) 
           & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__dcsr_ff__dout) 
                 >> 0xdU)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__illegal_e4 
        = (((~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                >> 0x19U)) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ic_perr_e4 
        = (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
             >> 0x16U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__iccm_sbecc_e4 
        = (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
             >> 0x15U) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    if (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f1) {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_rd_data_way0_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_rd_data_way0_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_rd_data_way0_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_rd_data_way0_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_rd_data_way1_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_rd_data_way1_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_rd_data_way1_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_rd_data_way1_f2_in;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_dataoutf__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank0_rd_data_f2_in) 
                << 0xeU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank1_rd_data_f2_in) 
                             << 0xcU) | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank2_rd_data_f2_in) 
                                          << 0xaU) 
                                         | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank3_rd_data_f2_in) 
                                             << 8U) 
                                            | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank4_rd_data_f2_in) 
                                                << 6U) 
                                               | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank5_rd_data_f2_in) 
                                                   << 4U) 
                                                  | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank6_rd_data_f2_in) 
                                                      << 2U) 
                                                     | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_bank7_rd_data_f2_in))))))));
    } else {
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_rd_data_way0_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_rd_data_way0_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_rd_data_way0_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_way0_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_rd_data_way0_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank0_rd_data_way1_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank1_rd_data_way1_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank2_rd_data_way1_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_way1_data_out__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__btb_bank3_rd_data_way1_f2;
        vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT__bht_dataoutf__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
            = vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__bp__DOT____Vcellout__bht_dataoutf__dout;
    }
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__fetch_addr_bf 
        = ((((((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__miss_sel_flush))) 
               & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_flush_path_final) 
              | ((- (IData)((1U & ((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__miss_sel_flush)) 
                                     & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_bp_kill_next_f2))) 
                                    & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f1))) 
                                   & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f2)))))) 
                 & vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT____Vcellout__faddmiss_ff__dout)) 
             | ((- (IData)(((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__miss_sel_flush)) 
                            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_bp_kill_next_f2)))) 
                & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_bp_btb_target_f2)) 
            | ((- (IData)(((((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__miss_sel_flush)) 
                             & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f1))) 
                            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f2)) 
                           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifu_bp_kill_next_f2))))) 
               & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_addr_f1)) 
           | (0x7ffffff8U & ((- (IData)(((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc__DOT__miss_sel_flush)) 
                                         & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f1)))) 
                             & (((IData)(1U) + (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_addr_f1 
                                                >> 3U)) 
                                << 3U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_rd_en 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_req_f1) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__ifc_fetch_uncacheable_f1)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_npc_wb 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i_cpu_run_req_d1) 
            & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__exthaltff__dout) 
               >> 2U)) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pause_expired_e4));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_exu_npc_e4 
        = ((((~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                 >> 0x11U)) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                  >> 2U))) & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4) 
                                              | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4))) 
           & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4) 
                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfnpc_dc4))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_i0_npc_e4 
        = (((((~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                  >> 0x11U)) & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                   >> 2U))) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfnpc_dc4)) 
           & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i0_e4 
        = ((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4) 
             & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                   >> 2U))) & (((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[1U] 
                                   >> 0x12U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[1U] 
                                                >> 0x11U)) 
                                 | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ic_perr_e4)) 
                                | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__iccm_sbecc_e4)) 
                               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfpc_dc4))) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_rden 
        = (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__ic_rd_en) 
                 | (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                            >> 1U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__npc_e4 
        = (0x7fffffffU & (((((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_exu_npc_e4))) 
                             & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__div_e1__DOT__smallnum_case)
                                 ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__exu_i0_flush_path_e1
                                 : ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_div_finish)
                                     ? vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__npc_any_ff__dout
                                     : ((1U & ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i1_upper_flush_e4_ff__dout 
                                                >> 0x1fU) 
                                               & (~ 
                                                  ((2U 
                                                    & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__sec_decode_e4_ff__dout))
                                                    ? (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_i0_flush_lower_e4)
                                                    : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i0_upper_flush_e4_ff__dout)))))
                                         ? ((1U & (
                                                   (1U 
                                                    & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__sec_decode_e4_ff__dout))
                                                    ? 
                                                   ((((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i1_ap_e4_ff__dout 
                                                       >> 2U) 
                                                      & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i1_alu_e4__DOT__actual_taken))) 
                                                     | ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i1_ap_e4_ff__dout 
                                                         >> 3U) 
                                                        & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i1_alu_e4__DOT__actual_taken))) 
                                                    & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i1_alu_e4__DOT__any_jal)))
                                                    : 
                                                   ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__pred_correct_upper_e4_ff__dout) 
                                                    >> 1U)))
                                             ? (IData)(
                                                       (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i0_upper_flush_e4_ff__dout 
                                                        >> 1U))
                                             : ((1U 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__sec_decode_e4_ff__dout))
                                                 ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_i1_flush_path_e4
                                                 : vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i1_upper_flush_e4_ff__dout))
                                         : ((1U & (
                                                   (2U 
                                                    & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__sec_decode_e4_ff__dout))
                                                    ? 
                                                   ((((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i0_ap_e4_ff__dout 
                                                       >> 2U) 
                                                      & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_alu_e4__DOT__actual_taken))) 
                                                     | ((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i0_ap_e4_ff__dout 
                                                         >> 3U) 
                                                        & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_alu_e4__DOT__actual_taken))) 
                                                    & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_alu_e4__DOT__any_jal)))
                                                    : (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__pred_correct_upper_e4_ff__dout)))
                                             ? (IData)(
                                                       (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i0_upper_flush_e4_ff__dout 
                                                        >> 1U))
                                             : ((2U 
                                                 & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__sec_decode_e4_ff__dout))
                                                 ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_i0_flush_path_e4
                                                 : (IData)(
                                                           (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT____Vcellout__i0_upper_flush_e4_ff__dout 
                                                            >> 0x20U)))))))) 
                            | ((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_i0_npc_e4))) 
                               & vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__i1e4pcff__dout)) 
                           | ((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_flush_npc_e4))) 
                              & vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__flush_lower_ff__dout)) 
                          | ((- (IData)((1U & (((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_exu_npc_e4)) 
                                                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_flush_npc_e4))) 
                                               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_i0_npc_e4)))))) 
                             & vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__npwbc_ff__dout)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4_raw) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i0_e4))) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read 
        = ((7U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read)) 
           | (8U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_rden) 
                     | (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                >> 1U))) << 3U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read 
        = ((0xeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read)) 
           | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_rden) 
              & ((~ (IData)((0U != (3U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                          >> 1U))))) 
                 | (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                            >> 1U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read 
        = ((0xdU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_rden) 
               & ((~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                      >> 2U)) | (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                                         >> 1U)))) 
              << 1U));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read 
        = ((0xbU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read)) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_rden) 
               & ((~ (IData)((3U == (3U & (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__ifu__DOT__mem_ctl__DOT__ifu_ic_rw_int_addr 
                                           >> 1U))))) 
                  | (IData)((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_ic_diag_pkt 
                             >> 1U)))) << 2U));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__npwbc_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_i0_npc_e4) 
              | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_exu_npc_e4)) 
             | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__sel_flush_npc_e4)) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__reset_delayed))
            ? vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__npc_e4
            : vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__npwbc_ff__dout);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_exception_valid_e4 
        = ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ebreak_e4) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ecall_e4)) 
              | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__illegal_e4)) 
             | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4)) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i0_e4))) 
           & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                 >> 0x11U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xfffeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (1U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xfffdU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (2U & ((0xfffffffeU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read)) 
                    | (0x1ffffffeU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                      >> 3U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xfffbU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (4U & ((0xfffffffcU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read)) 
                    | (0x3fffffcU & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                     >> 6U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xfff7U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (8U & ((0xfffffff8U & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read)) 
                    | (0x7ffff8U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                    >> 9U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xffefU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x10U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                        << 4U) | (0xfffffff0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                                 << 3U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xffdfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x20U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                        << 4U) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xffbfU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x40U & ((0xffffffc0U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                                       << 4U)) | (0x1fffffc0U 
                                                  & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                                     >> 3U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xff7fU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x80U & ((0xffffff80U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                                       << 4U)) | (0x3ffff80U 
                                                  & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                                     >> 6U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xfeffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x100U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                         << 8U) | (0xffffff00U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                                  << 6U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xfdffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x200U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                         << 8U) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                   << 3U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xfbffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x400U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                         << 8U) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xf7ffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x800U & ((0xfffff800U & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                                        << 8U)) | (0x1ffff800U 
                                                   & ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                                      >> 3U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xefffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x1000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                          << 0xcU) | (0xfffff000U & 
                                      ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                       << 9U)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xdfffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x2000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                          << 0xcU) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                      << 6U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0xbfffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x4000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                          << 0xcU) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren) 
                                      << 3U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken 
        = ((0x7fffU & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_way_clken)) 
           | (0x8000U & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_bank_read) 
                          << 0xcU) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__mem__DOT__icm__DOT__ic_data_inst__DOT__ic_b_sb_wren))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_exc_valid_e4_raw 
        = (1U & (((IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                           >> 0x26U)) & (~ ((IData)(
                                                    (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                     >> 0x23U)) 
                                            & (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i0_e4) 
                                                | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_exception_valid_e4)) 
                                               | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[2U] 
                                                  >> 9U))))) 
                 & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                       >> 2U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4_raw) 
            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_exc_valid_e4_raw)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc1_valid_e4 
        = (((((((~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                    >> 0x11U)) & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4)) 
               & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4)) 
              & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4))) 
             & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i0_e4))) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4))) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tlu_i0_commit_cmt 
        = (((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_valid_e4) 
                & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i0_e4))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4))) 
              & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4))) 
             & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                   >> 0x11U))) & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                     >> 3U))) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pwbc_ff__DOT__genblock__DOT__dff__DOT____Vcellinp__dffs__din 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc0_valid_e4) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc1_valid_e4))
            ? ((((- (IData)(((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc0_valid_e4) 
                             & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc1_valid_e4))))) 
                 & vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i0_pc_e4) 
                | ((- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc1_valid_e4))) 
                   & vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__decode__DOT____Vcellout__i1e4pcff__dout)) 
               | ((- (IData)((1U & ((~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc0_valid_e4)) 
                                    & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pc1_valid_e4)))))) 
                  & vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__pwbc_ff__dout))
            : vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__pwbc_ff__dout);
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pmu_i0_itype_qual 
        = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                    >> 8U) & (- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tlu_i0_commit_cmt)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_hit_e4 
        = ((~ (((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                    >> 2U) | (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tlu_i0_commit_cmt))) 
                  | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[2U] 
                     >> 9U)) | (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                                >> 0x11U)) | ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                                              >> 6U)) 
               | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfnpc_dc4))) 
           & (0U != (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_chain_masked_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_hit_dmode_e4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4) 
            & (0U != ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_chain_masked_e4) 
                      & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_action)))) 
           | (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_hit_e4) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4))) 
              & (0U != ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_chain_masked_e4) 
                        & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_action)))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_rfnpc_dc4 
        = ((((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4) 
                 & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                            >> 0x23U))) & (~ (IData)(
                                                     (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                      >> 0x24U)))) 
               & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                          >> 0x25U))) & (~ (IData)(
                                                   (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                    >> 0x22U)))) 
             & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4))) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_hit_e4))) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_hit_e4 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_trigger_hit_e4) 
           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_trigger_hit_e4));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i1_mp_e4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu_i1_flush_lower_e4) 
            & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_hit_e4))) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfnpc_dc4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i1_e4 
        = (((((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4) 
                  & (~ ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__freeff__dout) 
                        >> 2U))) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__i0_exception_valid_e4))) 
                & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[2U] 
                      >> 9U))) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4))) 
              & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfnpc_dc4))) 
             & (~ (((((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[1U] 
                       >> 0x12U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[1U] 
                                    >> 0x11U)) | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__ic_perr_e4)) 
                    | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__iccm_sbecc_e4)) 
                   | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfpc_dc4)))) 
            & (((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i1_predict_p_e4[1U] 
                 >> 0x12U) | (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i1_predict_p_e4[1U] 
                              >> 0x11U)) | ((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4) 
                                                & (IData)(
                                                          (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                           >> 0x23U))) 
                                               & (~ (IData)(
                                                            (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                             >> 0x24U)))) 
                                              & (IData)(
                                                        (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                         >> 0x25U))) 
                                             & (~ (IData)(
                                                          (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                                                           >> 0x22U)))) 
                                            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout)))) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4_raw) 
            & (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_exc_valid_e4_raw)) 
           & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_exc_ma_dc4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4)) 
           & (~ (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                         >> 0x21U))));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_exc_acc_dc4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4)) 
           & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                      >> 0x21U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_exc_st_dc4 
        = (((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4) 
            | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4)) 
           & (IData)((vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__lsu_error_dc4ff__dout 
                      >> 0x24U)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tlu_i1_commit_cmt 
        = ((((((((((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec_tlu_i1_valid_e4) 
                   & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i0_e4))) 
                  & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__rfpc_i1_e4))) 
                 & (~ (vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__exu__DOT__i0_predict_p_e4[2U] 
                       >> 9U))) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4))) 
               & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4))) 
              & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_rfnpc_dc4))) 
             & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__inst_acc_e4))) 
            & (~ (vlSymsp->TOP__rvfpgasim__swervolf.swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT____Vcellout__halt_ff__dout 
                  >> 3U))) & (~ (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__trigger_hit_e4)));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_exc_valid_e4 
        = ((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i0_exc_dc4) 
           | (IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__lsu_i1_exc_dc4));
    vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__pmu_i1_itype_qual 
        = (0xfU & ((vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__dec_tlu_packet_e4 
                    >> 4U) & (- (IData)((IData)(vlSymsp->TOP__rvfpgasim__swervolf.__PVT__swerv_wrapper_verilog_0__DOT__swerv_eh1_2__DOT__swerv__DOT__dec__DOT__tlu__DOT__tlu_i1_commit_cmt)))));
}
