#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-559-gff8ccc0b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560bdd447ec0 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x560bdd47ce40_0 .net "clk", 0 0, v0x560bdd442350_0;  1 drivers
S_0x560bdd448050 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x560bdd447ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
v0x560bdd438800_0 .var *"_s0", 0 0; Local signal
v0x560bdd442350_0 .var "out", 0 0;
S_0x560bdd463400 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x560bdd447ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_0x560bdd452470 .param/str "IM_DATA" 0 3 34, "examples_binary/testmult.txt";
P_0x560bdd4524b0 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000011001>;
L_0x560bdd3a0150 .functor OR 1, v0x560bdd47c860_0, L_0x560bdd48f890, C4<0>, C4<0>;
L_0x560bdd3beed0 .functor OR 1, L_0x560bdd48eba0, L_0x560bdd48ed50, C4<0>, C4<0>;
L_0x560bdd3bee00 .functor AND 1, L_0x560bdd4918a0, L_0x560bdd3beed0, C4<1>, C4<1>;
L_0x560bdd3aba90 .functor NOT 1, L_0x560bdd4913b0, C4<0>, C4<0>, C4<0>;
L_0x560bdd48eea0 .functor AND 1, L_0x560bdd3bee00, L_0x560bdd3aba90, C4<1>, C4<1>;
L_0x560bdd48efe0 .functor OR 1, v0x560bdd468240_0, v0x560bdd4682e0_0, C4<0>, C4<0>;
L_0x560bdd48f130 .functor AND 1, L_0x560bdd48eea0, L_0x560bdd48efe0, C4<1>, C4<1>;
L_0x560bdd48f4e0 .functor OR 1, L_0x560bdd48f240, L_0x560bdd48f3b0, C4<0>, C4<0>;
L_0x560bdd48f5f0 .functor AND 1, L_0x560bdd48f4e0, L_0x560bdd4924c0, C4<1>, C4<1>;
L_0x560bdd48f700 .functor OR 1, v0x560bdd468240_0, v0x560bdd4682e0_0, C4<0>, C4<0>;
L_0x560bdd48f7d0 .functor AND 1, L_0x560bdd48f5f0, L_0x560bdd48f700, C4<1>, C4<1>;
L_0x560bdd48f890 .functor OR 1, L_0x560bdd48f130, L_0x560bdd48f7d0, C4<0>, C4<0>;
L_0x560bdd48fbe0 .functor AND 1, L_0x560bdd4921b0, L_0x560bdd48fa60, C4<1>, C4<1>;
L_0x560bdd48fd40 .functor AND 1, L_0x560bdd4921b0, L_0x560bdd48fca0, C4<1>, C4<1>;
L_0x560bdd48f9f0 .functor OR 1, v0x560bdd468240_0, v0x560bdd4682e0_0, C4<0>, C4<0>;
L_0x560bdd4905d0 .functor AND 1, L_0x560bdd4902c0, L_0x560bdd48f9f0, C4<1>, C4<1>;
L_0x560bdd4906d0 .functor NOT 1, L_0x560bdd48f890, C4<0>, C4<0>, C4<0>;
L_0x560bdd490740 .functor AND 1, L_0x560bdd4905d0, L_0x560bdd4906d0, C4<1>, C4<1>;
L_0x560bdd4908f0 .functor NOT 1, v0x560bdd47c860_0, C4<0>, C4<0>, C4<0>;
L_0x560bdd490960 .functor AND 1, L_0x560bdd490740, L_0x560bdd4908f0, C4<1>, C4<1>;
L_0x7fe58241aa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x560bdd496190 .functor XNOR 1, L_0x560bdd4957c0, L_0x7fe58241aa38, C4<0>, C4<0>;
L_0x7fe58241a018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560bdd476430_0 .net/2u *"_s0", 31 0, L_0x7fe58241a018;  1 drivers
v0x560bdd476530_0 .net *"_s100", 0 0, L_0x560bdd490740;  1 drivers
v0x560bdd476610_0 .net *"_s102", 0 0, L_0x560bdd4908f0;  1 drivers
v0x560bdd4766d0_0 .net *"_s107", 29 0, L_0x560bdd490850;  1 drivers
L_0x7fe58241a180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bdd4767b0_0 .net/2u *"_s108", 1 0, L_0x7fe58241a180;  1 drivers
v0x560bdd4768e0_0 .net *"_s19", 3 0, L_0x560bdd48d950;  1 drivers
v0x560bdd4769c0_0 .net/2u *"_s204", 0 0, L_0x7fe58241aa38;  1 drivers
v0x560bdd476aa0_0 .net *"_s206", 0 0, L_0x560bdd496190;  1 drivers
v0x560bdd476b60_0 .net *"_s21", 25 0, L_0x560bdd48da40;  1 drivers
L_0x7fe58241a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bdd476c40_0 .net/2u *"_s22", 1 0, L_0x7fe58241a0a8;  1 drivers
v0x560bdd476d20_0 .net *"_s27", 0 0, L_0x560bdd48ddc0;  1 drivers
v0x560bdd476e00_0 .net *"_s28", 15 0, L_0x560bdd48de60;  1 drivers
v0x560bdd476ee0_0 .net *"_s31", 15 0, L_0x560bdd48e110;  1 drivers
v0x560bdd476fc0_0 .net *"_s50", 0 0, L_0x560bdd48eba0;  1 drivers
v0x560bdd477080_0 .net *"_s52", 0 0, L_0x560bdd48ed50;  1 drivers
v0x560bdd477140_0 .net *"_s54", 0 0, L_0x560bdd3beed0;  1 drivers
v0x560bdd477220_0 .net *"_s56", 0 0, L_0x560bdd3bee00;  1 drivers
v0x560bdd477410_0 .net *"_s58", 0 0, L_0x560bdd3aba90;  1 drivers
v0x560bdd4774f0_0 .net *"_s60", 0 0, L_0x560bdd48eea0;  1 drivers
v0x560bdd4775d0_0 .net *"_s62", 0 0, L_0x560bdd48efe0;  1 drivers
v0x560bdd4776b0_0 .net *"_s66", 0 0, L_0x560bdd48f240;  1 drivers
v0x560bdd477770_0 .net *"_s68", 0 0, L_0x560bdd48f3b0;  1 drivers
v0x560bdd477830_0 .net *"_s70", 0 0, L_0x560bdd48f4e0;  1 drivers
v0x560bdd477910_0 .net *"_s72", 0 0, L_0x560bdd48f5f0;  1 drivers
v0x560bdd4779f0_0 .net *"_s74", 0 0, L_0x560bdd48f700;  1 drivers
v0x560bdd477ad0_0 .net *"_s80", 0 0, L_0x560bdd48fa60;  1 drivers
v0x560bdd477b90_0 .net *"_s84", 0 0, L_0x560bdd48fca0;  1 drivers
v0x560bdd477c50_0 .net *"_s92", 0 0, L_0x560bdd4902c0;  1 drivers
v0x560bdd477d10_0 .net *"_s94", 0 0, L_0x560bdd48f9f0;  1 drivers
v0x560bdd477df0_0 .net *"_s96", 0 0, L_0x560bdd4905d0;  1 drivers
v0x560bdd477ed0_0 .net *"_s98", 0 0, L_0x560bdd4906d0;  1 drivers
v0x560bdd477fb0_0 .net "aluctl", 3 0, v0x560bdd465ab0_0;  1 drivers
v0x560bdd478070_0 .net "aluop", 1 0, v0x560bdd468080_0;  1 drivers
v0x560bdd478340_0 .net "aluop_s3", 1 0, L_0x560bdd491800;  1 drivers
v0x560bdd4783e0_0 .net "alurslt", 31 0, v0x560bdd4652f0_0;  1 drivers
v0x560bdd4784b0_0 .net "alurslt_s4", 31 0, L_0x560bdd494c30;  1 drivers
v0x560bdd478580_0 .net "alurslt_s5", 31 0, v0x560bdd46b4b0_0;  1 drivers
v0x560bdd478650_0 .net "alusrc", 0 0, v0x560bdd468180_0;  1 drivers
v0x560bdd478720_0 .net "alusrc_data2", 31 0, L_0x560bdd492870;  1 drivers
v0x560bdd4787f0_0 .net "alusrc_s3", 0 0, L_0x560bdd491a90;  1 drivers
v0x560bdd478890_0 .net "baddr_s2", 31 0, L_0x560bdd490d20;  1 drivers
v0x560bdd478960_0 .net "baddr_s3", 31 0, v0x560bdd466400_0;  1 drivers
v0x560bdd478a50_0 .net "baddr_s4", 31 0, v0x560bdd466c60_0;  1 drivers
v0x560bdd478b10_0 .net "beq_hazard", 0 0, L_0x560bdd48f890;  1 drivers
v0x560bdd478bb0_0 .net "beq_hazard1", 0 0, L_0x560bdd48f130;  1 drivers
v0x560bdd478c70_0 .net "branch_eq_s2", 0 0, v0x560bdd468240_0;  1 drivers
v0x560bdd478d40_0 .net "branch_eq_s3", 0 0, L_0x560bdd491d30;  1 drivers
v0x560bdd478de0_0 .net "branch_eq_s4", 0 0, L_0x560bdd4950c0;  1 drivers
v0x560bdd478ea0_0 .net "branch_ne_s2", 0 0, v0x560bdd4682e0_0;  1 drivers
v0x560bdd478f70_0 .net "branch_ne_s3", 0 0, L_0x560bdd491dd0;  1 drivers
v0x560bdd479010_0 .net "branch_ne_s4", 0 0, L_0x560bdd495330;  1 drivers
v0x560bdd4790d0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd479170_0 .var "clock_counter", 5 0;
v0x560bdd479250_0 .net "data1", 31 0, v0x560bdd473d40_0;  1 drivers
v0x560bdd479340_0 .net "data1_s3", 31 0, L_0x560bdd48e4b0;  1 drivers
v0x560bdd479400_0 .net "data2", 31 0, v0x560bdd473e40_0;  1 drivers
v0x560bdd4794f0_0 .net "data2_s3", 31 0, L_0x560bdd48e5e0;  1 drivers
v0x560bdd4795b0_0 .net "data2_s4", 31 0, v0x560bdd46bcc0_0;  1 drivers
v0x560bdd4796c0_0 .var "flush_s1", 0 0;
v0x560bdd4797b0_0 .var "flush_s2", 0 0;
v0x560bdd479850_0 .var "flush_s3", 0 0;
v0x560bdd4798f0_0 .var "forward_a", 1 0;
v0x560bdd4799d0_0 .var "forward_b", 1 0;
v0x560bdd479ab0_0 .net "forward_branch_a", 0 0, L_0x560bdd48fbe0;  1 drivers
v0x560bdd479b70_0 .net "forward_branch_b", 0 0, L_0x560bdd48fd40;  1 drivers
v0x560bdd47a040_0 .net "func_s2", 5 0, L_0x560bdd48e7c0;  1 drivers
v0x560bdd47a100_0 .net "funct", 5 0, L_0x560bdd492ba0;  1 drivers
v0x560bdd47a1a0_0 .var "fw_data1_s3", 31 0;
v0x560bdd47a270_0 .var "fw_data2_s3", 31 0;
v0x560bdd47a340_0 .net "imm", 15 0, L_0x560bdd48d7d0;  1 drivers
v0x560bdd47a400_0 .net "inst", 31 0, L_0x560bdd3bcb60;  1 drivers
v0x560bdd47a510_0 .net "inst_s2", 31 0, v0x560bdd475280_0;  1 drivers
v0x560bdd47a5d0_0 .net "jaddr_s2", 31 0, L_0x560bdd48dbf0;  1 drivers
v0x560bdd47a6a0_0 .net "jaddr_s3", 31 0, v0x560bdd46c4e0_0;  1 drivers
v0x560bdd47a790_0 .net "jaddr_s4", 31 0, v0x560bdd46cd00_0;  1 drivers
v0x560bdd47a850_0 .net "jump_s2", 0 0, v0x560bdd4684d0_0;  1 drivers
v0x560bdd47a940_0 .net "jump_s3", 0 0, v0x560bdd46d4b0_0;  1 drivers
v0x560bdd47aa30_0 .net "jump_s4", 0 0, v0x560bdd46dcb0_0;  1 drivers
v0x560bdd47aad0_0 .net "lwbeq_hazard", 0 0, L_0x560bdd48f7d0;  1 drivers
v0x560bdd47ab70_0 .net "memread", 0 0, v0x560bdd468590_0;  1 drivers
v0x560bdd47ac10_0 .net "memread_s3", 0 0, L_0x560bdd4913b0;  1 drivers
v0x560bdd47acb0_0 .net "memread_s4", 0 0, L_0x560bdd4924c0;  1 drivers
v0x560bdd47ad80_0 .net "memtoreg", 0 0, v0x560bdd468650_0;  1 drivers
v0x560bdd47ae50_0 .net "memtoreg_s3", 0 0, L_0x560bdd491620;  1 drivers
v0x560bdd47aef0_0 .net "memtoreg_s4", 0 0, L_0x560bdd4923d0;  1 drivers
v0x560bdd47af90_0 .net "memtoreg_s5", 0 0, L_0x560bdd4957c0;  1 drivers
v0x560bdd47b030_0 .net "memwrite", 0 0, v0x560bdd468710_0;  1 drivers
v0x560bdd47b100_0 .net "memwrite_s3", 0 0, L_0x560bdd4911f0;  1 drivers
v0x560bdd47b1a0_0 .net "memwrite_s4", 0 0, L_0x560bdd4926f0;  1 drivers
v0x560bdd47b270_0 .net "mxoutA", 31 0, L_0x560bdd48fed0;  1 drivers
v0x560bdd47b330_0 .net "mxoutB", 31 0, L_0x560bdd490140;  1 drivers
v0x560bdd47b410_0 .net "opcode", 5 0, L_0x560bdd48d430;  1 drivers
v0x560bdd47b500_0 .var "pc", 31 0;
v0x560bdd47b5d0_0 .net "pc4", 31 0, L_0x560bdd48cef0;  1 drivers
v0x560bdd47b6a0_0 .net "pc4_s2", 31 0, v0x560bdd475a90_0;  1 drivers
v0x560bdd47b790_0 .net "pc4_s3", 31 0, v0x560bdd46e4c0_0;  1 drivers
v0x560bdd47b850_0 .net "pcsrc", 0 0, L_0x560bdd490960;  1 drivers
v0x560bdd47b8f0_0 .net "rd", 4 0, L_0x560bdd48d730;  1 drivers
v0x560bdd47b9d0_0 .net "rd_s3", 4 0, L_0x560bdd48e930;  1 drivers
v0x560bdd47bab0_0 .net "rdata", 31 0, L_0x560bdd495ce0;  1 drivers
v0x560bdd47bbc0_0 .net "rdata_s5", 31 0, v0x560bdd46ed00_0;  1 drivers
v0x560bdd47bc80_0 .net "regdst", 0 0, v0x560bdd468940_0;  1 drivers
v0x560bdd47bd50_0 .net "regdst_s3", 0 0, L_0x560bdd491310;  1 drivers
v0x560bdd47bdf0_0 .net "regwrite", 0 0, v0x560bdd468a00_0;  1 drivers
v0x560bdd47bec0_0 .net "regwrite_s3", 0 0, L_0x560bdd4918a0;  1 drivers
v0x560bdd47bf60_0 .net "regwrite_s4", 0 0, L_0x560bdd4921b0;  1 drivers
v0x560bdd47c000_0 .net "regwrite_s5", 0 0, L_0x560bdd495720;  1 drivers
v0x560bdd47c0d0_0 .net "rs", 4 0, L_0x560bdd48d570;  1 drivers
v0x560bdd47c1c0_0 .net "rs_s3", 4 0, v0x560bdd4762a0_0;  1 drivers
v0x560bdd47c280_0 .net "rt", 4 0, L_0x560bdd48d610;  1 drivers
v0x560bdd47c350_0 .net "rt_s3", 4 0, L_0x560bdd48e860;  1 drivers
v0x560bdd47c410_0 .net "seimm", 31 0, L_0x560bdd48e1b0;  1 drivers
v0x560bdd47c500_0 .net "seimm_s3", 31 0, v0x560bdd4714d0_0;  1 drivers
v0x560bdd47c5d0_0 .net "seimm_sl2", 31 0, L_0x560bdd490b20;  1 drivers
v0x560bdd47c690_0 .net "shamt", 4 0, L_0x560bdd48d8b0;  1 drivers
v0x560bdd47c770_0 .net "stall_s1", 0 0, L_0x560bdd3a0150;  1 drivers
v0x560bdd47c860_0 .var "stall_s1_s2", 0 0;
v0x560bdd47c900_0 .net "wrdata_s5", 31 0, L_0x560bdd4962d0;  1 drivers
v0x560bdd47c9c0_0 .net "wrreg", 4 0, L_0x560bdd494cd0;  1 drivers
v0x560bdd47ca90_0 .net "wrreg_s4", 4 0, v0x560bdd472530_0;  1 drivers
v0x560bdd47cb80_0 .net "wrreg_s5", 4 0, v0x560bdd472d70_0;  1 drivers
v0x560bdd47cc90_0 .net "zero_s3", 0 0, L_0x560bdd492c90;  1 drivers
v0x560bdd47cd80_0 .net "zero_s4", 0 0, v0x560bdd473590_0;  1 drivers
E_0x560bdd3b33e0 .event edge, v0x560bdd47ac10_0, v0x560bdd474780_0, v0x560bdd47c350_0, v0x560bdd4746a0_0;
E_0x560bdd3b2630/0 .event edge, v0x560bdd47bf60_0, v0x560bdd472530_0, v0x560bdd4762a0_0, v0x560bdd474860_0;
E_0x560bdd3b2630/1 .event edge, v0x560bdd472d70_0, v0x560bdd47c350_0;
E_0x560bdd3b2630 .event/or E_0x560bdd3b2630/0, E_0x560bdd3b2630/1;
E_0x560bdd3b2b20 .event edge, v0x560bdd4799d0_0, v0x560bdd46b3f0_0, v0x560bdd474920_0, v0x560bdd4794f0_0;
E_0x560bdd3b2830 .event edge, v0x560bdd4798f0_0, v0x560bdd46b3f0_0, v0x560bdd474920_0, v0x560bdd479340_0;
E_0x560bdd389d80 .event edge, v0x560bdd46dcb0_0, v0x560bdd47b850_0, v0x560bdd478b10_0;
L_0x560bdd48cef0 .arith/sum 32, v0x560bdd47b500_0, L_0x7fe58241a018;
L_0x560bdd48d430 .part v0x560bdd475280_0, 26, 6;
L_0x560bdd48d570 .part v0x560bdd475280_0, 21, 5;
L_0x560bdd48d610 .part v0x560bdd475280_0, 16, 5;
L_0x560bdd48d730 .part v0x560bdd475280_0, 11, 5;
L_0x560bdd48d7d0 .part v0x560bdd475280_0, 0, 16;
L_0x560bdd48d8b0 .part v0x560bdd475280_0, 6, 5;
L_0x560bdd48d950 .part v0x560bdd47b500_0, 28, 4;
L_0x560bdd48da40 .part v0x560bdd475280_0, 0, 26;
L_0x560bdd48dbf0 .concat [ 2 26 4 0], L_0x7fe58241a0a8, L_0x560bdd48da40, L_0x560bdd48d950;
L_0x560bdd48ddc0 .part v0x560bdd475280_0, 15, 1;
LS_0x560bdd48de60_0_0 .concat [ 1 1 1 1], L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0;
LS_0x560bdd48de60_0_4 .concat [ 1 1 1 1], L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0;
LS_0x560bdd48de60_0_8 .concat [ 1 1 1 1], L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0;
LS_0x560bdd48de60_0_12 .concat [ 1 1 1 1], L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0, L_0x560bdd48ddc0;
L_0x560bdd48de60 .concat [ 4 4 4 4], LS_0x560bdd48de60_0_0, LS_0x560bdd48de60_0_4, LS_0x560bdd48de60_0_8, LS_0x560bdd48de60_0_12;
L_0x560bdd48e110 .part v0x560bdd475280_0, 0, 16;
L_0x560bdd48e1b0 .concat [ 16 16 0 0], L_0x560bdd48e110, L_0x560bdd48de60;
L_0x560bdd48e410 .concat [ 32 32 0 0], v0x560bdd473e40_0, v0x560bdd473d40_0;
L_0x560bdd48e4b0 .part v0x560bdd470520_0, 32, 32;
L_0x560bdd48e5e0 .part v0x560bdd470520_0, 0, 32;
L_0x560bdd48e6d0 .concat [ 5 5 0 0], L_0x560bdd48d730, L_0x560bdd48d610;
L_0x560bdd48e860 .part v0x560bdd470ce0_0, 5, 5;
L_0x560bdd48e930 .part v0x560bdd470ce0_0, 0, 5;
L_0x560bdd48e7c0 .part L_0x560bdd48e1b0, 0, 6;
L_0x560bdd48eba0 .cmp/eq 5, L_0x560bdd494cd0, L_0x560bdd48d570;
L_0x560bdd48ed50 .cmp/eq 5, L_0x560bdd494cd0, L_0x560bdd48d610;
L_0x560bdd48f240 .cmp/eq 5, v0x560bdd472530_0, L_0x560bdd48d570;
L_0x560bdd48f3b0 .cmp/eq 5, v0x560bdd472530_0, L_0x560bdd48d610;
L_0x560bdd48fa60 .cmp/eq 5, v0x560bdd472530_0, L_0x560bdd48d570;
L_0x560bdd48fca0 .cmp/eq 5, v0x560bdd472530_0, L_0x560bdd48d610;
L_0x560bdd48fed0 .functor MUXZ 32, v0x560bdd473d40_0, L_0x560bdd494c30, L_0x560bdd48fbe0, C4<>;
L_0x560bdd490140 .functor MUXZ 32, v0x560bdd473e40_0, L_0x560bdd494c30, L_0x560bdd48fd40, C4<>;
L_0x560bdd4902c0 .cmp/eq 32, L_0x560bdd48fed0, L_0x560bdd490140;
L_0x560bdd490850 .part L_0x560bdd48e1b0, 0, 30;
L_0x560bdd490b20 .concat [ 2 30 0 0], L_0x7fe58241a180, L_0x560bdd490850;
L_0x560bdd490d20 .arith/sum 32, v0x560bdd475a90_0, L_0x560bdd490b20;
LS_0x560bdd490ed0_0_0 .concat [ 1 1 2 1], v0x560bdd468180_0, v0x560bdd468a00_0, v0x560bdd468080_0, v0x560bdd468650_0;
LS_0x560bdd490ed0_0_4 .concat [ 1 1 1 0], v0x560bdd468710_0, v0x560bdd468590_0, v0x560bdd468940_0;
L_0x560bdd490ed0 .concat [ 5 3 0 0], LS_0x560bdd490ed0_0_0, LS_0x560bdd490ed0_0_4;
L_0x560bdd491310 .part v0x560bdd46fd30_0, 7, 1;
L_0x560bdd4913b0 .part v0x560bdd46fd30_0, 6, 1;
L_0x560bdd4911f0 .part v0x560bdd46fd30_0, 5, 1;
L_0x560bdd491620 .part v0x560bdd46fd30_0, 4, 1;
L_0x560bdd491800 .part v0x560bdd46fd30_0, 2, 2;
L_0x560bdd4918a0 .part v0x560bdd46fd30_0, 1, 1;
L_0x560bdd491a90 .part v0x560bdd46fd30_0, 0, 1;
L_0x560bdd491b30 .concat [ 1 1 0 0], v0x560bdd4682e0_0, v0x560bdd468240_0;
L_0x560bdd491d30 .part v0x560bdd467480_0, 1, 1;
L_0x560bdd491dd0 .part v0x560bdd467480_0, 0, 1;
L_0x560bdd4920c0 .concat [ 1 1 1 1], L_0x560bdd4911f0, L_0x560bdd4913b0, L_0x560bdd491620, L_0x560bdd4918a0;
L_0x560bdd4921b0 .part v0x560bdd471d20_0, 3, 1;
L_0x560bdd4923d0 .part v0x560bdd471d20_0, 2, 1;
L_0x560bdd4924c0 .part v0x560bdd471d20_0, 1, 1;
L_0x560bdd4926f0 .part v0x560bdd471d20_0, 0, 1;
L_0x560bdd492870 .functor MUXZ 32, v0x560bdd47a270_0, v0x560bdd4714d0_0, L_0x560bdd491a90, C4<>;
L_0x560bdd492ba0 .part v0x560bdd4714d0_0, 0, 6;
L_0x560bdd494700 .concat [ 32 0 0 0], v0x560bdd4652f0_0;
L_0x560bdd494c30 .part v0x560bdd46ac80_0, 0, 32;
L_0x560bdd494cd0 .functor MUXZ 5, L_0x560bdd48e860, L_0x560bdd48e930, L_0x560bdd491310, C4<>;
L_0x560bdd494f80 .concat [ 1 1 0 0], L_0x560bdd491dd0, L_0x560bdd491d30;
L_0x560bdd4950c0 .part v0x560bdd467ca0_0, 1, 1;
L_0x560bdd495330 .part v0x560bdd467ca0_0, 0, 1;
L_0x560bdd495420 .concat [ 1 1 0 0], L_0x560bdd4923d0, L_0x560bdd4921b0;
L_0x560bdd495720 .part v0x560bdd46f510_0, 1, 1;
L_0x560bdd4957c0 .part v0x560bdd46f510_0, 0, 1;
L_0x560bdd495dd0 .part L_0x560bdd494c30, 2, 7;
L_0x560bdd4962d0 .functor MUXZ 32, v0x560bdd46b4b0_0, v0x560bdd46ed00_0, L_0x560bdd496190, C4<>;
S_0x560bdd4637e0 .scope module, "alu1" "alu" 3 318, 4 6 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
L_0x560bdd490dc0 .functor XNOR 1, L_0x560bdd492ff0, L_0x560bdd493120, C4<0>, C4<0>;
L_0x560bdd493390 .functor XOR 1, L_0x560bdd4931c0, L_0x560bdd4932f0, C4<0>, C4<0>;
L_0x560bdd4934a0 .functor AND 1, L_0x560bdd490dc0, L_0x560bdd493390, C4<1>, C4<1>;
L_0x560bdd493a20 .functor XNOR 1, L_0x560bdd493880, L_0x560bdd493980, C4<0>, C4<0>;
L_0x560bdd493ce0 .functor XOR 1, L_0x560bdd493ae0, L_0x560bdd493c40, C4<0>, C4<0>;
L_0x560bdd493df0 .functor AND 1, L_0x560bdd493a20, L_0x560bdd493ce0, C4<1>, C4<1>;
L_0x560bdd493bd0 .functor NOT 1, L_0x560bdd494550, C4<0>, C4<0>, C4<0>;
L_0x7fe58241a378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560bdd437520_0 .net/2u *"_s0", 31 0, L_0x7fe58241a378;  1 drivers
v0x560bdd440a60_0 .net *"_s11", 0 0, L_0x560bdd493120;  1 drivers
v0x560bdd43a4f0_0 .net *"_s12", 0 0, L_0x560bdd490dc0;  1 drivers
v0x560bdd425260_0 .net *"_s15", 0 0, L_0x560bdd4931c0;  1 drivers
v0x560bdd43b910_0 .net *"_s17", 0 0, L_0x560bdd4932f0;  1 drivers
v0x560bdd463b90_0 .net *"_s18", 0 0, L_0x560bdd493390;  1 drivers
v0x560bdd463c50_0 .net *"_s20", 0 0, L_0x560bdd4934a0;  1 drivers
L_0x7fe58241a3c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560bdd463d10_0 .net/2s *"_s22", 1 0, L_0x7fe58241a3c0;  1 drivers
L_0x7fe58241a408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bdd463df0_0 .net/2s *"_s24", 1 0, L_0x7fe58241a408;  1 drivers
v0x560bdd463ed0_0 .net *"_s26", 1 0, L_0x560bdd4935b0;  1 drivers
v0x560bdd463fb0_0 .net *"_s31", 0 0, L_0x560bdd493880;  1 drivers
v0x560bdd464090_0 .net *"_s33", 0 0, L_0x560bdd493980;  1 drivers
v0x560bdd464170_0 .net *"_s34", 0 0, L_0x560bdd493a20;  1 drivers
v0x560bdd464230_0 .net *"_s37", 0 0, L_0x560bdd493ae0;  1 drivers
v0x560bdd464310_0 .net *"_s39", 0 0, L_0x560bdd493c40;  1 drivers
v0x560bdd4643f0_0 .net *"_s40", 0 0, L_0x560bdd493ce0;  1 drivers
v0x560bdd4644b0_0 .net *"_s42", 0 0, L_0x560bdd493df0;  1 drivers
L_0x7fe58241a450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560bdd464570_0 .net/2s *"_s44", 1 0, L_0x7fe58241a450;  1 drivers
L_0x7fe58241a498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bdd464650_0 .net/2s *"_s46", 1 0, L_0x7fe58241a498;  1 drivers
v0x560bdd464730_0 .net *"_s48", 1 0, L_0x560bdd493f40;  1 drivers
L_0x7fe58241a4e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x560bdd464810_0 .net/2u *"_s52", 3 0, L_0x7fe58241a4e0;  1 drivers
v0x560bdd4648f0_0 .net *"_s54", 0 0, L_0x560bdd494240;  1 drivers
v0x560bdd4649b0_0 .net *"_s59", 0 0, L_0x560bdd494550;  1 drivers
v0x560bdd464a90_0 .net *"_s60", 0 0, L_0x560bdd493bd0;  1 drivers
v0x560bdd464b70_0 .net *"_s63", 0 0, L_0x560bdd4947f0;  1 drivers
v0x560bdd464c50_0 .net *"_s9", 0 0, L_0x560bdd492ff0;  1 drivers
v0x560bdd464d30_0 .net "a", 31 0, v0x560bdd47a1a0_0;  1 drivers
v0x560bdd464e10_0 .net "add_ab", 31 0, L_0x560bdd492ec0;  1 drivers
v0x560bdd464ef0_0 .net "b", 31 0, L_0x560bdd492870;  alias, 1 drivers
v0x560bdd464fd0_0 .net "ctl", 3 0, v0x560bdd465ab0_0;  alias, 1 drivers
v0x560bdd4650b0_0 .net "oflow", 0 0, L_0x560bdd4943c0;  1 drivers
v0x560bdd465170_0 .net "oflow_add", 0 0, L_0x560bdd493790;  1 drivers
v0x560bdd465230_0 .net "oflow_sub", 0 0, L_0x560bdd494150;  1 drivers
v0x560bdd4652f0_0 .var "out", 31 0;
v0x560bdd4653d0_0 .net "slt", 0 0, L_0x560bdd494890;  1 drivers
v0x560bdd465490_0 .net "sub_ab", 31 0, L_0x560bdd492dd0;  1 drivers
v0x560bdd465570_0 .net "zero", 0 0, L_0x560bdd492c90;  alias, 1 drivers
E_0x560bdd452590/0 .event edge, v0x560bdd464fd0_0, v0x560bdd464e10_0, v0x560bdd464d30_0, v0x560bdd464ef0_0;
E_0x560bdd452590/1 .event edge, v0x560bdd4653d0_0, v0x560bdd465490_0;
E_0x560bdd452590 .event/or E_0x560bdd452590/0, E_0x560bdd452590/1;
L_0x560bdd492c90 .cmp/eq 32, L_0x7fe58241a378, v0x560bdd4652f0_0;
L_0x560bdd492dd0 .arith/sub 32, v0x560bdd47a1a0_0, L_0x560bdd492870;
L_0x560bdd492ec0 .arith/sum 32, v0x560bdd47a1a0_0, L_0x560bdd492870;
L_0x560bdd492ff0 .part v0x560bdd47a1a0_0, 31, 1;
L_0x560bdd493120 .part L_0x560bdd492870, 31, 1;
L_0x560bdd4931c0 .part L_0x560bdd492ec0, 31, 1;
L_0x560bdd4932f0 .part v0x560bdd47a1a0_0, 31, 1;
L_0x560bdd4935b0 .functor MUXZ 2, L_0x7fe58241a408, L_0x7fe58241a3c0, L_0x560bdd4934a0, C4<>;
L_0x560bdd493790 .part L_0x560bdd4935b0, 0, 1;
L_0x560bdd493880 .part v0x560bdd47a1a0_0, 31, 1;
L_0x560bdd493980 .part L_0x560bdd492870, 31, 1;
L_0x560bdd493ae0 .part L_0x560bdd492dd0, 31, 1;
L_0x560bdd493c40 .part v0x560bdd47a1a0_0, 31, 1;
L_0x560bdd493f40 .functor MUXZ 2, L_0x7fe58241a498, L_0x7fe58241a450, L_0x560bdd493df0, C4<>;
L_0x560bdd494150 .part L_0x560bdd493f40, 0, 1;
L_0x560bdd494240 .cmp/eq 4, v0x560bdd465ab0_0, L_0x7fe58241a4e0;
L_0x560bdd4943c0 .functor MUXZ 1, L_0x560bdd494150, L_0x560bdd493790, L_0x560bdd494240, C4<>;
L_0x560bdd494550 .part v0x560bdd47a1a0_0, 31, 1;
L_0x560bdd4947f0 .part v0x560bdd47a1a0_0, 31, 1;
L_0x560bdd494890 .functor MUXZ 1, L_0x560bdd4947f0, L_0x560bdd493bd0, L_0x560bdd494150, C4<>;
S_0x560bdd4656d0 .scope module, "alu_ctl1" "alu_control" 3 307, 5 4 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "aluctl";
v0x560bdd4659b0_0 .var "_funct", 3 0;
v0x560bdd465ab0_0 .var "aluctl", 3 0;
v0x560bdd465b70_0 .net "aluop", 1 0, L_0x560bdd491800;  alias, 1 drivers
v0x560bdd465c10_0 .net "funct", 5 0, L_0x560bdd492ba0;  alias, 1 drivers
E_0x560bdd4658d0 .event edge, v0x560bdd465b70_0, v0x560bdd4659b0_0;
E_0x560bdd465950 .event edge, v0x560bdd465c10_0;
S_0x560bdd465d70 .scope module, "baddr_s2_s3" "regr" 3 273, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd465f80 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd4660e0_0 .net "clear", 0 0, v0x560bdd4797b0_0;  1 drivers
v0x560bdd4661a0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd466290_0 .net "hold", 0 0, L_0x7fe58241a258;  1 drivers
v0x560bdd466360_0 .net "in", 31 0, L_0x560bdd490d20;  alias, 1 drivers
v0x560bdd466400_0 .var "out", 31 0;
E_0x560bdd466080 .event posedge, v0x560bdd442350_0;
S_0x560bdd4665d0 .scope module, "baddr_s3_s4" "regr" 3 356, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd4667b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd466900_0 .net "clear", 0 0, v0x560bdd479850_0;  1 drivers
v0x560bdd4669e0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd466af0_0 .net "hold", 0 0, L_0x7fe58241a6d8;  1 drivers
v0x560bdd466b90_0 .net "in", 31 0, v0x560bdd466400_0;  alias, 1 drivers
v0x560bdd466c60_0 .var "out", 31 0;
S_0x560bdd466e10 .scope module, "branch_s2_s3" "regr" 3 268, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x560bdd467040 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x560bdd467160_0 .net "clear", 0 0, v0x560bdd4797b0_0;  alias, 1 drivers
v0x560bdd467250_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd4672f0_0 .net "hold", 0 0, L_0x7fe58241a210;  1 drivers
v0x560bdd4673c0_0 .net "in", 1 0, L_0x560bdd491b30;  1 drivers
v0x560bdd467480_0 .var "out", 1 0;
S_0x560bdd467650 .scope module, "branch_s3_s4" "regr" 3 351, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x560bdd467830 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x560bdd467980_0 .net "clear", 0 0, v0x560bdd479850_0;  alias, 1 drivers
v0x560bdd467a70_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd467b10_0 .net "hold", 0 0, L_0x7fe58241a690;  1 drivers
v0x560bdd467be0_0 .net "in", 1 0, L_0x560bdd494f80;  1 drivers
v0x560bdd467ca0_0 .var "out", 1 0;
S_0x560bdd467e20 .scope module, "ctl1" "controlnop" 3 206, 7 4 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "branch_eq";
    .port_info 3 /OUTPUT 1 "branch_ne";
    .port_info 4 /OUTPUT 2 "aluop";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "memtoreg";
    .port_info 8 /OUTPUT 1 "regdst";
    .port_info 9 /OUTPUT 1 "regwrite";
    .port_info 10 /OUTPUT 1 "alusrc";
    .port_info 11 /OUTPUT 1 "jump";
v0x560bdd468080_0 .var "aluop", 1 0;
v0x560bdd468180_0 .var "alusrc", 0 0;
v0x560bdd468240_0 .var "branch_eq", 0 0;
v0x560bdd4682e0_0 .var "branch_ne", 0 0;
v0x560bdd4683a0_0 .net "func", 5 0, L_0x560bdd48e7c0;  alias, 1 drivers
v0x560bdd4684d0_0 .var "jump", 0 0;
v0x560bdd468590_0 .var "memread", 0 0;
v0x560bdd468650_0 .var "memtoreg", 0 0;
v0x560bdd468710_0 .var "memwrite", 0 0;
v0x560bdd468860_0 .net "opcode", 5 0, L_0x560bdd48d430;  alias, 1 drivers
v0x560bdd468940_0 .var "regdst", 0 0;
v0x560bdd468a00_0 .var "regwrite", 0 0;
E_0x560bdd468000 .event edge, v0x560bdd468860_0, v0x560bdd4683a0_0;
S_0x560bdd468c40 .scope module, "dm1" "dm" 3 379, 8 32 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
P_0x560bdd468dd0 .param/l "NMEM" 0 8 38, +C4<00000000000000000000000000010100>;
P_0x560bdd468e10 .param/str "RM_DATA" 0 8 40, "dm_data.txt";
v0x560bdd469090_0 .net *"_s0", 31 0, L_0x560bdd495aa0;  1 drivers
v0x560bdd469190_0 .net *"_s2", 8 0, L_0x560bdd495b70;  1 drivers
L_0x7fe58241a840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bdd469270_0 .net *"_s5", 1 0, L_0x7fe58241a840;  1 drivers
v0x560bdd469360_0 .net "addr", 6 0, L_0x560bdd495dd0;  1 drivers
v0x560bdd469440_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd469530 .array "mem", 127 0, 31 0;
v0x560bdd4695f0_0 .net "rd", 0 0, L_0x560bdd4924c0;  alias, 1 drivers
v0x560bdd4696b0_0 .net "rdata", 31 0, L_0x560bdd495ce0;  alias, 1 drivers
v0x560bdd469790_0 .net "wdata", 31 0, v0x560bdd46bcc0_0;  alias, 1 drivers
v0x560bdd469870_0 .net "wr", 0 0, L_0x560bdd4926f0;  alias, 1 drivers
L_0x560bdd495aa0 .array/port v0x560bdd469530, L_0x560bdd495b70;
L_0x560bdd495b70 .concat [ 7 2 0 0], L_0x560bdd495dd0, L_0x7fe58241a840;
L_0x560bdd495ce0 .functor MUXZ 32, L_0x560bdd495aa0, v0x560bdd46bcc0_0, L_0x560bdd4926f0, C4<>;
S_0x560bdd469a30 .scope module, "im1" "im" 3 131, 9 24 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data";
P_0x560bdd469c50 .param/str "IM_DATA" 0 9 31, "examples_binary/testmult.txt";
P_0x560bdd469c90 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000011001>;
L_0x560bdd3bcb60 .functor BUFZ 32, L_0x560bdd48d0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560bdd469ea0_0 .net *"_s0", 31 0, L_0x560bdd48d0c0;  1 drivers
v0x560bdd469fa0_0 .net *"_s3", 6 0, L_0x560bdd48d180;  1 drivers
v0x560bdd46a080_0 .net *"_s4", 8 0, L_0x560bdd48d250;  1 drivers
L_0x7fe58241a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560bdd46a170_0 .net *"_s7", 1 0, L_0x7fe58241a060;  1 drivers
v0x560bdd46a250_0 .net "addr", 31 0, v0x560bdd47b500_0;  1 drivers
v0x560bdd46a380_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd46a420_0 .net "data", 31 0, L_0x560bdd3bcb60;  alias, 1 drivers
v0x560bdd46a500 .array "mem", 127 0, 31 0;
L_0x560bdd48d0c0 .array/port v0x560bdd46a500, L_0x560bdd48d250;
L_0x560bdd48d180 .part v0x560bdd47b500_0, 2, 7;
L_0x560bdd48d250 .concat [ 7 2 0 0], L_0x560bdd48d180, L_0x7fe58241a060;
S_0x560bdd46a640 .scope module, "reg_alurslt" "regr" 3 326, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd46a820 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd46a970_0 .net "clear", 0 0, v0x560bdd479850_0;  alias, 1 drivers
v0x560bdd46aa60_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46ab20_0 .net "hold", 0 0, L_0x7fe58241a5b8;  1 drivers
v0x560bdd46abc0_0 .net "in", 31 0, L_0x560bdd494700;  1 drivers
v0x560bdd46ac80_0 .var "out", 31 0;
S_0x560bdd46ae50 .scope module, "reg_alurslt_s4" "regr" 3 389, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd46b030 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fe58241a918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46b180_0 .net "clear", 0 0, L_0x7fe58241a918;  1 drivers
v0x560bdd46b260_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46b320_0 .net "hold", 0 0, L_0x7fe58241a960;  1 drivers
v0x560bdd46b3f0_0 .net "in", 31 0, L_0x560bdd494c30;  alias, 1 drivers
v0x560bdd46b4b0_0 .var "out", 31 0;
S_0x560bdd46b680 .scope module, "reg_data2_s3" "regr" 3 339, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd46b860 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd46b9b0_0 .net "clear", 0 0, v0x560bdd479850_0;  alias, 1 drivers
v0x560bdd46ba70_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46bb30_0 .net "hold", 0 0, L_0x7fe58241a600;  1 drivers
v0x560bdd46bc00_0 .net "in", 31 0, v0x560bdd47a270_0;  1 drivers
v0x560bdd46bcc0_0 .var "out", 31 0;
S_0x560bdd46be80 .scope module, "reg_jaddr_s3" "regr" 3 282, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd46c060 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd46c1b0_0 .net "clear", 0 0, v0x560bdd4797b0_0;  alias, 1 drivers
v0x560bdd46c2c0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46c380_0 .net "hold", 0 0, L_0x7fe58241a2e8;  1 drivers
v0x560bdd46c420_0 .net "in", 31 0, L_0x560bdd48dbf0;  alias, 1 drivers
v0x560bdd46c4e0_0 .var "out", 31 0;
S_0x560bdd46c6b0 .scope module, "reg_jaddr_s4" "regr" 3 365, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd46c890 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd46c9e0_0 .net "clear", 0 0, v0x560bdd479850_0;  alias, 1 drivers
v0x560bdd46caa0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46cb60_0 .net "hold", 0 0, L_0x7fe58241a768;  1 drivers
v0x560bdd46cc30_0 .net "in", 31 0, v0x560bdd46c4e0_0;  alias, 1 drivers
v0x560bdd46cd00_0 .var "out", 31 0;
S_0x560bdd46ce60 .scope module, "reg_jump_s3" "regr" 3 277, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x560bdd46d040 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x560bdd46d190_0 .net "clear", 0 0, v0x560bdd4797b0_0;  alias, 1 drivers
v0x560bdd46d250_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46d310_0 .net "hold", 0 0, L_0x7fe58241a2a0;  1 drivers
v0x560bdd46d3e0_0 .net "in", 0 0, v0x560bdd4684d0_0;  alias, 1 drivers
v0x560bdd46d4b0_0 .var "out", 0 0;
S_0x560bdd46d660 .scope module, "reg_jump_s4" "regr" 3 360, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x560bdd46d840 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x560bdd46d990_0 .net "clear", 0 0, v0x560bdd479850_0;  alias, 1 drivers
v0x560bdd46da50_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46db10_0 .net "hold", 0 0, L_0x7fe58241a720;  1 drivers
v0x560bdd46dbe0_0 .net "in", 0 0, v0x560bdd46d4b0_0;  alias, 1 drivers
v0x560bdd46dcb0_0 .var "out", 0 0;
S_0x560bdd46de60 .scope module, "reg_pc4_s2" "regr" 3 189, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd46e040 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fe58241a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46e190_0 .net "clear", 0 0, L_0x7fe58241a138;  1 drivers
v0x560bdd46e270_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd46e330_0 .net "hold", 0 0, v0x560bdd47c860_0;  1 drivers
v0x560bdd46e400_0 .net "in", 31 0, v0x560bdd475a90_0;  alias, 1 drivers
v0x560bdd46e4c0_0 .var "out", 31 0;
S_0x560bdd46e690 .scope module, "reg_rdata_s4" "regr" 3 383, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd46e870 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fe58241a888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46e9c0_0 .net "clear", 0 0, L_0x7fe58241a888;  1 drivers
v0x560bdd46eaa0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46eb60_0 .net "hold", 0 0, L_0x7fe58241a8d0;  1 drivers
v0x560bdd46ec30_0 .net "in", 31 0, L_0x560bdd495ce0;  alias, 1 drivers
v0x560bdd46ed00_0 .var "out", 31 0;
S_0x560bdd46eeb0 .scope module, "reg_regwrite_s4" "regr" 3 373, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x560bdd46f090 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7fe58241a7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46f1e0_0 .net "clear", 0 0, L_0x7fe58241a7b0;  1 drivers
v0x560bdd46f2c0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46f380_0 .net "hold", 0 0, L_0x7fe58241a7f8;  1 drivers
v0x560bdd46f450_0 .net "in", 1 0, L_0x560bdd495420;  1 drivers
v0x560bdd46f510_0 .var "out", 1 0;
S_0x560bdd46f6e0 .scope module, "reg_s2_control" "regr" 3 261, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x560bdd46f8c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x560bdd46fa10_0 .net "clear", 0 0, v0x560bdd47c860_0;  alias, 1 drivers
v0x560bdd46fb00_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd46fba0_0 .net "hold", 0 0, L_0x7fe58241a1c8;  1 drivers
v0x560bdd46fc70_0 .net "in", 7 0, L_0x560bdd490ed0;  1 drivers
v0x560bdd46fd30_0 .var "out", 7 0;
S_0x560bdd46ff00 .scope module, "reg_s2_mem" "regr" 3 174, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 64 "in";
    .port_info 4 /OUTPUT 64 "out";
P_0x560bdd4700e0 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x560bdd470230_0 .net "clear", 0 0, v0x560bdd4797b0_0;  alias, 1 drivers
v0x560bdd4702f0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd4703b0_0 .net "hold", 0 0, v0x560bdd47c860_0;  alias, 1 drivers
v0x560bdd470480_0 .net "in", 63 0, L_0x560bdd48e410;  1 drivers
v0x560bdd470520_0 .var "out", 63 0;
S_0x560bdd4706f0 .scope module, "reg_s2_rt_rd" "regr" 3 184, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 10 "in";
    .port_info 4 /OUTPUT 10 "out";
P_0x560bdd4708d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x560bdd4709f0_0 .net "clear", 0 0, v0x560bdd4797b0_0;  alias, 1 drivers
v0x560bdd470ab0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd470b70_0 .net "hold", 0 0, v0x560bdd47c860_0;  alias, 1 drivers
v0x560bdd470c40_0 .net "in", 9 0, L_0x560bdd48e6d0;  1 drivers
v0x560bdd470ce0_0 .var "out", 9 0;
S_0x560bdd470eb0 .scope module, "reg_s2_seimm" "regr" 3 182, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd471090 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd4711e0_0 .net "clear", 0 0, v0x560bdd4797b0_0;  alias, 1 drivers
v0x560bdd4712a0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd471360_0 .net "hold", 0 0, v0x560bdd47c860_0;  alias, 1 drivers
v0x560bdd471430_0 .net "in", 31 0, L_0x560bdd48e1b0;  alias, 1 drivers
v0x560bdd4714d0_0 .var "out", 31 0;
S_0x560bdd471650 .scope module, "reg_s3" "regr" 3 293, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 4 "in";
    .port_info 4 /OUTPUT 4 "out";
P_0x560bdd471830 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x560bdd471a10_0 .net "clear", 0 0, v0x560bdd479850_0;  alias, 1 drivers
v0x560bdd471ad0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd471b90_0 .net "hold", 0 0, L_0x7fe58241a330;  1 drivers
v0x560bdd471c60_0 .net "in", 3 0, L_0x560bdd4920c0;  1 drivers
v0x560bdd471d20_0 .var "out", 3 0;
S_0x560bdd471ef0 .scope module, "reg_wrreg" "regr" 3 347, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x560bdd4720d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x560bdd472220_0 .net "clear", 0 0, v0x560bdd479850_0;  alias, 1 drivers
v0x560bdd4722e0_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd4723a0_0 .net "hold", 0 0, L_0x7fe58241a648;  1 drivers
v0x560bdd472470_0 .net "in", 4 0, L_0x560bdd494cd0;  alias, 1 drivers
v0x560bdd472530_0 .var "out", 4 0;
S_0x560bdd472700 .scope module, "reg_wrreg_s4" "regr" 3 394, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x560bdd4728e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fe58241a9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd472a30_0 .net "clear", 0 0, L_0x7fe58241a9a8;  1 drivers
v0x560bdd472b10_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd472bd0_0 .net "hold", 0 0, L_0x7fe58241a9f0;  1 drivers
v0x560bdd472ca0_0 .net "in", 4 0, v0x560bdd472530_0;  alias, 1 drivers
v0x560bdd472d70_0 .var "out", 4 0;
S_0x560bdd472f20 .scope module, "reg_zero_s3_s4" "regr" 3 321, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x560bdd473100 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7fe58241a528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd473250_0 .net "clear", 0 0, L_0x7fe58241a528;  1 drivers
v0x560bdd473330_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
L_0x7fe58241a570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd4733f0_0 .net "hold", 0 0, L_0x7fe58241a570;  1 drivers
v0x560bdd4734c0_0 .net "in", 0 0, L_0x560bdd492c90;  alias, 1 drivers
v0x560bdd473590_0 .var "out", 0 0;
S_0x560bdd473740 .scope module, "regm1" "regm" 3 162, 10 27 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read1";
    .port_info 2 /INPUT 5 "read2";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 5 "wrreg";
    .port_info 7 /INPUT 32 "wrdata";
P_0x560bdd4718d0 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x560bdd471910 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x560bdd473d40_0 .var "_data1", 31 0;
v0x560bdd473e40_0 .var "_data2", 31 0;
v0x560bdd473f20_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd473ff0_0 .net "data1", 31 0, v0x560bdd473d40_0;  alias, 1 drivers
v0x560bdd4740b0_0 .net "data2", 31 0, v0x560bdd473e40_0;  alias, 1 drivers
v0x560bdd4741e0 .array "mem", 31 0, 31 0;
v0x560bdd4746a0_0 .net "read1", 4 0, L_0x560bdd48d570;  alias, 1 drivers
v0x560bdd474780_0 .net "read2", 4 0, L_0x560bdd48d610;  alias, 1 drivers
v0x560bdd474860_0 .net "regwrite", 0 0, L_0x560bdd495720;  alias, 1 drivers
v0x560bdd474920_0 .net "wrdata", 31 0, L_0x560bdd4962d0;  alias, 1 drivers
v0x560bdd474a00_0 .net "wrreg", 4 0, v0x560bdd472d70_0;  alias, 1 drivers
E_0x560bdd469d80/0 .event edge, v0x560bdd474780_0, v0x560bdd472d70_0, v0x560bdd474860_0, v0x560bdd474920_0;
v0x560bdd4741e0_0 .array/port v0x560bdd4741e0, 0;
v0x560bdd4741e0_1 .array/port v0x560bdd4741e0, 1;
v0x560bdd4741e0_2 .array/port v0x560bdd4741e0, 2;
v0x560bdd4741e0_3 .array/port v0x560bdd4741e0, 3;
E_0x560bdd469d80/1 .event edge, v0x560bdd4741e0_0, v0x560bdd4741e0_1, v0x560bdd4741e0_2, v0x560bdd4741e0_3;
v0x560bdd4741e0_4 .array/port v0x560bdd4741e0, 4;
v0x560bdd4741e0_5 .array/port v0x560bdd4741e0, 5;
v0x560bdd4741e0_6 .array/port v0x560bdd4741e0, 6;
v0x560bdd4741e0_7 .array/port v0x560bdd4741e0, 7;
E_0x560bdd469d80/2 .event edge, v0x560bdd4741e0_4, v0x560bdd4741e0_5, v0x560bdd4741e0_6, v0x560bdd4741e0_7;
v0x560bdd4741e0_8 .array/port v0x560bdd4741e0, 8;
v0x560bdd4741e0_9 .array/port v0x560bdd4741e0, 9;
v0x560bdd4741e0_10 .array/port v0x560bdd4741e0, 10;
v0x560bdd4741e0_11 .array/port v0x560bdd4741e0, 11;
E_0x560bdd469d80/3 .event edge, v0x560bdd4741e0_8, v0x560bdd4741e0_9, v0x560bdd4741e0_10, v0x560bdd4741e0_11;
v0x560bdd4741e0_12 .array/port v0x560bdd4741e0, 12;
v0x560bdd4741e0_13 .array/port v0x560bdd4741e0, 13;
v0x560bdd4741e0_14 .array/port v0x560bdd4741e0, 14;
v0x560bdd4741e0_15 .array/port v0x560bdd4741e0, 15;
E_0x560bdd469d80/4 .event edge, v0x560bdd4741e0_12, v0x560bdd4741e0_13, v0x560bdd4741e0_14, v0x560bdd4741e0_15;
v0x560bdd4741e0_16 .array/port v0x560bdd4741e0, 16;
v0x560bdd4741e0_17 .array/port v0x560bdd4741e0, 17;
v0x560bdd4741e0_18 .array/port v0x560bdd4741e0, 18;
v0x560bdd4741e0_19 .array/port v0x560bdd4741e0, 19;
E_0x560bdd469d80/5 .event edge, v0x560bdd4741e0_16, v0x560bdd4741e0_17, v0x560bdd4741e0_18, v0x560bdd4741e0_19;
v0x560bdd4741e0_20 .array/port v0x560bdd4741e0, 20;
v0x560bdd4741e0_21 .array/port v0x560bdd4741e0, 21;
v0x560bdd4741e0_22 .array/port v0x560bdd4741e0, 22;
v0x560bdd4741e0_23 .array/port v0x560bdd4741e0, 23;
E_0x560bdd469d80/6 .event edge, v0x560bdd4741e0_20, v0x560bdd4741e0_21, v0x560bdd4741e0_22, v0x560bdd4741e0_23;
v0x560bdd4741e0_24 .array/port v0x560bdd4741e0, 24;
v0x560bdd4741e0_25 .array/port v0x560bdd4741e0, 25;
v0x560bdd4741e0_26 .array/port v0x560bdd4741e0, 26;
v0x560bdd4741e0_27 .array/port v0x560bdd4741e0, 27;
E_0x560bdd469d80/7 .event edge, v0x560bdd4741e0_24, v0x560bdd4741e0_25, v0x560bdd4741e0_26, v0x560bdd4741e0_27;
v0x560bdd4741e0_28 .array/port v0x560bdd4741e0, 28;
v0x560bdd4741e0_29 .array/port v0x560bdd4741e0, 29;
v0x560bdd4741e0_30 .array/port v0x560bdd4741e0, 30;
v0x560bdd4741e0_31 .array/port v0x560bdd4741e0, 31;
E_0x560bdd469d80/8 .event edge, v0x560bdd4741e0_28, v0x560bdd4741e0_29, v0x560bdd4741e0_30, v0x560bdd4741e0_31;
E_0x560bdd469d80 .event/or E_0x560bdd469d80/0, E_0x560bdd469d80/1, E_0x560bdd469d80/2, E_0x560bdd469d80/3, E_0x560bdd469d80/4, E_0x560bdd469d80/5, E_0x560bdd469d80/6, E_0x560bdd469d80/7, E_0x560bdd469d80/8;
E_0x560bdd468fb0/0 .event edge, v0x560bdd4746a0_0, v0x560bdd472d70_0, v0x560bdd474860_0, v0x560bdd474920_0;
E_0x560bdd468fb0/1 .event edge, v0x560bdd4741e0_0, v0x560bdd4741e0_1, v0x560bdd4741e0_2, v0x560bdd4741e0_3;
E_0x560bdd468fb0/2 .event edge, v0x560bdd4741e0_4, v0x560bdd4741e0_5, v0x560bdd4741e0_6, v0x560bdd4741e0_7;
E_0x560bdd468fb0/3 .event edge, v0x560bdd4741e0_8, v0x560bdd4741e0_9, v0x560bdd4741e0_10, v0x560bdd4741e0_11;
E_0x560bdd468fb0/4 .event edge, v0x560bdd4741e0_12, v0x560bdd4741e0_13, v0x560bdd4741e0_14, v0x560bdd4741e0_15;
E_0x560bdd468fb0/5 .event edge, v0x560bdd4741e0_16, v0x560bdd4741e0_17, v0x560bdd4741e0_18, v0x560bdd4741e0_19;
E_0x560bdd468fb0/6 .event edge, v0x560bdd4741e0_20, v0x560bdd4741e0_21, v0x560bdd4741e0_22, v0x560bdd4741e0_23;
E_0x560bdd468fb0/7 .event edge, v0x560bdd4741e0_24, v0x560bdd4741e0_25, v0x560bdd4741e0_26, v0x560bdd4741e0_27;
E_0x560bdd468fb0/8 .event edge, v0x560bdd4741e0_28, v0x560bdd4741e0_29, v0x560bdd4741e0_30, v0x560bdd4741e0_31;
E_0x560bdd468fb0 .event/or E_0x560bdd468fb0/0, E_0x560bdd468fb0/1, E_0x560bdd468fb0/2, E_0x560bdd468fb0/3, E_0x560bdd468fb0/4, E_0x560bdd468fb0/5, E_0x560bdd468fb0/6, E_0x560bdd468fb0/7, E_0x560bdd468fb0/8;
S_0x560bdd474ba0 .scope module, "regr_im_s2" "regr" 3 132, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd474d30 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd474f40_0 .net "clear", 0 0, v0x560bdd4796c0_0;  1 drivers
v0x560bdd475020_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd4750e0_0 .net "hold", 0 0, L_0x560bdd3a0150;  alias, 1 drivers
v0x560bdd4751b0_0 .net "in", 31 0, L_0x560bdd3bcb60;  alias, 1 drivers
v0x560bdd475280_0 .var "out", 31 0;
S_0x560bdd475430 .scope module, "regr_pc4_s2" "regr" 3 123, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x560bdd475610 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560bdd475760_0 .net "clear", 0 0, v0x560bdd4796c0_0;  alias, 1 drivers
v0x560bdd475850_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd4758f0_0 .net "hold", 0 0, L_0x560bdd3a0150;  alias, 1 drivers
v0x560bdd4759f0_0 .net "in", 31 0, L_0x560bdd48cef0;  alias, 1 drivers
v0x560bdd475a90_0 .var "out", 31 0;
S_0x560bdd475c30 .scope module, "regr_s2_rs" "regr" 3 169, 6 31 0, S_0x560bdd463400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x560bdd475e10 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fe58241a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560bdd475f60_0 .net "clear", 0 0, L_0x7fe58241a0f0;  1 drivers
v0x560bdd476040_0 .net "clk", 0 0, v0x560bdd442350_0;  alias, 1 drivers
v0x560bdd476100_0 .net "hold", 0 0, v0x560bdd47c860_0;  alias, 1 drivers
v0x560bdd4761d0_0 .net "in", 4 0, L_0x560bdd48d570;  alias, 1 drivers
v0x560bdd4762a0_0 .var "out", 4 0;
    .scope S_0x560bdd448050;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560bdd442350_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x560bdd448050;
T_1 ;
    %load/vec4 v0x560bdd442350_0;
    %inv;
    %store/vec4 v0x560bdd438800_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x560bdd438800_0;
    %store/vec4 v0x560bdd442350_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560bdd475430;
T_2 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd475760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd475a90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560bdd4758f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x560bdd475a90_0;
    %assign/vec4 v0x560bdd475a90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x560bdd4759f0_0;
    %assign/vec4 v0x560bdd475a90_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560bdd469a30;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x560bdd469c50, v0x560bdd46a500, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x560bdd474ba0;
T_4 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd474f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd475280_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560bdd4750e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560bdd475280_0;
    %assign/vec4 v0x560bdd475280_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x560bdd4751b0_0;
    %assign/vec4 v0x560bdd475280_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560bdd473740;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x560bdd471910, v0x560bdd4741e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x560bdd473740;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x560bdd473740;
T_7 ;
    %wait E_0x560bdd468fb0;
    %load/vec4 v0x560bdd4746a0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560bdd473d40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560bdd4746a0_0;
    %load/vec4 v0x560bdd474a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd474860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560bdd474920_0;
    %store/vec4 v0x560bdd473d40_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560bdd4746a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560bdd4741e0, 4;
    %store/vec4 v0x560bdd473d40_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560bdd473740;
T_8 ;
    %wait E_0x560bdd469d80;
    %load/vec4 v0x560bdd474780_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560bdd473e40_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560bdd474780_0;
    %load/vec4 v0x560bdd474a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd474860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x560bdd474920_0;
    %store/vec4 v0x560bdd473e40_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x560bdd474780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560bdd4741e0, 4;
    %store/vec4 v0x560bdd473e40_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560bdd473740;
T_9 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd474860_0;
    %load/vec4 v0x560bdd474a00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x560bdd474920_0;
    %load/vec4 v0x560bdd474a00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bdd4741e0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560bdd475c30;
T_10 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd475f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560bdd4762a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560bdd476100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x560bdd4762a0_0;
    %assign/vec4 v0x560bdd4762a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x560bdd4761d0_0;
    %assign/vec4 v0x560bdd4762a0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560bdd46ff00;
T_11 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd470230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560bdd470520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x560bdd4703b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x560bdd470520_0;
    %assign/vec4 v0x560bdd470520_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x560bdd470480_0;
    %assign/vec4 v0x560bdd470520_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560bdd470eb0;
T_12 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd4711e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd4714d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560bdd471360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x560bdd4714d0_0;
    %assign/vec4 v0x560bdd4714d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x560bdd471430_0;
    %assign/vec4 v0x560bdd4714d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560bdd4706f0;
T_13 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd4709f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560bdd470ce0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560bdd470b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x560bdd470ce0_0;
    %assign/vec4 v0x560bdd470ce0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x560bdd470c40_0;
    %assign/vec4 v0x560bdd470ce0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560bdd46de60;
T_14 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd46e4c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560bdd46e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x560bdd46e4c0_0;
    %assign/vec4 v0x560bdd46e4c0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x560bdd46e400_0;
    %assign/vec4 v0x560bdd46e4c0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560bdd467e20;
T_15 ;
    %wait E_0x560bdd468000;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560bdd468080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd4682e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd4684d0_0, 0;
    %load/vec4 v0x560bdd468860_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468650_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560bdd468080_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468180_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468940_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560bdd468080_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468180_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560bdd468080_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560bdd468080_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468a00_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468710_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560bdd468080_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd468180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468a00_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560bdd468080_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560bdd468080_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd4682e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468a00_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x560bdd4683a0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd468a00_0, 0;
T_15.8 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd4684d0_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560bdd46f6e0;
T_16 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560bdd46fd30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560bdd46fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x560bdd46fd30_0;
    %assign/vec4 v0x560bdd46fd30_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x560bdd46fc70_0;
    %assign/vec4 v0x560bdd46fd30_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560bdd466e10;
T_17 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd467160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560bdd467480_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x560bdd4672f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x560bdd467480_0;
    %assign/vec4 v0x560bdd467480_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x560bdd4673c0_0;
    %assign/vec4 v0x560bdd467480_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560bdd465d70;
T_18 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd4660e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd466400_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x560bdd466290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x560bdd466400_0;
    %assign/vec4 v0x560bdd466400_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x560bdd466360_0;
    %assign/vec4 v0x560bdd466400_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560bdd46ce60;
T_19 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd46d4b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x560bdd46d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x560bdd46d4b0_0;
    %assign/vec4 v0x560bdd46d4b0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x560bdd46d3e0_0;
    %assign/vec4 v0x560bdd46d4b0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560bdd46be80;
T_20 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd46c4e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x560bdd46c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x560bdd46c4e0_0;
    %assign/vec4 v0x560bdd46c4e0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x560bdd46c420_0;
    %assign/vec4 v0x560bdd46c4e0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560bdd471650;
T_21 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd471a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560bdd471d20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560bdd471b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x560bdd471d20_0;
    %assign/vec4 v0x560bdd471d20_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x560bdd471c60_0;
    %assign/vec4 v0x560bdd471d20_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x560bdd4656d0;
T_22 ;
    %wait E_0x560bdd465950;
    %load/vec4 v0x560bdd465c10_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560bdd4659b0_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560bdd4659b0_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560bdd4659b0_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560bdd4659b0_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x560bdd4659b0_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x560bdd4659b0_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560bdd4659b0_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x560bdd4656d0;
T_23 ;
    %wait E_0x560bdd4658d0;
    %load/vec4 v0x560bdd465b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560bdd465ab0_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560bdd465ab0_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560bdd465ab0_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x560bdd4659b0_0;
    %store/vec4 v0x560bdd465ab0_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560bdd465ab0_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x560bdd4637e0;
T_24 ;
    %wait E_0x560bdd452590;
    %load/vec4 v0x560bdd464fd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x560bdd464e10_0;
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x560bdd464d30_0;
    %load/vec4 v0x560bdd464ef0_0;
    %and;
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x560bdd464d30_0;
    %load/vec4 v0x560bdd464ef0_0;
    %or;
    %inv;
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x560bdd464d30_0;
    %load/vec4 v0x560bdd464ef0_0;
    %or;
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x560bdd4653d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x560bdd465490_0;
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x560bdd464d30_0;
    %load/vec4 v0x560bdd464ef0_0;
    %xor;
    %assign/vec4 v0x560bdd4652f0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x560bdd472f20;
T_25 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd473250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd473590_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x560bdd4733f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x560bdd473590_0;
    %assign/vec4 v0x560bdd473590_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x560bdd4734c0_0;
    %assign/vec4 v0x560bdd473590_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x560bdd46a640;
T_26 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd46ac80_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x560bdd46ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x560bdd46ac80_0;
    %assign/vec4 v0x560bdd46ac80_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x560bdd46abc0_0;
    %assign/vec4 v0x560bdd46ac80_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560bdd46b680;
T_27 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46b9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd46bcc0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x560bdd46bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x560bdd46bcc0_0;
    %assign/vec4 v0x560bdd46bcc0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x560bdd46bc00_0;
    %assign/vec4 v0x560bdd46bcc0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560bdd471ef0;
T_28 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd472220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560bdd472530_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x560bdd4723a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x560bdd472530_0;
    %assign/vec4 v0x560bdd472530_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x560bdd472470_0;
    %assign/vec4 v0x560bdd472530_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x560bdd467650;
T_29 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd467980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560bdd467ca0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x560bdd467b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x560bdd467ca0_0;
    %assign/vec4 v0x560bdd467ca0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x560bdd467be0_0;
    %assign/vec4 v0x560bdd467ca0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x560bdd4665d0;
T_30 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd466900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd466c60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x560bdd466af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x560bdd466c60_0;
    %assign/vec4 v0x560bdd466c60_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x560bdd466b90_0;
    %assign/vec4 v0x560bdd466c60_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x560bdd46d660;
T_31 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd46dcb0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x560bdd46db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x560bdd46dcb0_0;
    %assign/vec4 v0x560bdd46dcb0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x560bdd46dbe0_0;
    %assign/vec4 v0x560bdd46dcb0_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x560bdd46c6b0;
T_32 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd46cd00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x560bdd46cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x560bdd46cd00_0;
    %assign/vec4 v0x560bdd46cd00_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x560bdd46cc30_0;
    %assign/vec4 v0x560bdd46cd00_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x560bdd46eeb0;
T_33 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560bdd46f510_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x560bdd46f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x560bdd46f510_0;
    %assign/vec4 v0x560bdd46f510_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x560bdd46f450_0;
    %assign/vec4 v0x560bdd46f510_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x560bdd468c40;
T_34 ;
    %vpi_call 8 45 "$readmemh", P_0x560bdd468e10, v0x560bdd469530, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x560bdd468c40;
T_35 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd469870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x560bdd469790_0;
    %load/vec4 v0x560bdd469360_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560bdd469530, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x560bdd46e690;
T_36 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd46ed00_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x560bdd46eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x560bdd46ed00_0;
    %assign/vec4 v0x560bdd46ed00_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x560bdd46ec30_0;
    %assign/vec4 v0x560bdd46ed00_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x560bdd46ae50;
T_37 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd46b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd46b4b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x560bdd46b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x560bdd46b4b0_0;
    %assign/vec4 v0x560bdd46b4b0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x560bdd46b3f0_0;
    %assign/vec4 v0x560bdd46b4b0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x560bdd472700;
T_38 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd472a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560bdd472d70_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x560bdd472bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x560bdd472d70_0;
    %assign/vec4 v0x560bdd472d70_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x560bdd472ca0_0;
    %assign/vec4 v0x560bdd472d70_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x560bdd463400;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "PC=%x %x||rs=%d rt=%d rd=%d p%x||A=%x B=%x||w=%x Ram%x||D=%x \012b=%x j%x||Opcode=%x Func=%x h%x||I=%x R=%x||D=%d alu=%x R%xW%x||R=%x C=%d \012 fwa%x, fwb%x, mxA %x mxB %x regwrs3%x regwrs4%x\012 -------------------------------------------------------------------------------------------------------", v0x560bdd47b500_0, v0x560bdd47a400_0, v0x560bdd47c0d0_0, v0x560bdd47c280_0, v0x560bdd47b8f0_0, v0x560bdd47b850_0, v0x560bdd47a1a0_0, v0x560bdd478720_0, v0x560bdd4795b0_0, v0x560bdd47bab0_0, v0x560bdd47c900_0, v0x560bdd478890_0, v0x560bdd47a5d0_0, v0x560bdd47b410_0, &PV<v0x560bdd47a510_0, 0, 6>, v0x560bdd478b10_0, v0x560bdd47c500_0, v0x560bdd4783e0_0, v0x560bdd47ca90_0, v0x560bdd4784b0_0, v0x560bdd47acb0_0, v0x560bdd47b1a0_0, v0x560bdd47cb80_0, v0x560bdd479170_0, v0x560bdd479ab0_0, v0x560bdd479b70_0, v0x560bdd47b270_0, v0x560bdd47b330_0, v0x560bdd47bec0_0, v0x560bdd47bf60_0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x560bdd463400;
T_40 ;
    %wait E_0x560bdd389d80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd4796c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd4797b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd479850_0, 0;
    %load/vec4 v0x560bdd47aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd4796c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd4797b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd479850_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x560bdd47b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd4796c0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x560bdd478b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd4797b0_0, 0;
T_40.4 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x560bdd463400;
T_41 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x560bdd479170_0, 0;
    %end;
    .thread T_41;
    .scope S_0x560bdd463400;
T_42 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd479170_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560bdd479170_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x560bdd463400;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560bdd47b500_0, 0;
    %end;
    .thread T_43;
    .scope S_0x560bdd463400;
T_44 ;
    %wait E_0x560bdd466080;
    %load/vec4 v0x560bdd47c860_0;
    %flag_set/vec4 8;
    %load/vec4 v0x560bdd478b10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_44.0, 9;
    %load/vec4 v0x560bdd47b500_0;
    %assign/vec4 v0x560bdd47b500_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x560bdd47b850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x560bdd478890_0;
    %assign/vec4 v0x560bdd47b500_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x560bdd47aa30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x560bdd47a790_0;
    %assign/vec4 v0x560bdd47b500_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x560bdd47b5d0_0;
    %assign/vec4 v0x560bdd47b500_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x560bdd463400;
T_45 ;
    %wait E_0x560bdd3b2830;
    %load/vec4 v0x560bdd4798f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v0x560bdd479340_0;
    %store/vec4 v0x560bdd47a1a0_0, 0, 32;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0x560bdd4784b0_0;
    %store/vec4 v0x560bdd47a1a0_0, 0, 32;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0x560bdd47c900_0;
    %store/vec4 v0x560bdd47a1a0_0, 0, 32;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x560bdd463400;
T_46 ;
    %wait E_0x560bdd3b2b20;
    %load/vec4 v0x560bdd4799d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v0x560bdd4794f0_0;
    %store/vec4 v0x560bdd47a270_0, 0, 32;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v0x560bdd4784b0_0;
    %store/vec4 v0x560bdd47a270_0, 0, 32;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v0x560bdd47c900_0;
    %store/vec4 v0x560bdd47a270_0, 0, 32;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x560bdd463400;
T_47 ;
    %wait E_0x560bdd3b2630;
    %load/vec4 v0x560bdd47bf60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd47ca90_0;
    %load/vec4 v0x560bdd47c1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560bdd4798f0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x560bdd47c000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd47cb80_0;
    %load/vec4 v0x560bdd47c1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560bdd4798f0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560bdd4798f0_0, 0;
T_47.3 ;
T_47.1 ;
    %load/vec4 v0x560bdd47bf60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd47ca90_0;
    %load/vec4 v0x560bdd47c350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560bdd4799d0_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x560bdd47c000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd47cb80_0;
    %load/vec4 v0x560bdd47c350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560bdd4799d0_0, 0;
    %jmp T_47.7;
T_47.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560bdd4799d0_0, 0;
T_47.7 ;
T_47.5 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x560bdd463400;
T_48 ;
    %wait E_0x560bdd3b33e0;
    %load/vec4 v0x560bdd47ac10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd47c280_0;
    %load/vec4 v0x560bdd47c350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560bdd47c0d0_0;
    %load/vec4 v0x560bdd47c350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560bdd47c860_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560bdd47c860_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x560bdd447ec0;
T_49 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560bdd447ec0 {0 0 0};
    %delay 70, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu_p4_4.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./controlnop.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
