// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_164_16_1_1_x.h"
#include "network_mac_muladd_9ns_6ns_5ns_14_1_1.h"
#include "network_mul_mul_16s_16s_30_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<8> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<8> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;
    sc_signal< sc_lv<16> > ap_var_for_const0;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    network_mux_164_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>* network_mux_164_16_1_1_x_U34;
    network_mac_muladd_9ns_6ns_5ns_14_1_1<1,1,9,6,5,14>* network_mac_muladd_9ns_6ns_5ns_14_1_1_U35;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U36;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U37;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U38;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U39;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U40;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U41;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U42;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U43;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U44;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten_reg_328;
    sc_signal< sc_lv<5> > out_h_0_reg_339;
    sc_signal< sc_lv<5> > out_w_0_reg_351;
    sc_signal< sc_lv<16> > reg_362;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1227;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state12_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1227_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_367;
    sc_signal< sc_lv<9> > zext_ln40_fu_376_p1;
    sc_signal< sc_lv<9> > zext_ln40_reg_1030;
    sc_signal< sc_lv<14> > zext_ln40_1_cast29_fu_380_p1;
    sc_signal< sc_lv<14> > zext_ln40_1_cast29_reg_1035;
    sc_signal< sc_lv<9> > zext_ln48_fu_384_p1;
    sc_signal< sc_lv<9> > zext_ln48_reg_1042;
    sc_signal< sc_lv<14> > zext_ln48_1_cast_fu_388_p1;
    sc_signal< sc_lv<14> > zext_ln48_1_cast_reg_1047;
    sc_signal< sc_lv<5> > empty_fu_392_p1;
    sc_signal< sc_lv<5> > empty_reg_1052;
    sc_signal< sc_lv<10> > bound_fu_408_p2;
    sc_signal< sc_lv<10> > bound_reg_1057;
    sc_signal< sc_lv<9> > add_ln23_fu_414_p2;
    sc_signal< sc_lv<9> > add_ln23_reg_1062;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > add_ln23_1_fu_419_p2;
    sc_signal< sc_lv<9> > add_ln23_1_reg_1067;
    sc_signal< sc_lv<5> > out_d_fu_430_p2;
    sc_signal< sc_lv<5> > out_d_reg_1075;
    sc_signal< sc_lv<4> > trunc_ln27_fu_440_p1;
    sc_signal< sc_lv<4> > trunc_ln27_reg_1080;
    sc_signal< sc_lv<1> > icmp_ln23_fu_424_p2;
    sc_signal< sc_lv<8> > add_ln27_fu_456_p2;
    sc_signal< sc_lv<8> > add_ln27_reg_1085;
    sc_signal< sc_lv<16> > kernel_load_reg_1102;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > kernel_load_1_reg_1117;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > kernel_load_2_reg_1122;
    sc_signal< sc_lv<16> > kernel_load_3_reg_1137;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<16> > kernel_load_4_reg_1142;
    sc_signal< sc_lv<16> > kernel_load_5_reg_1157;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<16> > kernel_load_6_reg_1162;
    sc_signal< sc_lv<30> > sext_ln27_fu_547_p1;
    sc_signal< sc_lv<30> > sext_ln27_reg_1177;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<30> > sext_ln27_1_fu_550_p1;
    sc_signal< sc_lv<30> > sext_ln27_1_reg_1182;
    sc_signal< sc_lv<30> > sext_ln27_2_fu_553_p1;
    sc_signal< sc_lv<30> > sext_ln27_2_reg_1187;
    sc_signal< sc_lv<30> > sext_ln27_3_fu_556_p1;
    sc_signal< sc_lv<30> > sext_ln27_3_reg_1192;
    sc_signal< sc_lv<30> > sext_ln27_4_fu_559_p1;
    sc_signal< sc_lv<30> > sext_ln27_4_reg_1197;
    sc_signal< sc_lv<30> > sext_ln27_5_fu_562_p1;
    sc_signal< sc_lv<30> > sext_ln27_5_reg_1202;
    sc_signal< sc_lv<30> > sext_ln27_6_fu_565_p1;
    sc_signal< sc_lv<30> > sext_ln27_6_reg_1207;
    sc_signal< sc_lv<30> > sext_ln27_7_fu_568_p1;
    sc_signal< sc_lv<30> > sext_ln27_7_reg_1212;
    sc_signal< sc_lv<30> > sext_ln30_fu_572_p1;
    sc_signal< sc_lv<30> > sext_ln30_reg_1217;
    sc_signal< sc_lv<16> > tmp_2_fu_576_p18;
    sc_signal< sc_lv<16> > tmp_2_reg_1222;
    sc_signal< sc_lv<1> > icmp_ln32_fu_613_p2;
    sc_signal< sc_lv<10> > add_ln32_fu_618_p2;
    sc_signal< sc_lv<10> > add_ln32_reg_1231;
    sc_signal< sc_lv<5> > out_h_fu_624_p2;
    sc_signal< sc_lv<5> > out_h_reg_1236;
    sc_signal< sc_lv<1> > icmp_ln33_fu_630_p2;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1241;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_635_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1246;
    sc_signal< sc_lv<5> > tmp10_0_0_mid2_v_v_v_1_fu_643_p3;
    sc_signal< sc_lv<5> > tmp10_0_0_mid2_v_v_v_1_reg_1253;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_fu_653_p2;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_reg_1258;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_663_p2;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_reg_1264;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_fu_668_p2;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_reg_1271;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_683_p2;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_reg_1276;
    sc_signal< sc_lv<14> > zext_ln40_1_fu_688_p1;
    sc_signal< sc_lv<14> > zext_ln40_1_reg_1283;
    sc_signal< sc_lv<5> > out_w_fu_701_p2;
    sc_signal< sc_lv<5> > out_w_reg_1295;
    sc_signal< sc_lv<14> > zext_ln40_3_fu_706_p1;
    sc_signal< sc_lv<14> > zext_ln40_3_reg_1300;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_729_p2;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_reg_1311;
    sc_signal< sc_lv<14> > zext_ln40_5_fu_742_p1;
    sc_signal< sc_lv<14> > zext_ln40_5_reg_1318;
    sc_signal< sc_lv<14> > grp_fu_970_p3;
    sc_signal< sc_lv<14> > add_ln48_reg_1334;
    sc_signal< sc_lv<14> > add_ln48_reg_1334_pp0_iter1_reg;
    sc_signal< sc_lv<16> > trunc_ln_reg_1339;
    sc_signal< sc_lv<16> > trunc_ln48_s_reg_1344;
    sc_signal< sc_lv<14> > add_ln40_8_fu_809_p2;
    sc_signal< sc_lv<14> > add_ln40_8_reg_1359;
    sc_signal< sc_lv<14> > add_ln40_9_fu_813_p2;
    sc_signal< sc_lv<14> > add_ln40_9_reg_1364;
    sc_signal< sc_lv<14> > add_ln40_10_fu_817_p2;
    sc_signal< sc_lv<14> > add_ln40_10_reg_1369;
    sc_signal< sc_lv<16> > trunc_ln48_1_reg_1374;
    sc_signal< sc_lv<16> > trunc_ln48_2_reg_1379;
    sc_signal< sc_lv<16> > add_ln48_1_fu_855_p2;
    sc_signal< sc_lv<16> > add_ln48_1_reg_1394;
    sc_signal< sc_lv<16> > trunc_ln48_3_reg_1399;
    sc_signal< sc_lv<16> > trunc_ln48_4_reg_1404;
    sc_signal< sc_lv<16> > add_ln48_3_fu_893_p2;
    sc_signal< sc_lv<16> > add_ln48_3_reg_1414;
    sc_signal< sc_lv<16> > trunc_ln48_5_reg_1419;
    sc_signal< sc_lv<16> > trunc_ln48_6_reg_1424;
    sc_signal< sc_lv<16> > trunc_ln48_7_reg_1429;
    sc_signal< sc_lv<16> > add_ln48_8_fu_950_p2;
    sc_signal< sc_lv<16> > add_ln48_8_reg_1434;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<5> > out_d_0_reg_293;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<9> > phi_mul_reg_304;
    sc_signal< sc_lv<9> > phi_mul5_reg_316;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_332_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_343_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_355_p4;
    sc_signal< sc_lv<64> > zext_ln27_2_fu_462_p1;
    sc_signal< sc_lv<64> > zext_ln27_3_fu_472_p1;
    sc_signal< sc_lv<64> > zext_ln27_4_fu_482_p1;
    sc_signal< sc_lv<64> > zext_ln27_5_fu_492_p1;
    sc_signal< sc_lv<64> > zext_ln27_6_fu_502_p1;
    sc_signal< sc_lv<64> > zext_ln27_7_fu_512_p1;
    sc_signal< sc_lv<64> > zext_ln27_8_fu_522_p1;
    sc_signal< sc_lv<64> > zext_ln27_9_fu_532_p1;
    sc_signal< sc_lv<64> > zext_ln27_10_fu_542_p1;
    sc_signal< sc_lv<64> > zext_ln40_2_fu_696_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln40_4_fu_715_p1;
    sc_signal< sc_lv<64> > zext_ln40_6_fu_751_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln40_7_fu_760_p1;
    sc_signal< sc_lv<64> > zext_ln40_8_fu_795_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln40_9_fu_804_p1;
    sc_signal< sc_lv<64> > zext_ln40_10_fu_847_p1;
    sc_signal< sc_lv<64> > zext_ln40_11_fu_851_p1;
    sc_signal< sc_lv<64> > zext_ln40_12_fu_885_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_966_p1;
    sc_signal< sc_lv<7> > sext_ln4_fu_372_p1;
    sc_signal< sc_lv<5> > empty_56_fu_396_p1;
    sc_signal< sc_lv<5> > bound_fu_408_p0;
    sc_signal< sc_lv<5> > bound_fu_408_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_444_p3;
    sc_signal< sc_lv<8> > zext_ln27_fu_436_p1;
    sc_signal< sc_lv<8> > zext_ln27_1_fu_452_p1;
    sc_signal< sc_lv<8> > add_ln27_1_fu_467_p2;
    sc_signal< sc_lv<8> > add_ln27_2_fu_477_p2;
    sc_signal< sc_lv<8> > add_ln27_3_fu_487_p2;
    sc_signal< sc_lv<8> > add_ln27_4_fu_497_p2;
    sc_signal< sc_lv<8> > add_ln27_5_fu_507_p2;
    sc_signal< sc_lv<8> > add_ln27_6_fu_517_p2;
    sc_signal< sc_lv<8> > add_ln27_7_fu_527_p2;
    sc_signal< sc_lv<8> > add_ln27_8_fu_537_p2;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_v_fu_649_p1;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_fu_663_p0;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_fu_663_p1;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_v_v_fu_674_p2;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_fu_683_p0;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_fu_683_p1;
    sc_signal< sc_lv<14> > add_ln40_fu_691_p2;
    sc_signal< sc_lv<14> > add_ln40_2_fu_710_p2;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_v_v_fu_720_p2;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_fu_729_p0;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_fu_729_p1;
    sc_signal< sc_lv<5> > add_ln40_3_fu_737_p2;
    sc_signal< sc_lv<14> > add_ln40_4_fu_746_p2;
    sc_signal< sc_lv<14> > add_ln40_5_fu_756_p2;
    sc_signal< sc_lv<30> > mul_ln40_fu_976_p2;
    sc_signal< sc_lv<30> > mul_ln40_1_fu_982_p2;
    sc_signal< sc_lv<14> > add_ln40_6_fu_791_p2;
    sc_signal< sc_lv<14> > add_ln40_7_fu_800_p2;
    sc_signal< sc_lv<30> > mul_ln40_2_fu_988_p2;
    sc_signal< sc_lv<30> > mul_ln40_3_fu_994_p2;
    sc_signal< sc_lv<30> > mul_ln40_4_fu_1000_p2;
    sc_signal< sc_lv<30> > mul_ln40_5_fu_1006_p2;
    sc_signal< sc_lv<16> > add_ln48_2_fu_889_p2;
    sc_signal< sc_lv<30> > mul_ln40_6_fu_1012_p2;
    sc_signal< sc_lv<30> > mul_ln40_7_fu_1018_p2;
    sc_signal< sc_lv<30> > mul_ln40_8_fu_1024_p2;
    sc_signal< sc_lv<16> > add_ln48_6_fu_941_p2;
    sc_signal< sc_lv<16> > add_ln48_7_fu_945_p2;
    sc_signal< sc_lv<16> > add_ln48_5_fu_937_p2;
    sc_signal< sc_lv<16> > add_ln48_4_fu_956_p2;
    sc_signal< sc_lv<9> > grp_fu_970_p0;
    sc_signal< sc_lv<6> > grp_fu_970_p1;
    sc_signal< sc_lv<5> > grp_fu_970_p2;
    sc_signal< sc_lv<16> > mul_ln40_fu_976_p0;
    sc_signal< sc_lv<16> > mul_ln40_1_fu_982_p0;
    sc_signal< sc_lv<16> > mul_ln40_2_fu_988_p0;
    sc_signal< sc_lv<16> > mul_ln40_3_fu_994_p0;
    sc_signal< sc_lv<16> > mul_ln40_4_fu_1000_p0;
    sc_signal< sc_lv<16> > mul_ln40_5_fu_1006_p0;
    sc_signal< sc_lv<16> > mul_ln40_6_fu_1012_p0;
    sc_signal< sc_lv<16> > mul_ln40_7_fu_1018_p0;
    sc_signal< sc_lv<16> > mul_ln40_8_fu_1024_p0;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > bound_fu_408_p00;
    sc_signal< sc_lv<10> > bound_fu_408_p10;
    sc_signal< sc_lv<14> > grp_fu_970_p00;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_663_p00;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_683_p00;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_729_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_pp0_stage1;
    static const sc_lv<13> ap_ST_fsm_pp0_stage2;
    static const sc_lv<13> ap_ST_fsm_pp0_stage3;
    static const sc_lv<13> ap_ST_fsm_pp0_stage4;
    static const sc_lv<13> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_1_fu_419_p2();
    void thread_add_ln23_fu_414_p2();
    void thread_add_ln27_1_fu_467_p2();
    void thread_add_ln27_2_fu_477_p2();
    void thread_add_ln27_3_fu_487_p2();
    void thread_add_ln27_4_fu_497_p2();
    void thread_add_ln27_5_fu_507_p2();
    void thread_add_ln27_6_fu_517_p2();
    void thread_add_ln27_7_fu_527_p2();
    void thread_add_ln27_8_fu_537_p2();
    void thread_add_ln27_fu_456_p2();
    void thread_add_ln32_fu_618_p2();
    void thread_add_ln40_10_fu_817_p2();
    void thread_add_ln40_2_fu_710_p2();
    void thread_add_ln40_3_fu_737_p2();
    void thread_add_ln40_4_fu_746_p2();
    void thread_add_ln40_5_fu_756_p2();
    void thread_add_ln40_6_fu_791_p2();
    void thread_add_ln40_7_fu_800_p2();
    void thread_add_ln40_8_fu_809_p2();
    void thread_add_ln40_9_fu_813_p2();
    void thread_add_ln40_fu_691_p2();
    void thread_add_ln48_1_fu_855_p2();
    void thread_add_ln48_2_fu_889_p2();
    void thread_add_ln48_3_fu_893_p2();
    void thread_add_ln48_4_fu_956_p2();
    void thread_add_ln48_5_fu_937_p2();
    void thread_add_ln48_6_fu_941_p2();
    void thread_add_ln48_7_fu_945_p2();
    void thread_add_ln48_8_fu_950_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage2_iter0();
    void thread_ap_block_state11_pp0_stage3_iter0();
    void thread_ap_block_state12_pp0_stage4_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage1_iter1();
    void thread_ap_block_state15_pp0_stage2_iter1();
    void thread_ap_block_state16_pp0_stage3_iter1();
    void thread_ap_block_state17_pp0_stage4_iter1();
    void thread_ap_block_state18_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage1_iter0();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_343_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_355_p4();
    void thread_ap_ready();
    void thread_bound_fu_408_p0();
    void thread_bound_fu_408_p00();
    void thread_bound_fu_408_p1();
    void thread_bound_fu_408_p10();
    void thread_bound_fu_408_p2();
    void thread_empty_56_fu_396_p1();
    void thread_empty_fu_392_p1();
    void thread_grp_fu_970_p0();
    void thread_grp_fu_970_p00();
    void thread_grp_fu_970_p1();
    void thread_grp_fu_970_p2();
    void thread_icmp_ln23_fu_424_p2();
    void thread_icmp_ln32_fu_613_p2();
    void thread_icmp_ln33_fu_630_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln40_1_fu_982_p0();
    void thread_mul_ln40_2_fu_988_p0();
    void thread_mul_ln40_3_fu_994_p0();
    void thread_mul_ln40_4_fu_1000_p0();
    void thread_mul_ln40_5_fu_1006_p0();
    void thread_mul_ln40_6_fu_1012_p0();
    void thread_mul_ln40_7_fu_1018_p0();
    void thread_mul_ln40_8_fu_1024_p0();
    void thread_mul_ln40_fu_976_p0();
    void thread_out_d_fu_430_p2();
    void thread_out_h_fu_624_p2();
    void thread_out_w_0_mid2_fu_635_p3();
    void thread_out_w_fu_701_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_sext_ln27_1_fu_550_p1();
    void thread_sext_ln27_2_fu_553_p1();
    void thread_sext_ln27_3_fu_556_p1();
    void thread_sext_ln27_4_fu_559_p1();
    void thread_sext_ln27_5_fu_562_p1();
    void thread_sext_ln27_6_fu_565_p1();
    void thread_sext_ln27_7_fu_568_p1();
    void thread_sext_ln27_fu_547_p1();
    void thread_sext_ln30_fu_572_p1();
    void thread_sext_ln4_fu_372_p1();
    void thread_shl_ln_fu_444_p3();
    void thread_tmp10_0_0_mid2_fu_663_p0();
    void thread_tmp10_0_0_mid2_fu_663_p00();
    void thread_tmp10_0_0_mid2_fu_663_p1();
    void thread_tmp10_0_0_mid2_fu_663_p2();
    void thread_tmp10_0_0_mid2_v_v_fu_653_p2();
    void thread_tmp10_0_0_mid2_v_v_v_1_fu_643_p3();
    void thread_tmp10_0_0_mid2_v_v_v_fu_649_p1();
    void thread_tmp10_1_0_mid2_fu_683_p0();
    void thread_tmp10_1_0_mid2_fu_683_p00();
    void thread_tmp10_1_0_mid2_fu_683_p1();
    void thread_tmp10_1_0_mid2_fu_683_p2();
    void thread_tmp10_1_0_mid2_v_v_fu_674_p2();
    void thread_tmp10_2_0_mid2_fu_729_p0();
    void thread_tmp10_2_0_mid2_fu_729_p00();
    void thread_tmp10_2_0_mid2_fu_729_p1();
    void thread_tmp10_2_0_mid2_fu_729_p2();
    void thread_tmp10_2_0_mid2_v_v_fu_720_p2();
    void thread_tmp12_mid2_v_v_fu_668_p2();
    void thread_trunc_ln27_fu_440_p1();
    void thread_zext_ln27_10_fu_542_p1();
    void thread_zext_ln27_1_fu_452_p1();
    void thread_zext_ln27_2_fu_462_p1();
    void thread_zext_ln27_3_fu_472_p1();
    void thread_zext_ln27_4_fu_482_p1();
    void thread_zext_ln27_5_fu_492_p1();
    void thread_zext_ln27_6_fu_502_p1();
    void thread_zext_ln27_7_fu_512_p1();
    void thread_zext_ln27_8_fu_522_p1();
    void thread_zext_ln27_9_fu_532_p1();
    void thread_zext_ln27_fu_436_p1();
    void thread_zext_ln40_10_fu_847_p1();
    void thread_zext_ln40_11_fu_851_p1();
    void thread_zext_ln40_12_fu_885_p1();
    void thread_zext_ln40_1_cast29_fu_380_p1();
    void thread_zext_ln40_1_fu_688_p1();
    void thread_zext_ln40_2_fu_696_p1();
    void thread_zext_ln40_3_fu_706_p1();
    void thread_zext_ln40_4_fu_715_p1();
    void thread_zext_ln40_5_fu_742_p1();
    void thread_zext_ln40_6_fu_751_p1();
    void thread_zext_ln40_7_fu_760_p1();
    void thread_zext_ln40_8_fu_795_p1();
    void thread_zext_ln40_9_fu_804_p1();
    void thread_zext_ln40_fu_376_p1();
    void thread_zext_ln48_1_cast_fu_388_p1();
    void thread_zext_ln48_1_fu_966_p1();
    void thread_zext_ln48_fu_384_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
