// Seed: 3948373569
`define pp_1 0
module module_0 #(
    parameter id_2 = 32'd86
);
  logic id_1;
  logic id_3;
  always @(negedge id_3) begin
    id_2 <= 1'd0 - 1;
  end
  assign id_1[id_2] = 1;
endmodule
