
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
### This code obtain the one-to-one mapping between the keyinputs for the CASLock methodology. It also prints the primary input corresponding tothese keyinput pairs
set_host_options -max_cores 8
1
set design [getenv "DESIGN"]
c3540
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Attack/Results/c3540/c3540_lock_synth_2ip.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Attack/Results/c3540/c3540_lock_synth_2ip.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Attack/Results/c3540/c3540_lock.db:c3540_lock'
Loaded 1 design.
Current design is 'c3540_lock'.
c3540_lock
echo -n "" > ../Results/$design/$design.txt
foreach k [get_attribute [get_ports -filter "direction == in && full_name =~ *keyinput* "] full_name] {
	echo $k
	set pin [get_attribute [all_connected $k] full_name]
	set cell [get_attribute [get_cells -of_objects $pin] full_name]
	foreach c $cell {
		set cur [get_pins -of_object $c -filter "direction == in"]
		set key_conn [get_attribute [all_connected $cur] full_name]
		foreach net $key_conn {
			if {[regexp keyinput $net] == 0} {
        	                echo "$k $net" >> ../Results/$design/$design.txt
	                }
		}
	}
}
keyinput_0
keyinput_1
keyinput_2
keyinput_3
keyinput_4
keyinput_5
keyinput_6
keyinput_7
keyinput_8
keyinput_9
keyinput_10
keyinput_11
keyinput_12
keyinput_13
keyinput_14
keyinput_15
keyinput_16
keyinput_17
keyinput_18
keyinput_19
keyinput_20
keyinput_21
keyinput_22
keyinput_23
keyinput_24
keyinput_25
keyinput_26
keyinput_27
keyinput_28
keyinput_29
keyinput_30
keyinput_31
keyinput_32
keyinput_33
keyinput_34
keyinput_35
keyinput_36
keyinput_37
keyinput_38
keyinput_39
keyinput_40
keyinput_41
keyinput_42
keyinput_43
keyinput_44
keyinput_45
keyinput_46
keyinput_47
keyinput_48
keyinput_49
keyinput_50
keyinput_51
keyinput_52
keyinput_53
keyinput_54
keyinput_55
keyinput_56
keyinput_57
keyinput_58
keyinput_59
keyinput_60
keyinput_61
keyinput_62
keyinput_63
exit

Thank you...
