// Seed: 1517642640
module module_0 ();
  assign id_1 = "";
  tri1 id_2 = 1'b0, id_3;
endmodule
module module_1 ();
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_4, id_5, id_6;
  assign id_2 = id_6;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1
);
  supply0 id_3;
  reg id_4;
  always id_4 <= 1'd0;
  integer id_5, id_6;
  wire id_7;
  assign id_3 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
  assign id_5 = ~1;
  assign id_3 = id_0;
  assign id_5 = id_7;
endmodule
