// Seed: 1276334416
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  assign id_3 = id_1;
  logic [1 : -1] id_4 = 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    output tri id_9,
    output supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13
    , id_21,
    output supply0 id_14,
    input wire id_15,
    input wire id_16,
    input tri id_17,
    output wor id_18,
    output tri1 id_19
);
  uwire id_22 = 1'b0;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22
  );
  wire id_23 = id_6;
endmodule
