

================================================================
== Vitis HLS Report for 'read_A2_FT1'
================================================================
* Date:           Fri Jan 10 12:45:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.200 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       19|  4.545 ns|  86.355 ns|    1|   19|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_A2_FT1_Pipeline_VITIS_LOOP_1176_1_fu_96  |read_A2_FT1_Pipeline_VITIS_LOOP_1176_1  |       17|       17|  77.265 ns|  77.265 ns|   17|   17|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      289|     1553|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      307|     1630|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_read_A2_FT1_Pipeline_VITIS_LOOP_1176_1_fu_96  |read_A2_FT1_Pipeline_VITIS_LOOP_1176_1  |        0|   0|  289|  1553|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                             |                                        |        0|   0|  289|  1553|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1173_1_fu_150_p2          |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln1173_fu_144_p2            |      icmp|   0|  0|  12|           4|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |or_ln1173_fu_156_p2              |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  30|          12|           8|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |fifo_A2_from_off_chip_to_S2_read  |   9|          2|    1|          2|
    |j0_blk_n                          |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  47|         10|    4|         10|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  3|   0|    3|          0|
    |ap_done_reg                                                    |  1|   0|    1|          0|
    |empty_reg_186                                                  |  4|   0|    4|          0|
    |grp_read_A2_FT1_Pipeline_VITIS_LOOP_1176_1_fu_96_ap_start_reg  |  1|   0|    1|          0|
    |or_ln1173_reg_182                                              |  1|   0|    1|          0|
    |p_shl1_i_reg_197                                               |  4|   0|    6|          2|
    |p_shl_i_reg_192                                                |  4|   0|    8|          4|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          | 18|   0|   24|          6|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|                  read_A2_FT1|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|                  read_A2_FT1|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|                  read_A2_FT1|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|                  read_A2_FT1|  return value|
|ap_continue                                 |   in|    1|  ap_ctrl_hs|                  read_A2_FT1|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|                  read_A2_FT1|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|                  read_A2_FT1|  return value|
|A2_0_0_address0                             |  out|    4|   ap_memory|                       A2_0_0|         array|
|A2_0_0_ce0                                  |  out|    1|   ap_memory|                       A2_0_0|         array|
|A2_0_0_we0                                  |  out|    1|   ap_memory|                       A2_0_0|         array|
|A2_0_0_d0                                   |  out|   32|   ap_memory|                       A2_0_0|         array|
|A2_0_1_address0                             |  out|    4|   ap_memory|                       A2_0_1|         array|
|A2_0_1_ce0                                  |  out|    1|   ap_memory|                       A2_0_1|         array|
|A2_0_1_we0                                  |  out|    1|   ap_memory|                       A2_0_1|         array|
|A2_0_1_d0                                   |  out|   32|   ap_memory|                       A2_0_1|         array|
|A2_0_2_address0                             |  out|    4|   ap_memory|                       A2_0_2|         array|
|A2_0_2_ce0                                  |  out|    1|   ap_memory|                       A2_0_2|         array|
|A2_0_2_we0                                  |  out|    1|   ap_memory|                       A2_0_2|         array|
|A2_0_2_d0                                   |  out|   32|   ap_memory|                       A2_0_2|         array|
|A2_0_3_address0                             |  out|    4|   ap_memory|                       A2_0_3|         array|
|A2_0_3_ce0                                  |  out|    1|   ap_memory|                       A2_0_3|         array|
|A2_0_3_we0                                  |  out|    1|   ap_memory|                       A2_0_3|         array|
|A2_0_3_d0                                   |  out|   32|   ap_memory|                       A2_0_3|         array|
|A2_0_4_address0                             |  out|    4|   ap_memory|                       A2_0_4|         array|
|A2_0_4_ce0                                  |  out|    1|   ap_memory|                       A2_0_4|         array|
|A2_0_4_we0                                  |  out|    1|   ap_memory|                       A2_0_4|         array|
|A2_0_4_d0                                   |  out|   32|   ap_memory|                       A2_0_4|         array|
|A2_0_5_address0                             |  out|    4|   ap_memory|                       A2_0_5|         array|
|A2_0_5_ce0                                  |  out|    1|   ap_memory|                       A2_0_5|         array|
|A2_0_5_we0                                  |  out|    1|   ap_memory|                       A2_0_5|         array|
|A2_0_5_d0                                   |  out|   32|   ap_memory|                       A2_0_5|         array|
|A2_0_6_address0                             |  out|    4|   ap_memory|                       A2_0_6|         array|
|A2_0_6_ce0                                  |  out|    1|   ap_memory|                       A2_0_6|         array|
|A2_0_6_we0                                  |  out|    1|   ap_memory|                       A2_0_6|         array|
|A2_0_6_d0                                   |  out|   32|   ap_memory|                       A2_0_6|         array|
|A2_0_7_address0                             |  out|    4|   ap_memory|                       A2_0_7|         array|
|A2_0_7_ce0                                  |  out|    1|   ap_memory|                       A2_0_7|         array|
|A2_0_7_we0                                  |  out|    1|   ap_memory|                       A2_0_7|         array|
|A2_0_7_d0                                   |  out|   32|   ap_memory|                       A2_0_7|         array|
|A2_0_8_address0                             |  out|    4|   ap_memory|                       A2_0_8|         array|
|A2_0_8_ce0                                  |  out|    1|   ap_memory|                       A2_0_8|         array|
|A2_0_8_we0                                  |  out|    1|   ap_memory|                       A2_0_8|         array|
|A2_0_8_d0                                   |  out|   32|   ap_memory|                       A2_0_8|         array|
|A2_0_9_address0                             |  out|    4|   ap_memory|                       A2_0_9|         array|
|A2_0_9_ce0                                  |  out|    1|   ap_memory|                       A2_0_9|         array|
|A2_0_9_we0                                  |  out|    1|   ap_memory|                       A2_0_9|         array|
|A2_0_9_d0                                   |  out|   32|   ap_memory|                       A2_0_9|         array|
|A2_0_10_address0                            |  out|    4|   ap_memory|                      A2_0_10|         array|
|A2_0_10_ce0                                 |  out|    1|   ap_memory|                      A2_0_10|         array|
|A2_0_10_we0                                 |  out|    1|   ap_memory|                      A2_0_10|         array|
|A2_0_10_d0                                  |  out|   32|   ap_memory|                      A2_0_10|         array|
|A2_0_11_address0                            |  out|    4|   ap_memory|                      A2_0_11|         array|
|A2_0_11_ce0                                 |  out|    1|   ap_memory|                      A2_0_11|         array|
|A2_0_11_we0                                 |  out|    1|   ap_memory|                      A2_0_11|         array|
|A2_0_11_d0                                  |  out|   32|   ap_memory|                      A2_0_11|         array|
|A2_0_12_address0                            |  out|    4|   ap_memory|                      A2_0_12|         array|
|A2_0_12_ce0                                 |  out|    1|   ap_memory|                      A2_0_12|         array|
|A2_0_12_we0                                 |  out|    1|   ap_memory|                      A2_0_12|         array|
|A2_0_12_d0                                  |  out|   32|   ap_memory|                      A2_0_12|         array|
|A2_0_13_address0                            |  out|    4|   ap_memory|                      A2_0_13|         array|
|A2_0_13_ce0                                 |  out|    1|   ap_memory|                      A2_0_13|         array|
|A2_0_13_we0                                 |  out|    1|   ap_memory|                      A2_0_13|         array|
|A2_0_13_d0                                  |  out|   32|   ap_memory|                      A2_0_13|         array|
|A2_0_14_address0                            |  out|    4|   ap_memory|                      A2_0_14|         array|
|A2_0_14_ce0                                 |  out|    1|   ap_memory|                      A2_0_14|         array|
|A2_0_14_we0                                 |  out|    1|   ap_memory|                      A2_0_14|         array|
|A2_0_14_d0                                  |  out|   32|   ap_memory|                      A2_0_14|         array|
|A2_0_15_address0                            |  out|    4|   ap_memory|                      A2_0_15|         array|
|A2_0_15_ce0                                 |  out|    1|   ap_memory|                      A2_0_15|         array|
|A2_0_15_we0                                 |  out|    1|   ap_memory|                      A2_0_15|         array|
|A2_0_15_d0                                  |  out|   32|   ap_memory|                      A2_0_15|         array|
|A2_0_16_address0                            |  out|    4|   ap_memory|                      A2_0_16|         array|
|A2_0_16_ce0                                 |  out|    1|   ap_memory|                      A2_0_16|         array|
|A2_0_16_we0                                 |  out|    1|   ap_memory|                      A2_0_16|         array|
|A2_0_16_d0                                  |  out|   32|   ap_memory|                      A2_0_16|         array|
|A2_0_17_address0                            |  out|    4|   ap_memory|                      A2_0_17|         array|
|A2_0_17_ce0                                 |  out|    1|   ap_memory|                      A2_0_17|         array|
|A2_0_17_we0                                 |  out|    1|   ap_memory|                      A2_0_17|         array|
|A2_0_17_d0                                  |  out|   32|   ap_memory|                      A2_0_17|         array|
|A2_0_18_address0                            |  out|    4|   ap_memory|                      A2_0_18|         array|
|A2_0_18_ce0                                 |  out|    1|   ap_memory|                      A2_0_18|         array|
|A2_0_18_we0                                 |  out|    1|   ap_memory|                      A2_0_18|         array|
|A2_0_18_d0                                  |  out|   32|   ap_memory|                      A2_0_18|         array|
|A2_0_19_address0                            |  out|    4|   ap_memory|                      A2_0_19|         array|
|A2_0_19_ce0                                 |  out|    1|   ap_memory|                      A2_0_19|         array|
|A2_0_19_we0                                 |  out|    1|   ap_memory|                      A2_0_19|         array|
|A2_0_19_d0                                  |  out|   32|   ap_memory|                      A2_0_19|         array|
|fifo_A2_from_off_chip_to_S2_dout            |   in|  128|     ap_fifo|  fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_num_data_valid  |   in|   11|     ap_fifo|  fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_fifo_cap        |   in|   11|     ap_fifo|  fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_empty_n         |   in|    1|     ap_fifo|  fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_read            |  out|    1|     ap_fifo|  fifo_A2_from_off_chip_to_S2|       pointer|
|p_read                                      |   in|    5|     ap_none|                       p_read|        scalar|
|j0_dout                                     |   in|    4|     ap_fifo|                           j0|       pointer|
|j0_num_data_valid                           |   in|    3|     ap_fifo|                           j0|       pointer|
|j0_fifo_cap                                 |   in|    3|     ap_fifo|                           j0|       pointer|
|j0_empty_n                                  |   in|    1|     ap_fifo|                           j0|       pointer|
|j0_read                                     |  out|    1|     ap_fifo|                           j0|       pointer|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

