#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun  7 16:25:49 2024
# Process ID: 26876
# Current directory: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31128 C:\2024_CA_LAB\LAB\Final_Project_team1\hardware\impl\01.GPIO_LED\vivado\fpga\MIPS_System_LED_impl\MIPS_System_LED_impl.xpr
# Log file: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/vivado.log
# Journal file: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 998.680 ; gain = 275.551
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun  7 16:26:15 2024] Launched impl_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/runme.log
add_files -norecurse C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/mem_path.vh
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/mem_path.vh] -no_script -reset -force -quiet
remove_files  C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/mem_path.vh
add_files -norecurse C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/mem_path.vh
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/mem_path.vh] -no_script -reset -force -quiet
remove_files  C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/mem_path.vh
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun  7 16:43:38 2024] Launched synth_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/synth_1/runme.log
[Fri Jun  7 16:43:38 2024] Launched impl_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun  7 16:50:56 2024] Launched synth_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/synth_1/runme.log
[Fri Jun  7 16:50:56 2024] Launched impl_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun  7 16:56:59 2024] Launched synth_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/synth_1/runme.log
[Fri Jun  7 16:56:59 2024] Launched impl_1...
Run output will be captured here: C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.012 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2BF
set_property PROGRAM.FILE {C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/impl/01.GPIO_LED/vivado/fpga/MIPS_System_LED_impl/MIPS_System_LED_impl.runs/impl_1/MIPS_System.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 17:11:05 2024...
