# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sim_1/imports/KC705_design/testbench_uart6_kc705.vhd" \

# Do not sort compile order
nosort
