module farol(F,C,P,S);
	output S;
	input F, C, P;
	reg S;
	
	always @(F or P or C)
		begin
			case({F,P,C})
				3'b000: S = 0;
				3'b001: S = 0;
				3'b010: S = 0;
				3'b011: S = 0;
				3'b100: S = 1;
				3'b101: S = 1;
				3'b110: S = 1;
				3'b111: S = 0;
			endcase
	end
endmodule
		