* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Mar 20 2025 13:31:05

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  104
    LUTs:                 112
    RAMs:                 0
    IOBs:                 9
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 112/7680
        Combinational Logic Cells: 8        out of   7680      0.104167%
        Sequential Logic Cells:    104      out of   7680      1.35417%
        Logic Tiles:               21       out of   960       2.1875%
    Registers: 
        Logic Registers:           104      out of   7680      1.35417%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                4        out of   63        6.34921%
        Output Pins:               5        out of   63        7.93651%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 3        out of   18        16.6667%
    Bank 1: 2        out of   15        13.3333%
    Bank 0: 3        out of   17        17.6471%
    Bank 2: 1        out of   13        7.69231%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name     
    ----------  ---------  -----------  -------  -------  -----------    -----------     
    A6          Input      SB_LVCMOS    No       0        Simple Input   CLK_uC          
    A7          Input      SB_LVCMOS    No       0        Simple Input   RST_N           
    A8          Input      SB_LVCMOS    No       0        Simple Input   SDI             
    A9          Input      SB_LVCMOS    No       1        Simple Input   SEL             

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name     
    ----------  ---------  -----------  -------  -------  -----------    -----------     
    C2          Output     SB_LVCMOS    No       3        Simple Output  s15             
    D2          Output     SB_LVCMOS    No       3        Simple Output  s14             
    E2          Output     SB_LVCMOS    No       3        Simple Output  s13             
    H1          Output     SB_LVCMOS    No       2        Simple Output  s12             
    H9          Output     SB_LVCMOS    No       1        Simple Output  SDO_signal_out  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name    
    -------------  -------  ---------  ------  -----------    
    4              0                   104     CLK_uC_c_g     
    6              3                   108     RST_N_c_i_g    
    3              3                   88      SEL_c_iso_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 12 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      450 out of 146184      0.307831%
                          Span 4       30 out of  29696      0.101024%
                         Span 12       31 out of   5632      0.550426%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect        1 out of   6720      0.014881%

