<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>秋叶依剑 | 秋叶依剑的官方博客</title>
    <meta name="description" content="秋叶依剑的官方博客">
    <link rel="preload stylesheet" href="/assets/style.24b98ca7.css" as="style">
    <script type="module" src="/assets/app.ae75f4b6.js"></script>
    <link rel="preload" href="/assets/inter-roman-latin.2ed14f66.woff2" as="font" type="font/woff2" crossorigin="">
  <link rel="modulepreload" href="/assets/chunks/framework.4afe7240.js">
  <link rel="modulepreload" href="/assets/chunks/theme.408932bc.js">
  <link rel="modulepreload" href="/assets/articles_Language_Verilog_README.md.4fcd247b.lean.js">
  <link rel="icon" href="/logo.png">
  <script id="check-dark-light">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-b2cf3e0b><!--[--><!--]--><!--[--><span tabindex="-1" data-v-c8616af1></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-c8616af1> Skip to content </a><!--]--><!----><header class="VPNav" data-v-b2cf3e0b data-v-7e5bc4a5><div class="VPNavBar has-sidebar" data-v-7e5bc4a5 data-v-7c10cd25><div class="container" data-v-7c10cd25><div class="title" data-v-7c10cd25><div class="VPNavBarTitle has-sidebar" data-v-7c10cd25 data-v-4d981103><a class="title" href="/" data-v-4d981103><!--[--><!--]--><!--[--><img class="VPImage logo" src="/logo.png" alt data-v-6db2186b><!--]--><!--[-->秋叶依剑<!--]--><!--[--><!--]--></a></div></div><div class="content" data-v-7c10cd25><div class="curtain" data-v-7c10cd25></div><div class="content-body" data-v-7c10cd25><!--[--><!--]--><div class="VPNavBarSearch search" style="--vp-meta-key:&#39;Meta&#39;;" data-v-7c10cd25><!----></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-7c10cd25 data-v-7f418b0f><span id="main-nav-aria-label" class="visually-hidden" data-v-7f418b0f>Main Navigation</span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/articles/Computer/" tabindex="0" data-v-7f418b0f data-v-5e623618 data-v-8f4dc553><!--[-->Computer<!--]--><!----></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/articles/Database/" tabindex="0" data-v-7f418b0f data-v-5e623618 data-v-8f4dc553><!--[-->Database<!--]--><!----></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink active" href="/articles/Language/" tabindex="0" data-v-7f418b0f data-v-5e623618 data-v-8f4dc553><!--[-->Language<!--]--><!----></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/articles/Linux/" tabindex="0" data-v-7f418b0f data-v-5e623618 data-v-8f4dc553><!--[-->Linux<!--]--><!----></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/articles/Other/" tabindex="0" data-v-7f418b0f data-v-5e623618 data-v-8f4dc553><!--[-->Other<!--]--><!----></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/articles/Tools/" tabindex="0" data-v-7f418b0f data-v-5e623618 data-v-8f4dc553><!--[-->Tools<!--]--><!----></a><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-7c10cd25 data-v-f6a63727><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="toggle dark mode" aria-checked="false" data-v-f6a63727 data-v-87de0873 data-v-f3c41672><span class="check" data-v-f3c41672><span class="icon" data-v-f3c41672><!--[--><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="sun" data-v-87de0873><path d="M12,18c-3.3,0-6-2.7-6-6s2.7-6,6-6s6,2.7,6,6S15.3,18,12,18zM12,8c-2.2,0-4,1.8-4,4c0,2.2,1.8,4,4,4c2.2,0,4-1.8,4-4C16,9.8,14.2,8,12,8z"></path><path d="M12,4c-0.6,0-1-0.4-1-1V1c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,3.6,12.6,4,12,4z"></path><path d="M12,24c-0.6,0-1-0.4-1-1v-2c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,23.6,12.6,24,12,24z"></path><path d="M5.6,6.6c-0.3,0-0.5-0.1-0.7-0.3L3.5,4.9c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C6.2,6.5,5.9,6.6,5.6,6.6z"></path><path d="M19.8,20.8c-0.3,0-0.5-0.1-0.7-0.3l-1.4-1.4c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C20.3,20.7,20,20.8,19.8,20.8z"></path><path d="M3,13H1c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S3.6,13,3,13z"></path><path d="M23,13h-2c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S23.6,13,23,13z"></path><path d="M4.2,20.8c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C4.7,20.7,4.5,20.8,4.2,20.8z"></path><path d="M18.4,6.6c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C18.9,6.5,18.6,6.6,18.4,6.6z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="moon" data-v-87de0873><path d="M12.1,22c-0.3,0-0.6,0-0.9,0c-5.5-0.5-9.5-5.4-9-10.9c0.4-4.8,4.2-8.6,9-9c0.4,0,0.8,0.2,1,0.5c0.2,0.3,0.2,0.8-0.1,1.1c-2,2.7-1.4,6.4,1.3,8.4c2.1,1.6,5,1.6,7.1,0c0.3-0.2,0.7-0.3,1.1-0.1c0.3,0.2,0.5,0.6,0.5,1c-0.2,2.7-1.5,5.1-3.6,6.8C16.6,21.2,14.4,22,12.1,22zM9.3,4.4c-2.9,1-5,3.6-5.2,6.8c-0.4,4.4,2.8,8.3,7.2,8.7c2.1,0.2,4.2-0.4,5.8-1.8c1.1-0.9,1.9-2.1,2.4-3.4c-2.5,0.9-5.3,0.5-7.5-1.1C9.2,11.4,8.1,7.7,9.3,4.4z"></path></svg><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-7c10cd25 data-v-0394ad82 data-v-d7a53887><!--[--><a class="VPSocialLink" href="https://github.com/qiuyeyijian/qiuyeyijian.github.io" aria-label="github" target="_blank" rel="noopener" data-v-d7a53887 data-v-c530cc0a><svg role="img" viewBox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><title>GitHub</title><path d="M12 .297c-6.63 0-12 5.373-12 12 0 5.303 3.438 9.8 8.205 11.385.6.113.82-.258.82-.577 0-.285-.01-1.04-.015-2.04-3.338.724-4.042-1.61-4.042-1.61C4.422 18.07 3.633 17.7 3.633 17.7c-1.087-.744.084-.729.084-.729 1.205.084 1.838 1.236 1.838 1.236 1.07 1.835 2.809 1.305 3.495.998.108-.776.417-1.305.76-1.605-2.665-.3-5.466-1.332-5.466-5.93 0-1.31.465-2.38 1.235-3.22-.135-.303-.54-1.523.105-3.176 0 0 1.005-.322 3.3 1.23.96-.267 1.98-.399 3-.405 1.02.006 2.04.138 3 .405 2.28-1.552 3.285-1.23 3.285-1.23.645 1.653.24 2.873.12 3.176.765.84 1.23 1.91 1.23 3.22 0 4.61-2.805 5.625-5.475 5.92.42.36.81 1.096.81 2.22 0 1.606-.015 2.896-.015 3.286 0 .315.21.69.825.57C20.565 22.092 24 17.592 24 12.297c0-6.627-5.373-12-12-12"/></svg></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-7c10cd25 data-v-40855f84 data-v-764effdf><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-764effdf><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="icon" data-v-764effdf><circle cx="12" cy="12" r="2"></circle><circle cx="19" cy="12" r="2"></circle><circle cx="5" cy="12" r="2"></circle></svg></button><div class="menu" data-v-764effdf><div class="VPMenu" data-v-764effdf data-v-e7ea1737><!----><!--[--><!--[--><!----><div class="group" data-v-40855f84><div class="item appearance" data-v-40855f84><p class="label" data-v-40855f84>Appearance</p><div class="appearance-action" data-v-40855f84><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="toggle dark mode" aria-checked="false" data-v-40855f84 data-v-87de0873 data-v-f3c41672><span class="check" data-v-f3c41672><span class="icon" data-v-f3c41672><!--[--><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="sun" data-v-87de0873><path d="M12,18c-3.3,0-6-2.7-6-6s2.7-6,6-6s6,2.7,6,6S15.3,18,12,18zM12,8c-2.2,0-4,1.8-4,4c0,2.2,1.8,4,4,4c2.2,0,4-1.8,4-4C16,9.8,14.2,8,12,8z"></path><path d="M12,4c-0.6,0-1-0.4-1-1V1c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,3.6,12.6,4,12,4z"></path><path d="M12,24c-0.6,0-1-0.4-1-1v-2c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,23.6,12.6,24,12,24z"></path><path d="M5.6,6.6c-0.3,0-0.5-0.1-0.7-0.3L3.5,4.9c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C6.2,6.5,5.9,6.6,5.6,6.6z"></path><path d="M19.8,20.8c-0.3,0-0.5-0.1-0.7-0.3l-1.4-1.4c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C20.3,20.7,20,20.8,19.8,20.8z"></path><path d="M3,13H1c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S3.6,13,3,13z"></path><path d="M23,13h-2c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S23.6,13,23,13z"></path><path d="M4.2,20.8c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C4.7,20.7,4.5,20.8,4.2,20.8z"></path><path d="M18.4,6.6c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C18.9,6.5,18.6,6.6,18.4,6.6z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="moon" data-v-87de0873><path d="M12.1,22c-0.3,0-0.6,0-0.9,0c-5.5-0.5-9.5-5.4-9-10.9c0.4-4.8,4.2-8.6,9-9c0.4,0,0.8,0.2,1,0.5c0.2,0.3,0.2,0.8-0.1,1.1c-2,2.7-1.4,6.4,1.3,8.4c2.1,1.6,5,1.6,7.1,0c0.3-0.2,0.7-0.3,1.1-0.1c0.3,0.2,0.5,0.6,0.5,1c-0.2,2.7-1.5,5.1-3.6,6.8C16.6,21.2,14.4,22,12.1,22zM9.3,4.4c-2.9,1-5,3.6-5.2,6.8c-0.4,4.4,2.8,8.3,7.2,8.7c2.1,0.2,4.2-0.4,5.8-1.8c1.1-0.9,1.9-2.1,2.4-3.4c-2.5,0.9-5.3,0.5-7.5-1.1C9.2,11.4,8.1,7.7,9.3,4.4z"></path></svg><!--]--></span></span></button></div></div></div><div class="group" data-v-40855f84><div class="item social-links" data-v-40855f84><div class="VPSocialLinks social-links-list" data-v-40855f84 data-v-d7a53887><!--[--><a class="VPSocialLink" href="https://github.com/qiuyeyijian/qiuyeyijian.github.io" aria-label="github" target="_blank" rel="noopener" data-v-d7a53887 data-v-c530cc0a><svg role="img" viewBox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><title>GitHub</title><path d="M12 .297c-6.63 0-12 5.373-12 12 0 5.303 3.438 9.8 8.205 11.385.6.113.82-.258.82-.577 0-.285-.01-1.04-.015-2.04-3.338.724-4.042-1.61-4.042-1.61C4.422 18.07 3.633 17.7 3.633 17.7c-1.087-.744.084-.729.084-.729 1.205.084 1.838 1.236 1.838 1.236 1.07 1.835 2.809 1.305 3.495.998.108-.776.417-1.305.76-1.605-2.665-.3-5.466-1.332-5.466-5.93 0-1.31.465-2.38 1.235-3.22-.135-.303-.54-1.523.105-3.176 0 0 1.005-.322 3.3 1.23.96-.267 1.98-.399 3-.405 1.02.006 2.04.138 3 .405 2.28-1.552 3.285-1.23 3.285-1.23.645 1.653.24 2.873.12 3.176.765.84 1.23 1.91 1.23 3.22 0 4.61-2.805 5.625-5.475 5.92.42.36.81 1.096.81 2.22 0 1.606-.015 2.896-.015 3.286 0 .315.21.69.825.57C20.565 22.092 24 17.592 24 12.297c0-6.627-5.373-12-12-12"/></svg></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-7c10cd25 data-v-e5dd9c1c><span class="container" data-v-e5dd9c1c><span class="top" data-v-e5dd9c1c></span><span class="middle" data-v-e5dd9c1c></span><span class="bottom" data-v-e5dd9c1c></span></span></button></div></div></div></div><!----></header><div class="VPLocalNav" data-v-b2cf3e0b data-v-392e1bf8><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-392e1bf8><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="menu-icon" data-v-392e1bf8><path d="M17,11H3c-0.6,0-1-0.4-1-1s0.4-1,1-1h14c0.6,0,1,0.4,1,1S17.6,11,17,11z"></path><path d="M21,7H3C2.4,7,2,6.6,2,6s0.4-1,1-1h18c0.6,0,1,0.4,1,1S21.6,7,21,7z"></path><path d="M21,15H3c-0.6,0-1-0.4-1-1s0.4-1,1-1h18c0.6,0,1,0.4,1,1S21.6,15,21,15z"></path><path d="M17,19H3c-0.6,0-1-0.4-1-1s0.4-1,1-1h14c0.6,0,1,0.4,1,1S17.6,19,17,19z"></path></svg><span class="menu-text" data-v-392e1bf8>Menu</span></button><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-392e1bf8 data-v-079b16a8><button data-v-079b16a8>Return to top</button><!----></div></div><aside class="VPSidebar" data-v-b2cf3e0b data-v-af16598e><div class="curtain" data-v-af16598e></div><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-af16598e><span class="visually-hidden" id="sidebar-aria-label" data-v-af16598e> Sidebar Navigation </span><!--[--><!--]--><!--[--><div class="group" data-v-af16598e><section class="VPSidebarItem level-0 collapsible" data-v-af16598e data-v-c4656e6d><div class="item" role="button" tabindex="0" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><h2 class="text" data-v-c4656e6d>CPP</h2><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-c4656e6d><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="caret-icon" data-v-c4656e6d><path d="M9,19c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l5.3-5.3L8.3,6.7c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l6,6c0.4,0.4,0.4,1,0,1.4l-6,6C9.5,18.9,9.3,19,9,19z"></path></svg></div></div><div class="items" data-v-c4656e6d><!--[--><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/class.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>class</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/cpp11.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>cpp11</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/file.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>file</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/index.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>index</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/multi-thread.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>multi-thread</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/smart-pointer.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>smart-pointer</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/standard-headers.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>standard-headers</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/CPP/stl.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>stl</p><!--]--><!----></a><!----></div><!----></div><!--]--></div></section></div><div class="group" data-v-af16598e><section class="VPSidebarItem level-0 collapsible" data-v-af16598e data-v-c4656e6d><div class="item" role="button" tabindex="0" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><h2 class="text" data-v-c4656e6d>Matlab</h2><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-c4656e6d><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="caret-icon" data-v-c4656e6d><path d="M9,19c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l5.3-5.3L8.3,6.7c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l6,6c0.4,0.4,0.4,1,0,1.4l-6,6C9.5,18.9,9.3,19,9,19z"></path></svg></div></div><div class="items" data-v-c4656e6d><!--[--><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/Matlab/README.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>README</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/Matlab/%E7%BB%98%E5%9B%BE.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>绘图</p><!--]--><!----></a><!----></div><!----></div><!--]--></div></section></div><div class="group" data-v-af16598e><section class="VPSidebarItem level-0 collapsible" data-v-af16598e data-v-c4656e6d><div class="item" role="button" tabindex="0" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><h2 class="text" data-v-c4656e6d>Python</h2><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-c4656e6d><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="caret-icon" data-v-c4656e6d><path d="M9,19c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l5.3-5.3L8.3,6.7c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l6,6c0.4,0.4,0.4,1,0,1.4l-6,6C9.5,18.9,9.3,19,9,19z"></path></svg></div></div><div class="items" data-v-c4656e6d><!--[--><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/Python/index.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>index</p><!--]--><!----></a><!----></div><!----></div><!--]--></div></section></div><div class="group" data-v-af16598e><section class="VPSidebarItem level-0 collapsible has-active" data-v-af16598e data-v-c4656e6d><div class="item" role="button" tabindex="0" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><h2 class="text" data-v-c4656e6d>Verilog</h2><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-c4656e6d><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="caret-icon" data-v-c4656e6d><path d="M9,19c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l5.3-5.3L8.3,6.7c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l6,6c0.4,0.4,0.4,1,0,1.4l-6,6C9.5,18.9,9.3,19,9,19z"></path></svg></div></div><div class="items" data-v-c4656e6d><!--[--><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/Verilog/Code.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>Code</p><!--]--><!----></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link is-active has-active" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/Verilog/README.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>README</p><!--]--><!----></a><!----></div><!----></div><!--]--></div></section></div><div class="group" data-v-af16598e><section class="VPSidebarItem level-0" data-v-af16598e data-v-c4656e6d><!----><div class="items" data-v-c4656e6d><!--[--><div class="VPSidebarItem level-1 is-link" data-v-c4656e6d data-v-c4656e6d><div class="item" data-v-c4656e6d><div class="indicator" data-v-c4656e6d></div><a class="VPLink link link" href="/articles/Language/index.html" data-v-c4656e6d data-v-8f4dc553><!--[--><p class="text" data-v-c4656e6d>index</p><!--]--><!----></a><!----></div><!----></div><!--]--></div></section></div><!--]--><!--[--><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-b2cf3e0b data-v-a494bd1d><div class="VPDoc has-sidebar has-aside" data-v-a494bd1d data-v-c4b0d3cf><!--[--><!--]--><div class="container" data-v-c4b0d3cf><div class="aside" data-v-c4b0d3cf><div class="aside-curtain" data-v-c4b0d3cf></div><div class="aside-container" data-v-c4b0d3cf><div class="aside-content" data-v-c4b0d3cf><div class="VPDocAside" data-v-c4b0d3cf data-v-3f215769><!--[--><!--]--><!--[--><!--]--><div class="VPDocAsideOutline" data-v-3f215769 data-v-ff0f39c8><div class="content" data-v-ff0f39c8><div class="outline-marker" data-v-ff0f39c8></div><div class="outline-title" data-v-ff0f39c8>On this page</div><nav aria-labelledby="doc-outline-aria-label" data-v-ff0f39c8><span class="visually-hidden" id="doc-outline-aria-label" data-v-ff0f39c8> Table of Contents for current page </span><ul class="root" data-v-ff0f39c8 data-v-9a431c33><!--[--><!--]--></ul></nav></div></div><!--[--><!--]--><div class="spacer" data-v-3f215769></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-c4b0d3cf><div class="content-container" data-v-c4b0d3cf><!--[--><!--]--><!----><main class="main" data-v-c4b0d3cf><div style="position:relative;" class="vp-doc _articles_Language_Verilog_README" data-v-c4b0d3cf><div><h2 id="verilog-学习" tabindex="-1">Verilog 学习 <a class="header-anchor" href="#verilog-学习" aria-label="Permalink to &quot;Verilog 学习&quot;">​</a></h2><h3 id="前言" tabindex="-1">前言 <a class="header-anchor" href="#前言" aria-label="Permalink to &quot;前言&quot;">​</a></h3><p>从本质上讲，Verilog HDL 所具有的混合抽象层次由两种数据类型提供，这两种数据类型是线网（net）和变量（variable）。</p><p>对于连续性复制，变量和线网表达式能够连续地将值驱动到线网，从而提供了基本的结构化建模方法。</p><p>对于过程赋值，变量和网络值得计算结果可以存储于变量当中，从而提供了基本的行为级建模方法。</p><h3 id="verilog-hdl的主要功能" tabindex="-1">Verilog HDL的主要功能 <a class="header-anchor" href="#verilog-hdl的主要功能" aria-label="Permalink to &quot;Verilog HDL的主要功能&quot;">​</a></h3><p>Verilog HDL中有两类基本数据类型：<strong>线网数据类型和寄存器数据类型</strong>。线网类型表示构件之间的物理连线，寄存器类型表示抽象的数据存储元件。</p><h3 id="verilog-hdl的数" tabindex="-1">Verilog HDL的数 <a class="header-anchor" href="#verilog-hdl的数" aria-label="Permalink to &quot;Verilog HDL的数&quot;">​</a></h3><p>占用的bit数就是该数的位宽；Verilog HDL 常用的基数有二进制<code>b或B</code>, 十进制 <code>d或D</code>，十六进制 <code>h或H</code>，八进制 <code>o或O</code>; 值就是该数对应的基数值</p><table><thead><tr><th>占用的bit数</th><th>分隔符</th><th>基数(进制)</th><th>值</th></tr></thead><tbody><tr><td>4</td><td>&#39;</td><td>b</td><td>110</td></tr></tbody></table><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">4&#39;b1010</span></span>
<span class="line"><span style="color:#F78C6C;">3&#39;d300</span></span>
<span class="line"><span style="color:#F78C6C;">2&#39;h91</span></span></code></pre></div><h3 id="verilog-hdl-的系统函数" tabindex="-1">Verilog HDL 的系统函数 <a class="header-anchor" href="#verilog-hdl-的系统函数" aria-label="Permalink to &quot;Verilog HDL 的系统函数&quot;">​</a></h3><p>Verilog HDL的系统函数是提供给开发人员实现某些特定功能的、以<code> $</code> 开头的函数，用户在定义变量时应注意避免与系统函数名发生冲突</p><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#82AAFF;">$display</span><span style="color:#A6ACCD;">(</span><span style="color:#C3E88D;">&quot;I love Verilog HDL!&quot;</span><span style="color:#A6ACCD;">);				</span><span style="color:#676E95;font-style:italic;">// 打印 I love Verilog HDL!</span></span>
<span class="line"><span style="color:#82AAFF;">$finish</span><span style="color:#A6ACCD;">;				</span><span style="color:#676E95;font-style:italic;">//结束本次仿真</span></span></code></pre></div><h3 id="verilog-hdl-数据对象" tabindex="-1">Verilog HDL 数据对象 <a class="header-anchor" href="#verilog-hdl-数据对象" aria-label="Permalink to &quot;Verilog HDL 数据对象&quot;">​</a></h3><p>Verilog HDL 代码中使用到的数据对象有以下几种，线网型常用和默认的种类是<strong>wire类型</strong></p><ul><li>线网型（net）</li><li>寄存器型（reg）</li><li>存储器型</li><li>整型（integer）</li><li>时间型（time）</li><li>实型（real）</li><li>参数型（parameter）</li><li>字符串型（string）</li></ul><h3 id="verilog-hdl-操作符" tabindex="-1">Verilog HDL 操作符 <a class="header-anchor" href="#verilog-hdl-操作符" aria-label="Permalink to &quot;Verilog HDL 操作符&quot;">​</a></h3><table><thead><tr><th>赋值操作符</th><th>&lt;=，=</th></tr></thead><tbody><tr><td>算术操作符</td><td>+，-，*，/，%，**</td></tr><tr><td>逻辑操作符</td><td>&amp;&amp;，||，！</td></tr><tr><td>关系操作符</td><td>&gt;，&lt;，&gt;=，&lt;=</td></tr><tr><td>相等操作符</td><td>==，!=，===，!==</td></tr></tbody></table><p><strong>1. 赋值操作符 &lt;=</strong></p><p>该操作符在进程块中使用，是非阻塞赋值。由于是在进程中使用，所以被赋值的数据对象必须是reg型。</p><p><strong>2. 赋值操作符 =</strong></p><p>该操作符在进程块或assign连续赋值语句中使用。被赋值的的数据对象可以是reg型或wire型。其中在进程块中的赋值方式是阻塞赋值。</p><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">assign</span><span style="color:#A6ACCD;"> data </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">~</span><span style="color:#A6ACCD;">data;		</span><span style="color:#676E95;font-style:italic;">//assign 语句中赋值操作符的使用</span></span>
<span class="line"></span>
<span class="line"><span style="color:#F78C6C;">always</span><span style="color:#A6ACCD;"> @(data_A, data_B) </span><span style="color:#F78C6C;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    data </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> data_A </span><span style="color:#89DDFF;">&amp;</span><span style="color:#A6ACCD;"> data_B;				</span><span style="color:#676E95;font-style:italic;">// 阻塞赋值</span></span>
<span class="line"><span style="color:#A6ACCD;">    data </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">3&#39;b100</span><span style="color:#A6ACCD;">;		</span><span style="color:#676E95;font-style:italic;">//非阻塞赋值</span></span>
<span class="line"><span style="color:#F78C6C;">end</span></span></code></pre></div><p><strong>3. 幂运算</strong></p><p>使用方式 ：A ** B， 返回A的B次方的积</p><p><strong>4. 拼接操作符 {}</strong></p><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#A6ACCD;">{s,a,b}				</span><span style="color:#676E95;font-style:italic;">//拼接之后的位宽是s, a, b 三个信号的位宽之和</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">{</span><span style="color:#F78C6C;">2</span><span style="color:#A6ACCD;">{s}}				</span><span style="color:#676E95;font-style:italic;">//拼接好之后的位宽是2倍的s的位宽</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">{</span><span style="color:#F78C6C;">2</span><span style="color:#A6ACCD;">{s}, a}			</span><span style="color:#676E95;font-style:italic;">// 拼接好之后的位宽是 2*s + a</span></span></code></pre></div><h3 id="verilog-hdl-的并行语句" tabindex="-1">Verilog HDL 的并行语句 <a class="header-anchor" href="#verilog-hdl-的并行语句" aria-label="Permalink to &quot;Verilog HDL 的并行语句&quot;">​</a></h3><p>并行语句是硬件描述语言的一大特点，他与想C语言那样的高级程序设计语言最大的不同之处是其<strong>并行语句的执行时并列进行的，而不会因为书写顺序的先后而产生执行顺序的先后</strong>。</p><p>Verilog HDL 语言支持的并行语句主要有以下4种</p><blockquote><ul><li>assign 连续赋值语句</li><li>模块实例化语句。</li><li>initial 语句</li><li>always 语句</li></ul></blockquote><h4 id="assign-连续赋值语句" tabindex="-1">assign 连续赋值语句 <a class="header-anchor" href="#assign-连续赋值语句" aria-label="Permalink to &quot;assign 连续赋值语句&quot;">​</a></h4><p><strong>只要想实现的组合电路能够用表达式写出来，使用assign连续赋值语句就能够实现其功能</strong></p><p>assign 连续赋值语句的三个重要应用是：</p><p><strong>1. 不同信号之间的连线</strong></p><p><strong>2. 组合电路的实现</strong></p><p><strong>3. 双向端口的操作</strong></p><h4 id="initial-初始化语句" tabindex="-1">initial 初始化语句 <a class="header-anchor" href="#initial-初始化语句" aria-label="Permalink to &quot;initial 初始化语句&quot;">​</a></h4><p>initial 初始化语句一般用于仿真测试的信号赋值，产生一些特定的信号，而不用于可综合设计。initial 语句在仿真运行中只运行一次，在仿真的0时刻开始执行，执行后立即挂起不再执行。同一文件可以有多个initial 初始化语句。</p><h4 id="always-进程语句" tabindex="-1">always 进程语句 <a class="header-anchor" href="#always-进程语句" aria-label="Permalink to &quot;always 进程语句&quot;">​</a></h4><p>always 语句与 initial 语句有三点不同：</p><ul><li>always 语句是循环执行的；</li><li>alway 语句是可综合的</li><li>always 语句必须有时序控制</li></ul><p>两者相同点是：都在0时刻开始执行；都可以有一条或者多条顺序语句。</p><h3 id="verilog-hdl-的顺序语句" tabindex="-1">Verilog HDL 的顺序语句 <a class="header-anchor" href="#verilog-hdl-的顺序语句" aria-label="Permalink to &quot;Verilog HDL 的顺序语句&quot;">​</a></h3><p>顺序语句只在仿真时间上是相对于并行语句而言的，实际硬件运行不一定顺序执行的。</p><p>Verilog HDL 语言支持的顺序语句主要有以下4种：</p><ul><li>赋值语句</li><li>if 语句</li><li>case 语句</li><li>循环语句</li></ul><h4 id="顺序赋值语句" tabindex="-1">顺序赋值语句 <a class="header-anchor" href="#顺序赋值语句" aria-label="Permalink to &quot;顺序赋值语句&quot;">​</a></h4><p>顺序赋值语句（也称过程赋值）是出现在initial 初始化语句，always 进程及任务与函数中的赋值语句。顺序赋值语句分为阻塞顺序赋值（=）与非阻塞书序赋值语句（&lt;=）</p><h4 id="条件语句" tabindex="-1">条件语句 <a class="header-anchor" href="#条件语句" aria-label="Permalink to &quot;条件语句&quot;">​</a></h4><h5 id="if-条件选择语句" tabindex="-1">if 条件选择语句 <a class="header-anchor" href="#if-条件选择语句" aria-label="Permalink to &quot;if 条件选择语句&quot;">​</a></h5><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">if</span><span style="color:#A6ACCD;"> (条件判断表达式)</span></span>
<span class="line"><span style="color:#A6ACCD;">    顺序语句 </span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;">;</span></span>
<span class="line"><span style="color:#F78C6C;">else</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">if</span><span style="color:#A6ACCD;"> (条件判断表达式)</span></span>
<span class="line"><span style="color:#A6ACCD;">    顺序语句 </span><span style="color:#F78C6C;">2</span><span style="color:#A6ACCD;">;</span></span>
<span class="line"><span style="color:#F78C6C;">else</span></span>
<span class="line"><span style="color:#A6ACCD;">    顺序语句 </span><span style="color:#F78C6C;">3</span><span style="color:#A6ACCD;">;</span></span></code></pre></div><h5 id="case-条件选择语句" tabindex="-1">case 条件选择语句 <a class="header-anchor" href="#case-条件选择语句" aria-label="Permalink to &quot;case 条件选择语句&quot;">​</a></h5><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">always</span><span style="color:#A6ACCD;"> @(case_sel, a, b) </span><span style="color:#F78C6C;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F78C6C;">case</span><span style="color:#A6ACCD;">(case_sel)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#F78C6C;">2&#39;b00</span><span style="color:#A6ACCD;">:</span></span>
<span class="line"><span style="color:#A6ACCD;">            dout </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> a </span><span style="color:#89DDFF;">&amp;</span><span style="color:#A6ACCD;"> b;</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#F78C6C;">2&#39;b01</span><span style="color:#A6ACCD;">:</span></span>
<span class="line"><span style="color:#A6ACCD;">            dout </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> a </span><span style="color:#89DDFF;">|</span><span style="color:#A6ACCD;"> b;</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#F78C6C;">2&#39;b10</span><span style="color:#A6ACCD;">:</span></span>
<span class="line"><span style="color:#A6ACCD;">            dout </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> a ^ b;				</span><span style="color:#676E95;font-style:italic;">//异或</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#F78C6C;">2&#39;b11</span><span style="color:#A6ACCD;">:</span></span>
<span class="line"><span style="color:#A6ACCD;">            dout </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> a </span><span style="color:#89DDFF;">~</span><span style="color:#A6ACCD;">^b;				</span><span style="color:#676E95;font-style:italic;">//同或</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#F78C6C;">default</span><span style="color:#A6ACCD;">:</span></span>
<span class="line"><span style="color:#A6ACCD;">            dout </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> a </span><span style="color:#89DDFF;">&amp;</span><span style="color:#A6ACCD;"> b;</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F78C6C;">endcase</span></span>
<span class="line"><span style="color:#F78C6C;">end</span></span></code></pre></div><blockquote><p>Verilog HDL 针对电路特性还提供了case语句的另外两种形式：<code>casez</code>和<code>casex</code>。其中<code>casez</code>语句忽略表达式两边的z部分，<code>casex</code>忽略表达式两边的x部分和z部分。即在表达式进行比较时，不将该位的状态考虑在内，这样就可以灵活地设置对信号的某些位进行比较</p></blockquote><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">casez</span><span style="color:#A6ACCD;">(a)</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F78C6C;">3&#39;b11z</span><span style="color:#A6ACCD;">: out </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;">;	</span><span style="color:#676E95;font-style:italic;">//当a=110,111,11z时，都有out = 1;</span></span></code></pre></div><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">casex</span><span style="color:#A6ACCD;">(a)</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F78C6C;">2&#39;b1x</span><span style="color:#A6ACCD;">: out</span><span style="color:#89DDFF;">=</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;">;		</span><span style="color:#676E95;font-style:italic;">//当a=10,11,1x,1z时，都有out = 1;</span></span></code></pre></div><h4 id="循环语句" tabindex="-1">循环语句 <a class="header-anchor" href="#循环语句" aria-label="Permalink to &quot;循环语句&quot;">​</a></h4><h5 id="for-循环语句" tabindex="-1">for 循环语句 <a class="header-anchor" href="#for-循环语句" aria-label="Permalink to &quot;for 循环语句&quot;">​</a></h5><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">integer</span><span style="color:#A6ACCD;"> i;</span></span>
<span class="line"><span style="color:#F78C6C;">integer</span><span style="color:#A6ACCD;"> num;</span></span>
<span class="line"><span style="color:#F78C6C;">reg</span><span style="color:#A6ACCD;">[</span><span style="color:#F78C6C;">7</span><span style="color:#89DDFF;">:</span><span style="color:#F78C6C;">0</span><span style="color:#A6ACCD;">] data;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#F78C6C;">initial</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    data </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">8&#39;b10010111</span><span style="color:#A6ACCD;">;</span></span>
<span class="line"><span style="color:#F78C6C;">end</span></span>
<span class="line"></span>
<span class="line"><span style="color:#F78C6C;">always</span><span style="color:#A6ACCD;"> @(</span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;">) </span><span style="color:#F78C6C;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F78C6C;">#10</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">for</span><span style="color:#A6ACCD;"> (i </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#A6ACCD;">; i </span><span style="color:#89DDFF;">&lt;</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">8</span><span style="color:#A6ACCD;">; i</span><span style="color:#89DDFF;">++</span><span style="color:#A6ACCD;">) </span><span style="color:#F78C6C;">begin</span><span style="color:#A6ACCD;">				</span><span style="color:#676E95;font-style:italic;">//#10 代表延时10ns</span></span>
<span class="line"><span style="color:#A6ACCD;">        	</span><span style="color:#F78C6C;">if</span><span style="color:#A6ACCD;">(data[i] </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">1&#39;b1</span><span style="color:#A6ACCD;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">            	num </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> num </span><span style="color:#89DDFF;">+</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;">;</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#F78C6C;">end</span></span>
<span class="line"><span style="color:#F78C6C;">end</span></span></code></pre></div><h5 id="repeat-循环语句" tabindex="-1">repeat 循环语句 <a class="header-anchor" href="#repeat-循环语句" aria-label="Permalink to &quot;repeat 循环语句&quot;">​</a></h5><p>repeat 循环语句直接指定将它下面的语句执行指定的次数，执行完成后退出循环</p><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">repeat</span><span style="color:#A6ACCD;">(</span><span style="color:#F78C6C;">8</span><span style="color:#A6ACCD;">) </span><span style="color:#F78C6C;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    num </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> num </span><span style="color:#89DDFF;">+</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;">;</span></span>
<span class="line"><span style="color:#F78C6C;">end</span></span></code></pre></div><h5 id="while-循环" tabindex="-1">while 循环 <a class="header-anchor" href="#while-循环" aria-label="Permalink to &quot;while 循环&quot;">​</a></h5><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">integer</span><span style="color:#A6ACCD;"> i;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#F78C6C;">initial</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    i </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">10</span><span style="color:#A6ACCD;">;</span></span>
<span class="line"><span style="color:#F78C6C;">end</span></span>
<span class="line"></span>
<span class="line"><span style="color:#F78C6C;">#10</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">while</span><span style="color:#A6ACCD;">(i </span><span style="color:#89DDFF;">&gt;</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#A6ACCD;">) </span><span style="color:#F78C6C;">begin</span><span style="color:#A6ACCD;">				</span><span style="color:#676E95;font-style:italic;">//#10 代表延时10ns</span></span>
<span class="line"><span style="color:#A6ACCD;">    i </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> i </span><span style="color:#89DDFF;">-</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;">;</span></span>
<span class="line"><span style="color:#F78C6C;">end</span></span></code></pre></div><h5 id="forever-循环语句" tabindex="-1">forever 循环语句 <a class="header-anchor" href="#forever-循环语句" aria-label="Permalink to &quot;forever 循环语句&quot;">​</a></h5><p>forever 循环语句是永远执行的语句，没有跳出循环的机制。这个特点决定了它的一般用途是产生周期性信号，比如产生时钟信号，或者有规律的信号。</p><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#F78C6C;">forever</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F78C6C;">#10</span><span style="color:#A6ACCD;"> clk </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">~</span><span style="color:#A6ACCD;">clk;				</span><span style="color:#676E95;font-style:italic;">//产生一个周期为20ns 的时钟信号</span></span></code></pre></div><h3 id="verilog-hdl-代码书写规范" tabindex="-1">Verilog HDL 代码书写规范 <a class="header-anchor" href="#verilog-hdl-代码书写规范" aria-label="Permalink to &quot;Verilog HDL 代码书写规范&quot;">​</a></h3><p><strong>模块名</strong></p><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#C792EA;">module</span><span style="color:#F07178;"> </span><span style="color:#FFCB6B;">clk_div</span><span style="color:#F07178;">				</span><span style="color:#676E95;font-style:italic;">//clk_div.v				//时钟分频器</span></span>
<span class="line"><span style="color:#F78C6C;">module</span><span style="color:#F07178;"> clk_8div				</span><span style="color:#676E95;font-style:italic;">//clk_8div.v			//时钟8分频器</span></span>
<span class="line"><span style="color:#F78C6C;">module</span><span style="color:#F07178;"> adder				</span><span style="color:#676E95;font-style:italic;">// adder.v				//加法器</span></span>
<span class="line"><span style="color:#F78C6C;">module</span><span style="color:#F07178;"> adder_8bits			</span><span style="color:#676E95;font-style:italic;">//adder_8bits.v			//8位加法器</span></span></code></pre></div><p><strong>端口名</strong></p><blockquote><ul><li>输入信号用 i 作前缀，具体名放在后面，例如 i_data</li><li>输入信号用 o 作前缀，具体名放在后面，例如 o_data</li><li>输入信号用 io 作前缀，具体名放在后面，例如 io_data</li></ul></blockquote><p><strong>变量名</strong></p><p>线网类型以 <code>w_</code> 为前缀， 寄存器型变量以 <code>r_</code> 为前缀</p><table><thead><tr><th>意义</th><th>后缀字符串</th></tr></thead><tbody><tr><td>地址</td><td>addr</td></tr><tr><td>数据</td><td>data</td></tr><tr><td>使能</td><td>en</td></tr><tr><td>计数器</td><td>cnt</td></tr><tr><td>长度</td><td>len</td></tr><tr><td>宽度</td><td>wid</td></tr><tr><td>读</td><td>rd</td></tr><tr><td>写</td><td>wr</td></tr><tr><td>读有效</td><td>ren</td></tr><tr><td>写有效</td><td>wen</td></tr><tr><td>准备好</td><td>rdy</td></tr><tr><td>接收</td><td>rx</td></tr><tr><td>发送</td><td>tx</td></tr><tr><td>复位</td><td>rst</td></tr><tr><td>时钟</td><td>clk</td></tr><tr><td>控制</td><td>ctrl</td></tr><tr><td>应答</td><td>ack</td></tr><tr><td>芯片选择</td><td>ce</td></tr><tr><td>输出控制</td><td>oe</td></tr><tr><td>写控制</td><td>we</td></tr></tbody></table><h3 id="verilog-不可综合的语法语句" tabindex="-1">Verilog 不可综合的语法语句 <a class="header-anchor" href="#verilog-不可综合的语法语句" aria-label="Permalink to &quot;Verilog 不可综合的语法语句&quot;">​</a></h3><blockquote><p>所谓可综合，就是Verilog HDL 综合工具能够把所综合的 Verilog HDL 代码翻译成逻辑网表</p></blockquote><p>Verilog HDL 的综合工具 并不是对所有没有语法错误的代码都能够综合，Verilog HDL综合工具一般只支持部分Verilog HDL语法。在进行 Verilog HDL 可综合设计时，应避免使用以下 Verilog HDL 语法语句：</p><ul><li>initial 语句</li><li>disable 语句</li><li>fork - join 语句</li><li>while，for，forever，repeat，循环语句</li><li>deassign 语句</li><li>casex， casez语句</li><li>force, release 语句</li><li>&#39;define 语句</li><li>代码中的时间演示控制，如“ #10 a = b”</li><li>变量定义是的初始化值</li></ul><p>尽量少用 <code>* / %</code> 操作符，因为他们会占用大量资源</p><h3 id="其他注意" tabindex="-1">其他注意 <a class="header-anchor" href="#其他注意" aria-label="Permalink to &quot;其他注意&quot;">​</a></h3><h4 id="模块实例化" tabindex="-1">模块实例化 <a class="header-anchor" href="#模块实例化" aria-label="Permalink to &quot;模块实例化&quot;">​</a></h4><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#A6ACCD;">flash_led_top flash_led_top(</span></span>
<span class="line"><span style="color:#A6ACCD;">    .clk( clk ),</span></span>
<span class="line"><span style="color:#A6ACCD;">    .rst_n( rst ),		</span><span style="color:#676E95;font-style:italic;">//rst_n 是flash_led_top 模块的参数变量，rst是当前模块参数命令</span></span>
<span class="line"><span style="color:#A6ACCD;">    .sw0(sw0),</span></span>
<span class="line"><span style="color:#A6ACCD;">    .led( led )</span></span>
<span class="line"><span style="color:#A6ACCD;">);</span></span></code></pre></div><h4 id="仿真测试" tabindex="-1">仿真测试 <a class="header-anchor" href="#仿真测试" aria-label="Permalink to &quot;仿真测试&quot;">​</a></h4><p>==仿真测试端口不要写到模块括号里面==</p><div class="language-verilog"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki material-theme-palenight"><code><span class="line"><span style="color:#A6ACCD;">flow_led_sim();</span></span>
<span class="line"><span style="color:#A6ACCD;">	</span><span style="color:#F78C6C;">reg</span><span style="color:#A6ACCD;"> clk;</span></span>
<span class="line"><span style="color:#A6ACCD;">	</span><span style="color:#F78C6C;">wire</span><span style="color:#A6ACCD;">[</span><span style="color:#F78C6C;">3</span><span style="color:#89DDFF;">:</span><span style="color:#F78C6C;">0</span><span style="color:#A6ACCD;">] led;</span></span></code></pre></div></div></div></main><footer class="VPDocFooter" data-v-c4b0d3cf data-v-face870a><!--[--><!--]--><div class="edit-info" data-v-face870a><div class="edit-link" data-v-face870a><a class="VPLink link edit-link-button" href="https://github.com/qiuyeyijian/qiuyeyijian.github.io/edit/main/docs/articles/Language/Verilog/README.md" target="_blank" rel="noreferrer" data-v-face870a data-v-8f4dc553><!--[--><svg xmlns="http://www.w3.org/2000/svg" viewbox="0 0 24 24" class="edit-link-icon" aria-label="edit icon" data-v-face870a><path d="M18,23H4c-1.7,0-3-1.3-3-3V6c0-1.7,1.3-3,3-3h7c0.6,0,1,0.4,1,1s-0.4,1-1,1H4C3.4,5,3,5.4,3,6v14c0,0.6,0.4,1,1,1h14c0.6,0,1-0.4,1-1v-7c0-0.6,0.4-1,1-1s1,0.4,1,1v7C21,21.7,19.7,23,18,23z"></path><path d="M8,17c-0.3,0-0.5-0.1-0.7-0.3C7,16.5,6.9,16.1,7,15.8l1-4c0-0.2,0.1-0.3,0.3-0.5l9.5-9.5c1.2-1.2,3.2-1.2,4.4,0c1.2,1.2,1.2,3.2,0,4.4l-9.5,9.5c-0.1,0.1-0.3,0.2-0.5,0.3l-4,1C8.2,17,8.1,17,8,17zM9.9,12.5l-0.5,2.1l2.1-0.5l9.3-9.3c0.4-0.4,0.4-1.1,0-1.6c-0.4-0.4-1.2-0.4-1.6,0l0,0L9.9,12.5z M18.5,2.5L18.5,2.5L18.5,2.5z"></path></svg> Edit this page on GitHub<!--]--><!----></a></div><!----></div><div class="prev-next" data-v-face870a><div class="pager" data-v-face870a><a class="pager-link prev" href="/articles/Language/Verilog/Code.html" data-v-face870a><span class="desc" data-v-face870a>Pagina prior</span><span class="title" data-v-face870a>Code</span></a></div><div class="has-prev pager" data-v-face870a><a class="pager-link next" href="/articles/Language/index.html" data-v-face870a><span class="desc" data-v-face870a>Proxima pagina</span><span class="title" data-v-face870a>index</span></a></div></div></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><footer class="VPFooter has-sidebar" data-v-b2cf3e0b data-v-2f86ebd2><div class="container" data-v-2f86ebd2><p class="message" data-v-2f86ebd2>Released under the MIT License.</p><p class="copyright" data-v-2f86ebd2>Copyright © 2022 秋叶依剑</p></div></footer><!--[--><!--]--></div></div>
    <script>__VP_HASH_MAP__ = JSON.parse("{\"articles_computer_算法基础_贪心算法.md\":\"a4c16031\",\"articles_computer_组成原理_readme.md\":\"af858ee8\",\"articles_computer_组成原理_中央处理器.md\":\"e913e614\",\"articles_computer_组成原理_存储系统.md\":\"2d13e9d0\",\"articles_computer_组成原理_总线.md\":\"7fd104d4\",\"articles_computer_组成原理_指令系统.md\":\"6fca1c46\",\"articles_computer_组成原理_数据的表示和运算.md\":\"3ed63b2b\",\"articles_computer_组成原理_输入输出系统.md\":\"b970e888\",\"articles_computer_计算机网络_readme.md\":\"cbddad90\",\"articles_computer_计算机网络_数据链路层.md\":\"e9f7fcce\",\"articles_computer_计算机网络_物理层.md\":\"5fa433b8\",\"articles_computer_计算机网络_传输层.md\":\"809e647d\",\"articles_computer_计算机网络_应用层.md\":\"1f6b70cf\",\"articles_database_mysql_learn.md\":\"27cd7306\",\"articles_database_mysql_mysql备份与恢复.md\":\"e1d77f25\",\"articles_database_mysql_mysql联合主键.md\":\"a4fbb857\",\"articles_computer_计算机网络_网络层.md\":\"580324b3\",\"articles_language_cpp_multi-thread.md\":\"5bff69c1\",\"articles_database_mysql_readme.md\":\"5d715470\",\"articles_language_cpp_standard-headers.md\":\"e7bfac85\",\"articles_computer_算法基础_readme.md\":\"5681eab9\",\"articles_linux_网络编程_进程和线程_信号.md\":\"0bc9db8a\",\"articles_linux_网络编程_进程和线程_共享内存.md\":\"eec39ee2\",\"articles_linux_index.md\":\"5ad8caa2\",\"articles_language_matlab_readme.md\":\"4afabb8c\",\"articles_computer_index.md\":\"a47713df\",\"articles_tools_unittest_coverage_index.md\":\"de0e707d\",\"articles_tools_markdown_index.md\":\"3b296065\",\"articles_tools_cmake_index.md\":\"8fffdc3d\",\"articles_linux_basic_disk-management.md\":\"a7a29a00\",\"articles_tools_regex_index.md\":\"9e709ffe\",\"articles_computer_操作系统_readme.md\":\"87434078\",\"articles_linux_command.md\":\"c8349eb4\",\"articles_language_python_index.md\":\"c99256e0\",\"articles_tools_homebrew_index.md\":\"67ebf17f\",\"articles_computer_操作系统_大纲新增.md\":\"e3646057\",\"articles_computer_操作系统_内存管理.md\":\"bdbdb9d6\",\"articles_computer_操作系统_输入输出管理.md\":\"fb70f52d\",\"articles_computer_操作系统_文件管理.md\":\"f4b49dff\",\"articles_computer_数据结构_排序.md\":\"1f878161\",\"articles_computer_数据结构_并查集.md\":\"e4dad9f2\",\"articles_language_verilog_code.md\":\"0ae15fff\",\"articles_language_verilog_readme.md\":\"4fcd247b\",\"articles_language_index.md\":\"8a00300c\",\"articles_linux_basic_lib.md\":\"947f7c6b\",\"articles_linux_basic_index.md\":\"f5c79820\",\"articles_computer_操作系统_代码.md\":\"2392209f\",\"articles_linux_basic_scheduled-tasks.md\":\"27066fa5\",\"articles_linux_basic_管道符、重定向与环境变量.md\":\"bd01fab3\",\"articles_linux_basic_sed.md\":\"f3402d3f\",\"articles_linux_basic_user-management.md\":\"c31752b9\",\"articles_computer_数据结构_栈的应用.md\":\"f05c07be\",\"articles_computer_数据结构_图.md\":\"a44d861e\",\"articles_database_oracle_readme.md\":\"d24e290d\",\"articles_computer_数据结构_查找.md\":\"01dbd300\",\"articles_language_matlab_绘图.md\":\"09e46f8f\",\"articles_computer_数据结构_数组和广义表.md\":\"87fbf6cc\",\"articles_computer_数据结构_线性表.md\":\"8a3d6c9f\",\"articles_linux_makefile_makefile.md\":\"646acfcd\",\"articles_linux_makefile_makefile tutorial.md\":\"950f83ea\",\"articles_language_cpp_index.md\":\"59f0a5ab\",\"articles_database_oracle_基础知识.md\":\"f64a7577\",\"articles_database_index.md\":\"6c8ba7d3\",\"articles_linux_operation_index.md\":\"cf2494dc\",\"articles_linux_socket_communication-encapsulation.md\":\"d2b43302\",\"articles_language_cpp_smart-pointer.md\":\"c768311c\",\"articles_language_cpp_file.md\":\"ca608632\",\"articles_computer_操作系统_进程管理.md\":\"72ca0b5e\",\"articles_computer_数据结构_红黑树.md\":\"ac0b017e\",\"articles_linux_socket_index.md\":\"3e29673e\",\"articles_other_gcc-warning.md\":\"652993fa\",\"articles_other_get-current-dir.md\":\"855c5510\",\"articles_other_index.md\":\"d9368799\",\"articles_other_libssh2.md\":\"4cddc299\",\"articles_computer_操作系统_概述.md\":\"ed4e128d\",\"articles_other_process.md\":\"df30fc0c\",\"articles_other_visual-studio.md\":\"0a6e7e05\",\"articles_other_vscode.md\":\"7bedc771\",\"articles_other_windows-file.md\":\"e3f5cfe0\",\"articles_tools_cmake_cmake.md\":\"c2d52893\",\"articles_tools_docker_index.md\":\"bff61a11\",\"articles_tools_ea_index.md\":\"0c89b9b5\",\"articles_tools_git_index.md\":\"7cfd2ebe\",\"articles_language_cpp_class.md\":\"c87a6ea3\",\"articles_computer_数据结构_树.md\":\"b450ab16\",\"articles_other_linux-cpp.md\":\"6edba294\",\"articles_language_cpp_stl.md\":\"c77d3adc\",\"articles_linux_网络编程_进程和线程_内存映射.md\":\"b7172cf9\",\"articles_other_array-and-pointer.md\":\"6d879ce9\",\"articles_linux_网络编程_进程和线程_进程控制.md\":\"c456574e\",\"articles_linux_网络编程_readme.md\":\"ad0e55b1\",\"articles_linux_网络编程_进程和线程_readme.md\":\"28ebde10\",\"articles_linux_网络编程_进程和线程_管道.md\":\"8d33934b\",\"articles_linux_网络编程_进程和线程_守护进程.md\":\"77c6439a\",\"articles_linux_网络编程_io多路复用_poll.md\":\"b9b56cad\",\"articles_linux_网络编程_进程和线程_线程池.md\":\"0d5f5e4e\",\"articles_linux_网络编程_io多路复用_epoll.md\":\"c431abfa\",\"articles_computer_数据结构_绪论.md\":\"f5ee8053\",\"articles_computer_算法基础_408.md\":\"114cd7f8\",\"articles_language_cpp_cpp11.md\":\"40f90dcf\",\"articles_linux_网络编程_io多路复用_select.md\":\"fc4ef6a6\",\"articles_linux_socket_tcp-packet-sticking.md\":\"72e5b61b\",\"articles_linux_socket_server-concurrency.md\":\"34880575\",\"articles_computer_数据结构_串.md\":\"8c0a0347\",\"articles_linux_网络编程_io多路复用_readme.md\":\"36d9e9c7\",\"articles_linux_网络编程_进程和线程_多线程.md\":\"d2ad6868\",\"articles_linux_gcc-and-gdb.md\":\"b2964b7f\",\"articles_computer_数据结构_readme.md\":\"8df6abc1\",\"articles_other_semaphore.md\":\"bda986d7\",\"articles_linux_网络编程_进程和线程_线程同步.md\":\"a7504b1c\",\"articles_tools_unittest_gtest_index.md\":\"aaf40554\",\"articles_tools_vscode_readme.md\":\"b170254b\",\"articles_tools_unittest_gbenchmark.md\":\"0d51fa7a\",\"articles_tools_index.md\":\"c6d288c7\",\"articles_tools_vscode_扩展开发_readme.md\":\"74989bb4\",\"index.md\":\"49fa4759\",\"articles_tools_vim_readme.md\":\"b691fa34\"}")
__VP_SITE_DATA__ = JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"秋叶依剑\",\"titleTemplate\":\"秋叶依剑的官方博客\",\"description\":\"秋叶依剑的官方博客\",\"base\":\"/\",\"head\":[],\"appearance\":true,\"themeConfig\":{\"logo\":\"/logo.png\",\"lastUpdatedText\":\"Updated Date\",\"outline\":\"deep\",\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/qiuyeyijian/qiuyeyijian.github.io\"}],\"nav\":[{\"text\":\"Computer\",\"link\":\"/articles/Computer/\",\"activeMatch\":\"/articles/Computer/\"},{\"text\":\"Database\",\"link\":\"/articles/Database/\",\"activeMatch\":\"/articles/Database/\"},{\"text\":\"Language\",\"link\":\"/articles/Language/\",\"activeMatch\":\"/articles/Language/\"},{\"text\":\"Linux\",\"link\":\"/articles/Linux/\",\"activeMatch\":\"/articles/Linux/\"},{\"text\":\"Other\",\"link\":\"/articles/Other/\",\"activeMatch\":\"/articles/Other/\"},{\"text\":\"Tools\",\"link\":\"/articles/Tools/\",\"activeMatch\":\"/articles/Tools/\"}],\"sidebar\":{\"/articles/Computer/\":[{\"text\":\"index\",\"link\":\"/articles/Computer/index\"},{\"text\":\"操作系统\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Computer/操作系统/README\"},{\"text\":\"代码\",\"link\":\"/articles/Computer/操作系统/代码\"},{\"text\":\"内存管理\",\"link\":\"/articles/Computer/操作系统/内存管理\"},{\"text\":\"大纲新增\",\"link\":\"/articles/Computer/操作系统/大纲新增\"},{\"text\":\"文件管理\",\"link\":\"/articles/Computer/操作系统/文件管理\"},{\"text\":\"概述\",\"link\":\"/articles/Computer/操作系统/概述\"},{\"text\":\"输入输出管理\",\"link\":\"/articles/Computer/操作系统/输入输出管理\"},{\"text\":\"进程管理\",\"link\":\"/articles/Computer/操作系统/进程管理\"}],\"collapsible\":true},{\"text\":\"数据结构\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Computer/数据结构/README\"},{\"text\":\"串\",\"link\":\"/articles/Computer/数据结构/串\"},{\"text\":\"图\",\"link\":\"/articles/Computer/数据结构/图\"},{\"text\":\"并查集\",\"link\":\"/articles/Computer/数据结构/并查集\"},{\"text\":\"排序\",\"link\":\"/articles/Computer/数据结构/排序\"},{\"text\":\"数组和广义表\",\"link\":\"/articles/Computer/数据结构/数组和广义表\"},{\"text\":\"查找\",\"link\":\"/articles/Computer/数据结构/查找\"},{\"text\":\"栈的应用\",\"link\":\"/articles/Computer/数据结构/栈的应用\"},{\"text\":\"树\",\"link\":\"/articles/Computer/数据结构/树\"},{\"text\":\"红黑树\",\"link\":\"/articles/Computer/数据结构/红黑树\"},{\"text\":\"线性表\",\"link\":\"/articles/Computer/数据结构/线性表\"},{\"text\":\"绪论\",\"link\":\"/articles/Computer/数据结构/绪论\"}],\"collapsible\":true},{\"text\":\"算法基础\",\"collapsed\":false,\"items\":[{\"text\":\"408\",\"link\":\"/articles/Computer/算法基础/408\"},{\"text\":\"README\",\"link\":\"/articles/Computer/算法基础/README\"},{\"text\":\"贪心算法\",\"link\":\"/articles/Computer/算法基础/贪心算法\"}],\"collapsible\":true},{\"text\":\"组成原理\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Computer/组成原理/README\"},{\"text\":\"中央处理器\",\"link\":\"/articles/Computer/组成原理/中央处理器\"},{\"text\":\"存储系统\",\"link\":\"/articles/Computer/组成原理/存储系统\"},{\"text\":\"总线\",\"link\":\"/articles/Computer/组成原理/总线\"},{\"text\":\"指令系统\",\"link\":\"/articles/Computer/组成原理/指令系统\"},{\"text\":\"数据的表示和运算\",\"link\":\"/articles/Computer/组成原理/数据的表示和运算\"},{\"text\":\"输入输出系统\",\"link\":\"/articles/Computer/组成原理/输入输出系统\"}],\"collapsible\":true},{\"text\":\"计算机网络\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Computer/计算机网络/README\"},{\"text\":\"传输层\",\"link\":\"/articles/Computer/计算机网络/传输层\"},{\"text\":\"应用层\",\"link\":\"/articles/Computer/计算机网络/应用层\"},{\"text\":\"数据链路层\",\"link\":\"/articles/Computer/计算机网络/数据链路层\"},{\"text\":\"物理层\",\"link\":\"/articles/Computer/计算机网络/物理层\"},{\"text\":\"网络层\",\"link\":\"/articles/Computer/计算机网络/网络层\"}],\"collapsible\":true}],\"/articles/Database/\":[{\"text\":\"MySQL\",\"collapsed\":false,\"items\":[{\"text\":\"Learn\",\"link\":\"/articles/Database/MySQL/Learn\"},{\"text\":\"MySQL备份与恢复\",\"link\":\"/articles/Database/MySQL/MySQL备份与恢复\"},{\"text\":\"Mysql联合主键\",\"link\":\"/articles/Database/MySQL/Mysql联合主键\"},{\"text\":\"README\",\"link\":\"/articles/Database/MySQL/README\"}],\"collapsible\":true},{\"text\":\"Oracle\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Database/Oracle/README\"},{\"text\":\"基础知识\",\"link\":\"/articles/Database/Oracle/基础知识\"}],\"collapsible\":true},{\"text\":\"index\",\"link\":\"/articles/Database/index\"}],\"/articles/Language/\":[{\"text\":\"CPP\",\"collapsed\":false,\"items\":[{\"text\":\"class\",\"link\":\"/articles/Language/CPP/class\"},{\"text\":\"cpp11\",\"link\":\"/articles/Language/CPP/cpp11\"},{\"text\":\"file\",\"link\":\"/articles/Language/CPP/file\"},{\"text\":\"index\",\"link\":\"/articles/Language/CPP/index\"},{\"text\":\"multi-thread\",\"link\":\"/articles/Language/CPP/multi-thread\"},{\"text\":\"smart-pointer\",\"link\":\"/articles/Language/CPP/smart-pointer\"},{\"text\":\"standard-headers\",\"link\":\"/articles/Language/CPP/standard-headers\"},{\"text\":\"stl\",\"link\":\"/articles/Language/CPP/stl\"}],\"collapsible\":true},{\"text\":\"Matlab\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Language/Matlab/README\"},{\"text\":\"绘图\",\"link\":\"/articles/Language/Matlab/绘图\"}],\"collapsible\":true},{\"text\":\"Python\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Language/Python/index\"}],\"collapsible\":true},{\"text\":\"Verilog\",\"collapsed\":false,\"items\":[{\"text\":\"Code\",\"link\":\"/articles/Language/Verilog/Code\"},{\"text\":\"README\",\"link\":\"/articles/Language/Verilog/README\"}],\"collapsible\":true},{\"text\":\"index\",\"link\":\"/articles/Language/index\"}],\"/articles/Linux/\":[{\"text\":\"Basic\",\"collapsed\":false,\"items\":[{\"text\":\"disk-management\",\"link\":\"/articles/Linux/Basic/disk-management\"},{\"text\":\"index\",\"link\":\"/articles/Linux/Basic/index\"},{\"text\":\"lib\",\"link\":\"/articles/Linux/Basic/lib\"},{\"text\":\"scheduled-tasks\",\"link\":\"/articles/Linux/Basic/scheduled-tasks\"},{\"text\":\"sed\",\"link\":\"/articles/Linux/Basic/sed\"},{\"text\":\"user-management\",\"link\":\"/articles/Linux/Basic/user-management\"},{\"text\":\"管道符、重定向与环境变量\",\"link\":\"/articles/Linux/Basic/管道符、重定向与环境变量\"}],\"collapsible\":true},{\"text\":\"Makefile\",\"collapsed\":false,\"items\":[{\"text\":\"Makefile Tutorial\",\"link\":\"/articles/Linux/Makefile/Makefile Tutorial\"},{\"text\":\"Makefile\",\"link\":\"/articles/Linux/Makefile/Makefile\"}],\"collapsible\":true},{\"text\":\"Operation\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Linux/Operation/index\"}],\"collapsible\":true},{\"text\":\"Socket\",\"collapsed\":false,\"items\":[{\"text\":\"communication-encapsulation\",\"link\":\"/articles/Linux/Socket/communication-encapsulation\"},{\"text\":\"index\",\"link\":\"/articles/Linux/Socket/index\"},{\"text\":\"server-concurrency\",\"link\":\"/articles/Linux/Socket/server-concurrency\"},{\"text\":\"tcp-packet-sticking\",\"link\":\"/articles/Linux/Socket/tcp-packet-sticking\"}],\"collapsible\":true},{\"text\":\"command\",\"link\":\"/articles/Linux/command\"},{\"text\":\"gcc-and-gdb\",\"link\":\"/articles/Linux/gcc-and-gdb\"},{\"text\":\"index\",\"link\":\"/articles/Linux/index\"},{\"text\":\"网络编程\",\"collapsed\":false,\"items\":[{\"text\":\"IO多路复用\",\"collapsed\":false},{\"text\":\"README\",\"link\":\"/articles/Linux/网络编程/README\"},{\"text\":\"进程和线程\",\"collapsed\":false}],\"collapsible\":true}],\"/articles/Other/\":[{\"text\":\"array-and-pointer\",\"link\":\"/articles/Other/array-and-pointer\"},{\"text\":\"gcc-warning\",\"link\":\"/articles/Other/gcc-warning\"},{\"text\":\"get-current-dir\",\"link\":\"/articles/Other/get-current-dir\"},{\"text\":\"index\",\"link\":\"/articles/Other/index\"},{\"text\":\"libssh2\",\"link\":\"/articles/Other/libssh2\"},{\"text\":\"linux-cpp\",\"link\":\"/articles/Other/linux-cpp\"},{\"text\":\"process\",\"link\":\"/articles/Other/process\"},{\"text\":\"semaphore\",\"link\":\"/articles/Other/semaphore\"},{\"text\":\"visual-studio\",\"link\":\"/articles/Other/visual-studio\"},{\"text\":\"vscode\",\"link\":\"/articles/Other/vscode\"},{\"text\":\"windows-file\",\"link\":\"/articles/Other/windows-file\"}],\"/articles/Tools/\":[{\"text\":\"CMake\",\"collapsed\":false,\"items\":[{\"text\":\"CMake\",\"link\":\"/articles/Tools/CMake/CMake\"},{\"text\":\"index\",\"link\":\"/articles/Tools/CMake/index\"}],\"collapsible\":true},{\"text\":\"Docker\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Tools/Docker/index\"}],\"collapsible\":true},{\"text\":\"EA\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Tools/EA/index\"}],\"collapsible\":true},{\"text\":\"Git\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Tools/Git/index\"}],\"collapsible\":true},{\"text\":\"Homebrew\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Tools/Homebrew/index\"}],\"collapsible\":true},{\"text\":\"Markdown\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Tools/Markdown/index\"}],\"collapsible\":true},{\"text\":\"Regex\",\"collapsed\":false,\"items\":[{\"text\":\"index\",\"link\":\"/articles/Tools/Regex/index\"}],\"collapsible\":true},{\"text\":\"UnitTest\",\"collapsed\":false,\"items\":[{\"text\":\"Coverage\",\"collapsed\":false},{\"text\":\"Gtest\",\"collapsed\":false},{\"text\":\"gbenchmark\",\"link\":\"/articles/Tools/UnitTest/gbenchmark\"}],\"collapsible\":true},{\"text\":\"VSCode\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Tools/VSCode/README\"},{\"text\":\"扩展开发\",\"collapsed\":false}],\"collapsible\":true},{\"text\":\"Vim\",\"collapsed\":false,\"items\":[{\"text\":\"README\",\"link\":\"/articles/Tools/Vim/README\"}],\"collapsible\":true},{\"text\":\"index\",\"link\":\"/articles/Tools/index\"}]},\"docFooter\":{\"prev\":\"Pagina prior\",\"next\":\"Proxima pagina\"},\"editLink\":{\"pattern\":\"https://github.com/qiuyeyijian/qiuyeyijian.github.io/edit/main/docs/:path\",\"text\":\"Edit this page on GitHub\"},\"footer\":{\"message\":\"Released under the MIT License.\",\"copyright\":\"Copyright © 2022 秋叶依剑\"}},\"locales\":{},\"scrollOffset\":90,\"cleanUrls\":false}")</script>
    
  </body>
</html>