# ğŸŒŸ RISC-V SoC Tapeout â€“ Week-2: Research Week on Baby Soc fundamentals and functional modelling using Icarus Verilog & GTKWave.

> A concise, professional, and repository-ready rewrite. Same technical content as your original â€” clarified, reorganized, and formatted for readability. Each line uses a small icon for quick scanning.

---

## ğŸ” Executive Summary

ğŸ¯ **Objective:** Validate the VSDBabySoC (PLL â†’ RVMYTH â†’ DAC) at the functional level using Icarus Verilog and GTKWave prior to synthesis.

ğŸ›  **Tools:** Icarus Verilog Â· GTKWave Â· SandPiperâ€‘SaaS Â· RISCâ€‘V

â± **Duration:** 1 week Â· **Difficulty:** Intermediate

---

## Part 1 â€” Theory: SoC Fundamentals & BabySoC (Complete)

> A focused theory module covering System-on-Chip fundamentals, component roles, VSDBabySoC overview (PLL, RVMYTH, DAC), and the rationale for functional modelling. Use this as the canonical â€œPart-1â€ theory text.

## ğŸ”· Executive Goal

ğŸ¯ Purpose: Explain what an SoC is, why it matters, and the theoretical foundations behind VSDBabySoC.

ğŸ“Œ Scope: SoC concepts, core components, interconnects, BabySoC component theory (PLL, RISC-V core, DAC), mixed-signal considerations, and the role of functional modelling.

---

## ğŸ§  What is a System-on-Chip (SoC)?

**ğŸ§© Definition:** An SoC integrates the major building blocks of a computing system (processor(s), memory, peripherals, and interconnect) onto a single semiconductor die.

**âš™ï¸ Goal:** Provide a compact, power-efficient, and high-performance platform tailored to an application domain (mobile, IoT, automotive, edge AI).

**â†”ï¸ Contrast to multi-chip systems:** Replaces multiple discrete ICs connected over PCB traces with on-die communication â€” lowering latency, saving area and energy.

---

## âš–ï¸ SoC Design Tradeoffs & Key Challenges

**ğŸ”‹ Power vs Performance:** Higher integration enables aggressive power optimization (clock/power gating) but complicates power-domain management.

**ğŸ§­ Complexity:** On-die heterogeneity (CPUs, accelerators, analog blocks) increases verification and timing challenges.

**ğŸ“ Area & Cost:** Integration reduces BOM and assembly cost but increases upfront design/verification investment.

**â± Timing closure:** Multiple clock domains and long cross-chip paths require careful timing analysis and synchronization.

**ğŸ›¡ Reliability & Testability:** On-chip faults need DFT (scan, BIST) and supply domain isolation.

---

## ğŸ§© Core SoC Components (Roles & Rationale)

ğŸ§  CPU (Processor): Executes instructions; coordinates peripherals; may be multi-core or microcontroller-class depending on use case.

ğŸ’¾ Memory: Volatile (RAM) for runtime data; non-volatile (Flash/ROM) for firmware; cache(s) to hide memory latency.

ğŸ”€ Interconnect / Bus Fabric: Connects masters (CPU, DMA, accelerators) to slaves (memory, peripherals). Examples: AXI/AHB/APB, Wishbone, TileLink, NoC.

ğŸ”Œ Peripherals / I/O: UART, SPI, IÂ²C, GPIO, ADC/DAC, USB, Ethernet â€” provide interfaces to the external world.

âš¡ Power Management Unit (PMU): Controls voltage regulation, domain switching, sleep/retention states.

ğŸ§© Specialized IP / Accelerators: Hardware blocks for compute-heavy tasks (crypto, AI, video) to boost throughput and efficiency.

ğŸ›  Verification & Test Infrastructure: Testbenches, assertions, DFT logic for manufacturing and functional verification.

---

## ğŸ” SoC Interconnects (Why they matter)

**ğŸ”¹ Function:** Provide coherent, high-bandwidth pathways for data and control between IPs.

**ğŸ”¹ Types & considerations:**

- **AMBA (AXI/AHB/APB):** Widely used, scales from high-performance (AXI) to lightweight (APB).

- **Wishbone / TileLink:** Simpler open standards suited for academic and open-source stacks.

- **NoC (Network on Chip):** Used for many-core systems for scalable throughput.

**ğŸ”¹ Design concerns:** arbitration, QoS, throughput, latency, and deadlock avoidance.

---

## ğŸ¼ VSDBabySoC â€” Block Overview

**ğŸ¯ Purpose:** A compact, educational SoC demonstrating core SoC ideas and a mixed-signal path: clocking (PLL) â†’ processing (RISC-V CPU) â†’ analog output (DAC).

**ğŸ”¹ Scope:** Small number of modules so learners can inspect end-to-end behavior (instruction flow â†’ digital values â†’ analog signal).

**ğŸ”¹ Learning benefits:** rapid simulation cycles, clear dataflow, and hands-on exposure to mixed-signal interactions.

<div align="center">

<img width="1024" height="1024" alt="BabySoC_block" src="https://github.com/user-attachments/assets/2256db26-22ca-4c4d-b0d7-60abdc5c8fa2" />

</div>

---

## âš¡ PLL (Phase-Locked Loop) â€” Theory

**ğŸ”¸ Role:** Produce a stable system clock from a reference clock; can multiply/divide frequency and provide phase alignment.

**ğŸ”¸ Signals:** clk_out (system clock), pll_locked (indicates stable lock).

**ğŸ”¸ Behaviour (abstracted in simulation):** After power/reset, PLL takes a finite lock time; pll_locked goes high once the output phase/frequency is stable.

**ğŸ”¸ Why model it?** Clock stability and lock latency affect reset release, synchronization, and system start-up sequencing.

---

## ğŸ§  RVMYTH (RISC-V Educational CPU) â€” Theory

ğŸ”¸ ISA: RISC-V (open, modular instruction set), often used in education due to simplicity & industry adoption.

ğŸ”¸ Implementation: Educational core may implement a minimal subset (RV32I) with a simple fetch-decode-execute pipeline.

ğŸ”¸ Key internal elements: program counter (PC), register file, ALU, instruction memory (ROM), data memory (RAM), control logic.

ğŸ”¸ Design language: TL-Verilog can be used for transaction-level clarity, then converted to synthesizable Verilog for simulation/synthesis.

ğŸ”¸ Outputs for BabySoC: CPU writes processed samples to a designated register (e.g., r17) which drives the DAC input.

---

## ğŸ› DAC (Digital-to-Analog Converter) â€” Theory

ğŸ”¸ Role: Convert a digital word (10-bit in BabySoC) into an analog voltage (staircase approximation).

ğŸ”¸ Resolution & range: 10 bits â†’ 1024 discrete levels; resolution sets minimum step size.

ğŸ”¸ Conversion methods (conceptual): resistor ladder, weighted DAC, or PWM+filter (implementation varies); simulations usually show ideal stair steps.

ğŸ”¸ Signals: dac_value[9:0] (digital input), dac_ready/dac_valid handshake (optional), OUT (analog output).

ğŸ”¸ Mixed-signal note: In RTL simulation the DAC is commonly modeled behaviorally â€” a register representing analog level â€” and visualized as an analog step waveform in GTKWave.

---

## ğŸ”„ System Operation (High-Level Flow)

**1ï¸âƒ£ Power on / reset â†’ 2ï¸âƒ£ PLL starts and eventually locks (pll_locked) â†’ 3ï¸âƒ£ Release/reset synchronizer allows CPU to start â†’ 4ï¸âƒ£ CPU fetches/executes instructions â†’ 5ï¸âƒ£ CPU writes digital samples to r17 â†’ 6ï¸âƒ£ DAC reads digital samples and updates OUT â†’ 7ï¸âƒ£ Analog device receives output.** 

**ğŸ§­ Start-up sequencing is critical:** PLL lock must be considered before allowing certain synchronous domains to begin.

## ğŸ”¬ Functional Modelling â€” Why It Matters

âœ… Early validation: Confirms functional correctness before synthesis and physical design.

âœ… Faster iteration: Fix design and protocol bugs in RTL â€” orders of magnitude cheaper than post-tapeout fixes.

âœ… Architectural exploration: Compare different microarchitectures or peripheral interfaces without costly synthesis runs.

âœ… Testbench-driven design: Encourages writing testcases that specify expected behavior (unit tests for hardware).

âœ… Waveform insight: Waveforms reveal dynamic behavior â€” timing relationships, data flow, bus usage, and protocol violations.

---

## ğŸ§¾ Verification Concepts (Theory)

**ğŸ”¹ Testbench:** Stimulus generator + DUT instantiation + monitors + checkers.

**ğŸ”¹ Assertions:** Formalize expected properties (e.g., if write then ack within N cycles).

**ğŸ”¹ Coverage:** Measure exercised code paths and transactions to ensure test completeness.

**ğŸ”¹ Regression:** Automate repeated runs to catch regressions when code changes.

**ğŸ”¹ Golden vectors:** Known good inputâ†’output traces for automated comparison.

---

ğŸ”— Mixed-Signal Considerations (Theory)

**ğŸ”¸ Domain boundaries:** Digital synchronous logic vs analog continuous signals require models and careful interfacing.

**ğŸ”¸ Clock domain crossing (CDC):** Use synchronizers/handshakes when data crosses clock domains (e.g., CPU clock vs peripheral clocks).

**ğŸ”¸ Analog modeling:** Simulated DAC outputs can be rendered as ideal steps; full analog accuracy requires SPICE or co-simulation if necessary.

**ğŸ”¸ Verification strategies:** Behavioral analog models for functional checks; full analog verification only for final mixed-signal sign-off.

## ğŸ¯ Learning Objectives (Part-1 Theory)

By the end of Part-1 learners should be able to:

âœ… Explain what an SoC is and how it differs from multi-chip systems.

âœ… Identify and describe core SoC components and their functions.

âœ… Describe the BabySoC architecture and the role of PLL, RISC-V CPU (RVMYTH), and the 10-bit DAC.

âœ… Explain why functional modelling is essential and list verification primitives (testbench, assertions, coverage).

âœ… Understand mixed-signal interfacing basics and the importance of startup sequencing (PLL lock, resets).

---

## Part-2: Stepâ€‘byâ€‘Step Practical Simulation 

### ğŸ§° Environment Preparation

- ğŸ“ `git clone https://github.com/manili/VSDBabySoC.git` â€” clone repository.

```bash
cd VLSI/
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/
```

- ğŸ `python3 -m venv sp_env && source sp_env/bin/activate` â€” optional Python environment.

```bash
sudo apt update
sudo apt install python3-venv python3-pip

python3 -m venv sp_env
source sp_env/bin/activate

pip install pyyaml click sandpiper-saas
```

<div align="center">

<img width="1024" height="1024" alt="cloning_git" src="https://github.com/user-attachments/assets/6bf438e3-b320-4549-8a09-1237467fded0" />

</div>

- ğŸ“¦ `pip install sandpiper-saas` â€” install tool for TLâ€‘Verilog conversion.

### ğŸ” Convert TLâ€‘Verilog â†’ Verilog

- ğŸ” `sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/`  
- ğŸ” **Note:** TLâ€‘Verilog provides abstractions; conversion produces synthesisâ€‘ready/verifiable Verilog.

<div align="center">

<img width="1024" height="1024" alt="tlv_to_v" src="https://github.com/user-attachments/assets/0322c51f-88e1-47a7-904b-3bbe690b819a" />

</div>

### ğŸ§ª Compile & Run Simulation

- ğŸ›  Create output directory: `mkdir -p output/pre_synth_sim`  
- âš™ï¸ Compile:  
```bash
iverilog -o /home/chittesh/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out   -DPRE_SYNTH_SIM -I /home/chittesh/VLSI/VSDBabySoC/src/include -I /home/chittesh/VLSI/VSDBabySoC/src/module /home/chittesh/VLSI/VSDBabySoC/src/module/testbench.v
```
- â–¶ï¸ Run and log: `cd output/pre_synth_sim && ./pre_synth_sim.out | tee simulation_log.txt`
```bash
cd output/pre_synth_sim
./pre_synth_sim.out
```

### ğŸ‘ï¸ Waveform Inspection

- ğŸ–¼ Open GTKWave: `gtkwave output/pre_synth_sim/pre_synth_sim.vcd`  
- ğŸ” Recommended signals: `clk`, `reset`, `pll_locked`, `RV_TO_DAC[9:0]`, `OUT`, `pc`, `insn`.
- ğŸ“ Use bus formatters (hex/dec) and annotate significant events in GTKWave.

### ğŸ” Testbench Best Practices (snippets)

- ğŸ’¾ **VCD dump:** `$dumpfile("pre_synth.vcd"); $dumpvars(0, tb);`  
- â± **Clock driver:** `always #5 clk = ~clk;` (adjust period as needed)  
- ğŸ”” **Event logging:** `if (cpu_writes_to_dac) $display("%0t: DAC <= %h", $time, cpu_dac_wdata);`

### Viewing Configuration

**Digital View Setup:**
- Add signals: CLK, reset, RV_TO_DAC[9:0], OUT
- Observe digital transitions

<div align="center">

<img width="1024" height="1024" alt="pre_synth_sim_out" src="https://github.com/user-attachments/assets/e38ce0ee-c367-4d6c-b37c-a2d3fbaa7ebc" />

</div>

**Analog View Setup:**
- Select OUT signal
- Right-click â†’ Data Format â†’ Analog â†’ Step
- Observe analog staircase pattern

<div align="center">

<img width="1024" height="1024" alt="pre_synth_sim_out" src="https://github.com/user-attachments/assets/e4f08201-5d52-446a-aef3-6b2a7cc6aeec" />

</div>

---

## ğŸ“Š Results & Signal Analysis

| Signal                | Description                 |
| --------------------- | --------------------------- |
| ğŸ•° **CLK**            | Stable clock post-PLL lock  |
| ğŸ” **reset**          | System initialization       |
| ğŸ§¾ **RV_TO_DAC[9:0]** | CPU output register data    |
| ğŸ“¶ **OUT**            | Analog DAC staircase output |

### âœ… Verification Checklist

- [ ] Clock is stable and periodic.  
- [ ] `pll_locked` asserted after expected lock delay.  
- [ ] Reset initializes CPU and peripherals correctly.  
- [ ] CPU program counter (`pc`) advances and instructions execute.  
- [ ] DAC receives writes and `OUT` updates accordingly.  
- [ ] No visible bus contention or unexpected stalls.

### ğŸ§­ Typical Observations

âœ” After PLL lock, CPU writes values to DAC.

âœ” DAC output forms analog staircase.

âš  If CPU stalls â†’ Check reset/PLL gating.

---

## ğŸ Conclusions

### ğŸ”§ Technical Skills Gained

ğŸ§© SoC architecture understanding  
ğŸ”€ Mixed-signal design basics  
âš™ï¸ RTL simulation workflow  
ğŸ“ˆ GTKWave waveform debugging  
ğŸ§° TL-Verilog â†’ Verilog flow  

---

### ğŸ’¡ Design Principles

â±ï¸ Clock domain management  
ğŸ§ª Importance of pre-synthesis verification  
ğŸ§¾ Testbench-driven hardware design  
ğŸš¨ Early bug detection saves cost

---

### âš™ï¸ Why Functional Modelling Matters

| Phase           | Bug Fix Cost |
| --------------- | ------------ |
| ğŸ§© Simulation   | Hours        |
| ğŸ­ Post-Silicon | ğŸ’¸ Millions  |

**Verification Benefits:**
- Validates design before synthesis
- Enables architectural exploration
- Provides system behavior insights
- Supports regression testing

---

ğŸš€ Next Steps

1ï¸âƒ£ RTL Synthesis â†’ Gate-level netlist
2ï¸âƒ£ Gate-Level Simulation
3ï¸âƒ£ Physical Design (Floorplan, P&R)
4ï¸âƒ£ STA (Timing Analysis)
5ï¸âƒ£ DRC/LVS Physical Verification

---

âœ… Week-2 Summary

| Task                  | Status |
| --------------------- | ------ |
| SoC Fundamentals      | âœ”      |
| Tool Setup            | âœ”      |
| TL-V to Verilog       | âœ”      |
| Functional Simulation | âœ”      |
| Waveform Analysis     | âœ”      |

> ğŸ… Achievement: Functional Modelling Expert unlocked.

---

## References & Resources

- ğŸ”— VSDBabySoC â€” https://github.com/manili/VSDBabySoC  
- ğŸ”— RISCâ€‘V Specification â€” https://riscv.org/  
- ğŸ”— TLâ€‘Verilog Guide â€” https://www.redwoodeda.com/  
- ğŸ”— Icarus Verilog â€” http://iverilog.icarus.com/  
- ğŸ”— GTKWave â€” http://gtkwave.sourceforge.net/

---

ğŸ‘‰ **Week-0 Repository Link:** https://github.com/CHITTESH-S/Week-0_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-1 Repository Link:** https://github.com/CHITTESH-S/Week-1_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-3 Repository Link:** https://github.com/CHITTESH-S/Week-3_RISC-V_SoC_TapeOut

ğŸ‘‰ **Main Repository Link:** https://github.com/CHITTESH-S/RISC-V_SoC_TapeOut_VSD

ğŸ‘¨â€ğŸ’» **Contributor:** Chittesh S

