;   TITLE   BMP.bsf - BMP Script File for Video BIOS
;==============================================================================
; Advance Graphics ROM BIOS
;------------------------------------------------------------------------------
; Copyright (c) Intel Corporation (2000 - 2015).
;
; INTEL MAKES NO WARRANTY OF ANY KIND REGARDING THE CODE. THIS CODE IS
; LICENSED ON AN "AS IS" BASIS AND INTEL WILL NOT PROVIDE ANY SUPPORT,
; ASSISTANCE, INSTALLATION, TRAINING OR OTHER SERVICES.
; INTEL DOES NOT PROVIDE ANY UPDATES, ENHANCEMENTS OR EXTENSIONS.
; INTEL SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY,
; NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY OTHER
; WARRANTY.
;
; Intel disclaims all liability, including liability for infringement of
; any proprietary rights, relating to use of the code. No license, express
; or implied, by estoppel or otherwise, to any intellectual property rights
; is granted herein.
;
; File Description:
;   This file is the script file use by the BMP utility which will allow
;   OEM's to edit data and select features on a binary file.
;
;------------------------------------------------------------------------------

;==============================================================================
; Header - Start of BMP Structure Definition
;------------------------------------------------------------------------------
StructDef

Find                                       "BIOS_DATA_BLOCK "

; The following block will determine the reference
; pointer for all table pointer variables.
Find_Ptr_Ref                               "BIOS_DATA_BLOCK" ; Reference to beginning of VB VBT data

$BDB_Ver                                   2 bytes     ; BIOS Data Block version number (decimal, e.g.201 = 02.01)
$BDB_Header_Size                           2 bytes     ; BIOS Data Block Header size
$BDB_Size                                  2 bytes     ; BIOS Data Block size

;==============================================================================
; Block 254 - Signon Strings and Other General Data
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

$Bmp_BIOS_Size                             2 bytes
$BIOS_Type                                 1 byte      ; BIOS Type:

$RelStage                                  1 byte      ; Release status

$Chipset                                   1 byte      ; = 25 - Skylake

SKIP                                       2 bits      ; Obsolete
$Integrated_EFP                            1 bit       ; Integrated EFP Support:
$eDP                                       1 bit       ; eDP:
SKIP                                       4 bits
ALIGN

SKIP                                       4 bytes     ; Skip build number string

$Signon                                    155 bytes   ; Signon string
$Copyright                                 61 bytes    ; Copyright string

; General Byte Definitions
$bmp_BIOS_CS                               2 bytes     ; BIOS code segment
$bmp_VBIOS_Post_Mode                       1 byte      ; Mode number to set during V BIOS POST
$bmp_BW_Percent                            1 byte      ; Set percentage of total memory BW
SKIP                                       1 byte      ; Pop-up Memory Size
$bmp_Resize_PCI_BIOS                       1 byte      ; BIOS size granularity in 0.5 KB
SKIP                                       1 byte      ; Is the CRT already switched to DDC2

; bmp_Allow_Config
$Allow_Boot_DVI                            1 bit       ; Allow boot DVI even not attach
$Allow_Aspect_Ratio                        1 bit       ; VBIOS aspect ratio for DOS
SKIP                                       6 bits

ALIGN

;==============================================================================
; Block 1 - General Bit Definitions
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

; bmp_Bits_1
SKIP                                       1 byte      ; Skip bmp_bits_1 completely.
ALIGN

; bmp_Bits_2
SKIP                                       6 bits
$bmp_Dynamic_CdClock_Supported             1 bit       ; Enable/Disable Dynamic CD Clock select
$Hotplug_Support_Enb                       1 bit       ; Hot Plug support in DOS
ALIGN

; bmp_Bits_3
SKIP                                       2 bits      ; Skip 2 bits
$180_Deg_Rotation_Enable                   1 bit       ; 180 degree rotation enable for LFP in GOP driver.
SKIP                                       5 bits      ; Skip remaining bits.
ALIGN

$bmp_Legacy_Monitor_Detect                 1 bit       ; Reserved/Obsolete
SKIP                                       7 bits
ALIGN

; Int_Displays_Support
SKIP                                       3 bits
$DP_SSC_Enb                                1 bit       ; DP SSC Enable bit
SKIP                                       1 bit       ; Obsolete/Reserved from BXT
$DP_SSC_Dongle_Enb                         1 bit       ; DP SSC dongle Enable/Disable
SKIP                                       2 bits      ; Reserved
ALIGN

;==============================================================================
; Block 253 - PRD Boot Algorithm Table
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

SKIP                                       1 byte      ; Displays attached field is relevant in VBIOS only
$ChildDevice1Primary                       1 byte      ; Primary
$ChildDevice1Secondary                     1 byte      ; Secondary
SKIP                                       1 byte
$ChildDevice2Primary                       1 byte
$ChildDevice2Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice3Primary                       1 byte
$ChildDevice3Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice4Primary                       1 byte
$ChildDevice4Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice5Primary                       1 byte
$ChildDevice5Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice6Primary                       1 byte
$ChildDevice6Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice7Primary                       1 byte
$ChildDevice7Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice8Primary                       1 byte
$ChildDevice8Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice9Primary                       1 byte
$ChildDevice9Secondary                     1 byte
SKIP                                       1 byte
$ChildDevice10Primary                      1 byte
$ChildDevice10Secondary                    1 byte
SKIP                                       1 byte
$ChildDevice11Primary                      1 byte
$ChildDevice11Secondary                    1 byte
SKIP                                       1 byte
$ChildDevice12Primary                      1 byte
$ChildDevice12Secondary                    1 byte
SKIP                                       1 byte
$ChildDevice13Primary                      1 byte
$ChildDevice13Secondary                    1 byte
SKIP                                       1 byte
$ChildDevice14Primary                      1 byte
$ChildDevice14Secondary                    1 byte
SKIP                                       1 byte
$ChildDevice15Primary                      1 byte
$ChildDevice15Secondary                    1 byte
SKIP                                       1 byte
$ChildDevice16Primary                      1 byte
$ChildDevice16Secondary                    1 byte

SKIP                                       2 bytes     ; No of entries

;==============================================================================
; Block 2 - General Data Definitions
;------------------------------------------------------------------------------

SKIP                                       3 bytes     ; Skip block ID and size

; bmp_DDC_GPIO_Pins
SKIP                                       1 byte      ; Obsolete: Was used for CRT DDC GMBUS pin pair

; bmp_DPMS_Bits
SKIP                                       1 byte      ; Skip bmp_dpms_bits completely.

; bmp_Boot_Dev_Bits
SKIP                                       2 bytes     ; Skip Boot display type

$size_ChildStruc                           1 byte

; LFP Child Structure
SKIP                                       2 bytes     ; Skip Device Handle
$LFP_Device_Class                          2 bytes     ; Device class
SKIP                                       6 bytes     ; Skip till Flags 0 field
SKIP                                       1 bit       ; Skip EDID less enable bit used for EFP's
$Int_LFP_Compression_Enable                1 bit       ; Compression enable bit
$Int_LFP_Compression_Method_Select         1 bit       ; Compression method select PPS/CPS
SKIP                                       5 bits      ; Skip remaining bits of Flags 0
ALIGN

$Int_LFP_Compression_Struct_Index          4 bits      ; Compression structure index in Block 55
SKIP                                       4 bits      ; Skip remaining bits
ALIGN

SKIP                                       4 bytes     ; Skip reserved_1 and add-in offset fields
$LFP_Port                                  1 byte      ; eDP port select
SKIP                                       6 bytes     ; Skip remaining Data structure
SKIP                                       1 bit
$LFP_Lane_Reversal                         1 bit       ; Port Reversal
SKIP                                       1 bit       ; LSPCON bit skipped for LFP
$LFP_IBoost_Enable                         1 bit       ; IBoost enable/disable for LFP.
$HPD1_Inversion_Enable                     1 bit       ; HPD inversion bit
SKIP                                       3 bits      ; Reserved
SKIP                                       1 byte
$Int_LFP_AUX_Channel                       1 byte      ; eDP AUX channel
SKIP                                       11 bytes    ; Skip remaining Data structure
$Int_LFP_Dp_Boost_Magnitude                4 bits      ; eDP IBoost magnitude level
SKIP                                       4 bits      ; Skip HDMI IBoost magnitude level field for LFP struct

; Internal EFP (HDMI/DP) Data structure
; Device 1
SKIP                                       2 bytes     ; Skip Device Handle
$Int_EFP1_Type                             2 bytes     ; Device type
SKIP                                       1 byte      ; I2C Speed
$Int_EFP1_OnBoard_Pre_emphasis             3 bits      ; Set DisplayPort pre-emphasis level for onboard Redriver
$Int_EFP1_OnBoard_Voltage_swing            3 bits      ; Set DisplayPort voltage swing level for onboard Redriver
$Int_EFP1_OnBoard_Redriver_Present         1 bit       ; Set if onboard Redriver is present
SKIP                                       1 bit       ; Reserved
ALIGN
$Int_EFP1_Dock_Pre_emphasis                3 bits      ; Set DisplayPort Redriver pre-emphasis level for dock Redriver
$Int_EFP1_Dock_Voltage_swing               3 bits      ; Set DisplayPort Redriver voltage swing level for dock Redriver
$Int_EFP1_Dock_Redriver_Present            1 bit       ; Set if dock Redriver is present
SKIP                                       1 bit       ; Reserved
ALIGN
$Int_EFP1_HDMI_LS_Type                     5 bits      ; HDMI Level shifter configuration
SKIP                                       3 bits      ; Reserved
ALIGN
SKIP                                       2 bytes     ; Skip EDIDless DTD offset
$EFP1_EDIDless_en                          1 bit       ; EDIDless enable bit
$EFP1_Compression_Enable                   1 bit       ; Compression enable bit
$EFP1_Compression_Method_Select            1 bit       ; Compression method select PPS/CPS
SKIP                                       5 bits      ; Skip remaining bits
ALIGN
$EFP1_Compression_Struct_Index             4 bits      ; Compression structure index in Block 55
SKIP                                       4 bits      ; Reserved bits
ALIGN
SKIP                                       2 bytes     ; Skip Reserved_1
SKIP                                       2 bytes     ; skip Addin module table offset
$Int_EFP1_Port                             1 byte      ; EFP1 port
SKIP                                       2 bytes     ; Skip I2C bus and slave address
$Int_EFP1_DDC_Pin                          1 byte      ; EFP1 DDC Pin
SKIP                                       3 bytes     ; Skip Timing info pointer and DVO Config
$Int_EFP1_Port_Dockable                    1 bit       ; HDMI/DP Docked Port
$EFP1_Lane_Reversal                        1 bit       ; Port Reversal
$LSPcon1_Options                           1 bit       ; Hdmi2.0 supported options
$Int_EFP1_IBoost_Enable                    1 bit       ; IBoost enable/disable bit
$HPD2_Inversion_Enable                     1 bit       ; HPD inversion bit
SKIP                                       3 bits      ; Reserved
ALIGN
SKIP                                       1 byte      ; Obsolete: Was used for EFP compatibility field
$Int_EFP1_AUX_Channel                      1 byte      ; DP AUX channel
SKIP                                       1 byte      ; Obsolete: Was used for Dongle Detect
SKIP                                       6 bytes     ; Skip to end of child structure
$EFP1_USB_C_DongleFeature_Enabled          1 bit       ; USB type C dongle feature enabled
SKIP                                       7 bits      ; Reserved
SKIP                                       3 bytes     ; GPIO resource ID and GPIO number
$Int_EFP1_Dp_Boost_Magnitude               4 bits      ; DP IBoost magnitude level
$Int_EFP1_Hdmi_Boost_Magnitude             4 bits      ; HDMI IBoost magnitude level

; Device 2
SKIP                                       2 bytes     ; Skip Device Handle
$Int_EFP2_Type                             2 bytes     ; Device type
SKIP                                       1 byte      ; I2C Speed
$Int_EFP2_OnBoard_Pre_emphasis             3 bits      ; Set DisplayPort pre-emphasis level for onboard Redriver
$Int_EFP2_OnBoard_Voltage_swing            3 bits      ; Set DisplayPort voltage swing level for onboard Redriver
$Int_EFP2_OnBoard_Redriver_Present         1 bit       ; Set if onboard Redriver is present
SKIP                                       1 bit       ; Reserved
ALIGN
$Int_EFP2_Dock_Pre_emphasis                3 bits      ; Set DisplayPort Redriver pre-emphasis level for dock Redriver
$Int_EFP2_Dock_Voltage_swing               3 bits      ; Set DisplayPort Redriver voltage swing level for dock Redriver
$Int_EFP2_Dock_Redriver_Present            1 bit       ; Set if dock Redriver is present
SKIP                                       1 bit       ; Reserved
ALIGN
$Int_EFP2_HDMI_LS_Type                     5 bits      ; HDMI Level shifter configuration
SKIP                                       3 bits      ; Reserved
ALIGN
SKIP                                       2 bytes     ; Skip EDIDless DTD offset
$EFP2_EDIDless_en                          1 bit       ; EDIDless enable bit
$EFP2_Compression_Enable                   1 bit       ; Compression enable bit
$EFP2_Compression_Method_Select            1 bit       ; Compression method select PPS/CPS
SKIP                                       5 bits      ; Skip remaining bits
ALIGN
$EFP2_Compression_Struct_Index             4 bits      ; Compression structure index in Block 55
SKIP                                       4 bits      ; Reserved bits
ALIGN
SKIP                                       2 bytes     ; Skip Reserved_1
SKIP                                       2 bytes     ; skip add-in module table offset
$Int_EFP2_Port                             1 byte      ; EFP1 port
SKIP                                       2 bytes     ; Skip I2C bus and slave address
$Int_EFP2_DDC_Pin                          1 byte      ; EFP1 DDC Pin
SKIP                                       3 bytes     ; Timing info pointer and DVO Config
$Int_EFP2_Port_Dockable                    1 bit       ; HDMI/DP Docked Port
$EFP2_Lane_Reversal                        1 bit       ; Port Reversal
$LSPcon2_Options                           1 bit       ; Hdmi2.0 support options
$Int_EFP2_IBoost_Enable                    1 bit       ; IBoost enable/disable bit
$HPD3_Inversion_Enable                     1 bit       ; HPD inversion bit
SKIP                                       3 bits      ; Reserved
ALIGN
SKIP                                       1 byte      ; Obsolete: Was used for EFP compatibility field
$Int_EFP2_AUX_Channel                      1 byte      ; DP AUX channel
SKIP                                       1 byte      ; Obsolete: Was used for Dongle Detect
SKIP                                       6 bytes     ; Skip to end of child structure
$EFP2_USB_C_DongleFeature_Enabled          1 bit       ; USB type C dongle feature enabled
SKIP                                       7 bits      ; Reserved
SKIP                                       3 bytes     ; GPIO resource ID and GPIO number
$Int_EFP2_Dp_Boost_Magnitude               4 bits      ; DP IBoost magnitude level
$Int_EFP2_Hdmi_Boost_Magnitude             4 bits      ; HDMI IBoost magnitude level

SKIP                                       38 bytes    ; Skip device data structure
SKIP                                       38 bytes    ; Skip device data structure
SKIP                                       38 bytes    ; Skip device data structure
SKIP                                       38 bytes    ; Skip device data structure
SKIP                                       38 bytes    ; Skip device data structure

;==============================================================================
; Block 3 - Original Display Toggle List
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

$bmp_Display_Detect                        1 byte      ; Obsolete

;==============================================================================
; Block 252 - Hook Defintions
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

SKIP                                       18 bytes    ; Skip 18 SBIOS hooks.

; BMP - Pointer tables
$Dev_Boot_Table_Ptr                        2 bytes     ; Start at BMP Boot table
$Dev_Boot_Table_Size                       2 bytes
$Dev_Boot_Table, $Dev_Boot_Table_Ptr, $Dev_Boot_Table_Size, Offset 0 byte

$Dev_Removed_Table_Ptr                     2 bytes     ; Start at Display Configurations Removal table
$Dev_Removed_Table_Size                    2 bytes
$Dev_Removed_Table, $Dev_Removed_Table_Ptr, $Dev_Removed_Table_Size, Offset 0 byte

$MMIO_Boot_Table_Ptr                       2 bytes     ; Start at BMP Boot table
$MMIO_Boot_Table_Size                      2 bytes
$MMIO_Boot_Table, $MMIO_Boot_Table_Ptr, $MMIO_Boot_Table_Size, Offset 0 byte

$SWF_IO_Table_Ptr                          2 bytes     ; Start of IO SWF Table
$SWF_IO_Table_Size                         2 bytes
$SWF_IO_Table, $SWF_IO_Table_Ptr, $SWF_IO_Table_Size, Offset 3 bytes

$SWF_MMIO_Table_Ptr                        2 bytes     ; Start of MMIO SWF Table
$SWF_MMIO_Table_Size                       2 bytes
$SWF_MMIO_Table, $SWF_MMIO_Table_Ptr, $SWF_MMIO_Table_Size, Offset 3 bytes

$Mode_Rem_Table_Ptr                        2 bytes     ; Start at Mode Removal table
$Mode_Rem_Table_Size                       2 bytes
$Mode_Rem_Table, $Mode_Rem_Table_Ptr, $Mode_Rem_Table_Size, Offset 0 byte

$Toggle_List1_Ptr                          2 bytes     ; Start at BMP Boot table
$Toggle_List1_Size                         2 bytes
$Toggle_List1, $Toggle_List1_Ptr, $Toggle_List1_Size, Offset 0 byte

$Toggle_List2_Ptr                          2 bytes     ; Start at BMP Boot table
$Toggle_List2_Size                         2 bytes
$Toggle_List2, $Toggle_List2_Ptr, $Toggle_List2_Size, Offset 0 byte

$Toggle_List3_Ptr                          2 bytes     ; Start at BMP Boot table
$Toggle_List3_Size                         2 bytes
$Toggle_List3, $Toggle_List3_Ptr, $Toggle_List3_Size, Offset 0 byte

$Toggle_List4_Ptr                          2 bytes     ; Start at BMP Boot table
$Toggle_List4_Size                         2 bytes
$Toggle_List4, $Toggle_List4_Ptr, $Toggle_List4_Size, Offset 0 byte

$eDP_Pwr_Seq_01_Ptr                        2 bytes
$eDP_Pwr_Seq_01_Size                       2 bytes
$eDP_Pwr_Seq_01, $eDP_Pwr_Seq_01_Ptr, $eDP_Pwr_Seq_01_Size, Offset 0 bytes
$eDP_Pwr_Seq_02_Ptr                        2 bytes
$eDP_Pwr_Seq_02_Size                       2 bytes
$eDP_Pwr_Seq_02, $eDP_Pwr_Seq_02_Ptr, $eDP_Pwr_Seq_02_Size, Offset 0 bytes
$eDP_Pwr_Seq_03_Ptr                        2 bytes
$eDP_Pwr_Seq_03_Size                       2 bytes
$eDP_Pwr_Seq_03, $eDP_Pwr_Seq_03_Ptr, $eDP_Pwr_Seq_03_Size, Offset 0 bytes
$eDP_Pwr_Seq_04_Ptr                        2 bytes
$eDP_Pwr_Seq_04_Size                       2 bytes
$eDP_Pwr_Seq_04, $eDP_Pwr_Seq_04_Ptr, $eDP_Pwr_Seq_04_Size, Offset 0 bytes
$eDP_Pwr_Seq_05_Ptr                        2 bytes
$eDP_Pwr_Seq_05_Size                       2 bytes
$eDP_Pwr_Seq_05, $eDP_Pwr_Seq_05_Ptr, $eDP_Pwr_Seq_05_Size, Offset 0 bytes
$eDP_Pwr_Seq_06_Ptr                        2 bytes
$eDP_Pwr_Seq_06_Size                       2 bytes
$eDP_Pwr_Seq_06, $eDP_Pwr_Seq_06_Ptr, $eDP_Pwr_Seq_06_Size, Offset 0 bytes
$eDP_Pwr_Seq_07_Ptr                        2 bytes
$eDP_Pwr_Seq_07_Size                       2 bytes
$eDP_Pwr_Seq_07, $eDP_Pwr_Seq_07_Ptr, $eDP_Pwr_Seq_07_Size, Offset 0 bytes
$eDP_Pwr_Seq_08_Ptr                        2 bytes
$eDP_Pwr_Seq_08_Size                       2 bytes
$eDP_Pwr_Seq_08, $eDP_Pwr_Seq_08_Ptr, $eDP_Pwr_Seq_08_Size, Offset 0 bytes
$eDP_Pwr_Seq_09_Ptr                        2 bytes
$eDP_Pwr_Seq_09_Size                       2 bytes
$eDP_Pwr_Seq_09, $eDP_Pwr_Seq_09_Ptr, $eDP_Pwr_Seq_09_Size, Offset 0 bytes
$eDP_Pwr_Seq_10_Ptr                        2 bytes
$eDP_Pwr_Seq_10_Size                       2 bytes
$eDP_Pwr_Seq_10, $eDP_Pwr_Seq_10_Ptr, $eDP_Pwr_Seq_10_Size, Offset 0 bytes
$eDP_Pwr_Seq_11_Ptr                        2 bytes
$eDP_Pwr_Seq_11_Size                       2 bytes
$eDP_Pwr_Seq_11, $eDP_Pwr_Seq_11_Ptr, $eDP_Pwr_Seq_11_Size, Offset 0 bytes
$eDP_Pwr_Seq_12_Ptr                        2 bytes
$eDP_Pwr_Seq_12_Size                       2 bytes
$eDP_Pwr_Seq_12, $eDP_Pwr_Seq_12_Ptr, $eDP_Pwr_Seq_12_Size, Offset 0 bytes
$eDP_Pwr_Seq_13_Ptr                        2 bytes
$eDP_Pwr_Seq_13_Size                       2 bytes
$eDP_Pwr_Seq_13, $eDP_Pwr_Seq_13_Ptr, $eDP_Pwr_Seq_13_Size, Offset 0 bytes
$eDP_Pwr_Seq_14_Ptr                        2 bytes
$eDP_Pwr_Seq_14_Size                       2 bytes
$eDP_Pwr_Seq_14, $eDP_Pwr_Seq_14_Ptr, $eDP_Pwr_Seq_14_Size, Offset 0 bytes
$eDP_Pwr_Seq_15_Ptr                        2 bytes
$eDP_Pwr_Seq_15_Size                       2 bytes
$eDP_Pwr_Seq_15, $eDP_Pwr_Seq_15_Ptr, $eDP_Pwr_Seq_15_Size, Offset 0 bytes
$eDP_Pwr_Seq_16_Ptr                        2 bytes
$eDP_Pwr_Seq_16_Size                       2 bytes
$eDP_Pwr_Seq_16, $eDP_Pwr_Seq_16_Ptr, $eDP_Pwr_Seq_16_Size, Offset 0 bytes

;==============================================================================
; Block 6 - Extended MMIO Register tables
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size
SKIP                                       117 bytes   ; Skip data

;==============================================================================
; Block 7 - IO Software flag register table for initialization
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size
SKIP                                       7 bytes     ; Skip data

;==============================================================================
; Block 8 - MMIO Software flag register table for initialization
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size
SKIP                                       61 bytes    ; Skip data

;==============================================================================
; Block 9 - PSR/SRD feature control block
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

; Panel #01
$PSR_FullLink_Enable_01                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_01                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_01                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_01                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_01                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_01                    2 bytes     ; TP2/TP3 wake up time in multiples of 100
ALIGN

; Panel #02
$PSR_FullLink_Enable_02                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_02                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_02                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_02                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_02                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_02                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #03
$PSR_FullLink_Enable_03                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_03                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_03                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_03                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_03                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_03                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #04
$PSR_FullLink_Enable_04                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_04                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_04                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_04                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_04                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_04                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #05
$PSR_FullLink_Enable_05                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_05                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_05                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_05                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_05                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_05                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #06
$PSR_FullLink_Enable_06                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_06                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_06                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_06                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_06                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_06                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #07
$PSR_FullLink_Enable_07                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_07                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_07                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_07                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_07                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_07                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #08
$PSR_FullLink_Enable_08                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_08                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_08                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_08                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_08                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_08                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #09
$PSR_FullLink_Enable_09                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_09                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_09                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_09                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_09                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_09                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #10
$PSR_FullLink_Enable_10                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_10                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_10                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_10                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit
ALIGN

$PSR_TP1_WaitTime_10                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_10                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #11
$PSR_FullLink_Enable_11                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_11                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_11                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_11                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_11                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_11                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #12
$PSR_FullLink_Enable_12                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_12                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_12                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_12                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_12                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_12                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #13
$PSR_FullLink_Enable_13                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_13                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_13                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_13                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_13                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_13                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #14
$PSR_FullLink_Enable_14                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_14                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_14                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_14                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_14                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_14                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #15
$PSR_FullLink_Enable_15                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_15                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_15                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_15                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_15                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_15                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

; Panel #16
$PSR_FullLink_Enable_16                    1 bit       ; Full link disable
$PSR_Require_AUX2Wakeup_16                 1 bit       ; Require AUX to wake up
SKIP                                       6 bits      ; Reserved
ALIGN

$PSR_IdleFrames2Wait_16                    4 bits      ; Idle frames to wait for PSR enable
$PSR_Lines2Wait_B4LinkS3_16                3 bits      ; Lines to wait before link standby
SKIP                                       1 bit       ; Reserved
ALIGN

$PSR_TP1_WaitTime_16                       2 bytes     ; TP1 wake up time in multiples of 100
$PSR_TP_2_3_WaitTime_16                    2 bytes     ; TP2/TP3 wake up time in multiples of 100

;==============================================================================
; Block 10 - Modes Removal Table.
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size
SKIP                                       203 bytes   ; Skip data

;==============================================================================
; Block 12 - Driver default boot display
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

SKIP                                       1 bit
SKIP                                       1 bit
$Allow_FDOS_Disp_Switch                    1 bit       ; Obsolete
$Hot_Plug_DVO                              1 bit
SKIP                                       1 bit
$Drv_Int15_hook                            1 bit
$DVD_Sprite_Clone                          1 bit       ; Obsolete
$Use_110h_for_LFP                          1 bit
ALIGN

$Driver_Boot_Mode_X                        2 bytes     ; Obsolete
$Driver_Boot_Mode_Y                        2 bytes     ; Obsolete
$Driver_Boot_Mode_BPP                      1 byte      ; Obsolete
$Driver_Boot_Mode_RR                       1 byte      ; Obsolete

; bmp_Ext_Driver_Bits_1
$Enable_LFP_Primary                        1 bit       ; Obsolete
$GTF_Mode_Pruning                          1 bit       ; Obsolete
SKIP                                       4 bits
$Sprite_Display_Assign                     1 bit       ; Sprite Display Assignment for when Overlay is Active in Clone Mode
$CUI_Maintain_Aspect                       1 bit       ; Display "Maintain Aspect Ratio" via CUI
$Preserve_Aspect_Ratio                     1 bit       ; Preserve Aspect Ratio
$SDVO_Device_Power_Down                    1 bit       ; Obsolete
SKIP                                       1 bit       ; Obsolete: Was used for CRT hot plug
$LVDS_Config                               2 bits      ; LVDS configuration
SKIP                                       1 bit       ; Hot plug TV enable/disable
SKIP                                       2 bits      ; Integrated HDMI Configuration
ALIGN

; bmp_Driver_Flags_1
$CUIHotK_Static_Display                    1 bit
$Embedded_Platform                         1 bit
SKIP                                       6 bits
ALIGN

$Legacy_Monitor_Max_X                      2 bytes
$Legacy_Monitor_Max_Y                      2 bytes
$Legacy_Monitor_Max_RR                     1 bytes

; bmp_Ext2_Driver_Bits
$Enable_Int_Src_Term                       1 bit       ; Enable Internal Source Termination for HDMI
SKIP                                       7 bits      ; Reserved
ALIGN

$VBT_Customization_Version                 1 byte      ; Customization VBT version number

; bmp_Driver_Feature_Flags
$PM_RMPM_Enable                            1 bit       ; Intel® Rapid Memory Power Management (RMPM) Enable/Disable Flag.
$PM_S2DDT_Enable                           1 bit       ; Intel® Smart 2D Display Technology (S2DDT) Enable/Disable Flag.
$PM_DPST_Enable                            1 bit       ; Intel® Display Power Saving Technology (DPST) Enable/Disable Flag.
$PM_BLC_Enable                             1 bit       ; Backlight Control (BLC) Enable/Disable Flag.
$PM_ADB_Enable                             1 bit       ; Intel® Automatic Display Brightness (ADB) Enable/Disable Flag.
$PM_DRRS_Enable                            1 bit       ; Intel® Display Refresh Rate Switching (DRRS) Enable/Disable Flag.
$PM_RS_Enable                              1 bit       ; Graphics Render Standby (RS) Enable/Disable Flag.
$PM_GPMT_Enable                            1 bit       ; Obsolete
$PM_Turbo_Enable                           1 bit       ; Intel Turbo Boost Technology Enable/Disable Flag.
$Panel_Self_Refresh                        1 bit       ; Panel Self refresh feature (PSR)
$Inter_Pixel_Storage                       1 bit       ; Hidden feature.
$Dynamic_FPS_Enable                        1 bit       ; Dynamic Frames per second(DFPS) feature Enable/Disable Flag.
$DMRRS                                     1 bit       ; Dynamic media refresh rate enable/disable
$ADT                                       1 bit       ; Assertive display technology enable/disable
SKIP                                       1 bit       ; Reserved
$PC_Fields_Enable                          1 bit       ; PC Feature field's validity Flag.
ALIGN

;==============================================================================
; Block 13 - Driver Persistence Algorithm
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

SKIP                                       3 bytes     ; Skip block data since it is obsolete.

;==============================================================================
; Block 17 - Test Feature
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

SKIP                                       8 bytes     ; Skip block data

;==============================================================================
; Block 18 - Driver Rotation Configuration
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

$Rot_Enable                                1 bit       ; Rotation Enable bit
SKIP                                       7 bits
SKIP                                       11 bytes    ; Reserved

;==============================================================================
; Block 20 - OEM Customizable Modes
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip ID

SKIP                                       2 bytes     ; Table Row/Size Data

$OEM_Mode_Flags1                           1 byte
$OEM_Display_Flags1                        1 byte
$OEM_Mode_X1                               2 bytes
$OEM_Mode_Y1                               2 bytes
$OEM_Mode_Color1                           1 byte
$OEM_Mode_RRate1                           1 byte
$OEM_Mode_DTD1                             18 bytes

$OEM_Mode_Flags2                           1 byte
$OEM_Display_Flags2                        1 byte
$OEM_Mode_X2                               2 bytes
$OEM_Mode_Y2                               2 bytes
$OEM_Mode_Color2                           1 byte
$OEM_Mode_RRate2                           1 byte
$OEM_Mode_DTD2                             18 bytes

$OEM_Mode_Flags3                           1 byte
$OEM_Display_Flags3                        1 byte
$OEM_Mode_X3                               2 bytes
$OEM_Mode_Y3                               2 bytes
$OEM_Mode_Color3                           1 byte
$OEM_Mode_RRate3                           1 byte
$OEM_Mode_DTD3                             18 bytes

$OEM_Mode_Flags4                           1 byte
$OEM_Display_Flags4                        1 byte
$OEM_Mode_X4                               2 bytes
$OEM_Mode_Y4                               2 bytes
$OEM_Mode_Color4                           1 byte
$OEM_Mode_RRate4                           1 byte
$OEM_Mode_DTD4                             18 bytes

$OEM_Mode_Flags5                           1 byte
$OEM_Display_Flags5                        1 byte
$OEM_Mode_X5                               2 bytes
$OEM_Mode_Y5                               2 bytes
$OEM_Mode_Color5                           1 byte
$OEM_Mode_RRate5                           1 byte
$OEM_Mode_DTD5                             18 bytes

$OEM_Mode_Flags6                           1 byte
$OEM_Display_Flags6                        1 byte
$OEM_Mode_X6                               2 bytes
$OEM_Mode_Y6                               2 bytes
$OEM_Mode_Color6                           1 byte
$OEM_Mode_RRate6                           1 byte
$OEM_Mode_DTD6                             18 bytes

;==============================================================================
; Block 26 - TV features
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip ID and size

$Under_Over_Scan_Via_YPrPb                 2 bits      ; Obsolete
SKIP                                       10 bits
$Under_Over_Scan_Via_DVI                   2 bits      ; Obsolete
$Add_Overscan_Mode                         1 bit       ; Obsolete
$D_Connector                               1 bit       ; Obsolete
ALIGN

;==============================================================================
; Block 27 - eDP Power Sequencing
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

; Panel #01 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_01                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_01         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_01       2 bytes
$eDP_DataOff_To_PowerOff_Delay_01          2 bytes
$eDP_PowerCycle_Delay_01                   2 bytes

; Panel #02 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_02                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_02         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_02       2 bytes
$eDP_DataOff_To_PowerOff_Delay_02          2 bytes
$eDP_PowerCycle_Delay_02                   2 bytes

; Panel #03 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_03                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_03         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_03       2 bytes
$eDP_DataOff_To_PowerOff_Delay_03          2 bytes
$eDP_PowerCycle_Delay_03                   2 bytes

; Panel #04 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_04                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_04         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_04       2 bytes
$eDP_DataOff_To_PowerOff_Delay_04          2 bytes
$eDP_PowerCycle_Delay_04                   2 bytes

; Panel #05 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_05                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_05         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_05       2 bytes
$eDP_DataOff_To_PowerOff_Delay_05          2 bytes
$eDP_PowerCycle_Delay_05                   2 bytes

; Panel #06 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_06                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_06         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_06       2 bytes
$eDP_DataOff_To_PowerOff_Delay_06          2 bytes
$eDP_PowerCycle_Delay_06                   2 bytes

; Panel #07 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_07                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_07         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_07       2 bytes
$eDP_DataOff_To_PowerOff_Delay_07          2 bytes
$eDP_PowerCycle_Delay_07                   2 bytes

; Panel #08 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_08                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_08         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_08       2 bytes
$eDP_DataOff_To_PowerOff_Delay_08          2 bytes
$eDP_PowerCycle_Delay_08                   2 bytes

; Panel #09 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_09                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_09         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_09       2 bytes
$eDP_DataOff_To_PowerOff_Delay_09          2 bytes
$eDP_PowerCycle_Delay_09                   2 bytes

; Panel #10 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_10                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_10         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_10       2 bytes
$eDP_DataOff_To_PowerOff_Delay_10          2 bytes
$eDP_PowerCycle_Delay_10                   2 bytes

; Panel #11 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_11                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_11         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_11       2 bytes
$eDP_DataOff_To_PowerOff_Delay_11          2 bytes
$eDP_PowerCycle_Delay_11                   2 bytes

; Panel #12 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_12                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_12         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_12       2 bytes
$eDP_DataOff_To_PowerOff_Delay_12          2 bytes
$eDP_PowerCycle_Delay_12                   2 bytes

; Panel #13 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_13                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_13         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_13       2 bytes
$eDP_DataOff_To_PowerOff_Delay_13          2 bytes
$eDP_PowerCycle_Delay_13                   2 bytes

; Panel #14 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_14                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_14         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_14       2 bytes
$eDP_DataOff_To_PowerOff_Delay_14          2 bytes
$eDP_PowerCycle_Delay_14                   2 bytes

; Panel #15 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_15                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_15         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_15       2 bytes
$eDP_DataOff_To_PowerOff_Delay_15          2 bytes
$eDP_PowerCycle_Delay_15                   2 bytes

; Panel #16 Power Sequencing
$eDP_Vcc_To_Hpd_Delay_16                   2 bytes
$eDP_DataOn_To_BkltEnable_Delay_16         2 bytes
$eDP_BkltDisable_To_DataOff_Delay_16       2 bytes
$eDP_DataOff_To_PowerOff_Delay_16          2 bytes
$eDP_PowerCycle_Delay_16                   2 bytes

$eDP_Panel_Color_Depth_01                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_02                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_03                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_04                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_05                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_06                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_07                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_08                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_09                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_10                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_11                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_12                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_13                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_14                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_15                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp
$eDP_Panel_Color_Depth_16                  2 bits      ; 00 = 18bpp, 01 = 24bpp, 10 = 30bpp

$eDP_Link_DataRate_01                      4 bits      ; Panel #01 Link Data Rate
$eDP_Link_LaneCount_01                     4 bits      ; Panel #01 Link Lane Count
$eDP_Link_PreEmp_01                        4 bits      ; Panel #01 Link Pre-emphasis
$eDP_Link_Vswing_01                        4 bits      ; Panel #01 Link Voltage Swing

$eDP_Link_DataRate_02                      4 bits      ; Panel #02 Link Data Rate
$eDP_Link_LaneCount_02                     4 bits      ; Panel #02 Link Lane Count
$eDP_Link_PreEmp_02                        4 bits      ; Panel #02 Link Pre-emphasis
$eDP_Link_Vswing_02                        4 bits      ; Panel #02 Link Voltage Swing

$eDP_Link_DataRate_03                      4 bits      ; Panel #03 Link Data Rate
$eDP_Link_LaneCount_03                     4 bits      ; Panel #03 Link Lane Count
$eDP_Link_PreEmp_03                        4 bits      ; Panel #03 Link Pre-emphasis
$eDP_Link_Vswing_03                        4 bits      ; Panel #03 Link Voltage Swing

$eDP_Link_DataRate_04                      4 bits      ; Panel #04 Link Data Rate
$eDP_Link_LaneCount_04                     4 bits      ; Panel #04 Link Lane Count
$eDP_Link_PreEmp_04                        4 bits      ; Panel #04 Link Pre-emphasis
$eDP_Link_Vswing_04                        4 bits      ; Panel #04 Link Voltage Swing

$eDP_Link_DataRate_05                      4 bits      ; Panel #05 Link Data Rate
$eDP_Link_LaneCount_05                     4 bits      ; Panel #05 Link Lane Count
$eDP_Link_PreEmp_05                        4 bits      ; Panel #05 Link Pre-emphasis
$eDP_Link_Vswing_05                        4 bits      ; Panel #05 Link Voltage Swing

$eDP_Link_DataRate_06                      4 bits      ; Panel #06 Link Data Rate
$eDP_Link_LaneCount_06                     4 bits      ; Panel #06 Link Lane Count
$eDP_Link_PreEmp_06                        4 bits      ; Panel #06 Link Pre-emphasis
$eDP_Link_Vswing_06                        4 bits      ; Panel #06 Link Voltage Swing

$eDP_Link_DataRate_07                      4 bits      ; Panel #07 Link Data Rate
$eDP_Link_LaneCount_07                     4 bits      ; Panel #07 Link Lane Count
$eDP_Link_PreEmp_07                        4 bits      ; Panel #07 Link Pre-emphasis
$eDP_Link_Vswing_07                        4 bits      ; Panel #07 Link Voltage Swing

$eDP_Link_DataRate_08                      4 bits      ; Panel #08 Link Data Rate
$eDP_Link_LaneCount_08                     4 bits      ; Panel #08 Link Lane Count
$eDP_Link_PreEmp_08                        4 bits      ; Panel #08 Link Pre-emphasis
$eDP_Link_Vswing_08                        4 bits      ; Panel #08 Link Voltage Swing

$eDP_Link_DataRate_09                      4 bits      ; Panel #09 Link Data Rate
$eDP_Link_LaneCount_09                     4 bits      ; Panel #09 Link Lane Count
$eDP_Link_PreEmp_09                        4 bits      ; Panel #09 Link Pre-emphasis
$eDP_Link_Vswing_09                        4 bits      ; Panel #09 Link Voltage Swing

$eDP_Link_DataRate_10                      4 bits      ; Panel #10 Link Data Rate
$eDP_Link_LaneCount_10                     4 bits      ; Panel #10 Link Lane Count
$eDP_Link_PreEmp_10                        4 bits      ; Panel #10 Link Pre-emphasis
$eDP_Link_Vswing_10                        4 bits      ; Panel #10 Link Voltage Swing

$eDP_Link_DataRate_11                      4 bits      ; Panel #11 Link Data Rate
$eDP_Link_LaneCount_11                     4 bits      ; Panel #11 Link Lane Count
$eDP_Link_PreEmp_11                        4 bits      ; Panel #11 Link Pre-emphasis
$eDP_Link_Vswing_11                        4 bits      ; Panel #11 Link Voltage Swing

$eDP_Link_DataRate_12                      4 bits      ; Panel #12 Link Data Rate
$eDP_Link_LaneCount_12                     4 bits      ; Panel #12 Link Lane Count
$eDP_Link_PreEmp_12                        4 bits      ; Panel #12 Link Pre-emphasis
$eDP_Link_Vswing_12                        4 bits      ; Panel #12 Link Voltage Swing

$eDP_Link_DataRate_13                      4 bits      ; Panel #13 Link Data Rate
$eDP_Link_LaneCount_13                     4 bits      ; Panel #13 Link Lane Count
$eDP_Link_PreEmp_13                        4 bits      ; Panel #13 Link Pre-emphasis
$eDP_Link_Vswing_13                        4 bits      ; Panel #13 Link Voltage Swing

$eDP_Link_DataRate_14                      4 bits      ; Panel #14 Link Data Rate
$eDP_Link_LaneCount_14                     4 bits      ; Panel #14 Link Lane Count
$eDP_Link_PreEmp_14                        4 bits      ; Panel #14 Link Pre-emphasis
$eDP_Link_Vswing_14                        4 bits      ; Panel #14 Link Voltage Swing

$eDP_Link_DataRate_15                      4 bits      ; Panel #15 Link Data Rate
$eDP_Link_LaneCount_15                     4 bits      ; Panel #15 Link Lane Count
$eDP_Link_PreEmp_15                        4 bits      ; Panel #15 Link Pre-emphasis
$eDP_Link_Vswing_15                        4 bits      ; Panel #15 Link Voltage Swing

$eDP_Link_DataRate_16                      4 bits      ; Panel #16 Link Data Rate
$eDP_Link_LaneCount_16                     4 bits      ; Panel #16 Link Lane Count
$eDP_Link_PreEmp_16                        4 bits      ; Panel #16 Link Pre-emphasis
$eDP_Link_Vswing_16                        4 bits      ; Panel #16 Link Voltage Swing

SKIP                                       4 bytes     ; Obsolete: Was used for DRRS MSA Delay.

SKIP                                       2 bytes     ; Obsolete: S3D enable disable VBT bit for 16 panels.

$eDP_T3_Optimization_01                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #01
$eDP_T3_Optimization_02                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #02
$eDP_T3_Optimization_03                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #03
$eDP_T3_Optimization_04                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #04
$eDP_T3_Optimization_05                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #05
$eDP_T3_Optimization_06                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #06
$eDP_T3_Optimization_07                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #07
$eDP_T3_Optimization_08                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #08
$eDP_T3_Optimization_09                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #09
$eDP_T3_Optimization_10                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #10
$eDP_T3_Optimization_11                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #11
$eDP_T3_Optimization_12                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #12
$eDP_T3_Optimization_13                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #13
$eDP_T3_Optimization_14                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #14
$eDP_T3_Optimization_15                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #15
$eDP_T3_Optimization_16                    1 bit       ; eDP T3 Optimization enable disabled VBT bit panel #16

$eDP_VswingPreEmph_1                       4 bits      ; eDp selects Vswing Preemph table for panel #01
$eDP_VswingPreEmph_2                       4 bits      ; eDp selects Vswing Preemph table for panel #02
$eDP_VswingPreEmph_3                       4 bits      ; eDp selects Vswing Preemph table for panel #03
$eDP_VswingPreEmph_4                       4 bits      ; eDp selects Vswing Preemph table for panel #04
$eDP_VswingPreEmph_5                       4 bits      ; eDp selects Vswing Preemph table for panel #05
$eDP_VswingPreEmph_6                       4 bits      ; eDp selects Vswing Preemph table for panel #06
$eDP_VswingPreEmph_7                       4 bits      ; eDp selects Vswing Preemph table for panel #07
$eDP_VswingPreEmph_8                       4 bits      ; eDp selects Vswing Preemph table for panel #08
$eDP_VswingPreEmph_9                       4 bits      ; eDp selects Vswing Preemph table for panel #09
$eDP_VswingPreEmph_10                      4 bits      ; eDp selects Vswing Preemph table for panel #10
$eDP_VswingPreEmph_11                      4 bits      ; eDp selects Vswing Preemph table for panel #11
$eDP_VswingPreEmph_12                      4 bits      ; eDp selects Vswing Preemph table for panel #12
$eDP_VswingPreEmph_13                      4 bits      ; eDp selects Vswing Preemph table for panel #13
$eDP_VswingPreEmph_14                      4 bits      ; eDp selects Vswing Preemph table for panel #14
$eDP_VswingPreEmph_15                      4 bits      ; eDp selects Vswing Preemph table for panel #15
$eDP_VswingPreEmph_16                      4 bits      ; eDp selects Vswing Preemph table for panel #16

$eDP_Fast_Link_Training_Supported_01       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #01
$eDP_Fast_Link_Training_Supported_02       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #02
$eDP_Fast_Link_Training_Supported_03       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #03
$eDP_Fast_Link_Training_Supported_04       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #04
$eDP_Fast_Link_Training_Supported_05       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #05
$eDP_Fast_Link_Training_Supported_06       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #06
$eDP_Fast_Link_Training_Supported_07       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #07
$eDP_Fast_Link_Training_Supported_08       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #08
$eDP_Fast_Link_Training_Supported_09       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #09
$eDP_Fast_Link_Training_Supported_10       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #10
$eDP_Fast_Link_Training_Supported_11       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #11
$eDP_Fast_Link_Training_Supported_12       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #12
$eDP_Fast_Link_Training_Supported_13       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #13
$eDP_Fast_Link_Training_Supported_14       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #14
$eDP_Fast_Link_Training_Supported_15       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #15
$eDP_Fast_Link_Training_Supported_16       1 bit       ; eDP Fast Link Training enable disable VBT bit panel #16

SKIP                                       2 bytes     ; Skip Enable Power State at DPCD 600h

$eDP_PwmOn_To_Bklt_Enable_Delay_01         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #01
$eDP_Bklt_Disable_To_PwmOff_Delay_01       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #01

$eDP_PwmOn_To_Bklt_Enable_Delay_02         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #02
$eDP_Bklt_Disable_To_PwmOff_Delay_02       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #02

$eDP_PwmOn_To_Bklt_Enable_Delay_03         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #03
$eDP_Bklt_Disable_To_PwmOff_Delay_03       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #03

$eDP_PwmOn_To_Bklt_Enable_Delay_04         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #04
$eDP_Bklt_Disable_To_PwmOff_Delay_04       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #04

$eDP_PwmOn_To_Bklt_Enable_Delay_05         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #05
$eDP_Bklt_Disable_To_PwmOff_Delay_05       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #05

$eDP_PwmOn_To_Bklt_Enable_Delay_06         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #06
$eDP_Bklt_Disable_To_PwmOff_Delay_06       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #06

$eDP_PwmOn_To_Bklt_Enable_Delay_07         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #07
$eDP_Bklt_Disable_To_PwmOff_Delay_07       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #07

$eDP_PwmOn_To_Bklt_Enable_Delay_08         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #08
$eDP_Bklt_Disable_To_PwmOff_Delay_08       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #08

$eDP_PwmOn_To_Bklt_Enable_Delay_09         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #09
$eDP_Bklt_Disable_To_PwmOff_Delay_09       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #09

$eDP_PwmOn_To_Bklt_Enable_Delay_10         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #10
$eDP_Bklt_Disable_To_PwmOff_Delay_10       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #10

$eDP_PwmOn_To_Bklt_Enable_Delay_11         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #11
$eDP_Bklt_Disable_To_PwmOff_Delay_11       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #11

$eDP_PwmOn_To_Bklt_Enable_Delay_12         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #12
$eDP_Bklt_Disable_To_PwmOff_Delay_12       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #12

$eDP_PwmOn_To_Bklt_Enable_Delay_13         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #13
$eDP_Bklt_Disable_To_PwmOff_Delay_13       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #13

$eDP_PwmOn_To_Bklt_Enable_Delay_14         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #14
$eDP_Bklt_Disable_To_PwmOff_Delay_14       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #14

$eDP_PwmOn_To_Bklt_Enable_Delay_15         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #15
$eDP_Bklt_Disable_To_PwmOff_Delay_15       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #15

$eDP_PwmOn_To_Bklt_Enable_Delay_16         2 bytes     ; Delay from Pwm On to Backlight Enable for Panel #16
$eDP_Bklt_Disable_To_PwmOff_Delay_16       2 bytes     ; Delay from Backlight Disable to Pwm Off for Panel #16

$eDP_Full_Link_Training_Params_Enable_01   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #01
$eDP_Full_Link_Training_Params_Enable_02   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #02
$eDP_Full_Link_Training_Params_Enable_03   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #03
$eDP_Full_Link_Training_Params_Enable_04   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #04
$eDP_Full_Link_Training_Params_Enable_05   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #05
$eDP_Full_Link_Training_Params_Enable_06   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #06
$eDP_Full_Link_Training_Params_Enable_07   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #07
$eDP_Full_Link_Training_Params_Enable_08   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #08
$eDP_Full_Link_Training_Params_Enable_09   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #09
$eDP_Full_Link_Training_Params_Enable_10   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #10
$eDP_Full_Link_Training_Params_Enable_11   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #11
$eDP_Full_Link_Training_Params_Enable_12   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #12
$eDP_Full_Link_Training_Params_Enable_13   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #13
$eDP_Full_Link_Training_Params_Enable_14   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #14
$eDP_Full_Link_Training_Params_Enable_15   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #15
$eDP_Full_Link_Training_Params_Enable_16   1 bit       ; eDP Full Link Training initial parameters in VBT enable bit panel #16

$eDP_Full_Link_Train_PreEmp_01             4 bits      ; Panel #01 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_01             4 bits      ; Panel #01 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_02             4 bits      ; Panel #02 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_02             4 bits      ; Panel #02 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_03             4 bits      ; Panel #03 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_03             4 bits      ; Panel #03 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_04             4 bits      ; Panel #04 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_04             4 bits      ; Panel #04 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_05             4 bits      ; Panel #05 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_05             4 bits      ; Panel #05 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_06             4 bits      ; Panel #06 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_06             4 bits      ; Panel #06 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_07             4 bits      ; Panel #07 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_07             4 bits      ; Panel #07 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_08             4 bits      ; Panel #08 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_08             4 bits      ; Panel #08 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_09             4 bits      ; Panel #09 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_09             4 bits      ; Panel #09 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_10             4 bits      ; Panel #10 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_10             4 bits      ; Panel #10 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_11             4 bits      ; Panel #11 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_11             4 bits      ; Panel #11 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_12             4 bits      ; Panel #12 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_12             4 bits      ; Panel #12 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_13             4 bits      ; Panel #13 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_13             4 bits      ; Panel #13 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_14             4 bits      ; Panel #14 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_14             4 bits      ; Panel #14 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_15             4 bits      ; Panel #15 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_15             4 bits      ; Panel #15 Full link training initial Voltage Swing

$eDP_Full_Link_Train_PreEmp_16             4 bits      ; Panel #16 Full link training initial Pre-emphasis
$eDP_Full_Link_Train_Vswing_16             4 bits      ; Panel #16 Full link training initial Voltage Swing

;==============================================================================
; Block 28 - EDID-less EFP support - Panel data
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size
$EFP1_DTD                                  18 bytes    ; DTD for Device 1 DP/HDMI/DVI panel
$EFP2_DTD                                  18 bytes    ; DTD for Device 2 DP/HDMI/DVI panel
SKIP                                       18 bytes    ; Skip DTD for Device 3 DP/HDMI/DVI panel
SKIP                                       18 bytes    ; Skip DTD for Device 4 DP/HDMI/DVI panel

;==============================================================================
; Block 31 - VBIOS/Driver Toggle list for BXT
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size
SKIP                                       92 bytes    ; Skip Toggle lists
ALIGN

;==============================================================================
; Block 32 - Display Removal Configurations for BXT
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size
SKIP                                       2 bytes     ; Table Row/Size Data
SKIP                                       30 bytes    ; Skip Removed displays table

;==============================================================================
; Block 40 - Start of LVDS BMP Structure Definition
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

$bmp_Panel_type                            1 byte      ; Flat panel type
SKIP                                       1 byte      ; Obsoleted
SKIP                                       6 bits      ; Skip bits 0:5 of bmp_LVDS_Capabilities
$bmp_Panel_EDID                            1 bit       ; LVDS panel EDID enable/disable bit
SKIP                                       1 bit       ; Skip bit 7 of bmp_LVDS_Capabilities
SKIP                                       1 byte      ; Skip bits 8:15 of bmp_LVDS_Capabilities

; INT_LVDS_Panel_Channel_Bits
SKIP                                       4 bytes     ; Obsolete: Was used for LVDS panel channel type.

; LVDS Spread Spectrum Clock
; Enable/Disable SSC
$Enable_SSC01                              1 bit       ; Panel #01, 0=No, 1=Yes
$Enable_SSC02                              1 bit       ; Panel #02, 0=No, 1=Yes
$Enable_SSC03                              1 bit       ; Panel #03, 0=No, 1=Yes
$Enable_SSC04                              1 bit       ; Panel #04, 0=No, 1=Yes
$Enable_SSC05                              1 bit       ; Panel #05, 0=No, 1=Yes
$Enable_SSC06                              1 bit       ; Panel #06, 0=No, 1=Yes
$Enable_SSC07                              1 bit       ; Panel #07, 0=No, 1=Yes
$Enable_SSC08                              1 bit       ; Panel #08, 0=No, 1=Yes
$Enable_SSC09                              1 bit       ; Panel #09, 0=No, 1=Yes
$Enable_SSC10                              1 bit       ; Panel #10, 0=No 1=Yes
$Enable_SSC11                              1 bit       ; Panel #11, 0=No, 1=Yes
$Enable_SSC12                              1 bit       ; Panel #12, 0=No, 1=Yes
$Enable_SSC13                              1 bit       ; Panel #13, 0=No, 1=Yes
$Enable_SSC14                              1 bit       ; Panel #14, 0=No, 1=Yes
$Enable_SSC15                              1 bit       ; Panel #15, 0=No, 1=Yes
$Enable_SSC16                              1 bit       ; Panel #16, 0=No, 1=Yes

SKIP                                       2 bytes     ; Obsolete: Was used for SSC frequency for LVDS.

SKIP                                       2 bytes     ; Obsolete: Was used for Disable SSC in DDT mode.

SKIP                                       2 bytes     ; Obsolete: Was used for panel color depth for LVDS panels.

$DPS_Panel_Type_01                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_02                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_03                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_04                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_05                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_06                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_07                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_08                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_09                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_10                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_11                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_12                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_13                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_14                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_15                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless
$DPS_Panel_Type_16                         2 bits      ; 00 = Static DRRS, 01 = Redundant, 10 = Seamless

$Blt_Control_01                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_02                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_03                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_04                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_05                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_06                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_07                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_08                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_09                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_10                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_11                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_12                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_13                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_14                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_15                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight
$Blt_Control_16                            2 bits      ; 00 = Default, 01 = CCFL backlight, 10 = LED backlight

;==============================================================================
; Block 41 - Flat Panel Data Tables Pointers
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; SKIP block ID and size
SKIP                                       1 byte      ; Skip entries number byte

$LVDS_Tbl_Ptr_01                           2 bytes
$LVDS_Tbl_Size_01                          1 byte
$LVDS_Tbl_01, $LVDS_Tbl_Ptr_01, $LVDS_Tbl_Size_01, Offset 4 bytes
$DVO_Tbl_Ptr_01                            2 bytes
$DVO_Tbl_Size_01                           1 byte
$DVO_Tbl_01, $DVO_Tbl_Ptr_01, $DVO_Tbl_Size_01, Offset 0 byte
$LVDS_PnP_ID_Ptr_01                        2 bytes
$LVDS_PnP_ID_Size_01                       1 byte
$LVDS_PnP_ID_01, $LVDS_PnP_ID_Ptr_01, $LVDS_PnP_ID_Size_01, Offset 0 byte

$LVDS_Tbl_Ptr_02                           2 bytes
$LVDS_Tbl_Size_02                          1 byte
$LVDS_Tbl_02, $LVDS_Tbl_Ptr_02, $LVDS_Tbl_Size_02, Offset 4 bytes
$DVO_Tbl_Ptr_02                            2 bytes
$DVO_Tbl_Size_02                           1 byte
$DVO_Tbl_02, $DVO_Tbl_Ptr_02, $DVO_Tbl_Size_02, Offset 0 byte
$LVDS_PnP_ID_Ptr_02                        2 bytes
$LVDS_PnP_ID_Size_02                       1 byte
$LVDS_PnP_ID_02, $LVDS_PnP_ID_Ptr_02, $LVDS_PnP_ID_Size_02, Offset 0 byte

$LVDS_Tbl_Ptr_03                           2 bytes
$LVDS_Tbl_Size_03                          1 byte
$LVDS_Tbl_03, $LVDS_Tbl_Ptr_03, $LVDS_Tbl_Size_03, Offset 4 bytes
$DVO_Tbl_Ptr_03                            2 bytes
$DVO_Tbl_Size_03                           1 byte
$DVO_Tbl_03, $DVO_Tbl_Ptr_03, $DVO_Tbl_Size_03, Offset 0 byte
$LVDS_PnP_ID_Ptr_03                        2 bytes
$LVDS_PnP_ID_Size_03                       1 byte
$LVDS_PnP_ID_03, $LVDS_PnP_ID_Ptr_03, $LVDS_PnP_ID_Size_03, Offset 0 byte

$LVDS_Tbl_Ptr_04                           2 bytes
$LVDS_Tbl_Size_04                          1 byte
$LVDS_Tbl_04, $LVDS_Tbl_Ptr_04, $LVDS_Tbl_Size_04, Offset 4 bytes
$DVO_Tbl_Ptr_04                            2 bytes
$DVO_Tbl_Size_04                           1 byte
$DVO_Tbl_04, $DVO_Tbl_Ptr_04, $DVO_Tbl_Size_04, Offset 0 byte
$LVDS_PnP_ID_Ptr_04                        2 bytes
$LVDS_PnP_ID_Size_04                       1 byte
$LVDS_PnP_ID_04, $LVDS_PnP_ID_Ptr_04, $LVDS_PnP_ID_Size_04, Offset 0 byte

$LVDS_Tbl_Ptr_05                           2 bytes
$LVDS_Tbl_Size_05                          1 byte
$LVDS_Tbl_05, $LVDS_Tbl_Ptr_05, $LVDS_Tbl_Size_05, Offset 4 bytes
$DVO_Tbl_Ptr_05                            2 bytes
$DVO_Tbl_Size_05                           1 byte
$DVO_Tbl_05, $DVO_Tbl_Ptr_05, $DVO_Tbl_Size_05, Offset 0 byte
$LVDS_PnP_ID_Ptr_05                        2 bytes
$LVDS_PnP_ID_Size_05                       1 byte
$LVDS_PnP_ID_05, $LVDS_PnP_ID_Ptr_05, $LVDS_PnP_ID_Size_05, Offset 0 byte

$LVDS_Tbl_Ptr_06                           2 bytes
$LVDS_Tbl_Size_06                          1 byte
$LVDS_Tbl_06, $LVDS_Tbl_Ptr_06, $LVDS_Tbl_Size_06, Offset 4 bytes
$DVO_Tbl_Ptr_06                            2 bytes
$DVO_Tbl_Size_06                           1 byte
$DVO_Tbl_06, $DVO_Tbl_Ptr_06, $DVO_Tbl_Size_06, Offset 0 byte
$LVDS_PnP_ID_Ptr_06                        2 bytes
$LVDS_PnP_ID_Size_06                       1 byte
$LVDS_PnP_ID_06, $LVDS_PnP_ID_Ptr_06, $LVDS_PnP_ID_Size_06, Offset 0 byte

$LVDS_Tbl_Ptr_07                           2 bytes
$LVDS_Tbl_Size_07                          1 byte
$LVDS_Tbl_07, $LVDS_Tbl_Ptr_07, $LVDS_Tbl_Size_07, Offset 4 bytes
$DVO_Tbl_Ptr_07                            2 bytes
$DVO_Tbl_Size_07                           1 byte
$DVO_Tbl_07, $DVO_Tbl_Ptr_07, $DVO_Tbl_Size_07, Offset 0 byte
$LVDS_PnP_ID_Ptr_07                        2 bytes
$LVDS_PnP_ID_Size_07                       1 byte
$LVDS_PnP_ID_07, $LVDS_PnP_ID_Ptr_07, $LVDS_PnP_ID_Size_07, Offset 0 byte

$LVDS_Tbl_Ptr_08                           2 bytes
$LVDS_Tbl_Size_08                          1 byte
$LVDS_Tbl_08, $LVDS_Tbl_Ptr_08, $LVDS_Tbl_Size_08, Offset 4 bytes
$DVO_Tbl_Ptr_08                            2 bytes
$DVO_Tbl_Size_08                           1 byte
$DVO_Tbl_08, $DVO_Tbl_Ptr_08, $DVO_Tbl_Size_08, Offset 0 byte
$LVDS_PnP_ID_Ptr_08                        2 bytes
$LVDS_PnP_ID_Size_08                       1 byte
$LVDS_PnP_ID_08, $LVDS_PnP_ID_Ptr_08, $LVDS_PnP_ID_Size_08, Offset 0 byte

$LVDS_Tbl_Ptr_09                           2 bytes
$LVDS_Tbl_Size_09                          1 byte
$LVDS_Tbl_09, $LVDS_Tbl_Ptr_09, $LVDS_Tbl_Size_09, Offset 4 bytes
$DVO_Tbl_Ptr_09                            2 bytes
$DVO_Tbl_Size_09                           1 byte
$DVO_Tbl_09, $DVO_Tbl_Ptr_09, $DVO_Tbl_Size_09, Offset 0 byte
$LVDS_PnP_ID_Ptr_09                        2 bytes
$LVDS_PnP_ID_Size_09                       1 byte
$LVDS_PnP_ID_09, $LVDS_PnP_ID_Ptr_09, $LVDS_PnP_ID_Size_09, Offset 0 byte

$LVDS_Tbl_Ptr_10                           2 bytes
$LVDS_Tbl_Size_10                          1 byte
$LVDS_Tbl_10, $LVDS_Tbl_Ptr_10, $LVDS_Tbl_Size_10, Offset 4 bytes
$DVO_Tbl_Ptr_10                            2 bytes
$DVO_Tbl_Size_10                           1 byte
$DVO_Tbl_10, $DVO_Tbl_Ptr_10, $DVO_Tbl_Size_10, Offset 0 byte
$LVDS_PnP_ID_Ptr_10                        2 bytes
$LVDS_PnP_ID_Size_10                       1 byte
$LVDS_PnP_ID_10, $LVDS_PnP_ID_Ptr_10, $LVDS_PnP_ID_Size_10, Offset 0 byte

$LVDS_Tbl_Ptr_11                           2 bytes
$LVDS_Tbl_Size_11                          1 byte
$LVDS_Tbl_11, $LVDS_Tbl_Ptr_11, $LVDS_Tbl_Size_11, Offset 4 bytes
$DVO_Tbl_Ptr_11                            2 bytes
$DVO_Tbl_Size_11                           1 byte
$DVO_Tbl_11, $DVO_Tbl_Ptr_11, $DVO_Tbl_Size_11, Offset 0 byte
$LVDS_PnP_ID_Ptr_11                        2 bytes
$LVDS_PnP_ID_Size_11                       1 byte
$LVDS_PnP_ID_11, $LVDS_PnP_ID_Ptr_11, $LVDS_PnP_ID_Size_11, Offset 0 byte

$LVDS_Tbl_Ptr_12                           2 bytes
$LVDS_Tbl_Size_12                          1 byte
$LVDS_Tbl_12, $LVDS_Tbl_Ptr_12, $LVDS_Tbl_Size_12, Offset 4 bytes
$DVO_Tbl_Ptr_12                            2 bytes
$DVO_Tbl_Size_12                           1 byte
$DVO_Tbl_12, $DVO_Tbl_Ptr_12, $DVO_Tbl_Size_12, Offset 0 byte
$LVDS_PnP_ID_Ptr_12                        2 bytes
$LVDS_PnP_ID_Size_12                       1 byte
$LVDS_PnP_ID_12, $LVDS_PnP_ID_Ptr_12, $LVDS_PnP_ID_Size_12, Offset 0 byte

$LVDS_Tbl_Ptr_13                           2 bytes
$LVDS_Tbl_Size_13                          1 byte
$LVDS_Tbl_13, $LVDS_Tbl_Ptr_13, $LVDS_Tbl_Size_13, Offset 4 bytes
$DVO_Tbl_Ptr_13                            2 bytes
$DVO_Tbl_Size_13                           1 byte
$DVO_Tbl_13, $DVO_Tbl_Ptr_13, $DVO_Tbl_Size_13, Offset 0 byte
$LVDS_PnP_ID_Ptr_13                        2 bytes
$LVDS_PnP_ID_Size_13                       1 byte
$LVDS_PnP_ID_13, $LVDS_PnP_ID_Ptr_13, $LVDS_PnP_ID_Size_13, Offset 0 byte

$LVDS_Tbl_Ptr_14                           2 bytes
$LVDS_Tbl_Size_14                          1 byte
$LVDS_Tbl_14, $LVDS_Tbl_Ptr_14, $LVDS_Tbl_Size_14, Offset 4 bytes
$DVO_Tbl_Ptr_14                            2 bytes
$DVO_Tbl_Size_14                           1 byte
$DVO_Tbl_14, $DVO_Tbl_Ptr_14, $DVO_Tbl_Size_14, Offset 0 byte
$LVDS_PnP_ID_Ptr_14                        2 bytes
$LVDS_PnP_ID_Size_14                       1 byte
$LVDS_PnP_ID_14, $LVDS_PnP_ID_Ptr_14, $LVDS_PnP_ID_Size_14, Offset 0 byte

$LVDS_Tbl_Ptr_15                           2 bytes
$LVDS_Tbl_Size_15                          1 byte
$LVDS_Tbl_15, $LVDS_Tbl_Ptr_15, $LVDS_Tbl_Size_15, Offset 4 bytes
$DVO_Tbl_Ptr_15                            2 bytes
$DVO_Tbl_Size_15                           1 byte
$DVO_Tbl_15, $DVO_Tbl_Ptr_15, $DVO_Tbl_Size_15, Offset 0 byte
$LVDS_PnP_ID_Ptr_15                        2 bytes
$LVDS_PnP_ID_Size_15                       1 byte
$LVDS_PnP_ID_15, $LVDS_PnP_ID_Ptr_15, $LVDS_PnP_ID_Size_15, Offset 0 byte

$LVDS_Tbl_Ptr_16                           2 bytes
$LVDS_Tbl_Size_16                          1 byte
$LVDS_Tbl_16, $LVDS_Tbl_Ptr_16, $LVDS_Tbl_Size_16, Offset 4 bytes
$DVO_Tbl_Ptr_16                            2 bytes
$DVO_Tbl_Size_16                           1 byte
$DVO_Tbl_16, $DVO_Tbl_Ptr_16, $DVO_Tbl_Size_16, Offset 0 byte
$LVDS_PnP_ID_Ptr_16                        2 bytes
$LVDS_PnP_ID_Size_16                       1 byte
$LVDS_PnP_ID_16, $LVDS_PnP_ID_Ptr_16, $LVDS_PnP_ID_Size_16, Offset 0 byte

$LVDS_Name_Ptr                             2 bytes
$LVDS_Name_Sz                              1 byte      ; Skip LFP_PanelName offset and panel name length

;==============================================================================
; Block 42 - Flat Panel Data Tables
;------------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip block ID and size

; Flat Panel #01
$Panel_Width_01                            2 bytes     ; Panel Width
$Panel_Height_01                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #02
$Panel_Width_02                            2 bytes     ; Panel Width
$Panel_Height_02                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #03
$Panel_Width_03                            2 bytes     ; Panel Width
$Panel_Height_03                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #04
$Panel_Width_04                            2 bytes     ; Panel Width
$Panel_Height_04                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #05
$Panel_Width_05                            2 bytes     ; Panel Width
$Panel_Height_05                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #06
$Panel_Width_06                            2 bytes     ; Panel Width
$Panel_Height_06                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #07

$Panel_Width_07                            2 bytes     ; Panel Width
$Panel_Height_07                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #08

$Panel_Width_08                            2 bytes     ; Panel Width
$Panel_Height_08                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #09
$Panel_Width_09                            2 bytes     ; Panel Width
$Panel_Height_09                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #10
$Panel_Width_10                            2 bytes     ; Panel Width
$Panel_Height_10                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #11
$Panel_Width_11                            2 bytes     ; Panel Width
$Panel_Height_11                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #12
$Panel_Width_12                            2 bytes     ; Panel Width
$Panel_Height_12                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #13
$Panel_Width_13                            2 bytes     ; Panel Width
$Panel_Height_13                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #14
$Panel_Width_14                            2 bytes     ; Panel Width
$Panel_Height_14                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #15
$Panel_Width_15                            2 bytes     ; Panel Width
$Panel_Height_15                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

; Flat Panel #16
$Panel_Width_16                            2 bytes     ; Panel Width
$Panel_Height_16                           2 bytes     ; Panel Height

SKIP                                       34 bytes    ; Skip remaining size of FP Data structure.
SKIP                                       18 bytes    ; DTD
SKIP                                       10 bytes    ; PnP ID

$Panel_Name_01                             13 bytes    ; LFP Panel Name
$Panel_Name_02                             13 bytes    ; LFP Panel Name
$Panel_Name_03                             13 bytes    ; LFP Panel Name
$Panel_Name_04                             13 bytes    ; LFP Panel Name
$Panel_Name_05                             13 bytes    ; LFP Panel Name
$Panel_Name_06                             13 bytes    ; LFP Panel Name
$Panel_Name_07                             13 bytes    ; LFP Panel Name
$Panel_Name_08                             13 bytes    ; LFP Panel Name
$Panel_Name_09                             13 bytes    ; LFP Panel Name
$Panel_Name_10                             13 bytes    ; LFP Panel Name
$Panel_Name_11                             13 bytes    ; LFP Panel Name
$Panel_Name_12                             13 bytes    ; LFP Panel Name
$Panel_Name_13                             13 bytes    ; LFP Panel Name
$Panel_Name_14                             13 bytes    ; LFP Panel Name
$Panel_Name_15                             13 bytes    ; LFP Panel Name
$Panel_Name_16                             13 bytes    ; LFP Panel Name

$Enable_Scaling_01                         1 bit       ; Scaling Enable bit for Panel #01
$Enable_Scaling_02                         1 bit       ; Scaling Enable bit for Panel #02
$Enable_Scaling_03                         1 bit       ; Scaling Enable bit for Panel #03
$Enable_Scaling_04                         1 bit       ; Scaling Enable bit for Panel #04
$Enable_Scaling_05                         1 bit       ; Scaling Enable bit for Panel #05
$Enable_Scaling_06                         1 bit       ; Scaling Enable bit for Panel #06
$Enable_Scaling_07                         1 bit       ; Scaling Enable bit for Panel #07
$Enable_Scaling_08                         1 bit       ; Scaling Enable bit for Panel #08
$Enable_Scaling_09                         1 bit       ; Scaling Enable bit for Panel #09
$Enable_Scaling_10                         1 bit       ; Scaling Enable bit for Panel #10
$Enable_Scaling_11                         1 bit       ; Scaling Enable bit for Panel #11
$Enable_Scaling_12                         1 bit       ; Scaling Enable bit for Panel #12
$Enable_Scaling_13                         1 bit       ; Scaling Enable bit for Panel #13
$Enable_Scaling_14                         1 bit       ; Scaling Enable bit for Panel #14
$Enable_Scaling_15                         1 bit       ; Scaling Enable bit for Panel #15
$Enable_Scaling_16                         1 bit       ; Scaling Enable bit for Panel #16

$Seamless_DRRS_Min_RR_01                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #01
$Seamless_DRRS_Min_RR_02                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #02
$Seamless_DRRS_Min_RR_03                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #03
$Seamless_DRRS_Min_RR_04                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #04
$Seamless_DRRS_Min_RR_05                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #05
$Seamless_DRRS_Min_RR_06                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #06
$Seamless_DRRS_Min_RR_07                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #07
$Seamless_DRRS_Min_RR_08                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #08
$Seamless_DRRS_Min_RR_09                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #09
$Seamless_DRRS_Min_RR_10                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #10
$Seamless_DRRS_Min_RR_11                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #11
$Seamless_DRRS_Min_RR_12                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #12
$Seamless_DRRS_Min_RR_13                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #13
$Seamless_DRRS_Min_RR_14                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #14
$Seamless_DRRS_Min_RR_15                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #15
$Seamless_DRRS_Min_RR_16                   1 byte      ; Seamless DRRS Min Refresh Rate for Panel #16

;==============================================================================
; Block 43 - BLC (Backlight Control) Support
;------------------------------------------------------------------------------

SKIP                                       3 bytes     ; Skip block ID and size
SKIP                                       1 byte      ; Skip row size

; Flat Panel #01
$BLC_Inv_Type_01                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_01                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_01                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_01                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_01                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_01                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_01                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_01                     1 byte      ; I2C inverter command code

; Flat Panel #02
$BLC_Inv_Type_02                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_02                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_02                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_02                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_02                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_02                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_02                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_02                     1 byte      ; I2C inverter command code

; Flat Panel #03
$BLC_Inv_Type_03                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_03                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_03                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_03                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_03                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_03                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_03                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_03                     1 byte      ; I2C inverter command code

; Flat Panel #04
$BLC_Inv_Type_04                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_04                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_04                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_04                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_04                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_04                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_04                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_04                     1 byte      ; I2C inverter command code

; Flat Panel #05
$BLC_Inv_Type_05                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_05                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_05                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_05                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_05                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_05                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_05                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_05                     1 byte      ; I2C inverter command code

; Flat Panel #06
$BLC_Inv_Type_06                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_06                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_06                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_06                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_06                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_06                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_06                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_06                     1 byte      ; I2C inverter command code

; Flat Panel #07
$BLC_Inv_Type_07                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_07                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_07                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_07                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_07                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_07                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_07                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_07                     1 byte      ; I2C inverter command code

; Flat Panel #08
$BLC_Inv_Type_08                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_08                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_08                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_08                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_08                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_08                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_08                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_08                     1 byte      ; I2C inverter command code

; Flat Panel #09
$BLC_Inv_Type_09                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_09                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_09                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_09                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_09                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_09                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_09                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_09                     1 byte      ; I2C inverter command code

; Flat Panel #10
$BLC_Inv_Type_10                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_10                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_10                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_10                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_10                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_10                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_10                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_10                     1 byte      ; I2C inverter command code

; Flat Panel #11
$BLC_Inv_Type_11                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_11                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_11                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_11                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_11                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_11                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_11                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_11                     1 byte      ; I2C inverter command code

; Flat Panel #12
$BLC_Inv_Type_12                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_12                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_12                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_12                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_12                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_12                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_12                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_12                     1 byte      ; I2C inverter command code

; Flat Panel #13
$BLC_Inv_Type_13                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_13                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_13                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_13                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_13                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_13                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_13                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_13                     1 byte      ; I2C inverter command code

; Flat Panel #14
$BLC_Inv_Type_14                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_14                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_14                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_14                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_14                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_14                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_14                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_14                     1 byte      ; I2C inverter command code

; Flat Panel #15
$BLC_Inv_Type_15                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_15                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_15                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_15                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_15                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_15                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_15                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_15                     1 byte      ; I2C inverter command code

; Flat Panel #16
$BLC_Inv_Type_16                           2 bits      ; BLC inverter type
$BLC_Inv_Polarity_16                       1 bit       ; BLC inverter polarity
$BLC_GPIO_Pins_16                          3 bits      ; BLC inverter GPIO Pins
$BLC_GMBus_Speed_16                        2 bits      ; BLC inverter GMBus speed
$PWM_Frequency_16                          2 bytes     ; PWM inverter frequency
$BLC_Min_Brightness_16                     1 byte      ; Minimum Brightness, 0 - 255
$BLC_I2C_Addr_16                           1 byte      ; I2C inverter Slave address
$BLC_Brightness_Cmd_16                     1 byte      ; I2C inverter command code

$POST_BL_Brightness_01                     1 byte      ; Intial brightness value at POST for Flat Panel #01
$POST_BL_Brightness_02                     1 byte      ; Intial brightness value at POST for Flat Panel #02
$POST_BL_Brightness_03                     1 byte      ; Intial brightness value at POST for Flat Panel #03
$POST_BL_Brightness_04                     1 byte      ; Intial brightness value at POST for Flat Panel #04
$POST_BL_Brightness_05                     1 byte      ; Intial brightness value at POST for Flat Panel #05
$POST_BL_Brightness_06                     1 byte      ; Intial brightness value at POST for Flat Panel #06
$POST_BL_Brightness_07                     1 byte      ; Intial brightness value at POST for Flat Panel #07
$POST_BL_Brightness_08                     1 byte      ; Intial brightness value at POST for Flat Panel #08
$POST_BL_Brightness_09                     1 byte      ; Intial brightness value at POST for Flat Panel #09
$POST_BL_Brightness_10                     1 byte      ; Intial brightness value at POST for Flat Panel #10
$POST_BL_Brightness_11                     1 byte      ; Intial brightness value at POST for Flat Panel #11
$POST_BL_Brightness_12                     1 byte      ; Intial brightness value at POST for Flat Panel #12
$POST_BL_Brightness_13                     1 byte      ; Intial brightness value at POST for Flat Panel #13
$POST_BL_Brightness_14                     1 byte      ; Intial brightness value at POST for Flat Panel #14
$POST_BL_Brightness_15                     1 byte      ; Intial brightness value at POST for Flat Panel #15
$POST_BL_Brightness_16                     1 byte      ; Intial brightness value at POST for Flat Panel #16

$Lfp_Pwm_Source_Selection_01               4 bits      ; Pwm Source Selection for Panel #1
$Lfp_Pwm_Controller_Selection_01           4 bits      ; Pwm Controller Selection for Panel #1

$Lfp_Pwm_Source_Selection_02               4 bits      ; Pwm Source Selection for Panel #2
$Lfp_Pwm_Controller_Selection_02           4 bits      ; Pwm Controller Selection for Panel #2

$Lfp_Pwm_Source_Selection_03               4 bits      ; Pwm Source Selection for Panel #3
$Lfp_Pwm_Controller_Selection_03           4 bits      ; Pwm Controller Selection for Panel #3

$Lfp_Pwm_Source_Selection_04               4 bits      ; Pwm Source Selection for Panel #4
$Lfp_Pwm_Controller_Selection_04           4 bits      ; Pwm Controller Selection for Panel #4

$Lfp_Pwm_Source_Selection_05               4 bits      ; Pwm Source Selection for Panel #5
$Lfp_Pwm_Controller_Selection_05           4 bits      ; Pwm Controller Selection for Panel #5

$Lfp_Pwm_Source_Selection_06               4 bits      ; Pwm Source Selection for Panel #6
$Lfp_Pwm_Controller_Selection_06           4 bits      ; Pwm Controller Selection for Panel #6

$Lfp_Pwm_Source_Selection_07               4 bits      ; Pwm Source Selection for Panel #7
$Lfp_Pwm_Controller_Selection_07           4 bits      ; Pwm Controller Selection for Panel #7

$Lfp_Pwm_Source_Selection_08               4 bits      ; Pwm Source Selection for Panel #8
$Lfp_Pwm_Controller_Selection_08           4 bits      ; Pwm Controller Selection for Panel #8

$Lfp_Pwm_Source_Selection_09               4 bits      ; Pwm Source Selection for Panel #9
$Lfp_Pwm_Controller_Selection_09           4 bits      ; Pwm Controller Selection for Panel #9

$Lfp_Pwm_Source_Selection_10               4 bits      ; Pwm Source Selection for Panel #10
$Lfp_Pwm_Controller_Selection_10           4 bits      ; Pwm Controller Selection for Panel #10

$Lfp_Pwm_Source_Selection_11               4 bits      ; Pwm Source Selection for Panel #11
$Lfp_Pwm_Controller_Selection_11           4 bits      ; Pwm Controller Selection for Panel #11

$Lfp_Pwm_Source_Selection_12               4 bits      ; Pwm Source Selection for Panel #12
$Lfp_Pwm_Controller_Selection_12           4 bits      ; Pwm Controller Selection for Panel #12

$Lfp_Pwm_Source_Selection_13               4 bits      ; Pwm Source Selection for Panel #13
$Lfp_Pwm_Controller_Selection_13           4 bits      ; Pwm Controller Selection for Panel #13

$Lfp_Pwm_Source_Selection_14               4 bits      ; Pwm Source Selection for Panel #14
$Lfp_Pwm_Controller_Selection_14           4 bits      ; Pwm Controller Selection for Panel #14

$Lfp_Pwm_Source_Selection_15               4 bits      ; Pwm Source Selection for Panel #15
$Lfp_Pwm_Controller_Selection_15           4 bits      ; Pwm Controller Selection for Panel #15

$Lfp_Pwm_Source_Selection_16               4 bits      ; Pwm Source Selection for Panel #16
$Lfp_Pwm_Controller_Selection_16           4 bits      ; Pwm Controller Selection for Panel #16


;==============================================================================
; Block 44 - BIA (Backlight Image Adaption) Support
;------------------------------------------------------------------------------

SKIP                                       3 bytes     ; Skip block ID and size

SKIP                                       1 bit       ; Reserved
$BIA_Aggress_Level                         3 bits      ; Power Conservation Preference level
SKIP                                       3 bits      ; Reserved
SKIP                                       1 bit
ALIGN

$ALS_Response_Data                         20 bytes    ; ALS Response Data

;==============================================================================
; Block 46 - Chromaticity  Support
;------------------------------------------------------------------------------

SKIP                                       3 bytes     ; Skip block ID and size

; Flat Panel #01
$Chromacity_Enable_01                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_01                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_01                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_01                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_01                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_01                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_01                                1 byte      ; Green x coordinate at 1Dh
$Green_y_01                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_01                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_01                                 1 byte      ; Blue y coordinate at 20h
$White_x_01                                1 byte      ; White x coordiante at 21h
$White_y_01                                1 byte      ; White y coordinate at 22h

; Flat Panel #02
$Chromacity_Enable_02                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_02                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_02                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_02                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_02                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_02                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_02                                1 byte      ; Green x coordinate at 1Dh
$Green_y_02                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_02                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_02                                 1 byte      ; Blue y coordinate at 20h
$White_x_02                                1 byte      ; White x coordiante at 21h
$White_y_02                                1 byte      ; White y coordinate at 22h

; Flat Panel #03
$Chromacity_Enable_03                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_03                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_03                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_03                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_03                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_03                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_03                                1 byte      ; Green x coordinate at 1Dh
$Green_y_03                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_03                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_03                                 1 byte      ; Blue y coordinate at 20h
$White_x_03                                1 byte      ; White x coordiante at 21h
$White_y_03                                1 byte      ; White y coordinate at 22h

; Flat Panel #04
$Chromacity_Enable_04                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_04                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_04                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_04                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_04                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_04                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_04                                1 byte      ; Green x coordinate at 1Dh
$Green_y_04                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_04                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_04                                 1 byte      ; Blue y coordinate at 20h
$White_x_04                                1 byte      ; White x coordiante at 21h
$White_y_04                                1 byte      ; White y coordinate at 22h

; Flat Panel #05
$Chromacity_Enable_05                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_05                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_05                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_05                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_05                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_05                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_05                                1 byte      ; Green x coordinate at 1Dh
$Green_y_05                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_05                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_05                                 1 byte      ; Blue y coordinate at 20h
$White_x_05                                1 byte      ; White x coordiante at 21h
$White_y_05                                1 byte      ; White y coordinate at 22h

; Flat Panel #06
$Chromacity_Enable_06                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_06                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_06                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_06                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_06                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_06                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_06                                1 byte      ; Green x coordinate at 1Dh
$Green_y_06                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_06                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_06                                 1 byte      ; Blue y coordinate at 20h
$White_x_06                                1 byte      ; White x coordiante at 21h
$White_y_06                                1 byte      ; White y coordinate at 22h

; Flat Panel #07
$Chromacity_Enable_07                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_07                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_07                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_07                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_07                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_07                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_07                                1 byte      ; Green x coordinate at 1Dh
$Green_y_07                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_07                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_07                                 1 byte      ; Blue y coordinate at 20h
$White_x_07                                1 byte      ; White x coordiante at 21h
$White_y_07                                1 byte      ; White y coordinate at 22h

; Flat Panel #08
$Chromacity_Enable_08                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_08                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_08                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_08                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_08                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_08                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_08                                1 byte      ; Green x coordinate at 1Dh
$Green_y_08                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_08                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_08                                 1 byte      ; Blue y coordinate at 20h
$White_x_08                                1 byte      ; White x coordiante at 21h
$White_y_08                                1 byte      ; White y coordinate at 22h

; Flat Panel #09
$Chromacity_Enable_09                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_09                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_09                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_09                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_09                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_09                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_09                                1 byte      ; Green x coordinate at 1Dh
$Green_y_09                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_09                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_09                                 1 byte      ; Blue y coordinate at 20h
$White_x_09                                1 byte      ; White x coordiante at 21h
$White_y_09                                1 byte      ; White y coordinate at 22h

; Flat Panel #10
$Chromacity_Enable_10                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_10                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_10                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_10                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_10                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_10                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_10                                1 byte      ; Green x coordinate at 1Dh
$Green_y_10                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_10                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_10                                 1 byte      ; Blue y coordinate at 20h
$White_x_10                                1 byte      ; White x coordiante at 21h
$White_y_10                                1 byte      ; White y coordinate at 22h

; Flat Panel #11
$Chromacity_Enable_11                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_11                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_11                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_11                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_11                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_11                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_11                                1 byte      ; Green x coordinate at 1Dh
$Green_y_11                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_11                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_11                                 1 byte      ; Blue y coordinate at 20h
$White_x_11                                1 byte      ; White x coordiante at 21h
$White_y_11                                1 byte      ; White y coordinate at 22h

; Flat Panel #12
$Chromacity_Enable_12                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_12                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_12                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_12                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_12                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_12                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_12                                1 byte      ; Green x coordinate at 1Dh
$Green_y_12                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_12                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_12                                 1 byte      ; Blue y coordinate at 20h
$White_x_12                                1 byte      ; White x coordiante at 21h
$White_y_12                                1 byte      ; White y coordinate at 22h

; Flat Panel #13
$Chromacity_Enable_13                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_13                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_13                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_13                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_13                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_13                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_13                                1 byte      ; Green x coordinate at 1Dh
$Green_y_13                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_13                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_13                                 1 byte      ; Blue y coordinate at 20h
$White_x_13                                1 byte      ; White x coordiante at 21h
$White_y_13                                1 byte      ; White y coordinate at 22h

; Flat Panel #14
$Chromacity_Enable_14                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_14                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_14                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_14                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_14                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_14                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_14                                1 byte      ; Green x coordinate at 1Dh
$Green_y_14                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_14                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_14                                 1 byte      ; Blue y coordinate at 20h
$White_x_14                                1 byte      ; White x coordiante at 21h
$White_y_14                                1 byte      ; White y coordinate at 22h

; Flat Panel #15
$Chromacity_Enable_15                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_15                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_15                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_15                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_15                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_15                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_15                                1 byte      ; Green x coordinate at 1Dh
$Green_y_15                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_15                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_15                                 1 byte      ; Blue y coordinate at 20h
$White_x_15                                1 byte      ; White x coordiante at 21h
$White_y_15                                1 byte      ; White y coordinate at 22h

; Flat Panel #16
$Chromacity_Enable_16                      1 bit       ; enable or disable the chromacity bit
$Override_EDID_Data_16                     1 bit       ; Override the chromaticity bit
SKIP                                       6 bits      ; Reserved bits
$Red_Green_16                              1 byte      ; Red/green chormaticity coordinates at 19h
$Blue_White_16                             1 byte      ; Blue/white chromatiity coordinates at 1Ah
$Red_x_16                                  1 byte      ; Red x coordinate at 1Bh
$Red_y_16                                  1 byte      ; Red y coordinate at 1Ch
$Green_x_16                                1 byte      ; Green x coordinate at 1Dh
$Green_y_16                                1 byte      ; Green y ccoordinate at 1Eh
$Blue_x_16                                 1 byte      ; Blue x coordinate at 1Fh
$Blue_y_16                                 1 byte      ; Blue y coordinate at 20h
$White_x_16                                1 byte      ; White x coordiante at 21h
$White_y_16                                1 byte      ; White y coordinate at 22h

;==============================================================================
; Block 51 - Fixed Mode Set Block
;-----------------------------------------------------------------------------
SKIP                                       3 bytes     ; Skip Block ID and size

$Feature_Enable                            1 byte      ; Enable or disable the feature
$X_res                                     4 bytes     ; X resolution
$Y_res                                     4 bytes     ; Y resolution

;==============================================================================
; Block 52 - MIPI DSI Configuration Block
;-----------------------------------------------------------------------------

$MIPI_DSI_CONF_BLOCKID                     1 byte
$MIPI_DSI_CONF_BLOCKSIZE                   2 bytes

;MIPI DSI CONF Panel#1
$PanelIdentifier_01                        2 bytes     ;PanelIdentifier

$Dithering_01                              1 bit       ;GeneralMIPIParams
SKIP                                       1 bit
$Panel_Type_01                             1 bit
$MIPI_DSI_Panel_Architecture_Type_01       2 bits
$Video_Command_Mode_01                     1 bit
$Packet_Sequence_Video_Mode_01             2 bits
$CABC_Support_01                           1 bit
$PmicSocSelection_01                       1 bit
$Colour_Format_Video_Mode_01               4 bits
$Panel_Rotation_01                         2 bits
$Bta_Disable_01                            1 bit
SKIP                                       15 bits

$Dual_Link_01                              2 bits      ;PortDesc
$Number_Of_Lanes_01                        2 bits
$Pixel_Overlap_Count_01                    3 bits
$RgbFlip_01                                1 bit
$CabcCmdsPort_01                           2 bits
$PanelPwmCmdsPort_01                       2 bits
SKIP                                       4 bits

SKIP                                       16 bits     ;DsiControllerParams
SKIP                                       8 bits      ;Reserved0
$RequiredBurstModeRate_01                  32 bits     ;RequiredBurstModeRate

$DsiDDRClock_01                            4 bytes     ;DsiDDRClock

SKIP                                       32 bits     ;BridgeRefClock

$EscapeClk_01                              2 bits      ;EscapeClk
SKIP                                       6 bits

$DPhyParamFlag_01                          1 bit       ;DphyFlags
$EoTpSupport_01                            1 bit       ;EoTpSupport
$ClockStop_01                              1 bit
SKIP                                       13 bits

$HsTxTimeOut_01                            4 bytes     ;HsTxTimeOut
$LpRxTimeOut_01                            4 bytes     ;LpRxTimeOut
$TurnAroundTimeOut_01                      4 bytes     ;TurnAroundTimeOut
$DeviceResetTimer_01                       4 bytes     ;DeviceResetTimer
$MasterInitTimer_01                        4 bytes     ;MasterInitTimer
$DbiBwTimer_01                             32 bits     ;DbiBwTimer

$LpByteClkRegValue_01                      32 bits     ;LpByteClkRegValue
$DphyParamRegValue_01                      32 bits     ;DphyParamRegValue
$ClkLaneSwitchingTimeCount_01              32 bits     ;ClkLaneSwitchingTimeCount
$HighLowSwitchCount_01                     32 bits     ;HighLowSwitchCount

SKIP                                       24 bytes    ;Reserved

SKIP                                       8 bits      ;TClkMiss
SKIP                                       8 bits      ;TClkPost
SKIP                                       8 bits      ;Reserved7
SKIP                                       8 bits      ;TClkPre
$TClkPrepare_01                            1 byte      ;TClkPrepare
SKIP                                       8 bits      ;TClkSettle
SKIP                                       8 bits      ;TClkTermEn
$TClkTrail_01                              1 byte      ;TClkTrail
$TClkPrepareTClkZero_01                    2 bytes     ;TClkPrepareTClkZero
SKIP                                       8 bits      ;Reserved8
SKIP                                       8 bits      ;TDTermEn
SKIP                                       8 bits      ;TEot
SKIP                                       8 bits      ;THsExit
$THsPrepare_01                             1 byte      ;THsPrepare
$THsPrepareTHsZero_01                      2 bytes     ;THsPrepareTHsZero
SKIP                                       8 bits      ;Reserved9
SKIP                                       8 bits      ;THsSettle
SKIP                                       8 bits      ;THsSkip
$THsTrail_01                               8 bits      ;THsTrail
SKIP                                       8 bits      ;TInit
SKIP                                       8 bits      ;TLpx
SKIP                                       8 bits      ;Reserved10
SKIP                                       16 bits     ;Reserved11

$PanelEnable_01                            1 bit       ;PanelEnable
SKIP                                       7 bits
$BkltEnable_01                             1 bit       ;BkltEnable
SKIP                                       7 bits
$PWMEnable_01                              1 bit       ;PWMEnable
SKIP                                       7 bits
$RstRN_01                                  1 bit       ;RstRN
SKIP                                       7 bits
$PwrDownR_01                               1 bit       ;PwrDownR
SKIP                                       7 bits
$StbyRN_01                                 1 bit       ;StbyRN
SKIP                                       7 bits

;MIPI DSI CONF Panel#2
$PanelIdentifier_02                        2 bytes     ;PanelIdentifier

$Dithering_02                              1 bit       ;GeneralMIPIParams
SKIP                                       1 bit
$Panel_Type_02                             1 bit
$MIPI_DSI_Panel_Architecture_Type_02       2 bits
$Video_Command_Mode_02                     1 bit
$Packet_Sequence_Video_Mode_02             2 bits
$CABC_Support_02                           1 bit
$PmicSocSelection_02                       1 bit
$Colour_Format_Video_Mode_02               4 bits
$Panel_Rotation_02                         2 bits
$Bta_Disable_02                            1 bit
SKIP                                       15 bits

$Dual_Link_02                              2 bits      ;PortDesc
$Number_Of_Lanes_02                        2 bits
$Pixel_Overlap_Count_02                    3 bits
$RgbFlip_02                                1 bit
$CabcCmdsPort_02                           2 bits
$PanelPwmCmdsPort_02                       2 bits
SKIP                                       4 bits

SKIP                                       16 bits     ;DsiControllerParams
SKIP                                       8 bits      ;Reserved0
$RequiredBurstModeRate_02                  32 bits     ;RequiredBurstModeRate

$DsiDDRClock_02                            4 bytes     ;DsiDDRClock

SKIP                                       32 bits     ;BridgeRefClock

$EscapeClk_02                              2 bits      ;EscapeClk
SKIP                                       6 bits

$DPhyParamFlag_02                          1 bit       ;DphyFlags
$EoTpSupport_02                            1 bit       ;EoTpSupport
$ClockStop_02                              1 bit
SKIP                                       13 bits

$HsTxTimeOut_02                            4 bytes     ;HsTxTimeOut
$LpRxTimeOut_02                            4 bytes     ;LpRxTimeOut
$TurnAroundTimeOut_02                      4 bytes     ;TurnAroundTimeOut
$DeviceResetTimer_02                       4 bytes     ;DeviceResetTimer
$MasterInitTimer_02                        4 bytes     ;MasterInitTimer
$DbiBwTimer_02                             32 bits     ;DbiBwTimer

$LpByteClkRegValue_02                      32 bits     ;LpByteClkRegValue
$DphyParamRegValue_02                      32 bits     ;DphyParamRegValue
$ClkLaneSwitchingTimeCount_02              32 bits     ;ClkLaneSwitchingTimeCount
$HighLowSwitchCount_02                     32 bits     ;HighLowSwitchCount

SKIP                                       24 bytes    ;Reserved

SKIP                                       8 bits      ;TClkMiss
SKIP                                       8 bits      ;TClkPost
SKIP                                       8 bits      ;Reserved7
SKIP                                       8 bits      ;TClkPre
$TClkPrepare_02                            1 byte      ;TClkPrepare
SKIP                                       8 bits      ;TClkSettle
SKIP                                       8 bits      ;TClkTermEn
$TClkTrail_02                              1 byte      ;TClkTrail
$TClkPrepareTClkZero_02                    2 bytes     ;TClkPrepareTClkZero
SKIP                                       8 bits      ;Reserved8
SKIP                                       8 bits      ;TDTermEn
SKIP                                       8 bits      ;TEot
SKIP                                       8 bits      ;THsExit
$THsPrepare_02                             1 byte      ;THsPrepare
$THsPrepareTHsZero_02                      2 bytes     ;THsPrepareTHsZero
SKIP                                       8 bits      ;Reserved9
SKIP                                       8 bits      ;THsSettle
SKIP                                       8 bits      ;THsSkip
$THsTrail_02                               8 bits      ;THsTrail
SKIP                                       8 bits      ;TInit
SKIP                                       8 bits      ;TLpx
SKIP                                       8 bits      ;Reserved10
SKIP                                       16 bits     ;Reserved11

$PanelEnable_02                            1 bit       ;PanelEnable
SKIP                                       7 bits
$BkltEnable_02                             1 bit       ;BkltEnable
SKIP                                       7 bits
$PWMEnable_02                              1 bit       ;PWMEnable
SKIP                                       7 bits
$RstRN_02                                  1 bit       ;RstRN
SKIP                                       7 bits
$PwrDownR_02                               1 bit       ;PwrDownR
SKIP                                       7 bits
$StbyRN_02                                 1 bit       ;StbyRN
SKIP                                       7 bits

;MIPI DSI CONF Panel#3
$PanelIdentifier_03                        2 bytes     ;PanelIdentifier

$Dithering_03                              1 bit       ;GeneralMIPIParams
SKIP                                       1 bit
$Panel_Type_03                             1 bit
$MIPI_DSI_Panel_Architecture_Type_03       2 bits
$Video_Command_Mode_03                     1 bit
$Packet_Sequence_Video_Mode_03             2 bits
$CABC_Support_03                           1 bit
$PmicSocSelection_03                       1 bit
$Colour_Format_Video_Mode_03               4 bits
$Panel_Rotation_03                         2 bits
$Bta_Disable_03                            1 bit
SKIP                                       15 bits

$Dual_Link_03                              2 bits      ;PortDesc
$Number_Of_Lanes_03                        2 bits
$Pixel_Overlap_Count_03                    3 bits
$RgbFlip_03                                1 bit
$CabcCmdsPort_03                           2 bits
$PanelPwmCmdsPort_03                       2 bits
SKIP                                       4 bits

SKIP                                       16 bits     ;DsiControllerParams
SKIP                                       8 bits      ;Reserved0
$RequiredBurstModeRate_03                  32 bits     ;RequiredBurstModeRate

$DsiDDRClock_03                            4 bytes     ;DsiDDRClock

SKIP                                       32 bits     ;BridgeRefClock

$EscapeClk_03                              2 bits      ;EscapeClk
SKIP                                       6 bits

$DPhyParamFlag_03                          1 bit       ;DphyFlags
$EoTpSupport_03                            1 bit       ;EoTpSupport
$ClockStop_03                              1 bit
SKIP                                       13 bits

$HsTxTimeOut_03                            4 bytes     ;HsTxTimeOut
$LpRxTimeOut_03                            4 bytes     ;LpRxTimeOut
$TurnAroundTimeOut_03                      4 bytes     ;TurnAroundTimeOut
$DeviceResetTimer_03                       4 bytes     ;DeviceResetTimer
$MasterInitTimer_03                        4 bytes     ;MasterInitTimer
$DbiBwTimer_03                             32 bits     ;DbiBwTimer

$LpByteClkRegValue_03                      32 bits     ;LpByteClkRegValue
$DphyParamRegValue_03                      32 bits     ;DphyParamRegValue
$ClkLaneSwitchingTimeCount_03              32 bits     ;ClkLaneSwitchingTimeCount
$HighLowSwitchCount_03                     32 bits     ;HighLowSwitchCount

SKIP                                       24 bytes    ;Reserved

SKIP                                       8 bits      ;TClkMiss
SKIP                                       8 bits      ;TClkPost
SKIP                                       8 bits      ;Reserved7
SKIP                                       8 bits      ;TClkPre
$TClkPrepare_03                            1 byte      ;TClkPrepare
SKIP                                       8 bits      ;TClkSettle
SKIP                                       8 bits      ;TClkTermEn
$TClkTrail_03                              1 byte      ;TClkTrail
$TClkPrepareTClkZero_03                    2 bytes     ;TClkPrepareTClkZero
SKIP                                       8 bits      ;Reserved8
SKIP                                       8 bits      ;TDTermEn
SKIP                                       8 bits      ;TEot
SKIP                                       8 bits      ;THsExit
$THsPrepare_03                             1 byte      ;THsPrepare
$THsPrepareTHsZero_03                      2 bytes     ;THsPrepareTHsZero
SKIP                                       8 bits      ;Reserved9
SKIP                                       8 bits      ;THsSettle
SKIP                                       8 bits      ;THsSkip
$THsTrail_03                               8 bits      ;THsTrail
SKIP                                       8 bits      ;TInit
SKIP                                       8 bits      ;TLpx
SKIP                                       8 bits      ;Reserved10
SKIP                                       16 bits     ;Reserved11

$PanelEnable_03                            1 bit       ;PanelEnable
SKIP                                       7 bits
$BkltEnable_03                             1 bit       ;BkltEnable
SKIP                                       7 bits
$PWMEnable_03                              1 bit       ;PWMEnable
SKIP                                       7 bits
$RstRN_03                                  1 bit       ;RstRN
SKIP                                       7 bits
$PwrDownR_03                               1 bit       ;PwrDownR
SKIP                                       7 bits
$StbyRN_03                                 1 bit       ;StbyRN
SKIP                                       7 bits

;MIPI DSI CONF Panel#4
$PanelIdentifier_04                        2 bytes     ;PanelIdentifier

$Dithering_04                              1 bit       ;GeneralMIPIParams
SKIP                                       1 bit
$Panel_Type_04                             1 bit
$MIPI_DSI_Panel_Architecture_Type_04       2 bits
$Video_Command_Mode_04                     1 bit
$Packet_Sequence_Video_Mode_04             2 bits
$CABC_Support_04                           1 bit
$PmicSocSelection_04                       1 bit
$Colour_Format_Video_Mode_04               4 bits
$Panel_Rotation_04                         2 bits
$Bta_Disable_04                            1 bit
SKIP                                       15 bits

$Dual_Link_04                              2 bits      ;PortDesc
$Number_Of_Lanes_04                        2 bits
$Pixel_Overlap_Count_04                    3 bits
$RgbFlip_04                                1 bit
$CabcCmdsPort_04                           2 bits
$PanelPwmCmdsPort_04                       2 bits
SKIP                                       4 bits

SKIP                                       16 bits     ;DsiControllerParams
SKIP                                       8 bits      ;Reserved0
$RequiredBurstModeRate_04                  32 bits     ;RequiredBurstModeRate

$DsiDDRClock_04                            4 bytes     ;DsiDDRClock

SKIP                                       32 bits     ;BridgeRefClock

$EscapeClk_04                              2 bits      ;EscapeClk
SKIP                                       6 bits

$DPhyParamFlag_04                          1 bit       ;DphyFlags
$EoTpSupport_04                            1 bit       ;EoTpSupport
$ClockStop_04                              1 bit
SKIP                                       13 bits

$HsTxTimeOut_04                            4 bytes     ;HsTxTimeOut
$LpRxTimeOut_04                            4 bytes     ;LpRxTimeOut
$TurnAroundTimeOut_04                      4 bytes     ;TurnAroundTimeOut
$DeviceResetTimer_04                       4 bytes     ;DeviceResetTimer
$MasterInitTimer_04                        4 bytes     ;MasterInitTimer
$DbiBwTimer_04                             32 bits     ;DbiBwTimer

$LpByteClkRegValue_04                      32 bits     ;LpByteClkRegValue
$DphyParamRegValue_04                      32 bits     ;DphyParamRegValue
$ClkLaneSwitchingTimeCount_04              32 bits     ;ClkLaneSwitchingTimeCount
$HighLowSwitchCount_04                     32 bits     ;HighLowSwitchCount

SKIP                                       24 bytes    ;Reserved

SKIP                                       8 bits      ;TClkMiss
SKIP                                       8 bits      ;TClkPost
SKIP                                       8 bits      ;Reserved7
SKIP                                       8 bits      ;TClkPre
$TClkPrepare_04                            1 byte      ;TClkPrepare
SKIP                                       8 bits      ;TClkSettle
SKIP                                       8 bits      ;TClkTermEn
$TClkTrail_04                              1 byte      ;TClkTrail
$TClkPrepareTClkZero_04                    2 bytes     ;TClkPrepareTClkZero
SKIP                                       8 bits      ;Reserved8
SKIP                                       8 bits      ;TDTermEn
SKIP                                       8 bits      ;TEot
SKIP                                       8 bits      ;THsExit
$THsPrepare_04                             1 byte      ;THsPrepare
$THsPrepareTHsZero_04                      2 bytes     ;THsPrepareTHsZero
SKIP                                       8 bits      ;Reserved9
SKIP                                       8 bits      ;THsSettle
SKIP                                       8 bits      ;THsSkip
$THsTrail_04                               8 bits      ;THsTrail
SKIP                                       8 bits      ;TInit
SKIP                                       8 bits      ;TLpx
SKIP                                       8 bits      ;Reserved10
SKIP                                       16 bits     ;Reserved11

$PanelEnable_04                            1 bit       ;PanelEnable
SKIP                                       7 bits
$BkltEnable_04                             1 bit       ;BkltEnable
SKIP                                       7 bits
$PWMEnable_04                              1 bit       ;PWMEnable
SKIP                                       7 bits
$RstRN_04                                  1 bit       ;RstRN
SKIP                                       7 bits
$PwrDownR_04                               1 bit       ;PwrDownR
SKIP                                       7 bits
$StbyRN_04                                 1 bit       ;StbyRN
SKIP                                       7 bits

;MIPI DSI CONF Panel#5
$PanelIdentifier_05                        2 bytes     ;PanelIdentifier

$Dithering_05                              1 bit       ;GeneralMIPIParams
SKIP                                       1 bit
$Panel_Type_05                             1 bit
$MIPI_DSI_Panel_Architecture_Type_05       2 bits
$Video_Command_Mode_05                     1 bit
$Packet_Sequence_Video_Mode_05             2 bits
$CABC_Support_05                           1 bit
$PmicSocSelection_05                       1 bit
$Colour_Format_Video_Mode_05               4 bits
$Panel_Rotation_05                         2 bits
$Bta_Disable_05                            1 bit
SKIP                                       15 bits

$Dual_Link_05                              2 bits      ;PortDesc
$Number_Of_Lanes_05                        2 bits
$Pixel_Overlap_Count_05                    3 bits
$RgbFlip_05                                1 bit
$CabcCmdsPort_05                           2 bits
$PanelPwmCmdsPort_05                       2 bits
SKIP                                       4 bits

SKIP                                       16 bits     ;DsiControllerParams
SKIP                                       8 bits      ;Reserved0
$RequiredBurstModeRate_05                  32 bits     ;RequiredBurstModeRate

$DsiDDRClock_05                            4 bytes     ;DsiDDRClock

SKIP                                       32 bits     ;BridgeRefClock

$EscapeClk_05                              2 bits      ;EscapeClk
SKIP                                       6 bits

$DPhyParamFlag_05                          1 bit       ;DphyFlags
$EoTpSupport_05                            1 bit       ;EoTpSupport
$ClockStop_05                              1 bit
SKIP                                       13 bits

$HsTxTimeOut_05                            4 bytes     ;HsTxTimeOut
$LpRxTimeOut_05                            4 bytes     ;LpRxTimeOut
$TurnAroundTimeOut_05                      4 bytes     ;TurnAroundTimeOut
$DeviceResetTimer_05                       4 bytes     ;DeviceResetTimer
$MasterInitTimer_05                        4 bytes     ;MasterInitTimer
$DbiBwTimer_05                             32 bits     ;DbiBwTimer

$LpByteClkRegValue_05                      32 bits     ;LpByteClkRegValue
$DphyParamRegValue_05                      32 bits     ;DphyParamRegValue
$ClkLaneSwitchingTimeCount_05              32 bits     ;ClkLaneSwitchingTimeCount
$HighLowSwitchCount_05                     32 bits     ;HighLowSwitchCount

SKIP                                       24 bytes    ;Reserved

SKIP                                       8 bits      ;TClkMiss
SKIP                                       8 bits      ;TClkPost
SKIP                                       8 bits      ;Reserved7
SKIP                                       8 bits      ;TClkPre
$TClkPrepare_05                            1 byte      ;TClkPrepare
SKIP                                       8 bits      ;TClkSettle
SKIP                                       8 bits      ;TClkTermEn
$TClkTrail_05                              1 byte      ;TClkTrail
$TClkPrepareTClkZero_05                    2 bytes     ;TClkPrepareTClkZero
SKIP                                       8 bits      ;Reserved8
SKIP                                       8 bits      ;TDTermEn
SKIP                                       8 bits      ;TEot
SKIP                                       8 bits      ;THsExit
$THsPrepare_05                             1 byte      ;THsPrepare
$THsPrepareTHsZero_05                      2 bytes     ;THsPrepareTHsZero
SKIP                                       8 bits      ;Reserved9
SKIP                                       8 bits      ;THsSettle
SKIP                                       8 bits      ;THsSkip
$THsTrail_05                               8 bits      ;THsTrail
SKIP                                       8 bits      ;TInit
SKIP                                       8 bits      ;TLpx
SKIP                                       8 bits      ;Reserved10
SKIP                                       16 bits     ;Reserved11

$PanelEnable_05                            1 bit       ;PanelEnable
SKIP                                       7 bits
$BkltEnable_05                             1 bit       ;BkltEnable
SKIP                                       7 bits
$PWMEnable_05                              1 bit       ;PWMEnable
SKIP                                       7 bits
$RstRN_05                                  1 bit       ;RstRN
SKIP                                       7 bits
$PwrDownR_05                               1 bit       ;PwrDownR
SKIP                                       7 bits
$StbyRN_05                                 1 bit       ;StbyRN
SKIP                                       7 bits

;MIPI DSI CONF Panel#6
$PanelIdentifier_06                        2 bytes     ;PanelIdentifier

$Dithering_06                              1 bit       ;GeneralMIPIParams
SKIP                                       1 bit
$Panel_Type_06                             1 bit
$MIPI_DSI_Panel_Architecture_Type_06       2 bits
$Video_Command_Mode_06                     1 bit
$Packet_Sequence_Video_Mode_06             2 bits
$CABC_Support_06                           1 bit
$PmicSocSelection_06                       1 bit
$Colour_Format_Video_Mode_06               4 bits
$Panel_Rotation_06                         2 bits
$Bta_Disable_06                            1 bit
SKIP                                       15 bits

$Dual_Link_06                              2 bits      ;PortDesc
$Number_Of_Lanes_06                        2 bits
$Pixel_Overlap_Count_06                    3 bits
$RgbFlip_06                                1 bit
$CabcCmdsPort_06                           2 bits
$PanelPwmCmdsPort_06                       2 bits
SKIP                                       4 bits

SKIP                                       16 bits     ;DsiControllerParams
SKIP                                       8 bits      ;Reserved0
$RequiredBurstModeRate_06                  32 bits     ;RequiredBurstModeRate

$DsiDDRClock_06                            4 bytes     ;DsiDDRClock

SKIP                                       32 bits     ;BridgeRefClock

$EscapeClk_06                              2 bits      ;EscapeClk
SKIP                                       6 bits

$DPhyParamFlag_06                          1 bit       ;DphyFlags
$EoTpSupport_06                            1 bit       ;EoTpSupport
$ClockStop_06                              1 bit
SKIP                                       13 bits

$HsTxTimeOut_06                            4 bytes     ;HsTxTimeOut
$LpRxTimeOut_06                            4 bytes     ;LpRxTimeOut
$TurnAroundTimeOut_06                      4 bytes     ;TurnAroundTimeOut
$DeviceResetTimer_06                       4 bytes     ;DeviceResetTimer
$MasterInitTimer_06                        4 bytes     ;MasterInitTimer
$DbiBwTimer_06                             32 bits     ;DbiBwTimer

$LpByteClkRegValue_06                      32 bits     ;LpByteClkRegValue
$DphyParamRegValue_06                      32 bits     ;DphyParamRegValue
$ClkLaneSwitchingTimeCount_06              32 bits     ;ClkLaneSwitchingTimeCount
$HighLowSwitchCount_06                     32 bits     ;HighLowSwitchCount

SKIP                                       24 bytes    ;Reserved

SKIP                                       8 bits      ;TClkMiss
SKIP                                       8 bits      ;TClkPost
SKIP                                       8 bits      ;Reserved7
SKIP                                       8 bits      ;TClkPre
$TClkPrepare_06                            1 byte      ;TClkPrepare
SKIP                                       8 bits      ;TClkSettle
SKIP                                       8 bits      ;TClkTermEn
$TClkTrail_06                              1 byte      ;TClkTrail
$TClkPrepareTClkZero_06                    2 bytes     ;TClkPrepareTClkZero
SKIP                                       8 bits      ;Reserved8
SKIP                                       8 bits      ;TDTermEn
SKIP                                       8 bits      ;TEot
SKIP                                       8 bits      ;THsExit
$THsPrepare_06                             1 byte      ;THsPrepare
$THsPrepareTHsZero_06                      2 bytes     ;THsPrepareTHsZero
SKIP                                       8 bits      ;Reserved9
SKIP                                       8 bits      ;THsSettle
SKIP                                       8 bits      ;THsSkip
$THsTrail_06                               8 bits      ;THsTrail
SKIP                                       8 bits      ;TInit
SKIP                                       8 bits      ;TLpx
SKIP                                       8 bits      ;Reserved10
SKIP                                       16 bits     ;Reserved11

$PanelEnable_06                            1 bit       ;PanelEnable
SKIP                                       7 bits
$BkltEnable_06                             1 bit       ;BkltEnable
SKIP                                       7 bits
$PWMEnable_06                              1 bit       ;PWMEnable
SKIP                                       7 bits
$RstRN_06                                  1 bit       ;RstRN
SKIP                                       7 bits
$PwrDownR_06                               1 bit       ;PwrDownR
SKIP                                       7 bits
$StbyRN_06                                 1 bit       ;StbyRN
SKIP                                       7 bits

; MIPI DSI PPS for Panel#1
$PowerUpDelay_01                           16 bits
$DataTurnOnToPanelBacklightEnableDelay_01  16 bits
$BacklightOffToDataTurnOffDelay_01         16 bits
$PowerDownDelay_01                         16 bits
$PowerCycleDelay_01                        16 bits

; MIPI DSI PPS for Panel#2
$PowerUpDelay_02                           16 bits
$DataTurnOnToPanelBacklightEnableDelay_02  16 bits
$BacklightOffToDataTurnOffDelay_02         16 bits
$PowerDownDelay_02                         16 bits
$PowerCycleDelay_02                        16 bits

; MIPI DSI PPS for Panel#3
$PowerUpDelay_03                           16 bits
$DataTurnOnToPanelBacklightEnableDelay_03  16 bits
$BacklightOffToDataTurnOffDelay_03         16 bits
$PowerDownDelay_03                         16 bits
$PowerCycleDelay_03                        16 bits

; MIPI DSI PPS for Panel#4
$PowerUpDelay_04                           16 bits
$DataTurnOnToPanelBacklightEnableDelay_04  16 bits
$BacklightOffToDataTurnOffDelay_04         16 bits
$PowerDownDelay_04                         16 bits
$PowerCycleDelay_04                        16 bits

; MIPI DSI PPS for Panel#5
$PowerUpDelay_05                           16 bits
$DataTurnOnToPanelBacklightEnableDelay_05  16 bits
$BacklightOffToDataTurnOffDelay_05         16 bits
$PowerDownDelay_05                         16 bits
$PowerCycleDelay_05                        16 bits

; MIPI DSI PPS for Panel#6
$PowerUpDelay_06                           16 bits
$DataTurnOnToPanelBacklightEnableDelay_06  16 bits
$BacklightOffToDataTurnOffDelay_06         16 bits
$PowerDownDelay_06                         16 bits
$PowerCycleDelay_06                        16 bits

$Mipi_PwmOn_To_Bklt_Enable_Delay_01        2 bytes     ; Delay from Pwm On to Backlight Enable for Panel#1
$Mipi_Bklt_Disable_To_PwmOff_Delay_01      2 bytes     ; Delay from Backlight Disable to Pwm Off for Panle#1

$Mipi_PwmOn_To_Bklt_Enable_Delay_02        2 bytes     ; Delay from Pwm On to Backlight Enable for Panel#2
$Mipi_Bklt_Disable_To_PwmOff_Delay_02      2 bytes     ; Delay from Backlight Disable to Pwm Off for Panle#2

$Mipi_PwmOn_To_Bklt_Enable_Delay_03        2 bytes     ; Delay from Pwm On to Backlight Enable for Panel#3
$Mipi_Bklt_Disable_To_PwmOff_Delay_03      2 bytes     ; Delay from Backlight Disable to Pwm Off for Panle#3

$Mipi_PwmOn_To_Bklt_Enable_Delay_04        2 bytes     ; Delay from Pwm On to Backlight Enable for Panel#4
$Mipi_Bklt_Disable_To_PwmOff_Delay_04      2 bytes     ; Delay from Backlight Disable to Pwm Off for Panle#4

$Mipi_PwmOn_To_Bklt_Enable_Delay_05        2 bytes     ; Delay from Pwm On to Backlight Enable for Panel#5
$Mipi_Bklt_Disable_To_PwmOff_Delay_05      2 bytes     ; Delay from Backlight Disable to Pwm Off for Panle#5

$Mipi_PwmOn_To_Bklt_Enable_Delay_06        2 bytes     ; Delay from Pwm On to Backlight Enable for Panel#6
$Mipi_Bklt_Disable_To_PwmOff_Delay_06      2 bytes     ; Delay from Backlight Disable to Pwm Off for Panle#6

$Mipi_PmicI2cBusNo_1                       1 byte
$Mipi_PmicI2cBusNo_2                       1 byte
$Mipi_PmicI2cBusNo_3                       1 byte
$Mipi_PmicI2cBusNo_4                       1 byte
$Mipi_PmicI2cBusNo_5                       1 byte
$Mipi_PmicI2cBusNo_6                       1 byte

;=============================================================================
; Block 55 - Compression Block
;-----------------------------------------------------------------------------

$Compression_BlockId                       1 byte      ; Block ID for block 55
$Compression_BlockSize                     2 bytes     ; Block size for block 55

$Size_Of_Compression_Struct                2 bytes     ; Size of single compression structure

; Compression Structure 1
$C1_Minor_Dsc_Version                      4 bits      ; Minor DSC version
$C1_Major_Dsc_Version                      4 bits      ; Major DSC version
ALIGN

$C1_Pps_Identifier                         1 byte      ; Application specific PPS identifier bits 7:0.
SKIP                                       1 byte      ; Skip 8 reserved bits of PPS identifier field.

$C1_Line_Buffer_Depth                      4 bits      ; Line buffer depth used to generate bit stream
$C1_Bits_Per_Component                     4 bits      ; Bits per component
ALIGN

$C1_Bits_Per_Pixel_Low                     2 bits      ; Lower 2 bits of bits per pixel field
$C1_Vbr_Enable                             1 bit       ; Enable/disable VBR
$C1_422_Enable                             1 bit       ; Enable/disable 4:2:2 sampling instead of regular 4:4:4 sampling
$C1_Convert_Rgb                            1 bit       ; Color space RGB or YCoCg-R
$C1_Block_Prediction_Enable                1 bit       ; Block prediction enable/disable
SKIP                                       2 bits      ; Skip reserved bits
$C1_Bits_Per_Pixel_High                    8 bits      ; Higher 8 bits of bits per pixel field
ALIGN

$C1_Picture_Height                         2 bytes     ; Picture height in pixels
$C1_Picture_Width                          2 bytes     ; Picture width in pixels
$C1_Slice_Height                           2 bytes     ; Slice height in pixels
$C1_Slice_Width                            2 bytes     ; Slice width in pixels
$C1_Chunk_Size                             2 bytes     ; Chunk size in bytes

$C1_Initial_Trans_Delay_Low                2 bits      ; Lower 2 bits of initial transmission delay
SKIP                                       6 bits      ; Skip 6 reserved bits
$C1_Initial_Trans_Delay_High               8 bits      ; Higher 8 bits of initial transmission delay
ALIGN

$C1_Initial_Decoder_Delay                  2 bytes     ; Initial decoder delay

SKIP                                       8 bits      ; Reserved
$C1_Rc_Xform_Scale_Value                   6 bits      ; Initial scale value
SKIP                                       2 bits      ; Reserved
ALIGN

$C1_Scale_Incremental_Value                2 bytes     ; Specifies number of group times between incrementing rcXForm scale value

$C1_Scale_Decremental_Value_Low            4 bits      ; Lower nibble for scale decremental value
SKIP                                       4 bits      ; Reserved
$C1_Scale_Decremental_Value_High           8 bits      ; Higher 8 bits of scale decremental value
ALIGN

SKIP                                       8 bits      ; Reserved
$C1_First_Line_Bpg_Offset                  5 bits      ; Number of additional bits allocated to first line of each group
SKIP                                       3 bits      ; Reserved
ALIGN

$C1_Nfl_Bpg_Offset                         2 bytes     ; Number of bits de-allocated for each group after the first line
$C1_Slice_Bpg_Offset                       2 bytes     ; Number of bits de-allocated for each group to enforce slice constraint
$C1_Initial_Offset                         2 bytes     ; Initial offset for rcXForm offset
$C1_Final_Offset                           2 bytes     ; Final offset for rcXForm offset

$C1_Min_Qp                                 5 bits      ; Minimum Qp at which flatness Qp adjustment is made.
SKIP                                       3 bits      ; Reserved
$C1_Max_Qp                                 5 bits      ; Maximum Qp at which flatness Qp adjustment is made.
SKIP                                       3 bits      ; Reserved
ALIGN

$C1_Rc_Model_Size                          2 bytes     ; RC model size

$C1_Rc_Edge_Factor                         4 bits      ; Ratio of current vs previous activity to determine the edge
SKIP                                       4 bits      ; Reserved
ALIGN

$C1_Rc_Quant_Limit_0                       5 bits      ; Limit 0 of QP threshold used in short term RC
SKIP                                       3 bits      ; Reserved
$C1_Rc_Quant_Limit_1                       5 bits      ; Limit 1 of QP threshold used in short term RC
SKIP                                       3 bits      ; Reserved
ALIGN

$C1_Lower_Rc_Target_Offset                 4 bits      ; Lower offset of RC target
$C1_Upper_Rc_Target_Offset                 4 bits      ; Upper offset of RC target
ALIGN

$C1_Rc_Buffer_Threshold_00                 1 byte      ; RC buffer threshold 0
$C1_Rc_Buffer_Threshold_01                 1 byte      ; RC buffer threshold 1
$C1_Rc_Buffer_Threshold_02                 1 byte      ; RC buffer threshold 2
$C1_Rc_Buffer_Threshold_03                 1 byte      ; RC buffer threshold 3
$C1_Rc_Buffer_Threshold_04                 1 byte      ; RC buffer threshold 4
$C1_Rc_Buffer_Threshold_05                 1 byte      ; RC buffer threshold 5
$C1_Rc_Buffer_Threshold_06                 1 byte      ; RC buffer threshold 6
$C1_Rc_Buffer_Threshold_07                 1 byte      ; RC buffer threshold 7
$C1_Rc_Buffer_Threshold_08                 1 byte      ; RC buffer threshold 8
$C1_Rc_Buffer_Threshold_09                 1 byte      ; RC buffer threshold 9
$C1_Rc_Buffer_Threshold_10                 1 byte      ; RC buffer threshold 10
$C1_Rc_Buffer_Threshold_11                 1 byte      ; RC buffer threshold 11
$C1_Rc_Buffer_Threshold_12                 1 byte      ; RC buffer threshold 12
$C1_Rc_Buffer_Threshold_13                 1 byte      ; RC buffer threshold 13

$C1_Rc_Range_Parameters                    30 bytes    ; RC Range parameters[0:14] i.e. 30 bytes total.

SKIP                                       40 bytes    ; Reserved for future use

; Compression Structure 2
$C2_Minor_Dsc_Version                      4 bits      ; Minor DSC version
$C2_Major_Dsc_Version                      4 bits      ; Major DSC version
ALIGN

$C2_Pps_Identifier                         2 bytes     ; Application specific PPS identifier

$C2_Line_Buffer_Depth                      4 bits      ; Line buffer depth used to generate bit stream
$C2_Bits_Per_Component                     4 bits      ; Bits per component
ALIGN

$C2_Bits_Per_Pixel_Low                     2 bits      ; Lower 2 bits of bits per pixel field
$C2_Vbr_Enable                             1 bit       ; Enable/disable VBR
$C2_422_Enable                             1 bit       ; Enable/disable 4:2:2 sampling instead of regular 4:4:4 sampling
$C2_Convert_Rgb                            1 bit       ; Color space RGB or YCoCg-R
$C2_Block_Prediction_Enable                1 bit       ; Block prediction enable/disable
SKIP                                       2 bits      ; Skip reserved bits
$C2_Bits_Per_Pixel_High                    8 bits      ; Higher 8 bits of bits per pixel field
ALIGN

$C2_Picture_Height                         2 bytes     ; Picture height in pixels
$C2_Picture_Width                          2 bytes     ; Picture width in pixels
$C2_Slice_Height                           2 bytes     ; Slice height in pixels
$C2_Slice_Width                            2 bytes     ; Slice width in pixels
$C2_Chunk_Size                             2 bytes     ; Chunk size in bytes

$C2_Initial_Trans_Delay_Low                2 bits      ; Lower 2 bits of initial transmission delay
SKIP                                       6 bits      ; Skip 6 reserved bits
$C2_Initial_Trans_Delay_High               8 bits      ; Higher 8 bits of initial transmission delay
ALIGN

$C2_Initial_Decoder_Delay                  2 bytes     ; Initial decoder delay

SKIP                                       8 bits      ; Reserved
$C2_Rc_Xform_Scale_Value                   6 bits      ; Initial scale value
SKIP                                       2 bits      ; Reserved
ALIGN

$C2_Scale_Incremental_Value                2 bytes     ; Specifies number of group times between incrementing rcXForm scale value

$C2_Scale_Decremental_Value_Low            4 bits      ; Lower nibble for scale decremental value
SKIP                                       4 bits      ; Reserved
$C2_Scale_Decremental_Value_High           8 bits      ; Higher 8 bits of scale decremental value
ALIGN

SKIP                                       8 bits      ; Reserved
$C2_First_Line_Bpg_Offset                  5 bits      ; Number of additional bits allocated to first line of each group
SKIP                                       3 bits      ; Reserved
ALIGN

$C2_Nfl_Bpg_Offset                         2 bytes     ; Number of bits de-allocated for each group after the first line
$C2_Slice_Bpg_Offset                       2 bytes     ; Number of bits de-allocated for each group to enforce slice constraint
$C2_Initial_Offset                         2 bytes     ; Initial offset for rcXForm offset
$C2_Final_Offset                           2 bytes     ; Final offset for rcXForm offset

$C2_Min_Qp                                 5 bits      ; Minimum Qp at which flatness Qp adjustment is made.
SKIP                                       3 bits      ; Reserved
$C2_Max_Qp                                 5 bits      ; Maximum Qp at which flatness Qp adjustment is made.
SKIP                                       3 bits      ; Reserved
ALIGN

$C2_Rc_Model_Size                          2 bytes     ; RC model size

$C2_Rc_Edge_Factor                         4 bits      ; Ratio of current vs previous activity to determine the edge
SKIP                                       4 bits      ; Reserved
ALIGN

$C2_Rc_Quant_Limit_0                       5 bits      ; Limit 0 of QP threshold used in short term RC
SKIP                                       3 bits      ; Reserved
$C2_Rc_Quant_Limit_1                       5 bits      ; Limit 1 of QP threshold used in short term RC
SKIP                                       3 bits      ; Reserved
ALIGN

$C2_Lower_Rc_Target_Offset                 4 bits      ; Lower offset of RC target
$C2_Upper_Rc_Target_Offset                 4 bits      ; Upper offset of RC target
ALIGN

$C2_Rc_Buffer_Threshold_00                 1 byte      ; RC buffer threshold 0
$C2_Rc_Buffer_Threshold_01                 1 byte      ; RC buffer threshold 1
$C2_Rc_Buffer_Threshold_02                 1 byte      ; RC buffer threshold 2
$C2_Rc_Buffer_Threshold_03                 1 byte      ; RC buffer threshold 3
$C2_Rc_Buffer_Threshold_04                 1 byte      ; RC buffer threshold 4
$C2_Rc_Buffer_Threshold_05                 1 byte      ; RC buffer threshold 5
$C2_Rc_Buffer_Threshold_06                 1 byte      ; RC buffer threshold 6
$C2_Rc_Buffer_Threshold_07                 1 byte      ; RC buffer threshold 7
$C2_Rc_Buffer_Threshold_08                 1 byte      ; RC buffer threshold 8
$C2_Rc_Buffer_Threshold_09                 1 byte      ; RC buffer threshold 9
$C2_Rc_Buffer_Threshold_10                 1 byte      ; RC buffer threshold 10
$C2_Rc_Buffer_Threshold_11                 1 byte      ; RC buffer threshold 11
$C2_Rc_Buffer_Threshold_12                 1 byte      ; RC buffer threshold 12
$C2_Rc_Buffer_Threshold_13                 1 byte      ; RC buffer threshold 13

$C2_Rc_Range_Parameters                    30 bytes    ; RC Range parameters[0:14] i.e. 30 bytes total.

SKIP                                       40 bytes    ; Reserved for future use

EndStruct

;==============================================================================
; List Definitions
;------------------------------------------------------------------------------

List    &Pwr_Pref_List
  Selection       0x01,       "1 - Maximum Quality with No DPST"
  Selection       0x02,       "2"
  Selection       0x03,       "3"
  Selection       0x04,       "4"
  Selection       0x05,       "5"
  Selection       0x06,       "6 - Maximum Battery"
EndList

; This is the list for the selection of the Device Class
List    &Int_EFP_Device_Type_List
  Selection       0x0000,     "No Device"
  Selection       0x68C6,     "Integrated DisplayPort Only"
  Selection       0x60D6,     "Integrated DisplayPort with HDMI/DVI Compatible"
  Selection       0x68D6,     "Integrated DisplayPort with DVI Compatible"
  Selection       0x60D2,     "Integrated HDMI/DVI"
  Selection       0x68D2,     "Integrated DVI Only"
EndList

List    &Disabled_Enabled_List
  Selection       0,          "Disabled"
  Selection       1,          "Enabled"
EndList

List    &Int_EFP_Port_List
  Selection       0x00,       "N/A"
  Selection       0x01,       "HDMI-B"
  Selection       0x02,       "HDMI-C"
  Selection       0x07,       "DisplayPort-B"
  Selection       0x08,       "DisplayPort-C"
EndList

List    &LFP_Port_List
  Selection       0x0A,       "Embedded DisplayPort-A"
  Selection       0x15,       "MIPI Port A"
  Selection       0x17,       "MIPI Port C"
EndList

List    &Int_DP_AUX_Channel_List
  Selection       0x00,       "N/A"
  Selection       0x10,       "DisplayPort-B AUX Channel"
  Selection       0x20,       "DisplayPort-C AUX Channel"
EndList

List    &Int_eDP_AUX_Channel_List
  Selection       0x40,       "DisplayPort-A AUX Channel"
EndList

List    &GPIO_Pin_List
  Selection       0x00,       "N/A"
  Selection       0x01,       "Integrated HDMI-B DDC GPIO Pins"
  Selection       0x02,       "Integrated HDMI-C DDC GPIO Pins"
EndList

List    &GMBus_Speed_List
  Selection       0x01,       "50 KHz"
  Selection       0x00,       "100 KHz"
  Selection       0x02,       "400 KHz"
  Selection       0x03,       "1 MHz"
EndList

List    &Inv_Type_List
  Selection       0x00,       "None/External"
  Selection       0x02,       "PWM"
EndList

List    &Inv_Polarity_List
  Selection       0x00,       "Normal"
  Selection       0x01,       "Inverted"
EndList

List    &LFP_Config_List
  Selection       0x0000,     "No Local Flat Panel"
  Selection       0x1806,     "eDP (LFP Driven by Int-DisplayPort Encoder)"
  Selection       0x1400,     "MIPI"
EndList

List    &No_Yes_List
  Selection       0,          "No"
  Selection       1,          "Yes"
EndList

List    &Yes_No_List
  Selection       0,          "Yes"
  Selection       1,          "No"
EndList

List    &Off_On_List
  Selection       0,          "Off"
  Selection       1,          "On"
EndList

List    &OS_Driver_List
  Selection       0,          "OS Default Algorithm"
  Selection       1,          "Driver Algorithm"
EndList

List    &OS_DriverP_List
  Selection       0,          "OS Default Algorithm"
  Selection       1,          "Driver Persistence Algorithm"
EndList

List    &eDP_Panel_Color_Depth_List
  Selection       0x00,       "18-bit Color Depth"
  Selection       0x01,       "24-bit Color Depth"
  Selection       0x02,       "30-bit Color Depth"
  Selection       0x03,       "36-bit Color Depth"
EndList

List    &eDP_Link_DataRate_List
  Selection       0x00,       "1.62 Gbps"
  Selection       0x01,       "2.70 Gbps"
  Selection       0x02,       "5.40 Gbps"
EndList

List    &eDP_Link_LaneCount_List
  Selection       0x00,       "x1"
  Selection       0x01,       "x2"
  Selection       0x03,       "x4"
EndList

List    &DP_eDP_Link_PreEmp_List
  Selection       0x00,       "Level-0"
  Selection       0x01,       "Level-1"
  Selection       0x02,       "Level-2"
  Selection       0x03,       "Level-3"
EndList

List    &DP_eDP_Link_VSwing_List
  Selection       0x00,       "Swing-0"
  Selection       0x01,       "Swing-1"
  Selection       0x02,       "Swing-2"
  Selection       0x03,       "Swing-3"
EndList

List    &Panel_List
  Selection       0x00,       "PANEL #01"
  Selection       0x01,       "PANEL #02"
  Selection       0x02,       "PANEL #03"
  Selection       0x03,       "PANEL #04"
  Selection       0x04,       "PANEL #05"
  Selection       0x05,       "PANEL #06"
  #IF ($LFP_Device_Class != 0x1400)
    Selection       0x06,       "PANEL #07"
    Selection       0x07,       "PANEL #08"
    Selection       0x08,       "PANEL #09"
    Selection       0x09,       "PANEL #10"
    Selection       0x0A,       "PANEL #11"
    Selection       0x0B,       "PANEL #12"
    Selection       0x0C,       "PANEL #13"
    Selection       0x0D,       "PANEL #14"
    Selection       0x0E,       "PANEL #15"
    Selection       0x0F,       "PANEL #16"
  #ENDIF
EndList

List    &eDP_VSwing_Preemph_table_List
  Selection       0x0,        "Low Power VSwing/Pre-Emphasis Table"
  Selection       0x1,        "Default VSwing/Pre-Emphasis Table"
EndList


List    &Under_Over_List
  Selection       0x0,        "Enable Underscan and Overscan modes"
  Selection       0x1,        "Enable only overscan modes"
  Selection       0x2,        "Enable only underscan modes"
EndList

List    &DPS_Panel_Type_List
  Selection       0x00,       "Static DRRS"
  Selection       0x02,       "Seamless"
EndList

List    &Blt_Control_Type_List
  Selection       0x01,       "CCFL Backlight"
  Selection       0x02,       "LED Backlight"
EndList

List    &Hdmi_LS_List

  Selection       0x00,       "400mV 0.0dB Level Shifter"
  Selection       0x01,       "400mV 3.5dB Level Shifter"
  Selection       0x02,       "400mV 6.0dB Level Shifter"
  Selection       0x03,       "400mV 9.5dB Level Shifter"
  Selection       0x04,       "600mV 0.0dB Level Shifter"
  Selection       0x05,       "600mV 3.5dB Level Shifter"
  Selection       0x06,       "600mV 6.0dB Level Shifter"
  Selection       0x07,       "800mV 0.0dB Level Shifter"
  Selection       0x08,       "800mV 3.5dB Level Shifter"
  Selection       0x09,       "1200mV 0.0dB Level Shifter"
EndList

List    &DisplayList
  Selection       0x08,       "LFP"
  Selection       0x04,       "EFP1"
  Selection       0x40,       "EFP2"
  Selection       0x00,       "None"
EndList

List    &Dither_Select_Bit
  Selection       0,          "Dithering in Panel controller"
  Selection       1,          "Dithering in Display Controller"
EndList

List    &MIPI_Bridge_Ref_Clock_List
  Selection       0,          "19.2"
  Selection       1,          "26"
EndList

List    &Panel_Identifier_List
  Selection       0x0,        "Use Sequence Block"
  Selection       0x1,        "MIPI DSI Panel-1"
  Selection       0x2,        "MIPI DSI Panel-2"
  Selection       0x3,        "MIPI DSI Panel-3"
  Selection       0x4,        "MIPI DSI Panel-4"
  Selection       0x5,        "MIPI DSI Panel-5"
  Selection       0x6,        "MIPI DSI Panel-6"
EndList

List    &Panel_Type_List
  Selection       0,          "Native MIPI DSI"
  Selection       1,          "MIPI DSI to LVDS Bridge"
EndList

List    &MIPI_DSI_Panel_Architecture_Type_List
  Selection       0x0,        "Type 1"
  Selection       0x1,        "Type 2"
  Selection       0x2,        "Type 3"
  Selection       0x3,        "Type 4"
EndList

List    &Video_Command_Mode_List
  Selection       0,          "Video Mode"
  Selection       1,          "Command Mode"
EndList

List    &Packet_Sequence_Video_Mode_List
  ;Selection    0x0,    "Reserved"
  Selection       0x1,        "Non-burst with sync pulse"
  Selection       0x2,        "Non-burst with sync events"
  Selection       0x3,        "Burst Mode"
EndList

List    &Colour_Format_Video_Mode_List
  Selection       0x1,        "RGB565"
  Selection       0x2,        "RGB666"
  Selection       0x3,        "RGB 666(Loosely Packed Format)"
  Selection       0x4,        "RGB888"
EndList

List    &Panel_Rotation_List
  Selection       0x0,        "0 degree"
  Selection       0x1,        "90 degree"
  Selection       0x2,        "180 degree"
  Selection       0x3,        "270 degree"
EndList

List    &Enable_Disable_List
  Selection       0,          "Enable"
  Selection       1,          "Disable"
EndList

List    &EscapeClk_List
  Selection       0x0,        "20 MHz"
  Selection       0x1,        "10 MHz"
  Selection       0x2,        "5 MHz"
  ;Selection    0x3,    "Undefined"
EndList

List    &DPhyParamFlag_List
  Selection       0,          "Dphy Param is not valid"
  Selection       1,          "Dphy Param is valid"
EndList

List    &MIPI_DSI_Panel_Color_Depth_List
  Selection       0x0,        "18Bpp"
  Selection       0x1,        "24Bpp"
EndList

List    &Lane_Count_List
  Selection       0x0,        "1"
  Selection       0x1,        "2"
  Selection       0x2,        "3"
  Selection       0x3,        "4"
EndList

List    &Dual_Link_List
  Selection       0x0,        "Dual Link Not Supported"
  Selection       0x1,        "Dual Link Front Back Mode"
  Selection       0x2,        "Dual Link Pixel Alternative Mode"
  ;Selection      0x3,        "Reserved"
EndList

List    &Pixel_Overlap_Count
  Selection       0x0,        "Zero Pixel Overlap"
  Selection       0x1,        "One Pixel Overlap"
  Selection       0x2,        "Two Pixels Overlap"
  Selection       0x3,        "Three Pixels Overlap"
  Selection       0x4,        "Four Pixels Overlap"
  Selection       0x5,        "Five Pixels Overlap"
  Selection       0x6,        "Six Pixels Overlap"
  Selection       0x7,        "Seven Pixels Overlap"
EndList

List    &Mipi_Port_List
  Selection       0x0,        "MIPI PortA"
  Selection       0x1,        "MIPI PortC"
  Selection       0x2,        "Both MIPI PortA and PortC"
  ;Selection 0x3,  "Reserved"
EndList

List    &RgbFlip
  Selection       0x0,        "RGB Panel"
  Selection       0x1,        "BGR Panel"
EndList

List    &Pwm_Source_List
  ;Selection 0x0,  "PWM From PMIC"
  ;Selection 0x1,  "PWM From LPSS"
  Selection       0x2,        "PWM From Display Engine"
  Selection       0x3,        "PWM From LCD Panel"
EndList

List    &Pwm_Controller_List
  Selection       0x0,        "PWM0"
  Selection       0x1,        "PWM1"
  ;Selection 0x2,  "PWM2"
  ;Selection 0x3,  "PWM3"
EndList

List    &wait_line_link
  Selection       0x00,       "0 lines to wait"
  Selection       0x01,       "2 lines to wait"
  Selection       0x02,       "4 lines to wait"
  Selection       0x03,       "8 lines to wait"
EndList

List    &PmicSocSelection_List
  Selection       0x0,        "From PMIC"
  Selection       0x1,        "From SoC"
EndList

List    &Hdmi2SupportOptions
  Selection       0x00,       "Disabled"
  Selection       0x01,       "Enabled"
EndList

List    &Compression_Method_List
  Selection       0x00,       "Using PPS"
  Selection       0x01,       "Using CPS"
EndList

List    &Compression_Struct_Index_List
  Selection       0x00,       "Compression Parameters 1"
  Selection       0x01,       "Compression Parameters 2"
EndList

List    &Line_Buffer_Depth_List
  Selection       0x08,       "8 bits"
  Selection       0x09,       "9 bits"
  Selection       0x10,       "10 bits"
  Selection       0x11,       "11 bits"
  Selection       0x12,       "12 bits"
EndList

List    &Bits_Per_Component_List
  Selection       0x08,       "8 bits"
  Selection       0x10,       "10 bits"
  Selection       0x12,       "12 bits"
EndList

;==============================================================================
; Page Definitions
;------------------------------------------------------------------------------

BeginInfoBlock
PPVer    "3.00"
Image EOF Thru EOF At EOF
EndInfoBlock

;==============================================================================
; Page - Revision History
;------------------------------------------------------------------------------
Page      "VBT Information"
  Title     "PLATFORM : Broxton"
  Title     "VBT version: 199"

  #IF       ($LFP_Device_Class == 0x1806)
    Title     "Supported LFP type: eDP"
  #ELSEIF   ($LFP_Device_Class == 0x1400)
    Title     "Supported LFP type: MIPI"
  #ELSE
    Title     "Supported LFP type: No LFP"
  #ENDIF
EndPage   ; Revision History

;==============================================================================
; Page - General Platform Configuration
;------------------------------------------------------------------------------
Page      "General Platform Configuration"

  Combo     $Embedded_Platform, "Embedded Platform: ", &No_Yes_List,
  Help      "This feature allows a selectable option to determine whether "
            "the platform is embedded design or not."

  Combo     $bmp_Dynamic_CdClock_Supported, "Dynamic CD Clock Support: ", &Disabled_Enabled_List,
  Help      "Enabling this feature configures optimal CD Clock frequency at run time .\n "

EndPage   ; General platform Configuration

;==============================================================================
; Page - UEFI GOP Driver Configuration
;------------------------------------------------------------------------------
Page      "UEFI GOP Driver Configuration"

  Combo     $Hotplug_Support_Enb, "Hot Plug Support:", &Disabled_Enabled_List,
  Help      "This feature is to enable/disable Hot Plug Support for EFP displays in GOP driver."

  Title     "Child Device Configuration"
  Link      "Child Device List", "Child Device List"

  ;==============================================================================
  ; Page - Child Device List
  ;------------------------------------------------------------------------------

  Page      "Child Device List"
    Link      "Close Table" , ".."
    Title     "A child device is a combination of one or more displays. Select the child devices that the GOP driver should enumerate if detected"
    Title     "Note: The child devices are listed here in decreasing order of priority. In case the system BIOS does not specify the child device to start, then GOP driver selects the highest priority child device"

    Title     "Child Device 1"
    Combo     $ChildDevice1Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice1Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 2"
    Combo     $ChildDevice2Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice2Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 3"
    Combo     $ChildDevice3Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice3Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 4"
    Combo     $ChildDevice4Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice4Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 5"
    Combo     $ChildDevice5Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice5Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 6"
    Combo     $ChildDevice6Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice6Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 7"
    Combo     $ChildDevice7Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice7Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 8"
    Combo     $ChildDevice8Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice8Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 9"
    Combo     $ChildDevice9Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice9Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 10"
    Combo     $ChildDevice10Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice10Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 11"
    Combo     $ChildDevice11Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice11Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 12"
    Combo     $ChildDevice12Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice12Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 13"
    Combo     $ChildDevice13Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice13Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 14"
    Combo     $ChildDevice14Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice14Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 15"
    Combo     $ChildDevice15Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice15Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"

    Title     " "
    Title     "Child Device 16"
    Combo     $ChildDevice16Primary, "\tPrimary display: " , &DisplayList,
    Help      "Primary Display\r\n"
    Combo     $ChildDevice16Secondary, "\tSecondary display: " , &DisplayList,
    Help      "Secondary Display\r\n"
  EndPage   ; "Child Device List"

  ;============================================================================
  ; Page - Fixed Mode Configuration
  ;----------------------------------------------------------------------------

  Page      "Fixed Mode Feature"
    Link      "Close Table", ".."

    Combo     $Feature_Enable, "Enable Feature:",  &No_Yes_List,
    Help      "Fixed Mode Feature allows user to fix a mode during POST such that only that particular mode will be always set."
              "This field specifies if user wants to enable/disable the feature."
              "When enabled user is expected to provide a valid input."

    EditNum   $X_res, "Horizontal Pixels:", DEC,
    Help      "This value specifies the horizontal pixels of the mode."
              "It should be always less than or equal to the native horizontal resolution."

    EditNum   $Y_res, "Vertical Pixels:", DEC,
    Help      "This value specifies the vertical pixels of the mode."
              "It should be always less than or equal to the native vertical resolution."

  EndPage

EndPage   ; "UEFI GOP Driver Configuration"

;============================================================================
; Page - Windows Graphics driver Configuration
;----------------------------------------------------------------------------
Page      "Windows Graphics driver Configuration"

  Link      "General Features" , "General Features"
  Link      "Display Features" , "Display Features"
  Link      "Power Conservation" , "Power Conservation"

  Page      "General Features"
    Link      "Close Table" , ".."

    EditNum   $VBT_Customization_Version, "  VBT Customization Version:", DEC,
    Help      "This feature allows the OEM to have a customized VBT version number. "
              "The permissible values for VBT Customization version is from 0 to 255."
  EndPage   ; General Features"

  Page      "Display Features"
    Link      "Close Table" , ".."

    Combo     $CUI_Maintain_Aspect, "Enable 'Maintain Aspect Ratio':", &No_Yes_List,
    Help      "This feature allows the OEM to enable or disable the 'Maintain Aspect Ratio' feature. "
              "When the option is set to Yes, the feature will be enabled and CUI will show "
              "for end user selection 'Maintain Aspect Ratio'. When the option is set to No, "
              "the complete 'Maintain Aspect Ratio' feature will be disabled."

    Title     "Legacy Monitor Mode Limit:"

    EditNum   $Legacy_Monitor_Max_X, "    Maximum X Resolution (Pixels):", DEC,
    Help      "This feature allows the limiting of selectable display modes "
              "when a legacy monitor is detected. The maximum resolution is specified by "
              "a maximum number of horizontal active pixels.\r\n"
              "Note: A legacy monitor is defined as a monitor with no DDC available."

    EditNum   $Legacy_Monitor_Max_Y, "    Maximum Y Resolution (Pixels):", DEC,
    Help      "This feature allows the limiting of selectable display modes "
              "when a legacy monitor is detected.  The maximum resolution is specified by "
              "a maximum number of vertical active pixels.\r\n"
              "Note: A legacy monitor is defined as a monitor with no DDC available."

    EditNum   $Legacy_Monitor_Max_RR, "    Maximum Refresh Rate (Hz):", DEC,
    Help      "This feature allows the limiting of selectable display modes "
              "when a legacy monitor is detected.  The maximum refresh rate "
              "is specified in Hz.\r\n"
              "Note: A legacy monitor is defined as a monitor with no DDC available."

    Title     "Rotation Configuration:"

    Combo     $Rot_Enable, "    Enable Rotation:", &No_Yes_List,
    Help      "This feature when set to yes, will allow for rotation. "
              "Otherwise, when the feature is set to no, "
              "the rotation functionality will be disabled within the driver."

  EndPage   ; Display features

  Page      "Power Conservation"
    Link      "Close Table" , ".."

    Title     "    "

    Combo     $PC_Fields_Enable, "  PC Features Control Options", &Disabled_Enabled_List,
    Help      "This feature determines the validity of the following PC Features Control Options.\r\n\r\n"
              "1.  Intel® Rapid Memory Power Management (RMPM)\r\n"
              "2.  Intel® Smart 2D Display Technology (S2DDT)\r\n"
              "3.  Intel® Display Power Saving Technology (DPST) (Mobile only)\r\n"
              "4.  DxgkDDI Backlight Control (DxgkDdiBLC) (Mobile only)\r\n"
              "5.  Intel® Automatic Display Brightness (ADB) (Mobile only)\r\n"
              "6.  Intel® Display Refresh Rate Switching (DRRS) (Mobile only)\r\n"
              "7.  Graphics Render Standby (RS)\r\n"
              "8.  Intel® Turbo Boost Technology\r\n"
              "9.  Dynamic Frames Per Second (DFPS)\r\n"
              "10. Dynamic Media Refresh Rate Switching (DMRRS)\r\n"
              "11. Assertive Display Technology (ADT)\r\n\r\n"
              "Note: Enable and Save the changes to display all the PC Features Control Options\r\n"

    Combo     $PM_RMPM_Enable, "\tIntel® Rapid Memory Power Management (RMPM)", &Disabled_Enabled_List,
    Help      "This feature determines whether Intel® Rapid Memory Power Management (RMPM) is to be enabled. "

    Combo     $PM_S2DDT_Enable, "\tIntel® Smart 2D Display Technology (S2DDT)", &Disabled_Enabled_List,
    Help      "This feature determines whether Intel® Smart 2D Display Technology (S2DDT) is to be enabled. "

    Combo     $PM_DPST_Enable, "\tIntel® Display Power Saving Technology (DPST) (Mobile only)", &Disabled_Enabled_List,
    Help      "This feature determines whether the Intel® Display Power Savings Technology (DPST) is enabled or disabled. "
              "Intel® DPST is a display power savings technology that changes the intensity of colors in order to conserve backlight power."
              "\r\n\r\nNote: This technology is only active when the system is running in battery mode and "
              "the LFP is the only active display device."

    Combo     $BIA_Aggress_Level, "\t\tDPST Aggressiveness Level (Mobile only)", &Pwr_Pref_List,
    Help      "This feature defines the Intel® Display Power Saving Technology aggressiveness level if and only if "
              "the feature Intel® Display Power Saving Technology is enabled."
              "\r\n\r\nThe following are the definitions for each level:"
              "\r\n1 - Maximum Quality - shall use no DPST "
              "\r\n2 - Provides  the user the maximum brightness for their embedded Local Flat Panel (LFP)while DPST is in use"
              "\r\n3 - This level defines maximum amount of brightness with minimal power savings"
              "\r\n4 - This level defines an intermediate value for brightness amount"
              "\r\n5 - This level defines an intermediate value for the brightness amount"
              "\r\n6 - Maximum Battery - Provided the user with the minimum amount of "
              "brightness capable for their LFP with the maximum power savings"

    Combo     $PM_BLC_Enable, "\tDxgkDDI Brightness Control Method (Mobile only)", &Disabled_Enabled_List,
    Help      "This option determines whether the Vista, Win7, and future version DxgkDDI LFP Brightness Control method is to be enabled. "

    Combo     $PM_ADB_Enable, "\tIntel® Automatic Display Brightness (ADB) (Mobile only)", &Disabled_Enabled_List,
    Help      "This feature determines whether Intel® Automatic Display Brightness is to be enabled. "
              "Intel® Automatic Display Brightness adjusts the brightness of the embedded Local Flat Panel (LFP) "
              "depending on the current ambient light environment. "
              "When enabled, the driver and VBIOS will control the backlight brightness of the LFP "
              "depending on the ambient environment if and only if the LFP is the only active display. "
              "When disabled, the driver will perform no action."

    Link      "ADB Response Data (Mobile only)" , "ADB Response Data (Mobile only)"

    Combo     $PM_DRRS_Enable, "\tIntel® Display Refresh Rate Switching (DRRS) (Mobile only)", &Disabled_Enabled_List,
    Help      "This feature determines whether Intel® Display Refresh Rate Switching (DRRS) is to be enabled."

    Combo     $PM_RS_Enable, "\tGraphics Render Standby (RS)", &Disabled_Enabled_List,
    Help      "This feature determines whether Graphics Render Standby (RS)is to be enabled."

    Combo     $PM_Turbo_Enable, "\tIntel® Turbo Boost Technology", &Disabled_Enabled_List,
    Help      "This feature determines whether Intel® Turbo Boost Technology is to be enabled."

    Combo     $Panel_Self_Refresh, "\tPanel Self Refresh (PSR)", &Disabled_Enabled_List,
    Help      "This feature determines whether Panel Self Refresh (PSR) feature is to be enabled."

    Combo     $Dynamic_FPS_Enable, "\tDynamic Frames Per Second (DFPS)", &Disabled_Enabled_List,
    Help      "This feature determines whether Dynamic Frames Per Second is to be enabled."

    Combo     $DMRRS, "\tDynamic Media Refresh Rate Switching Enable/Disable", &Disabled_Enabled_List,
    Help      "This feature determines whether Dynamic media refresh rate switching is to be enabled."

    Combo     $ADT, "\tAssertive Display Technology Enable/Disable", &Disabled_Enabled_List,
    Help      "This feature determines whether Assertive display technology is to be enabled. "

    Page      "ADB Response Data (Mobile only)"
      Link      "Close Table" , ".."

      Table     $ALS_Response_Data " ADB Response Data (Mobile only)",
      Column    "Backlight Adjust", 2 bytes, EHEX
      Column    "Lux", 2 bytes, EHEX,
      Help      "This feature defines values used to calibrate the Intel® Automatic Display Brightness policy's "
                "response to account for specific hardware implementation details such as sensor placement and optics. "
                "Up to five points can be specified, where each point indicates a given ambient light illuminance "
                "to display luminance mapping specified as (<%BacklightAdjust>, <Lux>).  Points should be "
                "listed in monotonically increasing order by ambient light illuminance (lux). "
                "A minimum of two points are required (min and max)."
    EndPage   ; "ADB Response Data"
  EndPage   ; Power Conservation
EndPage   ; "Windows Graphics driver Configuration"

;==============================================================================
; Page - Display Configurations
;------------------------------------------------------------------------------
Page      "Integrated Display Configuration"
  Title     "Integrated DP, HDMI, DVI, eDP Configuration"

  Link      "LFP Configuration", "LFP Configuration"
  Link      "Integrated DisplayPort/HDMI Configuration with External Connectors", "Integrated DisplayPort/HDMI Configuration with External Connectors"

  ;==============================================================================
  ; Page - LFP Configuration
  ;----------------------------------------------------------------------------

  Page      "LFP Configuration"
    Link      "Close Table", ".."
    Combo     $LFP_Device_Class , "Active Local Flat Panel Configuration (Save The Configuration After Selecting This Field):", &LFP_Config_List,
    Help      "This feature is for configuring LFP type. Save the configuration after selecting this field to see display related settings."
              "\r\n Note: For desktop platforms, eDP supported only on Port D"

    Combo     $LFP_Port, "Select Output Port:", &LFP_Port_List,
    Help      "This feature, when enabled, will activate support for an eDP "
              "Driver also uses the same data for enabling eDP on the selected port.\r\n"
              "Note: Do not enable any other digital ports on the same Port as eDP."

    #IF       ($LFP_Device_Class == 0x1806)
      Combo     $Int_LFP_AUX_Channel, "Select AUX Channel:", &Int_eDP_AUX_Channel_List,
      Help      "This feature specifies the AUX Channel for embedded-DisplayPort. "
                "This field is valid only if integrated eDP is selected for Device Type."

      Combo     $HPD1_Inversion_Enable, "HPD Inversion:", &Disabled_Enabled_List,
      Help      "This feature when enabled, will enable HPD inversion for Selected Port"
    #ENDIF

    Title     "    "
    Combo     $bmp_Panel_type, "Select Panel Type:", &Panel_List,
    Help      "This feature selects the Local Flat Panel (LFP) the GOP and driver is to enable.\r\n\r\n"
              "Default LFP parameter values:\r\n"
              "\tPANEL #01: 640x480 LFP\r\n"
              "\tPANEL #02: 800x600 LFP\r\n"
              "\tPANEL #03: 1024x768 LFP\r\n"
              "\tPANEL #04: 1280x1024 LFP\r\n "
              "\tPANEL #05: 1400x1050 Reduced Blanking LFP\r\n"
              "\tPANEL #06: 1400x1050 Non-Reduced Blanking LFP\r\n"
    #IF       ($LFP_Device_Class != 0x1400)
                "\tPANEL #07: 1600x1200 LFP\r\n"
                "\tPANEL #08: 1280x768 LFP\r\n"
                "\tPANEL #09: 1680x1050 LFP\r\n"
                "\tPANEL #10: 1920x1200 LFP\r\n"
                "\tPANEL #11: 1440x900 LFP\r\n"
                "\tPANEL #12: 1600x900 LFP\r\n"
                "\tPANEL #13: 1024x768 LFP\r\n"
                "\tPANEL #14: 1280x800 LFP\r\n"
                "\tPANEL #15: 1920x6108 LFP\r\n"
                "\tPANEL #16: 2048x1536"
    #ENDIF

    Combo     $bmp_Panel_EDID, "Local Flat Panel (LFP) EDID Support: ", &Disabled_Enabled_List,
    Help      "This feature, when enabled, will activate support for a LFP with an EDID. "
              "The GOP and driver will load the EDID and "
              "use its data to set appropriate timing on current panel. "
              "If disabled, there will be no attempt to read an EDID and "
              "other methods will be used to set panel timing."

    ; Combo     $180_Deg_Rotation_Enable, "Enable 180 Degree Rotation:", &No_Yes_List,
    ; Help      "This feature when set to yes, will enable 180 Degree rotation "
    ;           "otherwise, the rotation functionality will be disabled."

    #IF       ($LFP_Device_Class == 0x1806)
      Combo     $LFP_Lane_Reversal, "DDI Lane Reversal: ", &Disabled_Enabled_List,
      Help      "This feature, when enabled, will set lane reversal bit for Selected Port "
    #ENDIF

    Title     "    "

    Link      "Panel #01 ", "Panel #01 "
    Link      "Panel #02 ", "Panel #02 "
    Link      "Panel #03 ", "Panel #03 "
    Link      "Panel #04 ", "Panel #04 "
    Link      "Panel #05 ", "Panel #05 "
    Link      "Panel #06 ", "Panel #06 "
    #IF       ($LFP_Device_Class != 0x1400)
      Link      "Panel #07 ", "Panel #07 "
      Link      "Panel #08 ", "Panel #08 "
      Link      "Panel #09 ", "Panel #09 "
      Link      "Panel #10 ", "Panel #10 "
      Link      "Panel #11 ", "Panel #11 "
      Link      "Panel #12 ", "Panel #12 "
      Link      "Panel #13 ", "Panel #13 "
      Link      "Panel #14 ", "Panel #14 "
      Link      "Panel #15 ", "Panel #15 "
      Link      "Panel #16 ", "Panel #16 "
    #ENDIF

    ;==============================================================================
    ; Page - Panel #01 (640x480) Flat Panel parameters
    ;------------------------------------------------------------------------------

    Page      "Panel #01 "

      TitleB    "Common LFP Features"

      EditText  $Panel_Name_01, "\tLFP Panel Name:",
      Help      "This feature defines the LFP panel name, used by driver only. "
                "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

      Combo     $Enable_Scaling_01, "\tScale to Target Resolution:", &No_Yes_List,
      Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

      EditNum   $Panel_Width_01, "\tTarget X-Res:", DEC,
      Help      "This value specifies the Target X-Resolution for this panel."

      EditNum   $Panel_Height_01, "\tTarget Y-Res:", DEC,
      Help      "This value specifies the Target Y-Resolution for this panel."

      TitleB    "\tDPS Panel Type Features "
      Combo     $DPS_Panel_Type_01, "\tDPS Panel Type:", &DPS_Panel_Type_List,
      Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                "SDRRS:- Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience.\r\n"
                "Seamless:-  Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience."
                "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                "during the refresh rate transitions"

      EditNum   $Seamless_DRRS_Min_RR_01, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
      Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

      TitleB    "\tBackLight Technology Type Features "
      Combo     $Blt_Control_01, "\tBackLight Technology:", &Blt_Control_Type_List,
      Help      "This feature allows OEM to select the Backlight Technology.\r\n "

      Title     " "
      Link      "DTD Timings Table" , "DTD Timings"
      Link      "LFP PnP ID Table" , "LFP PnP ID"
      Link      "Backlight Control Parameters" , "Backlight Control Parameters"
      Link      "Chromaticity Control" , "Chromaticity Control"

      #IF       ($LFP_Device_Class == 0x1400)
        TitleB    "Integrated MIPI DSI Settings"
        Link      "MIPI Display Settings" , "MIPI Display Settings"
      #ENDIF

      #IF       ($LFP_Device_Class == 0x1806)
        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "eDP Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_01, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used. "

        Combo     $eDP_VswingPreEmph_1, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC01, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "eDP Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_01, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_01, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_01, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_01, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_01, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_01, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_01, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_01, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_01, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_01, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_01, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_01, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_01, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage
        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_01, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_01, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_01, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_01, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_01, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_01, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      #ENDIF

      Page      "DTD Timings"
        Link      "Close Table" , ".."

        Table     $DVO_Tbl_01 " DTD Timings Values",
        Column    "Timings" , 1 byte , EHEX,
        Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                  "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                  "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                  "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                  "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                  "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                  "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                  "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                  "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                  "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                  "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                  "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                  "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                  "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                  "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                  "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                  "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                  "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                  "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                  "\tByte14 \t: Vertical Image Size, LSB\r\n"
                  "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                  "\tByte16 \t: Horizontal Border in pixels\r\n"
                  "\tByte17 \t: Vertical Border in lines\r\n"
                  "\tByte18 \t: Flags:\r\n"
                  "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                  "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                  "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                  "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 0:   0 = Reserved"
      EndPage

      Page      "LFP PnP ID"
        Link      "Close Table" , ".."

        Table     $LVDS_PnP_ID_01 " LFP PnP ID Values",
        Column    "PnP ID" , 1 byte , EHEX,
        Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                  "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                  " Table Definition:\r\n"
                  " \tWord:  ID Manufacturer Name\r\n"
                  " \tWord:  ID Product Code\r\n"
                  " \tDWord: ID Serial Number\r\n"
                  " \tByte:  Week of Manufacture\r\n"
                  " \tByte:  Year of Manufacture"
      EndPage

      Page      "Backlight Control Parameters"
        Link      "Close Table" , ".."

        Combo     $BLC_Inv_Type_01, "Inverter Type:", &Inv_Type_List,
        Help      "This feature allows for the selection of the Backlight Inverter type "
                  "that is to be used to control the backlight brightness of the LFP. \r\n"
                  "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                  "via the integrated PWM solution for the applicable chipsets. \r\n"
                  "When None/External is selected, the system BIOS will control the backlight brightness "
                  "via the external solution."

        Combo     $Lfp_Pwm_Source_Selection_01, "  Pwm Source Selection:", &Pwm_Source_List,
        Help      "This field allows to select the Source of the PWM to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $Lfp_Pwm_Controller_Selection_01, "  Pwm Controller Selection:", &Pwm_Controller_List,
        Help      "This field allows to select the PWM Controller to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $BLC_Inv_Polarity_01, "Inverter Polarity:", &Inv_Polarity_List,
        Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                  "Normal means 0 value is minimum brightness.\r\n"
                  "Inverted means 0 value is maximum brightness."

        EditNum   $BLC_Min_Brightness_01, "Minimum Brightness:", DEC,
        Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                  "The graphics driver will never decrease the backlight less than this value. "
                  "The value must be specified using normal polarity semantics."

        EditNum   $POST_BL_Brightness_01, "   POST Backlight Intensity:", DEC,
        Help      "This feature is used to set default brightness value at POST."
                  "This is configurable field of 0-255. "
                  "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

        EditNum   $PWM_Frequency_01, "  PWM Inverter Frequency (Hz):", DEC,
        Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                  "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
      EndPage

      Page      "Chromaticity Control"
        Link      "Close Table" , ".."

        Combo     $Chromacity_Enable_01, "Chromaticity Control Feature", &Disabled_Enabled_List,
        Help      " This bit enables Chromaticity feature. \r\n"
                  " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                  " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                  " Please refer to section 3.7 of EDID Specification 1.4"

        Combo     $Override_EDID_Data_01, "Override the EDID values", &No_Yes_List,
        Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

        EditNum   $Red_Green_01, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

        EditNum   $Blue_White_01, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

        EditNum   $Red_x_01, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
        Help      " Bits 9:2 of red color x coordinate"

        EditNum   $Red_y_01, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
        Help      " Bits 9:2 of red color y coordinate"

        EditNum   $Green_x_01, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
        Help      " Bits 9:2 of Green color x coordinate"

        EditNum   $Green_y_01, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
        Help      " Bits 9:2 of Green color y coordinate"

        EditNum   $Blue_x_01, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
        Help      " Bits 9:2 of Blue color x coordinate"

        EditNum   $Blue_y_01, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
        Help      " Bits 9:2 of Blue color y coordinate"

        EditNum   $White_x_01, "   White_x (Bits 9:2 at 21h)" , EHEX,
        Help      " Bits 9:2 of White color x coordinate"

        EditNum   $White_y_01, "   White_y (Bits 9:2 at 22h)" , EHEX,
        Help      " Bits 9:2 of White color y coordinate"
      EndPage   ; Chromaticity Control

      #IF       ($LFP_Device_Class == 0x1400)
        Page      "MIPI Display Settings"

          Link      "Close Table" , ".."

          TitleB    "MIPI DSI Controller Configuration Settings"

          ;Combo   $PanelIdentifier_01, "\tPanel Identifier:", &Panel_Identifier_List,
          ;Help    "This feature is used to select MIPI DSI Panel Identifier"

          Combo     $Video_Command_Mode_01, "\tVideo/Command Mode:", &Video_Command_Mode_List,
          Help      "This feature helps in selecting Video/Command Mode."

          Combo     $Packet_Sequence_Video_Mode_01, "\tPacket Sequence For Video Mode:", &Packet_Sequence_Video_Mode_List,
          Help      "This feature helps in selecting packet sequence for Video Mode.\n"
                    "Non-burst with sync pulse\n"
                    "Non-burst with sync events\n"
                    "Burst mode"

          EditNum   $RequiredBurstModeRate_01,  "\tRequired Burst Mode Rate (in Kbps):", DEC,
          Help      "This feature allows to enter Required Burst Mode Rate in Kilo bits per sec. This should be greater than Non-Burst Mode Rate\n"
                    "This value is valid only if packet sequence for video mode is Burst Mode."

          Combo     $Colour_Format_Video_Mode_01, "\tColour Format In Video Mode:", &Colour_Format_Video_Mode_List,
          Help      "This feature helps in selecting supported colour format in Video Mode."

          Combo     $Dual_Link_01, "\tDual Link Support:", &Dual_Link_List,
          Help      "This feature allows to select type of dual link."

          Combo     $Pixel_Overlap_Count_01, "\tPixel Overlap Count(Z-Inversion):", &Pixel_Overlap_Count,
          Help      "Select the number of Pixels to be overlapped per half of Scanline while using\n"
                    "MIPI Dual Link Front-Back video mode."

          Combo     $CABC_Support_01, "\tCABC Support:", &Disabled_Enabled_List,
          Help      "This feature helps in selecting CABC_Support."

          Combo     $CabcCmdsPort_01, "\tCABC On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending CABC On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"

          Combo     $PanelPwmCmdsPort_01, "\tPanel PWM/BkltController On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending Panel PWM/BkltController On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"

          Combo     $RgbFlip_01, "\tRGB/BGR Panel Selection", &RgbFlip,
          Help      "Select if the panel is RGB or BGR\n"

          Combo     $Number_Of_Lanes_01, "\tNumber Of Data Lanes:", &Lane_Count_List,
          Help      "This feature allows to select number of data lanes going to use for MIPI DSI"

          ;Combo   $Panel_Rotation_01,  "\tPanel Rotation:",  &Panel_Rotation_List,
          ;Help    "Select the degree of panel rotation"

          Combo     $Bta_Disable_01,  "\tSending Bus Turn Around (BTA):",  &Enable_Disable_List,
          Help      "Enable or Disable sending Bus Turn Around to the Peripheral"

          ;EditNum $DsiDDRClock_01,  "\tDSI DDR Clock:", DEC,
          ;Help    "This feature allows to enter MIPI DSI DDR Clock in KHz.\n"
          ;        "If 0, driver will calculate from panel timings."

          Combo     $EscapeClk_01,  "\tEscape Clock:",  &EscapeClk_List,
          Help      "This feature helps to select frequency of Escape Clk."

          Combo     $EoTpSupport_01,  "\tEoT Packet Transmission:",  &Enable_Disable_List,
          Help      "This feature helps to either enable or disable EoT packet Transmission"

          Combo     $ClockStop_01,  "\tClock Stop Feature:",  &Disabled_Enabled_List,
          Help      "To enable or disable clock stopping feature during BLLP timing in a MIPI DPI (video) mode"

          ;Combo   $DPhyParamFlag_01,  "\tDPhyParamFlag:",  &DPhyParamFlag_List,
          ;Help    "This feature helps to select whether DPhyParamFlag is valid or not valid"

          EditNum   $HsTxTimeOut_01,  "\tHS Transmission Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI HS Transmission Time Out Counter in ByteClocks."

          EditNum   $LpRxTimeOut_01,  "\tLP Reception Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI LP Reception Time Out Counter in TxEscClk."

          EditNum   $TurnAroundTimeOut_01,  "\tBus Turn Around Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Bus Turn Around Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0xF clock cycles and maximum value is 0x14 clock cycles"

          EditNum   $DeviceResetTimer_01,  "\tDevice Reset Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Device Reset Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x15 clock cycles and maximum value is 0xFFFF clock cycles"

          EditNum   $MasterInitTimer_01,  "\tDSI Host Controller Initialization Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Host Controller Initialization Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x7D0 clock cycles and maximum value is 0x4E20 clock cycles"

          ;EditNum $LpByteClkRegValue_01,  "\tLpByteClk Register:", HEX,
          ;Help    "This feature allows to enter LpByteClk Register."

          ;EditNum $DphyParamRegValue_01,  "\tDphyParamReg Register:", HEX,
          ;Help    "This feature allows to enter DphyParamReg Register."

          ;EditNum $ClkLaneSwitchingTimeCount_01,  "\tClkLaneSwitchingTimeCount Register:", HEX,
          ;Help   "This feature allows to enter ClkLaneSwitchingTimeCount Register."

          ;EditNum $HighLowSwitchCount_01,  "\tHighLowSwitchCount Register:", HEX,
          ;Help    "This feature allows to enter HighLowSwitchCount Register."

          EditNum   $TClkPrepare_01,  "\tTClkPrepare:", DEC,
          Help      "This feature allows to enter TClkPrepare in ns."

          EditNum   $TClkTrail_01,  "\tTClkTrail:", DEC,
          Help      "This feature allows to enter TClkTrail in ns."

          EditNum   $TClkPrepareTClkZero_01,  "\tTClkPrepare + TClkZero:", DEC,
          Help      "This feature allows to enter TClkPrepare + TClkZero in ns."

          EditNum   $THsPrepare_01,  "\tTHsPrepare:", DEC,
          Help      "This feature allows to enter THsPrepare in ns."

          EditNum   $THsTrail_01,  "\tTHsTrail:", DEC,
          Help      "This feature allows to enter THsTrail in ns."

          EditNum   $THsPrepareTHsZero_01,  "\tTHsPrepare + THsZero:", DEC,
          Help      "This feature allows to enter THsPrepare + THsZero in ns."

          ;Combo   $PanelEnable_01,  "\tPanel_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Panel_Enable GPIO"

          ;Combo   $BkltEnable_01,  "\tBacklight_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Backlight_Enable GPIO"

          ;Combo   $PWMEnable_01,  "\tPWM_Enable GPIO",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable PWM_Enable GPIO"

          ;Combo   $RstRN_01,  "\tRstRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable RESET_R_N GPIO"

          ;Combo   $PwrDownR_01,  "\tPwrDownR GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable POWER_DOWN_R GPIO"

          ;Combo   $StbyRN_01,  "\tStbyRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable STBY_R_N GPIO"

          TitleB    "MIPI DSI Panel Power On/Off Sequence(delays)\n"

          EditNum   $PowerUpDelay_01,  "\tPower-Up Delay:", DEC,
          Help      "Delay to be given after panel power up in 100uS\n"
                    "\r\n"

          EditNum   $DataTurnOnToPanelBacklightEnableDelay_01,  "\tData Turn-On To Panel Backlight Enable Delay:", DEC,
          Help      "Delay to be given after MIPI DATA TURN ON and before backlight enabling in 100uS\n"
                    "\r\n"

          EditNum   $Mipi_PwmOn_To_Bklt_Enable_Delay_01,  "\tPwm-On To Backlight Enable Delay:", DEC,
          Help      "Delay to be given after PWM-On and before Backlight Enable in 100uS\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Data Turn-On to Panel Backlight Enable.\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Data Turn-On to Panel Backlight Enable.\r\n"

          EditNum   $Mipi_Bklt_Disable_To_PwmOff_Delay_01,  "\tBacklight Disable To Pwm-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before Pwm-Off in 100uS\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to Data Turn-Off.\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to Data Turn-Off.\r\n"

          EditNum   $BacklightOffToDataTurnOffDelay_01,  "\tBacklight Disable To Data Turn-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before MIPI DATA TURN OFF in 100uS\n"
                    "\r\n"

          EditNum   $PowerDownDelay_01,  "\tPower-Down Delay:", DEC,
          Help      "Delay to be given before panel power down in 100uS\n"
                    "\r\n"

          EditNum   $PowerCycleDelay_01,  "\tPower-Cycle Delay:", DEC,
          Help      "Delay to be given before panel power up and after panel power down in 100uS\n"
                    "\r\n"

          ;TitleB    "MIPI DSI Board Configuration Settings"

          ;Combo     $PmicSocSelection_01,  "\tSelect PMIC or SoC:",  &PmicSocSelection_List,
          ;Help      "This feature allows to select the PANEL_EN, BACKLIGHT_EN, PWM lines are coming either from PMIC or SoC"

        EndPage
      #ENDIF

    EndPage

    ;==============================================================================
    ; Page - Panel #02 (800x600) Flat Panel parameters
    ;------------------------------------------------------------------------------
    Page      "Panel #02 "

      TitleB    "Common LFP Features"

      EditText  $Panel_Name_02, "\tLFP Panel Name:",
      Help      "This feature defines the LFP panel name, used by driver only. "
                "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

      Combo     $Enable_Scaling_02, "\tScale to Target Resolution:", &No_Yes_List,
      Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

      EditNum   $Panel_Width_02, "\tTarget X-Res:", DEC,
      Help      "This value specifies the Target X-Resolution for this panel."

      EditNum   $Panel_Height_02, "\tTarget Y-Res:", DEC,
      Help      "This value specifies the Target Y-Resolution for this panel."

      TitleB    "\tDPS Panel Type Features "
      Combo     $DPS_Panel_Type_02, "\tDPS Panel Type:", &DPS_Panel_Type_List,
      Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                "SDRRS:- Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience.\r\n"
                "Seamless:-  Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience."
                "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                "during the refresh rate transitions"

      EditNum   $Seamless_DRRS_Min_RR_02, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
      Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

      TitleB    "\tBackLight Technology Type Features "
      Combo     $Blt_Control_02, "\tBackLight Technology:", &Blt_Control_Type_List,
      Help      "This feature allows OEM to select the Backlight Technology.\r\n "

      Title     " "
      Link      "DTD Timings Table" , "DTD Timings"
      Link      "LFP PnP ID Table" , "LFP PnP ID"
      Link      "Backlight Control Parameters" , "Backlight Control Parameters"
      Link      "Chromaticity Control" , "Chromaticity Control"

      #IF       ($LFP_Device_Class == 0x1400)
        TitleB    "Integrated MIPI DSI Settings"
        Link      "MIPI Display Settings" , "MIPI Display Settings"
      #ENDIF

      #IF       ($LFP_Device_Class == 0x1806)
        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "eDP Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_02, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used. "

        Combo     $eDP_VswingPreEmph_2, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC02, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "eDP Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_02, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_02, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_02, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_02, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_02, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_02, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_02, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_02, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_02, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_02, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_02, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_02, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_02, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_02, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_02, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_02, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_02, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_02, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_02, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      #ENDIF

      Page      "DTD Timings"
        Link      "Close Table" , ".."

        Table     $DVO_Tbl_02 " DTD Timings Values",
        Column    "Timings" , 1 byte , EHEX,
        Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                  "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                  "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                  "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                  "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                  "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                  "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                  "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                  "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                  "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                  "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                  "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                  "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                  "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                  "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                  "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                  "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                  "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                  "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                  "\tByte14 \t: Vertical Image Size, LSB\r\n"
                  "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                  "\tByte16 \t: Horizontal Border in pixels\r\n"
                  "\tByte17 \t: Vertical Border in lines\r\n"
                  "\tByte18 \t: Flags:\r\n"
                  "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                  "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                  "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                  "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 0:   0 = Reserved"
      EndPage

      Page      "LFP PnP ID"
        Link      "Close Table" , ".."

        Table     $LVDS_PnP_ID_02 " LFP PnP ID Values",
        Column    "PnP ID" , 1 byte , EHEX,
        Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                  "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                  " Table Definition:\r\n"
                  " \tWord:  ID Manufacturer Name\r\n"
                  " \tWord:  ID Product Code\r\n"
                  " \tDWord: ID Serial Number\r\n"
                  " \tByte:  Week of Manufacture\r\n"
                  " \tByte:  Year of Manufacture"
      EndPage

      Page      "Backlight Control Parameters"
        Link      "Close Table" , ".."

        Combo     $BLC_Inv_Type_02, "Inverter Type:", &Inv_Type_List,
        Help      "This feature allows for the selection of the Backlight Inverter type "
                  "that is to be used to control the backlight brightness of the LFP. \r\n"
                  "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                  "via the integrated PWM solution for the applicable chipsets. \r\n"
                  "When None/External is selected, the system BIOS will control the backlight brightness "
                  "via the external solution."

        Combo     $Lfp_Pwm_Source_Selection_02, "  Pwm Source Selection:", &Pwm_Source_List,
        Help      "This field allows to select the Source of the PWM to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $Lfp_Pwm_Controller_Selection_02, "  Pwm Controller Selection:", &Pwm_Controller_List,
        Help      "This field allows to select the PWM Controller to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $BLC_Inv_Polarity_02, "Inverter Polarity:", &Inv_Polarity_List,
        Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                  "Normal means 0 value is minimum brightness.\r\n"
                  "Inverted means 0 value is maximum brightness."

        EditNum   $BLC_Min_Brightness_02, "Minimum Brightness:", DEC,
        Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                  "The graphics driver will never decrease the backlight less than this value. "
                  "The value must be specified using normal polarity semantics."

        EditNum   $POST_BL_Brightness_02, "  POST Backlight Intensity:", DEC,
        Help      "This feature is used to set default brightness value at POST."
                  "This is configurable field of 0-255. "
                  "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

        EditNum   $PWM_Frequency_02, "  PWM Inverter Frequency (Hz):", DEC,
        Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                  "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
      EndPage

      Page      "Chromaticity Control"
        Link      "Close Table" , ".."

        Combo     $Chromacity_Enable_02, "Chromaticity Control Feature", &Disabled_Enabled_List,
        Help      " This bit enables Chromaticity feature. \r\n"
                  " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                  " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                  " Please refer to section 3.7 of EDID Specification 1.4"

        Combo     $Override_EDID_Data_02, "Override the EDID values", &No_Yes_List,
        Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

        EditNum   $Red_Green_02, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

        EditNum   $Blue_White_02, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

        EditNum   $Red_x_02, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
        Help      " Bits 9:2 of red color x coordinate"

        EditNum   $Red_y_02, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
        Help      " Bits 9:2 of red color y coordinate"

        EditNum   $Green_x_02, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
        Help      " Bits 9:2 of Green color x coordinate"

        EditNum   $Green_y_02, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
        Help      " Bits 9:2 of Green color y coordinate"

        EditNum   $Blue_x_02, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
        Help      " Bits 9:2 of Blue color x coordinate"

        EditNum   $Blue_y_02, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
        Help      " Bits 9:2 of Blue color y coordinate"

        EditNum   $White_x_02, "   White_x (Bits 9:2 at 21h)" , EHEX,
        Help      " Bits 9:2 of White color x coordinate"

        EditNum   $White_y_02, "   White_y (Bits 9:2 at 22h)" , EHEX,
        Help      " Bits 9:2 of White color y coordinate"
      EndPage   ; Chromaticity Control

      #IF       ($LFP_Device_Class == 0x1400)
        Page      "MIPI Display Settings"

          Link      "Close Table" , ".."

          TitleB    "MIPI DSI Controller Configuration Settings"

          ;Combo   $PanelIdentifier_02, "\tPanel Identifier:", &Panel_Identifier_List,
          ;Help    "This feature is used to select MIPI DSI Panel Identifier"

          Combo     $Video_Command_Mode_02, "\tVideo/Command Mode:", &Video_Command_Mode_List,
          Help      "This feature helps in selecting Video/Command Mode."

          Combo     $Packet_Sequence_Video_Mode_02, "\tPacket Sequence For Video Mode:", &Packet_Sequence_Video_Mode_List,
          Help      "This feature helps in selecting packet sequence for Video Mode.\n"
                    "Non-burst with sync pulse\n"
                    "Non-burst with sync events\n"
                    "Burst mode"

          EditNum   $RequiredBurstModeRate_02,  "\tRequired Burst Mode Rate (in Kbps):", DEC,
          Help      "This feature allows to enter Required Burst Mode Rate in Kilo bits per sec. This should be greater than Non-Burst Mode Rate\n"
                    "This value is valid only if packet sequence for video mode is Burst Mode."

          Combo     $Colour_Format_Video_Mode_02, "\tColour Format In Video Mode:", &Colour_Format_Video_Mode_List,
          Help      "This feature helps in selecting supported colour format in Video Mode."

          Combo     $Dual_Link_02, "\tDual Link Support:", &Dual_Link_List,
          Help      "This feature allows to select type of dual link."

          Combo     $Pixel_Overlap_Count_02, "\tPixel Overlap Count(Z-Inversion):", &Pixel_Overlap_Count,
          Help      "Select the number of Pixels to be overlapped per half of Scanline while using\n"
                    "MIPI Dual Link Front-Back video mode."

          Combo     $CABC_Support_02, "\tCABC Support:", &Disabled_Enabled_List,
          Help      "This feature helps in selecting CABC_Support."

          Combo     $CabcCmdsPort_02, "\tCABC On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending CABC On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"

          Combo     $PanelPwmCmdsPort_02, "\tPanel PWM/BkltController On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending Panel PWM/BkltController On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"


          Combo     $RgbFlip_02, "\tRGB/BGR Panel Selection", &RgbFlip,
          Help      "Select if the panel is RGB or BGR\n"

          Combo     $Number_Of_Lanes_02, "\tNumber Of Data Lanes:", &Lane_Count_List,
          Help      "This feature allows to select number of data lanes going to use for MIPI DSI"

          ;Combo   $Panel_Rotation_02,  "\tPanel Rotation:",  &Panel_Rotation_List,
          ;Help    "Select the degree of panel rotation"

          Combo     $Bta_Disable_02,  "\tSending Bus Turn Around (BTA):",  &Enable_Disable_List,
          Help      "Enable or Disable sending Bus Turn Around to the Peripheral"

          ;EditNum $DsiDDRClock_02,  "\tDSI DDR Clock:", DEC,
          ;Help    "This feature allows to enter MIPI DSI DDR Clock in KHz.\n"
          ;        "If 0, driver will calculate from panel timings."

          Combo     $EscapeClk_02,  "\tEscape Clock:",  &EscapeClk_List,
          Help      "This feature helps to select frequency of Escape Clk."

          Combo     $EoTpSupport_02,  "\tEoT Packet Transmission:",  &Enable_Disable_List,
          Help      "This feature helps to either enable or disable EoT packet Transmission"

          Combo     $ClockStop_02,  "\tClock Stop Feature:",  &Disabled_Enabled_List,
          Help      "To enable or disable clock stopping feature during BLLP timing in a MIPI DPI (video) mode"

          ;Combo   $DPhyParamFlag_02,  "\tDPhyParamFlag:",  &DPhyParamFlag_List,
          ;Help    "This feature helps to select whether DPhyParamFlag is valid or not valid"

          EditNum   $HsTxTimeOut_02,  "\tHS Transmission Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI HS Transmission Time Out Counter in ByteClocks."

          EditNum   $LpRxTimeOut_02,  "\tLP Reception Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI LP Reception Time Out Counter in TxEscClk."

          EditNum   $TurnAroundTimeOut_02,  "\tBus Turn Around Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Bus Turn Around Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0xF clock cycles and maximum value is 0x14 clock cycles"

          EditNum   $DeviceResetTimer_02,  "\tDevice Reset Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Device Reset Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x15 clock cycles and maximum value is 0xFFFF clock cycles"

          EditNum   $MasterInitTimer_02,  "\tDSI Host Controller Initialization Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Host Controller Initialization Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x7D0 clock cycles and maximum value is 0x4E20 clock cycles"

          ;EditNum $LpByteClkRegValue_02,  "\tLpByteClk Register:", HEX,
          ;Help    "This feature allows to enter LpByteClk Register."

          ;EditNum $DphyParamRegValue_02,  "\tDphyParamReg Register:", HEX,
          ;Help    "This feature allows to enter DphyParamReg Register."

          ;EditNum $ClkLaneSwitchingTimeCount_02,  "\tClkLaneSwitchingTimeCount Register:", HEX,
          ;Help   "This feature allows to enter ClkLaneSwitchingTimeCount Register."

          ;EditNum $HighLowSwitchCount_02,  "\tHighLowSwitchCount Register:", HEX,
          ;Help    "This feature allows to enter HighLowSwitchCount Register."

          EditNum   $TClkPrepare_02,  "\tTClkPrepare:", DEC,
          Help      "This feature allows to enter TClkPrepare in ns."

          EditNum   $TClkTrail_02,  "\tTClkTrail:", DEC,
          Help      "This feature allows to enter TClkTrail in ns."

          EditNum   $TClkPrepareTClkZero_02,  "\tTClkPrepare + TClkZero:", DEC,
          Help      "This feature allows to enter TClkPrepare + TClkZero in ns."

          EditNum   $THsPrepare_02,  "\tTHsPrepare:", DEC,
          Help      "This feature allows to enter THsPrepare in ns."

          EditNum   $THsTrail_02,  "\tTHsTrail:", DEC,
          Help      "This feature allows to enter THsTrail in ns."

          EditNum   $THsPrepareTHsZero_02,  "\tTHsPrepare + THsZero:", DEC,
          Help      "This feature allows to enter THsPrepare + THsZero in ns."

          ;Combo   $PanelEnable_02,  "\tPanel_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Panel_Enable GPIO"

          ;Combo   $BkltEnable_02,  "\tBacklight_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Backlight_Enable GPIO"

          ;Combo   $PWMEnable_02,  "\tPWM_Enable GPIO",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable PWM_Enable GPIO"

          ;Combo   $RstRN_02,  "\tRstRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable RESET_R_N GPIO"

          ;Combo   $PwrDownR_02,  "\tPwrDownR GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable POWER_DOWN_R GPIO"

          ;Combo   $StbyRN_02,  "\tStbyRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable STBY_R_N GPIO"

          TitleB    "MIPI DSI Panel Power On/Off Sequence(delays)\n"

          EditNum   $PowerUpDelay_02,  "\tPower-Up Delay:", DEC,
          Help      "Delay to be given after panel power up in 100uS\n"
                    "\r\n"

          EditNum   $DataTurnOnToPanelBacklightEnableDelay_02,  "\tData Turn-On To Panel Backlight Enable Delay:", DEC,
          Help      "Delay to be given after MIPI DATA TURN ON and before backlight enabling in 100uS\n"
                    "\r\n"

          EditNum   $Mipi_PwmOn_To_Bklt_Enable_Delay_02,  "\tPwm-On To Backlight Enable Delay:", DEC,
          Help      "Delay to be given after PWM-On and before Backlight Enable in 100uS\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Data Turn-On to Panel Backlight Enable.\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Data Turn-On to Panel Backlight Enable.\r\n"

          EditNum   $Mipi_Bklt_Disable_To_PwmOff_Delay_02,  "\tBacklight Disable To Pwm-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before Pwm-Off in 100uS\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to Data Turn-Off.\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to Data Turn-Off.\r\n"

          EditNum   $BacklightOffToDataTurnOffDelay_02,  "\tBacklight Disable To Data Turn-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before MIPI DATA TURN OFF in 100uS\n"
                    "\r\n"

          EditNum   $PowerDownDelay_02,  "\tPower-Down Delay:", DEC,
          Help      "Delay to be given before panel power down in 100uS\n"
                    "\r\n"

          EditNum   $PowerCycleDelay_02,  "\tPower-Cycle Delay:", DEC,
          Help      "Delay to be given before panel power up and after panel power down in 100uS\n"
                    "\r\n"

          ;TitleB    "MIPI DSI Board Configuration Settings"

          ;Combo     $PmicSocSelection_02,  "\tSelect PMIC or SoC:",  &PmicSocSelection_List,
          ;Help      "This feature allows to select the PANEL_EN, BACKLIGHT_EN, PWM lines are coming either from PMIC or SoC"

        EndPage
      #ENDIF
    EndPage

    ;==============================================================================
    ; Page - Panel #03 (1024x768 LFP) Flat Panel parameters
    ;------------------------------------------------------------------------------

    Page      "Panel #03 "

      TitleB    "Common LFP Features"

      EditText  $Panel_Name_03, "\tLFP Panel Name:",
      Help      "This feature defines the LFP panel name, used by driver only. "
                "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

      Combo     $Enable_Scaling_03, "\tScale to Target Resolution:", &No_Yes_List,
      Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

      EditNum   $Panel_Width_03, "\tTarget X-Res:", DEC,
      Help      "This value specifies the Target X-Resolution for this panel."

      EditNum   $Panel_Height_03, "\tTarget Y-Res:", DEC,
      Help      "This value specifies the Target Y-Resolution for this panel."

      TitleB    "\tDPS Panel Type Features "
      Combo     $DPS_Panel_Type_03, "  \tDPS Panel Type:", &DPS_Panel_Type_List,
      Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                "SDRRS:- Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience.\r\n"
                "Seamless:-  Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience."
                "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                "during the refresh rate transitions"

      EditNum   $Seamless_DRRS_Min_RR_03, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
      Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

      TitleB    "\tBackLight Technology Type Features "
      Combo     $Blt_Control_03, "\tBackLight Technology:", &Blt_Control_Type_List,
      Help      "This feature allows OEM to select the Backlight Technology.\r\n "

      Title     " "
      Link      "DTD Timings Table" , "DTD Timings"
      Link      "LFP PnP ID Table" , "LFP PnP ID"
      Link      "Backlight Control Parameters" , "Backlight Control Parameters"
      Link      "Chromaticity Control" , "Chromaticity Control"

      #IF       ($LFP_Device_Class == 0x1400)
        TitleB    "Integrated MIPI DSI Settings"
        Link      "MIPI Display Settings" , "MIPI Display Settings"
      #ENDIF

      #IF       ($LFP_Device_Class == 0x1806)
        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "eDP Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_03, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used. "

        Combo     $eDP_VswingPreEmph_3, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"


        Combo     $Enable_SSC03, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "eDP Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_03, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_03, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_03, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_03, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_03, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_03, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_03, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_03, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_03, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_03, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_03, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_03, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_03, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_03, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_03, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_03, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_03, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_03, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_03, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      #ENDIF
      Page      "DTD Timings"
        Link      "Close Table" , ".."

        Table     $DVO_Tbl_03 " DTD Timings Values",
        Column    "Timings" , 1 byte , EHEX,
        Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                  "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                  "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                  "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                  "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                  "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                  "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                  "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                  "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                  "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                  "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                  "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                  "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                  "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                  "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                  "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                  "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                  "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                  "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                  "\tByte14 \t: Vertical Image Size, LSB\r\n"
                  "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                  "\tByte16 \t: Horizontal Border in pixels\r\n"
                  "\tByte17 \t: Vertical Border in lines\r\n"
                  "\tByte18 \t: Flags:\r\n"
                  "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                  "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                  "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                  "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 0:   0 = Reserved"
      EndPage

      Page      "LFP PnP ID"
        Link      "Close Table" , ".."

        Table     $LVDS_PnP_ID_03 " LFP PnP ID Values",
        Column    "PnP ID" , 1 byte , EHEX,
        Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                  "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                  " Table Definition:\r\n"
                  " \tWord:  ID Manufacturer Name\r\n"
                  " \tWord:  ID Product Code\r\n"
                  " \tDWord: ID Serial Number\r\n"
                  " \tByte:  Week of Manufacture\r\n"
                  " \tByte:  Year of Manufacture"
      EndPage

      Page      "Backlight Control Parameters"
        Link      "Close Table" , ".."

        Combo     $BLC_Inv_Type_03, "Inverter Type:", &Inv_Type_List,
        Help      "This feature allows for the selection of the Backlight Inverter type "
                  "that is to be used to control the backlight brightness of the LFP. \r\n"
                  "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                  "via the integrated PWM solution for the applicable chipsets. \r\n"
                  "When None/External is selected, the system BIOS will control the backlight brightness "
                  "via the external solution."

        Combo     $Lfp_Pwm_Source_Selection_03, "  Pwm Source Selection:", &Pwm_Source_List,
        Help      "This field allows to select the Source of the PWM to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $Lfp_Pwm_Controller_Selection_03, "  Pwm Controller Selection:", &Pwm_Controller_List,
        Help      "This field allows to select the PWM Controller to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $BLC_Inv_Polarity_03, "Inverter Polarity:", &Inv_Polarity_List,
        Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                  "Normal means 0 value is minimum brightness.\r\n"
                  "Inverted means 0 value is maximum brightness."

        EditNum   $BLC_Min_Brightness_03, "Minimum Brightness:", DEC,
        Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                  "The graphics driver will never decrease the backlight less than this value. "
                  "The value must be specified using normal polarity semantics."

        EditNum   $POST_BL_Brightness_03, "  POST Backlight Intensity:", DEC,
        Help      "This feature is used to set default brightness value at POST."
                  "This is configurable field of 0-255. "
                  "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

        EditNum   $PWM_Frequency_03, "  PWM Inverter Frequency (Hz):", DEC,
        Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                  "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
      EndPage

      Page      "Chromaticity Control"
        Link      "Close Table" , ".."

        Combo     $Chromacity_Enable_03, "Chromaticity Control Feature", &Disabled_Enabled_List,
        Help      " This bit enables Chromaticity feature. \r\n"
                  " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                  " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                  " Please refer to section 3.7 of EDID Specification 1.4"

        Combo     $Override_EDID_Data_03, "Override the EDID values", &No_Yes_List,
        Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

        EditNum   $Red_Green_03, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

        EditNum   $Blue_White_03, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

        EditNum   $Red_x_03, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
        Help      " Bits 9:2 of red color x coordinate"

        EditNum   $Red_y_03, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
        Help      " Bits 9:2 of red color y coordinate"

        EditNum   $Green_x_03, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
        Help      " Bits 9:2 of Green color x coordinate"

        EditNum   $Green_y_03, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
        Help      " Bits 9:2 of Green color y coordinate"

        EditNum   $Blue_x_03, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
        Help      " Bits 9:2 of Blue color x coordinate"

        EditNum   $Blue_y_03, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
        Help      " Bits 9:2 of Blue color y coordinate"

        EditNum   $White_x_03, "   White_x (Bits 9:2 at 21h)" , EHEX,
        Help      " Bits 9:2 of White color x coordinate"

        EditNum   $White_y_03, "   White_y (Bits 9:2 at 22h)" , EHEX,
        Help      " Bits 9:2 of White color y coordinate"
      EndPage   ; Chromaticity Control

      #IF       ($LFP_Device_Class == 0x1400)
        Page      "MIPI Display Settings"

          Link      "Close Table" , ".."

          TitleB    "MIPI DSI Controller Configuration Settings"

          ;Combo   $PanelIdentifier_03, "\tPanel Identifier:", &Panel_Identifier_List,
          ;Help    "This feature is used to select MIPI DSI Panel Identifier"

          Combo     $Video_Command_Mode_03, "\tVideo/Command Mode:", &Video_Command_Mode_List,
          Help      "This feature helps in selecting Video/Command Mode."

          Combo     $Packet_Sequence_Video_Mode_03, "\tPacket Sequence For Video Mode:", &Packet_Sequence_Video_Mode_List,
          Help      "This feature helps in selecting packet sequence for Video Mode.\n"
                    "Non-burst with sync pulse\n"
                    "Non-burst with sync events\n"
                    "Burst mode"

          EditNum   $RequiredBurstModeRate_03,  "\tRequired Burst Mode Rate (in Kbps):", DEC,
          Help      "This feature allows to enter Required Burst Mode Rate in Kilo bits per sec. This should be greater than Non-Burst Mode Rate\n"
                    "This value is valid only if packet sequence for video mode is Burst Mode."

          Combo     $Colour_Format_Video_Mode_03, "\tColour Format In Video Mode:", &Colour_Format_Video_Mode_List,
          Help      "This feature helps in selecting supported colour format in Video Mode."

          Combo     $Dual_Link_03, "\tDual Link Support:", &Dual_Link_List,
          Help      "This feature allows to select type of dual link."

          Combo     $Pixel_Overlap_Count_03, "\tPixel Overlap Count(Z-Inversion):", &Pixel_Overlap_Count,
          Help      "Select the number of Pixels to be overlapped per half of Scanline while using\n"
                    "MIPI Dual Link Front-Back video mode."

          Combo     $CABC_Support_03, "\tCABC Support:", &Disabled_Enabled_List,
          Help      "This feature helps in selecting CABC_Support."

          Combo     $CabcCmdsPort_03, "\tCABC On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending CABC On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"

          Combo     $PanelPwmCmdsPort_03, "\tPanel PWM/BkltController On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending Panel PWM/BkltController On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"


          Combo     $RgbFlip_03, "\tRGB/BGR Panel Selection", &RgbFlip,
          Help      "Select if the panel is RGB or BGR\n"

          Combo     $Number_Of_Lanes_03, "\tNumber Of Data Lanes:", &Lane_Count_List,
          Help      "This feature allows to select number of data lanes going to use for MIPI DSI"

          ;Combo   $Panel_Rotation_03,  "\tPanel Rotation:",  &Panel_Rotation_List,
          ;Help    "Select the degree of panel rotation"

          Combo     $Bta_Disable_03,  "\tSending Bus Turn Around (BTA):",  &Enable_Disable_List,
          Help      "Enable or Disable sending Bus Turn Around to the Peripheral"

          ;EditNum $DsiDDRClock_03,  "\tDSI DDR Clock:", DEC,
          ;Help    "This feature allows to enter MIPI DSI DDR Clock in KHz.\n"
          ;        "If 0, driver will calculate from panel timings."

          Combo     $EscapeClk_03,  "\tEscape Clock:",  &EscapeClk_List,
          Help      "This feature helps to select frequency of Escape Clk."

          Combo     $EoTpSupport_03,  "\tEoT Packet Transmission:",  &Enable_Disable_List,
          Help      "This feature helps to either enable or disable EoT packet Transmission"

          Combo     $ClockStop_03,  "\tClock Stop Feature:",  &Disabled_Enabled_List,
          Help      "To enable or disable clock stopping feature during BLLP timing in a MIPI DPI (video) mode"

          ;Combo   $DPhyParamFlag_03,  "\tDPhyParamFlag:",  &DPhyParamFlag_List,
          ;Help    "This feature helps to select whether DPhyParamFlag is valid or not valid"

          EditNum   $HsTxTimeOut_03,  "\tHS Transmission Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI HS Transmission Time Out Counter in ByteClocks."

          EditNum   $LpRxTimeOut_03,  "\tLP Reception Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI LP Reception Time Out Counter in TxEscClk."

          EditNum   $TurnAroundTimeOut_03,  "\tBus Turn Around Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Bus Turn Around Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0xF clock cycles and maximum value is 0x14 clock cycles"

          EditNum   $DeviceResetTimer_03,  "\tDevice Reset Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Device Reset Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x15 clock cycles and maximum value is 0xFFFF clock cycles"

          EditNum   $MasterInitTimer_03,  "\tDSI Host Controller Initialization Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Host Controller Initialization Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x7D0 clock cycles and maximum value is 0x4E20 clock cycles"

          ;EditNum $LpByteClkRegValue_03,  "\tLpByteClk Register:", HEX,
          ;Help    "This feature allows to enter LpByteClk Register."

          ;EditNum $DphyParamRegValue_03,  "\tDphyParamReg Register:", HEX,
          ;Help    "This feature allows to enter DphyParamReg Register."

          ;EditNum $ClkLaneSwitchingTimeCount_03,  "\tClkLaneSwitchingTimeCount Register:", HEX,
          ;Help   "This feature allows to enter ClkLaneSwitchingTimeCount Register."

          ;EditNum $HighLowSwitchCount_03,  "\tHighLowSwitchCount Register:", HEX,
          ;Help    "This feature allows to enter HighLowSwitchCount Register."

          EditNum   $TClkPrepare_03,  "\tTClkPrepare:", DEC,
          Help      "This feature allows to enter TClkPrepare in ns."

          EditNum   $TClkTrail_03,  "\tTClkTrail:", DEC,
          Help      "This feature allows to enter TClkTrail in ns."

          EditNum   $TClkPrepareTClkZero_03,  "\tTClkPrepare + TClkZero:", DEC,
          Help      "This feature allows to enter TClkPrepare + TClkZero in ns."

          EditNum   $THsPrepare_03,  "\tTHsPrepare:", DEC,
          Help      "This feature allows to enter THsPrepare in ns."

          EditNum   $THsTrail_03,  "\tTHsTrail:", DEC,
          Help      "This feature allows to enter THsTrail in ns."

          EditNum   $THsPrepareTHsZero_03,  "\tTHsPrepare + THsZero:", DEC,
          Help      "This feature allows to enter THsPrepare + THsZero in ns."

          ;Combo   $PanelEnable_03,  "\tPanel_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Panel_Enable GPIO"

          ;Combo   $BkltEnable_03,  "\tBacklight_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Backlight_Enable GPIO"

          ;Combo   $PWMEnable_03,  "\tPWM_Enable GPIO",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable PWM_Enable GPIO"

          ;Combo   $RstRN_03,  "\tRstRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable RESET_R_N GPIO"

          ;Combo   $PwrDownR_03,  "\tPwrDownR GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable POWER_DOWN_R GPIO"

          ;Combo   $StbyRN_03,  "\tStbyRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable STBY_R_N GPIO"

          TitleB    "MIPI DSI Panel Power On/Off Sequence(delays)\n"

          EditNum   $PowerUpDelay_03,  "\tPower-Up Delay:", DEC,
          Help      "Delay to be given after panel power up in 100uS\n"
                    "\r\n"

          EditNum   $DataTurnOnToPanelBacklightEnableDelay_03,  "\tData Turn-On To Panel Backlight Enable Delay:", DEC,
          Help      "Delay to be given after MIPI DATA TURN ON and before backlight enabling in 100uS\n"
                    "\r\n"

          EditNum   $Mipi_PwmOn_To_Bklt_Enable_Delay_03,  "\tPwm-On To Backlight Enable Delay:", DEC,
          Help      "Delay to be given after PWM-On and before Backlight Enable in 100uS\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Data Turn-On to Panel Backlight Enable.\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Data Turn-On to Panel Backlight Enable.\r\n"

          EditNum   $Mipi_Bklt_Disable_To_PwmOff_Delay_03,  "\tBacklight Disable To Pwm-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before Pwm-Off in 100uS\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to Data Turn-Off.\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to Data Turn-Off.\r\n"

          EditNum   $BacklightOffToDataTurnOffDelay_03,  "\tBacklight Disable To Data Turn-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before MIPI DATA TURN OFF in 100uS\n"
                    "\r\n"

          EditNum   $PowerDownDelay_03,  "\tPower-Down Delay:", DEC,
          Help      "Delay to be given before panel power down in 100uS\n"
                    "\r\n"

          EditNum   $PowerCycleDelay_03,  "\tPower-Cycle Delay:", DEC,
          Help      "Delay to be given before panel power up and after panel power down in 100uS\n"
                    "\r\n"

          ;TitleB    "MIPI DSI Board Configuration Settings"

          ;Combo     $PmicSocSelection_03,  "\tSelect PMIC or SoC:",  &PmicSocSelection_List,
          ;Help      "This feature allows to select the PANEL_EN, BACKLIGHT_EN, PWM lines are coming either from PMIC or SoC"

        EndPage
      #ENDIF
    EndPage

    ;==============================================================================
    ; Page - Panel #04 (1280x1024 LFP) Flat Panel parameters
    ;------------------------------------------------------------------------------

    Page      "Panel #04 "

      TitleB    "Common LFP Features"

      EditText  $Panel_Name_04, "\tLFP Panel Name:",
      Help      "This feature defines the LFP panel name, used by driver only. "
                "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

      Combo     $Enable_Scaling_04, "\tScale to Target Resolution:", &No_Yes_List,
      Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

      EditNum   $Panel_Width_04, "\tTarget X-Res:", DEC,
      Help      "This value specifies the Target X-Resolution for this panel."

      EditNum   $Panel_Height_04, "\tTarget Y-Res:", DEC,
      Help      "This value specifies the Target Y-Resolution for this panel."

      TitleB    "\tDPS Panel Type Features "
      Combo     $DPS_Panel_Type_04, "\tDPS Panel Type:", &DPS_Panel_Type_List,
      Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                "SDRRS:- Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience.\r\n"
                "Seamless:-  Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience."
                "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                "during the refresh rate transitions"

      EditNum   $Seamless_DRRS_Min_RR_04, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
      Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

      TitleB    "\tBackLight Technology Type Features "
      Combo     $Blt_Control_04, "\tBackLight Technology:", &Blt_Control_Type_List,
      Help      "This feature allows OEM to select the Backlight Technology.\r\n "

      Title     " "
      Link      "DTD Timings Table" , "DTD Timings"
      Link      "LFP PnP ID Table" , "LFP PnP ID"
      Link      "Backlight Control Parameters" , "Backlight Control Parameters"
      Link      "Chromaticity Control" , "Chromaticity Control"

      #IF       ($LFP_Device_Class == 0x1400)
        TitleB    "Integrated MIPI DSI Settings"
        Link      "MIPI Display Settings" , "MIPI Display Settings"
      #ENDIF

      #IF       ($LFP_Device_Class == 0x1806)
        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "eDP Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_04, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used. "

        Combo     $eDP_VswingPreEmph_4, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"


        Combo     $Enable_SSC04, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "eDP Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_04, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_04, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_04, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_04, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_04, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_04, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_04, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_04, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_04, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_04, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_04, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_04, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_04, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_04, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_04, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_04, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_04, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_04, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_04, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      #ENDIF
      Page      "DTD Timings"
        Link      "Close Table" , ".."

        Table     $DVO_Tbl_04 " DTD Timings Values",
        Column    "Timings" , 1 byte , EHEX,
        Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                  "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                  "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                  "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                  "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                  "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                  "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                  "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                  "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                  "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                  "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                  "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                  "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                  "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                  "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                  "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                  "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                  "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                  "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                  "\tByte14 \t: Vertical Image Size, LSB\r\n"
                  "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                  "\tByte16 \t: Horizontal Border in pixels\r\n"
                  "\tByte17 \t: Vertical Border in lines\r\n"
                  "\tByte18 \t: Flags:\r\n"
                  "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                  "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                  "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                  "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 0:   0 = Reserved"
      EndPage

      Page      "LFP PnP ID"
        Link      "Close Table" , ".."

        Table     $LVDS_PnP_ID_04 " LFP PnP ID Values",
        Column    "PnP ID" , 1 byte , EHEX,
        Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                  "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                  " Table Definition:\r\n"
                  " \tWord:  ID Manufacturer Name\r\n"
                  " \tWord:  ID Product Code\r\n"
                  " \tDWord: ID Serial Number\r\n"
                  " \tByte:  Week of Manufacture\r\n"
                  " \tByte:  Year of Manufacture"
      EndPage

      Page      "Backlight Control Parameters"
        Link      "Close Table" , ".."

        Combo     $BLC_Inv_Type_04, "Inverter Type:", &Inv_Type_List,
        Help      "This feature allows for the selection of the Backlight Inverter type "
                  "that is to be used to control the backlight brightness of the LFP. \r\n"
                  "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                  "via the integrated PWM solution for the applicable chipsets. \r\n"
                  "When None/External is selected, the system BIOS will control the backlight brightness "
                  "via the external solution."

        Combo     $Lfp_Pwm_Source_Selection_04, "  Pwm Source Selection:", &Pwm_Source_List,
        Help      "This field allows to select the Source of the PWM to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $Lfp_Pwm_Controller_Selection_04, "  Pwm Controller Selection:", &Pwm_Controller_List,
        Help      "This field allows to select the PWM Controller to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $BLC_Inv_Polarity_04, "Inverter Polarity:", &Inv_Polarity_List,
        Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                  "Normal means 0 value is minimum brightness.\r\n"
                  "Inverted means 0 value is maximum brightness."

        EditNum   $BLC_Min_Brightness_04, "Minimum Brightness:", DEC,
        Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                  "The graphics driver will never decrease the backlight less than this value. "
                  "The value must be specified using normal polarity semantics."

        EditNum   $POST_BL_Brightness_04, "   POST Backlight Intensity:", DEC,
        Help      "This feature is used to set default brightness value at POST."
                  "This is configurable field of 0-255. "
                  "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

        EditNum   $PWM_Frequency_04, "PWM Inverter Frequency (Hz):", DEC,
        Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                  "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
      EndPage

      Page      "Chromaticity Control"
        Link      "Close Table" , ".."

        Combo     $Chromacity_Enable_04, "Chromaticity Control Feature", &Disabled_Enabled_List,
        Help      " This bit enables Chromaticity feature. \r\n"
                  " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                  " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                  " Please refer to section 3.7 of EDID Specification 1.4"

        Combo     $Override_EDID_Data_04, "Override the EDID values", &No_Yes_List,
        Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

        EditNum   $Red_Green_04, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

        EditNum   $Blue_White_04, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

        EditNum   $Red_x_04, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
        Help      " Bits 9:2 of red color x coordinate"

        EditNum   $Red_y_04, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
        Help      " Bits 9:2 of red color y coordinate"

        EditNum   $Green_x_04, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
        Help      " Bits 9:2 of Green color x coordinate"

        EditNum   $Green_y_04, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
        Help      " Bits 9:2 of Green color y coordinate"

        EditNum   $Blue_x_04, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
        Help      " Bits 9:2 of Blue color x coordinate"

        EditNum   $Blue_y_04, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
        Help      " Bits 9:2 of Blue color y coordinate"

        EditNum   $White_x_04, "   White_x (Bits 9:2 at 21h)" , EHEX,
        Help      " Bits 9:2 of White color x coordinate"

        EditNum   $White_y_04, "   White_y (Bits 9:2 at 22h)" , EHEX,
        Help      " Bits 9:2 of White color y coordinate"
      EndPage   ; Chromaticity Control

      #IF       ($LFP_Device_Class == 0x1400)
        Page      "MIPI Display Settings"

          Link      "Close Table" , ".."

          TitleB    "MIPI DSI Controller Configuration Settings"

          ;Combo   $PanelIdentifier_04, "\tPanel Identifier:", &Panel_Identifier_List,
          ;Help    "This feature is used to select MIPI DSI Panel Identifier"

          Combo     $Video_Command_Mode_04, "\tVideo/Command Mode:", &Video_Command_Mode_List,
          Help      "This feature helps in selecting Video/Command Mode."

          Combo     $Packet_Sequence_Video_Mode_04, "\tPacket Sequence For Video Mode:", &Packet_Sequence_Video_Mode_List,
          Help      "This feature helps in selecting packet sequence for Video Mode.\n"
                    "Non-burst with sync pulse\n"
                    "Non-burst with sync events\n"
                    "Burst mode"

          EditNum   $RequiredBurstModeRate_04,  "\tRequired Burst Mode Rate (in Kbps):", DEC,
          Help      "This feature allows to enter Required Burst Mode Rate in Kilo bits per sec. This should be greater than Non-Burst Mode Rate\n"
                    "This value is valid only if packet sequence for video mode is Burst Mode."

          Combo     $Colour_Format_Video_Mode_04, "\tColour Format In Video Mode:", &Colour_Format_Video_Mode_List,
          Help      "This feature helps in selecting supported colour format in Video Mode."

          Combo     $Dual_Link_04, "\tDual Link Support:", &Dual_Link_List,
          Help      "This feature allows to select type of dual link."

          Combo     $Pixel_Overlap_Count_04, "\tPixel Overlap Count(Z-Inversion):", &Pixel_Overlap_Count,
          Help      "Select the number of Pixels to be overlapped per half of Scanline while using\n"
                    "MIPI Dual Link Front-Back video mode."

          Combo     $CABC_Support_04, "\tCABC Support:", &Disabled_Enabled_List,
          Help      "This feature helps in selecting CABC_Support."

          Combo     $CabcCmdsPort_04, "\tCABC On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending CABC On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"

          Combo     $PanelPwmCmdsPort_04, "\tPanel PWM/BkltController On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending Panel PWM/BkltController On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"


          Combo     $RgbFlip_04, "\tRGB/BGR Panel Selection", &RgbFlip,
          Help      "Select if the panel is RGB or BGR\n"

          Combo     $Number_Of_Lanes_04, "\tNumber Of Data Lanes:", &Lane_Count_List,
          Help      "This feature allows to select number of data lanes going to use for MIPI DSI"

          ;Combo   $Panel_Rotation_04,  "\tPanel Rotation:",  &Panel_Rotation_List,
          ;Help    "Select the degree of panel rotation"

          Combo     $Bta_Disable_04,  "\tSending Bus Turn Around (BTA):",  &Enable_Disable_List,
          Help      "Enable or Disable sending Bus Turn Around to the Peripheral"

          ;EditNum $DsiDDRClock_04,  "\tDSI DDR Clock:", DEC,
          ;Help    "This feature allows to enter MIPI DSI DDR Clock in KHz.\n"
          ;        "If 0, driver will calculate from panel timings."

          Combo     $EscapeClk_04,  "\tEscape Clock:",  &EscapeClk_List,
          Help      "This feature helps to select frequency of Escape Clk."

          Combo     $EoTpSupport_04,  "\tEoT Packet Transmission:",  &Enable_Disable_List,
          Help      "This feature helps to either enable or disable EoT packet Transmission"

          Combo     $ClockStop_04,  "\tClock Stop Feature:",  &Disabled_Enabled_List,
          Help      "To enable or disable clock stopping feature during BLLP timing in a MIPI DPI (video) mode"

          ;Combo   $DPhyParamFlag_04,  "\tDPhyParamFlag:",  &DPhyParamFlag_List,
          ;Help    "This feature helps to select whether DPhyParamFlag is valid or not valid"

          EditNum   $HsTxTimeOut_04,  "\tHS Transmission Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI HS Transmission Time Out Counter in ByteClocks."

          EditNum   $LpRxTimeOut_04,  "\tLP Reception Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI LP Reception Time Out Counter in TxEscClk."

          EditNum   $TurnAroundTimeOut_04,  "\tBus Turn Around Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Bus Turn Around Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0xF clock cycles and maximum value is 0x14 clock cycles"

          EditNum   $DeviceResetTimer_04,  "\tDevice Reset Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Device Reset Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x15 clock cycles and maximum value is 0xFFFF clock cycles"

          EditNum   $MasterInitTimer_04,  "\tDSI Host Controller Initialization Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Host Controller Initialization Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x7D0 clock cycles and maximum value is 0x4E20 clock cycles"

          ;EditNum $LpByteClkRegValue_04,  "\tLpByteClk Register:", HEX,
          ;Help    "This feature allows to enter LpByteClk Register."

          ;EditNum $DphyParamRegValue_04,  "\tDphyParamReg Register:", HEX,
          ;Help    "This feature allows to enter DphyParamReg Register."

          ;EditNum $ClkLaneSwitchingTimeCount_04,  "\tClkLaneSwitchingTimeCount Register:", HEX,
          ;Help   "This feature allows to enter ClkLaneSwitchingTimeCount Register."

          ;EditNum $HighLowSwitchCount_04,  "\tHighLowSwitchCount Register:", HEX,
          ;Help    "This feature allows to enter HighLowSwitchCount Register."

          EditNum   $TClkPrepare_04,  "\tTClkPrepare:", DEC,
          Help      "This feature allows to enter TClkPrepare in ns."

          EditNum   $TClkTrail_04,  "\tTClkTrail:", DEC,
          Help      "This feature allows to enter TClkTrail in ns."

          EditNum   $TClkPrepareTClkZero_04,  "\tTClkPrepare + TClkZero:", DEC,
          Help      "This feature allows to enter TClkPrepare + TClkZero in ns."

          EditNum   $THsPrepare_04,  "\tTHsPrepare:", DEC,
          Help      "This feature allows to enter THsPrepare in ns."

          EditNum   $THsTrail_04,  "\tTHsTrail:", DEC,
          Help      "This feature allows to enter THsTrail in ns."

          EditNum   $THsPrepareTHsZero_04,  "\tTHsPrepare + THsZero:", DEC,
          Help      "This feature allows to enter THsPrepare + THsZero in ns."

          ;Combo   $PanelEnable_04,  "\tPanel_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Panel_Enable GPIO"

          ;Combo   $BkltEnable_04,  "\tBacklight_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Backlight_Enable GPIO"

          ;Combo   $PWMEnable_04,  "\tPWM_Enable GPIO",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable PWM_Enable GPIO"

          ;Combo   $RstRN_04,  "\tRstRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable RESET_R_N GPIO"

          ;Combo   $PwrDownR_04,  "\tPwrDownR GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable POWER_DOWN_R GPIO"

          ;Combo   $StbyRN_04,  "\tStbyRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable STBY_R_N GPIO"

          TitleB    "MIPI DSI Panel Power On/Off Sequence(delays)\n"

          EditNum   $PowerUpDelay_04,  "\tPower-Up Delay:", DEC,
          Help      "Delay to be given after panel power up in 100uS\n"
                    "\r\n"

          EditNum   $DataTurnOnToPanelBacklightEnableDelay_04,  "\tData Turn-On To Panel Backlight Enable Delay:", DEC,
          Help      "Delay to be given after MIPI DATA TURN ON and before backlight enabling in 100uS\n"
                    "\r\n"

          EditNum   $Mipi_PwmOn_To_Bklt_Enable_Delay_04,  "\tPwm-On To Backlight Enable Delay:", DEC,
          Help      "Delay to be given after PWM-On and before Backlight Enable in 100uS\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Data Turn-On to Panel Backlight Enable.\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Data Turn-On to Panel Backlight Enable.\r\n"

          EditNum   $Mipi_Bklt_Disable_To_PwmOff_Delay_04,  "\tBacklight Disable To Pwm-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before Pwm-Off in 100uS\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to Data Turn-Off.\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to Data Turn-Off.\r\n"

          EditNum   $BacklightOffToDataTurnOffDelay_04,  "\tBacklight Disable To Data Turn-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before MIPI DATA TURN OFF in 100uS\n"
                    "\r\n"

          EditNum   $PowerDownDelay_04,  "\tPower-Down Delay:", DEC,
          Help      "Delay to be given before panel power down in 100uS\n"
                    "\r\n"

          EditNum   $PowerCycleDelay_04,  "\tPower-Cycle Delay:", DEC,
          Help      "Delay to be given before panel power up and after panel power down in 100uS\n"
                    "\r\n"

          ;TitleB    "MIPI DSI Board Configuration Settings"

          ;Combo     $PmicSocSelection_04,  "\tSelect PMIC or SoC:",  &PmicSocSelection_List,
          ;Help      "This feature allows to select the PANEL_EN, BACKLIGHT_EN, PWM lines are coming either from PMIC or SoC"

        EndPage
      #ENDIF
    EndPage

    ;==============================================================================
    ; Page - Panel #05 (1400x1050 LFP - Reduced Blank) Flat Panel parameters
    ;------------------------------------------------------------------------------

    Page      "Panel #05 "

      TitleB    "Common LFP Features"

      EditText  $Panel_Name_05, "\tLFP Panel Name:",
      Help      "This feature defines the LFP panel name, used by driver only. "
                "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

      Combo     $Enable_Scaling_05, "\tScale to Target Resolution:", &No_Yes_List,
      Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

      EditNum   $Panel_Width_05, "\tTarget X-Res:", DEC,
      Help      "This value specifies the Target X-Resolution for this panel."

      EditNum   $Panel_Height_05, "\tTarget Y-Res:", DEC,
      Help      "This value specifies the Target Y-Resolution for this panel."

      TitleB    "\tDPS Panel Type Features "
      Combo     $DPS_Panel_Type_05, "\tDPS Panel Type:", &DPS_Panel_Type_List,
      Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                "SDRRS:- Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience.\r\n"
                "Seamless:-  Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience."
                "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                "during the refresh rate transitions"

      EditNum   $Seamless_DRRS_Min_RR_05, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
      Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

      TitleB    "\tBackLight Technology Type Features "
      Combo     $Blt_Control_05, "\tBackLight Technology:", &Blt_Control_Type_List,
      Help      "This feature allows OEM to select the Backlight Technology.\r\n "

      Title     " "
      Link      "DTD Timings Table" , "DTD Timings"
      Link      "LFP PnP ID Table" , "LFP PnP ID"
      Link      "Backlight Control Parameters" , "Backlight Control Parameters"
      Link      "Chromaticity Control" , "Chromaticity Control"

      #IF       ($LFP_Device_Class == 0x1400)
        TitleB    "Integrated MIPI DSI Settings"
        Link      "MIPI Display Settings" , "MIPI Display Settings"
      #ENDIF

      #IF       ($LFP_Device_Class == 0x1806)
        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "eDP Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_05, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used. "

        Combo     $eDP_VswingPreEmph_5, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC05, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "eDP Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_05, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_05, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_05, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_05, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_05, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_05, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_05, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_05, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_05, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_05, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_05, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_05, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_05, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_05, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_05, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_05, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_05, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_05, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_05, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      #ENDIF

      Page      "DTD Timings"
        Link      "Close Table" , ".."

        Table     $DVO_Tbl_05 " DTD Timings Values",
        Column    "Timings" , 1 byte , EHEX,
        Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                  "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                  "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                  "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                  "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                  "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                  "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                  "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                  "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                  "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                  "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                  "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                  "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                  "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                  "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                  "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                  "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                  "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                  "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                  "\tByte14 \t: Vertical Image Size, LSB\r\n"
                  "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                  "\tByte16 \t: Horizontal Border in pixels\r\n"
                  "\tByte17 \t: Vertical Border in lines\r\n"
                  "\tByte18 \t: Flags:\r\n"
                  "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                  "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                  "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                  "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 0:   0 = Reserved"
      EndPage

      Page      "LFP PnP ID"
        Link      "Close Table" , ".."

        Table     $LVDS_PnP_ID_05 " LFP PnP ID Values",
        Column    "PnP ID" , 1 byte , EHEX,
        Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                  "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                  " Table Definition:\r\n"
                  " \tWord:  ID Manufacturer Name\r\n"
                  " \tWord:  ID Product Code\r\n"
                  " \tDWord: ID Serial Number\r\n"
                  " \tByte:  Week of Manufacture\r\n"
                  " \tByte:  Year of Manufacture"
      EndPage

      Page      "Backlight Control Parameters"
        Link      "Close Table" , ".."

        Combo     $BLC_Inv_Type_05, "Inverter Type:", &Inv_Type_List,
        Help      "This feature allows for the selection of the Backlight Inverter type "
                  "that is to be used to control the backlight brightness of the LFP. \r\n"
                  "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                  "via the integrated PWM solution for the applicable chipsets. \r\n"
                  "When None/External is selected, the system BIOS will control the backlight brightness "
                  "via the external solution."

        Combo     $Lfp_Pwm_Source_Selection_05, "  Pwm Source Selection:", &Pwm_Source_List,
        Help      "This field allows to select the Source of the PWM to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $Lfp_Pwm_Controller_Selection_05, "  Pwm Controller Selection:", &Pwm_Controller_List,
        Help      "This field allows to select the PWM Controller to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $BLC_Inv_Polarity_05, "Inverter Polarity:", &Inv_Polarity_List,
        Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                  "Normal means 0 value is minimum brightness.\r\n"
                  "Inverted means 0 value is maximum brightness."

        EditNum   $BLC_Min_Brightness_05, "Minimum Brightness:", DEC,
        Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                  "The graphics driver will never decrease the backlight less than this value. "
                  "The value must be specified using normal polarity semantics."

        EditNum   $POST_BL_Brightness_05, "   POST Backlight Intensity:", DEC,
        Help      "This feature is used to set default brightness value at POST."
                  "This is configurable field of 0-255. "
                  "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

        EditNum   $PWM_Frequency_05, "PWM Inverter Frequency (Hz):", DEC,
        Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                  "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
      EndPage

      Page      "Chromaticity Control"
        Link      "Close Table" , ".."

        Combo     $Chromacity_Enable_05, "Chromaticity Control Feature", &Disabled_Enabled_List,
        Help      " This bit enables Chromaticity feature. \r\n"
                  " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                  " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                  " Please refer to section 3.7 of EDID Specification 1.4"

        Combo     $Override_EDID_Data_05, "Override the EDID values", &No_Yes_List,
        Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

        EditNum   $Red_Green_05, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

        EditNum   $Blue_White_05, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

        EditNum   $Red_x_05, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
        Help      " Bits 9:2 of red color x coordinate"

        EditNum   $Red_y_05, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
        Help      " Bits 9:2 of red color y coordinate"

        EditNum   $Green_x_05, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
        Help      " Bits 9:2 of Green color x coordinate"

        EditNum   $Green_y_05, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
        Help      " Bits 9:2 of Green color y coordinate"

        EditNum   $Blue_x_05, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
        Help      " Bits 9:2 of Blue color x coordinate"

        EditNum   $Blue_y_05, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
        Help      " Bits 9:2 of Blue color y coordinate"

        EditNum   $White_x_05, "   White_x (Bits 9:2 at 21h)" , EHEX,
        Help      " Bits 9:2 of White color x coordinate"

        EditNum   $White_y_05, "   White_y (Bits 9:2 at 22h)" , EHEX,
        Help      " Bits 9:2 of White color y coordinate"
      EndPage   ; Chromaticity Control

      #IF       ($LFP_Device_Class == 0x1400)
        Page      "MIPI Display Settings"

          Link      "Close Table" , ".."

          TitleB    "MIPI DSI Controller Configuration Settings"

          ;Combo   $PanelIdentifier_05, "\tPanel Identifier:", &Panel_Identifier_List,
          ;Help    "This feature is used to select MIPI DSI Panel Identifier"

          Combo     $Video_Command_Mode_05, "\tVideo/Command Mode:", &Video_Command_Mode_List,
          Help      "This feature helps in selecting Video/Command Mode."

          Combo     $Packet_Sequence_Video_Mode_05, "\tPacket Sequence For Video Mode:", &Packet_Sequence_Video_Mode_List,
          Help      "This feature helps in selecting packet sequence for Video Mode.\n"
                    "Non-burst with sync pulse\n"
                    "Non-burst with sync events\n"
                    "Burst mode"

          EditNum   $RequiredBurstModeRate_05,  "\tRequired Burst Mode Rate (in Kbps):", DEC,
          Help      "This feature allows to enter Required Burst Mode Rate in Kilo bits per sec. This should be greater than Non-Burst Mode Rate\n"
                    "This value is valid only if packet sequence for video mode is Burst Mode."

          Combo     $Colour_Format_Video_Mode_05, "\tColour Format In Video Mode:", &Colour_Format_Video_Mode_List,
          Help      "This feature helps in selecting supported colour format in Video Mode."

          Combo     $Dual_Link_05, "\tDual Link Support:", &Dual_Link_List,
          Help      "This feature allows to select type of dual link."

          Combo     $Pixel_Overlap_Count_05, "\tPixel Overlap Count(Z-Inversion):", &Pixel_Overlap_Count,
          Help      "Select the number of Pixels to be overlapped per half of Scanline while using\n"
                    "MIPI Dual Link Front-Back video mode."

          Combo     $CABC_Support_05, "\tCABC Support:", &Disabled_Enabled_List,
          Help      "This feature helps in selecting CABC_Support."

          Combo     $CabcCmdsPort_05, "\tCABC On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending CABC On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"

          Combo     $PanelPwmCmdsPort_05, "\tPanel PWM/BkltController On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending Panel PWM/BkltController On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"


          Combo     $RgbFlip_05, "\tRGB/BGR Panel Selection", &RgbFlip,
          Help      "Select if the panel is RGB or BGR\n"

          Combo     $Number_Of_Lanes_05, "\tNumber Of Data Lanes:", &Lane_Count_List,
          Help      "This feature allows to select number of data lanes going to use for MIPI DSI"

          ;Combo   $Panel_Rotation_05,  "\tPanel Rotation:",  &Panel_Rotation_List,
          ;Help    "Select the degree of panel rotation"

          Combo     $Bta_Disable_05,  "\tSending Bus Turn Around (BTA):",  &Enable_Disable_List,
          Help      "Enable or Disable sending Bus Turn Around to the Peripheral"

          ;EditNum $DsiDDRClock_05,  "\tDSI DDR Clock:", DEC,
          ;Help    "This feature allows to enter MIPI DSI DDR Clock in KHz.\n"
          ;        "If 0, driver will calculate from panel timings."

          Combo     $EscapeClk_05,  "\tEscape Clock:",  &EscapeClk_List,
          Help      "This feature helps to select frequency of Escape Clk."

          Combo     $EoTpSupport_05,  "\tEoT Packet Transmission:",  &Enable_Disable_List,
          Help      "This feature helps to either enable or disable EoT packet Transmission"

          Combo     $ClockStop_05,  "\tClock Stop Feature:",  &Disabled_Enabled_List,
          Help      "To enable or disable clock stopping feature during BLLP timing in a MIPI DPI (video) mode"

          ;Combo   $DPhyParamFlag_05,  "\tDPhyParamFlag:",  &DPhyParamFlag_List,
          ;Help    "This feature helps to select whether DPhyParamFlag is valid or not valid"

          EditNum   $HsTxTimeOut_05,  "\tHS Transmission Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI HS Transmission Time Out Counter in ByteClocks."

          EditNum   $LpRxTimeOut_05,  "\tLP Reception Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI LP Reception Time Out Counter in TxEscClk."

          EditNum   $TurnAroundTimeOut_05,  "\tBus Turn Around Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Bus Turn Around Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0xF clock cycles and maximum value is 0x14 clock cycles"

          EditNum   $DeviceResetTimer_05,  "\tDevice Reset Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Device Reset Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x15 clock cycles and maximum value is 0xFFFF clock cycles"

          EditNum   $MasterInitTimer_05,  "\tDSI Host Controller Initialization Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Host Controller Initialization Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x7D0 clock cycles and maximum value is 0x4E20 clock cycles"

          ;EditNum $LpByteClkRegValue_05,  "\tLpByteClk Register:", HEX,
          ;Help    "This feature allows to enter LpByteClk Register."

          ;EditNum $DphyParamRegValue_05,  "\tDphyParamReg Register:", HEX,
          ;Help    "This feature allows to enter DphyParamReg Register."

          ;EditNum $ClkLaneSwitchingTimeCount_05,  "\tClkLaneSwitchingTimeCount Register:", HEX,
          ;Help   "This feature allows to enter ClkLaneSwitchingTimeCount Register."

          ;EditNum $HighLowSwitchCount_05,  "\tHighLowSwitchCount Register:", HEX,
          ;Help    "This feature allows to enter HighLowSwitchCount Register."

          EditNum   $TClkPrepare_05,  "\tTClkPrepare:", DEC,
          Help      "This feature allows to enter TClkPrepare in ns."

          EditNum   $TClkTrail_05,  "\tTClkTrail:", DEC,
          Help      "This feature allows to enter TClkTrail in ns."

          EditNum   $TClkPrepareTClkZero_05,  "\tTClkPrepare + TClkZero:", DEC,
          Help      "This feature allows to enter TClkPrepare + TClkZero in ns."

          EditNum   $THsPrepare_05,  "\tTHsPrepare:", DEC,
          Help      "This feature allows to enter THsPrepare in ns."

          EditNum   $THsTrail_05,  "\tTHsTrail:", DEC,
          Help      "This feature allows to enter THsTrail in ns."

          EditNum   $THsPrepareTHsZero_05,  "\tTHsPrepare + THsZero:", DEC,
          Help      "This feature allows to enter THsPrepare + THsZero in ns."

          ;Combo   $PanelEnable_05,  "\tPanel_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Panel_Enable GPIO"

          ;Combo   $BkltEnable_05,  "\tBacklight_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Backlight_Enable GPIO"

          ;Combo   $PWMEnable_05,  "\tPWM_Enable GPIO",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable PWM_Enable GPIO"

          ;Combo   $RstRN_05,  "\tRstRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable RESET_R_N GPIO"

          ;Combo   $PwrDownR_05,  "\tPwrDownR GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable POWER_DOWN_R GPIO"

          ;Combo   $StbyRN_05,  "\tStbyRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable STBY_R_N GPIO"

          TitleB    "MIPI DSI Panel Power On/Off Sequence(delays)\n"

          EditNum   $PowerUpDelay_05,  "\tPower-Up Delay:", DEC,
          Help      "Delay to be given after panel power up in 100uS\n"
                    "\r\n"

          EditNum   $DataTurnOnToPanelBacklightEnableDelay_05,  "\tData Turn-On To Panel Backlight Enable Delay:", DEC,
          Help      "Delay to be given after MIPI DATA TURN ON and before backlight enabling in 100uS\n"
                    "\r\n"

          EditNum   $Mipi_PwmOn_To_Bklt_Enable_Delay_05,  "\tPwm-On To Backlight Enable Delay:", DEC,
          Help      "Delay to be given after PWM-On and before Backlight Enable in 100uS\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Data Turn-On to Panel Backlight Enable.\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Data Turn-On to Panel Backlight Enable.\r\n"

          EditNum   $Mipi_Bklt_Disable_To_PwmOff_Delay_05,  "\tBacklight Disable To Pwm-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before Pwm-Off in 100uS\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to Data Turn-Off.\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to Data Turn-Off.\r\n"

          EditNum   $BacklightOffToDataTurnOffDelay_05,  "\tBacklight Disable To Data Turn-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before MIPI DATA TURN OFF in 100uS\n"
                    "\r\n"

          EditNum   $PowerDownDelay_05,  "\tPower-Down Delay:", DEC,
          Help      "Delay to be given before panel power down in 100uS\n"
                    "\r\n"

          EditNum   $PowerCycleDelay_05,  "\tPower-Cycle Delay:", DEC,
          Help      "Delay to be given before panel power up and after panel power down in 100uS\n"
                    "\r\n"

          ;TitleB    "MIPI DSI Board Configuration Settings"

          ;Combo     $PmicSocSelection_05,  "\tSelect PMIC or SoC:",  &PmicSocSelection_List,
          ;Help      "This feature allows to select the PANEL_EN, BACKLIGHT_EN, PWM lines are coming either from PMIC or SoC"

        EndPage
      #ENDIF

    EndPage

    ;==============================================================================
    ; Page - Panel #06 (1400x1050) Flat Panel parameters
    ;------------------------------------------------------------------------------

    Page      "Panel #06 "
      TitleB    "Common LFP Features"
      EditText  $Panel_Name_06, "\tLFP Panel Name:",
      Help      "This feature defines the LFP panel name, used by driver only. "
                "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

      Combo     $Enable_Scaling_06, "\tScale to Target Resolution:", &No_Yes_List,
      Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

      EditNum   $Panel_Width_06, "\tTarget X-Res:", DEC,
      Help      "This value specifies the Target X-Resolution for this panel."

      EditNum   $Panel_Height_06, "\tTarget Y-Res:", DEC,
      Help      "This value specifies the Target Y-Resolution for this panel."

      TitleB    "\tDPS Panel Type Features "
      Combo     $DPS_Panel_Type_06, "\tDPS Panel Type:", &DPS_Panel_Type_List,
      Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                "SDRRS:- Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience.\r\n"
                "Seamless:-  Allows power savings when on battery mode and "
                "when a lower refresh rate will not adversely impact the user experience."
                "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                "during the refresh rate transitions"

      EditNum   $Seamless_DRRS_Min_RR_06, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
      Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

      TitleB    "\tBackLight Technology Type Features "
      Combo     $Blt_Control_06, "\tBackLight Technology:", &Blt_Control_Type_List,
      Help      "This feature allows OEM to select the Backlight Technology.\r\n "

      Title     " "
      Link      "DTD Timings Table" , "DTD Timings"
      Link      "LFP PnP ID Table" , "LFP PnP ID"
      Link      "Backlight Control Parameters" , "Backlight Control Parameters"
      Link      "Chromaticity Control" , "Chromaticity Control"

      #IF       ($LFP_Device_Class == 0x1400)
        TitleB    "Integrated MIPI DSI Settings"
        Link      "MIPI Display Settings" , "MIPI Display Settings"
      #ENDIF

      #IF       ($LFP_Device_Class == 0x1806)
        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "eDP Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_06, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_6, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC06, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "eDP Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_06, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_06, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_06, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_06, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_06, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_06, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_06, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_06, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_06, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_06, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_06, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_06, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_06, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_06, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_06, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_06, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_06, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_06, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_06, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      #ENDIF

      Page      "DTD Timings"
        Link      "Close Table" , ".."

        Table     $DVO_Tbl_06 " DTD Timings Values",
        Column    "Timings" , 1 byte , EHEX,
        Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                  "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                  "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                  "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                  "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                  "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                  "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                  "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                  "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                  "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                  "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                  "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                  "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                  "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                  "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                  "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                  "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                  "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                  "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                  "\tByte14 \t: Vertical Image Size, LSB\r\n"
                  "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                  "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                  "\tByte16 \t: Horizontal Border in pixels\r\n"
                  "\tByte17 \t: Vertical Border in lines\r\n"
                  "\tByte18 \t: Flags:\r\n"
                  "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                  "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                  "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                  "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                  "\t    \t:   Bit 0:   0 = Reserved"
      EndPage

      Page      "LFP PnP ID"
        Link      "Close Table" , ".."

        Table     $LVDS_PnP_ID_06 " LFP PnP ID Values",
        Column    "PnP ID" , 1 byte , EHEX,
        Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                  "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                  " Table Definition:\r\n"
                  " \tWord:  ID Manufacturer Name\r\n"
                  " \tWord:  ID Product Code\r\n"
                  " \tDWord: ID Serial Number\r\n"
                  " \tByte:  Week of Manufacture\r\n"
                  " \tByte:  Year of Manufacture"
      EndPage

      Page      "Backlight Control Parameters"
        Link      "Close Table" , ".."

        Combo     $BLC_Inv_Type_06, "Inverter Type:", &Inv_Type_List,
        Help      "This feature allows for the selection of the Backlight Inverter type "
                  "that is to be used to control the backlight brightness of the LFP. \r\n"
                  "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                  "via the integrated PWM solution for the applicable chipsets. \r\n"
                  "When None/External is selected, the system BIOS will control the backlight brightness "
                  "via the external solution."

        Combo     $Lfp_Pwm_Source_Selection_06, "  Pwm Source Selection:", &Pwm_Source_List,
        Help      "This field allows to select the Source of the PWM to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $Lfp_Pwm_Controller_Selection_06, "  Pwm Controller Selection:", &Pwm_Controller_List,
        Help      "This field allows to select the PWM Controller to be used  "
                  "for the selected Local Flat Panel.\r\n"

        Combo     $BLC_Inv_Polarity_06, "Inverter Polarity:", &Inv_Polarity_List,
        Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                  "Normal means 0 value is minimum brightness.\r\n"
                  "Inverted means 0 value is maximum brightness."

        EditNum   $BLC_Min_Brightness_06, "Minimum Brightness:", DEC,
        Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                  "The graphics driver will never decrease the backlight less than this value. "
                  "The value must be specified using normal polarity semantics."

        EditNum   $POST_BL_Brightness_06, "   POST Backlight Intensity:", DEC,
        Help      "This feature is used to set default brightness value at POST."
                  "This is configurable field of 0-255. "
                  "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

        EditNum   $PWM_Frequency_06, "PWM Inverter Frequency (Hz):", DEC,
        Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                  "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
      EndPage

      Page      "Chromaticity Control"
        Link      "Close Table" , ".."

        Combo     $Chromacity_Enable_06, "Chromaticity Control Feature", &Disabled_Enabled_List,
        Help      " This bit enables Chromaticity feature. \r\n"
                  " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                  " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                  " Please refer to section 3.7 of EDID Specification 1.4"

        Combo     $Override_EDID_Data_06, "Override the EDID values", &No_Yes_List,
        Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

        EditNum   $Red_Green_06, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

        EditNum   $Blue_White_06, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
        Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

        EditNum   $Red_x_06, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
        Help      " Bits 9:2 of red color x coordinate"

        EditNum   $Red_y_06, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
        Help      " Bits 9:2 of red color y coordinate"

        EditNum   $Green_x_06, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
        Help      " Bits 9:2 of Green color x coordinate"

        EditNum   $Green_y_06, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
        Help      " Bits 9:2 of Green color y coordinate"

        EditNum   $Blue_x_06, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
        Help      " Bits 9:2 of Blue color x coordinate"

        EditNum   $Blue_y_06, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
        Help      " Bits 9:2 of Blue color y coordinate"

        EditNum   $White_x_06, "   White_x (Bits 9:2 at 21h)" , EHEX,
        Help      " Bits 9:2 of White color x coordinate"

        EditNum   $White_y_06, "   White_y (Bits 9:2 at 22h)" , EHEX,
        Help      " Bits 9:2 of White color y coordinate"
      EndPage   ; Chromaticity Control

      #IF       ($LFP_Device_Class == 0x1400)
        Page      "MIPI Display Settings"

          Link      "Close Table" , ".."

          TitleB    "MIPI DSI Controller Configuration Settings"

          ;Combo   $PanelIdentifier_06, "\tPanel Identifier:", &Panel_Identifier_List,
          ;Help    "This feature is used to select MIPI DSI Panel Identifier"

          Combo     $Video_Command_Mode_06, "\tVideo/Command Mode:", &Video_Command_Mode_List,
          Help      "This feature helps in selecting Video/Command Mode."

          Combo     $Packet_Sequence_Video_Mode_06, "\tPacket Sequence For Video Mode:", &Packet_Sequence_Video_Mode_List,
          Help      "This feature helps in selecting packet sequence for Video Mode.\n"
                    "Non-burst with sync pulse\n"
                    "Non-burst with sync events\n"
                    "Burst mode"

          EditNum   $RequiredBurstModeRate_06,  "\tRequired Burst Mode Rate (in Kbps):", DEC,
          Help      "This feature allows to enter Required Burst Mode Rate in Kilo bits per sec. This should be greater than Non-Burst Mode Rate\n"
                    "This value is valid only if packet sequence for video mode is Burst Mode."

          Combo     $Colour_Format_Video_Mode_06, "\tColour Format In Video Mode:", &Colour_Format_Video_Mode_List,
          Help      "This feature helps in selecting supported colour format in Video Mode."

          Combo     $Dual_Link_06, "\tDual Link Support:", &Dual_Link_List,
          Help      "This feature allows to select type of dual link."

          Combo     $Pixel_Overlap_Count_06, "\tPixel Overlap Count(Z-Inversion):", &Pixel_Overlap_Count,
          Help      "Select the number of Pixels to be overlapped per half of Scanline while using\n"
                    "MIPI Dual Link Front-Back video mode."

          Combo     $CABC_Support_06, "\tCABC Support:", &Disabled_Enabled_List,
          Help      "This feature helps in selecting CABC_Support."

          Combo     $CabcCmdsPort_06, "\tCABC On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending CABC On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"

          Combo     $PanelPwmCmdsPort_06, "\tPanel PWM/BkltController On/Off Commands:", &Mipi_Port_List,
          Help      "Select the MIPI Port for sending Panel PWM/BkltController On/Off Commands in case of Dual link MIPI panels\n"
                    "This field is ignored in single link MIPI case"


          Combo     $RgbFlip_06, "\tRGB/BGR Panel Selection", &RgbFlip,
          Help      "Select if the panel is RGB or BGR\n"

          Combo     $Number_Of_Lanes_06, "\tNumber Of Data Lanes:", &Lane_Count_List,
          Help      "This feature allows to select number of data lanes going to use for MIPI DSI"

          ;Combo   $Panel_Rotation_06,  "\tPanel Rotation:",  &Panel_Rotation_List,
          ;Help    "Select the degree of panel rotation"

          Combo     $Bta_Disable_06,  "\tSending Bus Turn Around (BTA):",  &Enable_Disable_List,
          Help      "Enable or Disable sending Bus Turn Around to the Peripheral"

          ;EditNum $DsiDDRClock_06,  "\tDSI DDR Clock:", DEC,
          ;Help    "This feature allows to enter MIPI DSI DDR Clock in KHz.\n"
          ;        "If 0, driver will calculate from panel timings."

          Combo     $EscapeClk_06,  "\tEscape Clock:",  &EscapeClk_List,
          Help      "This feature helps to select frequency of Escape Clk."

          Combo     $EoTpSupport_06,  "\tEoT Packet Transmission:",  &Enable_Disable_List,
          Help      "This feature helps to either enable or disable EoT packet Transmission"

          Combo     $ClockStop_06,  "\tClock Stop Feature:",  &Disabled_Enabled_List,
          Help      "To enable or disable clock stopping feature during BLLP timing in a MIPI DPI (video) mode"

          ;Combo   $DPhyParamFlag_06,  "\tDPhyParamFlag:",  &DPhyParamFlag_List,
          ;Help    "This feature helps to select whether DPhyParamFlag is valid or not valid"

          EditNum   $HsTxTimeOut_06,  "\tHS Transmission Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI HS Transmission Time Out Counter in ByteClocks."

          EditNum   $LpRxTimeOut_06,  "\tLP Reception Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI LP Reception Time Out Counter in TxEscClk."

          EditNum   $TurnAroundTimeOut_06,  "\tBus Turn Around Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Bus Turn Around Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0xF clock cycles and maximum value is 0x14 clock cycles"

          EditNum   $DeviceResetTimer_06,  "\tDevice Reset Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Device Reset Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x15 clock cycles and maximum value is 0xFFFF clock cycles"

          EditNum   $MasterInitTimer_06,  "\tDSI Host Controller Initialization Time Out Counter:", HEX,
          Help      "This feature allows to enter MIPI DSI Host Controller Initialization Time Out Counter in TxEscClk.\n"
                    "Minimum value is 0x7D0 clock cycles and maximum value is 0x4E20 clock cycles"

          ;EditNum $LpByteClkRegValue_06,  "\tLpByteClk Register:", HEX,
          ;Help    "This feature allows to enter LpByteClk Register."

          ;EditNum $DphyParamRegValue_06,  "\tDphyParamReg Register:", HEX,
          ;Help    "This feature allows to enter DphyParamReg Register."

          ;EditNum $ClkLaneSwitchingTimeCount_06,  "\tClkLaneSwitchingTimeCount Register:", HEX,
          ;Help   "This feature allows to enter ClkLaneSwitchingTimeCount Register."

          ;EditNum $HighLowSwitchCount_06,  "\tHighLowSwitchCount Register:", HEX,
          ;Help    "This feature allows to enter HighLowSwitchCount Register."

          EditNum   $TClkPrepare_06,  "\tTClkPrepare:", DEC,
          Help      "This feature allows to enter TClkPrepare in ns."

          EditNum   $TClkTrail_06,  "\tTClkTrail:", DEC,
          Help      "This feature allows to enter TClkTrail in ns."

          EditNum   $TClkPrepareTClkZero_06,  "\tTClkPrepare + TClkZero:", DEC,
          Help      "This feature allows to enter TClkPrepare + TClkZero in ns."

          EditNum   $THsPrepare_06,  "\tTHsPrepare:", DEC,
          Help      "This feature allows to enter THsPrepare in ns."

          EditNum   $THsTrail_06,  "\tTHsTrail:", DEC,
          Help      "This feature allows to enter THsTrail in ns."

          EditNum   $THsPrepareTHsZero_06,  "\tTHsPrepare + THsZero:", DEC,
          Help      "This feature allows to enter THsPrepare + THsZero in ns."

          ;Combo   $PanelEnable_06,  "\tPanel_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Panel_Enable GPIO"

          ;Combo   $BkltEnable_06,  "\tBacklight_Enable GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable Backlight_Enable GPIO"

          ;Combo   $PWMEnable_06,  "\tPWM_Enable GPIO",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable PWM_Enable GPIO"

          ;Combo   $RstRN_06,  "\tRstRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable RESET_R_N GPIO"

          ;Combo   $PwrDownR_06,  "\tPwrDownR GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable POWER_DOWN_R GPIO"

          ;Combo   $StbyRN_06,  "\tStbyRN GPIO:",  &Disabled_Enabled_List,
          ;Help    "This feature allows to either disable or enable STBY_R_N GPIO"

          TitleB    "MIPI DSI Panel Power On/Off Sequence(delays)\n"

          EditNum   $PowerUpDelay_06,  "\tPower-Up Delay:", DEC,
          Help      "Delay to be given after panel power up in 100uS\n"
                    "\r\n"

          EditNum   $DataTurnOnToPanelBacklightEnableDelay_06,  "\tData Turn-On To Panel Backlight Enable Delay:", DEC,
          Help      "Delay to be given after MIPI DATA TURN ON and before backlight enabling in 100uS\n"
                    "\r\n"

          EditNum   $Mipi_PwmOn_To_Bklt_Enable_Delay_06,  "\tPwm-On To Backlight Enable Delay:", DEC,
          Help      "Delay to be given after PWM-On and before Backlight Enable in 100uS\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Data Turn-On to Panel Backlight Enable.\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Data Turn-On to Panel Backlight Enable.\r\n"

          EditNum   $Mipi_Bklt_Disable_To_PwmOff_Delay_06,  "\tBacklight Disable To Pwm-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before Pwm-Off in 100uS\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to Data Turn-Off.\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to Data Turn-Off.\r\n"

          EditNum   $BacklightOffToDataTurnOffDelay_06,  "\tBacklight Disable To Data Turn-Off Delay:", DEC,
          Help      "Delay to be given after Backlight Disable and before MIPI DATA TURN OFF in 100uS\n"
                    "\r\n"

          EditNum   $PowerDownDelay_06,  "\tPower-Down Delay:", DEC,
          Help      "Delay to be given before panel power down in 100uS\n"
                    "\r\n"

          EditNum   $PowerCycleDelay_06,  "\tPower-Cycle Delay:", DEC,
          Help      "Delay to be given before panel power up and after panel power down in 100uS\n"
                    "\r\n"

          ;TitleB    "MIPI DSI Board Configuration Settings"

          ;Combo     $PmicSocSelection_06,  "\tSelect PMIC or SoC:",  &PmicSocSelection_List,
          ;Help      "This feature allows to select the PANEL_EN, BACKLIGHT_EN, PWM lines are coming either from PMIC or SoC"

        EndPage
      #ENDIF

    EndPage

    ;
    ; Panel#7 to Panel#16 are not shown in BMP UI for MIPI panels
    ;
    #IF       ($LFP_Device_Class != 0x1400)
      ;==============================================================================
      ; Page - Panel #07 (1600x1200) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #07 "

        TitleB    "Common LFP Features"

        EditText  $Panel_Name_07, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_07, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_07, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_07, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_07, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_07, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_07, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        TitleB    " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_07, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_7, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC07, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_07, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_07, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_07, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_07, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_07, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_07, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_07, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_07, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_07 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_07 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_07, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_07, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_07, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_07, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_07, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_07, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_07, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_07, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_07, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_07, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_07, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_07, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_07, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_07, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_07, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_07, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_07, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_07, "   White_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_07, "   White_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_07, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_07, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_07, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_07, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_07, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_07, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_07, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_07, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_07, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_07, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_07, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #08 (1280x768) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #08 "

        TitleB    "Common LFP Features"

        EditText  $Panel_Name_08, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_08, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_08, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_08, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_08, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_08, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_08, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_08, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_8, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC08, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_08, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_08, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_08, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_08, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_08, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_08, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_08, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_08, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_08 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_08 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_08, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_08, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_08, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_08, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_08, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_08, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_08, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_08, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_08, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_08, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_08, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_08, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_08, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_08, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_08, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_08, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_08, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_08, "   White_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_08, "   White_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_08, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_08, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_08, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_08, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_08, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_08, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_08, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_08, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_08, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_08, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_08, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #09 (1680x1050) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #09 "

        TitleB    "Common LFP Features"

        EditText  $Panel_Name_09, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_09, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_09, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_09, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_09, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_09, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_09, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_09, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_9, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC09, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_09, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_09, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_09, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_09, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_09, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_09, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_09, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_09, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_09 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_09 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_09, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_09, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_09, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_09, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_09, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_09, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_09, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_09, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_09, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_09, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_09, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_09, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_09, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_09, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_09, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_09, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_09, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_09, "   White_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_09, "   White_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_09, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_09, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_09, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_09, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_09, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_09, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_09, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_09, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_09, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_09, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_09, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #10 (1920x1200) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #10 "

        TitleB    "Common LFP Features"

        EditText  $Panel_Name_10, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_10, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_10, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_10, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_10, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_10, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_10, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_10, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_10, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"


        Combo     $Enable_SSC10, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_10, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_10, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_10, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_10, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_10, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_10, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_10, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_10, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_10 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_10 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_10, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_10, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_10, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_10, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_10, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_10, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_10, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_10, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_10, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_10, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_10, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_10, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_10, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_10, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_10, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_10, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_10, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_10, "   White_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_10, "   White_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_10, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_10, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_10, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_10, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_10, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_10, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_10, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_10, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_10, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_10, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_10, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #11 (Reserved) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #11 "

        TitleB    "Common LFP Features"

        EditText  $Panel_Name_11, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_11, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_11, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_11, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_11, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_11, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_11, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_11, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_11, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"


        Combo     $Enable_SSC11, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_11, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_11, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_11, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_11, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_11, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_11, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_11, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_11, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_11 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_11 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_11, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_11, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_11, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_11, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_11, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_11, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_11, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_11, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_11, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_11, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_11, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_11, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_11, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_11, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_11, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_11, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_11, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_11, "   White_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_11, "   White_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_11, "  Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_11, "  Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_11, "  Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_11, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_11, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_11, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_11, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_11, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_11, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_11, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_11, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #12 (Reserved) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #12 "
        TitleB    "Common LFP Features"

        EditText  $Panel_Name_12, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_12, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_12, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_12, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_12, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_12, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_12, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_12, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_12, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC12, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_12, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_12, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_12, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_12, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_12, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_12, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_12, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_12, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_12 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_12 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_12, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_12, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_12, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_12, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_12, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_12, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_12, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_12, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_12, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_12, "\tRed_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_12, "\tBlue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_12, "\tRed_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_12, "\tRed_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_12, "\tGreen_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_12, "\tGreen_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_12, "\tBlue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_12, "\tBlue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_12, "\tWhite_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_12, "\tWhite_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"

          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_12, "Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_12, "Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_12, "Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_12, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_12, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_12, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_12, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_12, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_12, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_12, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_12, "  TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #13 (Reserved) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #13 "
        TitleB    "Common LFP Features"

        EditText  $Panel_Name_13, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_13, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_13, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_13, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_13, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_13, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_13, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"

        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_13, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_13, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC13, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_13, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_13, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_13, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_13, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_13, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_13, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_13, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_13, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_13 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_13 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_13, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_13, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_13, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_13, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_13, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_13, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_13, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_13, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_13, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_13, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_13, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_13, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_13, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_13, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_13, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_13, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_13, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_13, "   White_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_13, "   White_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"

          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_13, "Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_13, "Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_13, "Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_13, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_13, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_13, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_13, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_13, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_13, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_13, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_13, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #14 (1280x800) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #14 "
        TitleB    "Common LFP Features"

        EditText  $Panel_Name_14, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_14, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_14, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_14, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_14, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_14, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features"
        Combo     $Blt_Control_14, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_14, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_14, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC14, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_14, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_14, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_14, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_14, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_14, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_14, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_14, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_14, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_14 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_14 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_14, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_14, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_14, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_14, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_14, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_14, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_14, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_14, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_14, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_14, "   Red_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_14, "   Blue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_14, "   Red_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_14, "   Red_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_14, "   Green_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_14, "   Green_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_14, "   Blue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_14, "   Blue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_14, "   White_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_14, "   White_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_14, "Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_14, "Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_14, "Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_14, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_14, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_14, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_14, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_14, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_14, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_14, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_14, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #15 (1280x600) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #15 "
        TitleB    "Common LFP Features"

        EditText  $Panel_Name_15, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_15, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_15, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_15, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_15, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_15, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_15, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_15, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_15, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC15, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "

        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_15, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_15, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_15, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_15, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_15, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_15, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_15, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_15, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_15 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_15 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_15, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_15, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_15, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_15, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_15, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_15, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_15, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_15, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_15, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_15, "\tRed_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_15, "\tBlue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_15, "\tRed_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_15, "\tRed_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_15, "\tGreen_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_15, "\tGreen_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_15, "\tBlue_x (Bits 9:2 at 1Fh)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_15, "\tBlue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_15, "\tWhite_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_15, "\tWhite_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_15, "Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_15, "Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_15, "Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_15, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_15, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_15, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_15, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_15, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_15, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_15, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_15, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage

      ;==============================================================================
      ; Page - Panel #16 (Reserved) Flat Panel parameters
      ;------------------------------------------------------------------------------
      Page      "Panel #16 "
        TitleB    "Common LFP Features"

        EditText  $Panel_Name_16, "\tLFP Panel Name:",
        Help      "This feature defines the LFP panel name, used by driver only. "
                  "Panel name can be only of 13 characters maximum and rest of the characters will be truncated."

        Combo     $Enable_Scaling_16, "\tScale to Target Resolution:", &No_Yes_List,
        Help      "Selecting this feature will make the graphics driver to enable Scaling feature "
                  "by taking the Horizontal and Vertical resolution from Target X-Res and Target Y-Res fields.\r\n"

        EditNum   $Panel_Width_16, "\tTarget X-Res:", DEC,
        Help      "This value specifies the Target X-Resolution for this panel."

        EditNum   $Panel_Height_16, "\tTarget Y-Res:", DEC,
        Help      "This value specifies the Target Y-Resolution for this panel."

        TitleB    "\tDPS Panel Type Features "
        Combo     $DPS_Panel_Type_16, "\tDPS Panel Type:", &DPS_Panel_Type_List,
        Help      "This feature allows OEM to select the DPS Panel Type.\r\n"
                  "Intel SDRRS Technology is a feature of the Intel graphics driver which reduces display power.\r\n"
                  "SDRRS:- Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience.\r\n"
                  "Seamless:-  Allows power savings when on battery mode and "
                  "when a lower refresh rate will not adversely impact the user experience."
                  "Implements seamless refresh rate switching, which eliminates the screen blink that occurred "
                  "during the refresh rate transitions"

        EditNum   $Seamless_DRRS_Min_RR_16, "\tSeamless DRRS Minimum Refresh Rate (Hz):", DEC,
        Help      "Using this field the minimum Refresh Rate to be used for Seamless DRRS feature can be entered in Hertz.\r\n"
                  "Note: Graphics driver will use this field only when EDID support is disabled in VBT configuration.\r\n"

        TitleB    "\tBackLight Technology Type Features "
        Combo     $Blt_Control_16, "\tBackLight Technology:", &Blt_Control_Type_List,
        Help      "This feature allows OEM to select the Backlight Technology.\r\n "

        Title     " "
        Link      "DTD Timings Table" , "DTD Timings"
        Link      "LFP PnP ID Table" , "LFP PnP ID"
        Link      "Backlight Control Parameters" , "Backlight Control Parameters"
        Link      "Chromaticity Control" , "Chromaticity Control"

        TitleB    "Integrated eDP Settings"
        Link      "eDP Fast Link Training Configuration Parameters" , "eDP Fast Link Training Configuration Parameters"
        Link      "Panel Power Sequencing Parameters Table" , "Panel Power Sequencing"

        Combo     $eDP_Panel_Color_Depth_16, "\tPanel Color Depth:", &eDP_Panel_Color_Depth_List,
        Help      "This feature specifies the color depth of eDP panel used."

        Combo     $eDP_VswingPreEmph_16, "\tSelect VSwing/Pre-Emphasis table :", &eDP_VSwing_Preemph_table_List,
        Help      "This feature selects the VSwing Pre-Emphasis setting table to be used. "
                  "For Broxton, based on the selection respective table will be used.\r\n"
                  "Tables for Broxton: \r\n"
                  "Low Power VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/1.5dB \t\t Level-2/4dB \t\t Level-3/6dB\n"
                  "Voltage \t\t Level-0/200mV \t\t 200mV, 0db \t\t 200mV, 1.5db \t\t 200mV, 4db \t\t 200mV, 6db \n"
                  "Swing \t\t Level-1/250mV \t\t 250mV, 0db \t\t 250mV, 1.5db \t\t 250mV, 4db \t\t N/A\n"
                  "(mV) \t\t Level-2/300mV \t\t 300mV, 0db \t\t 300mV, 1.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/350mV \t\t 350mV,0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"
                  "\r\n\r\n"

                  "Default VSwing Pre-Emphasis Setting Table:\n"
                  "\t\t\t\t\t\t\t\t Pre-Emphasis (db)\n"
                  " \t\t DP Applet \t\t Level-0/0dB \t\t Level-1/3.5dB \t\t Level-2/6dB \t\t Level-3/9.5dB\n"
                  "Voltage \t\t Level-0/400mV \t\t 400mV, 0db \t\t 400mV, 3.5db \t\t 400mV, 6db \t\t 400mV, 9.5dB \n"
                  "Swing \t\t Level-1/600mV \t\t 600mV, 0db \t\t 600mV, 3.5db \t\t 600mV, 6db \t\t N/A\n"
                  "(mV) \t\t Level-2/800mV \t\t 800mV, 0db \t\t 800mV, 3.5db \t\t N/A \t\t\t N/A\n"
                  "\t\t Level-3/1200mV \t\t 1200mV, 0db \t\t N/A \t\t\t N/A \t\t\t N/A\n"

        Combo     $Enable_SSC16, "\teDP Spread Spectrum Clock:", &Disabled_Enabled_List,
        Help      "This feature will allow users to disable/enable Spread Spectrum Clock for eDP.\r\n "


        Title     " "
        Link      "PSR feature" ,"PSR feature"

        Page      "Panel Power Sequencing"
          Link      "Close Table", ".."

          Combo     $eDP_T3_Optimization_16, "T3 optimization", &Disabled_Enabled_List,
          Help      "This feature enables or disables T3 optimization. \r\n"
                    "When enabled, VBIOS/GOP driver will poll for AUX soon after VDD enable until AUX passes or T3 time is reached\r\n"
                    "When disabled, VBIOS/GOP driver will wait for T3 time before trying the first AUX transaction"

          EditNum   $eDP_Vcc_To_Hpd_Delay_16, "LCDVCC to HPD high delay (T3):", DEC,
          Help      "Using this field the delay from LCDVCC to HPD high can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 200msec\r\n"

          EditNum   $eDP_DataOn_To_BkltEnable_Delay_16, "Valid video data to Backlight Enable delay (T8):", DEC,
          Help      "Using this field the delay from Start of Valid video data from Source to Backlight Enable can be specified in 100uS.\r\n"
                    "T8 is inclusive of T7.\r\n"
                    "Valid Range of T7: 0 to 50msec\r\n"

          EditNum   $eDP_PwmOn_To_Bklt_Enable_Delay_16, "PWM-On To Backlight Enable delay:", DEC,
          Help      "Using this field the delay from PWM-On to Backlight Enable can be specified in 100uS.\r\n"
                    "Delay from PWM-On to Backlight Enable is included in delay from Valid video data to Backlight Enable (T8).\r\n"
                    "So it is expected that delay from PWM-On to Backlight Enable is less than the delay from Valid video data to Backlight Enable (T8).\r\n"

          EditNum   $eDP_Bklt_Disable_To_PwmOff_Delay_16, "Backlight Disable to PWM-Off delay:", DEC,
          Help      "Using this field delay from Backlight Disable to PWM-Off can be specified in 100uS.\r\n"
                    "Delay from Backlight Disable to PWM-Off is included in delay from Backlight Disable to End of Valid video data (T9).\r\n"
                    "So it is expected that delay from Backlight Disable to PWM-Off delay is less than the delay from Backlight Disable to to End of Valid video data (T9).\r\n"

          EditNum   $eDP_BkltDisable_To_DataOff_Delay_16, "Backlight Disable to End of Valid video data delay (T9):", DEC,
          Help      "Using this field the delay from Backlight Disable to End of Valid video data can be specified in 100uS.\r\n"

          EditNum   $eDP_DataOff_To_PowerOff_Delay_16, "End of Valid video data to Power-Off delay (T10):", DEC,
          Help      "Using this field delay from End of Valid video data from Source to Power-Off can be specified in 100uS.\r\n"
                    "Valid Range: 0 to 500 msec\r\n"

          EditNum   $eDP_PowerCycle_Delay_16, "Power-off time (T12):", DEC,
          Help      "Using this field Power-off time can be specified in 100uS.\r\n"
        EndPage

        Page      "DTD Timings"
          Link      "Close Table" , ".."

          Table     $DVO_Tbl_16 " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters related to the LFP. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9 \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t    \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t    \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t    \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t    \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t    \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t    \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t    \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t    \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t    \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t    \t:   Bit 0:   0 = Reserved"
        EndPage

        Page      "LFP PnP ID"
          Link      "Close Table" , ".."

          Table     $LVDS_PnP_ID_16 " LFP PnP ID Values",
          Column    "PnP ID" , 1 byte , EHEX,
          Help      "This feature allows the 10 bytes of EDID Vendor/Product ID "
                    "starting at offset 08h to be used as a PnP ID.\r\n\r\n"
                    " Table Definition:\r\n"
                    " \tWord:  ID Manufacturer Name\r\n"
                    " \tWord:  ID Product Code\r\n"
                    " \tDWord: ID Serial Number\r\n"
                    " \tByte:  Week of Manufacture\r\n"
                    " \tByte:  Year of Manufacture"
        EndPage

        Page      "Backlight Control Parameters"
          Link      "Close Table" , ".."

          Combo     $BLC_Inv_Type_16, "Inverter Type:", &Inv_Type_List,
          Help      "This feature allows for the selection of the Backlight Inverter type "
                    "that is to be used to control the backlight brightness of the LFP. \r\n"
                    "When PWM is selected, the driver and VBIOS will control the backlight brightness "
                    "via the integrated PWM solution for the applicable chipsets. \r\n"
                    "When None/External is selected, the system BIOS will control the backlight brightness "
                    "via the external solution."

          Combo     $Lfp_Pwm_Source_Selection_16, "  Pwm Source Selection:", &Pwm_Source_List,
          Help      "This field allows to select the Source of the PWM to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $Lfp_Pwm_Controller_Selection_16, "  Pwm Controller Selection:", &Pwm_Controller_List,
          Help      "This field allows to select the PWM Controller to be used  "
                    "for the selected Local Flat Panel.\r\n"

          Combo     $BLC_Inv_Polarity_16, "Inverter Polarity:", &Inv_Polarity_List,
          Help      "This feature allows the backlight inverter polarity to be specified.\r\n"
                    "Normal means 0 value is minimum brightness.\r\n"
                    "Inverted means 0 value is maximum brightness."

          EditNum   $BLC_Min_Brightness_16, "Minimum Brightness:", DEC,
          Help      "This feature allows defining the absolute minimum backlight brightness setting. "
                    "The graphics driver will never decrease the backlight less than this value. "
                    "The value must be specified using normal polarity semantics."

          EditNum   $POST_BL_Brightness_16, "POST Brightness:", DEC,
          Help      "This feature is used only by video BIOS to set initial brightness level at POST.\r\n"
                    "This is configurable field of 0-255. "
                    "Value of 0 indicates Zero brightness, 255 indicates maximum brightness."

          EditNum   $PWM_Frequency_16, "PWM Inverter Frequency (Hz):", DEC,
          Help      "This feature allows for the definition of the frequency needed for PWM Inverter.\r\n\r\n"
                    "Note: The frequency range (entered as a decimal number), for the integrated PWM is 200Hz - 40KHz."
        EndPage

        Page      "Chromaticity Control"
          Link      "Close Table" , ".."

          Combo     $Chromacity_Enable_16, "Chromaticity Control Feature", &Disabled_Enabled_List,
          Help      " This bit enables Chromaticity feature. \r\n"
                    " If this bit is enabled, EDID values for chromaticity will be used, else feature is disabled. \r\n"
                    " Feature will be supported for Panels that support EDID version 1.4 or higher. \r\n"
                    " Please refer to section 3.7 of EDID Specification 1.4"

          Combo     $Override_EDID_Data_16, "Override the EDID values", &No_Yes_List,
          Help      "This option when enabled along with Chromaticity feature will override EDID values through following VBT data"

          EditNum   $Red_Green_16, "\tRed_Green_bits (Bits 1:0 at 19h)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Red, Green Coordinates represented as Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0"

          EditNum   $Blue_White_16, "\tBlue_White_bits (Bits 1:0 at 1Ah)" , EHEX,
          Help      " Lower order bytes (bits 1 and 0) of Blue, White Coordinates represented as Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0"

          EditNum   $Red_x_16, "\tRed_x (Bits 9:2 at 1Bh)" , EHEX,
          Help      " Bits 9:2 of red color x coordinate"

          EditNum   $Red_y_16, "\tRed_y (Bits 9:2 at 1Ch)" , EHEX,
          Help      " Bits 9:2 of red color y coordinate"

          EditNum   $Green_x_16, "\tGreen_x (Bits 9:2 at 1Dh)" , EHEX,
          Help      " Bits 9:2 of Green color x coordinate"

          EditNum   $Green_y_16, "\tGreen_y (Bits 9:2 at 1Eh)" , EHEX,
          Help      " Bits 9:2 of Green color y coordinate"

          EditNum   $Blue_x_16, "\tBlue_x (Bits 9:2 at 1F)" , EHEX,
          Help      " Bits 9:2 of Blue color x coordinate"

          EditNum   $Blue_y_16, "\tBlue_y (Bits 9:2 at 20h)" , EHEX,
          Help      " Bits 9:2 of Blue color y coordinate"

          EditNum   $White_x_16, "\tWhite_x (Bits 9:2 at 21h)" , EHEX,
          Help      " Bits 9:2 of White color x coordinate"

          EditNum   $White_y_16, "\tWhite_y (Bits 9:2 at 22h)" , EHEX,
          Help      " Bits 9:2 of White color y coordinate"
        EndPage   ; Chromaticity Control

        Page      "eDP Fast Link Training Configuration Parameters"
          Link      "Close Table" , ".."

          Combo     $eDP_Fast_Link_Training_Supported_16, "Is FastLinkTraining Feature Supported:", &No_Yes_List,
          Help      "This feature allows for the selection of the Fast Link Training feature is to be enabled or disabled."

          Combo     $eDP_Link_DataRate_16, "Data Rate:", &eDP_Link_DataRate_List,
          Help      "This feature allows for the selection of the Data Rate for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_LaneCount_16, "Lane Count:", &eDP_Link_LaneCount_List,
          Help      "This feature allows for the selection of the Lane Count (Port Width) for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_PreEmp_16, "  Pre-Emphasis:", &DP_eDP_Link_PreEmp_List,
          Help      "This feature allows for the selection of the Pre-emphasis value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."

          Combo     $eDP_Link_Vswing_16, "  Voltage Swing:", &DP_eDP_Link_VSwing_List,
          Help      "This feature allows for the selection of the Voltage Swing value for the embedded DP link. "
                    "It will be used if the sink indicates that no aux handshake is required during link training."
        EndPage

        Page      "PSR feature"
          Link      "Close Table" , ".."

          Combo     $PSR_FullLink_Enable_16, "Full Link enable:", &Yes_No_List,
          Help      "When panel is in PSR mode and 'Full Link Enable' is set to Yes, Link is kept in standby state."

          Combo     $PSR_Require_AUX2Wakeup_16, "Require AUX to wake up:", &Yes_No_List,
          Help      "When panel is exiting PSR mode and 'Require AUX to wake up' is set to Yes, the AUX channel handshake(link training is required) will be used."

          Combo     $PSR_Lines2Wait_B4LinkS3_16, "Lines to wait before link standby:", &wait_line_link,
          Help      "This field determines Lines to wait before link standby \n"
                    " 0 lines to wait (Default)\r\n"
                    " 2 lines to wait\r\n"
                    " 4 lines to wait\r\n"
                    " 8 lines to wait\r\n"
                    " Others Reserved"

          EditNum   $PSR_IdleFrames2Wait_16, "Idle frames to wait:", DEC,
          Help      "Idle frames to wait for PSR enable.\n Allowed values 0-15. Default value is 0."

          EditNum   $PSR_TP1_WaitTime_16, "TP1 WakeUp Time:", DEC,
          Help      "This field selects the link training TP1(Training Pattern1) time during PSR exit(wake up)\n"
                    "TP1 wake up time in multiples of 100us"

          EditNum   $PSR_TP_2_3_WaitTime_16, "TP2/TP3 WakeUp Time:", DEC,
          Help      "This field selects the link training TP2(Training Pattern2) or TP3(Training Pattern3) time during PSR exit(wake up)\n"
                    "TP2/TP3 wake up time in multiples of 100us"
        EndPage   ; PSR feature
      EndPage   ; "Panel #16 "
    #ENDIF
  EndPage   ; "Integrated LFP Features"

  ;==============================================================================
  ; Page - Integrated DisplayPort/HDMI Configuration
  ;------------------------------------------------------------------------------

  Page      "Integrated DisplayPort/HDMI Configuration with External Connectors"
    Title     "Configurations for DisplayPort/HDMI Solution (External Connectors):"
    Link      "Close Window" , ".."

    Title     "DisplayPort SSC configuration: "
    Combo     $DP_SSC_Enb, "\tDisplayPort (External Connectors) Spread Spectrum Clock:", &Disabled_Enabled_List,
    Help      "This feature allow OEMs to enable/disable SSC for external DisplayPort. "
              "This feature is valid only the attached DisplayPort panel support SSC."

    Combo     $DP_SSC_Dongle_Enb, "\tDisplayPort Spread Spectrum Clock Enable/Disable for Dongles:", &Disabled_Enabled_List,
    Help      "This feature is to enable or disable DisplayPort Dongle Spread Spectrum Clock when dongle are used "
              "and the attached DisplayPort panel should support SSC"

    Title     "DisplayPort Device Configuration "
    Link      "Device 1 Configuration" , "Device 1 (EFP1)"
    Link      "Device 2 Configuration" , "Device 2 (EFP2)"

    ;==============================================================================
    ; Page - Device 1 (EFP1)
    ;------------------------------------------------------------------------------
    Page      "Device 1 (EFP1)"
      Link      "Close Window" , ".."

      Combo     $Int_EFP1_Type, "Select Device Type:", &Int_EFP_Device_Type_List,
      Help      "This feature specifies the Device Type for this add-in device."

      Combo     $Int_EFP1_Port, "Select Output Port:", &Int_EFP_Port_List,
      Help      "This feature specifies which DVO port the device is configured."

      Combo     $HPD2_Inversion_Enable, "HPD Inversion:", &Disabled_Enabled_List,
      Help      "This feature when enabled, will enable HPD inversion for Selected Port"

      Combo     $Int_EFP1_DDC_Pin, "Select DDC Bus GPIO Pin Pair:", &GPIO_Pin_List,
      Help      "This feature specifies the GPIO pin pair used as DDC bus by this device. "
                "If this device doesn't support DDC bus, this field will be ignored."

      Combo     $Int_EFP1_AUX_Channel, "Select AUX Channel:", &Int_DP_AUX_Channel_List,
      Help      "This feature specifies the AUX Channel for int-DisplayPort. "
                "This field is valid only if integrated DP is selected for Device Type."

      Combo     $Int_EFP1_HDMI_LS_Type, "Select HDMI level shifter configuration:", &Hdmi_LS_List,
      Help      "This feature specifies the Level shifter configuration for HDMI. "
                "This field is valid only if HDMI is selected for Device Type."

      #IF       ($Embedded_Platform == 1)    ; Embedded platform
        Title     "    "

        Combo     $EFP1_EDIDless_en, "EDIDless Panel: ", &No_Yes_List,
        Help      "If the Attached panel is EDIDless select Yes and the supplied DTD takes priority."

        Link      "EDID-less EFP Panel DTD Timings" , "EDID-less EFP Panel DTD Timings"
      #ENDIF    ;  Embedded platform

      Title     "    "

      Combo     $LSPcon1_Options, "OnBoard LSPCON for HDMI 2.0: ", &Hdmi2SupportOptions,
      Help      "This option is used to enable or disable the OnBoard LSPCON chip."

      Combo     $EFP1_Lane_Reversal, "DDI Lane Reversal: ", &Disabled_Enabled_List,
      Help      "This feature, when enabled, will set lane reversal bit for selected Port "

      Combo     $EFP1_USB_C_DongleFeature_Enabled, "USB-Type-C Dongle Feature Enabled:", &Disabled_Enabled_List,
      Help      "This option Enables/Disables USB-Type-C Dongle Feature for USB Type C port for DP panels.\r\n"

      Combo     $Int_EFP1_Port_Dockable, "Dockable Port: ", &No_Yes_List,
      Help      "This feature will describe if this Port is Dockable or Not."

      Title     "Select DisplayPort Redriver "
      Link      "Select DisplayPort Redriver Configuration ( Dock/ OnBoard )" , "Select DisplayPort Redriver Configuration ( Dock/ OnBoard )"

      Page      "Select DisplayPort Redriver Configuration ( Dock/ OnBoard )"
        Combo     $Int_EFP1_OnBoard_Redriver_Present, "Non-dock topology: (OnBoard)", &No_Yes_List,
        Help      "This feature will describe if Non-Dock Topology/OnBoard Redriver DP Link is present or Not."

        Combo     $Int_EFP1_OnBoard_Pre_emphasis, "\tPre-Emphasis Level:", &DP_eDP_Link_PreEmp_List,
        Help      "This feature allows for the selection of Pre-emphasis level for the OnBoard redriver DP link.\r\n"
                  "Level 0 (0 dB)\n"
                  "Level 1 (3.5 dB)\n"
                  "Level 2 (6.0 dB)\n"
                  "Level 3 (9.5 dB)"

        Combo     $Int_EFP1_OnBoard_Voltage_swing, "\tVoltage Swing Level:", &DP_eDP_Link_VSwing_List,
        Help      "This feature allows for the selection of voltage swing level for the OnBoard redriver DP link.\r\n"
                  "Swing-0 (0.4 V)\n"
                  "Swing-1 (0.6 V)\n"
                  "Swing-2 (0.8 V)\n"
        ; "Swing-3 (1.2 V)"

        Title     "    "
        Combo     $Int_EFP1_Dock_Redriver_Present, "Dock Topology: (Mobile only)", &No_Yes_List,
        Help      "This feature will describe if Dock Topology/Dock Redriver DP Link is present or not."

        Combo     $Int_EFP1_Dock_Pre_emphasis, "\tPre-Emphasis Level:", &DP_eDP_Link_PreEmp_List,
        Help      "This feature allows for the selection of Pre-emphasis level for the Dock redriver DP link.\r\n"
                  "Level 0 (0 dB)\n"
                  "Level 1 (3.5 dB)\n"
                  "Level 2 (6.0 dB)\n"
                  "Level 3 (9.5 dB)"

        Combo     $Int_EFP1_Dock_Voltage_swing, "\tVoltage Swing Level:", &DP_eDP_Link_VSwing_List,
        Help      "This feature allows for the selection of voltage swing level for the Dock redriver DP link.\r\n"
                  "Swing-0 (0.4 V)\n"
                  "Swing-1 (0.6 V)\n"
                  "Swing-2 (0.8 V)\n"
        ; "Swing-3 (1.2 V)"
      EndPage   ; "DisplayPort Redriver Configuration"

      #IF       ($Embedded_Platform == 1)    ; Embedded platform
        Page      "EDID-less EFP Panel DTD Timings"
          Link      "Close Table" , ".."

          Table     $EFP1_DTD " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t   \t:   Bit 0:   0 = Reserved"
        EndPage   ; "EDID-less EFP Panel DTD Timings"
      #ENDIF    ; Embedded platform
    EndPage   ; "Device 1 (EFP1)"

    ;==============================================================================
    ; Page - Device 2 (EFP2)
    ;------------------------------------------------------------------------------
    Page      "Device 2 (EFP2)"
      Link      "Close Window" , ".."

      Combo     $Int_EFP2_Type, "Select Device Type:", &Int_EFP_Device_Type_List,
      Help      "This feature specifies the Device Type for this add-in device."

      Combo     $Int_EFP2_Port, "Select Output Port:", &Int_EFP_Port_List,
      Help      "This feature specifies which DVO port the device is configured."

      Combo     $HPD3_Inversion_Enable, "HPD Inversion:", &Disabled_Enabled_List,
      Help      "This feature when enabled, will enable HPD inversion for Selected Port"

      Combo     $Int_EFP2_DDC_Pin, "Select DDC Bus GPIO Pin Pair:", &GPIO_Pin_List,
      Help      "This feature specifies the GPIO pin pair used as DDC bus by this device. "
                "If this device doesn't support DDC bus, this field will be ignored."

      Combo     $Int_EFP2_AUX_Channel, "Select AUX Channel:", &Int_DP_AUX_Channel_List,
      Help      "This feature specifies the AUX Channel for int-DisplayPort. "
                "This field is valid only if integrated DP is selected for Device Type."

      Combo     $Int_EFP2_HDMI_LS_Type, "Select HDMI level shifter configuration:", &Hdmi_LS_List,
      Help      "This feature specifies the Level shifter configuration for HDMI. "
                "This field is valid only if HDMI is selected for Device Type."

      #IF       ($Embedded_Platform == 1)    ; Embedded platform
        Title     "    "

        Combo     $EFP2_EDIDless_en, "EDIDless Panel: ", &No_Yes_List,
        Help      "If the Attached panel is EDIDless select Yes and the supplied DTD takes priority."

        Link      "EDID-less EFP Panel DTD Timings" , "EDID-less EFP Panel DTD Timings"
      #ENDIF    ; Embedded platform

      Title     "    "

      Combo     $LSPcon2_Options, "OnBoard LSPCON for HDMI 2.0: ", &Hdmi2SupportOptions,
      Help      "This option is used to enable or disable the OnBoard LSPCON chip."

      Combo     $EFP2_Lane_Reversal, "DDI Lane Reversal: ", &Disabled_Enabled_List,
      Help      "This feature, when enabled, will set lane reversal bit for selected Port "

      Combo     $EFP2_USB_C_DongleFeature_Enabled, "USB-Type-C Dongle Feature Enabled:", &Disabled_Enabled_List,
      Help      "This option Enables/Disables USB-Type-C Dongle Feature for USB Type C port for DP panels.\r\n"

      Combo     $Int_EFP2_Port_Dockable, "Dockable Port: ", &No_Yes_List,
      Help      "This feature will describe if this port is dockable or not."

      Title     "Select DisplayPort Redriver "
      Link      "Select DisplayPort Redriver Configuration ( Dock/ OnBoard )" , "Select DisplayPort Redriver Configuration ( Dock/ OnBoard )"

      Page      "Select DisplayPort Redriver Configuration ( Dock/ OnBoard )"
        Combo     $Int_EFP2_OnBoard_Redriver_Present, "Non-dock topology: (OnBoard)", &No_Yes_List,
        Help      "This feature will describe if Non-dock topology/OnBoard Redriver DP Link is present or not."

        Combo     $Int_EFP2_OnBoard_Pre_emphasis, "\tPre-Emphasis Level:", &DP_eDP_Link_PreEmp_List,
        Help      "This feature allows for the selection of Pre-emphasis level for the OnBoard redriver DP link.\n"
                  "Level 0 (0 dB)\n"
                  "Level 1 (3.5 dB)\n"
                  "Level 2 (6.0 dB)\n"
                  "Level 3 (9.5 dB)"

        Combo     $Int_EFP2_OnBoard_Voltage_swing, "\tVoltage Swing Level:", &DP_eDP_Link_VSwing_List,
        Help      "This feature allows for the selection of voltage swing level for the OnBoard redriver DP link.\n"
                  "Swing-0 (0.4 V)\n"
                  "Swing-1 (0.6 V)\n"
                  "Swing-2 (0.8 V)\n"
        ; "Swing-3 (1.2 V)"

        Title     "    "
        Combo     $Int_EFP2_Dock_Redriver_Present, "Dock Topology: (Mobile only)", &No_Yes_List,
        Help      "This feature will describe if Dock Topology/Dock Redriver DP Link is present or not.\r\n\r\n"

        Combo     $Int_EFP2_Dock_Pre_emphasis, "\tPre-Emphasis Level:", &DP_eDP_Link_PreEmp_List,
        Help      "This feature allows for the selection of Pre-emphasis level for the Dock redriver DP link.\r\n"
                  "Level 0 (0 dB)\n"
                  "Level 1 (3.5 dB)\n"
                  "Level 2 (6.0 dB)\n"
                  "Level 3 (9.5 dB)"

        Combo     $Int_EFP2_Dock_Voltage_swing, "\tVoltage Swing Level:", &DP_eDP_Link_VSwing_List,
        Help      "This feature allows for the selection of voltage swing level for the Dock redriver DP link."
                  "Swing-0 (0.4 V)\n"
                  "Swing-1 (0.6 V)\n"
                  "Swing-2 (0.8 V)\n"
        ; "Swing-3 (1.2 V)"
      EndPage   ; "DisplayPort Redriver Configuration"

      #IF       ($Embedded_Platform == 1)    ; Embedded platform
        Page      "EDID-less EFP Panel DTD Timings"
          Link      "Close Table" , ".."

          Table     $EFP2_DTD " DTD Timings Values",
          Column    "Timings" , 1 byte , EHEX,
          Help      "This feature allows for the definition of the DTD timings parameters. "
                    "The table is the 18-byte DTD structure defined in the VESA EDID version 1.x.\r\n\r\n"
                    "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                    "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                    "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                    "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                    "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                    "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                    "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                    "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                    "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                    "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                    "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                    "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                    "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                    "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                    "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                    "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                    "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                    "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                    "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                    "\tByte14 \t: Vertical Image Size, LSB\r\n"
                    "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                    "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                    "\tByte16 \t: Horizontal Border in pixels\r\n"
                    "\tByte17 \t: Vertical Border in lines\r\n"
                    "\tByte18 \t: Flags:\r\n"
                    "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                    "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                    "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                    "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                    "\t   \t:   Bit 0:   0 = Reserved"
        EndPage   ; "EDID-less EFP Panel DTD Timings"
      #ENDIF    ; Embedded platform
    EndPage   ; "Device 2"  (EFP2)

  EndPage   ; "Integrated DisplayPort/HDMI Configuration with External Connectors"
EndPage   ; Display configuration

;==============================================================================
; Page - Display Device Toggle Lists
;------------------------------------------------------------------------------
Page      "Display Device Toggle Lists (Mobile only)"
  Link      "Toggle/Capabilities List 1" , "Display Toggle List 1"
  Link      "Toggle/Capabilities List 2" , "Display Toggle List 2"
  Link      "Toggle/Capabilities List 3" , "Display Toggle List 3"
  Link      "Toggle/Capabilities List 4" , "Display Toggle List 4"

  Page      "Display Toggle List 1"
    Link      "Close Table" , ".."

    Table     $Toggle_List1 "Display Toggle List 1",
    Column    "Display Select", 2 bytes, EHEX,

    Help      "These toggle lists are used by the video BIOS and Graphics drivers "
              "to help support the system BIOS with switch display device Hot Keys. "
              "The basic algorithm is that the current display is found on the list and "
              "the next settable display combination is set. "
              "If no settable display combinations are found the function returns fail.\r\n\r\n"
              "Four lists are given to allow for multiple Hot Keys or creative solutions.\r\n\r\n"
              "\t15\t14\t13\t12\t11\t10\t9\t8\t7\t6\t5\t4\t3\t2\t1\t0 (lsb)\r\n"
              "\tRsvd\tRsvd\tEFP2.3\tEFP1.3\tRsvd\tRsvd\tEFP2.2\tEFP1.2\tRsvd\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd\r\n\r\n"
              "EFPx.x nomenclature\r\n"
              "EFP1.2 - 2nd daisy chained DP port on EFP1 Port\r\n"
              "EFP2.3 - 3rd daisy chained DP port on EFP2 Port\r\n"
              "Examples:\r\n"
              "\t Display Config\r\n"
              "\t00000000 00001100b  ; Toggle display to EFP & LFP combination\r\n"
  EndPage   ; Display Toggle List 1

  Page      "Display Toggle List 2"
    Link      "Close Table" , ".."

    Table     $Toggle_List2 "Display Toggle List 2",
    Column    "Display Select", 2 bytes, EHEX,
    Help      "These toggle lists are used by the video BIOS and Graphics drivers "
              "to help support the system BIOS with switch display device Hot Keys. "
              "The basic algorithm is that the current display is found on the list and "
              "the next settable display combination is set. "
              "If no settable display combinations are found the function returns fail.\r\n\r\n"
              "Four lists are given to allow for multiple Hot Keys or creative solutions.\r\n\r\n"
              "\t15\t14\t13\t12\t11\t10\t9\t8\t7\t6\t5\t4\t3\t2\t1\t0 (lsb)\r\n"
              "\tRsvd\tRsvd\tEFP2.3\tEFP1.3\tRsvd\tRsvd\tEFP2.2\tEFP1.2\tRsvd\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd\r\n\r\n"
              "EFPx.x nomenclature\r\n"
              "EFP1.2 - 2nd daisy chained DP port on EFP1 Port\r\n"
              "EFP2.3 - 3rd daisy chained DP port on EFP2 Port\r\n"
              "Examples:\r\n"
              "\t Display Config\r\n"
              "\t00000000 00001100b  ; Toggle display to EFP & LFP combination\r\n"
  EndPage   ; Display Toggle List 2

  Page      "Display Toggle List 3"
    Link      "Close Table" , ".."

    Table     $Toggle_List3 "Display Toggle List 3",
    Column    "Display Select", 2 bytes, EHEX,
    Help      "These toggle lists are used by the video BIOS and Graphics drivers "
              "to help support the system BIOS with switch display device Hot Keys. "
              "The basic algorithm is that the current display is found on the list and "
              "the next settable display combination is set. "
              "If no settable display combinations are found the function returns fail.\r\n\r\n"
              "Four lists are given to allow for multiple Hot Keys or creative solutions.\r\n\r\n"
              "\t15\t14\t13\t12\t11\t10\t9\t8\t7\t6\t5\t4\t3\t2\t1\t0 (lsb)\r\n"
              "\tRsvd\tRsvd\tEFP2.3\tEFP1.3\tRsvd\tRsvd\tEFP2.2\tEFP1.2\tRsvd\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd\r\n\r\n"
              "EFPx.x nomenclature\r\n"
              "EFP1.2 - 2nd daisy chained DP port on EFP1 Port\r\n"
              "EFP2.3 - 3rd daisy chained DP port on EFP2 Port\r\n"
              "Examples:\r\n"
              "\t Display Config\r\n"
              "\t00000000 00001100b  ; Toggle display to EFP & LFP combination\r\n"
  EndPage   ; Display Toggle List 3

  Page      "Display Toggle List 4"
    Link      "Close Table" , ".."

    Table     $Toggle_List4 "Display Toggle List 4",
    Column    "Display Select", 2 bytes, EHEX,
    Help      "These toggle lists are used by the video BIOS and Graphics drivers "
              "to help support the system BIOS with switch display device Hot Keys. "
              "The basic algorithm is that the current display is found on the list and "
              "the next settable display combination is set. "
              "If no settable display combinations are found the function returns fail.\r\n\r\n"
              "Four lists are given to allow for multiple Hot Keys or creative solutions.\r\n\r\n"
              "\t15\t14\t13\t12\t11\t10\t9\t8\t7\t6\t5\t4\t3\t2\t1\t0 (lsb)\r\n"
              "\tRsvd\tRsvd\tEFP2.3\tEFP1.3\tRsvd\tRsvd\tEFP2.2\tEFP1.2\tRsvd\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd\r\n\r\n"
              "EFPx.x nomenclature\r\n"
              "EFP1.2 - 2nd daisy chained DP port on EFP1 Port\r\n"
              "EFP2.3 - 3rd daisy chained DP port on EFP2 Port\r\n"
              "Examples:\r\n"
              "\t Display Config\r\n"
              "\t00000000 00001100b  ; Toggle display to EFP & LFP combination\r\n"
  EndPage   ; Display Toggle List 4
EndPage   ; Display Device Toggle Lists

;==============================================================================
; Page - Modes Removal Table
;------------------------------------------------------------------------------

Page      "Modes Removal Table"

  Table     $Mode_Rem_Table "Modes Removal Table",
  Column    "X-Resolution",     2 bytes, DEC
  Column    "Y-Resolution",     2 bytes, DEC
  Column    "BPP",              1 byte,  DEC
  Column    "Refresh Rate",     2 bytes, EHEX
  Column    "Removal Flags",    1 byte,  EHEX
  Column    "Panel Type",       2 bytes, EHEX,

  Help      "This feature allows removing support for selected modes resolutions.\r\n"
            "X-Resolution, Y-Resolution, and BPP in Decimal or Hexadecimal (0FFFFh or 0FFh means disable all).\r\n\r\n"
            "Refresh Rate bitmap selection (0 = Do not remove, 1 = Remove):\r\n"
            "\tBit \t  15-14 \t13 \t12 \t11 \t10 \t9 \t8 \t7 \t6 \t5 \t4 \t3 \t2 \t1 \t0 \r\n"
            "\tRRate(Hz)  Rsvd \t25 \t24 \t50 \t40 \t30 \t120 \t100 \t85 \t75 \t72 \t70 \t60 \t56 \t43 \r\n\r\n"
            "Removal Flags bitmap selection (0 = Do not remove, 1 = Remove):\r\n"
            "\tBit        \t     7 \t  6 \t\t5 \t4 \t3 \t2 \t1 \t0 \r\n"
            "\tComponent  Rsvd \tTV Scan Mode \tLFP \tEFP \tRsvd \tRsvd \tDriver \tVBIOS \r\n\r\n"
            "Note: \t1) In order to remove mode from both Windows and DOS, "
            "both bits 1 and Bit 0 must be set to 1.\r\n"
            "\t2) The defaule setting '0' for Bit6 is for removing Progressive scan mode from TV device, "
            "and setting '1' is for removing Interlaced scan mode from TV device.\r\n\r\n"
            " Panel Type bitmap selection (0 = Do not remove, 1 = Remove if panel is active):\r\n"
            "\tBit  \t15 14 13 12 11 10  9  8 7 6 5 4 3 2 1 0 \r\n"
            "\tType \t16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 \r\n"
            "Note: Default is to remove a mode resolution from all panel types."
EndPage

;==============================================================================
; Page - Display Configuration Removal Table
;------------------------------------------------------------------------------
Page      "Display Configuration Removal Table "

  Table     $Dev_Removed_Table " Display Device Configuration Removal Table",
  Column    "Display Configuration" , 2 bytes , EHEX,
  Help      "This feature allows blocking selected display configurations by the video BIOS and driver.\r\n"
            "Display Devices are specified in the following bit patterns:\r\n"
            "\t15\t14\t13\t12\t11\t10\t9\t8\t7\t6\t5\t4\t3\t2\t1\t0 (lsb)\r\n"
            "\tRsvd\tRsvd\tEFP2.3\tEFP1.3\tRsvd\tRsvd\tEFP2.2\tEFP1.2\tRsvd\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd\r\n\r\n"
            "EFPx.x nomenclature\r\n"
            "EFP1.2 - 2nd daisy chained DP port on EFP1 Port\r\n"
            "EFP2.3 - 3rd daisy chained DP port on EFP2 Port\r\n"
            "Examples:\r\n"
            "\tDisplay Config\r\n"
            "\t00000000 00001100b  ; EFP & LFP combination to be removed\r\n"
EndPage

;==============================================================================
; Page - OEM Customizable Modes
;------------------------------------------------------------------------------
Page      "OEM Customizable Modes"
  Link      "OEM Mode 1 Configuration", "OEM Mode #1"
  Link      "OEM Mode 2 Configuration", "OEM Mode #2"
  Link      "OEM Mode 3 Configuration", "OEM Mode #3"
  Link      "OEM Mode 4 Configuration", "OEM Mode #4"
  Link      "OEM Mode 5 Configuration", "OEM Mode #5"
  Link      "OEM Mode 6 Configuration", "OEM Mode #6"

  Page      "OEM Mode #1"
    Link      "Close Table" , ".."

    Title     "     8 bpp = VGA mode 60h / VESA mode 160h"
    Title     "    16 bpp = VGA mode 61h / VESA mode 161h"
    Title     "    32 bpp = VGA mode 62h / VESA mode 162h"

    EditNum   $OEM_Mode_Flags1, "Support Flags:", BIN,
    Help      "Support flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tDriver\tVBIOS"

    EditNum   $OEM_Display_Flags1, "Display Flags:", BIN,
    Help      "Display Flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tLFP2\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd"

    Title     "Mode Characteristics"
    EditNum   $OEM_Mode_X1, "  X Resolution:", DEC,
    Help      "X Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Y1, "  Y Resolution:", DEC,
    Help      "Y Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Color1, "  Color Depth:", BIN,
    Help      "Color Depth, bits can be set simultaneously (binary).\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\t  Bit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\t32 BPP\t16 BPP\t8 BPP"

    EditNum   $OEM_Mode_RRate1, "  Refresh Rate:", DEC,
    Help      "Refresh rate for OEM customizable mode (decimal)."
    Link      "18 Bytes DTD" , "DTD"

    Page      "DTD"
      Link      "Close Table" , ".."
      Table     $OEM_Mode_DTD1 " Detailed Timings Descriptor",
      Column    "Timings" , 1 byte , EHEX,
      Help      "This table is the 18-byte DTD(Detailed Timings Descriptor) structure "
                "as defined in the VESA EDID version 1.x.\r\n\r\n"
                "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                "\tByte14 \t: Vertical Image Size, LSB\r\n"
                "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                "\tByte16 \t: Horizontal Border in pixels\r\n"
                "\tByte17 \t: Vertical Border in lines\r\n"
                "\tByte18 \t: Flags:\r\n"
                "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 0:   0 = Reserved"
    EndPage   ; DTD
  EndPage   ; OEM Mode #1

  Page      "OEM Mode #2"
    Link      "Close Table" , ".."

    Title     "     8 bpp = VGA mode 63h / VESA mode 163h"
    Title     "    16 bpp = VGA mode 64h / VESA mode 164h"
    Title     "    32 bpp = VGA mode 65h / VESA mode 165h"

    EditNum   $OEM_Mode_Flags2, "Support Flags:", BIN,
    Help      "Support flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tDriver\tVBIOS"

    EditNum   $OEM_Display_Flags2, "Display Flags:", BIN,
    Help      "Display Flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tLFP2\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd"

    TitleB    "Mode Characteristics"

    EditNum   $OEM_Mode_X2, "\tX Resolution:", DEC,
    Help      "X Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Y2, "\tY Resolution:", DEC,
    Help      "Y Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Color2, "\tColor Depth:", BIN,
    Help      "Color Depth, bits can be set simultaneously (binary).\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\t  Bit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\t32 BPP\t16 BPP\t8 BPP"

    EditNum   $OEM_Mode_RRate2, "\tRefresh Rate:", DEC,
    Help      "Refresh rate for OEM customizable mode (decimal)."

    Link      "18 Bytes DTD" , "DTD"

    Page      "DTD"
      Link      "Close Table" , ".."

      Table     $OEM_Mode_DTD2 " Detailed Timings Descriptor",
      Column    "Timings" , 1 byte , EHEX,
      Help      "This table is the 18-byte DTD(Detailed Timings Descriptor) structure "
                "as defined in the VESA EDID version 1.x. "
                "This is used by VBIOS only.\r\n\r\n"
                "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                "\tByte14 \t: Vertical Image Size, LSB\r\n"
                "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                "\tByte16 \t: Horizontal Border in pixels\r\n"
                "\tByte17 \t: Vertical Border in lines\r\n"
                "\tByte18 \t: Flags:\r\n"
                "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 0:   0 = Reserved"
    EndPage   ; DTD
  EndPage   ; OEM Mode #2

  Page      "OEM Mode #3"
    Link      "Close Table" , ".."

    Title     "     8 bpp = VGA mode 66h / VESA mode 166h"
    Title     "    16 bpp = VGA mode 67h / VESA mode 167h"
    Title     "    32 bpp = VGA mode 68h / VESA mode 168h"

    EditNum   $OEM_Mode_Flags3, "Support Flags:", BIN,
    Help      "Support flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tDriver\tRsvd"

    EditNum   $OEM_Display_Flags3, "Display Flags:", BIN,
    Help      "Display Flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tLFP2\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd"

    TitleB    "Mode Characteristics"

    EditNum   $OEM_Mode_X3, "\tX Resolution:", DEC,
    Help      "X Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Y3, "\tY Resolution:", DEC,
    Help      "Y Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Color3, "\tColor Depth:", BIN,
    Help      "Color Depth, bits can be set simultaneously (binary).\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\t  Bit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\t32 BPP\t16 BPP\t8 BPP"

    EditNum   $OEM_Mode_RRate3, "\tRefresh Rate:", DEC,
    Help      "Refresh rate for OEM customizable mode (decimal)."

    Link      "18 Bytes DTD" , "DTD"

    Page      "DTD"
      Link      "Close Table" , ".."

      Table     $OEM_Mode_DTD3 " Detailed Timings Descriptor",
      Column    "Timings" , 1 byte , EHEX,
      Help      "This table is the 18-byte DTD(Detailed Timings Descriptor) structure "
                "as defined in the VESA EDID version 1.x.\r\n\r\n"
                "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                "\tByte14 \t: Vertical Image Size, LSB\r\n"
                "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                "\tByte16 \t: Horizontal Border in pixels\r\n"
                "\tByte17 \t: Vertical Border in lines\r\n"
                "\tByte18 \t: Flags:\r\n"
                "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 0:   0 = Reserved"
    EndPage   ; DTD
  EndPage   ; OEM Mode #3

  Page      "OEM Mode #4"
    Link      "Close Table" , ".."

    Title     "     8 bpp = VGA mode 69h / VESA mode 169h"
    Title     "    16 bpp = VGA mode 6Ah / VESA mode 16Ah"
    Title     "    32 bpp = VGA mode 6Bh / VESA mode 16Bh"

    EditNum   $OEM_Mode_Flags4, "Support Flags:", BIN,
    Help      "Support flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tDriver\tRsvd"

    EditNum   $OEM_Display_Flags4, "Display Flags:", BIN,
    Help      "Display Flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tLFP2\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd"

    TitleB    "Mode Characteristics"

    EditNum   $OEM_Mode_X4, "\tX Resolution:", DEC,
    Help      "X Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Y4, "\tY Resolution:", DEC,
    Help      "Y Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Color4, "\tColor Depth:", BIN,
    Help      "Color Depth, bits can be set simultaneously (binary).\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\t  Bit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\t32 BPP\t16 BPP\t8 BPP"

    EditNum   $OEM_Mode_RRate4, "\tRefresh Rate:", DEC,
    Help      "Refresh rate for OEM customizable mode (decimal)."

    Link      "18 Bytes DTD" , "DTD"

    Page      "DTD"

      Link      "Close Table" , ".."

      Table     $OEM_Mode_DTD4 " Detailed Timings Descriptor",
      Column    "Timings" , 1 byte , EHEX,
      Help      "This table is the 18-byte DTD(Detailed Timings Descriptor) structure "
                "as defined in the VESA EDID version 1.x.\r\n\r\n"
                "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                "\tByte14 \t: Vertical Image Size, LSB\r\n"
                "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                "\tByte16 \t: Horizontal Border in pixels\r\n"
                "\tByte17 \t: Vertical Border in lines\r\n"
                "\tByte18 \t: Flags:\r\n"
                "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 0:   0 = Reserved"
    EndPage   ; DTD
  EndPage   ; OEM Mode #4

  Page      "OEM Mode #5"
    Link      "Close Table" , ".."

    Title     "     8 bpp = VGA mode 6Ch / VESA mode 16Ch"
    Title     "    16 bpp = VGA mode 6Dh / VESA mode 16Dh"
    Title     "    32 bpp = VGA mode 6Eh / VESA mode 16Eh"

    EditNum   $OEM_Mode_Flags5, "Support Flags:", BIN,
    Help      "Support flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tDriver\tRsvd"

    EditNum   $OEM_Display_Flags5, "Display Flags:", BIN,
    Help      "Display Flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tLFP2\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd"

    TitleB    "Mode Characteristics"

    EditNum   $OEM_Mode_X5, "\tX Resolution:", DEC,
    Help      "X Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Y5, "\tY Resolution:", DEC,
    Help      "Y Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Color5, "\tColor Depth:", BIN,
    Help      "Color Depth, bits can be set simultaneously (binary).\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\t  Bit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\t32 BPP\t16 BPP\t8 BPP"

    EditNum   $OEM_Mode_RRate5, "\tRefresh Rate:", DEC,
    Help      "Refresh rate for OEM customizable mode (decimal)."

    Link      "18 Bytes DTD" , "DTD"

    Page      "DTD"
      Link      "Close Table" , ".."

      Table     $OEM_Mode_DTD5 " Detailed Timings Descriptor",
      Column    "Timings" , 1 byte , EHEX,
      Help      "This table is the 18-byte DTD(Detailed Timings Descriptor) structure "
                "as defined in the VESA EDID version 1.x.\r\n\r\n"
                "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                "\tByte14 \t: Vertical Image Size, LSB\r\n"
                "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                "\tByte16 \t: Horizontal Border in pixels\r\n"
                "\tByte17 \t: Vertical Border in lines\r\n"
                "\tByte18 \t: Flags:\r\n"
                "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 0:   0 = Reserved"
    EndPage   ; DTD
  EndPage   ; OEM Mode #5

  Page      "OEM Mode #6"
    Link      "Close Table" , ".."

    Title     "     8 bpp = VGA mode 6Fh / VESA mode 16Fh"
    Title     "    16 bpp = VGA mode 70h / VESA mode 170h"
    Title     "    32 bpp = VGA mode 71h / VESA mode 171h"

    EditNum   $OEM_Mode_Flags6, "Support Flags:", BIN,
    Help      "Support flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\tDriver\tRsvd"

    EditNum   $OEM_Display_Flags6, "Display Flags:", BIN,
    Help      "Display Flags: (0 = Disabled, 1 = Enabled)\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\tBit 0\r\n"
              "\tLFP2\tEFP2\tRsvd\tRsvd\tLFP\tEFP\tRsvd\tRsvd"

    TitleB    "Mode Characteristics"

    EditNum   $OEM_Mode_X6, "\tX Resolution:", DEC,
    Help      "X Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Y6, "\tY Resolution:", DEC,
    Help      "Y Resolution in pixels (decimal)."

    EditNum   $OEM_Mode_Color6, "\tColor Depth:", BIN,
    Help      "Color Depth, bits can be set simultaneously (binary).\r\n\r\n"
              "\tBit 7\tBit 6\tBit 5\tBit 4\tBit 3\tBit 2\tBit 1\t  Bit 0\r\n"
              "\tRsvd\tRsvd\tRsvd\tRsvd\tRsvd\t32 BPP\t16 BPP\t8 BPP"

    EditNum   $OEM_Mode_RRate6, "\tRefresh Rate:", DEC,
    Help      "Refresh rate for OEM customizable mode (decimal)."

    Link      "18 Bytes DTD" , "DTD"

    Page      "DTD"
      Link      "Close Table" , ".."

      Table     $OEM_Mode_DTD6 " Detailed Timings Descriptor",
      Column    "Timings" , 1 byte , EHEX,
      Help      "This table is the 18-byte DTD(Detailed Timings Descriptor) structure "
                "as defined in the VESA EDID version 1.x.\r\n\r\n"
                "\tByte1 \t: Low Byte of DClk in 10 KHz\r\n"
                "\tByte2 \t: High Byte of DClk in 10 KHz\r\n"
                "\tByte3 \t: Horizontal Active in pixels, LSB\r\n"
                "\tByte4 \t: Horizontal Blanking in pixels, LSB\r\n"
                "\tByte5 \t: Bit 7-4: Upper 4 bits of Hor. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Hor. Blanking\r\n"
                "\tByte6 \t: Vertical Active in lines, LSB\r\n"
                "\tByte7 \t: Vertical Blanking in lines, LSB\r\n"
                "\tByte8 \t: Bit 7-4: Upper 4 bits of Vert. Active\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Blanking\r\n"
                "\tByte9  \t: HSync Offset from Hor. Blanking in pix., LSB\r\n"
                "\tByte10 \t: HSync Pulse Width in pixels, LSB\r\n"
                "\tByte11 \t: Bit 7-4: Lower 4 bits of VSync Offset\r\n"
                "\t   \t: Bit 3-0: Lower 4 bits of VSync Pulse Width\r\n"
                "\tByte12 \t: Bit 7-6: Upper 2 bits of HSync Offset\r\n"
                "\t   \t: Bit 5-4: Upper 2 bits of HSync Pulse Width\r\n"
                "\t   \t: Bit 3-2: Upper 2 bits of VSync Offset\r\n"
                "\t   \t: Bit 1-0: Upper 2 bits of VSync Pulse Width\r\n"
                "\tByte13 \t: Horizontal Image Size, LSB\r\n"
                "\tByte14 \t: Vertical Image Size, LSB\r\n"
                "\tByte15 \t: Bit 7-4: Upper 4 bits of Hor. Image Size\r\n"
                "\t   \t: Bit 3-0: Upper 4 bits of Vert. Image Size\r\n"
                "\tByte16 \t: Horizontal Border in pixels\r\n"
                "\tByte17 \t: Vertical Border in lines\r\n"
                "\tByte18 \t: Flags:\r\n"
                "\t   \t:   Bit 7:   0 = Non-interlaced, 1 = Interlaced\r\n"
                "\t   \t:   Bit 6-5: 00 = Reserved\r\n"
                "\t   \t:   Bit 4-3: 11 = Digital Separate\r\n"
                "\t   \t:   Bit 2:   Vertical Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 1:   Horizontal Polarity (0 = Negative, 1 = Positive)\r\n"
                "\t   \t:   Bit 0:   0 = Reserved"
    EndPage   ; DTD
  EndPage   ; OEM Mode #6
EndPage   ; OEM Customizable Modes
;============================================================================
; End of File
;----------------------------------------------------------------------------
