{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 18:39:49 2021 " "Info: Processing started: Thu Dec 30 18:39:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comp -c Comp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Comp -c Comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-hardware " "Info: Found design unit 1: display-hardware" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp-hardware " "Info: Found design unit 1: Comp-hardware" {  } { { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Comp " "Info: Found entity 1: Comp" {  } { { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-hardware " "Info: Found design unit 1: counter-hardware" {  } { { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Comp " "Info: Elaborating entity \"Comp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:Contador " "Info: Elaborating entity \"counter\" for hierarchy \"counter:Contador\"" {  } { { "Comp.vhd" "Contador" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:D1 " "Info: Elaborating entity \"display\" for hierarchy \"display:D1\"" {  } { { "Comp.vhd" "D1" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] display.vhd(9) " "Info (10041): Inferred latch for \"S\[0\]\" at display.vhd(9)" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] display.vhd(9) " "Info (10041): Inferred latch for \"S\[1\]\" at display.vhd(9)" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] display.vhd(9) " "Info (10041): Inferred latch for \"S\[2\]\" at display.vhd(9)" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] display.vhd(9) " "Info (10041): Inferred latch for \"S\[3\]\" at display.vhd(9)" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] display.vhd(9) " "Info (10041): Inferred latch for \"S\[4\]\" at display.vhd(9)" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] display.vhd(9) " "Info (10041): Inferred latch for \"S\[5\]\" at display.vhd(9)" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] display.vhd(9) " "Info (10041): Inferred latch for \"S\[6\]\" at display.vhd(9)" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Info: Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Info: Implemented 235 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 18:39:52 2021 " "Info: Processing ended: Thu Dec 30 18:39:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 18:39:53 2021 " "Info: Processing started: Thu Dec 30 18:39:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Comp -c Comp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Comp -c Comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Comp EP2S15F484I4 " "Info: Selected device EP2S15F484I4 for design \"Comp\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S15F484C4 " "Info: Device EP2S15F484C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[0\] " "Info: Pin P1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1[0] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[1\] " "Info: Pin P1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1[1] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[2\] " "Info: Pin P1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1[2] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[3\] " "Info: Pin P1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1[3] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[4\] " "Info: Pin P1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1[4] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[5\] " "Info: Pin P1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1[5] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[6\] " "Info: Pin P1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1[6] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[0\] " "Info: Pin P2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P2[0] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[1\] " "Info: Pin P2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P2[1] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[2\] " "Info: Pin P2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P2[2] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[3\] " "Info: Pin P2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P2[3] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[4\] " "Info: Pin P2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P2[4] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[5\] " "Info: Pin P2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P2[5] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2\[6\] " "Info: Pin P2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P2[6] } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 9 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node rst (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 0 14 0 " "Info: Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.823 ns register register " "Info: Estimated most critical path is register to register delay of 8.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:Contador\|uni\[0\] 1 REG LAB_X31_Y11 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y11; Fanout = 16; REG Node = 'counter:Contador\|uni\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:Contador|uni[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.403 ns) 0.672 ns counter:Contador\|Add1~2 2 COMB LAB_X31_Y11 2 " "Info: 2: + IC(0.269 ns) + CELL(0.403 ns) = 0.672 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.713 ns counter:Contador\|Add1~6 3 COMB LAB_X31_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.041 ns) = 0.713 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~2 counter:Contador|Add1~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.754 ns counter:Contador\|Add1~10 4 COMB LAB_X31_Y11 2 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 0.754 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~6 counter:Contador|Add1~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.795 ns counter:Contador\|Add1~14 5 COMB LAB_X31_Y11 2 " "Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 0.795 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~10 counter:Contador|Add1~14 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.836 ns counter:Contador\|Add1~18 6 COMB LAB_X31_Y11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 0.836 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~14 counter:Contador|Add1~18 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.877 ns counter:Contador\|Add1~22 7 COMB LAB_X31_Y11 2 " "Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 0.877 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~18 counter:Contador|Add1~22 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.918 ns counter:Contador\|Add1~26 8 COMB LAB_X31_Y11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 0.918 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~26'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~22 counter:Contador|Add1~26 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 1.062 ns counter:Contador\|Add1~29 9 COMB LAB_X31_Y11 2 " "Info: 9: + IC(0.000 ns) + CELL(0.144 ns) = 1.062 ns; Loc. = LAB_X31_Y11; Fanout = 2; COMB Node = 'counter:Contador\|Add1~29'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { counter:Contador|Add1~26 counter:Contador|Add1~29 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.410 ns) 1.955 ns counter:Contador\|Equal0~0 10 COMB LAB_X30_Y10 1 " "Info: 10: + IC(0.483 ns) + CELL(0.410 ns) = 1.955 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { counter:Contador|Add1~29 counter:Contador|Equal0~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.060 ns) 2.418 ns counter:Contador\|Equal0~1 11 COMB LAB_X30_Y10 1 " "Info: 11: + IC(0.403 ns) + CELL(0.060 ns) = 2.418 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:Contador|Equal0~0 counter:Contador|Equal0~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.060 ns) 2.881 ns counter:Contador\|Equal0~2 12 COMB LAB_X30_Y10 1 " "Info: 12: + IC(0.403 ns) + CELL(0.060 ns) = 2.881 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:Contador|Equal0~1 counter:Contador|Equal0~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.150 ns) + CELL(0.313 ns) 3.344 ns counter:Contador\|Equal0~6 13 COMB LAB_X30_Y10 3 " "Info: 13: + IC(0.150 ns) + CELL(0.313 ns) = 3.344 ns; Loc. = LAB_X30_Y10; Fanout = 3; COMB Node = 'counter:Contador\|Equal0~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:Contador|Equal0~2 counter:Contador|Equal0~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.403 ns) 4.587 ns counter:Contador\|Add2~2 14 COMB LAB_X26_Y9 2 " "Info: 14: + IC(0.840 ns) + CELL(0.403 ns) = 4.587 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { counter:Contador|Equal0~6 counter:Contador|Add2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.628 ns counter:Contador\|Add2~6 15 COMB LAB_X26_Y9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.041 ns) = 4.628 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~2 counter:Contador|Add2~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.669 ns counter:Contador\|Add2~10 16 COMB LAB_X26_Y9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.041 ns) = 4.669 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~6 counter:Contador|Add2~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.710 ns counter:Contador\|Add2~14 17 COMB LAB_X26_Y9 2 " "Info: 17: + IC(0.000 ns) + CELL(0.041 ns) = 4.710 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~10 counter:Contador|Add2~14 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.751 ns counter:Contador\|Add2~18 18 COMB LAB_X26_Y9 2 " "Info: 18: + IC(0.000 ns) + CELL(0.041 ns) = 4.751 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~14 counter:Contador|Add2~18 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.792 ns counter:Contador\|Add2~22 19 COMB LAB_X26_Y9 2 " "Info: 19: + IC(0.000 ns) + CELL(0.041 ns) = 4.792 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~18 counter:Contador|Add2~22 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.833 ns counter:Contador\|Add2~26 20 COMB LAB_X26_Y9 2 " "Info: 20: + IC(0.000 ns) + CELL(0.041 ns) = 4.833 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~26'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~22 counter:Contador|Add2~26 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.874 ns counter:Contador\|Add2~30 21 COMB LAB_X26_Y9 2 " "Info: 21: + IC(0.000 ns) + CELL(0.041 ns) = 4.874 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~30'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~26 counter:Contador|Add2~30 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.102 ns) + CELL(0.144 ns) 5.120 ns counter:Contador\|Add2~33 22 COMB LAB_X26_Y9 2 " "Info: 22: + IC(0.102 ns) + CELL(0.144 ns) = 5.120 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'counter:Contador\|Add2~33'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { counter:Contador|Add2~30 counter:Contador|Add2~33 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.313 ns) 6.013 ns counter:Contador\|Equal1~0 23 COMB LAB_X27_Y8 1 " "Info: 23: + IC(0.580 ns) + CELL(0.313 ns) = 6.013 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { counter:Contador|Add2~33 counter:Contador|Equal1~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.060 ns) 6.476 ns counter:Contador\|Equal1~1 24 COMB LAB_X27_Y8 1 " "Info: 24: + IC(0.403 ns) + CELL(0.060 ns) = 6.476 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:Contador|Equal1~0 counter:Contador|Equal1~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.060 ns) 6.939 ns counter:Contador\|Equal1~2 25 COMB LAB_X27_Y8 1 " "Info: 25: + IC(0.403 ns) + CELL(0.060 ns) = 6.939 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:Contador|Equal1~1 counter:Contador|Equal1~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.150 ns) + CELL(0.313 ns) 7.402 ns counter:Contador\|uni\[13\]~0 26 COMB LAB_X27_Y8 32 " "Info: 26: + IC(0.150 ns) + CELL(0.313 ns) = 7.402 ns; Loc. = LAB_X27_Y8; Fanout = 32; COMB Node = 'counter:Contador\|uni\[13\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:Contador|Equal1~2 counter:Contador|uni[13]~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.457 ns) 8.823 ns counter:Contador\|uni\[2\] 27 REG LAB_X31_Y11 16 " "Info: 27: + IC(0.964 ns) + CELL(0.457 ns) = 8.823 ns; Loc. = LAB_X31_Y11; Fanout = 16; REG Node = 'counter:Contador\|uni\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.673 ns ( 41.63 % ) " "Info: Total cell delay = 3.673 ns ( 41.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.150 ns ( 58.37 % ) " "Info: Total interconnect delay = 5.150 ns ( 58.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.823 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 counter:Contador|Add1~6 counter:Contador|Add1~10 counter:Contador|Add1~14 counter:Contador|Add1~18 counter:Contador|Add1~22 counter:Contador|Add1~26 counter:Contador|Add1~29 counter:Contador|Equal0~0 counter:Contador|Equal0~1 counter:Contador|Equal0~2 counter:Contador|Equal0~6 counter:Contador|Add2~2 counter:Contador|Add2~6 counter:Contador|Add2~10 counter:Contador|Add2~14 counter:Contador|Add2~18 counter:Contador|Add2~22 counter:Contador|Add2~26 counter:Contador|Add2~30 counter:Contador|Add2~33 counter:Contador|Equal1~0 counter:Contador|Equal1~1 counter:Contador|Equal1~2 counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P1\[0\] 0 " "Info: Pin \"P1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P1\[1\] 0 " "Info: Pin \"P1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P1\[2\] 0 " "Info: Pin \"P1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P1\[3\] 0 " "Info: Pin \"P1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P1\[4\] 0 " "Info: Pin \"P1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P1\[5\] 0 " "Info: Pin \"P1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P1\[6\] 0 " "Info: Pin \"P1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P2\[0\] 0 " "Info: Pin \"P2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P2\[1\] 0 " "Info: Pin \"P2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P2\[2\] 0 " "Info: Pin \"P2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P2\[3\] 0 " "Info: Pin \"P2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P2\[4\] 0 " "Info: Pin \"P2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P2\[5\] 0 " "Info: Pin \"P2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P2\[6\] 0 " "Info: Pin \"P2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 18:39:58 2021 " "Info: Processing ended: Thu Dec 30 18:39:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 18:39:59 2021 " "Info: Processing started: Thu Dec 30 18:39:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Comp -c Comp " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Comp -c Comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 18:40:01 2021 " "Info: Processing ended: Thu Dec 30 18:40:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 18:40:02 2021 " "Info: Processing started: Thu Dec 30 18:40:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Comp -c Comp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Comp -c Comp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[0\] " "Warning: Node \"display:D1\|S\[0\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[1\] " "Warning: Node \"display:D1\|S\[1\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[2\] " "Warning: Node \"display:D1\|S\[2\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[3\] " "Warning: Node \"display:D1\|S\[3\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[4\] " "Warning: Node \"display:D1\|S\[4\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[5\] " "Warning: Node \"display:D1\|S\[5\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[6\] " "Warning: Node \"display:D1\|S\[6\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[0\] " "Warning: Node \"display:D2\|S\[0\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[1\] " "Warning: Node \"display:D2\|S\[1\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[2\] " "Warning: Node \"display:D2\|S\[2\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[3\] " "Warning: Node \"display:D2\|S\[3\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[4\] " "Warning: Node \"display:D2\|S\[4\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[5\] " "Warning: Node \"display:D2\|S\[5\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[6\] " "Warning: Node \"display:D2\|S\[6\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:Contador\|uni\[0\] register counter:Contador\|uni\[2\] 105.53 MHz 9.476 ns Internal " "Info: Clock \"clk\" has Internal fmax of 105.53 MHz between source register \"counter:Contador\|uni\[0\]\" and destination register \"counter:Contador\|uni\[2\]\" (period= 9.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.263 ns + Longest register register " "Info: + Longest register to register delay is 9.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:Contador\|uni\[0\] 1 REG LCFF_X31_Y11_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 16; REG Node = 'counter:Contador\|uni\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:Contador|uni[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.527 ns) 0.527 ns counter:Contador\|Add1~2 2 COMB LCCOMB_X31_Y11_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.527 ns) = 0.527 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 2; COMB Node = 'counter:Contador\|Add1~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.568 ns counter:Contador\|Add1~6 3 COMB LCCOMB_X31_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.041 ns) = 0.568 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 2; COMB Node = 'counter:Contador\|Add1~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~2 counter:Contador|Add1~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.712 ns counter:Contador\|Add1~9 4 COMB LCCOMB_X31_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.144 ns) = 0.712 ns; Loc. = LCCOMB_X31_Y11_N4; Fanout = 2; COMB Node = 'counter:Contador\|Add1~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { counter:Contador|Add1~6 counter:Contador|Add1~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.410 ns) 2.033 ns counter:Contador\|Equal0~3 5 COMB LCCOMB_X30_Y10_N28 1 " "Info: 5: + IC(0.911 ns) + CELL(0.410 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { counter:Contador|Add1~9 counter:Contador|Equal0~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.313 ns) 2.620 ns counter:Contador\|Equal0~4 6 COMB LCCOMB_X30_Y10_N18 1 " "Info: 6: + IC(0.274 ns) + CELL(0.313 ns) = 2.620 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { counter:Contador|Equal0~3 counter:Contador|Equal0~4 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.177 ns) 3.036 ns counter:Contador\|Equal0~5 7 COMB LCCOMB_X30_Y10_N22 1 " "Info: 7: + IC(0.239 ns) + CELL(0.177 ns) = 3.036 ns; Loc. = LCCOMB_X30_Y10_N22; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { counter:Contador|Equal0~4 counter:Contador|Equal0~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.313 ns) 3.625 ns counter:Contador\|Equal0~6 8 COMB LCCOMB_X30_Y10_N8 3 " "Info: 8: + IC(0.276 ns) + CELL(0.313 ns) = 3.625 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 3; COMB Node = 'counter:Contador\|Equal0~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { counter:Contador|Equal0~5 counter:Contador|Equal0~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.355 ns) 4.863 ns counter:Contador\|Add2~2 9 COMB LCCOMB_X26_Y9_N0 2 " "Info: 9: + IC(0.883 ns) + CELL(0.355 ns) = 4.863 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 2; COMB Node = 'counter:Contador\|Add2~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { counter:Contador|Equal0~6 counter:Contador|Add2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.904 ns counter:Contador\|Add2~6 10 COMB LCCOMB_X26_Y9_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.041 ns) = 4.904 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'counter:Contador\|Add2~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~2 counter:Contador|Add2~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.945 ns counter:Contador\|Add2~10 11 COMB LCCOMB_X26_Y9_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 4.945 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 2; COMB Node = 'counter:Contador\|Add2~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~6 counter:Contador|Add2~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.986 ns counter:Contador\|Add2~14 12 COMB LCCOMB_X26_Y9_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 4.986 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'counter:Contador\|Add2~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~10 counter:Contador|Add2~14 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 5.027 ns counter:Contador\|Add2~18 13 COMB LCCOMB_X26_Y9_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 5.027 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 2; COMB Node = 'counter:Contador\|Add2~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~14 counter:Contador|Add2~18 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 5.171 ns counter:Contador\|Add2~21 14 COMB LCCOMB_X26_Y9_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.144 ns) = 5.171 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 2; COMB Node = 'counter:Contador\|Add2~21'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { counter:Contador|Add2~18 counter:Contador|Add2~21 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.435 ns) 6.323 ns counter:Contador\|Equal1~3 15 COMB LCCOMB_X27_Y8_N12 1 " "Info: 15: + IC(0.717 ns) + CELL(0.435 ns) = 6.323 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { counter:Contador|Add2~21 counter:Contador|Equal1~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.313 ns) 6.910 ns counter:Contador\|Equal1~4 16 COMB LCCOMB_X27_Y8_N2 1 " "Info: 16: + IC(0.274 ns) + CELL(0.313 ns) = 6.910 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { counter:Contador|Equal1~3 counter:Contador|Equal1~4 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.177 ns) 7.325 ns counter:Contador\|Equal1~5 17 COMB LCCOMB_X27_Y8_N4 1 " "Info: 17: + IC(0.238 ns) + CELL(0.177 ns) = 7.325 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { counter:Contador|Equal1~4 counter:Contador|Equal1~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.313 ns) 7.915 ns counter:Contador\|uni\[13\]~0 18 COMB LCCOMB_X27_Y8_N24 32 " "Info: 18: + IC(0.277 ns) + CELL(0.313 ns) = 7.915 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 32; COMB Node = 'counter:Contador\|uni\[13\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { counter:Contador|Equal1~5 counter:Contador|uni[13]~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.457 ns) 9.263 ns counter:Contador\|uni\[2\] 19 REG LCFF_X31_Y11_N5 16 " "Info: 19: + IC(0.891 ns) + CELL(0.457 ns) = 9.263 ns; Loc. = LCFF_X31_Y11_N5; Fanout = 16; REG Node = 'counter:Contador\|uni\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.283 ns ( 46.24 % ) " "Info: Total cell delay = 4.283 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.980 ns ( 53.76 % ) " "Info: Total interconnect delay = 4.980 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.263 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 counter:Contador|Add1~6 counter:Contador|Add1~9 counter:Contador|Equal0~3 counter:Contador|Equal0~4 counter:Contador|Equal0~5 counter:Contador|Equal0~6 counter:Contador|Add2~2 counter:Contador|Add2~6 counter:Contador|Add2~10 counter:Contador|Add2~14 counter:Contador|Add2~18 counter:Contador|Add2~21 counter:Contador|Equal1~3 counter:Contador|Equal1~4 counter:Contador|Equal1~5 counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.263 ns" { counter:Contador|uni[0] {} counter:Contador|Add1~2 {} counter:Contador|Add1~6 {} counter:Contador|Add1~9 {} counter:Contador|Equal0~3 {} counter:Contador|Equal0~4 {} counter:Contador|Equal0~5 {} counter:Contador|Equal0~6 {} counter:Contador|Add2~2 {} counter:Contador|Add2~6 {} counter:Contador|Add2~10 {} counter:Contador|Add2~14 {} counter:Contador|Add2~18 {} counter:Contador|Add2~21 {} counter:Contador|Equal1~3 {} counter:Contador|Equal1~4 {} counter:Contador|Equal1~5 {} counter:Contador|uni[13]~0 {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.911ns 0.274ns 0.239ns 0.276ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.717ns 0.274ns 0.238ns 0.277ns 0.891ns } { 0.000ns 0.527ns 0.041ns 0.144ns 0.410ns 0.313ns 0.177ns 0.313ns 0.355ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.435ns 0.313ns 0.177ns 0.313ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.368 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.710 ns) 2.847 ns counter:Contador\|uni\[2\] 3 REG LCFF_X31_Y11_N5 16 " "Info: 3: + IC(0.769 ns) + CELL(0.710 ns) = 2.847 ns; Loc. = LCFF_X31_Y11_N5; Fanout = 16; REG Node = 'counter:Contador\|uni\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 59.15 % ) " "Info: Total cell delay = 1.684 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 40.85 % ) " "Info: Total interconnect delay = 1.163 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.368 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.710 ns) 2.847 ns counter:Contador\|uni\[0\] 3 REG LCFF_X31_Y11_N1 16 " "Info: 3: + IC(0.769 ns) + CELL(0.710 ns) = 2.847 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 16; REG Node = 'counter:Contador\|uni\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 59.15 % ) " "Info: Total cell delay = 1.684 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 40.85 % ) " "Info: Total interconnect delay = 1.163 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[0] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[0] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.263 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 counter:Contador|Add1~6 counter:Contador|Add1~9 counter:Contador|Equal0~3 counter:Contador|Equal0~4 counter:Contador|Equal0~5 counter:Contador|Equal0~6 counter:Contador|Add2~2 counter:Contador|Add2~6 counter:Contador|Add2~10 counter:Contador|Add2~14 counter:Contador|Add2~18 counter:Contador|Add2~21 counter:Contador|Equal1~3 counter:Contador|Equal1~4 counter:Contador|Equal1~5 counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.263 ns" { counter:Contador|uni[0] {} counter:Contador|Add1~2 {} counter:Contador|Add1~6 {} counter:Contador|Add1~9 {} counter:Contador|Equal0~3 {} counter:Contador|Equal0~4 {} counter:Contador|Equal0~5 {} counter:Contador|Equal0~6 {} counter:Contador|Add2~2 {} counter:Contador|Add2~6 {} counter:Contador|Add2~10 {} counter:Contador|Add2~14 {} counter:Contador|Add2~18 {} counter:Contador|Add2~21 {} counter:Contador|Equal1~3 {} counter:Contador|Equal1~4 {} counter:Contador|Equal1~5 {} counter:Contador|uni[13]~0 {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.911ns 0.274ns 0.239ns 0.276ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.717ns 0.274ns 0.238ns 0.277ns 0.891ns } { 0.000ns 0.527ns 0.041ns 0.144ns 0.410ns 0.313ns 0.177ns 0.313ns 0.355ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.435ns 0.313ns 0.177ns 0.313ns 0.457ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[0] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 18:40:03 2021 " "Info: Processing ended: Thu Dec 30 18:40:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Info: Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
