
map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 6 -oc Commercial   "freqgen_freqgen.ngd" -o "freqgen_freqgen_map.ncd" -pr "freqgen_freqgen.prf" -mp "freqgen_freqgen.mrp" "C:/Users/rrhar/Desktop/DT/Timer/freqgen.lpf" -c 0            
map:  version Diamond (64-bit) 3.1.0.96

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: freqgen_freqgen.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 6.

Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.1_x64/ispfpga.
Package Status:                     Final          Version 1.0

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:      0 out of  7485 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:         0 out of  3432 (0%)
      SLICEs as Logic/ROM:      0 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          0 out of  6864 (0%)
      Number of logic LUTs:        0
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      0 (0 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 1 + 4(JTAG) out of 207 (2%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net o_c: 1 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 66 MB

Dumping design to file freqgen_freqgen_map.ncd.

trce -f "freqgen_freqgen.mt" -o "freqgen_freqgen.tw1" "freqgen_freqgen_map.ncd" "freqgen_freqgen.prf"
trce:  version Diamond (64-bit) 3.1.0.96

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file freqgen_freqgen_map.ncd.
Design name: freqgen
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.1_x64/ispfpga.
Package Status:                     Final          Version 1.0
Performance Hardware Data Status:   Final)         Version 1.0
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.1.0.96
Thu Sep 20 00:21:58 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o freqgen_freqgen.tw1 -gui freqgen_freqgen_map.ncd freqgen_freqgen.prf 
Design file:     freqgen_freqgen_map.ncd
Preference file: freqgen_freqgen.prf
Device,speed:    LCMXO3L-6900C,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 0 paths, 1 nets, and 1 connections (100.0% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.1.0.96
Thu Sep 20 00:21:59 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o freqgen_freqgen.tw1 -gui freqgen_freqgen_map.ncd freqgen_freqgen.prf 
Design file:     freqgen_freqgen_map.ncd
Preference file: freqgen_freqgen.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 0 paths, 1 nets, and 1 connections (100.0% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 3 secs 

ldbanno "freqgen_freqgen_map.ncd" -n VHDL -o "freqgen_freqgen_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.1.0.96
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the freqgen_freqgen_map design file.


Loading design for application ldbanno from file freqgen_freqgen_map.ncd.
Design name: freqgen
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 6
Loading device for application ldbanno from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.1_x64/ispfpga.
Package Status:                     Final          Version 1.0
Performance Hardware Data Status:   Final)         Version 1.0
Converting design "freqgen_freqgen_map.ncd" into .ldb format.
Writing VHDL netlist to file freqgen_freqgen_mapvho.vho
Writing SDF timing to file freqgen_freqgen_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
