# Reading pref.tcl
# do pipeline_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TEC/VIII\ Semestre/Arquitectura\ de\ Computadores\ I/Proyecto2-Arquitectura {D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:36 on Oct 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura" D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 19:01:36 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/TEC/VIII\ Semestre/Arquitectura\ de\ Computadores\ I/Proyecto2-Arquitectura {D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/fetch_cycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:36 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura" D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/fetch_cycle.sv 
# -- Compiling module fetch_cycle
# 
# Top level modules:
# 	fetch_cycle
# End time: 19:01:36 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/TEC/VIII\ Semestre/Arquitectura\ de\ Computadores\ I/Proyecto2-Arquitectura {D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/fetch_cycle_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:37 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura" D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/fetch_cycle_tb.sv 
# -- Compiling module fetch_cycle_tb
# 
# Top level modules:
# 	fetch_cycle_tb
# End time: 19:01:37 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fetch_cycle_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" fetch_cycle_tb 
# Start time: 19:01:37 on Oct 17,2024
# Loading sv_std.std
# Loading work.fetch_cycle_tb
# Loading work.fetch_cycle
# Loading work.instruction_memory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/fetch_cycle_tb.sv(26)
#    Time: 30 ps  Iteration: 0  Instance: /fetch_cycle_tb
# 1
# Break in Module fetch_cycle_tb at D:/TEC/VIII Semestre/Arquitectura de Computadores I/Proyecto2-Arquitectura/fetch_cycle_tb.sv line 26
# WARNING: No extended dataflow license exists
# End time: 19:13:44 on Oct 17,2024, Elapsed time: 0:12:07
# Errors: 0, Warnings: 0
