m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/sim
vaddressRAM
Z0 !s110 1635520965
!i10b 1
!s100 _aS>SZR@8gYRTV@h[V`3K3
IU]dfbX2kVf0PG8a0nfEWk1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/sim
Z3 w1635181444
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/addressRAM.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/addressRAM.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1635520965.000000
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/addressRAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/addressRAM.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
naddress@r@a@m
vborder
R0
!i10b 1
!s100 8lFb_hkQh1h5=cKJLN7N]1
I6zRQUd^23[>WclX<lYOXh3
R1
R2
R3
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/border.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/border.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/border.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/border.v|
!i113 1
R6
R7
vconv
R0
!i10b 1
!s100 79a>;iSMh>EN@gF>kla8]2
In[5WoGPgjEgOg20C::0_71
R1
R2
w1635181720
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv.v|
!i113 1
R6
R7
vconv_TOP
R0
!i10b 1
!s100 hzR6C]b[_E_LcD[V<cY4;3
I9i]L7jIR2[:Gl12YlMNBP3
R1
R2
w1635436169
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv_TOP.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv_TOP.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv_TOP.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/conv_TOP.v|
!i113 1
R6
R7
nconv_@t@o@p
vdatabase
R0
!i10b 1
!s100 7QCaJBe;74H[LlA?a^[l[1
Io]iboVDa8h;0Sn6<9<ema2
R1
R2
R3
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/database.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/database.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/database.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/database.v|
!i113 1
R6
R7
vdense
Z8 !s110 1635520966
!i10b 1
!s100 8lnB=e]1:35]0PfHz`6BR2
I46AH]CRAS]McN23mX1jIM2
R1
R2
R3
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/dense.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/dense.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/dense.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/dense.v|
!i113 1
R6
R7
vmaxp
R8
!i10b 1
!s100 ]_39aFZiO_BXQWFddfDA_0
II?X?bzMlzj5VSkb5mH`fn1
R1
R2
R3
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/maxpooling.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/maxpooling.v
L0 1
R4
r1
!s85 0
31
Z9 !s108 1635520966.000000
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/maxpooling.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/maxpooling.v|
!i113 1
R6
R7
vmemorywork
R8
!i10b 1
!s100 =SLiDi_T@@VZ3a^SHBn771
IRJ6?K=?z24kW57HN;:1X?3
R1
R2
w1635438388
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAMtoMEM.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAMtoMEM.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAMtoMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAMtoMEM.v|
!i113 1
R6
R7
vRAM
R8
!i10b 1
!s100 Cmd>BHVl;Fln67aX3YLS;3
I0DkW=D40hoUGC9<65ADCG3
R1
R2
R3
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAM.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAM.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/RAM.v|
!i113 1
R6
R7
n@r@a@m
vresult
R8
!i10b 1
!s100 EoA]da=T[gcYbzk9eE^_Y2
Imgf8@ZAk]E3W>nXGlfmN[3
R1
R2
R3
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/result.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/result.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/result.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/result.v|
!i113 1
R6
R7
vtest
R0
!i10b 1
!s100 EWDYDihVDWaS`f4a0Fjzd0
IgMmd17Nzk6NZlG^Om>RTP2
R1
R2
w1635438391
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/testbench.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/testbench.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/testbench.v|
!i113 1
R6
R7
vTOP
R8
!i10b 1
!s100 T>B[M[6Z?@9Mo6P?[Wk@j3
IhXd6_oiA^gQe[nRADLTfI1
R1
R2
w1635520584
8D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/TOP.v
FD:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/TOP.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/TOP.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/CNN_FPGA/verilog/code/neuroset/TOP.v|
!i113 1
R6
R7
n@t@o@p
