#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19fe6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19fe830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19f7060 .functor NOT 1, L_0x1a311d0, C4<0>, C4<0>, C4<0>;
L_0x1a30f30 .functor XOR 1, L_0x1a30dd0, L_0x1a30e90, C4<0>, C4<0>;
L_0x1a310c0 .functor XOR 1, L_0x1a30f30, L_0x1a30ff0, C4<0>, C4<0>;
v0x1a2dd20_0 .net *"_ivl_10", 0 0, L_0x1a30ff0;  1 drivers
v0x1a2de20_0 .net *"_ivl_12", 0 0, L_0x1a310c0;  1 drivers
v0x1a2df00_0 .net *"_ivl_2", 0 0, L_0x1a2ff30;  1 drivers
v0x1a2dfc0_0 .net *"_ivl_4", 0 0, L_0x1a30dd0;  1 drivers
v0x1a2e0a0_0 .net *"_ivl_6", 0 0, L_0x1a30e90;  1 drivers
v0x1a2e1d0_0 .net *"_ivl_8", 0 0, L_0x1a30f30;  1 drivers
v0x1a2e2b0_0 .net "a", 0 0, v0x1a2b2e0_0;  1 drivers
v0x1a2e350_0 .net "b", 0 0, v0x1a2b380_0;  1 drivers
v0x1a2e3f0_0 .net "c", 0 0, v0x1a2b420_0;  1 drivers
v0x1a2e490_0 .var "clk", 0 0;
v0x1a2e530_0 .net "d", 0 0, v0x1a2b560_0;  1 drivers
v0x1a2e5d0_0 .net "q_dut", 0 0, L_0x1a30c70;  1 drivers
v0x1a2e670_0 .net "q_ref", 0 0, L_0x19f70d0;  1 drivers
v0x1a2e710_0 .var/2u "stats1", 159 0;
v0x1a2e7b0_0 .var/2u "strobe", 0 0;
v0x1a2e850_0 .net "tb_match", 0 0, L_0x1a311d0;  1 drivers
v0x1a2e910_0 .net "tb_mismatch", 0 0, L_0x19f7060;  1 drivers
v0x1a2e9d0_0 .net "wavedrom_enable", 0 0, v0x1a2b650_0;  1 drivers
v0x1a2ea70_0 .net "wavedrom_title", 511 0, v0x1a2b6f0_0;  1 drivers
L_0x1a2ff30 .concat [ 1 0 0 0], L_0x19f70d0;
L_0x1a30dd0 .concat [ 1 0 0 0], L_0x19f70d0;
L_0x1a30e90 .concat [ 1 0 0 0], L_0x1a30c70;
L_0x1a30ff0 .concat [ 1 0 0 0], L_0x19f70d0;
L_0x1a311d0 .cmp/eeq 1, L_0x1a2ff30, L_0x1a310c0;
S_0x19fe9c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19fe830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19eaea0 .functor OR 1, v0x1a2b2e0_0, v0x1a2b380_0, C4<0>, C4<0>;
L_0x19ff120 .functor OR 1, v0x1a2b420_0, v0x1a2b560_0, C4<0>, C4<0>;
L_0x19f70d0 .functor AND 1, L_0x19eaea0, L_0x19ff120, C4<1>, C4<1>;
v0x19f72d0_0 .net *"_ivl_0", 0 0, L_0x19eaea0;  1 drivers
v0x19f7370_0 .net *"_ivl_2", 0 0, L_0x19ff120;  1 drivers
v0x19eaff0_0 .net "a", 0 0, v0x1a2b2e0_0;  alias, 1 drivers
v0x19eb090_0 .net "b", 0 0, v0x1a2b380_0;  alias, 1 drivers
v0x1a2a760_0 .net "c", 0 0, v0x1a2b420_0;  alias, 1 drivers
v0x1a2a870_0 .net "d", 0 0, v0x1a2b560_0;  alias, 1 drivers
v0x1a2a930_0 .net "q", 0 0, L_0x19f70d0;  alias, 1 drivers
S_0x1a2aa90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19fe830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a2b2e0_0 .var "a", 0 0;
v0x1a2b380_0 .var "b", 0 0;
v0x1a2b420_0 .var "c", 0 0;
v0x1a2b4c0_0 .net "clk", 0 0, v0x1a2e490_0;  1 drivers
v0x1a2b560_0 .var "d", 0 0;
v0x1a2b650_0 .var "wavedrom_enable", 0 0;
v0x1a2b6f0_0 .var "wavedrom_title", 511 0;
E_0x19f95b0/0 .event negedge, v0x1a2b4c0_0;
E_0x19f95b0/1 .event posedge, v0x1a2b4c0_0;
E_0x19f95b0 .event/or E_0x19f95b0/0, E_0x19f95b0/1;
E_0x19f9800 .event posedge, v0x1a2b4c0_0;
E_0x19e39f0 .event negedge, v0x1a2b4c0_0;
S_0x1a2ade0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a2aa90;
 .timescale -12 -12;
v0x1a2afe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a2b0e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a2aa90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a2b850 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19fe830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1a2eda0 .functor NOT 1, v0x1a2b380_0, C4<0>, C4<0>, C4<0>;
L_0x1a2ee30 .functor AND 1, v0x1a2b2e0_0, L_0x1a2eda0, C4<1>, C4<1>;
L_0x1a2eec0 .functor NOT 1, v0x1a2b420_0, C4<0>, C4<0>, C4<0>;
L_0x1a2ef30 .functor AND 1, L_0x1a2ee30, L_0x1a2eec0, C4<1>, C4<1>;
L_0x1a2f020 .functor AND 1, L_0x1a2ef30, v0x1a2b560_0, C4<1>, C4<1>;
L_0x1a2f0e0 .functor NOT 1, v0x1a2b2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a2f190 .functor AND 1, L_0x1a2f0e0, v0x1a2b380_0, C4<1>, C4<1>;
L_0x1a2f250 .functor NOT 1, v0x1a2b420_0, C4<0>, C4<0>, C4<0>;
L_0x1a2f310 .functor AND 1, L_0x1a2f190, L_0x1a2f250, C4<1>, C4<1>;
L_0x1a2f420 .functor AND 1, L_0x1a2f310, v0x1a2b560_0, C4<1>, C4<1>;
L_0x1a2f540 .functor OR 1, L_0x1a2f020, L_0x1a2f420, C4<0>, C4<0>;
L_0x1a2f600 .functor NOT 1, v0x1a2b2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a2f6e0 .functor AND 1, L_0x1a2f600, v0x1a2b380_0, C4<1>, C4<1>;
L_0x1a2f7a0 .functor AND 1, L_0x1a2f6e0, v0x1a2b420_0, C4<1>, C4<1>;
L_0x1a2f670 .functor OR 1, L_0x1a2f540, L_0x1a2f7a0, C4<0>, C4<0>;
L_0x1a2f980 .functor NOT 1, v0x1a2b380_0, C4<0>, C4<0>, C4<0>;
L_0x1a2fb90 .functor AND 1, v0x1a2b2e0_0, L_0x1a2f980, C4<1>, C4<1>;
L_0x1a2fd60 .functor AND 1, L_0x1a2fb90, v0x1a2b420_0, C4<1>, C4<1>;
L_0x1a2ffd0 .functor NOT 1, v0x1a2b560_0, C4<0>, C4<0>, C4<0>;
L_0x1a30040 .functor AND 1, L_0x1a2fd60, L_0x1a2ffd0, C4<1>, C4<1>;
L_0x1a30200 .functor OR 1, L_0x1a2f670, L_0x1a30040, C4<0>, C4<0>;
L_0x1a30310 .functor AND 1, v0x1a2b2e0_0, v0x1a2b380_0, C4<1>, C4<1>;
L_0x1a30440 .functor NOT 1, v0x1a2b420_0, C4<0>, C4<0>, C4<0>;
L_0x1a304b0 .functor AND 1, L_0x1a30310, L_0x1a30440, C4<1>, C4<1>;
L_0x1a30690 .functor AND 1, L_0x1a304b0, v0x1a2b560_0, C4<1>, C4<1>;
L_0x1a30860 .functor OR 1, L_0x1a30200, L_0x1a30690, C4<0>, C4<0>;
L_0x1a30a50 .functor AND 1, v0x1a2b2e0_0, v0x1a2b380_0, C4<1>, C4<1>;
L_0x1a30ac0 .functor AND 1, L_0x1a30a50, v0x1a2b420_0, C4<1>, C4<1>;
L_0x1a30c70 .functor OR 1, L_0x1a30860, L_0x1a30ac0, C4<0>, C4<0>;
v0x1a2bb40_0 .net *"_ivl_0", 0 0, L_0x1a2eda0;  1 drivers
v0x1a2bc20_0 .net *"_ivl_10", 0 0, L_0x1a2f0e0;  1 drivers
v0x1a2bd00_0 .net *"_ivl_12", 0 0, L_0x1a2f190;  1 drivers
v0x1a2bdf0_0 .net *"_ivl_14", 0 0, L_0x1a2f250;  1 drivers
v0x1a2bed0_0 .net *"_ivl_16", 0 0, L_0x1a2f310;  1 drivers
v0x1a2c000_0 .net *"_ivl_18", 0 0, L_0x1a2f420;  1 drivers
v0x1a2c0e0_0 .net *"_ivl_2", 0 0, L_0x1a2ee30;  1 drivers
v0x1a2c1c0_0 .net *"_ivl_20", 0 0, L_0x1a2f540;  1 drivers
v0x1a2c2a0_0 .net *"_ivl_22", 0 0, L_0x1a2f600;  1 drivers
v0x1a2c380_0 .net *"_ivl_24", 0 0, L_0x1a2f6e0;  1 drivers
v0x1a2c460_0 .net *"_ivl_26", 0 0, L_0x1a2f7a0;  1 drivers
v0x1a2c540_0 .net *"_ivl_28", 0 0, L_0x1a2f670;  1 drivers
v0x1a2c620_0 .net *"_ivl_30", 0 0, L_0x1a2f980;  1 drivers
v0x1a2c700_0 .net *"_ivl_32", 0 0, L_0x1a2fb90;  1 drivers
v0x1a2c7e0_0 .net *"_ivl_34", 0 0, L_0x1a2fd60;  1 drivers
v0x1a2c8c0_0 .net *"_ivl_36", 0 0, L_0x1a2ffd0;  1 drivers
v0x1a2c9a0_0 .net *"_ivl_38", 0 0, L_0x1a30040;  1 drivers
v0x1a2ca80_0 .net *"_ivl_4", 0 0, L_0x1a2eec0;  1 drivers
v0x1a2cb60_0 .net *"_ivl_40", 0 0, L_0x1a30200;  1 drivers
v0x1a2cc40_0 .net *"_ivl_42", 0 0, L_0x1a30310;  1 drivers
v0x1a2cd20_0 .net *"_ivl_44", 0 0, L_0x1a30440;  1 drivers
v0x1a2ce00_0 .net *"_ivl_46", 0 0, L_0x1a304b0;  1 drivers
v0x1a2cee0_0 .net *"_ivl_48", 0 0, L_0x1a30690;  1 drivers
v0x1a2cfc0_0 .net *"_ivl_50", 0 0, L_0x1a30860;  1 drivers
v0x1a2d0a0_0 .net *"_ivl_52", 0 0, L_0x1a30a50;  1 drivers
v0x1a2d180_0 .net *"_ivl_54", 0 0, L_0x1a30ac0;  1 drivers
v0x1a2d260_0 .net *"_ivl_6", 0 0, L_0x1a2ef30;  1 drivers
v0x1a2d340_0 .net *"_ivl_8", 0 0, L_0x1a2f020;  1 drivers
v0x1a2d420_0 .net "a", 0 0, v0x1a2b2e0_0;  alias, 1 drivers
v0x1a2d4c0_0 .net "b", 0 0, v0x1a2b380_0;  alias, 1 drivers
v0x1a2d5b0_0 .net "c", 0 0, v0x1a2b420_0;  alias, 1 drivers
v0x1a2d6a0_0 .net "d", 0 0, v0x1a2b560_0;  alias, 1 drivers
v0x1a2d790_0 .net "q", 0 0, L_0x1a30c70;  alias, 1 drivers
S_0x1a2db00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19fe830;
 .timescale -12 -12;
E_0x19f9350 .event anyedge, v0x1a2e7b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a2e7b0_0;
    %nor/r;
    %assign/vec4 v0x1a2e7b0_0, 0;
    %wait E_0x19f9350;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a2aa90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b380_0, 0;
    %assign/vec4 v0x1a2b2e0_0, 0;
    %wait E_0x19e39f0;
    %wait E_0x19f9800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b380_0, 0;
    %assign/vec4 v0x1a2b2e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19f95b0;
    %load/vec4 v0x1a2b2e0_0;
    %load/vec4 v0x1a2b380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a2b420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a2b560_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b380_0, 0;
    %assign/vec4 v0x1a2b2e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a2b0e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19f95b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a2b560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2b380_0, 0;
    %assign/vec4 v0x1a2b2e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19fe830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2e7b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19fe830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a2e490_0;
    %inv;
    %store/vec4 v0x1a2e490_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19fe830;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a2b4c0_0, v0x1a2e910_0, v0x1a2e2b0_0, v0x1a2e350_0, v0x1a2e3f0_0, v0x1a2e530_0, v0x1a2e670_0, v0x1a2e5d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19fe830;
T_7 ;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19fe830;
T_8 ;
    %wait E_0x19f95b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a2e710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2e710_0, 4, 32;
    %load/vec4 v0x1a2e850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2e710_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a2e710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2e710_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a2e670_0;
    %load/vec4 v0x1a2e670_0;
    %load/vec4 v0x1a2e5d0_0;
    %xor;
    %load/vec4 v0x1a2e670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2e710_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a2e710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2e710_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit3/iter1/response3/top_module.sv";
