{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1654250863262 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p06 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"p06\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654250863262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654250863329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654250863330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654250863432 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654250863447 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654250863694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654250863694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654250863694 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654250863694 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654250863694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654250863694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654250863694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654250863694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654250863694 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654250863694 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654250863694 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 60 " "No exact pin location assignment(s) for 42 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[7\] " "Pin wy\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[7] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[6\] " "Pin wy\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[6] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[5\] " "Pin wy\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[5] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[4\] " "Pin wy\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[4] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[3\] " "Pin wy\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[3] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[2\] " "Pin wy\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[2] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[1\] " "Pin wy\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[1] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wy\[0\] " "Pin wy\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wy[0] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 552 1128 1304 568 "wy" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wy[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[7\] " "Pin w1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[7] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR\[0\] " "Pin ADR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADR[0] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 640 832 1000 656 "ADR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[7\] " "Pin w2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[7] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR\[1\] " "Pin ADR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADR[1] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 640 832 1000 656 "ADR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[7\] " "Pin w0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[7] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[7\] " "Pin w3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[7] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[6\] " "Pin w2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[6] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[6\] " "Pin w1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[6] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[6\] " "Pin w0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[6] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[6\] " "Pin w3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[6] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[5\] " "Pin w1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[5] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[5\] " "Pin w2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[5] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[5\] " "Pin w0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[5] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[5\] " "Pin w3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[5] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[4\] " "Pin w2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[4] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[4\] " "Pin w1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[4] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[4\] " "Pin w0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[4] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[4\] " "Pin w3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[4] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[3\] " "Pin w1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[3] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[3\] " "Pin w2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[3] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[3\] " "Pin w0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[3] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[3\] " "Pin w3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[3] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[2\] " "Pin w2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[2] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[2\] " "Pin w1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[2] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[2\] " "Pin w0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[2] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[2\] " "Pin w3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[2] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[1\] " "Pin w1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[1] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[1\] " "Pin w2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[1] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[1\] " "Pin w0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[1] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[1\] " "Pin w3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[1] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2\[0\] " "Pin w2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w2[0] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 544 728 896 560 "w2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1\[0\] " "Pin w1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w1[0] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 560 728 896 576 "w1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0\[0\] " "Pin w0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w0[0] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 576 728 896 592 "w0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3\[0\] " "Pin w3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { w3[0] } } } { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 528 728 896 544 "w3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654250864080 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1654250864080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p06.sdc " "Synopsys Design Constraints File file not found: 'p06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654250864334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654250864334 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654250864349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654250864349 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654250864349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""}  } { { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 368 296 464 384 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654250864365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button1~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node button1~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""}  } { { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 120 312 480 136 "button1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654250864365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter2:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_hcj:auto_generated\|counter_reg_bit\[18\]  " "Automatically promoted node lpm_counter2:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_hcj:auto_generated\|counter_reg_bit\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_hcj:auto_generated\|counter_comb_bita18 " "Destination node lpm_counter2:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_hcj:auto_generated\|counter_comb_bita18" {  } { { "db/cntr_hcj.tdf" "" { Text "C:/Users/user/kod/projekty_quartus/p06_easyfpga/db/cntr_hcj.tdf" 123 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_hcj:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_hcj:auto_generated\|cmpr_gic:cmpr1\|aneb_result_wire\[0\]~1 " "Destination node lpm_counter2:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_hcj:auto_generated\|cmpr_gic:cmpr1\|aneb_result_wire\[0\]~1" {  } { { "db/cmpr_gic.tdf" "" { Text "C:/Users/user/kod/projekty_quartus/p06_easyfpga/db/cmpr_gic.tdf" 30 18 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_hcj:auto_generated|cmpr_gic:cmpr1|aneb_result_wire[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654250864365 ""}  } { { "db/cntr_hcj.tdf" "" { Text "C:/Users/user/kod/projekty_quartus/p06_easyfpga/db/cntr_hcj.tdf" 128 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_hcj:auto_generated|counter_reg_bit[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654250864365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button2~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node button2~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD_10:inst2\|f_full~0 " "Destination node MOD_10:inst2\|f_full~0" {  } { { "mod10.vhd" "" { Text "C:/Users/user/kod/projekty_quartus/p06_easyfpga/mod10.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOD_10:inst2|f_full~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD_10:inst2\|f_empt~0 " "Destination node MOD_10:inst2\|f_empt~0" {  } { { "mod10.vhd" "" { Text "C:/Users/user/kod/projekty_quartus/p06_easyfpga/mod10.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOD_10:inst2|f_empt~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654250864365 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654250864365 ""}  } { { "p06.bdf" "" { Schematic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/p06.bdf" { { 136 312 480 152 "button2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654250864365 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654250864797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1654250864797 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654250864797 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 34 8 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 34 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1654250864797 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1654250864797 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654250864797 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 9 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 8 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654250864797 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1654250864797 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654250864797 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654250864850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654250865940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654250866008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654250866024 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654250866942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654250866942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654250867280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/user/kod/projekty_quartus/p06_easyfpga/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1654250867828 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654250867828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654250868361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1654250868361 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654250868361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1654250868361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654250868445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654250868630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654250868715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654250868915 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654250869332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/kod/projekty_quartus/p06_easyfpga/output_files/p06.fit.smsg " "Generated suppressed messages file C:/Users/user/kod/projekty_quartus/p06_easyfpga/output_files/p06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654250869764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654250870203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 12:07:50 2022 " "Processing ended: Fri Jun 03 12:07:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654250870203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654250870203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654250870203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654250870203 ""}
