INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/elva/Programs/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/elva/Programs/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_floyd_warshall_top -prj floyd_warshall.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /home/elva/Programs/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s floyd_warshall 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-163] Analyzing VHDL file "/home/elva/Documents/ProgettoEmbedded/VivadoHLS/FloydWarshall/FloydWarshall/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/elva/Documents/ProgettoEmbedded/VivadoHLS/FloydWarshall/FloydWarshall/solution1/sim/vhdl/floyd_warshall.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floyd_warshall
INFO: [VRFC 10-163] Analyzing VHDL file "/home/elva/Documents/ProgettoEmbedded/VivadoHLS/FloydWarshall/FloydWarshall/solution1/sim/vhdl/AESL_automem_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_A
INFO: [VRFC 10-163] Analyzing VHDL file "/home/elva/Documents/ProgettoEmbedded/VivadoHLS/FloydWarshall/FloydWarshall/solution1/sim/vhdl/floyd_warshall.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_floyd_warshall_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.floyd_warshall [floyd_warshall_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.apatb_floyd_warshall_top
Built simulation snapshot floyd_warshall
