`include "common_defs.svh"

module data_bus(
	Bus.slave   cpu,
	Bus.master  sram,
	Bus.master  uart
);



endmodule