<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,       943, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    21695, user unroll pragmas are applied</column>
            <column name="">(2) simplification,     8662, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,     8514, user inline pragmas are applied</column>
            <column name="">(4) simplification,     8414, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1528997 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    28288, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    28290, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    28386, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    28338, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    28344, loop and instruction simplification</column>
            <column name="">(2) parallelization,    28335, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    28335, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    28335, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    28348, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    28414, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:169" col2="943" col3="8414" col4="28338" col5="28335" col6="28414">
                    <row id="7" col0="load_sum" col1="code_generated.cpp:12" col2="126" col3="46" col4="3244" col5="3243" col6="3254"/>
                    <row id="8" col0="load_C4" col1="code_generated.cpp:27" col2="107" col3="39" col4="566" col5="565" col6="575"/>
                    <row id="6" col0="load_A" col1="code_generated.cpp:40" col2="126" col3="46" col4="3244" col5="3243" col6="3254"/>
                    <row id="3" col0="task0" col1="code_generated.cpp:88" col2="79" col3="1228" col4="3018" col5="3018" col6="3028"/>
                    <row id="4" col0="task1" col1="code_generated.cpp:113" col2="114" col3="4508" col4="6877" col5="6877" col6="6887"/>
                    <row id="1" col0="task2" col1="code_generated.cpp:144" col2="86" col3="2421" col4="3611" col5="3611" col6="3618"/>
                    <row id="2" col0="store_sum" col1="code_generated.cpp:55" col2="126" col3="46" col4="1299" col5="1299" col6="1307"/>
                    <row id="5" col0="store_A" col1="code_generated.cpp:71" col2="126" col3="46" col4="1299" col5="1299" col6="1307"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

