{"name":"marlin-verilog","vers":"0.1.0","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"1a75d594cf314114b74d7c94f39f49dbdfcb860c07afbab4ace79148b67f5eae","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog","vers":"0.2.0","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"692e4dfe279ffa805f973b85c177cd188e6549f7461f6cae325980fb82013ec0","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog","vers":"0.2.1","deps":[{"name":"libc","req":"^0.2.169","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"libloading","req":"^0.8.6","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b4c8073bb16efcd8cb1d20cea1a70784cb5d9e21f9829098f52aec1fab94b2a4","features":{},"yanked":false,"rust_version":"1.83"}
