v 4
file . "and_gate.vhdl" "86a7401a521a163de7a97f8185cf887254d00065" "20240606174950.117":
  entity and_gate at 2( 23) + 0 on 31;
  architecture and_gate_archi of and_gate at 16( 309) + 0 on 32;
file . "hello_world.vhdl" "48e10c188ffc7088f1c4711597dd6c0a339f311a" "20240606171619.241":
  entity hello_world at 2( 24) + 0 on 27;
  architecture behaviour of hello_world at 8( 173) + 0 on 28;
