// Seed: 2521030582
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  assign id_1[1] = 1 && 1'b0 == id_2;
  integer id_3;
  always @(*) begin
    id_0 <= 1;
  end
endmodule
