Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 28 14:09:29 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_PCB_test_wrapper_timing_summary_routed.rpt -pb simple_PCB_test_wrapper_timing_summary_routed.pb -rpx simple_PCB_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_PCB_test_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  211         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (211)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (499)
5. checking no_input_delay (17)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (211)
--------------------------
 There are 211 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (499)
--------------------------------------------------
 There are 499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  520          inf        0.000                      0                  520           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           520 Endpoints
Min Delay           520 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SRAM1DQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.139ns  (logic 3.685ns (30.359%)  route 8.454ns (69.641%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.871     1.290    simple_PCB_test_i/SRAM_controller_0/U0/write_active
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.299     1.589 f  simple_PCB_test_i/SRAM_controller_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          7.583     9.172    gen_iobuf[9].iobuf_inst/T
    F5                   OBUFT (TriStatE_obuft_T_O)
                                                      2.967    12.139 r  gen_iobuf[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.139    SRAM1DQ[9]
    F5                                                                r  SRAM1DQ[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SRAM1DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.696ns  (logic 3.726ns (31.855%)  route 7.970ns (68.145%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.871     1.290    simple_PCB_test_i/SRAM_controller_0/U0/write_active
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.299     1.589 f  simple_PCB_test_i/SRAM_controller_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          7.099     8.688    gen_iobuf[8].iobuf_inst/T
    E6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.008    11.696 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.696    SRAM1DQ[8]
    E6                                                                r  SRAM1DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SRAM1DQ[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 3.721ns (32.240%)  route 7.820ns (67.760%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.871     1.290    simple_PCB_test_i/SRAM_controller_0/U0/write_active
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.299     1.589 f  simple_PCB_test_i/SRAM_controller_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          6.949     8.538    gen_iobuf[0].iobuf_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.003    11.541 r  gen_iobuf[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.541    SRAM1DQ[0]
    E5                                                                r  SRAM1DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.985ns  (logic 2.757ns (25.098%)  route 8.228ns (74.902%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.292     1.810    simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.390 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.390    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.629 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[2]
                         net (fo=18, routed)          2.253     4.883    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_5
    SLICE_X11Y78         LUT4 (Prop_lut4_I3_O)        0.302     5.185 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_468/O
                         net (fo=1, routed)           0.000     5.185    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_468_n_0
    SLICE_X11Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     5.397 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_230/O
                         net (fo=1, routed)           0.000     5.397    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_230_n_0
    SLICE_X11Y78         MUXF8 (Prop_muxf8_I1_O)      0.094     5.491 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_96/O
                         net (fo=2, routed)           0.995     6.485    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_96_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I0_O)        0.316     6.801 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_65/O
                         net (fo=2, routed)           1.161     7.962    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_65_n_0
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.124     8.086 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_34/O
                         net (fo=2, routed)           0.609     8.696    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_34_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     8.820 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_16/O
                         net (fo=2, routed)           0.844     9.664    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_16_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124     9.788 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2/O
                         net (fo=1, routed)           1.073    10.861    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2_n_0
    SLICE_X7Y76          LUT5 (Prop_lut5_I1_O)        0.124    10.985 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    10.985    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 3.195ns (29.136%)  route 7.771ns (70.865%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.292     1.810    simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.390 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.390    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.724 f  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[1]
                         net (fo=18, routed)          2.275     4.999    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_6
    SLICE_X10Y76         LUT3 (Prop_lut3_I0_O)        0.303     5.302 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_232/O
                         net (fo=2, routed)           0.512     5.814    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_232_n_0
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.153     5.967 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_97/O
                         net (fo=1, routed)           0.938     6.905    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_97_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I0_O)        0.327     7.232 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_42/O
                         net (fo=2, routed)           0.745     7.977    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_42_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.150     8.127 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_35/O
                         net (fo=4, routed)           0.740     8.867    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_35_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.326     9.193 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_8/O
                         net (fo=1, routed)           0.817    10.010    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_8_n_0
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.149    10.159 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2/O
                         net (fo=1, routed)           0.452    10.611    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I1_O)        0.355    10.966 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    10.966    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.949ns  (logic 3.142ns (28.695%)  route 7.807ns (71.305%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.292     1.810    simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.390 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.390    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.724 f  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[1]
                         net (fo=18, routed)          2.275     4.999    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_6
    SLICE_X10Y76         LUT3 (Prop_lut3_I0_O)        0.303     5.302 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_232/O
                         net (fo=2, routed)           0.512     5.814    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_232_n_0
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.153     5.967 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_97/O
                         net (fo=1, routed)           0.938     6.905    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_97_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I0_O)        0.327     7.232 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_42/O
                         net (fo=2, routed)           0.745     7.977    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_42_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.150     8.127 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_35/O
                         net (fo=4, routed)           0.484     8.611    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_35_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I1_O)        0.321     8.932 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_8/O
                         net (fo=1, routed)           0.882     9.813    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_8_n_0
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.332    10.145 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2/O
                         net (fo=1, routed)           0.680    10.825    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2_n_0
    SLICE_X6Y74          LUT5 (Prop_lut5_I1_O)        0.124    10.949 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    10.949    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SRAM1DQ[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 3.737ns (34.503%)  route 7.094ns (65.497%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.871     1.290    simple_PCB_test_i/SRAM_controller_0/U0/write_active
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.299     1.589 f  simple_PCB_test_i/SRAM_controller_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          6.223     7.812    gen_iobuf[1].iobuf_inst/T
    F3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.019    10.831 r  gen_iobuf[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.831    SRAM1DQ[1]
    F3                                                                r  SRAM1DQ[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.597ns  (logic 2.939ns (27.734%)  route 7.658ns (72.266%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          1.292     1.810    simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.390 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.390    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_29_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.724 f  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9/O[1]
                         net (fo=18, routed)          2.275     4.999    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_9_n_6
    SLICE_X10Y76         LUT3 (Prop_lut3_I0_O)        0.303     5.302 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_232/O
                         net (fo=2, routed)           0.512     5.814    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_232_n_0
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.153     5.967 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_97/O
                         net (fo=1, routed)           0.938     6.905    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_97_n_0
    SLICE_X11Y77         LUT4 (Prop_lut4_I0_O)        0.327     7.232 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_42/O
                         net (fo=2, routed)           0.745     7.977    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_42_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.150     8.127 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_35/O
                         net (fo=4, routed)           0.484     8.611    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_35_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.326     8.937 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_18/O
                         net (fo=1, routed)           0.892     9.829    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_18_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_6/O
                         net (fo=1, routed)           0.520    10.473    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_6_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.597 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    10.597    simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte1_in[6]
    SLICE_X6Y75          FDRE                                         r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SRAM1DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.578ns  (logic 3.743ns (35.390%)  route 6.834ns (64.610%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.871     1.290    simple_PCB_test_i/SRAM_controller_0/U0/write_active
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.299     1.589 f  simple_PCB_test_i/SRAM_controller_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          5.963     7.552    gen_iobuf[11].iobuf_inst/T
    G6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.025    10.578 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.578    SRAM1DQ[11]
    G6                                                                r  SRAM1DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SRAM1DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 3.730ns (35.785%)  route 6.694ns (64.215%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/C
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  simple_PCB_test_i/SRAM_controller_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.871     1.290    simple_PCB_test_i/SRAM_controller_0/U0/write_active
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.299     1.589 f  simple_PCB_test_i/SRAM_controller_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          5.823     7.412    gen_iobuf[3].iobuf_inst/T
    F6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.012    10.425 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.425    SRAM1DQ[3]
    F6                                                                r  SRAM1DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/SRAM_controller_0/U0/BF_packet_reg[164]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[14]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[14]/Q
                         net (fo=1, routed)           0.113     0.254    simple_PCB_test_i/SRAM_controller_0/U0/p_0_in[164]
    SLICE_X4Y73          FDRE                                         r  simple_PCB_test_i/SRAM_controller_0/U0/BF_packet_reg[164]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/SRAM_controller_0/U0/BF_packet_reg[152]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[2]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[2]/Q
                         net (fo=1, routed)           0.113     0.261    simple_PCB_test_i/SRAM_controller_0/U0/p_0_in[152]
    SLICE_X10Y78         FDRE                                         r  simple_PCB_test_i/SRAM_controller_0/U0/BF_packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.164%)  route 0.129ns (47.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[1]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    simple_PCB_test_i/TC_distributor_0/U0/TC[1]
    SLICE_X3Y86          FDRE                                         r  simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.972%)  route 0.130ns (48.028%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[7]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.130     0.271    simple_PCB_test_i/TC_distributor_0/U0/TC[7]
    SLICE_X3Y86          FDRE                                         r  simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/UART_TX_100MHZ_0/U0/r_TX_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.288%)  route 0.139ns (49.712%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/Q
                         net (fo=1, routed)           0.139     0.280    simple_PCB_test_i/UART_TX_100MHZ_0/U0/i_TX_Byte[7]
    SLICE_X7Y75          FDRE                                         r  simple_PCB_test_i/UART_TX_100MHZ_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/SRAM_controller_0/U0/BF_packet_reg[154]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.888%)  route 0.119ns (42.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[4]/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  simple_PCB_test_i/SRAM_controller_0/U0/data_buf_reg[4]/Q
                         net (fo=1, routed)           0.119     0.283    simple_PCB_test_i/SRAM_controller_0/U0/p_0_in[154]
    SLICE_X4Y73          FDRE                                         r  simple_PCB_test_i/SRAM_controller_0/U0/BF_packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Data_reg/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Data_reg/Q
                         net (fo=11, routed)          0.098     0.239    simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Data
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     0.284    simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte[6]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[2]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.121     0.285    simple_PCB_test_i/TC_distributor_0/U0/TC[2]
    SLICE_X2Y86          FDRE                                         r  simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.121     0.285    simple_PCB_test_i/TC_distributor_0/U0/TC[4]
    SLICE_X2Y86          FDRE                                         r  simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[5]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.121     0.285    simple_PCB_test_i/TC_distributor_0/U0/TC[5]
    SLICE_X2Y86          FDRE                                         r  simple_PCB_test_i/TC_distributor_0/U0/TC_i_reg[5]/D
  -------------------------------------------------------------------    -------------------





