// Seed: 3486570533
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
module module_0 (
    output tri id_0,
    output logic id_1,
    input id_2,
    inout id_3
);
  wand id_4 = id_2;
  assign id_1 = 1;
  assign id_0 = id_2;
  assign id_0[1] = 1;
  genvar id_5;
endmodule
