{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610530380128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610530380131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 18:33:00 2021 " "Processing started: Wed Jan 13 18:33:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610530380131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530380131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530380131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610530380714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610530380714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387135 ""} { "Info" "ISGN_ENTITY_NAME" "2 Calculator " "Found entity 2: Calculator" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387135 ""} { "Info" "ISGN_ENTITY_NAME" "3 Selector " "Found entity 3: Selector" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "G:/ALU/DIV.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.v" "" { Text "G:/ALU/MUL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610530387289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator Calculator:calc " "Elaborating entity \"Calculator\" for hierarchy \"Calculator:calc\"" {  } { { "ALU.v" "calc" { Text "G:/ALU/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387347 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interResult ALU.v(79) " "Verilog HDL Always Construct warning at ALU.v(79): inferring latch(es) for variable \"interResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610530387353 "|ALU|Calculator:calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interConditionFlagWrite ALU.v(79) " "Verilog HDL Always Construct warning at ALU.v(79): inferring latch(es) for variable \"interConditionFlagWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610530387353 "|ALU|Calculator:calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interEndFlagWrite ALU.v(79) " "Verilog HDL Always Construct warning at ALU.v(79): inferring latch(es) for variable \"interEndFlagWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610530387353 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interEndFlagWrite ALU.v(79) " "Inferred latch for \"interEndFlagWrite\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interConditionFlagWrite ALU.v(79) " "Inferred latch for \"interConditionFlagWrite\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[0\] ALU.v(79) " "Inferred latch for \"interResult\[0\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[1\] ALU.v(79) " "Inferred latch for \"interResult\[1\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[2\] ALU.v(79) " "Inferred latch for \"interResult\[2\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[3\] ALU.v(79) " "Inferred latch for \"interResult\[3\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[4\] ALU.v(79) " "Inferred latch for \"interResult\[4\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[5\] ALU.v(79) " "Inferred latch for \"interResult\[5\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387354 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[6\] ALU.v(79) " "Inferred latch for \"interResult\[6\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[7\] ALU.v(79) " "Inferred latch for \"interResult\[7\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[8\] ALU.v(79) " "Inferred latch for \"interResult\[8\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[9\] ALU.v(79) " "Inferred latch for \"interResult\[9\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[10\] ALU.v(79) " "Inferred latch for \"interResult\[10\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[11\] ALU.v(79) " "Inferred latch for \"interResult\[11\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[12\] ALU.v(79) " "Inferred latch for \"interResult\[12\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[13\] ALU.v(79) " "Inferred latch for \"interResult\[13\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[14\] ALU.v(79) " "Inferred latch for \"interResult\[14\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interResult\[15\] ALU.v(79) " "Inferred latch for \"interResult\[15\]\" at ALU.v(79)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387357 "|ALU|Calculator:calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL Calculator:calc\|MUL:mul " "Elaborating entity \"MUL\" for hierarchy \"Calculator:calc\|MUL:mul\"" {  } { { "ALU.v" "mul" { Text "G:/ALU/ALU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component\"" {  } { { "MUL.v" "lpm_mult_component" { Text "G:/ALU/MUL.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component\"" {  } { { "MUL.v" "" { Text "G:/ALU/MUL.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387497 ""}  } { { "MUL.v" "" { Text "G:/ALU/MUL.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610530387497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_djm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_djm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_djm " "Found entity 1: mult_djm" {  } { { "db/mult_djm.tdf" "" { Text "G:/ALU/db/mult_djm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_djm Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component\|mult_djm:auto_generated " "Elaborating entity \"mult_djm\" for hierarchy \"Calculator:calc\|MUL:mul\|lpm_mult:lpm_mult_component\|mult_djm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV Calculator:calc\|DIV:div " "Elaborating entity \"DIV\" for hierarchy \"Calculator:calc\|DIV:div\"" {  } { { "ALU.v" "div" { Text "G:/ALU/ALU.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DIV.v" "LPM_DIVIDE_component" { Text "G:/ALU/DIV.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DIV.v" "" { Text "G:/ALU/DIV.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 16 " "Parameter \"lpm_widthn\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610530387582 ""}  } { { "DIV.v" "" { Text "G:/ALU/DIV.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610530387582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_glr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_glr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_glr " "Found entity 1: lpm_divide_glr" {  } { { "db/lpm_divide_glr.tdf" "" { Text "G:/ALU/db/lpm_divide_glr.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_glr Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated " "Elaborating entity \"lpm_divide_glr\" for hierarchy \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_79h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_79h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_79h " "Found entity 1: sign_div_unsign_79h" {  } { { "db/sign_div_unsign_79h.tdf" "" { Text "G:/ALU/db/sign_div_unsign_79h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_79h Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider " "Elaborating entity \"sign_div_unsign_79h\" for hierarchy \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider\"" {  } { { "db/lpm_divide_glr.tdf" "divider" { Text "G:/ALU/db/lpm_divide_glr.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "G:/ALU/db/alt_u_div_4le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_4le Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider\|alt_u_div_4le:divider " "Elaborating entity \"alt_u_div_4le\" for hierarchy \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider\|alt_u_div_4le:divider\"" {  } { { "db/sign_div_unsign_79h.tdf" "divider" { Text "G:/ALU/db/sign_div_unsign_79h.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "G:/ALU/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider\|alt_u_div_4le:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider\|alt_u_div_4le:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_4le.tdf" "add_sub_0" { Text "G:/ALU/db/alt_u_div_4le.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "G:/ALU/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610530387791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider\|alt_u_div_4le:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"Calculator:calc\|DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_glr:auto_generated\|sign_div_unsign_79h:divider\|alt_u_div_4le:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_4le.tdf" "add_sub_1" { Text "G:/ALU/db/alt_u_div_4le.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:selec " "Elaborating entity \"Selector\" for hierarchy \"Selector:selec\"" {  } { { "ALU.v" "selec" { Text "G:/ALU/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530387810 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutputBinary ALU.v(120) " "Verilog HDL Always Construct warning at ALU.v(120): inferring latch(es) for variable \"OutputBinary\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610530387810 "|ALU|Selector:selec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataWrite ALU.v(120) " "Verilog HDL Always Construct warning at ALU.v(120): inferring latch(es) for variable \"DataWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610530387810 "|ALU|Selector:selec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ProgramCounter ALU.v(120) " "Verilog HDL Always Construct warning at ALU.v(120): inferring latch(es) for variable \"ProgramCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AccumulatorWrite ALU.v(120) " "Verilog HDL Always Construct warning at ALU.v(120): inferring latch(es) for variable \"AccumulatorWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[0\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[0\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[1\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[1\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[2\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[2\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[3\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[3\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[4\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[4\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[5\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[5\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[6\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[6\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[7\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[7\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387814 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[8\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[8\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[9\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[9\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[10\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[10\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[11\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[11\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[12\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[12\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[13\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[13\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[14\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[14\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccumulatorWrite\[15\] ALU.v(120) " "Inferred latch for \"AccumulatorWrite\[15\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[0\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[0\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[1\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[1\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[2\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[2\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[3\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[3\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[4\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[4\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[5\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[5\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387817 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[6\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[6\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387848 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProgramCounter\[7\] ALU.v(120) " "Inferred latch for \"ProgramCounter\[7\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387848 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[0\] ALU.v(120) " "Inferred latch for \"DataWrite\[0\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387848 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[1\] ALU.v(120) " "Inferred latch for \"DataWrite\[1\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387849 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[2\] ALU.v(120) " "Inferred latch for \"DataWrite\[2\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387849 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[3\] ALU.v(120) " "Inferred latch for \"DataWrite\[3\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387849 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[4\] ALU.v(120) " "Inferred latch for \"DataWrite\[4\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387849 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[5\] ALU.v(120) " "Inferred latch for \"DataWrite\[5\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387850 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[6\] ALU.v(120) " "Inferred latch for \"DataWrite\[6\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387850 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[7\] ALU.v(120) " "Inferred latch for \"DataWrite\[7\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387850 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[8\] ALU.v(120) " "Inferred latch for \"DataWrite\[8\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387850 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[9\] ALU.v(120) " "Inferred latch for \"DataWrite\[9\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387850 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[10\] ALU.v(120) " "Inferred latch for \"DataWrite\[10\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387851 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[11\] ALU.v(120) " "Inferred latch for \"DataWrite\[11\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387852 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[12\] ALU.v(120) " "Inferred latch for \"DataWrite\[12\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387853 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[13\] ALU.v(120) " "Inferred latch for \"DataWrite\[13\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387853 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[14\] ALU.v(120) " "Inferred latch for \"DataWrite\[14\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387853 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataWrite\[15\] ALU.v(120) " "Inferred latch for \"DataWrite\[15\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387853 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[0\] ALU.v(120) " "Inferred latch for \"OutputBinary\[0\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387853 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[1\] ALU.v(120) " "Inferred latch for \"OutputBinary\[1\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387854 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[2\] ALU.v(120) " "Inferred latch for \"OutputBinary\[2\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387854 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[3\] ALU.v(120) " "Inferred latch for \"OutputBinary\[3\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387854 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[4\] ALU.v(120) " "Inferred latch for \"OutputBinary\[4\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387854 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[5\] ALU.v(120) " "Inferred latch for \"OutputBinary\[5\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387855 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[6\] ALU.v(120) " "Inferred latch for \"OutputBinary\[6\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387855 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[7\] ALU.v(120) " "Inferred latch for \"OutputBinary\[7\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387855 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[8\] ALU.v(120) " "Inferred latch for \"OutputBinary\[8\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387855 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[9\] ALU.v(120) " "Inferred latch for \"OutputBinary\[9\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387857 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[10\] ALU.v(120) " "Inferred latch for \"OutputBinary\[10\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387857 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[11\] ALU.v(120) " "Inferred latch for \"OutputBinary\[11\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387857 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[12\] ALU.v(120) " "Inferred latch for \"OutputBinary\[12\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387857 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[13\] ALU.v(120) " "Inferred latch for \"OutputBinary\[13\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387858 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[14\] ALU.v(120) " "Inferred latch for \"OutputBinary\[14\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387858 "|ALU|Selector:selec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutputBinary\[15\] ALU.v(120) " "Inferred latch for \"OutputBinary\[15\]\" at ALU.v(120)" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530387858 "|ALU|Selector:selec"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1610530389171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[0\] " "Latch Calculator:calc\|interResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[2\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[2\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389202 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[1\] " "Latch Calculator:calc\|interResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389202 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[2\] " "Latch Calculator:calc\|interResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389202 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[3\] " "Latch Calculator:calc\|interResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[4\] " "Latch Calculator:calc\|interResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[5\] " "Latch Calculator:calc\|interResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[6\] " "Latch Calculator:calc\|interResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[7\] " "Latch Calculator:calc\|interResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[8\] " "Latch Calculator:calc\|interResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[9\] " "Latch Calculator:calc\|interResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[10\] " "Latch Calculator:calc\|interResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[11\] " "Latch Calculator:calc\|interResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[12\] " "Latch Calculator:calc\|interResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[13\] " "Latch Calculator:calc\|interResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[14\] " "Latch Calculator:calc\|interResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Calculator:calc\|interResult\[15\] " "Latch Calculator:calc\|interResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OperandInput\[3\] " "Ports D and ENA on the latch are fed by the same signal OperandInput\[3\]" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610530389218 ""}  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610530389218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EndFlagWriteOutput VCC " "Pin \"EndFlagWriteOutput\" is stuck at VCC" {  } { { "ALU.v" "" { Text "G:/ALU/ALU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610530389437 "|ALU|EndFlagWriteOutput"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610530389437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610530389492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610530396529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610530396529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "858 " "Implemented 858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610530396950 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610530396950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "756 " "Implemented 756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610530396950 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1610530396950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610530396950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610530401277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 18:33:21 2021 " "Processing ended: Wed Jan 13 18:33:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610530401277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610530401277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610530401277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610530401277 ""}
