project compileoutofdate
# Compile of hex_7seg_decoder.v was successful.
# Compile of hex_7seg_decoder_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.hex_7seg_decoder_tb
# vsim -gui work.hex_7seg_decoder_tb 
# Start time: 12:58:18 on Dec 16,2025
# Loading work.hex_7seg_decoder_tb
# Loading work.hex_7seg_decoder
# ** Error: (vsim-3063) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder_tb.v(10): Port 'dp' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /hex_7seg_decoder_tb/HEX File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder.v
# Error loading design
# End time: 12:58:18 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
project compileoutofdate
# Compile of hex_7seg_decoder.v was successful.
vsim -gui work.hex_7seg_decoder_tb
# vsim -gui work.hex_7seg_decoder_tb 
# Start time: 12:58:41 on Dec 16,2025
# Loading work.hex_7seg_decoder_tb
# Loading work.hex_7seg_decoder
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sreer  Hostname: AURORA  ProcessID: 3512
#           Attempting to use alternate WLF file "./wlftsgdbbv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsgdbbv
run -all
#                    0: in =  x, a = x, b = x, c = x, d = x, e = x, f = x, g = x, dp = 1
#                    1: in =  0, a = 1, b = 1, c = 1, d = 1, e = 1, f = 1, g = 0, dp = 1
#                    2: in =  1, a = 0, b = 1, c = 1, d = 0, e = 0, f = 0, g = 0, dp = 1
#                    3: in =  2, a = 1, b = 1, c = 0, d = 1, e = 1, f = 0, g = 1, dp = 1
#                    4: in =  3, a = 1, b = 1, c = 1, d = 1, e = 0, f = 0, g = 1, dp = 1
#                    5: in =  4, a = 0, b = 1, c = 1, d = 0, e = 0, f = 1, g = 1, dp = 1
#                    6: in =  5, a = 1, b = 0, c = 1, d = 1, e = 0, f = 1, g = 1, dp = 1
#                    7: in =  6, a = 1, b = 0, c = 1, d = 1, e = 1, f = 1, g = 1, dp = 1
#                    8: in =  7, a = 1, b = 1, c = 1, d = 0, e = 0, f = 0, g = 0, dp = 1
#                    9: in =  8, a = 1, b = 1, c = 1, d = 1, e = 1, f = 1, g = 1, dp = 1
#                   10: in =  9, a = 1, b = 1, c = 1, d = 1, e = 0, f = 1, g = 1, dp = 1
#                   11: in = 10, a = 1, b = 1, c = 1, d = 0, e = 1, f = 1, g = 1, dp = 1
#                   12: in = 11, a = 0, b = 0, c = 1, d = 1, e = 1, f = 1, g = 1, dp = 1
#                   13: in = 12, a = 1, b = 0, c = 0, d = 1, e = 1, f = 1, g = 0, dp = 1
#                   14: in = 13, a = 0, b = 1, c = 1, d = 1, e = 1, f = 0, g = 1, dp = 1
#                   15: in = 14, a = 1, b = 0, c = 0, d = 1, e = 1, f = 1, g = 1, dp = 1
#                   16: in = 15, a = 1, b = 0, c = 0, d = 0, e = 1, f = 1, g = 1, dp = 1
quit -sim
# End time: 13:02:44 on Dec 16,2025, Elapsed time: 0:04:03
# Errors: 0, Warnings: 2
project compileoutofdate
# Compile of hex_7seg_decoder.v was successful.
# Compile of alu_tb.v failed with 1 errors.
# Compile of alu.v failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
project compileoutofdate
# Compile of alu_tb.v failed with 10 errors.
# Compile of alu.v failed with 1 errors.
# 2 compiles, 2 failed with 11 errors.
project compileoutofdate
# Compile of alu_tb.v was successful.
# Compile of alu.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Error opening C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/MS/(vlog-13069) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu.v
# Path name 'C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/MS/(vlog-13069) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu.v' doesn't exist.
project compileoutofdate
# Compile of alu.v failed with 1 errors.
project compileoutofdate
# Compile of alu.v failed with 1 errors.
project compileoutofdate
# Compile of alu.v was successful.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 14:22:54 on Dec 16,2025
# Loading work.alu_tb
# Loading work.alu
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sreer  Hostname: AURORA  ProcessID: 3512
#           Attempting to use alternate WLF file "./wlftn6b2xe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn6b2xe
run -all
#                    0: a =   x, b =   x, carry_in = x, opcode =  x, y =   x, carry_out = x, borrow = x, zero = x, parity = x, invalid_op = x
# 
# Invalid OP Test
#                    1: a =  10, b =  10, carry_in = 0, opcode = 10, y =   0, carry_out = 0, borrow = 0, zero = 1, parity = 0, invalid_op = 1
# 
# OP_ADD Test
#                    2: a =  10, b =  10, carry_in = 0, opcode =  1, y =  20, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ADD_CARRY Test
#                    3: a =  10, b =  10, carry_in = 1, opcode =  2, y =  21, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_SUB Test
#                    4: a =  11, b =  12, carry_in = 1, opcode =  3, y = 255, carry_out = 0, borrow = 1, zero = 0, parity = 0, invalid_op = 0
#                    5: a =  12, b =  11, carry_in = 1, opcode =  3, y =   1, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_INC Test
#                    6: a =  15, b =  11, carry_in = 1, opcode =  4, y =  16, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_DEC Test
#                    7: a =  15, b =  11, carry_in = 1, opcode =  5, y =  14, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_AND Test
#                    8: a =   5, b =  10, carry_in = 1, opcode =  6, y =   0, carry_out = 0, borrow = 0, zero = 1, parity = 0, invalid_op = 0
# 
# OP_NOT Test
#                    9: a =   5, b =  10, carry_in = 1, opcode =  7, y = 250, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ROL Test
#                   10: a =   1, b =  10, carry_in = 1, opcode =  8, y =   2, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_ROR TEST
#                   11: a =   1, b =  10, carry_in = 1, opcode =  9, y = 128, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
project compileoutofdate
restart -f
run -all
#                    0: a =   x, b =   x, carry_in = x, opcode =  x, y =   x, carry_out = x, borrow = x, zero = x, parity = x, invalid_op = x
# 
# Invalid OP Test
#                    1: a =  10, b =  10, carry_in = 0, opcode = 10, y =   0, carry_out = 0, borrow = 0, zero = 1, parity = 0, invalid_op = 1
# 
# OP_ADD Test
#                    2: a =  10, b =  10, carry_in = 0, opcode =  1, y =  20, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ADD_CARRY Test
#                    3: a =  10, b =  10, carry_in = 1, opcode =  2, y =  21, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_SUB Test
#                    4: a =  11, b =  12, carry_in = 1, opcode =  3, y = 255, carry_out = 0, borrow = 1, zero = 0, parity = 0, invalid_op = 0
#                    5: a =  12, b =  11, carry_in = 1, opcode =  3, y =   1, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_INC Test
#                    6: a =  15, b =  11, carry_in = 1, opcode =  4, y =  16, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_DEC Test
#                    7: a =  15, b =  11, carry_in = 1, opcode =  5, y =  14, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_AND Test
#                    8: a =   5, b =  10, carry_in = 1, opcode =  6, y =   0, carry_out = 0, borrow = 0, zero = 1, parity = 0, invalid_op = 0
# 
# OP_NOT Test
#                    9: a =   5, b =  10, carry_in = 1, opcode =  7, y = 250, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ROL Test
#                   10: a =   1, b =  10, carry_in = 1, opcode =  8, y =   2, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_ROR TEST
#                   11: a =   1, b =  10, carry_in = 1, opcode =  9, y = 128, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
project compileoutofdate
# Compile of alu_tb.v was successful.
restart -f
# Loading work.alu_tb
run -all
#                    0: a =   x, b =   x, carry_in = x, opcode =  x, y =   x, carry_out = x, borrow = x, zero = x, parity = x, invalid_op = x
# 
# Invalid OP Test
#                    1: a =  10, b =  10, carry_in = 0, opcode = 10, y =   0, carry_out = 0, borrow = 0, zero = 1, parity = 0, invalid_op = 1
# 
# OP_ADD Test
#                    2: a =  10, b =  10, carry_in = 0, opcode =  1, y =  20, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ADD_CARRY Test
#                    3: a =  10, b =  10, carry_in = 1, opcode =  2, y =  21, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_SUB Test
#                    4: a =  11, b =  12, carry_in = 1, opcode =  3, y = 255, carry_out = 0, borrow = 1, zero = 0, parity = 0, invalid_op = 0
#                    5: a =  12, b =  11, carry_in = 1, opcode =  3, y =   1, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_INC Test
#                    6: a =  15, b =  11, carry_in = 1, opcode =  4, y =  16, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_DEC Test
#                    7: a =  15, b =  11, carry_in = 1, opcode =  5, y =  14, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_AND Test
#                    8: a =  55, b =  55, carry_in = 1, opcode =  6, y =  55, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_NOT Test
#                    9: a =  55, b =  55, carry_in = 1, opcode =  7, y = 200, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_ROL Test
#                   10: a =   1, b =  55, carry_in = 1, opcode =  8, y =   2, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_ROR TEST
#                   11: a =   1, b =  55, carry_in = 1, opcode =  9, y = 128, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
project compileoutofdate
# Compile of alu_tb.v was successful.
restart -f
# Loading work.alu_tb
run -all
#                    0: a =   x, b =   x, carry_in = x, opcode =  x, y =   x, carry_out = x, borrow = x, zero = x, parity = x, invalid_op = x
# 
# Invalid OP Test
#                    1: a =  10, b =  10, carry_in = 0, opcode = 10, y =   0, carry_out = 0, borrow = 0, zero = 1, parity = 0, invalid_op = 1
# 
# OP_ADD Test
#                    2: a =  10, b =  10, carry_in = 0, opcode =  1, y =  20, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ADD_CARRY Test
#                    3: a =  10, b =  10, carry_in = 1, opcode =  2, y =  21, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_SUB Test
#                    4: a =  11, b =  12, carry_in = 1, opcode =  3, y = 255, carry_out = 0, borrow = 1, zero = 0, parity = 0, invalid_op = 0
#                    5: a =  12, b =  11, carry_in = 1, opcode =  3, y =   1, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_INC Test
#                    6: a =  15, b =  11, carry_in = 1, opcode =  4, y =  16, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_DEC Test
#                    7: a =  15, b =  11, carry_in = 1, opcode =  5, y =  14, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_AND Test
#                    8: a =  85, b =  85, carry_in = 1, opcode =  6, y =  85, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_NOT Test
#                    9: a =  85, b =  85, carry_in = 1, opcode =  7, y = 170, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ROL Test
#                   10: a =   1, b =  85, carry_in = 1, opcode =  8, y =   2, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_ROR TEST
#                   11: a =   1, b =  85, carry_in = 1, opcode =  9, y = 128, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
project compileoutofdate
# Compile of alu_tb.v was successful.
restart -f
# Loading work.alu_tb
run -all
#                    0: a =   x, b =   x, carry_in = x, opcode =  x, y =   x, carry_out = x, borrow = x, zero = x, parity = x, invalid_op = x
# 
# Invalid OP Test
#                    1: a =  10, b =  10, carry_in = 0, opcode = 10, y =   0, carry_out = 0, borrow = 0, zero = 1, parity = 0, invalid_op = 1
# 
# OP_ADD Test
#                    2: a =  10, b =  10, carry_in = 0, opcode =  1, y =  20, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ADD_CARRY Test
#                    3: a =  10, b =  10, carry_in = 1, opcode =  2, y =  21, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_SUB Test
#                    4: a =  11, b =  12, carry_in = 1, opcode =  3, y = 255, carry_out = 0, borrow = 1, zero = 0, parity = 0, invalid_op = 0
#                    5: a =  12, b =  11, carry_in = 1, opcode =  3, y =   1, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_INC Test
#                    6: a =  15, b =  11, carry_in = 1, opcode =  4, y =  16, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_DEC Test
#                    7: a =  15, b =  11, carry_in = 1, opcode =  5, y =  14, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_AND Test
#                    8: a =  85, b =  85, carry_in = 1, opcode =  6, y =  85, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_NOT Test
#                    9: a =  85, b =  85, carry_in = 1, opcode =  7, y = 170, carry_out = 0, borrow = 0, zero = 0, parity = 0, invalid_op = 0
# 
# OP_ROL Test
#                   10: a =   1, b =  85, carry_in = 1, opcode =  8, y =   2, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
# 
# OP_ROR TEST
#                   11: a =   1, b =  85, carry_in = 1, opcode =  9, y = 128, carry_out = 0, borrow = 0, zero = 0, parity = 1, invalid_op = 0
