$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  3 # x [2:0] $end
  $var wire  8 % y [7:0] $end
  $scope module decode_3to8_for $end
   $var wire  1 $ en $end
   $var wire 32 & i [31:0] $end
   $var wire  3 # x [2:0] $end
   $var wire  8 % y [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b000 #
0$
b00000000 %
b00000000000000000000000000000000 &
#2
b001 #
#3
b010 #
#4
b011 #
#5
b100 #
#6
b101 #
#7
b110 #
#8
b111 #
#9
b000 #
1$
b00000001 %
b00000000000000000000000000001000 &
#10
b001 #
b00000010 %
#11
b010 #
b00000100 %
#12
b011 #
b00001000 %
#13
b100 #
b00010000 %
#14
b101 #
b00100000 %
#15
b110 #
b01000000 %
#16
b111 #
b10000000 %
#17
