INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlimy/lab1_damien/lab1_damien.srcs/sources_1/new/lab1_damien.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_damien
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlimy/lab1_damien/lab1_damien.srcs/sim_1/new/test_lab1_damien.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_lab1_damien
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [C:/Users/dlimy/lab1_damien/lab1_damien.srcs/sim_1/new/test_lab1_damien.v:52]
INFO: [VRFC 10-2458] undeclared symbol LED, assumed default net type wire [C:/Users/dlimy/lab1_damien/lab1_damien.srcs/sim_1/new/test_lab1_damien.v:52]
