{
  "sha": "fc60b8c806a641cc2260c8b26f389f2abdc99dda",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZmM2MGI4YzgwNmE2NDFjYzIyNjBjOGIyNmYzODlmMmFiZGM5OWRkYQ==",
  "commit": {
    "author": {
      "name": "Andreas Krebbel",
      "email": "krebbel@linux.ibm.com",
      "date": "2019-01-31T16:01:27Z"
    },
    "committer": {
      "name": "Andreas Krebbel",
      "email": "krebbel@linux.ibm.com",
      "date": "2019-01-31T16:32:18Z"
    },
    "message": "S/390: Implement instruction set extensions\n\nopcodes/ChangeLog:\n\n2019-01-31  Andreas Krebbel  <krebbel@linux.ibm.com>\n\n\t* s390-mkopc.c (main): Accept arch13 as cpu string.\n\t* s390-opc.c: Add new instruction formats and instruction opcode\n\tmasks.\n\t* s390-opc.txt: Add new arch13 instructions.\n\ninclude/ChangeLog:\n\n2019-01-31  Andreas Krebbel  <krebbel@linux.ibm.com>\n\n\t* opcode/s390.h (enum s390_opcode_cpu_val): Add\n\tS390_OPCODE_ARCH13.\n\ngas/ChangeLog:\n\n2019-01-31  Andreas Krebbel  <krebbel@linux.ibm.com>\n\n\t* config/tc-s390.c (s390_parse_cpu): New entry for arch13.\n\t* doc/c-s390.texi: Document arch13 march option.\n\t* testsuite/gas/s390/s390.exp: Run the arch13 related tests.\n\t* testsuite/gas/s390/zarch-arch13.d: New test.\n\t* testsuite/gas/s390/zarch-arch13.s: New test.\n\t* testsuite/gas/s390/zarch-z13.d: Expect the renamed mnemonics\n\talso for z13.",
    "tree": {
      "sha": "59e9031056dd9138abc88c06dd8d41cf4e584f35",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/59e9031056dd9138abc88c06dd8d41cf4e584f35"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/fc60b8c806a641cc2260c8b26f389f2abdc99dda",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/fc60b8c806a641cc2260c8b26f389f2abdc99dda",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/fc60b8c806a641cc2260c8b26f389f2abdc99dda",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/fc60b8c806a641cc2260c8b26f389f2abdc99dda/comments",
  "author": {
    "login": "Andreas-Krebbel",
    "id": 38103320,
    "node_id": "MDQ6VXNlcjM4MTAzMzIw",
    "avatar_url": "https://avatars.githubusercontent.com/u/38103320?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Andreas-Krebbel",
    "html_url": "https://github.com/Andreas-Krebbel",
    "followers_url": "https://api.github.com/users/Andreas-Krebbel/followers",
    "following_url": "https://api.github.com/users/Andreas-Krebbel/following{/other_user}",
    "gists_url": "https://api.github.com/users/Andreas-Krebbel/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Andreas-Krebbel/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Andreas-Krebbel/subscriptions",
    "organizations_url": "https://api.github.com/users/Andreas-Krebbel/orgs",
    "repos_url": "https://api.github.com/users/Andreas-Krebbel/repos",
    "events_url": "https://api.github.com/users/Andreas-Krebbel/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Andreas-Krebbel/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "Andreas-Krebbel",
    "id": 38103320,
    "node_id": "MDQ6VXNlcjM4MTAzMzIw",
    "avatar_url": "https://avatars.githubusercontent.com/u/38103320?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Andreas-Krebbel",
    "html_url": "https://github.com/Andreas-Krebbel",
    "followers_url": "https://api.github.com/users/Andreas-Krebbel/followers",
    "following_url": "https://api.github.com/users/Andreas-Krebbel/following{/other_user}",
    "gists_url": "https://api.github.com/users/Andreas-Krebbel/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Andreas-Krebbel/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Andreas-Krebbel/subscriptions",
    "organizations_url": "https://api.github.com/users/Andreas-Krebbel/orgs",
    "repos_url": "https://api.github.com/users/Andreas-Krebbel/repos",
    "events_url": "https://api.github.com/users/Andreas-Krebbel/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Andreas-Krebbel/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "3ca4a8eca78b4d5e3fa308dbd21c67ebef09a261",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3ca4a8eca78b4d5e3fa308dbd21c67ebef09a261",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/3ca4a8eca78b4d5e3fa308dbd21c67ebef09a261"
    }
  ],
  "stats": {
    "total": 458,
    "additions": 451,
    "deletions": 7
  },
  "files": [
    {
      "sha": "be56cda9ceb53f74857155a6005e07e882a47a0f",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -1,3 +1,13 @@\n+2019-01-31  Andreas Krebbel  <krebbel@linux.ibm.com>\n+\n+\t* config/tc-s390.c (s390_parse_cpu): New entry for arch13.\n+\t* doc/c-s390.texi: Document arch13 march option.\n+\t* testsuite/gas/s390/s390.exp: Run the arch13 related tests.\n+\t* testsuite/gas/s390/zarch-arch13.d: New test.\n+\t* testsuite/gas/s390/zarch-arch13.s: New test.\n+\t* testsuite/gas/s390/zarch-z13.d: Expect the renamed mnemonics\n+\talso for z13.\n+\n 2019-01-31  Alan Modra  <amodra@gmail.com>\n \n \t* config/tc-alpha.c (md_apply_fix): Correct range checks for"
    },
    {
      "sha": "f74497aa85573caa91c0c0aacb71ded6bb6e3cd6",
      "filename": "gas/config/tc-s390.c",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/config/tc-s390.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/config/tc-s390.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-s390.c?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -290,6 +290,8 @@ s390_parse_cpu (const char *         arg,\n     { STRING_COMMA_LEN (\"z13\"), STRING_COMMA_LEN (\"arch11\"),\n       S390_INSTR_FLAG_HTM | S390_INSTR_FLAG_VX },\n     { STRING_COMMA_LEN (\"z14\"), STRING_COMMA_LEN (\"arch12\"),\n+      S390_INSTR_FLAG_HTM | S390_INSTR_FLAG_VX },\n+    { STRING_COMMA_LEN (\"\"), STRING_COMMA_LEN (\"arch13\"),\n       S390_INSTR_FLAG_HTM | S390_INSTR_FLAG_VX }\n   };\n   static struct"
    },
    {
      "sha": "27fa3170571efc30f04e134e9c4afcf3815931b1",
      "filename": "gas/doc/c-s390.texi",
      "status": "modified",
      "additions": 5,
      "deletions": 3,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/doc/c-s390.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/doc/c-s390.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-s390.texi?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -18,7 +18,7 @@ and eleven chip levels. The architecture modes are the Enterprise System\n Architecture (ESA) and the newer z/Architecture mode. The chip levels\n are g5 (or arch3), g6, z900 (or arch5), z990 (or arch6), z9-109, z9-ec\n (or arch7), z10 (or arch8), z196 (or arch9), zEC12 (or arch10), z13\n-(or arch11), and z14 (or arch12).\n+(or arch11), z14 (or arch12), and arch13.\n \n @menu\n * s390 Options::                Command-line Options.\n@@ -68,8 +68,10 @@ are recognized:\n @code{z9-ec} (or @code{arch7}),\n @code{z10} (or @code{arch8}),\n @code{z196} (or @code{arch9}),\n-@code{zEC12} (or @code{arch10}) and\n-@code{z13} (or @code{arch11}).\n+@code{zEC12} (or @code{arch10}),\n+@code{z13} (or @code{arch11}),\n+@code{z14} (or @code{arch12}), and\n+@code{arch13}).\n \n Assembling an instruction that is not supported on the target\n processor results in an error message."
    },
    {
      "sha": "f87a09a86331d06b4c091ddafebdd061491d688c",
      "filename": "gas/testsuite/gas/s390/s390.exp",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/s390.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/s390.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/s390/s390.exp?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -30,6 +30,7 @@ if [expr [istarget \"s390-*-*\"] ||  [istarget \"s390x-*-*\"]]  then {\n     run_dump_test \"zarch-zEC12\" \"{as -m64} {as -march=zEC12}\"\n     run_dump_test \"zarch-z13\" \"{as -m64} {as -march=z13}\"\n     run_dump_test \"zarch-arch12\" \"{as -m64} {as -march=arch12}\"\n+    run_dump_test \"zarch-arch13\" \"{as -m64} {as -march=arch13}\"\n     run_dump_test \"zarch-reloc\" \"{as -m64}\"\n     run_dump_test \"zarch-operands\" \"{as -m64} {as -march=z9-109}\"\n     run_dump_test \"zarch-machine\" \"{as -m64} {as -march=z900}\""
    },
    {
      "sha": "2530be6d529a1e471c2af9db6aaad5e40a0c5fa1",
      "filename": "gas/testsuite/gas/s390/zarch-arch13.d",
      "status": "added",
      "additions": 156,
      "deletions": 0,
      "changes": 156,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/zarch-arch13.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/zarch-arch13.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/s390/zarch-arch13.d?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -0,0 +1,156 @@\n+#name: s390x opcode\n+#objdump: -dr\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+.* <foo>:\n+.*:\tb9 f5 b0 69 [\t ]*ncrk\t%r6,%r9,%r11\n+.*:\tb9 e5 b0 69 [\t ]*ncgrk\t%r6,%r9,%r11\n+.*:\te5 0a 6f a0 9f a0 [\t ]*mvcrl\t4000\\(%r6\\),4000\\(%r9\\)\n+.*:\tb9 74 b0 69 [\t ]*nnrk\t%r6,%r9,%r11\n+.*:\tb9 64 b0 69 [\t ]*nngrk\t%r6,%r9,%r11\n+.*:\tb9 76 b0 69 [\t ]*nork\t%r6,%r9,%r11\n+.*:\tb9 66 b0 69 [\t ]*nogrk\t%r6,%r9,%r11\n+.*:\tb9 77 b0 69 [\t ]*nxrk\t%r6,%r9,%r11\n+.*:\tb9 67 b0 69 [\t ]*nxgrk\t%r6,%r9,%r11\n+.*:\tb9 75 b0 69 [\t ]*ocrk\t%r6,%r9,%r11\n+.*:\tb9 65 b0 69 [\t ]*ocgrk\t%r6,%r9,%r11\n+.*:\tb9 e1 00 69 [\t ]*popcnt\t%r6,%r9\n+.*:\tb9 e1 d0 69 [\t ]*popcnt\t%r6,%r9,13\n+.*:\tb9 f0 bd 69 [\t ]*selrnh\t%r6,%r9,%r11\n+.*:\tb9 f0 b1 69 [\t ]*selro\t%r6,%r9,%r11\n+.*:\tb9 f0 b2 69 [\t ]*selrh\t%r6,%r9,%r11\n+.*:\tb9 f0 b2 69 [\t ]*selrh\t%r6,%r9,%r11\n+.*:\tb9 f0 b3 69 [\t ]*selrnle\t%r6,%r9,%r11\n+.*:\tb9 f0 b4 69 [\t ]*selrl\t%r6,%r9,%r11\n+.*:\tb9 f0 b4 69 [\t ]*selrl\t%r6,%r9,%r11\n+.*:\tb9 f0 b5 69 [\t ]*selrnhe\t%r6,%r9,%r11\n+.*:\tb9 f0 b6 69 [\t ]*selrlh\t%r6,%r9,%r11\n+.*:\tb9 f0 b7 69 [\t ]*selrne\t%r6,%r9,%r11\n+.*:\tb9 f0 b7 69 [\t ]*selrne\t%r6,%r9,%r11\n+.*:\tb9 f0 b8 69 [\t ]*selre\t%r6,%r9,%r11\n+.*:\tb9 f0 b8 69 [\t ]*selre\t%r6,%r9,%r11\n+.*:\tb9 f0 b9 69 [\t ]*selrnlh\t%r6,%r9,%r11\n+.*:\tb9 f0 ba 69 [\t ]*selrhe\t%r6,%r9,%r11\n+.*:\tb9 f0 bb 69 [\t ]*selrnl\t%r6,%r9,%r11\n+.*:\tb9 f0 bb 69 [\t ]*selrnl\t%r6,%r9,%r11\n+.*:\tb9 f0 bc 69 [\t ]*selrle\t%r6,%r9,%r11\n+.*:\tb9 f0 bd 69 [\t ]*selrnh\t%r6,%r9,%r11\n+.*:\tb9 f0 bd 69 [\t ]*selrnh\t%r6,%r9,%r11\n+.*:\tb9 f0 be 69 [\t ]*selrno\t%r6,%r9,%r11\n+.*:\tb9 e3 bd 69 [\t ]*selgrnh\t%r6,%r9,%r11\n+.*:\tb9 e3 b1 69 [\t ]*selgro\t%r6,%r9,%r11\n+.*:\tb9 e3 b2 69 [\t ]*selgrh\t%r6,%r9,%r11\n+.*:\tb9 e3 b2 69 [\t ]*selgrh\t%r6,%r9,%r11\n+.*:\tb9 e3 b3 69 [\t ]*selgrnle\t%r6,%r9,%r11\n+.*:\tb9 e3 b4 69 [\t ]*selgrl\t%r6,%r9,%r11\n+.*:\tb9 e3 b4 69 [\t ]*selgrl\t%r6,%r9,%r11\n+.*:\tb9 e3 b5 69 [\t ]*selgrnhe\t%r6,%r9,%r11\n+.*:\tb9 e3 b6 69 [\t ]*selgrlh\t%r6,%r9,%r11\n+.*:\tb9 e3 b7 69 [\t ]*selgrne\t%r6,%r9,%r11\n+.*:\tb9 e3 b7 69 [\t ]*selgrne\t%r6,%r9,%r11\n+.*:\tb9 e3 b8 69 [\t ]*selgre\t%r6,%r9,%r11\n+.*:\tb9 e3 b8 69 [\t ]*selgre\t%r6,%r9,%r11\n+.*:\tb9 e3 b9 69 [\t ]*selgrnlh\t%r6,%r9,%r11\n+.*:\tb9 e3 ba 69 [\t ]*selgrhe\t%r6,%r9,%r11\n+.*:\tb9 e3 bb 69 [\t ]*selgrnl\t%r6,%r9,%r11\n+.*:\tb9 e3 bb 69 [\t ]*selgrnl\t%r6,%r9,%r11\n+.*:\tb9 e3 bc 69 [\t ]*selgrle\t%r6,%r9,%r11\n+.*:\tb9 e3 bd 69 [\t ]*selgrnh\t%r6,%r9,%r11\n+.*:\tb9 e3 bd 69 [\t ]*selgrnh\t%r6,%r9,%r11\n+.*:\tb9 e3 be 69 [\t ]*selgrno\t%r6,%r9,%r11\n+.*:\tb9 c0 bd 69 [\t ]*selhhhrnh\t%r6,%r9,%r11\n+.*:\tb9 c0 b1 69 [\t ]*selhhhro\t%r6,%r9,%r11\n+.*:\tb9 c0 b2 69 [\t ]*selhhhrh\t%r6,%r9,%r11\n+.*:\tb9 c0 b2 69 [\t ]*selhhhrh\t%r6,%r9,%r11\n+.*:\tb9 c0 b3 69 [\t ]*selhhhrnle\t%r6,%r9,%r11\n+.*:\tb9 c0 b4 69 [\t ]*selhhhrl\t%r6,%r9,%r11\n+.*:\tb9 c0 b4 69 [\t ]*selhhhrl\t%r6,%r9,%r11\n+.*:\tb9 c0 b5 69 [\t ]*selhhhrnhe\t%r6,%r9,%r11\n+.*:\tb9 c0 b6 69 [\t ]*selhhhrlh\t%r6,%r9,%r11\n+.*:\tb9 c0 b7 69 [\t ]*selhhhrne\t%r6,%r9,%r11\n+.*:\tb9 c0 b7 69 [\t ]*selhhhrne\t%r6,%r9,%r11\n+.*:\tb9 c0 b8 69 [\t ]*selhhhre\t%r6,%r9,%r11\n+.*:\tb9 c0 b8 69 [\t ]*selhhhre\t%r6,%r9,%r11\n+.*:\tb9 c0 b9 69 [\t ]*selhhhrnlh\t%r6,%r9,%r11\n+.*:\tb9 c0 ba 69 [\t ]*selhhhrhe\t%r6,%r9,%r11\n+.*:\tb9 c0 bb 69 [\t ]*selhhhrnl\t%r6,%r9,%r11\n+.*:\tb9 c0 bb 69 [\t ]*selhhhrnl\t%r6,%r9,%r11\n+.*:\tb9 c0 bc 69 [\t ]*selhhhrle\t%r6,%r9,%r11\n+.*:\tb9 c0 bd 69 [\t ]*selhhhrnh\t%r6,%r9,%r11\n+.*:\tb9 c0 bd 69 [\t ]*selhhhrnh\t%r6,%r9,%r11\n+.*:\tb9 c0 be 69 [\t ]*selhhhrno\t%r6,%r9,%r11\n+.*:\te6 f6 9f a0 d0 06 [\t ]*vlbr\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 10 06 [\t ]*vlbrh\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 20 06 [\t ]*vlbrf\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 30 06 [\t ]*vlbrg\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 40 06 [\t ]*vlbrq\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 d0 07 [\t ]*vler\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 10 07 [\t ]*vlerh\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 20 07 [\t ]*vlerf\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 30 07 [\t ]*vlerg\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 d0 04 [\t ]*vllebrz\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 10 04 [\t ]*vllebrzh\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 20 04 [\t ]*vllebrzf\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 30 04 [\t ]*ldrv\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 30 04 [\t ]*ldrv\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 60 04 [\t ]*lerv\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 60 04 [\t ]*lerv\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 d0 01 [\t ]*vlebrh\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 d0 03 [\t ]*vlebrf\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 d0 02 [\t ]*vlebrg\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 d0 05 [\t ]*vlbrrep\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 10 05 [\t ]*vlbrreph\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 20 05 [\t ]*vlbrrepf\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 30 05 [\t ]*vlbrrepg\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 d0 0e [\t ]*vstbr\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 10 0e [\t ]*vstbrh\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 20 0e [\t ]*vstbrf\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 30 0e [\t ]*vstbrg\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 40 0e [\t ]*vstbrq\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 d0 0f [\t ]*vster\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 10 0f [\t ]*vsterh\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 20 0f [\t ]*vsterf\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 30 0f [\t ]*vsterg\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 d0 09 [\t ]*vstebrh\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 d0 0b [\t ]*vstebrf\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 00 0b [\t ]*sterv\t%v15,4000\\(%r6,%r9\\)\n+.*:\te6 f6 9f a0 d0 0a [\t ]*vstebrg\t%v15,4000\\(%r6,%r9\\),13\n+.*:\te6 f6 9f a0 00 0a [\t ]*stdrv\t%v15,4000\\(%r6,%r9\\)\n+.*:\te7 f1 40 fd 06 86 [\t ]*vsld\t%v15,%v17,%v20,253\n+.*:\te7 f1 40 fd 06 87 [\t ]*vsrd\t%v15,%v17,%v20,253\n+.*:\te7 f1 4d 00 87 8b [\t ]*vstrs\t%v15,%v17,%v20,%v24,13\n+.*:\te7 f1 4d c0 87 8b [\t ]*vstrs\t%v15,%v17,%v20,%v24,13,12\n+.*:\te7 f1 40 00 87 8b [\t ]*vstrsb\t%v15,%v17,%v20,%v24\n+.*:\te7 f1 40 d0 87 8b [\t ]*vstrsb\t%v15,%v17,%v20,%v24,13\n+.*:\te7 f1 41 00 87 8b [\t ]*vstrsh\t%v15,%v17,%v20,%v24\n+.*:\te7 f1 41 d0 87 8b [\t ]*vstrsh\t%v15,%v17,%v20,%v24,13\n+.*:\te7 f1 42 00 87 8b [\t ]*vstrsf\t%v15,%v17,%v20,%v24\n+.*:\te7 f1 42 d0 87 8b [\t ]*vstrsf\t%v15,%v17,%v20,%v24,13\n+.*:\te7 f1 40 20 87 8b [\t ]*vstrszb\t%v15,%v17,%v20,%v24\n+.*:\te7 f1 40 f0 87 8b [\t ]*vstrszb\t%v15,%v17,%v20,%v24,13\n+.*:\te7 f1 41 20 87 8b [\t ]*vstrszh\t%v15,%v17,%v20,%v24\n+.*:\te7 f1 41 f0 87 8b [\t ]*vstrszh\t%v15,%v17,%v20,%v24,13\n+.*:\te7 f1 42 20 87 8b [\t ]*vstrszf\t%v15,%v17,%v20,%v24\n+.*:\te7 f1 42 f0 87 8b [\t ]*vstrszf\t%v15,%v17,%v20,%v24,13\n+.*:\te7 f1 00 bc d4 c3 [\t ]*vcfps\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 cd 24 c3 [\t ]*wcefb\t%v15,%v17,5,12\n+.*:\te7 f1 00 cd 24 c3 [\t ]*wcefb\t%v15,%v17,5,12\n+.*:\te7 f1 00 bc d4 c1 [\t ]*vcfpl\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 cd 24 c1 [\t ]*wcelfb\t%v15,%v17,5,12\n+.*:\te7 f1 00 cd 24 c1 [\t ]*wcelfb\t%v15,%v17,5,12\n+.*:\te7 f1 00 bc d4 c2 [\t ]*vcsfp\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 cd 24 c2 [\t ]*wcfeb\t%v15,%v17,5,12\n+.*:\te7 f1 00 cd 24 c2 [\t ]*wcfeb\t%v15,%v17,5,12\n+.*:\te7 f1 00 bc d4 c0 [\t ]*vclfp\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 cd 24 c0 [\t ]*wclfeb\t%v15,%v17,5,12\n+.*:\te7 f1 00 cd 24 c0 [\t ]*wclfeb\t%v15,%v17,5,12\n+.*:\tb9 39 b0 69 [\t ]*dfltcc\t%r6,%r9,%r11\n+.*:\tb9 38 00 69 [\t ]*sortl\t%r6,%r9\n+.*:\te6 6f 00 d0 00 50 [\t ]*vcvb\t%r6,%v15,13\n+.*:\te6 6f 00 dc 00 50 [\t ]*vcvb\t%r6,%v15,13,12\n+.*:\te6 6f 00 d0 00 52 [\t ]*vcvbg\t%r6,%v15,13\n+.*:\te6 6f 00 dc 00 52 [\t ]*vcvbg\t%r6,%v15,13,12\n+.*:\tb9 3a 00 69 [\t ]*kdsa\t%r6,%r9"
    },
    {
      "sha": "2dbbafb66304d432de958b5ab73e305528a7c030",
      "filename": "gas/testsuite/gas/s390/zarch-arch13.s",
      "status": "added",
      "additions": 150,
      "deletions": 0,
      "changes": 150,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/zarch-arch13.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/zarch-arch13.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/s390/zarch-arch13.s?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -0,0 +1,150 @@\n+.text\n+foo:\n+\tncrk\t%r6,%r9,%r11\n+\tncgrk\t%r6,%r9,%r11\n+\tmvcrl\t4000(%r6),4000(%r9)\n+\tnnrk\t%r6,%r9,%r11\n+\tnngrk\t%r6,%r9,%r11\n+\tnork\t%r6,%r9,%r11\n+\tnogrk\t%r6,%r9,%r11\n+\tnxrk\t%r6,%r9,%r11\n+\tnxgrk\t%r6,%r9,%r11\n+\tocrk\t%r6,%r9,%r11\n+\tocgrk\t%r6,%r9,%r11\n+\tpopcnt\t%r6,%r9\n+\tpopcnt\t%r6,%r9,13\n+\tselr\t%r6,%r9,%r11,13\n+\tselro\t%r6,%r9,%r11\n+\tselrh\t%r6,%r9,%r11\n+\tselrp\t%r6,%r9,%r11\n+\tselrnle\t%r6,%r9,%r11\n+\tselrl\t%r6,%r9,%r11\n+\tselrm\t%r6,%r9,%r11\n+\tselrnhe\t%r6,%r9,%r11\n+\tselrlh\t%r6,%r9,%r11\n+\tselrne\t%r6,%r9,%r11\n+\tselrnz\t%r6,%r9,%r11\n+\tselre\t%r6,%r9,%r11\n+\tselrz\t%r6,%r9,%r11\n+\tselrnlh\t%r6,%r9,%r11\n+\tselrhe\t%r6,%r9,%r11\n+\tselrnl\t%r6,%r9,%r11\n+\tselrnm\t%r6,%r9,%r11\n+\tselrle\t%r6,%r9,%r11\n+\tselrnh\t%r6,%r9,%r11\n+\tselrnp\t%r6,%r9,%r11\n+\tselrno\t%r6,%r9,%r11\n+\tselgr\t%r6,%r9,%r11,13\n+\tselgro\t%r6,%r9,%r11\n+\tselgrh\t%r6,%r9,%r11\n+\tselgrp\t%r6,%r9,%r11\n+\tselgrnle\t%r6,%r9,%r11\n+\tselgrl\t%r6,%r9,%r11\n+\tselgrm\t%r6,%r9,%r11\n+\tselgrnhe\t%r6,%r9,%r11\n+\tselgrlh\t%r6,%r9,%r11\n+\tselgrne\t%r6,%r9,%r11\n+\tselgrnz\t%r6,%r9,%r11\n+\tselgre\t%r6,%r9,%r11\n+\tselgrz\t%r6,%r9,%r11\n+\tselgrnlh\t%r6,%r9,%r11\n+\tselgrhe\t%r6,%r9,%r11\n+\tselgrnl\t%r6,%r9,%r11\n+\tselgrnm\t%r6,%r9,%r11\n+\tselgrle\t%r6,%r9,%r11\n+\tselgrnh\t%r6,%r9,%r11\n+\tselgrnp\t%r6,%r9,%r11\n+\tselgrno\t%r6,%r9,%r11\n+\tselhhhr\t%r6,%r9,%r11,13\n+\tselhhhro\t%r6,%r9,%r11\n+\tselhhhrh\t%r6,%r9,%r11\n+\tselhhhrp\t%r6,%r9,%r11\n+\tselhhhrnle\t%r6,%r9,%r11\n+\tselhhhrl\t%r6,%r9,%r11\n+\tselhhhrm\t%r6,%r9,%r11\n+\tselhhhrnhe\t%r6,%r9,%r11\n+\tselhhhrlh\t%r6,%r9,%r11\n+\tselhhhrne\t%r6,%r9,%r11\n+\tselhhhrnz\t%r6,%r9,%r11\n+\tselhhhre\t%r6,%r9,%r11\n+\tselhhhrz\t%r6,%r9,%r11\n+\tselhhhrnlh\t%r6,%r9,%r11\n+\tselhhhrhe\t%r6,%r9,%r11\n+\tselhhhrnl\t%r6,%r9,%r11\n+\tselhhhrnm\t%r6,%r9,%r11\n+\tselhhhrle\t%r6,%r9,%r11\n+\tselhhhrnh\t%r6,%r9,%r11\n+\tselhhhrnp\t%r6,%r9,%r11\n+\tselhhhrno\t%r6,%r9,%r11\n+\tvlbr\t%v15,4000(%r6,%r9),13\n+\tvlbrh\t%v15,4000(%r6,%r9)\n+\tvlbrf\t%v15,4000(%r6,%r9)\n+\tvlbrg\t%v15,4000(%r6,%r9)\n+\tvlbrq\t%v15,4000(%r6,%r9)\n+\tvler\t%v15,4000(%r6,%r9),13\n+\tvlerh\t%v15,4000(%r6,%r9)\n+\tvlerf\t%v15,4000(%r6,%r9)\n+\tvlerg\t%v15,4000(%r6,%r9)\n+\tvllebrz\t%v15,4000(%r6,%r9),13\n+\tvllebrzh\t%v15,4000(%r6,%r9)\n+\tvllebrzf\t%v15,4000(%r6,%r9)\n+\tldrv\t%v15,4000(%r6,%r9)\n+\tvllebrzg\t%v15,4000(%r6,%r9)\n+\tlerv\t%v15,4000(%r6,%r9)\n+\tvllebrze\t%v15,4000(%r6,%r9)\n+\tvlebrh\t%v15,4000(%r6,%r9),13\n+\tvlebrf\t%v15,4000(%r6,%r9),13\n+\tvlebrg\t%v15,4000(%r6,%r9),13\n+\tvlbrrep\t%v15,4000(%r6,%r9),13\n+\tvlbrreph\t%v15,4000(%r6,%r9)\n+\tvlbrrepf\t%v15,4000(%r6,%r9)\n+\tvlbrrepg\t%v15,4000(%r6,%r9)\n+\tvstbr\t%v15,4000(%r6,%r9),13\n+\tvstbrh\t%v15,4000(%r6,%r9)\n+\tvstbrf\t%v15,4000(%r6,%r9)\n+\tvstbrg\t%v15,4000(%r6,%r9)\n+\tvstbrq\t%v15,4000(%r6,%r9)\n+\tvster\t%v15,4000(%r6,%r9),13\n+\tvsterh\t%v15,4000(%r6,%r9)\n+\tvsterf\t%v15,4000(%r6,%r9)\n+\tvsterg\t%v15,4000(%r6,%r9)\n+\tvstebrh\t%v15,4000(%r6,%r9),13\n+\tvstebrf\t%v15,4000(%r6,%r9),13\n+\tsterv\t%v15,4000(%r6,%r9)\n+\tvstebrg\t%v15,4000(%r6,%r9),13\n+\tstdrv\t%v15,4000(%r6,%r9)\n+\tvsld\t%v15,%v17,%v20,253\n+\tvsrd\t%v15,%v17,%v20,253\n+\tvstrs\t%v15,%v17,%v20,%v24,13\n+\tvstrs\t%v15,%v17,%v20,%v24,13,12\n+\tvstrsb\t%v15,%v17,%v20,%v24\n+\tvstrsb\t%v15,%v17,%v20,%v24,13\n+\tvstrsh\t%v15,%v17,%v20,%v24\n+\tvstrsh\t%v15,%v17,%v20,%v24,13\n+\tvstrsf\t%v15,%v17,%v20,%v24\n+\tvstrsf\t%v15,%v17,%v20,%v24,13\n+\tvstrszb\t%v15,%v17,%v20,%v24\n+\tvstrszb\t%v15,%v17,%v20,%v24,13\n+\tvstrszh\t%v15,%v17,%v20,%v24\n+\tvstrszh\t%v15,%v17,%v20,%v24,13\n+\tvstrszf\t%v15,%v17,%v20,%v24\n+\tvstrszf\t%v15,%v17,%v20,%v24,13\n+\tvcfps\t%v15,%v17,13,12,11\n+\tvcefb\t%v15,%v17,13,12\n+\twcefb\t%v15,%v17,13,12\n+\tvcfpl\t%v15,%v17,13,12,11\n+\tvcelfb\t%v15,%v17,13,12\n+\twcelfb\t%v15,%v17,13,12\n+\tvcsfp\t%v15,%v17,13,12,11\n+\tvcfeb\t%v15,%v17,13,12\n+\twcfeb\t%v15,%v17,13,12\n+\tvclfp\t%v15,%v17,13,12,11\n+\tvclfeb\t%v15,%v17,13,12\n+\twclfeb\t%v15,%v17,13,12\n+\tdfltcc\t%r6,%r9,%r11\n+\tsortl\t%r6,%r9\n+\tvcvb\t%r6,%v15,13\n+\tvcvb\t%r6,%v15,13,12\n+\tvcvbg\t%r6,%v15,13\n+\tvcvbg\t%r6,%v15,13,12\n+\tkdsa\t%r6,%r9"
    },
    {
      "sha": "e61352b8e2f52e2f651db57e403698790eabb63d",
      "filename": "gas/testsuite/gas/s390/zarch-z13.d",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/zarch-z13.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/gas/testsuite/gas/s390/zarch-z13.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/s390/zarch-z13.d?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -495,16 +495,16 @@ Disassembly of section .text:\n .*:\te7 f1 40 10 36 ea [ \t]*vfchedbs\t%v15,%v17,%v20\n .*:\te7 f1 40 08 36 ea [ \t]*wfchedb\t%v15,%v17,%v20\n .*:\te7 f1 40 18 36 ea [ \t]*wfchedbs\t%v15,%v17,%v20\n-.*:\te7 f1 00 bc d4 c3 [ \t]*vcdg\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 bc d4 c3 [ \t]*vcfps\t%v15,%v17,13,12,11\n .*:\te7 f1 00 cd 34 c3 [ \t]*wcdgb\t%v15,%v17,5,12\n .*:\te7 f1 00 cd 34 c3 [ \t]*wcdgb\t%v15,%v17,5,12\n-.*:\te7 f1 00 bc d4 c1 [ \t]*vcdlg\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 bc d4 c1 [ \t]*vcfpl\t%v15,%v17,13,12,11\n .*:\te7 f1 00 cd 34 c1 [ \t]*wcdlgb\t%v15,%v17,5,12\n .*:\te7 f1 00 cd 34 c1 [ \t]*wcdlgb\t%v15,%v17,5,12\n-.*:\te7 f1 00 bc d4 c2 [ \t]*vcgd\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 bc d4 c2 [ \t]*vcsfp\t%v15,%v17,13,12,11\n .*:\te7 f1 00 cd 34 c2 [ \t]*wcgdb\t%v15,%v17,5,12\n .*:\te7 f1 00 cd 34 c2 [ \t]*wcgdb\t%v15,%v17,5,12\n-.*:\te7 f1 00 bc d4 c0 [ \t]*vclgd\t%v15,%v17,13,12,11\n+.*:\te7 f1 00 bc d4 c0 [ \t]*vclfp\t%v15,%v17,13,12,11\n .*:\te7 f1 00 cd 34 c0 [ \t]*wclgdb\t%v15,%v17,5,12\n .*:\te7 f1 00 cd 34 c0 [ \t]*wclgdb\t%v15,%v17,5,12\n .*:\te7 f1 40 0c d6 e5 [ \t]*vfd\t%v15,%v17,%v20,13,12"
    },
    {
      "sha": "a88efc2231c8daa1e0d888e58f5fe372bc68d92f",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -1,3 +1,8 @@\n+2019-01-31  Andreas Krebbel  <krebbel@linux.ibm.com>\n+\n+\t* opcode/s390.h (enum s390_opcode_cpu_val): Add\n+\tS390_OPCODE_ARCH13.\n+\n 2019-01-25  Sudakshina Das  <sudi.das@arm.com>\n \t    Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n "
    },
    {
      "sha": "6e4faf461ba17c762b76d169c8965ca291cab8c6",
      "filename": "include/opcode/s390.h",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/include/opcode/s390.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/include/opcode/s390.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/s390.h?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -43,6 +43,7 @@ enum s390_opcode_cpu_val\n     S390_OPCODE_ZEC12,\n     S390_OPCODE_Z13,\n     S390_OPCODE_ARCH12,\n+    S390_OPCODE_ARCH13,\n     S390_OPCODE_MAXCPU\n   };\n "
    },
    {
      "sha": "53844f495ae2d1a781bb071a5dcc45c336fc71b7",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -1,3 +1,10 @@\n+2019-01-31  Andreas Krebbel  <krebbel@linux.ibm.com>\n+\n+\t* s390-mkopc.c (main): Accept arch13 as cpu string.\n+\t* s390-opc.c: Add new instruction formats and instruction opcode\n+\tmasks.\n+\t* s390-opc.txt: Add new arch13 instructions.\n+\n 2019-01-25  Sudakshina Das  <sudi.das@arm.com>\n \n \t* aarch64-tbl.h (QL_LDST_AT): Update macro."
    },
    {
      "sha": "0d0767838e5e0b9c2d1c608af00307d712b85234",
      "filename": "opcodes/s390-mkopc.c",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/s390-mkopc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/s390-mkopc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/s390-mkopc.c?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -377,6 +377,8 @@ main (void)\n       else if (strcmp (cpu_string, \"z14\") == 0\n \t       || strcmp (cpu_string, \"arch12\") == 0)\n \tmin_cpu = S390_OPCODE_ARCH12;\n+      else if (strcmp (cpu_string, \"arch13\") == 0)\n+\tmin_cpu = S390_OPCODE_ARCH13;\n       else {\n \tfprintf (stderr, \"Couldn't parse cpu string %s\\n\", cpu_string);\n \texit (1);"
    },
    {
      "sha": "99305d7f9b2c56fd1e37cfd44a578ebd5a818bfc",
      "filename": "opcodes/s390-opc.c",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/s390-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/s390-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/s390-opc.c?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -359,6 +359,7 @@ const struct s390_operand s390_operands[] =\n #define INSTR_RRF_RURR2    4, { R_24,R_16,R_28,U4_20,0,0 }       /* e.g. lptea */\n #define INSTR_RRF_R0RR     4, { R_24,R_16,R_28,0,0,0 }           /* e.g. idte  */\n #define INSTR_RRF_R0RR2    4, { R_24,R_28,R_16,0,0,0 }           /* e.g. ark   */\n+#define INSTR_RRF_R0RR3    4, { R_24,R_28,R_16,0,0,0 }           /* e.g. selrz */\n #define INSTR_RRF_U0FF     4, { F_24,U4_16,F_28,0,0,0 }          /* e.g. fidbr */\n #define INSTR_RRF_U0FEFE   4, { FE_24,U4_16,FE_28,0,0,0 }        /* e.g. fixbr */\n #define INSTR_RRF_U0RF     4, { R_24,U4_16,F_28,0,0,0 }          /* e.g. cfebr */\n@@ -513,6 +514,7 @@ const struct s390_operand s390_operands[] =\n #define INSTR_VRR_VV0U0U   6, { V_8,V_12,U4_32,U4_24,0,0 }       /* e.g. vistr */\n #define INSTR_VRR_0VV0U    6, { V_12,V_16,U4_24,0,0,0 }          /* e.g. vcp   */\n #define INSTR_VRR_RV0U     6, { R_8,V_12,U4_24,0,0,0 }           /* e.g. vcvb  */\n+#define INSTR_VRR_RV0UU    6, { R_8,V_12,U4_24,U4_28,0,0 }       /* e.g. vcvb  */\n #define INSTR_VSI_URDV     6, { V_32,D_20,B_16,U8_8,0,0 }        /* e.g. vlrl  */\n \n #define MASK_E            { 0xff, 0xff, 0x00, 0x00, 0x00, 0x00 }\n@@ -578,6 +580,7 @@ const struct s390_operand s390_operands[] =\n #define MASK_RRF_RURR2    { 0xff, 0xff, 0x00, 0x00, 0x00, 0x00 }\n #define MASK_RRF_R0RR     { 0xff, 0xff, 0x00, 0x00, 0x00, 0x00 }\n #define MASK_RRF_R0RR2    { 0xff, 0xff, 0x00, 0x00, 0x00, 0x00 }\n+#define MASK_RRF_R0RR3    { 0xff, 0xff, 0x0f, 0x00, 0x00, 0x00 }\n #define MASK_RRF_U0FF     { 0xff, 0xff, 0x0f, 0x00, 0x00, 0x00 }\n #define MASK_RRF_U0FEFE   { 0xff, 0xff, 0x0f, 0x00, 0x00, 0x00 }\n #define MASK_RRF_U0RF     { 0xff, 0xff, 0x0f, 0x00, 0x00, 0x00 }\n@@ -732,6 +735,7 @@ const struct s390_operand s390_operands[] =\n #define MASK_VRR_VV0U0U   { 0xff, 0x00, 0xff, 0x0f, 0x00, 0xff }\n #define MASK_VRR_0VV0U    { 0xff, 0xf0, 0x0f, 0x0f, 0xf0, 0xff }\n #define MASK_VRR_RV0U     { 0xff, 0x00, 0xff, 0x0f, 0xf0, 0xff }\n+#define MASK_VRR_RV0UU    { 0xff, 0x00, 0xff, 0x00, 0xf0, 0xff }\n #define MASK_VSI_URDV     { 0xff, 0x00, 0x00, 0x00, 0x00, 0xff }\n \n "
    },
    {
      "sha": "be4c97db2fcc8ef949499dec5bf26eca2cc492c5",
      "filename": "opcodes/s390-opc.txt",
      "status": "modified",
      "additions": 104,
      "deletions": 0,
      "changes": 104,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/s390-opc.txt",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fc60b8c806a641cc2260c8b26f389f2abdc99dda/opcodes/s390-opc.txt",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/s390-opc.txt?ref=fc60b8c806a641cc2260c8b26f389f2abdc99dda",
      "patch": "@@ -1887,3 +1887,107 @@ e70000000006 vl VRX_VRRDU \"vector memory load\" arch12 zarch optparm\n e70000000036 vlm VRS_VVRDU \"vector load multiple\" arch12 zarch optparm\n e7000000000e vst VRX_VRRDU \"vector store\" arch12 zarch optparm\n e7000000003e vstm VRS_VVRDU \"vector store multiple\" arch12 zarch optparm\n+\n+# arch13 instructions\n+\n+b9f5 ncrk RRF_R0RR2 \" \" arch13 zarch\n+b9e5 ncgrk RRF_R0RR2 \" \" arch13 zarch\n+e50a mvcrl SSE_RDRD \" \" arch13 zarch\n+b974 nnrk RRF_R0RR2 \" \" arch13 zarch\n+b964 nngrk RRF_R0RR2 \" \" arch13 zarch\n+b976 nork RRF_R0RR2 \" \" arch13 zarch\n+b966 nogrk RRF_R0RR2 \" \" arch13 zarch\n+b977 nxrk RRF_R0RR2 \" \" arch13 zarch\n+b967 nxgrk RRF_R0RR2 \" \" arch13 zarch\n+b975 ocrk RRF_R0RR2 \" \" arch13 zarch\n+b965 ocgrk RRF_R0RR2 \" \" arch13 zarch\n+b9e1 popcnt RRF_U0RR \" \" arch13 zarch optparm\n+b9f0 selr RRF_RURR \" \" arch13 zarch\n+b9f00000 selr*20 RRF_R0RR3 \" \" arch13 zarch\n+b9e3 selgr RRF_RURR \" \" arch13 zarch\n+b9e30000 selgr*20 RRF_R0RR3 \" \" arch13 zarch\n+b9c0 selhhhr RRF_RURR \" \" arch13 zarch\n+b9c00000 selhhhr*20 RRF_R0RR3 \" \" arch13 zarch\n+\n+e60000000006 vlbr VRX_VRRDU \" \" arch13 zarch\n+e60000001006 vlbrh VRX_VRRD \" \" arch13 zarch\n+e60000002006 vlbrf VRX_VRRD \" \" arch13 zarch\n+e60000003006 vlbrg VRX_VRRD \" \" arch13 zarch\n+e60000004006 vlbrq VRX_VRRD \" \" arch13 zarch\n+\n+e60000000007 vler VRX_VRRDU \" \" arch13 zarch\n+e60000001007 vlerh VRX_VRRD \" \" arch13 zarch\n+e60000002007 vlerf VRX_VRRD \" \" arch13 zarch\n+e60000003007 vlerg VRX_VRRD \" \" arch13 zarch\n+\n+e60000000004 vllebrz VRX_VRRDU \" \" arch13 zarch\n+e60000001004 vllebrzh VRX_VRRD \" \" arch13 zarch\n+e60000002004 vllebrzf VRX_VRRD \" \" arch13 zarch\n+e60000003004 ldrv VRX_VRRD \" \" arch13 zarch\n+e60000003004 vllebrzg VRX_VRRD \" \" arch13 zarch\n+e60000006004 lerv VRX_VRRD \" \" arch13 zarch\n+e60000006004 vllebrze VRX_VRRD \" \" arch13 zarch\n+\n+e60000000001 vlebrh VRX_VRRDU \" \" arch13 zarch\n+e60000000003 vlebrf VRX_VRRDU \" \" arch13 zarch\n+e60000000002 vlebrg VRX_VRRDU \" \" arch13 zarch\n+\n+e60000000005 vlbrrep VRX_VRRDU \" \" arch13 zarch\n+e60000001005 vlbrreph VRX_VRRD \" \" arch13 zarch\n+e60000002005 vlbrrepf VRX_VRRD \" \" arch13 zarch\n+e60000003005 vlbrrepg VRX_VRRD \" \" arch13 zarch\n+\n+e6000000000e vstbr VRX_VRRDU \" \" arch13 zarch\n+e6000000100e vstbrh VRX_VRRD \" \" arch13 zarch\n+e6000000200e vstbrf VRX_VRRD \" \" arch13 zarch\n+e6000000300e vstbrg VRX_VRRD \" \" arch13 zarch\n+e6000000400e vstbrq VRX_VRRD \" \" arch13 zarch\n+\n+e6000000000f vster VRX_VRRDU \" \" arch13 zarch\n+e6000000100f vsterh VRX_VRRD \" \" arch13 zarch\n+e6000000200f vsterf VRX_VRRD \" \" arch13 zarch\n+e6000000300f vsterg VRX_VRRD \" \" arch13 zarch\n+\n+e60000000009 vstebrh VRX_VRRDU \" \" arch13 zarch\n+e6000000000b vstebrf VRX_VRRDU \" \" arch13 zarch\n+e6000000000b sterv VRX_VRRD \" \" arch13 zarch\n+e6000000000a vstebrg VRX_VRRDU \" \" arch13 zarch\n+e6000000000a stdrv VRX_VRRD \" \" arch13 zarch\n+\n+e70000000086 vsld VRI_VVV0U \" \" arch13 zarch\n+e70000000087 vsrd VRI_VVV0U \" \" arch13 zarch\n+\n+e7000000008b vstrs VRR_VVVUU0V \" \" arch13 zarch optparm\n+\n+e7000000008b vstrsb VRR_VVVU0VB \" \" arch13 zarch optparm\n+e7000100008b vstrsh VRR_VVVU0VB \" \" arch13 zarch optparm\n+e7000200008b vstrsf VRR_VVVU0VB \" \" arch13 zarch optparm\n+\n+e7000020008b vstrszb VRR_VVVU0VB2 \" \" arch13 zarch optparm\n+e7000120008b vstrszh VRR_VVVU0VB2 \" \" arch13 zarch optparm\n+e7000220008b vstrszf VRR_VVVU0VB2 \" \" arch13 zarch optparm\n+\n+e700000000c3 vcfps VRR_VV0UUU \" \" arch13 zarch\n+e700000020c3 vcefb VRR_VV0UU \" \" arch13 zarch\n+e700000820c3 wcefb VRR_VV0UU8 \" \" arch13 zarch\n+\n+e700000000c1 vcfpl VRR_VV0UUU \" \" arch13 zarch\n+e700000020c1 vcelfb VRR_VV0UU \" \" arch13 zarch\n+e700000820c1 wcelfb VRR_VV0UU8 \" \" arch13 zarch\n+\n+e700000000c2 vcsfp VRR_VV0UUU \" \" arch13 zarch\n+e700000020c2 vcfeb VRR_VV0UU \" \" arch13 zarch\n+e700000820c2 wcfeb VRR_VV0UU8 \" \" arch13 zarch\n+\n+e700000000c0 vclfp VRR_VV0UUU \" \" arch13 zarch\n+e700000020c0 vclfeb VRR_VV0UU \" \" arch13 zarch\n+e700000820c0 wclfeb VRR_VV0UU8 \" \" arch13 zarch\n+\n+b939 dfltcc RRF_R0RR2 \" \" arch13 zarch\n+\n+b938 sortl RRE_RR \" \" arch13 zarch\n+\n+e60000000050 vcvb VRR_RV0UU \" \" arch13 zarch optparm\n+e60000000052 vcvbg VRR_RV0UU \" \" arch13 zarch optparm\n+\n+b93a kdsa RRE_RR \" \" arch13 zarch"
    }
  ]
}