# ğŸ—ï¸ Matrix32 LED Controller - Architectuur Overzicht

## ğŸ¯ Design Filosofie: VHDL doet het werk, C is eenvoudig

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚  C SOFTWARE (Nios II / HPS)                                     â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                     â”‚
â”‚                                                                  â”‚
â”‚  matrix32_set_pixel(10, 10, 1, 0, 0);  â† Een regel code!       â”‚
â”‚         â”‚                                                        â”‚
â”‚         â””â”€â†’ Avalon Bus Write                                    â”‚
â”‚                    â”‚                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
                     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚  VHDL HARDWARE (FPGA)                                           â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                           â”‚
â”‚                                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚  â”‚ Matrix32_LED_avalon.vhd (Avalon Wrapper)        â”‚          â”‚
â”‚  â”‚  â€¢ Registers (CONTROL, PATTERN, FB_ADDR/DATA)   â”‚          â”‚
â”‚  â”‚  â€¢ Avalon bus interface                          â”‚          â”‚
â”‚  â”‚  â€¢ Write trigger naar framebuffer                â”‚          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚                     â”‚                                            â”‚
â”‚                     â–¼                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚  â”‚ Matrix32_LED.vhd (Core Controller)               â”‚          â”‚
â”‚  â”‚                                                   â”‚          â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚          â”‚
â”‚  â”‚  â”‚ FRAMEBUFFER (384 bytes)             â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ R channel: 0-127                 â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ G channel: 128-255               â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ B channel: 256-383               â”‚        â”‚          â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚          â”‚
â”‚  â”‚                    â”‚                              â”‚          â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚          â”‚
â”‚  â”‚  â”‚ STATE MACHINE                        â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  IDLE â†’ SHIFT_DATA â†’                â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  LATCH_DATA â†’ DISPLAY â†’ (loop)      â”‚        â”‚          â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚          â”‚
â”‚  â”‚                    â”‚                              â”‚          â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚          â”‚
â”‚  â”‚  â”‚ ROW SCANNING                         â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ Row counter: 0â†’15 (automatisch)  â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ Column counter: 0â†’31             â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ Refresh > 1kHz                   â”‚        â”‚          â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚          â”‚
â”‚  â”‚                    â”‚                              â”‚          â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚          â”‚
â”‚  â”‚  â”‚ HUB75 PROTOCOL TIMING                â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ CLK pulses (32x per rij)         â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ LAT pulse (na 32 pixels)         â”‚        â”‚          â”‚
â”‚  â”‚  â”‚  â€¢ OE control (PWM/brightness)      â”‚        â”‚          â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚                       â”‚                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                        â–¼
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚  GPIO_1 (DE1-SoC Board)  â”‚
          â”‚  R1 G1 B1 R2 G2 B2       â”‚
          â”‚  A B C D CLK LAT OE      â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚
                       â–¼
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚   32x32 RGB LED Matrix   â”‚
          â”‚   (HUB75 Interface)      â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ”„ Data Flow: Van C Code naar LED

### Stap 1: C Code (Software)
```c
matrix32_set_pixel(base, 10, 10, 1, 0, 0);  // Rood pixel op (10,10)
```

### Stap 2: Framebuffer Berekening (C functie)
```c
pixel_index = 10 * 32 + 10 = 330
byte_addr   = 330 / 8 = 41
bit_offset  = 330 % 8 = 2
bit_mask    = 1 << 2 = 0b00000100
```

### Stap 3: Avalon Bus Writes (3x voor RGB)
```
Write 1: FB_ADDR = 41    FB_DATA = 0b00000100  (R channel)
Write 2: FB_ADDR = 169   FB_DATA = 0b00000000  (G channel)
Write 3: FB_ADDR = 297   FB_DATA = 0b00000000  (B channel)
```

### Stap 4: VHDL Framebuffer Update
```vhdl
-- In Matrix32_LED.vhd:
if fb_write_enable = '1' then
    framebuffer(to_integer(unsigned(fb_write_addr))) <= fb_write_data;
end if;
```

### Stap 5: Hardware Scanning (Automatisch, Constant)
```vhdl
-- State machine loopt constant:
for each row in 0..15:
    for each column in 0..31:
        shift_out RGB data from framebuffer
    latch data
    enable output
    display for 1ms
    next row
```

### Stap 6: HUB75 Output Timing
```
Row 10 scanning:
  CLK:  ___â•±â€¾â•²___â•±â€¾â•²___â•±â€¾â•²___ (32 pulsen)
  R1:   â”€â”€â”€â”€â”€â”€â”€â•±â€¾â•²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ (pixel 10 data)
  LAT:  ___________________â•±â€¾â•²
  OE:   â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â•²___â•±
  
  â†’ LED op positie (10,10) gaat AAN!
```

## ğŸ“Š Component Interface Overzicht

### Avalon Memory-Mapped Registers

| Offset | Register  | Bits | Read/Write | Beschrijving |
|--------|-----------|------|------------|--------------|
| 0x00   | CONTROL   | [0]  | R/W        | Enable bit (1=aan) |
|        |           | [1]  | R/W        | Mode (0=FB, 1=pattern) |
| 0x04   | PATTERN   | [2:0]| R/W        | Test pattern select |
| 0x08   | FB_ADDR   | [11:0]| R/W       | Framebuffer write address |
| 0x0C   | FB_DATA   | [7:0]| R/W        | Framebuffer write data (trigger) |
| 0x10   | STATUS    | [31:0]| R         | Component status |

### HUB75 Matrix Signals (naar GPIO)

| Signal | Dir | Beschrijving |
|--------|-----|--------------|
| R1, G1, B1 | Out | RGB data voor upper half (rij 0-15) |
| R2, G2, B2 | Out | RGB data voor lower half (rij 16-31) |
| A, B, C, D | Out | 4-bit row address (0-15) |
| CLK | Out | Shift clock (32 pulsen per rij) |
| LAT | Out | Latch pulse (na 32 pixels) |
| OE  | Out | Output Enable (active low, PWM) |

## â±ï¸ Timing Specificaties

### Frame Timing
```
Complete frame = 16 rijen Ã— 1ms = 16ms
Refresh rate   = 1000ms / 16ms â‰ˆ 62.5 Hz
```

### Per Row Timing (bij 50 MHz klok)
```
SHIFT_DATA:   32 columns Ã— 2 clocks = 64 clocks = 1.28 Î¼s
LATCH_DATA:   1 clock                = 20 ns
DISPLAY:      1000 refresh counts    â‰ˆ 1 ms
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Total per row:                       â‰ˆ 1 ms
```

### Shift Clock Frequency
```
CLK_out toggle elke clock cycle tijdens SHIFT_DATA
Frequency = 50 MHz / 2 = 25 MHz (maar met pauzes)
```

## ğŸ¨ Framebuffer Memory Map

```
FPGA Block RAM (384 bytes Ã— 8 bits = 3072 bits)

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ RED CHANNEL (128 bytes)                â”‚  Addresses 0-127
â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€              â”‚
â”‚ Byte 0:   Pixels (0,0) t/m (0,7)      â”‚  Rij 0, eerste 8 pixels
â”‚ Byte 1:   Pixels (0,8) t/m (0,15)     â”‚  Rij 0, volgende 8 pixels
â”‚ Byte 2:   Pixels (0,16) t/m (0,23)    â”‚  Rij 0, volgende 8 pixels
â”‚ Byte 3:   Pixels (0,24) t/m (0,31)    â”‚  Rij 0, laatste 8 pixels
â”‚ Byte 4:   Pixels (1,0) t/m (1,7)      â”‚  Rij 1, eerste 8 pixels
â”‚ ...                                     â”‚
â”‚ Byte 127: Pixels (31,24) t/m (31,31)  â”‚  Laatste rij, laatste 8
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ GREEN CHANNEL (128 bytes)              â”‚  Addresses 128-255
â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€              â”‚
â”‚ (zelfde layout als RED)                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ BLUE CHANNEL (128 bytes)               â”‚  Addresses 256-383
â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€          â”‚
â”‚ (zelfde layout als RED)                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Pixel (x, y) mapping:
  pixel_index = y Ã— 32 + x
  byte_addr   = pixel_index / 8
  bit_offset  = pixel_index % 8
  
  R: framebuffer[byte_addr]       bit [bit_offset]
  G: framebuffer[128 + byte_addr] bit [bit_offset]
  B: framebuffer[256 + byte_addr] bit [bit_offset]
```

## ğŸ”Œ Platform Designer Integration

### Component Files
```
matrix32_led_hw.tcl          â† Platform Designer TCL script
  â”œâ”€ Instantiates: Matrix32_LED_avalon.vhd (top-level)
  â”‚   â””â”€ Instantiates: Matrix32_LED.vhd (core)
  â”‚
  â”œâ”€ Exports: led_matrix conduit
  â”‚   â””â”€ Signals: R1,G1,B1,R2,G2,B2,A,B,C,D,CLK,LAT,OE
  â”‚
  â””â”€ Provides: Avalon MM Slave (5 registers)
```

### System Integration
```
Platform Designer:
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Nios II Processor                   â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 â”‚ (Avalon Bus)
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Matrix32_LED Component              â”‚
  â”‚ Base Address: 0x00010000 (example)  â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 â”‚ (Conduit)
                 â–¼
            [GPIO_0 pins]
                 â”‚
                 â–¼
          [LED Matrix HUB75]
```

## ğŸ“ˆ Performance Karakteristieken

### CPU Load
- **0%** - Hardware doet alle scanning
- CPU schrijft alleen bij pixel updates
- Typisch: enkele writes per frame

### Latency
- Write naar framebuffer: **1 clock cycle** (20ns @ 50MHz)
- Pixel visible op matrix: **< 1ms** (volgende row scan)
- Frame update compleet: **< 16ms** (volledige refresh)

### Throughput
- Max write rate: **50 MHz** (Avalon bus snelheid)
- Praktisch: **~1000 pixel updates/sec** (meer dan genoeg!)
- Geen DMA nodig: direct writes naar FPGA memory

## âœ… Voordelen van deze Architectuur

### ğŸ¯ Eenvoudige Software
- Geen complex timing code
- Geen interrupt handlers
- Geen DMA configuratie
- Simpele API: `set_pixel(x, y, rgb)`

### âš¡ Snelle Hardware
- Constant refresh (geen CPU cycles)
- Deterministische timing
- Real-time updates
- Lage latency

### ğŸ”§ Flexibel
- Software kan andere taken doen
- Hardware draait onafhankelijk
- Test patterns in hardware
- Framebuffer Ã©n pattern mode

### ğŸ’ª Robuust
- Geen missed frames
- Geen flickering
- Correcte HUB75 timing
- Hardware is altijd consistent

---

**Dit is waarom VHDL het zware werk doet en C eenvoudig blijft!** ğŸš€
