
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _102_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     2    0.003751    0.006110    0.003159    2.003159 v rst (in)
                                                         rst (net)
                      0.006118    0.000000    2.003159 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.007056    0.033588    0.060500    2.063659 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.033599    0.000582    2.064242 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.110640    0.087550    0.143519    2.207761 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.097435    0.022744    2.230505 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.054039    0.059489    0.152494    2.382999 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.059655    0.002749    2.385749 v _078_/A (sky130_fd_sc_hd__inv_2)
     1    0.007008    0.033327    0.048804    2.434553 ^ _078_/Y (sky130_fd_sc_hd__inv_2)
                                                         _031_ (net)
                      0.033358    0.000586    2.435138 ^ _102_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.435138   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     2    0.073425    0.250998    0.184641   10.184641 ^ clk (in)
                                                         clk (net)
                      0.255879    0.000000   10.184641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.076050    0.074364    0.154286   10.338927 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074473    0.002164   10.341091 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.120369    0.104361    0.143403   10.484493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105109    0.007004   10.491498 ^ _102_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.241498   clock uncertainty
                                  0.000000   10.241498   clock reconvergence pessimism
                                  0.154289   10.395786   library recovery time
                                             10.395786   data required time
---------------------------------------------------------------------------------------------
                                             10.395786   data required time
                                             -2.435138   data arrival time
---------------------------------------------------------------------------------------------
                                              7.960649   slack (MET)


Startpoint: _087_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.073425    0.250998    0.184640    0.184640 ^ clk (in)
                                                         clk (net)
                      0.255879    0.000000    0.184640 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.076050    0.074364    0.154286    0.338927 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081481    0.017753    0.356679 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.100830    0.090546    0.138486    0.495166 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095183    0.016083    0.511248 ^ _087_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.005381    0.046516    0.227571    0.738819 ^ _087_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net7 (net)
                      0.046518    0.000401    0.739221 ^ output7/A (sky130_fd_sc_hd__buf_2)
     1    0.034454    0.128931    0.141728    0.880948 ^ output7/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[14] (net)
                      0.128960    0.001613    0.882561 ^ sine_out[14] (out)
                                              0.882561   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.882561   data arrival time
---------------------------------------------------------------------------------------------
                                              6.867439   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     31    -21 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     25    -15 (VIOLATED)
fanout20/X                               10     21    -11 (VIOLATED)
_043_/X                                  10     15     -5 (VIOLATED)
_089_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
