

================================================================
== Vivado HLS Report for 'sa_compute'
================================================================
* Date:           Wed Jan 15 16:36:46 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        geem_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.470 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       53| 40.000 ns | 0.530 us |    4|   53|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 2     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 3     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 4     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 5     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 6     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 7     |       20|       20|        10|          -|          -|      2|    no    |
        | + Loop 7.1  |        8|        8|         4|          -|          -|      2|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 14 
4 --> 5 6 
5 --> 4 14 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_li), !map !18"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_tw), !map !24"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_ri), !map !28"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_bw), !map !32"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_ba), !map !36"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sa_buffer_a_li_ready), !map !40"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sa_buffer_a_li_value), !map !45"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sa_buffer_b_tw_ready), !map !49"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sa_buffer_b_tw_value), !map !53"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_ba_sa), !map !57"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @sa_compute_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "br label %1" [src/geem_sa.c:35]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.93ns)   --->   "%icmp_ln35 = icmp eq i2 %i_0, -2" [src/geem_sa.c:35]   --->   Operation 32 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [src/geem_sa.c:35]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.preheader12.preheader, label %2" [src/geem_sa.c:35]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i2 %i_0 to i64" [src/geem_sa.c:36]   --->   Operation 36 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sa_buffer_a_li_ready_1 = getelementptr [2 x i1]* %sa_buffer_a_li_ready, i64 0, i64 %zext_ln36" [src/geem_sa.c:36]   --->   Operation 37 'getelementptr' 'sa_buffer_a_li_ready_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.15ns)   --->   "%sa_buffer_a_li_ready_2 = load i1* %sa_buffer_a_li_ready_1, align 1" [src/geem_sa.c:36]   --->   Operation 38 'load' 'sa_buffer_a_li_ready_2' <Predicate = (!icmp_ln35)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "br label %.preheader12" [src/geem_sa.c:43]   --->   Operation 39 'br' <Predicate = (icmp_ln35)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 40 [1/2] (2.15ns)   --->   "%sa_buffer_a_li_ready_2 = load i1* %sa_buffer_a_li_ready_1, align 1" [src/geem_sa.c:36]   --->   Operation 40 'load' 'sa_buffer_a_li_ready_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %sa_buffer_a_li_ready_2, label %1, label %.loopexit.loopexit8" [src/geem_sa.c:36]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (!sa_buffer_a_li_ready_2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.15>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %3 ], [ 0, %.preheader12.preheader ]"   --->   Operation 43 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.93ns)   --->   "%icmp_ln43 = icmp eq i2 %j_0, -2" [src/geem_sa.c:43]   --->   Operation 44 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 45 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [src/geem_sa.c:43]   --->   Operation 46 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.preheader11.preheader, label %3" [src/geem_sa.c:43]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i2 %j_0 to i64" [src/geem_sa.c:44]   --->   Operation 48 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sa_buffer_b_tw_ready_1 = getelementptr [2 x i1]* %sa_buffer_b_tw_ready, i64 0, i64 %zext_ln44" [src/geem_sa.c:44]   --->   Operation 49 'getelementptr' 'sa_buffer_b_tw_ready_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.15ns)   --->   "%sa_buffer_b_tw_ready_2 = load i1* %sa_buffer_b_tw_ready_1, align 1" [src/geem_sa.c:44]   --->   Operation 50 'load' 'sa_buffer_b_tw_ready_2' <Predicate = (!icmp_ln43)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 51 [1/1] (1.66ns)   --->   "br label %.preheader11" [src/geem_sa.c:51]   --->   Operation 51 'br' <Predicate = (icmp_ln43)> <Delay = 1.66>

State 5 <SV = 3> <Delay = 2.15>
ST_5 : Operation 52 [1/2] (2.15ns)   --->   "%sa_buffer_b_tw_ready_2 = load i1* %sa_buffer_b_tw_ready_1, align 1" [src/geem_sa.c:44]   --->   Operation 52 'load' 'sa_buffer_b_tw_ready_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %sa_buffer_b_tw_ready_2, label %.preheader12, label %.loopexit.loopexit7" [src/geem_sa.c:44]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 54 'br' <Predicate = (!sa_buffer_b_tw_ready_2)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.15>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_3, %4 ], [ 0, %.preheader11.preheader ]"   --->   Operation 55 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.93ns)   --->   "%icmp_ln51 = icmp eq i2 %i_1, -2" [src/geem_sa.c:51]   --->   Operation 56 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 57 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.58ns)   --->   "%i_3 = add i2 %i_1, 1" [src/geem_sa.c:51]   --->   Operation 58 'add' 'i_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader10.preheader, label %4" [src/geem_sa.c:51]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i2 %i_1 to i64" [src/geem_sa.c:52]   --->   Operation 60 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sa_buffer_a_li_value_1 = getelementptr [2 x i32]* %sa_buffer_a_li_value, i64 0, i64 %zext_ln52" [src/geem_sa.c:52]   --->   Operation 61 'getelementptr' 'sa_buffer_a_li_value_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (2.15ns)   --->   "%sa_buffer_a_li_value_2 = load i32* %sa_buffer_a_li_value_1, align 4" [src/geem_sa.c:52]   --->   Operation 62 'load' 'sa_buffer_a_li_value_2' <Predicate = (!icmp_ln51)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sa_buffer_a_li_ready_3 = getelementptr [2 x i1]* %sa_buffer_a_li_ready, i64 0, i64 %zext_ln52" [src/geem_sa.c:53]   --->   Operation 63 'getelementptr' 'sa_buffer_a_li_ready_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.15ns)   --->   "store i1 false, i1* %sa_buffer_a_li_ready_3, align 1" [src/geem_sa.c:53]   --->   Operation 64 'store' <Predicate = (!icmp_ln51)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 65 [1/1] (1.66ns)   --->   "br label %.preheader10" [src/geem_sa.c:57]   --->   Operation 65 'br' <Predicate = (icmp_ln51)> <Delay = 1.66>

State 7 <SV = 4> <Delay = 4.30>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_1, i1 false)" [src/geem_sa.c:52]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i3 %tmp to i64" [src/geem_sa.c:52]   --->   Operation 67 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sa_pe_li_addr = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %zext_ln52_1" [src/geem_sa.c:52]   --->   Operation 68 'getelementptr' 'sa_pe_li_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (2.15ns)   --->   "%sa_buffer_a_li_value_2 = load i32* %sa_buffer_a_li_value_1, align 4" [src/geem_sa.c:52]   --->   Operation 69 'load' 'sa_buffer_a_li_value_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 70 [1/1] (2.15ns)   --->   "store i32 %sa_buffer_a_li_value_2, i32* %sa_pe_li_addr, align 4" [src/geem_sa.c:52]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader11" [src/geem_sa.c:51]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.15>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ %j_2, %5 ], [ 0, %.preheader10.preheader ]"   --->   Operation 72 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.93ns)   --->   "%icmp_ln57 = icmp eq i2 %j_1, -2" [src/geem_sa.c:57]   --->   Operation 73 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 74 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.58ns)   --->   "%j_2 = add i2 %j_1, 1" [src/geem_sa.c:57]   --->   Operation 75 'add' 'j_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader9.preheader, label %5" [src/geem_sa.c:57]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i2 %j_1 to i64" [src/geem_sa.c:58]   --->   Operation 77 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sa_buffer_b_tw_value_1 = getelementptr [2 x i32]* %sa_buffer_b_tw_value, i64 0, i64 %zext_ln58" [src/geem_sa.c:58]   --->   Operation 78 'getelementptr' 'sa_buffer_b_tw_value_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (2.15ns)   --->   "%sa_buffer_b_tw_value_2 = load i32* %sa_buffer_b_tw_value_1, align 4" [src/geem_sa.c:58]   --->   Operation 79 'load' 'sa_buffer_b_tw_value_2' <Predicate = (!icmp_ln57)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 80 [1/1] (1.66ns)   --->   "br label %.preheader9" [src/geem_sa.c:63]   --->   Operation 80 'br' <Predicate = (icmp_ln57)> <Delay = 1.66>

State 9 <SV = 5> <Delay = 4.30>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%sa_pe_tw_addr = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln58" [src/geem_sa.c:58]   --->   Operation 81 'getelementptr' 'sa_pe_tw_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (2.15ns)   --->   "%sa_buffer_b_tw_value_2 = load i32* %sa_buffer_b_tw_value_1, align 4" [src/geem_sa.c:58]   --->   Operation 82 'load' 'sa_buffer_b_tw_value_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 83 [1/1] (2.15ns)   --->   "store i32 %sa_buffer_b_tw_value_2, i32* %sa_pe_tw_addr, align 4" [src/geem_sa.c:58]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%sa_buffer_b_tw_ready_3 = getelementptr [2 x i1]* %sa_buffer_b_tw_ready, i64 0, i64 %zext_ln58" [src/geem_sa.c:59]   --->   Operation 84 'getelementptr' 'sa_buffer_b_tw_ready_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (2.15ns)   --->   "store i1 false, i1* %sa_buffer_b_tw_ready_3, align 1" [src/geem_sa.c:59]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader10" [src/geem_sa.c:57]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.15>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_5, %.preheader8.preheader ], [ 0, %.preheader9.preheader ]"   --->   Operation 87 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.93ns)   --->   "%icmp_ln63 = icmp eq i2 %i_2, -2" [src/geem_sa.c:63]   --->   Operation 88 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 89 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.58ns)   --->   "%i_5 = add i2 %i_2, 1" [src/geem_sa.c:63]   --->   Operation 90 'add' 'i_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader6.0.preheader, label %.preheader8.preheader" [src/geem_sa.c:63]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_2, i1 false)" [src/geem_sa.c:65]   --->   Operation 92 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %tmp_1 to i64" [src/geem_sa.c:65]   --->   Operation 93 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%sa_pe_ri_addr = getelementptr [4 x i32]* %sa_pe_ri, i64 0, i64 %zext_ln65" [src/geem_sa.c:65]   --->   Operation 94 'getelementptr' 'sa_pe_ri_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (2.15ns)   --->   "%sa_pe_ri_load = load i32* %sa_pe_ri_addr, align 4" [src/geem_sa.c:65]   --->   Operation 95 'load' 'sa_pe_ri_load' <Predicate = (!icmp_ln63)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 96 [1/1] (1.66ns)   --->   "br label %.preheader6.0" [src/geem_sa.c:71]   --->   Operation 96 'br' <Predicate = (icmp_ln63)> <Delay = 1.66>

State 11 <SV = 6> <Delay = 4.30>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln65 = or i3 %tmp_1, 1" [src/geem_sa.c:65]   --->   Operation 97 'or' 'or_ln65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln65)" [src/geem_sa.c:65]   --->   Operation 98 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%sa_pe_li_addr_1 = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %tmp_2" [src/geem_sa.c:65]   --->   Operation 99 'getelementptr' 'sa_pe_li_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/2] (2.15ns)   --->   "%sa_pe_ri_load = load i32* %sa_pe_ri_addr, align 4" [src/geem_sa.c:65]   --->   Operation 100 'load' 'sa_pe_ri_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 101 [1/1] (2.15ns)   --->   "store i32 %sa_pe_ri_load, i32* %sa_pe_li_addr_1, align 4" [src/geem_sa.c:65]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader9" [src/geem_sa.c:63]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 2.15>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%j_3_0 = phi i2 [ %add_ln71, %6 ], [ 0, %.preheader6.0.preheader ]" [src/geem_sa.c:71]   --->   Operation 103 'phi' 'j_3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.93ns)   --->   "%icmp_ln71 = icmp eq i2 %j_3_0, -2" [src/geem_sa.c:71]   --->   Operation 104 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 105 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.58ns)   --->   "%add_ln71 = add i2 %j_3_0, 1" [src/geem_sa.c:71]   --->   Operation 106 'add' 'add_ln71' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %.preheader5.preheader, label %6" [src/geem_sa.c:71]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i2 %j_3_0 to i64" [src/geem_sa.c:72]   --->   Operation 108 'zext' 'zext_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sa_pe_bw_addr = getelementptr [4 x i32]* %sa_pe_bw, i64 0, i64 %zext_ln72" [src/geem_sa.c:72]   --->   Operation 109 'getelementptr' 'sa_pe_bw_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (2.15ns)   --->   "%sa_pe_bw_load = load i32* %sa_pe_bw_addr, align 4" [src/geem_sa.c:72]   --->   Operation 110 'load' 'sa_pe_bw_load' <Predicate = (!icmp_ln71)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 111 [1/1] (1.66ns)   --->   "br label %.preheader5" [src/geem_sa.c:77]   --->   Operation 111 'br' <Predicate = (icmp_ln71)> <Delay = 1.66>

State 13 <SV = 7> <Delay = 4.30>
ST_13 : Operation 112 [1/1] (0.97ns)   --->   "%xor_ln72 = xor i2 %j_3_0, -2" [src/geem_sa.c:72]   --->   Operation 112 'xor' 'xor_ln72' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i2 %xor_ln72 to i64" [src/geem_sa.c:72]   --->   Operation 113 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%sa_pe_tw_addr_1 = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln72_1" [src/geem_sa.c:72]   --->   Operation 114 'getelementptr' 'sa_pe_tw_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (2.15ns)   --->   "%sa_pe_bw_load = load i32* %sa_pe_bw_addr, align 4" [src/geem_sa.c:72]   --->   Operation 115 'load' 'sa_pe_bw_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_13 : Operation 116 [1/1] (2.15ns)   --->   "store i32 %sa_pe_bw_load, i32* %sa_pe_tw_addr_1, align 4" [src/geem_sa.c:72]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [src/geem_sa.c:71]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.66>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%i_4 = phi i2 [ %i_6, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]"   --->   Operation 118 'phi' 'i_4' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.93ns)   --->   "%icmp_ln77 = icmp eq i2 %i_4, -2" [src/geem_sa.c:77]   --->   Operation 119 'icmp' 'icmp_ln77' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 120 'speclooptripcount' 'empty_7' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (1.58ns)   --->   "%i_6 = add i2 %i_4, 1" [src/geem_sa.c:77]   --->   Operation 121 'add' 'i_6' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.loopexit.loopexit, label %.preheader.preheader" [src/geem_sa.c:77]   --->   Operation 122 'br' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_4, i1 false)" [src/geem_sa.c:79]   --->   Operation 123 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln35 & icmp_ln43 & !icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i3 %tmp_3 to i4" [src/geem_sa.c:78]   --->   Operation 124 'zext' 'zext_ln78' <Predicate = (icmp_ln35 & icmp_ln43 & !icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.66ns)   --->   "br label %.preheader" [src/geem_sa.c:78]   --->   Operation 125 'br' <Predicate = (icmp_ln35 & icmp_ln43 & !icmp_ln77)> <Delay = 1.66>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 126 'br' <Predicate = (icmp_ln35 & icmp_ln43 & icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [src/geem_sa.c:92]   --->   Operation 127 'ret' <Predicate = (icmp_ln77) | (!icmp_ln43) | (!icmp_ln35)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 3.83>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%j_4 = phi i2 [ %j_3, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 128 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.93ns)   --->   "%icmp_ln78 = icmp eq i2 %j_4, -2" [src/geem_sa.c:78]   --->   Operation 129 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 130 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (1.58ns)   --->   "%j_3 = add i2 %j_4, 1" [src/geem_sa.c:78]   --->   Operation 131 'add' 'j_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.preheader5.loopexit, label %7" [src/geem_sa.c:78]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i2 %j_4 to i4" [src/geem_sa.c:79]   --->   Operation 133 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.68ns)   --->   "%add_ln79 = add i4 %zext_ln78, %zext_ln79" [src/geem_sa.c:79]   --->   Operation 134 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %add_ln79 to i64" [src/geem_sa.c:79]   --->   Operation 135 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%sa_pe_li_addr_2 = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 136 'getelementptr' 'sa_pe_li_addr_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%sa_pe_tw_addr_2 = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 137 'getelementptr' 'sa_pe_tw_addr_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 138 [2/2] (2.15ns)   --->   "%sa_pe_li_load = load i32* %sa_pe_li_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 138 'load' 'sa_pe_li_load' <Predicate = (!icmp_ln78)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 139 [2/2] (2.15ns)   --->   "%sa_pe_tw_load = load i32* %sa_pe_tw_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 139 'load' 'sa_pe_tw_load' <Predicate = (!icmp_ln78)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 140 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 4.30>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%sa_pe_ri_addr_1 = getelementptr [4 x i32]* %sa_pe_ri, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 141 'getelementptr' 'sa_pe_ri_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%sa_pe_bw_addr_1 = getelementptr [4 x i32]* %sa_pe_bw, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 142 'getelementptr' 'sa_pe_bw_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%sa_pe_ba_addr = getelementptr [4 x i32]* %sa_pe_ba, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 143 'getelementptr' 'sa_pe_ba_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/2] (2.15ns)   --->   "%sa_pe_li_load = load i32* %sa_pe_li_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 144 'load' 'sa_pe_li_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 145 [1/2] (2.15ns)   --->   "%sa_pe_tw_load = load i32* %sa_pe_tw_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 145 'load' 'sa_pe_tw_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 146 [1/1] (2.15ns)   --->   "store i32 %sa_pe_li_load, i32* %sa_pe_ri_addr_1, align 4" [src/geem_sa.c:79]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 147 [1/1] (2.15ns)   --->   "store i32 %sa_pe_tw_load, i32* %sa_pe_bw_addr_1, align 4" [src/geem_sa.c:79]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 17 <SV = 10> <Delay = 8.47>
ST_17 : Operation 148 [2/2] (2.15ns)   --->   "%sa_pe_ba_load = load i32* %sa_pe_ba_addr, align 4" [src/geem_sa.c:79]   --->   Operation 148 'load' 'sa_pe_ba_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 149 [1/1] (8.47ns)   --->   "%mul_ln14 = mul nsw i32 %sa_pe_tw_load, %sa_pe_li_load" [src/geem_pe.c:14->src/geem_sa.c:79]   --->   Operation 149 'mul' 'mul_ln14' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 7.00>
ST_18 : Operation 150 [1/2] (2.15ns)   --->   "%sa_pe_ba_load = load i32* %sa_pe_ba_addr, align 4" [src/geem_sa.c:79]   --->   Operation 150 'load' 'sa_pe_ba_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 151 [1/1] (2.70ns)   --->   "%add_ln14 = add nsw i32 %mul_ln14, %sa_pe_ba_load" [src/geem_pe.c:14->src/geem_sa.c:79]   --->   Operation 151 'add' 'add_ln14' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (2.15ns)   --->   "store i32 %add_ln14, i32* %sa_pe_ba_addr, align 4" [src/geem_sa.c:79]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader" [src/geem_sa.c:78]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/geem_sa.c:35) [24]  (1.66 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/geem_sa.c:35) [24]  (0 ns)
	'getelementptr' operation ('sa_buffer_a_li_ready_1', src/geem_sa.c:36) [31]  (0 ns)
	'load' operation ('sa_buffer_a_li_ready_2', src/geem_sa.c:36) on array 'sa_buffer_a_li_ready' [32]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('sa_buffer_a_li_ready_2', src/geem_sa.c:36) on array 'sa_buffer_a_li_ready' [32]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/geem_sa.c:43) [39]  (0 ns)
	'getelementptr' operation ('sa_buffer_b_tw_ready_1', src/geem_sa.c:44) [46]  (0 ns)
	'load' operation ('sa_buffer_b_tw_ready_2', src/geem_sa.c:44) on array 'sa_buffer_b_tw_ready' [47]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'load' operation ('sa_buffer_b_tw_ready_2', src/geem_sa.c:44) on array 'sa_buffer_b_tw_ready' [47]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/geem_sa.c:51) [54]  (0 ns)
	'getelementptr' operation ('sa_buffer_a_li_value_1', src/geem_sa.c:52) [64]  (0 ns)
	'load' operation ('sa_buffer_a_li_value_2', src/geem_sa.c:52) on array 'sa_buffer_a_li_value' [65]  (2.15 ns)

 <State 7>: 4.3ns
The critical path consists of the following:
	'load' operation ('sa_buffer_a_li_value_2', src/geem_sa.c:52) on array 'sa_buffer_a_li_value' [65]  (2.15 ns)
	'store' operation ('store_ln52', src/geem_sa.c:52) of variable 'sa_buffer_a_li_value_2', src/geem_sa.c:52 on array 'sa_pe_li' [66]  (2.15 ns)

 <State 8>: 2.15ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/geem_sa.c:57) [73]  (0 ns)
	'getelementptr' operation ('sa_buffer_b_tw_value_1', src/geem_sa.c:58) [81]  (0 ns)
	'load' operation ('sa_buffer_b_tw_value_2', src/geem_sa.c:58) on array 'sa_buffer_b_tw_value' [82]  (2.15 ns)

 <State 9>: 4.3ns
The critical path consists of the following:
	'load' operation ('sa_buffer_b_tw_value_2', src/geem_sa.c:58) on array 'sa_buffer_b_tw_value' [82]  (2.15 ns)
	'store' operation ('store_ln58', src/geem_sa.c:58) of variable 'sa_buffer_b_tw_value_2', src/geem_sa.c:58 on array 'sa_pe_tw' [83]  (2.15 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/geem_sa.c:63) [90]  (0 ns)
	'getelementptr' operation ('sa_pe_ri_addr', src/geem_sa.c:65) [101]  (0 ns)
	'load' operation ('sa_pe_ri_load', src/geem_sa.c:65) on array 'sa_pe_ri' [102]  (2.15 ns)

 <State 11>: 4.3ns
The critical path consists of the following:
	'load' operation ('sa_pe_ri_load', src/geem_sa.c:65) on array 'sa_pe_ri' [102]  (2.15 ns)
	'store' operation ('store_ln65', src/geem_sa.c:65) of variable 'sa_pe_ri_load', src/geem_sa.c:65 on array 'sa_pe_li' [103]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'phi' operation ('j_3_0', src/geem_sa.c:71) with incoming values : ('add_ln71', src/geem_sa.c:71) [108]  (0 ns)
	'getelementptr' operation ('sa_pe_bw_addr', src/geem_sa.c:72) [118]  (0 ns)
	'load' operation ('sa_pe_bw_load', src/geem_sa.c:72) on array 'sa_pe_bw' [119]  (2.15 ns)

 <State 13>: 4.3ns
The critical path consists of the following:
	'load' operation ('sa_pe_bw_load', src/geem_sa.c:72) on array 'sa_pe_bw' [119]  (2.15 ns)
	'store' operation ('store_ln72', src/geem_sa.c:72) of variable 'sa_pe_bw_load', src/geem_sa.c:72 on array 'sa_pe_tw' [120]  (2.15 ns)

 <State 14>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', src/geem_sa.c:78) [135]  (1.66 ns)

 <State 15>: 3.83ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/geem_sa.c:78) [135]  (0 ns)
	'add' operation ('add_ln79', src/geem_sa.c:79) [142]  (1.68 ns)
	'getelementptr' operation ('sa_pe_li_addr_2', src/geem_sa.c:79) [144]  (0 ns)
	'load' operation ('pe.li', src/geem_sa.c:79) on array 'sa_pe_li' [149]  (2.15 ns)

 <State 16>: 4.3ns
The critical path consists of the following:
	'load' operation ('pe.li', src/geem_sa.c:79) on array 'sa_pe_li' [149]  (2.15 ns)
	'store' operation ('store_ln79', src/geem_sa.c:79) of variable 'pe.li', src/geem_sa.c:79 on array 'sa_pe_ri' [155]  (2.15 ns)

 <State 17>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln14', src/geem_pe.c:14->src/geem_sa.c:79) [152]  (8.47 ns)

 <State 18>: 7.01ns
The critical path consists of the following:
	'load' operation ('pe.ba', src/geem_sa.c:79) on array 'sa_pe_ba' [151]  (2.15 ns)
	'add' operation ('pe.ba', src/geem_pe.c:14->src/geem_sa.c:79) [153]  (2.7 ns)
	'store' operation ('store_ln79', src/geem_sa.c:79) of variable 'pe.ba', src/geem_pe.c:14->src/geem_sa.c:79 on array 'sa_pe_ba' [154]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
