-- generated by newgenasym Thu Feb 15 15:30:12 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity b3009 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end b3009;
