{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 09:44:19 2011 " "Info: Processing started: Thu Mar 17 09:44:19 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Info: Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Info: Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Clock " "Info: Elaborating entity \"DE2_Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[0\]~synth " "Warning: Node \"DATA_BUS\[0\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[1\]~synth " "Warning: Node \"DATA_BUS\[1\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[2\]~synth " "Warning: Node \"DATA_BUS\[2\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[3\]~synth " "Warning: Node \"DATA_BUS\[3\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[4\]~synth " "Warning: Node \"DATA_BUS\[4\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[5\]~synth " "Warning: Node \"DATA_BUS\[5\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[6\]~synth " "Warning: Node \"DATA_BUS\[6\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[7\]~synth " "Warning: Node \"DATA_BUS\[7\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Info: Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Info: Implemented 292 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 09:44:24 2011 " "Info: Processing ended: Thu Mar 17 09:44:24 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 09:44:25 2011 " "Info: Processing started: Thu Mar 17 09:44:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_Clock EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_Clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 724 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 725 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 726 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 20 " "Critical Warning: No exact pin location assignment(s) for 6 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[5\] " "Info: Pin sel\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { sel[5] } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[4\] " "Info: Pin sel\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { sel[4] } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Info: Pin sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { sel[2] } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Info: Pin sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { sel[0] } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 63 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Info: Pin sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { sel[1] } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 64 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[3\] " "Info: Pin sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { sel[3] } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 66 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_50Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_400HZ " "Info: Destination node CLK_400HZ" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 71 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk_50Mhz } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 224 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_400HZ  " "Info: Automatically promoted node CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_400HZ~0 " "Info: Destination node CLK_400HZ~0" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 433 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 71 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Info: Automatically promoted node reset (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_400HZ~1 " "Info: Destination node CLK_400HZ~1" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_400HZ~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 434 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_COUNT_400HZ\[19\]~26 " "Info: Destination node CLK_COUNT_400HZ\[19\]~26" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 42 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_COUNT_400HZ[19]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 451 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 223 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 6 0 0 " "Info: Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 6 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 44 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET_LED " "Warning: Node \"RESET_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RESET_LED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEC_LED " "Warning: Node \"SEC_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEC_LED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.109 ns register register " "Info: Estimated most critical path is register to register delay of 4.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.WRITE_CHAR5 1 REG LAB_X30_Y26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y26; Fanout = 13; REG Node = 'state.WRITE_CHAR5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.WRITE_CHAR5 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.150 ns) 1.082 ns Selector7~46 2 COMB LAB_X28_Y26 1 " "Info: 2: + IC(0.932 ns) + CELL(0.150 ns) = 1.082 ns; Loc. = LAB_X28_Y26; Fanout = 1; COMB Node = 'Selector7~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { state.WRITE_CHAR5 Selector7~46 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 2.139 ns Selector7~26 3 COMB LAB_X29_Y23 1 " "Info: 3: + IC(0.782 ns) + CELL(0.275 ns) = 2.139 ns; Loc. = LAB_X29_Y23; Fanout = 1; COMB Node = 'Selector7~26'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { Selector7~46 Selector7~26 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.704 ns Selector7~31 4 COMB LAB_X29_Y23 1 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 2.704 ns; Loc. = LAB_X29_Y23; Fanout = 1; COMB Node = 'Selector7~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector7~26 Selector7~31 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 3.460 ns Selector7~32 5 COMB LAB_X30_Y23 1 " "Info: 5: + IC(0.606 ns) + CELL(0.150 ns) = 3.460 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'Selector7~32'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Selector7~31 Selector7~32 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.025 ns Selector7~45 6 COMB LAB_X30_Y23 1 " "Info: 6: + IC(0.127 ns) + CELL(0.438 ns) = 4.025 ns; Loc. = LAB_X30_Y23; Fanout = 1; COMB Node = 'Selector7~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector7~32 Selector7~45 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.109 ns DATA_BUS_VALUE\[2\] 7 REG LAB_X30_Y23 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.109 ns; Loc. = LAB_X30_Y23; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 37.36 % ) " "Info: Total cell delay = 1.535 ns ( 37.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.574 ns ( 62.64 % ) " "Info: Total interconnect delay = 2.574 ns ( 62.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { state.WRITE_CHAR5 Selector7~46 Selector7~26 Selector7~31 Selector7~32 Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y24 X32_Y36 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[0\] a permanently enabled " "Info: Pin DATA_BUS\[0\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[1\] a permanently enabled " "Info: Pin DATA_BUS\[1\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[2\] a permanently enabled " "Info: Pin DATA_BUS\[2\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[3\] a permanently enabled " "Info: Pin DATA_BUS\[3\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 31 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[4\] a permanently enabled " "Info: Pin DATA_BUS\[4\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[5\] a permanently enabled " "Info: Pin DATA_BUS\[5\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[6\] a permanently enabled " "Info: Pin DATA_BUS\[6\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[7\] a permanently enabled " "Info: Pin DATA_BUS\[7\] has a permanently enabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/Daniel/de2_clock/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_Clock.fit.smsg " "Info: Generated suppressed messages file C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_Clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Info: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 09:44:31 2011 " "Info: Processing ended: Thu Mar 17 09:44:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 09:44:32 2011 " "Info: Processing started: Thu Mar 17 09:44:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 09:44:36 2011 " "Info: Processing ended: Thu Mar 17 09:44:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 09:44:37 2011 " "Info: Processing started: Thu Mar 17 09:44:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register state.HOLD register DATA_BUS_VALUE\[2\] 273.52 MHz 3.656 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 273.52 MHz between source register \"state.HOLD\" and destination register \"DATA_BUS_VALUE\[2\]\" (period= 3.656 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.454 ns + Longest register register " "Info: + Longest register to register delay is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.HOLD 1 REG LCFF_X29_Y25_N25 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y25_N25; Fanout = 45; REG Node = 'state.HOLD'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.HOLD } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.398 ns) 1.286 ns LCD_RS~0 2 COMB LCCOMB_X30_Y23_N16 3 " "Info: 2: + IC(0.888 ns) + CELL(0.398 ns) = 1.286 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 3; COMB Node = 'LCD_RS~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { state.HOLD LCD_RS~0 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 1.999 ns Selector7~43 3 COMB LCCOMB_X30_Y23_N2 1 " "Info: 3: + IC(0.275 ns) + CELL(0.438 ns) = 1.999 ns; Loc. = LCCOMB_X30_Y23_N2; Fanout = 1; COMB Node = 'Selector7~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { LCD_RS~0 Selector7~43 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 2.672 ns Selector7~49 4 COMB LCCOMB_X30_Y23_N12 1 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 2.672 ns; Loc. = LCCOMB_X30_Y23_N12; Fanout = 1; COMB Node = 'Selector7~49'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Selector7~43 Selector7~49 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 3.370 ns Selector7~45 5 COMB LCCOMB_X30_Y23_N28 1 " "Info: 5: + IC(0.260 ns) + CELL(0.438 ns) = 3.370 ns; Loc. = LCCOMB_X30_Y23_N28; Fanout = 1; COMB Node = 'Selector7~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { Selector7~49 Selector7~45 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.454 ns DATA_BUS_VALUE\[2\] 6 REG LCFF_X30_Y23_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.454 ns; Loc. = LCFF_X30_Y23_N29; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 51.48 % ) " "Info: Total cell delay = 1.778 ns ( 51.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.676 ns ( 48.52 % ) " "Info: Total interconnect delay = 1.676 ns ( 48.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { state.HOLD LCD_RS~0 Selector7~43 Selector7~49 Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { state.HOLD {} LCD_RS~0 {} Selector7~43 {} Selector7~49 {} Selector7~45 {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.888ns 0.275ns 0.253ns 0.260ns 0.000ns } { 0.000ns 0.398ns 0.438ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.324 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 4.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N7 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.752 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 49 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.752 ns; Loc. = CLKCTRL_G1; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.324 ns DATA_BUS_VALUE\[2\] 4 REG LCFF_X30_Y23_N29 2 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 4.324 ns; Loc. = LCFF_X30_Y23_N29; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[2] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.72 % ) " "Info: Total cell delay = 2.323 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.001 ns ( 46.28 % ) " "Info: Total interconnect delay = 2.001 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 4.312 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N7 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.752 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 49 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.752 ns; Loc. = CLKCTRL_G1; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 4.312 ns state.HOLD 4 REG LCFF_X29_Y25_N25 45 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 4.312 ns; Loc. = LCFF_X29_Y25_N25; Fanout = 45; REG Node = 'state.HOLD'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK_400HZ~clkctrl state.HOLD } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.87 % ) " "Info: Total cell delay = 2.323 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.989 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl state.HOLD } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} state.HOLD {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl state.HOLD } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} state.HOLD {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { state.HOLD LCD_RS~0 Selector7~43 Selector7~49 Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { state.HOLD {} LCD_RS~0 {} Selector7~43 {} Selector7~49 {} Selector7~45 {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.888ns 0.275ns 0.253ns 0.260ns 0.000ns } { 0.000ns 0.398ns 0.438ns 0.420ns 0.438ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.324 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl state.HOLD } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} state.HOLD {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DATA_BUS_VALUE\[0\] sel\[3\] clk_50Mhz 9.493 ns register " "Info: tsu for register \"DATA_BUS_VALUE\[0\]\" (data pin = \"sel\[3\]\", clock pin = \"clk_50Mhz\") is 9.493 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.840 ns + Longest pin register " "Info: + Longest pin to register delay is 13.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns sel\[3\] 1 PIN PIN_AE13 70 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 70; PIN Node = 'sel\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[3] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.691 ns) + CELL(0.376 ns) 7.917 ns Equal32~1 2 COMB LCCOMB_X27_Y26_N18 10 " "Info: 2: + IC(6.691 ns) + CELL(0.376 ns) = 7.917 ns; Loc. = LCCOMB_X27_Y26_N18; Fanout = 10; COMB Node = 'Equal32~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { sel[3] Equal32~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.275 ns) 9.233 ns DATA_BUS_VALUE~23 3 COMB LCCOMB_X29_Y23_N16 2 " "Info: 3: + IC(1.041 ns) + CELL(0.275 ns) = 9.233 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 2; COMB Node = 'DATA_BUS_VALUE~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { Equal32~1 DATA_BUS_VALUE~23 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.438 ns) 10.634 ns DATA_BUS_VALUE~24 4 COMB LCCOMB_X31_Y24_N12 1 " "Info: 4: + IC(0.963 ns) + CELL(0.438 ns) = 10.634 ns; Loc. = LCCOMB_X31_Y24_N12; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~24'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { DATA_BUS_VALUE~23 DATA_BUS_VALUE~24 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.438 ns) 11.328 ns DATA_BUS_VALUE~25 5 COMB LCCOMB_X31_Y24_N14 1 " "Info: 5: + IC(0.256 ns) + CELL(0.438 ns) = 11.328 ns; Loc. = LCCOMB_X31_Y24_N14; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { DATA_BUS_VALUE~24 DATA_BUS_VALUE~25 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.275 ns) 12.871 ns Selector9~11 6 COMB LCCOMB_X27_Y25_N30 1 " "Info: 6: + IC(1.268 ns) + CELL(0.275 ns) = 12.871 ns; Loc. = LCCOMB_X27_Y25_N30; Fanout = 1; COMB Node = 'Selector9~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { DATA_BUS_VALUE~25 Selector9~11 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 13.263 ns Selector9~12 7 COMB LCCOMB_X27_Y25_N24 1 " "Info: 7: + IC(0.243 ns) + CELL(0.149 ns) = 13.263 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'Selector9~12'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Selector9~11 Selector9~12 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.242 ns) 13.756 ns Selector9~21 8 COMB LCCOMB_X27_Y25_N18 1 " "Info: 8: + IC(0.251 ns) + CELL(0.242 ns) = 13.756 ns; Loc. = LCCOMB_X27_Y25_N18; Fanout = 1; COMB Node = 'Selector9~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { Selector9~12 Selector9~21 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.840 ns DATA_BUS_VALUE\[0\] 9 REG LCFF_X27_Y25_N19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 13.840 ns; Loc. = LCFF_X27_Y25_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector9~21 DATA_BUS_VALUE[0] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.127 ns ( 22.59 % ) " "Info: Total cell delay = 3.127 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.713 ns ( 77.41 % ) " "Info: Total interconnect delay = 10.713 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.840 ns" { sel[3] Equal32~1 DATA_BUS_VALUE~23 DATA_BUS_VALUE~24 DATA_BUS_VALUE~25 Selector9~11 Selector9~12 Selector9~21 DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "13.840 ns" { sel[3] {} sel[3]~combout {} Equal32~1 {} DATA_BUS_VALUE~23 {} DATA_BUS_VALUE~24 {} DATA_BUS_VALUE~25 {} Selector9~11 {} Selector9~12 {} Selector9~21 {} DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 6.691ns 1.041ns 0.963ns 0.256ns 1.268ns 0.243ns 0.251ns 0.000ns } { 0.000ns 0.850ns 0.376ns 0.275ns 0.438ns 0.438ns 0.275ns 0.149ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.311 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50Mhz\" to destination register is 4.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N7 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.752 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 49 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.752 ns; Loc. = CLKCTRL_G1; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 4.311 ns DATA_BUS_VALUE\[0\] 4 REG LCFF_X27_Y25_N19 2 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 4.311 ns; Loc. = LCFF_X27_Y25_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[0] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.89 % ) " "Info: Total cell delay = 2.323 ns ( 53.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.988 ns ( 46.11 % ) " "Info: Total interconnect delay = 1.988 ns ( 46.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.311 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.840 ns" { sel[3] Equal32~1 DATA_BUS_VALUE~23 DATA_BUS_VALUE~24 DATA_BUS_VALUE~25 Selector9~11 Selector9~12 Selector9~21 DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "13.840 ns" { sel[3] {} sel[3]~combout {} Equal32~1 {} DATA_BUS_VALUE~23 {} DATA_BUS_VALUE~24 {} DATA_BUS_VALUE~25 {} Selector9~11 {} Selector9~12 {} Selector9~21 {} DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 6.691ns 1.041ns 0.963ns 0.256ns 1.268ns 0.243ns 0.251ns 0.000ns } { 0.000ns 0.850ns 0.376ns 0.275ns 0.438ns 0.438ns 0.275ns 0.149ns 0.242ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.311 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz LCD_RS LCD_RS~reg0 10.010 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"LCD_RS\" through register \"LCD_RS~reg0\" is 10.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 4.318 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N7 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.752 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 49 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.752 ns; Loc. = CLKCTRL_G1; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.318 ns LCD_RS~reg0 4 REG LCFF_X28_Y24_N1 2 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.318 ns; Loc. = LCFF_X28_Y24_N1; Fanout = 2; REG Node = 'LCD_RS~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK_400HZ~clkctrl LCD_RS~reg0 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.80 % ) " "Info: Total cell delay = 2.323 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 46.20 % ) " "Info: Total interconnect delay = 1.995 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl LCD_RS~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} LCD_RS~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.442 ns + Longest register pin " "Info: + Longest register to pin delay is 5.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_RS~reg0 1 REG LCFF_X28_Y24_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y24_N1; Fanout = 2; REG Node = 'LCD_RS~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS~reg0 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.642 ns) 5.442 ns LCD_RS 2 PIN PIN_K1 0 " "Info: 2: + IC(2.800 ns) + CELL(2.642 ns) = 5.442 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'LCD_RS'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.442 ns" { LCD_RS~reg0 LCD_RS } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 48.55 % ) " "Info: Total cell delay = 2.642 ns ( 48.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 51.45 % ) " "Info: Total interconnect delay = 2.800 ns ( 51.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.442 ns" { LCD_RS~reg0 LCD_RS } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.442 ns" { LCD_RS~reg0 {} LCD_RS {} } { 0.000ns 2.800ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl LCD_RS~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} LCD_RS~reg0 {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.442 ns" { LCD_RS~reg0 LCD_RS } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.442 ns" { LCD_RS~reg0 {} LCD_RS {} } { 0.000ns 2.800ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DATA_BUS_VALUE\[3\] sel\[5\] clk_50Mhz -2.041 ns register " "Info: th for register \"DATA_BUS_VALUE\[3\]\" (data pin = \"sel\[5\]\", clock pin = \"clk_50Mhz\") is -2.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.304 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to destination register is 4.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N7 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.752 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 49 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.752 ns; Loc. = CLKCTRL_G1; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.304 ns DATA_BUS_VALUE\[3\] 4 REG LCFF_X30_Y26_N19 2 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.304 ns; Loc. = LCFF_X30_Y26_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[3] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.97 % ) " "Info: Total cell delay = 2.323 ns ( 53.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.981 ns ( 46.03 % ) " "Info: Total interconnect delay = 1.981 ns ( 46.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.304 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.611 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns sel\[5\] 1 PIN PIN_C12 49 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 49; PIN Node = 'sel\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.271 ns) + CELL(0.416 ns) 6.527 ns Selector6~19 2 COMB LCCOMB_X30_Y26_N18 1 " "Info: 2: + IC(5.271 ns) + CELL(0.416 ns) = 6.527 ns; Loc. = LCCOMB_X30_Y26_N18; Fanout = 1; COMB Node = 'Selector6~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { sel[5] Selector6~19 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.611 ns DATA_BUS_VALUE\[3\] 3 REG LCFF_X30_Y26_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.611 ns; Loc. = LCFF_X30_Y26_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector6~19 DATA_BUS_VALUE[3] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Daniel/Desktop/Daniel/de2_clock/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 20.27 % ) " "Info: Total cell delay = 1.340 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 79.73 % ) " "Info: Total interconnect delay = 5.271 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { sel[5] Selector6~19 DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.611 ns" { sel[5] {} sel[5]~combout {} Selector6~19 {} DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 5.271ns 0.000ns } { 0.000ns 0.840ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.304 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.331ns 0.635ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { sel[5] Selector6~19 DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.611 ns" { sel[5] {} sel[5]~combout {} Selector6~19 {} DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 5.271ns 0.000ns } { 0.000ns 0.840ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 09:44:38 2011 " "Info: Processing ended: Thu Mar 17 09:44:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Info: Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
