#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jan 21 18:09:20 2025
# Process ID: 14836
# Current directory: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21896 C:\Users\corra\Desktop\Digital Sysetms Architecture Projects\Sistema_lettura_elaborazione_scrittura_PO_PC\Sistema_lettura_elaborazione_scrittura_PO_PC.xpr
# Log file: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/vivado.log
# Journal file: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC\vivado.jou
# Running On: LAPTOP-IUC6KUAA, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16856 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1522.992 ; gain = 466.277
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1909.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2571.336 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2571.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instance 

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2679.664 ; gain = 1150.871
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\Sistema_lettura_elaborazione_scrittura\' does not have generic 'len_addr' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2699.789 ; gain = 1170.996
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/CONTATORE_MOD_N/CONTATORE_MOD_N.srcs/sources_1/new/CONTATORE_MOD_N.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_mod_n'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/MEMORIA_N_4/MEMORIA_N_4.srcs/sources_1/new/MEMORIA_N_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEMORIA_N_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/ROM_N_8/ROM_N_8.srcs/sources_1/new/ROM_N_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_N_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/Sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sistema_lettura_elaborazione_scrittura'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [\cont_mod_n(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture tb of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2719.379 ; gain = 19.590
reset_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/utils_1/imports/synth_1/control_unit.dcp with file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/Sistema_lettura_elaborazione_scrittura.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 21 18:19:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jan 21 18:21:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3790.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3790.402 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3790.402 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3790.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3790.402 ; gain = 0.000
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD3
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3790.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\Sistema_lettura_elaborazione_scrittura\' does not have generic 'len_addr' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3790.402 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/ROM_N_8/ROM_N_8.srcs/sources_1/new/ROM_N_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_N_8'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [\cont_mod_n(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture tb of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3790.402 ; gain = 0.000
reset_simulation -simset sim_1 -mode post-synthesis -type timing
reset_simulation -simset sim_1 -mode post-synthesis -type timing
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\Sistema_lettura_elaborazione_scrittura\' does not have generic 'len_addr' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\Sistema_lettura_elaborazione_scrittura\' does not have generic 'len_addr' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf", for root module "tb_Sistema_lettura_elaborazione_scrittura/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf", for root module "tb_Sistema_lettura_elaborazione_scrittura/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.cont_mod_n
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6(INIT=64'b111111111111111111...
Compiling module xil_defaultlib.control_unit
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD4
Compiling module xil_defaultlib.RAM32X1S_HD5
Compiling module xil_defaultlib.RAM32X1S_HD6
Compiling module xil_defaultlib.MEMORIA_N_4
Compiling module xil_defaultlib.ROM_N_8
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Sistema_lettura_elaborazione_scr...
Compiling architecture tb of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_Sistema_lettura_elaborazione_scrittura_time_synth/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf", for root module "tb_Sistema_lettura_elaborazione_scrittura/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf", for root module "tb_Sistema_lettura_elaborazione_scrittura/dut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.cont_mod_n
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6(INIT=64'b111111111111111111...
Compiling module xil_defaultlib.control_unit
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD4
Compiling module xil_defaultlib.RAM32X1S_HD5
Compiling module xil_defaultlib.RAM32X1S_HD6
Compiling module xil_defaultlib.MEMORIA_N_4
Compiling module xil_defaultlib.ROM_N_8
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Sistema_lettura_elaborazione_scr...
Compiling architecture tb of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_Sistema_lettura_elaborazione_scrittura_time_synth/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\Sistema_lettura_elaborazione_scrittura\' does not have generic 'len_addr' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:14]
ERROR: [VRFC 10-718] formal port <CLK_sis> does not exist in entity <\Sistema_lettura_elaborazione_scrittura\>.  Please compare the definition of block <\Sistema_lettura_elaborazione_scrittura\> to its component declaration and its instantion to detect the mismatch. [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/xsim.dir/tb_Sistema_lettura_elaborazione_scrittura_time_synth/obj
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/xsim.dir/tb_Sistema_lettura_elaborazione_scrittura_time_synth
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\Sistema_lettura_elaborazione_scrittura\' does not have generic 'len_addr' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/utils_1/imports/synth_1/control_unit.dcp with file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/Sistema_lettura_elaborazione_scrittura.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 21 20:45:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD9
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity '\Sistema_lettura_elaborazione_scrittura\' does not have generic 'len_addr' [C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vlog.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/tb_Sistema_lettura_elaborazione_scrittura_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD9
INFO: [VRFC 10-311] analyzing module MEMORIA_N_4
INFO: [VRFC 10-311] analyzing module ROM_N_8
INFO: [VRFC 10-311] analyzing module Sistema_lettura_elaborazione_scrittura
INFO: [VRFC 10-311] analyzing module cont_mod_n
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf", for root module "tb_Sistema_lettura_elaborazione_scrittura/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Sistema_lettura_elaborazione_scrittura_time_synth.sdf", for root module "tb_Sistema_lettura_elaborazione_scrittura/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.cont_mod_n
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6(INIT=64'b111111111111111111...
Compiling module xil_defaultlib.control_unit
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD7
Compiling module xil_defaultlib.RAM32X1S_HD8
Compiling module xil_defaultlib.RAM32X1S_HD9
Compiling module xil_defaultlib.MEMORIA_N_4
Compiling module xil_defaultlib.ROM_N_8
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Sistema_lettura_elaborazione_scr...
Compiling architecture bench of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_Sistema_lettura_elaborazione_scrittura_time_synth/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 4037.059 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Jan 21 20:54:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [\cont_mod_n(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture bench of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4037.059 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 4037.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [\cont_mod_n(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture bench of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4163.512 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 4163.512 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/utils_1/imports/synth_1/control_unit.dcp with file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/Sistema_lettura_elaborazione_scrittura.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 21 21:28:09 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Tue Jan 21 21:28:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4208.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [\cont_mod_n(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture bench of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 4208.113 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/utils_1/imports/synth_1/control_unit.dcp with file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/Sistema_lettura_elaborazione_scrittura.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 21 21:41:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/ROM_N_8/ROM_N_8.srcs/sources_1/new/ROM_N_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_N_8'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [\cont_mod_n(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture bench of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4290.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 4290.113 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/utils_1/imports/synth_1/control_unit.dcp with file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/Sistema_lettura_elaborazione_scrittura.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 21 22:02:25 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/utils_1/imports/synth_1/control_unit.dcp with file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/Sistema_lettura_elaborazione_scrittura.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 21 22:09:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/MEMORIA_N_4/MEMORIA_N_4.srcs/sources_1/new/MEMORIA_N_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEMORIA_N_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/ROM_N_8/ROM_N_8.srcs/sources_1/new/ROM_N_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_N_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/Sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sistema_lettura_elaborazione_scrittura'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [cont_mod_n_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture bench of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 4322.277 ; gain = 0.000
add_bp {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/control_unit.vhd} 74
remove_bps -file {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/control_unit.vhd} -line 74
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD} -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 4385.645 ; gain = 0.000
set_property board_part digilentinc.com:arty-a7-100:part0:1.1 [current_project]
file mkdir C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new
file mkdir C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new
add_files -norecurse {{C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/CONTATORE_MOD_N/CONTATORE_MOD_N.srcs/sources_1/new/CONTATORE_MOD_N.vhd} {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/ROM_N_8/ROM_N_8.srcs/sources_1/new/ROM_N_8.vhd} {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/MEMORIA_N_4/MEMORIA_N_4.srcs/sources_1/new/MEMORIA_N_4.vhd}}
file mkdir C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new
file mkdir {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\corra\Desktop\Digital Sysetms Architecture Projects\Sistema_lettura_elaborazione_scrittura_PO_PC\Sistema_lettura_elaborazione_scrittura_PO_PC.srcs\sim_1\new\tb_sistema_lettura_elaborazione_scrittura.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\corra\Desktop\Digital Sysetms Architecture Projects\Sistema_lettura_elaborazione_scrittura_PO_PC\Sistema_lettura_elaborazione_scrittura_PO_PC.srcs\sources_1\new\Sistema_lettura_elaborazione_scrittura.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\corra\Desktop\Digital Sysetms Architecture Projects\APPENDICE\ROM_N_8\ROM_N_8.srcs\sources_1\new\ROM_N_8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\corra\Desktop\Digital Sysetms Architecture Projects\APPENDICE\MEMORIA_N_4\MEMORIA_N_4.srcs\sources_1\new\MEMORIA_N_4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\corra\Desktop\Digital Sysetms Architecture Projects\Sistema_lettura_elaborazione_scrittura_PO_PC\Sistema_lettura_elaborazione_scrittura_PO_PC.srcs\sources_1\new\control_unit.vhd:]
close [ open {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new/Sistema_lettura_elaborazione_scrittura_board.vhd} w ]
add_files {{C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new/Sistema_lettura_elaborazione_scrittura_board.vhd}}
add_files -fileset constrs_1 -norecurse {{C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Nexys-A7-100T-Master.xdc}}
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Sistema_lettura_elaborazione_scrittura_board [current_fileset]
update_compile_order -fileset sources_1
close [ open {C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new/control_unit.vhd} w ]
add_files {{C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.srcs/sources_1/new/control_unit.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Riconoscitore_sequenza/Riconoscitore_sequenza_board/Riconoscitore_sequenza_board.srcs/sources_1/new/Debouncer.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Sistema_lettura_elaborazione_scrittura_PO_PC
current_project Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD
launch_runs impl_1 -jobs 4
[Tue Jan 21 23:03:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.runs/synth_1/runme.log
[Tue Jan 21 23:03:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD/Sistema_lettura_elaborazione_scrittura_PO_PC_BOARD.runs/impl_1/runme.log
close_project
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/utils_1/imports/synth_1/control_unit.dcp with file C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/Sistema_lettura_elaborazione_scrittura.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 22 00:36:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/synth_1/runme.log
[Wed Jan 22 00:36:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 22 00:43:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/simulate.log"
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/tb_Sistema_lettura_elaborazione_scrittura_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/xsim.dir/tb_Sistema_lettura_elaborazione_scrittura_behav/xsim.xdbg
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/xsim.dir/tb_Sistema_lettura_elaborazione_scrittura_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim/simulate.log"
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Sistema_lettura_elaborazione_scrittura'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Sistema_lettura_elaborazione_scrittura' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Sistema_lettura_elaborazione_scrittura_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/CONTATORE_MOD_N/CONTATORE_MOD_N.srcs/sources_1/new/CONTATORE_MOD_N.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_mod_n'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/MEMORIA_N_4/MEMORIA_N_4.srcs/sources_1/new/MEMORIA_N_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEMORIA_N_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/APPENDICE/ROM_N_8/ROM_N_8.srcs/sources_1/new/ROM_N_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_N_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/Sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sistema_lettura_elaborazione_scrittura'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sources_1/new/macchina_combinatoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'macchina_combinatoria'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.srcs/sim_1/new/tb_sistema_lettura_elaborazione_scrittura.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Sistema_lettura_elaborazione_scrittura'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Sistema_lettura_elaborazione_scrittura_behav xil_defaultlib.tb_Sistema_lettura_elaborazione_scrittura -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mod_n [cont_mod_n_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_N_8 [rom_n_8_default]
Compiling architecture behavioral of entity xil_defaultlib.macchina_combinatoria [macchina_combinatoria_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORIA_N_4 [memoria_n_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_lettura_elaborazione_scrittura [sistema_lettura_elaborazione_scr...]
Compiling architecture bench of entity xil_defaultlib.tb_sistema_lettura_elaborazione_...
Built simulation snapshot tb_Sistema_lettura_elaborazione_scrittura_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/corra/Desktop/Digital Sysetms Architecture Projects/Sistema_lettura_elaborazione_scrittura_PO_PC/Sistema_lettura_elaborazione_scrittura_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Sistema_lettura_elaborazione_scrittura_behav -key {Behavioral:sim_1:Functional:tb_Sistema_lettura_elaborazione_scrittura} -tclbatch {tb_Sistema_lettura_elaborazione_scrittura.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Sistema_lettura_elaborazione_scrittura.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Sistema_lettura_elaborazione_scrittura_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4385.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 00:47:03 2025...
