# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do mando_ppm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:06:48 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_ppm
# -- Compiling architecture arch of mando_ppm
# End time: 00:06:49 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 00:06:49 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package instance fixed_pkg
# -- Loading package fixed_float_types
# -- Loading package fixed_generic_pkg
# -- Loading package body fixed_generic_pkg
# -- Loading package instance float_pkg
# -- Loading package float_generic_pkg
# -- Loading package body float_generic_pkg
# -- Compiling entity tb_mando_ppm
# -- Compiling architecture test_bench of tb_mando_ppm
# End time: 00:06:49 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_ppm
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_ppm 
# Start time: 00:06:49 on Nov 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.fixed_float_types
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading work.tb_mando_ppm(test_bench)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
add wave -position insertpoint \
/tb_mando_ppm/width_pix 
add wave -position insertpoint \
/tb_mando_ppm/write_brot/x_coord 
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
run
run
run
run
run
run
run
do mando_ppm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:59 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_ppm
# -- Compiling architecture arch of mando_ppm
# End time: 09:21:59 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:21:59 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package instance fixed_pkg
# -- Loading package fixed_float_types
# -- Loading package fixed_generic_pkg
# -- Loading package body fixed_generic_pkg
# -- Loading package instance float_pkg
# -- Loading package float_generic_pkg
# -- Loading package body float_generic_pkg
# -- Compiling entity tb_mando_ppm
# -- Compiling architecture test_bench of tb_mando_ppm
# End time: 09:21:59 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_ppm
# End time: 09:22:00 on Nov 09,2023, Elapsed time: 9:15:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_ppm 
# Start time: 09:22:00 on Nov 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.fixed_float_types
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading work.tb_mando_ppm(test_bench)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
add wave -position end  /tb_mando_ppm/write_brot/iters_cnt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
do mando_ppm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:25:16 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_ppm
# -- Compiling architecture arch of mando_ppm
# End time: 09:25:16 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:25:16 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Compiling entity tb_mando_ppm
# -- Compiling architecture test_bench of tb_mando_ppm
# End time: 09:25:16 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_ppm
# End time: 09:25:17 on Nov 09,2023, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_ppm 
# Start time: 09:25:17 on Nov 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_float_types
# Loading floatfixlib.fixed_pkg(body)
# Loading floatfixlib.float_pkg(body)
# Loading work.tb_mando_ppm(test_bench)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
add wave -position end  /tb_mando_ppm/write_brot/iters_cnt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
do mando_ppm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:29 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_ppm
# -- Compiling architecture arch of mando_ppm
# End time: 09:29:29 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:29:29 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Compiling entity tb_mando_ppm
# -- Compiling architecture test_bench of tb_mando_ppm
# End time: 09:29:29 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_ppm
# End time: 09:29:30 on Nov 09,2023, Elapsed time: 0:04:13
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_ppm 
# Start time: 09:29:30 on Nov 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_float_types
# Loading floatfixlib.fixed_pkg(body)
# Loading floatfixlib.float_pkg(body)
# Loading work.tb_mando_ppm(test_bench)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
add wave -position end  /tb_mando_ppm/write_ppm_test/red
do mando_ppm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:30:31 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_ppm
# -- Compiling architecture arch of mando_ppm
# End time: 09:30:31 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:30:31 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Compiling entity tb_mando_ppm
# -- Compiling architecture test_bench of tb_mando_ppm
# End time: 09:30:31 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_ppm
# End time: 09:30:32 on Nov 09,2023, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_ppm 
# Start time: 09:30:32 on Nov 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_float_types
# Loading floatfixlib.fixed_pkg(body)
# Loading floatfixlib.float_pkg(body)
# Loading work.tb_mando_ppm(test_bench)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
add wave -position end  /tb_mando_ppm/write_ppm_test/red
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
do mando_ppm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:38:30 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Compiling entity mando_ppm
# -- Compiling architecture arch of mando_ppm
# End time: 09:38:30 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:38:30 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Compiling entity tb_mando_ppm
# -- Compiling architecture test_bench of tb_mando_ppm
# End time: 09:38:30 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_mando_ppm
# End time: 09:38:31 on Nov 09,2023, Elapsed time: 0:07:59
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_mando_ppm 
# Start time: 09:38:31 on Nov 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_float_types
# Loading floatfixlib.fixed_pkg(body)
# Loading floatfixlib.float_pkg(body)
# Loading work.tb_mando_ppm(test_bench)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
add wave -position end  /tb_mando_ppm/write_ppm_test/blu
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
run
run
add wave -position end  /tb_mando_ppm/write_ppm_test/out_line
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
add wave -position 4  /tb_mando_ppm/write_ppm_test/red
add wave -position 5  /tb_mando_ppm/write_ppm_test/grn
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# End time: 02:04:59 on Nov 10,2023, Elapsed time: 16:26:28
# Errors: 0, Warnings: 0
