// Seed: 2489224537
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output reg id_6,
    input logic id_7
);
  always @(id_7 && id_1 or posedge id_3) begin
    SystemTFIdentifier(id_4, id_4[1 : 1]);
    id_6 <= 1;
  end
  defparam id_8.id_9 = 1;
endmodule
