{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659383337877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659383337877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 21:48:57 2022 " "Processing started: Mon Aug 01 21:48:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659383337877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659383337877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Hack -c Ram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Hack -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659383337877 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a16 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a16\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339431 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a0 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a0\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339432 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a17 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a17\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339433 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a1 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a1\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 90 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339434 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a18 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a18\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339434 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a2 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a2\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339435 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a19 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a19\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339435 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a3 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a3\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339436 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a20 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a20\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339437 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a4 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a4\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339437 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a21 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a21\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339438 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a5 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a5\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339438 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a22 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a22\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339439 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a6 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a6\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339440 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a23 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a23\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339442 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a7 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a7\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339443 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a26 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a26\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339443 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a10 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a10\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339444 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a25 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a25\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339444 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a9 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a9\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339444 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a24 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a24\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339445 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a8 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a8\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339445 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a27 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a27\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339446 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a11 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a11\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339446 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a29 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a29\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339446 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a13 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a13\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 510 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339447 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a30 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a30\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339447 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a14 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a14\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339447 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a28 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a28\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1035 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339448 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a12 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a12\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339448 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a31 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a31\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1140 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339448 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a15 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a15\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659383339449 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659383339544 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659383339613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659383340277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 21:49:00 2022 " "Processing ended: Mon Aug 01 21:49:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659383340277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659383340277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659383340277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659383340277 ""}
