# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do test_module_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/probe/test_module {D:/probe/test_module/test_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:17 on Dec 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/probe/test_module" D:/probe/test_module/test_module.v 
# -- Compiling module test_module
# 
# Top level modules:
# 	test_module
# End time: 12:40:17 on Dec 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/probe/test_module/simulation/modelsim {D:/probe/test_module/simulation/modelsim/test_module.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:17 on Dec 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/probe/test_module/simulation/modelsim" D:/probe/test_module/simulation/modelsim/test_module.vt 
# -- Compiling module test_module_vlg_tst
# 
# Top level modules:
# 	test_module_vlg_tst
# End time: 12:40:17 on Dec 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test_module_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test_module_vlg_tst 
# Start time: 12:40:18 on Dec 14,2021
# Loading work.test_module_vlg_tst
# Loading work.test_module
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
# End time: 12:43:12 on Dec 14,2021, Elapsed time: 0:02:54
# Errors: 0, Warnings: 0
