

================================================================
== Vitis HLS Report for 'fir_n11_maxi_Pipeline_XFER_LOOP'
================================================================
* Date:           Sat Sep 30 01:36:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        axi_master_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     399|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    33|       0|     220|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|     463|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    33|     463|     756|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  33|  0| 220|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_282_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln28_1_fu_452_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_2_fu_458_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_3_fu_464_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_4_fu_470_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln28_5_fu_476_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_6_fu_482_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_7_fu_488_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_8_fu_494_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_9_fu_500_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln28_fu_446_p2         |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_277_p2        |      icmp|   0|  0|  19|          31|          31|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 399|         387|         357|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         14|    1|         14|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |n32XferCnt_fu_110        |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 137|         30|   39|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln28_9_reg_600       |  32|   0|   32|          0|
    |an32ShiftReg_0           |  32|   0|   32|          0|
    |an32ShiftReg_1           |  32|   0|   32|          0|
    |an32ShiftReg_2           |  32|   0|   32|          0|
    |an32ShiftReg_3           |  32|   0|   32|          0|
    |an32ShiftReg_4           |  32|   0|   32|          0|
    |an32ShiftReg_5           |  32|   0|   32|          0|
    |an32ShiftReg_6           |  32|   0|   32|          0|
    |an32ShiftReg_7           |  32|   0|   32|          0|
    |an32ShiftReg_8           |  32|   0|   32|          0|
    |an32ShiftReg_9           |  32|   0|   32|          0|
    |ap_CS_fsm                |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |n32Temp_reg_594          |  32|   0|   32|          0|
    |n32XferCnt_fu_110        |  31|   0|   31|          0|
    |p_cast_reg_513           |  31|   0|   32|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 463|   0|  464|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|sext_ln30_1          |   in|   62|     ap_none|                      sext_ln30_1|        scalar|
|sext_ln18_1          |   in|   62|     ap_none|                      sext_ln18_1|        scalar|
|lshr_ln16_cast       |   in|   31|     ap_none|                   lshr_ln16_cast|        scalar|
|pn32HPInput          |   in|   64|     ap_none|                      pn32HPInput|        scalar|
|empty                |   in|   31|     ap_none|                            empty|        scalar|
|an32Coef_load        |   in|   32|     ap_none|                    an32Coef_load|        scalar|
|an32Coef_load_1      |   in|   32|     ap_none|                  an32Coef_load_1|        scalar|
|an32Coef_load_2      |   in|   32|     ap_none|                  an32Coef_load_2|        scalar|
|an32Coef_load_3      |   in|   32|     ap_none|                  an32Coef_load_3|        scalar|
|an32Coef_load_4      |   in|   32|     ap_none|                  an32Coef_load_4|        scalar|
|an32Coef_load_5      |   in|   32|     ap_none|                  an32Coef_load_5|        scalar|
|an32Coef_load_6      |   in|   32|     ap_none|                  an32Coef_load_6|        scalar|
|an32Coef_load_7      |   in|   32|     ap_none|                  an32Coef_load_7|        scalar|
|an32Coef_load_8      |   in|   32|     ap_none|                  an32Coef_load_8|        scalar|
|an32Coef_load_9      |   in|   32|     ap_none|                  an32Coef_load_9|        scalar|
|an32Coef_load_10     |   in|   32|     ap_none|                 an32Coef_load_10|        scalar|
|pn32HPOutput         |   in|   64|     ap_none|                     pn32HPOutput|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 12 9 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n32XferCnt = alloca i32 1"   --->   Operation 17 'alloca' 'n32XferCnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln18_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln18_1"   --->   Operation 19 'read' 'sext_ln18_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp"   --->   Operation 20 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln18_1_cast = sext i62 %sext_ln18_1_read"   --->   Operation 21 'sext' 'sext_ln18_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18_1_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 22 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 23 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %n32XferCnt"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 25 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 26 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 26 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 27 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 28 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 28 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 29 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 29 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%pn32HPOutput19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPOutput"   --->   Operation 30 'read' 'pn32HPOutput19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%an32Coef_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_10"   --->   Operation 31 'read' 'an32Coef_load_10_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%an32Coef_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_9"   --->   Operation 32 'read' 'an32Coef_load_9_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%an32Coef_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_8"   --->   Operation 33 'read' 'an32Coef_load_8_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%an32Coef_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_7"   --->   Operation 34 'read' 'an32Coef_load_7_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%an32Coef_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_6"   --->   Operation 35 'read' 'an32Coef_load_6_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%an32Coef_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_5"   --->   Operation 36 'read' 'an32Coef_load_5_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%an32Coef_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_4"   --->   Operation 37 'read' 'an32Coef_load_4_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%an32Coef_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_3"   --->   Operation 38 'read' 'an32Coef_load_3_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%an32Coef_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_2"   --->   Operation 39 'read' 'an32Coef_load_2_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%an32Coef_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_1"   --->   Operation 40 'read' 'an32Coef_load_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%an32Coef_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load"   --->   Operation 41 'read' 'an32Coef_load_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%pn32HPInput7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPInput"   --->   Operation 42 'read' 'pn32HPInput7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln16_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %lshr_ln16_cast"   --->   Operation 43 'read' 'lshr_ln16_cast_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln30_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30_1"   --->   Operation 44 'read' 'sext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln30_1_cast = sext i62 %sext_ln30_1_read"   --->   Operation 45 'sext' 'sext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 600, void @empty_1, void @empty, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 47 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln30_1_cast" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 48 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (7.30ns)   --->   "%p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 %p_cast" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 49 'writereq' 'p_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %SHIFT_ACC_LOOP"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.43>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%n32XferCnt_1 = load i31 %n32XferCnt" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 51 'load' 'n32XferCnt_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.99ns)   --->   "%icmp_ln16 = icmp_eq  i31 %n32XferCnt_1, i31 %lshr_ln16_cast_read" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 54 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%add_ln16 = add i31 %n32XferCnt_1, i31 1" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 55 'add' 'add_ln16' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %SHIFT_ACC_LOOP.split, void %for.end17.loopexit.exitStub" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 56 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln16 = store i31 %add_ln16, i31 %n32XferCnt" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 57 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 58 [1/1] (7.30ns)   --->   "%n32Temp = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 58 'read' 'n32Temp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.89>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32 %an32ShiftReg_9" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 59 'load' 'an32ShiftReg_9_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (3.42ns)   --->   "%mul_ln28 = mul i32 %an32Coef_load_read, i32 %an32ShiftReg_9_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 60 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32 %an32ShiftReg_8" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 61 'load' 'an32ShiftReg_8_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 62 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (3.42ns)   --->   "%mul_ln28_1 = mul i32 %an32Coef_load_1_read, i32 %an32ShiftReg_8_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 63 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32 %an32ShiftReg_7" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 64 'load' 'an32ShiftReg_7_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 65 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (3.42ns)   --->   "%mul_ln28_2 = mul i32 %an32Coef_load_2_read, i32 %an32ShiftReg_7_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 66 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32 %an32ShiftReg_6" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 67 'load' 'an32ShiftReg_6_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 68 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (3.42ns)   --->   "%mul_ln28_3 = mul i32 %an32Coef_load_3_read, i32 %an32ShiftReg_6_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 69 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32 %an32ShiftReg_5" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 70 'load' 'an32ShiftReg_5_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 71 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (3.42ns)   --->   "%mul_ln28_4 = mul i32 %an32Coef_load_4_read, i32 %an32ShiftReg_5_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 72 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32 %an32ShiftReg_4" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 73 'load' 'an32ShiftReg_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 74 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (3.42ns)   --->   "%mul_ln28_5 = mul i32 %an32Coef_load_5_read, i32 %an32ShiftReg_4_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 75 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32 %an32ShiftReg_3" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 76 'load' 'an32ShiftReg_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 77 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (3.42ns)   --->   "%mul_ln28_6 = mul i32 %an32Coef_load_6_read, i32 %an32ShiftReg_3_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 78 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32 %an32ShiftReg_2" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 79 'load' 'an32ShiftReg_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 80 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (3.42ns)   --->   "%mul_ln28_7 = mul i32 %an32Coef_load_7_read, i32 %an32ShiftReg_2_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 81 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32 %an32ShiftReg_1" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 82 'load' 'an32ShiftReg_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 83 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (3.42ns)   --->   "%mul_ln28_8 = mul i32 %an32Coef_load_8_read, i32 %an32ShiftReg_1_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 84 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32 %an32ShiftReg_0" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 85 'load' 'an32ShiftReg_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1" [hls_FIRN11MAXI/FIR.cpp:25]   --->   Operation 86 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (3.42ns)   --->   "%mul_ln28_9 = mul i32 %an32Coef_load_9_read, i32 %an32ShiftReg_0_load" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 87 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %n32Temp, i32 %an32ShiftReg_0" [hls_FIRN11MAXI/FIR.cpp:22]   --->   Operation 88 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (3.42ns)   --->   "%mul_ln28_10 = mul i32 %an32Coef_load_10_read, i32 %n32Temp" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 89 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln28 = add i32 %mul_ln28_1, i32 %mul_ln28" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 90 'add' 'add_ln28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_1 = add i32 %mul_ln28_3, i32 %mul_ln28_4" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 91 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 92 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln28_2 = add i32 %add_ln28_1, i32 %mul_ln28_2" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 92 'add' 'add_ln28_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_3 = add i32 %add_ln28_2, i32 %add_ln28" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 93 'add' 'add_ln28_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 94 [1/1] (1.01ns)   --->   "%add_ln28_4 = add i32 %mul_ln28_6, i32 %mul_ln28_7" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 94 'add' 'add_ln28_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_5 = add i32 %add_ln28_4, i32 %mul_ln28_5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 95 'add' 'add_ln28_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i32 %mul_ln28_9, i32 %mul_ln28_10" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 96 'add' 'add_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 97 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i32 %add_ln28_6, i32 %mul_ln28_8" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 97 'add' 'add_ln28_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 98 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln28_8 = add i32 %add_ln28_7, i32 %add_ln28_5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 98 'add' 'add_ln28_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 99 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add i32 %add_ln28_8, i32 %add_ln28_3" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 99 'add' 'add_ln28_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hls_FIRN11MAXI/FIR.cpp:12]   --->   Operation 100 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (7.30ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_1, i32 %add_ln28_9, i4 15" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 101 'write' 'write_ln30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln16 = br void %SHIFT_ACC_LOOP" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 102 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 7.30>
ST_12 : Operation 103 [5/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 103 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 9> <Delay = 7.30>
ST_13 : Operation 104 [4/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 104 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 10> <Delay = 7.30>
ST_14 : Operation 105 [3/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 105 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 106 [2/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 106 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 107 [1/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 107 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln18_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lshr_ln16_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pn32HPInput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef_load_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pn32HPOutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n32XferCnt            (alloca       ) [ 01111111111100000]
tmp                   (read         ) [ 00000000000000000]
sext_ln18_1_read      (read         ) [ 00000000000000000]
p_cast                (zext         ) [ 00111111000000000]
sext_ln18_1_cast      (sext         ) [ 00000000000000000]
gmem_addr             (getelementptr) [ 00111111111100000]
store_ln0             (store        ) [ 00000000000000000]
pn32HPOutput19        (read         ) [ 00000000000000000]
an32Coef_load_10_read (read         ) [ 00000000111100000]
an32Coef_load_9_read  (read         ) [ 00000000111100000]
an32Coef_load_8_read  (read         ) [ 00000000111100000]
an32Coef_load_7_read  (read         ) [ 00000000111100000]
an32Coef_load_6_read  (read         ) [ 00000000111100000]
an32Coef_load_5_read  (read         ) [ 00000000111100000]
an32Coef_load_4_read  (read         ) [ 00000000111100000]
an32Coef_load_3_read  (read         ) [ 00000000111100000]
an32Coef_load_2_read  (read         ) [ 00000000111100000]
an32Coef_load_1_read  (read         ) [ 00000000111100000]
an32Coef_load_read    (read         ) [ 00000000111100000]
pn32HPInput7          (read         ) [ 00000000000000000]
lshr_ln16_cast_read   (read         ) [ 00000000111100000]
sext_ln30_1_read      (read         ) [ 00000000000000000]
sext_ln30_1_cast      (sext         ) [ 00000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000]
p_rd_req              (readreq      ) [ 00000000000000000]
gmem_addr_1           (getelementptr) [ 00000000111111111]
p_wr_req              (writereq     ) [ 00000000000000000]
br_ln0                (br           ) [ 00000000000000000]
n32XferCnt_1          (load         ) [ 00000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000]
specpipeline_ln0      (specpipeline ) [ 00000000000000000]
icmp_ln16             (icmp         ) [ 00000000111100000]
add_ln16              (add          ) [ 00000000000000000]
br_ln16               (br           ) [ 00000000000000000]
store_ln16            (store        ) [ 00000000000000000]
n32Temp               (read         ) [ 00000000101000000]
an32ShiftReg_9_load   (load         ) [ 00000000000000000]
mul_ln28              (mul          ) [ 00000000000000000]
an32ShiftReg_8_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_1            (mul          ) [ 00000000000000000]
an32ShiftReg_7_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_2            (mul          ) [ 00000000000000000]
an32ShiftReg_6_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_3            (mul          ) [ 00000000000000000]
an32ShiftReg_5_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_4            (mul          ) [ 00000000000000000]
an32ShiftReg_4_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_5            (mul          ) [ 00000000000000000]
an32ShiftReg_3_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_6            (mul          ) [ 00000000000000000]
an32ShiftReg_2_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_7            (mul          ) [ 00000000000000000]
an32ShiftReg_1_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_8            (mul          ) [ 00000000000000000]
an32ShiftReg_0_load   (load         ) [ 00000000000000000]
store_ln25            (store        ) [ 00000000000000000]
mul_ln28_9            (mul          ) [ 00000000000000000]
store_ln22            (store        ) [ 00000000000000000]
mul_ln28_10           (mul          ) [ 00000000000000000]
add_ln28              (add          ) [ 00000000000000000]
add_ln28_1            (add          ) [ 00000000000000000]
add_ln28_2            (add          ) [ 00000000000000000]
add_ln28_3            (add          ) [ 00000000000000000]
add_ln28_4            (add          ) [ 00000000000000000]
add_ln28_5            (add          ) [ 00000000000000000]
add_ln28_6            (add          ) [ 00000000000000000]
add_ln28_7            (add          ) [ 00000000000000000]
add_ln28_8            (add          ) [ 00000000000000000]
add_ln28_9            (add          ) [ 00000000100100000]
specloopname_ln12     (specloopname ) [ 00000000000000000]
write_ln30            (write        ) [ 00000000000000000]
br_ln16               (br           ) [ 00000000000000000]
p_wr_resp             (writeresp    ) [ 00000000000000000]
ret_ln0               (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln30_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln18_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lshr_ln16_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lshr_ln16_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pn32HPInput">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPInput"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="an32Coef_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="an32Coef_load_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="an32Coef_load_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="an32Coef_load_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="an32Coef_load_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="an32Coef_load_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="an32Coef_load_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="an32Coef_load_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="an32Coef_load_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="an32Coef_load_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="an32Coef_load_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef_load_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pn32HPOutput">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPOutput"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="n32XferCnt_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n32XferCnt/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln18_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="0" index="1" bw="62" slack="0"/>
<pin id="123" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln18_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pn32HPOutput19_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPOutput19/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="an32Coef_load_10_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_10_read/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="an32Coef_load_9_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_9_read/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="an32Coef_load_8_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_8_read/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="an32Coef_load_7_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_7_read/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="an32Coef_load_6_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_6_read/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="an32Coef_load_5_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_5_read/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="an32Coef_load_4_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_4_read/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="an32Coef_load_3_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_3_read/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="an32Coef_load_2_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_2_read/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="an32Coef_load_1_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_1_read/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="an32Coef_load_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="an32Coef_load_read/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="pn32HPInput7_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPInput7/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lshr_ln16_cast_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lshr_ln16_cast_read/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln30_1_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="62" slack="0"/>
<pin id="218" dir="0" index="1" bw="62" slack="0"/>
<pin id="219" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln30_1_read/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_writeresp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="31" slack="6"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_wr_req/7 p_wr_resp/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="n32Temp_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="8"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n32Temp/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln30_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="4"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="1" slack="0"/>
<pin id="238" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln18_1_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="62" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="gmem_addr_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="31" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln30_1_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="62" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1_cast/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="gmem_addr_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="n32XferCnt_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="7"/>
<pin id="276" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n32XferCnt_1/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="0" index="1" bw="31" slack="1"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln16_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln16_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="0" index="1" bw="31" slack="7"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="an32ShiftReg_9_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_9_load/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="mul_ln28_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="3"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/10 "/>
</bind>
</comp>

<comp id="302" class="1004" name="an32ShiftReg_8_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_8_load/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln25_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mul_ln28_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="3"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="an32ShiftReg_7_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_7_load/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln25_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mul_ln28_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="3"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="an32ShiftReg_6_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_6_load/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln25_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mul_ln28_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="3"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="an32ShiftReg_5_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_5_load/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln25_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mul_ln28_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="3"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="an32ShiftReg_4_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_4_load/10 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln25_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_ln28_5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="3"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="an32ShiftReg_3_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_3_load/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln25_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="mul_ln28_6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="3"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="an32ShiftReg_2_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_2_load/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln25_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mul_ln28_7_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="3"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="an32ShiftReg_1_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_1_load/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln25_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="mul_ln28_8_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="an32ShiftReg_0_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_0_load/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln25_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/10 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mul_ln28_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln22_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mul_ln28_10_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="3"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/10 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln28_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln28_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln28_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln28_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/10 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln28_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln28_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln28_6_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln28_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln28_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln28_9_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/10 "/>
</bind>
</comp>

<comp id="506" class="1005" name="n32XferCnt_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="31" slack="0"/>
<pin id="508" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n32XferCnt "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="519" class="1005" name="gmem_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="an32Coef_load_10_read_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="3"/>
<pin id="527" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_10_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="an32Coef_load_9_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="3"/>
<pin id="532" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_9_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="an32Coef_load_8_read_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="3"/>
<pin id="537" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_8_read "/>
</bind>
</comp>

<comp id="540" class="1005" name="an32Coef_load_7_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="3"/>
<pin id="542" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_7_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="an32Coef_load_6_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="3"/>
<pin id="547" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_6_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="an32Coef_load_5_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="3"/>
<pin id="552" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_5_read "/>
</bind>
</comp>

<comp id="555" class="1005" name="an32Coef_load_4_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="3"/>
<pin id="557" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_4_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="an32Coef_load_3_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="3"/>
<pin id="562" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_3_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="an32Coef_load_2_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="3"/>
<pin id="567" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_2_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="an32Coef_load_1_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="3"/>
<pin id="572" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_1_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="an32Coef_load_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="3"/>
<pin id="577" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="lshr_ln16_cast_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="31" slack="1"/>
<pin id="582" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln16_cast_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="gmem_addr_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="2"/>
<pin id="587" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="n32Temp_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n32Temp "/>
</bind>
</comp>

<comp id="600" class="1005" name="add_ln28_9_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="98" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="106" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="241"><net_src comp="108" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="245"><net_src comp="114" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="250"><net_src comp="120" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="216" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="274" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="96" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="302" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="332" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="347" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="362" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="377" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="50" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="392" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="407" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="422" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="450"><net_src comp="312" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="297" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="342" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="357" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="327" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="446" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="387" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="402" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="372" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="432" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="442" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="417" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="476" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="464" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="110" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="516"><net_src comp="242" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="522"><net_src comp="251" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="528"><net_src comp="138" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="533"><net_src comp="144" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="538"><net_src comp="150" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="543"><net_src comp="156" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="548"><net_src comp="162" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="553"><net_src comp="168" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="558"><net_src comp="174" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="563"><net_src comp="180" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="568"><net_src comp="186" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="573"><net_src comp="192" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="578"><net_src comp="198" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="583"><net_src comp="210" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="588"><net_src comp="267" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="597"><net_src comp="228" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="603"><net_src comp="500" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="233" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {7 11 12 13 14 15 16 }
	Port: an32ShiftReg_9 | {10 }
	Port: an32ShiftReg_8 | {10 }
	Port: an32ShiftReg_7 | {10 }
	Port: an32ShiftReg_6 | {10 }
	Port: an32ShiftReg_5 | {10 }
	Port: an32ShiftReg_4 | {10 }
	Port: an32ShiftReg_3 | {10 }
	Port: an32ShiftReg_2 | {10 }
	Port: an32ShiftReg_1 | {10 }
	Port: an32ShiftReg_0 | {10 }
 - Input state : 
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : gmem | {1 2 3 4 5 6 7 9 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : sext_ln30_1 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : sext_ln18_1 | {1 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : lshr_ln16_cast | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : pn32HPInput | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : empty | {1 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_1 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_2 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_3 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_4 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_5 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_6 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_7 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_8 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_9 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32Coef_load_10 | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : pn32HPOutput | {7 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_9 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_8 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_7 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_6 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_5 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_4 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_3 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_2 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_1 | {10 }
	Port: fir_n11_maxi_Pipeline_XFER_LOOP : an32ShiftReg_0 | {10 }
  - Chain level:
	State 1
		gmem_addr : 1
		p_rd_req : 2
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		gmem_addr_1 : 1
		p_wr_req : 2
	State 8
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		store_ln16 : 2
	State 9
	State 10
		mul_ln28 : 1
		store_ln25 : 1
		mul_ln28_1 : 1
		store_ln25 : 1
		mul_ln28_2 : 1
		store_ln25 : 1
		mul_ln28_3 : 1
		store_ln25 : 1
		mul_ln28_4 : 1
		store_ln25 : 1
		mul_ln28_5 : 1
		store_ln25 : 1
		mul_ln28_6 : 1
		store_ln25 : 1
		mul_ln28_7 : 1
		store_ln25 : 1
		mul_ln28_8 : 1
		store_ln25 : 1
		mul_ln28_9 : 1
		add_ln28 : 2
		add_ln28_1 : 2
		add_ln28_2 : 3
		add_ln28_3 : 4
		add_ln28_4 : 2
		add_ln28_5 : 3
		add_ln28_6 : 2
		add_ln28_7 : 3
		add_ln28_8 : 4
		add_ln28_9 : 5
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln16_fu_282          |    0    |    0    |    38   |
|          |          add_ln28_fu_446          |    0    |    0    |    39   |
|          |         add_ln28_1_fu_452         |    0    |    0    |    32   |
|          |         add_ln28_2_fu_458         |    0    |    0    |    32   |
|          |         add_ln28_3_fu_464         |    0    |    0    |    32   |
|    add   |         add_ln28_4_fu_470         |    0    |    0    |    39   |
|          |         add_ln28_5_fu_476         |    0    |    0    |    32   |
|          |         add_ln28_6_fu_482         |    0    |    0    |    32   |
|          |         add_ln28_7_fu_488         |    0    |    0    |    32   |
|          |         add_ln28_8_fu_494         |    0    |    0    |    32   |
|          |         add_ln28_9_fu_500         |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |          mul_ln28_fu_297          |    3    |    0    |    20   |
|          |         mul_ln28_1_fu_312         |    3    |    0    |    20   |
|          |         mul_ln28_2_fu_327         |    3    |    0    |    20   |
|          |         mul_ln28_3_fu_342         |    3    |    0    |    20   |
|          |         mul_ln28_4_fu_357         |    3    |    0    |    20   |
|    mul   |         mul_ln28_5_fu_372         |    3    |    0    |    20   |
|          |         mul_ln28_6_fu_387         |    3    |    0    |    20   |
|          |         mul_ln28_7_fu_402         |    3    |    0    |    20   |
|          |         mul_ln28_8_fu_417         |    3    |    0    |    20   |
|          |         mul_ln28_9_fu_432         |    3    |    0    |    20   |
|          |         mul_ln28_10_fu_442        |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln16_fu_277         |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|          |          tmp_read_fu_114          |    0    |    0    |    0    |
|          |    sext_ln18_1_read_read_fu_120   |    0    |    0    |    0    |
|          |     pn32HPOutput19_read_fu_132    |    0    |    0    |    0    |
|          | an32Coef_load_10_read_read_fu_138 |    0    |    0    |    0    |
|          |  an32Coef_load_9_read_read_fu_144 |    0    |    0    |    0    |
|          |  an32Coef_load_8_read_read_fu_150 |    0    |    0    |    0    |
|          |  an32Coef_load_7_read_read_fu_156 |    0    |    0    |    0    |
|          |  an32Coef_load_6_read_read_fu_162 |    0    |    0    |    0    |
|   read   |  an32Coef_load_5_read_read_fu_168 |    0    |    0    |    0    |
|          |  an32Coef_load_4_read_read_fu_174 |    0    |    0    |    0    |
|          |  an32Coef_load_3_read_read_fu_180 |    0    |    0    |    0    |
|          |  an32Coef_load_2_read_read_fu_186 |    0    |    0    |    0    |
|          |  an32Coef_load_1_read_read_fu_192 |    0    |    0    |    0    |
|          |   an32Coef_load_read_read_fu_198  |    0    |    0    |    0    |
|          |      pn32HPInput7_read_fu_204     |    0    |    0    |    0    |
|          |  lshr_ln16_cast_read_read_fu_210  |    0    |    0    |    0    |
|          |    sext_ln30_1_read_read_fu_216   |    0    |    0    |    0    |
|          |        n32Temp_read_fu_228        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_126        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_222       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln30_write_fu_233      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |           p_cast_fu_242           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |      sext_ln18_1_cast_fu_247      |    0    |    0    |    0    |
|          |      sext_ln30_1_cast_fu_263      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    33   |    0    |   611   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln28_9_reg_600     |   32   |
|an32Coef_load_10_read_reg_525|   32   |
| an32Coef_load_1_read_reg_570|   32   |
| an32Coef_load_2_read_reg_565|   32   |
| an32Coef_load_3_read_reg_560|   32   |
| an32Coef_load_4_read_reg_555|   32   |
| an32Coef_load_5_read_reg_550|   32   |
| an32Coef_load_6_read_reg_545|   32   |
| an32Coef_load_7_read_reg_540|   32   |
| an32Coef_load_8_read_reg_535|   32   |
| an32Coef_load_9_read_reg_530|   32   |
|  an32Coef_load_read_reg_575 |   32   |
|     gmem_addr_1_reg_585     |   32   |
|      gmem_addr_reg_519      |   32   |
| lshr_ln16_cast_read_reg_580 |   31   |
|       n32Temp_reg_594       |   32   |
|      n32XferCnt_reg_506     |   31   |
|        p_cast_reg_513       |   32   |
+-----------------------------+--------+
|            Total            |   574  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_126  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_126  |  p2  |   2  |  31  |   62   ||    9    |
| grp_writeresp_fu_222 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_222 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   192  ||  1.708  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |   611  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   574  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    1   |   574  |   638  |
+-----------+--------+--------+--------+--------+
