set_max_delay 10 -rise_from clk1 -fall_through pin2 -to pin1 -rise_to port2 -ignore_clock_latency -probe -reset_path
