// Generated by CIRCT 42e53322a
module led(	// /tmp/tmp.1rDEfdoTwY/36055_learn-verilog_led_led.cleaned.mlir:2:3
  input        k1,	// /tmp/tmp.1rDEfdoTwY/36055_learn-verilog_led_led.cleaned.mlir:2:21
               k2,	// /tmp/tmp.1rDEfdoTwY/36055_learn-verilog_led_led.cleaned.mlir:2:34
               k3,	// /tmp/tmp.1rDEfdoTwY/36055_learn-verilog_led_led.cleaned.mlir:2:47
               k4,	// /tmp/tmp.1rDEfdoTwY/36055_learn-verilog_led_led.cleaned.mlir:2:60
  output [3:0] leds	// /tmp/tmp.1rDEfdoTwY/36055_learn-verilog_led_led.cleaned.mlir:2:74
);

  assign leds = {~k4, ~k3, k2, k1};	// /tmp/tmp.1rDEfdoTwY/36055_learn-verilog_led_led.cleaned.mlir:4:10, :5:10, :6:10, :7:5
endmodule

