$date
	Wed Jun 21 15:44:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! val [3:0] $end
$var reg 1 " clk $end
$var reg 1 # nrst $end
$scope module u0 $end
$var wire 1 " clk $end
$var wire 1 # nrst $end
$var reg 4 $ val [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#10
1"
#15
b0 !
b0 $
0#
#20
0"
#25
1#
#30
b1 !
b1 $
1"
#40
0"
#50
b10 !
b10 $
1"
#60
0"
#70
b11 !
b11 $
1"
#80
0"
#90
b100 !
b100 $
1"
#100
0"
