{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-313,-564",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 6 -x 1840 -y 580 -defaultsOSRD -right
preplace port qsfp1_rx -pg 1 -lvl 6 -x 1840 -y 600 -defaultsOSRD -right
preplace port qsfp1_tx -pg 1 -lvl 6 -x 1840 -y 500 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 6 -x 1840 -y 540 -defaultsOSRD -right
preplace port qsfp0_tx -pg 1 -lvl 6 -x 1840 -y 560 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 6 -x 1840 -y 520 -defaultsOSRD -right
preplace port GPIO_LED -pg 1 -lvl 6 -x 1840 -y 60 -defaultsOSRD
preplace port port-id_led_heartbeat -pg 1 -lvl 6 -x 1840 -y 200 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port port-id_pb_req -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_channel_up_1 -pg 1 -lvl 6 -x 1840 -y 640 -defaultsOSRD
preplace port port-id_channel_up_0 -pg 1 -lvl 6 -x 1840 -y 620 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 150 -y 380 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst system_reset -pg 1 -lvl 2 -x 470 -y 850 -swap {0 1 2 3 4 6 7 9 8 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst blinker -pg 1 -lvl 5 -x 1660 -y 200 -swap {1 0 2} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinDir RESETN left -pinY RESETN 0L -pinDir LED right -pinY LED 0R
preplace inst qsfp_data -pg 1 -lvl 5 -x 1660 -y 500 -swap {0 1 2 3 10 5 6 13 8 9 7 11 12 16 14 15 4 17 18 19 20 21 22 23 24 25 26 27 28 30 29 31} -defaultsOSRD -pinDir AXI_STREAM_TX left -pinY AXI_STREAM_TX 0L -pinDir qsfp0_clk right -pinY qsfp0_clk 40R -pinDir qsfp0_tx right -pinY qsfp0_tx 60R -pinDir qsfp0_rx right -pinY qsfp0_rx 20R -pinDir qsfp1_clk right -pinY qsfp1_clk 80R -pinDir qsfp1_tx right -pinY qsfp1_tx 0R -pinDir qsfp1_rx right -pinY qsfp1_rx 100R -pinDir AXI_STREAM_RX left -pinY AXI_STREAM_RX 20L -pinDir channel_up_0 right -pinY channel_up_0 120R -pinDir init_clk left -pinY init_clk 60L -pinDir axi_stream_clk left -pinY axi_stream_clk 80L -pinDir reset_in left -pinY reset_in 430L -pinBusDir axi_stream_resetn left -pinBusY axi_stream_resetn 260L -pinDir channel_up_1 right -pinY channel_up_1 140R
preplace inst request_button -pg 1 -lvl 2 -x 470 -y 440 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst request_fifo -pg 1 -lvl 4 -x 1240 -y 420 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk left -pinY m_axis_aclk 60L
preplace inst ila_100mhz -pg 1 -lvl 3 -x 870 -y 100 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L
preplace inst consumer -pg 1 -lvl 2 -x 470 -y 580 -swap {0 1 2 3 4 5 6 7 11 9 10 12 8} -defaultsOSRD -pinDir AXIS_STREAM_RX right -pinY AXIS_STREAM_RX 0R -pinDir M_AXI_PROXY right -pinY M_AXI_PROXY 60R -pinDir stream_clk right -pinY stream_clk 160R -pinDir row_complete_clk left -pinY row_complete_clk 0L -pinDir row_complete right -pinY row_complete 100R -pinDir stream_aresetn right -pinY stream_aresetn 180R -pinBusDir throughput1 right -pinBusY throughput1 80R
preplace inst ila_402_mhz -pg 1 -lvl 5 -x 1660 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 11 12 10} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 20L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L -pinBusDir probe0 left -pinBusY probe0 40L
preplace inst axi_gpio_leds -pg 1 -lvl 5 -x 1660 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst system_interconnect -pg 1 -lvl 4 -x 1240 -y 60 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 60} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 200L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 180L -pinDir aclk left -pinY aclk 240L -pinDir aresetn left -pinY aresetn 220L
preplace inst axi_request_proxy -pg 1 -lvl 3 -x 870 -y 640 -defaultsOSRD -pinDir AXIS left -pinY AXIS 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst request_generator -pg 1 -lvl 3 -x 870 -y 240 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 28 27 26} -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 180R -pinDir S_AXI right -pinY S_AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 240L -pinDir ROW_COMPLETE left -pinY ROW_COMPLETE 220L -pinDir BUTTON left -pinY BUTTON 200L
preplace netloc PIN_0_1 1 0 2 NJ 460 NJ
preplace netloc binker_0_LED 1 5 1 NJ 200
preplace netloc ext_reset_in_0_1 1 0 2 NJ 870 NJ
preplace netloc qsfp_data_channel_up_0 1 5 1 NJ 620
preplace netloc qsfp_data_channel_up_1 1 5 1 NJ 640
preplace netloc qsfp_data_sys_resetn_out 1 2 3 NJ 760 NJ 760 1480
preplace netloc qsfp_data_user_clk_out 1 2 3 NJ 740 1080 600 1440
preplace netloc request_button_Q 1 2 1 N 440
preplace netloc row_complete_cdc_dest_pulse 1 2 1 660 120n
preplace netloc system_clock_IBUF_OUT 1 1 4 280 380 700 560 1100 560 1400
preplace netloc system_reset_peripheral_aresetn 1 2 3 720 540 1060 540 1380
preplace netloc system_reset_peripheral_reset 1 2 3 NJ 930 NJ 930 N
preplace netloc consumer_throughput1 1 2 3 680 180 1040J 360 NJ
preplace netloc AXIS1_1 1 2 3 NJ 580 NJ 580 1420
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 380
preplace netloc GT_DIFF_REFCLK1_0_1 1 5 1 NJ 540
preplace netloc GT_SERIAL_RX_0_1 1 5 1 NJ 520
preplace netloc aurora_core_GT_SERIAL_TX 1 5 1 NJ 560
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ 60
preplace netloc axi_request_proxy_M_AXI 1 3 1 1020 260n
preplace netloc axis_data_fifo_0_M_AXIS 1 4 1 1460 320n
preplace netloc consumer_M_AXIS 1 2 1 N 640
preplace netloc qsfp1_clk_1 1 5 1 NJ 580
preplace netloc qsfp1_rx_1 1 5 1 NJ 600
preplace netloc qsfp_data_qsfp1_tx 1 5 1 NJ 500
preplace netloc request_generator_AXIS_TX 1 3 1 N 420
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 60
preplace netloc system_interconnect_M01_AXI 1 3 1 N 240
levelinfo -pg 1 0 150 470 870 1240 1660 1840
pagesize -pg 1 -db -bbox -sgen -140 0 1990 990
",
   "No Loops_ScaleFactor":"0.654571",
   "No Loops_TopLeft":"-134,-78",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 320 -y -220 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 2 10 -130 610
levelinfo -pg 1 -10 320 650
pagesize -pg 1 -db -bbox -sgen -10 -310 650 180
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"8"
}
