Analysis & Synthesis report for ex25
Tue Dec 12 11:45:24 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Top-level Entity: |T8052_Toplevel
 13. Source assignments for T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1
 14. Source assignments for T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 15. Source assignments for T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated
 16. Source assignments for T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated
 17. Source assignments for T8052:u0|T51_UART:uart
 18. Source assignments for T8052:u0|PS2Keyboard:\PS2:PS2Kbd
 19. Source assignments for T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated
 20. Source assignments for T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated
 21. Source assignments for Graphiccard:\use_cg:GC
 22. Source assignments for Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated
 23. Source assignments for Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated
 24. Source assignments for sld_hub:sld_hub_inst
 25. Source assignments for sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine
 26. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 27. Source assignments for T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0|altsyncram_hhi1:auto_generated
 28. Source assignments for T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|altsyncram:fifo_rtl_1|altsyncram_hhi1:auto_generated
 29. Parameter Settings for User Entity Instance: Top-level Entity: |T8052_Toplevel
 30. Parameter Settings for User Entity Instance: altpll0:\use_dll:dll|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: T8052:u0
 32. Parameter Settings for User Entity Instance: T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2
 34. Parameter Settings for User Entity Instance: T8052:u0|T51:core51
 35. Parameter Settings for User Entity Instance: T8052:u0|T51:core51|T51_ALU:alu
 36. Parameter Settings for User Entity Instance: T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram
 37. Parameter Settings for User Entity Instance: T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component
 38. Parameter Settings for User Entity Instance: T8052:u0|T51_Glue:glue51
 39. Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp0
 40. Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp1
 41. Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp2
 42. Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp3
 43. Parameter Settings for User Entity Instance: T8052:u0|T51_TC01:tc01
 44. Parameter Settings for User Entity Instance: T8052:u0|T51_TC2:tc2
 45. Parameter Settings for User Entity Instance: T8052:u0|T51_UART:uart
 46. Parameter Settings for User Entity Instance: T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1
 47. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1
 48. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1
 49. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen
 50. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg
 51. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl
 52. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1
 53. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_0
 54. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1
 55. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2
 56. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0
 57. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGT_0
 58. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR1_0
 59. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR2_0
 60. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_0
 61. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1
 62. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_2
 63. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_3
 64. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_0
 65. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2
 66. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
 67. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:CTRLMODER_0
 68. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_0
 69. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_1
 70. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND0
 71. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1
 72. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND2
 73. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_0
 74. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_1
 75. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_0
 76. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_1
 77. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA
 78. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
 79. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
 80. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
 81. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
 82. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
 83. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
 84. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_0
 85. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_1
 86. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_2
 87. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_3
 88. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_0
 89. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_1
 90. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_2
 91. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_3
 92. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_0
 93. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_1
 94. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_2
 95. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1
 96. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1
 97. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1
 98. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1
 99. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1
100. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1
101. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc
102. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_random:random1
103. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1
104. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1
105. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1
106. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1
107. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx
108. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone
109. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo
111. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo
112. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1
113. Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: InputSync:ISRxd
115. Parameter Settings for User Entity Instance: InputSync:ISSDA
116. Parameter Settings for User Entity Instance: InputSync:ISSCL
117. Parameter Settings for User Entity Instance: InputSync:ISSw2
118. Parameter Settings for User Entity Instance: InputSync:ISSw3
119. Parameter Settings for User Entity Instance: InputSync:ISSw4
120. Parameter Settings for User Entity Instance: InputSync:\sync_dp:7:ISDIP
121. Parameter Settings for User Entity Instance: InputSync:\sync_dp:6:ISDIP
122. Parameter Settings for User Entity Instance: InputSync:\sync_dp:5:ISDIP
123. Parameter Settings for User Entity Instance: InputSync:\sync_dp:4:ISDIP
124. Parameter Settings for User Entity Instance: InputSync:\sync_dp:3:ISDIP
125. Parameter Settings for User Entity Instance: InputSync:\sync_dp:2:ISDIP
126. Parameter Settings for User Entity Instance: InputSync:\sync_dp:1:ISDIP
127. Parameter Settings for User Entity Instance: InputSync:\sync_dp:0:ISDIP
128. Parameter Settings for User Entity Instance: Graphiccard:\use_cg:GC
129. Parameter Settings for User Entity Instance: Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component
131. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
132. Parameter Settings for Inferred Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0
133. Parameter Settings for Inferred Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|altsyncram:fifo_rtl_1
134. Parameter Settings for Inferred Entity Instance: T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0
135. lpm_mult Parameter Settings by Entity Instance
136. In-System Memory Content Editor Settings
137. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Dec 12 11:45:24 2006        ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Web Edition ;
; Revision Name               ; ex25                                         ;
; Top-level Entity Name       ; T8052_Toplevel                               ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 6,375                                        ;
; Total pins                  ; 143                                          ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 193,536                                      ;
; Total PLLs                  ; 1                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1C12F256C6       ;                    ;
; Top-level entity name                                              ; T8052_Toplevel     ; ex25               ;
; Family name                                                        ; Cyclone            ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone                                  ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited          ; Unlimited          ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; ../rtl/FPGA/bootrom.vhd                      ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/bootrom.vhd                      ;
; ../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd ;
; ../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd ;
; ../rtl/unitVGA/src/vidmem.vhd                ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/unitVGA/src/vidmem.vhd                ;
; ../rtl/unitVGA/src/CGRAM.vhd                 ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/unitVGA/src/CGRAM.vhd                 ;
; ../rtl/unitVGA/src/Grafikkarte-e.vhd         ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-e.vhd         ;
; ../rtl/unitVGA/src/Grafikkarte-a.vhd         ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd         ;
; ../rtl/Ethernet/OC/eth_defines.v             ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_defines.v             ;
; ../rtl/Ethernet/OC/eth_clockgen.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_clockgen.v            ;
; ../rtl/Ethernet/OC/eth_crc.v                 ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v                 ;
; ../rtl/Ethernet/OC/eth_fifo.v                ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_fifo.v                ;
; ../rtl/Ethernet/OC/eth_maccontrol.v          ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_maccontrol.v          ;
; ../rtl/Ethernet/OC/eth_macstatus.v           ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_macstatus.v           ;
; ../rtl/Ethernet/OC/eth_miim.v                ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_miim.v                ;
; ../rtl/Ethernet/OC/eth_outputcontrol.v       ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_outputcontrol.v       ;
; ../rtl/Ethernet/OC/eth_random.v              ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_random.v              ;
; ../rtl/Ethernet/OC/eth_receivecontrol.v      ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v      ;
; ../rtl/Ethernet/OC/eth_register.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v            ;
; ../rtl/Ethernet/OC/eth_registers.v           ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v           ;
; ../rtl/Ethernet/OC/eth_rxaddrcheck.v         ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxaddrcheck.v         ;
; ../rtl/Ethernet/OC/eth_rxcounters.v          ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v          ;
; ../rtl/Ethernet/OC/eth_rxethmac.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxethmac.v            ;
; ../rtl/Ethernet/OC/eth_rxstatem.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxstatem.v            ;
; ../rtl/Ethernet/OC/eth_shiftreg.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_shiftreg.v            ;
; ../rtl/Ethernet/OC/eth_transmitcontrol.v     ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_transmitcontrol.v     ;
; ../rtl/Ethernet/OC/eth_txcounters.v          ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v          ;
; ../rtl/Ethernet/OC/eth_txethmac.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v            ;
; ../rtl/Ethernet/OC/eth_txstatem.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txstatem.v            ;
; ../rtl/Ethernet/OC/eth_wishbone.v            ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v            ;
; ../rtl/Ethernet/OC/eth_top.v                 ; yes             ; User Verilog HDL File        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v                 ;
; ../rtl/FPGA/altpll0.vhd                      ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/altpll0.vhd                      ;
; ../rtl/FPGA/InputSync.vhd                    ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/InputSync.vhd                    ;
; ../rtl/Ethernet/eth_spram_256x32.vhd         ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/Ethernet/eth_spram_256x32.vhd         ;
; ../rtl/Ethernet/Ethernet_RAM.vhd             ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_RAM.vhd             ;
; ../rtl/T51_Pack.vhd                          ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd                          ;
; ../rtl/T51_UART.vhd                          ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd                          ;
; ../rtl/T51_ALU.vhd                           ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd                           ;
; ../rtl/T51_Glue.vhd                          ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd                          ;
; ../rtl/T51_MD.vhd                            ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_MD.vhd                            ;
; ../rtl/T51_Port.vhd                          ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd                          ;
; ../rtl/T51_TC01.vhd                          ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd                          ;
; ../rtl/T51_TC2.vhd                           ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51_TC2.vhd                           ;
; ../rtl/FPGA/iram_cyclone.vhd                 ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd                 ;
; ../rtl/FPGA/T51_RAM_altera.vhd               ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd               ;
; ../rtl/T51.vhd                               ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/T51.vhd                               ;
; ../rtl/FPGA/sevenseg_if.vhd                  ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/sevenseg_if.vhd                  ;
; ../rtl/Ethernet/Ethernet_verilog.vhd         ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd         ;
; ../rtl/FPGA/T8052_flash.vhd                  ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd                  ;
; ../rtl/FPGA/T8052_Toplevel_Flash.vhd         ; yes             ; User VHDL File               ; C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd         ;
; ../rtl/Ethernet/OC/timescale.v               ; yes             ; Other                        ; C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/timescale.v               ;
; altpll.tdf                                   ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altpll.tdf               ;
; aglobal60.inc                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/aglobal60.inc            ;
; stratix_pll.inc                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_pll.inc          ;
; stratixii_pll.inc                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratixii_pll.inc        ;
; cycloneii_pll.inc                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cycloneii_pll.inc        ;
; altsyncram.tdf                               ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf           ;
; stratix_ram_block.inc                        ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_ram_block.inc    ;
; lpm_mux.inc                                  ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_mux.inc              ;
; lpm_decode.inc                               ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.inc           ;
; altsyncram.inc                               ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altsyncram.inc           ;
; a_rdenreg.inc                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_rdenreg.inc            ;
; altrom.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altrom.inc               ;
; altram.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altram.inc               ;
; altdpram.inc                                 ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altdpram.inc             ;
; altqpram.inc                                 ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altqpram.inc             ;
; db/altsyncram_ph71.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_ph71.tdf                ;
; db/altsyncram_6bl2.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_6bl2.tdf                ;
; db/decode_fga.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/decode_fga.tdf                     ;
; db/mux_vab.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/mux_vab.tdf                        ;
; sld_mod_ram_rom.vhd                          ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd      ;
; sld_rom_sr.vhd                               ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd           ;
; alt3pram.tdf                                 ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf             ;
; altdpram.tdf                                 ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altdpram.tdf             ;
; memmodes.inc                                 ; yes             ; Other                        ; c:/altera/quartus60/libraries/others/maxplus2/memmodes.inc           ;
; a_hdffe.inc                                  ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_hdffe.inc              ;
; alt_le_rden_reg.inc                          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_le_rden_reg.inc      ;
; db/altsyncram_49p1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_49p1.tdf                ;
; db/altsyncram_11f1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_11f1.tdf                ;
; db/altsyncram_5dh2.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_5dh2.tdf                ;
; db/decode_iga.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/decode_iga.tdf                     ;
; db/mux_fcb.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/mux_fcb.tdf                        ;
; db/altsyncram_vfg2.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_vfg2.tdf                ;
; db/decode_kga.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/decode_kga.tdf                     ;
; db/mux_jcb.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/mux_jcb.tdf                        ;
; db/altsyncram_2472.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_2472.tdf                ;
; sld_hub.vhd                                  ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_hub.vhd              ;
; lpm_shiftreg.tdf                             ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf         ;
; lpm_constant.inc                             ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_constant.inc         ;
; dffeea.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/dffeea.inc               ;
; lpm_decode.tdf                               ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.tdf           ;
; declut.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/declut.inc               ;
; altshift.inc                                 ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altshift.inc             ;
; lpm_compare.inc                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.inc          ;
; db/decode_ogi.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/decode_ogi.tdf                     ;
; sld_dffex.vhd                                ; yes             ; Encrypted Megafunction       ; c:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd            ;
; db/altsyncram_hhi1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/altsyncram_hhi1.tdf                ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf             ;
; lpm_add_sub.inc                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc          ;
; multcore.inc                                 ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/multcore.inc             ;
; bypassff.inc                                 ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/bypassff.inc             ;
; db/mult_qk01.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/altera/FPGA_course/ex25/syn/db/mult_qk01.tdf                      ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Total logic elements                        ; 6375    ;
;     -- Combinational with no register       ; 4135    ;
;     -- Register only                        ; 967     ;
;     -- Combinational with a register        ; 1273    ;
;                                             ;         ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 2995    ;
;     -- 3 input functions                    ; 1234    ;
;     -- 2 input functions                    ; 1027    ;
;     -- 1 input functions                    ; 150     ;
;     -- 0 input functions                    ; 2       ;
;         -- Combinational cells for routing  ; 0       ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 5515    ;
;     -- arithmetic mode                      ; 860     ;
;     -- qfbk mode                            ; 0       ;
;     -- register cascade mode                ; 0       ;
;     -- synchronous clear/load mode          ; 429     ;
;     -- asynchronous clear/load mode         ; 2006    ;
;                                             ;         ;
; Total registers                             ; 2240    ;
; Total logic cells in carry chains           ; 957     ;
; I/O pins                                    ; 143     ;
; Total memory bits                           ; 193536  ;
; Total PLLs                                  ; 1       ;
; Maximum fan-out node                        ; Reset_n ;
; Maximum fan-out                             ; 1956    ;
; Total fan-out                               ; 32118   ;
; Average fan-out                             ; 4.70    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                 ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |T8052_Toplevel                                                        ; 6375 (150)  ; 2240         ; 193536      ; 0    ; 143  ; 0            ; 4135 (130)   ; 967 (9)           ; 1273 (11)        ; 957 (0)         ; 0 (0)      ; |T8052_Toplevel                                                                                                                                                                                     ;
;    |Graphiccard:\use_cg:GC|                                            ; 398 (306)   ; 137          ; 73728       ; 0    ; 0    ; 0            ; 261 (175)    ; 65 (59)           ; 72 (72)          ; 111 (111)       ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC                                                                                                                                                              ;
;       |CGRAM:CG|                                                       ; 0 (0)       ; 0            ; 32768       ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|CGRAM:CG                                                                                                                                                     ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0            ; 32768       ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component                                                                                                                     ;
;             |altsyncram_2472:auto_generated|                           ; 0 (0)       ; 0            ; 32768       ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated                                                                                      ;
;       |vidmem:RAM|                                                     ; 92 (0)      ; 6            ; 40960       ; 0    ; 0    ; 0            ; 86 (0)       ; 6 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|vidmem:RAM                                                                                                                                                   ;
;          |altsyncram:altsyncram_component|                             ; 92 (0)      ; 6            ; 40960       ; 0    ; 0    ; 0            ; 86 (0)       ; 6 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component                                                                                                                   ;
;             |altsyncram_vfg2:auto_generated|                           ; 92 (18)     ; 6            ; 40960       ; 0    ; 0    ; 0            ; 86 (12)      ; 6 (6)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated                                                                                    ;
;                |decode_kga:decode_a|                                   ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a                                                                ;
;                |decode_kga:decode_b|                                   ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b                                                                ;
;                |mux_jcb:mux4|                                          ; 32 (32)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux4                                                                       ;
;                |mux_jcb:mux5|                                          ; 32 (32)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux5                                                                       ;
;    |InputSync:ISRxd|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISRxd                                                                                                                                                                     ;
;    |InputSync:ISSCL|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSCL                                                                                                                                                                     ;
;    |InputSync:ISSDA|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSDA                                                                                                                                                                     ;
;    |InputSync:ISSw2|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSw2                                                                                                                                                                     ;
;    |InputSync:ISSw3|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSw3                                                                                                                                                                     ;
;    |InputSync:ISSw4|                                                   ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:ISSw4                                                                                                                                                                     ;
;    |InputSync:\sync_dp:0:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:0:ISDIP                                                                                                                                                          ;
;    |InputSync:\sync_dp:1:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:1:ISDIP                                                                                                                                                          ;
;    |InputSync:\sync_dp:2:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:2:ISDIP                                                                                                                                                          ;
;    |InputSync:\sync_dp:3:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:3:ISDIP                                                                                                                                                          ;
;    |InputSync:\sync_dp:4:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:4:ISDIP                                                                                                                                                          ;
;    |InputSync:\sync_dp:5:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:5:ISDIP                                                                                                                                                          ;
;    |InputSync:\sync_dp:6:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:6:ISDIP                                                                                                                                                          ;
;    |InputSync:\sync_dp:7:ISDIP|                                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|InputSync:\sync_dp:7:ISDIP                                                                                                                                                          ;
;    |T8052:u0|                                                          ; 5695 (199)  ; 1985         ; 119808      ; 0    ; 0    ; 0            ; 3710 (148)   ; 849 (29)          ; 1136 (22)        ; 841 (0)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0                                                                                                                                                                            ;
;       |Ethernet:\Eth:enet|                                             ; 2848 (81)   ; 1229         ; 74752       ; 0    ; 0    ; 0            ; 1619 (63)    ; 555 (3)           ; 674 (15)         ; 382 (0)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet                                                                                                                                                         ;
;          |Ethernet_RAM:Eth_RAM|                                        ; 169 (0)     ; 3            ; 65536       ; 0    ; 0    ; 0            ; 166 (0)      ; 3 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM                                                                                                                                    ;
;             |altsyncram:altsyncram_component|                          ; 169 (0)     ; 3            ; 65536       ; 0    ; 0    ; 0            ; 166 (0)      ; 3 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component                                                                                                    ;
;                |altsyncram_5dh2:auto_generated|                        ; 169 (35)    ; 3            ; 65536       ; 0    ; 0    ; 0            ; 166 (32)     ; 3 (3)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated                                                                     ;
;                   |decode_iga:decode2|                                 ; 1 (1)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode2                                                  ;
;                   |decode_iga:decode_a|                                ; 3 (3)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode_a                                                 ;
;                   |decode_iga:decode_b|                                ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode_b                                                 ;
;                   |mux_fcb:mux4|                                       ; 64 (64)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|mux_fcb:mux4                                                        ;
;                   |mux_fcb:mux5|                                       ; 64 (64)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|mux_fcb:mux5                                                        ;
;          |eth_top:eth1|                                                ; 2598 (237)  ; 1208         ; 9216        ; 0    ; 0    ; 0            ; 1390 (183)   ; 549 (14)          ; 659 (40)         ; 382 (0)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1                                                                                                                                            ;
;             |eth_maccontrol:maccontrol1|                               ; 245 (21)    ; 103          ; 0           ; 0    ; 0    ; 0            ; 142 (16)     ; 22 (2)            ; 81 (3)           ; 41 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1                                                                                                                 ;
;                |eth_receivecontrol:receivecontrol1|                    ; 128 (128)   ; 72           ; 0           ; 0    ; 0    ; 0            ; 56 (56)      ; 18 (18)           ; 54 (54)          ; 27 (27)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1                                                                              ;
;                |eth_transmitcontrol:transmitcontrol1|                  ; 96 (96)     ; 26           ; 0           ; 0    ; 0    ; 0            ; 70 (70)      ; 2 (2)             ; 24 (24)          ; 14 (14)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1                                                                            ;
;             |eth_macstatus:macstatus1|                                 ; 67 (67)     ; 18           ; 0           ; 0    ; 0    ; 0            ; 49 (49)      ; 8 (8)             ; 10 (10)          ; 32 (32)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1                                                                                                                   ;
;             |eth_miim:miim1|                                           ; 137 (55)    ; 76           ; 0           ; 0    ; 0    ; 0            ; 61 (19)      ; 39 (20)           ; 37 (16)          ; 23 (7)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1                                                                                                                             ;
;                |eth_clockgen:clkgen|                                   ; 25 (25)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; 16 (16)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen                                                                                                         ;
;                |eth_outputcontrol:outctrl|                             ; 10 (10)     ; 6            ; 0           ; 0    ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl                                                                                                   ;
;                |eth_shiftreg:shftrg|                                   ; 47 (47)     ; 25           ; 0           ; 0    ; 0    ; 0            ; 22 (22)      ; 16 (16)           ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg                                                                                                         ;
;             |eth_registers:ethreg1|                                    ; 430 (147)   ; 302          ; 0           ; 0    ; 0    ; 0            ; 128 (126)    ; 260 (10)          ; 42 (11)          ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1                                                                                                                      ;
;                |eth_register:COLLCONF_0|                               ; 6 (6)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_0                                                                                              ;
;                |eth_register:COLLCONF_2|                               ; 4 (4)       ; 4            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2                                                                                              ;
;                |eth_register:CTRLMODER_0|                              ; 3 (3)       ; 3            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:CTRLMODER_0                                                                                             ;
;                |eth_register:INT_MASK_0|                               ; 7 (7)       ; 7            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0                                                                                              ;
;                |eth_register:IPGR1_0|                                  ; 7 (7)       ; 7            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR1_0                                                                                                 ;
;                |eth_register:IPGR2_0|                                  ; 7 (7)       ; 7            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR2_0                                                                                                 ;
;                |eth_register:IPGT_0|                                   ; 7 (7)       ; 7            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGT_0                                                                                                  ;
;                |eth_register:MAC_ADDR0_0|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_0                                                                                             ;
;                |eth_register:MAC_ADDR0_1|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_1                                                                                             ;
;                |eth_register:MAC_ADDR0_2|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_2                                                                                             ;
;                |eth_register:MAC_ADDR0_3|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_3                                                                                             ;
;                |eth_register:MAC_ADDR1_0|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_0                                                                                             ;
;                |eth_register:MAC_ADDR1_1|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_1                                                                                             ;
;                |eth_register:MIIADDRESS_0|                             ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_0                                                                                            ;
;                |eth_register:MIIADDRESS_1|                             ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_1                                                                                            ;
;                |eth_register:MIICOMMAND0|                              ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND0                                                                                             ;
;                |eth_register:MIICOMMAND1|                              ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1                                                                                             ;
;                |eth_register:MIICOMMAND2|                              ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND2                                                                                             ;
;                |eth_register:MIIMODER_0|                               ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_0                                                                                              ;
;                |eth_register:MIIMODER_1|                               ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_1                                                                                              ;
;                |eth_register:MIIRX_DATA|                               ; 16 (16)     ; 16           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA                                                                                              ;
;                |eth_register:MIITX_DATA_0|                             ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_0                                                                                            ;
;                |eth_register:MIITX_DATA_1|                             ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_1                                                                                            ;
;                |eth_register:MODER_0|                                  ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_0                                                                                                 ;
;                |eth_register:MODER_1|                                  ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1                                                                                                 ;
;                |eth_register:MODER_2|                                  ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2                                                                                                 ;
;                |eth_register:PACKETLEN_0|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_0                                                                                             ;
;                |eth_register:PACKETLEN_1|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1                                                                                             ;
;                |eth_register:PACKETLEN_2|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_2                                                                                             ;
;                |eth_register:PACKETLEN_3|                              ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_3                                                                                             ;
;                |eth_register:RXHASH0_0|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_0                                                                                               ;
;                |eth_register:RXHASH0_1|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_1                                                                                               ;
;                |eth_register:RXHASH0_2|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_2                                                                                               ;
;                |eth_register:RXHASH0_3|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_3                                                                                               ;
;                |eth_register:RXHASH1_0|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_0                                                                                               ;
;                |eth_register:RXHASH1_1|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_1                                                                                               ;
;                |eth_register:RXHASH1_2|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_2                                                                                               ;
;                |eth_register:RXHASH1_3|                                ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_3                                                                                               ;
;                |eth_register:TXCTRL_0|                                 ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_0                                                                                                ;
;                |eth_register:TXCTRL_1|                                 ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_1                                                                                                ;
;                |eth_register:TXCTRL_2|                                 ; 2 (2)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_2                                                                                                ;
;                |eth_register:TX_BD_NUM_0|                              ; 9 (9)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0                                                                                             ;
;             |eth_rxethmac:rxethmac1|                                   ; 307 (59)    ; 107          ; 0           ; 0    ; 0    ; 0            ; 200 (19)     ; 20 (20)           ; 87 (20)          ; 39 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1                                                                                                                     ;
;                |eth_crc:crcrx|                                         ; 54 (54)     ; 32           ; 0           ; 0    ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx                                                                                                       ;
;                |eth_rxaddrcheck:rxaddrcheck1|                          ; 100 (100)   ; 4            ; 0           ; 0    ; 0    ; 0            ; 96 (96)      ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1                                                                                        ;
;                |eth_rxcounters:rxcounters1|                            ; 78 (78)     ; 25           ; 0           ; 0    ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 25 (25)          ; 39 (39)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1                                                                                          ;
;                |eth_rxstatem:rxstatem1|                                ; 16 (16)     ; 6            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1                                                                                              ;
;             |eth_txethmac:txethmac1|                                   ; 318 (59)    ; 119          ; 0           ; 0    ; 0    ; 0            ; 199 (39)     ; 15 (2)            ; 104 (18)         ; 106 (4)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1                                                                                                                     ;
;                |eth_crc:txcrc|                                         ; 44 (44)     ; 32           ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc                                                                                                       ;
;                |eth_random:random1|                                    ; 34 (34)     ; 20           ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 10 (10)           ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_random:random1                                                                                                  ;
;                |eth_txcounters:txcounters1|                            ; 120 (120)   ; 35           ; 0           ; 0    ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 35 (35)          ; 81 (81)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1                                                                                          ;
;                |eth_txstatem:txstatem1|                                ; 61 (61)     ; 12           ; 0           ; 0    ; 0    ; 0            ; 49 (49)      ; 3 (3)             ; 9 (9)            ; 21 (21)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1                                                                                              ;
;             |eth_wishbone:wishbone|                                    ; 857 (788)   ; 429          ; 9216        ; 0    ; 0    ; 0            ; 428 (385)    ; 171 (171)         ; 258 (232)        ; 141 (115)       ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone                                                                                                                      ;
;                |eth_fifo:rx_fifo|                                      ; 34 (34)     ; 13           ; 512         ; 0    ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo                                                                                                     ;
;                   |altsyncram:fifo_rtl_1|                              ; 0 (0)       ; 0            ; 512         ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|altsyncram:fifo_rtl_1                                                                               ;
;                      |altsyncram_hhi1:auto_generated|                  ; 0 (0)       ; 0            ; 512         ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|altsyncram:fifo_rtl_1|altsyncram_hhi1:auto_generated                                                ;
;                |eth_fifo:tx_fifo|                                      ; 35 (35)     ; 13           ; 512         ; 0    ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo                                                                                                     ;
;                   |altsyncram:fifo_rtl_0|                              ; 0 (0)       ; 0            ; 512         ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0                                                                               ;
;                      |altsyncram_hhi1:auto_generated|                  ; 0 (0)       ; 0            ; 512         ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0|altsyncram_hhi1:auto_generated                                                ;
;                |eth_spram_256x32:bd_ram|                               ; 0 (0)       ; 0            ; 8192        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram                                                                                              ;
;                   |altsyncram:altsyncram_component|                    ; 0 (0)       ; 0            ; 8192        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component                                                              ;
;                      |altsyncram_11f1:auto_generated|                  ; 0 (0)       ; 0            ; 8192        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated                               ;
;       |PS2Keyboard:\PS2:PS2Kbd|                                        ; 102 (100)   ; 56           ; 0           ; 0    ; 0    ; 0            ; 46 (46)      ; 18 (17)           ; 38 (37)          ; 11 (11)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd                                                                                                                                                    ;
;          |InputSync:IS1|                                               ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1                                                                                                                                      ;
;       |T51:core51|                                                     ; 1778 (1137) ; 315          ; 4096        ; 0    ; 0    ; 0            ; 1463 (944)   ; 125 (70)          ; 190 (123)        ; 307 (173)       ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51                                                                                                                                                                 ;
;          |T51_ALU:alu|                                                 ; 603 (397)   ; 111          ; 0           ; 0    ; 0    ; 0            ; 492 (347)    ; 44 (19)           ; 67 (31)          ; 134 (60)        ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu                                                                                                                                                     ;
;             |T51_MD:md|                                                ; 206 (105)   ; 61           ; 0           ; 0    ; 0    ; 0            ; 145 (44)     ; 25 (25)           ; 36 (36)          ; 74 (17)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md                                                                                                                                           ;
;                |lpm_mult:Mult0|                                        ; 101 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 101 (0)      ; 0 (0)             ; 0 (0)            ; 57 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0                                                                                                                            ;
;                   |mult_qk01:auto_generated|                           ; 101 (101)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 101 (101)    ; 0 (0)             ; 0 (0)            ; 57 (57)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_qk01:auto_generated                                                                                                   ;
;          |T51_RAM_Altera:\Altera_MODEL:ram|                            ; 38 (38)     ; 11           ; 4096        ; 0    ; 0    ; 0            ; 27 (27)      ; 11 (11)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram                                                                                                                                ;
;             |iram_cyclone:IRAM|                                        ; 0 (0)       ; 0            ; 4096        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM                                                                                                              ;
;                |alt3pram:alt3pram_component|                           ; 0 (0)       ; 0            ; 4096        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component                                                                                  ;
;                   |altdpram:altdpram_component1|                       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                     ;
;                      |altsyncram:ram_block|                            ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                ;
;                         |altsyncram_49p1:auto_generated|               ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
;                   |altdpram:altdpram_component2|                       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                     ;
;                      |altsyncram:ram_block|                            ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                ;
;                         |altsyncram_49p1:auto_generated|               ; 0 (0)       ; 0            ; 2048        ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
;       |T51_Glue:glue51|                                                ; 111 (111)   ; 28           ; 0           ; 0    ; 0    ; 0            ; 83 (83)      ; 22 (22)           ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Glue:glue51                                                                                                                                                            ;
;       |T51_Port:tp0|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp0                                                                                                                                                               ;
;       |T51_Port:tp1|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp1                                                                                                                                                               ;
;       |T51_Port:tp2|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp2                                                                                                                                                               ;
;       |T51_Port:tp3|                                                   ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_Port:tp3                                                                                                                                                               ;
;       |T51_TC01:tc01|                                                  ; 206 (206)   ; 48           ; 0           ; 0    ; 0    ; 0            ; 158 (158)    ; 8 (8)             ; 40 (40)          ; 82 (82)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01                                                                                                                                                              ;
;       |T51_TC2:tc2|                                                    ; 76 (76)     ; 48           ; 0           ; 0    ; 0    ; 0            ; 28 (28)      ; 25 (25)           ; 23 (23)          ; 16 (16)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_TC2:tc2                                                                                                                                                                ;
;       |T51_UART:uart|                                                  ; 148 (148)   ; 76           ; 0           ; 0    ; 0    ; 0            ; 72 (72)      ; 20 (20)           ; 56 (56)          ; 6 (6)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|T51_UART:uart                                                                                                                                                              ;
;       |bootrom:\int:boot_rom|                                          ; 77 (0)      ; 42           ; 40960       ; 0    ; 0    ; 0            ; 35 (0)       ; 5 (0)             ; 37 (0)           ; 22 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom                                                                                                                                                      ;
;          |altsyncram:altsyncram_component|                             ; 77 (0)      ; 42           ; 40960       ; 0    ; 0    ; 0            ; 35 (0)       ; 5 (0)             ; 37 (0)           ; 22 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component                                                                                                                      ;
;             |altsyncram_ph71:auto_generated|                           ; 77 (0)      ; 42           ; 40960       ; 0    ; 0    ; 0            ; 35 (0)       ; 5 (0)             ; 37 (0)           ; 22 (0)          ; 0 (0)      ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated                                                                                       ;
;                |altsyncram_6bl2:altsyncram1|                           ; 4 (2)       ; 2            ; 40960       ; 0    ; 0    ; 0            ; 2 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1                                                           ;
;                   |decode_fga:decode5|                                 ; 2 (2)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|decode_fga:decode5                                        ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 73 (50)     ; 40           ; 0           ; 0    ; 0    ; 0            ; 33 (19)      ; 4 (4)             ; 36 (27)          ; 22 (17)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2                                                             ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr          ;
;       |sevenseg_if:\use_7seg:SevSeg|                                   ; 118 (118)   ; 60           ; 0           ; 0    ; 0    ; 0            ; 58 (58)      ; 42 (42)           ; 18 (18)          ; 15 (15)         ; 0 (0)      ; |T8052_Toplevel|T8052:u0|sevenseg_if:\use_7seg:SevSeg                                                                                                                                               ;
;    |altpll0:\use_dll:dll|                                              ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|altpll0:\use_dll:dll                                                                                                                                                                ;
;       |altpll:altpll_component|                                        ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|altpll0:\use_dll:dll|altpll:altpll_component                                                                                                                                        ;
;    |sld_hub:sld_hub_inst|                                              ; 104 (25)    ; 70           ; 0           ; 0    ; 0    ; 0            ; 34 (18)      ; 16 (0)            ; 54 (7)           ; 5 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst                                                                                                                                                                ;
;       |lpm_decode:instruction_decoder|                                 ; 5 (0)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                 ;
;          |decode_ogi:auto_generated|                                   ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated                                                                                                       ;
;       |lpm_shiftreg:jtag_ir_register|                                  ; 10 (10)     ; 10           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                  ;
;       |sld_dffex:BROADCAST|                                            ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                            ;
;       |sld_dffex:IRF_ENA_0|                                            ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                            ;
;       |sld_dffex:IRF_ENA|                                              ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                              ;
;       |sld_dffex:IRSR|                                                 ; 9 (9)       ; 6            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                 ;
;       |sld_dffex:RESET|                                                ; 1 (1)       ; 1            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                       ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                       ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                              ; 5 (5)       ; 5            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                              ;
;       |sld_jtag_state_machine:jtag_state_machine|                      ; 20 (20)     ; 19           ; 0           ; 0    ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                      ;
;       |sld_rom_sr:HUB_INFO_REG|                                        ; 21 (21)     ; 9            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                        ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; VGA8x16.hex                  ;
; Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; True Dual Port   ; 2560         ; 16           ; 2560         ; 16           ; 40960 ; None                         ;
; T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                         ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|altsyncram:fifo_rtl_1|altsyncram_hhi1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                         ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0|altsyncram_hhi1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                         ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated|ALTSYNCRAM                               ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                         ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                         ;
; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                         ;
; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|ALTSYNCRAM                                                           ; AUTO ; True Dual Port   ; 5120         ; 8            ; 5120         ; 8            ; 40960 ; ../Bootloader/eboot_conv.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+


+--------------------------------------------------------------------------------+
; State Machine - |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state         ;
+-------------+------------+------------+-------------+-------------+------------+
; Name        ; state.stop ; state.data ; state.start ; state.delay ; state.idle ;
+-------------+------------+------------+-------------+-------------+------------+
; state.idle  ; 0          ; 0          ; 0           ; 0           ; 0          ;
; state.delay ; 0          ; 0          ; 0           ; 1           ; 1          ;
; state.start ; 0          ; 0          ; 1           ; 0           ; 1          ;
; state.data  ; 0          ; 1          ; 0           ; 0           ; 1          ;
; state.stop  ; 1          ; 0          ; 0           ; 0           ; 1          ;
+-------------+------------+------------+-------------+-------------+------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2240  ;
; Number of registers using Synchronous Clear  ; 138   ;
; Number of registers using Synchronous Load   ; 312   ;
; Number of registers using Asynchronous Clear ; 2006  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1276  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                 ;
+----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------+---------+
; T8052:u0|T51_Port:tp1|Port_Output[1]                                                               ; 2       ;
; T8052:u0|T51_Port:tp1|Port_Output[2]                                                               ; 2       ;
; T8052:u0|T51_Port:tp1|Port_Output[3]                                                               ; 2       ;
; T8052:u0|T51_Port:tp1|Port_Output[4]                                                               ; 2       ;
; T8052:u0|T51_Port:tp1|Port_Output[5]                                                               ; 2       ;
; T8052:u0|T51_Port:tp1|Port_Output[6]                                                               ; 2       ;
; T8052:u0|T51_Port:tp1|Port_Output[7]                                                               ; 2       ;
; T8052:u0|T51_UART:uart|TXD_i                                                                       ; 4       ;
; Graphiccard:\use_cg:GC|HSYNC                                                                       ; 3       ;
; Graphiccard:\use_cg:GC|VSYNC                                                                       ; 16      ;
; T8052:u0|ROM_RAM_EN_O                                                                              ; 29      ;
; T8052:u0|Bank_Reg0[6]                                                                              ; 11      ;
; T8052:u0|T51:core51|FCycle[0]                                                                      ; 31      ;
; T8052:u0|T51:core51|SP[1]                                                                          ; 9       ;
; T8052:u0|T51:core51|SP[2]                                                                          ; 6       ;
; T8052:u0|T51:core51|SP[0]                                                                          ; 10      ;
; T8052:u0|Bank_Reg0[5]                                                                              ; 2       ;
; Graphiccard:\use_cg:GC|firstLine[1]                                                                ; 4       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[31]              ; 4       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[30]              ; 4       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[29]              ; 6       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[28]              ; 6       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[1] ; 4       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1|DataOut[2] ; 4       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen|Counter[0]             ; 2       ;
; T8052:u0|T51:core51|P2R[7]                                                                         ; 1       ;
; T8052:u0|T51:core51|P2R[6]                                                                         ; 1       ;
; T8052:u0|T51:core51|P2R[5]                                                                         ; 1       ;
; T8052:u0|T51:core51|P2R[4]                                                                         ; 1       ;
; T8052:u0|T51:core51|P2R[0]                                                                         ; 1       ;
; T8052:u0|T51:core51|P2R[1]                                                                         ; 1       ;
; T8052:u0|T51:core51|P2R[2]                                                                         ; 1       ;
; T8052:u0|T51:core51|P2R[3]                                                                         ; 1       ;
; T8052:u0|boot_rom_en                                                                               ; 2       ;
; T8052:u0|T51_Port:tp0|Port_Output[7]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[1]                                                               ; 3       ;
; T8052:u0|T51_Port:tp2|Port_Output[7]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[7]                                                               ; 1       ;
; T8052:u0|T51_Port:tp0|Port_Output[1]                                                               ; 2       ;
; T8052:u0|T51_Port:tp2|Port_Output[1]                                                               ; 1       ;
; T8052:u0|T51_Port:tp0|Port_Output[0]                                                               ; 2       ;
; T8052:u0|T51_Port:tp1|Port_Output[0]                                                               ; 1       ;
; T8052:u0|T51_Port:tp2|Port_Output[0]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[0]                                                               ; 1       ;
; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1|q1[1]                                               ; 10      ;
; T8052:u0|T51_Port:tp0|Port_Output[5]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[5]                                                               ; 1       ;
; T8052:u0|T51_Port:tp2|Port_Output[5]                                                               ; 1       ;
; T8052:u0|T51_Port:tp0|Port_Output[3]                                                               ; 1       ;
; T8052:u0|T51_Port:tp2|Port_Output[3]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[3]                                                               ; 1       ;
; T8052:u0|T51_Port:tp0|Port_Output[4]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[4]                                                               ; 1       ;
; T8052:u0|T51_Port:tp2|Port_Output[4]                                                               ; 1       ;
; T8052:u0|T51_Port:tp0|Port_Output[6]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[6]                                                               ; 1       ;
; T8052:u0|T51_Port:tp2|Port_Output[6]                                                               ; 1       ;
; T8052:u0|T51_Port:tp0|Port_Output[2]                                                               ; 1       ;
; T8052:u0|T51_Port:tp2|Port_Output[2]                                                               ; 1       ;
; T8052:u0|T51_Port:tp3|Port_Output[2]                                                               ; 1       ;
; T8052:u0|T51_Glue:glue51|Int1_r[1]                                                                 ; 2       ;
; T8052:u0|T51_Glue:glue51|Int0_r[1]                                                                 ; 2       ;
; sld_hub:sld_hub_inst|hub_tdo                                                                       ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[27]              ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1|DataOut[7]     ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1|DataOut[5]     ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[4]     ; 3       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR2_0|DataOut[1]     ; 3       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[3]  ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[1]  ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[2]  ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2|DataOut[0]  ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|ColWindow                          ; 6       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[26]              ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[25]              ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc|Crc[24]              ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateDefer  ; 6       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WbEn                                ; 10      ;
; T8052:u0|T51_UART:uart|RX_Filtered                                                                 ; 9       ;
; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|Ps2ClkOld                                                         ; 8       ;
; T8052:u0|T51_Glue:glue51|Int0_r[0]                                                                 ; 2       ;
; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1|q1[0]                                               ; 1       ;
; T8052:u0|T51_Glue:glue51|Int1_r[0]                                                                 ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[11]                                                        ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[5]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[10]                                                        ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[2]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[7]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[14]                                                        ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[3]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[13]                                                        ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[12]                                                        ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[6]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[9]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[4]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[15]                                                        ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|m_wb_adr_rs[8]                                                         ; 1       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_0|DataOut[0]  ; 3       ;
; Graphiccard:\use_cg:GC|cols[6]                                                                     ; 2       ;
; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[6] ; 3       ;
; Total number of inverted registers = 188*                                                          ;         ;
+----------------------------------------------------------------------------------------------------+---------+
*Too many items, table truncated at 100 items.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|PCC[2]                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |T8052_Toplevel|Graphiccard:\use_cg:GC|Zeile[7]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|RAM_Addr_r[3]                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[3]                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDAddress[5]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxPointerLSB_rst[0]                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|cnt[4]                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxPointerLSB_rst[1]                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|BitCounter[6]                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|cnt[3]                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxDataLatched2[25]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12]                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue[6]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxByteCnt[0]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|ShortFrame                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|DlyCrcCnt[1]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[13]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue[7]                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[2]                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|RxData_d[6]                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|Inst[5]                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|B[1]                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|DPH0[0]                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|DPL0[3]                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01|Cnt1[15]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxValidBytesLatched[1]                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDAddress[4]                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxDataLatched2[20]                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxDataLatched2[0]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxDataLatched2[9]                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|Int_Trig_r[3]                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4]                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[2]                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|delayCnt[6]                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC2:tc2|Cnt[7]                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC2:tc2|Cnt[14]                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxDataLatched1[11]                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxDataLatched1[21]                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxDataLatched1[26]                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01|Cnt1[12]                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01|Cnt0[13]                                                                                                                                                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEn                                                                                                                        ;
; 32:1               ; 7 bits    ; 147 LEs       ; 14 LEs               ; 133 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ram_addr[3]                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[0]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[7]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[4]                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                                                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[14]                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|SP[3]                                                                                                                                                                  ;
; 64:1               ; 7 bits    ; 294 LEs       ; 84 LEs               ; 210 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ControlData[5]                                                                    ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxLength[15]                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01|Cnt0[8]                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[0]                                                                                                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxData[5]                                                                                                                   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ram_di[10]                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01|Cnt1[5]                                                                                                                                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|T51_UART:uart|SBUF[4]                                                                                                                                                             ;
; 9:1                ; 7 bits    ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|T51_UART:uart|RX_ShiftReg[2]                                                                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ram_di[12]                                                                                                                  ;
; 12:1               ; 28 bits   ; 224 LEs       ; 56 LEs               ; 168 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ram_di[18]                                                                                                                  ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|tx_burst_cnt[0]                                                                                                             ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_cnt[2]                                                                                                             ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_sel_o[2]                                                                                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |T8052_Toplevel|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]                                                                                                                                    ;
; 257:1              ; 12 bits   ; 2052 LEs      ; 48 LEs               ; 2004 LEs               ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[24]                                                                                                                             ;
; 257:1              ; 3 bits    ; 513 LEs       ; 12 LEs               ; 501 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[18]                                                                                                                             ;
; 257:1              ; 3 bits    ; 513 LEs       ; 21 LEs               ; 492 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[14]                                                                                                                             ;
; 257:1              ; 4 bits    ; 684 LEs       ; 32 LEs               ; 652 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[12]                                                                                                                             ;
; 257:1              ; 2 bits    ; 342 LEs       ; 26 LEs               ; 316 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[4]                                                                                                                              ;
; 257:1              ; 3 bits    ; 513 LEs       ; 45 LEs               ; 468 LEs                ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[2]                                                                                                                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51_TC01:tc01|Cnt0[0]                                                                                                                                                             ;
; 234:1              ; 30 bits   ; 4680 LEs      ; 60 LEs               ; 4620 LEs               ; Yes        ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_adr_o[16]                                                                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|ExDI_r[4]                                                                                                                                                                                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |T8052_Toplevel|ExDI_r[1]                                                                                                                                                                                  ;
; 41:1               ; 3 bits    ; 81 LEs        ; 78 LEs               ; 3 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|SFR_RData_r[4]                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|T51:core51|SP[2]                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegVal[0]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |T8052_Toplevel|SRAM1_nBE~6                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|Data_Crc[0]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|wb_sel_s[0]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|Mem_Din[1]                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |T8052_Toplevel|Graphiccard:\use_cg:GC|lineStart~13                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|q~8                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|ROM_Data[2]                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|Int_AddrB[1]                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|Int_AddrB[4]                                                                                                                                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSeg_D_o[6]                                                                                                                                      ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state~7                                                                                                                                                   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q[2]                                                                                                                                                ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|IDCPBL_Q[4]                                                                                                                                                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state~5                                                                                                                                                   ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[3]                                                                                                                                                   ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[6]                                                                                                                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|Int_AddrA[5]                                                                                                                                                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|Int_AddrA[2]                                                                                                                                                           ;
; 18:1               ; 5 bits    ; 60 LEs        ; 35 LEs               ; 25 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|ROM_Addr[15]                                                                                                                                                           ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|ROM_Addr[2]                                                                                                                                                            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 22 LEs               ; 6 LEs                  ; No         ; |T8052_Toplevel|T8052:u0|T51:core51|ROM_Addr[3]                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |T8052_Toplevel|T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |T8052_Toplevel ;
+----------------+-------+------+--------------------------+
; Assignment     ; Value ; From ; To                       ;
+----------------+-------+------+--------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; ws_cnt[0]                ;
; POWER_UP_LEVEL ; Low   ; -    ; ws_cnt[1]                ;
; POWER_UP_LEVEL ; Low   ; -    ; ws_cnt[2]                ;
+----------------+-------+------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                          ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]                                                                                                                                             ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]                                                                                                                                             ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]                                                                                                                                             ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]                                                                                                                                             ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[4]                                                                                                                                             ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for T8052:u0|T51_UART:uart ;
+----------------+-------+------+---------------+
; Assignment     ; Value ; From ; To            ;
+----------------+-------+------+---------------+
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[0] ;
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[2] ;
; POWER_UP_LEVEL ; Low   ; -    ; TX_Bit_Cnt[3] ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[0] ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[2] ;
; POWER_UP_LEVEL ; Low   ; -    ; RX_Bit_Cnt[3] ;
+----------------+-------+------+---------------+


+---------------------------------------------------------+
; Source assignments for T8052:u0|PS2Keyboard:\PS2:PS2Kbd ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; Ps2Direction            ;
+----------------+-------+------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for Graphiccard:\use_cg:GC ;
+----------------+-------+------+---------------+
; Assignment     ; Value ; From ; To            ;
+----------------+-------+------+---------------+
; POWER_UP_LEVEL ; Low   ; -    ; state_s       ;
+----------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine ;
+----------------+-------+------+-------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                    ;
+----------------+-------+------+-------------------------------------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; state[0]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[1]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[2]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[3]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[4]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[5]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[6]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[7]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[8]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[9]                                              ;
; POWER_UP_LEVEL ; Low   ; -    ; state[10]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[11]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[12]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[13]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[14]                                             ;
; POWER_UP_LEVEL ; Low   ; -    ; state[15]                                             ;
+----------------+-------+------+-------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[0]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[1]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[2]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[3]               ;
; POWER_UP_LEVEL       ; Low   ; -    ; word_counter[4]               ;
+----------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0|altsyncram_hhi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|altsyncram:fifo_rtl_1|altsyncram_hhi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |T8052_Toplevel ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; simenv         ; 0     ; Integer                                               ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:\use_dll:dll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------+
; Parameter Name                ; Value             ; Type                                  ;
+-------------------------------+-------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                               ;
; PLL_TYPE                      ; AUTO              ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                               ;
; LOCK_LOW                      ; 1                 ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Integer                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Integer                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                               ;
; SKIP_VCO                      ; OFF               ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                               ;
; BANDWIDTH                     ; 0                 ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Integer                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK0_DIVIDE_BY                ; 2                 ; Integer                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; VCO_MIN                       ; 0                 ; Untyped                               ;
; VCO_MAX                       ; 0                 ; Untyped                               ;
; VCO_CENTER                    ; 0                 ; Untyped                               ;
; PFD_MIN                       ; 0                 ; Untyped                               ;
; PFD_MAX                       ; 0                 ; Untyped                               ;
; M_INITIAL                     ; 0                 ; Untyped                               ;
; M                             ; 0                 ; Untyped                               ;
; N                             ; 1                 ; Untyped                               ;
; M2                            ; 1                 ; Untyped                               ;
; N2                            ; 1                 ; Untyped                               ;
; SS                            ; 1                 ; Untyped                               ;
; C0_HIGH                       ; 0                 ; Untyped                               ;
; C1_HIGH                       ; 0                 ; Untyped                               ;
; C2_HIGH                       ; 0                 ; Untyped                               ;
; C3_HIGH                       ; 0                 ; Untyped                               ;
; C4_HIGH                       ; 0                 ; Untyped                               ;
; C5_HIGH                       ; 0                 ; Untyped                               ;
; C0_LOW                        ; 0                 ; Untyped                               ;
; C1_LOW                        ; 0                 ; Untyped                               ;
; C2_LOW                        ; 0                 ; Untyped                               ;
; C3_LOW                        ; 0                 ; Untyped                               ;
; C4_LOW                        ; 0                 ; Untyped                               ;
; C5_LOW                        ; 0                 ; Untyped                               ;
; C0_INITIAL                    ; 0                 ; Untyped                               ;
; C1_INITIAL                    ; 0                 ; Untyped                               ;
; C2_INITIAL                    ; 0                 ; Untyped                               ;
; C3_INITIAL                    ; 0                 ; Untyped                               ;
; C4_INITIAL                    ; 0                 ; Untyped                               ;
; C5_INITIAL                    ; 0                 ; Untyped                               ;
; C0_MODE                       ; BYPASS            ; Untyped                               ;
; C1_MODE                       ; BYPASS            ; Untyped                               ;
; C2_MODE                       ; BYPASS            ; Untyped                               ;
; C3_MODE                       ; BYPASS            ; Untyped                               ;
; C4_MODE                       ; BYPASS            ; Untyped                               ;
; C5_MODE                       ; BYPASS            ; Untyped                               ;
; C0_PH                         ; 0                 ; Untyped                               ;
; C1_PH                         ; 0                 ; Untyped                               ;
; C2_PH                         ; 0                 ; Untyped                               ;
; C3_PH                         ; 0                 ; Untyped                               ;
; C4_PH                         ; 0                 ; Untyped                               ;
; C5_PH                         ; 0                 ; Untyped                               ;
; L0_HIGH                       ; 1                 ; Untyped                               ;
; L1_HIGH                       ; 1                 ; Untyped                               ;
; G0_HIGH                       ; 1                 ; Untyped                               ;
; G1_HIGH                       ; 1                 ; Untyped                               ;
; G2_HIGH                       ; 1                 ; Untyped                               ;
; G3_HIGH                       ; 1                 ; Untyped                               ;
; E0_HIGH                       ; 1                 ; Untyped                               ;
; E1_HIGH                       ; 1                 ; Untyped                               ;
; E2_HIGH                       ; 1                 ; Untyped                               ;
; E3_HIGH                       ; 1                 ; Untyped                               ;
; L0_LOW                        ; 1                 ; Untyped                               ;
; L1_LOW                        ; 1                 ; Untyped                               ;
; G0_LOW                        ; 1                 ; Untyped                               ;
; G1_LOW                        ; 1                 ; Untyped                               ;
; G2_LOW                        ; 1                 ; Untyped                               ;
; G3_LOW                        ; 1                 ; Untyped                               ;
; E0_LOW                        ; 1                 ; Untyped                               ;
; E1_LOW                        ; 1                 ; Untyped                               ;
; E2_LOW                        ; 1                 ; Untyped                               ;
; E3_LOW                        ; 1                 ; Untyped                               ;
; L0_INITIAL                    ; 1                 ; Untyped                               ;
; L1_INITIAL                    ; 1                 ; Untyped                               ;
; G0_INITIAL                    ; 1                 ; Untyped                               ;
; G1_INITIAL                    ; 1                 ; Untyped                               ;
; G2_INITIAL                    ; 1                 ; Untyped                               ;
; G3_INITIAL                    ; 1                 ; Untyped                               ;
; E0_INITIAL                    ; 1                 ; Untyped                               ;
; E1_INITIAL                    ; 1                 ; Untyped                               ;
; E2_INITIAL                    ; 1                 ; Untyped                               ;
; E3_INITIAL                    ; 1                 ; Untyped                               ;
; L0_MODE                       ; BYPASS            ; Untyped                               ;
; L1_MODE                       ; BYPASS            ; Untyped                               ;
; G0_MODE                       ; BYPASS            ; Untyped                               ;
; G1_MODE                       ; BYPASS            ; Untyped                               ;
; G2_MODE                       ; BYPASS            ; Untyped                               ;
; G3_MODE                       ; BYPASS            ; Untyped                               ;
; E0_MODE                       ; BYPASS            ; Untyped                               ;
; E1_MODE                       ; BYPASS            ; Untyped                               ;
; E2_MODE                       ; BYPASS            ; Untyped                               ;
; E3_MODE                       ; BYPASS            ; Untyped                               ;
; L0_PH                         ; 0                 ; Untyped                               ;
; L1_PH                         ; 0                 ; Untyped                               ;
; G0_PH                         ; 0                 ; Untyped                               ;
; G1_PH                         ; 0                 ; Untyped                               ;
; G2_PH                         ; 0                 ; Untyped                               ;
; G3_PH                         ; 0                 ; Untyped                               ;
; E0_PH                         ; 0                 ; Untyped                               ;
; E1_PH                         ; 0                 ; Untyped                               ;
; E2_PH                         ; 0                 ; Untyped                               ;
; E3_PH                         ; 0                 ; Untyped                               ;
; M_PH                          ; 0                 ; Untyped                               ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                               ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                               ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                               ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                               ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                        ;
+-------------------------------+-------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; ext_rom        ; 1     ; Integer                      ;
; simenv         ; 0     ; Integer                      ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                        ; Type                                    ;
+------------------------------------+------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                          ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                 ;
; WIDTH_A                            ; 8                            ; Integer                                 ;
; WIDTHAD_A                          ; 13                           ; Integer                                 ;
; NUMWORDS_A                         ; 5120                         ; Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                            ; Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                 ;
; BYTE_SIZE                          ; 8                            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                 ;
; INIT_FILE                          ; ../Bootloader/eboot_conv.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone                      ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_ph71              ; Untyped                                 ;
+------------------------------------+------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                            ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; sld_node_info         ; 135818752  ; Integer                                                                                                                         ;
; sld_ip_version        ; 1          ; Integer                                                                                                                         ;
; sld_ip_minor_version  ; 2          ; Integer                                                                                                                         ;
; sld_common_ip_version ; 0          ; Integer                                                                                                                         ;
; width_word            ; 8          ; Untyped                                                                                                                         ;
; numwords              ; 5120       ; Untyped                                                                                                                         ;
; widthad               ; 13         ; Untyped                                                                                                                         ;
; shift_count_bits      ; 4          ; Untyped                                                                                                                         ;
; cvalue                ; 00000000   ; Untyped                                                                                                                         ;
; is_data_in_ram        ; 1          ; Untyped                                                                                                                         ;
; is_readable           ; 1          ; Untyped                                                                                                                         ;
; node_name             ; 1112493908 ; Untyped                                                                                                                         ;
+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51:core51 ;
+-----------------+-------+----------------------------------------+
; Parameter Name  ; Value ; Type                                   ;
+-----------------+-------+----------------------------------------+
; dualbus         ; 1     ; Integer                                ;
; ramaddresswidth ; 8     ; Integer                                ;
; seconddptr      ; 0     ; Integer                                ;
; t8032           ; 0     ; Integer                                ;
; tristate        ; 0     ; Integer                                ;
; simenv          ; 0     ; Integer                                ;
+-----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51:core51|T51_ALU:alu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; tristate       ; 0     ; Integer                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram ;
+-----------------+-------+-------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------+
; ramaddresswidth ; 8     ; Integer                                                                 ;
+-----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 8            ; Integer                                                                                                 ;
; WIDTHAD                ; 8            ; Integer                                                                                                 ;
; NUMWORDS               ; 256          ; Untyped                                                                                                 ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                 ;
; INDATA_REG             ; INCLOCK      ; Untyped                                                                                                 ;
; INDATA_ACLR            ; OFF          ; Untyped                                                                                                 ;
; WRITE_REG              ; INCLOCK      ; Untyped                                                                                                 ;
; WRITE_ACLR             ; OFF          ; Untyped                                                                                                 ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                                                                                 ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                                                                                 ;
; RDCONTROL_REG_A        ; INCLOCK      ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                                                                                 ;
; OUTDATA_REG_A          ; UNREGISTERED ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                                                                                 ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                                                                                 ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                                                                                 ;
; RDCONTROL_REG_B        ; INCLOCK      ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                                                                                 ;
; OUTDATA_REG_B          ; UNREGISTERED ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                                                                                 ;
; USE_EAB                ; ON           ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone      ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_Glue:glue51 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Integer                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; tristate       ; 0     ; Integer                                   ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; tristate       ; 0     ; Integer                                   ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; tristate       ; 0     ; Integer                                   ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_Port:tp3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; tristate       ; 0     ; Integer                                   ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_TC01:tc01 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; fastcount      ; 0     ; Integer                                    ;
; tristate       ; 0     ; Integer                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_TC2:tc2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; fastcount      ; 0     ; Integer                                  ;
; tristate       ; 0     ; Integer                                  ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|T51_UART:uart ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; fastcount      ; 0     ; Integer                                    ;
; tristate       ; 0     ; Integer                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; levels_g       ; 2     ; Integer                                                            ;
; resetvalue_g   ; '1'   ; Enumerated                                                         ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                      ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                         ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                         ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                               ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_0 ;
+----------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                 ;
+----------------+----------+------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                              ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1 ;
+----------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                 ;
+----------------+----------+------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                              ;
; RESET_VALUE    ; 10100000 ; Binary                                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Integer                                                                                                 ;
; RESET_VALUE    ; 0     ; Binary                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0 ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Integer                                                                                                  ;
; RESET_VALUE    ; 0000000 ; Binary                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGT_0 ;
+----------------+---------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                 ;
+----------------+---------+------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Integer                                                                                              ;
; RESET_VALUE    ; 0010010 ; Binary                                                                                               ;
+----------------+---------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR1_0 ;
+----------------+---------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                  ;
+----------------+---------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Integer                                                                                               ;
; RESET_VALUE    ; 0001100 ; Binary                                                                                                ;
+----------------+---------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR2_0 ;
+----------------+---------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                  ;
+----------------+---------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7       ; Integer                                                                                               ;
; RESET_VALUE    ; 0010010 ; Binary                                                                                                ;
+----------------+---------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_0 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000110 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_2 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 01000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_3 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_0 ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6      ; Integer                                                                                                   ;
; RESET_VALUE    ; 111111 ; Binary                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Integer                                                                                                    ;
; RESET_VALUE    ; 1111  ; Binary                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 01000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:CTRLMODER_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Integer                                                                                                     ;
; RESET_VALUE    ; 000   ; Binary                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_0 ;
+----------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                    ;
+----------------+----------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                 ;
; RESET_VALUE    ; 01100100 ; Binary                                                                                                  ;
+----------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Integer                                                                                                    ;
; RESET_VALUE    ; 0     ; Binary                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Integer                                                                                                     ;
; RESET_VALUE    ; 0     ; Binary                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Integer                                                                                                     ;
; RESET_VALUE    ; 0     ; Binary                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Integer                                                                                                     ;
; RESET_VALUE    ; 0     ; Binary                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Integer                                                                                                      ;
; RESET_VALUE    ; 00000 ; Binary                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Integer                                                                                                      ;
; RESET_VALUE    ; 00000 ; Binary                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_0 ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                      ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                   ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                    ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_1 ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                      ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                   ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                    ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA ;
+----------------+------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                            ;
+----------------+------------------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 16               ; Integer                                                                                         ;
; RESET_VALUE    ; 0000000000000000 ; Binary                                                                                          ;
+----------------+------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_0 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_1 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_2 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_3 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_0 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_1 ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                  ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_0 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_1 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_2 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_3 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_0 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_1 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_2 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_3 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                                ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_0 ;
+----------------+----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                  ;
+----------------+----------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                               ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                ;
+----------------+----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_1 ;
+----------------+----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                  ;
+----------------+----------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8        ; Integer                                                                                               ;
; RESET_VALUE    ; 00000000 ; Binary                                                                                                ;
+----------------+----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Integer                                                                                                  ;
; RESET_VALUE    ; 0     ; Binary                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                                    ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_random:random1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                         ;
+------------------------------------+-----------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT     ; Untyped                                                                                                      ;
; WIDTH_A                            ; 32              ; Integer                                                                                                      ;
; WIDTHAD_A                          ; 8               ; Integer                                                                                                      ;
; NUMWORDS_A                         ; 256             ; Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1               ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1               ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1               ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4               ; Integer                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8               ; Integer                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_11f1 ; Untyped                                                                                                      ;
+------------------------------------+-----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Integer                                                                                             ;
; DEPTH          ; 16    ; Integer                                                                                             ;
; CNT_WIDTH      ; 5     ; Integer                                                                                             ;
; Tp             ; 1     ; Integer                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Integer                                                                                             ;
; DEPTH          ; 16    ; Integer                                                                                             ;
; CNT_WIDTH      ; 5     ; Integer                                                                                             ;
; Tp             ; 1     ; Integer                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Tp             ; 1     ; Integer                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                   ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                ;
; WIDTH_A                            ; 32              ; Integer                                                                ;
; WIDTHAD_A                          ; 11              ; Integer                                                                ;
; NUMWORDS_A                         ; 2048            ; Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                ;
; WIDTH_B                            ; 32              ; Integer                                                                ;
; WIDTHAD_B                          ; 11              ; Integer                                                                ;
; NUMWORDS_B                         ; 2048            ; Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK0          ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4               ; Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 4               ; Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                ;
; BYTE_SIZE                          ; 8               ; Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_5dh2 ; Untyped                                                                ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:ISRxd ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; levels_g       ; 2     ; Integer                             ;
; resetvalue_g   ; '0'   ; Enumerated                          ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:ISSDA ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; levels_g       ; 2     ; Integer                             ;
; resetvalue_g   ; '0'   ; Enumerated                          ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:ISSCL ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; levels_g       ; 2     ; Integer                             ;
; resetvalue_g   ; '0'   ; Enumerated                          ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:ISSw2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; levels_g       ; 2     ; Integer                             ;
; resetvalue_g   ; '0'   ; Enumerated                          ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:ISSw3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; levels_g       ; 2     ; Integer                             ;
; resetvalue_g   ; '0'   ; Enumerated                          ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:ISSw4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; levels_g       ; 2     ; Integer                             ;
; resetvalue_g   ; '0'   ; Enumerated                          ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:7:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:6:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:5:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:4:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:3:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:2:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:1:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InputSync:\sync_dp:0:ISDIP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; levels_g       ; 2     ; Integer                                        ;
; resetvalue_g   ; '0'   ; Enumerated                                     ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphiccard:\use_cg:GC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; async_read_g   ; 1     ; Integer                                    ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+---------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                    ;
+------------------------------------+-----------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                 ;
; WIDTH_A                            ; 16              ; Integer                                                 ;
; WIDTHAD_A                          ; 12              ; Integer                                                 ;
; NUMWORDS_A                         ; 2560            ; Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                 ;
; WIDTH_B                            ; 16              ; Integer                                                 ;
; WIDTHAD_B                          ; 12              ; Integer                                                 ;
; NUMWORDS_B                         ; 2560            ; Integer                                                 ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK0          ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 2               ; Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 2               ; Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                 ;
; BYTE_SIZE                          ; 8               ; Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vfg2 ; Untyped                                                 ;
+------------------------------------+-----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                  ;
+------------------------------------+-----------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                               ;
; WIDTH_A                            ; 8               ; Integer                                               ;
; WIDTHAD_A                          ; 12              ; Integer                                               ;
; NUMWORDS_A                         ; 4096            ; Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                               ;
; WIDTH_B                            ; 8               ; Integer                                               ;
; WIDTHAD_B                          ; 12              ; Integer                                               ;
; NUMWORDS_B                         ; 4096            ; Integer                                               ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1               ; Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                               ;
; BYTE_SIZE                          ; 8               ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                               ;
; INIT_FILE                          ; VGA8x16.hex     ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_2472 ; Untyped                                               ;
+------------------------------------+-----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst ;
+--------------------------+----------------------------------+---------+
; Parameter Name           ; Value                            ; Type    ;
+--------------------------+----------------------------------+---------+
; sld_hub_ip_version       ; 1                                ; Untyped ;
; sld_hub_ip_minor_version ; 3                                ; Untyped ;
; sld_common_ip_version    ; 0                                ; Untyped ;
; device_family            ; Cyclone                          ; Untyped ;
; n_nodes                  ; 1                                ; Untyped ;
; n_sel_bits               ; 1                                ; Untyped ;
; n_node_ir_bits           ; 5                                ; Untyped ;
; node_info                ; 00001000000110000110111000000000 ; Binary  ;
; compilation_mode         ; 0                                ; Untyped ;
+--------------------------+----------------------------------+---------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0 ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                            ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                                                         ;
; WIDTH_A                            ; 32              ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 4               ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 16              ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                         ;
; WIDTH_B                            ; 32              ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 4               ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 16              ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_hhi1 ; Untyped                                                                                         ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|altsyncram:fifo_rtl_1 ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                            ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                                                                         ;
; WIDTH_A                            ; 32              ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 4               ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 16              ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                         ;
; WIDTH_B                            ; 32              ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 4               ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 16              ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1               ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_hhi1 ; Untyped                                                                                         ;
+------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+----------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                         ;
+------------------------------------------------+-----------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8         ; Untyped                                      ;
; LPM_WIDTHB                                     ; 8         ; Untyped                                      ;
; LPM_WIDTHP                                     ; 16        ; Untyped                                      ;
; LPM_WIDTHR                                     ; 16        ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                      ;
; LATENCY                                        ; 0         ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                      ;
; USE_EAB                                        ; OFF       ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone   ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_qk01 ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                      ;
+------------------------------------------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 1                                                        ;
; Entity Instance                       ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                        ;
;     -- LPM_WIDTHB                     ; 8                                                        ;
;     -- LPM_WIDTHP                     ; 16                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; BOOT        ; 8     ; 5120  ; Read/Write ; T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 12 11:38:59 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off t51_elektor -c ex25
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/bootrom.vhd
    Info: Found design unit 1: bootrom-SYN
    Info: Found entity 1: bootrom
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/rom_cyclone14k.vhd
    Info: Found design unit 1: rom_cyclone-SYN
    Info: Found entity 1: rom_cyclone
Info: Found 1 design units, including 1 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd
    Info: Found entity 1: PS2Keyboard
Info: Found 1 design units, including 0 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd
    Info: Found design unit 1: PS2Keyboard-rtl
Info: Found 2 design units, including 1 entities, in source file ../rtl/unitVGA/src/vidmem.vhd
    Info: Found design unit 1: vidmem-SYN
    Info: Found entity 1: vidmem
Info: Found 2 design units, including 1 entities, in source file ../rtl/unitVGA/src/CGRAM.vhd
    Info: Found design unit 1: cgram-SYN
    Info: Found entity 1: CGRAM
Info: Found 1 design units, including 1 entities, in source file ../rtl/unitVGA/src/Grafikkarte-e.vhd
    Info: Found entity 1: Graphiccard
Info: Found 1 design units, including 0 entities, in source file ../rtl/unitVGA/src/Grafikkarte-a.vhd
    Info: Found design unit 1: Graphiccard-rtl
Info: Found 0 design units, including 0 entities, in source file ../rtl/Ethernet/OC/eth_defines.v
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_clockgen.v
    Info: Found entity 1: eth_clockgen
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_crc.v
    Info: Found entity 1: eth_crc
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_fifo.v
    Info: Found entity 1: eth_fifo
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_maccontrol.v
    Info: Found entity 1: eth_maccontrol
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_macstatus.v
    Info: Found entity 1: eth_macstatus
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_miim.v
    Info: Found entity 1: eth_miim
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_outputcontrol.v
    Info: Found entity 1: eth_outputcontrol
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_random.v
    Info: Found entity 1: eth_random
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_receivecontrol.v
    Info: Found entity 1: eth_receivecontrol
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_register.v
    Info: Found entity 1: eth_register
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_registers.v
    Info: Found entity 1: eth_registers
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxaddrcheck.v
    Info: Found entity 1: eth_rxaddrcheck
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxcounters.v
    Info: Found entity 1: eth_rxcounters
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxethmac.v
    Info: Found entity 1: eth_rxethmac
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxstatem.v
    Info: Found entity 1: eth_rxstatem
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_shiftreg.v
    Info: Found entity 1: eth_shiftreg
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_transmitcontrol.v
    Info: Found entity 1: eth_transmitcontrol
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_txcounters.v
    Info: Found entity 1: eth_txcounters
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_txethmac.v
    Info: Found entity 1: eth_txethmac
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_txstatem.v
    Info: Found entity 1: eth_txstatem
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_wishbone.v
    Info: Found entity 1: eth_wishbone
Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_top.v
    Info: Found entity 1: eth_top
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/InputSync.vhd
    Info: Found design unit 1: InputSync-rtl
    Info: Found entity 1: InputSync
Info: Found 2 design units, including 1 entities, in source file ../rtl/Ethernet/eth_spram_256x32.vhd
    Info: Found design unit 1: eth_spram_256x32-SYN
    Info: Found entity 1: eth_spram_256x32
Info: Found 2 design units, including 1 entities, in source file ../rtl/Ethernet/Ethernet_RAM.vhd
    Info: Found design unit 1: ethernet_ram-SYN
    Info: Found entity 1: Ethernet_RAM
Info: Found 2 design units, including 0 entities, in source file ../rtl/T51_Pack.vhd
    Info: Found design unit 1: T51_Pack
    Info: Found design unit 2: T51_Pack-body
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_UART.vhd
    Info: Found design unit 1: T51_UART-rtl
    Info: Found entity 1: T51_UART
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_ALU.vhd
    Info: Found design unit 1: T51_ALU-rtl
    Info: Found entity 1: T51_ALU
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Glue.vhd
    Info: Found design unit 1: T51_Glue-rtl
    Info: Found entity 1: T51_Glue
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_MD.vhd
    Info: Found design unit 1: T51_MD-rtl
    Info: Found entity 1: T51_MD
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Port.vhd
    Info: Found design unit 1: T51_Port-rtl
    Info: Found entity 1: T51_Port
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_RAM.vhd
    Info: Found design unit 1: T51_RAM-rtl
    Info: Found entity 1: T51_RAM
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC01.vhd
    Info: Found design unit 1: T51_TC01-rtl
    Info: Found entity 1: T51_TC01
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC2.vhd
    Info: Found design unit 1: T51_TC2-rtl
    Info: Found entity 1: T51_TC2
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/iram_cyclone.vhd
    Info: Found design unit 1: iram_cyclone-SYN
    Info: Found entity 1: iram_cyclone
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T51_RAM_altera.vhd
    Info: Found design unit 1: T51_RAM_Altera-rtl
    Info: Found entity 1: T51_RAM_Altera
Info: Found 2 design units, including 1 entities, in source file ../rtl/T51.vhd
    Info: Found design unit 1: T51-rtl
    Info: Found entity 1: T51
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/sevenseg_if.vhd
    Info: Found design unit 1: sevenseg_if-RTL
    Info: Found entity 1: sevenseg_if
Info: Found 2 design units, including 1 entities, in source file ../rtl/Ethernet/Ethernet_verilog.vhd
    Info: Found design unit 1: Ethernet-rtl
    Info: Found entity 1: Ethernet
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T8052_flash.vhd
    Info: Found design unit 1: T8052-rtl
    Info: Found entity 1: T8052
Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T8052_Toplevel_Flash.vhd
    Info: Found design unit 1: T8052_Toplevel-RTL
    Info: Found entity 1: T8052_Toplevel
Info: Elaborating entity "T8052_Toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at T8052_Toplevel_Flash.vhd(149): object "XRAM_CYC_s" assigned a value but never read
Info: Elaborating entity "altpll0" for hierarchy "altpll0:\use_dll:dll"
Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "altpll0:\use_dll:dll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:\use_dll:dll|altpll:altpll_component"
Info: Elaborating entity "T8052" for hierarchy "T8052:u0"
Warning (10036): Verilog HDL or VHDL warning at T8052_flash.vhd(291): object "RAM_Cycle" assigned a value but never read
Info: Elaborating entity "bootrom" for hierarchy "T8052:u0|bootrom:\int:boot_rom"
Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ph71.tdf
    Info: Found entity 1: altsyncram_ph71
Info: Elaborating entity "altsyncram_ph71" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6bl2.tdf
    Info: Found entity 1: altsyncram_6bl2
Info: Elaborating entity "altsyncram_6bl2" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1"
Warning: Memory depth value (5120) in design file differs from memory depth value (4845) in Memory Initialization File -- setting initial value for remaining addresses to 0
Info: Found 1 design units, including 1 entities, in source file db/decode_fga.tdf
    Info: Found entity 1: decode_fga
Info: Elaborating entity "decode_fga" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|decode_fga:decode4"
Info: Elaborating entity "decode_fga" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|decode_fga:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_vab.tdf
    Info: Found entity 1: mux_vab
Info: Elaborating entity "mux_vab" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|mux_vab:mux6"
Info: Found 3 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd
    Info: Found design unit 1: sld_mod_ram_rom_pack
    Info: Found design unit 2: sld_mod_ram_rom-rtl
    Info: Found entity 1: sld_mod_ram_rom
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Found 2 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd
    Info: Found design unit 1: sld_rom_sr-INFO_REG
    Info: Found entity 1: sld_rom_sr
Info: Elaborating entity "sld_rom_sr" for hierarchy "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborated megafunction instantiation "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr", which is child of megafunction instantiation "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1112493908"
    Info: Parameter "NUMWORDS" = "5120"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "13"
Info: Elaborating entity "T51" for hierarchy "T8052:u0|T51:core51"
Warning (10036): Verilog HDL or VHDL warning at T51.vhd(201): object "Do_ACC_Wr" assigned a value but never read
Info: Elaborating entity "T51_ALU" for hierarchy "T8052:u0|T51:core51|T51_ALU:alu"
Info: Elaborating entity "T51_MD" for hierarchy "T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md"
Info: Elaborating entity "T51_RAM_Altera" for hierarchy "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram"
Info: Elaborating entity "iram_cyclone" for hierarchy "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM"
Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/alt3pram.tdf
    Info: Found entity 1: alt3pram
Info: Elaborating entity "alt3pram" for hierarchy "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: Elaborating entity "altdpram" for hierarchy "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Instantiated megafunction "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_b" = "INCLOCK"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "8"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Elaborating entity "altsyncram" for hierarchy "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component"
Info: Instantiated megafunction "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_reg_a" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_b" = "INCLOCK"
    Info: Parameter "width" = "8"
    Info: Parameter "widthad" = "8"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "write_reg" = "INCLOCK"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_49p1.tdf
    Info: Found entity 1: altsyncram_49p1
Info: Elaborating entity "altsyncram_49p1" for hierarchy "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated"
Info: Elaborating entity "T51_Glue" for hierarchy "T8052:u0|T51_Glue:glue51"
Info: Elaborating entity "T51_Port" for hierarchy "T8052:u0|T51_Port:tp0"
Info: Elaborating entity "T51_TC01" for hierarchy "T8052:u0|T51_TC01:tc01"
Info: Elaborating entity "T51_TC2" for hierarchy "T8052:u0|T51_TC2:tc2"
Info: Elaborating entity "T51_UART" for hierarchy "T8052:u0|T51_UART:uart"
Info: Elaborating entity "sevenseg_if" for hierarchy "T8052:u0|sevenseg_if:\use_7seg:SevSeg"
Warning (10542): VHDL Variable Declaration warning at sevenseg_if.vhd(128): used initial value expression for variable "mux:ones" because variable was never assigned a value
Warning (10027): Verilog HDL or VHDL warning at sevenseg_if.vhd(180): index signal is not wide enough to address all bits of range
Info: Elaborating entity "PS2Keyboard" for hierarchy "T8052:u0|PS2Keyboard:\PS2:PS2Kbd"
Info: Elaborating entity "InputSync" for hierarchy "T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1"
Info: Elaborating entity "Ethernet" for hierarchy "T8052:u0|Ethernet:\Eth:enet"
Info: Elaborating entity "eth_top" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1"
Info: Elaborating entity "eth_miim" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1"
Info: Elaborating entity "eth_clockgen" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen"
Info: Elaborating entity "eth_shiftreg" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg"
Warning (10208): Verilog HDL Case Statement warning: implemented Verilog HDL full_case synthesis attribute at eth_shiftreg.v(124) -- differences between design synthesis and simulation may occur
Info: Elaborating entity "eth_outputcontrol" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl"
Info: Elaborating entity "eth_registers" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1"
Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(287): object "ResetTxCIrq_sync1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(318): object "RXCTRL_Sel" assigned a value but never read
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGT_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR1_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_2"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:CTRLMODER_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_0"
Info: Elaborating entity "eth_register" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA"
Info: Elaborating entity "eth_maccontrol" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1"
Info: Elaborating entity "eth_receivecontrol" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1"
Info: Elaborating entity "eth_transmitcontrol" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1"
Info: Elaborating entity "eth_txethmac" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1"
Info: Elaborating entity "eth_txcounters" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1"
Warning (10036): Verilog HDL or VHDL warning at eth_txcounters.v(134): object "ExcessiveDeferCnt" assigned a value but never read
Info: Elaborating entity "eth_txstatem" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1"
Info: Elaborating entity "eth_crc" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc"
Info: Elaborating entity "eth_random" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_random:random1"
Info: Elaborating entity "eth_rxethmac" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1"
Info: Elaborating entity "eth_rxstatem" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1"
Info: Elaborating entity "eth_rxcounters" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1"
Info: Elaborating entity "eth_rxaddrcheck" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1"
Info: Elaborating entity "eth_wishbone" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone"
Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(534): object "ram_ce" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(536): object "ram_oe" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(549): object "debug" assigned a value but never read
Info: Elaborating entity "eth_spram_256x32" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram"
Info: Elaborating entity "altsyncram" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_11f1.tdf
    Info: Found entity 1: altsyncram_11f1
Info: Elaborating entity "altsyncram_11f1" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated"
Info: Elaborating entity "eth_fifo" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo"
Info: Elaborating entity "eth_macstatus" for hierarchy "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1"
Info: Elaborating entity "Ethernet_RAM" for hierarchy "T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM"
Info: Elaborating entity "altsyncram" for hierarchy "T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5dh2.tdf
    Info: Found entity 1: altsyncram_5dh2
Info: Elaborating entity "altsyncram_5dh2" for hierarchy "T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_iga.tdf
    Info: Found entity 1: decode_iga
Info: Elaborating entity "decode_iga" for hierarchy "T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode2"
Info: Found 1 design units, including 1 entities, in source file db/mux_fcb.tdf
    Info: Found entity 1: mux_fcb
Info: Elaborating entity "mux_fcb" for hierarchy "T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|mux_fcb:mux4"
Info: Elaborating entity "InputSync" for hierarchy "InputSync:ISRxd"
Info: Elaborating entity "Graphiccard" for hierarchy "Graphiccard:\use_cg:GC"
Warning (10036): Verilog HDL or VHDL warning at Grafikkarte-a.vhd(42): object "reset" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Grafikkarte-a.vhd(70): object "enVRAMRd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Grafikkarte-a.vhd(89): object "debug" assigned a value but never read
Warning (10542): VHDL Variable Declaration warning at Grafikkarte-a.vhd(316): used initial value expression for variable "CSVRAMB:max" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Grafikkarte-a.vhd(335): used initial value expression for variable "MUXB:max" because variable was never assigned a value
Info: Elaborating entity "vidmem" for hierarchy "Graphiccard:\use_cg:GC|vidmem:RAM"
Info: Elaborating entity "altsyncram" for hierarchy "Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vfg2.tdf
    Info: Found entity 1: altsyncram_vfg2
Info: Elaborating entity "altsyncram_vfg2" for hierarchy "Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_kga.tdf
    Info: Found entity 1: decode_kga
Info: Elaborating entity "decode_kga" for hierarchy "Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode2"
Info: Elaborating entity "decode_kga" for hierarchy "Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_jcb.tdf
    Info: Found entity 1: mux_jcb
Info: Elaborating entity "mux_jcb" for hierarchy "Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux4"
Info: Elaborating entity "CGRAM" for hierarchy "Graphiccard:\use_cg:GC|CGRAM:CG"
Info: Elaborating entity "altsyncram" for hierarchy "Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2472.tdf
    Info: Found entity 1: altsyncram_2472
Info: Elaborating entity "altsyncram_2472" for hierarchy "Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated"
Warning: Port "ByteCnt" on the entity instantiation of "txcounters1" is connected to a signal of width 10. The formal width of the signal in the module is 16.  Extra bits will be left dangling without any fanout logic.
Info: Found 6 design units, including 2 entities, in source file ../../../quartus60/libraries/megafunctions/sld_hub.vhd
    Info: Found design unit 1: HUB_PACK
    Info: Found design unit 2: JTAG_PACK
    Info: Found design unit 3: sld_hub-rtl
    Info: Found design unit 4: sld_jtag_state_machine-rtl
    Info: Found entity 1: sld_hub
    Info: Found entity 2: sld_jtag_state_machine
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "5"
    Info: Parameter "NODE_INFO" = "00001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "5"
    Info: Parameter "NODE_INFO" = "00001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|lpm_decode:instruction_decoder", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "5"
    Info: Parameter "NODE_INFO" = "00001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Found 1 design units, including 1 entities, in source file db/decode_ogi.tdf
    Info: Found entity 1: decode_ogi
Info: Found 2 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_dffex.vhd
    Info: Found design unit 1: sld_dffex-DFFEX
    Info: Found entity 1: sld_dffex
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:RESET", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "5"
    Info: Parameter "NODE_INFO" = "00001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:IRSR", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "5"
    Info: Parameter "NODE_INFO" = "00001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "5"
    Info: Parameter "NODE_INFO" = "00001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Elaborated megafunction instantiation "sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG", which is child of megafunction instantiation "sld_hub:sld_hub_inst"
Info: Instantiated megafunction "sld_hub:sld_hub_inst" with the following parameter:
    Info: Parameter "SLD_HUB_IP_VERSION" = "1"
    Info: Parameter "SLD_HUB_IP_MINOR_VERSION" = "3"
    Info: Parameter "SLD_COMMON_IP_VERSION" = "0"
    Info: Parameter "N_NODES" = "1"
    Info: Parameter "N_SEL_BITS" = "1"
    Info: Parameter "N_NODE_IR_BITS" = "5"
    Info: Parameter "NODE_INFO" = "00001000000110000110111000000000"
    Info: Parameter "COMPILATION_MODE" = "0"
    Info: Parameter "DEVICE_FAMILY" = "Cyclone"
Info: Power-up level of register "T8052:u0|T51_TC2:tc2|E_r[0]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "T8052:u0|T51_TC2:tc2|E_r[0]" with stuck data_in port to stuck value VCC
Warning: Reduced register "T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "T8052:u0|T51_TC2:tc2|Capture" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:u0|T51:core51|Rst_r_n" merged to single register "T8052:u0|T51_TC01:tc01|I1_r[0]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|I1_r[0]" merged to single register "T8052:u0|T51_TC01:tc01|I0_r[0]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|I0_r[0]" merged to single register "T8052:u0|T51_TC01:tc01|T1_r[0]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|T1_r[0]" merged to single register "T8052:u0|T51_TC01:tc01|T0_r[0]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|T0_r[0]" merged to single register "T8052:u0|T51_TC2:tc2|T_r[0]"
    Info: Duplicate register "T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|address_reg_b[0]" merged to single register "Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|address_reg_b[2]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[0]" merged to single register "T8052:u0|IO_Addr_r[0]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[1]" merged to single register "T8052:u0|IO_Addr_r[1]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[2]" merged to single register "T8052:u0|IO_Addr_r[2]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[3]" merged to single register "T8052:u0|IO_Addr_r[3]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[4]" merged to single register "T8052:u0|IO_Addr_r[4]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[5]" merged to single register "T8052:u0|IO_Addr_r[5]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[6]" merged to single register "T8052:u0|IO_Addr_r[6]"
    Info: Duplicate register "T8052:u0|Ethernet:\Eth:enet|mux_sel_r[1]" merged to single register "T8052:u0|Ethernet:\Eth:enet|mux_sel_r[0]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|T0_r[1]" merged to single register "T8052:u0|T51_TC2:tc2|T_r[1]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|T1_r[1]" merged to single register "T8052:u0|T51_TC2:tc2|T_r[1]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|I0_r[1]" merged to single register "T8052:u0|T51_TC2:tc2|T_r[1]"
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|I1_r[1]" merged to single register "T8052:u0|T51_TC2:tc2|T_r[1]"
    Info: Duplicate register "T8052:u0|T51:core51|T51_ALU:alu|Do_B_Op[1]" merged to single register "T8052:u0|T51:core51|T51_ALU:alu|MOV_Op[1]"
Warning: Reduced register "T8052:u0|T51:core51|Int_Trig_r[6]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:u0|T51_UART:uart|Baud_Cnt[0]" merged to single register "T8052:u0|sevenseg_if:\use_7seg:SevSeg|Counter[0]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "T8052:u0|T51_TC01:tc01|Prescaler[0]" merged to single register "T8052:u0|sevenseg_if:\use_7seg:SevSeg|Counter[0]"
    Info: Duplicate register "T8052:u0|T51_TC2:tc2|Prescaler[0]" merged to single register "T8052:u0|sevenseg_if:\use_7seg:SevSeg|Counter[0]"
    Info: Duplicate register "T8052:u0|T51_UART:uart|Prescaler[0]" merged to single register "T8052:u0|sevenseg_if:\use_7seg:SevSeg|Counter[0]"
Info: State machine "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state" contains 5 states
Info: Selected Auto state machine encoding method for state machine "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state"
Info: Encoding result for state machine "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.stop"
        Info: Encoded state bit "T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.data"
        Info: Encoded state bit "T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.start"
        Info: Encoded state bit "T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.delay"
        Info: Encoded state bit "T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.idle"
    Info: State "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.idle" uses code string "00000"
    Info: State "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.delay" uses code string "00011"
    Info: State "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.start" uses code string "00101"
    Info: State "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.data" uses code string "01001"
    Info: State "|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.stop" uses code string "10001"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction (NUMWORDS_A=16, WIDTH_A=32) from the following design logic: "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|fifo~5"
    Info: Inferred altsyncram megafunction (NUMWORDS_A=16, WIDTH_A=32) from the following design logic: "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo|fifo~5"
Info: Elaborated megafunction instantiation "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|altsyncram:fifo_rtl_0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hhi1.tdf
    Info: Found entity 1: altsyncram_hhi1
Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_qk01.tdf
    Info: Found entity 1: mult_qk01
Info: Ignored 140 buffer(s)
    Info: Ignored 140 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "SRAM1_ADR[15]" stuck at GND
    Warning: Pin "SRAM1_ADR[16]" stuck at GND
    Warning: Pin "SRAM1_ADR[17]" stuck at GND
    Warning: Pin "SRAM2_nBE[1]" stuck at VCC
Info: Registers with preset signals will power-up high
Info: Implemented 6836 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 87 output pins
    Info: Implemented 29 bidirectional pins
    Info: Implemented 6375 logic cells
    Info: Implemented 316 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Processing ended: Tue Dec 12 11:45:23 2006
    Info: Elapsed time: 00:06:24


