{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.41421",
   "Default View_TopLeft":"5169,3624",
   "ExpandedHierarchyInLayout":"/CLK1B_CW_0",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -120 -y 4590 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 8 -x 14780 -y 10730 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 8 -x 14780 -y 2790 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 8 -x 14780 -y 2650 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 8 -x 14780 -y 12680 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -120 -y 4480 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 8 -x 14780 -y 11610 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -120 -y 10030 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 8 -x 14780 -y 12470 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 8 -x 14780 -y 7030 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x -120 -y 7530 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 8 -x 14780 -y 7210 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 8 -x 14780 -y 11250 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 8 -x 14780 -y 11220 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 8 -x 14780 -y 20 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -120 -y 10060 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -120 -y 14470 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -120 -y 14500 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 8 -x 14780 -y 11350 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 8 -x 14780 -y 10870 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -120 -y 2740 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz_o -pg 1 -lvl 8 -x 14780 -y 10770 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -120 -y 11220 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -120 -y 11250 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -120 -y 7140 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -120 -y 10780 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -120 -y 10750 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x -120 -y 7480 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -120 -y 6810 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -120 -y 6840 -defaultsOSRD
preplace port TRX_rx09_fifo_valid_o -pg 1 -lvl 8 -x 14780 -y 7490 -defaultsOSRD
preplace port TRX_rx24_fifo_valid_o -pg 1 -lvl 8 -x 14780 -y 7520 -defaultsOSRD
preplace port fft09_data_tlast_in -pg 1 -lvl 0 -x -120 -y 7710 -defaultsOSRD
preplace port fft09_data_tready_out -pg 1 -lvl 8 -x 14780 -y 7550 -defaultsOSRD
preplace port fft09_data_tvalid_in -pg 1 -lvl 0 -x -120 -y 7740 -defaultsOSRD
preplace port fft09_config_tvalid_in -pg 1 -lvl 0 -x -120 -y 7680 -defaultsOSRD
preplace port fft09_aresetn_in -pg 1 -lvl 0 -x -120 -y 7620 -defaultsOSRD
preplace port fft24_data_tready_out -pg 1 -lvl 8 -x 14780 -y 7670 -defaultsOSRD
preplace port fft24_data_tlast_in -pg 1 -lvl 0 -x -120 -y 7860 -defaultsOSRD
preplace port fft24_data_tvalid_in -pg 1 -lvl 0 -x -120 -y 7890 -defaultsOSRD
preplace port fft24_config_tvalid_in -pg 1 -lvl 0 -x -120 -y 7830 -defaultsOSRD
preplace port fft24_aresetn_in -pg 1 -lvl 0 -x -120 -y 7770 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -120 -y 10000 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_SCLR -pg 1 -lvl 0 -x -120 -y 1710 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -120 -y 1740 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -120 -y 2040 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -120 -y 2070 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 8 -x 14780 -y 1990 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 8 -x 14780 -y 2020 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 8 -x 14780 -y 2050 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -120 -y 2130 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 8 -x 14780 -y 12810 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 8 -x 14780 -y 12910 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 8 -x 14780 -y 13010 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 8 -x 14780 -y 13110 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 8 -x 14780 -y 13310 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 8 -x 14780 -y 2940 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 8 -x 14780 -y 2970 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 8 -x 14780 -y 930 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 8 -x 14780 -y 250 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 8 -x 14780 -y 120 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 8 -x 14780 -y 590 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 8 -x 14780 -y 90 -defaultsOSRD
preplace portBus rst_100M_peripheral_aresetn -pg 1 -lvl 8 -x 14780 -y 12570 -defaultsOSRD
preplace portBus TRX_reset -pg 1 -lvl 8 -x 14780 -y 7240 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 8 -x 14780 -y 7270 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 8 -x 14780 -y 7300 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 8 -x 14780 -y 7330 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x -120 -y 7590 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x -120 -y 7560 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 8 -x 14780 -y 7360 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 8 -x 14780 -y 7390 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -120 -y 4390 -defaultsOSRD
preplace portBus TRX_rx09_fifo_o -pg 1 -lvl 8 -x 14780 -y 7430 -defaultsOSRD
preplace portBus TRX_rx24_fifo_o -pg 1 -lvl 8 -x 14780 -y 7460 -defaultsOSRD
preplace portBus fft09_config_tdata_in -pg 1 -lvl 0 -x -120 -y 7650 -defaultsOSRD
preplace portBus premem_rx09_addra_in -pg 1 -lvl 0 -x -120 -y 7920 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x -120 -y 7980 -defaultsOSRD
preplace portBus premem_rx24_dina_in -pg 1 -lvl 0 -x -120 -y 8130 -defaultsOSRD
preplace portBus premem_rx09_wea_in -pg 1 -lvl 0 -x -120 -y 8040 -defaultsOSRD
preplace portBus premem_rx09_addrb_in -pg 1 -lvl 0 -x -120 -y 7950 -defaultsOSRD
preplace portBus premem_rx24_addra_in -pg 1 -lvl 0 -x -120 -y 8070 -defaultsOSRD
preplace portBus premem_rx24_wea_in -pg 1 -lvl 0 -x -120 -y 8190 -defaultsOSRD
preplace portBus premem_rx09_quarterfrm_in -pg 1 -lvl 0 -x -120 -y 8010 -defaultsOSRD
preplace portBus premem_rx24_quarterfrm_in -pg 1 -lvl 0 -x -120 -y 8160 -defaultsOSRD
preplace portBus fft24_config_tdata_in -pg 1 -lvl 0 -x -120 -y 7800 -defaultsOSRD
preplace portBus premem_rx24_addrb_in -pg 1 -lvl 0 -x -120 -y 8100 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 8 -x 14780 -y 10010 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -120 -y 9970 -defaultsOSRD
preplace portBus EUI48_state -pg 1 -lvl 0 -x -120 -y 7330 -defaultsOSRD
preplace portBus EUI48_abort -pg 1 -lvl 0 -x -120 -y 7360 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO_In -pg 1 -lvl 0 -x -120 -y 2100 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO_Out -pg 1 -lvl 8 -x 14780 -y 1520 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 8 -x 14780 -y 2200 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 8 -x 14780 -y 3750 -defaultsOSRD
preplace inst SC0712_0 -pg 1 -lvl 7 -x 14456 -y 11240 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1852 -y 6970 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 2632 -y 10930 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 5767 -y 11234 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -x 2632 -y 10160 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 2 -x 450 -y 11030 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 4 -x 1852 -y 10400 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 2632 -y 7000 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 1080 -y 4510 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 5767 -y 13164 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 5767 -y 110 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 6 -x 5767 -y 12524 -defaultsOSRD
preplace inst TRX -pg 1 -lvl 6 -x 5767 -y 5444 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 5767 -y 2690 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 3 -x 1080 -y 10510 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 6 -x 5767 -y 11904 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 5767 -y 12924 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2632 -y 10490 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 6 -x 5767 -y 12084 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 5767 -y 12294 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 6 -x 5767 -y 11754 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 1080 -y 9930 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1852 -y 10750 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 2632 -y 11740 -defaultsOSRD
preplace inst microblaze_mcs_0 -pg 1 -lvl 6 -x 5767 -y 11444 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 450 -y 4480 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y 4590 -defaultsOSRD
preplace inst cfgmclk_util_ds_buf_0 -pg 1 -lvl 6 -x 5767 -y 11624 -defaultsOSRD
preplace inst PTT_xlconstant_1_len10 -pg 1 -lvl 5 -x 2632 -y 9680 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 450 -y 4590 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 6 -x 5767 -y 10524 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 6 -x 5767 -y 4022 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 6 -x 5767 -y 1290 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 7 -x 14456 -y 3700 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_clk_wiz_0 -pg 1 -lvl 6 -x 7007 -y 4232 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_axi_gpio_0 -pg 1 -lvl 6 -x 7007 -y 4042 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_c_shift_ram_0 -pg 1 -lvl 2 -x 6017 -y 4432 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_xlslice_0to0 -pg 1 -lvl 1 -x 5807 -y 4412 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_xlslice_1to1 -pg 1 -lvl 5 -x 6717 -y 4292 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_util_vector_logic_0 -pg 1 -lvl 3 -x 6267 -y 4432 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_util_reduced_logic_1 -pg 1 -lvl 5 -x 6717 -y 4422 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_xlconcat_0 -pg 1 -lvl 4 -x 6497 -y 4422 -defaultsOSRD
preplace netloc ARESETN_1 1 2 3 730J 10280 1310J 10282 2220
preplace netloc Net 1 7 1 14750J 11220n
preplace netloc SC0712_0_ext_scl_o 1 7 1 NJ 11250
preplace netloc SC0712_0_mcs_clk_out 1 4 4 2180 6450 3410 4792 7780J 7316 14620
preplace netloc SC0712_0_mon_GPIO1_I 1 4 4 2280 7500 3150J 4862 7740J 7386 14630
preplace netloc SC0712_0_mon_GPIO1_O 1 4 4 2230 7520 3190J 4882 7720J 7406 14610
preplace netloc SC0712_0_reset_out 1 4 4 2220 7624 3660 4984 7690J 7510 14600
preplace netloc axi_quad_spi_0_cfgmclk 1 5 2 3710 11684 7310
preplace netloc axi_quad_spi_0_eos 1 4 3 2370 7684 3380J 5034 7370
preplace netloc lt_F1_mgt_ref 1 4 1 2100 6660n
preplace netloc lt_F0_MIG_50mhz 1 4 1 2090 6640n
preplace netloc labtools_fmeter_0_update 1 4 1 2130 6720n
preplace netloc lt_F3_CLK0 1 4 1 2120 6700n
preplace netloc lt_F2_CLK1B 1 4 1 2110 6680n
preplace netloc microblaze_0_Clk_100MHz 1 1 7 280 10930 660 10270 1280 10642 2330 10640 3230 5024 7600 10656 14670J
preplace netloc mig_7series_0_mmcm_locked 1 1 6 260 10262 630J 10260 1290 10262 NJ 10262 3470 5044 7350
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 2 3710 11094 7320
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 790 10150 1300 10500 2110 11290 3690 11084 7340
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 6 270 10292 620J 10290 1260 10292 NJ 10292 3290 11074 7330
preplace netloc proc_sys_reset_0_mb_reset 1 5 1 3260 10120n
preplace netloc reset_1 1 0 5 NJ 10060 NJ 10060 NJ 10060 NJ 10060 2090
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 2 3 790 10716 1240J 11010 2250J
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 2 710 10300 1250J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 2 6 820 10736 1220J 11030 2360 10650 3240 10424 7590J 12456 14640J
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 4 2 2140 11300 3200J
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 NJ 4470
preplace netloc xlconcat_0_dout 1 3 1 1300 4510n
preplace netloc mig_7series_0_init_calib_complete 1 6 2 7720J 10756 14640J
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 3 3710 11824 7750 11130 14680J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 2 4 850 10746 1210J 11040 2280J 10840 3670
preplace netloc lt_F4_TRX_LVDS_divclk 1 4 1 2140 6800n
preplace netloc FPGA_IO_1 1 0 5 NJ 6810 NJ 6810 NJ 6810 NJ 6810 2170J
preplace netloc ULI_SYSTEM_XIO_1 1 0 5 NJ 6840 NJ 6840 NJ 6840 NJ 6840 NJ
preplace netloc TRX_rx_div_clk_g_0 1 2 5 870 6400 NJ 6400 NJ 6400 2920J 3762 7450
preplace netloc TRX_rx09_32bits_CD100 1 4 3 2370 6520 3040J 3880 7320
preplace netloc TRX_rx24_32bits_CD100 1 4 3 2290 6430 2950J 3792 7410
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 5 2 3700 11104 7310
preplace netloc cfgmclk_util_ds_buf_0_BUFG_O 1 6 1 7780J 11260n
preplace netloc UART0_UART0EXT_CTSn 1 6 2 7760J 12696 14730J
preplace netloc UART0_UART0EXT_DSRn 1 6 2 7770J 12796 14660J
preplace netloc UART0_UART0EXT_DCDn 1 6 2 7780J 12896 14620J
preplace netloc UART0_UART0EXT_RIn 1 6 2 7790J 12996 14600J
preplace netloc UART0EXT_RTSn_1 1 0 6 -100J 11700 NJ 11700 750J 11406 1260J 11700 2120J 11280 2870J
preplace netloc UART0EXT_DTRn_1 1 0 6 NJ 14500 NJ 14500 740J 14206 1250J 14500 2230J 12770 2810J
preplace netloc UART0_UART0_rst_n 1 6 2 7780J 13196 14680J
preplace netloc PWM_lights_LCD_rstn 1 6 2 7790J 90 NJ
preplace netloc PWM_lights_LED_RGB_blue 1 6 2 7790J 112 14760J
preplace netloc PWM_lights_LED_RGB_green 1 6 2 7780J 250 NJ
preplace netloc PWM_lights_LCD_BL 1 6 2 7770J 590 NJ
preplace netloc PWM_lights_LED_RGB_red 1 6 2 7760J 930 NJ
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 6 -100J 10920 NJ 10920 760J 10726 1230J 11020 2220J 10826 3190J
preplace netloc rotenc_dec_cnt_en_1 1 0 6 NJ 11250 NJ 11250 870J 10956 1200J 11250 2370J 11022 3130J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 6 NJ 7140 NJ 7140 NJ 7140 NJ 7140 2150 6560 3250
preplace netloc TRX_TRX_reset 1 6 2 7760J 7126 14750J
preplace netloc TRX_TRX_rfx_mode 1 6 2 7750J 7156 14740J
preplace netloc TRX_clk_26MHz_1 1 0 6 NJ 7480 NJ 7480 630J 7510 NJ 7510 NJ 7510 3310J
preplace netloc TRX_TRX_PLL_clk_25MHz_P 1 6 2 7730J 7186 14730J
preplace netloc TRX_TRX_PLL_clk_25MHz_N 1 6 2 7710J 7216 14720J
preplace netloc TRX_rx_data_p_1 1 0 6 -100J 7574 NJ 7574 NJ 7574 NJ 7574 NJ 7574 3360J
preplace netloc TRX_rx_data_n_1 1 0 6 NJ 7560 NJ 7560 NJ 7560 NJ 7560 2090J 7564 3370J
preplace netloc TRX_TRX_tx_data_p 1 6 2 7700J 7246 14710J
preplace netloc TRX_TRX_tx_data_n 1 6 2 7680J 7276 14700J
preplace netloc TRX_rd_data_count_CD100 1 4 3 2300 6420 2940J 3782 7490
preplace netloc ETH0_DA_G 1 6 2 7660J 2970 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 2 5 830 7584 NJ 7584 NJ 7584 3270J 4954 7430
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 5 840 7594 NJ 7594 NJ 7594 3260J 4944 7540
preplace netloc axi_timer_0_interrupt 1 2 5 850 7604 NJ 7604 NJ 7604 3280J 4964 7520
preplace netloc TRX_int_1 1 0 3 NJ 10750 NJ 10750 680J
preplace netloc PLL_int_1 1 0 3 NJ 10780 NJ 10780 690J
preplace netloc UART0_ip2intc_irpt 1 2 5 860 7664 NJ 7664 2110J 7654 3350J 5014 7500
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 2 5 780 7544 NJ 7544 NJ 7544 3220J 4906 7570
preplace netloc ROTENC_decoder_ip2intc_irpt 1 2 5 810 7614 NJ 7614 NJ 7614 3300J 4974 7510
preplace netloc UART0_interrupt 1 2 5 820 7644 NJ 7644 NJ 7644 3340J 5004 7550
preplace netloc TRX_ip2intc_irpt 1 2 5 800 7634 NJ 7634 NJ 7634 3320J 4994 7310
preplace netloc ETH0_ip2intc_irpt 1 2 5 760 7470 NJ 7470 NJ 7470 3120J 4832 7540
preplace netloc PWM_lights_ip2intc_irpt 1 2 5 770 7480 NJ 7480 NJ 7480 3130J 4842 7580
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 6 NJ 4390 NJ 4390 NJ 4390 NJ 4390 NJ 4390 2990J
preplace netloc ETH0_LINK_LED_g_0 1 0 6 NJ 2740 NJ 2740 NJ 2740 NJ 2740 NJ 2740 2880J
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 5 1 3270 10180n
preplace netloc TRX_rx09_fifo_o_1 1 6 2 7670J 7326 14690J
preplace netloc TRX_rx24_fifo_o_1 1 6 2 7660J 7346 14680J
preplace netloc TRX_rx09_fifo_valid_o_1 1 6 2 7650J 7376 14670J
preplace netloc TRX_rx24_fifo_valid_o_1 1 6 2 7640J 7416 14660J
preplace netloc fft09_data_tlast_in_0 1 0 6 NJ 7710 NJ 7710 NJ 7710 NJ 7710 2090J 7714 3430J
preplace netloc fft09_data_tready_out_0 1 6 2 7630J 7436 14650J
preplace netloc fft09_data_tvalid_in_0 1 0 6 NJ 7740 NJ 7740 NJ 7740 NJ 7740 NJ 7740 3450J
preplace netloc fft09_config_tdata_in_0 1 0 6 NJ 7650 NJ 7650 630J 7674 NJ 7674 NJ 7674 3420J
preplace netloc fft09_config_tvalid_in_0 1 0 6 NJ 7680 NJ 7680 620J 7684 NJ 7684 2090J 7694 3440J
preplace netloc fft09_aresetn_in_0 1 0 6 NJ 7620 NJ 7620 640J 7654 NJ 7654 2100J 7704 3460J
preplace netloc xfft_rx09_dly3449_event_frame_started_out_0 1 4 3 2310 6460 2970J 3820 7420
preplace netloc xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 3 2350 6510 3030J 3870 7360
preplace netloc xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 3 2330 6500 3020J 3860 7390
preplace netloc xfft_rx09_dly3449_event_data_in_channel_halt_out_0 1 4 3 2270 6440 2960J 3802 7530
preplace netloc premem_rx09_addra_in_0 1 0 6 NJ 7920 NJ 7920 710J 9530 NJ 9530 NJ 9530 3480J
preplace netloc premem_rx09_dina_in_0 1 0 6 NJ 7980 NJ 7980 690J 9550 NJ 9550 NJ 9550 3510J
preplace netloc premem_rx24_dina_in_0 1 0 6 NJ 8130 NJ 8130 640J 9600 NJ 9600 NJ 9600 3570J
preplace netloc premem_rx09_wea_in_0 1 0 6 NJ 8040 NJ 8040 670J 9570 NJ 9570 NJ 9570 3540J
preplace netloc premem_rx09_addrb_in_0 1 0 6 NJ 7950 NJ 7950 700J 9540 NJ 9540 NJ 9540 3520J
preplace netloc postmem_rx09_doutb_out_0 1 4 3 2250 6480 3000J 3840 7480
preplace netloc postmem_rx24_doutb_out_0 1 4 3 2260 6490 3010J 3850 7470
preplace netloc premem_rx24_addra_in_0 1 0 6 NJ 8070 NJ 8070 660J 9580 NJ 9580 NJ 9580 3580J
preplace netloc premem_rx24_wea_in_0 1 0 6 NJ 8190 NJ 8190 620J 9620 NJ 9620 NJ 9620 3630J
preplace netloc premem_rx09_quarterfrm_in_0 1 0 6 NJ 8010 NJ 8010 680J 9560 NJ 9560 NJ 9560 3590J
preplace netloc premem_rx24_quarterfrm_in_0 1 0 6 NJ 8160 NJ 8160 630J 9610 NJ 9610 NJ 9610 3640J
preplace netloc postmem_rx_addrb_in_0 1 5 1 3390 5644n
preplace netloc fft24_data_tready_out_0 1 6 2 7610J 7556 14640J
preplace netloc xfft_rx24_dly3449_event_frame_started_out_0 1 4 3 2360 6550 3070J 3910 7380
preplace netloc xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 3 2340 6540 3060J 3900 7400
preplace netloc xfft_rx24_dly3198_event_tlast_missing_out_0 1 4 3 2320 6530 3050J 3890 7440
preplace netloc xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 3 2240 6470 2980J 3830 7560
preplace netloc fft24_data_tlast_in_0 1 0 6 NJ 7860 NJ 7860 730J 9510 NJ 9510 NJ 9510 3550J
preplace netloc fft24_data_tvalid_in_0 1 0 6 NJ 7890 NJ 7890 720J 9520 NJ 9520 NJ 9520 3600J
preplace netloc fft24_config_tdata_in_0 1 0 6 NJ 7800 NJ 7800 750J 9490 NJ 9490 NJ 9490 3560J
preplace netloc fft24_config_tvalid_in_0 1 0 6 NJ 7830 NJ 7830 740J 9500 NJ 9500 NJ 9500 3610J
preplace netloc premem_rx24_addrb_in_0 1 0 6 NJ 8100 NJ 8100 650J 9590 NJ 9590 NJ 9590 3650J
preplace netloc fft24_aresetn_in_0 1 0 6 NJ 7770 NJ 7770 NJ 7770 NJ 7770 NJ 7770 3620J
preplace netloc PTT_xlconstant_1_len10_dout 1 5 1 3700J 5784n
preplace netloc ROTENC_decoder_Q 1 4 3 2340 7490 3140J 4852 7580
preplace netloc CLK0_NA_0 1 1 1 NJ 4590
preplace netloc CLK0_NA_g_0 1 2 1 760J 4510n
preplace netloc labtools_fmeter_0_F5 1 4 1 2170 7000n
preplace netloc labtools_fmeter_0_F6 1 4 1 2160 7020n
preplace netloc ETH0_s_mii_tx_clk 1 2 5 860 3872 NJ 3872 NJ 3872 2870 2188 7670
preplace netloc ETH0_s_mii_rx_clk 1 2 5 840 3712 NJ 3712 NJ 3712 2850 2028 7690
preplace netloc ETH0_DA_Y 1 6 2 7680J 2940 NJ
preplace netloc ETH0_LEDstatus_0 1 4 3 2360 7440 3080J 4802 7460
preplace netloc ETH0_m_mii_txd_0 1 4 3 2200 6380 2900J 3742 7360
preplace netloc ETH0_s_mii_rxd_0 1 4 3 2210 6390 2910J 3752 7350
preplace netloc EUI48_EUI48_FSM_start 1 4 4 2350 7460 3100J 4822 7620 9896 14700J
preplace netloc EUI48_FSM_run_1 1 0 6 NJ 10000 NJ 10000 NJ 10000 NJ 10000 2130 10040 3370J
preplace netloc EUI48_data_1 1 0 6 NJ 9970 NJ 9970 690J 10010 NJ 10010 2150 10050 3340J
preplace netloc EUI48_state_1 1 0 5 NJ 7330 NJ 7330 NJ 7330 NJ 7330 2090J
preplace netloc EUI48_abort_1 1 0 5 NJ 7360 NJ 7360 NJ 7360 NJ 7360 NJ
preplace netloc mdm_1_Debug_SYS_Rst 1 3 3 1260J 6360 NJ 6360 2880
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 5 850 6410 NJ 6410 NJ 6410 2930J 3772 7330
preplace netloc dcm_locked_1 1 5 2 3710 2932 7340
preplace netloc ETH0_MIIstatus_0 1 4 3 2190 6370 2890J 3732 7330
preplace netloc ETH0_s_mii_col 1 5 2 3410 2228 7640
preplace netloc ETH0_s_mii_crs 1 5 2 3670 1966 7740
preplace netloc ETH0_s_mii_rx_dv 1 5 2 3680 1986 7730
preplace netloc ETH0_s_mii_rxd_1 1 5 2 3700 2006 7700
preplace netloc ETH0_s_mii_rx_er 1 5 2 3710 2208 7650
preplace netloc ETH0_m_mii_tx_en 1 5 2 3640 1018 7450
preplace netloc ETH0_m_mii_txd_1 1 5 2 3650 1028 7380
preplace netloc ETH0_m_mii_tx_er 1 5 2 3660 1038 7370
preplace netloc SCOPE_FSM_Timebase_SCLR_1 1 0 6 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 2810J
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 6 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ 1740 2820J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 6 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ 2040 2830J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 6 NJ 2070 NJ 2070 NJ 2070 NJ 2070 NJ 2070 2860J
preplace netloc SCOPE_FSM_GPIO_In_1 1 0 6 NJ 2100 NJ 2100 NJ 2100 NJ 2100 NJ 2100 2880J
preplace netloc SCOPE_SCOPE_FSM_GPIO_Out 1 6 2 7790J 1520 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 6 2 7780J 1990 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 6 2 7770J 2020 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 6 2 7760J 2050 NJ
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 6 2 7750J 2200 NJ
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 6 NJ 2130 NJ 2130 NJ 2130 NJ 2130 NJ 2130 2890J
preplace netloc USER_dbg_USER_dbg_out 1 7 1 14760J 3700n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 5 2 3700 2920 7600
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 5 2 3410 1008 7550
preplace netloc In5_1 1 6 1 7620 3720n
preplace netloc CLK1B_CW_0_psdone 1 4 3 2370 7450 3090J 4812 7310
preplace netloc microblaze_0_axi_periph_M09_AXI 1 5 1 2910 11760n
preplace netloc mig_7series_0_DDR3 1 6 2 7690J 10616 14730J
preplace netloc microblaze_0_dlmb_1 1 4 1 2180 10710n
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 4480 NJ
preplace netloc microblaze_0_axi_periph_M13_AXI 1 5 1 3530 5164n
preplace netloc INT_ctrl_interrupt 1 3 1 1260 10510n
preplace netloc TRX_TRX_tx_clk 1 6 2 7770J 7096 14760J
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 3140 11600n
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 2 7710J 2790 NJ
preplace netloc microblaze_0_axi_periph_M12_AXI 1 5 1 3490 5104n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 3210 2610n
preplace netloc microblaze_0_M_AXI_IC 1 4 1 2300 10420n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 3170 11660n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 3180 11640n
preplace netloc ETH0_RMII_PHY_M_0 1 6 2 7720J 2650 NJ
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 3110 90n
preplace netloc microblaze_0_ilmb_1 1 4 1 2100 10730n
preplace netloc axi_iic_1_IIC 1 6 2 7720J 12356 14720J
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 2850 11620n
preplace netloc UART0_UART0 1 6 2 7750J 12566 14600J
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 2840 11700n
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 1 3500 5124n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 1 2830 11720n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 3310 10490n
preplace netloc microblaze_0_debug 1 3 1 1270 9920n
preplace netloc microblaze_0_axi_periph_M16_AXI 1 5 1 2820 4172n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 6 NJ 10030 NJ 10030 NJ 10030 NJ 10030 2100J 10060 3320J
preplace netloc microblaze_0_M_AXI_DC 1 4 1 2270 10400n
preplace netloc TRX_TRX_spi 1 6 2 7790J 6916 14760J
preplace netloc microblaze_0_axi_periph_M14_AXI 1 5 1 3400 4022n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 5 1 3680 10484n
preplace netloc microblaze_0_axi_dp 1 4 1 2090 10750n
preplace netloc TRX_rx_clk_64MHz_1 1 0 6 NJ 7530 NJ 7530 NJ 7530 NJ 7530 2100J 7554 3330J
preplace netloc CLK0_NA_diff_0 1 0 1 NJ 4590
preplace netloc axi_iic_0_IIC 1 6 1 7770 11220n
preplace netloc microblaze_0_axi_periph_M15_AXI 1 5 1 3160 1100n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 7790J 11496 14680J
preplace netloc microblaze_mcs_0_GPIO1 1 6 1 7760 11240n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 2 4 870 9480 NJ 9480 NJ 9480 2810
preplace netloc CLK1B_CW_0|CLK1B_50MHz_phy_clk_0 1 0 6 5697J 4502 NJ 4502 NJ 4502 NJ 4502 NJ 4502 6867
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out1_RMII 1 6 1 N 4202
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out2_fmeter 1 6 1 N 4222
preplace netloc CLK1B_CW_0|dcm_locked_1 1 6 1 N 4282
preplace netloc CLK1B_CW_0|s_axi_aresetn_0 1 0 6 NJ 4352 NJ 4352 NJ 4352 NJ 4352 NJ 4352 6847
preplace netloc CLK1B_CW_0|s_axi_aclk_0 1 0 6 NJ 4512 5907 4232 NJ 4232 NJ 4232 NJ 4232 6857
preplace netloc CLK1B_CW_0|CLK1B_c_shift_ram_0_Q 1 2 1 NJ 4432
preplace netloc CLK1B_CW_0|CLK1B_axi_gpio_0_gpio_io_o 1 0 7 5707 4162 NJ 4162 NJ 4162 NJ 4162 6587 4032 6847J 3952 7157
preplace netloc CLK1B_CW_0|CLK1B_xlslice_0to0_Dout 1 1 3 5917 4362 NJ 4362 6407
preplace netloc CLK1B_CW_0|CLK1B_xlconcat_0_dout 1 4 1 NJ 4422
preplace netloc CLK1B_CW_0|CLK1B_util_vector_logic_0_Res 1 3 1 N 4432
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out3_Scope 1 6 1 7157 4242n
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out4_000deg 1 6 1 7137 4262n
preplace netloc CLK1B_CW_0|CLK1B_util_reduced_logic_1_Res 1 5 1 6877 4272n
preplace netloc CLK1B_CW_0|CLK1B_xlslice_1to1_Dout 1 5 1 NJ 4292
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_psdone 1 6 1 7147 4072n
preplace netloc CLK1B_CW_0|Conn1 1 0 6 NJ 4022 NJ 4022 NJ 4022 NJ 4022 NJ 4022 N
preplace netloc CLK1B_CW_0|Conn2 1 0 6 NJ 4172 NJ 4172 NJ 4172 NJ 4172 NJ 4172 N
levelinfo -pg 1 -120 140 450 1080 1852 2632 5767 14456 14780
levelinfo -hier CLK1B_CW_0 * 5807 6017 6267 6497 6717 7007 *
pagesize -pg 1 -db -bbox -sgen -380 0 15040 23190
pagesize -hier CLK1B_CW_0 -db -bbox -sgen 5667 3942 7187 4522
"
}
0
