From 128b9a869c6ea03206eb00b87fe851785a4780f5 Mon Sep 17 00:00:00 2001
From: Jan Mennekens <janx.mennekens@intel.com>
Date: Tue, 13 May 2014 15:07:46 +0200
Subject: [PATCH 314/429] dsw_io: correct SoC GPIO defintions

removed CTP definitions

Signed-off-by: Jan Mennekens <janx.mennekens@intel.com>
---
 arch/x86/include/asm/intel_scu_flis.h         | 261 ------------------
 .../intel-mid/device_libs/platform_scu_flis.c | 221 ---------------
 2 files changed, 482 deletions(-)

diff --git a/arch/x86/include/asm/intel_scu_flis.h b/arch/x86/include/asm/intel_scu_flis.h
index 75a00ff33c99..7cea73598f09 100644
--- a/arch/x86/include/asm/intel_scu_flis.h
+++ b/arch/x86/include/asm/intel_scu_flis.h
@@ -7,43 +7,6 @@ enum flis_param_t {
 	OPEN_DRAIN,
 };
 
-#ifndef CONFIG_X86_MRFLD
-/* For CTP */
-/*
- * Config value for PULL
- */
-#define NONE		(0 << 0)
-#define DOWN_20K	(1 << 0)
-#define DOWN_2K		(1 << 1)
-/* DOWN_75K is reserved */
-#define UP_20K		(1 << 3)
-#define UP_2K		(1 << 4)
-/*910 Weak Pull-Up*/
-#define UP_910		(1 << 5)
-
-/*
- * Config value for OPEN_DRAIN
- */
-#define OD_DISABLE	(1 << 0)
-#define OD_ENABLE	(0 << 0)
-
-/*
- * Config value for MUX
- */
-/*Bit0: Mux Enable for Input Enable*/
-#define MUX_EN_INPUT_EN		(1<<0)
-/*Bit1: Input Enable for*/
-#define INPUT_EN		(1<<1)
-/*Bit2: Mux Enable for Output Enable*/
-#define MUX_EN_OUTPUT_EN	(1<<2)
-/*Bit3: Output Enable*/
-#define OUTPUT_EN		(1<<3)
-
-#define PULL_MASK		0x3F
-#define MUX_MASK		0xF
-#define OPEN_DRAIN_MASK		0x1
-
-#else
 /* For MERR */
 
 #define PULL_MASK	((7 << 4) | (3 << 8))
@@ -74,229 +37,6 @@ enum flis_param_t {
 #define MUX_EN_OUTPUT_EN	(8 << 12)
 #define OUTPUT_EN		(4 << 12)
 
-#endif
-
-enum ctp_pinname_t {
-	i2s_2_clk = 0,
-	i2s_2_fs = 1,
-	i2s_2_rxd = 2,
-	i2s_2_txd = 3,
-	msic_reset_b = 4,
-	spi_0_clk = 5,
-	spi_0_sdi = 6,
-	spi_0_sdo = 7,
-	spi_0_ss = 8,
-	svid_clkout = 9,
-	svid_clksynch = 10,
-	svid_din = 11,
-	svid_dout = 12,
-	usb_ulpi_clk = 13,
-	usb_ulpi_data0 = 14,
-	usb_ulpi_data1 = 15,
-	usb_ulpi_data2 = 16,
-	usb_ulpi_data3 = 17,
-	usb_ulpi_data4 = 18,
-	usb_ulpi_data5 = 19,
-	usb_ulpi_data6 = 20,
-	usb_ulpi_data7 = 21,
-	usb_ulpi_dir = 22,
-	usb_ulpi_nxt = 23,
-	usb_ulpi_refclk = 24,
-	usb_ulpi_stp = 25,
-	ulpi1lpc_gpe_b = 26,
-	ulpi1lpc_lpc_ad0 = 27,
-	ulpi1lpc_lpc_ad1 = 28,
-	ulpi1lpc_lpc_ad2 = 29,
-	ulpi1lpc_lpc_ad3 = 30,
-	ulpi1lpc_lpc_clkout = 31,
-	ulpi1lpc_lpc_clkrun = 32,
-	ulpi1lpc_lpc_frame_b = 33,
-	ulpi1lpc_lpc_reset_b = 34,
-	ulpi1lpc_lpc_serirq = 35,
-	ulpi1lpc_lpc_smi_b = 36,
-	ulpi1lpc_usb_ulpi_1_clk = 37,
-	ulpi1lpc_usb_ulpi_1_data0 = 38,
-	ulpi1lpc_usb_ulpi_1_data1 = 39,
-	ulpi1lpc_usb_ulpi_1_data2 = 40,
-	ulpi1lpc_usb_ulpi_1_data3 = 41,
-	ulpi1lpc_usb_ulpi_1_data4 = 42,
-	ulpi1lpc_usb_ulpi_1_data5 = 43,
-	ulpi1lpc_usb_ulpi_1_data6 = 44,
-	ulpi1lpc_usb_ulpi_1_data7 = 45,
-	ulpi1lpc_usb_ulpi_1_dir = 46,
-	ulpi1lpc_usb_ulpi_1_nxt = 47,
-	ulpi1lpc_usb_ulpi_1_refclk = 48,
-	ulpi1lpc_usb_ulpi_1_stp = 49,
-	kbd_dkin0 = 50,
-	kbd_dkin1 = 51,
-	kbd_dkin2 = 52,
-	kbd_dkin3 = 53,
-	kbd_mkin0 = 54,
-	kbd_mkin1 = 55,
-	kbd_mkin2 = 56,
-	kbd_mkin3 = 57,
-	kbd_mkin4 = 58,
-	kbd_mkin5 = 59,
-	kbd_mkin6 = 60,
-	kbd_mkin7 = 61,
-	kbd_mkout0 = 62,
-	kbd_mkout1 = 63,
-	kbd_mkout2 = 64,
-	kbd_mkout3 = 65,
-	kbd_mkout4 = 66,
-	kbd_mkout5 = 67,
-	kbd_mkout6 = 68,
-	kbd_mkout7 = 69,
-	camerasb10 = 70,
-	camerasb4 = 71,
-	camerasb5 = 72,
-	camerasb6 = 73,
-	camerasb7 = 74,
-	camerasb8 = 75,
-	camerasb9 = 76,
-	i2c_4_scl = 77,
-	i2c_4_sda = 78,
-	i2c_5_scl = 79,
-	i2c_5_sda = 80,
-	intd_dsi_te1 = 81,
-	intd_dsi_te2 = 82,
-	stio_0_cd_b = 83,
-	stio_0_clk = 84,
-	stio_0_cmd = 85,
-	stio_0_dat0 = 86,
-	stio_0_dat1 = 87,
-	stio_0_dat2 = 88,
-	stio_0_dat3 = 89,
-	stio_0_dat4 = 90,
-	stio_0_dat5 = 91,
-	stio_0_dat6 = 92,
-	stio_0_dat7 = 93,
-	stio_0_wp_b = 94,
-	camerasb0 = 95,
-	camerasb1 = 96,
-	camerasb2 = 97,
-	camerasb3 = 98,
-	ded_gpio10 = 99,
-	ded_gpio11 = 100,
-	ded_gpio12 = 101,
-	ded_gpio13 = 102,
-	ded_gpio14 = 103,
-	ded_gpio15 = 104,
-	ded_gpio16 = 105,
-	ded_gpio17 = 106,
-	ded_gpio18 = 107,
-	ded_gpio19 = 108,
-	ded_gpio20 = 109,
-	ded_gpio21 = 110,
-	ded_gpio22 = 111,
-	ded_gpio23 = 112,
-	ded_gpio24 = 113,
-	ded_gpio25 = 114,
-	ded_gpio26 = 115,
-	ded_gpio27 = 116,
-	ded_gpio28 = 117,
-	ded_gpio29 = 118,
-	ded_gpio30 = 119,
-	ded_gpio8 = 120,
-	ded_gpio9 = 121,
-	mpti_nidnt_clk = 122,
-	mpti_nidnt_data0 = 123,
-	mpti_nidnt_data1 = 124,
-	mpti_nidnt_data2 = 125,
-	mpti_nidnt_data3 = 126,
-	stio_1_clk = 127,
-	stio_1_cmd = 128,
-	stio_1_dat0 = 129,
-	stio_1_dat1 = 130,
-	stio_1_dat2 = 131,
-	stio_1_dat3 = 132,
-	stio_2_clk = 133,
-	stio_2_cmd = 134,
-	stio_2_dat0 = 135,
-	stio_2_dat1 = 136,
-	stio_2_dat2 = 137,
-	stio_2_dat3 = 138,
-	coms_int0 = 139,
-	coms_int1 = 140,
-	coms_int2 = 141,
-	coms_int3 = 142,
-	ded_gpio4 = 143,
-	ded_gpio5 = 144,
-	ded_gpio6 = 145,
-	ded_gpio7 = 146,
-	i2s_0_clk = 147,
-	i2s_0_fs = 148,
-	i2s_0_rxd = 149,
-	i2s_0_txd = 150,
-	i2s_1_clk = 151,
-	i2s_1_fs = 152,
-	i2s_1_rxd = 153,
-	i2s_1_txd = 154,
-	mslim_1_bclk = 155,
-	mslim_1_bdat = 156,
-	resetout_b = 157,
-	spi_2_clk = 158,
-	spi_2_sdi = 159,
-	spi_2_sdo = 160,
-	spi_2_ss0 = 161,
-	spi_2_ss1 = 162,
-	spi_3_clk = 163,
-	spi_3_sdi = 164,
-	spi_3_sdo = 165,
-	spi_3_ss0 = 166,
-	spi_3_ss1 = 167,
-	uart_0_cts = 168,
-	uart_0_rts = 169,
-	uart_0_rx = 170,
-	uart_0_tx = 171,
-	uart_1_rx = 172,
-	uart_1_sd = 173,
-	uart_1_tx = 174,
-	uart_2_rx = 175,
-	uart_2_tx = 176,
-	aclkph = 177,
-	dclkph = 178,
-	dsiclkph = 179,
-	ierr = 180,
-	jtag_tckc = 181,
-	jtag_tdic = 182,
-	jtag_tdoc = 183,
-	jtag_tmsc = 184,
-	jtag_trst_b = 185,
-	lclkph = 186,
-	lfhclkph = 187,
-	osc_clk_ctrl0 = 188,
-	osc_clk_ctrl1 = 189,
-	osc_clk_out0 = 190,
-	osc_clk_out1 = 191,
-	osc_clk_out2 = 192,
-	osc_clk_out3 = 193,
-	prochot_b = 194,
-	thermtrip_b = 195,
-	uclkph = 196,
-	ded_gpio31 = 197,
-	ded_gpio32 = 198,
-	ded_gpio33 = 199,
-	hdmi_cec = 200,
-	i2c_3_scl_hdmi_ddc = 201,
-	i2c_3_sda_hdmi_ddc = 202,
-	i2c_0_scl = 203,
-	i2c_0_sda = 204,
-	i2c_1_scl = 205,
-	i2c_1_sda = 206,
-	i2c_2_scl = 207,
-	i2c_2_sda = 208,
-	spi_1_clk = 209,
-	spi_1_sdi = 210,
-	spi_1_sdo = 211,
-	spi_1_ss0 = 212,
-	spi_1_ss1 = 213,
-	spi_1_ss2 = 214,
-	spi_1_ss3 = 215,
-	spi_1_ss4 = 216,
-	CTP_PIN_NUM,
-};
-
 /* Add prefix "tng_" to avoid name duplication with ctp pins */
 enum tng_pinname_t {
 	tng_usb_ulpi_0_clk = 0,
@@ -583,5 +323,4 @@ int get_pin_flis(unsigned int name, enum flis_param_t param, u32 *val);
 u32 get_flis_value(u32 offset);
 void set_flis_value(u32 value, u32 offset);
 
-extern struct pinstruct_t ctp_pin_table[];
 #endif
diff --git a/arch/x86/platform/intel-mid/device_libs/platform_scu_flis.c b/arch/x86/platform/intel-mid/device_libs/platform_scu_flis.c
index fe7e24994180..778f70c04bed 100644
--- a/arch/x86/platform/intel-mid/device_libs/platform_scu_flis.c
+++ b/arch/x86/platform/intel-mid/device_libs/platform_scu_flis.c
@@ -19,227 +19,6 @@
 #include <asm/intel_scu_flis.h>
 #include "platform_scu_flis.h"
 
-/* Cloverview Pin Table */
-struct pinstruct_t ctp_pin_table[CTP_PIN_NUM] = {
-	[i2s_2_clk]			 = { true,	0x01,	0x30,	0,	0x10,	2,	0x51,    0 },
-	[i2s_2_fs]			 = { true,	0x01,	0x30,	6,	0x10,	6,	0x51,    1 },
-	[i2s_2_rxd]			 = { true,	0x01,	0x30,	12,	0x10,	10,	0x51,    2 },
-	[i2s_2_txd]			 = { true,	0x01,	0x30,	18,	0x10,	14,	0x51,    3 },
-	[msic_reset_b]			 = { true,	0x01,	0x30,	24,	0x10,	18,	0x51,    4 },
-	[spi_0_clk]			 = { true,	0x01,	0x31,	0,	0x10,	22,	0x51,    5 },
-	[spi_0_sdi]			 = { true,	0x01,	0x31,	6,	0x10,	26,	0x51,    6 },
-	[spi_0_sdo]			 = { true,	0x01,	0x31,	12,	0x11,	0,	0x51,    7 },
-	[spi_0_ss]			 = { true,	0x01,	0x31,	18,	0x11,	4,	0x51,    8 },
-	[svid_clkout]			 = { true,	0x01,	0x31,	24,	0x11,	8,	0x51,    9 },
-	[svid_clksynch]			 = { true,	0x01,	0x32,	0,	0x11,	12,	0x51,    10 },
-	[svid_din]			 = { true,	0x01,	0x32,	6,	0x11,	16,	0x51,    11 },
-	[svid_dout]			 = { true,	0x01,	0x32,	12,	0x11,	20,	0x51,    12 },
-	[usb_ulpi_clk]			 = { true,	0x01,	0x32,	18,	0x11,	24,	0x51,    13 },
-	[usb_ulpi_data0]		 = { true,	0x01,	0x32,	24,	0x11,	28,	0x51,    14 },
-	[usb_ulpi_data1]		 = { true,	0x01,	0x33,	0,	0x12,	0,	0x51,    15 },
-	[usb_ulpi_data2]		 = { true,	0x01,	0x33,	6,	0x12,	4,	0x51,    16 },
-	[usb_ulpi_data3]		 = { true,	0x01,	0x33,	12,	0x12,	8,	0x51,    17 },
-	[usb_ulpi_data4]		 = { true,	0x01,	0x33,	18,	0x12,	12,	0x51,    18 },
-	[usb_ulpi_data5]		 = { true,	0x01,	0x33,	24,	0x12,	16,	0x51,    19 },
-	[usb_ulpi_data6]		 = { true,	0x01,	0x34,	0,	0x12,	20,	0x51,    20 },
-	[usb_ulpi_data7]		 = { true,	0x01,	0x34,	6,	0x12,	24,	0x51,    21 },
-	[usb_ulpi_dir]			 = { true,	0x01,	0x34,	12,	0x12,	28,	0x51,    22 },
-	[usb_ulpi_nxt]			 = { true,	0x01,	0x34,	18,	0x13,	0,	0x51,    23 },
-	[usb_ulpi_refclk]		 = { true,	0x01,	0x34,	24,	0x13,	4,	0x51,    24 },
-	[usb_ulpi_stp]			 = { true,	0x01,	0x35,	0,	0x13,	8,	0x51,    25 },
-	[ulpi1lpc_gpe_b]		 = { true,	0x02,	0x30,	0,	0x10,	0,	0x51,    0 },
-	[ulpi1lpc_lpc_ad0]		 = { true,	0x02,	0x30,	6,	0x10,	4,	0x51,    1 },
-	[ulpi1lpc_lpc_ad1]		 = { true,	0x02,	0x30,	12,	0x10,	8,	0x51,    2 },
-	[ulpi1lpc_lpc_ad2]		 = { true,	0x02,	0x30,	18,	0x10,	12,	0x51,    3 },
-	[ulpi1lpc_lpc_ad3]		 = { true,	0x02,	0x30,	24,	0x10,	16,	0x51,    4 },
-	[ulpi1lpc_lpc_clkout]		 = { true,	0x02,	0x31,	0,	0x10,	20,	0x51,    5 },
-	[ulpi1lpc_lpc_clkrun]		 = { true,	0x02,	0x31,	6,	0x10,	24,	0x51,    6 },
-	[ulpi1lpc_lpc_frame_b]		 = { true,	0x02,	0x31,	12,	0x10,	28,	0x51,    7 },
-	[ulpi1lpc_lpc_reset_b]		 = { true,	0x02,	0x31,	18,	0x11,	0,	0x51,    8 },
-	[ulpi1lpc_lpc_serirq]		 = { true,	0x02,	0x31,	24,	0x11,	4,	0x51,    9 },
-	[ulpi1lpc_lpc_smi_b]		 = { true,	0x02,	0x32,	0,	0x11,	8,	0x51,    10 },
-	[ulpi1lpc_usb_ulpi_1_clk]	 = { true,	0x02,	0x32,	6,	0x11,	12,	0x51,    11 },
-	[ulpi1lpc_usb_ulpi_1_data0]	 = { true,	0x02,	0x32,	12,	0x11,	16,	0x51,    12 },
-	[ulpi1lpc_usb_ulpi_1_data1]	 = { true,	0x02,	0x32,	18,	0x11,	20,	0x51,    13 },
-	[ulpi1lpc_usb_ulpi_1_data2]	 = { true,	0x02,	0x32,	24,	0x11,	24,	0x51,    14 },
-	[ulpi1lpc_usb_ulpi_1_data3]	 = { true,	0x02,	0x33,	0,	0x11,	28,	0x51,    15 },
-	[ulpi1lpc_usb_ulpi_1_data4]	 = { true,	0x02,	0x33,	6,	0x12,	0,	0x51,    16 },
-	[ulpi1lpc_usb_ulpi_1_data5]	 = { true,	0x02,	0x33,	12,	0x12,	4,	0x51,    17 },
-	[ulpi1lpc_usb_ulpi_1_data6]	 = { true,	0x02,	0x33,	18,	0x12,	8,	0x51,    18 },
-	[ulpi1lpc_usb_ulpi_1_data7]	 = { true,	0x02,	0x33,	24,	0x12,	12,	0x51,    19 },
-	[ulpi1lpc_usb_ulpi_1_dir]	 = { true,	0x02,	0x34,	0,	0x12,	16,	0x51,    20 },
-	[ulpi1lpc_usb_ulpi_1_nxt]	 = { true,	0x02,	0x34,	6,	0x12,	20,	0x51,    21 },
-	[ulpi1lpc_usb_ulpi_1_refclk]	 = { true,	0x02,	0x34,	12,	0x12,	24,	0x51,    22 },
-	[ulpi1lpc_usb_ulpi_1_stp]	 = { true,	0x02,	0x34,	18,	0x12,	28,	0x51,    23 },
-	[kbd_dkin0]			 = { true,	0x04,	0x30,	0,	0x10,	0,	0x51,    0 },
-	[kbd_dkin1]			 = { true,	0x04,	0x30,	6,	0x10,	4,	0x51,    1 },
-	[kbd_dkin2]			 = { true,	0x04,	0x30,	12,	0x10,	8,	0x51,    2 },
-	[kbd_dkin3]			 = { true,	0x04,	0x30,	18,	0x10,	12,	0x51,    3 },
-	[kbd_mkin0]			 = { true,	0x04,	0x30,	24,	0x10,	16,	0x51,    4 },
-	[kbd_mkin1]			 = { true,	0x04,	0x31,	0,	0x10,	20,	0x51,    5 },
-	[kbd_mkin2]			 = { true,	0x04,	0x31,	6,	0x10,	24,	0x51,    6 },
-	[kbd_mkin3]			 = { true,	0x04,	0x31,	12,	0x10,	28,	0x51,    7 },
-	[kbd_mkin4]			 = { true,	0x04,	0x31,	18,	0x11,	0,	0x51,    8 },
-	[kbd_mkin5]			 = { true,	0x04,	0x31,	24,	0x11,	4,	0x51,    9 },
-	[kbd_mkin6]			 = { true,	0x04,	0x32,	0,	0x11,	8,	0x51,    10 },
-	[kbd_mkin7]			 = { true,	0x04,	0x32,	6,	0x11,	12,	0x51,    11 },
-	[kbd_mkout0]			 = { true,	0x04,	0x32,	12,	0x11,	16,	0x51,    12 },
-	[kbd_mkout1]			 = { true,	0x04,	0x32,	18,	0x11,	20,	0x51,    13 },
-	[kbd_mkout2]			 = { true,	0x04,	0x32,	24,	0x11,	24,	0x51,    14 },
-	[kbd_mkout3]			 = { true,	0x04,	0x33,	0,	0x11,	28,	0x51,    15 },
-	[kbd_mkout4]			 = { true,	0x04,	0x33,	6,	0x12,	0,	0x51,    16 },
-	[kbd_mkout5]			 = { true,	0x04,	0x33,	12,	0x12,	4,	0x51,    17 },
-	[kbd_mkout6]			 = { true,	0x04,	0x33,	18,	0x12,	8,	0x51,    18 },
-	[kbd_mkout7]			 = { true,	0x04,	0x33,	24,	0x12,	12,	0x51,    19 },
-	[camerasb10]			 = { true,	0x05,	0x30,	0,	0x10,	0,	0x51,    0 },
-	[camerasb4]			 = { true,	0x05,	0x30,	6,	0x10,	4,	0x51,    1 },
-	[camerasb5]			 = { true,	0x05,	0x30,	12,	0x10,	8,	0x51,    2 },
-	[camerasb6]			 = { true,	0x05,	0x30,	18,	0x10,	12,	0x51,    3 },
-	[camerasb7]			 = { true,	0x05,	0x30,	24,	0x10,	16,	0x51,    4 },
-	[camerasb8]			 = { true,	0x05,	0x31,	0,	0x10,	20,	0x51,    5 },
-	[camerasb9]			 = { true,	0x05,	0x31,	6,	0x10,	24,	0x51,    6 },
-	[i2c_4_scl]			 = { true,	0x05,	0x31,	12,	0x11,	0,	0x51,    7 },
-	[i2c_4_sda]			 = { true,	0x05,	0x31,	18,	0x11,	4,	0x51,    8 },
-	[i2c_5_scl]			 = { true,	0x05,	0x31,	24,	0x11,	8,	0x51,    9 },
-	[i2c_5_sda]			 = { true,	0x05,	0x32,	0,	0x11,	12,	0x51,    10 },
-	[intd_dsi_te1]			 = { true,	0x05,	0x32,	6,	0x11,	16,	0x51,    11 },
-	[intd_dsi_te2]			 = { true,	0x05,	0x32,	12,	0x11,	20,	0x51,    12 },
-	[stio_0_cd_b]			 = { true,	0x08,	0x30,	0,	0x10,	0,	0x51,    0 },
-	[stio_0_clk]			 = { true,	0x08,	0x30,	6,	0x10,	4,	0xFF,    0xFF },
-	[stio_0_cmd]			 = { true,	0x08,	0x30,	12,	0x10,	8,	0xFF,    0xFF },
-	[stio_0_dat0]			 = { true,	0x08,	0x30,	18,	0x10,	12,	0xFF,    0xFF },
-	[stio_0_dat1]			 = { true,	0x08,	0x30,	24,	0x10,	16,	0xFF,    0xFF },
-	[stio_0_dat2]			 = { true,	0x08,	0x31,	0,	0x10,	20,	0xFF,    0xFF },
-	[stio_0_dat3]			 = { true,	0x08,	0x31,	6,	0x10,	24,	0xFF,    0xFF },
-	[stio_0_dat4]			 = { true,	0x08,	0x31,	12,	0x10,	28,	0xFF,    0xFF },
-	[stio_0_dat5]			 = { true,	0x08,	0x31,	18,	0x11,	0,	0xFF,    0xFF },
-	[stio_0_dat6]			 = { true,	0x08,	0x31,	24,	0x11,	4,	0xFF,    0xFF },
-	[stio_0_dat7]			 = { true,	0x08,	0x32,	0,	0x11,	8,	0xFF,    0xFF },
-	[stio_0_wp_b]			 = { true,	0x08,	0x32,	6,	0x11,	12,	0xFF,    0xFF },
-	[camerasb0]			 = { true,	0x09,	0x30,	0,	0x10,	0,	0x52,    0 },
-	[camerasb1]			 = { true,	0x09,	0x30,	6,	0x10,	4,	0x52,    1 },
-	[camerasb2]			 = { true,	0x09,	0x30,	12,	0x10,	8,	0x52,    2 },
-	[camerasb3]			 = { true,	0x09,	0x30,	18,	0x10,	12,	0x52,    3 },
-	[ded_gpio10]			 = { true,	0x09,	0x30,	24,	0x10,	16,	0x52,    4 },
-	[ded_gpio11]			 = { true,	0x09,	0x31,	0,	0x10,	20,	0x52,    5 },
-	[ded_gpio12]			 = { true,	0x09,	0x31,	6,	0x10,	24,	0x52,    6 },
-	[ded_gpio13]			 = { true,	0x09,	0x31,	12,	0x10,	28,	0x52,    7 },
-	[ded_gpio14]			 = { true,	0x09,	0x31,	18,	0x11,	0,	0x52,    8 },
-	[ded_gpio15]			 = { true,	0x09,	0x31,	24,	0x11,	4,	0x52,    9 },
-	[ded_gpio16]			 = { true,	0x09,	0x32,	0,	0x11,	8,	0x52,    10 },
-	[ded_gpio17]			 = { true,	0x09,	0x32,	6,	0x11,	12,	0x52,    11 },
-	[ded_gpio18]			 = { true,	0x09,	0x32,	12,	0x11,	16,	0x52,    12 },
-	[ded_gpio19]			 = { true,	0x09,	0x32,	18,	0x11,	20,	0x52,    13 },
-	[ded_gpio20]			 = { true,	0x09,	0x32,	24,	0x11,	24,	0x52,    14 },
-	[ded_gpio21]			 = { true,	0x09,	0x33,	0,	0x11,	28,	0x52,    15 },
-	[ded_gpio22]			 = { true,	0x09,	0x33,	6,	0x12,	0,	0x52,    16 },
-	[ded_gpio23]			 = { true,	0x09,	0x33,	12,	0x12,	4,	0x52,    17 },
-	[ded_gpio24]			 = { true,	0x09,	0x33,	18,	0x12,	8,	0x52,    18 },
-	[ded_gpio25]			 = { true,	0x09,	0x33,	24,	0x12,	12,	0x52,    19 },
-	[ded_gpio26]			 = { true,	0x09,	0x34,	0,	0x12,	16,	0x52,    20 },
-	[ded_gpio27]			 = { true,	0x09,	0x34,	6,	0x12,	20,	0x52,    21 },
-	[ded_gpio28]			 = { true,	0x09,	0x34,	12,	0x12,	24,	0x52,    22 },
-	[ded_gpio29]			 = { true,	0x09,	0x34,	18,	0x12,	28,	0x52,    23 },
-	[ded_gpio30]			 = { true,	0x09,	0x34,	24,	0x13,	0,	0x52,    24 },
-	[ded_gpio8]			 = { true,	0x09,	0x35,	0,	0x13,	4,	0x52,    25 },
-	[ded_gpio9]			 = { true,	0x09,	0x35,	6,	0x13,	8,	0x52,    26 },
-	[mpti_nidnt_clk]		 = { true,	0x09,	0x35,	12,	0x13,	12,	0x52,    27 },
-	[mpti_nidnt_data0]		 = { true,	0x09,	0x35,	18,	0x13,	16,	0x52,    28 },
-	[mpti_nidnt_data1]		 = { true,	0x09,	0x35,	24,	0x13,	20,	0x52,    29 },
-	[mpti_nidnt_data2]		 = { true,	0x09,	0x36,	0,	0x13,	24,	0x52,    30 },
-	[mpti_nidnt_data3]		 = { true,	0x09,	0x36,	6,	0x13,	28,	0x52,    31 },
-	[stio_1_clk]			 = { true,	0x09,	0x36,	12,	0x14,	0,	0x53,    0 },
-	[stio_1_cmd]			 = { true,	0x09,	0x36,	18,	0x14,	4,	0x53,    1 },
-	[stio_1_dat0]			 = { true,	0x09,	0x36,	24,	0x14,	8,	0x53,    2 },
-	[stio_1_dat1]			 = { true,	0x09,	0x37,	0,	0x14,	12,	0x53,    3 },
-	[stio_1_dat2]			 = { true,	0x09,	0x37,	6,	0x14,	16,	0x53,    4 },
-	[stio_1_dat3]			 = { true,	0x09,	0x37,	12,	0x14,	20,	0x53,    5 },
-	[stio_2_clk]			 = { true,	0x09,	0x37,	18,	0x14,	24,	0x53,    6 },
-	[stio_2_cmd]			 = { true,	0x09,	0x37,	24,	0x14,	28,	0x53,    7 },
-	[stio_2_dat0]			 = { true,	0x09,	0x38,	0,	0x15,	0,	0x53,    8 },
-	[stio_2_dat1]			 = { true,	0x09,	0x38,	6,	0x15,	4,	0x53,    9 },
-	[stio_2_dat2]			 = { true,	0x09,	0x38,	12,	0x15,	8,	0x53,    10 },
-	[stio_2_dat3]			 = { true,	0x09,	0x38,	18,	0x15,	12,	0x53,    11 },
-	[coms_int0]			 = { true,	0x0B,	0x30,	0,	0x10,	0,	0x53,    0 },
-	[coms_int1]			 = { true,	0x0B,	0x30,	6,	0x10,	4,	0x53,    1 },
-	[coms_int2]			 = { true,	0x0B,	0x30,	12,	0x10,	8,	0x53,    2 },
-	[coms_int3]			 = { true,	0x0B,	0x30,	18,	0x10,	12,	0x53,    3 },
-	[ded_gpio4]			 = { true,	0x0B,	0x30,	24,	0x10,	16,	0x53,    4 },
-	[ded_gpio5]			 = { true,	0x0B,	0x31,	0,	0x10,	20,	0x53,    5 },
-	[ded_gpio6]			 = { true,	0x0B,	0x31,	6,	0x10,	24,	0x53,    6 },
-	[ded_gpio7]			 = { true,	0x0B,	0x31,	12,	0x10,	28,	0x53,    7 },
-	[i2s_0_clk]			 = { true,	0x0B,	0x31,	18,	0x11,	0,	0x53,    8 },
-	[i2s_0_fs]			 = { true,	0x0B,	0x31,	24,	0x11,	4,	0x53,    9 },
-	[i2s_0_rxd]			 = { true,	0x0B,	0x32,	0,	0x11,	8,	0x53,    10 },
-	[i2s_0_txd]			 = { true,	0x0B,	0x32,	6,	0x11,	12,	0x53,    11 },
-	[i2s_1_clk]			 = { true,	0x0B,	0x32,	12,	0x11,	16,	0x53,    12 },
-	[i2s_1_fs]			 = { true,	0x0B,	0x32,	18,	0x11,	20,	0x53,    13 },
-	[i2s_1_rxd]			 = { true,	0x0B,	0x32,	24,	0x11,	24,	0x53,    14 },
-	[i2s_1_txd]			 = { true,	0x0B,	0x33,	0,	0x11,	28,	0x53,    15 },
-	[mslim_1_bclk]			 = { true,	0x0B,	0x33,	6,	0x12,	0,	0x53,    16 },
-	[mslim_1_bdat]			 = { true,	0x0B,	0x33,	12,	0x12,	4,	0x53,    17 },
-	[resetout_b]			 = { true,	0x0B,	0x33,	18,	0x12,	8,	0x53,    18 },
-	[spi_2_clk]			 = { true,	0x0B,	0x33,	24,	0x12,	12,	0x53,    19 },
-	[spi_2_sdi]			 = { true,	0x0B,	0x34,	0,	0x12,	16,	0x53,    20 },
-	[spi_2_sdo]			 = { true,	0x0B,	0x34,	6,	0x12,	20,	0x53,    21 },
-	[spi_2_ss0]			 = { true,	0x0B,	0x34,	12,	0x12,	24,	0x53,    22 },
-	[spi_2_ss1]			 = { true,	0x0B,	0x34,	18,	0x12,	28,	0x53,    23 },
-	[spi_3_clk]			 = { true,	0x0B,	0x34,	24,	0x13,	0,	0x53,    24 },
-	[spi_3_sdi]			 = { true,	0x0B,	0x35,	0,	0x13,	4,	0x53,    25 },
-	[spi_3_sdo]			 = { true,	0x0B,	0x35,	6,	0x13,	8,	0x53,    26 },
-	[spi_3_ss0]			 = { true,	0x0B,	0x35,	12,	0x13,	12,	0x53,    27 },
-	[spi_3_ss1]			 = { true,	0x0B,	0x35,	18,	0x13,	16,	0x53,    28 },
-	[uart_0_cts]			 = { true,	0x0B,	0x35,	24,	0x13,	20,	0x53,    29 },
-	[uart_0_rts]			 = { true,	0x0B,	0x36,	0,	0x13,	24,	0x53,    30 },
-	[uart_0_rx]			 = { true,	0x0B,	0x36,	6,	0x13,	28,	0x53,    31 },
-	[uart_0_tx]			 = { true,	0x0B,	0x36,	12,	0x14,	0,	0x54,    0 },
-	[uart_1_rx]			 = { true,	0x0B,	0x36,	18,	0x14,	4,	0x54,    1 },
-	[uart_1_sd]			 = { true,	0x0B,	0x36,	24,	0x14,	8,	0x54,    2 },
-	[uart_1_tx]			 = { true,	0x0B,	0x37,	0,	0x14,	12,	0x54,    3 },
-	[uart_2_rx]			 = { true,	0x0B,	0x37,	6,	0x14,	16,	0x54,    4 },
-	[uart_2_tx]			 = { true,	0x0B,	0x37,	12,	0x14,	20,	0x54,    5 },
-	[aclkph]			 = { true,	0x10,	0x30,	0,	0x10,	0,	0x51,    0 },
-	[dclkph]			 = { true,	0x10,	0x30,	6,	0x10,	4,	0x51,    1 },
-	[dsiclkph]			 = { true,	0x10,	0x30,	12,	0x10,	8,	0x51,    2 },
-	[ierr]				 = { true,	0x10,	0x30,	18,	0x10,	12,	0x51,    3 },
-	[jtag_tckc]			 = { true,	0x10,	0x30,	24,	0x10,	16,	0x51,    4 },
-	[jtag_tdic]			 = { true,	0x10,	0x31,	0,	0x10,	20,	0x51,    5 },
-	[jtag_tdoc]			 = { true,	0x10,	0x31,	6,	0x10,	24,	0x51,    6 },
-	[jtag_tmsc]			 = { true,	0x10,	0x31,	12,	0x10,	26,	0x51,    7 },
-	[jtag_trst_b]			 = { true,	0x10,	0x31,	18,	0x11,	0,	0x51,    8 },
-	[lclkph]			 = { true,	0x10,	0x31,	24,	0x11,	4,	0x51,    9 },
-	[lfhclkph]			 = { true,	0x10,	0x32,	0,	0x11,	8,	0x51,    10 },
-	[osc_clk_ctrl0]			 = { true,	0x10,	0x32,	6,	0x11,	12,	0x51,    11 },
-	[osc_clk_ctrl1]			 = { true,	0x10,	0x32,	12,	0x11,	16,	0x51,    12 },
-	[osc_clk_out0]			 = { true,	0x10,	0x32,	18,	0x11,	20,	0x51,    13 },
-	[osc_clk_out1]			 = { true,	0x10,	0x32,	24,	0x11,	24,	0x51,    14 },
-	[osc_clk_out2]			 = { true,	0x10,	0x33,	0,	0x11,	28,	0x51,    15 },
-	[osc_clk_out3]			 = { true,	0x10,	0x33,	6,	0x12,	0,	0x51,    16 },
-	[prochot_b]			 = { true,	0x10,	0x33,	12,	0x12,	4,	0x51,    17 },
-	[thermtrip_b]			 = { true,	0x10,	0x33,	18,	0x12,	8,	0x51,    18 },
-	[uclkph]			 = { true,	0x10,	0x33,	24,	0x12,	12,	0x51,    19 },
-	[ded_gpio31]			 = { true,	0x12,	0x30,	0,	0x10,	0,	0x51,    0 },
-	[ded_gpio32]			 = { true,	0x12,	0x30,	6,	0x10,	4,	0x51,    1 },
-	[ded_gpio33]			 = { true,	0x12,	0x30,	12,	0x10,	8,	0x51,    2 },
-	[hdmi_cec]			 = { true,	0x12,	0x30,	18,	0x10,	12,	0x51,    3 },
-	[i2c_3_scl_hdmi_ddc]		 = { true,	0x12,	0x30,	24,	0x10,	16,	0x51,    4 },
-	[i2c_3_sda_hdmi_ddc]		 = { true,	0x12,	0x31,	0,	0x10,	20,	0x51,    5 },
-	[i2c_0_scl]			 = { true,	0x15,	0x30,	0,	0x10,	0,	0x51,    0 },
-	[i2c_0_sda]			 = { true,	0x15,	0x30,	6,	0x10,	4,	0x51,    1 },
-	[i2c_1_scl]			 = { true,	0x15,	0x30,	12,	0x10,	8,	0x51,    2 },
-	[i2c_1_sda]			 = { true,	0x15,	0x30,	18,	0x10,	12,	0x51,    3 },
-	[i2c_2_scl]			 = { true,	0x15,	0x30,	24,	0x10,	16,	0x51,    4 },
-	[i2c_2_sda]			 = { true,	0x15,	0x31,	0,	0x10,	20,	0x51,    5 },
-	[spi_1_clk]			 = { true,	0x15,	0x31,	6,	0x10,	24,	0x51,    6 },
-	[spi_1_sdi]			 = { true,	0x15,	0x31,	12,	0x10,	28,	0x51,    7 },
-	[spi_1_sdo]			 = { true,	0x15,	0x31,	18,	0x11,	0,	0x51,    8 },
-	[spi_1_ss0]			 = { true,	0x15,	0x31,	24,	0x11,	4,	0x51,    9 },
-	[spi_1_ss1]			 = { true,	0x15,	0x32,	0,	0x11,	8,	0x51,    10 },
-	[spi_1_ss2]			 = { true,	0x15,	0x32,	6,	0x11,	12,	0x51,    11 },
-	[spi_1_ss3]			 = { true,	0x15,	0x32,	12,	0x11,	16,	0x51,    12 },
-	[spi_1_ss4]			 = { true,	0x15,	0x32,	18,	0x11,	20,	0x51,    13 }
-};
-
 static struct pin_mmio_flis_t tng_pin_mmio_flis_table[TNG_PIN_NUM] = {
 	[tng_usb_ulpi_0_clk] = { writable, 0x0500 },
 	[tng_usb_ulpi_0_data_0] = { writable, 0x0504 },
-- 
2.37.3

