# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Root.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" \
"../../../../Root.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" \
"../../../../Root.srcs/sources_1/imports/2021_grad_cell/Root.v" \
"../../../../Root.srcs/sim_1/new/Root_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
