{'bNext': {'CDeps': [[[]],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]],
                     [[]],
                     [[]],
                     [[], [], ['stateReg'], []],
                     [[]],
                     [[], [], ['stateReg'], []],
                     [[]]],
           'CLines': [[None],
                      [None],
                      [None, None, '272:C', None, None, '306:C', '307:C'],
                      [None],
                      [None, None, '272:C', None, None, '306:C', '307:C'],
                      [None],
                      [None],
                      [None],
                      [None, None, '272:C', None],
                      [None],
                      [None, None, '272:C', None],
                      [None]],
           'Clocked': False,
           'DDeps': [['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['bReg'],
                     ['din'],
                     ['bReg'],
                     ['din'],
                     ['bReg']],
           'DLines': ['266:D',
                      '266:D',
                      '310:D',
                      '266:D',
                      '310:D',
                      '266:D',
                      '266:D',
                      '266:D',
                      '289:D',
                      '266:D',
                      '289:D',
                      '266:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278150>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278150>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273150>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273150>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>]},
 'bReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
          'CLines': [[None, None, '240:C'], [None, None, '240:C']],
          'Clocked': True,
          'DDeps': [['bNext'], []],
          'DLines': ['253:D', '244:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e990>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e2d0>]},
 'nNext': {'CDeps': [[[]],
                     [[]],
                     [[],
                      [],
                      ['stateReg'],
                      [],
                      [],
                      ['sTick'],
                      ['sReg'],
                      [],
                      ['nReg', 'dataBits']],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]]],
           'CLines': [[None],
                      [None],
                      [None,
                       None,
                       '272:C',
                       None,
                       None,
                       '306:C',
                       '307:C',
                       None,
                       '312:C'],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None],
                      [None, None, '272:C', None, None, '290:C', '291:C'],
                      [None]],
           'Clocked': False,
           'DDeps': [['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     ['nReg'],
                     [],
                     ['nReg']],
           'DLines': ['267:D',
                      '267:D',
                      '315:D',
                      '267:D',
                      '267:D',
                      '267:D',
                      '267:D',
                      '267:D',
                      '295:D',
                      '267:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278690>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772737d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>]},
 'nReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
          'CLines': [[None, None, '240:C'], [None, None, '240:C']],
          'Clocked': True,
          'DDeps': [['nNext'], []],
          'DLines': ['254:D', '245:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9ead0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e410>]},
 'sNext': {'CDeps': [[[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]],
                     [[],
                      [],
                      ['stateReg'],
                      [],
                      [],
                      ['sTick'],
                      ['sReg', 'sbTick']],
                     [[]],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                     [[]],
                     [[], [], ['stateReg'], [], [], ['txStart']]],
           'CLines': [[None],
                      [None, None, '272:C', None, None, '306:C', '307:C'],
                      [None],
                      [None, None, '272:C', None, None, '306:C', '307:C'],
                      [None],
                      [None, None, '272:C', None, None, '306:C', '307:C'],
                      [None],
                      [None, None, '272:C', None, None, '325:C', '326:C'],
                      [None],
                      [None],
                      [None, None, '272:C', None, None, '290:C', '291:C'],
                      [None],
                      [None, None, '272:C', None, None, '290:C', '291:C'],
                      [None],
                      [None, None, '272:C', None, None, '277:C']],
           'Clocked': False,
           'DDeps': [['sReg'],
                     ['sReg'],
                     ['sReg'],
                     [],
                     ['sReg'],
                     [],
                     ['sReg'],
                     ['sReg'],
                     ['sReg'],
                     ['sReg'],
                     ['sReg'],
                     ['sReg'],
                     [],
                     ['sReg'],
                     []],
           'DLines': ['265:D',
                      '318:D',
                      '265:D',
                      '309:D',
                      '265:D',
                      '309:D',
                      '265:D',
                      '333:D',
                      '265:D',
                      '265:D',
                      '299:D',
                      '265:D',
                      '294:D',
                      '265:D',
                      '281:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772787d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273f10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273f10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278f50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772739d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273690>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281cd0>]},
 'sReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
          'CLines': [[None, None, '240:C'], [None, None, '240:C']],
          'Clocked': True,
          'DDeps': [['sNext'], []],
          'DLines': ['252:D', '243:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e850>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e190>]},
 'stateNext': {'CDeps': [[[]],
                         [[]],
                         [[]],
                         [[],
                          [],
                          ['stateReg'],
                          [],
                          [],
                          ['sTick'],
                          ['sReg'],
                          [],
                          ['nReg', 'dataBits']],
                         [[]],
                         [[]],
                         [[],
                          [],
                          ['stateReg'],
                          [],
                          [],
                          ['sTick'],
                          ['sReg', 'sbTick']],
                         [[]],
                         [[]],
                         [[], [], ['stateReg'], [], [], ['sTick'], ['sReg']],
                         [[]],
                         [[], [], ['stateReg'], [], [], ['txStart']]],
               'CLines': [[None],
                          [None],
                          [None],
                          [None,
                           None,
                           '272:C',
                           None,
                           None,
                           '306:C',
                           '307:C',
                           None,
                           '312:C'],
                          [None],
                          [None],
                          [None,
                           None,
                           '272:C',
                           None,
                           None,
                           '325:C',
                           '326:C'],
                          [None],
                          [None],
                          [None,
                           None,
                           '272:C',
                           None,
                           None,
                           '290:C',
                           '291:C'],
                          [None],
                          [None, None, '272:C', None, None, '277:C']],
               'Clocked': False,
               'DDeps': [['stateReg'],
                         ['stateReg'],
                         ['stateReg'],
                         ['stop'],
                         ['stateReg'],
                         ['stateReg'],
                         ['idle'],
                         ['stateReg'],
                         ['stateReg'],
                         ['data'],
                         ['stateReg'],
                         ['start']],
               'DLines': ['264:D',
                          '264:D',
                          '264:D',
                          '313:D',
                          '264:D',
                          '264:D',
                          '328:D',
                          '264:D',
                          '264:D',
                          '293:D',
                          '264:D',
                          '280:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278490>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278d10>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273550>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281b90>]},
 'stateReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
              'CLines': [[None, None, '240:C'], [None, None, '240:C']],
              'Clocked': True,
              'DDeps': [['stateNext'], ['idle']],
              'DLines': ['251:D', '242:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e710>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e050>]},
 'tx': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['txReg']],
        'DLines': ['343:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc377278b50>]},
 'txDoneTick': {'CDeps': [[[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[], [], ['stateReg'], []],
                          [[]],
                          [[], [], ['stateReg'], []],
                          [[]],
                          [[], [], ['stateReg'], [], [], ['txStart']]],
                'CLines': [[None],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None, None, '272:C', None],
                           [None],
                           [None, None, '272:C', None],
                           [None],
                           [None, None, '272:C', None, None, '277:C']],
                'Clocked': False,
                'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
                'DLines': ['270:D',
                           '270:D',
                           '270:D',
                           '270:D',
                           '270:D',
                           '270:D',
                           '288:D',
                           '270:D',
                           '288:D',
                           '270:D',
                           '279:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281fd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281fd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281a10>]},
 'txNext': {'CDeps': [[[]],
                      [[], [], ['stateReg'], []],
                      [[]],
                      [[], [], ['stateReg'], []],
                      [[]],
                      [[], [], ['stateReg'], []],
                      [[]],
                      [[], [], ['stateReg'], []],
                      [[]],
                      [[], [], ['stateReg'], []],
                      [[]],
                      [[], [], ['stateReg'], []],
                      [[]],
                      [[], [], ['stateReg'], []],
                      [[]],
                      [[], [], ['stateReg'], []]],
            'CLines': [[None],
                       [None, None, '272:C', None],
                       [None],
                       [None, None, '272:C', None],
                       [None],
                       [None, None, '272:C', None],
                       [None],
                       [None, None, '272:C', None],
                       [None],
                       [None, None, '272:C', None],
                       [None],
                       [None, None, '272:C', None],
                       [None],
                       [None, None, '272:C', None],
                       [None],
                       [None, None, '272:C', None]],
            'Clocked': False,
            'DDeps': [['txReg'],
                      ['bReg'],
                      ['txReg'],
                      ['bReg'],
                      ['txReg'],
                      ['bReg'],
                      ['txReg'],
                      [],
                      ['txReg'],
                      [],
                      ['txReg'],
                      [],
                      ['txReg'],
                      [],
                      ['txReg'],
                      []],
            'DLines': ['268:D',
                       '304:D',
                       '268:D',
                       '304:D',
                       '268:D',
                       '304:D',
                       '268:D',
                       '323:D',
                       '268:D',
                       '323:D',
                       '268:D',
                       '287:D',
                       '268:D',
                       '287:D',
                       '268:D',
                       '275:D'],
            'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273b10>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273b10>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273b10>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278890>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278890>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281e50>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281e50>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281750>]},
 'txReg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
           'CLines': [[None, None, '240:C'], [None, None, '240:C']],
           'Clocked': True,
           'DDeps': [['txNext'], []],
           'DLines': ['255:D', '246:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9ec10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e550>]}}
