// Seed: 3575428181
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2
);
  wire id_4;
  assign module_1.id_15 = 0;
endmodule
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wor id_5
    , id_36,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9,
    output supply0 id_10,
    input tri module_1,
    output tri0 id_12,
    output supply0 id_13,
    output tri0 id_14,
    input uwire id_15,
    input uwire id_16,
    output tri0 id_17,
    output supply1 id_18,
    output supply1 id_19,
    input supply0 id_20,
    input supply0 id_21,
    output supply0 id_22,
    output wor id_23,
    input tri id_24,
    input tri id_25,
    output supply1 id_26,
    output tri id_27,
    input supply0 id_28,
    input supply0 id_29,
    input wire id_30,
    output supply0 id_31,
    input wand id_32,
    output tri id_33,
    input tri0 id_34
);
  always_latch @(id_8 or posedge "") begin : LABEL_0
    id_36 = id_28;
  end
  module_0 modCall_1 (
      id_34,
      id_23,
      id_20
  );
endmodule
