LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY fcoc IS 
	PORT (A,B,C,D:IN STD_LOGIC;
			S0,S1:IN STD_LOGIC;
				Y:OUT STD_LOGIC);
END ENTITY fcoc;
ARCHITECTURE BHV OF fcoc IS
	SIGNAL S:STD_LOGIC_VECTOR(1 DOWNTO 0);
BEGIN
	S<=S1&S0;
	PROCESS(S1,S0)
	BEGIN
		CASE (S) IS
			WHEN "00"=>Y<=A;
			WHEN "01"=>Y<=B;
			WHEN "10"=>Y<=C;
			WHEN "11"=>Y<=D;
			WHEN OTHERs =>NULL;
		END CASE;
	END PROCESS;
END ARCHITECTURE BHV;