C:/ENGINEERING/VHDL/Code_for_WS11/parallel_adder_2bit_vector.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/ENGINEERING/VHDL/Code_for_WS11/parallel_adder_2bit_vector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity parallelAdderVector
-- Compiling architecture STRUCTURE of parallelAdderVector

} {} {}} C:/ENGINEERING/VHDL/Code_for_WS11/parallel_adder_2bit_component.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/ENGINEERING/VHDL/Code_for_WS11/parallel_adder_2bit_component.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity parallelAdder
-- Compiling architecture STRUCTURE of parallelAdder

} {} {}} C:/ENGINEERING/VHDL/Code_for_WS11/halfAdder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/ENGINEERING/VHDL/Code_for_WS11/halfAdder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity halfAdder
-- Compiling architecture add of halfAdder

} {} {}}
