#ifndef _KI7576_REG_H_
#define _KI7576_REG_H_

#define KIWI_REG(name) name##_ADDR,name##_BITSTART,name##_BITEND

/*BBD*/
//Register::BBD_INPUT_THRESHOLD_CTRL 0x18099a00
#define FRC_TOP__BBD__ippre_bbd_sram_ls_ADDR 0x00000a00
#define FRC_TOP__BBD__ippre_bbd_sram_ls_BITSTART 11
#define FRC_TOP__BBD__ippre_bbd_sram_ls_BITEND 11

#define FRC_TOP__BBD__BBD_pro_mode_ADDR 0x00000a00
#define FRC_TOP__BBD__BBD_pro_mode_BITSTART 8
#define FRC_TOP__BBD__BBD_pro_mode_BITEND 10

#define FRC_TOP__BBD__BBD_black_th_ADDR 0x00000a00
#define FRC_TOP__BBD__BBD_black_th_BITSTART 0
#define FRC_TOP__BBD__BBD_black_th_BITEND 7

//Register::BBD_INPUT_H_THRESHOLD_CTRL 0x18099a04
#define FRC_TOP__BBD__BBD_h_precise_active_th_ADDR 0x00000a04
#define FRC_TOP__BBD__BBD_h_precise_active_th_BITSTART 16
#define FRC_TOP__BBD__BBD_h_precise_active_th_BITEND 27

#define FRC_TOP__BBD__BBD_h_sketchy_active_th_ADDR 0x00000a04
#define FRC_TOP__BBD__BBD_h_sketchy_active_th_BITSTART 0
#define FRC_TOP__BBD__BBD_h_sketchy_active_th_BITEND 11

//Register::BBD_INPUT_V_THRESHOLD_CTRL 0x18099a08
#define FRC_TOP__BBD__BBD_v_precise_active_th_ADDR 0x00000a08
#define FRC_TOP__BBD__BBD_v_precise_active_th_BITSTART 16
#define FRC_TOP__BBD__BBD_v_precise_active_th_BITEND 27

#define FRC_TOP__BBD__BBD_v_sketchy_active_th_ADDR 0x00000a08
#define FRC_TOP__BBD__BBD_v_sketchy_active_th_BITSTART 0
#define FRC_TOP__BBD__BBD_v_sketchy_active_th_BITEND 11

//Register::BBD_WINDOW_START_POINT 0x18099a0c
#define FRC_TOP__BBD__BBD_window_y_start_ADDR 0x00000a0c
#define FRC_TOP__BBD__BBD_window_y_start_BITSTART 16
#define FRC_TOP__BBD__BBD_window_y_start_BITEND 27

#define FRC_TOP__BBD__BBD_window_x_start_ADDR 0x00000a0c
#define FRC_TOP__BBD__BBD_window_x_start_BITSTART 0
#define FRC_TOP__BBD__BBD_window_x_start_BITEND 11

//Register::BBD_WINDOW_END_POINT 0x18099a10
#define FRC_TOP__BBD__BBD_window_y_end_ADDR 0x00000a10
#define FRC_TOP__BBD__BBD_window_y_end_BITSTART 16
#define FRC_TOP__BBD__BBD_window_y_end_BITEND 27

#define FRC_TOP__BBD__BBD_window_x_end_ADDR 0x00000a10
#define FRC_TOP__BBD__BBD_window_x_end_BITSTART 0
#define FRC_TOP__BBD__BBD_window_x_end_BITEND 11

//Register::BBD_OUTPUT_TOP_ACTIVE_LINE 0x18099a14
#define FRC_TOP__BBD__regr_BBD_top_precise_line_valid_ADDR 0x00000a14
#define FRC_TOP__BBD__regr_BBD_top_precise_line_valid_BITSTART 29
#define FRC_TOP__BBD__regr_BBD_top_precise_line_valid_BITEND 29

#define FRC_TOP__BBD__regr_BBD_top_precise_active_line_ADDR 0x00000a14
#define FRC_TOP__BBD__regr_BBD_top_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_top_precise_active_line_BITEND 28

#define FRC_TOP__BBD__regr_BBD_top_sketchy_line_valid_ADDR 0x00000a14
#define FRC_TOP__BBD__regr_BBD_top_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__regr_BBD_top_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__regr_BBD_top_sketchy_active_line_ADDR 0x00000a14
#define FRC_TOP__BBD__regr_BBD_top_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_top_sketchy_active_line_BITEND 12

//Register::BBD_OUTPUT_BOTTOM_ACTIVE_LINE 0x18099a18
#define FRC_TOP__BBD__regr_BBD_bottom_precise_line_valid_ADDR 0x00000a18
#define FRC_TOP__BBD__regr_BBD_bottom_precise_line_valid_BITSTART 29
#define FRC_TOP__BBD__regr_BBD_bottom_precise_line_valid_BITEND 29

#define FRC_TOP__BBD__regr_BBD_bottom_precise_active_line_ADDR 0x00000a18
#define FRC_TOP__BBD__regr_BBD_bottom_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_bottom_precise_active_line_BITEND 28

#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_line_valid_ADDR 0x00000a18
#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_active_line_ADDR 0x00000a18
#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_active_line_BITEND 12

//Register::BBD_OUTPUT_RIGHT_ACTIVE_LINE 0x18099a1c
#define FRC_TOP__BBD__regr_BBD_right_line_valid_ADDR 0x00000a1c
#define FRC_TOP__BBD__regr_BBD_right_line_valid_BITSTART 29
#define FRC_TOP__BBD__regr_BBD_right_line_valid_BITEND 29

#define FRC_TOP__BBD__regr_BBD_right_precise_active_line_ADDR 0x00000a1c
#define FRC_TOP__BBD__regr_BBD_right_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_right_precise_active_line_BITEND 28

#define FRC_TOP__BBD__regr_BBD_right_sketchy_line_valid_ADDR 0x00000a1c
#define FRC_TOP__BBD__regr_BBD_right_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__regr_BBD_right_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__regr_BBD_right_sketchy_active_line_ADDR 0x00000a1c
#define FRC_TOP__BBD__regr_BBD_right_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_right_sketchy_active_line_BITEND 12

//Register::BBD_OUTPUT_LEFT_ACTIVE_LINE 0x18099a20
#define FRC_TOP__BBD__regr_BBD_left_line_valid_ADDR 0x00000a20
#define FRC_TOP__BBD__regr_BBD_left_line_valid_BITSTART 29
#define FRC_TOP__BBD__regr_BBD_left_line_valid_BITEND 29

#define FRC_TOP__BBD__regr_BBD_left_precise_active_line_ADDR 0x00000a20
#define FRC_TOP__BBD__regr_BBD_left_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_left_precise_active_line_BITEND 28

#define FRC_TOP__BBD__regr_BBD_left_sketchy_line_valid_ADDR 0x00000a20
#define FRC_TOP__BBD__regr_BBD_left_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__regr_BBD_left_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__regr_BBD_left_sketchy_active_line_ADDR 0x00000a20
#define FRC_TOP__BBD__regr_BBD_left_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_left_sketchy_active_line_BITEND 12

//Register::BBD_OUTPUT_TOP_ACTIVE_PIXEL_CNT 0x18099a24
#define FRC_TOP__BBD__regr_BBD_top_precise_active_cnt_ADDR 0x00000a24
#define FRC_TOP__BBD__regr_BBD_top_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_top_precise_active_cnt_BITEND 27

#define FRC_TOP__BBD__regr_BBD_top_sketchy_active_cnt_ADDR 0x00000a24
#define FRC_TOP__BBD__regr_BBD_top_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_top_sketchy_active_cnt_BITEND 11

//Register::BBD_OUTPUT_BOTTOM_ACTIVE_LINE_CNT 0x18099a28
#define FRC_TOP__BBD__regr_BBD_bottom_precise_active_cnt_ADDR 0x00000a28
#define FRC_TOP__BBD__regr_BBD_bottom_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_bottom_precise_active_cnt_BITEND 27

#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_active_cnt_ADDR 0x00000a28
#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_bottom_sketchy_active_cnt_BITEND 11

//Register::BBD_OUTPUT_RIGHT_ACTIVE_LINE_CNT 0x18099a2c
#define FRC_TOP__BBD__regr_BBD_right_precise_active_cnt_ADDR 0x00000a2c
#define FRC_TOP__BBD__regr_BBD_right_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_right_precise_active_cnt_BITEND 27

#define FRC_TOP__BBD__regr_BBD_right_sketchy_active_cnt_ADDR 0x00000a2c
#define FRC_TOP__BBD__regr_BBD_right_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_right_sketchy_active_cnt_BITEND 15

//Register::BBD_OUTPUT_LEFT_ACTIVE_LINE_CNT 0x18099a30
#define FRC_TOP__BBD__regr_BBD_left_precise_active_cnt_ADDR 0x00000a30
#define FRC_TOP__BBD__regr_BBD_left_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__regr_BBD_left_precise_active_cnt_BITEND 27

#define FRC_TOP__BBD__regr_BBD_left_sketchy_active_cnt_ADDR 0x00000a30
#define FRC_TOP__BBD__regr_BBD_left_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__regr_BBD_left_sketchy_active_cnt_BITEND 15

/*CRTC1*/
//Register::CRTC1_00 0x1809d100
#define FRC_TOP__CRTC1__crtc1_out_hs_width_ADDR 0x00004100
#define FRC_TOP__CRTC1__crtc1_out_hs_width_BITSTART 25
#define FRC_TOP__CRTC1__crtc1_out_hs_width_BITEND 31

#define FRC_TOP__CRTC1__crtc1_out_vtotal_ADDR 0x00004100
#define FRC_TOP__CRTC1__crtc1_out_vtotal_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_out_vtotal_BITEND 24

#define FRC_TOP__CRTC1__crtc1_out_htotal_ADDR 0x00004100
#define FRC_TOP__CRTC1__crtc1_out_htotal_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_out_htotal_BITEND 11

//Register::CRTC1_04 0x1809d104
#define FRC_TOP__CRTC1__crtc1_out_vs_width_ADDR 0x00004104
#define FRC_TOP__CRTC1__crtc1_out_vs_width_BITSTART 25
#define FRC_TOP__CRTC1__crtc1_out_vs_width_BITEND 31

#define FRC_TOP__CRTC1__crtc1_out_vact_ADDR 0x00004104
#define FRC_TOP__CRTC1__crtc1_out_vact_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_out_vact_BITEND 24

#define FRC_TOP__CRTC1__crtc1_out_hact_ADDR 0x00004104
#define FRC_TOP__CRTC1__crtc1_out_hact_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_out_hact_BITEND 11

//Register::CRTC1_08 0x1809d108
#define FRC_TOP__CRTC1__crtc1_dummy_00_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_dummy_00_BITSTART 31
#define FRC_TOP__CRTC1__crtc1_dummy_00_BITEND 31

#define FRC_TOP__CRTC1__crtc1_lbmc_index_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_lbmc_index_update_en_BITSTART 30
#define FRC_TOP__CRTC1__crtc1_lbmc_index_update_en_BITEND 30

#define FRC_TOP__CRTC1__crtc1_htotal_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_htotal_timing_update_en_BITSTART 29
#define FRC_TOP__CRTC1__crtc1_htotal_timing_update_en_BITEND 29

#define FRC_TOP__CRTC1__crtc1_osd_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_osd_timing_update_en_BITSTART 28
#define FRC_TOP__CRTC1__crtc1_osd_timing_update_en_BITEND 28

#define FRC_TOP__CRTC1__crtc1_frc_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_frc_timing_update_en_BITSTART 27
#define FRC_TOP__CRTC1__crtc1_frc_timing_update_en_BITEND 27

#define FRC_TOP__CRTC1__crtc1_out_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_out_timing_update_en_BITSTART 26
#define FRC_TOP__CRTC1__crtc1_out_timing_update_en_BITEND 26

#define FRC_TOP__CRTC1__crtc1_vtrig_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_vtrig_timing_update_en_BITSTART 25
#define FRC_TOP__CRTC1__crtc1_vtrig_timing_update_en_BITEND 25

#define FRC_TOP__CRTC1__crtc1_vspll_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_vspll_timing_update_en_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_vspll_timing_update_en_BITEND 24

#define FRC_TOP__CRTC1__crtc1_out_vs_bporch_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_out_vs_bporch_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_out_vs_bporch_BITEND 23

#define FRC_TOP__CRTC1__crtc1_out_hs_bporch_ADDR 0x00004108
#define FRC_TOP__CRTC1__crtc1_out_hs_bporch_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_out_hs_bporch_BITEND 11

//Register::CRTC1_0C 0x1809d10c
#define FRC_TOP__CRTC1__crtc1_dummy_01_ADDR 0x0000410c
#define FRC_TOP__CRTC1__crtc1_dummy_01_BITSTART 25
#define FRC_TOP__CRTC1__crtc1_dummy_01_BITEND 31

#define FRC_TOP__CRTC1__crtc1_osd_vact_ADDR 0x0000410c
#define FRC_TOP__CRTC1__crtc1_osd_vact_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_osd_vact_BITEND 24

#define FRC_TOP__CRTC1__crtc1_osd_hact_ADDR 0x0000410c
#define FRC_TOP__CRTC1__crtc1_osd_hact_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_osd_hact_BITEND 11

//Register::CRTC1_10 0x1809d110
#define FRC_TOP__CRTC1__crtc1_dummy_02_ADDR 0x00004110
#define FRC_TOP__CRTC1__crtc1_dummy_02_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_dummy_02_BITEND 31

#define FRC_TOP__CRTC1__crtc1_osd_vs_bporch_ADDR 0x00004110
#define FRC_TOP__CRTC1__crtc1_osd_vs_bporch_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_osd_vs_bporch_BITEND 23

#define FRC_TOP__CRTC1__crtc1_osd_hs_bporch_ADDR 0x00004110
#define FRC_TOP__CRTC1__crtc1_osd_hs_bporch_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_osd_hs_bporch_BITEND 11

//Register::CRTC1_14 0x1809d114
#define FRC_TOP__CRTC1__crtc1_frc_prede_lnum_ADDR 0x00004114
#define FRC_TOP__CRTC1__crtc1_frc_prede_lnum_BITSTART 30
#define FRC_TOP__CRTC1__crtc1_frc_prede_lnum_BITEND 31

#define FRC_TOP__CRTC1__crtc1_frc_prede_pnum_ADDR 0x00004114
#define FRC_TOP__CRTC1__crtc1_frc_prede_pnum_BITSTART 25
#define FRC_TOP__CRTC1__crtc1_frc_prede_pnum_BITEND 29

#define FRC_TOP__CRTC1__crtc1_frc_vact_ADDR 0x00004114
#define FRC_TOP__CRTC1__crtc1_frc_vact_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_frc_vact_BITEND 24

#define FRC_TOP__CRTC1__crtc1_frc_hact_ADDR 0x00004114
#define FRC_TOP__CRTC1__crtc1_frc_hact_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_frc_hact_BITEND 11

//Register::CRTC1_18 0x1809d118
#define FRC_TOP__CRTC1__crtc1_dummy_03_ADDR 0x00004118
#define FRC_TOP__CRTC1__crtc1_dummy_03_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_dummy_03_BITEND 31

#define FRC_TOP__CRTC1__crtc1_frc_vs_bporch_ADDR 0x00004118
#define FRC_TOP__CRTC1__crtc1_frc_vs_bporch_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_frc_vs_bporch_BITEND 23

#define FRC_TOP__CRTC1__crtc1_frc_hs_bporch_ADDR 0x00004118
#define FRC_TOP__CRTC1__crtc1_frc_hs_bporch_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_frc_hs_bporch_BITEND 11

//Register::CRTC1_1C 0x1809d11c
#define FRC_TOP__CRTC1__crtc1_vspll_me_work_mode_ADDR 0x0000411c
#define FRC_TOP__CRTC1__crtc1_vspll_me_work_mode_BITSTART 26
#define FRC_TOP__CRTC1__crtc1_vspll_me_work_mode_BITEND 27

#define FRC_TOP__CRTC1__crtc1_me2_org_vtrig_dly_ADDR 0x0000411c
#define FRC_TOP__CRTC1__crtc1_me2_org_vtrig_dly_BITSTART 13
#define FRC_TOP__CRTC1__crtc1_me2_org_vtrig_dly_BITEND 25

#define FRC_TOP__CRTC1__crtc1_ip_vtrig_dly_ADDR 0x0000411c
#define FRC_TOP__CRTC1__crtc1_ip_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_ip_vtrig_dly_BITEND 12

//Register::CRTC1_20 0x1809d120
#define FRC_TOP__CRTC1__crtc1_debug_mux_ADDR 0x00004120
#define FRC_TOP__CRTC1__crtc1_debug_mux_BITSTART 30
#define FRC_TOP__CRTC1__crtc1_debug_mux_BITEND 31

#define FRC_TOP__CRTC1__crtc1_frc_vtrig_dly_ADDR 0x00004120
#define FRC_TOP__CRTC1__crtc1_frc_vtrig_dly_BITSTART 20
#define FRC_TOP__CRTC1__crtc1_frc_vtrig_dly_BITEND 29

#define FRC_TOP__CRTC1__crtc1_osd_vtrig_dly_ADDR 0x00004120
#define FRC_TOP__CRTC1__crtc1_osd_vtrig_dly_BITSTART 10
#define FRC_TOP__CRTC1__crtc1_osd_vtrig_dly_BITEND 19

#define FRC_TOP__CRTC1__crtc1_out_vtrig_dly_ADDR 0x00004120
#define FRC_TOP__CRTC1__crtc1_out_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_out_vtrig_dly_BITEND 9

//Register::CRTC1_24 0x1809d124
#define FRC_TOP__CRTC1__crtc1_lbme2_vtrig_dly_ADDR 0x00004124
#define FRC_TOP__CRTC1__crtc1_lbme2_vtrig_dly_BITSTART 19
#define FRC_TOP__CRTC1__crtc1_lbme2_vtrig_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_dec_vtrig_dly_ADDR 0x00004124
#define FRC_TOP__CRTC1__crtc1_dec_vtrig_dly_BITSTART 6
#define FRC_TOP__CRTC1__crtc1_dec_vtrig_dly_BITEND 18

#define FRC_TOP__CRTC1__crtc1_me2_vtrig_dly_ADDR 0x00004124
#define FRC_TOP__CRTC1__crtc1_me2_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_me2_vtrig_dly_BITEND 5

//Register::CRTC1_28 0x1809d128
#define FRC_TOP__CRTC1__crtc1_vspll_reset_ADDR 0x00004128
#define FRC_TOP__CRTC1__crtc1_vspll_reset_BITSTART 31
#define FRC_TOP__CRTC1__crtc1_vspll_reset_BITEND 31

#define FRC_TOP__CRTC1__crtc1_force_inside_fhd_timing_ADDR 0x00004128
#define FRC_TOP__CRTC1__crtc1_force_inside_fhd_timing_BITSTART 30
#define FRC_TOP__CRTC1__crtc1_force_inside_fhd_timing_BITEND 30

#define FRC_TOP__CRTC1__crtc1_slave_mode_on_ADDR 0x00004128
#define FRC_TOP__CRTC1__crtc1_slave_mode_on_BITSTART 29
#define FRC_TOP__CRTC1__crtc1_slave_mode_on_BITEND 29

#define FRC_TOP__CRTC1__crtc1_lbmc_vtrig_dly_ADDR 0x00004128
#define FRC_TOP__CRTC1__crtc1_lbmc_vtrig_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lbmc_vtrig_dly_BITEND 28

#define FRC_TOP__CRTC1__crtc1_mc_vtrig_dly_ADDR 0x00004128
#define FRC_TOP__CRTC1__crtc1_mc_vtrig_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_mc_vtrig_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_dehalo_vtrig_dly_ADDR 0x00004128
#define FRC_TOP__CRTC1__crtc1_dehalo_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_dehalo_vtrig_dly_BITEND 7

//Register::CRTC1_2C 0x1809d12c
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx3_dly_ADDR 0x0000412c
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx3_dly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx3_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx2_dly_ADDR 0x0000412c
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx2_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx2_dly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx1_dly_ADDR 0x0000412c
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx1_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx1_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx0_dly_ADDR 0x0000412c
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx0_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx0_dly_BITEND 7

//Register::CRTC1_30 0x1809d130
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx7_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx7_dly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx7_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx6_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx6_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx6_dly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx5_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx5_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx5_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx4_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx4_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx4_dly_BITEND 7

//Register::CRTC1_34 0x1809d134
#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx2_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx2_dly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx2_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx1_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx1_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx1_dly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx0_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx0_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_lbmc_hfyidx0_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx8_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx8_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_lfidx8_dly_BITEND 7

//Register::CRTC1_38 0x1809d138
#define FRC_TOP__CRTC1__crtc1_frc_hdly_ADDR 0x00004138
#define FRC_TOP__CRTC1__crtc1_frc_hdly_BITSTART 20
#define FRC_TOP__CRTC1__crtc1_frc_hdly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_out_hdly_ADDR 0x00004138
#define FRC_TOP__CRTC1__crtc1_out_hdly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_out_hdly_BITEND 19

#define FRC_TOP__CRTC1__crtc1_lbmc_hfcidx0_dly_ADDR 0x00004138
#define FRC_TOP__CRTC1__crtc1_lbmc_hfcidx0_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_hfcidx0_dly_BITEND 7

//Register::CRTC1_3C 0x1809d13c
#define FRC_TOP__CRTC1__crtc1_me2_hdly_ADDR 0x0000413c
#define FRC_TOP__CRTC1__crtc1_me2_hdly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_me2_hdly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_mc_hdly_ADDR 0x0000413c
#define FRC_TOP__CRTC1__crtc1_mc_hdly_BITSTART 12
#define FRC_TOP__CRTC1__crtc1_mc_hdly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_osd_hdly_ADDR 0x0000413c
#define FRC_TOP__CRTC1__crtc1_osd_hdly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_osd_hdly_BITEND 11

//Register::CRTC1_40 0x1809d140
#define FRC_TOP__CRTC1__crtc1_mc_row_type_ADDR 0x00004140
#define FRC_TOP__CRTC1__crtc1_mc_row_type_BITSTART 30
#define FRC_TOP__CRTC1__crtc1_mc_row_type_BITEND 31

#define FRC_TOP__CRTC1__crtc1_dehalo_row_type_ADDR 0x00004140
#define FRC_TOP__CRTC1__crtc1_dehalo_row_type_BITSTART 28
#define FRC_TOP__CRTC1__crtc1_dehalo_row_type_BITEND 29

#define FRC_TOP__CRTC1__crtc1_me2_row_type_ADDR 0x00004140
#define FRC_TOP__CRTC1__crtc1_me2_row_type_BITSTART 26
#define FRC_TOP__CRTC1__crtc1_me2_row_type_BITEND 27

#define FRC_TOP__CRTC1__crtc1_dehalo_vact_ADDR 0x00004140
#define FRC_TOP__CRTC1__crtc1_dehalo_vact_BITSTART 13
#define FRC_TOP__CRTC1__crtc1_dehalo_vact_BITEND 25

#define FRC_TOP__CRTC1__crtc1_me2_vact_ADDR 0x00004140
#define FRC_TOP__CRTC1__crtc1_me2_vact_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_me2_vact_BITEND 12

//Register::CRTC1_44 0x1809d144
#define FRC_TOP__CRTC1__crtc1_dhm4_row_hdly_ADDR 0x00004144
#define FRC_TOP__CRTC1__crtc1_dhm4_row_hdly_BITSTART 25
#define FRC_TOP__CRTC1__crtc1_dhm4_row_hdly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_dehalo_hdly_ADDR 0x00004144
#define FRC_TOP__CRTC1__crtc1_dehalo_hdly_BITSTART 13
#define FRC_TOP__CRTC1__crtc1_dehalo_hdly_BITEND 24

#define FRC_TOP__CRTC1__crtc1_mc_vact_ADDR 0x00004144
#define FRC_TOP__CRTC1__crtc1_mc_vact_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_mc_vact_BITEND 12

//Register::CRTC1_48 0x1809d148
#define FRC_TOP__CRTC1__crtc1_plogo_row_num_ADDR 0x00004148
#define FRC_TOP__CRTC1__crtc1_plogo_row_num_BITSTART 21
#define FRC_TOP__CRTC1__crtc1_plogo_row_num_BITEND 31

#define FRC_TOP__CRTC1__crtc1_plogo_func_enable_ADDR 0x00004148
#define FRC_TOP__CRTC1__crtc1_plogo_func_enable_BITSTART 20
#define FRC_TOP__CRTC1__crtc1_plogo_func_enable_BITEND 20

#define FRC_TOP__CRTC1__crtc1_plogo_fetch_row_type_ADDR 0x00004148
#define FRC_TOP__CRTC1__crtc1_plogo_fetch_row_type_BITSTART 18
#define FRC_TOP__CRTC1__crtc1_plogo_fetch_row_type_BITEND 19

#define FRC_TOP__CRTC1__crtc1_plogo_row_type_ADDR 0x00004148
#define FRC_TOP__CRTC1__crtc1_plogo_row_type_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_plogo_row_type_BITEND 17

#define FRC_TOP__CRTC1__crtc1_plogo_fetch_row_num_ADDR 0x00004148
#define FRC_TOP__CRTC1__crtc1_plogo_fetch_row_num_BITSTART 10
#define FRC_TOP__CRTC1__crtc1_plogo_fetch_row_num_BITEND 15

#define FRC_TOP__CRTC1__crtc1_plogo_dummy0_ADDR 0x00004148
#define FRC_TOP__CRTC1__crtc1_plogo_dummy0_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_plogo_dummy0_BITEND 9

//Register::CRTC1_60 0x1809d160
#define FRC_TOP__CRTC1__crtc1_vspll_hw_debug_ADDR 0x00004160
#define FRC_TOP__CRTC1__crtc1_vspll_hw_debug_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_vspll_hw_debug_BITEND 31

#define FRC_TOP__CRTC1__crtc1_m_ADDR 0x00004160
#define FRC_TOP__CRTC1__crtc1_m_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_m_BITEND 23

#define FRC_TOP__CRTC1__crtc1_n_ADDR 0x00004160
#define FRC_TOP__CRTC1__crtc1_n_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_n_BITEND 15

#define FRC_TOP__CRTC1__crtc1_vspll_period_det_iir_ratio_ADDR 0x00004160
#define FRC_TOP__CRTC1__crtc1_vspll_period_det_iir_ratio_BITSTART 4
#define FRC_TOP__CRTC1__crtc1_vspll_period_det_iir_ratio_BITEND 7

#define FRC_TOP__CRTC1__crtc1_vspll_init_v_total_en_ADDR 0x00004160
#define FRC_TOP__CRTC1__crtc1_vspll_init_v_total_en_BITSTART 3
#define FRC_TOP__CRTC1__crtc1_vspll_init_v_total_en_BITEND 3

#define FRC_TOP__CRTC1__crtc1_vspll_period_det_mode_ADDR 0x00004160
#define FRC_TOP__CRTC1__crtc1_vspll_period_det_mode_BITSTART 2
#define FRC_TOP__CRTC1__crtc1_vspll_period_det_mode_BITEND 2

#define FRC_TOP__CRTC1__crtc1_n2m_mode_ADDR 0x00004160
#define FRC_TOP__CRTC1__crtc1_n2m_mode_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_n2m_mode_BITEND 1

//Register::CRTC1_64 0x1809d164
#define FRC_TOP__CRTC1__crtc1_vspll_min_v_total_ADDR 0x00004164
#define FRC_TOP__CRTC1__crtc1_vspll_min_v_total_BITSTART 13
#define FRC_TOP__CRTC1__crtc1_vspll_min_v_total_BITEND 25

#define FRC_TOP__CRTC1__crtc1_vspll_max_v_total_ADDR 0x00004164
#define FRC_TOP__CRTC1__crtc1_vspll_max_v_total_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_vspll_max_v_total_BITEND 12

//Register::CRTC1_68 0x1809d168
#define FRC_TOP__CRTC1__crtc1_vspll_v_total_ofst_neg_ADDR 0x00004168
#define FRC_TOP__CRTC1__crtc1_vspll_v_total_ofst_neg_BITSTART 13
#define FRC_TOP__CRTC1__crtc1_vspll_v_total_ofst_neg_BITEND 25

#define FRC_TOP__CRTC1__crtc1_vspll_v_total_ofst_pos_ADDR 0x00004168
#define FRC_TOP__CRTC1__crtc1_vspll_v_total_ofst_pos_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_vspll_v_total_ofst_pos_BITEND 12

//Register::CRTC1_6C 0x1809d16c
#define FRC_TOP__CRTC1__crtc1_vspll_phase_diff_gain_ADDR 0x0000416c
#define FRC_TOP__CRTC1__crtc1_vspll_phase_diff_gain_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_vspll_phase_diff_gain_BITEND 31

#define FRC_TOP__CRTC1__crtc1_vspll_finer_period_gain_ADDR 0x0000416c
#define FRC_TOP__CRTC1__crtc1_vspll_finer_period_gain_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_vspll_finer_period_gain_BITEND 23

#define FRC_TOP__CRTC1__crtc1_vspll_rough_period_gain_ADDR 0x0000416c
#define FRC_TOP__CRTC1__crtc1_vspll_rough_period_gain_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_vspll_rough_period_gain_BITEND 15

#define FRC_TOP__CRTC1__crtc1_vspll_fine_tune_th_ADDR 0x0000416c
#define FRC_TOP__CRTC1__crtc1_vspll_fine_tune_th_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_vspll_fine_tune_th_BITEND 7

//Register::CRTC1_70 0x1809d170
#define FRC_TOP__CRTC1__crtc1_vspll_phase_lock_th_ADDR 0x00004170
#define FRC_TOP__CRTC1__crtc1_vspll_phase_lock_th_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_vspll_phase_lock_th_BITEND 31

#define FRC_TOP__CRTC1__crtc1_vspll_period_lock_th_ADDR 0x00004170
#define FRC_TOP__CRTC1__crtc1_vspll_period_lock_th_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_vspll_period_lock_th_BITEND 23

#define FRC_TOP__CRTC1__crtc1_vspll_max_finer_step_ADDR 0x00004170
#define FRC_TOP__CRTC1__crtc1_vspll_max_finer_step_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_vspll_max_finer_step_BITEND 15

#define FRC_TOP__CRTC1__crtc1_vspll_max_rough_step_ADDR 0x00004170
#define FRC_TOP__CRTC1__crtc1_vspll_max_rough_step_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_vspll_max_rough_step_BITEND 7

//Register::CRTC1_74 0x1809d174
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx3_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx3_dly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx3_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx2_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx2_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx2_dly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx1_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx1_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx1_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx0_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx0_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx0_dly_BITEND 7

//Register::CRTC1_78 0x1809d178
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx7_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx7_dly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx7_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx6_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx6_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx6_dly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx5_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx5_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx5_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx4_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx4_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx4_dly_BITEND 7

//Register::CRTC1_7C 0x1809d17c
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx1_dly_ADDR 0x0000417c
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx1_dly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx1_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx0_dly_ADDR 0x0000417c
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx0_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx0_dly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx9_dly_ADDR 0x0000417c
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx9_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx9_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx8_dly_ADDR 0x0000417c
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx8_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_s_lfidx8_dly_BITEND 7

//Register::CRTC1_80 0x1809d180
#define FRC_TOP__CRTC1__crtc1_medh_vtrig_dly_ADDR 0x00004180
#define FRC_TOP__CRTC1__crtc1_medh_vtrig_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_medh_vtrig_dly_BITEND 27

#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx3_dly_ADDR 0x00004180
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx3_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx3_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx2_dly_ADDR 0x00004180
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx2_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lbmc_s_hfyidx2_dly_BITEND 7

//Register::CRTC1_84 0x1809d184
#define FRC_TOP__CRTC1__crtc1_mrtt_ofst_ADDR 0x00004184
#define FRC_TOP__CRTC1__crtc1_mrtt_ofst_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_mrtt_ofst_BITEND 12

//Register::CRTC1_88 0x1809d188
#define FRC_TOP__CRTC1__crtc1_lbme1_vtrig_dly_ADDR 0x00004188
#define FRC_TOP__CRTC1__crtc1_lbme1_vtrig_dly_BITSTART 19
#define FRC_TOP__CRTC1__crtc1_lbme1_vtrig_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_me1_vtrig_dly_ADDR 0x00004188
#define FRC_TOP__CRTC1__crtc1_me1_vtrig_dly_BITSTART 13
#define FRC_TOP__CRTC1__crtc1_me1_vtrig_dly_BITEND 18

#define FRC_TOP__CRTC1__crtc1_me1_org_vtrig_dly_ADDR 0x00004188
#define FRC_TOP__CRTC1__crtc1_me1_org_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_me1_org_vtrig_dly_BITEND 12

//Register::CRTC1_8C 0x1809d18c
#define FRC_TOP__CRTC1__crtc1_me1_hdly_ADDR 0x0000418c
#define FRC_TOP__CRTC1__crtc1_me1_hdly_BITSTART 15
#define FRC_TOP__CRTC1__crtc1_me1_hdly_BITEND 22

#define FRC_TOP__CRTC1__crtc1_me1_row_type_ADDR 0x0000418c
#define FRC_TOP__CRTC1__crtc1_me1_row_type_BITSTART 13
#define FRC_TOP__CRTC1__crtc1_me1_row_type_BITEND 14

#define FRC_TOP__CRTC1__crtc1_me1_vact_ADDR 0x0000418c
#define FRC_TOP__CRTC1__crtc1_me1_vact_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_me1_vact_BITEND 12

//Register::CRTC1_90 0x1809d190
#define FRC_TOP__CRTC1__crtc1_lr_reset_mode_ADDR 0x00004190
#define FRC_TOP__CRTC1__crtc1_lr_reset_mode_BITSTART 30
#define FRC_TOP__CRTC1__crtc1_lr_reset_mode_BITEND 31

#define FRC_TOP__CRTC1__crtc1_3d_lr_enable_ADDR 0x00004190
#define FRC_TOP__CRTC1__crtc1_3d_lr_enable_BITSTART 29
#define FRC_TOP__CRTC1__crtc1_3d_lr_enable_BITEND 29

#define FRC_TOP__CRTC1__crtc1_lr_p_cycle_ADDR 0x00004190
#define FRC_TOP__CRTC1__crtc1_lr_p_cycle_BITSTART 26
#define FRC_TOP__CRTC1__crtc1_lr_p_cycle_BITEND 28

#define FRC_TOP__CRTC1__crtc1_lr_reset_outphase_match_ADDR 0x00004190
#define FRC_TOP__CRTC1__crtc1_lr_reset_outphase_match_BITSTART 20
#define FRC_TOP__CRTC1__crtc1_lr_reset_outphase_match_BITEND 25

#define FRC_TOP__CRTC1__crtc1_lr_reset_inphase_match_ADDR 0x00004190
#define FRC_TOP__CRTC1__crtc1_lr_reset_inphase_match_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_lr_reset_inphase_match_BITEND 19

#define FRC_TOP__CRTC1__crtc1_black_p_patt_ADDR 0x00004190
#define FRC_TOP__CRTC1__crtc1_black_p_patt_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_black_p_patt_BITEND 15

#define FRC_TOP__CRTC1__crtc1_lr_p_patt_ADDR 0x00004190
#define FRC_TOP__CRTC1__crtc1_lr_p_patt_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_lr_p_patt_BITEND 7

//Register::CRTC1_94 0x1809d194
#define FRC_TOP__CRTC1__crtc1_me2dh_extcorr_vtrig_dly_ADDR 0x00004194
#define FRC_TOP__CRTC1__crtc1_me2dh_extcorr_vtrig_dly_BITSTART 24
#define FRC_TOP__CRTC1__crtc1_me2dh_extcorr_vtrig_dly_BITEND 31

#define FRC_TOP__CRTC1__crtc1_me2dh_dobflt_vtrig_dly_ADDR 0x00004194
#define FRC_TOP__CRTC1__crtc1_me2dh_dobflt_vtrig_dly_BITSTART 16
#define FRC_TOP__CRTC1__crtc1_me2dh_dobflt_vtrig_dly_BITEND 23

#define FRC_TOP__CRTC1__crtc1_me2dh_pstflt_vtrig_dly_ADDR 0x00004194
#define FRC_TOP__CRTC1__crtc1_me2dh_pstflt_vtrig_dly_BITSTART 8
#define FRC_TOP__CRTC1__crtc1_me2dh_pstflt_vtrig_dly_BITEND 15

#define FRC_TOP__CRTC1__crtc1_me2dh_preflt_vtrig_dly_ADDR 0x00004194
#define FRC_TOP__CRTC1__crtc1_me2dh_preflt_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__crtc1_me2dh_preflt_vtrig_dly_BITEND 7

//Register::CRTC1_F0 0x1809d1f0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_diff_ADDR 0x000041f0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_diff_BITSTART 16
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_diff_BITEND 29

#define FRC_TOP__CRTC1__regr_crtc1_vspll_ip_period_ADDR 0x000041f0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_ip_period_BITSTART 3
#define FRC_TOP__CRTC1__regr_crtc1_vspll_ip_period_BITEND 15

#define FRC_TOP__CRTC1__regr_crtc1_vspll_fine_tune_ADDR 0x000041f0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_fine_tune_BITSTART 2
#define FRC_TOP__CRTC1__regr_crtc1_vspll_fine_tune_BITEND 2

#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_lock_ADDR 0x000041f0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_lock_BITSTART 1
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_lock_BITEND 1

#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_lock_ADDR 0x000041f0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_lock_BITSTART 0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_lock_BITEND 0

//Register::CRTC1_F4 0x1809d1f4
#define FRC_TOP__CRTC1__regr_crtc1_vspll_rough_v_total_ADDR 0x000041f4
#define FRC_TOP__CRTC1__regr_crtc1_vspll_rough_v_total_BITSTART 14
#define FRC_TOP__CRTC1__regr_crtc1_vspll_rough_v_total_BITEND 26

#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_diff_ADDR 0x000041f4
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_diff_BITSTART 0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_diff_BITEND 13

//Register::CRTC1_F8 0x1809d1f8
#define FRC_TOP__CRTC1__regr_crtc1_vspll_finer_v_total_ADDR 0x000041f8
#define FRC_TOP__CRTC1__regr_crtc1_vspll_finer_v_total_BITSTART 0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_finer_v_total_BITEND 12

/*DBUS_wrapper*/
//Register::MEMC_DCU1_ARB_CR0 0x1809e000
#define FRC_TOP__DBUS_wrapper__sf_rx_mode_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_rx_mode_BITSTART 31
#define FRC_TOP__DBUS_wrapper__sf_rx_mode_BITEND 31

#define FRC_TOP__DBUS_wrapper__sf_rx_start_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_rx_start_BITSTART 30
#define FRC_TOP__DBUS_wrapper__sf_rx_start_BITEND 30

#define FRC_TOP__DBUS_wrapper__sf_tx_mode_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_tx_mode_BITSTART 29
#define FRC_TOP__DBUS_wrapper__sf_tx_mode_BITEND 29

#define FRC_TOP__DBUS_wrapper__sf_tx_start_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_tx_start_BITSTART 28
#define FRC_TOP__DBUS_wrapper__sf_tx_start_BITEND 28

#define FRC_TOP__DBUS_wrapper__sf_rx_gated_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_rx_gated_BITSTART 27
#define FRC_TOP__DBUS_wrapper__sf_rx_gated_BITEND 27

#define FRC_TOP__DBUS_wrapper__Dummy_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__Dummy_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Dummy_BITEND 26

#define FRC_TOP__DBUS_wrapper__sf_rx_debug_bit_sel_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_rx_debug_bit_sel_BITSTART 8
#define FRC_TOP__DBUS_wrapper__sf_rx_debug_bit_sel_BITEND 15

#define FRC_TOP__DBUS_wrapper__sf_rx_fail_bit_status_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_rx_fail_bit_status_BITSTART 7
#define FRC_TOP__DBUS_wrapper__sf_rx_fail_bit_status_BITEND 7

#define FRC_TOP__DBUS_wrapper__sf_rx_done_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_rx_done_BITSTART 6
#define FRC_TOP__DBUS_wrapper__sf_rx_done_BITEND 6

#define FRC_TOP__DBUS_wrapper__sf_rx_err_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_rx_err_BITSTART 5
#define FRC_TOP__DBUS_wrapper__sf_rx_err_BITEND 5

#define FRC_TOP__DBUS_wrapper__sf_tx_work_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__sf_tx_work_BITSTART 4
#define FRC_TOP__DBUS_wrapper__sf_tx_work_BITEND 4

#define FRC_TOP__DBUS_wrapper__Time_Step_ADDR 0x00005000
#define FRC_TOP__DBUS_wrapper__Time_Step_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Time_Step_BITEND 3

//Register::MEMC_DCU1_ARB_CR1 0x1809e004
#define FRC_TOP__DBUS_wrapper__Arb_en_ADDR 0x00005004
#define FRC_TOP__DBUS_wrapper__Arb_en_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Arb_en_BITEND 9

//Register::MEMC_DCU1_LATCNT_CR1 0x1809e008
#define FRC_TOP__DBUS_wrapper__Client0_LATCNT_END_ADDR 0x00005008
#define FRC_TOP__DBUS_wrapper__Client0_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client0_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client0_LATCNT_BEG_ADDR 0x00005008
#define FRC_TOP__DBUS_wrapper__Client0_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client0_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR2 0x1809e00c
#define FRC_TOP__DBUS_wrapper__Client1_LATCNT_END_ADDR 0x0000500c
#define FRC_TOP__DBUS_wrapper__Client1_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client1_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client1_LATCNT_BEG_ADDR 0x0000500c
#define FRC_TOP__DBUS_wrapper__Client1_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client1_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR3 0x1809e010
#define FRC_TOP__DBUS_wrapper__Client2_LATCNT_END_ADDR 0x00005010
#define FRC_TOP__DBUS_wrapper__Client2_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client2_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client2_LATCNT_BEG_ADDR 0x00005010
#define FRC_TOP__DBUS_wrapper__Client2_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client2_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR4 0x1809e014
#define FRC_TOP__DBUS_wrapper__Client3_LATCNT_END_ADDR 0x00005014
#define FRC_TOP__DBUS_wrapper__Client3_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client3_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client3_LATCNT_BEG_ADDR 0x00005014
#define FRC_TOP__DBUS_wrapper__Client3_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client3_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR5 0x1809e018
#define FRC_TOP__DBUS_wrapper__Client4_LATCNT_END_ADDR 0x00005018
#define FRC_TOP__DBUS_wrapper__Client4_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client4_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client4_LATCNT_BEG_ADDR 0x00005018
#define FRC_TOP__DBUS_wrapper__Client4_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client4_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR6 0x1809e01c
#define FRC_TOP__DBUS_wrapper__Client5_LATCNT_END_ADDR 0x0000501c
#define FRC_TOP__DBUS_wrapper__Client5_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client5_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client5_LATCNT_BEG_ADDR 0x0000501c
#define FRC_TOP__DBUS_wrapper__Client5_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client5_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR7 0x1809e020
#define FRC_TOP__DBUS_wrapper__Client6_LATCNT_END_ADDR 0x00005020
#define FRC_TOP__DBUS_wrapper__Client6_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client6_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client6_LATCNT_BEG_ADDR 0x00005020
#define FRC_TOP__DBUS_wrapper__Client6_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client6_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR8 0x1809e024
#define FRC_TOP__DBUS_wrapper__Client7_LATCNT_END_ADDR 0x00005024
#define FRC_TOP__DBUS_wrapper__Client7_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client7_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client7_LATCNT_BEG_ADDR 0x00005024
#define FRC_TOP__DBUS_wrapper__Client7_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client7_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR9 0x1809e104
#define FRC_TOP__DBUS_wrapper__Client8_LATCNT_END_ADDR 0x00005104
#define FRC_TOP__DBUS_wrapper__Client8_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client8_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client8_LATCNT_BEG_ADDR 0x00005104
#define FRC_TOP__DBUS_wrapper__Client8_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client8_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_LATCNT_CR10 0x1809e108
#define FRC_TOP__DBUS_wrapper__Client9_LATCNT_END_ADDR 0x00005108
#define FRC_TOP__DBUS_wrapper__Client9_LATCNT_END_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Client9_LATCNT_END_BITEND 23

#define FRC_TOP__DBUS_wrapper__Client9_LATCNT_BEG_ADDR 0x00005108
#define FRC_TOP__DBUS_wrapper__Client9_LATCNT_BEG_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Client9_LATCNT_BEG_BITEND 7

//Register::MEMC_DCU1_PC_CTRL 0x1809e028
#define FRC_TOP__DBUS_wrapper__pc_rd_only_ADDR 0x00005028
#define FRC_TOP__DBUS_wrapper__pc_rd_only_BITSTART 1
#define FRC_TOP__DBUS_wrapper__pc_rd_only_BITEND 1

#define FRC_TOP__DBUS_wrapper__Pc_go_ADDR 0x00005028
#define FRC_TOP__DBUS_wrapper__Pc_go_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Pc_go_BITEND 0

//Register::MEMC_DCU1_PC_TOTA_MON_NUM 0x1809e02c
#define FRC_TOP__DBUS_wrapper__pc_tota_mon_num_ADDR 0x0000502c
#define FRC_TOP__DBUS_wrapper__pc_tota_mon_num_BITSTART 0
#define FRC_TOP__DBUS_wrapper__pc_tota_mon_num_BITEND 31

//Register::MEMC_DCU1_PC_TOTA_ACK_NUM 0x1809e030
#define FRC_TOP__DBUS_wrapper__pc_tota_ack_num_ADDR 0x00005030
#define FRC_TOP__DBUS_wrapper__pc_tota_ack_num_BITSTART 0
#define FRC_TOP__DBUS_wrapper__pc_tota_ack_num_BITEND 31

//Register::MEMC_DCU1_PC_TOTA_IDL_NUM 0x1809e034
#define FRC_TOP__DBUS_wrapper__pc_tota_idl_num_ADDR 0x00005034
#define FRC_TOP__DBUS_wrapper__pc_tota_idl_num_BITSTART 0
#define FRC_TOP__DBUS_wrapper__pc_tota_idl_num_BITEND 31

//Register::MEMC_DCU1_PC_prog_ctrl1 0x1809e038
#define FRC_TOP__DBUS_wrapper__pc_prog2_sel_ADDR 0x00005038
#define FRC_TOP__DBUS_wrapper__pc_prog2_sel_BITSTART 16
#define FRC_TOP__DBUS_wrapper__pc_prog2_sel_BITEND 19

#define FRC_TOP__DBUS_wrapper__pc_prog1_sel_ADDR 0x00005038
#define FRC_TOP__DBUS_wrapper__pc_prog1_sel_BITSTART 8
#define FRC_TOP__DBUS_wrapper__pc_prog1_sel_BITEND 11

#define FRC_TOP__DBUS_wrapper__pc_prog0_sel_ADDR 0x00005038
#define FRC_TOP__DBUS_wrapper__pc_prog0_sel_BITSTART 0
#define FRC_TOP__DBUS_wrapper__pc_prog0_sel_BITEND 3

//Register::MEMC_DCU1_PC_prog_ctrl2 0x1809e03c
#define FRC_TOP__DBUS_wrapper__pc_prog2_req_occur_ADDR 0x0000503c
#define FRC_TOP__DBUS_wrapper__pc_prog2_req_occur_BITSTART 2
#define FRC_TOP__DBUS_wrapper__pc_prog2_req_occur_BITEND 2

#define FRC_TOP__DBUS_wrapper__pc_prog1_req_occur_ADDR 0x0000503c
#define FRC_TOP__DBUS_wrapper__pc_prog1_req_occur_BITSTART 1
#define FRC_TOP__DBUS_wrapper__pc_prog1_req_occur_BITEND 1

#define FRC_TOP__DBUS_wrapper__pc_prog0_req_occur_ADDR 0x0000503c
#define FRC_TOP__DBUS_wrapper__pc_prog0_req_occur_BITSTART 0
#define FRC_TOP__DBUS_wrapper__pc_prog0_req_occur_BITEND 0

//Register::MEMC_DCU1_PC_prog_0_channel_sel 0x1809e040
#define FRC_TOP__DBUS_wrapper__Prog_channel_sel_ADDR 0x00005040
#define FRC_TOP__DBUS_wrapper__Prog_channel_sel_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Prog_channel_sel_BITEND 1

//Register::MEMC_DCU1_PC_prog_0_acc_lat 0x1809e044
#define FRC_TOP__DBUS_wrapper__Prog_acc_lat_ADDR 0x00005044
#define FRC_TOP__DBUS_wrapper__Prog_acc_lat_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Prog_acc_lat_BITEND 31

//Register::MEMC_DCU1_PC_prog_0_max_lat 0x1809e048
#define FRC_TOP__DBUS_wrapper__Prog_max_lat_ADDR 0x00005048
#define FRC_TOP__DBUS_wrapper__Prog_max_lat_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Prog_max_lat_BITEND 15

//Register::MEMC_DCU1_PC_prog_0_req_num 0x1809e04c
#define FRC_TOP__DBUS_wrapper__Prog_req_num_ADDR 0x0000504c
#define FRC_TOP__DBUS_wrapper__Prog_req_num_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Prog_req_num_BITEND 23

//Register::MEMC_DCU1_PC_prog_0_ack_num 0x1809e050
#define FRC_TOP__DBUS_wrapper__prog_ack_num_ADDR 0x00005050
#define FRC_TOP__DBUS_wrapper__prog_ack_num_BITSTART 0
#define FRC_TOP__DBUS_wrapper__prog_ack_num_BITEND 31

//Register::MEMC_DCU1_PC_prog_0_hitend 0x1809e054
#define FRC_TOP__DBUS_wrapper__Prog_hitend_cnt_ADDR 0x00005054
#define FRC_TOP__DBUS_wrapper__Prog_hitend_cnt_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Prog_hitend_cnt_BITEND 15

//Register::MEMC_DCU1_BRIDGE_TEST_CTRL 0x1809e058
#define FRC_TOP__DBUS_wrapper__Bt_done_ADDR 0x00005058
#define FRC_TOP__DBUS_wrapper__Bt_done_BITSTART 4
#define FRC_TOP__DBUS_wrapper__Bt_done_BITEND 5

#define FRC_TOP__DBUS_wrapper__Bt_bl_ADDR 0x00005058
#define FRC_TOP__DBUS_wrapper__Bt_bl_BITSTART 3
#define FRC_TOP__DBUS_wrapper__Bt_bl_BITEND 3

#define FRC_TOP__DBUS_wrapper__Bt_data_inv_ADDR 0x00005058
#define FRC_TOP__DBUS_wrapper__Bt_data_inv_BITSTART 2
#define FRC_TOP__DBUS_wrapper__Bt_data_inv_BITEND 2

#define FRC_TOP__DBUS_wrapper__Bt_rw_ADDR 0x00005058
#define FRC_TOP__DBUS_wrapper__Bt_rw_BITSTART 1
#define FRC_TOP__DBUS_wrapper__Bt_rw_BITEND 1

#define FRC_TOP__DBUS_wrapper__Bt_go_ADDR 0x00005058
#define FRC_TOP__DBUS_wrapper__Bt_go_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Bt_go_BITEND 0

//Register::MEMC_DCU1_BRIDGE_TEST_ADDR_DATA 0x1809e05c
#define FRC_TOP__DBUS_wrapper__Bt_addr_data_ADDR 0x0000505c
#define FRC_TOP__DBUS_wrapper__Bt_addr_data_BITSTART 4
#define FRC_TOP__DBUS_wrapper__Bt_addr_data_BITEND 31

//Register::MEMC_DCU1_ARB_SR0 0x1809e060
#define FRC_TOP__DBUS_wrapper__SB_REQ_ADDR 0x00005060
#define FRC_TOP__DBUS_wrapper__SB_REQ_BITSTART 16
#define FRC_TOP__DBUS_wrapper__SB_REQ_BITEND 25

#define FRC_TOP__DBUS_wrapper__SB_GNT_ADDR 0x00005060
#define FRC_TOP__DBUS_wrapper__SB_GNT_BITSTART 0
#define FRC_TOP__DBUS_wrapper__SB_GNT_BITEND 9

//Register::MEMC_DCU1_ARB_SR1 0x1809e064
#define FRC_TOP__DBUS_wrapper__TIME_STAMP_SEL_ADDR 0x00005064
#define FRC_TOP__DBUS_wrapper__TIME_STAMP_SEL_BITSTART 24
#define FRC_TOP__DBUS_wrapper__TIME_STAMP_SEL_BITEND 27

#define FRC_TOP__DBUS_wrapper__TIME_STAMP_ADDR 0x00005064
#define FRC_TOP__DBUS_wrapper__TIME_STAMP_BITSTART 16
#define FRC_TOP__DBUS_wrapper__TIME_STAMP_BITEND 23

#define FRC_TOP__DBUS_wrapper__WIN_LATCNT_ADDR 0x00005064
#define FRC_TOP__DBUS_wrapper__WIN_LATCNT_BITSTART 0
#define FRC_TOP__DBUS_wrapper__WIN_LATCNT_BITEND 7

//Register::MEMC_DCU1_bw_limit_0 0x1809e068
#define FRC_TOP__DBUS_wrapper__Max_req_num_0_ADDR 0x00005068
#define FRC_TOP__DBUS_wrapper__Max_req_num_0_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_0_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_0_ADDR 0x00005068
#define FRC_TOP__DBUS_wrapper__Req_thr_0_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_0_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_0_ADDR 0x00005068
#define FRC_TOP__DBUS_wrapper__time_thr_0_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_0_BITEND 15

//Register::MEMC_DCU1_bw_limit_1 0x1809e06c
#define FRC_TOP__DBUS_wrapper__Max_req_num_1_ADDR 0x0000506c
#define FRC_TOP__DBUS_wrapper__Max_req_num_1_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_1_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_1_ADDR 0x0000506c
#define FRC_TOP__DBUS_wrapper__Req_thr_1_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_1_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_1_ADDR 0x0000506c
#define FRC_TOP__DBUS_wrapper__time_thr_1_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_1_BITEND 15

//Register::MEMC_DCU1_bw_limit_2 0x1809e070
#define FRC_TOP__DBUS_wrapper__Max_req_num_2_ADDR 0x00005070
#define FRC_TOP__DBUS_wrapper__Max_req_num_2_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_2_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_2_ADDR 0x00005070
#define FRC_TOP__DBUS_wrapper__Req_thr_2_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_2_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_2_ADDR 0x00005070
#define FRC_TOP__DBUS_wrapper__time_thr_2_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_2_BITEND 15

//Register::MEMC_DCU1_bw_limit_3 0x1809e074
#define FRC_TOP__DBUS_wrapper__Max_req_num_3_ADDR 0x00005074
#define FRC_TOP__DBUS_wrapper__Max_req_num_3_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_3_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_3_ADDR 0x00005074
#define FRC_TOP__DBUS_wrapper__Req_thr_3_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_3_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_3_ADDR 0x00005074
#define FRC_TOP__DBUS_wrapper__time_thr_3_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_3_BITEND 15

//Register::MEMC_DCU1_bw_limit_4 0x1809e078
#define FRC_TOP__DBUS_wrapper__Max_req_num_4_ADDR 0x00005078
#define FRC_TOP__DBUS_wrapper__Max_req_num_4_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_4_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_4_ADDR 0x00005078
#define FRC_TOP__DBUS_wrapper__Req_thr_4_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_4_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_4_ADDR 0x00005078
#define FRC_TOP__DBUS_wrapper__time_thr_4_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_4_BITEND 15

//Register::MEMC_DCU1_bw_limit_5 0x1809e07c
#define FRC_TOP__DBUS_wrapper__Max_req_num_5_ADDR 0x0000507c
#define FRC_TOP__DBUS_wrapper__Max_req_num_5_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_5_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_5_ADDR 0x0000507c
#define FRC_TOP__DBUS_wrapper__Req_thr_5_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_5_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_5_ADDR 0x0000507c
#define FRC_TOP__DBUS_wrapper__time_thr_5_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_5_BITEND 15

//Register::MEMC_DCU1_bw_limit_6 0x1809e080
#define FRC_TOP__DBUS_wrapper__Max_req_num_6_ADDR 0x00005080
#define FRC_TOP__DBUS_wrapper__Max_req_num_6_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_6_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_6_ADDR 0x00005080
#define FRC_TOP__DBUS_wrapper__Req_thr_6_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_6_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_6_ADDR 0x00005080
#define FRC_TOP__DBUS_wrapper__time_thr_6_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_6_BITEND 15

//Register::MEMC_DCU1_bw_limit_7 0x1809e084
#define FRC_TOP__DBUS_wrapper__Max_req_num_7_ADDR 0x00005084
#define FRC_TOP__DBUS_wrapper__Max_req_num_7_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_7_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_7_ADDR 0x00005084
#define FRC_TOP__DBUS_wrapper__Req_thr_7_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_7_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_7_ADDR 0x00005084
#define FRC_TOP__DBUS_wrapper__time_thr_7_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_7_BITEND 15

//Register::MEMC_DCU1_bw_limit_8 0x1809e10c
#define FRC_TOP__DBUS_wrapper__Max_req_num_8_ADDR 0x0000510c
#define FRC_TOP__DBUS_wrapper__Max_req_num_8_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_8_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_8_ADDR 0x0000510c
#define FRC_TOP__DBUS_wrapper__Req_thr_8_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_8_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_8_ADDR 0x0000510c
#define FRC_TOP__DBUS_wrapper__time_thr_8_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_8_BITEND 15

//Register::MEMC_DCU1_bw_limit_9 0x1809e110
#define FRC_TOP__DBUS_wrapper__Max_req_num_9_ADDR 0x00005110
#define FRC_TOP__DBUS_wrapper__Max_req_num_9_BITSTART 24
#define FRC_TOP__DBUS_wrapper__Max_req_num_9_BITEND 31

#define FRC_TOP__DBUS_wrapper__Req_thr_9_ADDR 0x00005110
#define FRC_TOP__DBUS_wrapper__Req_thr_9_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Req_thr_9_BITEND 23

#define FRC_TOP__DBUS_wrapper__time_thr_9_ADDR 0x00005110
#define FRC_TOP__DBUS_wrapper__time_thr_9_BITSTART 0
#define FRC_TOP__DBUS_wrapper__time_thr_9_BITEND 15

//Register::MEMC_DCU1_bw_limit_en 0x1809e088
#define FRC_TOP__DBUS_wrapper__Len_scheme_en_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Len_scheme_en_BITSTART 31
#define FRC_TOP__DBUS_wrapper__Len_scheme_en_BITEND 31

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_9_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_9_BITSTART 19
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_9_BITEND 19

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_9_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_9_BITSTART 18
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_9_BITEND 18

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_8_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_8_BITSTART 17
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_8_BITEND 17

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_8_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_8_BITSTART 16
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_8_BITEND 16

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_7_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_7_BITSTART 15
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_7_BITEND 15

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_7_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_7_BITSTART 14
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_7_BITEND 14

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_6_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_6_BITSTART 13
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_6_BITEND 13

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_6_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_6_BITSTART 12
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_6_BITEND 12

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_5_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_5_BITSTART 11
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_5_BITEND 11

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_5_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_5_BITSTART 10
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_5_BITEND 10

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_4_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_4_BITSTART 9
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_4_BITEND 9

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_4_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_4_BITSTART 8
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_4_BITEND 8

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_3_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_3_BITSTART 7
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_3_BITEND 7

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_3_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_3_BITSTART 6
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_3_BITEND 6

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_2_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_2_BITSTART 5
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_2_BITEND 5

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_2_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_2_BITSTART 4
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_2_BITEND 4

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_1_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_1_BITSTART 3
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_1_BITEND 3

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_1_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_1_BITSTART 2
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_1_BITEND 2

#define FRC_TOP__DBUS_wrapper__Bw_status_clr_0_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_0_BITSTART 1
#define FRC_TOP__DBUS_wrapper__Bw_status_clr_0_BITEND 1

#define FRC_TOP__DBUS_wrapper__Bw_limit_en_0_ADDR 0x00005088
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_0_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Bw_limit_en_0_BITEND 0

//Register::MEMC_DCU1_queue_ctrl 0x1809e08c
#define FRC_TOP__DBUS_wrapper__RD_Queue_num_ADDR 0x0000508c
#define FRC_TOP__DBUS_wrapper__RD_Queue_num_BITSTART 8
#define FRC_TOP__DBUS_wrapper__RD_Queue_num_BITEND 12

#define FRC_TOP__DBUS_wrapper__WR_Queue_num_ADDR 0x0000508c
#define FRC_TOP__DBUS_wrapper__WR_Queue_num_BITSTART 0
#define FRC_TOP__DBUS_wrapper__WR_Queue_num_BITEND 3

//Register::MEMC_DCU1_cti_ctrl 0x1809e090
#define FRC_TOP__DBUS_wrapper__Cti_space_margin_kmer_ADDR 0x00005090
#define FRC_TOP__DBUS_wrapper__Cti_space_margin_kmer_BITSTART 9
#define FRC_TOP__DBUS_wrapper__Cti_space_margin_kmer_BITEND 11

#define FRC_TOP__DBUS_wrapper__Cti_grp_cmd_err_kmer_ADDR 0x00005090
#define FRC_TOP__DBUS_wrapper__Cti_grp_cmd_err_kmer_BITSTART 8
#define FRC_TOP__DBUS_wrapper__Cti_grp_cmd_err_kmer_BITEND 8

#define FRC_TOP__DBUS_wrapper__Cti_space_margin_kmew_ADDR 0x00005090
#define FRC_TOP__DBUS_wrapper__Cti_space_margin_kmew_BITSTART 5
#define FRC_TOP__DBUS_wrapper__Cti_space_margin_kmew_BITEND 7

#define FRC_TOP__DBUS_wrapper__Cti_grp_cmd_err_kmew_ADDR 0x00005090
#define FRC_TOP__DBUS_wrapper__Cti_grp_cmd_err_kmew_BITSTART 4
#define FRC_TOP__DBUS_wrapper__Cti_grp_cmd_err_kmew_BITEND 4

#define FRC_TOP__DBUS_wrapper__Cti_status_clr_ADDR 0x00005090
#define FRC_TOP__DBUS_wrapper__Cti_status_clr_BITSTART 1
#define FRC_TOP__DBUS_wrapper__Cti_status_clr_BITEND 1

#define FRC_TOP__DBUS_wrapper__Queue_flush_ADDR 0x00005090
#define FRC_TOP__DBUS_wrapper__Queue_flush_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Queue_flush_BITEND 0

//Register::MEMC_DCU1_error_status 0x1809e094
#define FRC_TOP__DBUS_wrapper__Error_clr_ADDR 0x00005094
#define FRC_TOP__DBUS_wrapper__Error_clr_BITSTART 31
#define FRC_TOP__DBUS_wrapper__Error_clr_BITEND 31

#define FRC_TOP__DBUS_wrapper__Error_zero_length_id_ADDR 0x00005094
#define FRC_TOP__DBUS_wrapper__Error_zero_length_id_BITSTART 12
#define FRC_TOP__DBUS_wrapper__Error_zero_length_id_BITEND 15

#define FRC_TOP__DBUS_wrapper__Error_read_full_ADDR 0x00005094
#define FRC_TOP__DBUS_wrapper__Error_read_full_BITSTART 9
#define FRC_TOP__DBUS_wrapper__Error_read_full_BITEND 9

#define FRC_TOP__DBUS_wrapper__Error_write_full_ADDR 0x00005094
#define FRC_TOP__DBUS_wrapper__Error_write_full_BITSTART 8
#define FRC_TOP__DBUS_wrapper__Error_write_full_BITEND 8

//Register::MEMC_DCU1_DEBUG 0x1809e098
#define FRC_TOP__DBUS_wrapper__Sb_debug_mode_ADDR 0x00005098
#define FRC_TOP__DBUS_wrapper__Sb_debug_mode_BITSTART 0
#define FRC_TOP__DBUS_wrapper__Sb_debug_mode_BITEND 3

//Register::Memc_wrapper_ctrl1 0x1809e0a0
#define FRC_TOP__DBUS_wrapper__kme_m0_rd_outstanding_num_ADDR 0x000050a0
#define FRC_TOP__DBUS_wrapper__kme_m0_rd_outstanding_num_BITSTART 12
#define FRC_TOP__DBUS_wrapper__kme_m0_rd_outstanding_num_BITEND 16

#define FRC_TOP__DBUS_wrapper__kme_m0_wr_outstanding_num_ADDR 0x000050a0
#define FRC_TOP__DBUS_wrapper__kme_m0_wr_outstanding_num_BITSTART 4
#define FRC_TOP__DBUS_wrapper__kme_m0_wr_outstanding_num_BITEND 8

#define FRC_TOP__DBUS_wrapper__bready_ignore_ADDR 0x000050a0
#define FRC_TOP__DBUS_wrapper__bready_ignore_BITSTART 1
#define FRC_TOP__DBUS_wrapper__bready_ignore_BITEND 1

#define FRC_TOP__DBUS_wrapper__bresp_select_ADDR 0x000050a0
#define FRC_TOP__DBUS_wrapper__bresp_select_BITSTART 0
#define FRC_TOP__DBUS_wrapper__bresp_select_BITEND 0

//Register::Memc_wrapper_ctrl2 0x1809e0a4
//Register::Memc_wrapper_status1 0x1809e0a8
#define FRC_TOP__DBUS_wrapper__kme_m0_rd_outstanding_cnt_ADDR 0x000050a8
#define FRC_TOP__DBUS_wrapper__kme_m0_rd_outstanding_cnt_BITSTART 24
#define FRC_TOP__DBUS_wrapper__kme_m0_rd_outstanding_cnt_BITEND 28

#define FRC_TOP__DBUS_wrapper__kme_m0_wr_outstanding_cnt_ADDR 0x000050a8
#define FRC_TOP__DBUS_wrapper__kme_m0_wr_outstanding_cnt_BITSTART 16
#define FRC_TOP__DBUS_wrapper__kme_m0_wr_outstanding_cnt_BITEND 20

//Register::Memc_wrapper_status2 0x1809e0ac
//Register::Memc_wrapper_fifo_status 0x1809e0b0
#define FRC_TOP__DBUS_wrapper__kme_m0_rcmd_fifo_empty_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_rcmd_fifo_empty_BITSTART 27
#define FRC_TOP__DBUS_wrapper__kme_m0_rcmd_fifo_empty_BITEND 27

#define FRC_TOP__DBUS_wrapper__kme_m0_rcmd_fifo_full_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_rcmd_fifo_full_BITSTART 26
#define FRC_TOP__DBUS_wrapper__kme_m0_rcmd_fifo_full_BITEND 26

#define FRC_TOP__DBUS_wrapper__kme_m0_rid_fifo_empty_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_rid_fifo_empty_BITSTART 25
#define FRC_TOP__DBUS_wrapper__kme_m0_rid_fifo_empty_BITEND 25

#define FRC_TOP__DBUS_wrapper__kme_m0_rid_fifo_full_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_rid_fifo_full_BITSTART 24
#define FRC_TOP__DBUS_wrapper__kme_m0_rid_fifo_full_BITEND 24

#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_buffer_empty_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_buffer_empty_BITSTART 23
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_buffer_empty_BITEND 23

#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_buffer_full_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_buffer_full_BITSTART 22
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_buffer_full_BITEND 22

#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_fifo_empty_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_fifo_empty_BITSTART 21
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_fifo_empty_BITEND 21

#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_fifo_full_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_fifo_full_BITSTART 20
#define FRC_TOP__DBUS_wrapper__kme_m0_wdata_fifo_full_BITEND 20

#define FRC_TOP__DBUS_wrapper__kme_m0_wcmd_fifo_empty_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wcmd_fifo_empty_BITSTART 19
#define FRC_TOP__DBUS_wrapper__kme_m0_wcmd_fifo_empty_BITEND 19

#define FRC_TOP__DBUS_wrapper__kme_m0_wcmd_fifo_full_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wcmd_fifo_full_BITSTART 18
#define FRC_TOP__DBUS_wrapper__kme_m0_wcmd_fifo_full_BITEND 18

#define FRC_TOP__DBUS_wrapper__kme_m0_wid_fifo_empty_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wid_fifo_empty_BITSTART 17
#define FRC_TOP__DBUS_wrapper__kme_m0_wid_fifo_empty_BITEND 17

#define FRC_TOP__DBUS_wrapper__kme_m0_wid_fifo_full_ADDR 0x000050b0
#define FRC_TOP__DBUS_wrapper__kme_m0_wid_fifo_full_BITSTART 16
#define FRC_TOP__DBUS_wrapper__kme_m0_wid_fifo_full_BITEND 16

//Register::Me_uplimit_addr 0x1809e0b4
#define FRC_TOP__DBUS_wrapper__kme_uplimit_addr_ADDR 0x000050b4
#define FRC_TOP__DBUS_wrapper__kme_uplimit_addr_BITSTART 4
#define FRC_TOP__DBUS_wrapper__kme_uplimit_addr_BITEND 31

//Register::Me_downlimit_addr 0x1809e0b8
#define FRC_TOP__DBUS_wrapper__kme_downlimit_addr_ADDR 0x000050b8
#define FRC_TOP__DBUS_wrapper__kme_downlimit_addr_BITSTART 4
#define FRC_TOP__DBUS_wrapper__kme_downlimit_addr_BITEND 31

//Register::Mc_uplimit_addr 0x1809e0bc
//Register::Mc_downlimit_addr 0x1809e0c0
//Register::irq_en 0x1809e0c4
#define FRC_TOP__DBUS_wrapper__kme_addr_gt_irq_en_ADDR 0x000050c4
#define FRC_TOP__DBUS_wrapper__kme_addr_gt_irq_en_BITSTART 13
#define FRC_TOP__DBUS_wrapper__kme_addr_gt_irq_en_BITEND 13

#define FRC_TOP__DBUS_wrapper__kme_addr_lt_irq_en_ADDR 0x000050c4
#define FRC_TOP__DBUS_wrapper__kme_addr_lt_irq_en_BITSTART 12
#define FRC_TOP__DBUS_wrapper__kme_addr_lt_irq_en_BITEND 12

#define FRC_TOP__DBUS_wrapper__kme_m0_rready_low_irq_en_ADDR 0x000050c4
#define FRC_TOP__DBUS_wrapper__kme_m0_rready_low_irq_en_BITSTART 8
#define FRC_TOP__DBUS_wrapper__kme_m0_rready_low_irq_en_BITEND 8

#define FRC_TOP__DBUS_wrapper__kme_m0_awaddr_unaligned_irq_en_ADDR 0x000050c4
#define FRC_TOP__DBUS_wrapper__kme_m0_awaddr_unaligned_irq_en_BITSTART 1
#define FRC_TOP__DBUS_wrapper__kme_m0_awaddr_unaligned_irq_en_BITEND 1

#define FRC_TOP__DBUS_wrapper__kme_m0_araddr_unaligned_irq_en_ADDR 0x000050c4
#define FRC_TOP__DBUS_wrapper__kme_m0_araddr_unaligned_irq_en_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_m0_araddr_unaligned_irq_en_BITEND 0

//Register::irq_status 0x1809e0c8
#define FRC_TOP__DBUS_wrapper__kme_addr_gt_err_ADDR 0x000050c8
#define FRC_TOP__DBUS_wrapper__kme_addr_gt_err_BITSTART 13
#define FRC_TOP__DBUS_wrapper__kme_addr_gt_err_BITEND 13

#define FRC_TOP__DBUS_wrapper__kme_addr_lt_err_ADDR 0x000050c8
#define FRC_TOP__DBUS_wrapper__kme_addr_lt_err_BITSTART 12
#define FRC_TOP__DBUS_wrapper__kme_addr_lt_err_BITEND 12

#define FRC_TOP__DBUS_wrapper__kme_m0_rready_low_err_ADDR 0x000050c8
#define FRC_TOP__DBUS_wrapper__kme_m0_rready_low_err_BITSTART 8
#define FRC_TOP__DBUS_wrapper__kme_m0_rready_low_err_BITEND 8

#define FRC_TOP__DBUS_wrapper__kme_m0_awaddr_unaligned_err_ADDR 0x000050c8
#define FRC_TOP__DBUS_wrapper__kme_m0_awaddr_unaligned_err_BITSTART 1
#define FRC_TOP__DBUS_wrapper__kme_m0_awaddr_unaligned_err_BITEND 1

#define FRC_TOP__DBUS_wrapper__kme_m0_araddr_unaligned_err_ADDR 0x000050c8
#define FRC_TOP__DBUS_wrapper__kme_m0_araddr_unaligned_err_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_m0_araddr_unaligned_err_BITEND 0

//Register::bist_mode 0x1809e0d4
#define FRC_TOP__DBUS_wrapper__kme_bist_mode_ADDR 0x000050d4
#define FRC_TOP__DBUS_wrapper__kme_bist_mode_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_bist_mode_BITEND 0

//Register::drf_bist_mode 0x1809e0d8
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_mode_ADDR 0x000050d8
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_mode_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_mode_BITEND 0

//Register::drf_test_resume 0x1809e0dc
#define FRC_TOP__DBUS_wrapper__kme_drf_test_resume_ADDR 0x000050dc
#define FRC_TOP__DBUS_wrapper__kme_drf_test_resume_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_drf_test_resume_BITEND 0

//Register::rm 0x1809e0e0
#define FRC_TOP__DBUS_wrapper__kme_rme_ADDR 0x000050e0
#define FRC_TOP__DBUS_wrapper__kme_rme_BITSTART 8
#define FRC_TOP__DBUS_wrapper__kme_rme_BITEND 8

#define FRC_TOP__DBUS_wrapper__kme_rm_ADDR 0x000050e0
#define FRC_TOP__DBUS_wrapper__kme_rm_BITSTART 4
#define FRC_TOP__DBUS_wrapper__kme_rm_BITEND 7

#define FRC_TOP__DBUS_wrapper__kme_test1_ADDR 0x000050e0
#define FRC_TOP__DBUS_wrapper__kme_test1_BITSTART 1
#define FRC_TOP__DBUS_wrapper__kme_test1_BITEND 1

#define FRC_TOP__DBUS_wrapper__kme_ls_ADDR 0x000050e0
#define FRC_TOP__DBUS_wrapper__kme_ls_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_ls_BITEND 0

//Register::testrwm 0x1809e0e4
#define FRC_TOP__DBUS_wrapper__kme_testrwm_ADDR 0x000050e4
#define FRC_TOP__DBUS_wrapper__kme_testrwm_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_testrwm_BITEND 0

//Register::bist_done 0x1809e0e8
#define FRC_TOP__DBUS_wrapper__kme_bist_done_ADDR 0x000050e8
#define FRC_TOP__DBUS_wrapper__kme_bist_done_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_bist_done_BITEND 0

//Register::drf_bist_done 0x1809e0ec
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_done_ADDR 0x000050ec
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_done_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_done_BITEND 0

//Register::bist_fail_0 0x1809e0f0
#define FRC_TOP__DBUS_wrapper__kme_bist_fail_0_ADDR 0x000050f0
#define FRC_TOP__DBUS_wrapper__kme_bist_fail_0_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_bist_fail_0_BITEND 0

//Register::drf_bist_fail_0 0x1809e0f4
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_fail_0_ADDR 0x000050f4
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_fail_0_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_drf_bist_fail_0_BITEND 0

//Register::drf_start_pause 0x1809e0f8
#define FRC_TOP__DBUS_wrapper__kme_drf_start_pause_ADDR 0x000050f8
#define FRC_TOP__DBUS_wrapper__kme_drf_start_pause_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_drf_start_pause_BITEND 0

//Register::memc_dbg_1 0x1809e0fc
#define FRC_TOP__DBUS_wrapper__dbg_wvalid_timeout_ADDR 0x000050fc
#define FRC_TOP__DBUS_wrapper__dbg_wvalid_timeout_BITSTART 16
#define FRC_TOP__DBUS_wrapper__dbg_wvalid_timeout_BITEND 31

#define FRC_TOP__DBUS_wrapper__kme_dbg_wvalid_timout2_ADDR 0x000050fc
#define FRC_TOP__DBUS_wrapper__kme_dbg_wvalid_timout2_BITSTART 2
#define FRC_TOP__DBUS_wrapper__kme_dbg_wvalid_timout2_BITEND 2

#define FRC_TOP__DBUS_wrapper__kme_dbg_wvalid_timout1_ADDR 0x000050fc
#define FRC_TOP__DBUS_wrapper__kme_dbg_wvalid_timout1_BITSTART 1
#define FRC_TOP__DBUS_wrapper__kme_dbg_wvalid_timout1_BITEND 1

#define FRC_TOP__DBUS_wrapper__debug_en_ADDR 0x000050fc
#define FRC_TOP__DBUS_wrapper__debug_en_BITSTART 0
#define FRC_TOP__DBUS_wrapper__debug_en_BITEND 0

//Register::memc_dbg_2 0x1809e100
#define FRC_TOP__DBUS_wrapper__kme_dbg_dbus_wlen_cnt_ADDR 0x00005100
#define FRC_TOP__DBUS_wrapper__kme_dbg_dbus_wlen_cnt_BITSTART 8
#define FRC_TOP__DBUS_wrapper__kme_dbg_dbus_wlen_cnt_BITEND 15

#define FRC_TOP__DBUS_wrapper__kme_dbg_axi_wlen_cnt_ADDR 0x00005100
#define FRC_TOP__DBUS_wrapper__kme_dbg_axi_wlen_cnt_BITSTART 0
#define FRC_TOP__DBUS_wrapper__kme_dbg_axi_wlen_cnt_BITEND 7

/*DECPR_PTG*/
//Register::PATT_CTRL0 0x18099300
#define FRC_TOP__DECPR_PTG__patt_hf_p_mode_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_hf_p_mode_BITSTART 21
#define FRC_TOP__DECPR_PTG__patt_hf_p_mode_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_lf_p_mode_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_lf_p_mode_BITSTART 18
#define FRC_TOP__DECPR_PTG__patt_lf_p_mode_BITEND 20

#define FRC_TOP__DECPR_PTG__patt_hf_i_mode_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_hf_i_mode_BITSTART 15
#define FRC_TOP__DECPR_PTG__patt_hf_i_mode_BITEND 17

#define FRC_TOP__DECPR_PTG__patt_lf_i_mode_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_lf_i_mode_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_lf_i_mode_BITEND 14

#define FRC_TOP__DECPR_PTG__patt_hf_p_timing_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_hf_p_timing_BITSTART 9
#define FRC_TOP__DECPR_PTG__patt_hf_p_timing_BITEND 9

#define FRC_TOP__DECPR_PTG__patt_lf_p_timing_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_lf_p_timing_BITSTART 8
#define FRC_TOP__DECPR_PTG__patt_lf_p_timing_BITEND 8

#define FRC_TOP__DECPR_PTG__patt_hf_i_timing_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_hf_i_timing_BITSTART 7
#define FRC_TOP__DECPR_PTG__patt_hf_i_timing_BITEND 7

#define FRC_TOP__DECPR_PTG__patt_lf_i_timing_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_lf_i_timing_BITSTART 6
#define FRC_TOP__DECPR_PTG__patt_lf_i_timing_BITEND 6

#define FRC_TOP__DECPR_PTG__patt_hf_p_en_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_hf_p_en_BITSTART 3
#define FRC_TOP__DECPR_PTG__patt_hf_p_en_BITEND 3

#define FRC_TOP__DECPR_PTG__patt_lf_p_en_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_lf_p_en_BITSTART 2
#define FRC_TOP__DECPR_PTG__patt_lf_p_en_BITEND 2

#define FRC_TOP__DECPR_PTG__patt_hf_i_en_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_hf_i_en_BITSTART 1
#define FRC_TOP__DECPR_PTG__patt_hf_i_en_BITEND 1

#define FRC_TOP__DECPR_PTG__patt_lf_i_en_ADDR 0x00000300
#define FRC_TOP__DECPR_PTG__patt_lf_i_en_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_i_en_BITEND 0

//Register::PATT_LF_I_POSITION0 0x18099304
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_y0_ADDR 0x00000304
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_y0_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_y0_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_x0_ADDR 0x00000304
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_x0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_x0_BITEND 11

//Register::PATT_LF_I_POSITION1 0x18099308
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_y1_ADDR 0x00000308
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_y1_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_y1_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_x1_ADDR 0x00000308
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_x1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_i_pos_x1_BITEND 11

//Register::PATT_HF_I_POSITION0 0x1809930c
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_y0_ADDR 0x0000030c
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_y0_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_y0_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_x0_ADDR 0x0000030c
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_x0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_x0_BITEND 11

//Register::PATT_HF_I_POSITION1 0x18099310
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_y1_ADDR 0x00000310
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_y1_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_y1_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_x1_ADDR 0x00000310
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_x1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_i_pos_x1_BITEND 11

//Register::CPR_PATT_LF_I_SETTING0 0x18099314
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v0_11_ADDR 0x00000314
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v0_11_BITSTART 31
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v0_11_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_v0_ADDR 0x00000314
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_v0_BITSTART 20
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_v0_BITEND 29

#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_u0_ADDR 0x00000314
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_u0_BITSTART 10
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_u0_BITEND 19

#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_y0_ADDR 0x00000314
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_y0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_y0_BITEND 9

//Register::CPR_PATT_LF_I_SETTING1 0x18099318
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v1_11_ADDR 0x00000318
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v1_11_BITSTART 31
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v1_11_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_v1_ADDR 0x00000318
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_v1_BITSTART 20
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_v1_BITEND 29

#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_u1_ADDR 0x00000318
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_u1_BITSTART 10
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_u1_BITEND 19

#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_y1_ADDR 0x00000318
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_y1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_i_setting_y1_BITEND 9

//Register::CPR_PATT_HF_I_SETTING0 0x1809931c
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v0_ADDR 0x0000031c
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v0_BITSTART 22
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v0_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_u0_ADDR 0x0000031c
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_u0_BITSTART 11
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_u0_BITEND 21

#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_y0_ADDR 0x0000031c
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_y0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_y0_BITEND 10

//Register::CPR_PATT_HF_I_SETTING1 0x18099320
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v1_ADDR 0x00000320
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v1_BITSTART 22
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_v1_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_u1_ADDR 0x00000320
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_u1_BITSTART 11
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_u1_BITEND 21

#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_y1_ADDR 0x00000320
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_y1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_i_setting_y1_BITEND 10

//Register::PATT_LF_P_POSITION0 0x18099324
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_y0_ADDR 0x00000324
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_y0_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_y0_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_x0_ADDR 0x00000324
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_x0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_x0_BITEND 11

//Register::PATT_LF_P_POSITION1 0x18099328
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_y1_ADDR 0x00000328
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_y1_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_y1_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_x1_ADDR 0x00000328
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_x1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_p_pos_x1_BITEND 11

//Register::PATT_HF_P_POSITION0 0x1809932c
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_y0_ADDR 0x0000032c
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_y0_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_y0_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_x0_ADDR 0x0000032c
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_x0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_x0_BITEND 11

//Register::PATT_HF_P_POSITION1 0x18099330
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_y1_ADDR 0x00000330
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_y1_BITSTART 12
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_y1_BITEND 23

#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_x1_ADDR 0x00000330
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_x1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_p_pos_x1_BITEND 11

//Register::CPR_PATT_LF_P_SETTING0 0x18099334
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v0_11_ADDR 0x00000334
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v0_11_BITSTART 31
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v0_11_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_v0_ADDR 0x00000334
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_v0_BITSTART 20
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_v0_BITEND 29

#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_u0_ADDR 0x00000334
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_u0_BITSTART 10
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_u0_BITEND 19

#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_y0_ADDR 0x00000334
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_y0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_y0_BITEND 9

//Register::CPR_PATT_LF_P_SETTING1 0x18099338
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v1_11_ADDR 0x00000338
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v1_11_BITSTART 31
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v1_11_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_v1_ADDR 0x00000338
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_v1_BITSTART 20
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_v1_BITEND 29

#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_u1_ADDR 0x00000338
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_u1_BITSTART 10
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_u1_BITEND 19

#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_y1_ADDR 0x00000338
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_y1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_lf_p_setting_y1_BITEND 9

//Register::CPR_PATT_HF_P_SETTING0 0x1809933c
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v0_ADDR 0x0000033c
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v0_BITSTART 22
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v0_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_u0_ADDR 0x0000033c
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_u0_BITSTART 11
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_u0_BITEND 21

#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_y0_ADDR 0x0000033c
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_y0_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_y0_BITEND 10

//Register::CPR_PATT_HF_P_SETTING1 0x18099340
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v1_ADDR 0x00000340
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v1_BITSTART 22
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_v1_BITEND 31

#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_u1_ADDR 0x00000340
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_u1_BITSTART 11
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_u1_BITEND 21

#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_y1_ADDR 0x00000340
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_y1_BITSTART 0
#define FRC_TOP__DECPR_PTG__patt_hf_p_setting_y1_BITEND 10

//Register::PATT_LF_NR_POSITION0 0x18099344
//Register::PATT_LF_NR_POSITION1 0x18099348
//Register::CPR_DEBUG_CFG0 0x18099364
#define FRC_TOP__DECPR_PTG__Dummy_ADDR 0x00000364
#define FRC_TOP__DECPR_PTG__Dummy_BITSTART 0
#define FRC_TOP__DECPR_PTG__Dummy_BITEND 16

//Register::DEC_I_PATT_DEBUG 0x1809937c
#define FRC_TOP__DECPR_PTG__regr_dec_i_patt_debug_ADDR 0x0000037c
#define FRC_TOP__DECPR_PTG__regr_dec_i_patt_debug_BITSTART 0
#define FRC_TOP__DECPR_PTG__regr_dec_i_patt_debug_BITEND 31

//Register::DEC_P_PATT_DEBUG 0x18099388
#define FRC_TOP__DECPR_PTG__regr_dec_p_patt_debug_ADDR 0x00000388
#define FRC_TOP__DECPR_PTG__regr_dec_p_patt_debug_BITSTART 0
#define FRC_TOP__DECPR_PTG__regr_dec_p_patt_debug_BITEND 31

/*IPPRE*/
//Register::IPPRE_00 0x18099100
#define FRC_TOP__IPPRE__inp_cursor_color_ADDR 0x00000100
#define FRC_TOP__IPPRE__inp_cursor_color_BITSTART 29
#define FRC_TOP__IPPRE__inp_cursor_color_BITEND 31

#define FRC_TOP__IPPRE__inp_cursor_v_ADDR 0x00000100
#define FRC_TOP__IPPRE__inp_cursor_v_BITSTART 16
#define FRC_TOP__IPPRE__inp_cursor_v_BITEND 28

#define FRC_TOP__IPPRE__inp_cursor_en_ADDR 0x00000100
#define FRC_TOP__IPPRE__inp_cursor_en_BITSTART 15
#define FRC_TOP__IPPRE__inp_cursor_en_BITEND 15

#define FRC_TOP__IPPRE__inp_cursor_3d_flag_ADDR 0x00000100
#define FRC_TOP__IPPRE__inp_cursor_3d_flag_BITSTART 14
#define FRC_TOP__IPPRE__inp_cursor_3d_flag_BITEND 14

#define FRC_TOP__IPPRE__inp_cursor_show_ADDR 0x00000100
#define FRC_TOP__IPPRE__inp_cursor_show_BITSTART 13
#define FRC_TOP__IPPRE__inp_cursor_show_BITEND 13

#define FRC_TOP__IPPRE__inp_cursor_h_ADDR 0x00000100
#define FRC_TOP__IPPRE__inp_cursor_h_BITSTART 0
#define FRC_TOP__IPPRE__inp_cursor_h_BITEND 12

//Register::IPPRE_04 0x18099104
#define FRC_TOP__IPPRE__dummy04_ADDR 0x00000104
#define FRC_TOP__IPPRE__dummy04_BITSTART 27
#define FRC_TOP__IPPRE__dummy04_BITEND 31

#define FRC_TOP__IPPRE__inp_cursor_src_3d_en_ADDR 0x00000104
#define FRC_TOP__IPPRE__inp_cursor_src_3d_en_BITSTART 26
#define FRC_TOP__IPPRE__inp_cursor_src_3d_en_BITEND 26

#define FRC_TOP__IPPRE__kmc_blend_uv_mode_ADDR 0x00000104
#define FRC_TOP__IPPRE__kmc_blend_uv_mode_BITSTART 24
#define FRC_TOP__IPPRE__kmc_blend_uv_mode_BITEND 25

#define FRC_TOP__IPPRE__kmc_blend_uv_alpha_ADDR 0x00000104
#define FRC_TOP__IPPRE__kmc_blend_uv_alpha_BITSTART 16
#define FRC_TOP__IPPRE__kmc_blend_uv_alpha_BITEND 23

#define FRC_TOP__IPPRE__ippre_444to422_mode_ADDR 0x00000104
#define FRC_TOP__IPPRE__ippre_444to422_mode_BITSTART 14
#define FRC_TOP__IPPRE__ippre_444to422_mode_BITEND 15

#define FRC_TOP__IPPRE__bbd_data_sel_ADDR 0x00000104
#define FRC_TOP__IPPRE__bbd_data_sel_BITSTART 13
#define FRC_TOP__IPPRE__bbd_data_sel_BITEND 13

#define FRC_TOP__IPPRE__kmc_blend_y_bypass_ADDR 0x00000104
#define FRC_TOP__IPPRE__kmc_blend_y_bypass_BITSTART 12
#define FRC_TOP__IPPRE__kmc_blend_y_bypass_BITEND 12

#define FRC_TOP__IPPRE__kmc_blend_y_alpha_ADDR 0x00000104
#define FRC_TOP__IPPRE__kmc_blend_y_alpha_BITSTART 4
#define FRC_TOP__IPPRE__kmc_blend_y_alpha_BITEND 11

#define FRC_TOP__IPPRE__uv_odd_ADDR 0x00000104
#define FRC_TOP__IPPRE__uv_odd_BITSTART 3
#define FRC_TOP__IPPRE__uv_odd_BITEND 3

#define FRC_TOP__IPPRE__ippre_444to422_en_ADDR 0x00000104
#define FRC_TOP__IPPRE__ippre_444to422_en_BITSTART 2
#define FRC_TOP__IPPRE__ippre_444to422_en_BITEND 2

#define FRC_TOP__IPPRE__csc_cursor_sel_ADDR 0x00000104
#define FRC_TOP__IPPRE__csc_cursor_sel_BITSTART 1
#define FRC_TOP__IPPRE__csc_cursor_sel_BITEND 1

#define FRC_TOP__IPPRE__patt_cursor_sel_ADDR 0x00000104
#define FRC_TOP__IPPRE__patt_cursor_sel_BITSTART 0
#define FRC_TOP__IPPRE__patt_cursor_sel_BITEND 0

//Register::IPPRE_08 0x18099108
#define FRC_TOP__IPPRE__dummy08_ADDR 0x00000108
#define FRC_TOP__IPPRE__dummy08_BITSTART 28
#define FRC_TOP__IPPRE__dummy08_BITEND 31

#define FRC_TOP__IPPRE__ippre_retiming_dummy_num_ADDR 0x00000108
#define FRC_TOP__IPPRE__ippre_retiming_dummy_num_BITSTART 24
#define FRC_TOP__IPPRE__ippre_retiming_dummy_num_BITEND 27

#define FRC_TOP__IPPRE__ippre_retiming_hact_ADDR 0x00000108
#define FRC_TOP__IPPRE__ippre_retiming_hact_BITSTART 12
#define FRC_TOP__IPPRE__ippre_retiming_hact_BITEND 23

#define FRC_TOP__IPPRE__ippre_retiming_vact_ADDR 0x00000108
#define FRC_TOP__IPPRE__ippre_retiming_vact_BITSTART 0
#define FRC_TOP__IPPRE__ippre_retiming_vact_BITEND 11

//Register::IPPRE_0C 0x1809910c
#define FRC_TOP__IPPRE__dummy0c_ADDR 0x0000010c
#define FRC_TOP__IPPRE__dummy0c_BITSTART 19
#define FRC_TOP__IPPRE__dummy0c_BITEND 31

#define FRC_TOP__IPPRE__kmc_blend_logo_uv_mode_ADDR 0x0000010c
#define FRC_TOP__IPPRE__kmc_blend_logo_uv_mode_BITSTART 17
#define FRC_TOP__IPPRE__kmc_blend_logo_uv_mode_BITEND 18

#define FRC_TOP__IPPRE__kmc_blend_logo_uv_alpha_ADDR 0x0000010c
#define FRC_TOP__IPPRE__kmc_blend_logo_uv_alpha_BITSTART 9
#define FRC_TOP__IPPRE__kmc_blend_logo_uv_alpha_BITEND 16

#define FRC_TOP__IPPRE__kmc_blend_logo_y_bypass_ADDR 0x0000010c
#define FRC_TOP__IPPRE__kmc_blend_logo_y_bypass_BITSTART 8
#define FRC_TOP__IPPRE__kmc_blend_logo_y_bypass_BITEND 8

#define FRC_TOP__IPPRE__kmc_blend_logo_y_alpha_ADDR 0x0000010c
#define FRC_TOP__IPPRE__kmc_blend_logo_y_alpha_BITSTART 0
#define FRC_TOP__IPPRE__kmc_blend_logo_y_alpha_BITEND 7

//Register::IPPRE_10 0x18099110
#define FRC_TOP__IPPRE__Dummy10_2_ADDR 0x00000110
#define FRC_TOP__IPPRE__Dummy10_2_BITSTART 29
#define FRC_TOP__IPPRE__Dummy10_2_BITEND 31

#define FRC_TOP__IPPRE__patt_vact_ADDR 0x00000110
#define FRC_TOP__IPPRE__patt_vact_BITSTART 16
#define FRC_TOP__IPPRE__patt_vact_BITEND 28

#define FRC_TOP__IPPRE__dummy10_ADDR 0x00000110
#define FRC_TOP__IPPRE__dummy10_BITSTART 12
#define FRC_TOP__IPPRE__dummy10_BITEND 15

#define FRC_TOP__IPPRE__patt_hact_ADDR 0x00000110
#define FRC_TOP__IPPRE__patt_hact_BITSTART 0
#define FRC_TOP__IPPRE__patt_hact_BITEND 11

//Register::IPPRE_14 0x18099114
#define FRC_TOP__IPPRE__Dummy14_2_ADDR 0x00000114
#define FRC_TOP__IPPRE__Dummy14_2_BITSTART 29
#define FRC_TOP__IPPRE__Dummy14_2_BITEND 31

#define FRC_TOP__IPPRE__patt_vtotal_ADDR 0x00000114
#define FRC_TOP__IPPRE__patt_vtotal_BITSTART 16
#define FRC_TOP__IPPRE__patt_vtotal_BITEND 28

#define FRC_TOP__IPPRE__dummy14_ADDR 0x00000114
#define FRC_TOP__IPPRE__dummy14_BITSTART 12
#define FRC_TOP__IPPRE__dummy14_BITEND 15

#define FRC_TOP__IPPRE__patt_htotal_ADDR 0x00000114
#define FRC_TOP__IPPRE__patt_htotal_BITSTART 0
#define FRC_TOP__IPPRE__patt_htotal_BITEND 11

//Register::IPPRE_18 0x18099118
#define FRC_TOP__IPPRE__ippre_444to422_coef_ADDR 0x00000118
#define FRC_TOP__IPPRE__ippre_444to422_coef_BITSTART 0
#define FRC_TOP__IPPRE__ippre_444to422_coef_BITEND 31

//Register::IPPRE_1C 0x1809911c
#define FRC_TOP__IPPRE__dummy1c_ADDR 0x0000011c
#define FRC_TOP__IPPRE__dummy1c_BITSTART 24
#define FRC_TOP__IPPRE__dummy1c_BITEND 31

#define FRC_TOP__IPPRE__ippre_444to422_coef1_ADDR 0x0000011c
#define FRC_TOP__IPPRE__ippre_444to422_coef1_BITSTART 0
#define FRC_TOP__IPPRE__ippre_444to422_coef1_BITEND 23

//Register::IPPRE_20 0x18099120
#define FRC_TOP__IPPRE__patt_hold_time_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_hold_time_BITSTART 16
#define FRC_TOP__IPPRE__patt_hold_time_BITEND 31

#define FRC_TOP__IPPRE__patt_type_1_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_type_1_BITSTART 12
#define FRC_TOP__IPPRE__patt_type_1_BITEND 15

#define FRC_TOP__IPPRE__patt_type_0_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_type_0_BITSTART 8
#define FRC_TOP__IPPRE__patt_type_0_BITEND 11

#define FRC_TOP__IPPRE__patt_enable_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_enable_BITSTART 7
#define FRC_TOP__IPPRE__patt_enable_BITEND 7

#define FRC_TOP__IPPRE__patt_mode_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_mode_BITSTART 5
#define FRC_TOP__IPPRE__patt_mode_BITEND 6

#define FRC_TOP__IPPRE__patt_move_en_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_move_en_BITSTART 4
#define FRC_TOP__IPPRE__patt_move_en_BITEND 4

#define FRC_TOP__IPPRE__patt_move_en_1_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_move_en_1_BITSTART 3
#define FRC_TOP__IPPRE__patt_move_en_1_BITEND 3

#define FRC_TOP__IPPRE__patt_3d_fs_lr_inv_ADDR 0x00000120
#define FRC_TOP__IPPRE__patt_3d_fs_lr_inv_BITSTART 2
#define FRC_TOP__IPPRE__patt_3d_fs_lr_inv_BITEND 2

#define FRC_TOP__IPPRE__freerun_ctrl_enable_ADDR 0x00000120
#define FRC_TOP__IPPRE__freerun_ctrl_enable_BITSTART 0
#define FRC_TOP__IPPRE__freerun_ctrl_enable_BITEND 0

//Register::IPPRE_24 0x18099124
#define FRC_TOP__IPPRE__loop_patt_sequency_ADDR 0x00000124
#define FRC_TOP__IPPRE__loop_patt_sequency_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_sequency_BITEND 31

//Register::IPPRE_28 0x18099128
#define FRC_TOP__IPPRE__patt_para_0_ADDR 0x00000128
#define FRC_TOP__IPPRE__patt_para_0_BITSTART 0
#define FRC_TOP__IPPRE__patt_para_0_BITEND 31

//Register::IPPRE_2C 0x1809912c
#define FRC_TOP__IPPRE__patt_para_1_ADDR 0x0000012c
#define FRC_TOP__IPPRE__patt_para_1_BITSTART 0
#define FRC_TOP__IPPRE__patt_para_1_BITEND 31

//Register::IPPRE_30 0x18099130
#define FRC_TOP__IPPRE__loop_patt_para0_ADDR 0x00000130
#define FRC_TOP__IPPRE__loop_patt_para0_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para0_BITEND 31

//Register::IPPRE_34 0x18099134
#define FRC_TOP__IPPRE__loop_patt_para1_ADDR 0x00000134
#define FRC_TOP__IPPRE__loop_patt_para1_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para1_BITEND 31

//Register::IPPRE_38 0x18099138
#define FRC_TOP__IPPRE__loop_patt_para2_ADDR 0x00000138
#define FRC_TOP__IPPRE__loop_patt_para2_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para2_BITEND 31

//Register::IPPRE_3C 0x1809913c
#define FRC_TOP__IPPRE__loop_patt_para3_ADDR 0x0000013c
#define FRC_TOP__IPPRE__loop_patt_para3_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para3_BITEND 31

//Register::IPPRE_40 0x18099140
#define FRC_TOP__IPPRE__loop_patt_para4_ADDR 0x00000140
#define FRC_TOP__IPPRE__loop_patt_para4_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para4_BITEND 31

//Register::IPPRE_44 0x18099144
#define FRC_TOP__IPPRE__loop_patt_para5_ADDR 0x00000144
#define FRC_TOP__IPPRE__loop_patt_para5_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para5_BITEND 31

//Register::IPPRE_48 0x18099148
#define FRC_TOP__IPPRE__loop_patt_para6_ADDR 0x00000148
#define FRC_TOP__IPPRE__loop_patt_para6_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para6_BITEND 31

//Register::IPPRE_4C 0x1809914c
#define FRC_TOP__IPPRE__loop_patt_para7_ADDR 0x0000014c
#define FRC_TOP__IPPRE__loop_patt_para7_BITSTART 0
#define FRC_TOP__IPPRE__loop_patt_para7_BITEND 31

//Register::IPPRE_50 0x18099150
#define FRC_TOP__IPPRE__speed_h_cadence_ADDR 0x00000150
#define FRC_TOP__IPPRE__speed_h_cadence_BITSTART 24
#define FRC_TOP__IPPRE__speed_h_cadence_BITEND 31

#define FRC_TOP__IPPRE__speed_v_ADDR 0x00000150
#define FRC_TOP__IPPRE__speed_v_BITSTART 16
#define FRC_TOP__IPPRE__speed_v_BITEND 23

#define FRC_TOP__IPPRE__speed_h_ADDR 0x00000150
#define FRC_TOP__IPPRE__speed_h_BITSTART 8
#define FRC_TOP__IPPRE__speed_h_BITEND 15

#define FRC_TOP__IPPRE__scroll_bar_mode_ADDR 0x00000150
#define FRC_TOP__IPPRE__scroll_bar_mode_BITSTART 7
#define FRC_TOP__IPPRE__scroll_bar_mode_BITEND 7

#define FRC_TOP__IPPRE__scroll_bar_en_ADDR 0x00000150
#define FRC_TOP__IPPRE__scroll_bar_en_BITSTART 6
#define FRC_TOP__IPPRE__scroll_bar_en_BITEND 6

#define FRC_TOP__IPPRE__loop_restart_mode_ADDR 0x00000150
#define FRC_TOP__IPPRE__loop_restart_mode_BITSTART 5
#define FRC_TOP__IPPRE__loop_restart_mode_BITEND 5

#define FRC_TOP__IPPRE__loop_stop_ADDR 0x00000150
#define FRC_TOP__IPPRE__loop_stop_BITSTART 4
#define FRC_TOP__IPPRE__loop_stop_BITEND 4

#define FRC_TOP__IPPRE__loop_number_ADDR 0x00000150
#define FRC_TOP__IPPRE__loop_number_BITSTART 0
#define FRC_TOP__IPPRE__loop_number_BITEND 3

//Register::IPPRE_54 0x18099154
#define FRC_TOP__IPPRE__speed_v_cadence_ADDR 0x00000154
#define FRC_TOP__IPPRE__speed_v_cadence_BITSTART 24
#define FRC_TOP__IPPRE__speed_v_cadence_BITEND 31

#define FRC_TOP__IPPRE__bar_hight_ADDR 0x00000154
#define FRC_TOP__IPPRE__bar_hight_BITSTART 12
#define FRC_TOP__IPPRE__bar_hight_BITEND 23

#define FRC_TOP__IPPRE__bar_width_ADDR 0x00000154
#define FRC_TOP__IPPRE__bar_width_BITSTART 0
#define FRC_TOP__IPPRE__bar_width_BITEND 11

//Register::IPPRE_58 0x18099158
#define FRC_TOP__IPPRE__dummy58_ADDR 0x00000158
#define FRC_TOP__IPPRE__dummy58_BITSTART 30
#define FRC_TOP__IPPRE__dummy58_BITEND 31

#define FRC_TOP__IPPRE__bar_B_ADDR 0x00000158
#define FRC_TOP__IPPRE__bar_B_BITSTART 20
#define FRC_TOP__IPPRE__bar_B_BITEND 29

#define FRC_TOP__IPPRE__bar_G_ADDR 0x00000158
#define FRC_TOP__IPPRE__bar_G_BITSTART 10
#define FRC_TOP__IPPRE__bar_G_BITEND 19

#define FRC_TOP__IPPRE__bar_R_ADDR 0x00000158
#define FRC_TOP__IPPRE__bar_R_BITSTART 0
#define FRC_TOP__IPPRE__bar_R_BITEND 9

//Register::IPPRE_5C 0x1809915c
#define FRC_TOP__IPPRE__dummy5c_ADDR 0x0000015c
#define FRC_TOP__IPPRE__dummy5c_BITSTART 16
#define FRC_TOP__IPPRE__dummy5c_BITEND 31

#define FRC_TOP__IPPRE__speed_v_1_ADDR 0x0000015c
#define FRC_TOP__IPPRE__speed_v_1_BITSTART 8
#define FRC_TOP__IPPRE__speed_v_1_BITEND 15

#define FRC_TOP__IPPRE__speed_h_1_ADDR 0x0000015c
#define FRC_TOP__IPPRE__speed_h_1_BITSTART 0
#define FRC_TOP__IPPRE__speed_h_1_BITEND 7

//Register::IPPRE_60 0x18099160
#define FRC_TOP__IPPRE__dummy60_ADDR 0x00000160
#define FRC_TOP__IPPRE__dummy60_BITSTART 30
#define FRC_TOP__IPPRE__dummy60_BITEND 31

#define FRC_TOP__IPPRE__patt_move_en_cadence_ADDR 0x00000160
#define FRC_TOP__IPPRE__patt_move_en_cadence_BITSTART 29
#define FRC_TOP__IPPRE__patt_move_en_cadence_BITEND 29

#define FRC_TOP__IPPRE__cadence_frm_length_ADDR 0x00000160
#define FRC_TOP__IPPRE__cadence_frm_length_BITSTART 24
#define FRC_TOP__IPPRE__cadence_frm_length_BITEND 28

#define FRC_TOP__IPPRE__circle_r2_ADDR 0x00000160
#define FRC_TOP__IPPRE__circle_r2_BITSTART 0
#define FRC_TOP__IPPRE__circle_r2_BITEND 23

//Register::IPPRE_64 0x18099164
#define FRC_TOP__IPPRE__dummy64_ADDR 0x00000164
#define FRC_TOP__IPPRE__dummy64_BITSTART 24
#define FRC_TOP__IPPRE__dummy64_BITEND 31

#define FRC_TOP__IPPRE__circle_center_v_ADDR 0x00000164
#define FRC_TOP__IPPRE__circle_center_v_BITSTART 12
#define FRC_TOP__IPPRE__circle_center_v_BITEND 23

#define FRC_TOP__IPPRE__circle_center_h_ADDR 0x00000164
#define FRC_TOP__IPPRE__circle_center_h_BITSTART 0
#define FRC_TOP__IPPRE__circle_center_h_BITEND 11

//Register::IPPRE_68 0x18099168
#define FRC_TOP__IPPRE__random_seed_ADDR 0x00000168
#define FRC_TOP__IPPRE__random_seed_BITSTART 0
#define FRC_TOP__IPPRE__random_seed_BITEND 31

//Register::IPPRE_6C 0x1809916c
#define FRC_TOP__IPPRE__dummy6c_ADDR 0x0000016c
#define FRC_TOP__IPPRE__dummy6c_BITSTART 10
#define FRC_TOP__IPPRE__dummy6c_BITEND 31

#define FRC_TOP__IPPRE__random_rgb_ADDR 0x0000016c
#define FRC_TOP__IPPRE__random_rgb_BITSTART 4
#define FRC_TOP__IPPRE__random_rgb_BITEND 9

#define FRC_TOP__IPPRE__random_width_ADDR 0x0000016c
#define FRC_TOP__IPPRE__random_width_BITSTART 1
#define FRC_TOP__IPPRE__random_width_BITEND 3

#define FRC_TOP__IPPRE__random_en_ADDR 0x0000016c
#define FRC_TOP__IPPRE__random_en_BITSTART 0
#define FRC_TOP__IPPRE__random_en_BITEND 0

//Register::IPPRE_70 0x18099170
#define FRC_TOP__IPPRE__cadence_frm_ADDR 0x00000170
#define FRC_TOP__IPPRE__cadence_frm_BITSTART 0
#define FRC_TOP__IPPRE__cadence_frm_BITEND 31

//Register::IPPRE_74 0x18099174
#define FRC_TOP__IPPRE__ippre_center_color0_v_ADDR 0x00000174
#define FRC_TOP__IPPRE__ippre_center_color0_v_BITSTART 20
#define FRC_TOP__IPPRE__ippre_center_color0_v_BITEND 29

#define FRC_TOP__IPPRE__ippre_center_color0_u_ADDR 0x00000174
#define FRC_TOP__IPPRE__ippre_center_color0_u_BITSTART 10
#define FRC_TOP__IPPRE__ippre_center_color0_u_BITEND 19

#define FRC_TOP__IPPRE__ippre_center_color0_y_ADDR 0x00000174
#define FRC_TOP__IPPRE__ippre_center_color0_y_BITSTART 0
#define FRC_TOP__IPPRE__ippre_center_color0_y_BITEND 9

//Register::IPPRE_78 0x18099178
#define FRC_TOP__IPPRE__ippre_color_range0_u_ADDR 0x00000178
#define FRC_TOP__IPPRE__ippre_color_range0_u_BITSTART 20
#define FRC_TOP__IPPRE__ippre_color_range0_u_BITEND 29

#define FRC_TOP__IPPRE__ippre_color_range1_y_ADDR 0x00000178
#define FRC_TOP__IPPRE__ippre_color_range1_y_BITSTART 10
#define FRC_TOP__IPPRE__ippre_color_range1_y_BITEND 19

#define FRC_TOP__IPPRE__ippre_color_range0_y_ADDR 0x00000178
#define FRC_TOP__IPPRE__ippre_color_range0_y_BITSTART 0
#define FRC_TOP__IPPRE__ippre_color_range0_y_BITEND 9

//Register::IPPRE_7C 0x1809917c
#define FRC_TOP__IPPRE__ippre_center_color1_v_ADDR 0x0000017c
#define FRC_TOP__IPPRE__ippre_center_color1_v_BITSTART 20
#define FRC_TOP__IPPRE__ippre_center_color1_v_BITEND 29

#define FRC_TOP__IPPRE__ippre_center_color1_u_ADDR 0x0000017c
#define FRC_TOP__IPPRE__ippre_center_color1_u_BITSTART 10
#define FRC_TOP__IPPRE__ippre_center_color1_u_BITEND 19

#define FRC_TOP__IPPRE__ippre_center_color1_y_ADDR 0x0000017c
#define FRC_TOP__IPPRE__ippre_center_color1_y_BITSTART 0
#define FRC_TOP__IPPRE__ippre_center_color1_y_BITEND 9

//Register::IPPRE_80 0x18099180
#define FRC_TOP__IPPRE__usr_coef01_h_ADDR 0x00000180
#define FRC_TOP__IPPRE__usr_coef01_h_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef01_h_BITEND 29

#define FRC_TOP__IPPRE__usr_coef00_h_ADDR 0x00000180
#define FRC_TOP__IPPRE__usr_coef00_h_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef00_h_BITEND 14

//Register::IPPRE_84 0x18099184
#define FRC_TOP__IPPRE__usr_coef10_h_ADDR 0x00000184
#define FRC_TOP__IPPRE__usr_coef10_h_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef10_h_BITEND 29

#define FRC_TOP__IPPRE__usr_coef02_h_ADDR 0x00000184
#define FRC_TOP__IPPRE__usr_coef02_h_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef02_h_BITEND 14

//Register::IPPRE_88 0x18099188
#define FRC_TOP__IPPRE__usr_coef12_h_ADDR 0x00000188
#define FRC_TOP__IPPRE__usr_coef12_h_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef12_h_BITEND 29

#define FRC_TOP__IPPRE__usr_coef11_h_ADDR 0x00000188
#define FRC_TOP__IPPRE__usr_coef11_h_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef11_h_BITEND 14

//Register::IPPRE_8C 0x1809918c
#define FRC_TOP__IPPRE__usr_coef21_h_ADDR 0x0000018c
#define FRC_TOP__IPPRE__usr_coef21_h_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef21_h_BITEND 29

#define FRC_TOP__IPPRE__usr_coef20_h_ADDR 0x0000018c
#define FRC_TOP__IPPRE__usr_coef20_h_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef20_h_BITEND 14

//Register::IPPRE_90 0x18099190
#define FRC_TOP__IPPRE__usr_const0_h_ADDR 0x00000190
#define FRC_TOP__IPPRE__usr_const0_h_BITSTART 15
#define FRC_TOP__IPPRE__usr_const0_h_BITEND 26

#define FRC_TOP__IPPRE__usr_coef22_h_ADDR 0x00000190
#define FRC_TOP__IPPRE__usr_coef22_h_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef22_h_BITEND 14

//Register::IPPRE_94 0x18099194
#define FRC_TOP__IPPRE__convert_map_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__convert_map_h_BITSTART 29
#define FRC_TOP__IPPRE__convert_map_h_BITEND 31

#define FRC_TOP__IPPRE__convert_mode_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__convert_mode_h_BITSTART 25
#define FRC_TOP__IPPRE__convert_mode_h_BITEND 28

#define FRC_TOP__IPPRE__convert_on_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__convert_on_h_BITSTART 24
#define FRC_TOP__IPPRE__convert_on_h_BITEND 24

#define FRC_TOP__IPPRE__usr_const2_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__usr_const2_h_BITSTART 12
#define FRC_TOP__IPPRE__usr_const2_h_BITEND 23

#define FRC_TOP__IPPRE__usr_const1_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__usr_const1_h_BITSTART 0
#define FRC_TOP__IPPRE__usr_const1_h_BITEND 11

//Register::IPPRE_98 0x18099198
#define FRC_TOP__IPPRE__ippre_color_range1_u_ADDR 0x00000198
#define FRC_TOP__IPPRE__ippre_color_range1_u_BITSTART 20
#define FRC_TOP__IPPRE__ippre_color_range1_u_BITEND 29

#define FRC_TOP__IPPRE__ippre_color_range1_v_ADDR 0x00000198
#define FRC_TOP__IPPRE__ippre_color_range1_v_BITSTART 10
#define FRC_TOP__IPPRE__ippre_color_range1_v_BITEND 19

#define FRC_TOP__IPPRE__ippre_color_range0_v_ADDR 0x00000198
#define FRC_TOP__IPPRE__ippre_color_range0_v_BITSTART 0
#define FRC_TOP__IPPRE__ippre_color_range0_v_BITEND 9

//Register::IPPRE_9C 0x1809919c
#define FRC_TOP__IPPRE__usr_coef01_l_ADDR 0x0000019c
#define FRC_TOP__IPPRE__usr_coef01_l_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef01_l_BITEND 29

#define FRC_TOP__IPPRE__usr_coef00_l_ADDR 0x0000019c
#define FRC_TOP__IPPRE__usr_coef00_l_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef00_l_BITEND 14

//Register::IPPRE_A0 0x180991a0
#define FRC_TOP__IPPRE__usr_coef10_l_ADDR 0x000001a0
#define FRC_TOP__IPPRE__usr_coef10_l_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef10_l_BITEND 29

#define FRC_TOP__IPPRE__usr_coef02_l_ADDR 0x000001a0
#define FRC_TOP__IPPRE__usr_coef02_l_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef02_l_BITEND 14

//Register::IPPRE_A4 0x180991a4
#define FRC_TOP__IPPRE__usr_coef12_l_ADDR 0x000001a4
#define FRC_TOP__IPPRE__usr_coef12_l_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef12_l_BITEND 29

#define FRC_TOP__IPPRE__usr_coef11_l_ADDR 0x000001a4
#define FRC_TOP__IPPRE__usr_coef11_l_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef11_l_BITEND 14

//Register::IPPRE_A8 0x180991a8
#define FRC_TOP__IPPRE__usr_coef21_l_ADDR 0x000001a8
#define FRC_TOP__IPPRE__usr_coef21_l_BITSTART 15
#define FRC_TOP__IPPRE__usr_coef21_l_BITEND 29

#define FRC_TOP__IPPRE__usr_coef20_l_ADDR 0x000001a8
#define FRC_TOP__IPPRE__usr_coef20_l_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef20_l_BITEND 14

//Register::IPPRE_AC 0x180991ac
#define FRC_TOP__IPPRE__usr_const0_l_ADDR 0x000001ac
#define FRC_TOP__IPPRE__usr_const0_l_BITSTART 15
#define FRC_TOP__IPPRE__usr_const0_l_BITEND 26

#define FRC_TOP__IPPRE__usr_coef22_l_ADDR 0x000001ac
#define FRC_TOP__IPPRE__usr_coef22_l_BITSTART 0
#define FRC_TOP__IPPRE__usr_coef22_l_BITEND 14

//Register::IPPRE_B0 0x180991b0
#define FRC_TOP__IPPRE__convert_map_l_ADDR 0x000001b0
#define FRC_TOP__IPPRE__convert_map_l_BITSTART 29
#define FRC_TOP__IPPRE__convert_map_l_BITEND 31

#define FRC_TOP__IPPRE__convert_mode_l_ADDR 0x000001b0
#define FRC_TOP__IPPRE__convert_mode_l_BITSTART 25
#define FRC_TOP__IPPRE__convert_mode_l_BITEND 28

#define FRC_TOP__IPPRE__convert_on_l_ADDR 0x000001b0
#define FRC_TOP__IPPRE__convert_on_l_BITSTART 24
#define FRC_TOP__IPPRE__convert_on_l_BITEND 24

#define FRC_TOP__IPPRE__usr_const2_l_ADDR 0x000001b0
#define FRC_TOP__IPPRE__usr_const2_l_BITSTART 12
#define FRC_TOP__IPPRE__usr_const2_l_BITEND 23

#define FRC_TOP__IPPRE__usr_const1_l_ADDR 0x000001b0
#define FRC_TOP__IPPRE__usr_const1_l_BITSTART 0
#define FRC_TOP__IPPRE__usr_const1_l_BITEND 11

//Register::IPPRE_B4 0x180991b4
#define FRC_TOP__IPPRE__ippre_use_mute_hs_ADDR 0x000001b4
#define FRC_TOP__IPPRE__ippre_use_mute_hs_BITSTART 28
#define FRC_TOP__IPPRE__ippre_use_mute_hs_BITEND 28

#define FRC_TOP__IPPRE__ippre_use_mute_vs_ADDR 0x000001b4
#define FRC_TOP__IPPRE__ippre_use_mute_vs_BITSTART 27
#define FRC_TOP__IPPRE__ippre_use_mute_vs_BITEND 27

#define FRC_TOP__IPPRE__ippre_mute_regen_vs_pos_ADDR 0x000001b4
#define FRC_TOP__IPPRE__ippre_mute_regen_vs_pos_BITSTART 20
#define FRC_TOP__IPPRE__ippre_mute_regen_vs_pos_BITEND 26

#define FRC_TOP__IPPRE__ippre_mute_regen_hs_pos_ADDR 0x000001b4
#define FRC_TOP__IPPRE__ippre_mute_regen_hs_pos_BITSTART 12
#define FRC_TOP__IPPRE__ippre_mute_regen_hs_pos_BITEND 19

#define FRC_TOP__IPPRE__ippre_mute_frm_trig_pos_ADDR 0x000001b4
#define FRC_TOP__IPPRE__ippre_mute_frm_trig_pos_BITSTART 0
#define FRC_TOP__IPPRE__ippre_mute_frm_trig_pos_BITEND 11

//Register::IPPRE_B8 0x180991b8
#define FRC_TOP__IPPRE__ippre_mute_vblank_max_ADDR 0x000001b8
#define FRC_TOP__IPPRE__ippre_mute_vblank_max_BITSTART 24
#define FRC_TOP__IPPRE__ippre_mute_vblank_max_BITEND 31

#define FRC_TOP__IPPRE__ippre_mute_vact_max_ADDR 0x000001b8
#define FRC_TOP__IPPRE__ippre_mute_vact_max_BITSTART 12
#define FRC_TOP__IPPRE__ippre_mute_vact_max_BITEND 23

#define FRC_TOP__IPPRE__ippre_mute_vact_min_ADDR 0x000001b8
#define FRC_TOP__IPPRE__ippre_mute_vact_min_BITSTART 0
#define FRC_TOP__IPPRE__ippre_mute_vact_min_BITEND 11

//Register::IPPRE_BC 0x180991bc
#define FRC_TOP__IPPRE__ippre_mute_freq_high_th_ADDR 0x000001bc
#define FRC_TOP__IPPRE__ippre_mute_freq_high_th_BITSTART 22
#define FRC_TOP__IPPRE__ippre_mute_freq_high_th_BITEND 31

#define FRC_TOP__IPPRE__ippre_mute_freq_low_th_ADDR 0x000001bc
#define FRC_TOP__IPPRE__ippre_mute_freq_low_th_BITSTART 12
#define FRC_TOP__IPPRE__ippre_mute_freq_low_th_BITEND 21

#define FRC_TOP__IPPRE__ippre_mute_htotal_max_ADDR 0x000001bc
#define FRC_TOP__IPPRE__ippre_mute_htotal_max_BITSTART 0
#define FRC_TOP__IPPRE__ippre_mute_htotal_max_BITEND 11

//Register::IPPRE_C0 0x180991c0
#define FRC_TOP__IPPRE__hpattern_ADDR 0x000001c0
#define FRC_TOP__IPPRE__hpattern_BITSTART 0
#define FRC_TOP__IPPRE__hpattern_BITEND 31

//Register::IPPRE_C4 0x180991c4
#define FRC_TOP__IPPRE__hpattern1_ADDR 0x000001c4
#define FRC_TOP__IPPRE__hpattern1_BITSTART 0
#define FRC_TOP__IPPRE__hpattern1_BITEND 31

//Register::IPPRE_C8 0x180991c8
#define FRC_TOP__IPPRE__hpattern2_ADDR 0x000001c8
#define FRC_TOP__IPPRE__hpattern2_BITSTART 0
#define FRC_TOP__IPPRE__hpattern2_BITEND 31

//Register::IPPRE_CC 0x180991cc
#define FRC_TOP__IPPRE__hpattern3_ADDR 0x000001cc
#define FRC_TOP__IPPRE__hpattern3_BITSTART 0
#define FRC_TOP__IPPRE__hpattern3_BITEND 31

//Register::IPPRE_D0 0x180991d0
#define FRC_TOP__IPPRE__hpattern4_ADDR 0x000001d0
#define FRC_TOP__IPPRE__hpattern4_BITSTART 0
#define FRC_TOP__IPPRE__hpattern4_BITEND 31

//Register::IPPRE_D4 0x180991d4
#define FRC_TOP__IPPRE__hpattern5_ADDR 0x000001d4
#define FRC_TOP__IPPRE__hpattern5_BITSTART 0
#define FRC_TOP__IPPRE__hpattern5_BITEND 31

//Register::IPPRE_D8 0x180991d8
#define FRC_TOP__IPPRE__hpattern6_ADDR 0x000001d8
#define FRC_TOP__IPPRE__hpattern6_BITSTART 0
#define FRC_TOP__IPPRE__hpattern6_BITEND 31

//Register::IPPRE_DC 0x180991dc
#define FRC_TOP__IPPRE__hpattern7_ADDR 0x000001dc
#define FRC_TOP__IPPRE__hpattern7_BITSTART 0
#define FRC_TOP__IPPRE__hpattern7_BITEND 31

//Register::IPPRE_E0 0x180991e0
#define FRC_TOP__IPPRE__ippre_mute_vact_max_det_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_vact_max_det_en_BITSTART 31
#define FRC_TOP__IPPRE__ippre_mute_vact_max_det_en_BITEND 31

#define FRC_TOP__IPPRE__ippre_mute_vact_min_det_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_vact_min_det_en_BITSTART 30
#define FRC_TOP__IPPRE__ippre_mute_vact_min_det_en_BITEND 30

#define FRC_TOP__IPPRE__ippre_mute_vblank_det_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_vblank_det_en_BITSTART 29
#define FRC_TOP__IPPRE__ippre_mute_vblank_det_en_BITEND 29

#define FRC_TOP__IPPRE__ippre_mute_htotal_max_det_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_htotal_max_det_en_BITSTART 28
#define FRC_TOP__IPPRE__ippre_mute_htotal_max_det_en_BITEND 28

#define FRC_TOP__IPPRE__ippre_mute_hact_max_det_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_hact_max_det_en_BITSTART 27
#define FRC_TOP__IPPRE__ippre_mute_hact_max_det_en_BITEND 27

#define FRC_TOP__IPPRE__ippre_mute_hact_min_det_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_hact_min_det_en_BITSTART 26
#define FRC_TOP__IPPRE__ippre_mute_hact_min_det_en_BITEND 26

#define FRC_TOP__IPPRE__ippre_mute_clk_det_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_clk_det_en_BITSTART 25
#define FRC_TOP__IPPRE__ippre_mute_clk_det_en_BITEND 25

#define FRC_TOP__IPPRE__ippre_mute_det_function_en_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_det_function_en_BITSTART 24
#define FRC_TOP__IPPRE__ippre_mute_det_function_en_BITEND 24

#define FRC_TOP__IPPRE__ippre_mute_vact_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_vact_BITSTART 12
#define FRC_TOP__IPPRE__ippre_mute_vact_BITEND 23

#define FRC_TOP__IPPRE__ippre_mute_hact_ADDR 0x000001e0
#define FRC_TOP__IPPRE__ippre_mute_hact_BITSTART 0
#define FRC_TOP__IPPRE__ippre_mute_hact_BITEND 11

//Register::IPPRE_E4 0x180991e4
#define FRC_TOP__IPPRE__ippre_mute_regen_vs_width_ADDR 0x000001e4
#define FRC_TOP__IPPRE__ippre_mute_regen_vs_width_BITSTART 28
#define FRC_TOP__IPPRE__ippre_mute_regen_vs_width_BITEND 31

#define FRC_TOP__IPPRE__ippre_mute_regen_hs_width_ADDR 0x000001e4
#define FRC_TOP__IPPRE__ippre_mute_regen_hs_width_BITSTART 24
#define FRC_TOP__IPPRE__ippre_mute_regen_hs_width_BITEND 27

#define FRC_TOP__IPPRE__ippre_mute_hact_max_ADDR 0x000001e4
#define FRC_TOP__IPPRE__ippre_mute_hact_max_BITSTART 12
#define FRC_TOP__IPPRE__ippre_mute_hact_max_BITEND 23

#define FRC_TOP__IPPRE__ippre_mute_hact_min_ADDR 0x000001e4
#define FRC_TOP__IPPRE__ippre_mute_hact_min_BITSTART 0
#define FRC_TOP__IPPRE__ippre_mute_hact_min_BITEND 11

//Register::IPPRE_E8 0x180991e8
#define FRC_TOP__IPPRE__regr_color0_cnt_ADDR 0x000001e8
#define FRC_TOP__IPPRE__regr_color0_cnt_BITSTART 0
#define FRC_TOP__IPPRE__regr_color0_cnt_BITEND 23

//Register::IPPRE_EC 0x180991ec
#define FRC_TOP__IPPRE__regr_color1_cnt_ADDR 0x000001ec
#define FRC_TOP__IPPRE__regr_color1_cnt_BITSTART 0
#define FRC_TOP__IPPRE__regr_color1_cnt_BITEND 23

//Register::IPPRE_F0 0x180991f0
#define FRC_TOP__IPPRE__regr_ippre_mute_vact_ADDR 0x000001f0
#define FRC_TOP__IPPRE__regr_ippre_mute_vact_BITSTART 20
#define FRC_TOP__IPPRE__regr_ippre_mute_vact_BITEND 31

#define FRC_TOP__IPPRE__regr_ippre_mute_hact_ADDR 0x000001f0
#define FRC_TOP__IPPRE__regr_ippre_mute_hact_BITSTART 8
#define FRC_TOP__IPPRE__regr_ippre_mute_hact_BITEND 19

#define FRC_TOP__IPPRE__regr_ippre_mute_clk_status_ADDR 0x000001f0
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_status_BITSTART 5
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_status_BITEND 7

#define FRC_TOP__IPPRE__regr_patt_enable_latch_ADDR 0x000001f0
#define FRC_TOP__IPPRE__regr_patt_enable_latch_BITSTART 4
#define FRC_TOP__IPPRE__regr_patt_enable_latch_BITEND 4

#define FRC_TOP__IPPRE__regr_patt_loopcnt_ADDR 0x000001f0
#define FRC_TOP__IPPRE__regr_patt_loopcnt_BITSTART 0
#define FRC_TOP__IPPRE__regr_patt_loopcnt_BITEND 3

//Register::IPPRE_F4 0x180991f4
#define FRC_TOP__IPPRE__regr_dummy_0_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_dummy_0_BITSTART 20
#define FRC_TOP__IPPRE__regr_dummy_0_BITEND 31

#define FRC_TOP__IPPRE__regr_ippre_mute_abnormal_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_abnormal_BITSTART 19
#define FRC_TOP__IPPRE__regr_ippre_mute_abnormal_BITEND 19

#define FRC_TOP__IPPRE__regr_ippre_mute_vblk_abn_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_vblk_abn_BITSTART 18
#define FRC_TOP__IPPRE__regr_ippre_mute_vblk_abn_BITEND 18

#define FRC_TOP__IPPRE__regr_ippre_mute_vde_max_abn_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_max_abn_BITSTART 17
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_max_abn_BITEND 17

#define FRC_TOP__IPPRE__regr_ippre_mute_vde_min_abn_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_min_abn_BITSTART 16
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_min_abn_BITEND 16

#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_abn_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_abn_BITSTART 15
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_abn_BITEND 15

#define FRC_TOP__IPPRE__regr_ippre_mute_hde_max_abn_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_max_abn_BITSTART 14
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_max_abn_BITEND 14

#define FRC_TOP__IPPRE__regr_ippre_mute_hde_min_abn_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_min_abn_BITSTART 13
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_min_abn_BITEND 13

#define FRC_TOP__IPPRE__regr_ippre_mute_clk_abn_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_abn_BITSTART 12
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_abn_BITEND 12

#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_ADDR 0x000001f4
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_BITSTART 0
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_BITEND 11

//Register::IPPRE_F8 0x180991f8
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_b_ADDR 0x000001f8
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_b_BITSTART 20
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_b_BITEND 29

#define FRC_TOP__IPPRE__regr_inp_cursor_fd_g_ADDR 0x000001f8
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_g_BITSTART 10
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_g_BITEND 19

#define FRC_TOP__IPPRE__regr_inp_cursor_fd_r_ADDR 0x000001f8
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_r_BITSTART 0
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_r_BITEND 9

//Register::IPPRE_FC 0x180991fc
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_b_ADDR 0x000001fc
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_b_BITSTART 20
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_b_BITEND 29

#define FRC_TOP__IPPRE__regr_inp_cursor_bd_g_ADDR 0x000001fc
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_g_BITSTART 10
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_g_BITEND 19

#define FRC_TOP__IPPRE__regr_inp_cursor_bd_r_ADDR 0x000001fc
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_r_BITSTART 0
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_r_BITEND 9

/*IPPRE1*/
//Register::IPPRE1_00 0x18099500
#define FRC_TOP__IPPRE1__ippre_color_amount_hact_ADDR 0x00000500
#define FRC_TOP__IPPRE1__ippre_color_amount_hact_BITSTART 20
#define FRC_TOP__IPPRE1__ippre_color_amount_hact_BITEND 31

#define FRC_TOP__IPPRE1__ippre_color_amount_center_v_ADDR 0x00000500
#define FRC_TOP__IPPRE1__ippre_color_amount_center_v_BITSTART 10
#define FRC_TOP__IPPRE1__ippre_color_amount_center_v_BITEND 19

#define FRC_TOP__IPPRE1__ippre_color_amount_center_u_ADDR 0x00000500
#define FRC_TOP__IPPRE1__ippre_color_amount_center_u_BITSTART 0
#define FRC_TOP__IPPRE1__ippre_color_amount_center_u_BITEND 9

//Register::IPPRE1_04 0x18099504
#define FRC_TOP__IPPRE1__ippre_color_amount_shft_ADDR 0x00000504
#define FRC_TOP__IPPRE1__ippre_color_amount_shft_BITSTART 12
#define FRC_TOP__IPPRE1__ippre_color_amount_shft_BITEND 13

#define FRC_TOP__IPPRE1__ippre_color_amount_vact_ADDR 0x00000504
#define FRC_TOP__IPPRE1__ippre_color_amount_vact_BITSTART 0
#define FRC_TOP__IPPRE1__ippre_color_amount_vact_BITEND 11

//Register::IPPRE1_E0 0x180995e0
#define FRC_TOP__IPPRE1__regr_ippre_rgn0_cnt_v_ADDR 0x000005e0
#define FRC_TOP__IPPRE1__regr_ippre_rgn0_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn0_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn0_cnt_u_ADDR 0x000005e0
#define FRC_TOP__IPPRE1__regr_ippre_rgn0_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn0_cnt_u_BITEND 15

//Register::IPPRE1_E4 0x180995e4
#define FRC_TOP__IPPRE1__regr_ippre_rgn1_cnt_v_ADDR 0x000005e4
#define FRC_TOP__IPPRE1__regr_ippre_rgn1_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn1_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn1_cnt_u_ADDR 0x000005e4
#define FRC_TOP__IPPRE1__regr_ippre_rgn1_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn1_cnt_u_BITEND 15

//Register::IPPRE1_E8 0x180995e8
#define FRC_TOP__IPPRE1__regr_ippre_rgn2_cnt_v_ADDR 0x000005e8
#define FRC_TOP__IPPRE1__regr_ippre_rgn2_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn2_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn2_cnt_u_ADDR 0x000005e8
#define FRC_TOP__IPPRE1__regr_ippre_rgn2_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn2_cnt_u_BITEND 15

//Register::IPPRE1_EC 0x180995ec
#define FRC_TOP__IPPRE1__regr_ippre_rgn3_cnt_v_ADDR 0x000005ec
#define FRC_TOP__IPPRE1__regr_ippre_rgn3_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn3_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn3_cnt_u_ADDR 0x000005ec
#define FRC_TOP__IPPRE1__regr_ippre_rgn3_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn3_cnt_u_BITEND 15

//Register::IPPRE1_F0 0x180995f0
#define FRC_TOP__IPPRE1__regr_ippre_rgn4_cnt_v_ADDR 0x000005f0
#define FRC_TOP__IPPRE1__regr_ippre_rgn4_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn4_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn4_cnt_u_ADDR 0x000005f0
#define FRC_TOP__IPPRE1__regr_ippre_rgn4_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn4_cnt_u_BITEND 15

//Register::IPPRE1_F4 0x180995f4
#define FRC_TOP__IPPRE1__regr_ippre_rgn5_cnt_v_ADDR 0x000005f4
#define FRC_TOP__IPPRE1__regr_ippre_rgn5_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn5_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn5_cnt_u_ADDR 0x000005f4
#define FRC_TOP__IPPRE1__regr_ippre_rgn5_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn5_cnt_u_BITEND 15

//Register::IPPRE1_F8 0x180995f8
#define FRC_TOP__IPPRE1__regr_ippre_rgn6_cnt_v_ADDR 0x000005f8
#define FRC_TOP__IPPRE1__regr_ippre_rgn6_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn6_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn6_cnt_u_ADDR 0x000005f8
#define FRC_TOP__IPPRE1__regr_ippre_rgn6_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn6_cnt_u_BITEND 15

//Register::IPPRE1_FC 0x180995fc
#define FRC_TOP__IPPRE1__regr_ippre_rgn7_cnt_v_ADDR 0x000005fc
#define FRC_TOP__IPPRE1__regr_ippre_rgn7_cnt_v_BITSTART 16
#define FRC_TOP__IPPRE1__regr_ippre_rgn7_cnt_v_BITEND 31

#define FRC_TOP__IPPRE1__regr_ippre_rgn7_cnt_u_ADDR 0x000005fc
#define FRC_TOP__IPPRE1__regr_ippre_rgn7_cnt_u_BITSTART 0
#define FRC_TOP__IPPRE1__regr_ippre_rgn7_cnt_u_BITEND 15

/*KMC_BI*/
//Register::bi_top_00 0x1809f200
#define FRC_TOP__KMC_BI__bi_mv_fix_en_ADDR 0x00006200
#define FRC_TOP__KMC_BI__bi_mv_fix_en_BITSTART 0
#define FRC_TOP__KMC_BI__bi_mv_fix_en_BITEND 0

//Register::bi_top_01 0x1809f204
#define FRC_TOP__KMC_BI__bi_fb_mode_ADDR 0x00006204
#define FRC_TOP__KMC_BI__bi_fb_mode_BITSTART 2
#define FRC_TOP__KMC_BI__bi_fb_mode_BITEND 3

#define FRC_TOP__KMC_BI__bi_fb_statistics_en_ADDR 0x00006204
#define FRC_TOP__KMC_BI__bi_fb_statistics_en_BITSTART 1
#define FRC_TOP__KMC_BI__bi_fb_statistics_en_BITEND 1

#define FRC_TOP__KMC_BI__bi_fb_fix_en_ADDR 0x00006204
#define FRC_TOP__KMC_BI__bi_fb_fix_en_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_fix_en_BITEND 0

//Register::bi_top_d_buf 0x1809f208
#define FRC_TOP__KMC_BI__bi_read_sel_ADDR 0x00006208
#define FRC_TOP__KMC_BI__bi_read_sel_BITSTART 31
#define FRC_TOP__KMC_BI__bi_read_sel_BITEND 31

#define FRC_TOP__KMC_BI__bi_double_apply1_ADDR 0x00006208
#define FRC_TOP__KMC_BI__bi_double_apply1_BITSTART 3
#define FRC_TOP__KMC_BI__bi_double_apply1_BITEND 3

#define FRC_TOP__KMC_BI__bi_double_apply0_ADDR 0x00006208
#define FRC_TOP__KMC_BI__bi_double_apply0_BITSTART 2
#define FRC_TOP__KMC_BI__bi_double_apply0_BITEND 2

#define FRC_TOP__KMC_BI__bi_double_en1_ADDR 0x00006208
#define FRC_TOP__KMC_BI__bi_double_en1_BITSTART 1
#define FRC_TOP__KMC_BI__bi_double_en1_BITEND 1

#define FRC_TOP__KMC_BI__bi_double_en0_ADDR 0x00006208
#define FRC_TOP__KMC_BI__bi_double_en0_BITSTART 0
#define FRC_TOP__KMC_BI__bi_double_en0_BITEND 0

//Register::bi_size_ctrl 0x1809f20c
#define FRC_TOP__KMC_BI__bi_blk_res_sel_ADDR 0x0000620c
#define FRC_TOP__KMC_BI__bi_blk_res_sel_BITSTART 0
#define FRC_TOP__KMC_BI__bi_blk_res_sel_BITEND 0

//Register::bi_rmv11 0x1809f214
#define FRC_TOP__KMC_BI__bi_rmv11_mvy_ADDR 0x00006214
#define FRC_TOP__KMC_BI__bi_rmv11_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv11_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv11_mvx_ADDR 0x00006214
#define FRC_TOP__KMC_BI__bi_rmv11_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv11_mvx_BITEND 10

//Register::bi_rmv12 0x1809f218
#define FRC_TOP__KMC_BI__bi_rmv12_mvy_ADDR 0x00006218
#define FRC_TOP__KMC_BI__bi_rmv12_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv12_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv12_mvx_ADDR 0x00006218
#define FRC_TOP__KMC_BI__bi_rmv12_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv12_mvx_BITEND 10

//Register::bi_rmv13 0x1809f21c
#define FRC_TOP__KMC_BI__bi_rmv13_mvy_ADDR 0x0000621c
#define FRC_TOP__KMC_BI__bi_rmv13_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv13_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv13_mvx_ADDR 0x0000621c
#define FRC_TOP__KMC_BI__bi_rmv13_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv13_mvx_BITEND 10

//Register::bi_rmv14 0x1809f220
#define FRC_TOP__KMC_BI__bi_rmv14_mvy_ADDR 0x00006220
#define FRC_TOP__KMC_BI__bi_rmv14_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv14_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv14_mvx_ADDR 0x00006220
#define FRC_TOP__KMC_BI__bi_rmv14_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv14_mvx_BITEND 10

//Register::bi_rmv15 0x1809f224
#define FRC_TOP__KMC_BI__bi_rmv15_mvy_ADDR 0x00006224
#define FRC_TOP__KMC_BI__bi_rmv15_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv15_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv15_mvx_ADDR 0x00006224
#define FRC_TOP__KMC_BI__bi_rmv15_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv15_mvx_BITEND 10

//Register::bi_rmv16 0x1809f228
#define FRC_TOP__KMC_BI__bi_rmv16_mvy_ADDR 0x00006228
#define FRC_TOP__KMC_BI__bi_rmv16_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv16_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv16_mvx_ADDR 0x00006228
#define FRC_TOP__KMC_BI__bi_rmv16_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv16_mvx_BITEND 10

//Register::bi_rmv17 0x1809f22c
#define FRC_TOP__KMC_BI__bi_rmv17_mvy_ADDR 0x0000622c
#define FRC_TOP__KMC_BI__bi_rmv17_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv17_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv17_mvx_ADDR 0x0000622c
#define FRC_TOP__KMC_BI__bi_rmv17_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv17_mvx_BITEND 10

//Register::bi_rmv18 0x1809f230
#define FRC_TOP__KMC_BI__bi_rmv18_mvy_ADDR 0x00006230
#define FRC_TOP__KMC_BI__bi_rmv18_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv18_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv18_mvx_ADDR 0x00006230
#define FRC_TOP__KMC_BI__bi_rmv18_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv18_mvx_BITEND 10

//Register::bi_rmv21 0x1809f234
#define FRC_TOP__KMC_BI__bi_rmv21_mvy_ADDR 0x00006234
#define FRC_TOP__KMC_BI__bi_rmv21_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv21_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv21_mvx_ADDR 0x00006234
#define FRC_TOP__KMC_BI__bi_rmv21_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv21_mvx_BITEND 10

//Register::bi_rmv22 0x1809f238
#define FRC_TOP__KMC_BI__bi_rmv22_mvy_ADDR 0x00006238
#define FRC_TOP__KMC_BI__bi_rmv22_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv22_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv22_mvx_ADDR 0x00006238
#define FRC_TOP__KMC_BI__bi_rmv22_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv22_mvx_BITEND 10

//Register::bi_rmv23 0x1809f23c
#define FRC_TOP__KMC_BI__bi_rmv23_mvy_ADDR 0x0000623c
#define FRC_TOP__KMC_BI__bi_rmv23_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv23_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv23_mvx_ADDR 0x0000623c
#define FRC_TOP__KMC_BI__bi_rmv23_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv23_mvx_BITEND 10

//Register::bi_rmv24 0x1809f240
#define FRC_TOP__KMC_BI__bi_rmv24_mvy_ADDR 0x00006240
#define FRC_TOP__KMC_BI__bi_rmv24_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv24_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv24_mvx_ADDR 0x00006240
#define FRC_TOP__KMC_BI__bi_rmv24_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv24_mvx_BITEND 10

//Register::bi_rmv25 0x1809f244
#define FRC_TOP__KMC_BI__bi_rmv25_mvy_ADDR 0x00006244
#define FRC_TOP__KMC_BI__bi_rmv25_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv25_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv25_mvx_ADDR 0x00006244
#define FRC_TOP__KMC_BI__bi_rmv25_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv25_mvx_BITEND 10

//Register::bi_rmv26 0x1809f248
#define FRC_TOP__KMC_BI__bi_rmv26_mvy_ADDR 0x00006248
#define FRC_TOP__KMC_BI__bi_rmv26_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv26_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv26_mvx_ADDR 0x00006248
#define FRC_TOP__KMC_BI__bi_rmv26_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv26_mvx_BITEND 10

//Register::bi_rmv27 0x1809f24c
#define FRC_TOP__KMC_BI__bi_rmv27_mvy_ADDR 0x0000624c
#define FRC_TOP__KMC_BI__bi_rmv27_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv27_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv27_mvx_ADDR 0x0000624c
#define FRC_TOP__KMC_BI__bi_rmv27_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv27_mvx_BITEND 10

//Register::bi_rmv28 0x1809f250
#define FRC_TOP__KMC_BI__bi_rmv28_mvy_ADDR 0x00006250
#define FRC_TOP__KMC_BI__bi_rmv28_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv28_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv28_mvx_ADDR 0x00006250
#define FRC_TOP__KMC_BI__bi_rmv28_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv28_mvx_BITEND 10

//Register::bi_rmv31 0x1809f254
#define FRC_TOP__KMC_BI__bi_rmv31_mvy_ADDR 0x00006254
#define FRC_TOP__KMC_BI__bi_rmv31_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv31_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv31_mvx_ADDR 0x00006254
#define FRC_TOP__KMC_BI__bi_rmv31_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv31_mvx_BITEND 10

//Register::bi_rmv32 0x1809f258
#define FRC_TOP__KMC_BI__bi_rmv32_mvy_ADDR 0x00006258
#define FRC_TOP__KMC_BI__bi_rmv32_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv32_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv32_mvx_ADDR 0x00006258
#define FRC_TOP__KMC_BI__bi_rmv32_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv32_mvx_BITEND 10

//Register::bi_rmv33 0x1809f25c
#define FRC_TOP__KMC_BI__bi_rmv33_mvy_ADDR 0x0000625c
#define FRC_TOP__KMC_BI__bi_rmv33_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv33_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv33_mvx_ADDR 0x0000625c
#define FRC_TOP__KMC_BI__bi_rmv33_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv33_mvx_BITEND 10

//Register::bi_rmv34 0x1809f260
#define FRC_TOP__KMC_BI__bi_rmv34_mvy_ADDR 0x00006260
#define FRC_TOP__KMC_BI__bi_rmv34_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv34_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv34_mvx_ADDR 0x00006260
#define FRC_TOP__KMC_BI__bi_rmv34_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv34_mvx_BITEND 10

//Register::bi_rmv35 0x1809f264
#define FRC_TOP__KMC_BI__bi_rmv35_mvy_ADDR 0x00006264
#define FRC_TOP__KMC_BI__bi_rmv35_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv35_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv35_mvx_ADDR 0x00006264
#define FRC_TOP__KMC_BI__bi_rmv35_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv35_mvx_BITEND 10

//Register::bi_rmv36 0x1809f268
#define FRC_TOP__KMC_BI__bi_rmv36_mvy_ADDR 0x00006268
#define FRC_TOP__KMC_BI__bi_rmv36_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv36_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv36_mvx_ADDR 0x00006268
#define FRC_TOP__KMC_BI__bi_rmv36_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv36_mvx_BITEND 10

//Register::bi_rmv37 0x1809f26c
#define FRC_TOP__KMC_BI__bi_rmv37_mvy_ADDR 0x0000626c
#define FRC_TOP__KMC_BI__bi_rmv37_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv37_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv37_mvx_ADDR 0x0000626c
#define FRC_TOP__KMC_BI__bi_rmv37_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv37_mvx_BITEND 10

//Register::bi_rmv38 0x1809f270
#define FRC_TOP__KMC_BI__bi_rmv38_mvy_ADDR 0x00006270
#define FRC_TOP__KMC_BI__bi_rmv38_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv38_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv38_mvx_ADDR 0x00006270
#define FRC_TOP__KMC_BI__bi_rmv38_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv38_mvx_BITEND 10

//Register::bi_rmv41 0x1809f274
#define FRC_TOP__KMC_BI__bi_rmv41_mvy_ADDR 0x00006274
#define FRC_TOP__KMC_BI__bi_rmv41_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv41_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv41_mvx_ADDR 0x00006274
#define FRC_TOP__KMC_BI__bi_rmv41_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv41_mvx_BITEND 10

//Register::bi_rmv42 0x1809f278
#define FRC_TOP__KMC_BI__bi_rmv42_mvy_ADDR 0x00006278
#define FRC_TOP__KMC_BI__bi_rmv42_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv42_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv42_mvx_ADDR 0x00006278
#define FRC_TOP__KMC_BI__bi_rmv42_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv42_mvx_BITEND 10

//Register::bi_rmv43 0x1809f27c
#define FRC_TOP__KMC_BI__bi_rmv43_mvy_ADDR 0x0000627c
#define FRC_TOP__KMC_BI__bi_rmv43_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv43_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv43_mvx_ADDR 0x0000627c
#define FRC_TOP__KMC_BI__bi_rmv43_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv43_mvx_BITEND 10

//Register::bi_rmv44 0x1809f280
#define FRC_TOP__KMC_BI__bi_rmv44_mvy_ADDR 0x00006280
#define FRC_TOP__KMC_BI__bi_rmv44_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv44_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv44_mvx_ADDR 0x00006280
#define FRC_TOP__KMC_BI__bi_rmv44_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv44_mvx_BITEND 10

//Register::bi_rmv45 0x1809f284
#define FRC_TOP__KMC_BI__bi_rmv45_mvy_ADDR 0x00006284
#define FRC_TOP__KMC_BI__bi_rmv45_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv45_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv45_mvx_ADDR 0x00006284
#define FRC_TOP__KMC_BI__bi_rmv45_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv45_mvx_BITEND 10

//Register::bi_rmv46 0x1809f288
#define FRC_TOP__KMC_BI__bi_rmv46_mvy_ADDR 0x00006288
#define FRC_TOP__KMC_BI__bi_rmv46_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv46_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv46_mvx_ADDR 0x00006288
#define FRC_TOP__KMC_BI__bi_rmv46_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv46_mvx_BITEND 10

//Register::bi_rmv47 0x1809f28c
#define FRC_TOP__KMC_BI__bi_rmv47_mvy_ADDR 0x0000628c
#define FRC_TOP__KMC_BI__bi_rmv47_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv47_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv47_mvx_ADDR 0x0000628c
#define FRC_TOP__KMC_BI__bi_rmv47_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv47_mvx_BITEND 10

//Register::bi_rmv48 0x1809f290
#define FRC_TOP__KMC_BI__bi_rmv48_mvy_ADDR 0x00006290
#define FRC_TOP__KMC_BI__bi_rmv48_mvy_BITSTART 11
#define FRC_TOP__KMC_BI__bi_rmv48_mvy_BITEND 20

#define FRC_TOP__KMC_BI__bi_rmv48_mvx_ADDR 0x00006290
#define FRC_TOP__KMC_BI__bi_rmv48_mvx_BITSTART 0
#define FRC_TOP__KMC_BI__bi_rmv48_mvx_BITEND 10

//Register::bi_beta_00 0x1809f298
#define FRC_TOP__KMC_BI__bi_beta_14_ADDR 0x00006298
#define FRC_TOP__KMC_BI__bi_beta_14_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_14_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_13_ADDR 0x00006298
#define FRC_TOP__KMC_BI__bi_beta_13_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_13_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_12_ADDR 0x00006298
#define FRC_TOP__KMC_BI__bi_beta_12_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_12_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_11_ADDR 0x00006298
#define FRC_TOP__KMC_BI__bi_beta_11_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_11_BITEND 7

//Register::bi_beta_01 0x1809f29c
#define FRC_TOP__KMC_BI__bi_beta_18_ADDR 0x0000629c
#define FRC_TOP__KMC_BI__bi_beta_18_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_18_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_17_ADDR 0x0000629c
#define FRC_TOP__KMC_BI__bi_beta_17_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_17_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_16_ADDR 0x0000629c
#define FRC_TOP__KMC_BI__bi_beta_16_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_16_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_15_ADDR 0x0000629c
#define FRC_TOP__KMC_BI__bi_beta_15_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_15_BITEND 7

//Register::bi_beta_02 0x1809f2a0
#define FRC_TOP__KMC_BI__bi_beta_24_ADDR 0x000062a0
#define FRC_TOP__KMC_BI__bi_beta_24_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_24_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_23_ADDR 0x000062a0
#define FRC_TOP__KMC_BI__bi_beta_23_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_23_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_22_ADDR 0x000062a0
#define FRC_TOP__KMC_BI__bi_beta_22_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_22_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_21_ADDR 0x000062a0
#define FRC_TOP__KMC_BI__bi_beta_21_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_21_BITEND 7

//Register::bi_beta_03 0x1809f2a4
#define FRC_TOP__KMC_BI__bi_beta_28_ADDR 0x000062a4
#define FRC_TOP__KMC_BI__bi_beta_28_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_28_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_27_ADDR 0x000062a4
#define FRC_TOP__KMC_BI__bi_beta_27_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_27_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_26_ADDR 0x000062a4
#define FRC_TOP__KMC_BI__bi_beta_26_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_26_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_25_ADDR 0x000062a4
#define FRC_TOP__KMC_BI__bi_beta_25_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_25_BITEND 7

//Register::bi_beta_04 0x1809f2a8
#define FRC_TOP__KMC_BI__bi_beta_34_ADDR 0x000062a8
#define FRC_TOP__KMC_BI__bi_beta_34_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_34_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_33_ADDR 0x000062a8
#define FRC_TOP__KMC_BI__bi_beta_33_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_33_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_32_ADDR 0x000062a8
#define FRC_TOP__KMC_BI__bi_beta_32_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_32_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_31_ADDR 0x000062a8
#define FRC_TOP__KMC_BI__bi_beta_31_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_31_BITEND 7

//Register::bi_beta_05 0x1809f2ac
#define FRC_TOP__KMC_BI__bi_beta_38_ADDR 0x000062ac
#define FRC_TOP__KMC_BI__bi_beta_38_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_38_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_37_ADDR 0x000062ac
#define FRC_TOP__KMC_BI__bi_beta_37_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_37_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_36_ADDR 0x000062ac
#define FRC_TOP__KMC_BI__bi_beta_36_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_36_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_35_ADDR 0x000062ac
#define FRC_TOP__KMC_BI__bi_beta_35_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_35_BITEND 7

//Register::bi_beta_06 0x1809f2b0
#define FRC_TOP__KMC_BI__bi_beta_44_ADDR 0x000062b0
#define FRC_TOP__KMC_BI__bi_beta_44_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_44_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_43_ADDR 0x000062b0
#define FRC_TOP__KMC_BI__bi_beta_43_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_43_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_42_ADDR 0x000062b0
#define FRC_TOP__KMC_BI__bi_beta_42_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_42_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_41_ADDR 0x000062b0
#define FRC_TOP__KMC_BI__bi_beta_41_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_41_BITEND 7

//Register::bi_beta_07 0x1809f2b4
#define FRC_TOP__KMC_BI__bi_beta_48_ADDR 0x000062b4
#define FRC_TOP__KMC_BI__bi_beta_48_BITSTART 24
#define FRC_TOP__KMC_BI__bi_beta_48_BITEND 31

#define FRC_TOP__KMC_BI__bi_beta_47_ADDR 0x000062b4
#define FRC_TOP__KMC_BI__bi_beta_47_BITSTART 16
#define FRC_TOP__KMC_BI__bi_beta_47_BITEND 23

#define FRC_TOP__KMC_BI__bi_beta_46_ADDR 0x000062b4
#define FRC_TOP__KMC_BI__bi_beta_46_BITSTART 8
#define FRC_TOP__KMC_BI__bi_beta_46_BITEND 15

#define FRC_TOP__KMC_BI__bi_beta_45_ADDR 0x000062b4
#define FRC_TOP__KMC_BI__bi_beta_45_BITSTART 0
#define FRC_TOP__KMC_BI__bi_beta_45_BITEND 7

//Register::bi_fb_00 0x1809f2b8
#define FRC_TOP__KMC_BI__bi_fb_14_ADDR 0x000062b8
#define FRC_TOP__KMC_BI__bi_fb_14_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_14_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_13_ADDR 0x000062b8
#define FRC_TOP__KMC_BI__bi_fb_13_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_13_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_12_ADDR 0x000062b8
#define FRC_TOP__KMC_BI__bi_fb_12_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_12_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_11_ADDR 0x000062b8
#define FRC_TOP__KMC_BI__bi_fb_11_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_11_BITEND 7

//Register::bi_fb_01 0x1809f2bc
#define FRC_TOP__KMC_BI__bi_fb_18_ADDR 0x000062bc
#define FRC_TOP__KMC_BI__bi_fb_18_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_18_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_17_ADDR 0x000062bc
#define FRC_TOP__KMC_BI__bi_fb_17_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_17_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_16_ADDR 0x000062bc
#define FRC_TOP__KMC_BI__bi_fb_16_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_16_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_15_ADDR 0x000062bc
#define FRC_TOP__KMC_BI__bi_fb_15_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_15_BITEND 7

//Register::bi_fb_02 0x1809f2c0
#define FRC_TOP__KMC_BI__bi_fb_24_ADDR 0x000062c0
#define FRC_TOP__KMC_BI__bi_fb_24_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_24_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_23_ADDR 0x000062c0
#define FRC_TOP__KMC_BI__bi_fb_23_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_23_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_22_ADDR 0x000062c0
#define FRC_TOP__KMC_BI__bi_fb_22_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_22_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_21_ADDR 0x000062c0
#define FRC_TOP__KMC_BI__bi_fb_21_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_21_BITEND 7

//Register::bi_fb_03 0x1809f2c4
#define FRC_TOP__KMC_BI__bi_fb_28_ADDR 0x000062c4
#define FRC_TOP__KMC_BI__bi_fb_28_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_28_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_27_ADDR 0x000062c4
#define FRC_TOP__KMC_BI__bi_fb_27_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_27_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_26_ADDR 0x000062c4
#define FRC_TOP__KMC_BI__bi_fb_26_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_26_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_25_ADDR 0x000062c4
#define FRC_TOP__KMC_BI__bi_fb_25_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_25_BITEND 7

//Register::bi_fb_04 0x1809f2c8
#define FRC_TOP__KMC_BI__bi_fb_34_ADDR 0x000062c8
#define FRC_TOP__KMC_BI__bi_fb_34_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_34_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_33_ADDR 0x000062c8
#define FRC_TOP__KMC_BI__bi_fb_33_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_33_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_32_ADDR 0x000062c8
#define FRC_TOP__KMC_BI__bi_fb_32_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_32_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_31_ADDR 0x000062c8
#define FRC_TOP__KMC_BI__bi_fb_31_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_31_BITEND 7

//Register::bi_fb_05 0x1809f2cc
#define FRC_TOP__KMC_BI__bi_fb_38_ADDR 0x000062cc
#define FRC_TOP__KMC_BI__bi_fb_38_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_38_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_37_ADDR 0x000062cc
#define FRC_TOP__KMC_BI__bi_fb_37_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_37_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_36_ADDR 0x000062cc
#define FRC_TOP__KMC_BI__bi_fb_36_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_36_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_35_ADDR 0x000062cc
#define FRC_TOP__KMC_BI__bi_fb_35_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_35_BITEND 7

//Register::bi_fb_06 0x1809f2d0
#define FRC_TOP__KMC_BI__bi_fb_44_ADDR 0x000062d0
#define FRC_TOP__KMC_BI__bi_fb_44_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_44_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_43_ADDR 0x000062d0
#define FRC_TOP__KMC_BI__bi_fb_43_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_43_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_42_ADDR 0x000062d0
#define FRC_TOP__KMC_BI__bi_fb_42_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_42_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_41_ADDR 0x000062d0
#define FRC_TOP__KMC_BI__bi_fb_41_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_41_BITEND 7

//Register::bi_fb_07 0x1809f2d4
#define FRC_TOP__KMC_BI__bi_fb_48_ADDR 0x000062d4
#define FRC_TOP__KMC_BI__bi_fb_48_BITSTART 24
#define FRC_TOP__KMC_BI__bi_fb_48_BITEND 31

#define FRC_TOP__KMC_BI__bi_fb_47_ADDR 0x000062d4
#define FRC_TOP__KMC_BI__bi_fb_47_BITSTART 16
#define FRC_TOP__KMC_BI__bi_fb_47_BITEND 23

#define FRC_TOP__KMC_BI__bi_fb_46_ADDR 0x000062d4
#define FRC_TOP__KMC_BI__bi_fb_46_BITSTART 8
#define FRC_TOP__KMC_BI__bi_fb_46_BITEND 15

#define FRC_TOP__KMC_BI__bi_fb_45_ADDR 0x000062d4
#define FRC_TOP__KMC_BI__bi_fb_45_BITSTART 0
#define FRC_TOP__KMC_BI__bi_fb_45_BITEND 7

//Register::bi_gama_00 0x1809f2d8
#define FRC_TOP__KMC_BI__bi_gama_14_ADDR 0x000062d8
#define FRC_TOP__KMC_BI__bi_gama_14_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_14_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_13_ADDR 0x000062d8
#define FRC_TOP__KMC_BI__bi_gama_13_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_13_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_12_ADDR 0x000062d8
#define FRC_TOP__KMC_BI__bi_gama_12_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_12_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_11_ADDR 0x000062d8
#define FRC_TOP__KMC_BI__bi_gama_11_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_11_BITEND 7

//Register::bi_gama_01 0x1809f2dc
#define FRC_TOP__KMC_BI__bi_gama_18_ADDR 0x000062dc
#define FRC_TOP__KMC_BI__bi_gama_18_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_18_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_17_ADDR 0x000062dc
#define FRC_TOP__KMC_BI__bi_gama_17_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_17_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_16_ADDR 0x000062dc
#define FRC_TOP__KMC_BI__bi_gama_16_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_16_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_15_ADDR 0x000062dc
#define FRC_TOP__KMC_BI__bi_gama_15_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_15_BITEND 7

//Register::bi_gama_02 0x1809f2e0
#define FRC_TOP__KMC_BI__bi_gama_24_ADDR 0x000062e0
#define FRC_TOP__KMC_BI__bi_gama_24_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_24_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_23_ADDR 0x000062e0
#define FRC_TOP__KMC_BI__bi_gama_23_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_23_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_22_ADDR 0x000062e0
#define FRC_TOP__KMC_BI__bi_gama_22_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_22_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_21_ADDR 0x000062e0
#define FRC_TOP__KMC_BI__bi_gama_21_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_21_BITEND 7

//Register::bi_gama_03 0x1809f2e4
#define FRC_TOP__KMC_BI__bi_gama_28_ADDR 0x000062e4
#define FRC_TOP__KMC_BI__bi_gama_28_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_28_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_27_ADDR 0x000062e4
#define FRC_TOP__KMC_BI__bi_gama_27_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_27_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_26_ADDR 0x000062e4
#define FRC_TOP__KMC_BI__bi_gama_26_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_26_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_25_ADDR 0x000062e4
#define FRC_TOP__KMC_BI__bi_gama_25_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_25_BITEND 7

//Register::bi_gama_04 0x1809f2e8
#define FRC_TOP__KMC_BI__bi_gama_34_ADDR 0x000062e8
#define FRC_TOP__KMC_BI__bi_gama_34_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_34_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_33_ADDR 0x000062e8
#define FRC_TOP__KMC_BI__bi_gama_33_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_33_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_32_ADDR 0x000062e8
#define FRC_TOP__KMC_BI__bi_gama_32_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_32_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_31_ADDR 0x000062e8
#define FRC_TOP__KMC_BI__bi_gama_31_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_31_BITEND 7

//Register::bi_gama_05 0x1809f2ec
#define FRC_TOP__KMC_BI__bi_gama_38_ADDR 0x000062ec
#define FRC_TOP__KMC_BI__bi_gama_38_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_38_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_37_ADDR 0x000062ec
#define FRC_TOP__KMC_BI__bi_gama_37_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_37_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_36_ADDR 0x000062ec
#define FRC_TOP__KMC_BI__bi_gama_36_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_36_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_35_ADDR 0x000062ec
#define FRC_TOP__KMC_BI__bi_gama_35_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_35_BITEND 7

//Register::bi_gama_06 0x1809f2f0
#define FRC_TOP__KMC_BI__bi_gama_44_ADDR 0x000062f0
#define FRC_TOP__KMC_BI__bi_gama_44_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_44_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_43_ADDR 0x000062f0
#define FRC_TOP__KMC_BI__bi_gama_43_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_43_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_42_ADDR 0x000062f0
#define FRC_TOP__KMC_BI__bi_gama_42_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_42_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_41_ADDR 0x000062f0
#define FRC_TOP__KMC_BI__bi_gama_41_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_41_BITEND 7

//Register::bi_gama_07 0x1809f2f4
#define FRC_TOP__KMC_BI__bi_gama_48_ADDR 0x000062f4
#define FRC_TOP__KMC_BI__bi_gama_48_BITSTART 24
#define FRC_TOP__KMC_BI__bi_gama_48_BITEND 31

#define FRC_TOP__KMC_BI__bi_gama_47_ADDR 0x000062f4
#define FRC_TOP__KMC_BI__bi_gama_47_BITSTART 16
#define FRC_TOP__KMC_BI__bi_gama_47_BITEND 23

#define FRC_TOP__KMC_BI__bi_gama_46_ADDR 0x000062f4
#define FRC_TOP__KMC_BI__bi_gama_46_BITSTART 8
#define FRC_TOP__KMC_BI__bi_gama_46_BITEND 15

#define FRC_TOP__KMC_BI__bi_gama_45_ADDR 0x000062f4
#define FRC_TOP__KMC_BI__bi_gama_45_BITSTART 0
#define FRC_TOP__KMC_BI__bi_gama_45_BITEND 7

//Register::bifb_statistic_thl 0x1809f2f8
#define FRC_TOP__KMC_BI__bifb_statistic_thl_ADDR 0x000062f8
#define FRC_TOP__KMC_BI__bifb_statistic_thl_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_statistic_thl_BITEND 7

//Register::bi_max_00 0x1809f2fc
#define FRC_TOP__KMC_BI__bi_max_14_ADDR 0x000062fc
#define FRC_TOP__KMC_BI__bi_max_14_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_14_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_13_ADDR 0x000062fc
#define FRC_TOP__KMC_BI__bi_max_13_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_13_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_12_ADDR 0x000062fc
#define FRC_TOP__KMC_BI__bi_max_12_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_12_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_11_ADDR 0x000062fc
#define FRC_TOP__KMC_BI__bi_max_11_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_11_BITEND 7

//Register::bi_max_01 0x1809f300
#define FRC_TOP__KMC_BI__bi_max_18_ADDR 0x00006300
#define FRC_TOP__KMC_BI__bi_max_18_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_18_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_17_ADDR 0x00006300
#define FRC_TOP__KMC_BI__bi_max_17_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_17_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_16_ADDR 0x00006300
#define FRC_TOP__KMC_BI__bi_max_16_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_16_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_15_ADDR 0x00006300
#define FRC_TOP__KMC_BI__bi_max_15_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_15_BITEND 7

//Register::bi_max_02 0x1809f304
#define FRC_TOP__KMC_BI__bi_max_24_ADDR 0x00006304
#define FRC_TOP__KMC_BI__bi_max_24_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_24_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_23_ADDR 0x00006304
#define FRC_TOP__KMC_BI__bi_max_23_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_23_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_22_ADDR 0x00006304
#define FRC_TOP__KMC_BI__bi_max_22_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_22_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_21_ADDR 0x00006304
#define FRC_TOP__KMC_BI__bi_max_21_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_21_BITEND 7

//Register::bi_max_03 0x1809f308
#define FRC_TOP__KMC_BI__bi_max_28_ADDR 0x00006308
#define FRC_TOP__KMC_BI__bi_max_28_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_28_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_27_ADDR 0x00006308
#define FRC_TOP__KMC_BI__bi_max_27_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_27_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_26_ADDR 0x00006308
#define FRC_TOP__KMC_BI__bi_max_26_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_26_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_25_ADDR 0x00006308
#define FRC_TOP__KMC_BI__bi_max_25_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_25_BITEND 7

//Register::bi_max_04 0x1809f30c
#define FRC_TOP__KMC_BI__bi_max_34_ADDR 0x0000630c
#define FRC_TOP__KMC_BI__bi_max_34_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_34_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_33_ADDR 0x0000630c
#define FRC_TOP__KMC_BI__bi_max_33_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_33_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_32_ADDR 0x0000630c
#define FRC_TOP__KMC_BI__bi_max_32_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_32_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_31_ADDR 0x0000630c
#define FRC_TOP__KMC_BI__bi_max_31_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_31_BITEND 7

//Register::bi_max_05 0x1809f310
#define FRC_TOP__KMC_BI__bi_max_38_ADDR 0x00006310
#define FRC_TOP__KMC_BI__bi_max_38_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_38_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_37_ADDR 0x00006310
#define FRC_TOP__KMC_BI__bi_max_37_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_37_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_36_ADDR 0x00006310
#define FRC_TOP__KMC_BI__bi_max_36_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_36_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_35_ADDR 0x00006310
#define FRC_TOP__KMC_BI__bi_max_35_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_35_BITEND 7

//Register::bi_max_06 0x1809f314
#define FRC_TOP__KMC_BI__bi_max_44_ADDR 0x00006314
#define FRC_TOP__KMC_BI__bi_max_44_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_44_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_43_ADDR 0x00006314
#define FRC_TOP__KMC_BI__bi_max_43_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_43_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_42_ADDR 0x00006314
#define FRC_TOP__KMC_BI__bi_max_42_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_42_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_41_ADDR 0x00006314
#define FRC_TOP__KMC_BI__bi_max_41_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_41_BITEND 7

//Register::bi_max_07 0x1809f318
#define FRC_TOP__KMC_BI__bi_max_48_ADDR 0x00006318
#define FRC_TOP__KMC_BI__bi_max_48_BITSTART 24
#define FRC_TOP__KMC_BI__bi_max_48_BITEND 31

#define FRC_TOP__KMC_BI__bi_max_47_ADDR 0x00006318
#define FRC_TOP__KMC_BI__bi_max_47_BITSTART 16
#define FRC_TOP__KMC_BI__bi_max_47_BITEND 23

#define FRC_TOP__KMC_BI__bi_max_46_ADDR 0x00006318
#define FRC_TOP__KMC_BI__bi_max_46_BITSTART 8
#define FRC_TOP__KMC_BI__bi_max_46_BITEND 15

#define FRC_TOP__KMC_BI__bi_max_45_ADDR 0x00006318
#define FRC_TOP__KMC_BI__bi_max_45_BITSTART 0
#define FRC_TOP__KMC_BI__bi_max_45_BITEND 7

//Register::bifb_cnt_00 0x1809f31c
#define FRC_TOP__KMC_BI__bifb_cnt_12_ADDR 0x0000631c
#define FRC_TOP__KMC_BI__bifb_cnt_12_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_12_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_11_ADDR 0x0000631c
#define FRC_TOP__KMC_BI__bifb_cnt_11_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_11_BITEND 11

//Register::bifb_cnt_01 0x1809f320
#define FRC_TOP__KMC_BI__bifb_cnt_14_ADDR 0x00006320
#define FRC_TOP__KMC_BI__bifb_cnt_14_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_14_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_13_ADDR 0x00006320
#define FRC_TOP__KMC_BI__bifb_cnt_13_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_13_BITEND 11

//Register::bifb_cnt_02 0x1809f324
#define FRC_TOP__KMC_BI__bifb_cnt_16_ADDR 0x00006324
#define FRC_TOP__KMC_BI__bifb_cnt_16_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_16_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_15_ADDR 0x00006324
#define FRC_TOP__KMC_BI__bifb_cnt_15_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_15_BITEND 11

//Register::bifb_cnt_03 0x1809f328
#define FRC_TOP__KMC_BI__bifb_cnt_18_ADDR 0x00006328
#define FRC_TOP__KMC_BI__bifb_cnt_18_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_18_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_17_ADDR 0x00006328
#define FRC_TOP__KMC_BI__bifb_cnt_17_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_17_BITEND 11

//Register::bifb_cnt_04 0x1809f32c
#define FRC_TOP__KMC_BI__bifb_cnt_22_ADDR 0x0000632c
#define FRC_TOP__KMC_BI__bifb_cnt_22_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_22_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_21_ADDR 0x0000632c
#define FRC_TOP__KMC_BI__bifb_cnt_21_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_21_BITEND 11

//Register::bifb_cnt_05 0x1809f330
#define FRC_TOP__KMC_BI__bifb_cnt_24_ADDR 0x00006330
#define FRC_TOP__KMC_BI__bifb_cnt_24_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_24_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_23_ADDR 0x00006330
#define FRC_TOP__KMC_BI__bifb_cnt_23_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_23_BITEND 11

//Register::bifb_cnt_06 0x1809f334
#define FRC_TOP__KMC_BI__bifb_cnt_26_ADDR 0x00006334
#define FRC_TOP__KMC_BI__bifb_cnt_26_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_26_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_25_ADDR 0x00006334
#define FRC_TOP__KMC_BI__bifb_cnt_25_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_25_BITEND 11

//Register::bifb_cnt_07 0x1809f338
#define FRC_TOP__KMC_BI__bifb_cnt_28_ADDR 0x00006338
#define FRC_TOP__KMC_BI__bifb_cnt_28_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_28_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_27_ADDR 0x00006338
#define FRC_TOP__KMC_BI__bifb_cnt_27_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_27_BITEND 11

//Register::bifb_cnt_08 0x1809f33c
#define FRC_TOP__KMC_BI__bifb_cnt_32_ADDR 0x0000633c
#define FRC_TOP__KMC_BI__bifb_cnt_32_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_32_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_31_ADDR 0x0000633c
#define FRC_TOP__KMC_BI__bifb_cnt_31_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_31_BITEND 11

//Register::bifb_cnt_09 0x1809f340
#define FRC_TOP__KMC_BI__bifb_cnt_34_ADDR 0x00006340
#define FRC_TOP__KMC_BI__bifb_cnt_34_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_34_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_33_ADDR 0x00006340
#define FRC_TOP__KMC_BI__bifb_cnt_33_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_33_BITEND 11

//Register::bifb_cnt_10 0x1809f344
#define FRC_TOP__KMC_BI__bifb_cnt_36_ADDR 0x00006344
#define FRC_TOP__KMC_BI__bifb_cnt_36_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_36_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_35_ADDR 0x00006344
#define FRC_TOP__KMC_BI__bifb_cnt_35_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_35_BITEND 11

//Register::bifb_cnt_11 0x1809f348
#define FRC_TOP__KMC_BI__bifb_cnt_38_ADDR 0x00006348
#define FRC_TOP__KMC_BI__bifb_cnt_38_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_38_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_37_ADDR 0x00006348
#define FRC_TOP__KMC_BI__bifb_cnt_37_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_37_BITEND 11

//Register::bifb_cnt_12 0x1809f34c
#define FRC_TOP__KMC_BI__bifb_cnt_42_ADDR 0x0000634c
#define FRC_TOP__KMC_BI__bifb_cnt_42_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_42_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_41_ADDR 0x0000634c
#define FRC_TOP__KMC_BI__bifb_cnt_41_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_41_BITEND 11

//Register::bifb_cnt_13 0x1809f350
#define FRC_TOP__KMC_BI__bifb_cnt_44_ADDR 0x00006350
#define FRC_TOP__KMC_BI__bifb_cnt_44_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_44_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_43_ADDR 0x00006350
#define FRC_TOP__KMC_BI__bifb_cnt_43_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_43_BITEND 11

//Register::bifb_cnt_14 0x1809f354
#define FRC_TOP__KMC_BI__bifb_cnt_46_ADDR 0x00006354
#define FRC_TOP__KMC_BI__bifb_cnt_46_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_46_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_45_ADDR 0x00006354
#define FRC_TOP__KMC_BI__bifb_cnt_45_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_45_BITEND 11

//Register::bifb_cnt_15 0x1809f358
#define FRC_TOP__KMC_BI__bifb_cnt_48_ADDR 0x00006358
#define FRC_TOP__KMC_BI__bifb_cnt_48_BITSTART 16
#define FRC_TOP__KMC_BI__bifb_cnt_48_BITEND 27

#define FRC_TOP__KMC_BI__bifb_cnt_47_ADDR 0x00006358
#define FRC_TOP__KMC_BI__bifb_cnt_47_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_cnt_47_BITEND 11

//Register::bifb_sum_11 0x1809f35c
#define FRC_TOP__KMC_BI__bifb_sum_11_ADDR 0x0000635c
#define FRC_TOP__KMC_BI__bifb_sum_11_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_11_BITEND 31

//Register::bifb_sum_12 0x1809f360
#define FRC_TOP__KMC_BI__bifb_sum_12_ADDR 0x00006360
#define FRC_TOP__KMC_BI__bifb_sum_12_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_12_BITEND 31

//Register::bifb_sum_13 0x1809f364
#define FRC_TOP__KMC_BI__bifb_sum_13_ADDR 0x00006364
#define FRC_TOP__KMC_BI__bifb_sum_13_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_13_BITEND 31

//Register::bifb_sum_14 0x1809f368
#define FRC_TOP__KMC_BI__bifb_sum_14_ADDR 0x00006368
#define FRC_TOP__KMC_BI__bifb_sum_14_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_14_BITEND 31

//Register::bifb_sum_15 0x1809f36c
#define FRC_TOP__KMC_BI__bifb_sum_15_ADDR 0x0000636c
#define FRC_TOP__KMC_BI__bifb_sum_15_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_15_BITEND 31

//Register::bifb_sum_16 0x1809f370
#define FRC_TOP__KMC_BI__bifb_sum_16_ADDR 0x00006370
#define FRC_TOP__KMC_BI__bifb_sum_16_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_16_BITEND 31

//Register::bifb_sum_17 0x1809f374
#define FRC_TOP__KMC_BI__bifb_sum_17_ADDR 0x00006374
#define FRC_TOP__KMC_BI__bifb_sum_17_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_17_BITEND 31

//Register::bifb_sum_18 0x1809f378
#define FRC_TOP__KMC_BI__bifb_sum_18_ADDR 0x00006378
#define FRC_TOP__KMC_BI__bifb_sum_18_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_18_BITEND 31

//Register::bifb_sum_21 0x1809f37c
#define FRC_TOP__KMC_BI__bifb_sum_21_ADDR 0x0000637c
#define FRC_TOP__KMC_BI__bifb_sum_21_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_21_BITEND 31

//Register::bifb_sum_22 0x1809f380
#define FRC_TOP__KMC_BI__bifb_sum_22_ADDR 0x00006380
#define FRC_TOP__KMC_BI__bifb_sum_22_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_22_BITEND 31

//Register::bifb_sum_23 0x1809f384
#define FRC_TOP__KMC_BI__bifb_sum_23_ADDR 0x00006384
#define FRC_TOP__KMC_BI__bifb_sum_23_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_23_BITEND 31

//Register::bifb_sum_24 0x1809f388
#define FRC_TOP__KMC_BI__bifb_sum_24_ADDR 0x00006388
#define FRC_TOP__KMC_BI__bifb_sum_24_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_24_BITEND 31

//Register::bifb_sum_25 0x1809f38c
#define FRC_TOP__KMC_BI__bifb_sum_25_ADDR 0x0000638c
#define FRC_TOP__KMC_BI__bifb_sum_25_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_25_BITEND 31

//Register::bifb_sum_26 0x1809f390
#define FRC_TOP__KMC_BI__bifb_sum_26_ADDR 0x00006390
#define FRC_TOP__KMC_BI__bifb_sum_26_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_26_BITEND 31

//Register::bifb_sum_27 0x1809f394
#define FRC_TOP__KMC_BI__bifb_sum_27_ADDR 0x00006394
#define FRC_TOP__KMC_BI__bifb_sum_27_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_27_BITEND 31

//Register::bifb_sum_28 0x1809f398
#define FRC_TOP__KMC_BI__bifb_sum_28_ADDR 0x00006398
#define FRC_TOP__KMC_BI__bifb_sum_28_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_28_BITEND 31

//Register::bifb_sum_31 0x1809f39c
#define FRC_TOP__KMC_BI__bifb_sum_31_ADDR 0x0000639c
#define FRC_TOP__KMC_BI__bifb_sum_31_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_31_BITEND 31

//Register::bifb_sum_32 0x1809f3a0
#define FRC_TOP__KMC_BI__bifb_sum_32_ADDR 0x000063a0
#define FRC_TOP__KMC_BI__bifb_sum_32_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_32_BITEND 31

//Register::bifb_sum_33 0x1809f3a4
#define FRC_TOP__KMC_BI__bifb_sum_33_ADDR 0x000063a4
#define FRC_TOP__KMC_BI__bifb_sum_33_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_33_BITEND 31

//Register::bifb_sum_34 0x1809f3a8
#define FRC_TOP__KMC_BI__bifb_sum_34_ADDR 0x000063a8
#define FRC_TOP__KMC_BI__bifb_sum_34_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_34_BITEND 31

//Register::bifb_sum_35 0x1809f3ac
#define FRC_TOP__KMC_BI__bifb_sum_35_ADDR 0x000063ac
#define FRC_TOP__KMC_BI__bifb_sum_35_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_35_BITEND 31

//Register::bifb_sum_36 0x1809f3b0
#define FRC_TOP__KMC_BI__bifb_sum_36_ADDR 0x000063b0
#define FRC_TOP__KMC_BI__bifb_sum_36_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_36_BITEND 31

//Register::bifb_sum_37 0x1809f3b4
#define FRC_TOP__KMC_BI__bifb_sum_37_ADDR 0x000063b4
#define FRC_TOP__KMC_BI__bifb_sum_37_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_37_BITEND 31

//Register::bifb_sum_38 0x1809f3b8
#define FRC_TOP__KMC_BI__bifb_sum_38_ADDR 0x000063b8
#define FRC_TOP__KMC_BI__bifb_sum_38_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_38_BITEND 31

//Register::bifb_sum_41 0x1809f3bc
#define FRC_TOP__KMC_BI__bifb_sum_41_ADDR 0x000063bc
#define FRC_TOP__KMC_BI__bifb_sum_41_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_41_BITEND 31

//Register::bifb_sum_42 0x1809f3c0
#define FRC_TOP__KMC_BI__bifb_sum_42_ADDR 0x000063c0
#define FRC_TOP__KMC_BI__bifb_sum_42_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_42_BITEND 31

//Register::bifb_sum_43 0x1809f3c4
#define FRC_TOP__KMC_BI__bifb_sum_43_ADDR 0x000063c4
#define FRC_TOP__KMC_BI__bifb_sum_43_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_43_BITEND 31

//Register::bifb_sum_44 0x1809f3c8
#define FRC_TOP__KMC_BI__bifb_sum_44_ADDR 0x000063c8
#define FRC_TOP__KMC_BI__bifb_sum_44_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_44_BITEND 31

//Register::bifb_sum_45 0x1809f3cc
#define FRC_TOP__KMC_BI__bifb_sum_45_ADDR 0x000063cc
#define FRC_TOP__KMC_BI__bifb_sum_45_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_45_BITEND 31

//Register::bifb_sum_46 0x1809f3d0
#define FRC_TOP__KMC_BI__bifb_sum_46_ADDR 0x000063d0
#define FRC_TOP__KMC_BI__bifb_sum_46_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_46_BITEND 31

//Register::bifb_sum_47 0x1809f3d4
#define FRC_TOP__KMC_BI__bifb_sum_47_ADDR 0x000063d4
#define FRC_TOP__KMC_BI__bifb_sum_47_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_47_BITEND 31

//Register::bifb_sum_48 0x1809f3d8
#define FRC_TOP__KMC_BI__bifb_sum_48_ADDR 0x000063d8
#define FRC_TOP__KMC_BI__bifb_sum_48_BITSTART 0
#define FRC_TOP__KMC_BI__bifb_sum_48_BITEND 31

/*KMC_BIST_BISR*/
//Register::KMC_BIST_MODE 0x1809f100
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_mode_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_mode_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_mode_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_mode_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_mode_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_mode_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_mode_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_mode_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_mode_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_mode_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_mode_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_mode_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_mode_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_mode_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_mode_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_mode_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_mode_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_mode_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_mode_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_mode_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_mode_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_mode_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_mode_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_mode_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_mode_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_mode_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_mode_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_7_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_6_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_5_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_4_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_3_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_2_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_1_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_0_ADDR 0x00006100
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_mode_0_BITEND 0

//Register::KMC_BIST_DONE 0x1809f104
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_done_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_done_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_done_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_done_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_done_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_done_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_done_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_done_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_done_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_done_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_done_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_done_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_done_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_done_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_done_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_done_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_done_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_done_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_done_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_done_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_done_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_done_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_done_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_done_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_done_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_done_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_done_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_7_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_6_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_5_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_4_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_3_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_2_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_1_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_0_ADDR 0x00006104
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_done_0_BITEND 0

//Register::KMC_BIST_FAIL_GROUP 0x1809f108
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_fail_group_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_bist_fail_group_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_fail_group_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_bist_fail_group_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_fail_group_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_bist_fail_group_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_fail_group_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_bist_fail_group_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_fail_group_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_bist_fail_group_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_fail_group_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_bist_fail_group_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_fail_group_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_bist_fail_group_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_fail_group_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_bist_fail_group_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_fail_group_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_bist_fail_group_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_fail_group_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_bist_fail_group_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_fail_group_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_bist_fail_group_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_fail_group_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_fail_group_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_fail_group_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_fail_group_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_fail_group_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_7_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_6_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_5_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_4_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_3_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_2_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_1_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_0_ADDR 0x00006108
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_bist_fail_group_0_BITEND 0

//Register::KMC_BIST_MODE1 0x1809f170
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_mbist_mode_ADDR 0x00006170
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_mbist_mode_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_mbist_mode_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_mbist_mode_ADDR 0x00006170
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_mbist_mode_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_mbist_mode_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_mbist_mode_ADDR 0x00006170
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_mbist_mode_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_mbist_mode_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_mode_ADDR 0x00006170
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_mode_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_mode_BITEND 0

//Register::KMC_BIST_DONE1 0x1809f174
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_done_ADDR 0x00006174
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_done_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_done_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_done_ADDR 0x00006174
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_done_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_done_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_done_ADDR 0x00006174
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_done_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_done_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_done_ADDR 0x00006174
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_done_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_done_BITEND 0

//Register::KMC_BIST_FAIL_GROUP1 0x1809f178
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_fail_group_ADDR 0x00006178
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_fail_group_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_fail_group_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_fail_group_ADDR 0x00006178
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_fail_group_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_fail_group_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_fail_group_ADDR 0x00006178
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_fail_group_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_fail_group_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_fail_group_ADDR 0x00006178
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_fail_group_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_bist_fail_group_BITEND 0

//Register::KMC_DRF_MODE 0x1809f10c
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_mode_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_mode_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_mode_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_mode_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_mode_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_mode_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_mode_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_mode_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_mode_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_mode_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_mode_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_mode_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_mode_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_mode_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_mode_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_mode_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_mode_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_mode_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_mode_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_mode_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_mode_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_mode_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_mode_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_mode_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_mode_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_mode_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_mode_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_7_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_6_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_5_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_4_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_3_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_2_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_1_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_0_ADDR 0x0000610c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_mode_0_BITEND 0

//Register::KMC_DRF_RESUME 0x1809f110
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_test_resume_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_test_resume_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_test_resume_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_test_resume_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_test_resume_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_test_resume_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_test_resume_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_test_resume_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_test_resume_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_test_resume_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_test_resume_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_test_resume_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_test_resume_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_test_resume_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_test_resume_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_test_resume_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_test_resume_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_test_resume_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_test_resume_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_test_resume_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_test_resume_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_test_resume_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_test_resume_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_test_resume_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_test_resume_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_test_resume_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_test_resume_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_7_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_6_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_5_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_4_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_3_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_2_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_1_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_0_ADDR 0x00006110
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_test_resume_0_BITEND 0

//Register::KMC_DRF_DONE 0x1809f114
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_done_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_done_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_done_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_done_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_done_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_done_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_done_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_done_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_done_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_done_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_done_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_done_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_done_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_done_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_done_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_done_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_done_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_done_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_done_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_done_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_done_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_done_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_done_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_done_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_done_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_done_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_done_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_7_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_6_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_5_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_4_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_3_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_2_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_1_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_0_ADDR 0x00006114
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_done_0_BITEND 0

//Register::KMC_DRF_PAUSE 0x1809f118
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_start_pause_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_start_pause_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_start_pause_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_start_pause_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_start_pause_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_start_pause_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_start_pause_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_start_pause_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_start_pause_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_start_pause_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_start_pause_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_start_pause_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_start_pause_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_start_pause_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_start_pause_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_start_pause_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_start_pause_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_start_pause_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_start_pause_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_start_pause_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_start_pause_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_start_pause_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_start_pause_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_start_pause_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_start_pause_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_start_pause_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_start_pause_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_7_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_6_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_5_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_4_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_3_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_2_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_1_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_0_ADDR 0x00006118
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_start_pause_0_BITEND 0

//Register::KMC_DRF_FAIL_GROUP 0x1809f11c
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_fail_group_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__hfp_pqdc2_drf_fail_group_BITEND 20

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_fail_group_BITSTART 19
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc1_drf_fail_group_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_fail_group_BITSTART 18
#define FRC_TOP__KMC_BIST_BISR__lfp_pqdc2_drf_fail_group_BITEND 18

#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_fail_group_BITSTART 17
#define FRC_TOP__KMC_BIST_BISR__hfi_pqdc2_drf_fail_group_BITEND 17

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_fail_group_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc1_drf_fail_group_BITEND 16

#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_fail_group_BITSTART 15
#define FRC_TOP__KMC_BIST_BISR__lfi_pqdc2_drf_fail_group_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_fail_group_BITSTART 14
#define FRC_TOP__KMC_BIST_BISR__lf_pqc1_drf_fail_group_BITEND 14

#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_fail_group_BITSTART 13
#define FRC_TOP__KMC_BIST_BISR__lf_pqc2_drf_fail_group_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_fail_group_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__hf_pqc2_drf_fail_group_BITEND 12

#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_fail_group_BITSTART 11
#define FRC_TOP__KMC_BIST_BISR__kmc_rdma_drf_fail_group_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_fail_group_BITSTART 10
#define FRC_TOP__KMC_BIST_BISR__kmc_wdma_drf_fail_group_BITEND 10

#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_fail_group_BITSTART 9
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_fail_group_BITEND 9

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_fail_group_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_fail_group_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_fail_group_BITEND 8

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_7_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_6_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_5_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_4_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_3_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_2_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_1_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_0_ADDR 0x0000611c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_drf_bist_fail_group_0_BITEND 0

//Register::KMC_DRF_MODE1 0x1809f17c
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_mbist_mode_ADDR 0x0000617c
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_mbist_mode_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_mbist_mode_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_mbist_mode_ADDR 0x0000617c
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_mbist_mode_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_mbist_mode_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_mbist_mode_ADDR 0x0000617c
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_mbist_mode_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_mbist_mode_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_mode_ADDR 0x0000617c
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_mode_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_mode_BITEND 0

//Register::KMC_DRF_RESUME1 0x1809f180
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_test_resume_ADDR 0x00006180
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_test_resume_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_test_resume_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_test_resume_ADDR 0x00006180
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_test_resume_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_test_resume_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_test_resume_ADDR 0x00006180
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_test_resume_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_test_resume_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_test_resume_ADDR 0x00006180
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_test_resume_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_test_resume_BITEND 0

//Register::KMC_DRF_DONE1 0x1809f184
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_done_ADDR 0x00006184
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_done_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_done_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_done_ADDR 0x00006184
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_done_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_done_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_done_ADDR 0x00006184
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_done_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_done_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_done_ADDR 0x00006184
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_done_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_done_BITEND 0

//Register::KMC_DRF_PAUSE1 0x1809f188
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_start_pause_ADDR 0x00006188
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_start_pause_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_start_pause_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_start_pause_ADDR 0x00006188
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_start_pause_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_start_pause_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_start_pause_ADDR 0x00006188
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_start_pause_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_start_pause_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_start_pause_ADDR 0x00006188
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_start_pause_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_start_pause_BITEND 0

//Register::KMC_DRF_FAIL_GROUP1 0x1809f18c
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_fail_group_ADDR 0x0000618c
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_fail_group_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_fail_group_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_fail_group_ADDR 0x0000618c
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_fail_group_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_fail_group_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_fail_group_ADDR 0x0000618c
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_fail_group_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_fail_group_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_fail_group_ADDR 0x0000618c
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_fail_group_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_drf_bist_fail_group_BITEND 0

//Register::KMC_BISR_SECOND_RUN_EN 0x1809f120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_7_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_6_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_5_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_4_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_3_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_2_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_1_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_0_ADDR 0x00006120
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_second_run_en_0_BITEND 0

//Register::KMC_BISR_FAIL_GROUP 0x1809f124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_7_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_6_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_5_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_4_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_3_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_2_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_1_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_0_ADDR 0x00006124
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_fail_group_0_BITEND 0

//Register::KMC_BISR_DRF_MODE 0x1809f128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_7_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_6_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_5_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_4_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_3_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_2_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_1_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_0_ADDR 0x00006128
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_mode_0_BITEND 0

//Register::KMC_BISR_DRF_RESUME 0x1809f12c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_7_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_6_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_5_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_4_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_3_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_2_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_1_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_0_ADDR 0x0000612c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_test_resume_0_BITEND 0

//Register::KMC_BISR_DRF_DONE 0x1809f130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_7_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_6_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_5_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_4_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_3_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_2_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_1_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_0_ADDR 0x00006130
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_done_0_BITEND 0

//Register::KMC_BISR_DRF_PAUSE 0x1809f134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_7_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_6_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_5_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_4_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_3_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_2_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_1_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_0_ADDR 0x00006134
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_start_pause_0_BITEND 0

//Register::KMC_BISR_DRF_FAIL_GROUP 0x1809f138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_7_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_6_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_5_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_4_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_3_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_2_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_1_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_0_ADDR 0x00006138
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_drf_bisr_fail_group_0_BITEND 0

//Register::KMC_BISR_REPAIRED 0x1809f140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_7_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_7_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_7_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_6_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_6_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_6_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_5_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_5_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_5_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_4_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_4_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_4_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_3_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_3_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_3_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_2_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_2_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_2_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_1_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_0_ADDR 0x00006140
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_repaired_0_BITEND 0

//Register::KMC_BISR_OUT_A 0x1809f144
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_7_ADDR 0x00006144
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_7_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_7_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_6_ADDR 0x00006144
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_6_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_6_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_5_ADDR 0x00006144
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_5_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_5_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_4_ADDR 0x00006144
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_4_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_4_BITEND 5

//Register::KMC_BISR_OUT_B 0x1809f148
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_3_ADDR 0x00006148
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_3_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_3_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_2_ADDR 0x00006148
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_2_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_2_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_1_ADDR 0x00006148
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_1_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_1_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_0_ADDR 0x00006148
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_bisr_out_0_BITEND 5

//Register::KMC_LS 0x1809f150
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_ls_ADDR 0x00006150
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_ls_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_ls_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__ipmc_ls_ADDR 0x00006150
#define FRC_TOP__KMC_BIST_BISR__ipmc_ls_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__ipmc_ls_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_ls_ADDR 0x00006150
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_ls_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_ls_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_ls_ADDR 0x00006150
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_ls_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_ls_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_ls_ADDR 0x00006150
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_ls_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_ls_BITEND 0

//Register::KMC_RME 0x1809f154
#define FRC_TOP__KMC_BIST_BISR__mc_logo_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__mc_logo_rme_BITSTART 7
#define FRC_TOP__KMC_BIST_BISR__mc_logo_rme_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_rme_BITSTART 6
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_rme_BITEND 6

#define FRC_TOP__KMC_BIST_BISR__mc_fblvl_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__mc_fblvl_rme_BITSTART 5
#define FRC_TOP__KMC_BIST_BISR__mc_fblvl_rme_BITEND 5

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_rme_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_rme_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__ipmc_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__ipmc_rme_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__ipmc_rme_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_rme_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_rme_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_rme_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_rme_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_rme_ADDR 0x00006154
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_rme_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_rme_BITEND 0

//Register::KMC_RM 0x1809f158
#define FRC_TOP__KMC_BIST_BISR__mc_logo_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__mc_logo_rm_BITSTART 28
#define FRC_TOP__KMC_BIST_BISR__mc_logo_rm_BITEND 31

#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_rm_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_rm_BITEND 27

#define FRC_TOP__KMC_BIST_BISR__mc_fblvl_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__mc_fblvl_rm_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__mc_fblvl_rm_BITEND 23

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_rm_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_rm_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__ipmc_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__ipmc_rm_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__ipmc_rm_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_rm_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_rm_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_rm_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_rm_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_rm_ADDR 0x00006158
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_rm_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_rm_BITEND 3

//Register::KMC_TEST1 0x1809f15c
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_test1_ADDR 0x0000615c
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_test1_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__ippre_bbd_test1_BITEND 4

#define FRC_TOP__KMC_BIST_BISR__ipmc_test1_ADDR 0x0000615c
#define FRC_TOP__KMC_BIST_BISR__ipmc_test1_BITSTART 3
#define FRC_TOP__KMC_BIST_BISR__ipmc_test1_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_test1_ADDR 0x0000615c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_test1_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfl_test1_BITEND 2

#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_test1_ADDR 0x0000615c
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_test1_BITSTART 1
#define FRC_TOP__KMC_BIST_BISR__lbmc_lfh_test1_BITEND 1

#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_test1_ADDR 0x0000615c
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_test1_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_hf_test1_BITEND 0

//Register::KMC_TESTRWM 0x1809f160
#define FRC_TOP__KMC_BIST_BISR__ipmc_testrwm_ADDR 0x00006160
#define FRC_TOP__KMC_BIST_BISR__ipmc_testrwm_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ipmc_testrwm_BITEND 0

//Register::KMC_BIST_FAIL_0 0x1809f164
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_fail_ADDR 0x00006164
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_fail_BITSTART 22
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_drf_bist_fail_BITEND 23

#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_fail_ADDR 0x00006164
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_fail_BITSTART 20
#define FRC_TOP__KMC_BIST_BISR__blk_logo_i_bist_fail_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_fail_ADDR 0x00006164
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_fail_BITSTART 12
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_drf_bist_fail_BITEND 19

#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_fail_ADDR 0x00006164
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_fail_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__pxl_logo_i_bist_fail_BITEND 11

#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_fail_ADDR 0x00006164
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_fail_BITSTART 2
#define FRC_TOP__KMC_BIST_BISR__ipmc_drf_bist_fail_BITEND 3

#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_fail_ADDR 0x00006164
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_fail_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__ipmc_bist_fail_BITEND 1

//Register::KMC_BIST_FAIL_1 0x1809f168
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_fail_ADDR 0x00006168
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_fail_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_drf_bist_fail_BITEND 23

#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_fail_ADDR 0x00006168
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_fail_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__blkeros_logo_i_bist_fail_BITEND 15

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_fail_ADDR 0x00006168
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_fail_BITSTART 4
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_drf_bist_fail_BITEND 7

#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_fail_ADDR 0x00006168
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_fail_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__mc_mv_info_bist_fail_BITEND 3

//Register::LBMC_LFL_FAIL_0 0x1809f190
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_3_ADDR 0x00006190
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_3_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_3_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_2_ADDR 0x00006190
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_2_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_2_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_1_ADDR 0x00006190
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_1_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_1_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_0_ADDR 0x00006190
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_0_BITEND 5

//Register::LBMC_LFL_FAIL_1 0x1809f194
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_7_ADDR 0x00006194
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_7_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_7_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_6_ADDR 0x00006194
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_6_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_6_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_5_ADDR 0x00006194
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_5_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_5_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_4_ADDR 0x00006194
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_4_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_lfl_fail_single_4_BITEND 5

//Register::LBMC_HF_FAIL_0 0x1809f198
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_3_ADDR 0x00006198
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_3_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_3_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_2_ADDR 0x00006198
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_2_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_2_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_1_ADDR 0x00006198
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_1_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_1_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_0_ADDR 0x00006198
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_0_BITEND 5

//Register::LBMC_HF_FAIL_1 0x1809f19c
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_7_ADDR 0x0000619c
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_7_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_7_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_6_ADDR 0x0000619c
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_6_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_6_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_5_ADDR 0x0000619c
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_5_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_5_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_4_ADDR 0x0000619c
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_4_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_bist_hf_fail_single_4_BITEND 5

//Register::LBMC_LFL_DRF_BIST_FAIL_0 0x1809f1a0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_3_ADDR 0x000061a0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_3_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_3_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_2_ADDR 0x000061a0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_2_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_2_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_1_ADDR 0x000061a0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_1_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_1_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_0_ADDR 0x000061a0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_0_BITEND 5

//Register::LBMC_LFL_DRF_BIST_FAIL_1 0x1809f1a4
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_7_ADDR 0x000061a4
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_7_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_7_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_6_ADDR 0x000061a4
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_6_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_6_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_5_ADDR 0x000061a4
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_5_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_5_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_4_ADDR 0x000061a4
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_4_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_lfl_fail_single_4_BITEND 5

//Register::LBMC_HF_DRF_BIST_FAIL_0 0x1809f1a8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_3_ADDR 0x000061a8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_3_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_3_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_2_ADDR 0x000061a8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_2_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_2_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_1_ADDR 0x000061a8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_1_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_1_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_0_ADDR 0x000061a8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_0_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_0_BITEND 5

//Register::LBMC_HF_DRF_BIST_FAIL_1 0x1809f1ac
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_7_ADDR 0x000061ac
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_7_BITSTART 24
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_7_BITEND 29

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_6_ADDR 0x000061ac
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_6_BITSTART 16
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_6_BITEND 21

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_5_ADDR 0x000061ac
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_5_BITSTART 8
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_5_BITEND 13

#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_4_ADDR 0x000061ac
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_4_BITSTART 0
#define FRC_TOP__KMC_BIST_BISR__lbmc_drf_bist_hf_fail_single_4_BITEND 5

/*KMC_METER_TOP*/
//Register::KMC_METER_TOP_00 0x18099b00
#define FRC_TOP__KMC_METER_TOP__kmc_meter_end_x_yuv_ADDR 0x00000b00
#define FRC_TOP__KMC_METER_TOP__kmc_meter_end_x_yuv_BITSTART 14
#define FRC_TOP__KMC_METER_TOP__kmc_meter_end_x_yuv_BITEND 25

#define FRC_TOP__KMC_METER_TOP__kmc_meter_start_x_yuv_ADDR 0x00000b00
#define FRC_TOP__KMC_METER_TOP__kmc_meter_start_x_yuv_BITSTART 2
#define FRC_TOP__KMC_METER_TOP__kmc_meter_start_x_yuv_BITEND 13

#define FRC_TOP__KMC_METER_TOP__kmc_meter_yuv_sel_ADDR 0x00000b00
#define FRC_TOP__KMC_METER_TOP__kmc_meter_yuv_sel_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_yuv_sel_BITEND 1

//Register::KMC_METER_TOP_04 0x18099b04
#define FRC_TOP__KMC_METER_TOP__kmc_meter_end_y_yuv_ADDR 0x00000b04
#define FRC_TOP__KMC_METER_TOP__kmc_meter_end_y_yuv_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_end_y_yuv_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_start_y_yuv_ADDR 0x00000b04
#define FRC_TOP__KMC_METER_TOP__kmc_meter_start_y_yuv_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_start_y_yuv_BITEND 11

//Register::KMC_METER_TOP_08 0x18099b08
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_end_x_ADDR 0x00000b08
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_end_x_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_end_x_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_start_x_ADDR 0x00000b08
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_start_x_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_start_x_BITEND 11

//Register::KMC_METER_TOP_0C 0x18099b0c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_end_y_ADDR 0x00000b0c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_end_y_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_end_y_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_start_y_ADDR 0x00000b0c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_start_y_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_start_y_BITEND 11

//Register::KMC_METER_TOP_10 0x18099b10
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_diff_shift_ADDR 0x00000b10
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_diff_shift_BITSTART 24
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_diff_shift_BITEND 26

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_cr_factor_ADDR 0x00000b10
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_cr_factor_BITSTART 16
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_cr_factor_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_cb_factor_ADDR 0x00000b10
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_cb_factor_BITSTART 8
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_cb_factor_BITEND 15

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_y_factor_ADDR 0x00000b10
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_y_factor_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_y_factor_BITEND 7

//Register::KMC_METER_TOP_14 0x18099b14
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_01_ADDR 0x00000b14
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_01_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_01_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_00_ADDR 0x00000b14
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_00_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_00_BITEND 11

//Register::KMC_METER_TOP_18 0x18099b18
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_03_ADDR 0x00000b18
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_03_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_03_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_02_ADDR 0x00000b18
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_02_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_02_BITEND 11

//Register::KMC_METER_TOP_1C 0x18099b1c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_05_ADDR 0x00000b1c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_05_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_05_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_04_ADDR 0x00000b1c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_04_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_04_BITEND 11

//Register::KMC_METER_TOP_20 0x18099b20
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_07_ADDR 0x00000b20
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_07_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_07_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_06_ADDR 0x00000b20
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_06_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_06_BITEND 11

//Register::KMC_METER_TOP_24 0x18099b24
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_09_ADDR 0x00000b24
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_09_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_09_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_08_ADDR 0x00000b24
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_08_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_08_BITEND 11

//Register::KMC_METER_TOP_28 0x18099b28
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0b_ADDR 0x00000b28
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0b_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0b_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0a_ADDR 0x00000b28
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0a_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0a_BITEND 11

//Register::KMC_METER_TOP_2C 0x18099b2c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_10_ADDR 0x00000b2c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_10_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_10_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0c_ADDR 0x00000b2c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0c_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_0c_BITEND 11

//Register::KMC_METER_TOP_30 0x18099b30
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_12_ADDR 0x00000b30
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_12_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_12_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_11_ADDR 0x00000b30
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_11_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_11_BITEND 11

//Register::KMC_METER_TOP_34 0x18099b34
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_14_ADDR 0x00000b34
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_14_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_14_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_13_ADDR 0x00000b34
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_13_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_13_BITEND 11

//Register::KMC_METER_TOP_38 0x18099b38
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_16_ADDR 0x00000b38
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_16_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_16_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_15_ADDR 0x00000b38
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_15_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_15_BITEND 11

//Register::KMC_METER_TOP_3C 0x18099b3c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_18_ADDR 0x00000b3c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_18_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_18_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_17_ADDR 0x00000b3c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_17_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_17_BITEND 11

//Register::KMC_METER_TOP_40 0x18099b40
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1a_ADDR 0x00000b40
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1a_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1a_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_19_ADDR 0x00000b40
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_19_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_19_BITEND 11

//Register::KMC_METER_TOP_44 0x18099b44
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1c_ADDR 0x00000b44
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1c_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1c_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1b_ADDR 0x00000b44
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1b_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_filter_h_1b_BITEND 11

//Register::KMC_METER_TOP_48 0x18099b48
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr2_1_ADDR 0x00000b48
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr2_1_BITSTART 20
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr2_1_BITEND 29

#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr1_1_ADDR 0x00000b48
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr1_1_BITSTART 10
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr1_1_BITEND 19

#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr0_1_ADDR 0x00000b48
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr0_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr0_1_BITEND 9

//Register::KMC_METER_TOP_4C 0x18099b4c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr0_1_ADDR 0x00000b4c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr0_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr0_1_BITEND 24

//Register::KMC_METER_TOP_50 0x18099b50
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr1_1_ADDR 0x00000b50
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr1_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr1_1_BITEND 24

//Register::KMC_METER_TOP_54 0x18099b54
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr2_1_ADDR 0x00000b54
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr2_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_thr2_1_BITEND 24

//Register::KMC_METER_TOP_58 0x18099b58
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_slp1_1_ADDR 0x00000b58
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_slp1_1_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_slp1_1_BITEND 23

#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_slp0_1_ADDR 0x00000b58
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_slp0_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_h_slp0_1_BITEND 11

//Register::KMC_METER_TOP_5C 0x18099b5c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_diff_shift_ADDR 0x00000b5c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_diff_shift_BITSTART 11
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_diff_shift_BITEND 13

#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_dr_thr_ADDR 0x00000b5c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_dr_thr_BITSTART 1
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_dr_thr_BITEND 10

#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr_filter_en_ADDR 0x00000b5c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr_filter_en_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_dr_filter_en_BITEND 0

//Register::KMC_METER_TOP_60 0x18099b60
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr0_ADDR 0x00000b60
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr0_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr0_BITEND 24

//Register::KMC_METER_TOP_64 0x18099b64
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr1_ADDR 0x00000b64
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr1_BITEND 24

//Register::KMC_METER_TOP_68 0x18099b68
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr2_ADDR 0x00000b68
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr2_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_detail_thr2_BITEND 24

//Register::KMC_METER_TOP_6C 0x18099b6c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_coring1_ADDR 0x00000b6c
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_coring1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__kmc_meter_bw_coring1_BITEND 24

//Register::KMC_METER_TOP_70 0x18099b70
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin0_ADDR 0x00000b70
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin0_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin0_BITEND 23

//Register::KMC_METER_TOP_74 0x18099b74
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin1_ADDR 0x00000b74
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin1_BITEND 23

//Register::KMC_METER_TOP_78 0x18099b78
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin2_ADDR 0x00000b78
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin2_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin2_BITEND 23

//Register::KMC_METER_TOP_7C 0x18099b7c
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_bw_h_type1_ADDR 0x00000b7c
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_bw_h_type1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_bw_h_type1_BITEND 22

//Register::KMC_METER_TOP_80 0x18099b80
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo00_ADDR 0x00000b80
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo00_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo00_BITEND 22

//Register::KMC_METER_TOP_84 0x18099b84
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo01_ADDR 0x00000b84
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo01_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo01_BITEND 22

//Register::KMC_METER_TOP_88 0x18099b88
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo02_ADDR 0x00000b88
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo02_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo02_BITEND 22

//Register::KMC_METER_TOP_8C 0x18099b8c
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo03_ADDR 0x00000b8c
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo03_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo03_BITEND 22

//Register::KMC_METER_TOP_90 0x18099b90
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo04_ADDR 0x00000b90
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo04_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo04_BITEND 22

//Register::KMC_METER_TOP_94 0x18099b94
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo05_ADDR 0x00000b94
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo05_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo05_BITEND 22

//Register::KMC_METER_TOP_98 0x18099b98
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo06_ADDR 0x00000b98
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo06_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo06_BITEND 22

//Register::KMC_METER_TOP_9C 0x18099b9c
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo07_ADDR 0x00000b9c
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo07_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo07_BITEND 22

//Register::KMC_METER_TOP_A0 0x18099ba0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo08_ADDR 0x00000ba0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo08_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo08_BITEND 22

//Register::KMC_METER_TOP_A4 0x18099ba4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo09_ADDR 0x00000ba4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo09_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo09_BITEND 22

//Register::KMC_METER_TOP_A8 0x18099ba8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo10_ADDR 0x00000ba8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo10_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo10_BITEND 22

//Register::KMC_METER_TOP_AC 0x18099bac
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo11_ADDR 0x00000bac
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo11_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo11_BITEND 22

//Register::KMC_METER_TOP_B0 0x18099bb0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo12_ADDR 0x00000bb0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo12_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo12_BITEND 22

//Register::KMC_METER_TOP_B4 0x18099bb4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo13_ADDR 0x00000bb4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo13_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo13_BITEND 22

//Register::KMC_METER_TOP_B8 0x18099bb8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo14_ADDR 0x00000bb8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo14_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo14_BITEND 22

//Register::KMC_METER_TOP_BC 0x18099bbc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo15_ADDR 0x00000bbc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo15_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo15_BITEND 22

//Register::KMC_METER_TOP_C0 0x18099bc0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo16_ADDR 0x00000bc0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo16_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo16_BITEND 22

//Register::KMC_METER_TOP_C4 0x18099bc4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo17_ADDR 0x00000bc4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo17_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo17_BITEND 22

//Register::KMC_METER_TOP_C8 0x18099bc8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo18_ADDR 0x00000bc8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo18_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo18_BITEND 22

//Register::KMC_METER_TOP_CC 0x18099bcc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo19_ADDR 0x00000bcc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo19_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo19_BITEND 22

//Register::KMC_METER_TOP_D0 0x18099bd0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo20_ADDR 0x00000bd0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo20_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo20_BITEND 22

//Register::KMC_METER_TOP_D4 0x18099bd4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo21_ADDR 0x00000bd4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo21_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo21_BITEND 22

//Register::KMC_METER_TOP_D8 0x18099bd8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo22_ADDR 0x00000bd8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo22_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo22_BITEND 22

//Register::KMC_METER_TOP_DC 0x18099bdc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo23_ADDR 0x00000bdc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo23_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo23_BITEND 22

//Register::KMC_METER_TOP_E0 0x18099be0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo24_ADDR 0x00000be0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo24_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo24_BITEND 22

//Register::KMC_METER_TOP_E4 0x18099be4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo25_ADDR 0x00000be4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo25_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo25_BITEND 22

//Register::KMC_METER_TOP_E8 0x18099be8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo26_ADDR 0x00000be8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo26_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo26_BITEND 22

//Register::KMC_METER_TOP_EC 0x18099bec
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo27_ADDR 0x00000bec
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo27_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo27_BITEND 22

//Register::KMC_METER_TOP_F0 0x18099bf0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo28_ADDR 0x00000bf0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo28_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo28_BITEND 22

//Register::KMC_METER_TOP_F4 0x18099bf4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo29_ADDR 0x00000bf4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo29_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo29_BITEND 22

//Register::KMC_METER_TOP_F8 0x18099bf8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo30_ADDR 0x00000bf8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo30_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo30_BITEND 22

//Register::KMC_METER_TOP_FC 0x18099bfc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo31_ADDR 0x00000bfc
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo31_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo31_BITEND 22

/*KMC_TOP*/
//Register::kmc_top_00 0x18099000
#define FRC_TOP__KMC_TOP__top_patt_vtotal_ADDR 0x00000000
#define FRC_TOP__KMC_TOP__top_patt_vtotal_BITSTART 16
#define FRC_TOP__KMC_TOP__top_patt_vtotal_BITEND 31

#define FRC_TOP__KMC_TOP__top_patt_htotal_ADDR 0x00000000
#define FRC_TOP__KMC_TOP__top_patt_htotal_BITSTART 0
#define FRC_TOP__KMC_TOP__top_patt_htotal_BITEND 15

//Register::kmc_top_04 0x18099004
#define FRC_TOP__KMC_TOP__top_patt_vact_ADDR 0x00000004
#define FRC_TOP__KMC_TOP__top_patt_vact_BITSTART 16
#define FRC_TOP__KMC_TOP__top_patt_vact_BITEND 31

#define FRC_TOP__KMC_TOP__top_patt_hact_ADDR 0x00000004
#define FRC_TOP__KMC_TOP__top_patt_hact_BITSTART 0
#define FRC_TOP__KMC_TOP__top_patt_hact_BITEND 15

//Register::kmc_top_08 0x18099008
#define FRC_TOP__KMC_TOP__top_patt_vs_bporch_ADDR 0x00000008
#define FRC_TOP__KMC_TOP__top_patt_vs_bporch_BITSTART 24
#define FRC_TOP__KMC_TOP__top_patt_vs_bporch_BITEND 31

#define FRC_TOP__KMC_TOP__top_patt_hs_bporch_ADDR 0x00000008
#define FRC_TOP__KMC_TOP__top_patt_hs_bporch_BITSTART 16
#define FRC_TOP__KMC_TOP__top_patt_hs_bporch_BITEND 23

#define FRC_TOP__KMC_TOP__top_patt_vs_width_ADDR 0x00000008
#define FRC_TOP__KMC_TOP__top_patt_vs_width_BITSTART 8
#define FRC_TOP__KMC_TOP__top_patt_vs_width_BITEND 15

#define FRC_TOP__KMC_TOP__top_patt_hs_width_ADDR 0x00000008
#define FRC_TOP__KMC_TOP__top_patt_hs_width_BITSTART 0
#define FRC_TOP__KMC_TOP__top_patt_hs_width_BITEND 7

//Register::kmc_top_0C 0x1809900c
#define FRC_TOP__KMC_TOP__top_mon_sel_ADDR 0x0000000c
#define FRC_TOP__KMC_TOP__top_mon_sel_BITSTART 27
#define FRC_TOP__KMC_TOP__top_mon_sel_BITEND 31

#define FRC_TOP__KMC_TOP__top_patt_0f_region_ADDR 0x0000000c
#define FRC_TOP__KMC_TOP__top_patt_0f_region_BITSTART 15
#define FRC_TOP__KMC_TOP__top_patt_0f_region_BITEND 26

#define FRC_TOP__KMC_TOP__top_patt_0e_grid_ADDR 0x0000000c
#define FRC_TOP__KMC_TOP__top_patt_0e_grid_BITSTART 7
#define FRC_TOP__KMC_TOP__top_patt_0e_grid_BITEND 14

#define FRC_TOP__KMC_TOP__top_patt_mode_ADDR 0x0000000c
#define FRC_TOP__KMC_TOP__top_patt_mode_BITSTART 3
#define FRC_TOP__KMC_TOP__top_patt_mode_BITEND 6

#define FRC_TOP__KMC_TOP__top_hv_measure_ADDR 0x0000000c
#define FRC_TOP__KMC_TOP__top_hv_measure_BITSTART 2
#define FRC_TOP__KMC_TOP__top_hv_measure_BITEND 2

#define FRC_TOP__KMC_TOP__top_patt_slf_gen_ADDR 0x0000000c
#define FRC_TOP__KMC_TOP__top_patt_slf_gen_BITSTART 1
#define FRC_TOP__KMC_TOP__top_patt_slf_gen_BITEND 1

#define FRC_TOP__KMC_TOP__top_patt_enable_ADDR 0x0000000c
#define FRC_TOP__KMC_TOP__top_patt_enable_BITSTART 0
#define FRC_TOP__KMC_TOP__top_patt_enable_BITEND 0

//Register::kmc_top_10 0x18099010
#define FRC_TOP__KMC_TOP__top_cpr_out_data_en_ADDR 0x00000010
#define FRC_TOP__KMC_TOP__top_cpr_out_data_en_BITSTART 30
#define FRC_TOP__KMC_TOP__top_cpr_out_data_en_BITEND 30

#define FRC_TOP__KMC_TOP__top_cpr_in_data_en_ADDR 0x00000010
#define FRC_TOP__KMC_TOP__top_cpr_in_data_en_BITSTART 29
#define FRC_TOP__KMC_TOP__top_cpr_in_data_en_BITEND 29

#define FRC_TOP__KMC_TOP__kmc_ipmc_get_info_en_ADDR 0x00000010
#define FRC_TOP__KMC_TOP__kmc_ipmc_get_info_en_BITSTART 28
#define FRC_TOP__KMC_TOP__kmc_ipmc_get_info_en_BITEND 28

#define FRC_TOP__KMC_TOP__top_patt_R_mask_ADDR 0x00000010
#define FRC_TOP__KMC_TOP__top_patt_R_mask_BITSTART 12
#define FRC_TOP__KMC_TOP__top_patt_R_mask_BITEND 27

#define FRC_TOP__KMC_TOP__top_patt_lupdn_rgb_ADDR 0x00000010
#define FRC_TOP__KMC_TOP__top_patt_lupdn_rgb_BITSTART 0
#define FRC_TOP__KMC_TOP__top_patt_lupdn_rgb_BITEND 11

//Register::kmc_top_14 0x18099014
#define FRC_TOP__KMC_TOP__top_patt_B_mask_ADDR 0x00000014
#define FRC_TOP__KMC_TOP__top_patt_B_mask_BITSTART 16
#define FRC_TOP__KMC_TOP__top_patt_B_mask_BITEND 31

#define FRC_TOP__KMC_TOP__top_patt_G_mask_ADDR 0x00000014
#define FRC_TOP__KMC_TOP__top_patt_G_mask_BITSTART 0
#define FRC_TOP__KMC_TOP__top_patt_G_mask_BITEND 15

//Register::kmc_top_18 0x18099018
#define FRC_TOP__KMC_TOP__kmc_arb_bready_keep_high_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_arb_bready_keep_high_BITSTART 29
#define FRC_TOP__KMC_TOP__kmc_arb_bready_keep_high_BITEND 29

#define FRC_TOP__KMC_TOP__kosd_frame_hold_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kosd_frame_hold_BITSTART 28
#define FRC_TOP__KMC_TOP__kosd_frame_hold_BITEND 28

#define FRC_TOP__KMC_TOP__kmc_int_en_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_int_en_BITSTART 24
#define FRC_TOP__KMC_TOP__kmc_int_en_BITEND 27

#define FRC_TOP__KMC_TOP__kmc_int_wclr_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_int_wclr_BITSTART 20
#define FRC_TOP__KMC_TOP__kmc_int_wclr_BITEND 23

#define FRC_TOP__KMC_TOP__kmc_int_source_sel_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_int_source_sel_BITSTART 19
#define FRC_TOP__KMC_TOP__kmc_int_source_sel_BITEND 19

#define FRC_TOP__KMC_TOP__kmc_in_vtotal_int_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_in_vtotal_int_BITSTART 7
#define FRC_TOP__KMC_TOP__kmc_in_vtotal_int_BITEND 18

#define FRC_TOP__KMC_TOP__kmc_in_measure_en_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_in_measure_en_BITSTART 6
#define FRC_TOP__KMC_TOP__kmc_in_measure_en_BITEND 6

#define FRC_TOP__KMC_TOP__kmc_in_measure_sel_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_in_measure_sel_BITSTART 3
#define FRC_TOP__KMC_TOP__kmc_in_measure_sel_BITEND 5

#define FRC_TOP__KMC_TOP__kmc_in_int_sel_ADDR 0x00000018
#define FRC_TOP__KMC_TOP__kmc_in_int_sel_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_in_int_sel_BITEND 2

//Register::kmc_top_1C 0x1809901c
#define FRC_TOP__KMC_TOP__vhdtl_static_sel_ADDR 0x0000001c
#define FRC_TOP__KMC_TOP__vhdtl_static_sel_BITSTART 25
#define FRC_TOP__KMC_TOP__vhdtl_static_sel_BITEND 26

#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_0_ADDR 0x0000001c
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_0_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_0_BITEND 24

//Register::kmc_top_20 0x18099020
#define FRC_TOP__KMC_TOP__vhdtl_c_coef_ADDR 0x00000020
#define FRC_TOP__KMC_TOP__vhdtl_c_coef_BITSTART 28
#define FRC_TOP__KMC_TOP__vhdtl_c_coef_BITEND 30

#define FRC_TOP__KMC_TOP__vhdtl_y_coef_ADDR 0x00000020
#define FRC_TOP__KMC_TOP__vhdtl_y_coef_BITSTART 24
#define FRC_TOP__KMC_TOP__vhdtl_y_coef_BITEND 27

#define FRC_TOP__KMC_TOP__vhdtl_vact_ADDR 0x00000020
#define FRC_TOP__KMC_TOP__vhdtl_vact_BITSTART 12
#define FRC_TOP__KMC_TOP__vhdtl_vact_BITEND 23

#define FRC_TOP__KMC_TOP__vhdtl_hact_ADDR 0x00000020
#define FRC_TOP__KMC_TOP__vhdtl_hact_BITSTART 0
#define FRC_TOP__KMC_TOP__vhdtl_hact_BITEND 11

//Register::kmc_top_24 0x18099024
#define FRC_TOP__KMC_TOP__dummy24_ADDR 0x00000024
#define FRC_TOP__KMC_TOP__dummy24_BITSTART 20
#define FRC_TOP__KMC_TOP__dummy24_BITEND 31

#define FRC_TOP__KMC_TOP__vhdtl_v_th_ADDR 0x00000024
#define FRC_TOP__KMC_TOP__vhdtl_v_th_BITSTART 10
#define FRC_TOP__KMC_TOP__vhdtl_v_th_BITEND 19

#define FRC_TOP__KMC_TOP__vhdtl_h_th_ADDR 0x00000024
#define FRC_TOP__KMC_TOP__vhdtl_h_th_BITSTART 0
#define FRC_TOP__KMC_TOP__vhdtl_h_th_BITEND 9

//Register::kmc_top_28 0x18099028
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_1_ADDR 0x00000028
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_1_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_1_BITEND 24

//Register::kmc_top_2C 0x1809902c
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_2_ADDR 0x0000002c
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_2_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_meter_detail_coring_2_BITEND 24

//Register::kmc_top_30 0x18099030
#define FRC_TOP__KMC_TOP__dummy30_ADDR 0x00000030
#define FRC_TOP__KMC_TOP__dummy30_BITSTART 24
#define FRC_TOP__KMC_TOP__dummy30_BITEND 31

#define FRC_TOP__KMC_TOP__knr_trig_gen_mode_ADDR 0x00000030
#define FRC_TOP__KMC_TOP__knr_trig_gen_mode_BITSTART 23
#define FRC_TOP__KMC_TOP__knr_trig_gen_mode_BITEND 23

#define FRC_TOP__KMC_TOP__knr_half_v_active_ADDR 0x00000030
#define FRC_TOP__KMC_TOP__knr_half_v_active_BITSTART 12
#define FRC_TOP__KMC_TOP__knr_half_v_active_BITEND 22

#define FRC_TOP__KMC_TOP__knr_row_trig_dly_ADDR 0x00000030
#define FRC_TOP__KMC_TOP__knr_row_trig_dly_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_row_trig_dly_BITEND 11

//Register::kmc_top_34 0x18099034
#define FRC_TOP__KMC_TOP__dummy34_ADDR 0x00000034
#define FRC_TOP__KMC_TOP__dummy34_BITSTART 14
#define FRC_TOP__KMC_TOP__dummy34_BITEND 31

#define FRC_TOP__KMC_TOP__knr_422to444_mode_ADDR 0x00000034
#define FRC_TOP__KMC_TOP__knr_422to444_mode_BITSTART 13
#define FRC_TOP__KMC_TOP__knr_422to444_mode_BITEND 13

#define FRC_TOP__KMC_TOP__knr_422to444_en_ADDR 0x00000034
#define FRC_TOP__KMC_TOP__knr_422to444_en_BITSTART 12
#define FRC_TOP__KMC_TOP__knr_422to444_en_BITEND 12

#define FRC_TOP__KMC_TOP__knr_h_active_ADDR 0x00000034
#define FRC_TOP__KMC_TOP__knr_h_active_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_h_active_BITEND 11

//Register::kmc_top_38 0x18099038
#define FRC_TOP__KMC_TOP__top_cpr_hf_out_data_ADDR 0x00000038
#define FRC_TOP__KMC_TOP__top_cpr_hf_out_data_BITSTART 21
#define FRC_TOP__KMC_TOP__top_cpr_hf_out_data_BITEND 28

#define FRC_TOP__KMC_TOP__top_cpr_hf_in_data_ADDR 0x00000038
#define FRC_TOP__KMC_TOP__top_cpr_hf_in_data_BITSTART 10
#define FRC_TOP__KMC_TOP__top_cpr_hf_in_data_BITEND 20

#define FRC_TOP__KMC_TOP__top_cpr_lf_in_data_ADDR 0x00000038
#define FRC_TOP__KMC_TOP__top_cpr_lf_in_data_BITSTART 0
#define FRC_TOP__KMC_TOP__top_cpr_lf_in_data_BITEND 9

//Register::kmc_top_3C 0x1809903c
#define FRC_TOP__KMC_TOP__dummy3c_ADDR 0x0000003c
#define FRC_TOP__KMC_TOP__dummy3c_BITSTART 24
#define FRC_TOP__KMC_TOP__dummy3c_BITEND 31

#define FRC_TOP__KMC_TOP__kmc_ipmc_mode_ADDR 0x0000003c
#define FRC_TOP__KMC_TOP__kmc_ipmc_mode_BITSTART 20
#define FRC_TOP__KMC_TOP__kmc_ipmc_mode_BITEND 23

#define FRC_TOP__KMC_TOP__kmc_ipmc_hdeo_start_ADDR 0x0000003c
#define FRC_TOP__KMC_TOP__kmc_ipmc_hdeo_start_BITSTART 10
#define FRC_TOP__KMC_TOP__kmc_ipmc_hdeo_start_BITEND 19

#define FRC_TOP__KMC_TOP__kmc_ipmc_hde_center_value_ADDR 0x0000003c
#define FRC_TOP__KMC_TOP__kmc_ipmc_hde_center_value_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_ipmc_hde_center_value_BITEND 9

//Register::kmc_top_40 0x18099040
#define FRC_TOP__KMC_TOP__dummy40_ADDR 0x00000040
#define FRC_TOP__KMC_TOP__dummy40_BITSTART 25
#define FRC_TOP__KMC_TOP__dummy40_BITEND 31

#define FRC_TOP__KMC_TOP__ipmc_sram_ls_value_ADDR 0x00000040
#define FRC_TOP__KMC_TOP__ipmc_sram_ls_value_BITSTART 24
#define FRC_TOP__KMC_TOP__ipmc_sram_ls_value_BITEND 24

#define FRC_TOP__KMC_TOP__ipmc_sram_ls_en_ADDR 0x00000040
#define FRC_TOP__KMC_TOP__ipmc_sram_ls_en_BITSTART 23
#define FRC_TOP__KMC_TOP__ipmc_sram_ls_en_BITEND 23

#define FRC_TOP__KMC_TOP__kmc_ipmc_v_active_ADDR 0x00000040
#define FRC_TOP__KMC_TOP__kmc_ipmc_v_active_BITSTART 11
#define FRC_TOP__KMC_TOP__kmc_ipmc_v_active_BITEND 22

#define FRC_TOP__KMC_TOP__kmc_ipmc_hde_active_ADDR 0x00000040
#define FRC_TOP__KMC_TOP__kmc_ipmc_hde_active_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_ipmc_hde_active_BITEND 10

//Register::kmc_top_44 0x18099044
#define FRC_TOP__KMC_TOP__knr_usr_coef01_ADDR 0x00000044
#define FRC_TOP__KMC_TOP__knr_usr_coef01_BITSTART 15
#define FRC_TOP__KMC_TOP__knr_usr_coef01_BITEND 29

#define FRC_TOP__KMC_TOP__knr_usr_coef00_ADDR 0x00000044
#define FRC_TOP__KMC_TOP__knr_usr_coef00_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_usr_coef00_BITEND 14

//Register::kmc_top_48 0x18099048
#define FRC_TOP__KMC_TOP__knr_usr_coef10_ADDR 0x00000048
#define FRC_TOP__KMC_TOP__knr_usr_coef10_BITSTART 15
#define FRC_TOP__KMC_TOP__knr_usr_coef10_BITEND 29

#define FRC_TOP__KMC_TOP__knr_usr_coef02_ADDR 0x00000048
#define FRC_TOP__KMC_TOP__knr_usr_coef02_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_usr_coef02_BITEND 14

//Register::kmc_top_4C 0x1809904c
#define FRC_TOP__KMC_TOP__knr_usr_coef12_ADDR 0x0000004c
#define FRC_TOP__KMC_TOP__knr_usr_coef12_BITSTART 15
#define FRC_TOP__KMC_TOP__knr_usr_coef12_BITEND 29

#define FRC_TOP__KMC_TOP__knr_usr_coef11_ADDR 0x0000004c
#define FRC_TOP__KMC_TOP__knr_usr_coef11_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_usr_coef11_BITEND 14

//Register::kmc_top_50 0x18099050
#define FRC_TOP__KMC_TOP__knr_usr_coef21_ADDR 0x00000050
#define FRC_TOP__KMC_TOP__knr_usr_coef21_BITSTART 15
#define FRC_TOP__KMC_TOP__knr_usr_coef21_BITEND 29

#define FRC_TOP__KMC_TOP__knr_usr_coef20_ADDR 0x00000050
#define FRC_TOP__KMC_TOP__knr_usr_coef20_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_usr_coef20_BITEND 14

//Register::kmc_top_54 0x18099054
#define FRC_TOP__KMC_TOP__knr_usr_const0_ADDR 0x00000054
#define FRC_TOP__KMC_TOP__knr_usr_const0_BITSTART 15
#define FRC_TOP__KMC_TOP__knr_usr_const0_BITEND 26

#define FRC_TOP__KMC_TOP__knr_usr_coef22_ADDR 0x00000054
#define FRC_TOP__KMC_TOP__knr_usr_coef22_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_usr_coef22_BITEND 14

//Register::kmc_top_58 0x18099058
#define FRC_TOP__KMC_TOP__knr_convert_map_ADDR 0x00000058
#define FRC_TOP__KMC_TOP__knr_convert_map_BITSTART 29
#define FRC_TOP__KMC_TOP__knr_convert_map_BITEND 31

#define FRC_TOP__KMC_TOP__knr_convert_mode_ADDR 0x00000058
#define FRC_TOP__KMC_TOP__knr_convert_mode_BITSTART 25
#define FRC_TOP__KMC_TOP__knr_convert_mode_BITEND 28

#define FRC_TOP__KMC_TOP__knr_convert_on_ADDR 0x00000058
#define FRC_TOP__KMC_TOP__knr_convert_on_BITSTART 24
#define FRC_TOP__KMC_TOP__knr_convert_on_BITEND 24

#define FRC_TOP__KMC_TOP__knr_usr_const2_ADDR 0x00000058
#define FRC_TOP__KMC_TOP__knr_usr_const2_BITSTART 12
#define FRC_TOP__KMC_TOP__knr_usr_const2_BITEND 23

#define FRC_TOP__KMC_TOP__knr_usr_const1_ADDR 0x00000058
#define FRC_TOP__KMC_TOP__knr_usr_const1_BITSTART 0
#define FRC_TOP__KMC_TOP__knr_usr_const1_BITEND 11

//Register::kmc_top_5C 0x1809905c
#define FRC_TOP__KMC_TOP__mc_drf_bist_in_1_ADDR 0x0000005c
#define FRC_TOP__KMC_TOP__mc_drf_bist_in_1_BITSTART 8
#define FRC_TOP__KMC_TOP__mc_drf_bist_in_1_BITEND 13

#define FRC_TOP__KMC_TOP__top_cpr_lf_out_data_ADDR 0x0000005c
#define FRC_TOP__KMC_TOP__top_cpr_lf_out_data_BITSTART 0
#define FRC_TOP__KMC_TOP__top_cpr_lf_out_data_BITEND 7

//Register::kmc_top_60 0x18099060
#define FRC_TOP__KMC_TOP__kmc_second_run_en_ADDR 0x00000060
#define FRC_TOP__KMC_TOP__kmc_second_run_en_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_second_run_en_BITEND 8

//Register::kmc_top_64 0x18099064
#define FRC_TOP__KMC_TOP__kmc_ls_ADDR 0x00000064
#define FRC_TOP__KMC_TOP__kmc_ls_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_ls_BITEND 6

//Register::kmc_top_68 0x18099068
#define FRC_TOP__KMC_TOP__kmc_rme_ADDR 0x00000068
#define FRC_TOP__KMC_TOP__kmc_rme_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_rme_BITEND 6

//Register::kmc_top_6C 0x1809906c
#define FRC_TOP__KMC_TOP__kmc_rm_ADDR 0x0000006c
#define FRC_TOP__KMC_TOP__kmc_rm_BITSTART 0
#define FRC_TOP__KMC_TOP__kmc_rm_BITEND 27

//Register::kmc_top_70 0x18099070
#define FRC_TOP__KMC_TOP__regr_mc_bist_done_ADDR 0x00000070
#define FRC_TOP__KMC_TOP__regr_mc_bist_done_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_done_BITEND 31

//Register::kmc_top_74 0x18099074
#define FRC_TOP__KMC_TOP__regr_mc_bist_done1_ADDR 0x00000074
#define FRC_TOP__KMC_TOP__regr_mc_bist_done1_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_done1_BITEND 31

//Register::kmc_top_78 0x18099078
#define FRC_TOP__KMC_TOP__regr_mc_bist_done2_ADDR 0x00000078
#define FRC_TOP__KMC_TOP__regr_mc_bist_done2_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_done2_BITEND 31

//Register::kmc_top_7C 0x1809907c
#define FRC_TOP__KMC_TOP__regr_mc_bist_done3_ADDR 0x0000007c
#define FRC_TOP__KMC_TOP__regr_mc_bist_done3_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_done3_BITEND 26

//Register::kmc_top_80 0x18099080
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail_ADDR 0x00000080
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail_BITEND 31

//Register::kmc_top_84 0x18099084
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail1_ADDR 0x00000084
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail1_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail1_BITEND 31

//Register::kmc_top_88 0x18099088
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail2_ADDR 0x00000088
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail2_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail2_BITEND 31

//Register::kmc_top_8C 0x1809908c
#define FRC_TOP__KMC_TOP__regr_mc_drf_bist_out_1_ADDR 0x0000008c
#define FRC_TOP__KMC_TOP__regr_mc_drf_bist_out_1_BITSTART 27
#define FRC_TOP__KMC_TOP__regr_mc_drf_bist_out_1_BITEND 27

#define FRC_TOP__KMC_TOP__regr_mc_bist_fail3_ADDR 0x0000008c
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail3_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_mc_bist_fail3_BITEND 26

//Register::kmc_top_90 0x18099090
#define FRC_TOP__KMC_TOP__regr_kmc_dm_axi_bbd_bist_done_ADDR 0x00000090
#define FRC_TOP__KMC_TOP__regr_kmc_dm_axi_bbd_bist_done_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_dm_axi_bbd_bist_done_BITEND 22

//Register::kmc_top_94 0x18099094
#define FRC_TOP__KMC_TOP__regr_kmc_dm_axi_bbd_bist_fail_ADDR 0x00000094
#define FRC_TOP__KMC_TOP__regr_kmc_dm_axi_bbd_bist_fail_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_dm_axi_bbd_bist_fail_BITEND 22

//Register::kmc_top_98 0x18099098
#define FRC_TOP__KMC_TOP__regr_cpr_knr_ipmc_bisr_repaired_ADDR 0x00000098
#define FRC_TOP__KMC_TOP__regr_cpr_knr_ipmc_bisr_repaired_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_cpr_knr_ipmc_bisr_repaired_BITEND 8

//Register::kmc_top_9C 0x1809909c
#define FRC_TOP__KMC_TOP__regr_cpr_knr_ipmc_bisr_fail_ADDR 0x0000009c
#define FRC_TOP__KMC_TOP__regr_cpr_knr_ipmc_bisr_fail_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_cpr_knr_ipmc_bisr_fail_BITEND 8

//Register::kmc_top_A0 0x180990a0
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count0_ADDR 0x000000a0
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count0_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count0_BITEND 31

//Register::kmc_top_A4 0x180990a4
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count1_ADDR 0x000000a4
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count1_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count1_BITEND 31

//Register::kmc_top_A8 0x180990a8
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count2_ADDR 0x000000a8
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count2_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_meter_detail_diff_count2_BITEND 31

//Register::kmc_top_AC 0x180990ac
#define FRC_TOP__KMC_TOP__regr_kmc_meter_bw_diff_count1_ADDR 0x000000ac
#define FRC_TOP__KMC_TOP__regr_kmc_meter_bw_diff_count1_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_meter_bw_diff_count1_BITEND 31

//Register::kmc_top_B0 0x180990b0
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_hacto_ADDR 0x000000b0
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_hacto_BITSTART 13
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_hacto_BITEND 25

#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_htotalo_ADDR 0x000000b0
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_htotalo_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_htotalo_BITEND 12

//Register::kmc_top_B4 0x180990b4
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_vacto_ADDR 0x000000b4
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_vacto_BITSTART 12
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_vacto_BITEND 23

#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_hinacto_ADDR 0x000000b4
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_hinacto_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_hinacto_BITEND 11

//Register::kmc_top_B8 0x180990b8
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_vtotalo_ADDR 0x000000b8
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_vtotalo_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_ipmc_vtotalo_BITEND 24

//Register::kmc_top_BC 0x180990bc
#define FRC_TOP__KMC_TOP__regr_vhdtl_v_o_ADDR 0x000000bc
#define FRC_TOP__KMC_TOP__regr_vhdtl_v_o_BITSTART 16
#define FRC_TOP__KMC_TOP__regr_vhdtl_v_o_BITEND 31

#define FRC_TOP__KMC_TOP__regr_vhdtl_h_o_ADDR 0x000000bc
#define FRC_TOP__KMC_TOP__regr_vhdtl_h_o_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_h_o_BITEND 15

//Register::kmc_top_C0 0x180990c0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn02_ADDR 0x000000c0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn02_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn02_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn01_ADDR 0x000000c0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn01_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn01_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn00_ADDR 0x000000c0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn00_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn00_BITEND 9

//Register::kmc_top_C4 0x180990c4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn05_ADDR 0x000000c4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn05_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn05_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn04_ADDR 0x000000c4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn04_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn04_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn03_ADDR 0x000000c4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn03_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn03_BITEND 9

//Register::kmc_top_C8 0x180990c8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn07_ADDR 0x000000c8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn07_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn07_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn06_ADDR 0x000000c8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn06_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn06_BITEND 9

//Register::kmc_top_CC 0x180990cc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn12_ADDR 0x000000cc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn12_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn12_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn11_ADDR 0x000000cc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn11_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn11_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn10_ADDR 0x000000cc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn10_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn10_BITEND 9

//Register::kmc_top_D0 0x180990d0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn15_ADDR 0x000000d0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn15_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn15_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn14_ADDR 0x000000d0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn14_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn14_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn13_ADDR 0x000000d0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn13_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn13_BITEND 9

//Register::kmc_top_D4 0x180990d4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn17_ADDR 0x000000d4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn17_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn17_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn16_ADDR 0x000000d4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn16_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn16_BITEND 9

//Register::kmc_top_D8 0x180990d8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn22_ADDR 0x000000d8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn22_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn22_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn21_ADDR 0x000000d8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn21_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn21_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn20_ADDR 0x000000d8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn20_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn20_BITEND 9

//Register::kmc_top_DC 0x180990dc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn25_ADDR 0x000000dc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn25_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn25_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn24_ADDR 0x000000dc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn24_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn24_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn23_ADDR 0x000000dc
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn23_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn23_BITEND 9

//Register::kmc_top_E0 0x180990e0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn27_ADDR 0x000000e0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn27_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn27_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn26_ADDR 0x000000e0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn26_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn26_BITEND 9

//Register::kmc_top_E4 0x180990e4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn32_ADDR 0x000000e4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn32_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn32_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn31_ADDR 0x000000e4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn31_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn31_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn30_ADDR 0x000000e4
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn30_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn30_BITEND 9

//Register::kmc_top_E8 0x180990e8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn35_ADDR 0x000000e8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn35_BITSTART 20
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn35_BITEND 29

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn34_ADDR 0x000000e8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn34_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn34_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn33_ADDR 0x000000e8
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn33_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn33_BITEND 9

//Register::kmc_top_EC 0x180990ec
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn37_ADDR 0x000000ec
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn37_BITSTART 10
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn37_BITEND 19

#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn36_ADDR 0x000000ec
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn36_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_vhdtl_rgn36_BITEND 9

//Register::kmc_top_F0 0x180990f0
#define FRC_TOP__KMC_TOP__regr_top_vact_ADDR 0x000000f0
#define FRC_TOP__KMC_TOP__regr_top_vact_BITSTART 13
#define FRC_TOP__KMC_TOP__regr_top_vact_BITEND 25

#define FRC_TOP__KMC_TOP__regr_top_hact_ADDR 0x000000f0
#define FRC_TOP__KMC_TOP__regr_top_hact_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_top_hact_BITEND 12

//Register::kmc_top_F4 0x180990f4
#define FRC_TOP__KMC_TOP__regr_kmc_in_vact_measure_ADDR 0x000000f4
#define FRC_TOP__KMC_TOP__regr_kmc_in_vact_measure_BITSTART 12
#define FRC_TOP__KMC_TOP__regr_kmc_in_vact_measure_BITEND 23

#define FRC_TOP__KMC_TOP__regr_kmc_in_hact_measure_ADDR 0x000000f4
#define FRC_TOP__KMC_TOP__regr_kmc_in_hact_measure_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_in_hact_measure_BITEND 11

//Register::kmc_top_F8 0x180990f8
#define FRC_TOP__KMC_TOP__regr_kmc_int_pending_ADDR 0x000000f8
#define FRC_TOP__KMC_TOP__regr_kmc_int_pending_BITSTART 24
#define FRC_TOP__KMC_TOP__regr_kmc_int_pending_BITEND 27

#define FRC_TOP__KMC_TOP__regr_kmc_in_vtot_measure_ADDR 0x000000f8
#define FRC_TOP__KMC_TOP__regr_kmc_in_vtot_measure_BITSTART 12
#define FRC_TOP__KMC_TOP__regr_kmc_in_vtot_measure_BITEND 23

#define FRC_TOP__KMC_TOP__regr_kmc_in_htot_measure_ADDR 0x000000f8
#define FRC_TOP__KMC_TOP__regr_kmc_in_htot_measure_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_kmc_in_htot_measure_BITEND 11

//Register::kmc_top_FC 0x180990fc
#define FRC_TOP__KMC_TOP__regr_frc_id_ADDR 0x000000fc
#define FRC_TOP__KMC_TOP__regr_frc_id_BITSTART 0
#define FRC_TOP__KMC_TOP__regr_frc_id_BITEND 31

/*KME_DEHALO*/
//Register::KME_DEHALO_10 0x1809cd10
#define FRC_TOP__KME_DEHALO__dh_mv_blk_num_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_mv_blk_num_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_mv_blk_num_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_det_row_posi_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_det_row_posi_BITSTART 15
#define FRC_TOP__KME_DEHALO__dh_det_row_posi_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_logo_blk_size_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_logo_blk_size_BITSTART 14
#define FRC_TOP__KME_DEHALO__dh_logo_blk_size_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_logo_row_size_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_logo_row_size_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_logo_row_size_BITEND 13

#define FRC_TOP__KME_DEHALO__dh_mv_blk_size_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_mv_blk_size_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_mv_blk_size_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_mv_row_size_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_mv_row_size_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_mv_row_size_BITEND 10

#define FRC_TOP__KME_DEHALO__dh_yx_ratio_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_yx_ratio_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_yx_ratio_BITEND 8

#define FRC_TOP__KME_DEHALO__dh_out_crc_en_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_out_crc_en_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_out_crc_en_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_sram_ls_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_sram_ls_BITSTART 5
#define FRC_TOP__KME_DEHALO__dh_sram_ls_BITEND 5

#define FRC_TOP__KME_DEHALO__dh_scene_change_on_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_scene_change_on_BITSTART 4
#define FRC_TOP__KME_DEHALO__dh_scene_change_on_BITEND 4

#define FRC_TOP__KME_DEHALO__dh_scene_change_mode_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_scene_change_mode_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_scene_change_mode_BITEND 3

#define FRC_TOP__KME_DEHALO__dh_in_crc_en_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_in_crc_en_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_in_crc_en_BITEND 2

#define FRC_TOP__KME_DEHALO__dh_rdbk_en_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_rdbk_en_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_rdbk_en_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_en_ADDR 0x00003d10
#define FRC_TOP__KME_DEHALO__dh_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_en_BITEND 0

//Register::KME_DEHALO_14 0x1809cd14
#define FRC_TOP__KME_DEHALO__dh_sc_bv_sel_ADDR 0x00003d14
#define FRC_TOP__KME_DEHALO__dh_sc_bv_sel_BITSTART 30
#define FRC_TOP__KME_DEHALO__dh_sc_bv_sel_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_debug_show_vbuf_info_en_ADDR 0x00003d14
#define FRC_TOP__KME_DEHALO__dh_debug_show_vbuf_info_en_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_debug_show_vbuf_info_en_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_vbuf_double_scan_en_ADDR 0x00003d14
#define FRC_TOP__KME_DEHALO__dh_vbuf_double_scan_en_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_vbuf_double_scan_en_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_me2cal_in_480x270_mod_ADDR 0x00003d14
#define FRC_TOP__KME_DEHALO__dh_me2cal_in_480x270_mod_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_me2cal_in_480x270_mod_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_logo_row_num_ADDR 0x00003d14
#define FRC_TOP__KME_DEHALO__dh_logo_row_num_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_logo_row_num_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_logo_blk_num_ADDR 0x00003d14
#define FRC_TOP__KME_DEHALO__dh_logo_blk_num_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_logo_blk_num_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_mv_row_num_ADDR 0x00003d14
#define FRC_TOP__KME_DEHALO__dh_mv_row_num_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_mv_row_num_BITEND 8

//Register::KME_DEHALO_18 0x1809cd18
#define FRC_TOP__KME_DEHALO__dh_me1_me2_info_to_mc_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_me1_me2_info_to_mc_BITSTART 31
#define FRC_TOP__KME_DEHALO__dh_me1_me2_info_to_mc_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_med_patt_row_size_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_med_patt_row_size_BITSTART 30
#define FRC_TOP__KME_DEHALO__dh_med_patt_row_size_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_med_patt_blk_size_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_med_patt_blk_size_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_med_patt_blk_size_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_pre_patt_row_size_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_pre_patt_row_size_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_pre_patt_row_size_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_pre_patt_blk_size_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_pre_patt_blk_size_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_pre_patt_blk_size_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_top_ofst_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_top_ofst_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_top_ofst_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_right_ofst_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_right_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_right_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_left_ofst_ADDR 0x00003d18
#define FRC_TOP__KME_DEHALO__dh_left_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_left_ofst_BITEND 8

//Register::KME_DEHALO_1C 0x1809cd1c
#define FRC_TOP__KME_DEHALO__dh_pck_force_pedal_0_ADDR 0x00003d1c
#define FRC_TOP__KME_DEHALO__dh_pck_force_pedal_0_BITSTART 30
#define FRC_TOP__KME_DEHALO__dh_pck_force_pedal_0_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_pck_force_fbcovalpha_0_ADDR 0x00003d1c
#define FRC_TOP__KME_DEHALO__dh_pck_force_fbcovalpha_0_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_pck_force_fbcovalpha_0_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_vbuf_row_mask_ADDR 0x00003d1c
#define FRC_TOP__KME_DEHALO__dh_vbuf_row_mask_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_vbuf_row_mask_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_rt1_drt_2x2_sel_ADDR 0x00003d1c
#define FRC_TOP__KME_DEHALO__dh_rt1_drt_2x2_sel_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_rt1_drt_2x2_sel_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_rt1_right_ofst_ADDR 0x00003d1c
#define FRC_TOP__KME_DEHALO__dh_rt1_right_ofst_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_rt1_right_ofst_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_rt1_left_ofst_ADDR 0x00003d1c
#define FRC_TOP__KME_DEHALO__dh_rt1_left_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt1_left_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_bot_ofst_ADDR 0x00003d1c
#define FRC_TOP__KME_DEHALO__dh_bot_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_bot_ofst_BITEND 8

//Register::KME_DEHALO_20 0x1809cd20
#define FRC_TOP__KME_DEHALO__dh_rt1_bv_sel_ADDR 0x00003d20
#define FRC_TOP__KME_DEHALO__dh_rt1_bv_sel_BITSTART 30
#define FRC_TOP__KME_DEHALO__dh_rt1_bv_sel_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_bv_sel_ADDR 0x00003d20
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_bv_sel_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_bv_sel_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_ac_dc_flg_en_ADDR 0x00003d20
#define FRC_TOP__KME_DEHALO__dh_ac_dc_flg_en_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_ac_dc_flg_en_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_ac_dc_sel_ADDR 0x00003d20
#define FRC_TOP__KME_DEHALO__dh_ac_dc_sel_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_ac_dc_sel_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_rt2_left_ofst_ADDR 0x00003d20
#define FRC_TOP__KME_DEHALO__dh_rt2_left_ofst_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_rt2_left_ofst_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_rt1_bot_ofst_ADDR 0x00003d20
#define FRC_TOP__KME_DEHALO__dh_rt1_bot_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt1_bot_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt1_top_ofst_ADDR 0x00003d20
#define FRC_TOP__KME_DEHALO__dh_rt1_top_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_top_ofst_BITEND 8

//Register::KME_DEHALO_24 0x1809cd24
#define FRC_TOP__KME_DEHALO__dh_force_phase_en_ADDR 0x00003d24
#define FRC_TOP__KME_DEHALO__dh_force_phase_en_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_force_phase_en_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_debug_show_me1_me2_ADDR 0x00003d24
#define FRC_TOP__KME_DEHALO__dh_debug_show_me1_me2_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_debug_show_me1_me2_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_rt2_bot_ofst_ADDR 0x00003d24
#define FRC_TOP__KME_DEHALO__dh_rt2_bot_ofst_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_rt2_bot_ofst_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_rt2_top_ofst_ADDR 0x00003d24
#define FRC_TOP__KME_DEHALO__dh_rt2_top_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt2_top_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt2_right_ofst_ADDR 0x00003d24
#define FRC_TOP__KME_DEHALO__dh_rt2_right_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt2_right_ofst_BITEND 8

//Register::KME_DEHALO_28 0x1809cd28
#define FRC_TOP__KME_DEHALO__dh_mv_med_pat_en_ADDR 0x00003d28
#define FRC_TOP__KME_DEHALO__dh_mv_med_pat_en_BITSTART 31
#define FRC_TOP__KME_DEHALO__dh_mv_med_pat_en_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_mv_pat_mv_x_ADDR 0x00003d28
#define FRC_TOP__KME_DEHALO__dh_mv_pat_mv_x_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_mv_pat_mv_x_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_mv_pat_mv_y_ADDR 0x00003d28
#define FRC_TOP__KME_DEHALO__dh_mv_pat_mv_y_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_mv_pat_mv_y_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_mv_pat_mode_ADDR 0x00003d28
#define FRC_TOP__KME_DEHALO__dh_mv_pat_mode_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_mv_pat_mode_BITEND 9

#define FRC_TOP__KME_DEHALO__dh_mv_pat_en_ADDR 0x00003d28
#define FRC_TOP__KME_DEHALO__dh_mv_pat_en_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_mv_pat_en_BITEND 7

#define FRC_TOP__KME_DEHALO__dh_force_phase_ADDR 0x00003d28
#define FRC_TOP__KME_DEHALO__dh_force_phase_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_force_phase_BITEND 5

//Register::KME_DEHALO_2C 0x1809cd2c
#define FRC_TOP__KME_DEHALO__dh_dob_dly_sel_ADDR 0x00003d2c
#define FRC_TOP__KME_DEHALO__dh_dob_dly_sel_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_dob_dly_sel_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_preflt_vs_sel_ADDR 0x00003d2c
#define FRC_TOP__KME_DEHALO__dh_preflt_vs_sel_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_preflt_vs_sel_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_mv_pat_v0_ADDR 0x00003d2c
#define FRC_TOP__KME_DEHALO__dh_mv_pat_v0_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_mv_pat_v0_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_mv_pat_h1_ADDR 0x00003d2c
#define FRC_TOP__KME_DEHALO__dh_mv_pat_h1_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_mv_pat_h1_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_mv_pat_h0_ADDR 0x00003d2c
#define FRC_TOP__KME_DEHALO__dh_mv_pat_h0_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_mv_pat_h0_BITEND 8

//Register::KME_DEHALO_30 0x1809cd30
#define FRC_TOP__KME_DEHALO__dh_me1_dbg_mv_num_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_me1_dbg_mv_num_BITSTART 22
#define FRC_TOP__KME_DEHALO__dh_me1_dbg_mv_num_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_pst_pat_eros_mode_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_pst_pat_eros_mode_BITSTART 21
#define FRC_TOP__KME_DEHALO__dh_pst_pat_eros_mode_BITEND 21

#define FRC_TOP__KME_DEHALO__dh_med_pat_eros_mode_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_med_pat_eros_mode_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_med_pat_eros_mode_BITEND 20

#define FRC_TOP__KME_DEHALO__dh_pre_pat_eros_mode_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_pre_pat_eros_mode_BITSTART 19
#define FRC_TOP__KME_DEHALO__dh_pre_pat_eros_mode_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_med_patt_info_to_mc_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_med_patt_info_to_mc_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_med_patt_info_to_mc_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_mv_pat_self_en_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_mv_pat_self_en_BITSTART 16
#define FRC_TOP__KME_DEHALO__dh_mv_pat_self_en_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_mv_pat_self_cycle_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_mv_pat_self_cycle_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_mv_pat_self_cycle_BITEND 15

#define FRC_TOP__KME_DEHALO__dh_mv_med_pat_self_en_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_mv_med_pat_self_en_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_mv_med_pat_self_en_BITEND 9

#define FRC_TOP__KME_DEHALO__dh_mv_pat_v1_ADDR 0x00003d30
#define FRC_TOP__KME_DEHALO__dh_mv_pat_v1_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_mv_pat_v1_BITEND 8

//Register::KME_DEHALO_34 0x1809cd34
#define FRC_TOP__KME_DEHALO__dh_ph_flt_way_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_ph_flt_way_BITSTART 26
#define FRC_TOP__KME_DEHALO__dh_ph_flt_way_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_ph_flt_win_size_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_ph_flt_win_size_BITSTART 25
#define FRC_TOP__KME_DEHALO__dh_ph_flt_win_size_BITEND 25

#define FRC_TOP__KME_DEHALO__Dummy_34_01_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__Dummy_34_01_BITSTART 24
#define FRC_TOP__KME_DEHALO__Dummy_34_01_BITEND 24

#define FRC_TOP__KME_DEHALO__dh_phbv1_flt_en_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_phbv1_flt_en_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_phbv1_flt_en_BITEND 23

#define FRC_TOP__KME_DEHALO__Dummy_34_00_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__Dummy_34_00_BITSTART 22
#define FRC_TOP__KME_DEHALO__Dummy_34_00_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_phbv0_flt_en_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_phbv0_flt_en_BITSTART 21
#define FRC_TOP__KME_DEHALO__dh_phbv0_flt_en_BITEND 21

#define FRC_TOP__KME_DEHALO__dh_input_buf_byps_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_input_buf_byps_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_input_buf_byps_BITEND 20

#define FRC_TOP__KME_DEHALO__dh_pst_patt_row_size_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_pst_patt_row_size_BITSTART 19
#define FRC_TOP__KME_DEHALO__dh_pst_patt_row_size_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_pst_patt_blk_size_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_pst_patt_blk_size_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_pst_patt_blk_size_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_patt_row_num_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_patt_row_num_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_patt_row_num_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_patt_blk_num_ADDR 0x00003d34
#define FRC_TOP__KME_DEHALO__dh_patt_blk_num_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_patt_blk_num_BITEND 8

//Register::KME_DEHALO_38 0x1809cd38
#define FRC_TOP__KME_DEHALO__dh_phfilt_switch_en_ADDR 0x00003d38
#define FRC_TOP__KME_DEHALO__dh_phfilt_switch_en_BITSTART 31
#define FRC_TOP__KME_DEHALO__dh_phfilt_switch_en_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_ph_flt5_mvdf_cnt_thr_ADDR 0x00003d38
#define FRC_TOP__KME_DEHALO__dh_ph_flt5_mvdf_cnt_thr_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_ph_flt5_mvdf_cnt_thr_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_ph_flt9_mvdf_cnt_thr_ADDR 0x00003d38
#define FRC_TOP__KME_DEHALO__dh_ph_flt9_mvdf_cnt_thr_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_ph_flt9_mvdf_cnt_thr_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_ph_flt25_mvdf_cnt_thr_ADDR 0x00003d38
#define FRC_TOP__KME_DEHALO__dh_ph_flt25_mvdf_cnt_thr_BITSTART 19
#define FRC_TOP__KME_DEHALO__dh_ph_flt25_mvdf_cnt_thr_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_ph_flt_sad_valu_th_ADDR 0x00003d38
#define FRC_TOP__KME_DEHALO__dh_ph_flt_sad_valu_th_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_ph_flt_sad_valu_th_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_ph_flt_mvdif_th_ADDR 0x00003d38
#define FRC_TOP__KME_DEHALO__dh_ph_flt_mvdif_th_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_ph_flt_mvdif_th_BITEND 10

#define FRC_TOP__KME_DEHALO__dh_ph_flt_mod_ADDR 0x00003d38
#define FRC_TOP__KME_DEHALO__dh_ph_flt_mod_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_ph_flt_mod_BITEND 2

//Register::KME_DEHALO_3C 0x1809cd3c
#define FRC_TOP__KME_DEHALO__dh_fblvl_x_mv_en_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__dh_fblvl_x_mv_en_BITSTART 25
#define FRC_TOP__KME_DEHALO__dh_fblvl_x_mv_en_BITEND 25

#define FRC_TOP__KME_DEHALO__dh_bypass_pstflt_tim_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__dh_bypass_pstflt_tim_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_bypass_pstflt_tim_BITEND 24

#define FRC_TOP__KME_DEHALO__dh_bypass_preflt_tim_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__dh_bypass_preflt_tim_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_bypass_preflt_tim_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_fblvl_cut_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__dh_fblvl_cut_BITSTART 15
#define FRC_TOP__KME_DEHALO__dh_fblvl_cut_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_rt2_mv_debug_sel_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__dh_rt2_mv_debug_sel_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt2_mv_debug_sel_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_rt1_mv_debug_sel_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__dh_rt1_mv_debug_sel_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_rt1_mv_debug_sel_BITEND 8

#define FRC_TOP__KME_DEHALO__Dummy_3c_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__Dummy_3c_BITSTART 1
#define FRC_TOP__KME_DEHALO__Dummy_3c_BITEND 2

#define FRC_TOP__KME_DEHALO__dehalo_logo_sync_trg_sel_ADDR 0x00003d3c
#define FRC_TOP__KME_DEHALO__dehalo_logo_sync_trg_sel_BITSTART 0
#define FRC_TOP__KME_DEHALO__dehalo_logo_sync_trg_sel_BITEND 0

//Register::KME_DEHALO_40 0x1809cd40
#define FRC_TOP__KME_DEHALO__Dummy_40_02_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__Dummy_40_02_BITSTART 24
#define FRC_TOP__KME_DEHALO__Dummy_40_02_BITEND 31

#define FRC_TOP__KME_DEHALO__Dummy_40_01_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__Dummy_40_01_BITSTART 16
#define FRC_TOP__KME_DEHALO__Dummy_40_01_BITEND 23

#define FRC_TOP__KME_DEHALO__Dummy_40_00_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__Dummy_40_00_BITSTART 8
#define FRC_TOP__KME_DEHALO__Dummy_40_00_BITEND 15

#define FRC_TOP__KME_DEHALO__valid_regen_shift_add_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__valid_regen_shift_add_BITSTART 4
#define FRC_TOP__KME_DEHALO__valid_regen_shift_add_BITEND 7

#define FRC_TOP__KME_DEHALO__valid_regen_shift_add_en_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__valid_regen_shift_add_en_BITSTART 3
#define FRC_TOP__KME_DEHALO__valid_regen_shift_add_en_BITEND 3

#define FRC_TOP__KME_DEHALO__valid_regen_disable_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__valid_regen_disable_BITSTART 2
#define FRC_TOP__KME_DEHALO__valid_regen_disable_BITEND 2

#define FRC_TOP__KME_DEHALO__Dh_rt2_bnd_h_mode_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__Dh_rt2_bnd_h_mode_BITSTART 1
#define FRC_TOP__KME_DEHALO__Dh_rt2_bnd_h_mode_BITEND 1

#define FRC_TOP__KME_DEHALO__Dh_rt2_bnd_v_mode_ADDR 0x00003d40
#define FRC_TOP__KME_DEHALO__Dh_rt2_bnd_v_mode_BITSTART 0
#define FRC_TOP__KME_DEHALO__Dh_rt2_bnd_v_mode_BITEND 0

//Register::KME_DEHALO_44 0x1809cd44
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_sft_ADDR 0x00003d44
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_sft_BITSTART 19
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_sft_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_slp_ADDR 0x00003d44
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_slp_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_slp_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_th_ADDR 0x00003d44
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_th_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_th_BITEND 10

#define FRC_TOP__KME_DEHALO__Dummy_44_ADDR 0x00003d44
#define FRC_TOP__KME_DEHALO__Dummy_44_BITSTART 0
#define FRC_TOP__KME_DEHALO__Dummy_44_BITEND 0

//Register::KME_DEHALO_48 0x1809cd48
#define FRC_TOP__KME_DEHALO__dh_oobgain_force_0_ADDR 0x00003d48
#define FRC_TOP__KME_DEHALO__dh_oobgain_force_0_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_oobgain_force_0_BITEND 20

#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_max_ADDR 0x00003d48
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_max_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_max_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_min_ADDR 0x00003d48
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_min_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_ph_fbgen_min_BITEND 9

//Register::KME_DEHALO_4C 0x1809cd4c
#define FRC_TOP__KME_DEHALO__dh_rt1_xidx_shift_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_xidx_shift_BITSTART 22
#define FRC_TOP__KME_DEHALO__dh_rt1_xidx_shift_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_rt1_force_idx_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_force_idx_BITSTART 21
#define FRC_TOP__KME_DEHALO__dh_rt1_force_idx_BITEND 21

#define FRC_TOP__KME_DEHALO__dh_rt1_ooby_shft_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_ooby_shft_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_rt1_ooby_shft_BITEND 20

#define FRC_TOP__KME_DEHALO__dh_rt1_oobx_shft_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_oobx_shft_BITSTART 15
#define FRC_TOP__KME_DEHALO__dh_rt1_oobx_shft_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt1_ysec_shft_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_ysec_shft_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_rt1_ysec_shft_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_rt1_yfst_shft_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_yfst_shft_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt1_yfst_shft_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_rt1_xthr_shft_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_xthr_shft_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_rt1_xthr_shft_BITEND 8

#define FRC_TOP__KME_DEHALO__dh_rt1_xsec_shft_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_xsec_shft_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_rt1_xsec_shft_BITEND 5

#define FRC_TOP__KME_DEHALO__dh_rt1_xfst_shft_ADDR 0x00003d4c
#define FRC_TOP__KME_DEHALO__dh_rt1_xfst_shft_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_xfst_shft_BITEND 2

//Register::KME_DEHALO_50 0x1809cd50
#define FRC_TOP__KME_DEHALO__dh_rt2_point_to_sblk_mode_ADDR 0x00003d50
#define FRC_TOP__KME_DEHALO__dh_rt2_point_to_sblk_mode_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_rt2_point_to_sblk_mode_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_rt1_point_to_single_blk_ADDR 0x00003d50
#define FRC_TOP__KME_DEHALO__dh_rt1_point_to_single_blk_BITSTART 26
#define FRC_TOP__KME_DEHALO__dh_rt1_point_to_single_blk_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_rt1_yidx_shift_ADDR 0x00003d50
#define FRC_TOP__KME_DEHALO__dh_rt1_yidx_shift_BITSTART 16
#define FRC_TOP__KME_DEHALO__dh_rt1_yidx_shift_BITEND 25

#define FRC_TOP__KME_DEHALO__dh_rt1_c_xrounding0_ADDR 0x00003d50
#define FRC_TOP__KME_DEHALO__dh_rt1_c_xrounding0_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_rt1_c_xrounding0_BITEND 15

#define FRC_TOP__KME_DEHALO__dh_rt1_rt_sr_ADDR 0x00003d50
#define FRC_TOP__KME_DEHALO__dh_rt1_rt_sr_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_rt1_rt_sr_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_rt1_ythr_shft_ADDR 0x00003d50
#define FRC_TOP__KME_DEHALO__dh_rt1_ythr_shft_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_ythr_shft_BITEND 2

//Register::KME_DEHALO_54 0x1809cd54
#define FRC_TOP__KME_DEHALO__dh_rt1_c_yrounding1_ADDR 0x00003d54
#define FRC_TOP__KME_DEHALO__dh_rt1_c_yrounding1_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_rt1_c_yrounding1_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_rt1_c_xrounding1_ADDR 0x00003d54
#define FRC_TOP__KME_DEHALO__dh_rt1_c_xrounding1_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt1_c_xrounding1_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt1_c_yrounding0_ADDR 0x00003d54
#define FRC_TOP__KME_DEHALO__dh_rt1_c_yrounding0_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_c_yrounding0_BITEND 8

//Register::KME_DEHALO_58 0x1809cd58
#define FRC_TOP__KME_DEHALO__dh_rt1_penalty2_ADDR 0x00003d58
#define FRC_TOP__KME_DEHALO__dh_rt1_penalty2_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_rt1_penalty2_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_rt1_penalty1_ADDR 0x00003d58
#define FRC_TOP__KME_DEHALO__dh_rt1_penalty1_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_rt1_penalty1_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_rt1_penalty0_ADDR 0x00003d58
#define FRC_TOP__KME_DEHALO__dh_rt1_penalty0_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_penalty0_BITEND 9

//Register::KME_DEHALO_5C 0x1809cd5c
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_sad_valu_th_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_sad_valu_th_BITSTART 22
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_sad_valu_th_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_rt1_flt_mvdif_th_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_mvdif_th_BITSTART 14
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_mvdif_th_BITEND 21

#define FRC_TOP__KME_DEHALO__dh_rt1_flt_mod_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_mod_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_mod_BITEND 13

#define FRC_TOP__KME_DEHALO__dh_rt1_flt_way_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_way_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_way_BITEND 10

#define FRC_TOP__KME_DEHALO__Dummy_5c_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__Dummy_5c_BITSTART 6
#define FRC_TOP__KME_DEHALO__Dummy_5c_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_rt1_flt_en_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_en_BITSTART 5
#define FRC_TOP__KME_DEHALO__dh_rt1_flt_en_BITEND 5

#define FRC_TOP__KME_DEHALO__dh_rt1_ern_dat_shft_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__dh_rt1_ern_dat_shft_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_rt1_ern_dat_shft_BITEND 4

#define FRC_TOP__KME_DEHALO__dh_mvdiff_pfv_sel_en_ADDR 0x00003d5c
#define FRC_TOP__KME_DEHALO__dh_mvdiff_pfv_sel_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_mvdiff_pfv_sel_en_BITEND 0

//Register::KME_DEHALO_60 0x1809cd60
#define FRC_TOP__KME_DEHALO__Dummy_60_03_ADDR 0x00003d60
#define FRC_TOP__KME_DEHALO__Dummy_60_03_BITSTART 19
#define FRC_TOP__KME_DEHALO__Dummy_60_03_BITEND 26

#define FRC_TOP__KME_DEHALO__Dummy_60_02_ADDR 0x00003d60
#define FRC_TOP__KME_DEHALO__Dummy_60_02_BITSTART 16
#define FRC_TOP__KME_DEHALO__Dummy_60_02_BITEND 18

#define FRC_TOP__KME_DEHALO__Dummy_60_01_ADDR 0x00003d60
#define FRC_TOP__KME_DEHALO__Dummy_60_01_BITSTART 8
#define FRC_TOP__KME_DEHALO__Dummy_60_01_BITEND 15

#define FRC_TOP__KME_DEHALO__Dummy_60_00_ADDR 0x00003d60
#define FRC_TOP__KME_DEHALO__Dummy_60_00_BITSTART 7
#define FRC_TOP__KME_DEHALO__Dummy_60_00_BITEND 7

#define FRC_TOP__KME_DEHALO__dh_rt1_flt5_mvdf_cnt_thr_ADDR 0x00003d60
#define FRC_TOP__KME_DEHALO__dh_rt1_flt5_mvdf_cnt_thr_BITSTART 4
#define FRC_TOP__KME_DEHALO__dh_rt1_flt5_mvdf_cnt_thr_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_rt1_flt9_mvdf_cnt_thr_ADDR 0x00003d60
#define FRC_TOP__KME_DEHALO__dh_rt1_flt9_mvdf_cnt_thr_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_flt9_mvdf_cnt_thr_BITEND 3

//Register::KME_DEHALO_64 0x1809cd64
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_th_ADDR 0x00003d64
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_th_BITSTART 16
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_th_BITEND 25

#define FRC_TOP__KME_DEHALO__Dummy_64_01_ADDR 0x00003d64
#define FRC_TOP__KME_DEHALO__Dummy_64_01_BITSTART 8
#define FRC_TOP__KME_DEHALO__Dummy_64_01_BITEND 15

#define FRC_TOP__KME_DEHALO__Dummy_64_00_ADDR 0x00003d64
#define FRC_TOP__KME_DEHALO__Dummy_64_00_BITSTART 0
#define FRC_TOP__KME_DEHALO__Dummy_64_00_BITEND 7

//Register::KME_DEHALO_68 0x1809cd68
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_min_ADDR 0x00003d68
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_min_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_min_BITEND 21

#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_sft_ADDR 0x00003d68
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_sft_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_sft_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_slp_ADDR 0x00003d68
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_slp_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_slp_BITEND 7

//Register::KME_DEHALO_6C 0x1809cd6c
#define FRC_TOP__KME_DEHALO__dh_all_fblvl_bld_coef_ADDR 0x00003d6c
#define FRC_TOP__KME_DEHALO__dh_all_fblvl_bld_coef_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_all_fblvl_bld_coef_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_ph_fblvl_bld_coef_ADDR 0x00003d6c
#define FRC_TOP__KME_DEHALO__dh_ph_fblvl_bld_coef_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_ph_fblvl_bld_coef_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_ondtl_nooccl_phinf_sel_ADDR 0x00003d6c
#define FRC_TOP__KME_DEHALO__dh_ondtl_nooccl_phinf_sel_BITSTART 17
#define FRC_TOP__KME_DEHALO__dh_ondtl_nooccl_phinf_sel_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt1_force_fblvl_bld_coef_val_ADDR 0x00003d6c
#define FRC_TOP__KME_DEHALO__dh_rt1_force_fblvl_bld_coef_val_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_rt1_force_fblvl_bld_coef_val_BITEND 16

#define FRC_TOP__KME_DEHALO__dh_rt1_force_fblvl_bld_coef_en_ADDR 0x00003d6c
#define FRC_TOP__KME_DEHALO__dh_rt1_force_fblvl_bld_coef_en_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_rt1_force_fblvl_bld_coef_en_BITEND 10

#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_max_ADDR 0x00003d6c
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_max_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_fbgen_max_BITEND 9

//Register::KME_DEHALO_70 0x1809cd70
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_ped_limit_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_ped_limit_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_ped_limit_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_diff_slp0_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_diff_slp0_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_diff_slp0_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_diff_thr0_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_diff_thr0_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_diff_thr0_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_pfv_con_gen_debug_en_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_con_gen_debug_en_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_pfv_con_gen_debug_en_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_pfv_con_gen_debug_sel_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_con_gen_debug_sel_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_pfv_con_gen_debug_sel_BITEND 10

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_uov_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_uov_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_uov_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_cov_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_cov_BITSTART 5
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_cov_BITEND 5

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_andor_fb_sel_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_andor_fb_sel_BITSTART 4
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_andor_fb_sel_BITEND 4

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_fb_sel_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_fb_sel_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_fb_sel_BITEND 3

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_en_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_en_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_flg_force_en_BITEND 2

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_curve_sel_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_curve_sel_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_curve_sel_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_pfv_max_min_sel_ADDR 0x00003d70
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_pfv_max_min_sel_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_pfv_max_min_sel_BITEND 0

//Register::KME_DEHALO_74 0x1809cd74
#define FRC_TOP__KME_DEHALO__dh_rt2_oobgain_force_0_ADDR 0x00003d74
#define FRC_TOP__KME_DEHALO__dh_rt2_oobgain_force_0_BITSTART 22
#define FRC_TOP__KME_DEHALO__dh_rt2_oobgain_force_0_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_y_ADDR 0x00003d74
#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_y_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_y_BITEND 21

#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_x_ADDR 0x00003d74
#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_x_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_x_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_en_ADDR 0x00003d74
#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt2_force_mv_en_BITEND 0

//Register::KME_DEHALO_78 0x1809cd78
#define FRC_TOP__KME_DEHALO__dh_rt2_vidx_ofst_ADDR 0x00003d78
#define FRC_TOP__KME_DEHALO__dh_rt2_vidx_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt2_vidx_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt2_hidx_ofst_ADDR 0x00003d78
#define FRC_TOP__KME_DEHALO__dh_rt2_hidx_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt2_hidx_ofst_BITEND 8

//Register::KME_DEHALO_7C 0x1809cd7c
#define FRC_TOP__KME_DEHALO__dh_rt2_ythr_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_ythr_shft_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_rt2_ythr_shft_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_phase_prec_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_phase_prec_BITSTART 21
#define FRC_TOP__KME_DEHALO__dh_phase_prec_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_rt2_ooby_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_ooby_shft_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_rt2_ooby_shft_BITEND 20

#define FRC_TOP__KME_DEHALO__dh_rt2_oobx_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_oobx_shft_BITSTART 15
#define FRC_TOP__KME_DEHALO__dh_rt2_oobx_shft_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt2_ysec_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_ysec_shft_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_rt2_ysec_shft_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_rt2_yfst_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_yfst_shft_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt2_yfst_shft_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_rt2_xthr_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_xthr_shft_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_rt2_xthr_shft_BITEND 8

#define FRC_TOP__KME_DEHALO__dh_rt2_xsec_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_xsec_shft_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_rt2_xsec_shft_BITEND 5

#define FRC_TOP__KME_DEHALO__dh_rt2_xfst_shft_ADDR 0x00003d7c
#define FRC_TOP__KME_DEHALO__dh_rt2_xfst_shft_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt2_xfst_shft_BITEND 2

//Register::KME_DEHALO_80 0x1809cd80
#define FRC_TOP__KME_DEHALO__dh_rt2_sr_ADDR 0x00003d80
#define FRC_TOP__KME_DEHALO__dh_rt2_sr_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt2_sr_BITEND 3

//Register::KME_DEHALO_84 0x1809cd84
#define FRC_TOP__KME_DEHALO__dh_rt2_xrounding1_ADDR 0x00003d84
#define FRC_TOP__KME_DEHALO__dh_rt2_xrounding1_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_rt2_xrounding1_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_rt2_yrounding0_ADDR 0x00003d84
#define FRC_TOP__KME_DEHALO__dh_rt2_yrounding0_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_rt2_yrounding0_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_rt2_xrounding0_ADDR 0x00003d84
#define FRC_TOP__KME_DEHALO__dh_rt2_xrounding0_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt2_xrounding0_BITEND 8

//Register::KME_DEHALO_88 0x1809cd88
#define FRC_TOP__KME_DEHALO__dh_rt2_yrounding1_ADDR 0x00003d88
#define FRC_TOP__KME_DEHALO__dh_rt2_yrounding1_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt2_yrounding1_BITEND 8

//Register::KME_DEHALO_8C 0x1809cd8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef5_ADDR 0x00003d8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef5_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef5_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef4_ADDR 0x00003d8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef4_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef4_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef3_ADDR 0x00003d8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef3_BITSTART 19
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef3_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef2_ADDR 0x00003d8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef2_BITSTART 15
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef2_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef1_ADDR 0x00003d8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef1_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef1_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef0_ADDR 0x00003d8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef0_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_coef0_BITEND 10

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_shift_ADDR 0x00003d8c
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_shift_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_flt_shift_BITEND 1

//Register::KME_DEHALO_90 0x1809cd90
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_max_ADDR 0x00003d90
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_max_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_max_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_min_ADDR 0x00003d90
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_min_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_min_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_th_ADDR 0x00003d90
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_th_BITEND 9

//Register::KME_DEHALO_94 0x1809cd94
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_sft_ADDR 0x00003d94
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_sft_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_sft_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_slp_ADDR 0x00003d94
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_slp_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pst_fblvl_fbgen_slp_BITEND 7

//Register::KME_DEHALO_A8 0x1809cda8
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_limit_ADDR 0x00003da8
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_limit_BITSTART 19
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_limit_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_gain_p_ADDR 0x00003da8
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_gain_p_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_gain_p_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_gain_i_ADDR 0x00003da8
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_gain_i_BITSTART 5
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_gain_i_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_mode_ADDR 0x00003da8
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_mode_BITSTART 4
#define FRC_TOP__KME_DEHALO__dh_pfv_check_dif_mode_BITEND 4

#define FRC_TOP__KME_DEHALO__dh_pfv_check_debug_sel_ADDR 0x00003da8
#define FRC_TOP__KME_DEHALO__dh_pfv_check_debug_sel_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pfv_check_debug_sel_BITEND 3

//Register::KME_DEHALO_AC 0x1809cdac
#define FRC_TOP__KME_DEHALO__dh_occl_gen_debug_en_ADDR 0x00003dac
#define FRC_TOP__KME_DEHALO__dh_occl_gen_debug_en_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_occl_gen_debug_en_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_occl_gen_debug_sel_ADDR 0x00003dac
#define FRC_TOP__KME_DEHALO__dh_occl_gen_debug_sel_BITSTART 19
#define FRC_TOP__KME_DEHALO__dh_occl_gen_debug_sel_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_ptlogo_penalty_ADDR 0x00003dac
#define FRC_TOP__KME_DEHALO__dh_ptlogo_penalty_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_ptlogo_penalty_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_oob_penalty_gain_ADDR 0x00003dac
#define FRC_TOP__KME_DEHALO__dh_oob_penalty_gain_BITSTART 5
#define FRC_TOP__KME_DEHALO__dh_oob_penalty_gain_BITEND 8

#define FRC_TOP__KME_DEHALO__dh_pfv_chk_pedal_shf_ADDR 0x00003dac
#define FRC_TOP__KME_DEHALO__dh_pfv_chk_pedal_shf_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_pfv_chk_pedal_shf_BITEND 4

#define FRC_TOP__KME_DEHALO__dh_pfv_check_debug_en_ADDR 0x00003dac
#define FRC_TOP__KME_DEHALO__dh_pfv_check_debug_en_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_pfv_check_debug_en_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_pfv_chk_diff_win_mode_ADDR 0x00003dac
#define FRC_TOP__KME_DEHALO__dh_pfv_chk_diff_win_mode_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pfv_chk_diff_win_mode_BITEND 0

//Register::KME_DEHALO_B0 0x1809cdb0
#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_trans_ADDR 0x00003db0
#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_trans_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_trans_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_thr_ADDR 0x00003db0
#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_thr_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_thr_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_slp_ADDR 0x00003db0
#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_slp_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_occl_gen_sim_slp_BITEND 11

//Register::KME_DEHALO_B4 0x1809cdb4
#define FRC_TOP__KME_DEHALO__dh_pstoccl_sel_ADDR 0x00003db4
#define FRC_TOP__KME_DEHALO__dh_pstoccl_sel_BITSTART 30
#define FRC_TOP__KME_DEHALO__dh_pstoccl_sel_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_pstflt_occl_mv_accord_ADDR 0x00003db4
#define FRC_TOP__KME_DEHALO__dh_pstflt_occl_mv_accord_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_pstflt_occl_mv_accord_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_pst_dumy_mask_dly_sel_ADDR 0x00003db4
#define FRC_TOP__KME_DEHALO__dh_pst_dumy_mask_dly_sel_BITSTART 25
#define FRC_TOP__KME_DEHALO__dh_pst_dumy_mask_dly_sel_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_post_flt_en_ADDR 0x00003db4
#define FRC_TOP__KME_DEHALO__dh_post_flt_en_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_post_flt_en_BITEND 24

#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_trans_ADDR 0x00003db4
#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_trans_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_trans_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_thr_ADDR 0x00003db4
#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_thr_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_thr_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_slp_ADDR 0x00003db4
#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_slp_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_occl_gen_dif_slp_BITEND 11

//Register::KME_DEHALO_B8 0x1809cdb8
#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_int_ADDR 0x00003db8
#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_int_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_int_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_base_ADDR 0x00003db8
#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_base_BITSTART 17
#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_base_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_ext_thr_ADDR 0x00003db8
#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_ext_thr_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_ext_thr_BITEND 16

#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_new_mode_ADDR 0x00003db8
#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_new_mode_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_new_mode_BITEND 7

#define FRC_TOP__KME_DEHALO__dh_post_flt_occ_ext_thr_ADDR 0x00003db8
#define FRC_TOP__KME_DEHALO__dh_post_flt_occ_ext_thr_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_post_flt_occ_ext_thr_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_post_flt_new_mode_ADDR 0x00003db8
#define FRC_TOP__KME_DEHALO__dh_post_flt_new_mode_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_post_flt_new_mode_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_post_flt_win_mode_ADDR 0x00003db8
#define FRC_TOP__KME_DEHALO__dh_post_flt_win_mode_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_post_flt_win_mode_BITEND 0

//Register::KME_DEHALO_BC 0x1809cdbc
#define FRC_TOP__KME_DEHALO__dh_cross_bd_de_base_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_cross_bd_de_base_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_cross_bd_de_base_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_cross_bd_erosion_mode_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_cross_bd_erosion_mode_BITSTART 26
#define FRC_TOP__KME_DEHALO__dh_cross_bd_erosion_mode_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_post_flt_debug_sel_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_post_flt_debug_sel_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_post_flt_debug_sel_BITEND 25

#define FRC_TOP__KME_DEHALO__dh_pst_occl_type_thr_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_pst_occl_type_thr_BITSTART 17
#define FRC_TOP__KME_DEHALO__dh_pst_occl_type_thr_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_post_flt_occ_cost_shf_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_post_flt_occ_cost_shf_BITSTART 13
#define FRC_TOP__KME_DEHALO__dh_post_flt_occ_cost_shf_BITEND 16

#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_cost_shf_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_cost_shf_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_post_flt_mv_cost_shf_BITEND 12

#define FRC_TOP__KME_DEHALO__dh_post_flt_apl_dif_gain_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_post_flt_apl_dif_gain_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_post_flt_apl_dif_gain_BITEND 8

#define FRC_TOP__KME_DEHALO__dh_post_flt_debug_en_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_post_flt_debug_en_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_post_flt_debug_en_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_mod_ADDR 0x00003dbc
#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_mod_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pstflt_vdumy_mod_BITEND 0

//Register::KME_DEHALO_C0 0x1809cdc0
#define FRC_TOP__KME_DEHALO__dh_pstflt_vsrow_r_dly_sel_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pstflt_vsrow_r_dly_sel_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_pstflt_vsrow_r_dly_sel_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_pstflt_vsrow_w_dly_sel_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pstflt_vsrow_w_dly_sel_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_pstflt_vsrow_w_dly_sel_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_pstflt_row_dumy_num_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pstflt_row_dumy_num_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_pstflt_row_dumy_num_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_pstflt_blk_dumy_num_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pstflt_blk_dumy_num_BITSTART 16
#define FRC_TOP__KME_DEHALO__dh_pstflt_blk_dumy_num_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_pstflt_de_intval_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pstflt_de_intval_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_pstflt_de_intval_BITEND 15

#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th0_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th0_BITSTART 4
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th0_BITEND 9

#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_mode_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_mode_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_mode_BITEND 3

#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_en_ADDR 0x00003dc0
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_en_BITEND 1

//Register::KME_DEHALO_C4 0x1809cdc4
#define FRC_TOP__KME_DEHALO__dh_rt1_fb_gen_mod_ADDR 0x00003dc4
#define FRC_TOP__KME_DEHALO__dh_rt1_fb_gen_mod_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_rt1_fb_gen_mod_BITEND 30

#define FRC_TOP__KME_DEHALO__dh_ph_fb_gen_mod_ADDR 0x00003dc4
#define FRC_TOP__KME_DEHALO__dh_ph_fb_gen_mod_BITSTART 27
#define FRC_TOP__KME_DEHALO__dh_ph_fb_gen_mod_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_out_vsrow_r_dly_sel_ADDR 0x00003dc4
#define FRC_TOP__KME_DEHALO__dh_out_vsrow_r_dly_sel_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_out_vsrow_r_dly_sel_BITEND 26

#define FRC_TOP__KME_DEHALO__dh_pst_occl_alpha_th_ADDR 0x00003dc4
#define FRC_TOP__KME_DEHALO__dh_pst_occl_alpha_th_BITSTART 16
#define FRC_TOP__KME_DEHALO__dh_pst_occl_alpha_th_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th2_ADDR 0x00003dc4
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th2_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th2_BITEND 15

#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th1_ADDR 0x00003dc4
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th1_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pst_occl_dtl_fb_th1_BITEND 7

//Register::KME_DEHALO_C8 0x1809cdc8
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_mod_ADDR 0x00003dc8
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_mod_BITSTART 15
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_mod_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_pst_medflt_way_ADDR 0x00003dc8
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_way_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_way_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_pst_medflt_en_ADDR 0x00003dc8
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_en_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_en_BITEND 10

#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_th1_ADDR 0x00003dc8
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_th1_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_th1_BITEND 9

#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_th0_ADDR 0x00003dc8
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_th0_BITSTART 4
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_th0_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_major_th_ADDR 0x00003dc8
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_major_th_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_major_th_BITEND 3

#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_en_ADDR 0x00003dc8
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pst_occl_fir_en_BITEND 0

//Register::KME_DEHALO_CC 0x1809cdcc
#define FRC_TOP__KME_DEHALO__dh_post_flt_apl_med9_ADDR 0x00003dcc
#define FRC_TOP__KME_DEHALO__dh_post_flt_apl_med9_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_post_flt_apl_med9_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_pst_medflt5_mvdf_cnt_thr_ADDR 0x00003dcc
#define FRC_TOP__KME_DEHALO__dh_pst_medflt5_mvdf_cnt_thr_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_pst_medflt5_mvdf_cnt_thr_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_pst_medflt9_mvdf_cnt_thr_ADDR 0x00003dcc
#define FRC_TOP__KME_DEHALO__dh_pst_medflt9_mvdf_cnt_thr_BITSTART 16
#define FRC_TOP__KME_DEHALO__dh_pst_medflt9_mvdf_cnt_thr_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_pst_medflt_sad_valu_th_ADDR 0x00003dcc
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_sad_valu_th_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_sad_valu_th_BITEND 15

#define FRC_TOP__KME_DEHALO__dh_pst_medflt_mvdif_th_ADDR 0x00003dcc
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_mvdif_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pst_medflt_mvdif_th_BITEND 7

//Register::KME_DEHALO_D0 0x1809cdd0
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_pfv_sel_ADDR 0x00003dd0
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_pfv_sel_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_pfv_sel_BITEND 8

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_new_debug_en_ADDR 0x00003dd0
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_new_debug_en_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_new_debug_en_BITEND 7

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_new_debug_sel_ADDR 0x00003dd0
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_new_debug_sel_BITSTART 4
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_new_debug_sel_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_mv_fb_inv_ADDR 0x00003dd0
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_mv_fb_inv_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_mv_fb_inv_BITEND 3

#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_mv_fb_sel_ADDR 0x00003dd0
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_mv_fb_sel_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_pfv_conf_gen_mv_fb_sel_BITEND 2

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_pfv1st_mv_sel_ADDR 0x00003dd0
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_pfv1st_mv_sel_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_pfv1st_mv_sel_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_pfv1st_mv2_sel_ADDR 0x00003dd0
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_pfv1st_mv2_sel_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_pfv1st_mv2_sel_BITEND 0

//Register::KME_DEHALO_D4 0x1809cdd4
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_force_dehalo_level2_ADDR 0x00003dd4
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_force_dehalo_level2_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_force_dehalo_level2_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_glb_dehalo_gain2_ADDR 0x00003dd4
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_glb_dehalo_gain2_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_glb_dehalo_gain2_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_force_dehalo_level_ADDR 0x00003dd4
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_force_dehalo_level_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_force_dehalo_level_BITEND 11

#define FRC_TOP__KME_DEHALO__dh_pfv_gen_glb_dehalo_gain_ADDR 0x00003dd4
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_glb_dehalo_gain_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pfv_gen_glb_dehalo_gain_BITEND 5

//Register::KME_DEHALO_D8 0x1809cdd8
#define FRC_TOP__KME_DEHALO__dh_rt1_debug_show_sel_ADDR 0x00003dd8
#define FRC_TOP__KME_DEHALO__dh_rt1_debug_show_sel_BITSTART 14
#define FRC_TOP__KME_DEHALO__dh_rt1_debug_show_sel_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_phflt_row_dumy_num_ADDR 0x00003dd8
#define FRC_TOP__KME_DEHALO__dh_phflt_row_dumy_num_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_phflt_row_dumy_num_BITEND 13

#define FRC_TOP__KME_DEHALO__dh_phflt_blk_dumy_num_ADDR 0x00003dd8
#define FRC_TOP__KME_DEHALO__dh_phflt_blk_dumy_num_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_phflt_blk_dumy_num_BITEND 9

#define FRC_TOP__KME_DEHALO__dh_phflt_de_intval_ADDR 0x00003dd8
#define FRC_TOP__KME_DEHALO__dh_phflt_de_intval_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_phflt_de_intval_BITEND 5

//Register::KME_DEHALO_DC 0x1809cddc
#define FRC_TOP__KME_DEHALO__dh_m4_de_intval_ADDR 0x00003ddc
#define FRC_TOP__KME_DEHALO__dh_m4_de_intval_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_m4_de_intval_BITEND 25

#define FRC_TOP__KME_DEHALO__dh_rt1_fb_lvl_force_value_ADDR 0x00003ddc
#define FRC_TOP__KME_DEHALO__dh_rt1_fb_lvl_force_value_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_rt1_fb_lvl_force_value_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_fb_lvl_force_value_ADDR 0x00003ddc
#define FRC_TOP__KME_DEHALO__dh_fb_lvl_force_value_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_fb_lvl_force_value_BITEND 9

#define FRC_TOP__KME_DEHALO__dh_fb_lvl_force_en_ADDR 0x00003ddc
#define FRC_TOP__KME_DEHALO__dh_fb_lvl_force_en_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_fb_lvl_force_en_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_rt1_fb_lvl_force_en_ADDR 0x00003ddc
#define FRC_TOP__KME_DEHALO__dh_rt1_fb_lvl_force_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_fb_lvl_force_en_BITEND 0

//Register::KME_DEHALO_E0 0x1809cde0
#define FRC_TOP__KME_DEHALO__dh_m4_preflt_hsta_en_ADDR 0x00003de0
#define FRC_TOP__KME_DEHALO__dh_m4_preflt_hsta_en_BITSTART 29
#define FRC_TOP__KME_DEHALO__dh_m4_preflt_hsta_en_BITEND 29

#define FRC_TOP__KME_DEHALO__dh_m4_pstflt_hsta_en_ADDR 0x00003de0
#define FRC_TOP__KME_DEHALO__dh_m4_pstflt_hsta_en_BITSTART 28
#define FRC_TOP__KME_DEHALO__dh_m4_pstflt_hsta_en_BITEND 28

#define FRC_TOP__KME_DEHALO__dh_m4_preflt_hsta_num_ADDR 0x00003de0
#define FRC_TOP__KME_DEHALO__dh_m4_preflt_hsta_num_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_m4_preflt_hsta_num_BITEND 27

#define FRC_TOP__KME_DEHALO__dh_m4_pstflt_hsta_num_ADDR 0x00003de0
#define FRC_TOP__KME_DEHALO__dh_m4_pstflt_hsta_num_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_m4_pstflt_hsta_num_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_righ_rim_ADDR 0x00003de0
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_righ_rim_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_righ_rim_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_left_rim_ADDR 0x00003de0
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_left_rim_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_left_rim_BITEND 8

//Register::KME_DEHALO_E4 0x1809cde4
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_bot_rim_ADDR 0x00003de4
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_bot_rim_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_bot_rim_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_top_rim_ADDR 0x00003de4
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_top_rim_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_pstflt_disable_occl_top_rim_BITEND 8

//Register::KME_DEHALO_E8 0x1809cde8
#define FRC_TOP__KME_DEHALO__dh_phflt_med9filt_switch_en_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_phflt_med9filt_switch_en_BITSTART 14
#define FRC_TOP__KME_DEHALO__dh_phflt_med9filt_switch_en_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_phflt_med5filt_switch_en_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_phflt_med5filt_switch_en_BITSTART 13
#define FRC_TOP__KME_DEHALO__dh_phflt_med5filt_switch_en_BITEND 13

#define FRC_TOP__KME_DEHALO__dh_phflt_med5flt_data_sel_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_phflt_med5flt_data_sel_BITSTART 11
#define FRC_TOP__KME_DEHALO__dh_phflt_med5flt_data_sel_BITEND 12

#define FRC_TOP__KME_DEHALO__dh_phflt_med5flt_en_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_phflt_med5flt_en_BITSTART 10
#define FRC_TOP__KME_DEHALO__dh_phflt_med5flt_en_BITEND 10

#define FRC_TOP__KME_DEHALO__dh_phflt_med9flt_data_sel_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_phflt_med9flt_data_sel_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_phflt_med9flt_data_sel_BITEND 9

#define FRC_TOP__KME_DEHALO__dh_phflt_med9flt_en_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_phflt_med9flt_en_BITSTART 7
#define FRC_TOP__KME_DEHALO__dh_phflt_med9flt_en_BITEND 7

#define FRC_TOP__KME_DEHALO__dh_rt1_pfvfb_sad_sel_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_rt1_pfvfb_sad_sel_BITSTART 6
#define FRC_TOP__KME_DEHALO__dh_rt1_pfvfb_sad_sel_BITEND 6

#define FRC_TOP__KME_DEHALO__dh_rt1_win_size_sel_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_rt1_win_size_sel_BITSTART 5
#define FRC_TOP__KME_DEHALO__dh_rt1_win_size_sel_BITEND 5

#define FRC_TOP__KME_DEHALO__dh_rt1_med9flt_sel_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_rt1_med9flt_sel_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_rt1_med9flt_sel_BITEND 4

#define FRC_TOP__KME_DEHALO__dh_rt1_med5flt_sel_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_rt1_med5flt_sel_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_rt1_med5flt_sel_BITEND 2

#define FRC_TOP__KME_DEHALO__dh_rt1_med9flt_en_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_rt1_med9flt_en_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_rt1_med9flt_en_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_rt1_med5flt_en_ADDR 0x00003de8
#define FRC_TOP__KME_DEHALO__dh_rt1_med5flt_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_rt1_med5flt_en_BITEND 0

//Register::KME_DEHALO_EC 0x1809cdec
#define FRC_TOP__KME_DEHALO__dh_mvdiff_fblvl_shift_ADDR 0x00003dec
#define FRC_TOP__KME_DEHALO__dh_mvdiff_fblvl_shift_BITSTART 15
#define FRC_TOP__KME_DEHALO__dh_mvdiff_fblvl_shift_BITEND 18

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_s2_ADDR 0x00003dec
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_s2_BITSTART 9
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_s2_BITEND 14

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_s1_ADDR 0x00003dec
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_s1_BITSTART 3
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_s1_BITEND 8

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_sel_mode_ADDR 0x00003dec
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_sel_mode_BITSTART 2
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_sel_mode_BITEND 2

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_win_mode_ADDR 0x00003dec
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_win_mode_BITSTART 1
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_win_mode_BITEND 1

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_gain_en_ADDR 0x00003dec
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_gain_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_gain_en_BITEND 0

//Register::KME_DEHALO_F0 0x1809cdf0
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_x1_ADDR 0x00003df0
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_x1_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_x1_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x2_ADDR 0x00003df0
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x2_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x2_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x1_ADDR 0x00003df0
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x1_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x1_BITEND 11

//Register::KME_DEHALO_F4 0x1809cdf4
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_x2_ADDR 0x00003df4
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_x2_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_x2_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y1_ADDR 0x00003df4
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y1_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y1_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x3_ADDR 0x00003df4
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x3_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_x3_BITEND 11

//Register::KME_DEHALO_F8 0x1809cdf8
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_y1_ADDR 0x00003df8
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_y1_BITSTART 24
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_y1_BITEND 31

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y3_ADDR 0x00003df8
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y3_BITSTART 12
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y3_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y2_ADDR 0x00003df8
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y2_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_fblvl_mvdiff_y2_BITEND 11

//Register::KME_DEHALO_FC 0x1809cdfc
#define FRC_TOP__KME_DEHALO__dh_dtl_gain_en_ADDR 0x00003dfc
#define FRC_TOP__KME_DEHALO__dh_dtl_gain_en_BITSTART 23
#define FRC_TOP__KME_DEHALO__dh_dtl_gain_en_BITEND 23

#define FRC_TOP__KME_DEHALO__dh_fb_dtl_shift_ADDR 0x00003dfc
#define FRC_TOP__KME_DEHALO__dh_fb_dtl_shift_BITSTART 20
#define FRC_TOP__KME_DEHALO__dh_fb_dtl_shift_BITEND 22

#define FRC_TOP__KME_DEHALO__dh_ph_dtl_getmode_ADDR 0x00003dfc
#define FRC_TOP__KME_DEHALO__dh_ph_dtl_getmode_BITSTART 18
#define FRC_TOP__KME_DEHALO__dh_ph_dtl_getmode_BITEND 19

#define FRC_TOP__KME_DEHALO__dh_dtl_curve_s1_ADDR 0x00003dfc
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_s1_BITSTART 8
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_s1_BITEND 17

#define FRC_TOP__KME_DEHALO__dh_dtl_curve_y2_ADDR 0x00003dfc
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_y2_BITSTART 0
#define FRC_TOP__KME_DEHALO__dh_dtl_curve_y2_BITEND 7

//Register::KME_DEHALO_LOCAL_FB_0 0x1809cd00
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_gain_ADDR 0x00003d00
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_gain_BITSTART 24
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_gain_BITEND 28

#define FRC_TOP__KME_DEHALO__local_fb_dtl_mv_th_ADDR 0x00003d00
#define FRC_TOP__KME_DEHALO__local_fb_dtl_mv_th_BITSTART 16
#define FRC_TOP__KME_DEHALO__local_fb_dtl_mv_th_BITEND 21

#define FRC_TOP__KME_DEHALO__local_fb_pfv_diff_ADDR 0x00003d00
#define FRC_TOP__KME_DEHALO__local_fb_pfv_diff_BITSTART 8
#define FRC_TOP__KME_DEHALO__local_fb_pfv_diff_BITEND 13

#define FRC_TOP__KME_DEHALO__local_fb_dtl_th_ADDR 0x00003d00
#define FRC_TOP__KME_DEHALO__local_fb_dtl_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_dtl_th_BITEND 6

//Register::KME_DEHALO_LOCAL_FB_1 0x1809cd04
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_3_ADDR 0x00003d04
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_3_BITSTART 24
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_3_BITEND 31

#define FRC_TOP__KME_DEHALO__local_fb_mv_th_2_ADDR 0x00003d04
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_2_BITSTART 16
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_2_BITEND 23

#define FRC_TOP__KME_DEHALO__local_fb_mv_th_1_ADDR 0x00003d04
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_1_BITSTART 8
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_1_BITEND 15

#define FRC_TOP__KME_DEHALO__local_fb_mv_th_0_ADDR 0x00003d04
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_0_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_mv_th_0_BITEND 7

//Register::KME_DEHALO_LOCAL_FB_2 0x1809cd08
#define FRC_TOP__KME_DEHALO__local_fb_th_bound3_ADDR 0x00003d08
#define FRC_TOP__KME_DEHALO__local_fb_th_bound3_BITSTART 24
#define FRC_TOP__KME_DEHALO__local_fb_th_bound3_BITEND 27

#define FRC_TOP__KME_DEHALO__local_fb_th_bound_ADDR 0x00003d08
#define FRC_TOP__KME_DEHALO__local_fb_th_bound_BITSTART 16
#define FRC_TOP__KME_DEHALO__local_fb_th_bound_BITEND 21

#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_x_th1_ADDR 0x00003d08
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_x_th1_BITSTART 8
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_x_th1_BITEND 15

#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_x_th0_ADDR 0x00003d08
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_x_th0_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_x_th0_BITEND 7

//Register::KME_DEHALO_LOCAL_FB_3 0x1809cd0c
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_th1_ADDR 0x00003d0c
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_th1_BITSTART 16
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_th1_BITEND 25

#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_th0_ADDR 0x00003d0c
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_th0_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_y_th0_BITEND 9

//Register::KME_DEHALO_LOCAL_FB_4 0x1809cd98
#define FRC_TOP__KME_DEHALO__local_fb_dtl_mv_cnt_ADDR 0x00003d98
#define FRC_TOP__KME_DEHALO__local_fb_dtl_mv_cnt_BITSTART 24
#define FRC_TOP__KME_DEHALO__local_fb_dtl_mv_cnt_BITEND 28

#define FRC_TOP__KME_DEHALO__local_fb_all_fb_th_bound_ADDR 0x00003d98
#define FRC_TOP__KME_DEHALO__local_fb_all_fb_th_bound_BITSTART 16
#define FRC_TOP__KME_DEHALO__local_fb_all_fb_th_bound_BITEND 23

#define FRC_TOP__KME_DEHALO__local_fb_th_all_fb_pn_ADDR 0x00003d98
#define FRC_TOP__KME_DEHALO__local_fb_th_all_fb_pn_BITSTART 8
#define FRC_TOP__KME_DEHALO__local_fb_th_all_fb_pn_BITEND 11

#define FRC_TOP__KME_DEHALO__local_fb_th_all_fb_bnd_en_ADDR 0x00003d98
#define FRC_TOP__KME_DEHALO__local_fb_th_all_fb_bnd_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_th_all_fb_bnd_en_BITEND 1

//Register::KME_DEHALO_LOCAL_FB_5 0x1809cd9c
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_idx_ADDR 0x00003d9c
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_idx_BITSTART 20
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_idx_BITEND 23

#define FRC_TOP__KME_DEHALO__local_fb_cnt_dtl_idx_ADDR 0x00003d9c
#define FRC_TOP__KME_DEHALO__local_fb_cnt_dtl_idx_BITSTART 16
#define FRC_TOP__KME_DEHALO__local_fb_cnt_dtl_idx_BITEND 19

#define FRC_TOP__KME_DEHALO__local_fb_cnt_dtl_ADDR 0x00003d9c
#define FRC_TOP__KME_DEHALO__local_fb_cnt_dtl_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_cnt_dtl_BITEND 14

//Register::KME_DEHALO_LOCAL_FB_6 0x1809cda0
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_ADDR 0x00003da0
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_dtl_sad_BITEND 31

//Register::KME_DEHALO_LOCAL_FB_7 0x1809cda4
#define FRC_TOP__KME_DEHALO__local_fb_mvn_ADDR 0x00003da4
#define FRC_TOP__KME_DEHALO__local_fb_mvn_BITSTART 24
#define FRC_TOP__KME_DEHALO__local_fb_mvn_BITEND 31

#define FRC_TOP__KME_DEHALO__local_fb_mvp_ADDR 0x00003da4
#define FRC_TOP__KME_DEHALO__local_fb_mvp_BITSTART 16
#define FRC_TOP__KME_DEHALO__local_fb_mvp_BITEND 23

#define FRC_TOP__KME_DEHALO__local_fb_occ_cor_th_ADDR 0x00003da4
#define FRC_TOP__KME_DEHALO__local_fb_occ_cor_th_BITSTART 8
#define FRC_TOP__KME_DEHALO__local_fb_occ_cor_th_BITEND 12

#define FRC_TOP__KME_DEHALO__local_fb_alpha_ADDR 0x00003da4
#define FRC_TOP__KME_DEHALO__local_fb_alpha_BITSTART 4
#define FRC_TOP__KME_DEHALO__local_fb_alpha_BITEND 7

#define FRC_TOP__KME_DEHALO__local_fb_dbg_ADDR 0x00003da4
#define FRC_TOP__KME_DEHALO__local_fb_dbg_BITSTART 2
#define FRC_TOP__KME_DEHALO__local_fb_dbg_BITEND 2

#define FRC_TOP__KME_DEHALO__local_fb_occ_cor_en_ADDR 0x00003da4
#define FRC_TOP__KME_DEHALO__local_fb_occ_cor_en_BITSTART 1
#define FRC_TOP__KME_DEHALO__local_fb_occ_cor_en_BITEND 1

#define FRC_TOP__KME_DEHALO__local_fb_en_ADDR 0x00003da4
#define FRC_TOP__KME_DEHALO__local_fb_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__local_fb_en_BITEND 0

/*KME_DEHALO2*/
//Register::KME_DEHALO2_08 0x1809ce08
#define FRC_TOP__KME_DEHALO2__mv_t_th_rg2_ADDR 0x00003e08
#define FRC_TOP__KME_DEHALO2__mv_t_th_rg2_BITSTART 10
#define FRC_TOP__KME_DEHALO2__mv_t_th_rg2_BITEND 17

#define FRC_TOP__KME_DEHALO2__sad_d_th_rg2_ADDR 0x00003e08
#define FRC_TOP__KME_DEHALO2__sad_d_th_rg2_BITSTART 0
#define FRC_TOP__KME_DEHALO2__sad_d_th_rg2_BITEND 9

//Register::KME_DEHALO2_10 0x1809ce10
#define FRC_TOP__KME_DEHALO2__sad_t_th_rg2_ADDR 0x00003e10
#define FRC_TOP__KME_DEHALO2__sad_t_th_rg2_BITSTART 8
#define FRC_TOP__KME_DEHALO2__sad_t_th_rg2_BITEND 17

#define FRC_TOP__KME_DEHALO2__tmv_num_rg2_ADDR 0x00003e10
#define FRC_TOP__KME_DEHALO2__tmv_num_rg2_BITSTART 0
#define FRC_TOP__KME_DEHALO2__tmv_num_rg2_BITEND 7

//Register::KME_DEHALO2_14 0x1809ce14
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg4_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg4_BITSTART 28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg4_BITEND 28

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg4_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg4_BITSTART 25
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg4_BITEND 27

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg4_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg4_BITSTART 22
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg4_BITEND 24

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg4_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg4_BITSTART 19
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg4_BITEND 21

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg4_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg4_BITSTART 16
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg4_BITEND 18

#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg3_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg3_BITSTART 12
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg3_BITEND 12

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg3_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg3_BITSTART 9
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg3_BITEND 11

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg3_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg3_BITSTART 6
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg3_BITEND 8

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg3_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg3_BITSTART 3
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg3_BITEND 5

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg3_ADDR 0x00003e14
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg3_BITSTART 0
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg3_BITEND 2

//Register::KME_DEHALO2_18 0x1809ce18
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg6_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg6_BITSTART 28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg6_BITEND 28

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg6_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg6_BITSTART 25
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg6_BITEND 27

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg6_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg6_BITSTART 22
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg6_BITEND 24

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg6_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg6_BITSTART 19
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg6_BITEND 21

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg6_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg6_BITSTART 16
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg6_BITEND 18

#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg5_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg5_BITSTART 12
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg5_BITEND 12

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg5_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg5_BITSTART 9
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg5_BITEND 11

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg5_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg5_BITSTART 6
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg5_BITEND 8

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg5_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg5_BITSTART 3
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg5_BITEND 5

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg5_ADDR 0x00003e18
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg5_BITSTART 0
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg5_BITEND 2

//Register::KME_DEHALO2_1C 0x1809ce1c
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg8_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg8_BITSTART 28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg8_BITEND 28

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg8_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg8_BITSTART 25
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg8_BITEND 27

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg8_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg8_BITSTART 22
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg8_BITEND 24

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg8_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg8_BITSTART 19
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg8_BITEND 21

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg8_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg8_BITSTART 16
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg8_BITEND 18

#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg7_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg7_BITSTART 12
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg7_BITEND 12

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg7_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg7_BITSTART 9
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg7_BITEND 11

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg7_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg7_BITSTART 6
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg7_BITEND 8

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg7_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg7_BITSTART 3
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg7_BITEND 5

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg7_ADDR 0x00003e1c
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg7_BITSTART 0
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg7_BITEND 2

//Register::KME_DEHALO2_20 0x1809ce20
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rga_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rga_BITSTART 28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rga_BITEND 28

#define FRC_TOP__KME_DEHALO2__smv_bypass_rga_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__smv_bypass_rga_BITSTART 25
#define FRC_TOP__KME_DEHALO2__smv_bypass_rga_BITEND 27

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rga_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rga_BITSTART 22
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rga_BITEND 24

#define FRC_TOP__KME_DEHALO2__ver_bypass_rga_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__ver_bypass_rga_BITSTART 19
#define FRC_TOP__KME_DEHALO2__ver_bypass_rga_BITEND 21

#define FRC_TOP__KME_DEHALO2__hor_bypass_rga_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__hor_bypass_rga_BITSTART 16
#define FRC_TOP__KME_DEHALO2__hor_bypass_rga_BITEND 18

#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg9_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg9_BITSTART 12
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg9_BITEND 12

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg9_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg9_BITSTART 9
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg9_BITEND 11

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg9_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg9_BITSTART 6
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg9_BITEND 8

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg9_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg9_BITSTART 3
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg9_BITEND 5

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg9_ADDR 0x00003e20
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg9_BITSTART 0
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg9_BITEND 2

//Register::KME_DEHALO2_24 0x1809ce24
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgc_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgc_BITSTART 28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgc_BITEND 28

#define FRC_TOP__KME_DEHALO2__smv_bypass_rgc_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__smv_bypass_rgc_BITSTART 25
#define FRC_TOP__KME_DEHALO2__smv_bypass_rgc_BITEND 27

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgc_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgc_BITSTART 22
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgc_BITEND 24

#define FRC_TOP__KME_DEHALO2__ver_bypass_rgc_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__ver_bypass_rgc_BITSTART 19
#define FRC_TOP__KME_DEHALO2__ver_bypass_rgc_BITEND 21

#define FRC_TOP__KME_DEHALO2__hor_bypass_rgc_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__hor_bypass_rgc_BITSTART 16
#define FRC_TOP__KME_DEHALO2__hor_bypass_rgc_BITEND 18

#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgb_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgb_BITSTART 12
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgb_BITEND 12

#define FRC_TOP__KME_DEHALO2__smv_bypass_rgb_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__smv_bypass_rgb_BITSTART 9
#define FRC_TOP__KME_DEHALO2__smv_bypass_rgb_BITEND 11

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgb_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgb_BITSTART 6
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgb_BITEND 8

#define FRC_TOP__KME_DEHALO2__ver_bypass_rgb_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__ver_bypass_rgb_BITSTART 3
#define FRC_TOP__KME_DEHALO2__ver_bypass_rgb_BITEND 5

#define FRC_TOP__KME_DEHALO2__hor_bypass_rgb_ADDR 0x00003e24
#define FRC_TOP__KME_DEHALO2__hor_bypass_rgb_BITSTART 0
#define FRC_TOP__KME_DEHALO2__hor_bypass_rgb_BITEND 2

//Register::KME_DEHALO2_28 0x1809ce28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rge_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rge_BITSTART 28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rge_BITEND 28

#define FRC_TOP__KME_DEHALO2__smv_bypass_rge_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__smv_bypass_rge_BITSTART 25
#define FRC_TOP__KME_DEHALO2__smv_bypass_rge_BITEND 27

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rge_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rge_BITSTART 22
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rge_BITEND 24

#define FRC_TOP__KME_DEHALO2__ver_bypass_rge_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__ver_bypass_rge_BITSTART 19
#define FRC_TOP__KME_DEHALO2__ver_bypass_rge_BITEND 21

#define FRC_TOP__KME_DEHALO2__hor_bypass_rge_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__hor_bypass_rge_BITSTART 16
#define FRC_TOP__KME_DEHALO2__hor_bypass_rge_BITEND 18

#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgd_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgd_BITSTART 12
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rgd_BITEND 12

#define FRC_TOP__KME_DEHALO2__smv_bypass_rgd_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__smv_bypass_rgd_BITSTART 9
#define FRC_TOP__KME_DEHALO2__smv_bypass_rgd_BITEND 11

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgd_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgd_BITSTART 6
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rgd_BITEND 8

#define FRC_TOP__KME_DEHALO2__ver_bypass_rgd_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__ver_bypass_rgd_BITSTART 3
#define FRC_TOP__KME_DEHALO2__ver_bypass_rgd_BITEND 5

#define FRC_TOP__KME_DEHALO2__hor_bypass_rgd_ADDR 0x00003e28
#define FRC_TOP__KME_DEHALO2__hor_bypass_rgd_BITSTART 0
#define FRC_TOP__KME_DEHALO2__hor_bypass_rgd_BITEND 2

//Register::KME_DEHALO2_2C 0x1809ce2c
#define FRC_TOP__KME_DEHALO2__dh_show_me2_cal_ph_infk_ADDR 0x00003e2c
#define FRC_TOP__KME_DEHALO2__dh_show_me2_cal_ph_infk_BITSTART 4
#define FRC_TOP__KME_DEHALO2__dh_show_me2_cal_ph_infk_BITEND 7

#define FRC_TOP__KME_DEHALO2__dh_show_me2_cal_ph_info_ADDR 0x00003e2c
#define FRC_TOP__KME_DEHALO2__dh_show_me2_cal_ph_info_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_show_me2_cal_ph_info_BITEND 3

//Register::KME_DEHALO2_30 0x1809ce30
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_blk_x_intv_ADDR 0x00003e30
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_blk_x_intv_BITSTART 25
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_blk_x_intv_BITEND 31

#define FRC_TOP__KME_DEHALO2__dh_glb_glb_gain_switch_ADDR 0x00003e30
#define FRC_TOP__KME_DEHALO2__dh_glb_glb_gain_switch_BITSTART 18
#define FRC_TOP__KME_DEHALO2__dh_glb_glb_gain_switch_BITEND 24

#define FRC_TOP__KME_DEHALO2__dh_glb_gain_switch_en_ADDR 0x00003e30
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_switch_en_BITSTART 17
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_switch_en_BITEND 17

#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_blk_y_intv_ADDR 0x00003e30
#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_blk_y_intv_BITSTART 9
#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_blk_y_intv_BITEND 16

#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_blk_x_intv_ADDR 0x00003e30
#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_blk_x_intv_BITSTART 2
#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_blk_x_intv_BITEND 8

#define FRC_TOP__KME_DEHALO2__dh_glb_bv0_bv1_switch_ADDR 0x00003e30
#define FRC_TOP__KME_DEHALO2__dh_glb_bv0_bv1_switch_BITSTART 1
#define FRC_TOP__KME_DEHALO2__dh_glb_bv0_bv1_switch_BITEND 1

#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_switch_en_ADDR 0x00003e30
#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_switch_en_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_bv0_bv1_switch_en_BITEND 0

//Register::KME_DEHALO2_34 0x1809ce34
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_blk_y_intv_ADDR 0x00003e34
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_blk_y_intv_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_glb_gain_blk_y_intv_BITEND 7

//Register::KME_DEHALO2_38 0x1809ce38
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch03_ADDR 0x00003e38
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch03_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch03_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch02_ADDR 0x00003e38
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch02_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch02_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch01_ADDR 0x00003e38
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch01_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch01_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch00_ADDR 0x00003e38
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch00_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch00_BITEND 6

//Register::KME_DEHALO2_3C 0x1809ce3c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch07_ADDR 0x00003e3c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch07_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch07_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch06_ADDR 0x00003e3c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch06_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch06_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch05_ADDR 0x00003e3c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch05_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch05_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch04_ADDR 0x00003e3c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch04_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch04_BITEND 6

//Register::KME_DEHALO2_40 0x1809ce40
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch13_ADDR 0x00003e40
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch13_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch13_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch12_ADDR 0x00003e40
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch12_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch12_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch11_ADDR 0x00003e40
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch11_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch11_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch10_ADDR 0x00003e40
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch10_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch10_BITEND 6

//Register::KME_DEHALO2_44 0x1809ce44
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch17_ADDR 0x00003e44
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch17_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch17_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch16_ADDR 0x00003e44
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch16_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch16_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch15_ADDR 0x00003e44
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch15_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch15_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch14_ADDR 0x00003e44
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch14_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch14_BITEND 6

//Register::KME_DEHALO2_48 0x1809ce48
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch23_ADDR 0x00003e48
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch23_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch23_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch22_ADDR 0x00003e48
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch22_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch22_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch21_ADDR 0x00003e48
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch21_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch21_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch20_ADDR 0x00003e48
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch20_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch20_BITEND 6

//Register::KME_DEHALO2_4C 0x1809ce4c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch27_ADDR 0x00003e4c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch27_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch27_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch26_ADDR 0x00003e4c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch26_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch26_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch25_ADDR 0x00003e4c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch25_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch25_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch24_ADDR 0x00003e4c
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch24_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch24_BITEND 6

//Register::KME_DEHALO2_50 0x1809ce50
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch33_ADDR 0x00003e50
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch33_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch33_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch32_ADDR 0x00003e50
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch32_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch32_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch31_ADDR 0x00003e50
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch31_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch31_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch30_ADDR 0x00003e50
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch30_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch30_BITEND 6

//Register::KME_DEHALO2_54 0x1809ce54
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch37_ADDR 0x00003e54
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch37_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch37_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch36_ADDR 0x00003e54
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch36_BITSTART 14
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch36_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch35_ADDR 0x00003e54
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch35_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch35_BITEND 13

#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch34_ADDR 0x00003e54
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch34_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_glb_gain_switch34_BITEND 6

//Register::KME_DEHALO2_58 0x1809ce58
#define FRC_TOP__KME_DEHALO2__dh_32blk_bv0_bv1_switch_ADDR 0x00003e58
#define FRC_TOP__KME_DEHALO2__dh_32blk_bv0_bv1_switch_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_32blk_bv0_bv1_switch_BITEND 31

//Register::KME_DEHALO2_74 0x1809ce74
#define FRC_TOP__KME_DEHALO2__dh_dlogo_logo_sour_ADDR 0x00003e74
#define FRC_TOP__KME_DEHALO2__dh_dlogo_logo_sour_BITSTART 31
#define FRC_TOP__KME_DEHALO2__dh_dlogo_logo_sour_BITEND 31

#define FRC_TOP__KME_DEHALO2__dh_logo_ip_pi_logo_switch_ADDR 0x00003e74
#define FRC_TOP__KME_DEHALO2__dh_logo_ip_pi_logo_switch_BITSTART 30
#define FRC_TOP__KME_DEHALO2__dh_logo_ip_pi_logo_switch_BITEND 30

#define FRC_TOP__KME_DEHALO2__dh_logo_shift_ADDR 0x00003e74
#define FRC_TOP__KME_DEHALO2__dh_logo_shift_BITSTART 26
#define FRC_TOP__KME_DEHALO2__dh_logo_shift_BITEND 29

#define FRC_TOP__KME_DEHALO2__dh_logo_sad_x_th_ADDR 0x00003e74
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_x_th_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_x_th_BITEND 25

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_th_ADDR 0x00003e74
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_th_BITSTART 10
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_th_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_ratio_ADDR 0x00003e74
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_ratio_BITSTART 6
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_ratio_BITEND 9

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_diff_th_ADDR 0x00003e74
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_diff_th_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_diff_th_BITEND 5

//Register::KME_DEHALO2_78 0x1809ce78
#define FRC_TOP__KME_DEHALO2__dh_logo_logo_x_th_ADDR 0x00003e78
#define FRC_TOP__KME_DEHALO2__dh_logo_logo_x_th_BITSTART 9
#define FRC_TOP__KME_DEHALO2__dh_logo_logo_x_th_BITEND 17

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_num_th_ADDR 0x00003e78
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_num_th_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_x_num_th_BITEND 8

//Register::KME_DEHALO2_7C 0x1809ce7c
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_y_th_ADDR 0x00003e7c
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_y_th_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_y_th_BITEND 25

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_th_ADDR 0x00003e7c
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_th_BITSTART 10
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_th_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_ratio_ADDR 0x00003e7c
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_ratio_BITSTART 6
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_ratio_BITEND 9

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_diff_th_ADDR 0x00003e7c
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_diff_th_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_diff_th_BITEND 5

//Register::KME_DEHALO2_80 0x1809ce80
#define FRC_TOP__KME_DEHALO2__dh_logo_logo_y_th_ADDR 0x00003e80
#define FRC_TOP__KME_DEHALO2__dh_logo_logo_y_th_BITSTART 9
#define FRC_TOP__KME_DEHALO2__dh_logo_logo_y_th_BITEND 17

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_num_th_ADDR 0x00003e80
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_num_th_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_y_num_th_BITEND 8

//Register::KME_DEHALO2_84 0x1809ce84
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_d_th_rg0_ADDR 0x00003e84
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_d_th_rg0_BITSTART 12
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_d_th_rg0_BITEND 21

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_th_rg0_ADDR 0x00003e84
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_th_rg0_BITSTART 6
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_th_rg0_BITEND 11

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_diff_th_rg0_ADDR 0x00003e84
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_diff_th_rg0_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_diff_th_rg0_BITEND 5

//Register::KME_DEHALO2_88 0x1809ce88
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_sad_th_ADDR 0x00003e88
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_sad_th_BITSTART 12
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_sad_th_BITEND 21

#define FRC_TOP__KME_DEHALO2__dh_logo_smv_mv_x_th_ADDR 0x00003e88
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_mv_x_th_BITSTART 6
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_mv_x_th_BITEND 11

#define FRC_TOP__KME_DEHALO2__dh_logo_smv_mv_y_th_ADDR 0x00003e88
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_mv_y_th_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_mv_y_th_BITEND 5

//Register::KME_DEHALO2_8C 0x1809ce8c
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_num_ADDR 0x00003e8c
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_num_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_num_BITEND 17

//Register::KME_DEHALO2_90 0x1809ce90
#define FRC_TOP__KME_DEHALO2__dh_dlogo_repeat_mod_ADDR 0x00003e90
#define FRC_TOP__KME_DEHALO2__dh_dlogo_repeat_mod_BITSTART 20
#define FRC_TOP__KME_DEHALO2__dh_dlogo_repeat_mod_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_logo_pat_en_ADDR 0x00003e90
#define FRC_TOP__KME_DEHALO2__dh_logo_pat_en_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_pat_en_BITEND 19

#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_bypass_rg0_ADDR 0x00003e90
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_bypass_rg0_BITSTART 15
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_bypass_rg0_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_smv_bypass_rg0_ADDR 0x00003e90
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_bypass_rg0_BITSTART 12
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_bypass_rg0_BITEND 14

#define FRC_TOP__KME_DEHALO2__dh_logo_mvd_bypass_rg0_ADDR 0x00003e90
#define FRC_TOP__KME_DEHALO2__dh_logo_mvd_bypass_rg0_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_logo_mvd_bypass_rg0_BITEND 10

#define FRC_TOP__KME_DEHALO2__dh_logo_ver_bypass_rg0_ADDR 0x00003e90
#define FRC_TOP__KME_DEHALO2__dh_logo_ver_bypass_rg0_BITSTART 4
#define FRC_TOP__KME_DEHALO2__dh_logo_ver_bypass_rg0_BITEND 6

#define FRC_TOP__KME_DEHALO2__dh_logo_hor_bypass_rg0_ADDR 0x00003e90
#define FRC_TOP__KME_DEHALO2__dh_logo_hor_bypass_rg0_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_hor_bypass_rg0_BITEND 2

//Register::KME_DEHALO2_94 0x1809ce94
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v3_ADDR 0x00003e94
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v3_BITSTART 24
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v3_BITEND 31

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v2_ADDR 0x00003e94
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v2_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v2_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v1_ADDR 0x00003e94
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v1_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v1_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v0_ADDR 0x00003e94
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v0_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_v0_BITEND 7

//Register::KME_DEHALO2_98 0x1809ce98
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h3_ADDR 0x00003e98
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h3_BITSTART 24
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h3_BITEND 31

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h2_ADDR 0x00003e98
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h2_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h2_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h1_ADDR 0x00003e98
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h1_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h1_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h0_ADDR 0x00003e98
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h0_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h0_BITEND 7

//Register::KME_DEHALO2_9C 0x1809ce9c
#define FRC_TOP__KME_DEHALO2__dh_logo_rdbk_en_ADDR 0x00003e9c
#define FRC_TOP__KME_DEHALO2__dh_logo_rdbk_en_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_rdbk_en_BITEND 16

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h5_ADDR 0x00003e9c
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h5_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h5_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h4_ADDR 0x00003e9c
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h4_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_rgn_h4_BITEND 7

//Register::KME_DEHALO2_A0 0x1809cea0
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_mode_rg0_ADDR 0x00003ea0
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_mode_rg0_BITSTART 26
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_mode_rg0_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_logo_sad_t_th_rg0_ADDR 0x00003ea0
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_t_th_rg0_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_t_th_rg0_BITEND 25

#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_num_rg0_ADDR 0x00003ea0
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_num_rg0_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_num_rg0_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_t_th_rg0_ADDR 0x00003ea0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_t_th_rg0_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_t_th_rg0_BITEND 7

//Register::KME_DEHALO2_A4 0x1809cea4
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_mode_rg1_ADDR 0x00003ea4
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_mode_rg1_BITSTART 26
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_mode_rg1_BITEND 27

#define FRC_TOP__KME_DEHALO2__dh_logo_sad_t_th_rg1_ADDR 0x00003ea4
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_t_th_rg1_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_t_th_rg1_BITEND 25

#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_num_rg1_ADDR 0x00003ea4
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_num_rg1_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_num_rg1_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_t_th_rg1_ADDR 0x00003ea4
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_t_th_rg1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_t_th_rg1_BITEND 7

//Register::KME_DEHALO2_A8 0x1809cea8
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_bypass_rg1_ADDR 0x00003ea8
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_bypass_rg1_BITSTART 10
#define FRC_TOP__KME_DEHALO2__dh_logo_smv_bypass_rg1_BITEND 12

#define FRC_TOP__KME_DEHALO2__dh_logo_mvd_bypass_rg1_ADDR 0x00003ea8
#define FRC_TOP__KME_DEHALO2__dh_logo_mvd_bypass_rg1_BITSTART 7
#define FRC_TOP__KME_DEHALO2__dh_logo_mvd_bypass_rg1_BITEND 9

#define FRC_TOP__KME_DEHALO2__dh_logo_ver_bypass_rg1_ADDR 0x00003ea8
#define FRC_TOP__KME_DEHALO2__dh_logo_ver_bypass_rg1_BITSTART 4
#define FRC_TOP__KME_DEHALO2__dh_logo_ver_bypass_rg1_BITEND 6

#define FRC_TOP__KME_DEHALO2__dh_logo_hor_bypass_rg1_ADDR 0x00003ea8
#define FRC_TOP__KME_DEHALO2__dh_logo_hor_bypass_rg1_BITSTART 1
#define FRC_TOP__KME_DEHALO2__dh_logo_hor_bypass_rg1_BITEND 3

#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_bypass_rg1_ADDR 0x00003ea8
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_bypass_rg1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_tmv_bypass_rg1_BITEND 0

//Register::KME_DEHALO2_AC 0x1809ceac
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_d_th_rg1_ADDR 0x00003eac
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_d_th_rg1_BITSTART 12
#define FRC_TOP__KME_DEHALO2__dh_logo_sad_d_th_rg1_BITEND 21

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_th_rg1_ADDR 0x00003eac
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_th_rg1_BITSTART 6
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_th_rg1_BITEND 11

#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_diff_th_rg1_ADDR 0x00003eac
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_diff_th_rg1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_logo_mv_d_diff_th_rg1_BITEND 5

//Register::KME_DEHALO2_B0 0x1809ceb0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_y1_ADDR 0x00003eb0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_y1_BITSTART 20
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_y1_BITEND 29

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_x2_ADDR 0x00003eb0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_x2_BITSTART 10
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_x2_BITEND 19

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_x1_ADDR 0x00003eb0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_x1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_x1_BITEND 9

//Register::KME_DEHALO2_B4 0x1809ceb4
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_y2_ADDR 0x00003eb4
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_y2_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_y2_BITEND 9

//Register::KME_DEHALO2_B8 0x1809ceb8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s3_ADDR 0x00003eb8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s3_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s3_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s2_ADDR 0x00003eb8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s2_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s2_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s1_ADDR 0x00003eb8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_s1_BITEND 7

//Register::KME_DEHALO2_BC 0x1809cebc
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_y1_ADDR 0x00003ebc
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_y1_BITSTART 18
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_y1_BITEND 26

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_x2_ADDR 0x00003ebc
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_x2_BITSTART 9
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_x2_BITEND 17

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_x1_ADDR 0x00003ebc
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_x1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_x1_BITEND 8

//Register::KME_DEHALO2_C0 0x1809cec0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_y2_ADDR 0x00003ec0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_y2_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_y2_BITEND 8

//Register::KME_DEHALO2_C4 0x1809cec4
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_cut_thr_ADDR 0x00003ec4
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_cut_thr_BITSTART 24
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvxfb_cut_thr_BITEND 31

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s3_ADDR 0x00003ec4
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s3_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s3_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s2_ADDR 0x00003ec4
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s2_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s2_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s1_ADDR 0x00003ec4
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_s1_BITEND 7

//Register::KME_DEHALO2_C8 0x1809cec8
#define FRC_TOP__KME_DEHALO2__dh_rt1_sadmv_bld_coef_ADDR 0x00003ec8
#define FRC_TOP__KME_DEHALO2__dh_rt1_sadmv_bld_coef_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_rt1_sadmv_bld_coef_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_rt1_mv_bld_coef_ADDR 0x00003ec8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mv_bld_coef_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mv_bld_coef_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_cut_thr_ADDR 0x00003ec8
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_cut_thr_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_rt1_mvyfb_cut_thr_BITEND 7

//Register::KME_DEHALO2_CC 0x1809cecc
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_y1_ADDR 0x00003ecc
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_y1_BITSTART 20
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_y1_BITEND 29

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_x2_ADDR 0x00003ecc
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_x2_BITSTART 10
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_x2_BITEND 19

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_x1_ADDR 0x00003ecc
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_x1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_x1_BITEND 9

//Register::KME_DEHALO2_D0 0x1809ced0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_y2_ADDR 0x00003ed0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_y2_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_y2_BITEND 9

//Register::KME_DEHALO2_D4 0x1809ced4
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s3_ADDR 0x00003ed4
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s3_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s3_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s2_ADDR 0x00003ed4
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s2_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s2_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s1_ADDR 0x00003ed4
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_s1_BITEND 7

//Register::KME_DEHALO2_D8 0x1809ced8
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_y1_ADDR 0x00003ed8
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_y1_BITSTART 18
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_y1_BITEND 26

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_x2_ADDR 0x00003ed8
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_x2_BITSTART 9
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_x2_BITEND 17

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_x1_ADDR 0x00003ed8
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_x1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_x1_BITEND 8

//Register::KME_DEHALO2_DC 0x1809cedc
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_y2_ADDR 0x00003edc
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_y2_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_y2_BITEND 8

//Register::KME_DEHALO2_E0 0x1809cee0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_cut_thr_ADDR 0x00003ee0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_cut_thr_BITSTART 24
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvxfb_cut_thr_BITEND 31

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s3_ADDR 0x00003ee0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s3_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s3_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s2_ADDR 0x00003ee0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s2_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s2_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s1_ADDR 0x00003ee0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s1_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_s1_BITEND 7

//Register::KME_DEHALO2_E4 0x1809cee4
#define FRC_TOP__KME_DEHALO2__dh_phflt_sadmv_bld_coef_ADDR 0x00003ee4
#define FRC_TOP__KME_DEHALO2__dh_phflt_sadmv_bld_coef_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_phflt_sadmv_bld_coef_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_phflt_mv_bld_coef_ADDR 0x00003ee4
#define FRC_TOP__KME_DEHALO2__dh_phflt_mv_bld_coef_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_phflt_mv_bld_coef_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_cut_thr_ADDR 0x00003ee4
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_cut_thr_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_phflt_mvyfb_cut_thr_BITEND 7

//Register::KME_DEHALO2_E8 0x1809cee8
#define FRC_TOP__KME_DEHALO2__tmv_mode_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__tmv_mode_rg2_BITSTART 25
#define FRC_TOP__KME_DEHALO2__tmv_mode_rg2_BITEND 26

#define FRC_TOP__KME_DEHALO2__mv_d_th_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__mv_d_th_rg2_BITSTART 19
#define FRC_TOP__KME_DEHALO2__mv_d_th_rg2_BITEND 24

#define FRC_TOP__KME_DEHALO2__mv_d_diff_th_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__mv_d_diff_th_rg2_BITSTART 13
#define FRC_TOP__KME_DEHALO2__mv_d_diff_th_rg2_BITEND 18

#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg2_BITSTART 12
#define FRC_TOP__KME_DEHALO2__tmv_bypass_rg2_BITEND 12

#define FRC_TOP__KME_DEHALO2__smv_bypass_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg2_BITSTART 9
#define FRC_TOP__KME_DEHALO2__smv_bypass_rg2_BITEND 11

#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg2_BITSTART 6
#define FRC_TOP__KME_DEHALO2__mvd_bypass_rg2_BITEND 8

#define FRC_TOP__KME_DEHALO2__ver_bypass_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg2_BITSTART 3
#define FRC_TOP__KME_DEHALO2__ver_bypass_rg2_BITEND 5

#define FRC_TOP__KME_DEHALO2__hor_bypass_rg2_ADDR 0x00003ee8
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg2_BITSTART 0
#define FRC_TOP__KME_DEHALO2__hor_bypass_rg2_BITEND 2

//Register::KME_DEHALO2_POST_PFV_RT1_0 0x1809ceec
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_th_limit_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_th_limit_BITSTART 27
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_th_limit_BITEND 31

#define FRC_TOP__KME_DEHALO2__post_pfv_cent_pos_shift_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_pfv_cent_pos_shift_BITSTART 24
#define FRC_TOP__KME_DEHALO2__post_pfv_cent_pos_shift_BITEND 26

#define FRC_TOP__KME_DEHALO2__post_pfv_edge_apl_diff_th_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_pfv_edge_apl_diff_th_BITSTART 18
#define FRC_TOP__KME_DEHALO2__post_pfv_edge_apl_diff_th_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_mv_edge_unorder_en_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_unorder_en_BITSTART 17
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_unorder_en_BITEND 17

#define FRC_TOP__KME_DEHALO2__post_pfv_edge_prot_en_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_pfv_edge_prot_en_BITSTART 16
#define FRC_TOP__KME_DEHALO2__post_pfv_edge_prot_en_BITEND 16

#define FRC_TOP__KME_DEHALO2__post_pfv_edge_max_min_apl_gain_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_pfv_edge_max_min_apl_gain_BITSTART 13
#define FRC_TOP__KME_DEHALO2__post_pfv_edge_max_min_apl_gain_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_post_proc_pfv_en_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__dh_post_proc_pfv_en_BITSTART 12
#define FRC_TOP__KME_DEHALO2__dh_post_proc_pfv_en_BITEND 12

#define FRC_TOP__KME_DEHALO2__post_rt1_gmv_near_gain_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_rt1_gmv_near_gain_BITSTART 9
#define FRC_TOP__KME_DEHALO2__post_rt1_gmv_near_gain_BITEND 11

#define FRC_TOP__KME_DEHALO2__post_pfv_cond_mvd_bypass_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_pfv_cond_mvd_bypass_BITSTART 8
#define FRC_TOP__KME_DEHALO2__post_pfv_cond_mvd_bypass_BITEND 8

#define FRC_TOP__KME_DEHALO2__post_rt1_gmv_near_th_max_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_rt1_gmv_near_th_max_BITSTART 3
#define FRC_TOP__KME_DEHALO2__post_rt1_gmv_near_th_max_BITEND 7

#define FRC_TOP__KME_DEHALO2__post_rt1_mv_nearbg_mode_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_rt1_mv_nearbg_mode_BITSTART 1
#define FRC_TOP__KME_DEHALO2__post_rt1_mv_nearbg_mode_BITEND 2

#define FRC_TOP__KME_DEHALO2__post_rt1_pfv_diff_bypass_ADDR 0x00003eec
#define FRC_TOP__KME_DEHALO2__post_rt1_pfv_diff_bypass_BITSTART 0
#define FRC_TOP__KME_DEHALO2__post_rt1_pfv_diff_bypass_BITEND 0

//Register::KME_DEHALO2_POST_PFV_RT1_1 0x1809cef0
#define FRC_TOP__KME_DEHALO2__post_rt1_bg_move_mvth_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_bg_move_mvth_BITSTART 27
#define FRC_TOP__KME_DEHALO2__post_rt1_bg_move_mvth_BITEND 31

#define FRC_TOP__KME_DEHALO2__post_rt1_edge_max_min_apl_gain_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_edge_max_min_apl_gain_BITSTART 24
#define FRC_TOP__KME_DEHALO2__post_rt1_edge_max_min_apl_gain_BITEND 26

#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_range_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_range_BITSTART 19
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_range_BITEND 23

#define FRC_TOP__KME_DEHALO2__post_rt1_mv_nearbg_bypass_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_mv_nearbg_bypass_BITSTART 18
#define FRC_TOP__KME_DEHALO2__post_rt1_mv_nearbg_bypass_BITEND 18

#define FRC_TOP__KME_DEHALO2__post_rt1_cond_mvd_bypass_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_cond_mvd_bypass_BITSTART 17
#define FRC_TOP__KME_DEHALO2__post_rt1_cond_mvd_bypass_BITEND 17

#define FRC_TOP__KME_DEHALO2__post_rt1_rt_sr_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_rt_sr_BITSTART 13
#define FRC_TOP__KME_DEHALO2__post_rt1_rt_sr_BITEND 16

#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_diff_range_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_diff_range_BITSTART 8
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_diff_range_BITEND 12

#define FRC_TOP__KME_DEHALO2__post_rt1_edge_apl_diff_th_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__post_rt1_edge_apl_diff_th_BITSTART 2
#define FRC_TOP__KME_DEHALO2__post_rt1_edge_apl_diff_th_BITEND 7

#define FRC_TOP__KME_DEHALO2__dh_rt1_edge_prot_en_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__dh_rt1_edge_prot_en_BITSTART 1
#define FRC_TOP__KME_DEHALO2__dh_rt1_edge_prot_en_BITEND 1

#define FRC_TOP__KME_DEHALO2__dh_post_proc_rt1_en_ADDR 0x00003ef0
#define FRC_TOP__KME_DEHALO2__dh_post_proc_rt1_en_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_post_proc_rt1_en_BITEND 0

//Register::KME_DEHALO2_POST_PFV_RT1_2 0x1809cef4
#define FRC_TOP__KME_DEHALO2__post_rt1_blk_haloext_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__post_rt1_blk_haloext_BITSTART 29
#define FRC_TOP__KME_DEHALO2__post_rt1_blk_haloext_BITEND 31

#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_onegmv_th_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_onegmv_th_BITSTART 24
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_onegmv_th_BITEND 28

#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_sum_th_gain_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_sum_th_gain_BITSTART 21
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_sum_th_gain_BITEND 23

#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_avg_cnt_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_avg_cnt_BITSTART 18
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_avg_cnt_BITEND 20

#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_ab_sel_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_ab_sel_BITSTART 17
#define FRC_TOP__KME_DEHALO2__dh_mv_edge_mvd_ab_sel_BITEND 17

#define FRC_TOP__KME_DEHALO2__dh_pfv_cor_by_bgapl_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_pfv_cor_by_bgapl_BITSTART 16
#define FRC_TOP__KME_DEHALO2__dh_pfv_cor_by_bgapl_BITEND 16

#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_shift_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_shift_BITSTART 12
#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_shift_BITEND 15

#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_min_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_min_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_min_BITEND 11

#define FRC_TOP__KME_DEHALO2__dh_occpred_range_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_occpred_range_BITSTART 4
#define FRC_TOP__KME_DEHALO2__dh_occpred_range_BITEND 7

#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_onegmv_bypass_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_onegmv_bypass_BITSTART 3
#define FRC_TOP__KME_DEHALO2__post_rt1_mvab_onegmv_bypass_BITEND 3

#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_gain_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_gain_BITSTART 1
#define FRC_TOP__KME_DEHALO2__dh_occpred_diff_th_gain_BITEND 2

#define FRC_TOP__KME_DEHALO2__dh_occpred_en_ADDR 0x00003ef4
#define FRC_TOP__KME_DEHALO2__dh_occpred_en_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_occpred_en_BITEND 0

//Register::KME_DEHALO2_HIGH_DET 0x1809ce5c
#define FRC_TOP__KME_DEHALO2__dh_high_det_en_ADDR 0x00003e5c
#define FRC_TOP__KME_DEHALO2__dh_high_det_en_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_high_det_en_BITEND 0

//Register::DH_OCCL_EXTEND_0 0x1809ce60
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_ucov_y_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_ucov_y_range_BITSTART 27
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_ucov_y_range_BITEND 29

#define FRC_TOP__KME_DEHALO2__occl_extend_fg_ucov_x_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_ucov_x_range_BITSTART 24
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_ucov_x_range_BITEND 26

#define FRC_TOP__KME_DEHALO2__occl_extend_fg_cov_y_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_cov_y_range_BITSTART 19
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_cov_y_range_BITEND 21

#define FRC_TOP__KME_DEHALO2__occl_extend_fg_cov_x_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_cov_x_range_BITSTART 16
#define FRC_TOP__KME_DEHALO2__occl_extend_fg_cov_x_range_BITEND 18

#define FRC_TOP__KME_DEHALO2__occl_extend_bg_ucov_y_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_ucov_y_range_BITSTART 12
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_ucov_y_range_BITEND 14

#define FRC_TOP__KME_DEHALO2__occl_extend_bg_ucov_x_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_ucov_x_range_BITSTART 9
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_ucov_x_range_BITEND 11

#define FRC_TOP__KME_DEHALO2__occl_extend_mv_sync_en_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_mv_sync_en_BITSTART 8
#define FRC_TOP__KME_DEHALO2__occl_extend_mv_sync_en_BITEND 8

#define FRC_TOP__KME_DEHALO2__occl_extend_bg_cov_y_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_cov_y_range_BITSTART 5
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_cov_y_range_BITEND 7

#define FRC_TOP__KME_DEHALO2__occl_extend_bg_cov_x_range_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_cov_x_range_BITSTART 2
#define FRC_TOP__KME_DEHALO2__occl_extend_bg_cov_x_range_BITEND 4

#define FRC_TOP__KME_DEHALO2__occl_extend_mode_ADDR 0x00003e60
#define FRC_TOP__KME_DEHALO2__occl_extend_mode_BITSTART 0
#define FRC_TOP__KME_DEHALO2__occl_extend_mode_BITEND 1

//Register::DH_OCCL_EXTEND_1 0x1809ce64
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallAPLThr_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallAPLThr_BITSTART 24
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallAPLThr_BITEND 31

#define FRC_TOP__KME_DEHALO2__PostCorr_SmallDTLThr_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallDTLThr_BITSTART 16
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallDTLThr_BITEND 23

#define FRC_TOP__KME_DEHALO2__PostCorr_MVAB_Ratio_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_MVAB_Ratio_BITSTART 13
#define FRC_TOP__KME_DEHALO2__PostCorr_MVAB_Ratio_BITEND 13

#define FRC_TOP__KME_DEHALO2__PostCorr_OcclCntThr_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_OcclCntThr_BITSTART 4
#define FRC_TOP__KME_DEHALO2__PostCorr_OcclCntThr_BITEND 8

#define FRC_TOP__KME_DEHALO2__PostCorr_MVABDiff_Enable_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_MVABDiff_Enable_BITSTART 3
#define FRC_TOP__KME_DEHALO2__PostCorr_MVABDiff_Enable_BITEND 3

#define FRC_TOP__KME_DEHALO2__PostCorr_SmallDTL_Enable_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallDTL_Enable_BITSTART 2
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallDTL_Enable_BITEND 2

#define FRC_TOP__KME_DEHALO2__PostCorr_SmallAPL_Enable_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallAPL_Enable_BITSTART 1
#define FRC_TOP__KME_DEHALO2__PostCorr_SmallAPL_Enable_BITEND 1

#define FRC_TOP__KME_DEHALO2__PostCorr_NeiOccl_Enable_ADDR 0x00003e64
#define FRC_TOP__KME_DEHALO2__PostCorr_NeiOccl_Enable_BITSTART 0
#define FRC_TOP__KME_DEHALO2__PostCorr_NeiOccl_Enable_BITEND 0

//Register::DH_OCCL_EXTEND_2 0x1809ce68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_CurBGMV_Ratio_ADDR 0x00003e68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_CurBGMV_Ratio_BITSTART 12
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_CurBGMV_Ratio_BITEND 14

#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABIsGMV_Ratio_ADDR 0x00003e68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABIsGMV_Ratio_BITSTART 8
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABIsGMV_Ratio_BITEND 9

#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABDiff_Ratio_ADDR 0x00003e68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABDiff_Ratio_BITSTART 4
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABDiff_Ratio_BITEND 5

#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_GmvSel_ADDR 0x00003e68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_GmvSel_BITSTART 3
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_GmvSel_BITEND 3

#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_CurBGMV_Enable_ADDR 0x00003e68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_CurBGMV_Enable_BITSTART 2
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_CurBGMV_Enable_BITEND 2

#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABIsGMV_Enable_ADDR 0x00003e68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABIsGMV_Enable_BITSTART 1
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABIsGMV_Enable_BITEND 1

#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABDiff_Enable_ADDR 0x00003e68
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABDiff_Enable_BITSTART 0
#define FRC_TOP__KME_DEHALO2__occlExt_ErrOccl_MVABDiff_Enable_BITEND 0

//Register::DH_OCCL_EXTEND_3 0x1809ce6c
#define FRC_TOP__KME_DEHALO2__occlExt_APLLargeThr_ADDR 0x00003e6c
#define FRC_TOP__KME_DEHALO2__occlExt_APLLargeThr_BITSTART 24
#define FRC_TOP__KME_DEHALO2__occlExt_APLLargeThr_BITEND 31

#define FRC_TOP__KME_DEHALO2__occlExt_SADSmallThr_ADDR 0x00003e6c
#define FRC_TOP__KME_DEHALO2__occlExt_SADSmallThr_BITSTART 8
#define FRC_TOP__KME_DEHALO2__occlExt_SADSmallThr_BITEND 15

#define FRC_TOP__KME_DEHALO2__occlExt_ExtMvSel_ADDR 0x00003e6c
#define FRC_TOP__KME_DEHALO2__occlExt_ExtMvSel_BITSTART 4
#define FRC_TOP__KME_DEHALO2__occlExt_ExtMvSel_BITEND 4

#define FRC_TOP__KME_DEHALO2__occlExt_APLProt_Enable_ADDR 0x00003e6c
#define FRC_TOP__KME_DEHALO2__occlExt_APLProt_Enable_BITSTART 3
#define FRC_TOP__KME_DEHALO2__occlExt_APLProt_Enable_BITEND 3

#define FRC_TOP__KME_DEHALO2__occlExt_OcclProt_Enable_ADDR 0x00003e6c
#define FRC_TOP__KME_DEHALO2__occlExt_OcclProt_Enable_BITSTART 2
#define FRC_TOP__KME_DEHALO2__occlExt_OcclProt_Enable_BITEND 2

#define FRC_TOP__KME_DEHALO2__occlExt_SADProt_Enable_ADDR 0x00003e6c
#define FRC_TOP__KME_DEHALO2__occlExt_SADProt_Enable_BITSTART 1
#define FRC_TOP__KME_DEHALO2__occlExt_SADProt_Enable_BITEND 1

#define FRC_TOP__KME_DEHALO2__occlExt_EdgProt_Enable_ADDR 0x00003e6c
#define FRC_TOP__KME_DEHALO2__occlExt_EdgProt_Enable_BITSTART 0
#define FRC_TOP__KME_DEHALO2__occlExt_EdgProt_Enable_BITEND 0

//Register::KME_DEHALO_POSTCORR 0x1809ce70
#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_Enable_ADDR 0x00003e70
#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_Enable_BITSTART 8
#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_Enable_BITEND 8

#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_cov_cnt_ADDR 0x00003e70
#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_cov_cnt_BITSTART 4
#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_cov_cnt_BITEND 7

#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_ucov_cnt_ADDR 0x00003e70
#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_ucov_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__dh_PostCorr_saddiff_ucov_cnt_BITEND 3

/*KME_DEHALO3*/
//Register::KME_DEHALO3_0C 0x1809c30c
#define FRC_TOP__KME_DEHALO3__dh_sta_fb_lvl_thr_ADDR 0x0000330c
#define FRC_TOP__KME_DEHALO3__dh_sta_fb_lvl_thr_BITSTART 2
#define FRC_TOP__KME_DEHALO3__dh_sta_fb_lvl_thr_BITEND 9

#define FRC_TOP__KME_DEHALO3__dh_sta_fb_lvl_sta_en_ADDR 0x0000330c
#define FRC_TOP__KME_DEHALO3__dh_sta_fb_lvl_sta_en_BITSTART 1
#define FRC_TOP__KME_DEHALO3__dh_sta_fb_lvl_sta_en_BITEND 1

#define FRC_TOP__KME_DEHALO3__dh_pfvconf_statis_en_ADDR 0x0000330c
#define FRC_TOP__KME_DEHALO3__dh_pfvconf_statis_en_BITSTART 0
#define FRC_TOP__KME_DEHALO3__dh_pfvconf_statis_en_BITEND 0

//Register::KME_DEHALO3_10 0x1809c310
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_00_ADDR 0x00003310
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_00_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_00_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_00_ADDR 0x00003310
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_00_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_00_BITEND 19

//Register::KME_DEHALO3_14 0x1809c314
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_01_ADDR 0x00003314
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_01_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_01_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_01_ADDR 0x00003314
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_01_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_01_BITEND 19

//Register::KME_DEHALO3_18 0x1809c318
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_02_ADDR 0x00003318
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_02_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_02_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_02_ADDR 0x00003318
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_02_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_02_BITEND 19

//Register::KME_DEHALO3_1C 0x1809c31c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_03_ADDR 0x0000331c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_03_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_03_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_03_ADDR 0x0000331c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_03_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_03_BITEND 19

//Register::KME_DEHALO3_20 0x1809c320
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_04_ADDR 0x00003320
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_04_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_04_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_04_ADDR 0x00003320
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_04_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_04_BITEND 19

//Register::KME_DEHALO3_24 0x1809c324
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_05_ADDR 0x00003324
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_05_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_05_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_05_ADDR 0x00003324
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_05_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_05_BITEND 19

//Register::KME_DEHALO3_28 0x1809c328
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_06_ADDR 0x00003328
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_06_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_06_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_06_ADDR 0x00003328
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_06_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_06_BITEND 19

//Register::KME_DEHALO3_2C 0x1809c32c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_07_ADDR 0x0000332c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_07_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_07_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_07_ADDR 0x0000332c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_07_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_07_BITEND 19

//Register::KME_DEHALO3_30 0x1809c330
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_10_ADDR 0x00003330
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_10_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_10_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_10_ADDR 0x00003330
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_10_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_10_BITEND 19

//Register::KME_DEHALO3_34 0x1809c334
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_11_ADDR 0x00003334
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_11_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_11_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_11_ADDR 0x00003334
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_11_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_11_BITEND 19

//Register::KME_DEHALO3_38 0x1809c338
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_12_ADDR 0x00003338
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_12_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_12_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_12_ADDR 0x00003338
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_12_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_12_BITEND 19

//Register::KME_DEHALO3_3C 0x1809c33c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_13_ADDR 0x0000333c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_13_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_13_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_13_ADDR 0x0000333c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_13_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_13_BITEND 19

//Register::KME_DEHALO3_40 0x1809c340
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_14_ADDR 0x00003340
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_14_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_14_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_14_ADDR 0x00003340
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_14_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_14_BITEND 19

//Register::KME_DEHALO3_44 0x1809c344
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_15_ADDR 0x00003344
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_15_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_15_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_15_ADDR 0x00003344
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_15_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_15_BITEND 19

//Register::KME_DEHALO3_48 0x1809c348
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_16_ADDR 0x00003348
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_16_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_16_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_16_ADDR 0x00003348
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_16_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_16_BITEND 19

//Register::KME_DEHALO3_4C 0x1809c34c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_17_ADDR 0x0000334c
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_17_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_17_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_17_ADDR 0x0000334c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_17_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_17_BITEND 19

//Register::KME_DEHALO3_50 0x1809c350
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_o_row_cnt_ADDR 0x00003350
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_o_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_o_row_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_20_ADDR 0x00003350
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_20_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_20_BITEND 19

//Register::KME_DEHALO3_54 0x1809c354
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_o_blk_cnt_ADDR 0x00003354
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_o_blk_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_o_blk_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_21_ADDR 0x00003354
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_21_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_21_BITEND 19

//Register::KME_DEHALO3_58 0x1809c358
#define FRC_TOP__KME_DEHALO3__regr_dh_out_in_row_cnt_ADDR 0x00003358
#define FRC_TOP__KME_DEHALO3__regr_dh_out_in_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_out_in_row_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_22_ADDR 0x00003358
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_22_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_22_BITEND 19

//Register::KME_DEHALO3_5C 0x1809c35c
#define FRC_TOP__KME_DEHALO3__regr_dh_out_in_blk_cnt_ADDR 0x0000335c
#define FRC_TOP__KME_DEHALO3__regr_dh_out_in_blk_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_out_in_blk_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_23_ADDR 0x0000335c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_23_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_23_BITEND 19

//Register::KME_DEHALO3_60 0x1809c360
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_out_row_cnt_ADDR 0x00003360
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_out_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_out_row_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_24_ADDR 0x00003360
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_24_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_24_BITEND 19

//Register::KME_DEHALO3_64 0x1809c364
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_out_blk_cnt_ADDR 0x00003364
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_out_blk_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_out_blk_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_25_ADDR 0x00003364
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_25_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_25_BITEND 19

//Register::KME_DEHALO3_68 0x1809c368
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_in_row_cnt_ADDR 0x00003368
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_in_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_in_row_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_26_ADDR 0x00003368
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_26_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_26_BITEND 19

//Register::KME_DEHALO3_6C 0x1809c36c
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_in_blk_cnt_ADDR 0x0000336c
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_in_blk_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_pstflt_in_blk_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_27_ADDR 0x0000336c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_27_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_27_BITEND 19

//Register::KME_DEHALO3_70 0x1809c370
#define FRC_TOP__KME_DEHALO3__regr_dh_rt2_in_row_cnt_ADDR 0x00003370
#define FRC_TOP__KME_DEHALO3__regr_dh_rt2_in_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_rt2_in_row_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_30_ADDR 0x00003370
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_30_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_30_BITEND 19

//Register::KME_DEHALO3_74 0x1809c374
#define FRC_TOP__KME_DEHALO3__regr_dh_rt2_in_blk_cnt_ADDR 0x00003374
#define FRC_TOP__KME_DEHALO3__regr_dh_rt2_in_blk_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_rt2_in_blk_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_31_ADDR 0x00003374
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_31_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_31_BITEND 19

//Register::KME_DEHALO3_78 0x1809c378
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_out_row_cnt_ADDR 0x00003378
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_out_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_out_row_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_32_ADDR 0x00003378
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_32_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_32_BITEND 19

//Register::KME_DEHALO3_7C 0x1809c37c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_33_ADDR 0x0000337c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_33_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_33_BITEND 19

//Register::KME_DEHALO3_80 0x1809c380
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_in_blk_cnt_ADDR 0x00003380
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_in_blk_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_in_blk_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_34_ADDR 0x00003380
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_34_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_34_BITEND 19

//Register::KME_DEHALO3_84 0x1809c384
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_in_row_cnt_ADDR 0x00003384
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_in_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_in_row_cnt_BITEND 29

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_35_ADDR 0x00003384
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_35_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_35_BITEND 19

//Register::KME_DEHALO3_88 0x1809c388
#define FRC_TOP__KME_DEHALO3__regr_dh_prepatt_info_blk_cnt_ADDR 0x00003388
#define FRC_TOP__KME_DEHALO3__regr_dh_prepatt_info_blk_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_prepatt_info_blk_cnt_BITEND 28

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_36_ADDR 0x00003388
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_36_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_36_BITEND 19

//Register::KME_DEHALO3_8C 0x1809c38c
#define FRC_TOP__KME_DEHALO3__regr_dh_prepatt_info_row_cnt_ADDR 0x0000338c
#define FRC_TOP__KME_DEHALO3__regr_dh_prepatt_info_row_cnt_BITSTART 20
#define FRC_TOP__KME_DEHALO3__regr_dh_prepatt_info_row_cnt_BITEND 28

#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_37_ADDR 0x0000338c
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_37_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pfvconf_37_BITEND 19

//Register::KME_DEHALO3_90 0x1809c390
#define FRC_TOP__KME_DEHALO3__regr_dh_out_crc_result_ADDR 0x00003390
#define FRC_TOP__KME_DEHALO3__regr_dh_out_crc_result_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_out_crc_result_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_in_crc_result_ADDR 0x00003390
#define FRC_TOP__KME_DEHALO3__regr_dh_in_crc_result_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_in_crc_result_BITEND 15

//Register::KME_DEHALO3_98 0x1809c398
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_out_blk_cnt_ADDR 0x00003398
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_out_blk_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_pcp_out_blk_cnt_BITEND 9

//Register::KME_DEHALO3_A0 0x1809c3a0
#define FRC_TOP__KME_DEHALO3__regr_dh_readback_dummy0_ADDR 0x000033a0
#define FRC_TOP__KME_DEHALO3__regr_dh_readback_dummy0_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_readback_dummy0_BITEND 31

//Register::KME_DEHALO3_A4 0x1809c3a4
#define FRC_TOP__KME_DEHALO3__regr_dh_out_out_blk_cnt_ADDR 0x000033a4
#define FRC_TOP__KME_DEHALO3__regr_dh_out_out_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO3__regr_dh_out_out_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO3__regr_dh_out_out_row_cnt_ADDR 0x000033a4
#define FRC_TOP__KME_DEHALO3__regr_dh_out_out_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_out_out_row_cnt_BITEND 9

//Register::KME_DEHALO3_B0 0x1809c3b0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_01_ADDR 0x000033b0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_01_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_01_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_00_ADDR 0x000033b0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_00_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_00_BITEND 15

//Register::KME_DEHALO3_B4 0x1809c3b4
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_03_ADDR 0x000033b4
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_03_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_03_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_02_ADDR 0x000033b4
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_02_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_02_BITEND 15

//Register::KME_DEHALO3_B8 0x1809c3b8
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_10_ADDR 0x000033b8
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_10_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_10_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_04_ADDR 0x000033b8
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_04_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_04_BITEND 15

//Register::KME_DEHALO3_BC 0x1809c3bc
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_12_ADDR 0x000033bc
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_12_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_12_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_11_ADDR 0x000033bc
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_11_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_11_BITEND 15

//Register::KME_DEHALO3_C0 0x1809c3c0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_14_ADDR 0x000033c0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_14_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_14_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_13_ADDR 0x000033c0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_13_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_13_BITEND 15

//Register::KME_DEHALO3_C4 0x1809c3c4
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_21_ADDR 0x000033c4
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_21_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_21_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_20_ADDR 0x000033c4
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_20_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_20_BITEND 15

//Register::KME_DEHALO3_C8 0x1809c3c8
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_23_ADDR 0x000033c8
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_23_BITSTART 16
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_23_BITEND 31

#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_22_ADDR 0x000033c8
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_22_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_22_BITEND 15

//Register::KME_DEHALO3_CC 0x1809c3cc
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_24_ADDR 0x000033cc
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_24_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_logo_rdbk_24_BITEND 15

//Register::KME_DEHALO3_D0 0x1809c3d0
#define FRC_TOP__KME_DEHALO3__regr_dh_rt1_row_num_rdbk_ADDR 0x000033d0
#define FRC_TOP__KME_DEHALO3__regr_dh_rt1_row_num_rdbk_BITSTART 9
#define FRC_TOP__KME_DEHALO3__regr_dh_rt1_row_num_rdbk_BITEND 17

#define FRC_TOP__KME_DEHALO3__regr_dh_rt1_blk_num_rdbk_ADDR 0x000033d0
#define FRC_TOP__KME_DEHALO3__regr_dh_rt1_blk_num_rdbk_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_rt1_blk_num_rdbk_BITEND 8

//Register::KME_DEHALO3_D4 0x1809c3d4
#define FRC_TOP__KME_DEHALO3__regr_dh_input_blk_cnt_ADDR 0x000033d4
#define FRC_TOP__KME_DEHALO3__regr_dh_input_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO3__regr_dh_input_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO3__regr_dh_input_row_cnt_ADDR 0x000033d4
#define FRC_TOP__KME_DEHALO3__regr_dh_input_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_input_row_cnt_BITEND 9

//Register::KME_DEHALO3_D8 0x1809c3d8
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_21_ADDR 0x000033d8
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_21_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_21_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_20_ADDR 0x000033d8
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_20_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_20_BITEND 11

//Register::KME_DEHALO3_DC 0x1809c3dc
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_23_ADDR 0x000033dc
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_23_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_23_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_22_ADDR 0x000033dc
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_22_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_22_BITEND 11

//Register::KME_DEHALO3_E0 0x1809c3e0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_25_ADDR 0x000033e0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_25_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_25_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_24_ADDR 0x000033e0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_24_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_24_BITEND 11

//Register::KME_DEHALO3_E4 0x1809c3e4
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_27_ADDR 0x000033e4
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_27_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_27_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_26_ADDR 0x000033e4
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_26_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_26_BITEND 11

//Register::KME_DEHALO3_E8 0x1809c3e8
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_31_ADDR 0x000033e8
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_31_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_31_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_30_ADDR 0x000033e8
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_30_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_30_BITEND 11

//Register::KME_DEHALO3_EC 0x1809c3ec
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_33_ADDR 0x000033ec
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_33_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_33_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_32_ADDR 0x000033ec
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_32_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_32_BITEND 11

//Register::KME_DEHALO3_F0 0x1809c3f0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_35_ADDR 0x000033f0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_35_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_35_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_34_ADDR 0x000033f0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_34_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_34_BITEND 11

//Register::KME_DEHALO3_F4 0x1809c3f4
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_37_ADDR 0x000033f4
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_37_BITSTART 12
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_37_BITEND 23

#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_36_ADDR 0x000033f4
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_36_BITSTART 0
#define FRC_TOP__KME_DEHALO3__regr_dh_fb_cnt_36_BITEND 11

/*KME_DM_TOP0*/
//Register::KME_00_START_ADDRESS0 0x1809c000
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address0_ADDR 0x00003000
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address0_BITEND 31

//Register::KME_00_START_ADDRESS1 0x1809c004
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address1_ADDR 0x00003004
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address1_BITEND 31

//Register::KME_00_START_ADDRESS2 0x1809c008
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address2_ADDR 0x00003008
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address2_BITEND 31

//Register::KME_00_START_ADDRESS3 0x1809c00c
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address3_ADDR 0x0000300c
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address3_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address3_BITEND 31

//Register::KME_00_START_ADDRESS4 0x1809c010
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address4_ADDR 0x00003010
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address4_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address4_BITEND 31

//Register::KME_00_START_ADDRESS5 0x1809c014
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address5_ADDR 0x00003014
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address5_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_start_address5_BITEND 31

//Register::KME_00_END_ADDRESS0 0x1809c018
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address0_ADDR 0x00003018
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address0_BITEND 31

//Register::KME_00_END_ADDRESS1 0x1809c01c
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address1_ADDR 0x0000301c
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address1_BITEND 31

//Register::KME_00_END_ADDRESS2 0x1809c020
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address2_ADDR 0x00003020
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address2_BITEND 31

//Register::KME_00_END_ADDRESS3 0x1809c024
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address3_ADDR 0x00003024
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address3_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address3_BITEND 31

//Register::KME_00_END_ADDRESS4 0x1809c028
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address4_ADDR 0x00003028
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address4_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address4_BITEND 31

//Register::KME_00_END_ADDRESS5 0x1809c02c
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address5_ADDR 0x0000302c
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address5_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_end_address5_BITEND 31

//Register::KME_00_LR_OFFSET_ADDR 0x1809c030
#define FRC_TOP__KME_DM_TOP0__kme_00_lr_offset_addr_ADDR 0x00003030
#define FRC_TOP__KME_DM_TOP0__kme_00_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_lr_offset_addr_BITEND 31

//Register::KME_00_LINE_OFFSET_ADDR 0x1809c034
#define FRC_TOP__KME_DM_TOP0__kme_00_line_offset_addr_ADDR 0x00003034
#define FRC_TOP__KME_DM_TOP0__kme_00_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_line_offset_addr_BITEND 31

//Register::KME_00_AGENT 0x1809c038
#define FRC_TOP__KME_DM_TOP0__kme_00_mode_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__kme_00_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__kme_00_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP0__kme_00_write_enable_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__kme_00_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_00_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_00_cmdlen_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__kme_00_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_00_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_00_qos_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__kme_00_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_00_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_00_alen_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__kme_00_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_alen_BITEND 7

//Register::KME_00_THRESHOLD 0x1809c03c
#define FRC_TOP__KME_DM_TOP0__kme_00_threshold_n_ADDR 0x0000303c
#define FRC_TOP__KME_DM_TOP0__kme_00_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_00_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_00_threshold_m_ADDR 0x0000303c
#define FRC_TOP__KME_DM_TOP0__kme_00_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_threshold_m_BITEND 8

//Register::KME_01_AGENT 0x1809c040
#define FRC_TOP__KME_DM_TOP0__kme_01_read_enable_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__kme_01_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_01_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_01_cmdlen_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__kme_01_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_01_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_01_qos_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__kme_01_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_01_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_01_alen_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__kme_01_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_01_alen_BITEND 7

//Register::KME_01_THRESHOLD 0x1809c044
#define FRC_TOP__KME_DM_TOP0__kme_01_threshold_n_ADDR 0x00003044
#define FRC_TOP__KME_DM_TOP0__kme_01_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_01_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_01_threshold_m_ADDR 0x00003044
#define FRC_TOP__KME_DM_TOP0__kme_01_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_01_threshold_m_BITEND 8

//Register::KME_02_AGENT 0x1809c048
#define FRC_TOP__KME_DM_TOP0__kme_02_read_enable_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__kme_02_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_02_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_02_cmdlen_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__kme_02_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_02_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_02_qos_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__kme_02_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_02_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_02_alen_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__kme_02_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_02_alen_BITEND 7

//Register::KME_02_THRESHOLD 0x1809c04c
#define FRC_TOP__KME_DM_TOP0__kme_02_threshold_n_ADDR 0x0000304c
#define FRC_TOP__KME_DM_TOP0__kme_02_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_02_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_02_threshold_m_ADDR 0x0000304c
#define FRC_TOP__KME_DM_TOP0__kme_02_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_02_threshold_m_BITEND 8

//Register::KME_03_AGENT 0x1809c050
#define FRC_TOP__KME_DM_TOP0__kme_03_read_enable_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__kme_03_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_03_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_03_cmdlen_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__kme_03_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_03_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_03_qos_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__kme_03_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_03_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_03_alen_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__kme_03_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_03_alen_BITEND 7

//Register::KME_03_THRESHOLD 0x1809c054
#define FRC_TOP__KME_DM_TOP0__kme_03_threshold_n_ADDR 0x00003054
#define FRC_TOP__KME_DM_TOP0__kme_03_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_03_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_03_threshold_m_ADDR 0x00003054
#define FRC_TOP__KME_DM_TOP0__kme_03_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_03_threshold_m_BITEND 8

//Register::KME_04_START_ADDRESS0 0x1809c058
#define FRC_TOP__KME_DM_TOP0__kme_04_start_address0_ADDR 0x00003058
#define FRC_TOP__KME_DM_TOP0__kme_04_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_start_address0_BITEND 31

//Register::KME_04_START_ADDRESS1 0x1809c05c
#define FRC_TOP__KME_DM_TOP0__kme_04_start_address1_ADDR 0x0000305c
#define FRC_TOP__KME_DM_TOP0__kme_04_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_start_address1_BITEND 31

//Register::KME_04_END_ADDRESS0 0x1809c060
#define FRC_TOP__KME_DM_TOP0__kme_04_end_address0_ADDR 0x00003060
#define FRC_TOP__KME_DM_TOP0__kme_04_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_end_address0_BITEND 31

//Register::KME_04_END_ADDRESS1 0x1809c064
#define FRC_TOP__KME_DM_TOP0__kme_04_end_address1_ADDR 0x00003064
#define FRC_TOP__KME_DM_TOP0__kme_04_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_end_address1_BITEND 31

//Register::KME_04_LR_OFFSET_ADDR 0x1809c068
#define FRC_TOP__KME_DM_TOP0__kme_04_lr_offset_addr_ADDR 0x00003068
#define FRC_TOP__KME_DM_TOP0__kme_04_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_lr_offset_addr_BITEND 31

//Register::KME_04_LINE_OFFSET_ADDR 0x1809c06c
#define FRC_TOP__KME_DM_TOP0__kme_04_line_offset_addr_ADDR 0x0000306c
#define FRC_TOP__KME_DM_TOP0__kme_04_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_line_offset_addr_BITEND 31

//Register::KME_04_AGENT 0x1809c070
#define FRC_TOP__KME_DM_TOP0__kme_04_mode_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__kme_04_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__kme_04_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP0__kme_04_write_enable_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__kme_04_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_04_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_04_cmdlen_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__kme_04_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_04_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_04_qos_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__kme_04_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_04_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_04_alen_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__kme_04_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_alen_BITEND 7

//Register::KME_04_THRESHOLD 0x1809c074
#define FRC_TOP__KME_DM_TOP0__kme_04_threshold_n_ADDR 0x00003074
#define FRC_TOP__KME_DM_TOP0__kme_04_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_04_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_04_threshold_m_ADDR 0x00003074
#define FRC_TOP__KME_DM_TOP0__kme_04_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_threshold_m_BITEND 8

//Register::KME_05_START_ADDRESS0 0x1809c078
#define FRC_TOP__KME_DM_TOP0__kme_05_start_address0_ADDR 0x00003078
#define FRC_TOP__KME_DM_TOP0__kme_05_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_start_address0_BITEND 31

//Register::KME_05_START_ADDRESS1 0x1809c07c
#define FRC_TOP__KME_DM_TOP0__kme_05_start_address1_ADDR 0x0000307c
#define FRC_TOP__KME_DM_TOP0__kme_05_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_start_address1_BITEND 31

//Register::KME_05_END_ADDRESS0 0x1809c080
#define FRC_TOP__KME_DM_TOP0__kme_05_end_address0_ADDR 0x00003080
#define FRC_TOP__KME_DM_TOP0__kme_05_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_end_address0_BITEND 31

//Register::KME_05_END_ADDRESS1 0x1809c084
#define FRC_TOP__KME_DM_TOP0__kme_05_end_address1_ADDR 0x00003084
#define FRC_TOP__KME_DM_TOP0__kme_05_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_end_address1_BITEND 31

//Register::KME_05_LR_OFFSET_ADDR 0x1809c088
#define FRC_TOP__KME_DM_TOP0__kme_05_lr_offset_addr_ADDR 0x00003088
#define FRC_TOP__KME_DM_TOP0__kme_05_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_lr_offset_addr_BITEND 31

//Register::KME_05_LINE_OFFSET_ADDR 0x1809c08c
#define FRC_TOP__KME_DM_TOP0__kme_05_line_offset_addr_ADDR 0x0000308c
#define FRC_TOP__KME_DM_TOP0__kme_05_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_line_offset_addr_BITEND 31

//Register::KME_05_AGENT 0x1809c090
#define FRC_TOP__KME_DM_TOP0__kme_05_mode_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__kme_05_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__kme_05_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP0__kme_05_write_enable_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__kme_05_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_05_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_05_cmdlen_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__kme_05_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_05_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_05_qos_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__kme_05_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_05_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_05_alen_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__kme_05_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_alen_BITEND 7

//Register::KME_05_THRESHOLD 0x1809c094
#define FRC_TOP__KME_DM_TOP0__kme_05_threshold_n_ADDR 0x00003094
#define FRC_TOP__KME_DM_TOP0__kme_05_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_05_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_05_threshold_m_ADDR 0x00003094
#define FRC_TOP__KME_DM_TOP0__kme_05_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_05_threshold_m_BITEND 8

//Register::KME06AGENT 0x1809c098
#define FRC_TOP__KME_DM_TOP0__kme_06_read_enable_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__kme_06_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_06_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_06_cmdlen_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__kme_06_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_06_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_06_qos_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__kme_06_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_06_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_06_alen_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__kme_06_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_06_alen_BITEND 7

//Register::KME_06_THRESHOLD 0x1809c09c
#define FRC_TOP__KME_DM_TOP0__kme_06_threshold_n_ADDR 0x0000309c
#define FRC_TOP__KME_DM_TOP0__kme_06_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_06_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_06_threshold_m_ADDR 0x0000309c
#define FRC_TOP__KME_DM_TOP0__kme_06_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_06_threshold_m_BITEND 8

//Register::KME_07_AGENT 0x1809c0a0
#define FRC_TOP__KME_DM_TOP0__kme_cmdlength_enable_ADDR 0x000030a0
#define FRC_TOP__KME_DM_TOP0__kme_cmdlength_enable_BITSTART 22
#define FRC_TOP__KME_DM_TOP0__kme_cmdlength_enable_BITEND 22

#define FRC_TOP__KME_DM_TOP0__kme_4k_proc_enable_ADDR 0x000030a0
#define FRC_TOP__KME_DM_TOP0__kme_4k_proc_enable_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__kme_4k_proc_enable_BITEND 21

#define FRC_TOP__KME_DM_TOP0__kme_07_read_enable_ADDR 0x000030a0
#define FRC_TOP__KME_DM_TOP0__kme_07_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__kme_07_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__kme_07_cmdlen_ADDR 0x000030a0
#define FRC_TOP__KME_DM_TOP0__kme_07_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_07_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__kme_07_qos_ADDR 0x000030a0
#define FRC_TOP__KME_DM_TOP0__kme_07_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_07_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_07_alen_ADDR 0x000030a0
#define FRC_TOP__KME_DM_TOP0__kme_07_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_07_alen_BITEND 7

//Register::KME_07_THRESHOLD 0x1809c0a4
#define FRC_TOP__KME_DM_TOP0__kme_07_threshold_n_ADDR 0x000030a4
#define FRC_TOP__KME_DM_TOP0__kme_07_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_07_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__kme_07_threshold_m_ADDR 0x000030a4
#define FRC_TOP__KME_DM_TOP0__kme_07_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_07_threshold_m_BITEND 8

//Register::KME_ME_RESOLUTION 0x1809c0a8
#define FRC_TOP__KME_DM_TOP0__kme_me_vactive_ADDR 0x000030a8
#define FRC_TOP__KME_DM_TOP0__kme_me_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__kme_me_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_me_hactive_ADDR 0x000030a8
#define FRC_TOP__KME_DM_TOP0__kme_me_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_me_hactive_BITEND 11

//Register::KME_MV_RESOLUTION 0x1809c0ac
#define FRC_TOP__KME_DM_TOP0__kme_mv_vactive_ADDR 0x000030ac
#define FRC_TOP__KME_DM_TOP0__kme_mv_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__kme_mv_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_mv_hactive_ADDR 0x000030ac
#define FRC_TOP__KME_DM_TOP0__kme_mv_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_mv_hactive_BITEND 11

//Register::KME_SOURCE_MODE 0x1809c0b0
#define FRC_TOP__KME_DM_TOP0__kme_axibus_protect_en_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_axibus_protect_en_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__kme_axibus_protect_en_BITEND 12

#define FRC_TOP__KME_DM_TOP0__kme_sram_ls_value_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_sram_ls_value_BITSTART 11
#define FRC_TOP__KME_DM_TOP0__kme_sram_ls_value_BITEND 11

#define FRC_TOP__KME_DM_TOP0__kme_sram_ls_en_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_sram_ls_en_BITSTART 10
#define FRC_TOP__KME_DM_TOP0__kme_sram_ls_en_BITEND 10

#define FRC_TOP__KME_DM_TOP0__kme_pr_mode_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_pr_mode_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_pr_mode_BITEND 9

#define FRC_TOP__KME_DM_TOP0__kme_vflip_enable_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_vflip_enable_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_vflip_enable_BITEND 8

#define FRC_TOP__KME_DM_TOP0__kme_output_3d_mode_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_output_3d_mode_BITSTART 6
#define FRC_TOP__KME_DM_TOP0__kme_output_3d_mode_BITEND 7

#define FRC_TOP__KME_DM_TOP0__kme_output_3d_enable_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_output_3d_enable_BITSTART 5
#define FRC_TOP__KME_DM_TOP0__kme_output_3d_enable_BITEND 5

#define FRC_TOP__KME_DM_TOP0__kme_input_3d_mode_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_input_3d_mode_BITSTART 1
#define FRC_TOP__KME_DM_TOP0__kme_input_3d_mode_BITEND 4

#define FRC_TOP__KME_DM_TOP0__kme_input_3d_enable_ADDR 0x000030b0
#define FRC_TOP__KME_DM_TOP0__kme_input_3d_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_input_3d_enable_BITEND 0

//Register::KME_ME_HNUM 0x1809c0b4
#define FRC_TOP__KME_DM_TOP0__kme_ppi_hnum_ADDR 0x000030b4
#define FRC_TOP__KME_DM_TOP0__kme_ppi_hnum_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_ppi_hnum_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_mv_hnum_ADDR 0x000030b4
#define FRC_TOP__KME_DM_TOP0__kme_mv_hnum_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_mv_hnum_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_me_hnum_ADDR 0x000030b4
#define FRC_TOP__KME_DM_TOP0__kme_me_hnum_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_me_hnum_BITEND 7

//Register::KME_TIMER_ENABLE 0x1809c0b8
#define FRC_TOP__KME_DM_TOP0__kme_15_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_15_r_time_enable_BITSTART 15
#define FRC_TOP__KME_DM_TOP0__kme_15_r_time_enable_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_14_w_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_14_w_time_enable_BITSTART 14
#define FRC_TOP__KME_DM_TOP0__kme_14_w_time_enable_BITEND 14

#define FRC_TOP__KME_DM_TOP0__kme_13_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_13_r_time_enable_BITSTART 13
#define FRC_TOP__KME_DM_TOP0__kme_13_r_time_enable_BITEND 13

#define FRC_TOP__KME_DM_TOP0__kme_12_w_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_12_w_time_enable_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__kme_12_w_time_enable_BITEND 12

#define FRC_TOP__KME_DM_TOP0__kme_11_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_11_r_time_enable_BITSTART 11
#define FRC_TOP__KME_DM_TOP0__kme_11_r_time_enable_BITEND 11

#define FRC_TOP__KME_DM_TOP0__kme_10_w_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_10_w_time_enable_BITSTART 10
#define FRC_TOP__KME_DM_TOP0__kme_10_w_time_enable_BITEND 10

#define FRC_TOP__KME_DM_TOP0__kme_09_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_09_r_time_enable_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__kme_09_r_time_enable_BITEND 9

#define FRC_TOP__KME_DM_TOP0__kme_08_w_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_08_w_time_enable_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_08_w_time_enable_BITEND 8

#define FRC_TOP__KME_DM_TOP0__kme_07_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_07_r_time_enable_BITSTART 7
#define FRC_TOP__KME_DM_TOP0__kme_07_r_time_enable_BITEND 7

#define FRC_TOP__KME_DM_TOP0__kme_06_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_06_r_time_enable_BITSTART 6
#define FRC_TOP__KME_DM_TOP0__kme_06_r_time_enable_BITEND 6

#define FRC_TOP__KME_DM_TOP0__kme_05_w_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_05_w_time_enable_BITSTART 5
#define FRC_TOP__KME_DM_TOP0__kme_05_w_time_enable_BITEND 5

#define FRC_TOP__KME_DM_TOP0__kme_04_w_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_04_w_time_enable_BITSTART 4
#define FRC_TOP__KME_DM_TOP0__kme_04_w_time_enable_BITEND 4

#define FRC_TOP__KME_DM_TOP0__kme_03_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_03_r_time_enable_BITSTART 3
#define FRC_TOP__KME_DM_TOP0__kme_03_r_time_enable_BITEND 3

#define FRC_TOP__KME_DM_TOP0__kme_02_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_02_r_time_enable_BITSTART 2
#define FRC_TOP__KME_DM_TOP0__kme_02_r_time_enable_BITEND 2

#define FRC_TOP__KME_DM_TOP0__kme_01_r_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_01_r_time_enable_BITSTART 1
#define FRC_TOP__KME_DM_TOP0__kme_01_r_time_enable_BITEND 1

#define FRC_TOP__KME_DM_TOP0__kme_00_w_time_enable_ADDR 0x000030b8
#define FRC_TOP__KME_DM_TOP0__kme_00_w_time_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_w_time_enable_BITEND 0

//Register::KME_HOLD_TIME0 0x1809c0bc
#define FRC_TOP__KME_DM_TOP0__kme_03_hold_time_ADDR 0x000030bc
#define FRC_TOP__KME_DM_TOP0__kme_03_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__kme_03_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__kme_02_hold_time_ADDR 0x000030bc
#define FRC_TOP__KME_DM_TOP0__kme_02_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_02_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_01_hold_time_ADDR 0x000030bc
#define FRC_TOP__KME_DM_TOP0__kme_01_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_01_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_00_hold_time_ADDR 0x000030bc
#define FRC_TOP__KME_DM_TOP0__kme_00_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_00_hold_time_BITEND 7

//Register::KME_HOLD_TIME1 0x1809c0c0
#define FRC_TOP__KME_DM_TOP0__kme_07_hold_time_ADDR 0x000030c0
#define FRC_TOP__KME_DM_TOP0__kme_07_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__kme_07_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__kme_06_hold_time_ADDR 0x000030c0
#define FRC_TOP__KME_DM_TOP0__kme_06_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_06_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_05_hold_time_ADDR 0x000030c0
#define FRC_TOP__KME_DM_TOP0__kme_05_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_05_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_04_hold_time_ADDR 0x000030c0
#define FRC_TOP__KME_DM_TOP0__kme_04_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_04_hold_time_BITEND 7

//Register::KME_HOLD_TIME2 0x1809c0c4
#define FRC_TOP__KME_DM_TOP0__kme_11_hold_time_ADDR 0x000030c4
#define FRC_TOP__KME_DM_TOP0__kme_11_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__kme_11_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__kme_10_hold_time_ADDR 0x000030c4
#define FRC_TOP__KME_DM_TOP0__kme_10_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_10_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_09_hold_time_ADDR 0x000030c4
#define FRC_TOP__KME_DM_TOP0__kme_09_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_09_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_08_hold_time_ADDR 0x000030c4
#define FRC_TOP__KME_DM_TOP0__kme_08_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_08_hold_time_BITEND 7

//Register::KME_HOLD_TIME3 0x1809c0c8
#define FRC_TOP__KME_DM_TOP0__kme_15_hold_time_ADDR 0x000030c8
#define FRC_TOP__KME_DM_TOP0__kme_15_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__kme_15_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__kme_14_hold_time_ADDR 0x000030c8
#define FRC_TOP__KME_DM_TOP0__kme_14_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_14_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_13_hold_time_ADDR 0x000030c8
#define FRC_TOP__KME_DM_TOP0__kme_13_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_13_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_12_hold_time_ADDR 0x000030c8
#define FRC_TOP__KME_DM_TOP0__kme_12_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_12_hold_time_BITEND 7

//Register::KME_DM_TOP0_CC 0x1809c0cc
#define FRC_TOP__KME_DM_TOP0__kme_06_wait_time_ADDR 0x000030cc
#define FRC_TOP__KME_DM_TOP0__kme_06_wait_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__kme_06_wait_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__kme_03_wait_time_ADDR 0x000030cc
#define FRC_TOP__KME_DM_TOP0__kme_03_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_03_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_02_wait_time_ADDR 0x000030cc
#define FRC_TOP__KME_DM_TOP0__kme_02_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_02_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_01_wait_time_ADDR 0x000030cc
#define FRC_TOP__KME_DM_TOP0__kme_01_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_01_wait_time_BITEND 7

//Register::WAIT_TIME1 0x1809c0d0
#define FRC_TOP__KME_DM_TOP0__kme_13_wait_time_ADDR 0x000030d0
#define FRC_TOP__KME_DM_TOP0__kme_13_wait_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__kme_13_wait_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__kme_11_wait_time_ADDR 0x000030d0
#define FRC_TOP__KME_DM_TOP0__kme_11_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__kme_11_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__kme_09_wait_time_ADDR 0x000030d0
#define FRC_TOP__KME_DM_TOP0__kme_09_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_09_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__kme_07_wait_time_ADDR 0x000030d0
#define FRC_TOP__KME_DM_TOP0__kme_07_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_07_wait_time_BITEND 7

//Register::WAIT_TIME2 0x1809c0d4
#define FRC_TOP__KME_DM_TOP0__kme_grant_mode_ADDR 0x000030d4
#define FRC_TOP__KME_DM_TOP0__kme_grant_mode_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__kme_grant_mode_BITEND 10

#define FRC_TOP__KME_DM_TOP0__kme_15_wait_time_ADDR 0x000030d4
#define FRC_TOP__KME_DM_TOP0__kme_15_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__kme_15_wait_time_BITEND 7

//Register::MV04_START_ADDRESS2 0x1809c0d8
#define FRC_TOP__KME_DM_TOP0__mv04_start_address2_ADDR 0x000030d8
#define FRC_TOP__KME_DM_TOP0__mv04_start_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__mv04_start_address2_BITEND 31

//Register::MV04_END_ADDRESS2 0x1809c0dc
#define FRC_TOP__KME_DM_TOP0__mv04_end_address2_ADDR 0x000030dc
#define FRC_TOP__KME_DM_TOP0__mv04_end_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__mv04_end_address2_BITEND 31

//Register::KME_DM_METER_READBACK_CNT28 0x1809c0e0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_ADDR 0x000030e0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_BITEND 31

//Register::KME_DM_METER_READBACK_CNT29 0x1809c0e4
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_ADDR 0x000030e4
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_BITEND 31

//Register::KME_DM_METER_READBACK_CNT30 0x1809c0e8
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_ADDR 0x000030e8
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_BITEND 31

//Register::KME_DM_METER_READBACK_CNT31 0x1809c0ec
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_hcnt_ADDR 0x000030ec
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_hcnt_ADDR 0x000030ec
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_hcnt_BITEND 11

//Register::KME_DM_METER_READBACK_CNT32 0x1809c0f0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_hcnt_ADDR 0x000030f0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_hcnt_BITEND 11

//Register::KME_DM_METER_READBACK_CNT33 0x1809c0f4
#define FRC_TOP__KME_DM_TOP0__regr_kme_logo_h_latency_ADDR 0x000030f4
#define FRC_TOP__KME_DM_TOP0__regr_kme_logo_h_latency_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_logo_h_latency_BITEND 31

//Register::KME_DM_ERROR_FLAG 0x1809c0f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_overflow_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_overflow_error_BITSTART 31
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_overflow_error_BITEND 31

#define FRC_TOP__KME_DM_TOP0__regr_kme_12_overflow_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_overflow_error_BITSTART 30
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_overflow_error_BITEND 30

#define FRC_TOP__KME_DM_TOP0__regr_kme_10_overflow_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_overflow_error_BITSTART 29
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_overflow_error_BITEND 29

#define FRC_TOP__KME_DM_TOP0__regr_kme_08_overflow_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_overflow_error_BITSTART 28
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_overflow_error_BITEND 28

#define FRC_TOP__KME_DM_TOP0__regr_kme_05_overflow_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_overflow_error_BITSTART 27
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_overflow_error_BITEND 27

#define FRC_TOP__KME_DM_TOP0__regr_kme_04_overflow_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_overflow_error_BITSTART 26
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_overflow_error_BITEND 26

#define FRC_TOP__KME_DM_TOP0__regr_kme_00_overflow_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_overflow_error_BITSTART 25
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_overflow_error_BITEND 25

#define FRC_TOP__KME_DM_TOP0__regr_kme_15_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_last_error_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_last_error_BITEND 24

#define FRC_TOP__KME_DM_TOP0__regr_kme_14_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_last_error_BITSTART 23
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_last_error_BITEND 23

#define FRC_TOP__KME_DM_TOP0__regr_kme_13_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_last_error_BITSTART 22
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_last_error_BITEND 22

#define FRC_TOP__KME_DM_TOP0__regr_kme_12_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_last_error_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_last_error_BITEND 21

#define FRC_TOP__KME_DM_TOP0__regr_kme_11_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_last_error_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_last_error_BITEND 20

#define FRC_TOP__KME_DM_TOP0__regr_kme_10_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_last_error_BITSTART 19
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_last_error_BITEND 19

#define FRC_TOP__KME_DM_TOP0__regr_kme_09_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_last_error_BITSTART 18
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_last_error_BITEND 18

#define FRC_TOP__KME_DM_TOP0__regr_kme_08_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_last_error_BITSTART 17
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_last_error_BITEND 17

#define FRC_TOP__KME_DM_TOP0__regr_kme_07_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_last_error_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_last_error_BITEND 16

#define FRC_TOP__KME_DM_TOP0__regr_kme_06_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_last_error_BITSTART 15
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_last_error_BITEND 15

#define FRC_TOP__KME_DM_TOP0__regr_kme_05_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_last_error_BITSTART 14
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_last_error_BITEND 14

#define FRC_TOP__KME_DM_TOP0__regr_kme_04_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_last_error_BITSTART 13
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_last_error_BITEND 13

#define FRC_TOP__KME_DM_TOP0__regr_kme_03_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_last_error_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_last_error_BITEND 12

#define FRC_TOP__KME_DM_TOP0__regr_kme_02_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_last_error_BITSTART 11
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_last_error_BITEND 11

#define FRC_TOP__KME_DM_TOP0__regr_kme_01_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_last_error_BITSTART 10
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_last_error_BITEND 10

#define FRC_TOP__KME_DM_TOP0__regr_kme_00_last_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_last_error_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_last_error_BITEND 9

#define FRC_TOP__KME_DM_TOP0__regr_kme_15_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_wait_error_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_wait_error_BITEND 8

#define FRC_TOP__KME_DM_TOP0__regr_kme_13_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_wait_error_BITSTART 7
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_wait_error_BITEND 7

#define FRC_TOP__KME_DM_TOP0__regr_kme_11_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_wait_error_BITSTART 6
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_wait_error_BITEND 6

#define FRC_TOP__KME_DM_TOP0__regr_kme_09_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_wait_error_BITSTART 5
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_wait_error_BITEND 5

#define FRC_TOP__KME_DM_TOP0__regr_kme_07_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_wait_error_BITSTART 4
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_wait_error_BITEND 4

#define FRC_TOP__KME_DM_TOP0__regr_kme_06_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_wait_error_BITSTART 3
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_wait_error_BITEND 3

#define FRC_TOP__KME_DM_TOP0__regr_kme_03_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_wait_error_BITSTART 2
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_wait_error_BITEND 2

#define FRC_TOP__KME_DM_TOP0__regr_kme_02_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_wait_error_BITSTART 1
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_wait_error_BITEND 1

#define FRC_TOP__KME_DM_TOP0__regr_kme_01_wait_error_ADDR 0x000030f8
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_wait_error_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_wait_error_BITEND 0

/*KME_DM_TOP1*/
//Register::KME_DM_TOP1_00 0x1809c100
#define FRC_TOP__KME_DM_TOP1__kme_08_start_address0_ADDR 0x00003100
#define FRC_TOP__KME_DM_TOP1__kme_08_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_08_start_address0_BITEND 31

//Register::KME_DM_TOP1_04 0x1809c104
#define FRC_TOP__KME_DM_TOP1__kme_08_start_address1_ADDR 0x00003104
#define FRC_TOP__KME_DM_TOP1__kme_08_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_08_start_address1_BITEND 31

//Register::KME_DM_TOP1_08 0x1809c108
#define FRC_TOP__KME_DM_TOP1__kme_08_end_address0_ADDR 0x00003108
#define FRC_TOP__KME_DM_TOP1__kme_08_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_08_end_address0_BITEND 31

//Register::KME_DM_TOP1_0C 0x1809c10c
#define FRC_TOP__KME_DM_TOP1__kme_08_end_address1_ADDR 0x0000310c
#define FRC_TOP__KME_DM_TOP1__kme_08_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_08_end_address1_BITEND 31

//Register::KME_DM_TOP1_10 0x1809c110
#define FRC_TOP__KME_DM_TOP1__kme_08_line_offset_addr_ADDR 0x00003110
#define FRC_TOP__KME_DM_TOP1__kme_08_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_08_line_offset_addr_BITEND 31

//Register::KME_DM_TOP1_14 0x1809c114
#define FRC_TOP__KME_DM_TOP1__kme_08_mode_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__kme_08_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__kme_08_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__kme_08_write_enable_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__kme_08_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_08_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_08_cmdlen_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__kme_08_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_08_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_08_qos_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__kme_08_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_08_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_08_alen_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__kme_08_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_08_alen_BITEND 7

//Register::KME_DM_TOP1_18 0x1809c118
#define FRC_TOP__KME_DM_TOP1__kme_08_threshold_n_ADDR 0x00003118
#define FRC_TOP__KME_DM_TOP1__kme_08_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_08_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_08_threshold_m_ADDR 0x00003118
#define FRC_TOP__KME_DM_TOP1__kme_08_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_08_threshold_m_BITEND 8

//Register::KME_DM_TOP1_1C 0x1809c11c
#define FRC_TOP__KME_DM_TOP1__kme_09_read_enable_ADDR 0x0000311c
#define FRC_TOP__KME_DM_TOP1__kme_09_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_09_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_09_cmdlen_ADDR 0x0000311c
#define FRC_TOP__KME_DM_TOP1__kme_09_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_09_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_09_qos_ADDR 0x0000311c
#define FRC_TOP__KME_DM_TOP1__kme_09_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_09_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_09_alen_ADDR 0x0000311c
#define FRC_TOP__KME_DM_TOP1__kme_09_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_09_alen_BITEND 7

//Register::KME_DM_TOP1_20 0x1809c120
#define FRC_TOP__KME_DM_TOP1__kme_09_threshold_n_ADDR 0x00003120
#define FRC_TOP__KME_DM_TOP1__kme_09_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_09_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_09_threshold_m_ADDR 0x00003120
#define FRC_TOP__KME_DM_TOP1__kme_09_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_09_threshold_m_BITEND 8

//Register::KME_DM_TOP1_24 0x1809c124
#define FRC_TOP__KME_DM_TOP1__kme_10_start_address0_ADDR 0x00003124
#define FRC_TOP__KME_DM_TOP1__kme_10_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_10_start_address0_BITEND 31

//Register::KME_DM_TOP1_28 0x1809c128
#define FRC_TOP__KME_DM_TOP1__kme_10_start_address1_ADDR 0x00003128
#define FRC_TOP__KME_DM_TOP1__kme_10_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_10_start_address1_BITEND 31

//Register::KME_DM_TOP1_2C 0x1809c12c
#define FRC_TOP__KME_DM_TOP1__kme_10_end_address0_ADDR 0x0000312c
#define FRC_TOP__KME_DM_TOP1__kme_10_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_10_end_address0_BITEND 31

//Register::KME_DM_TOP1_30 0x1809c130
#define FRC_TOP__KME_DM_TOP1__kme_10_end_address1_ADDR 0x00003130
#define FRC_TOP__KME_DM_TOP1__kme_10_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_10_end_address1_BITEND 31

//Register::KME_DM_TOP1_34 0x1809c134
#define FRC_TOP__KME_DM_TOP1__kme_10_line_offset_addr_ADDR 0x00003134
#define FRC_TOP__KME_DM_TOP1__kme_10_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_10_line_offset_addr_BITEND 31

//Register::KME_DM_TOP1_38 0x1809c138
#define FRC_TOP__KME_DM_TOP1__kme_10_mode_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__kme_10_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__kme_10_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__kme_10_write_enable_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__kme_10_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_10_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_10_cmdlen_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__kme_10_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_10_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_10_qos_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__kme_10_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_10_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_10_alen_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__kme_10_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_10_alen_BITEND 7

//Register::KME_DM_TOP1_3C 0x1809c13c
#define FRC_TOP__KME_DM_TOP1__kme_10_threshold_n_ADDR 0x0000313c
#define FRC_TOP__KME_DM_TOP1__kme_10_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_10_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_10_threshold_m_ADDR 0x0000313c
#define FRC_TOP__KME_DM_TOP1__kme_10_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_10_threshold_m_BITEND 8

//Register::KME_DM_TOP1_40 0x1809c140
#define FRC_TOP__KME_DM_TOP1__kme_11_read_enable_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__kme_11_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_11_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_11_cmdlen_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__kme_11_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_11_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_11_qos_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__kme_11_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_11_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_11_alen_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__kme_11_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_11_alen_BITEND 7

//Register::KME_DM_TOP1_44 0x1809c144
#define FRC_TOP__KME_DM_TOP1__kme_11_threshold_n_ADDR 0x00003144
#define FRC_TOP__KME_DM_TOP1__kme_11_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_11_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_11_threshold_m_ADDR 0x00003144
#define FRC_TOP__KME_DM_TOP1__kme_11_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_11_threshold_m_BITEND 8

//Register::KME_DM_TOP1_48 0x1809c148
#define FRC_TOP__KME_DM_TOP1__kme_12_start_address0_ADDR 0x00003148
#define FRC_TOP__KME_DM_TOP1__kme_12_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_12_start_address0_BITEND 31

//Register::KME_DM_TOP1_4C 0x1809c14c
#define FRC_TOP__KME_DM_TOP1__kme_12_start_address1_ADDR 0x0000314c
#define FRC_TOP__KME_DM_TOP1__kme_12_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_12_start_address1_BITEND 31

//Register::KME_DM_TOP1_50 0x1809c150
#define FRC_TOP__KME_DM_TOP1__kme_12_end_address0_ADDR 0x00003150
#define FRC_TOP__KME_DM_TOP1__kme_12_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_12_end_address0_BITEND 31

//Register::KME_DM_TOP1_54 0x1809c154
#define FRC_TOP__KME_DM_TOP1__kme_12_end_address1_ADDR 0x00003154
#define FRC_TOP__KME_DM_TOP1__kme_12_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_12_end_address1_BITEND 31

//Register::KME_DM_TOP1_58 0x1809c158
#define FRC_TOP__KME_DM_TOP1__kme_12_line_offset_addr_ADDR 0x00003158
#define FRC_TOP__KME_DM_TOP1__kme_12_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_12_line_offset_addr_BITEND 31

//Register::KME_DM_TOP1_5C 0x1809c15c
#define FRC_TOP__KME_DM_TOP1__kme_12_mode_ADDR 0x0000315c
#define FRC_TOP__KME_DM_TOP1__kme_12_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__kme_12_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__kme_12_write_enable_ADDR 0x0000315c
#define FRC_TOP__KME_DM_TOP1__kme_12_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_12_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_12_cmdlen_ADDR 0x0000315c
#define FRC_TOP__KME_DM_TOP1__kme_12_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_12_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_12_qos_ADDR 0x0000315c
#define FRC_TOP__KME_DM_TOP1__kme_12_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_12_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_12_alen_ADDR 0x0000315c
#define FRC_TOP__KME_DM_TOP1__kme_12_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_12_alen_BITEND 7

//Register::KME_DM_TOP1_60 0x1809c160
#define FRC_TOP__KME_DM_TOP1__kme_12_threshold_n_ADDR 0x00003160
#define FRC_TOP__KME_DM_TOP1__kme_12_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_12_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_12_threshold_m_ADDR 0x00003160
#define FRC_TOP__KME_DM_TOP1__kme_12_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_12_threshold_m_BITEND 8

//Register::KME_DM_TOP1_64 0x1809c164
#define FRC_TOP__KME_DM_TOP1__kme_13_read_enable_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__kme_13_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_13_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_13_cmdlen_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__kme_13_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_13_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_13_qos_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__kme_13_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_13_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_13_alen_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__kme_13_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_13_alen_BITEND 7

//Register::KME_DM_TOP1_68 0x1809c168
#define FRC_TOP__KME_DM_TOP1__kme_13_threshold_n_ADDR 0x00003168
#define FRC_TOP__KME_DM_TOP1__kme_13_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_13_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_13_threshold_m_ADDR 0x00003168
#define FRC_TOP__KME_DM_TOP1__kme_13_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_13_threshold_m_BITEND 8

//Register::KME_DM_TOP1_6C 0x1809c16c
#define FRC_TOP__KME_DM_TOP1__kme_14_start_address0_ADDR 0x0000316c
#define FRC_TOP__KME_DM_TOP1__kme_14_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_14_start_address0_BITEND 31

//Register::KME_DM_TOP1_70 0x1809c170
#define FRC_TOP__KME_DM_TOP1__kme_14_start_address1_ADDR 0x00003170
#define FRC_TOP__KME_DM_TOP1__kme_14_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_14_start_address1_BITEND 31

//Register::KME_DM_TOP1_74 0x1809c174
#define FRC_TOP__KME_DM_TOP1__kme_14_end_address0_ADDR 0x00003174
#define FRC_TOP__KME_DM_TOP1__kme_14_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_14_end_address0_BITEND 31

//Register::KME_DM_TOP1_78 0x1809c178
#define FRC_TOP__KME_DM_TOP1__kme_14_end_address1_ADDR 0x00003178
#define FRC_TOP__KME_DM_TOP1__kme_14_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_14_end_address1_BITEND 31

//Register::KME_DM_TOP1_7C 0x1809c17c
#define FRC_TOP__KME_DM_TOP1__kme_14_line_offset_addr_ADDR 0x0000317c
#define FRC_TOP__KME_DM_TOP1__kme_14_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_14_line_offset_addr_BITEND 31

//Register::KME_DM_TOP1_80 0x1809c180
#define FRC_TOP__KME_DM_TOP1__kme_14_mode_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__kme_14_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__kme_14_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__kme_14_write_enable_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__kme_14_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_14_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_14_cmdlen_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__kme_14_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_14_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_14_qos_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__kme_14_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_14_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_14_alen_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__kme_14_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_14_alen_BITEND 7

//Register::KME_DM_TOP1_84 0x1809c184
#define FRC_TOP__KME_DM_TOP1__kme_14_threshold_n_ADDR 0x00003184
#define FRC_TOP__KME_DM_TOP1__kme_14_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_14_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_14_threshold_m_ADDR 0x00003184
#define FRC_TOP__KME_DM_TOP1__kme_14_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_14_threshold_m_BITEND 8

//Register::KME_DM_TOP1_88 0x1809c188
#define FRC_TOP__KME_DM_TOP1__kme_15_read_enable_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__kme_15_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__kme_15_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__kme_15_cmdlen_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__kme_15_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_15_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__kme_15_qos_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__kme_15_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_15_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_15_alen_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__kme_15_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_15_alen_BITEND 7

//Register::KME_DM_TOP1_8C 0x1809c18c
#define FRC_TOP__KME_DM_TOP1__kme_15_threshold_n_ADDR 0x0000318c
#define FRC_TOP__KME_DM_TOP1__kme_15_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__kme_15_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__kme_15_threshold_m_ADDR 0x0000318c
#define FRC_TOP__KME_DM_TOP1__kme_15_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_15_threshold_m_BITEND 8

//Register::KME_DM_TOP1_90 0x1809c190
#define FRC_TOP__KME_DM_TOP1__kme_iplogo_vactive_ADDR 0x00003190
#define FRC_TOP__KME_DM_TOP1__kme_iplogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__kme_iplogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__kme_iplogo_hactive_ADDR 0x00003190
#define FRC_TOP__KME_DM_TOP1__kme_iplogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_iplogo_hactive_BITEND 11

//Register::KME_DM_TOP1_94 0x1809c194
#define FRC_TOP__KME_DM_TOP1__kme_mlogo_vactive_ADDR 0x00003194
#define FRC_TOP__KME_DM_TOP1__kme_mlogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__kme_mlogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__kme_mlogo_hactive_ADDR 0x00003194
#define FRC_TOP__KME_DM_TOP1__kme_mlogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_mlogo_hactive_BITEND 11

//Register::KME_DM_TOP1_98 0x1809c198
#define FRC_TOP__KME_DM_TOP1__kme_plogo_vactive_ADDR 0x00003198
#define FRC_TOP__KME_DM_TOP1__kme_plogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__kme_plogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__kme_plogo_hactive_ADDR 0x00003198
#define FRC_TOP__KME_DM_TOP1__kme_plogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_plogo_hactive_BITEND 11

//Register::KME_DM_TOP1_9C 0x1809c19c
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_vactive_ADDR 0x0000319c
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__kme_hlogo_hactive_ADDR 0x0000319c
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_hactive_BITEND 11

//Register::KME_DM_TOP1_A0 0x1809c1a0
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_hnum_ADDR 0x000031a0
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_hnum_BITSTART 24
#define FRC_TOP__KME_DM_TOP1__kme_hlogo_hnum_BITEND 31

#define FRC_TOP__KME_DM_TOP1__kme_plogo_hnum_ADDR 0x000031a0
#define FRC_TOP__KME_DM_TOP1__kme_plogo_hnum_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__kme_plogo_hnum_BITEND 23

#define FRC_TOP__KME_DM_TOP1__kme_masklogo_hnum_ADDR 0x000031a0
#define FRC_TOP__KME_DM_TOP1__kme_masklogo_hnum_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__kme_masklogo_hnum_BITEND 15

#define FRC_TOP__KME_DM_TOP1__kme_iplogo_hnum_ADDR 0x000031a0
#define FRC_TOP__KME_DM_TOP1__kme_iplogo_hnum_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_iplogo_hnum_BITEND 7

//Register::KME_DM_TOP1_A4 0x1809c1a4
#define FRC_TOP__KME_DM_TOP1__frame_num_KME_DM_TOP1_ADDR 0x000031a4
#define FRC_TOP__KME_DM_TOP1__frame_num_KME_DM_TOP1_BITSTART 17
#define FRC_TOP__KME_DM_TOP1__frame_num_KME_DM_TOP1_BITEND 26

#define FRC_TOP__KME_DM_TOP1__arb_num_ADDR 0x000031a4
#define FRC_TOP__KME_DM_TOP1__arb_num_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__arb_num_BITEND 16

#define FRC_TOP__KME_DM_TOP1__hs_force_hnum_KME_DM_TOP1_ADDR 0x000031a4
#define FRC_TOP__KME_DM_TOP1__hs_force_hnum_KME_DM_TOP1_BITSTART 4
#define FRC_TOP__KME_DM_TOP1__hs_force_hnum_KME_DM_TOP1_BITEND 15

#define FRC_TOP__KME_DM_TOP1__hs_force_hnum_en_KME_DM_TOP1_ADDR 0x000031a4
#define FRC_TOP__KME_DM_TOP1__hs_force_hnum_en_KME_DM_TOP1_BITSTART 3
#define FRC_TOP__KME_DM_TOP1__hs_force_hnum_en_KME_DM_TOP1_BITEND 3

#define FRC_TOP__KME_DM_TOP1__latency_clr_KME_DM_TOP1_ADDR 0x000031a4
#define FRC_TOP__KME_DM_TOP1__latency_clr_KME_DM_TOP1_BITSTART 2
#define FRC_TOP__KME_DM_TOP1__latency_clr_KME_DM_TOP1_BITEND 2

#define FRC_TOP__KME_DM_TOP1__mtr_data_clr_KME_DM_TOP1_ADDR 0x000031a4
#define FRC_TOP__KME_DM_TOP1__mtr_data_clr_KME_DM_TOP1_BITSTART 1
#define FRC_TOP__KME_DM_TOP1__mtr_data_clr_KME_DM_TOP1_BITEND 1

#define FRC_TOP__KME_DM_TOP1__clr_KME_DM_TOP1_ADDR 0x000031a4
#define FRC_TOP__KME_DM_TOP1__clr_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__clr_KME_DM_TOP1_BITEND 0

//Register::KME_DM_TOP1_A8 0x1809c1a8
#define FRC_TOP__KME_DM_TOP1__logo_agent_num_ADDR 0x000031a8
#define FRC_TOP__KME_DM_TOP1__logo_agent_num_BITSTART 28
#define FRC_TOP__KME_DM_TOP1__logo_agent_num_BITEND 30

#define FRC_TOP__KME_DM_TOP1__me_agent_num_ADDR 0x000031a8
#define FRC_TOP__KME_DM_TOP1__me_agent_num_BITSTART 24
#define FRC_TOP__KME_DM_TOP1__me_agent_num_BITEND 27

#define FRC_TOP__KME_DM_TOP1__threshold0_KME_DM_TOP1_ADDR 0x000031a8
#define FRC_TOP__KME_DM_TOP1__threshold0_KME_DM_TOP1_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__threshold0_KME_DM_TOP1_BITEND 23

#define FRC_TOP__KME_DM_TOP1__h_number_KME_DM_TOP1_ADDR 0x000031a8
#define FRC_TOP__KME_DM_TOP1__h_number_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__h_number_KME_DM_TOP1_BITEND 11

//Register::KME_DM_TOP1_AC 0x1809c1ac
#define FRC_TOP__KME_DM_TOP1__threshold2_KME_DM_TOP1_ADDR 0x000031ac
#define FRC_TOP__KME_DM_TOP1__threshold2_KME_DM_TOP1_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__threshold2_KME_DM_TOP1_BITEND 23

#define FRC_TOP__KME_DM_TOP1__threshold1_KME_DM_TOP1_ADDR 0x000031ac
#define FRC_TOP__KME_DM_TOP1__threshold1_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__threshold1_KME_DM_TOP1_BITEND 11

//Register::KME_DM_TOP1_B0 0x1809c1b0
#define FRC_TOP__KME_DM_TOP1__threshold4_KME_DM_TOP1_ADDR 0x000031b0
#define FRC_TOP__KME_DM_TOP1__threshold4_KME_DM_TOP1_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__threshold4_KME_DM_TOP1_BITEND 23

#define FRC_TOP__KME_DM_TOP1__threshold3_KME_DM_TOP1_ADDR 0x000031b0
#define FRC_TOP__KME_DM_TOP1__threshold3_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__threshold3_KME_DM_TOP1_BITEND 11

//Register::KME_DM_TOP1_B4 0x1809c1b4
#define FRC_TOP__KME_DM_TOP1__kme_me_cnt_v_num_ADDR 0x000031b4
#define FRC_TOP__KME_DM_TOP1__kme_me_cnt_v_num_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__kme_me_cnt_v_num_BITEND 23

#define FRC_TOP__KME_DM_TOP1__threshold5_KME_DM_TOP1_ADDR 0x000031b4
#define FRC_TOP__KME_DM_TOP1__threshold5_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__threshold5_KME_DM_TOP1_BITEND 11

//Register::KME_DM_TOP1_B8 0x1809c1b8
#define FRC_TOP__KME_DM_TOP1__kme_logo_cnt_v_num_ADDR 0x000031b8
#define FRC_TOP__KME_DM_TOP1__kme_logo_cnt_v_num_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__kme_logo_cnt_v_num_BITEND 11

//Register::KME_DM_TOP1_BC 0x1809c1bc
#define FRC_TOP__KME_DM_TOP1__mtr_timer_KME_DM_TOP1_ADDR 0x000031bc
#define FRC_TOP__KME_DM_TOP1__mtr_timer_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__mtr_timer_KME_DM_TOP1_BITEND 31

//Register::KME_DM_TOP1_C0 0x1809c1c0
#define FRC_TOP__KME_DM_TOP1__regr_total_number_ADDR 0x000031c0
#define FRC_TOP__KME_DM_TOP1__regr_total_number_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_total_number_BITEND 31

//Register::KME_DM_TOP1_C4 0x1809c1c4
#define FRC_TOP__KME_DM_TOP1__regr_cnt2_KME_DM_TOP1_ADDR 0x000031c4
#define FRC_TOP__KME_DM_TOP1__regr_cnt2_KME_DM_TOP1_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__regr_cnt2_KME_DM_TOP1_BITEND 29

#define FRC_TOP__KME_DM_TOP1__regr_cnt1_KME_DM_TOP1_ADDR 0x000031c4
#define FRC_TOP__KME_DM_TOP1__regr_cnt1_KME_DM_TOP1_BITSTART 10
#define FRC_TOP__KME_DM_TOP1__regr_cnt1_KME_DM_TOP1_BITEND 19

#define FRC_TOP__KME_DM_TOP1__regr_cnt0_KME_DM_TOP1_ADDR 0x000031c4
#define FRC_TOP__KME_DM_TOP1__regr_cnt0_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_cnt0_KME_DM_TOP1_BITEND 9

//Register::KME_DM_TOP1_C8 0x1809c1c8
#define FRC_TOP__KME_DM_TOP1__regr_cnt5_KME_DM_TOP1_ADDR 0x000031c8
#define FRC_TOP__KME_DM_TOP1__regr_cnt5_KME_DM_TOP1_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__regr_cnt5_KME_DM_TOP1_BITEND 29

#define FRC_TOP__KME_DM_TOP1__regr_cnt4_KME_DM_TOP1_ADDR 0x000031c8
#define FRC_TOP__KME_DM_TOP1__regr_cnt4_KME_DM_TOP1_BITSTART 10
#define FRC_TOP__KME_DM_TOP1__regr_cnt4_KME_DM_TOP1_BITEND 19

#define FRC_TOP__KME_DM_TOP1__regr_cnt3_KME_DM_TOP1_ADDR 0x000031c8
#define FRC_TOP__KME_DM_TOP1__regr_cnt3_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_cnt3_KME_DM_TOP1_BITEND 9

//Register::KME_DM_TOP1_CC 0x1809c1cc
#define FRC_TOP__KME_DM_TOP1__regr_hs_v_num_KME_DM_TOP1_ADDR 0x000031cc
#define FRC_TOP__KME_DM_TOP1__regr_hs_v_num_KME_DM_TOP1_BITSTART 10
#define FRC_TOP__KME_DM_TOP1__regr_hs_v_num_KME_DM_TOP1_BITEND 21

#define FRC_TOP__KME_DM_TOP1__regr_cnt6_KME_DM_TOP1_ADDR 0x000031cc
#define FRC_TOP__KME_DM_TOP1__regr_cnt6_KME_DM_TOP1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_cnt6_KME_DM_TOP1_BITEND 9

//Register::KME_DM_TOP1_D0 0x1809c1d0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_data_cnt_ADDR 0x000031d0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_data_cnt_BITEND 21

//Register::KME_DM_TOP1_D4 0x1809c1d4
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_h_data_cnt_ADDR 0x000031d4
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_h_data_cnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_h_data_cnt_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_v_cnt_ADDR 0x000031d4
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_v_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_v_cnt_BITEND 11

//Register::KME_DM_TOP1_D8 0x1809c1d8
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_max_ADDR 0x000031d8
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_ADDR 0x000031d8
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_BITEND 11

//Register::KME_DM_TOP1_DC 0x1809c1dc
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_max_ADDR 0x000031dc
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_ADDR 0x000031dc
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_BITEND 15

//Register::KME_DM_TOP1_E0 0x1809c1e0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_data_cnt_ADDR 0x000031e0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_data_cnt_BITEND 21

//Register::KME_DM_TOP1_E4 0x1809c1e4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_data_cnt_ADDR 0x000031e4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_data_cnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_data_cnt_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_v_cnt_ADDR 0x000031e4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_v_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_v_cnt_BITEND 11

//Register::KME_DM_TOP1_E8 0x1809c1e8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_max_ADDR 0x000031e8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_ADDR 0x000031e8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_BITEND 11

//Register::KME_DM_TOP1_EC 0x1809c1ec
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_max_ADDR 0x000031ec
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_ADDR 0x000031ec
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_BITEND 15

//Register::KME_DM_TOP1_F0 0x1809c1f0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_ADDR 0x000031f0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_BITEND 31

//Register::KME_DM_TOP1_F4 0x1809c1f4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_ADDR 0x000031f4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_BITEND 31

//Register::KME_DM_TOP1_F8 0x1809c1f8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_hcnt_ADDR 0x000031f8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_hcnt_ADDR 0x000031f8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_hcnt_BITEND 11

//Register::KME_DM_TOP1_FC 0x1809c1fc
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_hcnt_ADDR 0x000031fc
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_hcnt_BITEND 11

/*KME_DM_TOP2*/
//Register::MV01_START_ADDRESS0 0x1809c200
#define FRC_TOP__KME_DM_TOP2__mv01_start_address0_ADDR 0x00003200
#define FRC_TOP__KME_DM_TOP2__mv01_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_start_address0_BITEND 31

//Register::MV01_END_ADDRESS0 0x1809c204
#define FRC_TOP__KME_DM_TOP2__mv01_end_address0_ADDR 0x00003204
#define FRC_TOP__KME_DM_TOP2__mv01_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_end_address0_BITEND 31

//Register::MV_01_LINE_OFFSET_ADDR 0x1809c208
#define FRC_TOP__KME_DM_TOP2__mv01_line_offset_addr_ADDR 0x00003208
#define FRC_TOP__KME_DM_TOP2__mv01_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_line_offset_addr_BITEND 31

//Register::MV01_LR_OFFSET_ADDR 0x1809c20c
#define FRC_TOP__KME_DM_TOP2__mv01_lr_offset_addr_ADDR 0x0000320c
#define FRC_TOP__KME_DM_TOP2__mv01_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_lr_offset_addr_BITEND 31

//Register::MV01_AGENT 0x1809c210
#define FRC_TOP__KME_DM_TOP2__mv01_hnum_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__mv01_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__mv01_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__mv01_mode_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__mv01_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__mv01_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__mv01_write_enable_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__mv01_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv01_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv01_cmdlen_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__mv01_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv01_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv01_qos_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__mv01_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv01_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv01_alen_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__mv01_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_alen_BITEND 7

//Register::MV02_START_ADDRESS11 0x1809c214
#define FRC_TOP__KME_DM_TOP2__mv02_start_address0_ADDR 0x00003214
#define FRC_TOP__KME_DM_TOP2__mv02_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv02_start_address0_BITEND 31

//Register::MV02_END_ADDRESS0 0x1809c218
#define FRC_TOP__KME_DM_TOP2__mv02_end_address0_ADDR 0x00003218
#define FRC_TOP__KME_DM_TOP2__mv02_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv02_end_address0_BITEND 31

//Register::MV_02_LINE_OFFSET_ADDR 0x1809c21c
#define FRC_TOP__KME_DM_TOP2__mv02_line_offset_addr_ADDR 0x0000321c
#define FRC_TOP__KME_DM_TOP2__mv02_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv02_line_offset_addr_BITEND 31

//Register::MV02_LR_OFFSET_ADDR 0x1809c220
#define FRC_TOP__KME_DM_TOP2__mv02_lr_offset_addr_ADDR 0x00003220
#define FRC_TOP__KME_DM_TOP2__mv02_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv02_lr_offset_addr_BITEND 31

//Register::MV02_AGENT 0x1809c224
#define FRC_TOP__KME_DM_TOP2__mv02_hnum_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__mv02_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__mv02_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__mv02_mode_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__mv02_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__mv02_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__mv02_write_enable_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__mv02_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv02_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv02_cmdlen_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__mv02_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv02_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv02_qos_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__mv02_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv02_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv02_alen_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__mv02_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv02_alen_BITEND 7

//Register::MV03_AGENT 0x1809c228
#define FRC_TOP__KME_DM_TOP2__mv03_read_enable_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__mv03_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv03_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv03_cmdlen_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__mv03_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv03_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv03_qos_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__mv03_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv03_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv03_alen_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__mv03_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv03_alen_BITEND 7

//Register::MV04_START_ADDRESS0 0x1809c22c
#define FRC_TOP__KME_DM_TOP2__mv04_start_address0_ADDR 0x0000322c
#define FRC_TOP__KME_DM_TOP2__mv04_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_start_address0_BITEND 31

//Register::MV04_START_ADDRESS1 0x1809c230
#define FRC_TOP__KME_DM_TOP2__mv04_start_address1_ADDR 0x00003230
#define FRC_TOP__KME_DM_TOP2__mv04_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_start_address1_BITEND 31

//Register::MV04_END_ADDRESS0 0x1809c234
#define FRC_TOP__KME_DM_TOP2__mv04_end_address0_ADDR 0x00003234
#define FRC_TOP__KME_DM_TOP2__mv04_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_end_address0_BITEND 31

//Register::MV04_END_ADDRESS1 0x1809c238
#define FRC_TOP__KME_DM_TOP2__mv04_end_address1_ADDR 0x00003238
#define FRC_TOP__KME_DM_TOP2__mv04_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_end_address1_BITEND 31

//Register::MV_04_LINE_OFFSET_ADDR 0x1809c23c
#define FRC_TOP__KME_DM_TOP2__mv04_line_offset_addr_ADDR 0x0000323c
#define FRC_TOP__KME_DM_TOP2__mv04_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_line_offset_addr_BITEND 31

//Register::MV04_LR_OFFSET_ADDR 0x1809c240
#define FRC_TOP__KME_DM_TOP2__mv04_lr_offset_addr_ADDR 0x00003240
#define FRC_TOP__KME_DM_TOP2__mv04_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_lr_offset_addr_BITEND 31

//Register::MV04_AGENT 0x1809c244
#define FRC_TOP__KME_DM_TOP2__mv04_hnum_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__mv04_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__mv04_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__mv04_mode_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__mv04_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__mv04_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__mv04_write_enable_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__mv04_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv04_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv04_cmdlen_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__mv04_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv04_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv04_qos_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__mv04_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv04_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv04_alen_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__mv04_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_alen_BITEND 7

//Register::MV05_START_ADDRESS0 0x1809c248
#define FRC_TOP__KME_DM_TOP2__mv05_start_address0_ADDR 0x00003248
#define FRC_TOP__KME_DM_TOP2__mv05_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_start_address0_BITEND 31

//Register::MV05_START_ADDRESS1 0x1809c24c
#define FRC_TOP__KME_DM_TOP2__mv05_start_address1_ADDR 0x0000324c
#define FRC_TOP__KME_DM_TOP2__mv05_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_start_address1_BITEND 31

//Register::MV05_END_ADDRESS0 0x1809c250
#define FRC_TOP__KME_DM_TOP2__mv05_end_address0_ADDR 0x00003250
#define FRC_TOP__KME_DM_TOP2__mv05_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_end_address0_BITEND 31

//Register::MV05_END_ADDRESS1 0x1809c254
#define FRC_TOP__KME_DM_TOP2__mv05_end_address1_ADDR 0x00003254
#define FRC_TOP__KME_DM_TOP2__mv05_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_end_address1_BITEND 31

//Register::MV_05_LINE_OFFSET_ADDR 0x1809c258
#define FRC_TOP__KME_DM_TOP2__mv05_line_offset_addr_ADDR 0x00003258
#define FRC_TOP__KME_DM_TOP2__mv05_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_line_offset_addr_BITEND 31

//Register::MV05_LR_OFFSET_ADDR 0x1809c25c
#define FRC_TOP__KME_DM_TOP2__mv05_lr_offset_addr_ADDR 0x0000325c
#define FRC_TOP__KME_DM_TOP2__mv05_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_lr_offset_addr_BITEND 31

//Register::MV05_AGENT 0x1809c260
#define FRC_TOP__KME_DM_TOP2__mv05_hnum_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__mv05_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__mv05_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__mv05_mode_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__mv05_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__mv05_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__mv05_write_enable_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__mv05_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv05_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv05_cmdlen_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__mv05_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv05_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv05_qos_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__mv05_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv05_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv05_alen_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__mv05_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_alen_BITEND 7

//Register::MV06_AGENT 0x1809c264
#define FRC_TOP__KME_DM_TOP2__mv06_read_enable_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__mv06_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv06_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv06_cmdlen_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__mv06_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv06_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv06_qos_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__mv06_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv06_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv06_alen_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__mv06_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv06_alen_BITEND 7

//Register::MV07_AGENT 0x1809c268
#define FRC_TOP__KME_DM_TOP2__mv07_read_enable_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__mv07_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv07_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv07_cmdlen_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__mv07_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv07_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv07_qos_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__mv07_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv07_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv07_alen_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__mv07_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv07_alen_BITEND 7

//Register::MV08_AGENT 0x1809c26c
#define FRC_TOP__KME_DM_TOP2__mv08_read_enable_ADDR 0x0000326c
#define FRC_TOP__KME_DM_TOP2__mv08_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv08_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv08_cmdlen_ADDR 0x0000326c
#define FRC_TOP__KME_DM_TOP2__mv08_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv08_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv08_qos_ADDR 0x0000326c
#define FRC_TOP__KME_DM_TOP2__mv08_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv08_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv08_alen_ADDR 0x0000326c
#define FRC_TOP__KME_DM_TOP2__mv08_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv08_alen_BITEND 7

//Register::MV09_AGENT 0x1809c270
#define FRC_TOP__KME_DM_TOP2__mv09_read_enable_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__mv09_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv09_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv09_cmdlen_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__mv09_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv09_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv09_qos_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__mv09_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv09_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv09_alen_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__mv09_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv09_alen_BITEND 7

//Register::MV10_AGENT 0x1809c274
#define FRC_TOP__KME_DM_TOP2__mv10_read_enable_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__mv10_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv10_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv10_cmdlen_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__mv10_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv10_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv10_qos_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__mv10_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv10_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv10_alen_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__mv10_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv10_alen_BITEND 7

//Register::MV11_AGENT 0x1809c278
#define FRC_TOP__KME_DM_TOP2__mv11_read_enable_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__mv11_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__mv11_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__mv11_cmdlen_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__mv11_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv11_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__mv11_qos_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__mv11_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv11_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv11_alen_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__mv11_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv11_alen_BITEND 7

//Register::MV12_AGENT 0x1809c28c
#define FRC_TOP__KME_DM_TOP2__Mv12_read_enable_ADDR 0x0000328c
#define FRC_TOP__KME_DM_TOP2__Mv12_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__Mv12_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__Mv12_cmdlen_ADDR 0x0000328c
#define FRC_TOP__KME_DM_TOP2__Mv12_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__Mv12_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__Mv12_qos_ADDR 0x0000328c
#define FRC_TOP__KME_DM_TOP2__Mv12_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__Mv12_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__Mv12_alen_ADDR 0x0000328c
#define FRC_TOP__KME_DM_TOP2__Mv12_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__Mv12_alen_BITEND 7

//Register::KME_00_START_ADDRESS6 0x1809c27c
#define FRC_TOP__KME_DM_TOP2__kme_00_start_address6_ADDR 0x0000327c
#define FRC_TOP__KME_DM_TOP2__kme_00_start_address6_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__kme_00_start_address6_BITEND 31

//Register::KME_00_START_ADDRESS7 0x1809c280
#define FRC_TOP__KME_DM_TOP2__kme_00_start_address7_ADDR 0x00003280
#define FRC_TOP__KME_DM_TOP2__kme_00_start_address7_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__kme_00_start_address7_BITEND 31

//Register::KME_00_END_ADDRESS6 0x1809c284
#define FRC_TOP__KME_DM_TOP2__kme_00_end_address6_ADDR 0x00003284
#define FRC_TOP__KME_DM_TOP2__kme_00_end_address6_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__kme_00_end_address6_BITEND 31

//Register::KME_00_END_ADDRESS7 0x1809c288
#define FRC_TOP__KME_DM_TOP2__kme_00_end_address7_ADDR 0x00003288
#define FRC_TOP__KME_DM_TOP2__kme_00_end_address7_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__kme_00_end_address7_BITEND 31

//Register::UNUSED5 0x1809c290
//Register::UNUSED6 0x1809c294
//Register::UNUSED7 0x1809c298
//Register::UNUSED8 0x1809c29c
//Register::UNUSED9 0x1809c2a0
//Register::UNUSED10 0x1809c2a4
//Register::UNUSED11 0x1809c2a8
//Register::UNUSED12 0x1809c2ac
//Register::UNUSED13 0x1809c2b0
//Register::UNUSED14 0x1809c2b4
//Register::MV_SOURCE_MODE 0x1809c2b8
#define FRC_TOP__KME_DM_TOP2__Mv12_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__Mv12_output_3d_mode_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__Mv12_output_3d_mode_BITEND 17

#define FRC_TOP__KME_DM_TOP2__mv11_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv11_output_3d_mode_BITSTART 14
#define FRC_TOP__KME_DM_TOP2__mv11_output_3d_mode_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv10_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv10_output_3d_mode_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__mv10_output_3d_mode_BITEND 13

#define FRC_TOP__KME_DM_TOP2__mv09_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv09_output_3d_mode_BITSTART 10
#define FRC_TOP__KME_DM_TOP2__mv09_output_3d_mode_BITEND 11

#define FRC_TOP__KME_DM_TOP2__mv08_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv08_output_3d_mode_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv08_output_3d_mode_BITEND 9

#define FRC_TOP__KME_DM_TOP2__mv07_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv07_output_3d_mode_BITSTART 6
#define FRC_TOP__KME_DM_TOP2__mv07_output_3d_mode_BITEND 7

#define FRC_TOP__KME_DM_TOP2__mv06_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv06_output_3d_mode_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__mv06_output_3d_mode_BITEND 5

#define FRC_TOP__KME_DM_TOP2__mv03_output_3d_mode_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv03_output_3d_mode_BITSTART 2
#define FRC_TOP__KME_DM_TOP2__mv03_output_3d_mode_BITEND 3

#define FRC_TOP__KME_DM_TOP2__mv_output_3d_enable_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv_output_3d_enable_BITSTART 1
#define FRC_TOP__KME_DM_TOP2__mv_output_3d_enable_BITEND 1

#define FRC_TOP__KME_DM_TOP2__mv_input_3d_enable_ADDR 0x000032b8
#define FRC_TOP__KME_DM_TOP2__mv_input_3d_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv_input_3d_enable_BITEND 0

//Register::MV01_RESOLUTION 0x1809c2bc
#define FRC_TOP__KME_DM_TOP2__mv01_vactive_ADDR 0x000032bc
#define FRC_TOP__KME_DM_TOP2__mv01_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__mv01_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv01_hactive_ADDR 0x000032bc
#define FRC_TOP__KME_DM_TOP2__mv01_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_hactive_BITEND 11

//Register::MV02_RESOLUTION 0x1809c2c0
#define FRC_TOP__KME_DM_TOP2__mv02_vactive_ADDR 0x000032c0
#define FRC_TOP__KME_DM_TOP2__mv02_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__mv02_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv02_hactive_ADDR 0x000032c0
#define FRC_TOP__KME_DM_TOP2__mv02_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv02_hactive_BITEND 11

//Register::MV04_RESOLUTION 0x1809c2c4
#define FRC_TOP__KME_DM_TOP2__mv04_vactive_ADDR 0x000032c4
#define FRC_TOP__KME_DM_TOP2__mv04_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__mv04_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv04_hactive_ADDR 0x000032c4
#define FRC_TOP__KME_DM_TOP2__mv04_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv04_hactive_BITEND 11

//Register::MV05_RESOLUTION 0x1809c2c8
#define FRC_TOP__KME_DM_TOP2__mv05_vactive_ADDR 0x000032c8
#define FRC_TOP__KME_DM_TOP2__mv05_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__mv05_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv05_hactive_ADDR 0x000032c8
#define FRC_TOP__KME_DM_TOP2__mv05_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_hactive_BITEND 11

//Register::MV06_RESOLUTION 0x1809c2cc
//Register::MV_TIME_ENABLE 0x1809c2d0
#define FRC_TOP__KME_DM_TOP2__Mv12_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__Mv12_r_time_enable_BITSTART 11
#define FRC_TOP__KME_DM_TOP2__Mv12_r_time_enable_BITEND 11

#define FRC_TOP__KME_DM_TOP2__mv11_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv11_r_time_enable_BITSTART 10
#define FRC_TOP__KME_DM_TOP2__mv11_r_time_enable_BITEND 10

#define FRC_TOP__KME_DM_TOP2__mv10_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv10_r_time_enable_BITSTART 9
#define FRC_TOP__KME_DM_TOP2__mv10_r_time_enable_BITEND 9

#define FRC_TOP__KME_DM_TOP2__mv09_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv09_r_time_enable_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv09_r_time_enable_BITEND 8

#define FRC_TOP__KME_DM_TOP2__mv08_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv08_r_time_enable_BITSTART 7
#define FRC_TOP__KME_DM_TOP2__mv08_r_time_enable_BITEND 7

#define FRC_TOP__KME_DM_TOP2__mv07_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv07_r_time_enable_BITSTART 6
#define FRC_TOP__KME_DM_TOP2__mv07_r_time_enable_BITEND 6

#define FRC_TOP__KME_DM_TOP2__mv06_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv06_r_time_enable_BITSTART 5
#define FRC_TOP__KME_DM_TOP2__mv06_r_time_enable_BITEND 5

#define FRC_TOP__KME_DM_TOP2__mv05_w_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv05_w_time_enable_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__mv05_w_time_enable_BITEND 4

#define FRC_TOP__KME_DM_TOP2__mv04_w_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv04_w_time_enable_BITSTART 3
#define FRC_TOP__KME_DM_TOP2__mv04_w_time_enable_BITEND 3

#define FRC_TOP__KME_DM_TOP2__mv03_r_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv03_r_time_enable_BITSTART 2
#define FRC_TOP__KME_DM_TOP2__mv03_r_time_enable_BITEND 2

#define FRC_TOP__KME_DM_TOP2__mv02_w_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv02_w_time_enable_BITSTART 1
#define FRC_TOP__KME_DM_TOP2__mv02_w_time_enable_BITEND 1

#define FRC_TOP__KME_DM_TOP2__mv01_w_time_enable_ADDR 0x000032d0
#define FRC_TOP__KME_DM_TOP2__mv01_w_time_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_w_time_enable_BITEND 0

//Register::MV_HOLD_TIME0 0x1809c2d4
#define FRC_TOP__KME_DM_TOP2__mv04_hold_time_ADDR 0x000032d4
#define FRC_TOP__KME_DM_TOP2__mv04_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__mv04_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__mv03_hold_time_ADDR 0x000032d4
#define FRC_TOP__KME_DM_TOP2__mv03_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv03_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv02_hold_time_ADDR 0x000032d4
#define FRC_TOP__KME_DM_TOP2__mv02_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv02_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv01_hold_time_ADDR 0x000032d4
#define FRC_TOP__KME_DM_TOP2__mv01_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv01_hold_time_BITEND 7

//Register::MV_HOLD_TIME1 0x1809c2d8
#define FRC_TOP__KME_DM_TOP2__mv08_hold_time_ADDR 0x000032d8
#define FRC_TOP__KME_DM_TOP2__mv08_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__mv08_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__mv07_hold_time_ADDR 0x000032d8
#define FRC_TOP__KME_DM_TOP2__mv07_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv07_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv06_hold_time_ADDR 0x000032d8
#define FRC_TOP__KME_DM_TOP2__mv06_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv06_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv05_hold_time_ADDR 0x000032d8
#define FRC_TOP__KME_DM_TOP2__mv05_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv05_hold_time_BITEND 7

//Register::MV_HOLD_TIME2 0x1809c2dc
#define FRC_TOP__KME_DM_TOP2__Mv12_hold_time_ADDR 0x000032dc
#define FRC_TOP__KME_DM_TOP2__Mv12_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__Mv12_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__mv11_hold_time_ADDR 0x000032dc
#define FRC_TOP__KME_DM_TOP2__mv11_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv11_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv10_hold_time_ADDR 0x000032dc
#define FRC_TOP__KME_DM_TOP2__mv10_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv10_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv09_hold_time_ADDR 0x000032dc
#define FRC_TOP__KME_DM_TOP2__mv09_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv09_hold_time_BITEND 7

//Register::MV_WAIT_TIME0 0x1809c2e0
#define FRC_TOP__KME_DM_TOP2__mv08_wait_time_ADDR 0x000032e0
#define FRC_TOP__KME_DM_TOP2__mv08_wait_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__mv08_wait_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__mv07_wait_time_ADDR 0x000032e0
#define FRC_TOP__KME_DM_TOP2__mv07_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv07_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv06_wait_time_ADDR 0x000032e0
#define FRC_TOP__KME_DM_TOP2__mv06_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv06_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv03_wait_time_ADDR 0x000032e0
#define FRC_TOP__KME_DM_TOP2__mv03_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv03_wait_time_BITEND 7

//Register::MV_WAIT_TIME1 0x1809c2e4
#define FRC_TOP__KME_DM_TOP2__Mv12_wait_time_ADDR 0x000032e4
#define FRC_TOP__KME_DM_TOP2__Mv12_wait_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__Mv12_wait_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__mv11_wait_time_ADDR 0x000032e4
#define FRC_TOP__KME_DM_TOP2__mv11_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__mv11_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__mv10_wait_time_ADDR 0x000032e4
#define FRC_TOP__KME_DM_TOP2__mv10_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__mv10_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__mv09_wait_time_ADDR 0x000032e4
#define FRC_TOP__KME_DM_TOP2__mv09_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__mv09_wait_time_BITEND 7

//Register::KME_BUF_INDEX_0 0x1809c2e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_00_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_00_index_BITSTART 28
#define FRC_TOP__KME_DM_TOP2__regr_kme_00_index_BITEND 31

#define FRC_TOP__KME_DM_TOP2__regr_kme_01_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_01_index_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__regr_kme_01_index_BITEND 27

#define FRC_TOP__KME_DM_TOP2__regr_kme_02_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_02_index_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__regr_kme_02_index_BITEND 23

#define FRC_TOP__KME_DM_TOP2__regr_kme_03_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_03_index_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__regr_kme_03_index_BITEND 19

#define FRC_TOP__KME_DM_TOP2__regr_kme_08_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_08_index_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__regr_kme_08_index_BITEND 15

#define FRC_TOP__KME_DM_TOP2__regr_kme_09_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_09_index_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__regr_kme_09_index_BITEND 11

#define FRC_TOP__KME_DM_TOP2__regr_kme_10_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_10_index_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__regr_kme_10_index_BITEND 7

#define FRC_TOP__KME_DM_TOP2__regr_kme_11_index_ADDR 0x000032e8
#define FRC_TOP__KME_DM_TOP2__regr_kme_11_index_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__regr_kme_11_index_BITEND 3

//Register::KME_BUF_INDEX_1 0x1809c2ec
#define FRC_TOP__KME_DM_TOP2__regr_kme_12_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_kme_12_index_BITSTART 28
#define FRC_TOP__KME_DM_TOP2__regr_kme_12_index_BITEND 31

#define FRC_TOP__KME_DM_TOP2__regr_kme_13_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_kme_13_index_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__regr_kme_13_index_BITEND 27

#define FRC_TOP__KME_DM_TOP2__regr_kme_14_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_kme_14_index_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__regr_kme_14_index_BITEND 23

#define FRC_TOP__KME_DM_TOP2__regr_kme_15_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_kme_15_index_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__regr_kme_15_index_BITEND 19

#define FRC_TOP__KME_DM_TOP2__regr_mv_01_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_mv_01_index_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__regr_mv_01_index_BITEND 15

#define FRC_TOP__KME_DM_TOP2__regr_mv_02_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_mv_02_index_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__regr_mv_02_index_BITEND 11

#define FRC_TOP__KME_DM_TOP2__regr_mv_03_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_mv_03_index_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__regr_mv_03_index_BITEND 7

#define FRC_TOP__KME_DM_TOP2__regr_mv_04_index_ADDR 0x000032ec
#define FRC_TOP__KME_DM_TOP2__regr_mv_04_index_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__regr_mv_04_index_BITEND 3

//Register::KME_BUF_INDEX_2 0x1809c2f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_05_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_05_index_BITSTART 28
#define FRC_TOP__KME_DM_TOP2__regr_mv_05_index_BITEND 31

#define FRC_TOP__KME_DM_TOP2__regr_mv_06_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_06_index_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__regr_mv_06_index_BITEND 27

#define FRC_TOP__KME_DM_TOP2__regr_mv_07_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_07_index_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__regr_mv_07_index_BITEND 23

#define FRC_TOP__KME_DM_TOP2__regr_mv_08_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_08_index_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__regr_mv_08_index_BITEND 19

#define FRC_TOP__KME_DM_TOP2__regr_mv_09_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_09_index_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__regr_mv_09_index_BITEND 15

#define FRC_TOP__KME_DM_TOP2__regr_mv_10_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_10_index_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__regr_mv_10_index_BITEND 11

#define FRC_TOP__KME_DM_TOP2__regr_mv_11_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_11_index_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__regr_mv_11_index_BITEND 7

#define FRC_TOP__KME_DM_TOP2__regr_mv_12_index_ADDR 0x000032f0
#define FRC_TOP__KME_DM_TOP2__regr_mv_12_index_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__regr_mv_12_index_BITEND 3

//Register::NOUSEMV_12_END_ADDRESS7 0x1809c2f4
#define FRC_TOP__KME_DM_TOP2__regr_mv09_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv09_last_error_BITSTART 15
#define FRC_TOP__KME_DM_TOP2__regr_mv09_last_error_BITEND 15

#define FRC_TOP__KME_DM_TOP2__regr_mv08_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv08_last_error_BITSTART 14
#define FRC_TOP__KME_DM_TOP2__regr_mv08_last_error_BITEND 14

#define FRC_TOP__KME_DM_TOP2__regr_mv07_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv07_last_error_BITSTART 13
#define FRC_TOP__KME_DM_TOP2__regr_mv07_last_error_BITEND 13

#define FRC_TOP__KME_DM_TOP2__regr_mv06_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv06_last_error_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__regr_mv06_last_error_BITEND 12

#define FRC_TOP__KME_DM_TOP2__regr_mv05_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv05_last_error_BITSTART 11
#define FRC_TOP__KME_DM_TOP2__regr_mv05_last_error_BITEND 11

#define FRC_TOP__KME_DM_TOP2__regr_mv04_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv04_last_error_BITSTART 10
#define FRC_TOP__KME_DM_TOP2__regr_mv04_last_error_BITEND 10

#define FRC_TOP__KME_DM_TOP2__regr_mv03_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv03_last_error_BITSTART 9
#define FRC_TOP__KME_DM_TOP2__regr_mv03_last_error_BITEND 9

#define FRC_TOP__KME_DM_TOP2__regr_mv02_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv02_last_error_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__regr_mv02_last_error_BITEND 8

#define FRC_TOP__KME_DM_TOP2__regr_mv01_last_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv01_last_error_BITSTART 7
#define FRC_TOP__KME_DM_TOP2__regr_mv01_last_error_BITEND 7

#define FRC_TOP__KME_DM_TOP2__regr_mv11_wait_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv11_wait_error_BITSTART 6
#define FRC_TOP__KME_DM_TOP2__regr_mv11_wait_error_BITEND 6

#define FRC_TOP__KME_DM_TOP2__regr_mv10_wait_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv10_wait_error_BITSTART 5
#define FRC_TOP__KME_DM_TOP2__regr_mv10_wait_error_BITEND 5

#define FRC_TOP__KME_DM_TOP2__regr_mv09_wait_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv09_wait_error_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__regr_mv09_wait_error_BITEND 4

#define FRC_TOP__KME_DM_TOP2__regr_mv08_wait_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv08_wait_error_BITSTART 3
#define FRC_TOP__KME_DM_TOP2__regr_mv08_wait_error_BITEND 3

#define FRC_TOP__KME_DM_TOP2__regr_mv07_wait_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv07_wait_error_BITSTART 2
#define FRC_TOP__KME_DM_TOP2__regr_mv07_wait_error_BITEND 2

#define FRC_TOP__KME_DM_TOP2__regr_mv06_wait_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv06_wait_error_BITSTART 1
#define FRC_TOP__KME_DM_TOP2__regr_mv06_wait_error_BITEND 1

#define FRC_TOP__KME_DM_TOP2__regr_mv03_wait_error_ADDR 0x000032f4
#define FRC_TOP__KME_DM_TOP2__regr_mv03_wait_error_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__regr_mv03_wait_error_BITEND 0

//Register::MV_DM_ERROR_FLAG 0x1809c2f8
#define FRC_TOP__KME_DM_TOP2__regr_mv12_wait_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv12_wait_error_BITSTART 23
#define FRC_TOP__KME_DM_TOP2__regr_mv12_wait_error_BITEND 23

#define FRC_TOP__KME_DM_TOP2__regr_mv05_overflow_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv05_overflow_error_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__regr_mv05_overflow_error_BITEND 22

#define FRC_TOP__KME_DM_TOP2__regr_mv04_overflow_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv04_overflow_error_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__regr_mv04_overflow_error_BITEND 21

#define FRC_TOP__KME_DM_TOP2__regr_mv02_overflow_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv02_overflow_error_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__regr_mv02_overflow_error_BITEND 20

#define FRC_TOP__KME_DM_TOP2__regr_mv01_overflow_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv01_overflow_error_BITSTART 19
#define FRC_TOP__KME_DM_TOP2__regr_mv01_overflow_error_BITEND 19

#define FRC_TOP__KME_DM_TOP2__regr_mv12_last_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv12_last_error_BITSTART 18
#define FRC_TOP__KME_DM_TOP2__regr_mv12_last_error_BITEND 18

#define FRC_TOP__KME_DM_TOP2__regr_mv11_last_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv11_last_error_BITSTART 17
#define FRC_TOP__KME_DM_TOP2__regr_mv11_last_error_BITEND 17

#define FRC_TOP__KME_DM_TOP2__regr_mv10_last_error_ADDR 0x000032f8
#define FRC_TOP__KME_DM_TOP2__regr_mv10_last_error_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__regr_mv10_last_error_BITEND 16

/*KME_IPME*/
//Register::KME_IPME_00 0x1809bc00
#define FRC_TOP__KME_IPME__ipme_v_fetch_mode_ADDR 0x00002c00
#define FRC_TOP__KME_IPME__ipme_v_fetch_mode_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_v_fetch_mode_BITEND 11

#define FRC_TOP__KME_IPME__ipme_v_fetch_opt_ADDR 0x00002c00
#define FRC_TOP__KME_IPME__ipme_v_fetch_opt_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_v_fetch_opt_BITEND 9

#define FRC_TOP__KME_IPME__ipme_h_fetch_mode_ADDR 0x00002c00
#define FRC_TOP__KME_IPME__ipme_h_fetch_mode_BITSTART 6
#define FRC_TOP__KME_IPME__ipme_h_fetch_mode_BITEND 7

#define FRC_TOP__KME_IPME__ipme_h_fetch_opt_ADDR 0x00002c00
#define FRC_TOP__KME_IPME__ipme_h_fetch_opt_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_h_fetch_opt_BITEND 5

#define FRC_TOP__KME_IPME__ipme_vs_o_sel_ADDR 0x00002c00
#define FRC_TOP__KME_IPME__ipme_vs_o_sel_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_vs_o_sel_BITEND 0

//Register::KME_IPME_04 0x1809bc04
#define FRC_TOP__KME_IPME__ipme_v_flp_alp6_ADDR 0x00002c04
#define FRC_TOP__KME_IPME__ipme_v_flp_alp6_BITSTART 9
#define FRC_TOP__KME_IPME__ipme_v_flp_alp6_BITEND 17

#define FRC_TOP__KME_IPME__ipme_v_flp_alp5_ADDR 0x00002c04
#define FRC_TOP__KME_IPME__ipme_v_flp_alp5_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_v_flp_alp5_BITEND 8

//Register::KME_IPME_08 0x1809bc08
#define FRC_TOP__KME_IPME__Ipme_high_det_min_clip_ADDR 0x00002c08
#define FRC_TOP__KME_IPME__Ipme_high_det_min_clip_BITSTART 14
#define FRC_TOP__KME_IPME__Ipme_high_det_min_clip_BITEND 16

#define FRC_TOP__KME_IPME__Ipme_high_det_near_th_ADDR 0x00002c08
#define FRC_TOP__KME_IPME__Ipme_high_det_near_th_BITSTART 8
#define FRC_TOP__KME_IPME__Ipme_high_det_near_th_BITEND 13

#define FRC_TOP__KME_IPME__Ipme_high_det_diff_th_ADDR 0x00002c08
#define FRC_TOP__KME_IPME__Ipme_high_det_diff_th_BITSTART 1
#define FRC_TOP__KME_IPME__Ipme_high_det_diff_th_BITEND 7

#define FRC_TOP__KME_IPME__Ipme_high_det_en_ADDR 0x00002c08
#define FRC_TOP__KME_IPME__Ipme_high_det_en_BITSTART 0
#define FRC_TOP__KME_IPME__Ipme_high_det_en_BITEND 0

//Register::KME_IPME_0C 0x1809bc0c
#define FRC_TOP__KME_IPME__ipme_scaler_h_active_ADDR 0x00002c0c
#define FRC_TOP__KME_IPME__ipme_scaler_h_active_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_scaler_h_active_BITEND 9

//Register::KME_IPME_10 0x1809bc10
#define FRC_TOP__KME_IPME__ipme_32lkup5_ADDR 0x00002c10
#define FRC_TOP__KME_IPME__ipme_32lkup5_BITSTART 28
#define FRC_TOP__KME_IPME__ipme_32lkup5_BITEND 31

#define FRC_TOP__KME_IPME__ipme_32lkup4_ADDR 0x00002c10
#define FRC_TOP__KME_IPME__ipme_32lkup4_BITSTART 24
#define FRC_TOP__KME_IPME__ipme_32lkup4_BITEND 27

#define FRC_TOP__KME_IPME__ipme_32lkup3_ADDR 0x00002c10
#define FRC_TOP__KME_IPME__ipme_32lkup3_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_32lkup3_BITEND 23

#define FRC_TOP__KME_IPME__ipme_32lkup2_ADDR 0x00002c10
#define FRC_TOP__KME_IPME__ipme_32lkup2_BITSTART 16
#define FRC_TOP__KME_IPME__ipme_32lkup2_BITEND 19

#define FRC_TOP__KME_IPME__ipme_32lkup1_ADDR 0x00002c10
#define FRC_TOP__KME_IPME__ipme_32lkup1_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_32lkup1_BITEND 15

#define FRC_TOP__KME_IPME__ipme_32lkup0_ADDR 0x00002c10
#define FRC_TOP__KME_IPME__ipme_32lkup0_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_32lkup0_BITEND 11

#define FRC_TOP__KME_IPME__ipme_curve_slp_ADDR 0x00002c10
#define FRC_TOP__KME_IPME__ipme_curve_slp_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_curve_slp_BITEND 7

//Register::KME_IPME_14 0x1809bc14
#define FRC_TOP__KME_IPME__ipme_32lkup13_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup13_BITSTART 28
#define FRC_TOP__KME_IPME__ipme_32lkup13_BITEND 31

#define FRC_TOP__KME_IPME__ipme_32lkup12_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup12_BITSTART 24
#define FRC_TOP__KME_IPME__ipme_32lkup12_BITEND 27

#define FRC_TOP__KME_IPME__ipme_32lkup11_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup11_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_32lkup11_BITEND 23

#define FRC_TOP__KME_IPME__ipme_32lkup10_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup10_BITSTART 16
#define FRC_TOP__KME_IPME__ipme_32lkup10_BITEND 19

#define FRC_TOP__KME_IPME__ipme_32lkup9_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup9_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_32lkup9_BITEND 15

#define FRC_TOP__KME_IPME__ipme_32lkup8_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup8_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_32lkup8_BITEND 11

#define FRC_TOP__KME_IPME__ipme_32lkup7_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup7_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_32lkup7_BITEND 7

#define FRC_TOP__KME_IPME__ipme_32lkup6_ADDR 0x00002c14
#define FRC_TOP__KME_IPME__ipme_32lkup6_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_32lkup6_BITEND 3

//Register::KME_IPME_18 0x1809bc18
#define FRC_TOP__KME_IPME__ipme_32lkup21_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup21_BITSTART 28
#define FRC_TOP__KME_IPME__ipme_32lkup21_BITEND 31

#define FRC_TOP__KME_IPME__ipme_32lkup20_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup20_BITSTART 24
#define FRC_TOP__KME_IPME__ipme_32lkup20_BITEND 27

#define FRC_TOP__KME_IPME__ipme_32lkup19_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup19_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_32lkup19_BITEND 23

#define FRC_TOP__KME_IPME__ipme_32lkup18_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup18_BITSTART 16
#define FRC_TOP__KME_IPME__ipme_32lkup18_BITEND 19

#define FRC_TOP__KME_IPME__ipme_32lkup17_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup17_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_32lkup17_BITEND 15

#define FRC_TOP__KME_IPME__ipme_32lkup16_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup16_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_32lkup16_BITEND 11

#define FRC_TOP__KME_IPME__ipme_32lkup15_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup15_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_32lkup15_BITEND 7

#define FRC_TOP__KME_IPME__ipme_32lkup14_ADDR 0x00002c18
#define FRC_TOP__KME_IPME__ipme_32lkup14_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_32lkup14_BITEND 3

//Register::KME_IPME_1C 0x1809bc1c
#define FRC_TOP__KME_IPME__ipme_32lkup29_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup29_BITSTART 28
#define FRC_TOP__KME_IPME__ipme_32lkup29_BITEND 31

#define FRC_TOP__KME_IPME__ipme_32lkup28_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup28_BITSTART 24
#define FRC_TOP__KME_IPME__ipme_32lkup28_BITEND 27

#define FRC_TOP__KME_IPME__ipme_32lkup27_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup27_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_32lkup27_BITEND 23

#define FRC_TOP__KME_IPME__ipme_32lkup26_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup26_BITSTART 16
#define FRC_TOP__KME_IPME__ipme_32lkup26_BITEND 19

#define FRC_TOP__KME_IPME__ipme_32lkup25_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup25_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_32lkup25_BITEND 15

#define FRC_TOP__KME_IPME__ipme_32lkup24_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup24_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_32lkup24_BITEND 11

#define FRC_TOP__KME_IPME__ipme_32lkup23_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup23_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_32lkup23_BITEND 7

#define FRC_TOP__KME_IPME__ipme_32lkup22_ADDR 0x00002c1c
#define FRC_TOP__KME_IPME__ipme_32lkup22_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_32lkup22_BITEND 3

//Register::KME_IPME_20 0x1809bc20
#define FRC_TOP__KME_IPME__ipme_nr_curve_shift_bit_ADDR 0x00002c20
#define FRC_TOP__KME_IPME__ipme_nr_curve_shift_bit_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_nr_curve_shift_bit_BITEND 13

#define FRC_TOP__KME_IPME__ipme_iir_debug_sel_ADDR 0x00002c20
#define FRC_TOP__KME_IPME__ipme_iir_debug_sel_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_iir_debug_sel_BITEND 9

#define FRC_TOP__KME_IPME__ipme_32lkup31_ADDR 0x00002c20
#define FRC_TOP__KME_IPME__ipme_32lkup31_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_32lkup31_BITEND 7

#define FRC_TOP__KME_IPME__ipme_32lkup30_ADDR 0x00002c20
#define FRC_TOP__KME_IPME__ipme_32lkup30_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_32lkup30_BITEND 3

//Register::KME_IPME_24 0x1809bc24
#define FRC_TOP__KME_IPME__ipme_dummy_regs1_ADDR 0x00002c24
#define FRC_TOP__KME_IPME__ipme_dummy_regs1_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_dummy_regs1_BITEND 27

#define FRC_TOP__KME_IPME__ipme_dummy_regs0_ADDR 0x00002c24
#define FRC_TOP__KME_IPME__ipme_dummy_regs0_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_dummy_regs0_BITEND 19

#define FRC_TOP__KME_IPME__ipme_pscaler_v_active_ADDR 0x00002c24
#define FRC_TOP__KME_IPME__ipme_pscaler_v_active_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_pscaler_v_active_BITEND 11

//Register::KME_IPME_28 0x1809bc28
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y4_ADDR 0x00002c28
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y4_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y4_BITEND 24

#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y3_ADDR 0x00002c28
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y3_BITSTART 15
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y3_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y2_ADDR 0x00002c28
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y2_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y2_BITEND 14

#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y1_ADDR 0x00002c28
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y1_BITSTART 5
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y1_BITEND 9

#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y0_ADDR 0x00002c28
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_diffcount_y0_BITEND 4

//Register::KME_IPME_2C 0x1809bc2c
#define FRC_TOP__KME_IPME__ipme_fmdet_avg_mot_cnt_ADDR 0x00002c2c
#define FRC_TOP__KME_IPME__ipme_fmdet_avg_mot_cnt_BITSTART 18
#define FRC_TOP__KME_IPME__ipme_fmdet_avg_mot_cnt_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_film_th_ADDR 0x00002c2c
#define FRC_TOP__KME_IPME__ipme_fmdet_film_th_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_film_th_BITEND 17

#define FRC_TOP__KME_IPME__ipme_fmdet_pxl_coring_ADDR 0x00002c2c
#define FRC_TOP__KME_IPME__ipme_fmdet_pxl_coring_BITSTART 2
#define FRC_TOP__KME_IPME__ipme_fmdet_pxl_coring_BITEND 9

#define FRC_TOP__KME_IPME__ipme_fmdet_diff_opt_ADDR 0x00002c2c
#define FRC_TOP__KME_IPME__ipme_fmdet_diff_opt_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_diff_opt_BITEND 1

//Register::KME_IPME_30 0x1809bc30
#define FRC_TOP__KME_IPME__ipme_fmdet_glb_sml_weight_ADDR 0x00002c30
#define FRC_TOP__KME_IPME__ipme_fmdet_glb_sml_weight_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_fmdet_glb_sml_weight_BITEND 23

#define FRC_TOP__KME_IPME__ipme_fmdet_glb_big_weight_ADDR 0x00002c30
#define FRC_TOP__KME_IPME__ipme_fmdet_glb_big_weight_BITSTART 16
#define FRC_TOP__KME_IPME__ipme_fmdet_glb_big_weight_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_mot_min_ADDR 0x00002c30
#define FRC_TOP__KME_IPME__ipme_fmdet_mot_min_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_fmdet_mot_min_BITEND 15

#define FRC_TOP__KME_IPME__ipme_fmdet_weight_region_ADDR 0x00002c30
#define FRC_TOP__KME_IPME__ipme_fmdet_weight_region_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_fmdet_weight_region_BITEND 7

#define FRC_TOP__KME_IPME__ipme_fmdet_weight_all_ADDR 0x00002c30
#define FRC_TOP__KME_IPME__ipme_fmdet_weight_all_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_weight_all_BITEND 3

//Register::KME_IPME_34 0x1809bc34
#define FRC_TOP__KME_IPME__ipme_fmdet_region1_sml_weight_ADDR 0x00002c34
#define FRC_TOP__KME_IPME__ipme_fmdet_region1_sml_weight_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_fmdet_region1_sml_weight_BITEND 15

#define FRC_TOP__KME_IPME__ipme_fmdet_region1_big_weight_ADDR 0x00002c34
#define FRC_TOP__KME_IPME__ipme_fmdet_region1_big_weight_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_fmdet_region1_big_weight_BITEND 11

#define FRC_TOP__KME_IPME__ipme_fmdet_region0_sml_weight_ADDR 0x00002c34
#define FRC_TOP__KME_IPME__ipme_fmdet_region0_sml_weight_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_fmdet_region0_sml_weight_BITEND 7

#define FRC_TOP__KME_IPME__ipme_fmdet_region0_big_weight_ADDR 0x00002c34
#define FRC_TOP__KME_IPME__ipme_fmdet_region0_big_weight_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_region0_big_weight_BITEND 3

//Register::KME_IPME_38 0x1809bc38
#define FRC_TOP__KME_IPME__ipme_fmdet_region3_sml_weight_ADDR 0x00002c38
#define FRC_TOP__KME_IPME__ipme_fmdet_region3_sml_weight_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_fmdet_region3_sml_weight_BITEND 15

#define FRC_TOP__KME_IPME__ipme_fmdet_region3_big_weight_ADDR 0x00002c38
#define FRC_TOP__KME_IPME__ipme_fmdet_region3_big_weight_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_fmdet_region3_big_weight_BITEND 11

#define FRC_TOP__KME_IPME__ipme_fmdet_region2_sml_weight_ADDR 0x00002c38
#define FRC_TOP__KME_IPME__ipme_fmdet_region2_sml_weight_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_fmdet_region2_sml_weight_BITEND 7

#define FRC_TOP__KME_IPME__ipme_fmdet_region2_big_weight_ADDR 0x00002c38
#define FRC_TOP__KME_IPME__ipme_fmdet_region2_big_weight_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_region2_big_weight_BITEND 3

//Register::KME_IPME_3C 0x1809bc3c
#define FRC_TOP__KME_IPME__ipme_fdet_5region4_en_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fdet_5region4_en_BITSTART 28
#define FRC_TOP__KME_IPME__ipme_fdet_5region4_en_BITEND 28

#define FRC_TOP__KME_IPME__ipme_fdet_5region3_en_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fdet_5region3_en_BITSTART 27
#define FRC_TOP__KME_IPME__ipme_fdet_5region3_en_BITEND 27

#define FRC_TOP__KME_IPME__ipme_fdet_5region2_en_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fdet_5region2_en_BITSTART 26
#define FRC_TOP__KME_IPME__ipme_fdet_5region2_en_BITEND 26

#define FRC_TOP__KME_IPME__ipme_fdet_5region1_en_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fdet_5region1_en_BITSTART 25
#define FRC_TOP__KME_IPME__ipme_fdet_5region1_en_BITEND 25

#define FRC_TOP__KME_IPME__ipme_fdet_5region0_en_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fdet_5region0_en_BITSTART 24
#define FRC_TOP__KME_IPME__ipme_fdet_5region0_en_BITEND 24

#define FRC_TOP__KME_IPME__ipme_fmdet_quit_prd_th_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fmdet_quit_prd_th_BITSTART 20
#define FRC_TOP__KME_IPME__ipme_fmdet_quit_prd_th_BITEND 23

#define FRC_TOP__KME_IPME__ipme_fmdet_quit_th_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fmdet_quit_th_BITSTART 16
#define FRC_TOP__KME_IPME__ipme_fmdet_quit_th_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_enter_film22_cnt_th_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fmdet_enter_film22_cnt_th_BITSTART 12
#define FRC_TOP__KME_IPME__ipme_fmdet_enter_film22_cnt_th_BITEND 15

#define FRC_TOP__KME_IPME__ipme_fmdet_enter_film32_cnt_th_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fmdet_enter_film32_cnt_th_BITSTART 8
#define FRC_TOP__KME_IPME__ipme_fmdet_enter_film32_cnt_th_BITEND 11

#define FRC_TOP__KME_IPME__ipme_fmdet_region4_sml_weight_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fmdet_region4_sml_weight_BITSTART 4
#define FRC_TOP__KME_IPME__ipme_fmdet_region4_sml_weight_BITEND 7

#define FRC_TOP__KME_IPME__ipme_fmdet_region4_big_weight_ADDR 0x00002c3c
#define FRC_TOP__KME_IPME__ipme_fmdet_region4_big_weight_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_region4_big_weight_BITEND 3

//Register::KME_IPME_40 0x1809bc40
#define FRC_TOP__KME_IPME__ipme_fmdet_5region1_v1_ADDR 0x00002c40
#define FRC_TOP__KME_IPME__ipme_fmdet_5region1_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_5region1_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_5region1_v0_ADDR 0x00002c40
#define FRC_TOP__KME_IPME__ipme_fmdet_5region1_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_5region1_v0_BITEND 9

//Register::KME_IPME_44 0x1809bc44
#define FRC_TOP__KME_IPME__ipme_fmdet_5region2_v1_ADDR 0x00002c44
#define FRC_TOP__KME_IPME__ipme_fmdet_5region2_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_5region2_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_5region2_v0_ADDR 0x00002c44
#define FRC_TOP__KME_IPME__ipme_fmdet_5region2_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_5region2_v0_BITEND 9

//Register::KME_IPME_48 0x1809bc48
#define FRC_TOP__KME_IPME__ipme_fmdet_5region3_h1_ADDR 0x00002c48
#define FRC_TOP__KME_IPME__ipme_fmdet_5region3_h1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_5region3_h1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_5region3_h0_ADDR 0x00002c48
#define FRC_TOP__KME_IPME__ipme_fmdet_5region3_h0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_5region3_h0_BITEND 9

//Register::KME_IPME_4C 0x1809bc4c
#define FRC_TOP__KME_IPME__ipme_fmdet_5region4_h1_ADDR 0x00002c4c
#define FRC_TOP__KME_IPME__ipme_fmdet_5region4_h1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_5region4_h1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_5region4_h0_ADDR 0x00002c4c
#define FRC_TOP__KME_IPME__ipme_fmdet_5region4_h0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_5region4_h0_BITEND 9

//Register::KME_IPME_50 0x1809bc50
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_h1_ADDR 0x00002c50
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_h1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_h1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_h0_ADDR 0x00002c50
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_h0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_h0_BITEND 9

//Register::KME_IPME_54 0x1809bc54
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_v1_ADDR 0x00002c54
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_v0_ADDR 0x00002c54
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_5region5_v0_BITEND 9

//Register::KME_IPME_58 0x1809bc58
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h1_ADDR 0x00002c58
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h0_ADDR 0x00002c58
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h0_BITEND 9

//Register::KME_IPME_5C 0x1809bc5c
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h3_ADDR 0x00002c5c
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h3_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h3_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h2_ADDR 0x00002c5c
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h2_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h2_BITEND 9

//Register::KME_IPME_60 0x1809bc60
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v0_ADDR 0x00002c60
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v0_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v0_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h4_ADDR 0x00002c60
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h4_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_h4_BITEND 9

//Register::KME_IPME_64 0x1809bc64
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v2_ADDR 0x00002c64
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v2_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v2_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v1_ADDR 0x00002c64
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v1_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v1_BITEND 9

//Register::KME_IPME_68 0x1809bc68
#define FRC_TOP__KME_IPME__ipme_fmdet_16region_v4_ADDR 0x00002c68
#define FRC_TOP__KME_IPME__ipme_fmdet_16region_v4_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_16region_v4_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v3_ADDR 0x00002c68
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v3_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_12region_v3_BITEND 9

//Register::KME_IPME_6C 0x1809bc6c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_h1_ADDR 0x00002c6c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_h1_BITSTART 11
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_h1_BITEND 20

#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_h0_ADDR 0x00002c6c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_h0_BITSTART 1
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_h0_BITEND 10

#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_enable_ADDR 0x00002c6c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_enable_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_enable_BITEND 0

//Register::KME_IPME_70 0x1809bc70
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_v1_ADDR 0x00002c70
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_v0_ADDR 0x00002c70
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region1_v0_BITEND 9

//Register::KME_IPME_74 0x1809bc74
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_h1_ADDR 0x00002c74
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_h1_BITSTART 11
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_h1_BITEND 20

#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_h0_ADDR 0x00002c74
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_h0_BITSTART 1
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_h0_BITEND 10

#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_enable_ADDR 0x00002c74
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_enable_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_enable_BITEND 0

//Register::KME_IPME_78 0x1809bc78
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_v1_ADDR 0x00002c78
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_v0_ADDR 0x00002c78
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region2_v0_BITEND 9

//Register::KME_IPME_7C 0x1809bc7c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_h1_ADDR 0x00002c7c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_h1_BITSTART 11
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_h1_BITEND 20

#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_h0_ADDR 0x00002c7c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_h0_BITSTART 1
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_h0_BITEND 10

#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_enable_ADDR 0x00002c7c
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_enable_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_enable_BITEND 0

//Register::KME_IPME_80 0x1809bc80
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_v1_ADDR 0x00002c80
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_v0_ADDR 0x00002c80
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region3_v0_BITEND 9

//Register::KME_IPME_84 0x1809bc84
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_h1_ADDR 0x00002c84
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_h1_BITSTART 11
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_h1_BITEND 20

#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_h0_ADDR 0x00002c84
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_h0_BITSTART 1
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_h0_BITEND 10

#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_enable_ADDR 0x00002c84
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_enable_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_enable_BITEND 0

//Register::KME_IPME_88 0x1809bc88
#define FRC_TOP__KME_IPME__kme_ipme_top_3dfs_lr_ADDR 0x00002c88
#define FRC_TOP__KME_IPME__kme_ipme_top_3dfs_lr_BITSTART 20
#define FRC_TOP__KME_IPME__kme_ipme_top_3dfs_lr_BITEND 20

#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_v1_ADDR 0x00002c88
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_v0_ADDR 0x00002c88
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_4region4_v0_BITEND 9

//Register::KME_IPME_8C 0x1809bc8c
#define FRC_TOP__KME_IPME__ipme_h_flp_alp2_ADDR 0x00002c8c
#define FRC_TOP__KME_IPME__ipme_h_flp_alp2_BITSTART 18
#define FRC_TOP__KME_IPME__ipme_h_flp_alp2_BITEND 26

#define FRC_TOP__KME_IPME__ipme_h_flp_alp1_ADDR 0x00002c8c
#define FRC_TOP__KME_IPME__ipme_h_flp_alp1_BITSTART 9
#define FRC_TOP__KME_IPME__ipme_h_flp_alp1_BITEND 17

#define FRC_TOP__KME_IPME__ipme_h_flp_alp0_ADDR 0x00002c8c
#define FRC_TOP__KME_IPME__ipme_h_flp_alp0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_h_flp_alp0_BITEND 8

//Register::KME_IPME_90 0x1809bc90
#define FRC_TOP__KME_IPME__ipme_h_flp_alp5_ADDR 0x00002c90
#define FRC_TOP__KME_IPME__ipme_h_flp_alp5_BITSTART 18
#define FRC_TOP__KME_IPME__ipme_h_flp_alp5_BITEND 26

#define FRC_TOP__KME_IPME__ipme_h_flp_alp4_ADDR 0x00002c90
#define FRC_TOP__KME_IPME__ipme_h_flp_alp4_BITSTART 9
#define FRC_TOP__KME_IPME__ipme_h_flp_alp4_BITEND 17

#define FRC_TOP__KME_IPME__ipme_h_flp_alp3_ADDR 0x00002c90
#define FRC_TOP__KME_IPME__ipme_h_flp_alp3_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_h_flp_alp3_BITEND 8

//Register::KME_IPME_94 0x1809bc94
#define FRC_TOP__KME_IPME__ipme_v_flp_alp1_ADDR 0x00002c94
#define FRC_TOP__KME_IPME__ipme_v_flp_alp1_BITSTART 18
#define FRC_TOP__KME_IPME__ipme_v_flp_alp1_BITEND 26

#define FRC_TOP__KME_IPME__ipme_v_flp_alp0_ADDR 0x00002c94
#define FRC_TOP__KME_IPME__ipme_v_flp_alp0_BITSTART 9
#define FRC_TOP__KME_IPME__ipme_v_flp_alp0_BITEND 17

#define FRC_TOP__KME_IPME__ipme_h_flp_alp6_ADDR 0x00002c94
#define FRC_TOP__KME_IPME__ipme_h_flp_alp6_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_h_flp_alp6_BITEND 8

//Register::KME_IPME_98 0x1809bc98
#define FRC_TOP__KME_IPME__ipme_v_flp_alp4_ADDR 0x00002c98
#define FRC_TOP__KME_IPME__ipme_v_flp_alp4_BITSTART 18
#define FRC_TOP__KME_IPME__ipme_v_flp_alp4_BITEND 26

#define FRC_TOP__KME_IPME__ipme_v_flp_alp3_ADDR 0x00002c98
#define FRC_TOP__KME_IPME__ipme_v_flp_alp3_BITSTART 9
#define FRC_TOP__KME_IPME__ipme_v_flp_alp3_BITEND 17

#define FRC_TOP__KME_IPME__ipme_v_flp_alp2_ADDR 0x00002c98
#define FRC_TOP__KME_IPME__ipme_v_flp_alp2_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_v_flp_alp2_BITEND 8

//Register::KME_IPME_9C 0x1809bc9c
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_h1_ADDR 0x00002c9c
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_h1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_h1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_rim_h0_ADDR 0x00002c9c
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_h0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_h0_BITEND 9

//Register::KME_IPME_A0 0x1809bca0
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_v1_ADDR 0x00002ca0
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_v1_BITSTART 10
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_v1_BITEND 19

#define FRC_TOP__KME_IPME__ipme_fmdet_rim_v0_ADDR 0x00002ca0
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_v0_BITSTART 0
#define FRC_TOP__KME_IPME__ipme_fmdet_rim_v0_BITEND 9

//Register::KME_IPME_A4 0x1809bca4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_h0_rim_ADDR 0x00002ca4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_h0_rim_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_h0_rim_BITEND 26

//Register::KME_IPME_A8 0x1809bca8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_all_ADDR 0x00002ca8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_all_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_all_BITEND 26

//Register::KME_IPME_AC 0x1809bcac
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_h1_rim_ADDR 0x00002cac
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_h1_rim_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_h1_rim_BITEND 26

//Register::KME_IPME_B0 0x1809bcb0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region1_ADDR 0x00002cb0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region1_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region1_BITEND 26

//Register::KME_IPME_B4 0x1809bcb4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region2_ADDR 0x00002cb4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region2_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region2_BITEND 26

//Register::KME_IPME_B8 0x1809bcb8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region3_ADDR 0x00002cb8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region3_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region3_BITEND 26

//Register::KME_IPME_BC 0x1809bcbc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region4_ADDR 0x00002cbc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region4_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region4_BITEND 26

//Register::KME_IPME_C0 0x1809bcc0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region5_ADDR 0x00002cc0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region5_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_5region5_BITEND 26

//Register::KME_IPME_C4 0x1809bcc4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region1_ADDR 0x00002cc4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region1_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region1_BITEND 26

//Register::KME_IPME_C8 0x1809bcc8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region2_ADDR 0x00002cc8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region2_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region2_BITEND 26

//Register::KME_IPME_CC 0x1809bccc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region3_ADDR 0x00002ccc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region3_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region3_BITEND 26

//Register::KME_IPME_D0 0x1809bcd0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region4_ADDR 0x00002cd0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region4_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region4_BITEND 26

//Register::KME_IPME_D4 0x1809bcd4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region5_ADDR 0x00002cd4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region5_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region5_BITEND 26

//Register::KME_IPME_D8 0x1809bcd8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region6_ADDR 0x00002cd8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region6_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region6_BITEND 26

//Register::KME_IPME_DC 0x1809bcdc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region7_ADDR 0x00002cdc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region7_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region7_BITEND 26

//Register::KME_IPME_E0 0x1809bce0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region8_ADDR 0x00002ce0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region8_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region8_BITEND 26

//Register::KME_IPME_E4 0x1809bce4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region9_ADDR 0x00002ce4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region9_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region9_BITEND 26

//Register::KME_IPME_E8 0x1809bce8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region10_ADDR 0x00002ce8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region10_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region10_BITEND 26

//Register::KME_IPME_EC 0x1809bcec
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region11_ADDR 0x00002cec
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region11_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region11_BITEND 26

//Register::KME_IPME_F0 0x1809bcf0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region12_ADDR 0x00002cf0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region12_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_12region12_BITEND 26

//Register::KME_IPME_F4 0x1809bcf4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_film_mode_ADDR 0x00002cf4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_film_mode_BITSTART 3
#define FRC_TOP__KME_IPME__regr_ipme_fdet_film_mode_BITEND 5

#define FRC_TOP__KME_IPME__regr_ipme_fdet_phase_id_ADDR 0x00002cf4
#define FRC_TOP__KME_IPME__regr_ipme_fdet_phase_id_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_phase_id_BITEND 2

//Register::KME_IPME_F8 0x1809bcf8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_v0_rim_ADDR 0x00002cf8
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_v0_rim_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_v0_rim_BITEND 26

//Register::KME_IPME_FC 0x1809bcfc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_v1_rim_ADDR 0x00002cfc
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_v1_rim_BITSTART 0
#define FRC_TOP__KME_IPME__regr_ipme_fdet_mot_v1_rim_BITEND 26

/*KME_IPME1*/
//Register::KME_IPME1_00 0x1809bd00
#define FRC_TOP__KME_IPME1__kme_ipme_sram_ls_value_ADDR 0x00002d00
#define FRC_TOP__KME_IPME1__kme_ipme_sram_ls_value_BITSTART 26
#define FRC_TOP__KME_IPME1__kme_ipme_sram_ls_value_BITEND 26

#define FRC_TOP__KME_IPME1__kme_ipme_sram_ls_en_ADDR 0x00002d00
#define FRC_TOP__KME_IPME1__kme_ipme_sram_ls_en_BITSTART 25
#define FRC_TOP__KME_IPME1__kme_ipme_sram_ls_en_BITEND 25

#define FRC_TOP__KME_IPME1__ipme_film_det_rb_start_p_ADDR 0x00002d00
#define FRC_TOP__KME_IPME1__ipme_film_det_rb_start_p_BITSTART 24
#define FRC_TOP__KME_IPME1__ipme_film_det_rb_start_p_BITEND 24

#define FRC_TOP__KME_IPME1__ipme_film_det_rb_sel_ADDR 0x00002d00
#define FRC_TOP__KME_IPME1__ipme_film_det_rb_sel_BITSTART 20
#define FRC_TOP__KME_IPME1__ipme_film_det_rb_sel_BITEND 23

#define FRC_TOP__KME_IPME1__ipme_fmdet_v_active_ADDR 0x00002d00
#define FRC_TOP__KME_IPME1__ipme_fmdet_v_active_BITSTART 10
#define FRC_TOP__KME_IPME1__ipme_fmdet_v_active_BITEND 19

#define FRC_TOP__KME_IPME1__ipme_fmdet_h_active_ADDR 0x00002d00
#define FRC_TOP__KME_IPME1__ipme_fmdet_h_active_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fmdet_h_active_BITEND 9

//Register::KME_IPME1_04 0x1809bd04
#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_sub_y_num_ADDR 0x00002d04
#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_sub_y_num_BITSTART 8
#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_sub_y_num_BITEND 11

#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_sub_x_num_ADDR 0x00002d04
#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_sub_x_num_BITSTART 4
#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_sub_x_num_BITEND 7

#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_shift_ADDR 0x00002d04
#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_shift_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_cprs_mdiff_shift_BITEND 3

//Register::KME_IPME1_08 0x1809bd08
#define FRC_TOP__KME_IPME1__dummy0_ADDR 0x00002d08
#define FRC_TOP__KME_IPME1__dummy0_BITSTART 0
#define FRC_TOP__KME_IPME1__dummy0_BITEND 31

//Register::KME_IPME1_0C 0x1809bd0c
#define FRC_TOP__KME_IPME1__dummy1_ADDR 0x00002d0c
#define FRC_TOP__KME_IPME1__dummy1_BITSTART 0
#define FRC_TOP__KME_IPME1__dummy1_BITEND 31

//Register::KME_IPME1_10 0x1809bd10
#define FRC_TOP__KME_IPME1__regr_ipme0_film0_film_det_ADDR 0x00002d10
#define FRC_TOP__KME_IPME1__regr_ipme0_film0_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film0_film_det_BITEND 31

//Register::KME_IPME1_14 0x1809bd14
#define FRC_TOP__KME_IPME1__regr_ipme0_film1_film_det_ADDR 0x00002d14
#define FRC_TOP__KME_IPME1__regr_ipme0_film1_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film1_film_det_BITEND 31

//Register::KME_IPME1_18 0x1809bd18
#define FRC_TOP__KME_IPME1__regr_ipme0_film2_film_det_ADDR 0x00002d18
#define FRC_TOP__KME_IPME1__regr_ipme0_film2_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film2_film_det_BITEND 31

//Register::KME_IPME1_1C 0x1809bd1c
#define FRC_TOP__KME_IPME1__regr_ipme0_film3_film_det_ADDR 0x00002d1c
#define FRC_TOP__KME_IPME1__regr_ipme0_film3_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film3_film_det_BITEND 31

//Register::KME_IPME1_20 0x1809bd20
#define FRC_TOP__KME_IPME1__regr_ipme0_film4_film_det_ADDR 0x00002d20
#define FRC_TOP__KME_IPME1__regr_ipme0_film4_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film4_film_det_BITEND 31

//Register::KME_IPME1_24 0x1809bd24
#define FRC_TOP__KME_IPME1__regr_ipme0_film5_film_det_ADDR 0x00002d24
#define FRC_TOP__KME_IPME1__regr_ipme0_film5_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film5_film_det_BITEND 31

//Register::KME_IPME1_28 0x1809bd28
#define FRC_TOP__KME_IPME1__regr_ipme0_film6_film_det_ADDR 0x00002d28
#define FRC_TOP__KME_IPME1__regr_ipme0_film6_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film6_film_det_BITEND 31

//Register::KME_IPME1_2C 0x1809bd2c
#define FRC_TOP__KME_IPME1__regr_ipme0_film7_film_det_ADDR 0x00002d2c
#define FRC_TOP__KME_IPME1__regr_ipme0_film7_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film7_film_det_BITEND 31

//Register::KME_IPME1_30 0x1809bd30
#define FRC_TOP__KME_IPME1__regr_ipme0_film8_film_det_ADDR 0x00002d30
#define FRC_TOP__KME_IPME1__regr_ipme0_film8_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film8_film_det_BITEND 31

//Register::KME_IPME1_34 0x1809bd34
#define FRC_TOP__KME_IPME1__regr_ipme0_film9_film_det_ADDR 0x00002d34
#define FRC_TOP__KME_IPME1__regr_ipme0_film9_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film9_film_det_BITEND 31

//Register::KME_IPME1_38 0x1809bd38
#define FRC_TOP__KME_IPME1__regr_ipme0_film10_film_det_ADDR 0x00002d38
#define FRC_TOP__KME_IPME1__regr_ipme0_film10_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film10_film_det_BITEND 31

//Register::KME_IPME1_3C 0x1809bd3c
#define FRC_TOP__KME_IPME1__regr_ipme0_film11_film_det_ADDR 0x00002d3c
#define FRC_TOP__KME_IPME1__regr_ipme0_film11_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film11_film_det_BITEND 31

//Register::KME_IPME1_40 0x1809bd40
#define FRC_TOP__KME_IPME1__regr_ipme1_film0_film_det_ADDR 0x00002d40
#define FRC_TOP__KME_IPME1__regr_ipme1_film0_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film0_film_det_BITEND 31

//Register::KME_IPME1_44 0x1809bd44
#define FRC_TOP__KME_IPME1__regr_ipme1_film1_film_det_ADDR 0x00002d44
#define FRC_TOP__KME_IPME1__regr_ipme1_film1_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film1_film_det_BITEND 31

//Register::KME_IPME1_48 0x1809bd48
#define FRC_TOP__KME_IPME1__regr_ipme1_film2_film_det_ADDR 0x00002d48
#define FRC_TOP__KME_IPME1__regr_ipme1_film2_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film2_film_det_BITEND 31

//Register::KME_IPME1_4C 0x1809bd4c
#define FRC_TOP__KME_IPME1__regr_ipme1_film3_film_det_ADDR 0x00002d4c
#define FRC_TOP__KME_IPME1__regr_ipme1_film3_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film3_film_det_BITEND 31

//Register::KME_IPME1_50 0x1809bd50
#define FRC_TOP__KME_IPME1__regr_ipme1_film4_film_det_ADDR 0x00002d50
#define FRC_TOP__KME_IPME1__regr_ipme1_film4_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film4_film_det_BITEND 31

//Register::KME_IPME1_54 0x1809bd54
#define FRC_TOP__KME_IPME1__regr_ipme1_film5_film_det_ADDR 0x00002d54
#define FRC_TOP__KME_IPME1__regr_ipme1_film5_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film5_film_det_BITEND 31

//Register::KME_IPME1_58 0x1809bd58
#define FRC_TOP__KME_IPME1__regr_ipme1_film6_film_det_ADDR 0x00002d58
#define FRC_TOP__KME_IPME1__regr_ipme1_film6_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film6_film_det_BITEND 31

//Register::KME_IPME1_5C 0x1809bd5c
#define FRC_TOP__KME_IPME1__regr_ipme1_film7_film_det_ADDR 0x00002d5c
#define FRC_TOP__KME_IPME1__regr_ipme1_film7_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film7_film_det_BITEND 31

//Register::KME_IPME1_60 0x1809bd60
#define FRC_TOP__KME_IPME1__regr_ipme1_film8_film_det_ADDR 0x00002d60
#define FRC_TOP__KME_IPME1__regr_ipme1_film8_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film8_film_det_BITEND 31

//Register::KME_IPME1_64 0x1809bd64
#define FRC_TOP__KME_IPME1__regr_ipme1_film9_film_det_ADDR 0x00002d64
#define FRC_TOP__KME_IPME1__regr_ipme1_film9_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film9_film_det_BITEND 31

//Register::KME_IPME1_68 0x1809bd68
#define FRC_TOP__KME_IPME1__regr_ipme1_film10_film_det_ADDR 0x00002d68
#define FRC_TOP__KME_IPME1__regr_ipme1_film10_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film10_film_det_BITEND 31

//Register::KME_IPME1_6C 0x1809bd6c
#define FRC_TOP__KME_IPME1__regr_ipme1_film11_film_det_ADDR 0x00002d6c
#define FRC_TOP__KME_IPME1__regr_ipme1_film11_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film11_film_det_BITEND 31

//Register::KME_IPME1_70 0x1809bd70
#define FRC_TOP__KME_IPME1__regr_ipme2_film0_film_det_ADDR 0x00002d70
#define FRC_TOP__KME_IPME1__regr_ipme2_film0_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film0_film_det_BITEND 31

//Register::KME_IPME1_74 0x1809bd74
#define FRC_TOP__KME_IPME1__regr_ipme2_film1_film_det_ADDR 0x00002d74
#define FRC_TOP__KME_IPME1__regr_ipme2_film1_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film1_film_det_BITEND 31

//Register::KME_IPME1_78 0x1809bd78
#define FRC_TOP__KME_IPME1__regr_ipme2_film2_film_det_ADDR 0x00002d78
#define FRC_TOP__KME_IPME1__regr_ipme2_film2_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film2_film_det_BITEND 31

//Register::KME_IPME1_7C 0x1809bd7c
#define FRC_TOP__KME_IPME1__regr_ipme2_film3_film_det_ADDR 0x00002d7c
#define FRC_TOP__KME_IPME1__regr_ipme2_film3_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film3_film_det_BITEND 31

//Register::KME_IPME1_80 0x1809bd80
#define FRC_TOP__KME_IPME1__regr_ipme2_film4_film_det_ADDR 0x00002d80
#define FRC_TOP__KME_IPME1__regr_ipme2_film4_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film4_film_det_BITEND 31

//Register::KME_IPME1_84 0x1809bd84
#define FRC_TOP__KME_IPME1__regr_ipme2_film5_film_det_ADDR 0x00002d84
#define FRC_TOP__KME_IPME1__regr_ipme2_film5_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film5_film_det_BITEND 31

//Register::KME_IPME1_88 0x1809bd88
#define FRC_TOP__KME_IPME1__regr_ipme2_film6_film_det_ADDR 0x00002d88
#define FRC_TOP__KME_IPME1__regr_ipme2_film6_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film6_film_det_BITEND 31

//Register::KME_IPME1_8C 0x1809bd8c
#define FRC_TOP__KME_IPME1__regr_ipme2_film7_film_det_ADDR 0x00002d8c
#define FRC_TOP__KME_IPME1__regr_ipme2_film7_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film7_film_det_BITEND 31

//Register::KME_IPME1_90 0x1809bd90
#define FRC_TOP__KME_IPME1__regr_ipme2_film8_film_det_ADDR 0x00002d90
#define FRC_TOP__KME_IPME1__regr_ipme2_film8_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film8_film_det_BITEND 31

//Register::KME_IPME1_94 0x1809bd94
#define FRC_TOP__KME_IPME1__regr_ipme2_film9_film_det_ADDR 0x00002d94
#define FRC_TOP__KME_IPME1__regr_ipme2_film9_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film9_film_det_BITEND 31

//Register::KME_IPME1_98 0x1809bd98
#define FRC_TOP__KME_IPME1__regr_ipme2_film10_film_det_ADDR 0x00002d98
#define FRC_TOP__KME_IPME1__regr_ipme2_film10_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film10_film_det_BITEND 31

//Register::KME_IPME1_9C 0x1809bd9c
#define FRC_TOP__KME_IPME1__regr_ipme2_film11_film_det_ADDR 0x00002d9c
#define FRC_TOP__KME_IPME1__regr_ipme2_film11_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film11_film_det_BITEND 31

//Register::KME_IPME1_A0 0x1809bda0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_4_apl_ADDR 0x00002da0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_4_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_4_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_3_apl_ADDR 0x00002da0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_3_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_3_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_2_apl_ADDR 0x00002da0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_2_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_2_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_1_apl_ADDR 0x00002da0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_1_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_1_apl_BITEND 7

//Register::KME_IPME1_A4 0x1809bda4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_8_apl_ADDR 0x00002da4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_8_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_8_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_7_apl_ADDR 0x00002da4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_7_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_7_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_6_apl_ADDR 0x00002da4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_6_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_6_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_5_apl_ADDR 0x00002da4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_5_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_5_apl_BITEND 7

//Register::KME_IPME1_A8 0x1809bda8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_12_apl_ADDR 0x00002da8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_12_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_12_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_11_apl_ADDR 0x00002da8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_11_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_11_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_10_apl_ADDR 0x00002da8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_10_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_10_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_9_apl_ADDR 0x00002da8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_9_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_9_apl_BITEND 7

//Register::KME_IPME1_AC 0x1809bdac
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_16_apl_ADDR 0x00002dac
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_16_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_16_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_15_apl_ADDR 0x00002dac
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_15_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_15_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_14_apl_ADDR 0x00002dac
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_14_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_14_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_13_apl_ADDR 0x00002dac
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_13_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_13_apl_BITEND 7

//Register::KME_IPME1_B0 0x1809bdb0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_20_apl_ADDR 0x00002db0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_20_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_20_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_19_apl_ADDR 0x00002db0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_19_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_19_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_18_apl_ADDR 0x00002db0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_18_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_18_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_17_apl_ADDR 0x00002db0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_17_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_17_apl_BITEND 7

//Register::KME_IPME1_B4 0x1809bdb4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_24_apl_ADDR 0x00002db4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_24_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_24_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_23_apl_ADDR 0x00002db4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_23_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_23_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_22_apl_ADDR 0x00002db4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_22_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_22_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_21_apl_ADDR 0x00002db4
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_21_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_21_apl_BITEND 7

//Register::KME_IPME1_B8 0x1809bdb8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_28_apl_ADDR 0x00002db8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_28_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_28_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_27_apl_ADDR 0x00002db8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_27_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_27_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_26_apl_ADDR 0x00002db8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_26_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_26_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_25_apl_ADDR 0x00002db8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_25_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_25_apl_BITEND 7

//Register::KME_IPME1_BC 0x1809bdbc
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_32_apl_ADDR 0x00002dbc
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_32_apl_BITSTART 24
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_32_apl_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_31_apl_ADDR 0x00002dbc
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_31_apl_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_31_apl_BITEND 23

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_30_apl_ADDR 0x00002dbc
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_30_apl_BITSTART 8
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_30_apl_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_29_apl_ADDR 0x00002dbc
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_29_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_fdet_region32_29_apl_BITEND 7

//Register::KME_IPME1_C0 0x1809bdc0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_00_ADDR 0x00002dc0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_00_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_00_BITEND 31

//Register::KME_IPME1_C4 0x1809bdc4
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_01_ADDR 0x00002dc4
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_01_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_01_BITEND 31

//Register::KME_IPME1_C8 0x1809bdc8
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_10_ADDR 0x00002dc8
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_10_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_10_BITEND 31

//Register::KME_IPME1_CC 0x1809bdcc
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_11_ADDR 0x00002dcc
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_11_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_11_BITEND 31

//Register::KME_IPME1_D0 0x1809bdd0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_20_ADDR 0x00002dd0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_20_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_20_BITEND 31

//Register::KME_IPME1_D4 0x1809bdd4
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_21_ADDR 0x00002dd4
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_21_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_21_BITEND 31

//Register::KME_IPME1_D8 0x1809bdd8
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_30_ADDR 0x00002dd8
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_30_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_30_BITEND 31

//Register::KME_IPME1_DC 0x1809bddc
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_31_ADDR 0x00002ddc
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_31_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_31_BITEND 31

//Register::KME_IPME1_E0 0x1809bde0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v2_ADDR 0x00002de0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v2_BITSTART 20
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v2_BITEND 29

#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v1_ADDR 0x00002de0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v1_BITSTART 10
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v1_BITEND 19

#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v0_ADDR 0x00002de0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v0_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v0_BITEND 9

//Register::KME_IPME1_E4 0x1809bde4
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v5_ADDR 0x00002de4
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v5_BITSTART 20
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v5_BITEND 29

#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v4_ADDR 0x00002de4
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v4_BITSTART 10
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v4_BITEND 19

#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v3_ADDR 0x00002de4
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v3_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v3_BITEND 9

//Register::KME_IPME1_E8 0x1809bde8
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v8_ADDR 0x00002de8
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v8_BITSTART 20
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v8_BITEND 29

#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v7_ADDR 0x00002de8
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v7_BITSTART 10
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v7_BITEND 19

#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v6_ADDR 0x00002de8
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v6_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v6_BITEND 9

//Register::KME_IPME1_EC 0x1809bdec
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v9_ADDR 0x00002dec
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v9_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fmdet_9region1_v9_BITEND 9

//Register::KME_IPME1_F0 0x1809bdf0
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region12_ADDR 0x00002df0
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region12_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region12_BITEND 26

//Register::KME_IPME1_F4 0x1809bdf4
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region13_ADDR 0x00002df4
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region13_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region13_BITEND 26

//Register::KME_IPME1_F8 0x1809bdf8
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region14_ADDR 0x00002df8
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region14_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region14_BITEND 26

//Register::KME_IPME1_FC 0x1809bdfc
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region15_ADDR 0x00002dfc
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region15_BITSTART 0
#define FRC_TOP__KME_IPME1__ipme_fdet_mot_16region15_BITEND 26

/*KME_LBME2_TOP*/
//Register::KME_LBME2_TOP_00 0x1809c600
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_x_end_ADDR 0x00003600
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_x_end_BITSTART 11
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_x_end_BITEND 21

#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_x_start_ADDR 0x00003600
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_x_start_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_x_start_BITEND 10

//Register::KME_LBME2_TOP_04 0x1809c604
#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_regional_apl_en_ADDR 0x00003604
#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_regional_apl_en_BITSTART 24
#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_regional_apl_en_BITEND 24

#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_sram_ls_value_ADDR 0x00003604
#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_sram_ls_value_BITSTART 23
#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_sram_ls_value_BITEND 23

#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_sram_ls_en_ADDR 0x00003604
#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_sram_ls_en_BITSTART 22
#define FRC_TOP__KME_LBME2_TOP__kme_lbme2_sram_ls_en_BITEND 22

#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_y_end_ADDR 0x00003604
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_y_end_BITSTART 11
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_y_end_BITEND 21

#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_y_start_ADDR 0x00003604
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_y_start_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_rim_y_start_BITEND 10

//Register::KME_LBME2_TOP_08 0x1809c608
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_boundary_color_ADDR 0x00003608
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_boundary_color_BITSTART 14
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_boundary_color_BITEND 21

#define FRC_TOP__KME_LBME2_TOP__lbme2_force_linebuf_addr_zero_ADDR 0x00003608
#define FRC_TOP__KME_LBME2_TOP__lbme2_force_linebuf_addr_zero_BITSTART 13
#define FRC_TOP__KME_LBME2_TOP__lbme2_force_linebuf_addr_zero_BITEND 13

#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_rdbk_posxy_en_ADDR 0x00003608
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_rdbk_posxy_en_BITSTART 12
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_rdbk_posxy_en_BITEND 12

#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_boundary_en_ADDR 0x00003608
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_boundary_en_BITSTART 11
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_boundary_en_BITEND 11

#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_data_ADDR 0x00003608
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_data_BITSTART 3
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_data_BITEND 10

#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_mode_ADDR 0x00003608
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_mode_BITSTART 1
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_mode_BITEND 2

#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_en_ADDR 0x00003608
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_en_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_patt_en_BITEND 0

//Register::KME_LBME2_TOP_0C 0x1809c60c
#define FRC_TOP__KME_LBME2_TOP__lbme2_p_y_offset_ADDR 0x0000360c
#define FRC_TOP__KME_LBME2_TOP__lbme2_p_y_offset_BITSTART 24
#define FRC_TOP__KME_LBME2_TOP__lbme2_p_y_offset_BITEND 31

#define FRC_TOP__KME_LBME2_TOP__lbme2_p_x_offset_ADDR 0x0000360c
#define FRC_TOP__KME_LBME2_TOP__lbme2_p_x_offset_BITSTART 16
#define FRC_TOP__KME_LBME2_TOP__lbme2_p_x_offset_BITEND 23

#define FRC_TOP__KME_LBME2_TOP__lbme2_i_y_offset_ADDR 0x0000360c
#define FRC_TOP__KME_LBME2_TOP__lbme2_i_y_offset_BITSTART 8
#define FRC_TOP__KME_LBME2_TOP__lbme2_i_y_offset_BITEND 15

#define FRC_TOP__KME_LBME2_TOP__lbme2_i_x_offset_ADDR 0x0000360c
#define FRC_TOP__KME_LBME2_TOP__lbme2_i_x_offset_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_i_x_offset_BITEND 7

//Register::KME_LBME2_TOP_10 0x1809c610
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_y_pos_ADDR 0x00003610
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_y_pos_BITSTART 10
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_y_pos_BITEND 19

#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_x_pos_ADDR 0x00003610
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_x_pos_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_debug_x_pos_BITEND 9

//Register::KME_LBME2_TOP_14 0x1809c614
#define FRC_TOP__KME_LBME2_TOP__lbme2_total_pixel_num_ADDR 0x00003614
#define FRC_TOP__KME_LBME2_TOP__lbme2_total_pixel_num_BITSTART 10
#define FRC_TOP__KME_LBME2_TOP__lbme2_total_pixel_num_BITEND 19

#define FRC_TOP__KME_LBME2_TOP__lbme2_total_line_num_ADDR 0x00003614
#define FRC_TOP__KME_LBME2_TOP__lbme2_total_line_num_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_total_line_num_BITEND 9

//Register::KME_LBME2_TOP_18 0x1809c618
#define FRC_TOP__KME_LBME2_TOP__lbme2_line_num_perlinebuf_ADDR 0x00003618
#define FRC_TOP__KME_LBME2_TOP__lbme2_line_num_perlinebuf_BITSTART 24
#define FRC_TOP__KME_LBME2_TOP__lbme2_line_num_perlinebuf_BITEND 31

#define FRC_TOP__KME_LBME2_TOP__lbme2_blk_num_perline_ADDR 0x00003618
#define FRC_TOP__KME_LBME2_TOP__lbme2_blk_num_perline_BITSTART 16
#define FRC_TOP__KME_LBME2_TOP__lbme2_blk_num_perline_BITEND 23

#define FRC_TOP__KME_LBME2_TOP__lbme2_prefetch_linebuf_num_ADDR 0x00003618
#define FRC_TOP__KME_LBME2_TOP__lbme2_prefetch_linebuf_num_BITSTART 8
#define FRC_TOP__KME_LBME2_TOP__lbme2_prefetch_linebuf_num_BITEND 15

#define FRC_TOP__KME_LBME2_TOP__lbme2_total_linebuf_num_ADDR 0x00003618
#define FRC_TOP__KME_LBME2_TOP__lbme2_total_linebuf_num_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_total_linebuf_num_BITEND 7

//Register::KME_LBME2_TOP_20 0x1809c620
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_total_pixel_num_ADDR 0x00003620
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_total_pixel_num_BITSTART 8
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_total_pixel_num_BITEND 15

#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_total_line_num_ADDR 0x00003620
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_total_line_num_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_total_line_num_BITEND 7

//Register::KME_LBME2_TOP_24 0x1809c624
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_line_num_perlinebuf_ADDR 0x00003624
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_line_num_perlinebuf_BITSTART 16
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_line_num_perlinebuf_BITEND 23

#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_blk_num_perline_ADDR 0x00003624
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_blk_num_perline_BITSTART 8
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_blk_num_perline_BITEND 15

#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_prefetch_linebuf_num_ADDR 0x00003624
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_prefetch_linebuf_num_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__lbme2_hd_prefetch_linebuf_num_BITEND 7

//Register::KME_LBME2_TOP_68 0x1809c668
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_i_pos_y_cnt_ADDR 0x00003668
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_i_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_i_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_i_pos_x_cnt_ADDR 0x00003668
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_i_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_i_pos_x_cnt_BITEND 15

//Register::KME_LBME2_TOP_6C 0x1809c66c
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_p_pos_y_cnt_ADDR 0x0000366c
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_p_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_p_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_p_pos_x_cnt_ADDR 0x0000366c
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_p_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_rdbk_p_pos_x_cnt_BITEND 15

//Register::KME_LBME2_TOP_70 0x1809c670
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_frame_req_error_ADDR 0x00003670
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_frame_req_error_BITSTART 16
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_frame_req_error_BITEND 23

#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_if_req_cnt_latch_ADDR 0x00003670
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_if_req_cnt_latch_BITSTART 0
#define FRC_TOP__KME_LBME2_TOP__regr_lbme2_if_req_cnt_latch_BITEND 15

/*KME_LBME_TOP*/
//Register::KME_LBME_TOP_00 0x1809b900
#define FRC_TOP__KME_LBME_TOP__lbme_rim_x_end_ADDR 0x00002900
#define FRC_TOP__KME_LBME_TOP__lbme_rim_x_end_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__lbme_rim_x_end_BITEND 21

#define FRC_TOP__KME_LBME_TOP__lbme_rim_x_start_ADDR 0x00002900
#define FRC_TOP__KME_LBME_TOP__lbme_rim_x_start_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_rim_x_start_BITEND 10

//Register::KME_LBME_TOP_04 0x1809b904
#define FRC_TOP__KME_LBME_TOP__kme_lbme_sram_ls_value_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__kme_lbme_sram_ls_value_BITSTART 23
#define FRC_TOP__KME_LBME_TOP__kme_lbme_sram_ls_value_BITEND 23

#define FRC_TOP__KME_LBME_TOP__kme_lbme_sram_ls_en_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__kme_lbme_sram_ls_en_BITSTART 22
#define FRC_TOP__KME_LBME_TOP__kme_lbme_sram_ls_en_BITEND 22

#define FRC_TOP__KME_LBME_TOP__lbme_rim_y_end_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__lbme_rim_y_end_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__lbme_rim_y_end_BITEND 21

#define FRC_TOP__KME_LBME_TOP__lbme_rim_y_start_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__lbme_rim_y_start_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_rim_y_start_BITEND 10

//Register::KME_LBME_TOP_08 0x1809b908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_boundary_color_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_boundary_color_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__lbme_debug_boundary_color_BITEND 31

#define FRC_TOP__KME_LBME_TOP__lbme_force_linebuf_addr_zero_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_force_linebuf_addr_zero_BITSTART 23
#define FRC_TOP__KME_LBME_TOP__lbme_force_linebuf_addr_zero_BITEND 23

#define FRC_TOP__KME_LBME_TOP__lbme_debug_rdbk_posxy_en_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_rdbk_posxy_en_BITSTART 22
#define FRC_TOP__KME_LBME_TOP__lbme_debug_rdbk_posxy_en_BITEND 22

#define FRC_TOP__KME_LBME_TOP__lbme_debug_boundary_en_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_boundary_en_BITSTART 21
#define FRC_TOP__KME_LBME_TOP__lbme_debug_boundary_en_BITEND 21

#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_data_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_data_BITSTART 13
#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_data_BITEND 20

#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_mode_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_mode_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_mode_BITEND 12

#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_en_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_en_BITSTART 10
#define FRC_TOP__KME_LBME_TOP__lbme_debug_patt_en_BITEND 10

#define FRC_TOP__KME_LBME_TOP__lbme_debug_de_cnt_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_de_cnt_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__lbme_debug_de_cnt_BITEND 9

#define FRC_TOP__KME_LBME_TOP__lbme_debug_ip_sel_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_ip_sel_BITSTART 7
#define FRC_TOP__KME_LBME_TOP__lbme_debug_ip_sel_BITEND 7

#define FRC_TOP__KME_LBME_TOP__lbme_debug_blk_y_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_blk_y_BITSTART 4
#define FRC_TOP__KME_LBME_TOP__lbme_debug_blk_y_BITEND 6

#define FRC_TOP__KME_LBME_TOP__lbme_debug_blk_x_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__lbme_debug_blk_x_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_debug_blk_x_BITEND 3

//Register::KME_LBME_TOP_0C 0x1809b90c
#define FRC_TOP__KME_LBME_TOP__lbme_p_y_offset_ADDR 0x0000290c
#define FRC_TOP__KME_LBME_TOP__lbme_p_y_offset_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__lbme_p_y_offset_BITEND 31

#define FRC_TOP__KME_LBME_TOP__lbme_p_x_offset_ADDR 0x0000290c
#define FRC_TOP__KME_LBME_TOP__lbme_p_x_offset_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__lbme_p_x_offset_BITEND 23

#define FRC_TOP__KME_LBME_TOP__lbme_i_y_offset_ADDR 0x0000290c
#define FRC_TOP__KME_LBME_TOP__lbme_i_y_offset_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__lbme_i_y_offset_BITEND 15

#define FRC_TOP__KME_LBME_TOP__lbme_i_x_offset_ADDR 0x0000290c
#define FRC_TOP__KME_LBME_TOP__lbme_i_x_offset_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_i_x_offset_BITEND 7

//Register::KME_LBME_TOP_10 0x1809b910
#define FRC_TOP__KME_LBME_TOP__lbme_debug_option_ADDR 0x00002910
#define FRC_TOP__KME_LBME_TOP__lbme_debug_option_BITSTART 28
#define FRC_TOP__KME_LBME_TOP__lbme_debug_option_BITEND 28

#define FRC_TOP__KME_LBME_TOP__lbme_debug_hact_ADDR 0x00002910
#define FRC_TOP__KME_LBME_TOP__lbme_debug_hact_BITSTART 20
#define FRC_TOP__KME_LBME_TOP__lbme_debug_hact_BITEND 27

#define FRC_TOP__KME_LBME_TOP__lbme_debug_y_pos_ADDR 0x00002910
#define FRC_TOP__KME_LBME_TOP__lbme_debug_y_pos_BITSTART 10
#define FRC_TOP__KME_LBME_TOP__lbme_debug_y_pos_BITEND 19

#define FRC_TOP__KME_LBME_TOP__lbme_debug_x_pos_ADDR 0x00002910
#define FRC_TOP__KME_LBME_TOP__lbme_debug_x_pos_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_debug_x_pos_BITEND 9

//Register::KME_LBME_TOP_14 0x1809b914
#define FRC_TOP__KME_LBME_TOP__lbme_total_pixel_num_ADDR 0x00002914
#define FRC_TOP__KME_LBME_TOP__lbme_total_pixel_num_BITSTART 10
#define FRC_TOP__KME_LBME_TOP__lbme_total_pixel_num_BITEND 19

#define FRC_TOP__KME_LBME_TOP__lbme_total_line_num_ADDR 0x00002914
#define FRC_TOP__KME_LBME_TOP__lbme_total_line_num_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_total_line_num_BITEND 9

//Register::KME_LBME_TOP_18 0x1809b918
#define FRC_TOP__KME_LBME_TOP__lbme_line_num_perlinebuf_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__lbme_line_num_perlinebuf_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__lbme_line_num_perlinebuf_BITEND 31

#define FRC_TOP__KME_LBME_TOP__lbme_blk_num_perline_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__lbme_blk_num_perline_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__lbme_blk_num_perline_BITEND 23

#define FRC_TOP__KME_LBME_TOP__lbme_prefetch_linebuf_num_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__lbme_prefetch_linebuf_num_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__lbme_prefetch_linebuf_num_BITEND 15

#define FRC_TOP__KME_LBME_TOP__lbme_total_linebuf_num_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__lbme_total_linebuf_num_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_total_linebuf_num_BITEND 7

//Register::KME_LBME_TOP_1C 0x1809b91c
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_x_end_ADDR 0x0000291c
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_x_end_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_x_end_BITEND 21

#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_x_start_ADDR 0x0000291c
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_x_start_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_x_start_BITEND 10

//Register::KME_LBME_TOP_20 0x1809b920
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_y_end_ADDR 0x00002920
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_y_end_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_y_end_BITEND 21

#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_y_start_ADDR 0x00002920
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_y_start_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_meander_rim_y_start_BITEND 10

//Register::KME_LBME_TOP_24 0x1809b924
#define FRC_TOP__KME_LBME_TOP__lbme_regional_apl_en_ADDR 0x00002924
#define FRC_TOP__KME_LBME_TOP__lbme_regional_apl_en_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__lbme_regional_apl_en_BITEND 0

//Register::KME_LBME_TOP_28 0x1809b928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_03_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_03_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_03_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_02_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_02_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_02_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_01_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_01_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_01_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_00_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_00_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_00_BITEND 7

//Register::KME_LBME_TOP_2C 0x1809b92c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_07_ADDR 0x0000292c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_07_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_07_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_06_ADDR 0x0000292c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_06_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_06_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_05_ADDR 0x0000292c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_05_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_05_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_04_ADDR 0x0000292c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_04_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_04_BITEND 7

//Register::KME_LBME_TOP_30 0x1809b930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_13_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_13_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_13_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_12_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_12_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_12_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_11_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_11_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_11_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_10_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_10_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_10_BITEND 7

//Register::KME_LBME_TOP_34 0x1809b934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_17_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_17_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_17_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_16_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_16_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_16_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_15_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_15_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_15_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_14_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_14_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_14_BITEND 7

//Register::KME_LBME_TOP_38 0x1809b938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_23_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_23_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_23_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_22_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_22_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_22_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_21_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_21_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_21_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_20_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_20_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_20_BITEND 7

//Register::KME_LBME_TOP_3C 0x1809b93c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_27_ADDR 0x0000293c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_27_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_27_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_26_ADDR 0x0000293c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_26_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_26_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_25_ADDR 0x0000293c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_25_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_25_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_24_ADDR 0x0000293c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_24_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_24_BITEND 7

//Register::KME_LBME_TOP_40 0x1809b940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_33_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_33_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_33_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_32_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_32_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_32_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_31_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_31_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_31_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_30_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_30_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_30_BITEND 7

//Register::KME_LBME_TOP_44 0x1809b944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_37_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_37_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_37_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_36_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_36_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_36_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_35_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_35_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_35_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_34_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_34_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_34_BITEND 7

//Register::KME_LBME_TOP_48 0x1809b948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_03_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_03_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_03_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_02_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_02_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_02_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_01_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_01_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_01_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_00_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_00_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_00_BITEND 7

//Register::KME_LBME_TOP_4C 0x1809b94c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_07_ADDR 0x0000294c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_07_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_07_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_06_ADDR 0x0000294c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_06_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_06_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_05_ADDR 0x0000294c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_05_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_05_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_04_ADDR 0x0000294c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_04_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_04_BITEND 7

//Register::KME_LBME_TOP_50 0x1809b950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_13_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_13_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_13_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_12_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_12_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_12_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_11_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_11_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_11_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_10_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_10_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_10_BITEND 7

//Register::KME_LBME_TOP_54 0x1809b954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_17_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_17_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_17_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_16_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_16_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_16_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_15_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_15_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_15_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_14_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_14_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_14_BITEND 7

//Register::KME_LBME_TOP_58 0x1809b958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_23_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_23_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_23_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_22_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_22_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_22_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_21_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_21_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_21_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_20_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_20_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_20_BITEND 7

//Register::KME_LBME_TOP_5C 0x1809b95c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_27_ADDR 0x0000295c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_27_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_27_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_26_ADDR 0x0000295c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_26_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_26_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_25_ADDR 0x0000295c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_25_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_25_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_24_ADDR 0x0000295c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_24_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_24_BITEND 7

//Register::KME_LBME_TOP_60 0x1809b960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_33_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_33_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_33_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_32_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_32_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_32_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_31_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_31_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_31_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_30_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_30_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_30_BITEND 7

//Register::KME_LBME_TOP_64 0x1809b964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_37_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_37_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_37_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_36_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_36_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_36_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_35_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_35_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_35_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_34_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_34_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_34_BITEND 7

//Register::KME_LBME_TOP_68 0x1809b968
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_y_cnt_ADDR 0x00002968
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_x_cnt_ADDR 0x00002968
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_x_cnt_BITEND 15

//Register::KME_LBME_TOP_6C 0x1809b96c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_y_cnt_ADDR 0x0000296c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_x_cnt_ADDR 0x0000296c
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_x_cnt_BITEND 15

//Register::KME_LBME_TOP_70 0x1809b970
#define FRC_TOP__KME_LBME_TOP__regr_lbme_frame_req_error_ADDR 0x00002970
#define FRC_TOP__KME_LBME_TOP__regr_lbme_frame_req_error_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_frame_req_error_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_if_req_cnt_latch_ADDR 0x00002970
#define FRC_TOP__KME_LBME_TOP__regr_lbme_if_req_cnt_latch_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_if_req_cnt_latch_BITEND 15

//Register::KME_LBME_TOP_C0 0x1809b9c0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region0_ADDR 0x000029c0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region0_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region0_BITEND 26

//Register::KME_LBME_TOP_C4 0x1809b9c4
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region1_ADDR 0x000029c4
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region1_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region1_BITEND 26

//Register::KME_LBME_TOP_C8 0x1809b9c8
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region2_ADDR 0x000029c8
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region2_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region2_BITEND 26

//Register::KME_LBME_TOP_CC 0x1809b9cc
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region3_ADDR 0x000029cc
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region3_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region3_BITEND 26

//Register::KME_LBME_TOP_D0 0x1809b9d0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region4_ADDR 0x000029d0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region4_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region4_BITEND 26

//Register::KME_LBME_TOP_D4 0x1809b9d4
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region5_ADDR 0x000029d4
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region5_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region5_BITEND 26

//Register::KME_LBME_TOP_D8 0x1809b9d8
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region6_ADDR 0x000029d8
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region6_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region6_BITEND 26

//Register::KME_LBME_TOP_DC 0x1809b9dc
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region7_ADDR 0x000029dc
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region7_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region7_BITEND 26

//Register::KME_LBME_TOP_E0 0x1809b9e0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region8_ADDR 0x000029e0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region8_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__ipme_fdet_mot_9region8_BITEND 26

/*KME_LOGO0*/
//Register::KME_LOGO0_00 0x1809be00
#define FRC_TOP__KME_LOGO0__km_logo_pscaler_v_active_ADDR 0x00002e00
#define FRC_TOP__KME_LOGO0__km_logo_pscaler_v_active_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_pscaler_v_active_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_h1_ration_ADDR 0x00002e00
#define FRC_TOP__KME_LOGO0__km_logo_h1_ration_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_h1_ration_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_h0_ration_ADDR 0x00002e00
#define FRC_TOP__KME_LOGO0__km_logo_h0_ration_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_h0_ration_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_v_fetch_mode_ADDR 0x00002e00
#define FRC_TOP__KME_LOGO0__km_logo_v_fetch_mode_BITSTART 2
#define FRC_TOP__KME_LOGO0__km_logo_v_fetch_mode_BITEND 3

#define FRC_TOP__KME_LOGO0__km_logo_h_fetch_mode_ADDR 0x00002e00
#define FRC_TOP__KME_LOGO0__km_logo_h_fetch_mode_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_h_fetch_mode_BITEND 1

//Register::KME_LOGO0_04 0x1809be04
#define FRC_TOP__KME_LOGO0__km_logo_h3_ration_ADDR 0x00002e04
#define FRC_TOP__KME_LOGO0__km_logo_h3_ration_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_h3_ration_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_h2_ration_ADDR 0x00002e04
#define FRC_TOP__KME_LOGO0__km_logo_h2_ration_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_h2_ration_BITEND 7

//Register::KME_LOGO0_08 0x1809be08
#define FRC_TOP__KME_LOGO0__km_logo_v1_ration_ADDR 0x00002e08
#define FRC_TOP__KME_LOGO0__km_logo_v1_ration_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_v1_ration_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_v0_ration_ADDR 0x00002e08
#define FRC_TOP__KME_LOGO0__km_logo_v0_ration_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_v0_ration_BITEND 7

//Register::KME_LOGO0_0C 0x1809be0c
#define FRC_TOP__KME_LOGO0__km_logo_v3_ration_ADDR 0x00002e0c
#define FRC_TOP__KME_LOGO0__km_logo_v3_ration_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_v3_ration_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_v2_ration_ADDR 0x00002e0c
#define FRC_TOP__KME_LOGO0__km_logo_v2_ration_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_v2_ration_BITEND 7

//Register::KME_LOGO0_10 0x1809be10
#define FRC_TOP__KME_LOGO0__km_logo_iir_alpha_ADDR 0x00002e10
#define FRC_TOP__KME_LOGO0__km_logo_iir_alpha_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_iir_alpha_BITEND 4

//Register::KME_LOGO0_14 0x1809be14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region7_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region7_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__km_logo_blk_region7_en_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blk_region6_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region6_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blk_region6_en_BITEND 27

#define FRC_TOP__KME_LOGO0__km_logo_blk_region5_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region5_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region5_en_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region4_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region4_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blk_region4_en_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blk_region3_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region3_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region3_en_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blk_region2_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region2_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blk_region2_en_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blk_region1_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region1_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_blk_region1_en_BITEND 7

#define FRC_TOP__KME_LOGO0__km_logo_blk_region0_en_ADDR 0x00002e14
#define FRC_TOP__KME_LOGO0__km_logo_blk_region0_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region0_en_BITEND 3

//Register::KME_LOGO0_18 0x1809be18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region15_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region15_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__km_logo_blk_region15_en_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blk_region14_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region14_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blk_region14_en_BITEND 27

#define FRC_TOP__KME_LOGO0__km_logo_blk_region13_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region13_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region13_en_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region12_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region12_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blk_region12_en_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blk_region11_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region11_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region11_en_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blk_region10_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region10_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blk_region10_en_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blk_region9_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region9_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_blk_region9_en_BITEND 7

#define FRC_TOP__KME_LOGO0__km_logo_blk_region8_en_ADDR 0x00002e18
#define FRC_TOP__KME_LOGO0__km_logo_blk_region8_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region8_en_BITEND 3

//Register::KME_LOGO0_1C 0x1809be1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region23_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region23_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__km_logo_blk_region23_en_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blk_region22_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region22_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blk_region22_en_BITEND 27

#define FRC_TOP__KME_LOGO0__km_logo_blk_region21_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region21_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region21_en_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region20_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region20_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blk_region20_en_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blk_region19_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region19_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region19_en_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blk_region18_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region18_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blk_region18_en_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blk_region17_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region17_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_blk_region17_en_BITEND 7

#define FRC_TOP__KME_LOGO0__km_logo_blk_region16_en_ADDR 0x00002e1c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region16_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region16_en_BITEND 3

//Register::KME_LOGO0_20 0x1809be20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region31_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region31_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__km_logo_blk_region31_en_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blk_region30_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region30_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blk_region30_en_BITEND 27

#define FRC_TOP__KME_LOGO0__km_logo_blk_region29_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region29_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region29_en_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region28_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region28_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blk_region28_en_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blk_region27_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region27_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region27_en_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blk_region26_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region26_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blk_region26_en_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blk_region25_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region25_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_blk_region25_en_BITEND 7

#define FRC_TOP__KME_LOGO0__km_logo_blk_region24_en_ADDR 0x00002e20
#define FRC_TOP__KME_LOGO0__km_logo_blk_region24_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region24_en_BITEND 3

//Register::KME_LOGO0_24 0x1809be24
#define FRC_TOP__KME_LOGO0__km_logo_blk_region1_gain_ADDR 0x00002e24
#define FRC_TOP__KME_LOGO0__km_logo_blk_region1_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region1_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region0_gain_ADDR 0x00002e24
#define FRC_TOP__KME_LOGO0__km_logo_blk_region0_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region0_gain_BITEND 11

//Register::KME_LOGO0_28 0x1809be28
#define FRC_TOP__KME_LOGO0__km_logo_blk_region3_gain_ADDR 0x00002e28
#define FRC_TOP__KME_LOGO0__km_logo_blk_region3_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region3_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region2_gain_ADDR 0x00002e28
#define FRC_TOP__KME_LOGO0__km_logo_blk_region2_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region2_gain_BITEND 11

//Register::KME_LOGO0_2C 0x1809be2c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region5_gain_ADDR 0x00002e2c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region5_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region5_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region4_gain_ADDR 0x00002e2c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region4_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region4_gain_BITEND 11

//Register::KME_LOGO0_30 0x1809be30
#define FRC_TOP__KME_LOGO0__km_logo_blk_region7_gain_ADDR 0x00002e30
#define FRC_TOP__KME_LOGO0__km_logo_blk_region7_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region7_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region6_gain_ADDR 0x00002e30
#define FRC_TOP__KME_LOGO0__km_logo_blk_region6_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region6_gain_BITEND 11

//Register::KME_LOGO0_34 0x1809be34
#define FRC_TOP__KME_LOGO0__km_logo_blk_region9_gain_ADDR 0x00002e34
#define FRC_TOP__KME_LOGO0__km_logo_blk_region9_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region9_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region8_gain_ADDR 0x00002e34
#define FRC_TOP__KME_LOGO0__km_logo_blk_region8_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region8_gain_BITEND 11

//Register::KME_LOGO0_38 0x1809be38
#define FRC_TOP__KME_LOGO0__km_logo_blk_region11_gain_ADDR 0x00002e38
#define FRC_TOP__KME_LOGO0__km_logo_blk_region11_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region11_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region10_gain_ADDR 0x00002e38
#define FRC_TOP__KME_LOGO0__km_logo_blk_region10_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region10_gain_BITEND 11

//Register::KME_LOGO0_3C 0x1809be3c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region13_gain_ADDR 0x00002e3c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region13_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region13_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region12_gain_ADDR 0x00002e3c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region12_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region12_gain_BITEND 11

//Register::KME_LOGO0_40 0x1809be40
#define FRC_TOP__KME_LOGO0__km_logo_blk_region15_gain_ADDR 0x00002e40
#define FRC_TOP__KME_LOGO0__km_logo_blk_region15_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region15_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region14_gain_ADDR 0x00002e40
#define FRC_TOP__KME_LOGO0__km_logo_blk_region14_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region14_gain_BITEND 11

//Register::KME_LOGO0_44 0x1809be44
#define FRC_TOP__KME_LOGO0__km_logo_blk_region17_gain_ADDR 0x00002e44
#define FRC_TOP__KME_LOGO0__km_logo_blk_region17_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region17_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region16_gain_ADDR 0x00002e44
#define FRC_TOP__KME_LOGO0__km_logo_blk_region16_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region16_gain_BITEND 11

//Register::KME_LOGO0_48 0x1809be48
#define FRC_TOP__KME_LOGO0__km_logo_blk_region19_gain_ADDR 0x00002e48
#define FRC_TOP__KME_LOGO0__km_logo_blk_region19_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region19_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region18_gain_ADDR 0x00002e48
#define FRC_TOP__KME_LOGO0__km_logo_blk_region18_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region18_gain_BITEND 11

//Register::KME_LOGO0_4C 0x1809be4c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region21_gain_ADDR 0x00002e4c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region21_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region21_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region20_gain_ADDR 0x00002e4c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region20_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region20_gain_BITEND 11

//Register::KME_LOGO0_50 0x1809be50
#define FRC_TOP__KME_LOGO0__km_logo_blk_region23_gain_ADDR 0x00002e50
#define FRC_TOP__KME_LOGO0__km_logo_blk_region23_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region23_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region22_gain_ADDR 0x00002e50
#define FRC_TOP__KME_LOGO0__km_logo_blk_region22_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region22_gain_BITEND 11

//Register::KME_LOGO0_54 0x1809be54
#define FRC_TOP__KME_LOGO0__km_logo_blk_region25_gain_ADDR 0x00002e54
#define FRC_TOP__KME_LOGO0__km_logo_blk_region25_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region25_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region24_gain_ADDR 0x00002e54
#define FRC_TOP__KME_LOGO0__km_logo_blk_region24_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region24_gain_BITEND 11

//Register::KME_LOGO0_58 0x1809be58
#define FRC_TOP__KME_LOGO0__km_logo_blk_region27_gain_ADDR 0x00002e58
#define FRC_TOP__KME_LOGO0__km_logo_blk_region27_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region27_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region26_gain_ADDR 0x00002e58
#define FRC_TOP__KME_LOGO0__km_logo_blk_region26_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region26_gain_BITEND 11

//Register::KME_LOGO0_5C 0x1809be5c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region29_gain_ADDR 0x00002e5c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region29_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region29_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region28_gain_ADDR 0x00002e5c
#define FRC_TOP__KME_LOGO0__km_logo_blk_region28_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region28_gain_BITEND 11

//Register::KME_LOGO0_60 0x1809be60
#define FRC_TOP__KME_LOGO0__km_logo_blk_region31_gain_ADDR 0x00002e60
#define FRC_TOP__KME_LOGO0__km_logo_blk_region31_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blk_region31_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blk_region30_gain_ADDR 0x00002e60
#define FRC_TOP__KME_LOGO0__km_logo_blk_region30_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_region30_gain_BITEND 11

//Register::KME_LOGO0_64 0x1809be64
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdn45_th_ADDR 0x00002e64
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdn45_th_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdn45_th_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blkgrdver_th_ADDR 0x00002e64
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdver_th_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdver_th_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blkgrdp45_th_ADDR 0x00002e64
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdp45_th_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdp45_th_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blkgrdhor_th_ADDR 0x00002e64
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdhor_th_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdhor_th_BITEND 7

//Register::KME_LOGO0_68 0x1809be68
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_pth_ADDR 0x00002e68
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_pth_BITSTART 11
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_pth_BITEND 20

#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum2_th_ADDR 0x00002e68
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum2_th_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum2_th_BITEND 10

//Register::KME_LOGO0_6C 0x1809be6c
#define FRC_TOP__KME_LOGO0__km_logo_grddiffrs_bit_ADDR 0x00002e6c
#define FRC_TOP__KME_LOGO0__km_logo_grddiffrs_bit_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_grddiffrs_bit_BITEND 21

#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_diffth_ADDR 0x00002e6c
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_diffth_BITSTART 10
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_diffth_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_cth_ADDR 0x00002e6c
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_cth_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkgrdsum_cth_BITEND 9

//Register::KME_LOGO0_70 0x1809be70
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s4_ADDR 0x00002e70
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s4_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s4_BITEND 29

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s3_ADDR 0x00002e70
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s3_BITSTART 18
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s3_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s2_ADDR 0x00002e70
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s2_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s2_BITEND 17

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s1_ADDR 0x00002e70
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s1_BITSTART 6
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s1_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s0_ADDR 0x00002e70
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s0_BITEND 5

//Register::KME_LOGO0_74 0x1809be74
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s9_ADDR 0x00002e74
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s9_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s9_BITEND 29

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s8_ADDR 0x00002e74
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s8_BITSTART 18
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s8_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s7_ADDR 0x00002e74
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s7_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s7_BITEND 17

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s6_ADDR 0x00002e74
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s6_BITSTART 6
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s6_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s5_ADDR 0x00002e74
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s5_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s5_BITEND 5

//Register::KME_LOGO0_78 0x1809be78
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s14_ADDR 0x00002e78
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s14_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s14_BITEND 29

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s13_ADDR 0x00002e78
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s13_BITSTART 18
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s13_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s12_ADDR 0x00002e78
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s12_BITSTART 12
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s12_BITEND 17

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s11_ADDR 0x00002e78
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s11_BITSTART 6
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s11_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s10_ADDR 0x00002e78
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s10_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s10_BITEND 5

//Register::KME_LOGO0_7C 0x1809be7c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t4_ADDR 0x00002e7c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t4_BITSTART 26
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t4_BITEND 30

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t3_ADDR 0x00002e7c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t3_BITSTART 21
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t3_BITEND 25

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t2_ADDR 0x00002e7c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t2_BITEND 20

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t1_ADDR 0x00002e7c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t1_BITSTART 11
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t0_ADDR 0x00002e7c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t0_BITSTART 6
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t0_BITEND 10

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s15_ADDR 0x00002e7c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s15_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_s15_BITEND 5

//Register::KME_LOGO0_80 0x1809be80
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t10_ADDR 0x00002e80
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t10_BITSTART 25
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t10_BITEND 29

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t9_ADDR 0x00002e80
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t9_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t9_BITEND 24

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t8_ADDR 0x00002e80
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t8_BITSTART 15
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t8_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t7_ADDR 0x00002e80
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t7_BITSTART 10
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t7_BITEND 14

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t6_ADDR 0x00002e80
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t6_BITSTART 5
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t6_BITEND 9

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t5_ADDR 0x00002e80
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t5_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t5_BITEND 4

//Register::KME_LOGO0_84 0x1809be84
#define FRC_TOP__KME_LOGO0__km_logo_adpblksameth_en_ADDR 0x00002e84
#define FRC_TOP__KME_LOGO0__km_logo_adpblksameth_en_BITSTART 25
#define FRC_TOP__KME_LOGO0__km_logo_adpblksameth_en_BITEND 25

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t15_ADDR 0x00002e84
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t15_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t15_BITEND 24

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t14_ADDR 0x00002e84
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t14_BITSTART 15
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t14_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t13_ADDR 0x00002e84
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t13_BITSTART 10
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t13_BITEND 14

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t12_ADDR 0x00002e84
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t12_BITSTART 5
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t12_BITEND 9

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t11_ADDR 0x00002e84
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t11_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hstylut_t11_BITEND 4

//Register::KME_LOGO0_88 0x1809be88
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hsty_sbase_ADDR 0x00002e88
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hsty_sbase_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hsty_sbase_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hsty_tbase_ADDR 0x00002e88
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hsty_tbase_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_hsty_tbase_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_m_ADDR 0x00002e88
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_m_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_m_BITEND 7

//Register::KME_LOGO0_8C 0x1809be8c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x2_ADDR 0x00002e8c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x2_BITSTART 18
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x2_BITEND 26

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x1_ADDR 0x00002e8c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x1_BITSTART 9
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x1_BITEND 17

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x0_ADDR 0x00002e8c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_x0_BITEND 8

//Register::KME_LOGO0_90 0x1809be90
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y2_ADDR 0x00002e90
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y1_ADDR 0x00002e90
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y1_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y0_ADDR 0x00002e90
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_y0_BITEND 7

//Register::KME_LOGO0_94 0x1809be94
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_slp1_ADDR 0x00002e94
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_slp1_BITSTART 5
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_slp1_BITEND 9

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_slp0_ADDR 0x00002e94
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_posw_slp0_BITEND 4

//Register::KME_LOGO0_98 0x1809be98
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x2_ADDR 0x00002e98
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x2_BITSTART 18
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x2_BITEND 26

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x1_ADDR 0x00002e98
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x1_BITSTART 9
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x1_BITEND 17

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x0_ADDR 0x00002e98
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_x0_BITEND 8

//Register::KME_LOGO0_9C 0x1809be9c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y2_ADDR 0x00002e9c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y1_ADDR 0x00002e9c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y1_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y0_ADDR 0x00002e9c
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_y0_BITEND 7

//Register::KME_LOGO0_A0 0x1809bea0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_slp1_ADDR 0x00002ea0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_slp1_BITSTART 5
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_slp1_BITEND 9

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_slp0_ADDR 0x00002ea0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_negw_slp0_BITEND 4

//Register::KME_LOGO0_A4 0x1809bea4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx3_ADDR 0x00002ea4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx3_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx3_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx2_ADDR 0x00002ea4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx1_ADDR 0x00002ea4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx1_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx0_ADDR 0x00002ea4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx0_BITEND 7

//Register::KME_LOGO0_A8 0x1809bea8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx7_ADDR 0x00002ea8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx7_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx6_ADDR 0x00002ea8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx6_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx6_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx5_ADDR 0x00002ea8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx5_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx5_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx4_ADDR 0x00002ea8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx4_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx4_BITEND 7

//Register::KME_LOGO0_AC 0x1809beac
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx11_ADDR 0x00002eac
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx11_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx11_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx10_ADDR 0x00002eac
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx10_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx10_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx9_ADDR 0x00002eac
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx9_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx9_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx8_ADDR 0x00002eac
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx8_BITEND 7

//Register::KME_LOGO0_B0 0x1809beb0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx14_ADDR 0x00002eb0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx14_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx14_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx13_ADDR 0x00002eb0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx13_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx13_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx12_ADDR 0x00002eb0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx12_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_l_bidx12_BITEND 7

//Register::KME_LOGO0_B4 0x1809beb4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx3_ADDR 0x00002eb4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx3_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx3_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx2_ADDR 0x00002eb4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx1_ADDR 0x00002eb4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx1_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx0_ADDR 0x00002eb4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx0_BITEND 7

//Register::KME_LOGO0_B8 0x1809beb8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx7_ADDR 0x00002eb8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx7_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx6_ADDR 0x00002eb8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx6_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx6_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx5_ADDR 0x00002eb8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx5_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx5_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx4_ADDR 0x00002eb8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx4_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx4_BITEND 7

//Register::KME_LOGO0_BC 0x1809bebc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx11_ADDR 0x00002ebc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx11_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx11_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx10_ADDR 0x00002ebc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx10_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx10_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx9_ADDR 0x00002ebc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx9_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx9_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx8_ADDR 0x00002ebc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx8_BITEND 7

//Register::KME_LOGO0_C0 0x1809bec0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx14_ADDR 0x00002ec0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx14_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx14_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx13_ADDR 0x00002ec0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx13_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx13_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx12_ADDR 0x00002ec0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx12_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_h_bidx12_BITEND 7

//Register::KME_LOGO0_C4 0x1809bec4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx3_ADDR 0x00002ec4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx3_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx3_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx2_ADDR 0x00002ec4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx1_ADDR 0x00002ec4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx1_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx0_ADDR 0x00002ec4
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx0_BITEND 7

//Register::KME_LOGO0_C8 0x1809bec8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx7_ADDR 0x00002ec8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx7_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx6_ADDR 0x00002ec8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx6_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx6_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx5_ADDR 0x00002ec8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx5_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx5_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx4_ADDR 0x00002ec8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx4_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx4_BITEND 7

//Register::KME_LOGO0_CC 0x1809becc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx11_ADDR 0x00002ecc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx11_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx11_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx10_ADDR 0x00002ecc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx10_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx10_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx9_ADDR 0x00002ecc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx9_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx9_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx8_ADDR 0x00002ecc
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx8_BITEND 7

//Register::KME_LOGO0_D0 0x1809bed0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx14_ADDR 0x00002ed0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx14_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx14_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx13_ADDR 0x00002ed0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx13_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx13_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx12_ADDR 0x00002ed0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx12_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blksameth_a_bidx12_BITEND 7

//Register::KME_LOGO0_D4 0x1809bed4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x2_ADDR 0x00002ed4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x1_ADDR 0x00002ed4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x0_ADDR 0x00002ed4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_x0_BITEND 7

//Register::KME_LOGO0_D8 0x1809bed8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y2_ADDR 0x00002ed8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y1_ADDR 0x00002ed8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y0_ADDR 0x00002ed8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_y0_BITEND 3

//Register::KME_LOGO0_DC 0x1809bedc
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_slp1_ADDR 0x00002edc
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_slp1_BITSTART 6
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_slp1_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_slp0_ADDR 0x00002edc
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_slp0_BITEND 5

//Register::KME_LOGO0_E0 0x1809bee0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x2_ADDR 0x00002ee0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x1_ADDR 0x00002ee0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x0_ADDR 0x00002ee0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_x0_BITEND 7

//Register::KME_LOGO0_E4 0x1809bee4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y2_ADDR 0x00002ee4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y1_ADDR 0x00002ee4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y0_ADDR 0x00002ee4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_y0_BITEND 3

//Register::KME_LOGO0_E8 0x1809bee8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_slp1_ADDR 0x00002ee8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_slp1_BITSTART 6
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_slp1_BITEND 11

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_slp0_ADDR 0x00002ee8
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_slp0_BITEND 5

//Register::KME_LOGO0_EC 0x1809beec
#define FRC_TOP__KME_LOGO0__km_logo_blklogocurdlt_eroen_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blklogocurdlt_eroen_BITSTART 21
#define FRC_TOP__KME_LOGO0__km_logo_blklogocurdlt_eroen_BITEND 21

#define FRC_TOP__KME_LOGO0__km_logo_blklogohstydlt_eroen_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blklogohstydlt_eroen_BITSTART 20
#define FRC_TOP__KME_LOGO0__km_logo_blklogohstydlt_eroen_BITEND 20

#define FRC_TOP__KME_LOGO0__km_logo_blklogocurdlt_en_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blklogocurdlt_en_BITSTART 19
#define FRC_TOP__KME_LOGO0__km_logo_blklogocurdlt_en_BITEND 19

#define FRC_TOP__KME_LOGO0__km_logo_blklogohstydlt_en_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blklogohstydlt_en_BITSTART 18
#define FRC_TOP__KME_LOGO0__km_logo_blklogohstydlt_en_BITEND 18

#define FRC_TOP__KME_LOGO0__km_logo_blklogodltcur_th_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blklogodltcur_th_BITSTART 14
#define FRC_TOP__KME_LOGO0__km_logo_blklogodltcur_th_BITEND 17

#define FRC_TOP__KME_LOGO0__km_logo_blklogodlthsty_th_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blklogodlthsty_th_BITSTART 10
#define FRC_TOP__KME_LOGO0__km_logo_blklogodlthsty_th_BITEND 13

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_upmet_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_upmet_BITSTART 9
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_upmet_BITEND 9

#define FRC_TOP__KME_LOGO0__km_logo_blkadphstystep_en_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blkadphstystep_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blkadphstystep_en_BITEND 8

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_BITSTART 4
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_pstep_BITEND 7

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_ADDR 0x00002eec
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_nstep_BITEND 3

//Register::KME_LOGO0_F0 0x1809bef0
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_force_ADDR 0x00002ef0
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_force_BITSTART 23
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_force_BITEND 26

#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_force_en_ADDR 0x00002ef0
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_force_en_BITSTART 22
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_force_en_BITEND 22

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_force_ADDR 0x00002ef0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_force_BITSTART 18
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_force_BITEND 21

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_force_en_ADDR 0x00002ef0
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_force_en_BITSTART 17
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_force_en_BITEND 17

#define FRC_TOP__KME_LOGO0__km_logo_vflip_en_ADDR 0x00002ef0
#define FRC_TOP__KME_LOGO0__km_logo_vflip_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__km_logo_vflip_en_BITEND 16

#define FRC_TOP__KME_LOGO0__km_logo_blk_v_active_ADDR 0x00002ef0
#define FRC_TOP__KME_LOGO0__km_logo_blk_v_active_BITSTART 8
#define FRC_TOP__KME_LOGO0__km_logo_blk_v_active_BITEND 15

#define FRC_TOP__KME_LOGO0__km_logo_blk_h_active_ADDR 0x00002ef0
#define FRC_TOP__KME_LOGO0__km_logo_blk_h_active_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blk_h_active_BITEND 7

//Register::KME_LOGO0_F4 0x1809bef4
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs3_ADDR 0x00002ef4
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs3_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs3_BITEND 31

#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs2_ADDR 0x00002ef4
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs2_BITSTART 14
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs2_BITEND 23

#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs1_ADDR 0x00002ef4
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs1_BITSTART 7
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs1_BITEND 13

#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs0_ADDR 0x00002ef4
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs0_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_dummy_regs0_BITEND 6

//Register::KME_LOGO0_F8 0x1809bef8
#define FRC_TOP__KME_LOGO0__blk_logo_debug2_en_ADDR 0x00002ef8
#define FRC_TOP__KME_LOGO0__blk_logo_debug2_en_BITSTART 26
#define FRC_TOP__KME_LOGO0__blk_logo_debug2_en_BITEND 26

#define FRC_TOP__KME_LOGO0__blk_logo_debug1_en_ADDR 0x00002ef8
#define FRC_TOP__KME_LOGO0__blk_logo_debug1_en_BITSTART 25
#define FRC_TOP__KME_LOGO0__blk_logo_debug1_en_BITEND 25

#define FRC_TOP__KME_LOGO0__blk_logo_debug0_en_ADDR 0x00002ef8
#define FRC_TOP__KME_LOGO0__blk_logo_debug0_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__blk_logo_debug0_en_BITEND 24

#define FRC_TOP__KME_LOGO0__blk_logo_position2_ADDR 0x00002ef8
#define FRC_TOP__KME_LOGO0__blk_logo_position2_BITSTART 16
#define FRC_TOP__KME_LOGO0__blk_logo_position2_BITEND 23

#define FRC_TOP__KME_LOGO0__blk_logo_position1_ADDR 0x00002ef8
#define FRC_TOP__KME_LOGO0__blk_logo_position1_BITSTART 8
#define FRC_TOP__KME_LOGO0__blk_logo_position1_BITEND 15

#define FRC_TOP__KME_LOGO0__blk_logo_position0_ADDR 0x00002ef8
#define FRC_TOP__KME_LOGO0__blk_logo_position0_BITSTART 0
#define FRC_TOP__KME_LOGO0__blk_logo_position0_BITEND 7

//Register::KME_LOGO0_FC 0x1809befc
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_cmp_en_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_cmp_en_BITSTART 25
#define FRC_TOP__KME_LOGO0__km_logo_pxlhsty_cmp_en_BITEND 25

#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_cmp_en_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_cmp_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__km_logo_blkhsty_cmp_en_BITEND 24

#define FRC_TOP__KME_LOGO0__pxl_logo_position1_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__pxl_logo_position1_BITSTART 14
#define FRC_TOP__KME_LOGO0__pxl_logo_position1_BITEND 23

#define FRC_TOP__KME_LOGO0__pxl_logo_debug1_en_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__pxl_logo_debug1_en_BITSTART 13
#define FRC_TOP__KME_LOGO0__pxl_logo_debug1_en_BITEND 13

#define FRC_TOP__KME_LOGO0__pxl_logo_position0_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__pxl_logo_position0_BITSTART 3
#define FRC_TOP__KME_LOGO0__pxl_logo_position0_BITEND 12

#define FRC_TOP__KME_LOGO0__pxl_logo_debug0_en_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__pxl_logo_debug0_en_BITSTART 2
#define FRC_TOP__KME_LOGO0__pxl_logo_debug0_en_BITEND 2

#define FRC_TOP__KME_LOGO0__km_logo_pxlogopostdlt_en_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__km_logo_pxlogopostdlt_en_BITSTART 1
#define FRC_TOP__KME_LOGO0__km_logo_pxlogopostdlt_en_BITEND 1

#define FRC_TOP__KME_LOGO0__km_logo_blklogopostdlt_en_ADDR 0x00002efc
#define FRC_TOP__KME_LOGO0__km_logo_blklogopostdlt_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__km_logo_blklogopostdlt_en_BITEND 0

/*KME_LOGO1*/
//Register::KME_LOGO1_00 0x1809bf00
#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_prevarth_ADDR 0x00002f00
#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_prevarth_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_prevarth_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_curvarth_ADDR 0x00002f00
#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_curvarth_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_curvarth_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_madth_ADDR 0x00002f00
#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_madth_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_blklogodlt_madth_BITEND 7

//Register::KME_LOGO1_04 0x1809bf04
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_v1_ADDR 0x00002f04
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_v1_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_v1_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_v0_ADDR 0x00002f04
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_v0_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_v0_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_h1_ADDR 0x00002f04
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_h1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_h1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_h0_ADDR 0x00002f04
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_h0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_blk_rim_h0_BITEND 7

//Register::KME_LOGO1_08 0x1809bf08
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x3_ADDR 0x00002f08
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x3_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x3_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x2_ADDR 0x00002f08
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x1_ADDR 0x00002f08
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x0_ADDR 0x00002f08
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_x0_BITEND 7

//Register::KME_LOGO1_0C 0x1809bf0c
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_y1_ADDR 0x00002f0c
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_region_blk_y0_ADDR 0x00002f0c
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_region_blk_y0_BITEND 7

//Register::KME_LOGO1_10 0x1809bf10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx7_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx6_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx5_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx4_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx3_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx2_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx1_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx0_ADDR 0x00002f10
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx0_BITEND 3

//Register::KME_LOGO1_14 0x1809bf14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx14_ADDR 0x00002f14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx13_ADDR 0x00002f14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx12_ADDR 0x00002f14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx11_ADDR 0x00002f14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx10_ADDR 0x00002f14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx9_ADDR 0x00002f14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx8_ADDR 0x00002f14
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_pth_bidx8_BITEND 3

//Register::KME_LOGO1_18 0x1809bf18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx7_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx6_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx5_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx4_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx3_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx2_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx1_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx0_ADDR 0x00002f18
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx0_BITEND 3

//Register::KME_LOGO1_1C 0x1809bf1c
#define FRC_TOP__KME_LOGO1__km_logo_blk_hsty_th_dlt_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blk_hsty_th_dlt_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_blk_hsty_th_dlt_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx14_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx13_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx12_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx11_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx10_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx9_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx8_ADDR 0x00002f1c
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_blkhsty_nth_bidx8_BITEND 3

//Register::KME_LOGO1_20 0x1809bf20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx14_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx14_BITSTART 14
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx14_BITEND 14

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx13_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx13_BITSTART 13
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx13_BITEND 13

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx12_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx12_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx12_BITEND 12

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx11_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx11_BITSTART 11
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx11_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx10_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx10_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx10_BITEND 10

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx9_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx9_BITSTART 9
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx9_BITEND 9

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx8_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx8_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx8_BITEND 8

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx7_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx7_BITSTART 7
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx7_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx6_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx6_BITSTART 6
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx6_BITEND 6

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx5_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx5_BITSTART 5
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx5_BITEND 5

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx4_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx4_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx4_BITEND 4

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx3_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx3_BITSTART 3
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx3_BITEND 3

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx2_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx2_BITSTART 2
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx2_BITEND 2

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx1_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx1_BITSTART 1
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx1_BITEND 1

#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx0_ADDR 0x00002f20
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_blklogo_outmet_bidx0_BITEND 0

//Register::KME_LOGO1_2C 0x1809bf2c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x2_ADDR 0x00002f2c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x2_BITSTART 19
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x1_ADDR 0x00002f2c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x1_BITSTART 14
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x1_BITEND 18

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x0_ADDR 0x00002f2c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x0_BITSTART 9
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_x0_BITEND 13

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_base_ADDR 0x00002f2c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_base_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_base_BITEND 8

//Register::KME_LOGO1_30 0x1809bf30
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y2_ADDR 0x00002f30
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y1_ADDR 0x00002f30
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y0_ADDR 0x00002f30
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_y0_BITEND 7

//Register::KME_LOGO1_34 0x1809bf34
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_slop1_ADDR 0x00002f34
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_slop1_BITSTART 5
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_slop1_BITEND 9

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_slop0_ADDR 0x00002f34
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_lgcnt_slop0_BITEND 4

//Register::KME_LOGO1_38 0x1809bf38
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x2_ADDR 0x00002f38
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x1_ADDR 0x00002f38
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x0_ADDR 0x00002f38
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_x0_BITEND 7

//Register::KME_LOGO1_3C 0x1809bf3c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y2_ADDR 0x00002f3c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y1_ADDR 0x00002f3c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y0_ADDR 0x00002f3c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_y0_BITEND 7

//Register::KME_LOGO1_40 0x1809bf40
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_slop1_ADDR 0x00002f40
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_slop0_ADDR 0x00002f40
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_pos_slop0_BITEND 5

//Register::KME_LOGO1_44 0x1809bf44
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x2_ADDR 0x00002f44
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x1_ADDR 0x00002f44
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x0_ADDR 0x00002f44
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_x0_BITEND 7

//Register::KME_LOGO1_48 0x1809bf48
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y2_ADDR 0x00002f48
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y1_ADDR 0x00002f48
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y0_ADDR 0x00002f48
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_y0_BITEND 7

//Register::KME_LOGO1_4C 0x1809bf4c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_slop1_ADDR 0x00002f4c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_slop0_ADDR 0x00002f4c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hsty_neg_slop0_BITEND 5

//Register::KME_LOGO1_50 0x1809bf50
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x2_ADDR 0x00002f50
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x1_ADDR 0x00002f50
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x0_ADDR 0x00002f50
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_x0_BITEND 7

//Register::KME_LOGO1_54 0x1809bf54
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y2_ADDR 0x00002f54
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y1_ADDR 0x00002f54
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y0_ADDR 0x00002f54
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_y0_BITEND 7

//Register::KME_LOGO1_58 0x1809bf58
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_slop1_ADDR 0x00002f58
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_slop0_ADDR 0x00002f58
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_pos_slop0_BITEND 5

//Register::KME_LOGO1_5C 0x1809bf5c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x2_ADDR 0x00002f5c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x1_ADDR 0x00002f5c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x0_ADDR 0x00002f5c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_x0_BITEND 7

//Register::KME_LOGO1_60 0x1809bf60
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y2_ADDR 0x00002f60
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y1_ADDR 0x00002f60
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y0_ADDR 0x00002f60
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_y0_BITEND 7

//Register::KME_LOGO1_64 0x1809bf64
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_slop1_ADDR 0x00002f64
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_slop0_ADDR 0x00002f64
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_blksame_neg_slop0_BITEND 5

//Register::KME_LOGO1_68 0x1809bf68
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x1_ADDR 0x00002f68
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x1_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x1_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x0_ADDR 0x00002f68
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x0_BITEND 9

//Register::KME_LOGO1_6C 0x1809bf6c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x3_ADDR 0x00002f6c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x3_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x3_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x2_ADDR 0x00002f6c
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x2_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_x2_BITEND 9

//Register::KME_LOGO1_70 0x1809bf70
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_y1_ADDR 0x00002f70
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_y1_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_y1_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_y0_ADDR 0x00002f70
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_pxl_y0_BITEND 9

//Register::KME_LOGO1_74 0x1809bf74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx7_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx6_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx5_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx4_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx3_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx2_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx1_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx0_ADDR 0x00002f74
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx0_BITEND 3

//Register::KME_LOGO1_78 0x1809bf78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx14_ADDR 0x00002f78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx13_ADDR 0x00002f78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx12_ADDR 0x00002f78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx11_ADDR 0x00002f78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx10_ADDR 0x00002f78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx9_ADDR 0x00002f78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx8_ADDR 0x00002f78
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pth_pidx8_BITEND 3

//Register::KME_LOGO1_7C 0x1809bf7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx7_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx6_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx5_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx4_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx3_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx2_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx1_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx0_ADDR 0x00002f7c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx0_BITEND 3

//Register::KME_LOGO1_80 0x1809bf80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx14_ADDR 0x00002f80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx13_ADDR 0x00002f80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx12_ADDR 0x00002f80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx11_ADDR 0x00002f80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx10_ADDR 0x00002f80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx9_ADDR 0x00002f80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx8_ADDR 0x00002f80
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nth_pidx8_BITEND 3

//Register::KME_LOGO1_84 0x1809bf84
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx3_ADDR 0x00002f84
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx3_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx3_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx2_ADDR 0x00002f84
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx1_ADDR 0x00002f84
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx0_ADDR 0x00002f84
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx0_BITEND 7

//Register::KME_LOGO1_88 0x1809bf88
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx7_ADDR 0x00002f88
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx7_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx6_ADDR 0x00002f88
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx6_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx6_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx5_ADDR 0x00002f88
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx5_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx5_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx4_ADDR 0x00002f88
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx4_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx4_BITEND 7

//Register::KME_LOGO1_8C 0x1809bf8c
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx11_ADDR 0x00002f8c
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx11_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx11_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx10_ADDR 0x00002f8c
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx10_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx10_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx9_ADDR 0x00002f8c
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx9_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx9_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx8_ADDR 0x00002f8c
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx8_BITEND 7

//Register::KME_LOGO1_90 0x1809bf90
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx14_ADDR 0x00002f90
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx14_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx14_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx13_ADDR 0x00002f90
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx13_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx13_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx12_ADDR 0x00002f90
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx12_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_a_pidx12_BITEND 7

//Register::KME_LOGO1_94 0x1809bf94
#define FRC_TOP__KME_LOGO1__km_logo_adppxldfth_en_ADDR 0x00002f94
#define FRC_TOP__KME_LOGO1__km_logo_adppxldfth_en_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_adppxldfth_en_BITEND 8

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_m_ADDR 0x00002f94
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_m_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_th_m_BITEND 7

//Register::KME_LOGO1_98 0x1809bf98
#define FRC_TOP__KME_LOGO1__km_logo_pxl_hsty_upmet_ADDR 0x00002f98
#define FRC_TOP__KME_LOGO1__km_logo_pxl_hsty_upmet_BITSTART 11
#define FRC_TOP__KME_LOGO1__km_logo_pxl_hsty_upmet_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxladphstystep_en_ADDR 0x00002f98
#define FRC_TOP__KME_LOGO1__km_logo_pxladphstystep_en_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_pxladphstystep_en_BITEND 10

#define FRC_TOP__KME_LOGO1__km_logo_blksame_plus_ADDR 0x00002f98
#define FRC_TOP__KME_LOGO1__km_logo_blksame_plus_BITSTART 2
#define FRC_TOP__KME_LOGO1__km_logo_blksame_plus_BITEND 9

#define FRC_TOP__KME_LOGO1__km_logo_pxldf_met_ADDR 0x00002f98
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_met_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldf_met_BITEND 1

//Register::KME_LOGO1_9C 0x1809bf9c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x2_ADDR 0x00002f9c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x1_ADDR 0x00002f9c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x0_ADDR 0x00002f9c
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_x0_BITEND 7

//Register::KME_LOGO1_A0 0x1809bfa0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_slp1_ADDR 0x00002fa0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_slp0_ADDR 0x00002fa0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y2_ADDR 0x00002fa0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y1_ADDR 0x00002fa0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y0_ADDR 0x00002fa0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_nstep_y0_BITEND 3

//Register::KME_LOGO1_A4 0x1809bfa4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x2_ADDR 0x00002fa4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x1_ADDR 0x00002fa4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x0_ADDR 0x00002fa4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_x0_BITEND 7

//Register::KME_LOGO1_A8 0x1809bfa8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_slp1_ADDR 0x00002fa8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_slp0_ADDR 0x00002fa8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y2_ADDR 0x00002fa8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y1_ADDR 0x00002fa8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y0_ADDR 0x00002fa8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pxldf_pstep_y0_BITEND 3

//Register::KME_LOGO1_AC 0x1809bfac
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x2_ADDR 0x00002fac
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x1_ADDR 0x00002fac
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x0_ADDR 0x00002fac
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_x0_BITEND 7

//Register::KME_LOGO1_B0 0x1809bfb0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_slp1_ADDR 0x00002fb0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_slp0_ADDR 0x00002fb0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y2_ADDR 0x00002fb0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y1_ADDR 0x00002fb0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y0_ADDR 0x00002fb0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_nstep_y0_BITEND 3

//Register::KME_LOGO1_B4 0x1809bfb4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x2_ADDR 0x00002fb4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x1_ADDR 0x00002fb4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x0_ADDR 0x00002fb4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_x0_BITEND 7

//Register::KME_LOGO1_B8 0x1809bfb8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_slp1_ADDR 0x00002fb8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_slp0_ADDR 0x00002fb8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y2_ADDR 0x00002fb8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y1_ADDR 0x00002fb8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y0_ADDR 0x00002fb8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_blksame_pstep_y0_BITEND 3

//Register::KME_LOGO1_BC 0x1809bfbc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nstep_ADDR 0x00002fbc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nstep_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_nstep_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pstep_ADDR 0x00002fbc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pstep_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_pstep_BITEND 3

//Register::KME_LOGO1_C0 0x1809bfc0
#define FRC_TOP__KME_LOGO1__km_logo_pxl_blgsel_0_14_ADDR 0x00002fc0
#define FRC_TOP__KME_LOGO1__km_logo_pxl_blgsel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxl_blgsel_0_14_BITEND 29

//Register::KME_LOGO1_C4 0x1809bfc4
#define FRC_TOP__KME_LOGO1__km_logo_pxllogo_cur_sel_0_14_ADDR 0x00002fc4
#define FRC_TOP__KME_LOGO1__km_logo_pxllogo_cur_sel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxllogo_cur_sel_0_14_BITEND 29

//Register::KME_LOGO1_C8 0x1809bfc8
#define FRC_TOP__KME_LOGO1__km_logo_page1_dummy0_ADDR 0x00002fc8
#define FRC_TOP__KME_LOGO1__km_logo_page1_dummy0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_page1_dummy0_BITEND 14

//Register::KME_LOGO1_CC 0x1809bfcc
#define FRC_TOP__KME_LOGO1__km_logo_pxl_afhsty_blgsel_0_14_ADDR 0x00002fcc
#define FRC_TOP__KME_LOGO1__km_logo_pxl_afhsty_blgsel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxl_afhsty_blgsel_0_14_BITEND 29

//Register::KME_LOGO1_D0 0x1809bfd0
#define FRC_TOP__KME_LOGO1__km_logo_pxllogo_outmet_0_14_ADDR 0x00002fd0
#define FRC_TOP__KME_LOGO1__km_logo_pxllogo_outmet_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxllogo_outmet_0_14_BITEND 29

//Register::KME_LOGO1_D4 0x1809bfd4
#define FRC_TOP__KME_LOGO1__km_logo_pxlogo_final_sel_0_14_ADDR 0x00002fd4
#define FRC_TOP__KME_LOGO1__km_logo_pxlogo_final_sel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlogo_final_sel_0_14_BITEND 29

//Register::KME_LOGO1_D8 0x1809bfd8
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_h1_ADDR 0x00002fd8
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_h1_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_h1_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_h0_ADDR 0x00002fd8
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_h0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_h0_BITEND 9

//Register::KME_LOGO1_DC 0x1809bfdc
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_v1_ADDR 0x00002fdc
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_v1_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_v1_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_v0_ADDR 0x00002fdc
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_v0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlrim_v0_BITEND 9

//Register::KME_LOGO1_E0 0x1809bfe0
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclr_hw_en_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclr_hw_en_BITSTART 30
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclr_hw_en_BITEND 30

#define FRC_TOP__KME_LOGO1__cadnewfrm_pxllogo_en_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxllogo_en_BITSTART 29
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxllogo_en_BITEND 29

#define FRC_TOP__KME_LOGO1__cadnewfrm_pxllogo_en_sel_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxllogo_en_sel_BITSTART 28
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxllogo_en_sel_BITEND 28

#define FRC_TOP__KME_LOGO1__cadnewfrm_pxlhsty_en_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxlhsty_en_BITSTART 27
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxlhsty_en_BITEND 27

#define FRC_TOP__KME_LOGO1__cadnewfrm_pxlhsty_en_sel_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxlhsty_en_sel_BITSTART 26
#define FRC_TOP__KME_LOGO1__cadnewfrm_pxlhsty_en_sel_BITEND 26

#define FRC_TOP__KME_LOGO1__cadnewfrm_blklogo_en_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_blklogo_en_BITSTART 25
#define FRC_TOP__KME_LOGO1__cadnewfrm_blklogo_en_BITEND 25

#define FRC_TOP__KME_LOGO1__cadnewfrm_blklogo_en_sel_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_blklogo_en_sel_BITSTART 24
#define FRC_TOP__KME_LOGO1__cadnewfrm_blklogo_en_sel_BITEND 24

#define FRC_TOP__KME_LOGO1__cadnewfrm_blkhsty_en_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_blkhsty_en_BITSTART 23
#define FRC_TOP__KME_LOGO1__cadnewfrm_blkhsty_en_BITEND 23

#define FRC_TOP__KME_LOGO1__cadnewfrm_blkhsty_en_sel_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_blkhsty_en_sel_BITSTART 22
#define FRC_TOP__KME_LOGO1__cadnewfrm_blkhsty_en_sel_BITEND 22

#define FRC_TOP__KME_LOGO1__cadnewfrm_iir_en_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_iir_en_BITSTART 21
#define FRC_TOP__KME_LOGO1__cadnewfrm_iir_en_BITEND 21

#define FRC_TOP__KME_LOGO1__cadnewfrm_iir_en_sel_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__cadnewfrm_iir_en_sel_BITSTART 20
#define FRC_TOP__KME_LOGO1__cadnewfrm_iir_en_sel_BITEND 20

#define FRC_TOP__KME_LOGO1__km_logo_pxl_v_active_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__km_logo_pxl_v_active_BITSTART 10
#define FRC_TOP__KME_LOGO1__km_logo_pxl_v_active_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxl_h_active_ADDR 0x00002fe0
#define FRC_TOP__KME_LOGO1__km_logo_pxl_h_active_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxl_h_active_BITEND 9

//Register::KME_LOGO1_E4 0x1809bfe4
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclr_en_ADDR 0x00002fe4
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclr_en_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclr_en_BITEND 31

//Register::KME_LOGO1_E8 0x1809bfe8
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclrpxlhsty_en_ADDR 0x00002fe8
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclrpxlhsty_en_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclrpxlhsty_en_BITEND 31

//Register::KME_LOGO1_EC 0x1809bfec
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclrblkhsty_en_ADDR 0x00002fec
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclrblkhsty_en_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlrgclrblkhsty_en_BITEND 31

//Register::KME_LOGO1_F0 0x1809bff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut7_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut7_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut7_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut6_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut6_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut6_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut5_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut5_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut5_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut4_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut4_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut4_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut3_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut3_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut3_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut2_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut1_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut0_ADDR 0x00002ff0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut0_BITEND 3

//Register::KME_LOGO1_F4 0x1809bff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut15_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut15_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut15_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut14_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut14_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut14_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut13_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut13_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut13_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut12_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut12_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut12_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut11_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut11_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut11_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut10_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut10_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut10_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut9_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut9_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut9_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut8_ADDR 0x00002ff4
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut8_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxldfth_hstylut8_BITEND 3

//Register::KME_LOGO1_F8 0x1809bff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx7_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx6_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx5_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx4_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx3_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx2_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx1_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx0_ADDR 0x00002ff8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx0_BITEND 3

//Register::KME_LOGO1_FC 0x1809bffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx14_ADDR 0x00002ffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx13_ADDR 0x00002ffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx12_ADDR 0x00002ffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx11_ADDR 0x00002ffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx10_ADDR 0x00002ffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx9_ADDR 0x00002ffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx8_ADDR 0x00002ffc
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__km_logo_pxlhsty_mth_pidx8_BITEND 3

/*KME_LOGO2*/
//Register::KME_LOGO2_00 0x1809bb00
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx3_ADDR 0x00002b00
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx3_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx3_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx2_ADDR 0x00002b00
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx2_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx2_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx1_ADDR 0x00002b00
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx1_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx1_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx0_ADDR 0x00002b00
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx0_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx0_BITEND 7

//Register::KME_LOGO2_04 0x1809bb04
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx7_ADDR 0x00002b04
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx7_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx7_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx6_ADDR 0x00002b04
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx6_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx6_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx5_ADDR 0x00002b04
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx5_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx5_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx4_ADDR 0x00002b04
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx4_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx4_BITEND 7

//Register::KME_LOGO2_08 0x1809bb08
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx11_ADDR 0x00002b08
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx11_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx11_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx10_ADDR 0x00002b08
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx10_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx10_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx9_ADDR 0x00002b08
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx9_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx9_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx8_ADDR 0x00002b08
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx8_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx8_BITEND 7

//Register::KME_LOGO2_0C 0x1809bb0c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx15_ADDR 0x00002b0c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx15_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx15_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx14_ADDR 0x00002b0c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx14_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx14_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx13_ADDR 0x00002b0c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx13_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx13_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx12_ADDR 0x00002b0c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx12_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx12_BITEND 7

//Register::KME_LOGO2_10 0x1809bb10
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx19_ADDR 0x00002b10
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx19_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx19_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx18_ADDR 0x00002b10
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx18_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx18_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx17_ADDR 0x00002b10
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx17_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx17_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx16_ADDR 0x00002b10
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx16_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx16_BITEND 7

//Register::KME_LOGO2_14 0x1809bb14
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx23_ADDR 0x00002b14
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx23_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx23_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx22_ADDR 0x00002b14
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx22_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx22_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx21_ADDR 0x00002b14
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx21_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx21_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx20_ADDR 0x00002b14
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx20_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx20_BITEND 7

//Register::KME_LOGO2_18 0x1809bb18
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx27_ADDR 0x00002b18
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx27_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx27_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx26_ADDR 0x00002b18
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx26_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx26_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx25_ADDR 0x00002b18
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx25_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx25_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx24_ADDR 0x00002b18
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx24_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx24_BITEND 7

//Register::KME_LOGO2_1C 0x1809bb1c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx31_ADDR 0x00002b1c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx31_BITSTART 24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx31_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx30_ADDR 0x00002b1c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx30_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx30_BITEND 23

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx29_ADDR 0x00002b1c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx29_BITSTART 8
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx29_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx28_ADDR 0x00002b1c
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx28_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgdfy_idx28_BITEND 7

//Register::KME_LOGO2_20 0x1809bb20
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgydf_th_ADDR 0x00002b20
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgydf_th_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgydf_th_BITEND 7

//Register::KME_LOGO2_24 0x1809bb24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgydf_bypass0_31_ADDR 0x00002b24
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgydf_bypass0_31_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxlrgydf_bypass0_31_BITEND 31

//Register::KME_LOGO2_28 0x1809bb28
#define FRC_TOP__KME_LOGO2__km_logo_static_rb_blklogo_after_clr_en_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_static_rb_blklogo_after_clr_en_BITSTART 31
#define FRC_TOP__KME_LOGO2__km_logo_static_rb_blklogo_after_clr_en_BITEND 31

#define FRC_TOP__KME_LOGO2__km_logo_blklogo_clr_en_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_blklogo_clr_en_BITSTART 30
#define FRC_TOP__KME_LOGO2__km_logo_blklogo_clr_en_BITEND 30

#define FRC_TOP__KME_LOGO2__km_logo_pxllogopost_ero_th_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_pxllogopost_ero_th_BITSTART 22
#define FRC_TOP__KME_LOGO2__km_logo_pxllogopost_ero_th_BITEND 29

#define FRC_TOP__KME_LOGO2__km_logo_blklogopost_ero_th_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_blklogopost_ero_th_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_blklogopost_ero_th_BITEND 21

#define FRC_TOP__KME_LOGO2__km_logo_blklogopost_eroen_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_blklogopost_eroen_BITSTART 15
#define FRC_TOP__KME_LOGO2__km_logo_blklogopost_eroen_BITEND 15

#define FRC_TOP__KME_LOGO2__km_logo_blklogopostdlt_th_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_blklogopostdlt_th_BITSTART 9
#define FRC_TOP__KME_LOGO2__km_logo_blklogopostdlt_th_BITEND 14

#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk2_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk2_BITSTART 6
#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk2_BITEND 8

#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk1_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk1_BITSTART 3
#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk1_BITEND 5

#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk0_ADDR 0x00002b28
#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk0_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_blkdltmsk0_BITEND 2

//Register::KME_LOGO2_2C 0x1809bb2c
#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_force_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_force_BITSTART 27
#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_force_BITEND 30

#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_postion_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_postion_BITSTART 19
#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_postion_BITEND 26

#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_en_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_en_BITSTART 18
#define FRC_TOP__KME_LOGO2__km_logo_pxllogo_o_debug_en_BITEND 18

#define FRC_TOP__KME_LOGO2__km_logo_pxllogopost_eroen_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxllogopost_eroen_BITSTART 17
#define FRC_TOP__KME_LOGO2__km_logo_pxllogopost_eroen_BITEND 17

#define FRC_TOP__KME_LOGO2__km_logo_pxllogopostdlt_th_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxllogopostdlt_th_BITSTART 9
#define FRC_TOP__KME_LOGO2__km_logo_pxllogopostdlt_th_BITEND 16

#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk2_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk2_BITSTART 6
#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk2_BITEND 8

#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk1_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk1_BITSTART 3
#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk1_BITEND 5

#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk0_ADDR 0x00002b2c
#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk0_BITSTART 0
#define FRC_TOP__KME_LOGO2__km_logo_pxldltmsk0_BITEND 2

//Register::KME_LOGO2_30 0x1809bb30
#define FRC_TOP__KME_LOGO2__km_logo_debug_sel_ADDR 0x00002b30
#define FRC_TOP__KME_LOGO2__km_logo_debug_sel_BITSTART 25
#define FRC_TOP__KME_LOGO2__km_logo_debug_sel_BITEND 28

#define FRC_TOP__KME_LOGO2__km_logo_blk_logo_force_ADDR 0x00002b30
#define FRC_TOP__KME_LOGO2__km_logo_blk_logo_force_BITSTART 21
#define FRC_TOP__KME_LOGO2__km_logo_blk_logo_force_BITEND 24

#define FRC_TOP__KME_LOGO2__km_logo_blk_force_logo_postion_ADDR 0x00002b30
#define FRC_TOP__KME_LOGO2__km_logo_blk_force_logo_postion_BITSTART 17
#define FRC_TOP__KME_LOGO2__km_logo_blk_force_logo_postion_BITEND 20

#define FRC_TOP__KME_LOGO2__km_logo_blk_out_to_me_debug_en_ADDR 0x00002b30
#define FRC_TOP__KME_LOGO2__km_logo_blk_out_to_me_debug_en_BITSTART 16
#define FRC_TOP__KME_LOGO2__km_logo_blk_out_to_me_debug_en_BITEND 16

#define FRC_TOP__KME_LOGO2__plogo_req_gap_ADDR 0x00002b30
#define FRC_TOP__KME_LOGO2__plogo_req_gap_BITSTART 8
#define FRC_TOP__KME_LOGO2__plogo_req_gap_BITEND 15

#define FRC_TOP__KME_LOGO2__plogo_row_num_ADDR 0x00002b30
#define FRC_TOP__KME_LOGO2__plogo_row_num_BITSTART 0
#define FRC_TOP__KME_LOGO2__plogo_row_num_BITEND 7

//Register::KME_LOGO2_34 0x1809bb34
#define FRC_TOP__KME_LOGO2__kme_logo_sram_ls_value_ADDR 0x00002b34
#define FRC_TOP__KME_LOGO2__kme_logo_sram_ls_value_BITSTART 23
#define FRC_TOP__KME_LOGO2__kme_logo_sram_ls_value_BITEND 23

#define FRC_TOP__KME_LOGO2__kme_logo_sram_ls_en_ADDR 0x00002b34
#define FRC_TOP__KME_LOGO2__kme_logo_sram_ls_en_BITSTART 22
#define FRC_TOP__KME_LOGO2__kme_logo_sram_ls_en_BITEND 22

#define FRC_TOP__KME_LOGO2__plogo_use_last_ADDR 0x00002b34
#define FRC_TOP__KME_LOGO2__plogo_use_last_BITSTART 21
#define FRC_TOP__KME_LOGO2__plogo_use_last_BITEND 21

#define FRC_TOP__KME_LOGO2__plogo_cursor_y_ADDR 0x00002b34
#define FRC_TOP__KME_LOGO2__plogo_cursor_y_BITSTART 11
#define FRC_TOP__KME_LOGO2__plogo_cursor_y_BITEND 20

#define FRC_TOP__KME_LOGO2__plogo_cursor_x_ADDR 0x00002b34
#define FRC_TOP__KME_LOGO2__plogo_cursor_x_BITSTART 1
#define FRC_TOP__KME_LOGO2__plogo_cursor_x_BITEND 10

#define FRC_TOP__KME_LOGO2__plogo_cursor_en_ADDR 0x00002b34
#define FRC_TOP__KME_LOGO2__plogo_cursor_en_BITSTART 0
#define FRC_TOP__KME_LOGO2__plogo_cursor_en_BITEND 0

//Register::KME_LOGO2_38 0x1809bb38
#define FRC_TOP__KME_LOGO2__regr_km_logo_debug_data_ADDR 0x00002b38
#define FRC_TOP__KME_LOGO2__regr_km_logo_debug_data_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_debug_data_BITEND 31

//Register::KME_LOGO2_3C 0x1809bb3c
#define FRC_TOP__KME_LOGO2__regr_km_logo_frame_total_logobit_ADDR 0x00002b3c
#define FRC_TOP__KME_LOGO2__regr_km_logo_frame_total_logobit_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_frame_total_logobit_BITEND 14

//Register::KME_LOGO2_40 0x1809bb40
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx1_cnt_ADDR 0x00002b40
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx1_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx1_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx0_cnt_ADDR 0x00002b40
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx0_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx0_cnt_BITEND 13

//Register::KME_LOGO2_44 0x1809bb44
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx3_cnt_ADDR 0x00002b44
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx3_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx3_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx2_cnt_ADDR 0x00002b44
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx2_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx2_cnt_BITEND 13

//Register::KME_LOGO2_48 0x1809bb48
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx5_cnt_ADDR 0x00002b48
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx5_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx5_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx4_cnt_ADDR 0x00002b48
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx4_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx4_cnt_BITEND 13

//Register::KME_LOGO2_4C 0x1809bb4c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx7_cnt_ADDR 0x00002b4c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx7_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx7_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx6_cnt_ADDR 0x00002b4c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx6_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx6_cnt_BITEND 13

//Register::KME_LOGO2_50 0x1809bb50
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx9_cnt_ADDR 0x00002b50
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx9_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx9_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx8_cnt_ADDR 0x00002b50
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx8_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx8_cnt_BITEND 13

//Register::KME_LOGO2_54 0x1809bb54
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx11_cnt_ADDR 0x00002b54
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx11_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx11_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx10_cnt_ADDR 0x00002b54
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx10_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx10_cnt_BITEND 13

//Register::KME_LOGO2_58 0x1809bb58
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx13_cnt_ADDR 0x00002b58
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx13_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx13_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx12_cnt_ADDR 0x00002b58
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx12_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx12_cnt_BITEND 13

//Register::KME_LOGO2_5C 0x1809bb5c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx15_cnt_ADDR 0x00002b5c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx15_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx15_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx14_cnt_ADDR 0x00002b5c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx14_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx14_cnt_BITEND 13

//Register::KME_LOGO2_60 0x1809bb60
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx17_cnt_ADDR 0x00002b60
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx17_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx17_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx16_cnt_ADDR 0x00002b60
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx16_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx16_cnt_BITEND 13

//Register::KME_LOGO2_64 0x1809bb64
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx19_cnt_ADDR 0x00002b64
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx19_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx19_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx18_cnt_ADDR 0x00002b64
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx18_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx18_cnt_BITEND 13

//Register::KME_LOGO2_68 0x1809bb68
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx21_cnt_ADDR 0x00002b68
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx21_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx21_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx20_cnt_ADDR 0x00002b68
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx20_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx20_cnt_BITEND 13

//Register::KME_LOGO2_6C 0x1809bb6c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx23_cnt_ADDR 0x00002b6c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx23_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx23_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx22_cnt_ADDR 0x00002b6c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx22_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx22_cnt_BITEND 13

//Register::KME_LOGO2_70 0x1809bb70
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx25_cnt_ADDR 0x00002b70
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx25_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx25_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx24_cnt_ADDR 0x00002b70
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx24_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx24_cnt_BITEND 13

//Register::KME_LOGO2_74 0x1809bb74
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx27_cnt_ADDR 0x00002b74
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx27_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx27_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx26_cnt_ADDR 0x00002b74
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx26_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx26_cnt_BITEND 13

//Register::KME_LOGO2_78 0x1809bb78
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx29_cnt_ADDR 0x00002b78
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx29_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx29_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx28_cnt_ADDR 0x00002b78
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx28_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx28_cnt_BITEND 13

//Register::KME_LOGO2_7C 0x1809bb7c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx31_cnt_ADDR 0x00002b7c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx31_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx31_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx30_cnt_ADDR 0x00002b7c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx30_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx30_cnt_BITEND 13

//Register::KME_LOGO2_80 0x1809bb80
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx0_cnt_ADDR 0x00002b80
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx0_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx0_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx0_y_ADDR 0x00002b80
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx0_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx0_y_BITEND 19

//Register::KME_LOGO2_84 0x1809bb84
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx1_cnt_ADDR 0x00002b84
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx1_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx1_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx1_y_ADDR 0x00002b84
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx1_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx1_y_BITEND 19

//Register::KME_LOGO2_88 0x1809bb88
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx2_cnt_ADDR 0x00002b88
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx2_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx2_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx2_y_ADDR 0x00002b88
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx2_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx2_y_BITEND 19

//Register::KME_LOGO2_8C 0x1809bb8c
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx3_cnt_ADDR 0x00002b8c
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx3_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx3_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx3_y_ADDR 0x00002b8c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx3_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx3_y_BITEND 19

//Register::KME_LOGO2_90 0x1809bb90
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx4_cnt_ADDR 0x00002b90
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx4_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx4_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx4_y_ADDR 0x00002b90
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx4_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx4_y_BITEND 19

//Register::KME_LOGO2_94 0x1809bb94
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx5_cnt_ADDR 0x00002b94
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx5_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx5_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx5_y_ADDR 0x00002b94
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx5_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx5_y_BITEND 19

//Register::KME_LOGO2_98 0x1809bb98
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx6_cnt_ADDR 0x00002b98
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx6_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx6_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx6_y_ADDR 0x00002b98
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx6_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx6_y_BITEND 19

//Register::KME_LOGO2_9C 0x1809bb9c
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx7_cnt_ADDR 0x00002b9c
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx7_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx7_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx7_y_ADDR 0x00002b9c
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx7_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx7_y_BITEND 19

//Register::KME_LOGO2_A0 0x1809bba0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx8_cnt_ADDR 0x00002ba0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx8_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx8_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx8_y_ADDR 0x00002ba0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx8_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx8_y_BITEND 19

//Register::KME_LOGO2_A4 0x1809bba4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx9_cnt_ADDR 0x00002ba4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx9_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx9_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx9_y_ADDR 0x00002ba4
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx9_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx9_y_BITEND 19

//Register::KME_LOGO2_A8 0x1809bba8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx10_cnt_ADDR 0x00002ba8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx10_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx10_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx10_y_ADDR 0x00002ba8
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx10_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx10_y_BITEND 19

//Register::KME_LOGO2_AC 0x1809bbac
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx11_cnt_ADDR 0x00002bac
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx11_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx11_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx11_y_ADDR 0x00002bac
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx11_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx11_y_BITEND 19

//Register::KME_LOGO2_B0 0x1809bbb0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx12_cnt_ADDR 0x00002bb0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx12_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx12_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx12_y_ADDR 0x00002bb0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx12_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx12_y_BITEND 19

//Register::KME_LOGO2_B4 0x1809bbb4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx13_cnt_ADDR 0x00002bb4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx13_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx13_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx13_y_ADDR 0x00002bb4
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx13_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx13_y_BITEND 19

//Register::KME_LOGO2_B8 0x1809bbb8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx14_cnt_ADDR 0x00002bb8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx14_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx14_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx14_y_ADDR 0x00002bb8
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx14_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx14_y_BITEND 19

//Register::KME_LOGO2_BC 0x1809bbbc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx15_cnt_ADDR 0x00002bbc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx15_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx15_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx15_y_ADDR 0x00002bbc
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx15_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx15_y_BITEND 19

//Register::KME_LOGO2_C0 0x1809bbc0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx16_cnt_ADDR 0x00002bc0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx16_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx16_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx16_y_ADDR 0x00002bc0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx16_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx16_y_BITEND 19

//Register::KME_LOGO2_C4 0x1809bbc4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx17_cnt_ADDR 0x00002bc4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx17_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx17_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx17_y_ADDR 0x00002bc4
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx17_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx17_y_BITEND 19

//Register::KME_LOGO2_C8 0x1809bbc8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx18_cnt_ADDR 0x00002bc8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx18_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx18_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx18_y_ADDR 0x00002bc8
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx18_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx18_y_BITEND 19

//Register::KME_LOGO2_CC 0x1809bbcc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx19_cnt_ADDR 0x00002bcc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx19_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx19_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx19_y_ADDR 0x00002bcc
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx19_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx19_y_BITEND 19

//Register::KME_LOGO2_D0 0x1809bbd0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx20_cnt_ADDR 0x00002bd0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx20_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx20_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx20_y_ADDR 0x00002bd0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx20_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx20_y_BITEND 19

//Register::KME_LOGO2_D4 0x1809bbd4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx21_cnt_ADDR 0x00002bd4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx21_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx21_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx21_y_ADDR 0x00002bd4
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx21_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx21_y_BITEND 19

//Register::KME_LOGO2_D8 0x1809bbd8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx22_cnt_ADDR 0x00002bd8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx22_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx22_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx22_y_ADDR 0x00002bd8
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx22_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx22_y_BITEND 19

//Register::KME_LOGO2_DC 0x1809bbdc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx23_cnt_ADDR 0x00002bdc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx23_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx23_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx23_y_ADDR 0x00002bdc
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx23_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx23_y_BITEND 19

//Register::KME_LOGO2_E0 0x1809bbe0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx24_cnt_ADDR 0x00002be0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx24_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx24_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx24_y_ADDR 0x00002be0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx24_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx24_y_BITEND 19

//Register::KME_LOGO2_E4 0x1809bbe4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx25_cnt_ADDR 0x00002be4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx25_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx25_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx25_y_ADDR 0x00002be4
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx25_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx25_y_BITEND 19

//Register::KME_LOGO2_E8 0x1809bbe8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx26_cnt_ADDR 0x00002be8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx26_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx26_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx26_y_ADDR 0x00002be8
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx26_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx26_y_BITEND 19

//Register::KME_LOGO2_EC 0x1809bbec
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx27_cnt_ADDR 0x00002bec
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx27_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx27_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx27_y_ADDR 0x00002bec
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx27_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx27_y_BITEND 19

//Register::KME_LOGO2_F0 0x1809bbf0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx28_cnt_ADDR 0x00002bf0
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx28_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx28_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx28_y_ADDR 0x00002bf0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx28_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx28_y_BITEND 19

//Register::KME_LOGO2_F4 0x1809bbf4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx29_cnt_ADDR 0x00002bf4
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx29_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx29_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx29_y_ADDR 0x00002bf4
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx29_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx29_y_BITEND 19

//Register::KME_LOGO2_F8 0x1809bbf8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx30_cnt_ADDR 0x00002bf8
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx30_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx30_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx30_y_ADDR 0x00002bf8
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx30_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx30_y_BITEND 19

//Register::KME_LOGO2_FC 0x1809bbfc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx31_cnt_ADDR 0x00002bfc
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx31_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__regr_km_logo_blkrg_idx31_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx31_y_ADDR 0x00002bfc
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx31_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_pxlrg_idx31_y_BITEND 19

/*KME_ME1_TOP0*/
//Register::KME_ME1_TOP0_00 0x1809c400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_ad_data_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_ad_data_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_ad_data_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_cor_thd_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_cor_thd_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_cor_thd_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_shft_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_shft_BITSTART 11
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_shft_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_mode_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_mode_BITSTART 9
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_mode_BITEND 10

#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_sel_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_sel_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_flt_sel_BITEND 8

#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_norm_mode_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_norm_mode_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_norm_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_norm_mode_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_norm_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_norm_mode_BITEND 1

//Register::KME_ME1_TOP0_04 0x1809c404
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_sad_limt_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_sad_limt_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_sad_limt_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_ad_data_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_ad_data_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_ad_data_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_cor_thd_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_cor_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_ac_pix_cor_thd_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_sad_limt_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_sad_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dc_pix_sad_limt_BITEND 7

//Register::KME_ME1_TOP0_08 0x1809c408
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_cost_limt_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_pgain_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_pgain_mode_BITSTART 12
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_pgain_mode_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_dgain_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_dgain_mode_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_dgain_mode_BITEND 11

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_alp_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_alp_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mvd_alp_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_ip_psad_alp_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__me1_ip_psad_alp_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_psad_alp_mode_BITEND 3

//Register::KME_ME1_TOP0_0C 0x1809c40c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_gmvd_cost_limt_ADDR 0x0000340c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_gmvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_gmvd_cost_limt_BITEND 12

//Register::KME_ME1_TOP0_10 0x1809c410
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain2_ADDR 0x00003410
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain1_ADDR 0x00003410
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain0_ADDR 0x00003410
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_gain0_BITEND 7

//Register::KME_ME1_TOP0_14 0x1809c414
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_limt_ADDR 0x00003414
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_limt_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_limt_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_mode_ADDR 0x00003414
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adpt_cor_mode_BITEND 3

//Register::KME_ME1_TOP0_18 0x1809c418
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_zmv_gain_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_zmv_gain_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_zmv_gain_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_rnd_mode_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_rnd_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_rnd_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_logo_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_logo_en_BITSTART 3
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_logo_en_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_rnd_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_rnd_en_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_rnd_en_BITEND 2

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_gmv_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_gmv_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_gmv_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_zmv_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_zmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_adptpnt_zmv_en_BITEND 0

//Register::KME_ME1_TOP0_1C 0x1809c41c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st3_ADDR 0x0000341c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st2_ADDR 0x0000341c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st1_ADDR 0x0000341c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st0_ADDR 0x0000341c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st0_BITEND 7

//Register::KME_ME1_TOP0_20 0x1809c420
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st7_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st6_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st5_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st4_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st4_BITEND 7

//Register::KME_ME1_TOP0_24 0x1809c424
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd1_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd1_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd0_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd0_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st9_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st8_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_st8_BITEND 7

//Register::KME_ME1_TOP0_28 0x1809c428
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_zmv_ADDR 0x00003428
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_zmv_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_zmv_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd3_ADDR 0x00003428
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd3_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd3_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd2_ADDR 0x00003428
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_rnd2_BITEND 7

//Register::KME_ME1_TOP0_2C 0x1809c42c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_ppi_ADDR 0x0000342c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_ppi_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_ppi_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_gmv_ADDR 0x0000342c
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_gmv_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_cddpnt_gmv_BITEND 12

//Register::KME_ME1_TOP0_30 0x1809c430
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dummy0_ADDR 0x00003430
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dummy0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_dummy0_BITEND 31

//Register::KME_ME1_TOP0_34 0x1809c434
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_mvd_thd_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_sadth_slope_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_sadth_base_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_sadth_base_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_sadth_base_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_en_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_en_BITEND 0

//Register::KME_ME1_TOP0_38 0x1809c438
#define FRC_TOP__KME_ME1_TOP0__me1_mv_invalid_sad_sel_ADDR 0x00003438
#define FRC_TOP__KME_ME1_TOP0__me1_mv_invalid_sad_sel_BITSTART 15
#define FRC_TOP__KME_ME1_TOP0__me1_mv_invalid_sad_sel_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_psad_norm_thd_ADDR 0x00003438
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_psad_norm_thd_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_psad_norm_thd_BITEND 14

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_psad_norm_en_ADDR 0x00003438
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_psad_norm_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_psad_norm_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_invalid_sel_ADDR 0x00003438
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_invalid_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_ip_mm_invalid_sel_BITEND 0

//Register::KME_ME1_TOP0_40 0x1809c440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_ad_data_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_ad_data_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_ad_data_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_cor_thd_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_cor_thd_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_cor_thd_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_shft_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_shft_BITSTART 11
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_shft_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_mode_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_mode_BITSTART 9
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_mode_BITEND 10

#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_sel_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_sel_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_flt_sel_BITEND 8

#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_norm_mode_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_norm_mode_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_norm_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_norm_mode_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_norm_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_norm_mode_BITEND 1

//Register::KME_ME1_TOP0_44 0x1809c444
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_sad_limt_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_sad_limt_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_sad_limt_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_ad_data_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_ad_data_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_ad_data_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_cor_thd_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_cor_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_ac_pix_cor_thd_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_sad_limt_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_sad_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dc_pix_sad_limt_BITEND 7

//Register::KME_ME1_TOP0_48 0x1809c448
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_cost_limt_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_pgain_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_pgain_mode_BITSTART 12
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_pgain_mode_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_dgain_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_dgain_mode_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_dgain_mode_BITEND 11

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_alp_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_alp_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mvd_alp_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_pi_psad_alp_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__me1_pi_psad_alp_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_psad_alp_mode_BITEND 3

//Register::KME_ME1_TOP0_4C 0x1809c44c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_gmvd_cost_limt_ADDR 0x0000344c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_gmvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_gmvd_cost_limt_BITEND 12

//Register::KME_ME1_TOP0_50 0x1809c450
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain2_ADDR 0x00003450
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain1_ADDR 0x00003450
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain0_ADDR 0x00003450
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_gain0_BITEND 7

//Register::KME_ME1_TOP0_54 0x1809c454
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_limt_ADDR 0x00003454
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_limt_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_limt_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_mode_ADDR 0x00003454
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adpt_cor_mode_BITEND 3

//Register::KME_ME1_TOP0_58 0x1809c458
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_zmv_gain_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_zmv_gain_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_zmv_gain_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_rnd_mode_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_rnd_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_rnd_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_logo_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_logo_en_BITSTART 3
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_logo_en_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_rnd_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_rnd_en_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_rnd_en_BITEND 2

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_gmv_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_gmv_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_gmv_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_zmv_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_zmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_adptpnt_zmv_en_BITEND 0

//Register::KME_ME1_TOP0_5C 0x1809c45c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st3_ADDR 0x0000345c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st2_ADDR 0x0000345c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st1_ADDR 0x0000345c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st0_ADDR 0x0000345c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st0_BITEND 7

//Register::KME_ME1_TOP0_60 0x1809c460
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st7_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st6_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st5_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st4_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st4_BITEND 7

//Register::KME_ME1_TOP0_64 0x1809c464
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd1_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd1_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd0_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd0_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st9_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st8_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_st8_BITEND 7

//Register::KME_ME1_TOP0_68 0x1809c468
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_zmv_ADDR 0x00003468
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_zmv_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_zmv_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd3_ADDR 0x00003468
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd3_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd3_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd2_ADDR 0x00003468
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_rnd2_BITEND 7

//Register::KME_ME1_TOP0_6C 0x1809c46c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_gmv_ADDR 0x0000346c
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_gmv_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_cddpnt_gmv_BITEND 12

//Register::KME_ME1_TOP0_70 0x1809c470
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dummy0_ADDR 0x00003470
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dummy0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_dummy0_BITEND 31

//Register::KME_ME1_TOP0_74 0x1809c474
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_mvd_thd_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_sadth_slope_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_sadth_base_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_sadth_base_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_sadth_base_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_en_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_en_BITEND 0

//Register::KME_ME1_TOP0_78 0x1809c478
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_psad_norm_thd_ADDR 0x00003478
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_psad_norm_thd_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_psad_norm_thd_BITEND 14

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_psad_norm_en_ADDR 0x00003478
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_psad_norm_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_psad_norm_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_invalid_sel_ADDR 0x00003478
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_invalid_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_pi_mm_invalid_sel_BITEND 0

//Register::KME_ME1_TOP0_7C 0x1809c47c
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_sadpnt_ADDR 0x0000347c
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_sadpnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_sadpnt_BITEND 12

//Register::KME_ME1_TOP0_80 0x1809c480
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_limt_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_limt_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_cor_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_cor_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_cor_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_shft_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_shft_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_shft_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_mode_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_hf_mode_BITEND 0

//Register::KME_ME1_TOP0_84 0x1809c484
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_limt_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_limt_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_cor_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_cor_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_cor_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_shft_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_shft_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_shft_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_mode_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_dtl_dr_mode_BITEND 0

//Register::KME_ME1_TOP0_88 0x1809c488
#define FRC_TOP__KME_ME1_TOP0__me1_post_flagpnt_ip_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__me1_post_flagpnt_ip_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_post_flagpnt_ip_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_post_flagpnt_ppi_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__me1_post_flagpnt_ppi_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_post_flagpnt_ppi_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_post_cddpnt_ppi_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__me1_post_cddpnt_ppi_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_post_cddpnt_ppi_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_post_sad_mode_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__me1_post_sad_mode_BITSTART 7
#define FRC_TOP__KME_ME1_TOP0__me1_post_sad_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_post_pfv_en_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__me1_post_pfv_en_BITSTART 6
#define FRC_TOP__KME_ME1_TOP0__me1_post_pfv_en_BITEND 6

#define FRC_TOP__KME_ME1_TOP0__me1_post_pfv_mode_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__me1_post_pfv_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_post_pfv_mode_BITEND 5

#define FRC_TOP__KME_ME1_TOP0__me1_mm_psad_norm_shft_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__me1_mm_psad_norm_shft_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_mm_psad_norm_shft_BITEND 3

//Register::KME_ME1_TOP0_8C 0x1809c48c
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_sad_shft_ADDR 0x0000348c
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_sad_shft_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_sad_shft_BITEND 27

#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_pnt_min_ADDR 0x0000348c
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_pnt_min_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_pnt_min_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_en_ADDR 0x0000348c
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_en_BITSTART 15
#define FRC_TOP__KME_ME1_TOP0__me1_post_adptpnt_ppi_en_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_post_eva_mode_ADDR 0x0000348c
#define FRC_TOP__KME_ME1_TOP0__me1_post_eva_mode_BITSTART 13
#define FRC_TOP__KME_ME1_TOP0__me1_post_eva_mode_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__me1_post_mvd_thd_ADDR 0x0000348c
#define FRC_TOP__KME_ME1_TOP0__me1_post_mvd_thd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_post_mvd_thd_BITEND 12

//Register::KME_ME1_TOP0_90 0x1809c490
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_gmvd_cost_limt_ADDR 0x00003490
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_gmvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_gmvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mvd_cost_limt_ADDR 0x00003490
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mvd_cost_limt_BITEND 12

//Register::KME_ME1_TOP0_94 0x1809c494
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_rnd_en_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_rnd_en_BITSTART 18
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_rnd_en_BITEND 18

#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_gmv_en_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_gmv_en_BITSTART 17
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_gmv_en_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_zmv_en_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_zmv_en_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adptpnt_zmv_en_BITEND 16

#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adpt_cor_limt_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adpt_cor_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_adpt_cor_limt_BITEND 9

//Register::KME_ME1_TOP0_98 0x1809c498
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_mvd_thd_ADDR 0x00003498
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_sadth_slope_ADDR 0x00003498
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_sadth_base_ADDR 0x00003498
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_sadth_base_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_ip_mm_sadth_base_BITEND 12

//Register::KME_ME1_TOP0_9C 0x1809c49c
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_gmvd_cost_limt_ADDR 0x0000349c
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_gmvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_gmvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mvd_cost_limt_ADDR 0x0000349c
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mvd_cost_limt_BITEND 12

//Register::KME_ME1_TOP0_A0 0x1809c4a0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_rnd_en_ADDR 0x000034a0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_rnd_en_BITSTART 18
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_rnd_en_BITEND 18

#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_gmv_en_ADDR 0x000034a0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_gmv_en_BITSTART 17
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_gmv_en_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_zmv_en_ADDR 0x000034a0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_zmv_en_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adptpnt_zmv_en_BITEND 16

#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adpt_cor_limt_ADDR 0x000034a0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adpt_cor_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_adpt_cor_limt_BITEND 9

//Register::KME_ME1_TOP0_A4 0x1809c4a4
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_mvd_thd_ADDR 0x000034a4
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_sadth_slope_ADDR 0x000034a4
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_sadth_base_ADDR 0x000034a4
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_sadth_base_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_sc_pi_mm_sadth_base_BITEND 12

//Register::KME_ME1_TOP0_B0 0x1809c4b0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st3_ADDR 0x000034b0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st2_ADDR 0x000034b0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st1_ADDR 0x000034b0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st0_ADDR 0x000034b0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st0_BITEND 7

//Register::KME_ME1_TOP0_B4 0x1809c4b4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st7_ADDR 0x000034b4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st6_ADDR 0x000034b4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st5_ADDR 0x000034b4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st4_ADDR 0x000034b4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st4_BITEND 7

//Register::KME_ME1_TOP0_B8 0x1809c4b8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st9_ADDR 0x000034b8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st8_ADDR 0x000034b8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_ip_cddpnt_st8_BITEND 7

//Register::KME_ME1_TOP0_BC 0x1809c4bc
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st3_ADDR 0x000034bc
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st2_ADDR 0x000034bc
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st1_ADDR 0x000034bc
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st0_ADDR 0x000034bc
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st0_BITEND 7

//Register::KME_ME1_TOP0_C0 0x1809c4c0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st7_ADDR 0x000034c0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st6_ADDR 0x000034c0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st5_ADDR 0x000034c0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st4_ADDR 0x000034c0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st4_BITEND 7

//Register::KME_ME1_TOP0_C4 0x1809c4c4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st9_ADDR 0x000034c4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st8_ADDR 0x000034c4
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_meander_pi_cddpnt_st8_BITEND 7

//Register::KME_ME1_DRP 0x1809c4cc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_en_ADDR 0x000034cc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_en_BITSTART 31
#define FRC_TOP__KME_ME1_TOP0__me1_drp_en_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_drp_x2_ADDR 0x000034cc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_x2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP0__me1_drp_x2_BITEND 29

#define FRC_TOP__KME_ME1_TOP0__me1_drp_x1_ADDR 0x000034cc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_x1_BITSTART 10
#define FRC_TOP__KME_ME1_TOP0__me1_drp_x1_BITEND 19

#define FRC_TOP__KME_ME1_TOP0__me1_drp_x0_ADDR 0x000034cc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_x0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_x0_BITEND 9

//Register::KME_ME1_DRP_2 0x1809c4d0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_y2_ADDR 0x000034d0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_y2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP0__me1_drp_y2_BITEND 29

#define FRC_TOP__KME_ME1_TOP0__me1_drp_y1_ADDR 0x000034d0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_y1_BITSTART 10
#define FRC_TOP__KME_ME1_TOP0__me1_drp_y1_BITEND 19

#define FRC_TOP__KME_ME1_TOP0__me1_drp_y0_ADDR 0x000034d0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_y0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_y0_BITEND 9

//Register::KME_ME1_DRP_3 0x1809c4d4
#define FRC_TOP__KME_ME1_TOP0__me1_drp_sad_th_ADDR 0x000034d4
#define FRC_TOP__KME_ME1_TOP0__me1_drp_sad_th_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__me1_drp_sad_th_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_drp_slp1_ADDR 0x000034d4
#define FRC_TOP__KME_ME1_TOP0__me1_drp_slp1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_drp_slp1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_drp_slp0_ADDR 0x000034d4
#define FRC_TOP__KME_ME1_TOP0__me1_drp_slp0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_slp0_BITEND 7

//Register::KME_ME1_DRP_MASK 0x1809c4d8
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_en_ADDR 0x000034d8
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_en_BITSTART 31
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_en_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x2_ADDR 0x000034d8
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x2_BITEND 29

#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x1_ADDR 0x000034d8
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x1_BITSTART 10
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x1_BITEND 19

#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x0_ADDR 0x000034d8
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_x0_BITEND 9

//Register::KME_ME1_DRP_MASK_2 0x1809c4dc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y2_ADDR 0x000034dc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y2_BITEND 29

#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y1_ADDR 0x000034dc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y1_BITSTART 10
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y1_BITEND 19

#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y0_ADDR 0x000034dc
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_y0_BITEND 9

//Register::KME_ME1_DRP_MASK_3 0x1809c4e0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_slp1_ADDR 0x000034e0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_slp1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_slp1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_slp0_ADDR 0x000034e0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_slp0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_drp_mask_slp0_BITEND 7

//Register::KME_ME1_TOP0_EC 0x1809c4e4
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_frm_hold_ADDR 0x000034e4
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_frm_hold_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_frm_hold_BITEND 1

//Register::KME_ME1_TOP0_F0 0x1809c4f0
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_mode_ADDR 0x000034f0
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_mode_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_mode_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_indx_ADDR 0x000034f0
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_indx_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_indx_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_loop_ADDR 0x000034f0
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_loop_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_loop_BITEND 2

#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_en_ADDR 0x000034f0
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_dbg_mon_en_BITEND 0

//Register::KME_ME1_TOP1_GMVCOST_0 0x1809c4f4
#define FRC_TOP__KME_ME1_TOP0__me1_gmvcost_sel_ADDR 0x000034f4
#define FRC_TOP__KME_ME1_TOP0__me1_gmvcost_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_gmvcost_sel_BITEND 31

//Register::KME_ME1_TOP1_GMVCOST_1 0x1809c4f8
#define FRC_TOP__KME_ME1_TOP0__me1_gmvcost_gmv_sel_ADDR 0x000034f8
#define FRC_TOP__KME_ME1_TOP0__me1_gmvcost_gmv_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_gmvcost_gmv_sel_BITEND 31

//Register::KME_ME1_TOP1_GMVCOST_2 0x1809c4fc
#define FRC_TOP__KME_ME1_TOP0__me1_gmvd_gain_ADDR 0x000034fc
#define FRC_TOP__KME_ME1_TOP0__me1_gmvd_gain_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__me1_gmvd_gain_BITEND 5

/*KME_ME1_TOP1*/
//Register::ME1_COMMON1_00 0x1809c500
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y1_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y1_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x3_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x2_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x1_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_x1_BITEND 7

//Register::ME1_COMMON1_01 0x1809c504
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_slope2_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_slope2_BITSTART 21
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_slope2_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_slope1_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_slope1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_slope1_BITEND 20

#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y3_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y3_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y3_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y2_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_psad_alp_y2_BITEND 5

//Register::ME1_COMMON1_02 0x1809c508
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x4_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x4_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x3_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x2_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x1_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x1_BITEND 7

//Register::ME1_COMMON1_03 0x1809c50c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y4_ADDR 0x0000350c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y4_BITSTART 26
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y3_ADDR 0x0000350c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y3_BITEND 25

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y2_ADDR 0x0000350c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y2_BITSTART 14
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y1_ADDR 0x0000350c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y1_BITEND 13

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x5_ADDR 0x0000350c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x5_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_x5_BITEND 7

//Register::ME1_COMMON1_04 0x1809c510
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope2_ADDR 0x00003510
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope2_BITSTART 15
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope2_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope1_ADDR 0x00003510
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope1_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope1_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y5_ADDR 0x00003510
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y5_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_y5_BITEND 5

//Register::ME1_COMMON1_05 0x1809c514
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope4_ADDR 0x00003514
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope4_BITSTART 9
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope4_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope3_ADDR 0x00003514
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_alp_slope3_BITEND 8

//Register::ME1_COMMON1_06 0x1809c518
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x3_ADDR 0x00003518
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x3_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x2_ADDR 0x00003518
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x1_ADDR 0x00003518
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_x1_BITEND 9

//Register::ME1_COMMON1_07 0x1809c51c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y3_ADDR 0x0000351c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y3_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y2_ADDR 0x0000351c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y1_ADDR 0x0000351c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_y1_BITEND 9

//Register::ME1_COMMON1_08 0x1809c520
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_slope2_ADDR 0x00003520
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_slope2_BITSTART 13
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_slope2_BITEND 25

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_slope1_ADDR 0x00003520
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_cuv_slope1_BITEND 12

//Register::ME1_COMMON1_09 0x1809c524
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x4_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x4_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x3_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x2_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x1_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x1_BITEND 7

//Register::ME1_COMMON1_10 0x1809c528
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y2_ADDR 0x00003528
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y2_BITSTART 18
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y2_BITEND 27

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y1_ADDR 0x00003528
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y1_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x5_ADDR 0x00003528
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x5_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_x5_BITEND 7

//Register::ME1_COMMON1_11 0x1809c52c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y5_ADDR 0x0000352c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y5_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y5_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y4_ADDR 0x0000352c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y4_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y4_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y3_ADDR 0x0000352c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_y3_BITEND 9

//Register::ME1_COMMON1_12 0x1809c530
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope2_ADDR 0x00003530
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope1_ADDR 0x00003530
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope1_BITEND 15

//Register::ME1_COMMON1_13 0x1809c534
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope4_ADDR 0x00003534
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope4_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope3_ADDR 0x00003534
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_dgain_slope3_BITEND 15

//Register::ME1_COMMON1_14 0x1809c538
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x3_ADDR 0x00003538
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x3_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x2_ADDR 0x00003538
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x1_ADDR 0x00003538
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_x1_BITEND 9

//Register::ME1_COMMON1_15 0x1809c53c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_slope1_ADDR 0x0000353c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_slope1_BITSTART 18
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_slope1_BITEND 26

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y3_ADDR 0x0000353c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y3_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y3_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y2_ADDR 0x0000353c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y2_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y2_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y1_ADDR 0x0000353c
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_y1_BITEND 5

//Register::ME1_COMMON1_16 0x1809c540
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x2_ADDR 0x00003540
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x2_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x1_ADDR 0x00003540
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x1_BITEND 21

#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_slope2_ADDR 0x00003540
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_slope2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mvd_pgain_slope2_BITEND 8

//Register::ME1_COMMON1_17 0x1809c544
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y2_ADDR 0x00003544
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y1_ADDR 0x00003544
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y1_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x3_ADDR 0x00003544
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_x3_BITEND 9

//Register::ME1_COMMON1_18 0x1809c548
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_slope2_ADDR 0x00003548
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_slope2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_slope2_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_slope1_ADDR 0x00003548
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_slope1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_slope1_BITEND 18

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y3_ADDR 0x00003548
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_ucf_y3_BITEND 7

//Register::ME1_COMMON1_19 0x1809c54c
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x2_ADDR 0x0000354c
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x2_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x1_ADDR 0x0000354c
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x1_BITEND 11

//Register::ME1_COMMON1_20 0x1809c550
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y2_ADDR 0x00003550
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y1_ADDR 0x00003550
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y1_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x3_ADDR 0x00003550
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_x3_BITEND 11

//Register::ME1_COMMON1_21 0x1809c554
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_slope2_ADDR 0x00003554
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_slope2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_slope2_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_slope1_ADDR 0x00003554
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_slope1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_slope1_BITEND 18

#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y3_ADDR 0x00003554
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_gmvd_cnt_y3_BITEND 7

//Register::ME1_COMMON1_22 0x1809c558
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x4_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x4_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x3_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x2_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x1_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_x1_BITEND 7

//Register::ME1_COMMON1_23 0x1809c55c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y4_ADDR 0x0000355c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y4_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y4_BITEND 25

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y3_ADDR 0x0000355c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y3_BITSTART 14
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y3_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y2_ADDR 0x0000355c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y2_BITEND 13

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y1_ADDR 0x0000355c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_y1_BITEND 5

//Register::ME1_COMMON1_24 0x1809c560
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope3_ADDR 0x00003560
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope3_BITSTART 18
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope3_BITEND 26

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope2_ADDR 0x00003560
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope2_BITSTART 9
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope2_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope1_ADDR 0x00003560
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_rnd_slope1_BITEND 8

//Register::ME1_COMMON1_25 0x1809c564
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_y1_ADDR 0x00003564
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_y1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_y1_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_x2_ADDR 0x00003564
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_x2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_x2_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_x1_ADDR 0x00003564
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_x1_BITEND 11

//Register::KME_ME1_TOP1_68 0x1809c568
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_x1_ADDR 0x00003568
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_x1_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_x1_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_slope1_ADDR 0x00003568
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_slope1_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_slope1_BITEND 16

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_y2_ADDR 0x00003568
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_cnt_y2_BITEND 5

//Register::ME1_COMMON1_27 0x1809c56c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_y2_ADDR 0x0000356c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_y2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_y2_BITEND 21

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_y1_ADDR 0x0000356c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_y1_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_y1_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_x2_ADDR 0x0000356c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_x2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_x2_BITEND 9

//Register::ME1_COMMON1_28 0x1809c570
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x2_ADDR 0x00003570
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x2_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x1_ADDR 0x00003570
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x1_BITEND 21

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_slope1_ADDR 0x00003570
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_ucf_slope1_BITEND 10

//Register::ME1_COMMON1_29 0x1809c574
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y1_ADDR 0x00003574
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y1_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x4_ADDR 0x00003574
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x4_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x4_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x3_ADDR 0x00003574
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_x3_BITEND 9

//Register::ME1_COMMON1_30 0x1809c578
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y4_ADDR 0x00003578
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y4_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y4_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y3_ADDR 0x00003578
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y3_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y3_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y2_ADDR 0x00003578
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_y2_BITEND 9

//Register::ME1_COMMON1_31 0x1809c57c
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope2_ADDR 0x0000357c
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope2_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope1_ADDR 0x0000357c
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope1_BITEND 14

//Register::ME1_COMMON1_32 0x1809c580
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope3_ADDR 0x00003580
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_mm_psad_norm_slope3_BITEND 14

//Register::ME1_COMMON1_33 0x1809c584
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x2_ADDR 0x00003584
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x2_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x1_ADDR 0x00003584
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x1_BITEND 12

//Register::ME1_COMMON1_34 0x1809c588
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y1_ADDR 0x00003588
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y1_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x3_ADDR 0x00003588
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_x3_BITEND 12

//Register::ME1_COMMON1_35 0x1809c58c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y3_ADDR 0x0000358c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y3_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y2_ADDR 0x0000358c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_y2_BITEND 12

//Register::ME1_COMMON1_36 0x1809c590
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_slope2_ADDR 0x00003590
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_slope2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_slope1_ADDR 0x00003590
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_gmv_sad_slope1_BITEND 15

//Register::ME1_COMMON1_37 0x1809c594
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x2_ADDR 0x00003594
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x2_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x1_ADDR 0x00003594
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x1_BITEND 12

//Register::ME1_COMMON1_38 0x1809c598
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y1_ADDR 0x00003598
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y1_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x3_ADDR 0x00003598
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_x3_BITEND 12

//Register::ME1_COMMON1_39 0x1809c59c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y3_ADDR 0x0000359c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y3_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y2_ADDR 0x0000359c
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_y2_BITEND 12

//Register::ME1_COMMON1_40 0x1809c5a0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_slope2_ADDR 0x000035a0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_slope2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_slope1_ADDR 0x000035a0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_adptpnt_zmv_sad_slope1_BITEND 15

//Register::ME1_SCENE1_00 0x1809c5c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_vs_in_sel_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_vs_in_sel_BITSTART 15
#define FRC_TOP__KME_ME1_TOP1__me1_sc_vs_in_sel_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_sc_hold_mask_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_hold_mask_en_BITSTART 14
#define FRC_TOP__KME_ME1_TOP1__me1_sc_hold_mask_en_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_en_BITSTART 13
#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_en_BITEND 13

#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_en_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_en_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_en_BITSTART 11
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_en_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_en_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_en_BITEND 10

#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_en_BITSTART 9
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_en_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__me1_sc_mot_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mot_en_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mot_en_BITEND 8

#define FRC_TOP__KME_ME1_TOP1__me1_sc_spati_css_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_spati_css_en_BITSTART 7
#define FRC_TOP__KME_ME1_TOP1__me1_sc_spati_css_en_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__me1_sc_tempo_css_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_tempo_css_en_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__me1_sc_tempo_css_en_BITEND 6

#define FRC_TOP__KME_ME1_TOP1__me1_sc_zgmv_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_zgmv_en_BITSTART 5
#define FRC_TOP__KME_ME1_TOP1__me1_sc_zgmv_en_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__me1_sc_film_switch_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_film_switch_en_BITSTART 4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_film_switch_en_BITEND 4

#define FRC_TOP__KME_ME1_TOP1__me1_sc_dtl_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dtl_en_BITSTART 3
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dtl_en_BITEND 3

#define FRC_TOP__KME_ME1_TOP1__me1_sc_saddiff_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_saddiff_en_BITSTART 2
#define FRC_TOP__KME_ME1_TOP1__me1_sc_saddiff_en_BITEND 2

#define FRC_TOP__KME_ME1_TOP1__me1_sc_sad_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_sad_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP1__me1_sc_sad_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP1__me1_sc_sw_ctrl_en_ADDR 0x000035c0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_sw_ctrl_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_sw_ctrl_en_BITEND 0

//Register::ME1_SCENE1_01 0x1809c5c4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_pre_cnt_ADDR 0x000035c4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_pre_cnt_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_pre_cnt_BITEND 24

#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_pre_cnt_ADDR 0x000035c4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_pre_cnt_BITSTART 15
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_pre_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_pre_cnt_ADDR 0x000035c4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_pre_cnt_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_pre_cnt_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_pre_cnt_ADDR 0x000035c4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_pre_cnt_BITSTART 5
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_pre_cnt_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_pre_cnt_ADDR 0x000035c4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_pre_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_pre_cnt_BITEND 4

//Register::ME1_SCENE1_02 0x1809c5c8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_hold_cnt_ADDR 0x000035c8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_hold_cnt_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dh_hold_cnt_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_hold_cnt_ADDR 0x000035c8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_hold_cnt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mc_hold_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_hold_cnt_ADDR 0x000035c8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_hold_cnt_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me2_hold_cnt_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_hold_cnt_ADDR 0x000035c8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_hold_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_me1_hold_cnt_BITEND 7

//Register::ME1_SCENE1_03 0x1809c5cc
#define FRC_TOP__KME_ME1_TOP1__me1_sc_static_keep_th_ADDR 0x000035cc
#define FRC_TOP__KME_ME1_TOP1__me1_sc_static_keep_th_BITSTART 26
#define FRC_TOP__KME_ME1_TOP1__me1_sc_static_keep_th_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_sc_status_frm_ADDR 0x000035cc
#define FRC_TOP__KME_ME1_TOP1__me1_sc_status_frm_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__me1_sc_status_frm_BITEND 25

#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_cnt_ADDR 0x000035cc
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_cnt_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_cnt_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_hold_cnt_ADDR 0x000035cc
#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_hold_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_logo_hold_cnt_BITEND 7

//Register::ME1_SCENE1_04 0x1809c5d0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_static_dtl_th_ADDR 0x000035d0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_static_dtl_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_static_dtl_th_BITEND 30

//Register::ME1_SCENE1_05 0x1809c5d4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dtl_th_ADDR 0x000035d4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dtl_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_dtl_th_BITEND 30

//Register::ME1_SCENE1_06 0x1809c5d8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_sad_th_ADDR 0x000035d8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_sad_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_sad_th_BITEND 30

//Register::ME1_SCENE1_07 0x1809c5dc
#define FRC_TOP__KME_ME1_TOP1__me1_sc_saddiff_th_ADDR 0x000035dc
#define FRC_TOP__KME_ME1_TOP1__me1_sc_saddiff_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_saddiff_th_BITEND 30

//Register::ME1_SCENE1_08 0x1809c5e0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_tempo_css_th_ADDR 0x000035e0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_tempo_css_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_tempo_css_th_BITEND 30

//Register::ME1_SCENE1_09 0x1809c5e4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_spati_css_th_ADDR 0x000035e4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_spati_css_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_spati_css_th_BITEND 30

//Register::ME1_SCENE1_10 0x1809c5e8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mot_th_ADDR 0x000035e8
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mot_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mot_th_BITEND 30

//Register::ME1_SCENE1_11 0x1809c5ec
#define FRC_TOP__KME_ME1_TOP1__me1_sc_zgmv_cnt_th_ADDR 0x000035ec
#define FRC_TOP__KME_ME1_TOP1__me1_sc_zgmv_cnt_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_zgmv_cnt_th_BITEND 7

//Register::ME1_SCENE1_12 0x1809c5f0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_dir_ADDR 0x000035f0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_dir_BITSTART 21
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_dir_BITEND 22

#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_bvy_ADDR 0x000035f0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_bvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_bvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_bvx_ADDR 0x000035f0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_bvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_post_bvx_BITEND 10

//Register::KME_ME1_TOP1_F4 0x1809c5f4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_cond_ADDR 0x000035f4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_cond_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_cond_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_mode_ADDR 0x000035f4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_en_ADDR 0x000035f4
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__me1_sc_mon_en_BITEND 0

//Register::ME1_SCENE1_14 0x1809c5f8
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_mon_data_ADDR 0x000035f8
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_mon_data_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_mon_data_BITEND 31

//Register::ME1_WLC1_00 0x1809c5fc
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_updt_ADDR 0x000035fc
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_updt_BITSTART 5
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_updt_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_logo_ADDR 0x000035fc
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_logo_BITSTART 4
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_logo_BITEND 4

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_dh_ADDR 0x000035fc
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_dh_BITSTART 3
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_dh_BITEND 3

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_mc_ADDR 0x000035fc
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_mc_BITSTART 2
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_mc_BITEND 2

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me2_ADDR 0x000035fc
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me2_BITSTART 1
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me2_BITEND 1

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me1_ADDR 0x000035fc
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me1_BITEND 0

/*KME_ME1_TOP10*/
//Register::KME_ME1_TOP10_VST_CTRL_0 0x1809b800
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_done_ADDR 0x00002800
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_done_BITSTART 31
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_done_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_MaxMinDiff_ADDR 0x00002800
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_MaxMinDiff_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_MaxMinDiff_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_CoreAPL_ADDR 0x00002800
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_CoreAPL_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_CoreAPL_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_MaxValue_ADDR 0x00002800
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_MaxValue_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_MaxValue_BITEND 7

//Register::KME_ME1_TOP10_VST_CTRL_1 0x1809b804
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_APL2MaxValue_Ratio_ADDR 0x00002804
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_APL2MaxValue_Ratio_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_APL2MaxValue_Ratio_BITEND 29

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_APL2MaxMinDiff_Ratio_ADDR 0x00002804
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_APL2MaxMinDiff_Ratio_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_APL2MaxMinDiff_Ratio_BITEND 21

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X4_ADDR 0x00002804
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X4_BITEND 7

//Register::KME_ME1_TOP10_VST_CTRL_2 0x1809b808
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X3_ADDR 0x00002808
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X3_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X2_ADDR 0x00002808
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X1_ADDR 0x00002808
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X0_ADDR 0x00002808
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_Boundary_X0_BITEND 7

//Register::KME_ME1_TOP10_VST_STAT_0 0x1809b80c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b1_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b0_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b2_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b1_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b0_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_z_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b2_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b1_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b0_ADDR 0x0000280c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_n_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_1 0x1809b810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b0_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b2_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b1_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b0_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n7_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b2_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b1_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b0_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b2_ADDR 0x00002810
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_x_p_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_2 0x1809b814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b2_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b1_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b0_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b2_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b1_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b0_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n5_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b2_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b1_ADDR 0x00002814
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n6_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_3 0x1809b818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b1_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b0_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b2_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b1_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b0_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n2_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b2_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b1_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b0_ADDR 0x00002818
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n3_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_4 0x1809b81c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b0_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b2_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b1_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b0_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p1_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b2_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b1_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b0_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_z_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b2_ADDR 0x0000281c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_n1_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_5 0x1809b820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b2_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b1_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b0_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b2_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b1_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b0_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p3_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b2_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b1_ADDR 0x00002820
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p2_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_6 0x1809b824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b1_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b0_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b2_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b1_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b0_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p6_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b2_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b1_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b0_ADDR 0x00002824
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p5_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_7 0x1809b828
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b2_ADDR 0x00002828
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b1_ADDR 0x00002828
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b0_ADDR 0x00002828
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b2_ADDR 0x00002828
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec0_y_p7_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_8 0x1809b82c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b1_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b0_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b2_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b1_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b0_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_z_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b2_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b1_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b0_ADDR 0x0000282c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_n_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_9 0x1809b830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b0_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b2_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b1_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b0_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n7_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b2_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b1_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b0_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b2_ADDR 0x00002830
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_x_p_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_10 0x1809b834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b2_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b1_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b0_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b2_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b1_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b0_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n5_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b2_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b1_ADDR 0x00002834
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n6_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_11 0x1809b838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b1_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b0_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b2_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b1_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b0_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n2_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b2_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b1_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b0_ADDR 0x00002838
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n3_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_12 0x1809b83c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b0_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b2_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b1_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b0_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p1_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b2_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b1_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b0_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_z_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b2_ADDR 0x0000283c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_n1_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_13 0x1809b840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b2_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b1_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b0_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b2_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b1_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b0_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p3_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b2_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b1_ADDR 0x00002840
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p2_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_14 0x1809b844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b1_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b0_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b2_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b1_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b0_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p6_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b2_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b1_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b0_ADDR 0x00002844
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p5_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_15 0x1809b848
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b2_ADDR 0x00002848
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b1_ADDR 0x00002848
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b0_ADDR 0x00002848
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b2_ADDR 0x00002848
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec1_y_p7_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_16 0x1809b84c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b1_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b0_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b2_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b1_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b0_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_z_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b2_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b1_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b0_ADDR 0x0000284c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_n_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_17 0x1809b850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b0_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b2_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b1_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b0_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n7_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b2_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b1_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b0_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b2_ADDR 0x00002850
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_x_p_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_18 0x1809b854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b2_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b1_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b0_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b2_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b1_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b0_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n5_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b2_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b1_ADDR 0x00002854
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n6_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_19 0x1809b858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b1_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b0_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b2_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b1_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b0_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n2_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b2_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b1_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b0_ADDR 0x00002858
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n3_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_20 0x1809b85c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b0_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b2_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b1_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b0_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p1_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b2_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b1_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b0_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_z_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b2_ADDR 0x0000285c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_n1_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_21 0x1809b860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b2_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b1_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b0_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b2_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b1_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b0_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p3_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b2_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b1_ADDR 0x00002860
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p2_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_22 0x1809b864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b1_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b0_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b2_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b1_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b0_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p6_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b2_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b1_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b0_ADDR 0x00002864
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p5_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_23 0x1809b868
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b2_ADDR 0x00002868
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b1_ADDR 0x00002868
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b0_ADDR 0x00002868
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b2_ADDR 0x00002868
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec2_y_p7_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_24 0x1809b86c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b1_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b0_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b2_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b1_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b0_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_z_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b2_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b1_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b0_ADDR 0x0000286c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_n_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_25 0x1809b870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b0_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b2_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b1_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b0_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n7_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b2_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b1_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b0_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b2_ADDR 0x00002870
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_x_p_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_26 0x1809b874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b2_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b1_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b0_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b2_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b1_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b0_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n5_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b2_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b1_ADDR 0x00002874
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n6_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_27 0x1809b878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b1_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b0_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b2_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b1_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b0_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n2_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b2_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b1_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b0_ADDR 0x00002878
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n3_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_28 0x1809b87c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b0_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b0_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b0_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b2_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b2_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b1_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b1_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b0_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p1_b0_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b2_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b1_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b0_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_z_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b2_ADDR 0x0000287c
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_n1_b2_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_29 0x1809b880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b2_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b2_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b2_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b1_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b1_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b0_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b0_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p4_b0_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b2_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b2_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b1_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b1_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b0_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b0_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p3_b0_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b2_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b2_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b2_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b1_ADDR 0x00002880
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p2_b1_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_30 0x1809b884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b1_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b1_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b1_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b0_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b0_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b0_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b2_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b2_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b1_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b1_BITEND 19

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b0_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b0_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p6_b0_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b2_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b2_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b1_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b1_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b1_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b0_ADDR 0x00002884
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p5_b0_BITEND 3

//Register::KME_ME1_TOP10_VST_STAT_31 0x1809b888
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b2_ADDR 0x00002888
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b2_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b1_ADDR 0x00002888
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b1_BITEND 11

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b0_ADDR 0x00002888
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b0_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p8_b0_BITEND 7

#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b2_ADDR 0x00002888
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__reg_me1_VST_Stat_sec3_y_p7_b2_BITEND 3

//Register::KME_ME1_REJUDGE 0x1809b890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_apply_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_apply_BITSTART 31
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_apply_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_en_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_en_BITSTART 30
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_en_BITEND 30

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_en_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_en_BITSTART 29
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_en_BITEND 29

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_en_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_en_BITSTART 28
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_en_BITEND 28

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_mvdiff_en_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_mvdiff_en_BITSTART 27
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_mvdiff_en_BITEND 27

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_en_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_en_BITSTART 26
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_en_BITEND 26

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_diff_th_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_diff_th_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_diff_th_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_ppi_th_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_ppi_th_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_ppi_th_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_bv_th_ADDR 0x00002890
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_bv_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_sad_bv_th_BITEND 7

//Register::KME_ME1_REJUDGE_2 0x1809b894
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_diff_th_ADDR 0x00002894
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_diff_th_BITSTART 24
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_diff_th_BITEND 31

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_ppi_th_ADDR 0x00002894
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_ppi_th_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_ppi_th_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_bv_th_ADDR 0x00002894
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_bv_th_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_puresad_bv_th_BITEND 15

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_y_ADDR 0x00002894
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_y_BITSTART 4
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_y_BITEND 6

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_x_ADDR 0x00002894
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_x_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_range_x_BITEND 3

//Register::KME_ME1_REJUDGE_3 0x1809b898
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_mvdiff_th_ADDR 0x00002898
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_mvdiff_th_BITSTART 16
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_mvdiff_th_BITEND 23

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_sad_th_ADDR 0x00002898
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_sad_th_BITSTART 8
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_sad_th_BITEND 13

#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_mvdiff_th_ADDR 0x00002898
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_mvdiff_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP10__me1_rejudge_force_cond_mvdiff_th_BITEND 5

/*KME_ME1_TOP2*/
//Register::KME_ME1_TOP2_00 0x1809b300
#define FRC_TOP__KME_ME1_TOP2__me2_gmvd_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__me2_gmvd_sel_BITSTART 3
#define FRC_TOP__KME_ME1_TOP2__me2_gmvd_sel_BITEND 3

#define FRC_TOP__KME_ME1_TOP2__me2_gmv_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__me2_gmv_sel_BITSTART 2
#define FRC_TOP__KME_ME1_TOP2__me2_gmv_sel_BITEND 2

#define FRC_TOP__KME_ME1_TOP2__me1_gmvd_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__me1_gmvd_sel_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_gmvd_sel_BITEND 1

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_sel_BITEND 0

//Register::KME_ME1_TOP2_04 0x1809b304
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_vact_ADDR 0x00002304
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_vact_BITSTART 9
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_vact_BITEND 17

#define FRC_TOP__KME_ME1_TOP2__me1_rmv_hact_ADDR 0x00002304
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_hact_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_hact_BITEND 8

//Register::KME_ME1_TOP2_08 0x1809b308
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_sad_thd_ADDR 0x00002308
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_sad_thd_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_sad_thd_BITEND 28

#define FRC_TOP__KME_ME1_TOP2__me1_rmv_init_sel_ADDR 0x00002308
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_init_sel_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_init_sel_BITEND 1

#define FRC_TOP__KME_ME1_TOP2__me1_rmv_init_mode_ADDR 0x00002308
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_init_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_init_mode_BITEND 0

//Register::KME_ME1_TOP2_0C 0x1809b30c
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_mvd_merge_thd_ADDR 0x0000230c
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_mvd_merge_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_mvd_merge_thd_BITEND 19

#define FRC_TOP__KME_ME1_TOP2__me1_rmv_mvd_cor_thd_ADDR 0x0000230c
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_mvd_cor_thd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_mvd_cor_thd_BITEND 7

//Register::KME_ME1_TOP2_10 0x1809b310
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_x2_ADDR 0x00002310
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_x2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_x1_ADDR 0x00002310
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_x1_BITEND 11

//Register::KME_ME1_TOP2_14 0x1809b314
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_y2_ADDR 0x00002314
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_y2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_y2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_y1_ADDR 0x00002314
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_y1_BITEND 11

//Register::KME_ME1_TOP2_18 0x1809b318
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_cnt_alpha_ADDR 0x00002318
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_cnt_alpha_BITSTART 10
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_cnt_alpha_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_slp_ADDR 0x00002318
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_slp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_rmv_unconf_slp_BITEND 9

//Register::KME_ME1_TOP2_1C 0x1809b31c
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mode_ADDR 0x0000231c
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mode_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mode_BITEND 2

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_init_mode_ADDR 0x0000231c
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_init_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_init_mode_BITEND 0

//Register::KME_ME1_TOP2_20 0x1809b320
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mvd_merge_thd_ADDR 0x00002320
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mvd_merge_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mvd_merge_thd_BITEND 19

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mvd_cor_thd_ADDR 0x00002320
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mvd_cor_thd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_mvd_cor_thd_BITEND 7

//Register::KME_ME1_TOP2_24 0x1809b324
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_x2_ADDR 0x00002324
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_x2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_x1_ADDR 0x00002324
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_x1_BITEND 11

//Register::KME_ME1_TOP2_28 0x1809b328
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_y2_ADDR 0x00002328
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_y2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_y2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_y1_ADDR 0x00002328
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_y1_BITEND 11

//Register::KME_ME1_TOP2_2C 0x1809b32c
#define FRC_TOP__KME_ME1_TOP2__psad_bld_alpha_sel_ADDR 0x0000232c
#define FRC_TOP__KME_ME1_TOP2__psad_bld_alpha_sel_BITSTART 21
#define FRC_TOP__KME_ME1_TOP2__psad_bld_alpha_sel_BITEND 21

#define FRC_TOP__KME_ME1_TOP2__psad_bld_alpha_in_ADDR 0x0000232c
#define FRC_TOP__KME_ME1_TOP2__psad_bld_alpha_in_BITSTART 15
#define FRC_TOP__KME_ME1_TOP2__psad_bld_alpha_in_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_cnt_alpha_ADDR 0x0000232c
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_cnt_alpha_BITSTART 10
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_cnt_alpha_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_slp_ADDR 0x0000232c
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_slp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_unconf_slp_BITEND 9

//Register::KME_ME1_TOP2_30 0x1809b330
#define FRC_TOP__KME_ME1_TOP2__vec_eval_loop_bvpk_sad_th_ADDR 0x00002330
#define FRC_TOP__KME_ME1_TOP2__vec_eval_loop_bvpk_sad_th_BITSTART 15
#define FRC_TOP__KME_ME1_TOP2__vec_eval_loop_bvpk_sad_th_BITEND 24

#define FRC_TOP__KME_ME1_TOP2__vec_eval_bv_mvdiff_thd_ADDR 0x00002330
#define FRC_TOP__KME_ME1_TOP2__vec_eval_bv_mvdiff_thd_BITSTART 5
#define FRC_TOP__KME_ME1_TOP2__vec_eval_bv_mvdiff_thd_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__vec_eval_bv_mvdiff_force_en_ADDR 0x00002330
#define FRC_TOP__KME_ME1_TOP2__vec_eval_bv_mvdiff_force_en_BITSTART 4
#define FRC_TOP__KME_ME1_TOP2__vec_eval_bv_mvdiff_force_en_BITEND 4

#define FRC_TOP__KME_ME1_TOP2__me1_ac_psad_bld_mode_ADDR 0x00002330
#define FRC_TOP__KME_ME1_TOP2__me1_ac_psad_bld_mode_BITSTART 2
#define FRC_TOP__KME_ME1_TOP2__me1_ac_psad_bld_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP2__me1_dc_psad_bld_mode_ADDR 0x00002330
#define FRC_TOP__KME_ME1_TOP2__me1_dc_psad_bld_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_dc_psad_bld_mode_BITEND 1

//Register::KME_ME1_TOP2_34 0x1809b334
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_th_ADDR 0x00002334
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_th_BITSTART 15
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_th_BITEND 24

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_sad_diff_off_ADDR 0x00002334
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_sad_diff_off_BITSTART 14
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_sad_diff_off_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_sad_diff_th_ADDR 0x00002334
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_sad_diff_th_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_sad_diff_th_BITEND 13

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_en_ADDR 0x00002334
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_en_BITEND 0

//Register::KME_ME1_TOP2_38 0x1809b338
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_bv_ac_sad_th_ADDR 0x00002338
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_bv_ac_sad_th_BITSTART 13
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_bv_ac_sad_th_BITEND 25

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_small_mv_off_ADDR 0x00002338
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_small_mv_off_BITSTART 12
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_small_mv_off_BITEND 12

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_s_off_ADDR 0x00002338
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_s_off_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_s_off_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_s_th_ADDR 0x00002338
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_s_th_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_s_th_BITEND 10

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_off_ADDR 0x00002338
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_off_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_mvdiff_off_BITEND 0

//Register::KME_ME1_TOP2_3C 0x1809b33c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_dtl_off_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_dtl_off_BITSTART 31
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_dtl_off_BITEND 31

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_dtl_th_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_dtl_th_BITSTART 23
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_dtl_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_apl_off_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_apl_off_BITSTART 22
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_apl_off_BITEND 22

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_apl_th_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_apl_th_BITSTART 14
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_apl_th_BITEND 21

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_bv1_follow_en_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_bv1_follow_en_BITSTART 13
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_bv1_follow_en_BITEND 13

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_bv1_ref_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_bv1_ref_BITSTART 12
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_pk_bv1_ref_BITEND 12

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_mvdiff_s_range_off_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_mvdiff_s_range_off_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_mvdiff_s_range_off_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_mvdiff_s_range_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_mvdiff_s_range_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_mvdiff_s_range_BITEND 10

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_bv_ac_sad_off_ADDR 0x0000233c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_bv_ac_sad_off_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_bv_ac_sad_off_BITEND 0

//Register::KME_ME1_TOP2_40 0x1809b340
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_vy_ADDR 0x00002340
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_vy_BITSTART 18
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_vy_BITEND 26

#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_vx_ADDR 0x00002340
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_vx_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_vx_BITEND 17

#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_gmv_gain_ADDR 0x00002340
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_gmv_gain_BITSTART 3
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_gmv_gain_BITEND 7

#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_sel_ADDR 0x00002340
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_sel_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_sel_BITEND 2

#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_en_ADDR 0x00002340
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_en_BITEND 0

//Register::KME_ME1_TOP2_44 0x1809b344
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_x2_ADDR 0x00002344
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_x2_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_x2_BITEND 21

#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_x1_ADDR 0x00002344
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_x1_BITEND 10

//Register::KME_ME1_TOP2_48 0x1809b348
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_s_ADDR 0x00002348
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_s_BITSTART 10
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_s_BITEND 18

#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_y2_ADDR 0x00002348
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_y2_BITSTART 5
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_y2_BITEND 9

#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_y1_ADDR 0x00002348
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_loop_acbv_limit_mv_y1_BITEND 4

//Register::KME_ME1_TOP2_4C 0x1809b34c
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_mvdiff_th_ADDR 0x0000234c
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_mvdiff_th_BITSTART 15
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_mvdiff_th_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_sad_th_ADDR 0x0000234c
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_sad_th_BITSTART 2
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_sad_th_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_en_ADDR 0x0000234c
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP2__me1_multimin_sel_ADDR 0x0000234c
#define FRC_TOP__KME_ME1_TOP2__me1_multimin_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_multimin_sel_BITEND 0

//Register::KME_ME1_TOP2_50 0x1809b350
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_en_ADDR 0x00002350
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_en_BITSTART 27
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_en_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_force_bv1_ADDR 0x00002350
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_force_bv1_BITSTART 26
#define FRC_TOP__KME_ME1_TOP2__me1_multimin1_force_bv1_BITEND 26

#define FRC_TOP__KME_ME1_TOP2__me1_mv1_gmv_diff_th_ADDR 0x00002350
#define FRC_TOP__KME_ME1_TOP2__me1_mv1_gmv_diff_th_BITSTART 13
#define FRC_TOP__KME_ME1_TOP2__me1_mv1_gmv_diff_th_BITEND 25

#define FRC_TOP__KME_ME1_TOP2__me1_mv0_gmv_diff_th_ADDR 0x00002350
#define FRC_TOP__KME_ME1_TOP2__me1_mv0_gmv_diff_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_mv0_gmv_diff_th_BITEND 12

//Register::KME_ME1_TOP2_54 0x1809b354
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mvdiff_th_ADDR 0x00002354
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mvdiff_th_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mvdiff_th_BITEND 28

#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_apl_gain_ADDR 0x00002354
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_apl_gain_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_apl_gain_BITEND 15

#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_sad_gain_ADDR 0x00002354
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_sad_gain_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_sad_gain_BITEND 7

//Register::KME_ME1_TOP2_58 0x1809b358
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_force_bv1_ADDR 0x00002358
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_force_bv1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_force_bv1_BITEND 16

#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_nonzero_off_ADDR 0x00002358
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_nonzero_off_BITSTART 15
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_nonzero_off_BITEND 15

#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mv_small_off_ADDR 0x00002358
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mv_small_off_BITSTART 14
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mv_small_off_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_sad_th_ADDR 0x00002358
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_sad_th_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_sad_th_BITEND 13

#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mvdiff_off_ADDR 0x00002358
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mvdiff_off_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_multimin2_mvdiff_off_BITEND 0

//Register::KME_ME1_TOP2_5C 0x1809b35c
#define FRC_TOP__KME_ME1_TOP2__me1_dbg_force_bv1_ADDR 0x0000235c
#define FRC_TOP__KME_ME1_TOP2__me1_dbg_force_bv1_BITSTART 3
#define FRC_TOP__KME_ME1_TOP2__me1_dbg_force_bv1_BITEND 23

#define FRC_TOP__KME_ME1_TOP2__me1_multimin_dbg_out_en_ADDR 0x0000235c
#define FRC_TOP__KME_ME1_TOP2__me1_multimin_dbg_out_en_BITSTART 2
#define FRC_TOP__KME_ME1_TOP2__me1_multimin_dbg_out_en_BITEND 2

#define FRC_TOP__KME_ME1_TOP2__me1_ac_limit_dbg_out_en_ADDR 0x0000235c
#define FRC_TOP__KME_ME1_TOP2__me1_ac_limit_dbg_out_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_ac_limit_dbg_out_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP2__me1_acdc_dbg_out_en_ADDR 0x0000235c
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_dbg_out_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_acdc_dbg_out_en_BITEND 0

//Register::KME_ME1_TOP2_60 0x1809b360
#define FRC_TOP__KME_ME1_TOP2__me1_dbg_force_bv2_ADDR 0x00002360
#define FRC_TOP__KME_ME1_TOP2__me1_dbg_force_bv2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_dbg_force_bv2_BITEND 20

//Register::KME_ME1_TOP2_64 0x1809b364
#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_loop_bvpk_sad_th_ADDR 0x00002364
#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_loop_bvpk_sad_th_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_loop_bvpk_sad_th_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_bv_mvdiff_thd_ADDR 0x00002364
#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_bv_mvdiff_thd_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_bv_mvdiff_thd_BITEND 10

#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_bv_mvdiff_force_en_ADDR 0x00002364
#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_bv_mvdiff_force_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__vec_eval_ac_bv_mvdiff_force_en_BITEND 0

//Register::KME_ME1_TOP2_80 0x1809b380
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_mvy_ADDR 0x00002380
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_mvy_BITSTART 19
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_mvy_BITEND 28

#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_mvx_ADDR 0x00002380
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_mvx_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_mvx_BITEND 18

#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_en_ADDR 0x00002380
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_en_BITEND 0

//Register::KME_ME1_TOP2_84 0x1809b384
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_unconf_ADDR 0x00002384
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_unconf_BITSTART 20
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_unconf_BITEND 31

#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_cnt_ADDR 0x00002384
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_sw_gmv_cnt_BITEND 16

//Register::KME_ME1_TOP2_88 0x1809b388
#define FRC_TOP__KME_ME1_TOP2__me1_sw_rmv_en_ADDR 0x00002388
#define FRC_TOP__KME_ME1_TOP2__me1_sw_rmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_sw_rmv_en_BITEND 31

//Register::KME_ME1_TOP2_8C 0x1809b38c
#define FRC_TOP__KME_ME1_TOP2__me1_prd_sad_diff_th_ADDR 0x0000238c
#define FRC_TOP__KME_ME1_TOP2__me1_prd_sad_diff_th_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__me1_prd_sad_diff_th_BITEND 23

#define FRC_TOP__KME_ME1_TOP2__me1_prd_mvdiff_th_ADDR 0x0000238c
#define FRC_TOP__KME_ME1_TOP2__me1_prd_mvdiff_th_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_prd_mvdiff_th_BITEND 10

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_prd_en_ADDR 0x0000238c
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_prd_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_prd_en_BITEND 0

//Register::KME_ME1_TOP2_90 0x1809b390
#define FRC_TOP__KME_ME1_TOP2__me1_prd_dtl_thr_high_ADDR 0x00002390
#define FRC_TOP__KME_ME1_TOP2__me1_prd_dtl_thr_high_BITSTART 24
#define FRC_TOP__KME_ME1_TOP2__me1_prd_dtl_thr_high_BITEND 31

#define FRC_TOP__KME_ME1_TOP2__me1_prd_dtl_thr_low_ADDR 0x00002390
#define FRC_TOP__KME_ME1_TOP2__me1_prd_dtl_thr_low_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_prd_dtl_thr_low_BITEND 23

#define FRC_TOP__KME_ME1_TOP2__me1_prd_apl_thr_high_ADDR 0x00002390
#define FRC_TOP__KME_ME1_TOP2__me1_prd_apl_thr_high_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_prd_apl_thr_high_BITEND 15

#define FRC_TOP__KME_ME1_TOP2__me1_prd_apl_thr_low_ADDR 0x00002390
#define FRC_TOP__KME_ME1_TOP2__me1_prd_apl_thr_low_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_prd_apl_thr_low_BITEND 7

//Register::KME_ME1_TOP2_B0 0x1809b3b0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvy_ADDR 0x000023b0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvx_ADDR 0x000023b0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP2_B4 0x1809b3b4
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvy_ADDR 0x000023b4
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvx_ADDR 0x000023b4
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP2_BC 0x1809b3bc
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_unconf_ADDR 0x000023bc
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_unconf_ADDR 0x000023bc
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP2_C0 0x1809b3c0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_cnt_ADDR 0x000023c0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_cnt_BITEND 16

//Register::KME_ME1_TOP2_C4 0x1809b3c4
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_cnt_ADDR 0x000023c4
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_cnt_BITEND 16

//Register::KME_ME1_TOP2_SHM_0 0x1809b3c8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_dtl_h_ADDR 0x000023c8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_dtl_h_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_shm_dtl_h_BITEND 23

#define FRC_TOP__KME_ME1_TOP2__me1_shm_dtl_l_ADDR 0x000023c8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_dtl_l_BITSTART 9
#define FRC_TOP__KME_ME1_TOP2__me1_shm_dtl_l_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__me1_shm_force_en_ADDR 0x000023c8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_force_en_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_force_en_BITEND 8

#define FRC_TOP__KME_ME1_TOP2__me1_shm_ac_alpha_ADDR 0x000023c8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_ac_alpha_BITSTART 2
#define FRC_TOP__KME_ME1_TOP2__me1_shm_ac_alpha_BITEND 7

#define FRC_TOP__KME_ME1_TOP2__me1_shm_det_en_ADDR 0x000023c8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_det_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_shm_det_en_BITEND 0

//Register::KME_ME1_TOP2_SHM_1 0x1809b3cc
#define FRC_TOP__KME_ME1_TOP2__me1_shm_max_sad_th_ADDR 0x000023cc
#define FRC_TOP__KME_ME1_TOP2__me1_shm_max_sad_th_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_shm_max_sad_th_BITEND 19

#define FRC_TOP__KME_ME1_TOP2__me1_shm_min_sad_th_ADDR 0x000023cc
#define FRC_TOP__KME_ME1_TOP2__me1_shm_min_sad_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_shm_min_sad_th_BITEND 7

//Register::KME_ME1_TOP2_POST_MV_SEL 0x1809b3d0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_near_gain_ADDR 0x000023d0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_near_gain_BITSTART 29
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_near_gain_BITEND 31

#define FRC_TOP__KME_ME1_TOP2__me1_gmv_near_th_max_ADDR 0x000023d0
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_near_th_max_BITSTART 24
#define FRC_TOP__KME_ME1_TOP2__me1_gmv_near_th_max_BITEND 28

#define FRC_TOP__KME_ME1_TOP2__me1_post_near_sad_th0_ADDR 0x000023d0
#define FRC_TOP__KME_ME1_TOP2__me1_post_near_sad_th0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_post_near_sad_th0_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__me1_post_near_sad_th1_ADDR 0x000023d0
#define FRC_TOP__KME_ME1_TOP2__me1_post_near_sad_th1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_post_near_sad_th1_BITEND 12

#define FRC_TOP__KME_ME1_TOP2__me1_occpred_range_ADDR 0x000023d0
#define FRC_TOP__KME_ME1_TOP2__me1_occpred_range_BITSTART 4
#define FRC_TOP__KME_ME1_TOP2__me1_occpred_range_BITEND 7

#define FRC_TOP__KME_ME1_TOP2__me1_occpred_en_ADDR 0x000023d0
#define FRC_TOP__KME_ME1_TOP2__me1_occpred_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_occpred_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP2__me1_post_near_gmv_en_ADDR 0x000023d0
#define FRC_TOP__KME_ME1_TOP2__me1_post_near_gmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_post_near_gmv_en_BITEND 0

//Register::KME_ME1_TOP2_APL_JUDGE 0x1809b3d4
#define FRC_TOP__KME_ME1_TOP2__me1_post_apl_edge_th_ADDR 0x000023d4
#define FRC_TOP__KME_ME1_TOP2__me1_post_apl_edge_th_BITSTART 14
#define FRC_TOP__KME_ME1_TOP2__me1_post_apl_edge_th_BITEND 19

#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_range_ADDR 0x000023d4
#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_range_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_range_BITEND 13

#define FRC_TOP__KME_ME1_TOP2__me1_apl_range_l_shift_ADDR 0x000023d4
#define FRC_TOP__KME_ME1_TOP2__me1_apl_range_l_shift_BITSTART 4
#define FRC_TOP__KME_ME1_TOP2__me1_apl_range_l_shift_BITEND 7

#define FRC_TOP__KME_ME1_TOP2__me1_apl_range_h_shift_ADDR 0x000023d4
#define FRC_TOP__KME_ME1_TOP2__me1_apl_range_h_shift_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_apl_range_h_shift_BITEND 3

//Register::KME_ME1_TOP2_APL_JUDGE_1 0x1809b3d8
#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_h_ADDR 0x000023d8
#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_h_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_h_BITEND 25

#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_l_ADDR 0x000023d8
#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_l_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_pfv_apl_l_BITEND 9

//Register::KME_ME1_TOP2_HIGH_DET 0x1809b3dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_replace_mv_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_replace_mv_BITSTART 21
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_replace_mv_BITEND 24

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_replace_type_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_replace_type_BITSTART 20
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_replace_type_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_limit_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_limit_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_limit_BITEND 19

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_th_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_th_BITSTART 13
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_th_BITEND 15

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_en_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_en_BITSTART 12
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_bv_en_BITEND 12

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_cddpnt_half_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_cddpnt_half_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_cddpnt_half_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_th_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_th_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_th_BITEND 10

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_en_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_en_BITSTART 7
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_zmv_en_BITEND 7

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_mask_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_mask_BITSTART 4
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_mask_BITEND 6

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_th_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_th_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_th_BITEND 3

#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_en_ADDR 0x000023dc
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_high_det_updt_en_BITEND 0

//Register::KME_ME1_TOP2_GMVCOST_3 0x1809b3e0
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_en_ADDR 0x000023e0
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_en_BITEND 31

//Register::KME_ME1_TOP2_GMVCOST_4 0x1809b3e4
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_max_ADDR 0x000023e4
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_max_BITSTART 24
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_max_BITEND 30

#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_min_ADDR 0x000023e4
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_min_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_min_BITEND 22

#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt1_th_ADDR 0x000023e4
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt1_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt1_th_BITEND 9

//Register::KME_ME1_TOP2_GMVCOST_5 0x1809b3e8
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_value_ADDR 0x000023e8
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_value_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_value_BITEND 25

#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_mvdiff_th_ADDR 0x000023e8
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_mvdiff_th_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt2_mvdiff_th_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt1_mvdiff_th_ADDR 0x000023e8
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt1_mvdiff_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__me1_smobj_penalty_gmvcnt1_mvdiff_th_BITEND 6

/*KME_ME1_TOP3*/
//Register::KME_ME1_TOP3_00 0x1809b400
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_mvy_ADDR 0x00002400
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_mvx_ADDR 0x00002400
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_mvx_BITEND 10

//Register::KME_ME1_TOP3_04 0x1809b404
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_mvy_ADDR 0x00002404
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_mvx_ADDR 0x00002404
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_mvx_BITEND 10

//Register::KME_ME1_TOP3_08 0x1809b408
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_mvy_ADDR 0x00002408
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_mvx_ADDR 0x00002408
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_mvx_BITEND 10

//Register::KME_ME1_TOP3_0C 0x1809b40c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_mvy_ADDR 0x0000240c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_mvx_ADDR 0x0000240c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_mvx_BITEND 10

//Register::KME_ME1_TOP3_10 0x1809b410
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_mvy_ADDR 0x00002410
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_mvx_ADDR 0x00002410
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_mvx_BITEND 10

//Register::KME_ME1_TOP3_14 0x1809b414
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_mvy_ADDR 0x00002414
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_mvx_ADDR 0x00002414
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_mvx_BITEND 10

//Register::KME_ME1_TOP3_18 0x1809b418
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_mvy_ADDR 0x00002418
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_mvx_ADDR 0x00002418
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_mvx_BITEND 10

//Register::KME_ME1_TOP3_1C 0x1809b41c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_mvy_ADDR 0x0000241c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_mvx_ADDR 0x0000241c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_mvx_BITEND 10

//Register::KME_ME1_TOP3_20 0x1809b420
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_mvy_ADDR 0x00002420
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_mvx_ADDR 0x00002420
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_mvx_BITEND 10

//Register::KME_ME1_TOP3_24 0x1809b424
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_mvy_ADDR 0x00002424
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_mvx_ADDR 0x00002424
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_mvx_BITEND 10

//Register::KME_ME1_TOP3_28 0x1809b428
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_mvy_ADDR 0x00002428
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_mvx_ADDR 0x00002428
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_mvx_BITEND 10

//Register::KME_ME1_TOP3_2C 0x1809b42c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_mvy_ADDR 0x0000242c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_mvx_ADDR 0x0000242c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_mvx_BITEND 10

//Register::KME_ME1_TOP3_30 0x1809b430
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_mvy_ADDR 0x00002430
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_mvx_ADDR 0x00002430
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_mvx_BITEND 10

//Register::KME_ME1_TOP3_34 0x1809b434
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_mvy_ADDR 0x00002434
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_mvx_ADDR 0x00002434
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_mvx_BITEND 10

//Register::KME_ME1_TOP3_38 0x1809b438
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_mvy_ADDR 0x00002438
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_mvx_ADDR 0x00002438
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_mvx_BITEND 10

//Register::KME_ME1_TOP3_3C 0x1809b43c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_mvy_ADDR 0x0000243c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_mvx_ADDR 0x0000243c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_mvx_BITEND 10

//Register::KME_ME1_TOP3_40 0x1809b440
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_mvy_ADDR 0x00002440
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_mvx_ADDR 0x00002440
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_mvx_BITEND 10

//Register::KME_ME1_TOP3_44 0x1809b444
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_mvy_ADDR 0x00002444
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_mvx_ADDR 0x00002444
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_mvx_BITEND 10

//Register::KME_ME1_TOP3_48 0x1809b448
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_mvy_ADDR 0x00002448
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_mvx_ADDR 0x00002448
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_mvx_BITEND 10

//Register::KME_ME1_TOP3_4C 0x1809b44c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_mvy_ADDR 0x0000244c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_mvx_ADDR 0x0000244c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_mvx_BITEND 10

//Register::KME_ME1_TOP3_50 0x1809b450
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_mvy_ADDR 0x00002450
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_mvx_ADDR 0x00002450
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_mvx_BITEND 10

//Register::KME_ME1_TOP3_54 0x1809b454
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_mvy_ADDR 0x00002454
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_mvx_ADDR 0x00002454
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_mvx_BITEND 10

//Register::KME_ME1_TOP3_58 0x1809b458
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_mvy_ADDR 0x00002458
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_mvx_ADDR 0x00002458
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_mvx_BITEND 10

//Register::KME_ME1_TOP3_5C 0x1809b45c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_mvy_ADDR 0x0000245c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_mvx_ADDR 0x0000245c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_mvx_BITEND 10

//Register::KME_ME1_TOP3_60 0x1809b460
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_mvy_ADDR 0x00002460
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_mvx_ADDR 0x00002460
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_mvx_BITEND 10

//Register::KME_ME1_TOP3_64 0x1809b464
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_mvy_ADDR 0x00002464
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_mvx_ADDR 0x00002464
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_mvx_BITEND 10

//Register::KME_ME1_TOP3_68 0x1809b468
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_mvy_ADDR 0x00002468
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_mvx_ADDR 0x00002468
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_mvx_BITEND 10

//Register::KME_ME1_TOP3_6C 0x1809b46c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_mvy_ADDR 0x0000246c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_mvx_ADDR 0x0000246c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_mvx_BITEND 10

//Register::KME_ME1_TOP3_70 0x1809b470
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_mvy_ADDR 0x00002470
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_mvx_ADDR 0x00002470
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_mvx_BITEND 10

//Register::KME_ME1_TOP3_74 0x1809b474
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_mvy_ADDR 0x00002474
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_mvx_ADDR 0x00002474
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_mvx_BITEND 10

//Register::KME_ME1_TOP3_78 0x1809b478
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_mvy_ADDR 0x00002478
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_mvx_ADDR 0x00002478
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_mvx_BITEND 10

//Register::KME_ME1_TOP3_7C 0x1809b47c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_mvy_ADDR 0x0000247c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_mvx_ADDR 0x0000247c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_mvx_BITEND 10

//Register::KME_ME1_TOP3_80 0x1809b480
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_cnt_ADDR 0x00002480
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_cnt_ADDR 0x00002480
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_cnt_BITEND 11

//Register::KME_ME1_TOP3_84 0x1809b484
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_cnt_ADDR 0x00002484
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_cnt_ADDR 0x00002484
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_cnt_BITEND 11

//Register::KME_ME1_TOP3_88 0x1809b488
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_cnt_ADDR 0x00002488
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_cnt_ADDR 0x00002488
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_cnt_BITEND 11

//Register::KME_ME1_TOP3_8C 0x1809b48c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_cnt_ADDR 0x0000248c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_cnt_ADDR 0x0000248c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_cnt_BITEND 11

//Register::KME_ME1_TOP3_90 0x1809b490
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_cnt_ADDR 0x00002490
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_cnt_ADDR 0x00002490
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_cnt_BITEND 11

//Register::KME_ME1_TOP3_94 0x1809b494
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_cnt_ADDR 0x00002494
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_cnt_ADDR 0x00002494
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_cnt_BITEND 11

//Register::KME_ME1_TOP3_98 0x1809b498
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_cnt_ADDR 0x00002498
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_cnt_ADDR 0x00002498
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_cnt_BITEND 11

//Register::KME_ME1_TOP3_9C 0x1809b49c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_cnt_ADDR 0x0000249c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_cnt_ADDR 0x0000249c
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_cnt_BITEND 11

//Register::KME_ME1_TOP3_A0 0x1809b4a0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_cnt_ADDR 0x000024a0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_cnt_ADDR 0x000024a0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_cnt_BITEND 11

//Register::KME_ME1_TOP3_A4 0x1809b4a4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_cnt_ADDR 0x000024a4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_cnt_ADDR 0x000024a4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_cnt_BITEND 11

//Register::KME_ME1_TOP3_A8 0x1809b4a8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_cnt_ADDR 0x000024a8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_cnt_ADDR 0x000024a8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_cnt_BITEND 11

//Register::KME_ME1_TOP3_AC 0x1809b4ac
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_cnt_ADDR 0x000024ac
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_cnt_ADDR 0x000024ac
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_cnt_BITEND 11

//Register::KME_ME1_TOP3_B0 0x1809b4b0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_cnt_ADDR 0x000024b0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_cnt_ADDR 0x000024b0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_cnt_BITEND 11

//Register::KME_ME1_TOP3_B4 0x1809b4b4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_cnt_ADDR 0x000024b4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_cnt_ADDR 0x000024b4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_cnt_BITEND 11

//Register::KME_ME1_TOP3_B8 0x1809b4b8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_cnt_ADDR 0x000024b8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_cnt_ADDR 0x000024b8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_cnt_BITEND 11

//Register::KME_ME1_TOP3_BC 0x1809b4bc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_cnt_ADDR 0x000024bc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_cnt_ADDR 0x000024bc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_cnt_BITEND 11

//Register::KME_ME1_TOP3_C0 0x1809b4c0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_unconf_ADDR 0x000024c0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn01_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_unconf_ADDR 0x000024c0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn00_unconf_BITEND 11

//Register::KME_ME1_TOP3_C4 0x1809b4c4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_unconf_ADDR 0x000024c4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn03_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_unconf_ADDR 0x000024c4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn02_unconf_BITEND 11

//Register::KME_ME1_TOP3_C8 0x1809b4c8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_unconf_ADDR 0x000024c8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn05_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_unconf_ADDR 0x000024c8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn04_unconf_BITEND 11

//Register::KME_ME1_TOP3_CC 0x1809b4cc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_unconf_ADDR 0x000024cc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn07_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_unconf_ADDR 0x000024cc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn06_unconf_BITEND 11

//Register::KME_ME1_TOP3_D0 0x1809b4d0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_unconf_ADDR 0x000024d0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn09_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_unconf_ADDR 0x000024d0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn08_unconf_BITEND 11

//Register::KME_ME1_TOP3_D4 0x1809b4d4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_unconf_ADDR 0x000024d4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn11_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_unconf_ADDR 0x000024d4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn10_unconf_BITEND 11

//Register::KME_ME1_TOP3_D8 0x1809b4d8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_unconf_ADDR 0x000024d8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn13_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_unconf_ADDR 0x000024d8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn12_unconf_BITEND 11

//Register::KME_ME1_TOP3_DC 0x1809b4dc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_unconf_ADDR 0x000024dc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn15_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_unconf_ADDR 0x000024dc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn14_unconf_BITEND 11

//Register::KME_ME1_TOP3_E0 0x1809b4e0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_unconf_ADDR 0x000024e0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn17_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_unconf_ADDR 0x000024e0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn16_unconf_BITEND 11

//Register::KME_ME1_TOP3_E4 0x1809b4e4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_unconf_ADDR 0x000024e4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn19_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_unconf_ADDR 0x000024e4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn18_unconf_BITEND 11

//Register::KME_ME1_TOP3_E8 0x1809b4e8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_unconf_ADDR 0x000024e8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn21_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_unconf_ADDR 0x000024e8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn20_unconf_BITEND 11

//Register::KME_ME1_TOP3_EC 0x1809b4ec
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_unconf_ADDR 0x000024ec
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn23_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_unconf_ADDR 0x000024ec
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn22_unconf_BITEND 11

//Register::KME_ME1_TOP3_F0 0x1809b4f0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_unconf_ADDR 0x000024f0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn25_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_unconf_ADDR 0x000024f0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn24_unconf_BITEND 11

//Register::KME_ME1_TOP3_F4 0x1809b4f4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_unconf_ADDR 0x000024f4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn27_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_unconf_ADDR 0x000024f4
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn26_unconf_BITEND 11

//Register::KME_ME1_TOP3_F8 0x1809b4f8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_unconf_ADDR 0x000024f8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn29_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_unconf_ADDR 0x000024f8
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn28_unconf_BITEND 11

//Register::KME_ME1_TOP3_FC 0x1809b4fc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_unconf_ADDR 0x000024fc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn31_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_unconf_ADDR 0x000024fc
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__me1_sw_rgn30_unconf_BITEND 11

/*KME_ME1_TOP4*/
//Register::KME_ME1_TOP4_00 0x1809b500
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvy_ADDR 0x00002500
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvx_ADDR 0x00002500
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_04 0x1809b504
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvy_ADDR 0x00002504
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvx_ADDR 0x00002504
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_08 0x1809b508
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvy_ADDR 0x00002508
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvx_ADDR 0x00002508
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_0C 0x1809b50c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvy_ADDR 0x0000250c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvx_ADDR 0x0000250c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_10 0x1809b510
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvy_ADDR 0x00002510
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvx_ADDR 0x00002510
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_14 0x1809b514
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvy_ADDR 0x00002514
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvx_ADDR 0x00002514
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_18 0x1809b518
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvy_ADDR 0x00002518
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvx_ADDR 0x00002518
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_1C 0x1809b51c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvy_ADDR 0x0000251c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvx_ADDR 0x0000251c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_20 0x1809b520
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvy_ADDR 0x00002520
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvx_ADDR 0x00002520
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_24 0x1809b524
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvy_ADDR 0x00002524
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvx_ADDR 0x00002524
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_28 0x1809b528
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvy_ADDR 0x00002528
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvx_ADDR 0x00002528
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_2C 0x1809b52c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvy_ADDR 0x0000252c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvx_ADDR 0x0000252c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_30 0x1809b530
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvy_ADDR 0x00002530
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvx_ADDR 0x00002530
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_34 0x1809b534
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvy_ADDR 0x00002534
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvx_ADDR 0x00002534
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_38 0x1809b538
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvy_ADDR 0x00002538
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvx_ADDR 0x00002538
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_3C 0x1809b53c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvy_ADDR 0x0000253c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvx_ADDR 0x0000253c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_40 0x1809b540
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvy_ADDR 0x00002540
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvx_ADDR 0x00002540
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_44 0x1809b544
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvy_ADDR 0x00002544
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvx_ADDR 0x00002544
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_48 0x1809b548
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvy_ADDR 0x00002548
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvx_ADDR 0x00002548
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_4C 0x1809b54c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvy_ADDR 0x0000254c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvx_ADDR 0x0000254c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_50 0x1809b550
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvy_ADDR 0x00002550
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvx_ADDR 0x00002550
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_54 0x1809b554
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvy_ADDR 0x00002554
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvx_ADDR 0x00002554
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_58 0x1809b558
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvy_ADDR 0x00002558
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvx_ADDR 0x00002558
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_5C 0x1809b55c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvy_ADDR 0x0000255c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvx_ADDR 0x0000255c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_60 0x1809b560
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvy_ADDR 0x00002560
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvx_ADDR 0x00002560
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_64 0x1809b564
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvy_ADDR 0x00002564
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvx_ADDR 0x00002564
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_68 0x1809b568
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvy_ADDR 0x00002568
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvx_ADDR 0x00002568
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_6C 0x1809b56c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvy_ADDR 0x0000256c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvx_ADDR 0x0000256c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_70 0x1809b570
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvy_ADDR 0x00002570
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvx_ADDR 0x00002570
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_74 0x1809b574
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvy_ADDR 0x00002574
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvx_ADDR 0x00002574
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_78 0x1809b578
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvy_ADDR 0x00002578
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvx_ADDR 0x00002578
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_7C 0x1809b57c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvy_ADDR 0x0000257c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvx_ADDR 0x0000257c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_80 0x1809b580
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvy_ADDR 0x00002580
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvx_ADDR 0x00002580
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_84 0x1809b584
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvy_ADDR 0x00002584
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvx_ADDR 0x00002584
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_88 0x1809b588
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvy_ADDR 0x00002588
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvx_ADDR 0x00002588
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_8C 0x1809b58c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvy_ADDR 0x0000258c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvx_ADDR 0x0000258c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_90 0x1809b590
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvy_ADDR 0x00002590
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvx_ADDR 0x00002590
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_94 0x1809b594
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvy_ADDR 0x00002594
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvx_ADDR 0x00002594
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_98 0x1809b598
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvy_ADDR 0x00002598
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvx_ADDR 0x00002598
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_9C 0x1809b59c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvy_ADDR 0x0000259c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvx_ADDR 0x0000259c
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_A0 0x1809b5a0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvy_ADDR 0x000025a0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvx_ADDR 0x000025a0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_A4 0x1809b5a4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvy_ADDR 0x000025a4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvx_ADDR 0x000025a4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_A8 0x1809b5a8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvy_ADDR 0x000025a8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvx_ADDR 0x000025a8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_AC 0x1809b5ac
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvy_ADDR 0x000025ac
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvx_ADDR 0x000025ac
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_B0 0x1809b5b0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvy_ADDR 0x000025b0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvx_ADDR 0x000025b0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_B4 0x1809b5b4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvy_ADDR 0x000025b4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvx_ADDR 0x000025b4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_B8 0x1809b5b8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvy_ADDR 0x000025b8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvx_ADDR 0x000025b8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_BC 0x1809b5bc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvy_ADDR 0x000025bc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvx_ADDR 0x000025bc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_C0 0x1809b5c0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvy_ADDR 0x000025c0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvx_ADDR 0x000025c0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_C4 0x1809b5c4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvy_ADDR 0x000025c4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvx_ADDR 0x000025c4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_C8 0x1809b5c8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvy_ADDR 0x000025c8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvx_ADDR 0x000025c8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_CC 0x1809b5cc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvy_ADDR 0x000025cc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvx_ADDR 0x000025cc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_D0 0x1809b5d0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvy_ADDR 0x000025d0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvx_ADDR 0x000025d0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_D4 0x1809b5d4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvy_ADDR 0x000025d4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvx_ADDR 0x000025d4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_D8 0x1809b5d8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvy_ADDR 0x000025d8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvx_ADDR 0x000025d8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_DC 0x1809b5dc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvy_ADDR 0x000025dc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvx_ADDR 0x000025dc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_E0 0x1809b5e0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvy_ADDR 0x000025e0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvx_ADDR 0x000025e0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_E4 0x1809b5e4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvy_ADDR 0x000025e4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvx_ADDR 0x000025e4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_E8 0x1809b5e8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvy_ADDR 0x000025e8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvx_ADDR 0x000025e8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_EC 0x1809b5ec
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvy_ADDR 0x000025ec
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvx_ADDR 0x000025ec
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_F0 0x1809b5f0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvy_ADDR 0x000025f0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvx_ADDR 0x000025f0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_F4 0x1809b5f4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvy_ADDR 0x000025f4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvx_ADDR 0x000025f4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvx_BITEND 10

//Register::KME_ME1_TOP4_F8 0x1809b5f8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvy_ADDR 0x000025f8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvx_ADDR 0x000025f8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvx_BITEND 10

//Register::KME_ME1_TOP4_FC 0x1809b5fc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvy_ADDR 0x000025fc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvx_ADDR 0x000025fc
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvx_BITEND 10

/*KME_ME1_TOP5*/
//Register::KME_ME1_TOP5_00 0x1809b600
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_cnt_ADDR 0x00002600
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_cnt_ADDR 0x00002600
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_04 0x1809b604
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_cnt_ADDR 0x00002604
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_cnt_ADDR 0x00002604
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_08 0x1809b608
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_cnt_ADDR 0x00002608
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_cnt_ADDR 0x00002608
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_0C 0x1809b60c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_cnt_ADDR 0x0000260c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_cnt_ADDR 0x0000260c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_10 0x1809b610
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_cnt_ADDR 0x00002610
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_cnt_ADDR 0x00002610
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_14 0x1809b614
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_cnt_ADDR 0x00002614
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_cnt_ADDR 0x00002614
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_18 0x1809b618
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_cnt_ADDR 0x00002618
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_cnt_ADDR 0x00002618
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_1C 0x1809b61c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_cnt_ADDR 0x0000261c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_cnt_ADDR 0x0000261c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_20 0x1809b620
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_cnt_ADDR 0x00002620
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_cnt_ADDR 0x00002620
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_24 0x1809b624
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_cnt_ADDR 0x00002624
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_cnt_ADDR 0x00002624
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_28 0x1809b628
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_cnt_ADDR 0x00002628
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_cnt_ADDR 0x00002628
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_2C 0x1809b62c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_cnt_ADDR 0x0000262c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_cnt_ADDR 0x0000262c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_30 0x1809b630
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_cnt_ADDR 0x00002630
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_cnt_ADDR 0x00002630
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_34 0x1809b634
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_cnt_ADDR 0x00002634
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_cnt_ADDR 0x00002634
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_38 0x1809b638
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_cnt_ADDR 0x00002638
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_cnt_ADDR 0x00002638
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_3C 0x1809b63c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_cnt_ADDR 0x0000263c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_cnt_ADDR 0x0000263c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_40 0x1809b640
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_cnt_ADDR 0x00002640
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_cnt_ADDR 0x00002640
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_44 0x1809b644
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_cnt_ADDR 0x00002644
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_cnt_ADDR 0x00002644
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_48 0x1809b648
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_cnt_ADDR 0x00002648
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_cnt_ADDR 0x00002648
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_4C 0x1809b64c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_cnt_ADDR 0x0000264c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_cnt_ADDR 0x0000264c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_50 0x1809b650
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_cnt_ADDR 0x00002650
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_cnt_ADDR 0x00002650
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_54 0x1809b654
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_cnt_ADDR 0x00002654
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_cnt_ADDR 0x00002654
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_58 0x1809b658
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_cnt_ADDR 0x00002658
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_cnt_ADDR 0x00002658
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_5C 0x1809b65c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_cnt_ADDR 0x0000265c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_cnt_ADDR 0x0000265c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_60 0x1809b660
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_cnt_ADDR 0x00002660
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_cnt_ADDR 0x00002660
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_64 0x1809b664
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_cnt_ADDR 0x00002664
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_cnt_ADDR 0x00002664
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_68 0x1809b668
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_cnt_ADDR 0x00002668
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_cnt_ADDR 0x00002668
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_6C 0x1809b66c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_cnt_ADDR 0x0000266c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_cnt_ADDR 0x0000266c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_70 0x1809b670
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_cnt_ADDR 0x00002670
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_cnt_ADDR 0x00002670
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_74 0x1809b674
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_cnt_ADDR 0x00002674
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_cnt_ADDR 0x00002674
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_78 0x1809b678
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_cnt_ADDR 0x00002678
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_cnt_ADDR 0x00002678
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_7C 0x1809b67c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_cnt_ADDR 0x0000267c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_cnt_ADDR 0x0000267c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_cnt_BITEND 11

//Register::KME_ME1_TOP5_80 0x1809b680
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_unconf_ADDR 0x00002680
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_unconf_ADDR 0x00002680
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_84 0x1809b684
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_unconf_ADDR 0x00002684
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_unconf_ADDR 0x00002684
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_88 0x1809b688
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_unconf_ADDR 0x00002688
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_unconf_ADDR 0x00002688
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_8C 0x1809b68c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_unconf_ADDR 0x0000268c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_unconf_ADDR 0x0000268c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_90 0x1809b690
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_unconf_ADDR 0x00002690
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_unconf_ADDR 0x00002690
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_94 0x1809b694
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_unconf_ADDR 0x00002694
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_unconf_ADDR 0x00002694
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_98 0x1809b698
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_unconf_ADDR 0x00002698
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_unconf_ADDR 0x00002698
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_9C 0x1809b69c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_unconf_ADDR 0x0000269c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_unconf_ADDR 0x0000269c
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_A0 0x1809b6a0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_unconf_ADDR 0x000026a0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_unconf_ADDR 0x000026a0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_A4 0x1809b6a4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_unconf_ADDR 0x000026a4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_unconf_ADDR 0x000026a4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_A8 0x1809b6a8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_unconf_ADDR 0x000026a8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_unconf_ADDR 0x000026a8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_AC 0x1809b6ac
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_unconf_ADDR 0x000026ac
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_unconf_ADDR 0x000026ac
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_B0 0x1809b6b0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_unconf_ADDR 0x000026b0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_unconf_ADDR 0x000026b0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_B4 0x1809b6b4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_unconf_ADDR 0x000026b4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_unconf_ADDR 0x000026b4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_B8 0x1809b6b8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_unconf_ADDR 0x000026b8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_unconf_ADDR 0x000026b8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_BC 0x1809b6bc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_unconf_ADDR 0x000026bc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_unconf_ADDR 0x000026bc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_C0 0x1809b6c0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_unconf_ADDR 0x000026c0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_unconf_ADDR 0x000026c0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_C4 0x1809b6c4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_unconf_ADDR 0x000026c4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_unconf_ADDR 0x000026c4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_C8 0x1809b6c8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_unconf_ADDR 0x000026c8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_unconf_ADDR 0x000026c8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_CC 0x1809b6cc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_unconf_ADDR 0x000026cc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_unconf_ADDR 0x000026cc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_D0 0x1809b6d0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_unconf_ADDR 0x000026d0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_unconf_ADDR 0x000026d0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_D4 0x1809b6d4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_unconf_ADDR 0x000026d4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_unconf_ADDR 0x000026d4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_D8 0x1809b6d8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_unconf_ADDR 0x000026d8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_unconf_ADDR 0x000026d8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_DC 0x1809b6dc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_unconf_ADDR 0x000026dc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_unconf_ADDR 0x000026dc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_E0 0x1809b6e0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_unconf_ADDR 0x000026e0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_unconf_ADDR 0x000026e0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_E4 0x1809b6e4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_unconf_ADDR 0x000026e4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_unconf_ADDR 0x000026e4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_E8 0x1809b6e8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_unconf_ADDR 0x000026e8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_unconf_ADDR 0x000026e8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_EC 0x1809b6ec
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_unconf_ADDR 0x000026ec
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_unconf_ADDR 0x000026ec
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_F0 0x1809b6f0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_unconf_ADDR 0x000026f0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_unconf_ADDR 0x000026f0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_F4 0x1809b6f4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_unconf_ADDR 0x000026f4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_unconf_ADDR 0x000026f4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_F8 0x1809b6f8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_unconf_ADDR 0x000026f8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_unconf_ADDR 0x000026f8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_unconf_BITEND 11

//Register::KME_ME1_TOP5_FC 0x1809b6fc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_unconf_ADDR 0x000026fc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_unconf_ADDR 0x000026fc
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_unconf_BITEND 11

/*KME_ME1_TOP6*/
//Register::KME_ME1_TOP6_00 0x1809c900
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vact_ADDR 0x00003900
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vact_BITSTART 9
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vact_BITEND 17

#define FRC_TOP__KME_ME1_TOP6__me1_statis_hact_ADDR 0x00003900
#define FRC_TOP__KME_ME1_TOP6__me1_statis_hact_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_hact_BITEND 8

//Register::KME_ME1_TOP6_04 0x1809c904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_prd_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_prd_loop_BITSTART 22
#define FRC_TOP__KME_ME1_TOP6__me1_statis_prd_loop_BITEND 23

#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_loop_BITSTART 20
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_loop_BITEND 21

#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_cnt_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_cnt_loop_BITSTART 18
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_cnt_loop_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__me1_statis_pan_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_pan_loop_BITSTART 16
#define FRC_TOP__KME_ME1_TOP6__me1_statis_pan_loop_BITEND 17

#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_loop_BITSTART 14
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_loop_BITEND 15

#define FRC_TOP__KME_ME1_TOP6__me1_statis_scss_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_scss_loop_BITSTART 12
#define FRC_TOP__KME_ME1_TOP6__me1_statis_scss_loop_BITEND 13

#define FRC_TOP__KME_ME1_TOP6__me1_statis_sad_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_sad_loop_BITSTART 10
#define FRC_TOP__KME_ME1_TOP6__me1_statis_sad_loop_BITEND 11

#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_loop_BITSTART 8
#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_loop_BITEND 9

#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_mode_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_mode_BITEND 1

//Register::KME_ME1_TOP6_08 0x1809c908
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th2_ADDR 0x00003908
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th2_BITSTART 18
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th2_BITEND 27

#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th1_ADDR 0x00003908
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th1_BITEND 17

#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_dtl_th_ADDR 0x00003908
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_dtl_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_dtl_th_BITEND 7

//Register::KME_ME1_TOP6_0C 0x1809c90c
#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_th_ADDR 0x0000390c
#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_th_BITSTART 20
#define FRC_TOP__KME_ME1_TOP6__me1_statis_dtl_th_BITEND 27

#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th4_ADDR 0x0000390c
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th4_BITSTART 10
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th4_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th3_ADDR 0x0000390c
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_mvy_th3_BITEND 9

//Register::KME_ME1_TOP6_10 0x1809c910
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vh_ratio_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vh_ratio_BITSTART 27
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vh_ratio_BITEND 31

#define FRC_TOP__KME_ME1_TOP6__me1_statis_hv_ratio_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__me1_statis_hv_ratio_BITSTART 22
#define FRC_TOP__KME_ME1_TOP6__me1_statis_hv_ratio_BITEND 26

#define FRC_TOP__KME_ME1_TOP6__me1_statis_vpan_th_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vpan_th_BITSTART 11
#define FRC_TOP__KME_ME1_TOP6__me1_statis_vpan_th_BITEND 21

#define FRC_TOP__KME_ME1_TOP6__me1_statis_hpan_th_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__me1_statis_hpan_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_hpan_th_BITEND 10

//Register::KME_ME1_TOP6_14 0x1809c914
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tc_dtl_th_ADDR 0x00003914
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tc_dtl_th_BITSTART 24
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tc_dtl_th_BITEND 31

#define FRC_TOP__KME_ME1_TOP6__me1_statis_zrmv_ucf_th_ADDR 0x00003914
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zrmv_ucf_th_BITSTART 12
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zrmv_ucf_th_BITEND 23

#define FRC_TOP__KME_ME1_TOP6__me1_statis_zrmv_cnt_th_ADDR 0x00003914
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zrmv_cnt_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zrmv_cnt_th_BITEND 11

//Register::KME_ME1_TOP6_18 0x1809c918
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_th_ADDR 0x00003918
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_th_BITSTART 16
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_th_BITEND 31

#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_ycoef_ADDR 0x00003918
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_ycoef_BITSTART 8
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_ycoef_BITEND 15

#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_xcoef_ADDR 0x00003918
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_xcoef_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_bv_act_xcoef_BITEND 7

//Register::KME_ME1_TOP6_1C 0x1809c91c
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_sad_ac_pnt_ADDR 0x0000391c
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_sad_ac_pnt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_sad_ac_pnt_BITEND 29

#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_sad_dc_pnt_ADDR 0x0000391c
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_sad_dc_pnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_zmv_sad_dc_pnt_BITEND 13

//Register::KME_ME1_TOP6_20 0x1809c920
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th3_ADDR 0x00003920
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th3_BITEND 29

#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th2_ADDR 0x00003920
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th2_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th1_ADDR 0x00003920
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__me1_statis_tcss_th1_BITEND 9

//Register::KME_ME1_TOP6_34 0x1809c934
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_ac_sad_ADDR 0x00003934
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_ac_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_ac_sad_BITEND 30

//Register::KME_ME1_TOP6_38 0x1809c938
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_prd_ADDR 0x00003938
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_prd_BITEND 18

//Register::KME_ME1_TOP6_3C 0x1809c93c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn01_prd_ADDR 0x0000393c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn01_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn01_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn00_prd_ADDR 0x0000393c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn00_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn00_prd_BITEND 12

//Register::KME_ME1_TOP6_40 0x1809c940
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_cnt_ADDR 0x00003940
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_cnt_BITEND 19

//Register::KME_ME1_TOP6_44 0x1809c944
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_dtl_ADDR 0x00003944
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_dtl_BITEND 19

//Register::KME_ME1_TOP6_48 0x1809c948
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt0_ADDR 0x00003948
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt0_BITEND 19

//Register::KME_ME1_TOP6_4C 0x1809c94c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt1_ADDR 0x0000394c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt1_BITEND 19

//Register::KME_ME1_TOP6_50 0x1809c950
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt2_ADDR 0x00003950
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt2_BITEND 19

//Register::KME_ME1_TOP6_54 0x1809c954
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt3_ADDR 0x00003954
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt3_BITEND 19

//Register::KME_ME1_TOP6_58 0x1809c958
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt0_ADDR 0x00003958
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt0_BITEND 19

//Register::KME_ME1_TOP6_5C 0x1809c95c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt1_ADDR 0x0000395c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt1_BITEND 19

//Register::KME_ME1_TOP6_60 0x1809c960
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt2_ADDR 0x00003960
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt2_BITEND 19

//Register::KME_ME1_TOP6_64 0x1809c964
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt3_ADDR 0x00003964
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt3_BITEND 19

//Register::KME_ME1_TOP6_68 0x1809c968
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_sum_ADDR 0x00003968
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_sum_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_sum_BITEND 27

//Register::KME_ME1_TOP6_6C 0x1809c96c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_cnt_ADDR 0x0000396c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_cnt_BITEND 19

//Register::KME_ME1_TOP6_70 0x1809c970
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_hpan_cnt_ADDR 0x00003970
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_hpan_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_hpan_cnt_BITEND 19

//Register::KME_ME1_TOP6_74 0x1809c974
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_vpan_cnt_ADDR 0x00003974
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_vpan_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_vpan_cnt_BITEND 19

//Register::KME_ME1_TOP6_78 0x1809c978
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zgmv_cnt_ADDR 0x00003978
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zgmv_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zgmv_cnt_BITEND 5

//Register::KME_ME1_TOP6_7C 0x1809c97c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bv_act_cnt_ADDR 0x0000397c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bv_act_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bv_act_cnt_BITEND 19

//Register::KME_ME1_TOP6_80 0x1809c980
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_cnt_ADDR 0x00003980
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_cnt_BITEND 19

//Register::KME_ME1_TOP6_84 0x1809c984
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_cnt_ADDR 0x00003984
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_cnt_BITEND 19

//Register::KME_ME1_TOP6_88 0x1809c988
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_sum_ADDR 0x00003988
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_sum_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_sum_BITEND 30

//Register::KME_ME1_TOP6_8C 0x1809c98c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_sum_ADDR 0x0000398c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_sum_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_sum_BITEND 30

//Register::KME_ME1_TOP6_90 0x1809c990
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt1_ADDR 0x00003990
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt1_BITEND 19

//Register::KME_ME1_TOP6_94 0x1809c994
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt2_ADDR 0x00003994
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt2_BITEND 19

//Register::KME_ME1_TOP6_98 0x1809c998
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt3_ADDR 0x00003998
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt3_BITEND 19

//Register::KME_ME1_TOP6_9C 0x1809c99c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum1_ADDR 0x0000399c
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum1_BITEND 30

//Register::KME_ME1_TOP6_A0 0x1809c9a0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum2_ADDR 0x000039a0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum2_BITEND 30

//Register::KME_ME1_TOP6_A4 0x1809c9a4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum3_ADDR 0x000039a4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum3_BITEND 30

//Register::KME_ME1_TOP6_A8 0x1809c9a8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn03_prd_ADDR 0x000039a8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn03_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn03_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn02_prd_ADDR 0x000039a8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn02_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn02_prd_BITEND 12

//Register::KME_ME1_TOP6_AC 0x1809c9ac
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn05_prd_ADDR 0x000039ac
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn05_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn05_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn04_prd_ADDR 0x000039ac
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn04_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn04_prd_BITEND 12

//Register::KME_ME1_TOP6_B0 0x1809c9b0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn07_prd_ADDR 0x000039b0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn07_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn07_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn06_prd_ADDR 0x000039b0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn06_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn06_prd_BITEND 12

//Register::KME_ME1_TOP6_B4 0x1809c9b4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn09_prd_ADDR 0x000039b4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn09_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn09_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn08_prd_ADDR 0x000039b4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn08_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn08_prd_BITEND 12

//Register::KME_ME1_TOP6_B8 0x1809c9b8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn11_prd_ADDR 0x000039b8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn11_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn11_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn10_prd_ADDR 0x000039b8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn10_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn10_prd_BITEND 12

//Register::KME_ME1_TOP6_BC 0x1809c9bc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn13_prd_ADDR 0x000039bc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn13_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn13_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn12_prd_ADDR 0x000039bc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn12_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn12_prd_BITEND 12

//Register::KME_ME1_TOP6_C0 0x1809c9c0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn15_prd_ADDR 0x000039c0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn15_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn15_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn14_prd_ADDR 0x000039c0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn14_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn14_prd_BITEND 12

//Register::KME_ME1_TOP6_C4 0x1809c9c4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn17_prd_ADDR 0x000039c4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn17_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn17_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn16_prd_ADDR 0x000039c4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn16_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn16_prd_BITEND 12

//Register::KME_ME1_TOP6_C8 0x1809c9c8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn19_prd_ADDR 0x000039c8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn19_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn19_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn18_prd_ADDR 0x000039c8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn18_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn18_prd_BITEND 12

//Register::KME_ME1_TOP6_CC 0x1809c9cc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn21_prd_ADDR 0x000039cc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn21_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn21_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn20_prd_ADDR 0x000039cc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn20_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn20_prd_BITEND 12

//Register::KME_ME1_TOP6_D0 0x1809c9d0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_mot_ADDR 0x000039d0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_mot_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_mot_BITEND 30

//Register::KME_ME1_TOP6_D4 0x1809c9d4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_sad_ADDR 0x000039d4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_sad_BITEND 30

//Register::KME_ME1_TOP6_D8 0x1809c9d8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_dtl_ADDR 0x000039d8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_dtl_BITEND 25

//Register::KME_ME1_TOP6_DC 0x1809c9dc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_scss_ADDR 0x000039dc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_scss_BITEND 27

//Register::KME_ME1_TOP6_E0 0x1809c9e0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_tcss_ADDR 0x000039e0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_tcss_BITEND 27

//Register::KME_ME1_TOP6_E4 0x1809c9e4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_apli_ADDR 0x000039e4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_apli_BITEND 25

//Register::KME_ME1_TOP6_E8 0x1809c9e8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_aplp_ADDR 0x000039e8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_aplp_BITEND 25

//Register::KME_ME1_TOP6_EC 0x1809c9ec
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn23_prd_ADDR 0x000039ec
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn23_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn23_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn22_prd_ADDR 0x000039ec
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn22_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn22_prd_BITEND 12

//Register::KME_ME1_TOP6_F0 0x1809c9f0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn25_prd_ADDR 0x000039f0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn25_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn25_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn24_prd_ADDR 0x000039f0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn24_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn24_prd_BITEND 12

//Register::KME_ME1_TOP6_F4 0x1809c9f4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn27_prd_ADDR 0x000039f4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn27_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn27_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn26_prd_ADDR 0x000039f4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn26_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn26_prd_BITEND 12

//Register::KME_ME1_TOP6_F8 0x1809c9f8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn29_prd_ADDR 0x000039f8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn29_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn29_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn28_prd_ADDR 0x000039f8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn28_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn28_prd_BITEND 12

//Register::KME_ME1_TOP6_FC 0x1809c9fc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn31_prd_ADDR 0x000039fc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn31_prd_BITSTART 13
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn31_prd_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn30_prd_ADDR 0x000039fc
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn30_prd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_rgn30_prd_BITEND 12

/*KME_ME1_TOP7*/
//Register::ME1_STATIS_SAD_01 0x1809ca00
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_sad_ADDR 0x00003a00
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_sad_BITEND 24

//Register::ME1_STATIS_SAD_02 0x1809ca04
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_sad_ADDR 0x00003a04
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_sad_BITEND 24

//Register::ME1_STATIS_SAD_03 0x1809ca08
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_sad_ADDR 0x00003a08
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_sad_BITEND 24

//Register::ME1_STATIS_SAD_04 0x1809ca0c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_sad_ADDR 0x00003a0c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_sad_BITEND 24

//Register::ME1_STATIS_SAD_05 0x1809ca10
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_sad_ADDR 0x00003a10
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_sad_BITEND 24

//Register::ME1_STATIS_SAD_06 0x1809ca14
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_sad_ADDR 0x00003a14
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_sad_BITEND 24

//Register::ME1_STATIS_SAD_07 0x1809ca18
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_sad_ADDR 0x00003a18
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_sad_BITEND 24

//Register::ME1_STATIS_SAD_08 0x1809ca1c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_sad_ADDR 0x00003a1c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_sad_BITEND 24

//Register::ME1_STATIS_SAD_09 0x1809ca20
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_sad_ADDR 0x00003a20
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_sad_BITEND 24

//Register::ME1_STATIS_SAD_10 0x1809ca24
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_sad_ADDR 0x00003a24
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_sad_BITEND 24

//Register::ME1_STATIS_SAD_11 0x1809ca28
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_sad_ADDR 0x00003a28
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_sad_BITEND 24

//Register::ME1_STATIS_SAD_12 0x1809ca2c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_sad_ADDR 0x00003a2c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_sad_BITEND 24

//Register::ME1_STATIS_SAD_13 0x1809ca30
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_sad_ADDR 0x00003a30
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_sad_BITEND 24

//Register::ME1_STATIS_SAD_14 0x1809ca34
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_sad_ADDR 0x00003a34
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_sad_BITEND 24

//Register::ME1_STATIS_SAD_15 0x1809ca38
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_sad_ADDR 0x00003a38
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_sad_BITEND 24

//Register::ME1_STATIS_SAD_16 0x1809ca3c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_sad_ADDR 0x00003a3c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_sad_BITEND 24

//Register::ME1_STATIS_SAD_17 0x1809ca40
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_sad_ADDR 0x00003a40
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_sad_BITEND 24

//Register::ME1_STATIS_SAD_18 0x1809ca44
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_sad_ADDR 0x00003a44
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_sad_BITEND 24

//Register::ME1_STATIS_SAD_19 0x1809ca48
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_sad_ADDR 0x00003a48
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_sad_BITEND 24

//Register::ME1_STATIS_SAD_20 0x1809ca4c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_sad_ADDR 0x00003a4c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_sad_BITEND 24

//Register::ME1_STATIS_SAD_21 0x1809ca50
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_sad_ADDR 0x00003a50
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_sad_BITEND 24

//Register::ME1_STATIS_SAD_22 0x1809ca54
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_sad_ADDR 0x00003a54
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_sad_BITEND 24

//Register::ME1_STATIS_SAD_23 0x1809ca58
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_sad_ADDR 0x00003a58
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_sad_BITEND 24

//Register::ME1_STATIS_SAD_24 0x1809ca5c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_sad_ADDR 0x00003a5c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_sad_BITEND 24

//Register::ME1_STATIS_SAD_25 0x1809ca60
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_sad_ADDR 0x00003a60
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_sad_BITEND 24

//Register::ME1_STATIS_SAD_26 0x1809ca64
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_sad_ADDR 0x00003a64
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_sad_BITEND 24

//Register::ME1_STATIS_SAD_27 0x1809ca68
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_sad_ADDR 0x00003a68
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_sad_BITEND 24

//Register::ME1_STATIS_SAD_28 0x1809ca6c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_sad_ADDR 0x00003a6c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_sad_BITEND 24

//Register::ME1_STATIS_SAD_29 0x1809ca70
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_sad_ADDR 0x00003a70
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_sad_BITEND 24

//Register::ME1_STATIS_SAD_30 0x1809ca74
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_sad_ADDR 0x00003a74
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_sad_BITEND 24

//Register::ME1_STATIS_SAD_31 0x1809ca78
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_sad_ADDR 0x00003a78
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_sad_BITEND 24

//Register::ME1_STATIS_SAD_32 0x1809ca7c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_sad_ADDR 0x00003a7c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_sad_BITEND 24

//Register::ME1_STATIS_DTL_01 0x1809ca80
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_dtl_ADDR 0x00003a80
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_dtl_BITEND 19

//Register::ME1_STATIS_DTL_02 0x1809ca84
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_dtl_ADDR 0x00003a84
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_dtl_BITEND 19

//Register::ME1_STATIS_DTL_03 0x1809ca88
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_dtl_ADDR 0x00003a88
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_dtl_BITEND 19

//Register::ME1_STATIS_DTL_04 0x1809ca8c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_dtl_ADDR 0x00003a8c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_dtl_BITEND 19

//Register::ME1_STATIS_DTL_05 0x1809ca90
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_dtl_ADDR 0x00003a90
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_dtl_BITEND 19

//Register::ME1_STATIS_DTL_06 0x1809ca94
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_dtl_ADDR 0x00003a94
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_dtl_BITEND 19

//Register::ME1_STATIS_DTL_07 0x1809ca98
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_dtl_ADDR 0x00003a98
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_dtl_BITEND 19

//Register::ME1_STATIS_DTL_08 0x1809ca9c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_dtl_ADDR 0x00003a9c
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_dtl_BITEND 19

//Register::ME1_STATIS_DTL_09 0x1809caa0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_dtl_ADDR 0x00003aa0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_dtl_BITEND 19

//Register::ME1_STATIS_DTL_10 0x1809caa4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_dtl_ADDR 0x00003aa4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_dtl_BITEND 19

//Register::ME1_STATIS_DTL_11 0x1809caa8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_dtl_ADDR 0x00003aa8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_dtl_BITEND 19

//Register::ME1_STATIS_DTL_12 0x1809caac
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_dtl_ADDR 0x00003aac
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_dtl_BITEND 19

//Register::ME1_STATIS_DTL_13 0x1809cab0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_dtl_ADDR 0x00003ab0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_dtl_BITEND 19

//Register::ME1_STATIS_DTL_14 0x1809cab4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_dtl_ADDR 0x00003ab4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_dtl_BITEND 19

//Register::ME1_STATIS_DTL_15 0x1809cab8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_dtl_ADDR 0x00003ab8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_dtl_BITEND 19

//Register::ME1_STATIS_DTL_16 0x1809cabc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_dtl_ADDR 0x00003abc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_dtl_BITEND 19

//Register::ME1_STATIS_DTL_17 0x1809cac0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_dtl_ADDR 0x00003ac0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_dtl_BITEND 19

//Register::ME1_STATIS_DTL_18 0x1809cac4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_dtl_ADDR 0x00003ac4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_dtl_BITEND 19

//Register::ME1_STATIS_DTL_19 0x1809cac8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_dtl_ADDR 0x00003ac8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_dtl_BITEND 19

//Register::ME1_STATIS_DTL_20 0x1809cacc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_dtl_ADDR 0x00003acc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_dtl_BITEND 19

//Register::ME1_STATIS_DTL_21 0x1809cad0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_dtl_ADDR 0x00003ad0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_dtl_BITEND 19

//Register::ME1_STATIS_DTL_22 0x1809cad4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_dtl_ADDR 0x00003ad4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_dtl_BITEND 19

//Register::ME1_STATIS_DTL_23 0x1809cad8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_dtl_ADDR 0x00003ad8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_dtl_BITEND 19

//Register::ME1_STATIS_DTL_24 0x1809cadc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_dtl_ADDR 0x00003adc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_dtl_BITEND 19

//Register::ME1_STATIS_DTL_25 0x1809cae0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_dtl_ADDR 0x00003ae0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_dtl_BITEND 19

//Register::ME1_STATIS_DTL_26 0x1809cae4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_dtl_ADDR 0x00003ae4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_dtl_BITEND 19

//Register::ME1_STATIS_DTL_27 0x1809cae8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_dtl_ADDR 0x00003ae8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_dtl_BITEND 19

//Register::ME1_STATIS_DTL_28 0x1809caec
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_dtl_ADDR 0x00003aec
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_dtl_BITEND 19

//Register::ME1_STATIS_DTL_29 0x1809caf0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_dtl_ADDR 0x00003af0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_dtl_BITEND 19

//Register::ME1_STATIS_DTL_30 0x1809caf4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_dtl_ADDR 0x00003af4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_dtl_BITEND 19

//Register::ME1_STATIS_DTL_31 0x1809caf8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_dtl_ADDR 0x00003af8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_dtl_BITEND 19

//Register::ME1_STATIS_DTL_32 0x1809cafc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_dtl_ADDR 0x00003afc
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_dtl_BITEND 19

/*KME_ME1_TOP8*/
//Register::KME_ME1_TOP8_00 0x1809cb00
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_scss_ADDR 0x00003b00
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_scss_BITEND 21

//Register::KME_ME1_TOP8_04 0x1809cb04
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_scss_ADDR 0x00003b04
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_scss_BITEND 21

//Register::KME_ME1_TOP8_08 0x1809cb08
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_scss_ADDR 0x00003b08
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_scss_BITEND 21

//Register::KME_ME1_TOP8_0C 0x1809cb0c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_scss_ADDR 0x00003b0c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_scss_BITEND 21

//Register::KME_ME1_TOP8_10 0x1809cb10
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_scss_ADDR 0x00003b10
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_scss_BITEND 21

//Register::KME_ME1_TOP8_14 0x1809cb14
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_scss_ADDR 0x00003b14
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_scss_BITEND 21

//Register::KME_ME1_TOP8_18 0x1809cb18
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_scss_ADDR 0x00003b18
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_scss_BITEND 21

//Register::KME_ME1_TOP8_1C 0x1809cb1c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_scss_ADDR 0x00003b1c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_scss_BITEND 21

//Register::KME_ME1_TOP8_20 0x1809cb20
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_scss_ADDR 0x00003b20
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_scss_BITEND 21

//Register::KME_ME1_TOP8_24 0x1809cb24
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_scss_ADDR 0x00003b24
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_scss_BITEND 21

//Register::KME_ME1_TOP8_28 0x1809cb28
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_scss_ADDR 0x00003b28
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_scss_BITEND 21

//Register::KME_ME1_TOP8_2C 0x1809cb2c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_scss_ADDR 0x00003b2c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_scss_BITEND 21

//Register::KME_ME1_TOP8_30 0x1809cb30
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_scss_ADDR 0x00003b30
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_scss_BITEND 21

//Register::KME_ME1_TOP8_34 0x1809cb34
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_scss_ADDR 0x00003b34
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_scss_BITEND 21

//Register::KME_ME1_TOP8_38 0x1809cb38
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_scss_ADDR 0x00003b38
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_scss_BITEND 21

//Register::KME_ME1_TOP8_3C 0x1809cb3c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_scss_ADDR 0x00003b3c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_scss_BITEND 21

//Register::KME_ME1_TOP8_40 0x1809cb40
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_scss_ADDR 0x00003b40
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_scss_BITEND 21

//Register::KME_ME1_TOP8_44 0x1809cb44
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_scss_ADDR 0x00003b44
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_scss_BITEND 21

//Register::KME_ME1_TOP8_48 0x1809cb48
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_scss_ADDR 0x00003b48
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_scss_BITEND 21

//Register::KME_ME1_TOP8_4C 0x1809cb4c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_scss_ADDR 0x00003b4c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_scss_BITEND 21

//Register::KME_ME1_TOP8_50 0x1809cb50
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_scss_ADDR 0x00003b50
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_scss_BITEND 21

//Register::KME_ME1_TOP8_54 0x1809cb54
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_scss_ADDR 0x00003b54
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_scss_BITEND 21

//Register::KME_ME1_TOP8_58 0x1809cb58
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_scss_ADDR 0x00003b58
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_scss_BITEND 21

//Register::KME_ME1_TOP8_5C 0x1809cb5c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_scss_ADDR 0x00003b5c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_scss_BITEND 21

//Register::KME_ME1_TOP8_60 0x1809cb60
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_scss_ADDR 0x00003b60
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_scss_BITEND 21

//Register::KME_ME1_TOP8_64 0x1809cb64
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_scss_ADDR 0x00003b64
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_scss_BITEND 21

//Register::KME_ME1_TOP8_68 0x1809cb68
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_scss_ADDR 0x00003b68
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_scss_BITEND 21

//Register::KME_ME1_TOP8_6C 0x1809cb6c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_scss_ADDR 0x00003b6c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_scss_BITEND 21

//Register::KME_ME1_TOP8_70 0x1809cb70
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_scss_ADDR 0x00003b70
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_scss_BITEND 21

//Register::KME_ME1_TOP8_74 0x1809cb74
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_scss_ADDR 0x00003b74
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_scss_BITEND 21

//Register::KME_ME1_TOP8_78 0x1809cb78
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_scss_ADDR 0x00003b78
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_scss_BITEND 21

//Register::KME_ME1_TOP8_7C 0x1809cb7c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_scss_ADDR 0x00003b7c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_scss_BITEND 21

//Register::KME_ME1_TOP8_80 0x1809cb80
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_tcss_ADDR 0x00003b80
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_tcss_BITEND 21

//Register::KME_ME1_TOP8_84 0x1809cb84
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_tcss_ADDR 0x00003b84
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_tcss_BITEND 21

//Register::KME_ME1_TOP8_88 0x1809cb88
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_tcss_ADDR 0x00003b88
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_tcss_BITEND 21

//Register::KME_ME1_TOP8_8C 0x1809cb8c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_tcss_ADDR 0x00003b8c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_tcss_BITEND 21

//Register::KME_ME1_TOP8_90 0x1809cb90
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_tcss_ADDR 0x00003b90
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_tcss_BITEND 21

//Register::KME_ME1_TOP8_94 0x1809cb94
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_tcss_ADDR 0x00003b94
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_tcss_BITEND 21

//Register::KME_ME1_TOP8_98 0x1809cb98
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_tcss_ADDR 0x00003b98
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_tcss_BITEND 21

//Register::KME_ME1_TOP8_9C 0x1809cb9c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_tcss_ADDR 0x00003b9c
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_tcss_BITEND 21

//Register::KME_ME1_TOP8_A0 0x1809cba0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_tcss_ADDR 0x00003ba0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_tcss_BITEND 21

//Register::KME_ME1_TOP8_A4 0x1809cba4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_tcss_ADDR 0x00003ba4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_tcss_BITEND 21

//Register::KME_ME1_TOP8_A8 0x1809cba8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_tcss_ADDR 0x00003ba8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_tcss_BITEND 21

//Register::KME_ME1_TOP8_AC 0x1809cbac
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_tcss_ADDR 0x00003bac
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_tcss_BITEND 21

//Register::KME_ME1_TOP8_B0 0x1809cbb0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_tcss_ADDR 0x00003bb0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_tcss_BITEND 21

//Register::KME_ME1_TOP8_B4 0x1809cbb4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_tcss_ADDR 0x00003bb4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_tcss_BITEND 21

//Register::KME_ME1_TOP8_B8 0x1809cbb8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_tcss_ADDR 0x00003bb8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_tcss_BITEND 21

//Register::KME_ME1_TOP8_BC 0x1809cbbc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_tcss_ADDR 0x00003bbc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_tcss_BITEND 21

//Register::KME_ME1_TOP8_C0 0x1809cbc0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_tcss_ADDR 0x00003bc0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_tcss_BITEND 21

//Register::KME_ME1_TOP8_C4 0x1809cbc4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_tcss_ADDR 0x00003bc4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_tcss_BITEND 21

//Register::KME_ME1_TOP8_C8 0x1809cbc8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_tcss_ADDR 0x00003bc8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_tcss_BITEND 21

//Register::KME_ME1_TOP8_CC 0x1809cbcc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_tcss_ADDR 0x00003bcc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_tcss_BITEND 21

//Register::KME_ME1_TOP8_D0 0x1809cbd0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_tcss_ADDR 0x00003bd0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_tcss_BITEND 21

//Register::KME_ME1_TOP8_D4 0x1809cbd4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_tcss_ADDR 0x00003bd4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_tcss_BITEND 21

//Register::KME_ME1_TOP8_D8 0x1809cbd8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_tcss_ADDR 0x00003bd8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_tcss_BITEND 21

//Register::KME_ME1_TOP8_DC 0x1809cbdc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_tcss_ADDR 0x00003bdc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_tcss_BITEND 21

//Register::KME_ME1_TOP8_E0 0x1809cbe0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_tcss_ADDR 0x00003be0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_tcss_BITEND 21

//Register::KME_ME1_TOP8_E4 0x1809cbe4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_tcss_ADDR 0x00003be4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_tcss_BITEND 21

//Register::KME_ME1_TOP8_E8 0x1809cbe8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_tcss_ADDR 0x00003be8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_tcss_BITEND 21

//Register::KME_ME1_TOP8_EC 0x1809cbec
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_tcss_ADDR 0x00003bec
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_tcss_BITEND 21

//Register::KME_ME1_TOP8_F0 0x1809cbf0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_tcss_ADDR 0x00003bf0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_tcss_BITEND 21

//Register::KME_ME1_TOP8_F4 0x1809cbf4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_tcss_ADDR 0x00003bf4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_tcss_BITEND 21

//Register::KME_ME1_TOP8_F8 0x1809cbf8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_tcss_ADDR 0x00003bf8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_tcss_BITEND 21

//Register::KME_ME1_TOP8_FC 0x1809cbfc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_tcss_ADDR 0x00003bfc
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_tcss_BITEND 21

/*KME_ME1_TOP9*/
//Register::KME_ME1_TOP9_00 0x1809cc00
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_apli_ADDR 0x00003c00
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_apli_BITEND 19

//Register::KME_ME1_TOP9_04 0x1809cc04
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_apli_ADDR 0x00003c04
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_apli_BITEND 19

//Register::KME_ME1_TOP9_08 0x1809cc08
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_apli_ADDR 0x00003c08
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_apli_BITEND 19

//Register::KME_ME1_TOP9_0C 0x1809cc0c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_apli_ADDR 0x00003c0c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_apli_BITEND 19

//Register::KME_ME1_TOP9_10 0x1809cc10
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_apli_ADDR 0x00003c10
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_apli_BITEND 19

//Register::KME_ME1_TOP9_14 0x1809cc14
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_apli_ADDR 0x00003c14
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_apli_BITEND 19

//Register::KME_ME1_TOP9_18 0x1809cc18
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_apli_ADDR 0x00003c18
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_apli_BITEND 19

//Register::KME_ME1_TOP9_1C 0x1809cc1c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_apli_ADDR 0x00003c1c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_apli_BITEND 19

//Register::KME_ME1_TOP9_20 0x1809cc20
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_apli_ADDR 0x00003c20
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_apli_BITEND 19

//Register::KME_ME1_TOP9_24 0x1809cc24
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_apli_ADDR 0x00003c24
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_apli_BITEND 19

//Register::KME_ME1_TOP9_28 0x1809cc28
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_apli_ADDR 0x00003c28
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_apli_BITEND 19

//Register::KME_ME1_TOP9_2C 0x1809cc2c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_apli_ADDR 0x00003c2c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_apli_BITEND 19

//Register::KME_ME1_TOP9_30 0x1809cc30
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_apli_ADDR 0x00003c30
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_apli_BITEND 19

//Register::KME_ME1_TOP9_34 0x1809cc34
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_apli_ADDR 0x00003c34
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_apli_BITEND 19

//Register::KME_ME1_TOP9_38 0x1809cc38
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_apli_ADDR 0x00003c38
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_apli_BITEND 19

//Register::KME_ME1_TOP9_3C 0x1809cc3c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_apli_ADDR 0x00003c3c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_apli_BITEND 19

//Register::KME_ME1_TOP9_40 0x1809cc40
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_apli_ADDR 0x00003c40
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_apli_BITEND 19

//Register::KME_ME1_TOP9_44 0x1809cc44
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_apli_ADDR 0x00003c44
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_apli_BITEND 19

//Register::KME_ME1_TOP9_48 0x1809cc48
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_apli_ADDR 0x00003c48
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_apli_BITEND 19

//Register::KME_ME1_TOP9_4C 0x1809cc4c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_apli_ADDR 0x00003c4c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_apli_BITEND 19

//Register::KME_ME1_TOP9_50 0x1809cc50
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_apli_ADDR 0x00003c50
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_apli_BITEND 19

//Register::KME_ME1_TOP9_54 0x1809cc54
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_apli_ADDR 0x00003c54
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_apli_BITEND 19

//Register::KME_ME1_TOP9_58 0x1809cc58
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_apli_ADDR 0x00003c58
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_apli_BITEND 19

//Register::KME_ME1_TOP9_5C 0x1809cc5c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_apli_ADDR 0x00003c5c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_apli_BITEND 19

//Register::KME_ME1_TOP9_60 0x1809cc60
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_apli_ADDR 0x00003c60
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_apli_BITEND 19

//Register::KME_ME1_TOP9_64 0x1809cc64
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_apli_ADDR 0x00003c64
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_apli_BITEND 19

//Register::KME_ME1_TOP9_68 0x1809cc68
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_apli_ADDR 0x00003c68
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_apli_BITEND 19

//Register::KME_ME1_TOP9_6C 0x1809cc6c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_apli_ADDR 0x00003c6c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_apli_BITEND 19

//Register::KME_ME1_TOP9_70 0x1809cc70
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_apli_ADDR 0x00003c70
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_apli_BITEND 19

//Register::KME_ME1_TOP9_74 0x1809cc74
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_apli_ADDR 0x00003c74
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_apli_BITEND 19

//Register::KME_ME1_TOP9_78 0x1809cc78
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_apli_ADDR 0x00003c78
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_apli_BITEND 19

//Register::KME_ME1_TOP9_7C 0x1809cc7c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_apli_ADDR 0x00003c7c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_apli_BITEND 19

//Register::KME_ME1_TOP9_80 0x1809cc80
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_aplp_ADDR 0x00003c80
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_aplp_BITEND 19

//Register::KME_ME1_TOP9_84 0x1809cc84
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_aplp_ADDR 0x00003c84
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_aplp_BITEND 19

//Register::KME_ME1_TOP9_88 0x1809cc88
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_aplp_ADDR 0x00003c88
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_aplp_BITEND 19

//Register::KME_ME1_TOP9_8C 0x1809cc8c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_aplp_ADDR 0x00003c8c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_aplp_BITEND 19

//Register::KME_ME1_TOP9_90 0x1809cc90
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_aplp_ADDR 0x00003c90
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_aplp_BITEND 19

//Register::KME_ME1_TOP9_94 0x1809cc94
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_aplp_ADDR 0x00003c94
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_aplp_BITEND 19

//Register::KME_ME1_TOP9_98 0x1809cc98
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_aplp_ADDR 0x00003c98
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_aplp_BITEND 19

//Register::KME_ME1_TOP9_9C 0x1809cc9c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_aplp_ADDR 0x00003c9c
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_aplp_BITEND 19

//Register::KME_ME1_TOP9_A0 0x1809cca0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_aplp_ADDR 0x00003ca0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_aplp_BITEND 19

//Register::KME_ME1_TOP9_A4 0x1809cca4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_aplp_ADDR 0x00003ca4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_aplp_BITEND 19

//Register::KME_ME1_TOP9_A8 0x1809cca8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_aplp_ADDR 0x00003ca8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_aplp_BITEND 19

//Register::KME_ME1_TOP9_AC 0x1809ccac
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_aplp_ADDR 0x00003cac
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_aplp_BITEND 19

//Register::KME_ME1_TOP9_B0 0x1809ccb0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_aplp_ADDR 0x00003cb0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_aplp_BITEND 19

//Register::KME_ME1_TOP9_B4 0x1809ccb4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_aplp_ADDR 0x00003cb4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_aplp_BITEND 19

//Register::KME_ME1_TOP9_B8 0x1809ccb8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_aplp_ADDR 0x00003cb8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_aplp_BITEND 19

//Register::KME_ME1_TOP9_BC 0x1809ccbc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_aplp_ADDR 0x00003cbc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_aplp_BITEND 19

//Register::KME_ME1_TOP9_C0 0x1809ccc0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_aplp_ADDR 0x00003cc0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_aplp_BITEND 19

//Register::KME_ME1_TOP9_C4 0x1809ccc4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_aplp_ADDR 0x00003cc4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_aplp_BITEND 19

//Register::KME_ME1_TOP9_C8 0x1809ccc8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_aplp_ADDR 0x00003cc8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_aplp_BITEND 19

//Register::KME_ME1_TOP9_CC 0x1809cccc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_aplp_ADDR 0x00003ccc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_aplp_BITEND 19

//Register::KME_ME1_TOP9_D0 0x1809ccd0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_aplp_ADDR 0x00003cd0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_aplp_BITEND 19

//Register::KME_ME1_TOP9_D4 0x1809ccd4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_aplp_ADDR 0x00003cd4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_aplp_BITEND 19

//Register::KME_ME1_TOP9_D8 0x1809ccd8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_aplp_ADDR 0x00003cd8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_aplp_BITEND 19

//Register::KME_ME1_TOP9_DC 0x1809ccdc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_aplp_ADDR 0x00003cdc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_aplp_BITEND 19

//Register::KME_ME1_TOP9_E0 0x1809cce0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_aplp_ADDR 0x00003ce0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_aplp_BITEND 19

//Register::KME_ME1_TOP9_E4 0x1809cce4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_aplp_ADDR 0x00003ce4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_aplp_BITEND 19

//Register::KME_ME1_TOP9_E8 0x1809cce8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_aplp_ADDR 0x00003ce8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_aplp_BITEND 19

//Register::KME_ME1_TOP9_EC 0x1809ccec
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_aplp_ADDR 0x00003cec
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_aplp_BITEND 19

//Register::KME_ME1_TOP9_F0 0x1809ccf0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_aplp_ADDR 0x00003cf0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_aplp_BITEND 19

//Register::KME_ME1_TOP9_F4 0x1809ccf4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_aplp_ADDR 0x00003cf4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_aplp_BITEND 19

//Register::KME_ME1_TOP9_F8 0x1809ccf8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_aplp_ADDR 0x00003cf8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_aplp_BITEND 19

//Register::KME_ME1_TOP9_FC 0x1809ccfc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_aplp_ADDR 0x00003cfc
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_aplp_BITEND 19

/*KME_ME2_CALC0*/
//Register::KME_ME2_CALC0_00 0x1809c800
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mon_mode_ADDR 0x00003800
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mon_mode_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mon_mode_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_ph_norm_mode_ADDR 0x00003800
#define FRC_TOP__KME_ME2_CALC0__me2_ph_norm_mode_BITSTART 22
#define FRC_TOP__KME_ME2_CALC0__me2_ph_norm_mode_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_bv_sel_ADDR 0x00003800
#define FRC_TOP__KME_ME2_CALC0__me2_bv_sel_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_bv_sel_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_limt_ADDR 0x00003800
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_limt_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_limt_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_cor_ADDR 0x00003800
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_cor_BITSTART 5
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_cor_BITEND 12

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_shft_ADDR 0x00003800
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_shft_BITSTART 1
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_shft_BITEND 2

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_mode_ADDR 0x00003800
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_mode_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_hf_mode_BITEND 0

//Register::KME_ME2_CALC0_04 0x1809c804
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x1_ADDR 0x00003804
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x1_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x1_BITEND 28

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_limt_ADDR 0x00003804
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_limt_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_limt_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_cor_ADDR 0x00003804
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_cor_BITSTART 5
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_cor_BITEND 12

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_shft_ADDR 0x00003804
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_shft_BITSTART 1
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_shft_BITEND 2

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_mode_ADDR 0x00003804
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_mode_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_dr_mode_BITEND 0

//Register::KME_ME2_CALC0_08 0x1809c808
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x5_ADDR 0x00003808
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x5_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x5_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x4_ADDR 0x00003808
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x4_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x4_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x3_ADDR 0x00003808
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x3_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x3_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x2_ADDR 0x00003808
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_x2_BITEND 7

//Register::KME_ME2_CALC0_0C 0x1809c80c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y5_ADDR 0x0000380c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y5_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y5_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y4_ADDR 0x0000380c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y4_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y4_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y3_ADDR 0x0000380c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y3_BITSTART 12
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y3_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y2_ADDR 0x0000380c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y2_BITSTART 6
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y2_BITEND 11

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y1_ADDR 0x0000380c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_y1_BITEND 5

//Register::KME_ME2_CALC0_10 0x1809c810
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope3_ADDR 0x00003810
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope3_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope3_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope2_ADDR 0x00003810
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope2_BITSTART 9
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope2_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope1_ADDR 0x00003810
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope1_BITEND 8

//Register::KME_ME2_CALC0_14 0x1809c814
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x2_ADDR 0x00003814
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x2_BITSTART 19
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x2_BITEND 28

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x1_ADDR 0x00003814
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x1_BITSTART 9
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x1_BITEND 18

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope4_ADDR 0x00003814
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope4_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_alp_slope4_BITEND 8

//Register::KME_ME2_CALC0_18 0x1809c818
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y2_ADDR 0x00003818
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y2_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y2_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y1_ADDR 0x00003818
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y1_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y1_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x3_ADDR 0x00003818
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_x3_BITEND 9

//Register::KME_ME2_CALC0_1C 0x1809c81c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_slope1_ADDR 0x0000381c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_slope1_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_slope1_BITEND 22

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y3_ADDR 0x0000381c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_y3_BITEND 9

//Register::KME_ME2_CALC0_20 0x1809c820
#define FRC_TOP__KME_ME2_CALC0__ph_cdd_dbg_sel_ADDR 0x00003820
#define FRC_TOP__KME_ME2_CALC0__ph_cdd_dbg_sel_BITSTART 27
#define FRC_TOP__KME_ME2_CALC0__ph_cdd_dbg_sel_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vy_step_ADDR 0x00003820
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vy_step_BITSTART 17
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vy_step_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_dgain_mode_ADDR 0x00003820
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_dgain_mode_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_dgain_mode_BITEND 16

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_slope2_ADDR 0x00003820
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_slope2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_cuv_slope2_BITEND 12

//Register::KME_ME2_CALC0_24 0x1809c824
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x4_ADDR 0x00003824
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x4_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x4_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x3_ADDR 0x00003824
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x3_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x3_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x2_ADDR 0x00003824
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x2_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x1_ADDR 0x00003824
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x1_BITEND 7

//Register::KME_ME2_CALC0_28 0x1809c828
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y2_ADDR 0x00003828
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y2_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y2_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y1_ADDR 0x00003828
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y1_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y1_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x5_ADDR 0x00003828
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x5_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_x5_BITEND 7

//Register::KME_ME2_CALC0_2C 0x1809c82c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y5_ADDR 0x0000382c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y5_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y5_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y4_ADDR 0x0000382c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y4_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y4_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y3_ADDR 0x0000382c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_y3_BITEND 9

//Register::KME_ME2_CALC0_30 0x1809c830
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope2_ADDR 0x00003830
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope2_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope2_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope1_ADDR 0x00003830
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope1_BITEND 15

//Register::KME_ME2_CALC0_34 0x1809c834
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope4_ADDR 0x00003834
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope4_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope4_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope3_ADDR 0x00003834
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_dgain_slope3_BITEND 15

//Register::KME_ME2_CALC0_38 0x1809c838
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x3_ADDR 0x00003838
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x3_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x3_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x2_ADDR 0x00003838
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x2_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x2_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x1_ADDR 0x00003838
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_x1_BITEND 9

//Register::KME_ME2_CALC0_3C 0x1809c83c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_slope1_ADDR 0x0000383c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_slope1_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_slope1_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y3_ADDR 0x0000383c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y3_BITSTART 12
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y3_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y2_ADDR 0x0000383c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y2_BITSTART 6
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y2_BITEND 11

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y1_ADDR 0x0000383c
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_y1_BITEND 5

//Register::KME_ME2_CALC0_40 0x1809c840
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vx_step_ADDR 0x00003840
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vx_step_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vx_step_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x1_ADDR 0x00003840
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x1_BITSTART 9
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x1_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_slope2_ADDR 0x00003840
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_slope2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mvd_pgain_slope2_BITEND 8

//Register::KME_ME2_CALC0_44 0x1809c844
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_pgain_mode_ADDR 0x00003844
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_pgain_mode_BITSTART 28
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_pgain_mode_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_ph_psad_alp_mode_ADDR 0x00003844
#define FRC_TOP__KME_ME2_CALC0__me2_ph_psad_alp_mode_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_ph_psad_alp_mode_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x3_ADDR 0x00003844
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x3_BITSTART 12
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x3_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x2_ADDR 0x00003844
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_x2_BITEND 11

//Register::KME_ME2_CALC0_48 0x1809c848
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y3_ADDR 0x00003848
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y3_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y3_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y2_ADDR 0x00003848
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y2_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y1_ADDR 0x00003848
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_y1_BITEND 7

//Register::KME_ME2_CALC0_4C 0x1809c84c
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_slope2_ADDR 0x0000384c
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_slope2_BITSTART 11
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_slope2_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_slope1_ADDR 0x0000384c
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_cnt_slope1_BITEND 10

//Register::KME_ME2_CALC0_50 0x1809c850
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y1_ADDR 0x00003850
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y1_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y1_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x3_ADDR 0x00003850
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x3_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x3_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x2_ADDR 0x00003850
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x2_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x1_ADDR 0x00003850
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_x1_BITEND 7

//Register::KME_ME2_CALC0_54 0x1809c854
#define FRC_TOP__KME_ME2_CALC0__me2_rgn_shift_ADDR 0x00003854
#define FRC_TOP__KME_ME2_CALC0__me2_rgn_shift_BITSTART 30
#define FRC_TOP__KME_ME2_CALC0__me2_rgn_shift_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_slope2_ADDR 0x00003854
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_slope2_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_slope2_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_slope1_ADDR 0x00003854
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_slope1_BITSTART 12
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_slope1_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y3_ADDR 0x00003854
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y3_BITSTART 6
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y3_BITEND 11

#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y2_ADDR 0x00003854
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_psad_alp_y2_BITEND 5

//Register::KME_ME2_CALC0_60 0x1809c860
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_dtl_off_ADDR 0x00003860
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_dtl_off_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_dtl_off_BITEND 24

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_dtl_th_ADDR 0x00003860
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_dtl_th_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_dtl_th_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_apl_off_ADDR 0x00003860
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_apl_off_BITSTART 15
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_apl_off_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_apl_th_ADDR 0x00003860
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_apl_th_BITSTART 7
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_apl_th_BITEND 14

#define FRC_TOP__KME_ME2_CALC0__me2_dbg_offset_option_ADDR 0x00003860
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_offset_option_BITSTART 4
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_offset_option_BITEND 6

#define FRC_TOP__KME_ME2_CALC0__me2_dbg_cdd_option_ADDR 0x00003860
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_cdd_option_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_cdd_option_BITEND 3

//Register::KME_ME2_CALC0_64 0x1809c864
#define FRC_TOP__KME_ME2_CALC0__me2_calc_boundary_color_ADDR 0x00003864
#define FRC_TOP__KME_ME2_CALC0__me2_calc_boundary_color_BITSTART 7
#define FRC_TOP__KME_ME2_CALC0__me2_calc_boundary_color_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_boundary_mux_ADDR 0x00003864
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_boundary_mux_BITSTART 6
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_boundary_mux_BITEND 6

#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_option_ADDR 0x00003864
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_option_BITSTART 3
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_option_BITEND 5

#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_full_mux_ADDR 0x00003864
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_full_mux_BITSTART 1
#define FRC_TOP__KME_ME2_CALC0__me2_calc_mv_full_mux_BITEND 2

#define FRC_TOP__KME_ME2_CALC0__me2_mv_out_patt_en_ADDR 0x00003864
#define FRC_TOP__KME_ME2_CALC0__me2_mv_out_patt_en_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_mv_out_patt_en_BITEND 0

//Register::KME_ME2_CALC0_68 0x1809c868
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x3_ADDR 0x00003868
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x3_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x3_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x2_ADDR 0x00003868
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x2_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x2_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x1_ADDR 0x00003868
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_x1_BITEND 9

//Register::KME_ME2_CALC0_6C 0x1809c86c
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y3_ADDR 0x0000386c
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y3_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y3_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y2_ADDR 0x0000386c
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y2_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y1_ADDR 0x0000386c
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_y1_BITEND 7

//Register::KME_ME2_CALC0_70 0x1809c870
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_slope2_ADDR 0x00003870
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_slope2_BITSTART 11
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_slope2_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_slope1_ADDR 0x00003870
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_gmvd_ucf_slope1_BITEND 10

//Register::KME_ME2_CALC0_74 0x1809c874
#define FRC_TOP__KME_ME2_CALC0__me2_mv_invalid_sad_sel_ADDR 0x00003874
#define FRC_TOP__KME_ME2_CALC0__me2_mv_invalid_sad_sel_BITSTART 31
#define FRC_TOP__KME_ME2_CALC0__me2_mv_invalid_sad_sel_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vact_ADDR 0x00003874
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vact_BITSTART 22
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_vact_BITEND 30

#define FRC_TOP__KME_ME2_CALC0__me2_rmv_hact_ADDR 0x00003874
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_hact_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_rmv_hact_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_cost_limt_ADDR 0x00003874
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_cost_limt_BITEND 12

//Register::KME_ME2_CALC0_78 0x1809c878
#define FRC_TOP__KME_ME2_CALC0__me2_ph_gmvd_cost_limt_ADDR 0x00003878
#define FRC_TOP__KME_ME2_CALC0__me2_ph_gmvd_cost_limt_BITSTART 15
#define FRC_TOP__KME_ME2_CALC0__me2_ph_gmvd_cost_limt_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_alp_mode_ADDR 0x00003878
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_alp_mode_BITSTART 11
#define FRC_TOP__KME_ME2_CALC0__me2_ph_mvd_alp_mode_BITEND 14

#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_ad_data_ADDR 0x00003878
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_ad_data_BITSTART 3
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_ad_data_BITEND 10

#define FRC_TOP__KME_ME2_CALC0__ph_bv2_ofst_sel_ADDR 0x00003878
#define FRC_TOP__KME_ME2_CALC0__ph_bv2_ofst_sel_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__ph_bv2_ofst_sel_BITEND 2

//Register::KME_ME2_CALC0_7C 0x1809c87c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain2_ADDR 0x0000387c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain2_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain2_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain1_ADDR 0x0000387c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain1_BITSTART 12
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain1_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain0_ADDR 0x0000387c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain0_BITSTART 4
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain0_BITEND 11

#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_mode_ADDR 0x0000387c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_mode_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_mode_BITEND 3

//Register::KME_ME2_CALC0_80 0x1809c880
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_cor_thd_ADDR 0x00003880
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_cor_thd_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_cor_thd_BITEND 25

#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_limt_ADDR 0x00003880
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_limt_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_limt_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain3_ADDR 0x00003880
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_adpt_cor_gain3_BITEND 7

//Register::KME_ME2_CALC0_84 0x1809c884
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x2_ADDR 0x00003884
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x2_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x2_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x1_ADDR 0x00003884
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x1_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x1_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_sad_limt_ADDR 0x00003884
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_sad_limt_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_pix_sad_limt_BITEND 7

//Register::KME_ME2_CALC0_88 0x1809c888
#define FRC_TOP__KME_ME2_CALC0__me2_gmv_ucf_sel_ADDR 0x00003888
#define FRC_TOP__KME_ME2_CALC0__me2_gmv_ucf_sel_BITSTART 31
#define FRC_TOP__KME_ME2_CALC0__me2_gmv_ucf_sel_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_gmv_sel_KME_ME2_CALC0_ADDR 0x00003888
#define FRC_TOP__KME_ME2_CALC0__me2_gmv_sel_KME_ME2_CALC0_BITSTART 30
#define FRC_TOP__KME_ME2_CALC0__me2_gmv_sel_KME_ME2_CALC0_BITEND 30

#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y2_ADDR 0x00003888
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y2_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y2_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y1_ADDR 0x00003888
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y1_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y1_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x3_ADDR 0x00003888
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_x3_BITEND 9

//Register::KME_ME2_CALC0_8C 0x1809c88c
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_slope2_ADDR 0x0000388c
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_slope2_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_slope2_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_slope1_ADDR 0x0000388c
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_slope1_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_slope1_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y3_ADDR 0x0000388c
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_pfvgain_curve_y3_BITEND 9

//Register::KME_ME2_CALC0_90 0x1809c890
#define FRC_TOP__KME_ME2_CALC0__me2_wsad2_min_invalid_sel_ac_ADDR 0x00003890
#define FRC_TOP__KME_ME2_CALC0__me2_wsad2_min_invalid_sel_ac_BITSTART 25
#define FRC_TOP__KME_ME2_CALC0__me2_wsad2_min_invalid_sel_ac_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_wsad2_min_invalid_sel_ADDR 0x00003890
#define FRC_TOP__KME_ME2_CALC0__me2_wsad2_min_invalid_sel_BITSTART 23
#define FRC_TOP__KME_ME2_CALC0__me2_wsad2_min_invalid_sel_BITEND 24

#define FRC_TOP__KME_ME2_CALC0__me2_wsad1_min_invalid_sel_ADDR 0x00003890
#define FRC_TOP__KME_ME2_CALC0__me2_wsad1_min_invalid_sel_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_wsad1_min_invalid_sel_BITEND 22

#define FRC_TOP__KME_ME2_CALC0__me2_ofst_pfvdiff_gain_ADDR 0x00003890
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_pfvdiff_gain_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_pfvdiff_gain_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__phme_pfvdiff_limit_ADDR 0x00003890
#define FRC_TOP__KME_ME2_CALC0__phme_pfvdiff_limit_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__phme_pfvdiff_limit_BITEND 12

//Register::KME_ME2_CALC0_94 0x1809c894
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt1_ADDR 0x00003894
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt1_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt1_BITEND 28

#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt0_ADDR 0x00003894
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt0_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt0_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_ofst_pfv_diff_cost_limit_ADDR 0x00003894
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_pfv_diff_cost_limit_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_pfv_diff_cost_limit_BITEND 12

//Register::KME_ME2_CALC0_98 0x1809c898
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt4_ADDR 0x00003898
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt4_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt4_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt3_ADDR 0x00003898
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt3_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt3_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt2_ADDR 0x00003898
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ofst_cost_pnt2_BITEND 7

//Register::KME_ME2_CALC0_9C 0x1809c89c
#define FRC_TOP__KME_ME2_CALC0__me2_ac_invalid_sel_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ac_invalid_sel_BITSTART 31
#define FRC_TOP__KME_ME2_CALC0__me2_ac_invalid_sel_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_ad_data_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_ad_data_BITSTART 23
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_ad_data_BITEND 30

#define FRC_TOP__KME_ME2_CALC0__me2_dtl_sel_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_sel_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_dtl_sel_BITEND 22

#define FRC_TOP__KME_ME2_CALC0__me2_apl_sel_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_apl_sel_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_apl_sel_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_sel_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_sel_BITSTART 17
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_sel_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_norm_mode_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_norm_mode_BITSTART 15
#define FRC_TOP__KME_ME2_CALC0__me2_ph_dc_norm_mode_BITEND 16

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_norm_mode_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_norm_mode_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_norm_mode_BITEND 14

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_shft_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_shft_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_shft_BITEND 12

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_mode_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_mode_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_mode_BITEND 9

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_sel_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_sel_BITSTART 7
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_flt_sel_BITEND 7

#define FRC_TOP__KME_ME2_CALC0__me2_ph_bld_src_sel_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_bld_src_sel_BITSTART 6
#define FRC_TOP__KME_ME2_CALC0__me2_ph_bld_src_sel_BITEND 6

#define FRC_TOP__KME_ME2_CALC0__me2_ph_bld_alpha_ADDR 0x0000389c
#define FRC_TOP__KME_ME2_CALC0__me2_ph_bld_alpha_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_bld_alpha_BITEND 5

//Register::KME_ME2_CALC0_A0 0x1809c8a0
#define FRC_TOP__KME_ME2_CALC0__me2_bv1_pk_src_ac_ADDR 0x000038a0
#define FRC_TOP__KME_ME2_CALC0__me2_bv1_pk_src_ac_BITSTART 27
#define FRC_TOP__KME_ME2_CALC0__me2_bv1_pk_src_ac_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_bv1_pk_src_dc_ADDR 0x000038a0
#define FRC_TOP__KME_ME2_CALC0__me2_bv1_pk_src_dc_BITSTART 26
#define FRC_TOP__KME_ME2_CALC0__me2_bv1_pk_src_dc_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_vec_eval_mvd_th_ADDR 0x000038a0
#define FRC_TOP__KME_ME2_CALC0__me2_vec_eval_mvd_th_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_vec_eval_mvd_th_BITEND 25

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_sad_limt_ADDR 0x000038a0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_sad_limt_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_sad_limt_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_cor_thd_ADDR 0x000038a0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_cor_thd_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_ph_ac_pix_cor_thd_BITEND 7

//Register::KME_ME2_CALC0_A4 0x1809c8a4
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_sad_diff_off_ADDR 0x000038a4
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_sad_diff_off_BITSTART 23
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_sad_diff_off_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_sad_diff_th_ADDR 0x000038a4
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_sad_diff_th_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_sad_diff_th_BITEND 22

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_en_ADDR 0x000038a4
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_en_BITSTART 9
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_en_BITEND 9

#define FRC_TOP__KME_ME2_CALC0__me2_dc_invalid_sel_ADDR 0x000038a4
#define FRC_TOP__KME_ME2_CALC0__me2_dc_invalid_sel_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_dc_invalid_sel_BITEND 8

#define FRC_TOP__KME_ME2_CALC0__me2_pfvdiff_gain_ADDR 0x000038a4
#define FRC_TOP__KME_ME2_CALC0__me2_pfvdiff_gain_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_pfvdiff_gain_BITEND 7

//Register::KME_ME2_CALC0_A8 0x1809c8a8
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_small_mv_off_ADDR 0x000038a8
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_small_mv_off_BITSTART 22
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_small_mv_off_BITEND 22

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_s_off_ADDR 0x000038a8
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_s_off_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_s_off_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_s_th_ADDR 0x000038a8
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_s_th_BITSTART 11
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_s_th_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_off_ADDR 0x000038a8
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_off_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_off_BITEND 10

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_th_ADDR 0x000038a8
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_mvdiff_th_BITEND 9

//Register::KME_ME2_CALC0_AC 0x1809c8ac
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_bv1_follow_en_ADDR 0x000038ac
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_bv1_follow_en_BITSTART 26
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_bv1_follow_en_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_bv1_ref_ADDR 0x000038ac
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_bv1_ref_BITSTART 25
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_pk_bv1_ref_BITEND 25

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_mvdiff_s_range_off_ADDR 0x000038ac
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_mvdiff_s_range_off_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_mvdiff_s_range_off_BITEND 24

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_mvdiff_s_range_ADDR 0x000038ac
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_mvdiff_s_range_BITSTART 14
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_mvdiff_s_range_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_bv_ac_sad_off_ADDR 0x000038ac
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_bv_ac_sad_off_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_bv_ac_sad_off_BITEND 13

#define FRC_TOP__KME_ME2_CALC0__me2_acdc_bv_ac_sad_th_ADDR 0x000038ac
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_bv_ac_sad_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_acdc_bv_ac_sad_th_BITEND 12

//Register::KME_ME2_CALC0_B0 0x1809c8b0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_vy_ADDR 0x000038b0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_vy_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_vy_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_vx_ADDR 0x000038b0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_vx_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_vx_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_gmv_gain_ADDR 0x000038b0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_gmv_gain_BITSTART 3
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_gmv_gain_BITEND 7

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_sel_ADDR 0x000038b0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_sel_BITSTART 1
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_sel_BITEND 2

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_en_ADDR 0x000038b0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_en_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_en_BITEND 0

//Register::KME_ME2_CALC0_B4 0x1809c8b4
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_y2_ADDR 0x000038b4
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_y2_BITSTART 27
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_y2_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_y1_ADDR 0x000038b4
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_y1_BITSTART 22
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_y1_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_x2_ADDR 0x000038b4
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_x2_BITSTART 11
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_x2_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_x1_ADDR 0x000038b4
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_x1_BITEND 10

//Register::KME_ME2_CALC0_B8 0x1809c8b8
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_sad_th_ADDR 0x000038b8
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_sad_th_BITSTART 11
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_sad_th_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_en_ADDR 0x000038b8
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_en_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_en_BITEND 10

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin_sel_ADDR 0x000038b8
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin_sel_BITSTART 9
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin_sel_BITEND 9

#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_s_ADDR 0x000038b8
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_s_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_loop_acbv_limit_mv_s_BITEND 8

//Register::KME_ME2_CALC0_BC 0x1809c8bc
#define FRC_TOP__KME_ME2_CALC0__me2_sad_th_slope_dc_ADDR 0x000038bc
#define FRC_TOP__KME_ME2_CALC0__me2_sad_th_slope_dc_BITSTART 26
#define FRC_TOP__KME_ME2_CALC0__me2_sad_th_slope_dc_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_sec_mv0_gmv_diff_th_ADDR 0x000038bc
#define FRC_TOP__KME_ME2_CALC0__me2_sec_mv0_gmv_diff_th_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_sec_mv0_gmv_diff_th_BITEND 25

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_mvdiff_th_ADDR 0x000038bc
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_mvdiff_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_mvdiff_th_BITEND 12

//Register::KME_ME2_CALC0_C0 0x1809c8c0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_apl_gain_ADDR 0x000038c0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_apl_gain_BITSTART 23
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_apl_gain_BITEND 30

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_sad_gain_ADDR 0x000038c0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_sad_gain_BITSTART 15
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_sad_gain_BITEND 22

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_en_ADDR 0x000038c0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_en_BITSTART 14
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_en_BITEND 14

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_force_bv1_ADDR 0x000038c0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_force_bv1_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin1_force_bv1_BITEND 13

#define FRC_TOP__KME_ME2_CALC0__me2_sec_mv1_gmv_diff_th_ADDR 0x000038c0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_mv1_gmv_diff_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_mv1_gmv_diff_th_BITEND 12

//Register::KME_ME2_CALC0_C4 0x1809c8c4
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_force_bv1_ADDR 0x000038c4
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_force_bv1_BITSTART 29
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_force_bv1_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_nonzero_off_ADDR 0x000038c4
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_nonzero_off_BITSTART 28
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_nonzero_off_BITEND 28

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mv_small_off_ADDR 0x000038c4
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mv_small_off_BITSTART 27
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mv_small_off_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_sad_th_ADDR 0x000038c4
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_sad_th_BITSTART 14
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_sad_th_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mvdiff_off_ADDR 0x000038c4
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mvdiff_off_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mvdiff_off_BITEND 13

#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mvdiff_th_ADDR 0x000038c4
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mvdiff_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_sec_multimin2_mvdiff_th_BITEND 12

//Register::KME_ME2_CALC0_C8 0x1809c8c8
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_mvdiff_th_ADDR 0x000038c8
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_mvdiff_th_BITSTART 15
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_mvdiff_th_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_sad_th_ADDR 0x000038c8
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_sad_th_BITSTART 2
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_sad_th_BITEND 14

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_en_ADDR 0x000038c8
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_en_BITSTART 1
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_en_BITEND 1

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin_sel_ADDR 0x000038c8
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin_sel_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin_sel_BITEND 0

//Register::KME_ME2_CALC0_CC 0x1809c8cc
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_en_ADDR 0x000038cc
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_en_BITSTART 27
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_en_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_force_bv1_ADDR 0x000038cc
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_force_bv1_BITSTART 26
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin1_force_bv1_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_fst_mv1_gmv_diff_th_ADDR 0x000038cc
#define FRC_TOP__KME_ME2_CALC0__me2_fst_mv1_gmv_diff_th_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_fst_mv1_gmv_diff_th_BITEND 25

#define FRC_TOP__KME_ME2_CALC0__me2_fst_mv0_gmv_diff_th_ADDR 0x000038cc
#define FRC_TOP__KME_ME2_CALC0__me2_fst_mv0_gmv_diff_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_mv0_gmv_diff_th_BITEND 12

//Register::KME_ME2_CALC0_D0 0x1809c8d0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mvdiff_off_ADDR 0x000038d0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mvdiff_off_BITSTART 29
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mvdiff_off_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mvdiff_th_ADDR 0x000038d0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mvdiff_th_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mvdiff_th_BITEND 28

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_apl_gain_ADDR 0x000038d0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_apl_gain_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_apl_gain_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_sad_gain_ADDR 0x000038d0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_sad_gain_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_sad_gain_BITEND 7

//Register::KME_ME2_CALC0_D4 0x1809c8d4
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_sad_th_ADDR 0x000038d4
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_sad_th_BITSTART 17
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_sad_th_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_en_ADDR 0x000038d4
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_en_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_en_BITEND 16

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_force_bv1_ADDR 0x000038d4
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_force_bv1_BITSTART 15
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_force_bv1_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_nonzero_off_ADDR 0x000038d4
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_nonzero_off_BITSTART 14
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_nonzero_off_BITEND 14

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mv_small_off_ADDR 0x000038d4
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mv_small_off_BITSTART 13
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_mv_small_off_BITEND 13

#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_sad_th_ADDR 0x000038d4
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_sad_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_fst_multimin2_sad_th_BITEND 12

//Register::KME_ME2_CALC0_D8 0x1809c8d8
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_sm_mv_th_ADDR 0x000038d8
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_sm_mv_th_BITSTART 22
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_sm_mv_th_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_ph_mvdiff_gain_ADDR 0x000038d8
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_ph_mvdiff_gain_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_ph_mvdiff_gain_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_ip_pi_mvdiff_gain_ADDR 0x000038d8
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_ip_pi_mvdiff_gain_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_ip_pi_mvdiff_gain_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_sm_mv_th_ADDR 0x000038d8
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_sm_mv_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__kme_me2_sec_small_object_sm_mv_th_BITEND 9

//Register::KME_ME2_CALC0_DC 0x1809c8dc
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_ero_apl_show_idx_ADDR 0x000038dc
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_ero_apl_show_idx_BITSTART 26
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_ero_apl_show_idx_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_ph_mvdiff_gain_ADDR 0x000038dc
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_ph_mvdiff_gain_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_ph_mvdiff_gain_BITEND 25

#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_ip_pi_mvdiff_gain_ADDR 0x000038dc
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_ip_pi_mvdiff_gain_BITSTART 14
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_ip_pi_mvdiff_gain_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_sad_th_ADDR 0x000038dc
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_sad_th_BITSTART 1
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_sad_th_BITEND 13

#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_en_ADDR 0x000038dc
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_en_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__kme_me2_fst_small_object_en_BITEND 0

//Register::KME_ME2_CALC0_E0 0x1809c8e0
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_force_bv1_ADDR 0x000038e0
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_force_bv1_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_force_bv1_BITEND 30

#define FRC_TOP__KME_ME2_CALC0__me2_force_mv_y_ADDR 0x000038e0
#define FRC_TOP__KME_ME2_CALC0__me2_force_mv_y_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_force_mv_y_BITEND 9

//Register::KME_ME2_CALC0_E4 0x1809c8e4
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_force_bv2_ADDR 0x000038e4
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_force_bv2_BITSTART 11
#define FRC_TOP__KME_ME2_CALC0__me2_dbg_force_bv2_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_force_mv_x_ADDR 0x000038e4
#define FRC_TOP__KME_ME2_CALC0__me2_force_mv_x_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_force_mv_x_BITEND 10

//Register::KME_ME2_CALC0_E8 0x1809c8e8
#define FRC_TOP__KME_ME2_CALC0__me2_sm_obj_bv1_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_sm_obj_bv1_dbg_sel_BITSTART 26
#define FRC_TOP__KME_ME2_CALC0__me2_sm_obj_bv1_dbg_sel_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_sm_obj_bv0_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_sm_obj_bv0_dbg_sel_BITSTART 24
#define FRC_TOP__KME_ME2_CALC0__me2_sm_obj_bv0_dbg_sel_BITEND 25

#define FRC_TOP__KME_ME2_CALC0__me2_mm_bv2_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_mm_bv2_dbg_sel_BITSTART 22
#define FRC_TOP__KME_ME2_CALC0__me2_mm_bv2_dbg_sel_BITEND 23

#define FRC_TOP__KME_ME2_CALC0__me2_mm_bv1_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_mm_bv1_dbg_sel_BITSTART 20
#define FRC_TOP__KME_ME2_CALC0__me2_mm_bv1_dbg_sel_BITEND 21

#define FRC_TOP__KME_ME2_CALC0__me2_limit_bv2_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_limit_bv2_dbg_sel_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_limit_bv2_dbg_sel_BITEND 19

#define FRC_TOP__KME_ME2_CALC0__me2_limit_bv1_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_limit_bv1_dbg_sel_BITSTART 16
#define FRC_TOP__KME_ME2_CALC0__me2_limit_bv1_dbg_sel_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_pk_bv2_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_pk_bv2_dbg_sel_BITSTART 14
#define FRC_TOP__KME_ME2_CALC0__me2_pk_bv2_dbg_sel_BITEND 15

#define FRC_TOP__KME_ME2_CALC0__me2_pk_bv1_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_pk_bv1_dbg_sel_BITSTART 12
#define FRC_TOP__KME_ME2_CALC0__me2_pk_bv1_dbg_sel_BITEND 13

#define FRC_TOP__KME_ME2_CALC0__me2_vec_ac_sec2_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_vec_ac_sec2_dbg_sel_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_vec_ac_sec2_dbg_sel_BITEND 11

#define FRC_TOP__KME_ME2_CALC0__me2_vec_ac_sec1_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_vec_ac_sec1_dbg_sel_BITSTART 8
#define FRC_TOP__KME_ME2_CALC0__me2_vec_ac_sec1_dbg_sel_BITEND 9

#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_sec2_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_sec2_dbg_sel_BITSTART 6
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_sec2_dbg_sel_BITEND 7

#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_sec1_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_sec1_dbg_sel_BITSTART 4
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_sec1_dbg_sel_BITEND 5

#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_fst2_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_fst2_dbg_sel_BITSTART 2
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_fst2_dbg_sel_BITEND 3

#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_fst1_dbg_sel_ADDR 0x000038e8
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_fst1_dbg_sel_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_vec_dc_fst1_dbg_sel_BITEND 1

//Register::KME_ME2_CALC0_EC 0x1809c8ec
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_h0_ADDR 0x000038ec
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_h0_BITSTART 23
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_h0_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_x_ADDR 0x000038ec
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_x_BITSTART 12
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_x_BITEND 22

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_y_ADDR 0x000038ec
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_y_BITSTART 2
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_y_BITEND 11

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mode_ADDR 0x000038ec
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mode_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mode_BITEND 1

//Register::KME_ME2_CALC0_F0 0x1809c8f0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_row_size_ADDR 0x000038f0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_row_size_BITSTART 31
#define FRC_TOP__KME_ME2_CALC0__me2_patt_row_size_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_patt_blk_size_ADDR 0x000038f0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_blk_size_BITSTART 30
#define FRC_TOP__KME_ME2_CALC0__me2_patt_blk_size_BITEND 30

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_h1_ADDR 0x000038f0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_h1_BITSTART 21
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_h1_BITEND 29

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_x1_ADDR 0x000038f0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_x1_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_x1_BITEND 20

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_y1_ADDR 0x000038f0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_y1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_mv_y1_BITEND 9

//Register::KME_ME2_CALC0_F4 0x1809c8f4
#define FRC_TOP__KME_ME2_CALC0__me2_calc_show_scan_ADDR 0x000038f4
#define FRC_TOP__KME_ME2_CALC0__me2_calc_show_scan_BITSTART 27
#define FRC_TOP__KME_ME2_CALC0__me2_calc_show_scan_BITEND 27

#define FRC_TOP__KME_ME2_CALC0__me2_patt_blk_num_ADDR 0x000038f4
#define FRC_TOP__KME_ME2_CALC0__me2_patt_blk_num_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_patt_blk_num_BITEND 26

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_v1_ADDR 0x000038f4
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_v1_BITSTART 9
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_v1_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_v0_ADDR 0x000038f4
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_v0_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_v0_BITEND 8

//Register::KME_ME2_CALC0_F8 0x1809c8f8
#define FRC_TOP__KME_ME2_CALC0__me2_sad_th_base_dc_ADDR 0x000038f8
#define FRC_TOP__KME_ME2_CALC0__me2_sad_th_base_dc_BITSTART 19
#define FRC_TOP__KME_ME2_CALC0__me2_sad_th_base_dc_BITEND 31

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_patt_pr_ADDR 0x000038f8
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_patt_pr_BITSTART 18
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_patt_pr_BITEND 18

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_self_cycle_ADDR 0x000038f8
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_self_cycle_BITSTART 10
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_self_cycle_BITEND 17

#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_self_en_ADDR 0x000038f8
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_self_en_BITSTART 9
#define FRC_TOP__KME_ME2_CALC0__me2_patt_mv_pat_self_en_BITEND 9

#define FRC_TOP__KME_ME2_CALC0__me2_patt_row_num_ADDR 0x000038f8
#define FRC_TOP__KME_ME2_CALC0__me2_patt_row_num_BITSTART 0
#define FRC_TOP__KME_ME2_CALC0__me2_patt_row_num_BITEND 8

/*KME_ME2_CALC1*/
//Register::KME_ME2_CALC1_00 0x1809ba00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y2_ADDR 0x00002a00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y2_BITSTART 23
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y2_BITEND 28

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y1_ADDR 0x00002a00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y1_BITSTART 17
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y1_BITEND 22

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_gain_ADDR 0x00002a00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_gain_BITSTART 7
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_gain_BITEND 16

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_en_ADDR 0x00002a00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_en_BITSTART 6
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_en_BITEND 6

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_en_ADDR 0x00002a00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_en_BITSTART 5
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_en_BITEND 5

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_en_ADDR 0x00002a00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_en_BITSTART 4
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_en_BITEND 4

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_mode_ADDR 0x00002a00
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_mode_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_mode_BITEND 3

//Register::KME_ME2_CALC1_04 0x1809ba04
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x4_ADDR 0x00002a04
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x4_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x4_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x3_ADDR 0x00002a04
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x3_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x3_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x2_ADDR 0x00002a04
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x2_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x1_ADDR 0x00002a04
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_x1_BITEND 7

//Register::KME_ME2_CALC1_08 0x1809ba08
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope2_ADDR 0x00002a08
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope2_BITSTART 21
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope2_BITEND 29

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope1_ADDR 0x00002a08
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope1_BITSTART 12
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope1_BITEND 20

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y4_ADDR 0x00002a08
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y4_BITSTART 6
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y4_BITEND 11

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y3_ADDR 0x00002a08
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_y3_BITEND 5

//Register::KME_ME2_CALC1_0C 0x1809ba0c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_x1_ADDR 0x00002a0c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_x1_BITSTART 9
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_x1_BITEND 20

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope3_ADDR 0x00002a0c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_rnd_slope3_BITEND 8

//Register::KME_ME2_CALC1_10 0x1809ba10
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_y2_ADDR 0x00002a10
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_y2_BITSTART 18
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_y2_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_y1_ADDR 0x00002a10
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_y1_BITSTART 12
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_y1_BITEND 17

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_x2_ADDR 0x00002a10
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_x2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_x2_BITEND 11

//Register::KME_ME2_CALC1_14 0x1809ba14
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_slope1_ADDR 0x00002a14
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_slope1_BITSTART 11
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_slope1_BITEND 21

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_slope1_ADDR 0x00002a14
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_cnt_slope1_BITEND 10

//Register::KME_ME2_CALC1_18 0x1809ba18
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_y2_ADDR 0x00002a18
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_y2_BITSTART 26
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_y2_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_y1_ADDR 0x00002a18
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_y1_BITSTART 20
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_y1_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_x2_ADDR 0x00002a18
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_x2_BITSTART 10
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_x2_BITEND 19

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_x1_ADDR 0x00002a18
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_ucf_x1_BITEND 9

//Register::KME_ME2_CALC1_1C 0x1809ba1c
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_slope_ac_ADDR 0x00002a1c
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_slope_ac_BITSTART 26
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_slope_ac_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x2_ADDR 0x00002a1c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x2_BITSTART 13
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x2_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x1_ADDR 0x00002a1c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x1_BITEND 12

//Register::KME_ME2_CALC1_20 0x1809ba20
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y1_ADDR 0x00002a20
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y1_BITSTART 13
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y1_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x3_ADDR 0x00002a20
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_x3_BITEND 12

//Register::KME_ME2_CALC1_24 0x1809ba24
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y3_ADDR 0x00002a24
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y3_BITSTART 13
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y3_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y2_ADDR 0x00002a24
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_y2_BITEND 12

//Register::KME_ME2_CALC1_28 0x1809ba28
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_slope2_ADDR 0x00002a28
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_slope2_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_slope2_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_slope1_ADDR 0x00002a28
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_gmv_sad_slope1_BITEND 15

//Register::KME_ME2_CALC1_2C 0x1809ba2c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x2_ADDR 0x00002a2c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x2_BITSTART 13
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x2_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x1_ADDR 0x00002a2c
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x1_BITEND 12

//Register::KME_ME2_CALC1_30 0x1809ba30
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y1_ADDR 0x00002a30
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y1_BITSTART 13
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y1_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x3_ADDR 0x00002a30
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x3_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_x3_BITEND 12

//Register::KME_ME2_CALC1_34 0x1809ba34
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y3_ADDR 0x00002a34
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y3_BITSTART 13
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y3_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y2_ADDR 0x00002a34
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y2_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_y2_BITEND 12

//Register::KME_ME2_CALC1_38 0x1809ba38
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_slope2_ADDR 0x00002a38
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_slope2_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_slope2_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_slope1_ADDR 0x00002a38
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_adptpnt_zmv_sad_slope1_BITEND 15

//Register::KME_ME2_CALC1_3C 0x1809ba3c
#define FRC_TOP__KME_ME2_CALC1__me2_hact_ADDR 0x00002a3c
#define FRC_TOP__KME_ME2_CALC1__me2_hact_BITSTART 21
#define FRC_TOP__KME_ME2_CALC1__me2_hact_BITEND 29

#define FRC_TOP__KME_ME2_CALC1__me2_fast_mvy_th_ADDR 0x00002a3c
#define FRC_TOP__KME_ME2_CALC1__me2_fast_mvy_th_BITSTART 11
#define FRC_TOP__KME_ME2_CALC1__me2_fast_mvy_th_BITEND 20

#define FRC_TOP__KME_ME2_CALC1__me2_fast_mvx_th_ADDR 0x00002a3c
#define FRC_TOP__KME_ME2_CALC1__me2_fast_mvx_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_fast_mvx_th_BITEND 10

//Register::KME_ME2_CALC1_40 0x1809ba40
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_base_ac_ADDR 0x00002a40
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_base_ac_BITSTART 9
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_base_ac_BITEND 21

#define FRC_TOP__KME_ME2_CALC1__me2_vact_ADDR 0x00002a40
#define FRC_TOP__KME_ME2_CALC1__me2_vact_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_vact_BITEND 8

//Register::KME_ME2_GMVCOST_0 0x1809ba50
#define FRC_TOP__KME_ME2_CALC1__me2_gmvcost_sel_ADDR 0x00002a50
#define FRC_TOP__KME_ME2_CALC1__me2_gmvcost_sel_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_gmvcost_sel_BITEND 31

//Register::KME_ME2_GMVCOST_1 0x1809ba54
#define FRC_TOP__KME_ME2_CALC1__me2_gmvcost_psad_min_ADDR 0x00002a54
#define FRC_TOP__KME_ME2_CALC1__me2_gmvcost_psad_min_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__me2_gmvcost_psad_min_BITEND 14

#define FRC_TOP__KME_ME2_CALC1__me2_gmvd_gain_ADDR 0x00002a54
#define FRC_TOP__KME_ME2_CALC1__me2_gmvd_gain_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_gmvd_gain_BITEND 5

//Register::KME_ME2_TOP_SHM_0 0x1809ba58
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_min_sad_th_ADDR 0x00002a58
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_min_sad_th_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_min_sad_th_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_avg_ac0_ADDR 0x00002a58
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_avg_ac0_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_avg_ac0_BITEND 21

#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dtl_h_ADDR 0x00002a58
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dtl_h_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dtl_h_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dtl_l_ADDR 0x00002a58
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dtl_l_BITSTART 2
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dtl_l_BITEND 7

#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_force_en_ADDR 0x00002a58
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_force_en_BITSTART 1
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_force_en_BITEND 1

#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_en_ADDR 0x00002a58
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_en_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_en_BITEND 0

//Register::KME_ME2_TOP_SHM_1 0x1809ba5c
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_ac_alpha_ADDR 0x00002a5c
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_ac_alpha_BITSTART 26
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_ac_alpha_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dyn_SAD_th1_ADDR 0x00002a5c
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dyn_SAD_th1_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dyn_SAD_th1_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dyn_SAD_th0_ADDR 0x00002a5c
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dyn_SAD_th0_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__kme_me2_vbuf_shm_dyn_SAD_th0_BITEND 9

//Register::KME_ME2_FLT_PROT 0x1809ba60
#define FRC_TOP__KME_ME2_CALC1__me2_zmv_th_ADDR 0x00002a60
#define FRC_TOP__KME_ME2_CALC1__me2_zmv_th_BITSTART 28
#define FRC_TOP__KME_ME2_CALC1__me2_zmv_th_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_gain_ADDR 0x00002a60
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_gain_BITSTART 26
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_gain_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__me2_flt_gain_mode_ADDR 0x00002a60
#define FRC_TOP__KME_ME2_CALC1__me2_flt_gain_mode_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__me2_flt_gain_mode_BITEND 25

#define FRC_TOP__KME_ME2_CALC1__me2_mv_th_ADDR 0x00002a60
#define FRC_TOP__KME_ME2_CALC1__me2_mv_th_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__me2_mv_th_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__me2_zsad_th_gain_ADDR 0x00002a60
#define FRC_TOP__KME_ME2_CALC1__me2_zsad_th_gain_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__me2_zsad_th_gain_BITEND 9

//Register::KME_ME2_FLT_PROT_SAD 0x1809ba64
#define FRC_TOP__KME_ME2_CALC1__me2_zsad_th_l_ADDR 0x00002a64
#define FRC_TOP__KME_ME2_CALC1__me2_zsad_th_l_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__me2_zsad_th_l_BITEND 28

#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_l_ADDR 0x00002a64
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_l_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_sad_th_l_BITEND 12

//Register::KME_ME2_TOP0_HIGH_DET 0x1809ba68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bld_type_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bld_type_BITSTART 25
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bld_type_BITEND 26

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_replace_mv_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_replace_mv_BITSTART 21
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_replace_mv_BITEND 24

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_replace_type_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_replace_type_BITSTART 20
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_replace_type_BITEND 20

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_limit_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_limit_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_limit_BITEND 19

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_th_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_th_BITSTART 13
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_th_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_en_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_en_BITSTART 12
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_bv_en_BITEND 12

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_cddpnt_half_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_cddpnt_half_BITSTART 11
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_cddpnt_half_BITEND 11

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_th_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_th_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_th_BITEND 10

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_en_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_en_BITSTART 7
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_zmv_en_BITEND 7

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_mask_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_mask_BITSTART 4
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_mask_BITEND 6

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_th_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_th_BITSTART 1
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_th_BITEND 3

#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_en_ADDR 0x00002a68
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_en_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__me2_high_det_updt_en_BITEND 0

//Register::KME_ME2_CALC1_VST_CTRL_0 0x1809ba6c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Enable_ADDR 0x00002a6c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Enable_BITSTART 31
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Enable_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_MvDiff_ADDR 0x00002a6c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_MvDiff_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_MvDiff_BITEND 26

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Penalty_ADDR 0x00002a6c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Penalty_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Penalty_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_TargetY_ADDR 0x00002a6c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_TargetY_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_TargetY_BITEND 13

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_TargetX_ADDR 0x00002a6c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_TargetX_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_TargetX_BITEND 5

//Register::KME_ME2_CALC1_VST_CTRL_1 0x1809ba70
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_MaxMinDiff_ADDR 0x00002a70
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_MaxMinDiff_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_MaxMinDiff_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_CoreAPL_ADDR 0x00002a70
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_CoreAPL_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_CoreAPL_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_MaxValue_ADDR 0x00002a70
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_MaxValue_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_MaxValue_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_Offset_ADDR 0x00002a70
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_Offset_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_Offset_BITEND 7

//Register::KME_ME2_CALC1_VST_CTRL_2 0x1809ba74
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_XEnd_ADDR 0x00002a74
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_XEnd_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_XEnd_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_XSta_ADDR 0x00002a74
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_XSta_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_Boundary_XSta_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_GainCurve_Slope2_ADDR 0x00002a74
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_GainCurve_Slope2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_GainCurve_Slope2_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_GainCurve_Slope1_ADDR 0x00002a74
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_GainCurve_Slope1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_GainCurve_Slope1_BITEND 7

//Register::KME_ME2_CALC1_VST_CTRL_3 0x1809ba78
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_APL2MaxValue_Ratio_ADDR 0x00002a78
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_APL2MaxValue_Ratio_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_APL2MaxValue_Ratio_BITEND 29

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_APL2MaxMinDiff_Ratio_ADDR 0x00002a78
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_APL2MaxMinDiff_Ratio_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_Apply_APL2MaxMinDiff_Ratio_BITEND 21

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_spatial_mvd_shiftbit_ADDR 0x00002a78
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_spatial_mvd_shiftbit_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_spatial_mvd_shiftbit_BITEND 9

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_mvd_shiftbit_ADDR 0x00002a78
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_mvd_shiftbit_BITSTART 4
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_mvd_shiftbit_BITEND 5

#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_SAD_shiftbit_ADDR 0x00002a78
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_SAD_shiftbit_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_VST_acdcpk_SAD_shiftbit_BITEND 1

//Register::SATD0 0x1809ba7c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_dctype_sel_ADDR 0x00002a7c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_dctype_sel_BITSTART 31
#define FRC_TOP__KME_ME2_CALC1__reg_me2_dctype_sel_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dc_bld_en_ADDR 0x00002a7c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dc_bld_en_BITSTART 27
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dc_bld_en_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dc_bld_mode_sel_ADDR 0x00002a7c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dc_bld_mode_sel_BITSTART 26
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dc_bld_mode_sel_BITEND 26

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x3_ADDR 0x00002a7c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x3_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x3_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x2_ADDR 0x00002a7c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x2_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x1_ADDR 0x00002a7c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_x1_BITEND 7

//Register::SATD1 0x1809ba80
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_coef_4x4_ADDR 0x00002a80
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_coef_4x4_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_coef_4x4_BITEND 29

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_slope2_ADDR 0x00002a80
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_slope2_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_slope2_BITEND 19

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_slope1_ADDR 0x00002a80
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_slope1_BITSTART 12
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_slope1_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y3_ADDR 0x00002a80
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y3_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y3_BITEND 11

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y2_ADDR 0x00002a80
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y2_BITSTART 4
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y2_BITEND 7

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y1_ADDR 0x00002a80
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_bldapl_y1_BITEND 3

//Register::SATD2 0x1809ba84
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_mode_ADDR 0x00002a84
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_mode_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_mode_BITEND 26

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x3_ADDR 0x00002a84
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x3_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x3_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x2_ADDR 0x00002a84
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x2_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x2_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x1_ADDR 0x00002a84
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_x1_BITEND 7

//Register::SATD3 0x1809ba88
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_slope2_ADDR 0x00002a88
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_slope2_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_slope2_BITEND 19

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_slope1_ADDR 0x00002a88
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_slope1_BITSTART 12
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_slope1_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y3_ADDR 0x00002a88
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y3_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y3_BITEND 11

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y2_ADDR 0x00002a88
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y2_BITSTART 4
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y2_BITEND 7

#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y1_ADDR 0x00002a88
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y1_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_satd_dcn_blddtl_y1_BITEND 3

//Register::SATD4 0x1809ba8c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_bvlogoprotecten_ADDR 0x00002a8c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_bvlogoprotecten_BITSTART 31
#define FRC_TOP__KME_ME2_CALC1__reg_me2_bvlogoprotecten_BITEND 31

//Register::EDGE_DET 0x1809ba90
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_thr_ADDR 0x00002a90
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_thr_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_thr_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_aplratio_ADDR 0x00002a90
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_aplratio_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_aplratio_BITEND 20

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_ratio_ADDR 0x00002a90
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_ratio_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_ratio_BITEND 11

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_hv_ratio_ADDR 0x00002a90
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_hv_ratio_BITSTART 4
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_hv_ratio_BITEND 5

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_adpthr_modesel_ADDR 0x00002a90
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_adpthr_modesel_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_eng_adpthr_modesel_BITEND 0

//Register::EDGE_RETIMER 0x1809ba94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefromppfv_enable_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefromppfv_enable_BITSTART 31
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefromppfv_enable_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefrompfv_enable_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefrompfv_enable_BITSTART 30
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefrompfv_enable_BITEND 30

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgepostproc_enable_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgepostproc_enable_BITSTART 29
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgepostproc_enable_BITEND 29

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgeretimer_yrange_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgeretimer_yrange_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgeretimer_yrange_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_type_debug_sel_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_type_debug_sel_BITSTART 22
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_type_debug_sel_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_type_debug_en_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_type_debug_en_BITSTART 21
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edge_type_debug_en_BITEND 21

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefromppfv_modifypos_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefromppfv_modifypos_BITSTART 12
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefromppfv_modifypos_BITEND 20

#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefrompfv_modifypos_ADDR 0x00002a94
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefrompfv_modifypos_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_edgefrompfv_modifypos_BITEND 8

//Register::KME_ME2_ME12_COMPARE 0x1809ba98
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me12_pfv_diff_th_ADDR 0x00002a98
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me12_pfv_diff_th_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me12_pfv_diff_th_BITEND 19

#define FRC_TOP__KME_ME2_CALC1__reg_me2_me1_pfv_sad_th_ADDR 0x00002a98
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me1_pfv_sad_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me1_pfv_sad_th_BITEND 7

//Register::KME_ME2_ME12_COMPARE2 0x1809ba9c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me12_ppfv_diff_th_ADDR 0x00002a9c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me12_ppfv_diff_th_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me12_ppfv_diff_th_BITEND 19

#define FRC_TOP__KME_ME2_CALC1__reg_me2_me1_ppfv_sad_th_ADDR 0x00002a9c
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me1_ppfv_sad_th_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__reg_me2_me1_ppfv_sad_th_BITEND 7

//Register::KME_ME2_CALC1_BC 0x1809babc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn0_cnt_fast_mvy_ADDR 0x00002abc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn0_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn0_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn0_cnt_fast_mvx_ADDR 0x00002abc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn0_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn0_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_C0 0x1809bac0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn1_cnt_fast_mvy_ADDR 0x00002ac0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn1_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn1_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn1_cnt_fast_mvx_ADDR 0x00002ac0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn1_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn1_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_C4 0x1809bac4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn2_cnt_fast_mvy_ADDR 0x00002ac4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn2_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn2_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn2_cnt_fast_mvx_ADDR 0x00002ac4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn2_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn2_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_C8 0x1809bac8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn3_cnt_fast_mvy_ADDR 0x00002ac8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn3_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn3_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn3_cnt_fast_mvx_ADDR 0x00002ac8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn3_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn3_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_CC 0x1809bacc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn4_cnt_fast_mvy_ADDR 0x00002acc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn4_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn4_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn4_cnt_fast_mvx_ADDR 0x00002acc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn4_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn4_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_D0 0x1809bad0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn5_cnt_fast_mvy_ADDR 0x00002ad0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn5_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn5_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn5_cnt_fast_mvx_ADDR 0x00002ad0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn5_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn5_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_D4 0x1809bad4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn6_cnt_fast_mvy_ADDR 0x00002ad4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn6_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn6_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn6_cnt_fast_mvx_ADDR 0x00002ad4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn6_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn6_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_D8 0x1809bad8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn7_cnt_fast_mvy_ADDR 0x00002ad8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn7_cnt_fast_mvy_BITSTART 14
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn7_cnt_fast_mvy_BITEND 27

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn7_cnt_fast_mvx_ADDR 0x00002ad8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn7_cnt_fast_mvx_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rgn7_cnt_fast_mvx_BITEND 13

//Register::KME_ME2_CALC1_DC 0x1809badc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_gmv_cnt_ADDR 0x00002adc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_gmv_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_gmv_cnt_BITEND 7

//Register::KME_ME2_CALC1_E0 0x1809bae0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt3_ADDR 0x00002ae0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt3_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt3_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt2_ADDR 0x00002ae0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt2_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt2_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt1_ADDR 0x00002ae0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt1_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt1_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt0_ADDR 0x00002ae0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt0_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt0_BITEND 7

//Register::KME_ME2_CALC1_E4 0x1809bae4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt7_ADDR 0x00002ae4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt7_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt7_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt6_ADDR 0x00002ae4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt6_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt6_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt5_ADDR 0x00002ae4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt5_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt5_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt4_ADDR 0x00002ae4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt4_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt4_BITEND 7

//Register::KME_ME2_CALC1_E8 0x1809bae8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt11_ADDR 0x00002ae8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt11_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt11_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt10_ADDR 0x00002ae8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt10_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt10_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt9_ADDR 0x00002ae8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt9_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt9_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt8_ADDR 0x00002ae8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt8_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt8_BITEND 7

//Register::KME_ME2_CALC1_EC 0x1809baec
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt15_ADDR 0x00002aec
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt15_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt15_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt14_ADDR 0x00002aec
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt14_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt14_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt13_ADDR 0x00002aec
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt13_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt13_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt12_ADDR 0x00002aec
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt12_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt12_BITEND 7

//Register::KME_ME2_CALC1_F0 0x1809baf0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt19_ADDR 0x00002af0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt19_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt19_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt18_ADDR 0x00002af0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt18_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt18_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt17_ADDR 0x00002af0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt17_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt17_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt16_ADDR 0x00002af0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt16_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt16_BITEND 7

//Register::KME_ME2_CALC1_F4 0x1809baf4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt23_ADDR 0x00002af4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt23_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt23_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt22_ADDR 0x00002af4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt22_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt22_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt21_ADDR 0x00002af4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt21_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt21_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt20_ADDR 0x00002af4
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt20_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt20_BITEND 7

//Register::KME_ME2_CALC1_F8 0x1809baf8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt27_ADDR 0x00002af8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt27_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt27_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt26_ADDR 0x00002af8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt26_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt26_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt25_ADDR 0x00002af8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt25_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt25_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt24_ADDR 0x00002af8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt24_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt24_BITEND 7

//Register::KME_ME2_CALC1_FC 0x1809bafc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt31_ADDR 0x00002afc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt31_BITSTART 24
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt31_BITEND 31

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt30_ADDR 0x00002afc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt30_BITSTART 16
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt30_BITEND 23

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt29_ADDR 0x00002afc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt29_BITSTART 8
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt29_BITEND 15

#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt28_ADDR 0x00002afc
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt28_BITSTART 0
#define FRC_TOP__KME_ME2_CALC1__regr_me2_rmv_cnt28_BITEND 7

/*KME_ME2_VBUF_TOP*/
//Register::KME_ME2_VBUF_TOP_00 0x1809c700
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_monitor_cnt_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_monitor_cnt_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_monitor_cnt_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_pfv_mvy_range_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_pfv_mvy_range_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_pfv_mvy_range_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_pfv_dm_debug_pattern_en_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_pfv_dm_debug_pattern_en_BITSTART 2
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_pfv_dm_debug_pattern_en_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mode_sel_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mode_sel_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mode_sel_BITEND 1

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_en_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_en_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_en_BITEND 0

//Register::KME_ME2_VBUF_TOP_04 0x1809c704
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ppfv_mvy_range_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ppfv_mvy_range_BITSTART 23
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ppfv_mvy_range_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ppfv_dm_debug_pattern_en_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ppfv_dm_debug_pattern_en_BITSTART 22
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ppfv_dm_debug_pattern_en_BITEND 22

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_mv_fetch_ln_1_row_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_mv_fetch_ln_1_row_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_mv_fetch_ln_1_row_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_mv_prefetch_ln_num_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_mv_prefetch_ln_num_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_mv_prefetch_ln_num_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_req_intr_interval_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_req_intr_interval_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_req_intr_interval_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_req_interval_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_req_interval_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_pfv_req_interval_BITEND 7

//Register::KME_ME2_VBUF_TOP_08 0x1809c708
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_req_interval_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_req_interval_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_req_interval_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_monitor_cnt_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_monitor_cnt_BITEND 17

//Register::KME_ME2_VBUF_TOP_0C 0x1809c70c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ph_mvy_range_ADDR 0x0000370c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ph_mvy_range_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ph_mvy_range_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ph_dm_debug_pattern_en_ADDR 0x0000370c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ph_dm_debug_pattern_en_BITSTART 14
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_ph_dm_debug_pattern_en_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ppfv_mv_fetch_ln_1_row_ADDR 0x0000370c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ppfv_mv_fetch_ln_1_row_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ppfv_mv_fetch_ln_1_row_BITEND 13

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ppfv_mv_prefetch_ln_num_ADDR 0x0000370c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ppfv_mv_prefetch_ln_num_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ppfv_mv_prefetch_ln_num_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_req_intr_interval_ADDR 0x0000370c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_req_intr_interval_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ppfv_req_intr_interval_BITEND 7

//Register::KME_ME2_VBUF_TOP_10 0x1809c710
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_mv_prefetch_ln_num_ADDR 0x00003710
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_mv_prefetch_ln_num_BITSTART 26
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_mv_prefetch_ln_num_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ph_req_interval_ADDR 0x00003710
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ph_req_interval_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ph_req_interval_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ph_monitor_cnt_ADDR 0x00003710
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ph_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dm_ph_monitor_cnt_BITEND 17

//Register::KME_ME2_VBUF_TOP_14 0x1809c714
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_data_y_ADDR 0x00003714
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_data_y_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_data_y_BITEND 22

#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_data_x_ADDR 0x00003714
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_data_x_BITSTART 2
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_data_x_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_en_ADDR 0x00003714
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_en_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_en_BITEND 1

#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_en_ADDR 0x00003714
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_en_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_l_force_en_BITEND 0

//Register::KME_ME2_VBUF_TOP_18 0x1809c718
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_3dpr_en_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_3dpr_en_BITSTART 23
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_3dpr_en_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sram_ls_value_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sram_ls_value_BITSTART 22
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sram_ls_value_BITEND 22

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sram_ls_en_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sram_ls_en_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sram_ls_en_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_data_y_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_data_y_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_data_y_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_data_x_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_data_x_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__me2_vbuf_pfv_3dpr_dm_r_force_data_x_BITEND 10

//Register::KME_ME2_VBUF_TOP_1C 0x1809c71c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blksize_hact_ADDR 0x0000371c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blksize_hact_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blksize_hact_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blksize_vact_ADDR 0x0000371c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blksize_vact_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blksize_vact_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blksize_hact_ADDR 0x0000371c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blksize_hact_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blksize_hact_BITEND 8

//Register::KME_ME2_VBUF_TOP_20 0x1809c720
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_right_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_right_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_right_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_left_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_left_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_left_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blksize_vact_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blksize_vact_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blksize_vact_BITEND 8

//Register::KME_ME2_VBUF_TOP_24 0x1809c724
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_left_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_left_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_left_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_bot_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_bot_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_bot_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_top_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_top_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pfv_blk_rim_top_BITEND 8

//Register::KME_ME2_VBUF_TOP_28 0x1809c728
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_bot_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_bot_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_bot_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_top_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_top_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_top_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_right_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_right_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_blk_rim_right_BITEND 8

//Register::KME_ME2_VBUF_TOP_2C 0x1809c72c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_offset_nums_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_offset_nums_BITSTART 26
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_offset_nums_BITEND 28

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_nums_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_nums_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_nums_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_gmv_offset_nums_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_gmv_offset_nums_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_gmv_offset_nums_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_2nd_row_delay_nums_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_2nd_row_delay_nums_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_2nd_row_delay_nums_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_doublescan_fsearch_en_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_doublescan_fsearch_en_BITSTART 14
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_doublescan_fsearch_en_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_doublescan_en_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_doublescan_en_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_doublescan_en_BITEND 13

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsm_empty_cycle_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsm_empty_cycle_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsm_empty_cycle_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_data_prepare_cycle_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_data_prepare_cycle_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_data_prepare_cycle_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_pfv_h_ratio_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_pfv_h_ratio_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_pfv_h_ratio_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_pfv_v_ratio_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_pfv_v_ratio_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_pfv_v_ratio_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_rim_mode_ADDR 0x0000372c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_rim_mode_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_rim_mode_BITEND 0

//Register::KME_ME2_VBUF_TOP_30 0x1809c730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_nums_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_nums_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_nums_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_gmv_offset_nums_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_gmv_offset_nums_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_gmv_offset_nums_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_nums_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_nums_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_nums_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_gmv_en_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_gmv_en_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_gmv_en_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_zmv_en_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_zmv_en_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_zmv_en_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_offset_nums_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_offset_nums_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_offset_nums_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_nums_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_nums_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_nums_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_offset_nums_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_offset_nums_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_offset_nums_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_nums_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_nums_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_nums_BITEND 4

//Register::KME_ME2_VBUF_TOP_34 0x1809c734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_gmv_en_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_gmv_en_BITSTART 28
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_gmv_en_BITEND 28

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_zmv_en_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_zmv_en_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_zmv_en_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_nums_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_nums_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_nums_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_gmv_en_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_gmv_en_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_gmv_en_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_zmv_en_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_zmv_en_BITSTART 19
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_zmv_en_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_offset_nums_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_offset_nums_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_offset_nums_BITEND 18

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_nums_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_nums_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_nums_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_offset_nums_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_offset_nums_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_offset_nums_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_nums_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_nums_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_nums_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_offset_nums_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_offset_nums_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_offset_nums_BITEND 2

//Register::KME_ME2_VBUF_TOP_38 0x1809c738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_loop_bv_patt_mode_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_loop_bv_patt_mode_BITSTART 28
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_loop_bv_patt_mode_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_seed_init_en_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_seed_init_en_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_seed_init_en_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_matrix_grp_center_sel_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_matrix_grp_center_sel_BITSTART 26
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_matrix_grp_center_sel_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_dm_num_1row_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_dm_num_1row_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_dm_num_1row_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_self_upd_interval_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_self_upd_interval_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_self_upd_interval_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_bv_wddr_noclr_en_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_bv_wddr_noclr_en_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_bv_wddr_noclr_en_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_loop_bv_patt_en_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_loop_bv_patt_en_BITSTART 7
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_loop_bv_patt_en_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_bv_patt_self_gen_en_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_bv_patt_self_gen_en_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_bv_patt_self_gen_en_BITEND 6

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_offset_nums_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_offset_nums_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_offset_nums_BITEND 5

//Register::KME_ME2_VBUF_TOP_3C 0x1809c73c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_seed_init_ADDR 0x0000373c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_seed_init_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_seed_init_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_seed_init_ADDR 0x0000373c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_seed_init_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_seed_init_BITEND 15

//Register::KME_ME2_VBUF_TOP_40 0x1809c740
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x0_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x0_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x0_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sc_lfsr_y_mask_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sc_lfsr_y_mask_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sc_lfsr_y_mask_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sc_lfsr_x_mask_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sc_lfsr_x_mask_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_sc_lfsr_x_mask_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_mask_dyn_en_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_mask_dyn_en_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_mask_dyn_en_BITEND 0

//Register::KME_ME2_VBUF_TOP_44 0x1809c744
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x0_ADDR 0x00003744
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x0_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x0_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x2_ADDR 0x00003744
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x2_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x2_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x1_ADDR 0x00003744
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x1_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_x_mask_curve_x1_BITEND 9

//Register::KME_ME2_VBUF_TOP_48 0x1809c748
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x2_ADDR 0x00003748
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x2_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x2_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x1_ADDR 0x00003748
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x1_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lfsr_y_mask_curve_x1_BITEND 9

//Register::KME_ME2_VBUF_TOP_4C 0x1809c74c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_3_y_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_3_y_offset_BITSTART 29
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_3_y_offset_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_3_x_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_3_x_offset_BITSTART 26
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_3_x_offset_BITEND 28

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_2_y_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_2_y_offset_BITSTART 23
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_2_y_offset_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_2_x_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_2_x_offset_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_2_x_offset_BITEND 22

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_1_y_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_1_y_offset_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_1_y_offset_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_1_x_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_1_x_offset_BITSTART 14
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_1_x_offset_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_0_y_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_0_y_offset_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_0_y_offset_BITEND 13

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_0_x_offset_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_0_x_offset_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_0_x_offset_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_mv_mode_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_mv_mode_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_mv_mode_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_dediff_en_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_dediff_en_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_dediff_en_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_dediff_mode_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_dediff_mode_BITSTART 4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_dediff_mode_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_dediff_en_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_dediff_en_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_dediff_en_BITEND 3

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_dediff_mode_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_dediff_mode_BITSTART 2
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_dediff_mode_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_dediff_en_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_dediff_en_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_dediff_en_BITEND 1

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_dediff_mode_ADDR 0x0000374c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_dediff_mode_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_dediff_mode_BITEND 0

//Register::KME_ME2_VBUF_TOP_50 0x1809c750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_0_y_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_0_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_0_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_0_x_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_0_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_0_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_7_y_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_7_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_7_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_7_x_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_7_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_7_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_6_y_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_6_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_6_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_6_x_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_6_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_6_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_5_y_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_5_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_5_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_5_x_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_5_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_5_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_4_y_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_4_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_4_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_4_x_offset_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_4_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_4_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_54 0x1809c754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_5_y_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_5_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_5_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_5_x_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_5_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_5_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_4_y_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_4_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_4_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_4_x_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_4_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_4_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_3_y_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_3_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_3_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_3_x_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_3_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_3_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_2_y_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_2_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_2_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_2_x_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_2_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_2_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_1_y_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_1_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_1_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_1_x_offset_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_1_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_1_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_58 0x1809c758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_2_y_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_2_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_2_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_2_x_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_2_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_2_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_1_y_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_1_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_1_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_1_x_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_1_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_1_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_0_y_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_0_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_0_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_0_x_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_0_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_0_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_7_y_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_7_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_7_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_7_x_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_7_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_7_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_6_y_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_6_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_6_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_6_x_offset_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_6_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_6_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_5C 0x1809c75c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_7_y_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_7_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_7_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_7_x_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_7_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_7_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_6_y_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_6_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_6_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_6_x_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_6_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_6_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_5_y_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_5_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_5_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_5_x_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_5_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_5_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_4_y_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_4_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_4_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_4_x_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_4_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_4_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_3_y_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_3_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_3_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_3_x_offset_ADDR 0x0000375c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_3_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_3_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_60 0x1809c760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_zmv_pnt_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_zmv_pnt_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_zmv_pnt_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_3_y_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_3_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_3_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_3_x_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_3_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_3_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_2_y_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_2_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_2_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_2_x_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_2_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_2_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_1_y_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_1_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_1_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_1_x_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_1_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_1_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_0_y_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_0_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_0_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_0_x_offset_ADDR 0x00003760
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_0_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_updt_candi_0_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_64 0x1809c764
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt2_ADDR 0x00003764
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt2_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt2_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt1_ADDR 0x00003764
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt1_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt1_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt0_ADDR 0x00003764
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt0_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt0_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_gmv_pnt_ADDR 0x00003764
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_gmv_pnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_gmv_pnt_BITEND 7

//Register::KME_ME2_VBUF_TOP_68 0x1809c768
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt6_ADDR 0x00003768
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt6_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt6_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt5_ADDR 0x00003768
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt5_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt5_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt4_ADDR 0x00003768
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt4_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt4_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt3_ADDR 0x00003768
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt3_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt3_BITEND 7

//Register::KME_ME2_VBUF_TOP_6C 0x1809c76c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt1_ADDR 0x0000376c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt1_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt1_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt0_ADDR 0x0000376c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt0_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt0_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_dediff_pnt_ADDR 0x0000376c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_dediff_pnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_dediff_pnt_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt7_ADDR 0x0000376c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt7_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ph_candi_st_pnt7_BITEND 7

//Register::KME_ME2_VBUF_TOP_70 0x1809c770
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt5_ADDR 0x00003770
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt5_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt5_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt4_ADDR 0x00003770
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt4_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt4_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt3_ADDR 0x00003770
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt3_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt3_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt2_ADDR 0x00003770
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt2_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt2_BITEND 7

//Register::KME_ME2_VBUF_TOP_74 0x1809c774
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt0_ADDR 0x00003774
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt0_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt0_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_dediff_pnt_ADDR 0x00003774
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_dediff_pnt_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_dediff_pnt_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt7_ADDR 0x00003774
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt7_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt7_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt6_ADDR 0x00003774
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt6_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv0_candi_st_pnt6_BITEND 7

//Register::KME_ME2_VBUF_TOP_78 0x1809c778
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt4_ADDR 0x00003778
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt4_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt4_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt3_ADDR 0x00003778
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt3_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt3_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt2_ADDR 0x00003778
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt2_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt2_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt1_ADDR 0x00003778
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt1_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt1_BITEND 7

//Register::KME_ME2_VBUF_TOP_7C 0x1809c77c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_dediff_pnt_ADDR 0x0000377c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_dediff_pnt_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_dediff_pnt_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt7_ADDR 0x0000377c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt7_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt7_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt6_ADDR 0x0000377c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt6_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt6_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt5_ADDR 0x0000377c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt5_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_pfv1_candi_st_pnt5_BITEND 7

//Register::KME_ME2_VBUF_TOP_80 0x1809c780
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt3_ADDR 0x00003780
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt3_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt3_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt2_ADDR 0x00003780
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt2_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt2_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt1_ADDR 0x00003780
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt1_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt1_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt0_ADDR 0x00003780
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt0_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_candi_updt_pnt0_BITEND 7

//Register::KME_ME2_VBUF_TOP_84 0x1809c784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_3_y_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_3_y_offset_BITSTART 28
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_3_y_offset_BITEND 30

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_3_x_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_3_x_offset_BITSTART 25
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_3_x_offset_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_2_y_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_2_y_offset_BITSTART 22
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_2_y_offset_BITEND 24

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_2_x_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_2_x_offset_BITSTART 19
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_2_x_offset_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_1_y_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_1_y_offset_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_1_y_offset_BITEND 18

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_1_x_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_1_x_offset_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_1_x_offset_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_0_y_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_0_y_offset_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_0_y_offset_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_0_x_offset_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_0_x_offset_BITSTART 7
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_0_x_offset_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_mv_mode_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_mv_mode_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_mv_mode_BITEND 6

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_dediff_en_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_dediff_en_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_dediff_en_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_dediff_mode_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_dediff_mode_BITSTART 4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_dediff_mode_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_dediff_en_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_dediff_en_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_dediff_en_BITEND 3

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_dediff_mode_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_dediff_mode_BITSTART 2
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_dediff_mode_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_dediff_en_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_dediff_en_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_dediff_en_BITEND 1

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_dediff_mode_ADDR 0x00003784
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_dediff_mode_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_dediff_mode_BITEND 0

//Register::KME_ME2_VBUF_TOP_88 0x1809c788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_0_y_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_0_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_0_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_0_x_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_0_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_0_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_7_y_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_7_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_7_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_7_x_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_7_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_7_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_6_y_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_6_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_6_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_6_x_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_6_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_6_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_5_y_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_5_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_5_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_5_x_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_5_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_5_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_4_y_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_4_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_4_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_4_x_offset_ADDR 0x00003788
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_4_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_4_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_8C 0x1809c78c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_5_y_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_5_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_5_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_5_x_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_5_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_5_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_4_y_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_4_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_4_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_4_x_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_4_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_4_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_3_y_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_3_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_3_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_3_x_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_3_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_3_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_2_y_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_2_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_2_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_2_x_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_2_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_2_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_1_y_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_1_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_1_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_1_x_offset_ADDR 0x0000378c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_1_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_1_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_90 0x1809c790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_2_y_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_2_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_2_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_2_x_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_2_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_2_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_1_y_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_1_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_1_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_1_x_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_1_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_1_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_0_y_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_0_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_0_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_0_x_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_0_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_0_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_7_y_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_7_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_7_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_7_x_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_7_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_7_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_6_y_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_6_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_6_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_6_x_offset_ADDR 0x00003790
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_6_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_6_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_94 0x1809c794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_7_y_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_7_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_7_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_7_x_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_7_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_7_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_6_y_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_6_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_6_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_6_x_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_6_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_6_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_5_y_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_5_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_5_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_5_x_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_5_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_5_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_4_y_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_4_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_4_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_4_x_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_4_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_4_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_3_y_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_3_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_3_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_3_x_offset_ADDR 0x00003794
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_3_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_3_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_98 0x1809c798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_3_y_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_3_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_3_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_3_x_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_3_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_3_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_2_y_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_2_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_2_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_2_x_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_2_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_2_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_1_y_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_1_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_1_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_1_x_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_1_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_1_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_0_y_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_0_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_0_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_0_x_offset_ADDR 0x00003798
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_0_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_updt_candi_0_x_offset_BITEND 2

//Register::KME_ME2_VBUF_TOP_9C 0x1809c79c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt1_ADDR 0x0000379c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt1_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt1_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt0_ADDR 0x0000379c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt0_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt0_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_gmv_pnt_ADDR 0x0000379c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_gmv_pnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_gmv_pnt_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_zmv_pnt_ADDR 0x0000379c
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_zmv_pnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_zmv_pnt_BITEND 7

//Register::KME_ME2_VBUF_TOP_A0 0x1809c7a0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt5_ADDR 0x000037a0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt5_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt5_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt4_ADDR 0x000037a0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt4_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt4_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt3_ADDR 0x000037a0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt3_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt3_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt2_ADDR 0x000037a0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt2_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt2_BITEND 7

//Register::KME_ME2_VBUF_TOP_A4 0x1809c7a4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt0_ADDR 0x000037a4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt0_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt0_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_dediff_pnt_ADDR 0x000037a4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_dediff_pnt_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_dediff_pnt_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt7_ADDR 0x000037a4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt7_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt7_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt6_ADDR 0x000037a4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt6_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ph_candi_st_pnt6_BITEND 7

//Register::KME_ME2_VBUF_TOP_A8 0x1809c7a8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt4_ADDR 0x000037a8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt4_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt4_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt3_ADDR 0x000037a8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt3_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt3_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt2_ADDR 0x000037a8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt2_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt2_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt1_ADDR 0x000037a8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt1_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt1_BITEND 7

//Register::KME_ME2_VBUF_TOP_AC 0x1809c7ac
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_dediff_pnt_ADDR 0x000037ac
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_dediff_pnt_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_dediff_pnt_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt7_ADDR 0x000037ac
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt7_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt7_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt6_ADDR 0x000037ac
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt6_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt6_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt5_ADDR 0x000037ac
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt5_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv0_candi_st_pnt5_BITEND 7

//Register::KME_ME2_VBUF_TOP_B0 0x1809c7b0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt3_ADDR 0x000037b0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt3_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt3_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt2_ADDR 0x000037b0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt2_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt2_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt1_ADDR 0x000037b0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt1_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt1_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt0_ADDR 0x000037b0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt0_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt0_BITEND 7

//Register::KME_ME2_VBUF_TOP_B4 0x1809c7b4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt7_ADDR 0x000037b4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt7_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt7_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt6_ADDR 0x000037b4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt6_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt6_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt5_ADDR 0x000037b4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt5_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt5_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt4_ADDR 0x000037b4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt4_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_st_pnt4_BITEND 7

//Register::KME_ME2_VBUF_TOP_B8 0x1809c7b8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt2_ADDR 0x000037b8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt2_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt2_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt1_ADDR 0x000037b8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt1_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt1_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt0_ADDR 0x000037b8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt0_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt0_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_dediff_pnt_ADDR 0x000037b8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_dediff_pnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_pfv1_candi_dediff_pnt_BITEND 7

//Register::KME_ME2_VBUF_TOP_BC 0x1809c7bc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step0_pnt_ADDR 0x000037bc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step0_pnt_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step0_pnt_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_gmv_pnt_ADDR 0x000037bc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_gmv_pnt_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_gmv_pnt_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_zmv_pnt_ADDR 0x000037bc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_zmv_pnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_zmv_pnt_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt3_ADDR 0x000037bc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt3_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_candi_updt_pnt3_BITEND 7

//Register::KME_ME2_VBUF_TOP_C0 0x1809c7c0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step3_pnt_ADDR 0x000037c0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step3_pnt_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step3_pnt_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step2_pnt_ADDR 0x000037c0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step2_pnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step2_pnt_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step1_pnt_ADDR 0x000037c0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step1_pnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step1_pnt_BITEND 7

//Register::KME_ME2_VBUF_TOP_C4 0x1809c7c4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_x_pat_ADDR 0x000037c4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_x_pat_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_x_pat_BITEND 30

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_patt_mode_ADDR 0x000037c4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_patt_mode_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_patt_mode_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_candi_mv_sel_ADDR 0x000037c4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_candi_mv_sel_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_candi_mv_sel_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step3_ADDR 0x000037c4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step3_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step3_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step2_ADDR 0x000037c4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step2_BITSTART 4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step2_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step1_ADDR 0x000037c4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step1_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_candi_step1_BITEND 3

//Register::KME_ME2_VBUF_TOP_C8 0x1809c7c8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_candi_idx_ADDR 0x000037c8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_candi_idx_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_candi_idx_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_lbme_v_ratio_ADDR 0x000037c8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_lbme_v_ratio_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_lbme_v_ratio_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_lbme_h_ratio_ADDR 0x000037c8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_lbme_h_ratio_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ph_lbme_h_ratio_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_posi_debug_gen_ADDR 0x000037c8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_posi_debug_gen_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_lbme_posi_debug_gen_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_y_pat_ADDR 0x000037c8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_y_pat_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_show_mv_y_pat_BITEND 9

//Register::KME_ME2_VBUF_TOP_CC 0x1809c7cc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset3_ADDR 0x000037cc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset3_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset3_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset2_ADDR 0x000037cc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset2_BITSTART 14
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset2_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset1_ADDR 0x000037cc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset1_BITSTART 7
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset1_BITEND 13

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset0_ADDR 0x000037cc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset0_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset0_BITEND 6

//Register::KME_ME2_VBUF_TOP_D0 0x1809c7d0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain3_ADDR 0x000037d0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain3_BITSTART 25
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain3_BITEND 30

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain2_ADDR 0x000037d0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain2_BITSTART 19
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain2_BITEND 24

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain1_ADDR 0x000037d0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain1_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain1_BITEND 18

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain0_ADDR 0x000037d0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain0_BITSTART 7
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain0_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset4_ADDR 0x000037d0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset4_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_offset4_BITEND 6

//Register::KME_ME2_VBUF_TOP_D4 0x1809c7d4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_right_ADDR 0x000037d4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_right_BITSTART 22
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_right_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_left_ADDR 0x000037d4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_left_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_left_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mv_valid_mode_ADDR 0x000037d4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mv_valid_mode_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mv_valid_mode_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_orr_cnt_th_ADDR 0x000037d4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_orr_cnt_th_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_orr_cnt_th_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain4_ADDR 0x000037d4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain4_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_phase_gain4_BITEND 5

//Register::KME_ME2_VBUF_TOP_D8 0x1809c7d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_dc_obme_mode_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_dc_obme_mode_BITSTART 30
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_dc_obme_mode_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_dc_obme_mode_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_dc_obme_mode_BITSTART 28
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_dc_obme_mode_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dc_bypass_tag_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dc_bypass_tag_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dc_bypass_tag_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_ac_obme_mode_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_ac_obme_mode_BITSTART 25
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_ac_obme_mode_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ac_obme_mode_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ac_obme_mode_BITSTART 23
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_ac_obme_mode_BITEND 24

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ac_obme_mode_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ac_obme_mode_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_ac_obme_mode_BITEND 22

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ac_bypass_tag_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ac_bypass_tag_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ac_bypass_tag_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_bot_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_bot_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_bot_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_top_ADDR 0x000037d8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_top_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_pix_rim_top_BITEND 9

//Register::KME_ME2_VBUF_TOP_DC 0x1809c7dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mv_invalid_sel_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mv_invalid_sel_BITSTART 30
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mv_invalid_sel_BITEND 30

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_vidx_coef_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_vidx_coef_BITSTART 22
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_vidx_coef_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_vidx_shift_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_vidx_shift_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_vidx_shift_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_hidx_coef_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_hidx_coef_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_hidx_coef_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_hidx_shift_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_hidx_shift_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_hidx_shift_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_level_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_level_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_level_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_en_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_en_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_apl_erosion_en_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_dc_obme_mode_sel_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_dc_obme_mode_sel_BITSTART 4
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_dc_obme_mode_sel_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_dc_obme_mode_sel_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_dc_obme_mode_sel_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_2nd_dc_obme_mode_sel_BITEND 3

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_dc_obme_mode_sel_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_dc_obme_mode_sel_BITSTART 2
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_1st_dc_obme_mode_sel_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_dc_obme_mode_ADDR 0x000037dc
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_dc_obme_mode_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_fsearch_dc_obme_mode_BITEND 1

//Register::KME_ME2_VBUF_TOP_E0 0x1809c7e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf2bv_dbg_en_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf2bv_dbg_en_BITSTART 29
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf2bv_dbg_en_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_wait_row_nums_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_wait_row_nums_BITSTART 25
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_wait_row_nums_BITEND 28

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_rd_interval_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_rd_interval_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_rd_interval_BITEND 24

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_en_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_en_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_row135to270_en_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dc_tag_mode_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dc_tag_mode_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_dc_tag_mode_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ac_tag_mode_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ac_tag_mode_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_ac_tag_mode_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mvy_clip_range_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mvy_clip_range_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mvy_clip_range_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mvx_clip_range_ADDR 0x000037e0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mvx_clip_range_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__kme_me2_vbuf_mvx_clip_range_BITEND 7

//Register::KME_ME2_VBUF_TOP_E4 0x1809c7e4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_1st_rd_num_ADDR 0x000037e4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_1st_rd_num_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_1st_rd_num_BITEND 21

//Register::KME_ME2_VBUF_TOP_E8 0x1809c7e8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_2nd_rd_num_ADDR 0x000037e8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_2nd_rd_num_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_2nd_rd_num_BITEND 17

//Register::KME_ME2_VBUF_TOP_EC 0x1809c7ec
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_fetch_cnt_ADDR 0x000037ec
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_fetch_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_fetch_cnt_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_err_cnt_ADDR 0x000037ec
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_err_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_err_cnt_BITEND 7

//Register::KME_ME2_VBUF_TOP_F0 0x1809c7f0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_fetch_cnt_ADDR 0x000037f0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_fetch_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_fetch_cnt_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_err_cnt_ADDR 0x000037f0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_err_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_err_cnt_BITEND 7

//Register::KME_ME2_VBUF_TOP_F4 0x1809c7f4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_fetch_cnt_ADDR 0x000037f4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_fetch_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_fetch_cnt_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_err_cnt_ADDR 0x000037f4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_err_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_err_cnt_BITEND 7

/*KME_VBUF_TOP*/
//Register::KME_VBUF_TOP_00 0x1809b200
#define FRC_TOP__KME_VBUF_TOP__vbuf_lfsr_seed_init_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__vbuf_lfsr_seed_init_BITSTART 29
#define FRC_TOP__KME_VBUF_TOP__vbuf_lfsr_seed_init_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__vbuf_dehalo_show_sel_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__vbuf_dehalo_show_sel_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__vbuf_dehalo_show_sel_BITEND 28

#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_update_num_1row_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_update_num_1row_BITSTART 19
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_update_num_1row_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__vbuf_update_en_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__vbuf_update_en_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_update_en_BITEND 18

#define FRC_TOP__KME_VBUF_TOP__vbuf_vactive_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__vbuf_vactive_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_vactive_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_hactive_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__vbuf_hactive_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_hactive_BITEND 8

//Register::KME_VBUF_TOP_04 0x1809b204
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_y_seed_init_ADDR 0x00002204
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_y_seed_init_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_y_seed_init_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_x_seed_init_ADDR 0x00002204
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_x_seed_init_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_x_seed_init_BITEND 15

//Register::KME_VBUF_TOP_08 0x1809b208
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_y_seed_init_ADDR 0x00002208
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_y_seed_init_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_y_seed_init_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_x_seed_init_ADDR 0x00002208
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_x_seed_init_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_x_seed_init_BITEND 15

//Register::KME_VBUF_TOP_0C 0x1809b20c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask3_y_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask3_x_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask2_y_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask2_x_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask1_y_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask1_x_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask0_y_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask0_x_ADDR 0x0000220c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_lfsr_mask0_x_BITEND 3

//Register::KME_VBUF_TOP_10 0x1809b210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_zmv_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_zmv_en_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_zmv_en_BITEND 16

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_gmv_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_gmv_en_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_gmv_en_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_en_BITSTART 14
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_en_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_en_BITSTART 13
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_en_BITEND 13

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_en_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_en_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_en_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_en_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_en_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_en_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_en_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_en_BITEND 9

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_en_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_en_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_en_BITSTART 7
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_en_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_en_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_en_BITEND 6

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_en_BITSTART 5
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_en_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_en_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_en_BITEND 4

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_en_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_en_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_en_BITSTART 2
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_en_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_en_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_en_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__vbuf_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__vbuf_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_en_BITEND 0

//Register::KME_VBUF_TOP_14 0x1809b214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_zmv_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_zmv_en_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_zmv_en_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_gmv_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_gmv_en_BITSTART 14
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_gmv_en_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_en_BITSTART 13
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_en_BITEND 13

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_en_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_en_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_en_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_en_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_en_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_en_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_en_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_en_BITEND 9

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_en_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_en_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_en_BITSTART 7
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_en_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_en_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_en_BITEND 6

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_en_BITSTART 5
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_en_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_en_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_en_BITEND 4

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_en_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_en_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_en_BITSTART 2
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_en_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_en_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_en_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_en_BITEND 0

//Register::KME_VBUF_TOP_18 0x1809b218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand4_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand0_offsetx_BITEND 2

//Register::KME_VBUF_TOP_1C 0x1809b21c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_offsety_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_offsetx_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand9_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_offsety_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_offsetx_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand8_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_offsety_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_offsetx_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand7_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_offsety_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_offsetx_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand6_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_offsety_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_offsetx_ADDR 0x0000221c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_cand5_offsetx_BITEND 2

//Register::KME_VBUF_TOP_20 0x1809b220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_update0_offsetx_BITEND 2

//Register::KME_VBUF_TOP_24 0x1809b224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand4_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand0_offsetx_BITEND 2

//Register::KME_VBUF_TOP_28 0x1809b228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand9_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand8_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand7_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand6_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_cand5_offsetx_BITEND 2

//Register::KME_VBUF_TOP_2C 0x1809b22c
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_l_mv_force_en_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_l_mv_force_en_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_l_mv_force_en_BITEND 24

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_offsety_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_offsetx_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_offsety_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_offsetx_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_offsety_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_offsetx_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_offsety_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_offsetx_ADDR 0x0000222c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_update0_offsetx_BITEND 2

//Register::KME_VBUF_TOP_30 0x1809b230
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_r_force_mv_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_r_force_mv_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_r_force_mv_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_l_force_mv_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_l_force_mv_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_l_force_mv_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_r_mv_force_en_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_r_mv_force_en_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_3dpr_r_mv_force_en_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__kme_me_work_mode_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__kme_me_work_mode_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__kme_me_work_mode_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_trig_mid_row_num_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_trig_mid_row_num_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_trig_mid_row_num_BITEND 8

//Register::KME_VBUF_TOP_34 0x1809b234
#define FRC_TOP__KME_VBUF_TOP__vbuf_wait_cycle_frame2_mv_trig_ADDR 0x00002234
#define FRC_TOP__KME_VBUF_TOP__vbuf_wait_cycle_frame2_mv_trig_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_wait_cycle_frame2_mv_trig_BITEND 17

//Register::KME_VBUF_TOP_38 0x1809b238
#define FRC_TOP__KME_VBUF_TOP__vbuf_wait_cycle_frame2_me_trig_ADDR 0x00002238
#define FRC_TOP__KME_VBUF_TOP__vbuf_wait_cycle_frame2_me_trig_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_wait_cycle_frame2_me_trig_BITEND 17

//Register::KME_VBUF_TOP_3C 0x1809b23c
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_top_ADDR 0x0000223c
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_top_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_top_BITEND 24

#define FRC_TOP__KME_VBUF_TOP__vbuf_mvy_range_ADDR 0x0000223c
#define FRC_TOP__KME_VBUF_TOP__vbuf_mvy_range_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_mvy_range_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_mvx_range_ADDR 0x0000223c
#define FRC_TOP__KME_VBUF_TOP__vbuf_mvx_range_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_mvx_range_BITEND 8

//Register::KME_VBUF_TOP_40 0x1809b240
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_bot_ADDR 0x00002240
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_bot_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_bot_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_right_ADDR 0x00002240
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_right_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_right_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_left_ADDR 0x00002240
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_left_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_blk_rim_left_BITEND 8

//Register::KME_VBUF_TOP_44 0x1809b244
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_bot_ADDR 0x00002244
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_bot_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_bot_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_top_ADDR 0x00002244
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_top_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_top_BITEND 9

//Register::KME_VBUF_TOP_48 0x1809b248
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_hv_ratio_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_hv_ratio_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_hv_ratio_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_v_addr_shift_bit_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_v_addr_shift_bit_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_v_addr_shift_bit_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_h_addr_shift_bit_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_h_addr_shift_bit_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__vbuf_lbme_h_addr_shift_bit_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_right_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_right_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_right_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_left_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_left_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pix_rim_left_BITEND 9

//Register::KME_VBUF_TOP_4C 0x1809b24c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ac_bypass_tag_ADDR 0x0000224c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ac_bypass_tag_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_ac_bypass_tag_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__vbuf_dc_bypass_tag_ADDR 0x0000224c
#define FRC_TOP__KME_VBUF_TOP__vbuf_dc_bypass_tag_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_dc_bypass_tag_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_invalid_cnt_th_ADDR 0x0000224c
#define FRC_TOP__KME_VBUF_TOP__vbuf_invalid_cnt_th_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__vbuf_invalid_cnt_th_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__vbuf_out_of_range_cnt_th_ADDR 0x0000224c
#define FRC_TOP__KME_VBUF_TOP__vbuf_out_of_range_cnt_th_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__vbuf_out_of_range_cnt_th_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__vbuf_rim_shift_en_ADDR 0x0000224c
#define FRC_TOP__KME_VBUF_TOP__vbuf_rim_shift_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_rim_shift_en_BITEND 0

//Register::KME_VBUF_TOP_50 0x1809b250
#define FRC_TOP__KME_VBUF_TOP__vbuf_gmv_sel_ADDR 0x00002250
#define FRC_TOP__KME_VBUF_TOP__vbuf_gmv_sel_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_gmv_sel_BITEND 1

//Register::KME_VBUF_TOP_54 0x1809b254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_enable_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_enable_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_enable_BITEND 18

#define FRC_TOP__KME_VBUF_TOP__vbuf_logolimit_coef_y_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logolimit_coef_y_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__vbuf_logolimit_coef_y_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_logolimit_coef_x_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logolimit_coef_x_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_logolimit_coef_x_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_searchy_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_searchy_BITSTART 7
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_searchy_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_searchx_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_searchx_BITSTART 2
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_searchx_BITEND 6

#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_limit_mode_sel_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_limit_mode_sel_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_limit_mode_sel_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_limit_en_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_limit_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_limit_en_BITEND 0

//Register::KME_VBUF_TOP_58 0x1809b258
#define FRC_TOP__KME_VBUF_TOP__vbuf_self_upd_interval_ADDR 0x00002258
#define FRC_TOP__KME_VBUF_TOP__vbuf_self_upd_interval_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_self_upd_interval_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_dm_req_interval_ADDR 0x00002258
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm_req_interval_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm_req_interval_BITEND 7

//Register::KME_VBUF_TOP_5C 0x1809b25c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask3_y_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask3_x_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask2_y_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask2_x_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask1_y_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask1_x_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask0_y_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask0_x_ADDR 0x0000225c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_lfsr_mask0_x_BITEND 3

//Register::KME_VBUF_TOP_60 0x1809b260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_sign_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_sign_BITSTART 31
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_sign_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_int_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_int_BITSTART 23
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_int_BITEND 30

#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_deci_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_deci_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_x_deci_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_sign_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_sign_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_sign_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_int_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_int_BITSTART 13
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_int_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_deci_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_deci_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_force_mv_y_deci_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_wait_cycle_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_wait_cycle_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_wait_cycle_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_en_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_sc_debug_en_BITEND 3

//Register::KME_VBUF_TOP_64 0x1809b264
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_ip_y_ADDR 0x00002264
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_ip_y_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_ip_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_ip_x_ADDR 0x00002264
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_ip_x_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_ip_x_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_en_ADDR 0x00002264
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_en_BITEND 0

//Register::KME_VBUF_TOP_68 0x1809b268
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_pi_y_ADDR 0x00002268
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_pi_y_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_pi_y_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_pi_x_ADDR 0x00002268
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_pi_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_debug_pi_x_BITEND 10

//Register::KME_VBUF_TOP_6C 0x1809b26c
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_pi_v_idx_bit_sel_ADDR 0x0000226c
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_pi_v_idx_bit_sel_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_pi_v_idx_bit_sel_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_pi_h_idx_bit_sel_ADDR 0x0000226c
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_pi_h_idx_bit_sel_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_pi_h_idx_bit_sel_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_ip_v_idx_bit_sel_ADDR 0x0000226c
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_ip_v_idx_bit_sel_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_ip_v_idx_bit_sel_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_ip_h_idx_bit_sel_ADDR 0x0000226c
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_ip_h_idx_bit_sel_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_multimin_ip_h_idx_bit_sel_BITEND 3

//Register::KME_VBUF_TOP_70 0x1809b270
#define FRC_TOP__KME_VBUF_TOP__kme_vbuf_sram_ls_value_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__kme_vbuf_sram_ls_value_BITSTART 23
#define FRC_TOP__KME_VBUF_TOP__kme_vbuf_sram_ls_value_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__kme_vbuf_sram_ls_en_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__kme_vbuf_sram_ls_en_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__kme_vbuf_sram_ls_en_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__vbuf_ppi_debug_mv_x_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__vbuf_ppi_debug_mv_x_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__vbuf_ppi_debug_mv_x_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__vbuf_ppi_debug_mv_y_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__vbuf_ppi_debug_mv_y_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__vbuf_ppi_debug_mv_y_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__vbuf_dm_ppi_debug_en_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm_ppi_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm_ppi_debug_en_BITEND 0

//Register::KME_VBUF_TOP_74 0x1809b274
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm0_monitor_cnt_ADDR 0x00002274
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm0_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm0_monitor_cnt_BITEND 17

//Register::KME_VBUF_TOP_78 0x1809b278
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm1_monitor_cnt_ADDR 0x00002278
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm1_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_dm1_monitor_cnt_BITEND 17

//Register::KME_VBUF_TOP_7C 0x1809b27c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask3_y_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask3_x_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask2_y_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask2_x_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask1_y_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask1_x_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask0_y_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask0_x_ADDR 0x0000227c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_1st_sc_lfsr_mask0_x_BITEND 3

//Register::KME_VBUF_TOP_80 0x1809b280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask3_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask3_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask2_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask2_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask1_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask1_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask0_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask0_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_1st_sc_lfsr_mask0_x_BITEND 3

//Register::KME_VBUF_TOP_84 0x1809b284
#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_pix_rim_top_ADDR 0x00002284
#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_pix_rim_top_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_pix_rim_top_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_blk_rim_bot_ADDR 0x00002284
#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_blk_rim_bot_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_blk_rim_bot_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_blk_rim_top_ADDR 0x00002284
#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_blk_rim_top_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_meander_blk_rim_top_BITEND 8

//Register::KME_VBUF_TOP_88 0x1809b288
#define FRC_TOP__KME_VBUF_TOP__vbuf_me1_rb_tempconsis_sel_ADDR 0x00002288
#define FRC_TOP__KME_VBUF_TOP__vbuf_me1_rb_tempconsis_sel_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__vbuf_me1_rb_tempconsis_sel_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_debug_en_ADDR 0x00002288
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_logo_debug_en_BITEND 0

//Register::KME_VBUF_TOP_8C 0x1809b28c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_ac_obme_mode_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_ac_obme_mode_BITSTART 26
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_ac_obme_mode_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_ac_obme_mode_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_ac_obme_mode_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_ac_obme_mode_BITEND 25

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_dc_obme_mode_sel_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_dc_obme_mode_sel_BITSTART 23
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_dc_obme_mode_sel_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_dc_obme_mode_sel_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_dc_obme_mode_sel_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_dc_obme_mode_sel_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_dc_obme_mode_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_dc_obme_mode_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__vbuf_pi_dc_obme_mode_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_dc_obme_mode_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_dc_obme_mode_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__vbuf_ip_dc_obme_mode_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__vbuf_rbk_bv_y_idx_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_rbk_bv_y_idx_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__vbuf_rbk_bv_y_idx_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__vbuf_rbk_bv_x_idx_ADDR 0x0000228c
#define FRC_TOP__KME_VBUF_TOP__vbuf_rbk_bv_x_idx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__vbuf_rbk_bv_x_idx_BITEND 8

//Register::KME_VBUF_TOP_EC 0x1809b2ec
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_y_ADDR 0x000022ec
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_y_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_y_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_x_ADDR 0x000022ec
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_x_BITEND 10

//Register::KME_VBUF_TOP_F0 0x1809b2f0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_err_cnt_ADDR 0x000022f0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_err_cnt_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_err_cnt_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_err_cnt_ADDR 0x000022f0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_err_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_err_cnt_BITEND 7

//Register::KME_VBUF_TOP_F4 0x1809b2f4
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_fetch_cnt_ADDR 0x000022f4
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_fetch_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_fetch_cnt_BITEND 17

//Register::KME_VBUF_TOP_F8 0x1809b2f8
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_fetch_cnt_ADDR 0x000022f8
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_fetch_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_fetch_cnt_BITEND 17

//Register::KME_VBUF_TOP_FC 0x1809b2fc
#define FRC_TOP__KME_VBUF_TOP__regr_me1_bv_crc_out_ADDR 0x000022fc
#define FRC_TOP__KME_VBUF_TOP__regr_me1_bv_crc_out_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_me1_bv_crc_out_BITEND 15

/*KPHASE*/
//Register::kphase_00 0x1809d400
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_lf_index_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_lf_index_BITSTART 28
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_lf_index_BITEND 31

#define FRC_TOP__KPHASE__kphase_force_mc_hf_index_en_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_hf_index_en_BITSTART 27
#define FRC_TOP__KPHASE__kphase_force_mc_hf_index_en_BITEND 27

#define FRC_TOP__KPHASE__kphase_force_mc_hf_index_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_hf_index_BITSTART 25
#define FRC_TOP__KPHASE__kphase_force_mc_hf_index_BITEND 26

#define FRC_TOP__KPHASE__kphase_force_mc_lf_index_en_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_lf_index_en_BITSTART 24
#define FRC_TOP__KPHASE__kphase_force_mc_lf_index_en_BITEND 24

#define FRC_TOP__KPHASE__kphase_force_mc_lf_index_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_lf_index_BITSTART 20
#define FRC_TOP__KPHASE__kphase_force_mc_lf_index_BITEND 23

#define FRC_TOP__KPHASE__kphase_force_mc_mode_en_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_mode_en_BITSTART 19
#define FRC_TOP__KPHASE__kphase_force_mc_mode_en_BITEND 19

#define FRC_TOP__KPHASE__kphase_force_mc_mode_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_mode_BITSTART 16
#define FRC_TOP__KPHASE__kphase_force_mc_mode_BITEND 18

#define FRC_TOP__KPHASE__kphase_force_mc_phase_en_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_phase_en_BITSTART 15
#define FRC_TOP__KPHASE__kphase_force_mc_phase_en_BITEND 15

#define FRC_TOP__KPHASE__kphase_force_mc_phase_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_phase_BITSTART 8
#define FRC_TOP__KPHASE__kphase_force_mc_phase_BITEND 14

#define FRC_TOP__KPHASE__kphase_in_3d_fs_enable_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_in_3d_fs_enable_BITSTART 7
#define FRC_TOP__KPHASE__kphase_in_3d_fs_enable_BITEND 7

#define FRC_TOP__KPHASE__kphase_force_mc_cts_p_index_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_cts_p_index_BITSTART 4
#define FRC_TOP__KPHASE__kphase_force_mc_cts_p_index_BITEND 6

#define FRC_TOP__KPHASE__kphase_force_mc_cts_index_en_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_cts_index_en_BITSTART 3
#define FRC_TOP__KPHASE__kphase_force_mc_cts_index_en_BITEND 3

#define FRC_TOP__KPHASE__kphase_force_mc_cts_i_index_ADDR 0x00004400
#define FRC_TOP__KPHASE__kphase_force_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__kphase_force_mc_cts_i_index_BITEND 2

//Register::kphase_04 0x1809d404
#define FRC_TOP__KPHASE__kphase_force_in_final_phase_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_in_final_phase_en_BITSTART 31
#define FRC_TOP__KPHASE__kphase_force_in_final_phase_en_BITEND 31

#define FRC_TOP__KPHASE__kphase_force_in_final_phase_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_in_final_phase_BITSTART 30
#define FRC_TOP__KPHASE__kphase_force_in_final_phase_BITEND 30

#define FRC_TOP__KPHASE__kphase_force_me_last_phase_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me_last_phase_en_BITSTART 29
#define FRC_TOP__KPHASE__kphase_force_me_last_phase_en_BITEND 29

#define FRC_TOP__KPHASE__kphase_force_me_last_phase_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me_last_phase_BITSTART 28
#define FRC_TOP__KPHASE__kphase_force_me_last_phase_BITEND 28

#define FRC_TOP__KPHASE__kphase_force_me2_first_phase_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me2_first_phase_BITSTART 27
#define FRC_TOP__KPHASE__kphase_force_me2_first_phase_BITEND 27

#define FRC_TOP__KPHASE__kphase_force_me2_phase_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me2_phase_en_BITSTART 26
#define FRC_TOP__KPHASE__kphase_force_me2_phase_en_BITEND 26

#define FRC_TOP__KPHASE__kphase_force_me2_phase_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me2_phase_BITSTART 20
#define FRC_TOP__KPHASE__kphase_force_me2_phase_BITEND 25

#define FRC_TOP__KPHASE__kphase_in_lr_inv_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_in_lr_inv_BITSTART 19
#define FRC_TOP__KPHASE__kphase_in_lr_inv_BITEND 19

#define FRC_TOP__KPHASE__kphase_force_me_dts_p_index_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me_dts_p_index_BITSTART 16
#define FRC_TOP__KPHASE__kphase_force_me_dts_p_index_BITEND 18

#define FRC_TOP__KPHASE__kphase_force_me_dts_index_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me_dts_index_en_BITSTART 15
#define FRC_TOP__KPHASE__kphase_force_me_dts_index_en_BITEND 15

#define FRC_TOP__KPHASE__kphase_force_me_dts_i_index_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_me_dts_i_index_BITSTART 12
#define FRC_TOP__KPHASE__kphase_force_me_dts_i_index_BITEND 14

#define FRC_TOP__KPHASE__kphase_force_in_mc_index_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_in_mc_index_en_BITSTART 11
#define FRC_TOP__KPHASE__kphase_force_in_mc_index_en_BITEND 11

#define FRC_TOP__KPHASE__kphase_force_in_mc_index_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_in_mc_index_BITSTART 8
#define FRC_TOP__KPHASE__kphase_force_in_mc_index_BITEND 10

#define FRC_TOP__KPHASE__kphase_force_in_me_index_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_in_me_index_en_BITSTART 7
#define FRC_TOP__KPHASE__kphase_force_in_me_index_en_BITEND 7

#define FRC_TOP__KPHASE__kphase_force_in_me_index_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_in_me_index_BITSTART 4
#define FRC_TOP__KPHASE__kphase_force_in_me_index_BITEND 6

#define FRC_TOP__KPHASE__kphase_force_crtc_mc_hf_index_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_hf_index_en_BITSTART 3
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_hf_index_en_BITEND 3

#define FRC_TOP__KPHASE__kphase_force_crtc_mc_hf_index_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_hf_index_BITSTART 1
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_hf_index_BITEND 2

#define FRC_TOP__KPHASE__kphase_force_crtc_mc_lf_index_en_ADDR 0x00004404
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_lf_index_en_BITSTART 0
#define FRC_TOP__KPHASE__kphase_force_crtc_mc_lf_index_en_BITEND 0

//Register::kphase_08 0x1809d408
#define FRC_TOP__KPHASE__kphase_force_me2_first_phase_en_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_me2_first_phase_en_BITSTART 31
#define FRC_TOP__KPHASE__kphase_force_me2_first_phase_en_BITEND 31

#define FRC_TOP__KPHASE__kphase_out_phase_type_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_out_phase_type_BITSTART 25
#define FRC_TOP__KPHASE__kphase_out_phase_type_BITEND 30

#define FRC_TOP__KPHASE__kphase_me_frame_hold_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_me_frame_hold_BITSTART 24
#define FRC_TOP__KPHASE__kphase_me_frame_hold_BITEND 24

#define FRC_TOP__KPHASE__kphase_mc_frame_hold_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_mc_frame_hold_BITSTART 23
#define FRC_TOP__KPHASE__kphase_mc_frame_hold_BITEND 23

#define FRC_TOP__KPHASE__kphase_frame_hold_enable_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_frame_hold_enable_BITSTART 22
#define FRC_TOP__KPHASE__kphase_frame_hold_enable_BITEND 22

#define FRC_TOP__KPHASE__kphase_out_phase_slf_gen_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_out_phase_slf_gen_BITSTART 20
#define FRC_TOP__KPHASE__kphase_out_phase_slf_gen_BITEND 21

#define FRC_TOP__KPHASE__kphase_out_phase_ini_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_out_phase_ini_BITSTART 16
#define FRC_TOP__KPHASE__kphase_out_phase_ini_BITEND 19

#define FRC_TOP__KPHASE__kphase_force_in_mc_offset_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_in_mc_offset_BITSTART 13
#define FRC_TOP__KPHASE__kphase_force_in_mc_offset_BITEND 15

#define FRC_TOP__KPHASE__kphase_force_in_mc_offset_en_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_in_mc_offset_en_BITSTART 12
#define FRC_TOP__KPHASE__kphase_force_in_mc_offset_en_BITEND 12

#define FRC_TOP__KPHASE__kphase_force_in_me_offset_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_in_me_offset_BITSTART 9
#define FRC_TOP__KPHASE__kphase_force_in_me_offset_BITEND 11

#define FRC_TOP__KPHASE__kphase_force_in_me_offset_en_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_in_me_offset_en_BITSTART 8
#define FRC_TOP__KPHASE__kphase_force_in_me_offset_en_BITEND 8

#define FRC_TOP__KPHASE__kphase_force_me_lr_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_me_lr_BITSTART 7
#define FRC_TOP__KPHASE__kphase_force_me_lr_BITEND 7

#define FRC_TOP__KPHASE__kphase_force_me_lr_en_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_me_lr_en_BITSTART 6
#define FRC_TOP__KPHASE__kphase_force_me_lr_en_BITEND 6

#define FRC_TOP__KPHASE__kphase_force_osd_lr_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_osd_lr_BITSTART 5
#define FRC_TOP__KPHASE__kphase_force_osd_lr_BITEND 5

#define FRC_TOP__KPHASE__kphase_force_osd_lr_en_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_osd_lr_en_BITSTART 4
#define FRC_TOP__KPHASE__kphase_force_osd_lr_en_BITEND 4

#define FRC_TOP__KPHASE__kphase_force_out_lr_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_out_lr_BITSTART 3
#define FRC_TOP__KPHASE__kphase_force_out_lr_BITEND 3

#define FRC_TOP__KPHASE__kphase_force_out_lr_en_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_out_lr_en_BITSTART 2
#define FRC_TOP__KPHASE__kphase_force_out_lr_en_BITEND 2

#define FRC_TOP__KPHASE__kphase_force_mc_lr_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_mc_lr_BITSTART 1
#define FRC_TOP__KPHASE__kphase_force_mc_lr_BITEND 1

#define FRC_TOP__KPHASE__kphase_force_mc_lr_en_ADDR 0x00004408
#define FRC_TOP__KPHASE__kphase_force_mc_lr_en_BITSTART 0
#define FRC_TOP__KPHASE__kphase_force_mc_lr_en_BITEND 0

//Register::kphase_0C 0x1809d40c
#define FRC_TOP__KPHASE__kphase_out_3d_enable_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_out_3d_enable_BITSTART 31
#define FRC_TOP__KPHASE__kphase_out_3d_enable_BITEND 31

#define FRC_TOP__KPHASE__kphase_film_mode_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_film_mode_BITSTART 28
#define FRC_TOP__KPHASE__kphase_film_mode_BITEND 30

#define FRC_TOP__KPHASE__kphase_in_reset_source_sel_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_in_reset_source_sel_BITSTART 27
#define FRC_TOP__KPHASE__kphase_in_reset_source_sel_BITEND 27

#define FRC_TOP__KPHASE__kphase_auto_film_phase_reset_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_auto_film_phase_reset_BITSTART 26
#define FRC_TOP__KPHASE__kphase_auto_film_phase_reset_BITEND 26

#define FRC_TOP__KPHASE__kphase_auto_film_phase_en_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_auto_film_phase_en_BITSTART 25
#define FRC_TOP__KPHASE__kphase_auto_film_phase_en_BITEND 25

#define FRC_TOP__KPHASE__kphase_sw_film_en_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_sw_film_en_BITSTART 24
#define FRC_TOP__KPHASE__kphase_sw_film_en_BITEND 24

#define FRC_TOP__KPHASE__kphase_film_phase_type_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_film_phase_type_BITSTART 18
#define FRC_TOP__KPHASE__kphase_film_phase_type_BITEND 23

#define FRC_TOP__KPHASE__kphase_out_film_phase_offset_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_out_film_phase_offset_BITSTART 12
#define FRC_TOP__KPHASE__kphase_out_film_phase_offset_BITEND 17

#define FRC_TOP__KPHASE__kphase_in_film_phase_offset_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_in_film_phase_offset_BITSTART 6
#define FRC_TOP__KPHASE__kphase_in_film_phase_offset_BITEND 11

#define FRC_TOP__KPHASE__kphase_sw_film_phase_ADDR 0x0000440c
#define FRC_TOP__KPHASE__kphase_sw_film_phase_BITSTART 0
#define FRC_TOP__KPHASE__kphase_sw_film_phase_BITEND 5

//Register::kphase_10 0x1809d410
#define FRC_TOP__KPHASE__kphase_me2_frame_hold_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_me2_frame_hold_BITSTART 31
#define FRC_TOP__KPHASE__kphase_me2_frame_hold_BITEND 31

#define FRC_TOP__KPHASE__kphase_mc_mode_hf_update_en_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_mc_mode_hf_update_en_BITSTART 30
#define FRC_TOP__KPHASE__kphase_mc_mode_hf_update_en_BITEND 30

#define FRC_TOP__KPHASE__kphase_mc_mode_lf_update_en_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_mc_mode_lf_update_en_BITSTART 29
#define FRC_TOP__KPHASE__kphase_mc_mode_lf_update_en_BITEND 29

#define FRC_TOP__KPHASE__kphase_in_memc_index_reset_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_memc_index_reset_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_memc_index_reset_BITEND 28

#define FRC_TOP__KPHASE__kphase_meter_enable_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_meter_enable_BITSTART 27
#define FRC_TOP__KPHASE__kphase_meter_enable_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_lr_ctl_for_index_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_lr_ctl_for_index_BITSTART 26
#define FRC_TOP__KPHASE__kphase_in_lr_ctl_for_index_BITEND 26

#define FRC_TOP__KPHASE__kphase_logo_frame_hold_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_logo_frame_hold_BITSTART 25
#define FRC_TOP__KPHASE__kphase_logo_frame_hold_BITEND 25

#define FRC_TOP__KPHASE__kphase_dec_length_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_dec_length_BITSTART 17
#define FRC_TOP__KPHASE__kphase_dec_length_BITEND 24

#define FRC_TOP__KPHASE__kphase_lut_sel_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_lut_sel_BITSTART 16
#define FRC_TOP__KPHASE__kphase_lut_sel_BITEND 16

#define FRC_TOP__KPHASE__kphase_in_mc_index_bsize_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_mc_index_bsize_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_mc_index_bsize_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me_index_bsize_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_me_index_bsize_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me_index_bsize_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_mc_index_reset_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_mc_index_reset_BITSTART 7
#define FRC_TOP__KPHASE__kphase_in_mc_index_reset_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_mc_index_initial_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_mc_index_initial_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_mc_index_initial_BITEND 6

#define FRC_TOP__KPHASE__kphase_in_me_index_reset_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_me_index_reset_BITSTART 3
#define FRC_TOP__KPHASE__kphase_in_me_index_reset_BITEND 3

#define FRC_TOP__KPHASE__kphase_in_me_index_initial_ADDR 0x00004410
#define FRC_TOP__KPHASE__kphase_in_me_index_initial_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me_index_initial_BITEND 2

//Register::kphase_14 0x1809d414
#define FRC_TOP__KPHASE__kphase_in_p03_ADDR 0x00004414
#define FRC_TOP__KPHASE__kphase_in_p03_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p03_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p02_ADDR 0x00004414
#define FRC_TOP__KPHASE__kphase_in_p02_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p02_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p01_ADDR 0x00004414
#define FRC_TOP__KPHASE__kphase_in_p01_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p01_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p00_ADDR 0x00004414
#define FRC_TOP__KPHASE__kphase_in_p00_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p00_BITEND 7

//Register::kphase_18 0x1809d418
#define FRC_TOP__KPHASE__kphase_in_p07_ADDR 0x00004418
#define FRC_TOP__KPHASE__kphase_in_p07_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p07_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p06_ADDR 0x00004418
#define FRC_TOP__KPHASE__kphase_in_p06_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p06_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p05_ADDR 0x00004418
#define FRC_TOP__KPHASE__kphase_in_p05_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p05_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p04_ADDR 0x00004418
#define FRC_TOP__KPHASE__kphase_in_p04_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p04_BITEND 7

//Register::kphase_1C 0x1809d41c
#define FRC_TOP__KPHASE__kphase_in_p11_ADDR 0x0000441c
#define FRC_TOP__KPHASE__kphase_in_p11_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p11_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p10_ADDR 0x0000441c
#define FRC_TOP__KPHASE__kphase_in_p10_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p10_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p09_ADDR 0x0000441c
#define FRC_TOP__KPHASE__kphase_in_p09_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p09_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p08_ADDR 0x0000441c
#define FRC_TOP__KPHASE__kphase_in_p08_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p08_BITEND 7

//Register::kphase_20 0x1809d420
#define FRC_TOP__KPHASE__kphase_in_p15_ADDR 0x00004420
#define FRC_TOP__KPHASE__kphase_in_p15_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p15_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p14_ADDR 0x00004420
#define FRC_TOP__KPHASE__kphase_in_p14_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p14_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p13_ADDR 0x00004420
#define FRC_TOP__KPHASE__kphase_in_p13_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p13_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p12_ADDR 0x00004420
#define FRC_TOP__KPHASE__kphase_in_p12_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p12_BITEND 7

//Register::kphase_24 0x1809d424
#define FRC_TOP__KPHASE__kphase_in_p19_ADDR 0x00004424
#define FRC_TOP__KPHASE__kphase_in_p19_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p19_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p18_ADDR 0x00004424
#define FRC_TOP__KPHASE__kphase_in_p18_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p18_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p17_ADDR 0x00004424
#define FRC_TOP__KPHASE__kphase_in_p17_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p17_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p16_ADDR 0x00004424
#define FRC_TOP__KPHASE__kphase_in_p16_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p16_BITEND 7

//Register::kphase_28 0x1809d428
#define FRC_TOP__KPHASE__kphase_in_p23_ADDR 0x00004428
#define FRC_TOP__KPHASE__kphase_in_p23_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p23_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p22_ADDR 0x00004428
#define FRC_TOP__KPHASE__kphase_in_p22_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p22_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p21_ADDR 0x00004428
#define FRC_TOP__KPHASE__kphase_in_p21_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p21_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p20_ADDR 0x00004428
#define FRC_TOP__KPHASE__kphase_in_p20_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p20_BITEND 7

//Register::kphase_2C 0x1809d42c
#define FRC_TOP__KPHASE__kphase_in_p27_ADDR 0x0000442c
#define FRC_TOP__KPHASE__kphase_in_p27_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p27_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p26_ADDR 0x0000442c
#define FRC_TOP__KPHASE__kphase_in_p26_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p26_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p25_ADDR 0x0000442c
#define FRC_TOP__KPHASE__kphase_in_p25_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p25_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p24_ADDR 0x0000442c
#define FRC_TOP__KPHASE__kphase_in_p24_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p24_BITEND 7

//Register::kphase_30 0x1809d430
#define FRC_TOP__KPHASE__kphase_in_p31_ADDR 0x00004430
#define FRC_TOP__KPHASE__kphase_in_p31_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p31_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p30_ADDR 0x00004430
#define FRC_TOP__KPHASE__kphase_in_p30_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p30_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p29_ADDR 0x00004430
#define FRC_TOP__KPHASE__kphase_in_p29_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p29_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p28_ADDR 0x00004430
#define FRC_TOP__KPHASE__kphase_in_p28_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p28_BITEND 7

//Register::kphase_34 0x1809d434
#define FRC_TOP__KPHASE__kphase_in_p35_ADDR 0x00004434
#define FRC_TOP__KPHASE__kphase_in_p35_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p35_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p34_ADDR 0x00004434
#define FRC_TOP__KPHASE__kphase_in_p34_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p34_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p33_ADDR 0x00004434
#define FRC_TOP__KPHASE__kphase_in_p33_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p33_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p32_ADDR 0x00004434
#define FRC_TOP__KPHASE__kphase_in_p32_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p32_BITEND 7

//Register::kphase_38 0x1809d438
#define FRC_TOP__KPHASE__kphase_in_p39_ADDR 0x00004438
#define FRC_TOP__KPHASE__kphase_in_p39_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p39_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p38_ADDR 0x00004438
#define FRC_TOP__KPHASE__kphase_in_p38_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p38_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p37_ADDR 0x00004438
#define FRC_TOP__KPHASE__kphase_in_p37_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p37_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p36_ADDR 0x00004438
#define FRC_TOP__KPHASE__kphase_in_p36_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p36_BITEND 7

//Register::kphase_3C 0x1809d43c
#define FRC_TOP__KPHASE__kphase_in_p43_ADDR 0x0000443c
#define FRC_TOP__KPHASE__kphase_in_p43_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p43_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p42_ADDR 0x0000443c
#define FRC_TOP__KPHASE__kphase_in_p42_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p42_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p41_ADDR 0x0000443c
#define FRC_TOP__KPHASE__kphase_in_p41_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p41_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p40_ADDR 0x0000443c
#define FRC_TOP__KPHASE__kphase_in_p40_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p40_BITEND 7

//Register::kphase_40 0x1809d440
#define FRC_TOP__KPHASE__kphase_in_p47_ADDR 0x00004440
#define FRC_TOP__KPHASE__kphase_in_p47_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p47_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p46_ADDR 0x00004440
#define FRC_TOP__KPHASE__kphase_in_p46_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p46_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p45_ADDR 0x00004440
#define FRC_TOP__KPHASE__kphase_in_p45_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p45_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p44_ADDR 0x00004440
#define FRC_TOP__KPHASE__kphase_in_p44_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p44_BITEND 7

//Register::kphase_44 0x1809d444
#define FRC_TOP__KPHASE__kphase_in_p51_ADDR 0x00004444
#define FRC_TOP__KPHASE__kphase_in_p51_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p51_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p50_ADDR 0x00004444
#define FRC_TOP__KPHASE__kphase_in_p50_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p50_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p49_ADDR 0x00004444
#define FRC_TOP__KPHASE__kphase_in_p49_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p49_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p48_ADDR 0x00004444
#define FRC_TOP__KPHASE__kphase_in_p48_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p48_BITEND 7

//Register::kphase_48 0x1809d448
#define FRC_TOP__KPHASE__kphase_in_p55_ADDR 0x00004448
#define FRC_TOP__KPHASE__kphase_in_p55_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p55_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p54_ADDR 0x00004448
#define FRC_TOP__KPHASE__kphase_in_p54_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p54_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p53_ADDR 0x00004448
#define FRC_TOP__KPHASE__kphase_in_p53_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p53_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p52_ADDR 0x00004448
#define FRC_TOP__KPHASE__kphase_in_p52_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p52_BITEND 7

//Register::kphase_4C 0x1809d44c
#define FRC_TOP__KPHASE__kphase_in_p59_ADDR 0x0000444c
#define FRC_TOP__KPHASE__kphase_in_p59_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p59_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p58_ADDR 0x0000444c
#define FRC_TOP__KPHASE__kphase_in_p58_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p58_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p57_ADDR 0x0000444c
#define FRC_TOP__KPHASE__kphase_in_p57_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p57_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p56_ADDR 0x0000444c
#define FRC_TOP__KPHASE__kphase_in_p56_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p56_BITEND 7

//Register::kphase_50 0x1809d450
#define FRC_TOP__KPHASE__kphase_in_p63_ADDR 0x00004450
#define FRC_TOP__KPHASE__kphase_in_p63_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_p63_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_p62_ADDR 0x00004450
#define FRC_TOP__KPHASE__kphase_in_p62_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_p62_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_p61_ADDR 0x00004450
#define FRC_TOP__KPHASE__kphase_in_p61_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_p61_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_p60_ADDR 0x00004450
#define FRC_TOP__KPHASE__kphase_in_p60_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_p60_BITEND 7

//Register::kphase_54 0x1809d454
#define FRC_TOP__KPHASE__kphase_film_mode_proc_func_en_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_film_mode_proc_func_en_BITSTART 31
#define FRC_TOP__KPHASE__kphase_film_mode_proc_func_en_BITEND 31

#define FRC_TOP__KPHASE__kphase_film_mode_proc_quit_film22_id_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_film_mode_proc_quit_film22_id_BITSTART 30
#define FRC_TOP__KPHASE__kphase_film_mode_proc_quit_film22_id_BITEND 30

#define FRC_TOP__KPHASE__kphase_film_mode_proc_quit_film32_id_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_film_mode_proc_quit_film32_id_BITSTART 27
#define FRC_TOP__KPHASE__kphase_film_mode_proc_quit_film32_id_BITEND 29

#define FRC_TOP__KPHASE__kphase_film_mode_proc_enter_film22_id_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_film_mode_proc_enter_film22_id_BITSTART 26
#define FRC_TOP__KPHASE__kphase_film_mode_proc_enter_film22_id_BITEND 26

#define FRC_TOP__KPHASE__kphase_film_mode_proc_enter_film32_id_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_film_mode_proc_enter_film32_id_BITSTART 23
#define FRC_TOP__KPHASE__kphase_film_mode_proc_enter_film32_id_BITEND 25

#define FRC_TOP__KPHASE__kphase_force_me2_lr_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_force_me2_lr_BITSTART 22
#define FRC_TOP__KPHASE__kphase_force_me2_lr_BITEND 22

#define FRC_TOP__KPHASE__kphase_force_me2_lr_en_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_force_me2_lr_en_BITSTART 21
#define FRC_TOP__KPHASE__kphase_force_me2_lr_en_BITEND 21

#define FRC_TOP__KPHASE__kphase_sram_ls_value_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_sram_ls_value_BITSTART 20
#define FRC_TOP__KPHASE__kphase_sram_ls_value_BITEND 20

#define FRC_TOP__KPHASE__kphase_sram_ls_en_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_sram_ls_en_BITSTART 19
#define FRC_TOP__KPHASE__kphase_sram_ls_en_BITEND 19

#define FRC_TOP__KPHASE__kphase_force_mc_mode_hf_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_force_mc_mode_hf_BITSTART 16
#define FRC_TOP__KPHASE__kphase_force_mc_mode_hf_BITEND 18

#define FRC_TOP__KPHASE__kphase_dec_mtpt_end_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_dec_mtpt_end_BITSTART 8
#define FRC_TOP__KPHASE__kphase_dec_mtpt_end_BITEND 15

#define FRC_TOP__KPHASE__kphase_dec_mtpt_start_ADDR 0x00004454
#define FRC_TOP__KPHASE__kphase_dec_mtpt_start_BITSTART 0
#define FRC_TOP__KPHASE__kphase_dec_mtpt_start_BITEND 7

//Register::kphase_58 0x1809d458
#define FRC_TOP__KPHASE__kphase_in_me2_p07_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p07_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p07_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p06_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p06_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p06_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p05_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p05_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p05_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p04_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p04_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p04_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p03_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p03_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p03_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p02_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p02_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p02_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p01_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p01_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p01_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p00_ADDR 0x00004458
#define FRC_TOP__KPHASE__kphase_in_me2_p00_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p00_BITEND 3

//Register::kphase_5C 0x1809d45c
#define FRC_TOP__KPHASE__kphase_in_me2_p15_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p15_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p15_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p14_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p14_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p14_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p13_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p13_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p13_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p12_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p12_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p12_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p11_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p11_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p11_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p10_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p10_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p10_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p09_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p09_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p09_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p08_ADDR 0x0000445c
#define FRC_TOP__KPHASE__kphase_in_me2_p08_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p08_BITEND 3

//Register::kphase_60 0x1809d460
#define FRC_TOP__KPHASE__kphase_in_me2_p23_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p23_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p23_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p22_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p22_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p22_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p21_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p21_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p21_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p20_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p20_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p20_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p19_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p19_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p19_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p18_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p18_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p18_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p17_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p17_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p17_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p16_ADDR 0x00004460
#define FRC_TOP__KPHASE__kphase_in_me2_p16_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p16_BITEND 3

//Register::kphase_64 0x1809d464
#define FRC_TOP__KPHASE__kphase_in_me2_p31_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p31_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p31_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p30_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p30_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p30_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p29_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p29_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p29_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p28_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p28_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p28_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p27_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p27_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p27_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p26_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p26_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p26_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p25_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p25_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p25_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p24_ADDR 0x00004464
#define FRC_TOP__KPHASE__kphase_in_me2_p24_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p24_BITEND 3

//Register::kphase_68 0x1809d468
#define FRC_TOP__KPHASE__kphase_in_me2_p39_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p39_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p39_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p38_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p38_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p38_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p37_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p37_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p37_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p36_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p36_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p36_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p35_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p35_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p35_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p34_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p34_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p34_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p33_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p33_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p33_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p32_ADDR 0x00004468
#define FRC_TOP__KPHASE__kphase_in_me2_p32_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p32_BITEND 3

//Register::kphase_6C 0x1809d46c
#define FRC_TOP__KPHASE__kphase_in_me2_p47_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p47_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p47_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p46_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p46_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p46_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p45_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p45_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p45_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p44_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p44_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p44_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p43_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p43_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p43_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p42_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p42_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p42_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p41_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p41_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p41_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p40_ADDR 0x0000446c
#define FRC_TOP__KPHASE__kphase_in_me2_p40_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p40_BITEND 3

//Register::kphase_70 0x1809d470
#define FRC_TOP__KPHASE__kphase_in_me2_p55_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p55_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p55_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p54_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p54_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p54_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p53_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p53_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p53_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p52_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p52_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p52_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p51_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p51_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p51_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p50_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p50_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p50_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p49_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p49_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p49_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p48_ADDR 0x00004470
#define FRC_TOP__KPHASE__kphase_in_me2_p48_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p48_BITEND 3

//Register::kphase_74 0x1809d474
#define FRC_TOP__KPHASE__kphase_in_me2_p63_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p63_BITSTART 28
#define FRC_TOP__KPHASE__kphase_in_me2_p63_BITEND 31

#define FRC_TOP__KPHASE__kphase_in_me2_p62_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p62_BITSTART 24
#define FRC_TOP__KPHASE__kphase_in_me2_p62_BITEND 27

#define FRC_TOP__KPHASE__kphase_in_me2_p61_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p61_BITSTART 20
#define FRC_TOP__KPHASE__kphase_in_me2_p61_BITEND 23

#define FRC_TOP__KPHASE__kphase_in_me2_p60_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p60_BITSTART 16
#define FRC_TOP__KPHASE__kphase_in_me2_p60_BITEND 19

#define FRC_TOP__KPHASE__kphase_in_me2_p59_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p59_BITSTART 12
#define FRC_TOP__KPHASE__kphase_in_me2_p59_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_p58_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p58_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_p58_BITEND 11

#define FRC_TOP__KPHASE__kphase_in_me2_p57_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p57_BITSTART 4
#define FRC_TOP__KPHASE__kphase_in_me2_p57_BITEND 7

#define FRC_TOP__KPHASE__kphase_in_me2_p56_ADDR 0x00004474
#define FRC_TOP__KPHASE__kphase_in_me2_p56_BITSTART 0
#define FRC_TOP__KPHASE__kphase_in_me2_p56_BITEND 3

//Register::kphase_78 0x1809d478
#define FRC_TOP__KPHASE__Kme_kphase_test1_ADDR 0x00004478
#define FRC_TOP__KPHASE__Kme_kphase_test1_BITSTART 31
#define FRC_TOP__KPHASE__Kme_kphase_test1_BITEND 31

#define FRC_TOP__KPHASE__kphase_dec_data_vs_clr_en_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_dec_data_vs_clr_en_BITSTART 30
#define FRC_TOP__KPHASE__kphase_dec_data_vs_clr_en_BITEND 30

#define FRC_TOP__KPHASE__kphase_lut_sel_latch_sel_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_lut_sel_latch_sel_BITSTART 29
#define FRC_TOP__KPHASE__kphase_lut_sel_latch_sel_BITEND 29

#define FRC_TOP__KPHASE__kphase_in_frame_hold_func_en_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_in_frame_hold_func_en_BITSTART 25
#define FRC_TOP__KPHASE__kphase_in_frame_hold_func_en_BITEND 28

#define FRC_TOP__KPHASE__kphase_force_me2_ppfv_buf_idx_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_me2_ppfv_buf_idx_BITSTART 23
#define FRC_TOP__KPHASE__kphase_force_me2_ppfv_buf_idx_BITEND 24

#define FRC_TOP__KPHASE__kphase_force_me2_ppfv_buf_idx_en_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_me2_ppfv_buf_idx_en_BITSTART 22
#define FRC_TOP__KPHASE__kphase_force_me2_ppfv_buf_idx_en_BITEND 22

#define FRC_TOP__KPHASE__kphase_force_me2_lbme_p_index_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__kphase_force_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__kphase_force_me2_lbme_i_index_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_me2_lbme_i_index_BITSTART 16
#define FRC_TOP__KPHASE__kphase_force_me2_lbme_i_index_BITEND 18

#define FRC_TOP__KPHASE__kphase_force_me2_lbme_index_en_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_me2_lbme_index_en_BITSTART 15
#define FRC_TOP__KPHASE__kphase_force_me2_lbme_index_en_BITEND 15

#define FRC_TOP__KPHASE__kphase_in_me2_index_bsize_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_in_me2_index_bsize_BITSTART 11
#define FRC_TOP__KPHASE__kphase_in_me2_index_bsize_BITEND 14

#define FRC_TOP__KPHASE__kphase_in_me2_index_initial_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_in_me2_index_initial_BITSTART 8
#define FRC_TOP__KPHASE__kphase_in_me2_index_initial_BITEND 10

#define FRC_TOP__KPHASE__kphase_force_in_me2_index_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_in_me2_index_BITSTART 5
#define FRC_TOP__KPHASE__kphase_force_in_me2_index_BITEND 7

#define FRC_TOP__KPHASE__kphase_force_in_me2_index_en_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_in_me2_index_en_BITSTART 4
#define FRC_TOP__KPHASE__kphase_force_in_me2_index_en_BITEND 4

#define FRC_TOP__KPHASE__kphase_force_in_me2_offset_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_in_me2_offset_BITSTART 1
#define FRC_TOP__KPHASE__kphase_force_in_me2_offset_BITEND 3

#define FRC_TOP__KPHASE__kphase_force_in_me2_offset_en_ADDR 0x00004478
#define FRC_TOP__KPHASE__kphase_force_in_me2_offset_en_BITSTART 0
#define FRC_TOP__KPHASE__kphase_force_in_me2_offset_en_BITEND 0

//Register::kphase_7C 0x1809d47c
#define FRC_TOP__KPHASE__lbmc_hf_idx_now_ADDR 0x0000447c
#define FRC_TOP__KPHASE__lbmc_hf_idx_now_BITSTART 28
#define FRC_TOP__KPHASE__lbmc_hf_idx_now_BITEND 29

#define FRC_TOP__KPHASE__lbmc_lf_idx_now_ADDR 0x0000447c
#define FRC_TOP__KPHASE__lbmc_lf_idx_now_BITSTART 24
#define FRC_TOP__KPHASE__lbmc_lf_idx_now_BITEND 27

#define FRC_TOP__KPHASE__kphase_lbmc_idx_mpa_en_ADDR 0x0000447c
#define FRC_TOP__KPHASE__kphase_lbmc_idx_mpa_en_BITSTART 8
#define FRC_TOP__KPHASE__kphase_lbmc_idx_mpa_en_BITEND 8

#define FRC_TOP__KPHASE__kphase_lbmc_idx4_map_ADDR 0x0000447c
#define FRC_TOP__KPHASE__kphase_lbmc_idx4_map_BITSTART 4
#define FRC_TOP__KPHASE__kphase_lbmc_idx4_map_BITEND 7

#define FRC_TOP__KPHASE__kphase_lbmc_idx3_map_ADDR 0x0000447c
#define FRC_TOP__KPHASE__kphase_lbmc_idx3_map_BITSTART 0
#define FRC_TOP__KPHASE__kphase_lbmc_idx3_map_BITEND 3

//Register::kphase_8C 0x1809d48c
#define FRC_TOP__KPHASE__lbme2_p_index_ADDR 0x0000448c
#define FRC_TOP__KPHASE__lbme2_p_index_BITSTART 24
#define FRC_TOP__KPHASE__lbme2_p_index_BITEND 26

#define FRC_TOP__KPHASE__lbme2_i_index_ADDR 0x0000448c
#define FRC_TOP__KPHASE__lbme2_i_index_BITSTART 20
#define FRC_TOP__KPHASE__lbme2_i_index_BITEND 22

#define FRC_TOP__KPHASE__lbme_p_index_ADDR 0x0000448c
#define FRC_TOP__KPHASE__lbme_p_index_BITSTART 8
#define FRC_TOP__KPHASE__lbme_p_index_BITEND 10

#define FRC_TOP__KPHASE__lbme_i_index_ADDR 0x0000448c
#define FRC_TOP__KPHASE__lbme_i_index_BITSTART 4
#define FRC_TOP__KPHASE__lbme_i_index_BITEND 6

#define FRC_TOP__KPHASE__in_me_index_ADDR 0x0000448c
#define FRC_TOP__KPHASE__in_me_index_BITSTART 0
#define FRC_TOP__KPHASE__in_me_index_BITEND 2

//Register::kphase_90 0x1809d490
#define FRC_TOP__KPHASE__regr_in_film_phase_ADDR 0x00004490
#define FRC_TOP__KPHASE__regr_in_film_phase_BITSTART 12
#define FRC_TOP__KPHASE__regr_in_film_phase_BITEND 17

#define FRC_TOP__KPHASE__lbmc_p_index_ADDR 0x00004490
#define FRC_TOP__KPHASE__lbmc_p_index_BITSTART 8
#define FRC_TOP__KPHASE__lbmc_p_index_BITEND 10

#define FRC_TOP__KPHASE__lbmc_i_index_ADDR 0x00004490
#define FRC_TOP__KPHASE__lbmc_i_index_BITSTART 4
#define FRC_TOP__KPHASE__lbmc_i_index_BITEND 6

#define FRC_TOP__KPHASE__in_mc_index_ADDR 0x00004490
#define FRC_TOP__KPHASE__in_mc_index_BITSTART 0
#define FRC_TOP__KPHASE__in_mc_index_BITEND 2

//Register::kphase_94 0x1809d494
#define FRC_TOP__KPHASE__regr_kphase_g7_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g7_in_phase_BITSTART 28
#define FRC_TOP__KPHASE__regr_kphase_g7_in_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g6_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g6_in_phase_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g6_in_phase_BITEND 27

#define FRC_TOP__KPHASE__regr_kphase_g5_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g5_in_phase_BITSTART 20
#define FRC_TOP__KPHASE__regr_kphase_g5_in_phase_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g4_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g4_in_phase_BITSTART 16
#define FRC_TOP__KPHASE__regr_kphase_g4_in_phase_BITEND 19

#define FRC_TOP__KPHASE__regr_kphase_g3_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g3_in_phase_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g3_in_phase_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g2_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g2_in_phase_BITSTART 8
#define FRC_TOP__KPHASE__regr_kphase_g2_in_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g1_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g1_in_phase_BITSTART 4
#define FRC_TOP__KPHASE__regr_kphase_g1_in_phase_BITEND 7

#define FRC_TOP__KPHASE__regr_kphase_g0_in_phase_ADDR 0x00004494
#define FRC_TOP__KPHASE__regr_kphase_g0_in_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g0_in_phase_BITEND 3

//Register::kphase_98 0x1809d498
#define FRC_TOP__KPHASE__regr_kphase_g11_in_phase_ADDR 0x00004498
#define FRC_TOP__KPHASE__regr_kphase_g11_in_phase_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g11_in_phase_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g10_in_phase_ADDR 0x00004498
#define FRC_TOP__KPHASE__regr_kphase_g10_in_phase_BITSTART 8
#define FRC_TOP__KPHASE__regr_kphase_g10_in_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g9_in_phase_ADDR 0x00004498
#define FRC_TOP__KPHASE__regr_kphase_g9_in_phase_BITSTART 4
#define FRC_TOP__KPHASE__regr_kphase_g9_in_phase_BITEND 7

#define FRC_TOP__KPHASE__regr_kphase_g8_in_phase_ADDR 0x00004498
#define FRC_TOP__KPHASE__regr_kphase_g8_in_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g8_in_phase_BITEND 3

//Register::kphase_9C 0x1809d49c
#define FRC_TOP__KPHASE__regr_kphase_in_lr_ADDR 0x0000449c
#define FRC_TOP__KPHASE__regr_kphase_in_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_in_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_dec_no_match_ADDR 0x0000449c
#define FRC_TOP__KPHASE__regr_kphase_dec_no_match_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_dec_no_match_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_in_film_phase_ADDR 0x0000449c
#define FRC_TOP__KPHASE__regr_kphase_in_film_phase_BITSTART 16
#define FRC_TOP__KPHASE__regr_kphase_in_film_phase_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_in_phase_ADDR 0x0000449c
#define FRC_TOP__KPHASE__regr_kphase_in_phase_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_in_phase_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_out_film_phase_ADDR 0x0000449c
#define FRC_TOP__KPHASE__regr_kphase_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_out_phase_ADDR 0x0000449c
#define FRC_TOP__KPHASE__regr_kphase_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_out_phase_BITEND 5

//Register::kphase_A0 0x1809d4a0
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_first_phase_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g0_me2_phase_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g0_me_dts_p_index_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g0_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g0_me_dts_i_index_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g0_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g0_in_final_phase_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g0_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g0_in_mc_index_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g0_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g0_in_me_index_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g0_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g0_out_film_phase_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g0_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g0_out_phase_ADDR 0x000044a0
#define FRC_TOP__KPHASE__regr_kphase_g0_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g0_out_phase_BITEND 5

//Register::kphase_A4 0x1809d4a4
#define FRC_TOP__KPHASE__regr_kphase_g0_in_lr_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g0_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g0_me_last_phase_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g0_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g0_me2_lbme_i_index_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g0_osd_lr_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g0_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g0_out_lr_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g0_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g0_me_lr_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g0_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g0_mc_lr_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g0_me2_lbme_p_index_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g0_me2_ppfv_buf_idx_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g0_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g0_in_me2_index_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g0_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g0_mc_phase_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g0_mc_cts_p_index_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g0_mc_cts_i_index_ADDR 0x000044a4
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g0_mc_cts_i_index_BITEND 2

//Register::kphase_A8 0x1809d4a8
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_first_phase_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g1_me2_phase_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g1_me_dts_p_index_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g1_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g1_me_dts_i_index_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g1_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g1_in_final_phase_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g1_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g1_in_mc_index_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g1_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g1_in_me_index_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g1_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g1_out_film_phase_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g1_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g1_out_phase_ADDR 0x000044a8
#define FRC_TOP__KPHASE__regr_kphase_g1_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g1_out_phase_BITEND 5

//Register::kphase_AC 0x1809d4ac
#define FRC_TOP__KPHASE__regr_kphase_g1_in_lr_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g1_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g1_me_last_phase_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g1_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g1_me2_lbme_i_index_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g1_osd_lr_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g1_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g1_out_lr_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g1_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g1_me_lr_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g1_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g1_mc_lr_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g1_me2_lbme_p_index_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g1_me2_ppfv_buf_idx_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g1_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g1_in_me2_index_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g1_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g1_mc_phase_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g1_mc_cts_p_index_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g1_mc_cts_i_index_ADDR 0x000044ac
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g1_mc_cts_i_index_BITEND 2

//Register::kphase_B0 0x1809d4b0
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_first_phase_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g2_me2_phase_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g2_me_dts_p_index_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g2_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g2_me_dts_i_index_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g2_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g2_in_final_phase_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g2_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g2_in_mc_index_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g2_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g2_in_me_index_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g2_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g2_out_film_phase_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g2_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g2_out_phase_ADDR 0x000044b0
#define FRC_TOP__KPHASE__regr_kphase_g2_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g2_out_phase_BITEND 5

//Register::kphase_B4 0x1809d4b4
#define FRC_TOP__KPHASE__regr_kphase_g2_in_lr_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g2_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g2_me_last_phase_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g2_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g2_me2_lbme_i_index_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g2_osd_lr_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g2_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g2_out_lr_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g2_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g2_me_lr_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g2_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g2_mc_lr_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g2_me2_lbme_p_index_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g2_me2_ppfv_buf_idx_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g2_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g2_in_me2_index_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g2_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g2_mc_phase_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g2_mc_cts_p_index_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g2_mc_cts_i_index_ADDR 0x000044b4
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g2_mc_cts_i_index_BITEND 2

//Register::kphase_B8 0x1809d4b8
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_first_phase_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g3_me2_phase_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g3_me_dts_p_index_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g3_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g3_me_dts_i_index_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g3_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g3_in_final_phase_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g3_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g3_in_mc_index_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g3_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g3_in_me_index_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g3_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g3_out_film_phase_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g3_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g3_out_phase_ADDR 0x000044b8
#define FRC_TOP__KPHASE__regr_kphase_g3_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g3_out_phase_BITEND 5

//Register::kphase_BC 0x1809d4bc
#define FRC_TOP__KPHASE__regr_kphase_g3_in_lr_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g3_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g3_me_last_phase_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g3_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g3_me2_lbme_i_index_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g3_osd_lr_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g3_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g3_out_lr_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g3_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g3_me_lr_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g3_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g3_mc_lr_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g3_me2_lbme_p_index_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g3_me2_ppfv_buf_idx_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g3_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g3_in_me2_index_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g3_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g3_mc_phase_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g3_mc_cts_p_index_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g3_mc_cts_i_index_ADDR 0x000044bc
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g3_mc_cts_i_index_BITEND 2

//Register::kphase_C0 0x1809d4c0
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_first_phase_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g4_me2_phase_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g4_me_dts_p_index_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g4_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g4_me_dts_i_index_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g4_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g4_in_final_phase_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g4_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g4_in_mc_index_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g4_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g4_in_me_index_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g4_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g4_out_film_phase_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g4_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g4_out_phase_ADDR 0x000044c0
#define FRC_TOP__KPHASE__regr_kphase_g4_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g4_out_phase_BITEND 5

//Register::kphase_C4 0x1809d4c4
#define FRC_TOP__KPHASE__regr_kphase_g4_in_lr_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g4_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g4_me_last_phase_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g4_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g4_me2_lbme_i_index_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g4_osd_lr_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g4_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g4_out_lr_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g4_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g4_me_lr_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g4_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g4_mc_lr_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g4_me2_lbme_p_index_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g4_me2_ppfv_buf_idx_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g4_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g4_in_me2_index_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g4_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g4_mc_phase_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g4_mc_cts_p_index_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g4_mc_cts_i_index_ADDR 0x000044c4
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g4_mc_cts_i_index_BITEND 2

//Register::kphase_C8 0x1809d4c8
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_first_phase_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g5_me2_phase_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g5_me_dts_p_index_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g5_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g5_me_dts_i_index_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g5_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g5_in_final_phase_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g5_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g5_in_mc_index_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g5_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g5_in_me_index_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g5_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g5_out_film_phase_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g5_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g5_out_phase_ADDR 0x000044c8
#define FRC_TOP__KPHASE__regr_kphase_g5_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g5_out_phase_BITEND 5

//Register::kphase_CC 0x1809d4cc
#define FRC_TOP__KPHASE__regr_kphase_g5_in_lr_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g5_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g5_me_last_phase_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g5_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g5_me2_lbme_i_index_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g5_osd_lr_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g5_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g5_out_lr_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g5_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g5_me_lr_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g5_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g5_mc_lr_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g5_me2_lbme_p_index_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g5_me2_ppfv_buf_idx_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g5_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g5_in_me2_index_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g5_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g5_mc_phase_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g5_mc_cts_p_index_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g5_mc_cts_i_index_ADDR 0x000044cc
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g5_mc_cts_i_index_BITEND 2

//Register::kphase_D0 0x1809d4d0
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_first_phase_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g6_me2_phase_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g6_me_dts_p_index_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g6_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g6_me_dts_i_index_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g6_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g6_in_final_phase_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g6_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g6_in_mc_index_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g6_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g6_in_me_index_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g6_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g6_out_film_phase_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g6_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g6_out_phase_ADDR 0x000044d0
#define FRC_TOP__KPHASE__regr_kphase_g6_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g6_out_phase_BITEND 5

//Register::kphase_D4 0x1809d4d4
#define FRC_TOP__KPHASE__regr_kphase_g6_in_lr_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g6_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g6_me_last_phase_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g6_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g6_me2_lbme_i_index_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g6_osd_lr_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g6_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g6_out_lr_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g6_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g6_me_lr_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g6_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g6_mc_lr_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g6_me2_lbme_p_index_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g6_me2_ppfv_buf_idx_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g6_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g6_in_me2_index_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g6_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g6_mc_phase_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g6_mc_cts_p_index_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g6_mc_cts_i_index_ADDR 0x000044d4
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g6_mc_cts_i_index_BITEND 2

//Register::kphase_D8 0x1809d4d8
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_first_phase_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g7_me2_phase_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g7_me_dts_p_index_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g7_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g7_me_dts_i_index_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g7_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g7_in_final_phase_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g7_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g7_in_mc_index_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g7_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g7_in_me_index_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g7_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g7_out_film_phase_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g7_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g7_out_phase_ADDR 0x000044d8
#define FRC_TOP__KPHASE__regr_kphase_g7_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g7_out_phase_BITEND 5

//Register::kphase_DC 0x1809d4dc
#define FRC_TOP__KPHASE__regr_kphase_g7_in_lr_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g7_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g7_me_last_phase_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g7_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g7_me2_lbme_i_index_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g7_osd_lr_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g7_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g7_out_lr_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g7_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g7_me_lr_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g7_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g7_mc_lr_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g7_me2_lbme_p_index_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g7_me2_ppfv_buf_idx_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g7_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g7_in_me2_index_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g7_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g7_mc_phase_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g7_mc_cts_p_index_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g7_mc_cts_i_index_ADDR 0x000044dc
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g7_mc_cts_i_index_BITEND 2

//Register::kphase_E0 0x1809d4e0
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_first_phase_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g8_me2_phase_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g8_me_dts_p_index_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g8_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g8_me_dts_i_index_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g8_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g8_in_final_phase_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g8_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g8_in_mc_index_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g8_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g8_in_me_index_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g8_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g8_out_film_phase_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g8_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g8_out_phase_ADDR 0x000044e0
#define FRC_TOP__KPHASE__regr_kphase_g8_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g8_out_phase_BITEND 5

//Register::kphase_E4 0x1809d4e4
#define FRC_TOP__KPHASE__regr_kphase_g8_in_lr_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g8_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g8_me_last_phase_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g8_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g8_me2_lbme_i_index_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g8_osd_lr_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g8_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g8_out_lr_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g8_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g8_me_lr_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g8_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g8_mc_lr_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g8_me2_lbme_p_index_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g8_me2_ppfv_buf_idx_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g8_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g8_in_me2_index_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g8_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g8_mc_phase_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g8_mc_cts_p_index_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g8_mc_cts_i_index_ADDR 0x000044e4
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g8_mc_cts_i_index_BITEND 2

//Register::kphase_E8 0x1809d4e8
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_first_phase_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g9_me2_phase_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g9_me_dts_p_index_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g9_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g9_me_dts_i_index_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g9_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g9_in_final_phase_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g9_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g9_in_mc_index_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g9_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g9_in_me_index_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g9_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g9_out_film_phase_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g9_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g9_out_phase_ADDR 0x000044e8
#define FRC_TOP__KPHASE__regr_kphase_g9_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g9_out_phase_BITEND 5

//Register::kphase_EC 0x1809d4ec
#define FRC_TOP__KPHASE__regr_kphase_g9_in_lr_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g9_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g9_me_last_phase_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g9_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g9_me2_lbme_i_index_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g9_osd_lr_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g9_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g9_out_lr_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g9_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g9_me_lr_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g9_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g9_mc_lr_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g9_me2_lbme_p_index_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g9_me2_ppfv_buf_idx_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g9_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g9_in_me2_index_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g9_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g9_mc_phase_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g9_mc_cts_p_index_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g9_mc_cts_i_index_ADDR 0x000044ec
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g9_mc_cts_i_index_BITEND 2

//Register::kphase_F0 0x1809d4f0
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_first_phase_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g10_me2_phase_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g10_me_dts_p_index_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g10_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g10_me_dts_i_index_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g10_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g10_in_final_phase_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g10_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g10_in_mc_index_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g10_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g10_in_me_index_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g10_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g10_out_film_phase_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g10_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g10_out_phase_ADDR 0x000044f0
#define FRC_TOP__KPHASE__regr_kphase_g10_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g10_out_phase_BITEND 5

//Register::kphase_F4 0x1809d4f4
#define FRC_TOP__KPHASE__regr_kphase_g10_in_lr_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g10_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g10_me_last_phase_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g10_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g10_me2_lbme_i_index_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g10_osd_lr_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g10_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g10_out_lr_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g10_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g10_me_lr_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g10_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g10_mc_lr_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g10_me2_lbme_p_index_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g10_me2_ppfv_buf_idx_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g10_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g10_in_me2_index_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g10_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g10_mc_phase_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g10_mc_cts_p_index_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g10_mc_cts_i_index_ADDR 0x000044f4
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g10_mc_cts_i_index_BITEND 2

//Register::kphase_F8 0x1809d4f8
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_first_phase_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_first_phase_BITSTART 31
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_first_phase_BITEND 31

#define FRC_TOP__KPHASE__regr_kphase_g11_me2_phase_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_phase_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_phase_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g11_me_dts_p_index_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_me_dts_p_index_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g11_me_dts_p_index_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g11_me_dts_i_index_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_me_dts_i_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g11_me_dts_i_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g11_in_final_phase_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_in_final_phase_BITSTART 18
#define FRC_TOP__KPHASE__regr_kphase_g11_in_final_phase_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g11_in_mc_index_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_in_mc_index_BITSTART 15
#define FRC_TOP__KPHASE__regr_kphase_g11_in_mc_index_BITEND 17

#define FRC_TOP__KPHASE__regr_kphase_g11_in_me_index_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_in_me_index_BITSTART 12
#define FRC_TOP__KPHASE__regr_kphase_g11_in_me_index_BITEND 14

#define FRC_TOP__KPHASE__regr_kphase_g11_out_film_phase_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_out_film_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g11_out_film_phase_BITEND 11

#define FRC_TOP__KPHASE__regr_kphase_g11_out_phase_ADDR 0x000044f8
#define FRC_TOP__KPHASE__regr_kphase_g11_out_phase_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g11_out_phase_BITEND 5

//Register::kphase_FC 0x1809d4fc
#define FRC_TOP__KPHASE__regr_kphase_g11_in_lr_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_in_lr_BITSTART 30
#define FRC_TOP__KPHASE__regr_kphase_g11_in_lr_BITEND 30

#define FRC_TOP__KPHASE__regr_kphase_g11_me_last_phase_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_me_last_phase_BITSTART 29
#define FRC_TOP__KPHASE__regr_kphase_g11_me_last_phase_BITEND 29

#define FRC_TOP__KPHASE__regr_kphase_g11_me2_lbme_i_index_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_lbme_i_index_BITEND 28

#define FRC_TOP__KPHASE__regr_kphase_g11_osd_lr_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_osd_lr_BITSTART 25
#define FRC_TOP__KPHASE__regr_kphase_g11_osd_lr_BITEND 25

#define FRC_TOP__KPHASE__regr_kphase_g11_out_lr_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_out_lr_BITSTART 24
#define FRC_TOP__KPHASE__regr_kphase_g11_out_lr_BITEND 24

#define FRC_TOP__KPHASE__regr_kphase_g11_me_lr_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_me_lr_BITSTART 23
#define FRC_TOP__KPHASE__regr_kphase_g11_me_lr_BITEND 23

#define FRC_TOP__KPHASE__regr_kphase_g11_mc_lr_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_lr_BITSTART 22
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_lr_BITEND 22

#define FRC_TOP__KPHASE__regr_kphase_g11_me2_lbme_p_index_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_lbme_p_index_BITEND 21

#define FRC_TOP__KPHASE__regr_kphase_g11_me2_ppfv_buf_idx_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__KPHASE__regr_kphase_g11_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__KPHASE__regr_kphase_g11_in_me2_index_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_in_me2_index_BITSTART 13
#define FRC_TOP__KPHASE__regr_kphase_g11_in_me2_index_BITEND 15

#define FRC_TOP__KPHASE__regr_kphase_g11_mc_phase_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_phase_BITSTART 6
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_phase_BITEND 12

#define FRC_TOP__KPHASE__regr_kphase_g11_mc_cts_p_index_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_cts_p_index_BITSTART 3
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_cts_p_index_BITEND 5

#define FRC_TOP__KPHASE__regr_kphase_g11_mc_cts_i_index_ADDR 0x000044fc
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_cts_i_index_BITSTART 0
#define FRC_TOP__KPHASE__regr_kphase_g11_mc_cts_i_index_BITEND 2

/*KPOST_TOP*/
//Register::KPOST_TOP_00 0x1809d000
#define FRC_TOP__KPOST_TOP__post_cursor_color_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__post_cursor_color_BITSTART 29
#define FRC_TOP__KPOST_TOP__post_cursor_color_BITEND 31

#define FRC_TOP__KPOST_TOP__post_cursor_v_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__post_cursor_v_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_cursor_v_BITEND 28

#define FRC_TOP__KPOST_TOP__post_cursor_en_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__post_cursor_en_BITSTART 15
#define FRC_TOP__KPOST_TOP__post_cursor_en_BITEND 15

#define FRC_TOP__KPOST_TOP__post_cursor_3d_flag_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__post_cursor_3d_flag_BITSTART 14
#define FRC_TOP__KPOST_TOP__post_cursor_3d_flag_BITEND 14

#define FRC_TOP__KPOST_TOP__post_cursor_show_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__post_cursor_show_BITSTART 13
#define FRC_TOP__KPOST_TOP__post_cursor_show_BITEND 13

#define FRC_TOP__KPOST_TOP__post_cursor_h_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__post_cursor_h_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_cursor_h_BITEND 12

//Register::KPOST_TOP_04 0x1809d004
#define FRC_TOP__KPOST_TOP__post_out_vtotal_int_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__post_out_vtotal_int_BITSTART 20
#define FRC_TOP__KPOST_TOP__post_out_vtotal_int_BITEND 31

#define FRC_TOP__KPOST_TOP__post_out_measure_en_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__post_out_measure_en_BITSTART 19
#define FRC_TOP__KPOST_TOP__post_out_measure_en_BITEND 19

#define FRC_TOP__KPOST_TOP__post_out_measure_sel_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__post_out_measure_sel_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_out_measure_sel_BITEND 18

#define FRC_TOP__KPOST_TOP__post_out_int_sel_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__post_out_int_sel_BITSTART 13
#define FRC_TOP__KPOST_TOP__post_out_int_sel_BITEND 15

#define FRC_TOP__KPOST_TOP__post_dummy_00_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__post_dummy_00_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_dummy_00_BITEND 12

//Register::KPOST_TOP_08 0x1809d008
#define FRC_TOP__KPOST_TOP__blackinsert_frame_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__blackinsert_frame_en_BITSTART 31
#define FRC_TOP__KPOST_TOP__blackinsert_frame_en_BITEND 31

#define FRC_TOP__KPOST_TOP__blackinsert_line_patt_l_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__blackinsert_line_patt_l_BITSTART 15
#define FRC_TOP__KPOST_TOP__blackinsert_line_patt_l_BITEND 30

#define FRC_TOP__KPOST_TOP__blackinsert_line_type_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__blackinsert_line_type_BITSTART 11
#define FRC_TOP__KPOST_TOP__blackinsert_line_type_BITEND 14

#define FRC_TOP__KPOST_TOP__blackinsert_line_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__blackinsert_line_en_BITSTART 10
#define FRC_TOP__KPOST_TOP__blackinsert_line_en_BITEND 10

#define FRC_TOP__KPOST_TOP__post_cursor_src_3d_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__post_cursor_src_3d_en_BITSTART 9
#define FRC_TOP__KPOST_TOP__post_cursor_src_3d_en_BITEND 9

#define FRC_TOP__KPOST_TOP__post_int_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__post_int_en_BITSTART 5
#define FRC_TOP__KPOST_TOP__post_int_en_BITEND 8

#define FRC_TOP__KPOST_TOP__post_int_wclr_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__post_int_wclr_BITSTART 1
#define FRC_TOP__KPOST_TOP__post_int_wclr_BITEND 4

#define FRC_TOP__KPOST_TOP__post_int_source_sel_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__post_int_source_sel_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_int_source_sel_BITEND 0

//Register::KPOST_TOP_0C 0x1809d00c
#define FRC_TOP__KPOST_TOP__blackinsert_line_patt_r_ADDR 0x0000400c
#define FRC_TOP__KPOST_TOP__blackinsert_line_patt_r_BITSTART 15
#define FRC_TOP__KPOST_TOP__blackinsert_line_patt_r_BITEND 30

#define FRC_TOP__KPOST_TOP__blackinsert_half_v_en_ADDR 0x0000400c
#define FRC_TOP__KPOST_TOP__blackinsert_half_v_en_BITSTART 14
#define FRC_TOP__KPOST_TOP__blackinsert_half_v_en_BITEND 14

#define FRC_TOP__KPOST_TOP__blackinsert_half_v_mode_ADDR 0x0000400c
#define FRC_TOP__KPOST_TOP__blackinsert_half_v_mode_BITSTART 13
#define FRC_TOP__KPOST_TOP__blackinsert_half_v_mode_BITEND 13

#define FRC_TOP__KPOST_TOP__blackinsert_half_v_center_ADDR 0x0000400c
#define FRC_TOP__KPOST_TOP__blackinsert_half_v_center_BITSTART 0
#define FRC_TOP__KPOST_TOP__blackinsert_half_v_center_BITEND 12

//Register::KPOST_TOP_10 0x1809d010
#define FRC_TOP__KPOST_TOP__post_patt_vtotal_ADDR 0x00004010
#define FRC_TOP__KPOST_TOP__post_patt_vtotal_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_patt_vtotal_BITEND 31

#define FRC_TOP__KPOST_TOP__post_patt_htotal_ADDR 0x00004010
#define FRC_TOP__KPOST_TOP__post_patt_htotal_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_patt_htotal_BITEND 15

//Register::KPOST_TOP_14 0x1809d014
#define FRC_TOP__KPOST_TOP__post_patt_vact_ADDR 0x00004014
#define FRC_TOP__KPOST_TOP__post_patt_vact_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_patt_vact_BITEND 31

#define FRC_TOP__KPOST_TOP__post_patt_hact_ADDR 0x00004014
#define FRC_TOP__KPOST_TOP__post_patt_hact_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_patt_hact_BITEND 15

//Register::KPOST_TOP_18 0x1809d018
#define FRC_TOP__KPOST_TOP__post_patt_vs_bporch_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__post_patt_vs_bporch_BITSTART 24
#define FRC_TOP__KPOST_TOP__post_patt_vs_bporch_BITEND 31

#define FRC_TOP__KPOST_TOP__post_patt_hs_bporch_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__post_patt_hs_bporch_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_patt_hs_bporch_BITEND 23

#define FRC_TOP__KPOST_TOP__post_patt_vs_width_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__post_patt_vs_width_BITSTART 8
#define FRC_TOP__KPOST_TOP__post_patt_vs_width_BITEND 15

#define FRC_TOP__KPOST_TOP__post_patt_hs_width_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__post_patt_hs_width_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_patt_hs_width_BITEND 7

//Register::KPOST_TOP_1C 0x1809d01c
#define FRC_TOP__KPOST_TOP__post_mon_sel_ADDR 0x0000401c
#define FRC_TOP__KPOST_TOP__post_mon_sel_BITSTART 27
#define FRC_TOP__KPOST_TOP__post_mon_sel_BITEND 31

#define FRC_TOP__KPOST_TOP__post_patt_0f_region_ADDR 0x0000401c
#define FRC_TOP__KPOST_TOP__post_patt_0f_region_BITSTART 15
#define FRC_TOP__KPOST_TOP__post_patt_0f_region_BITEND 26

#define FRC_TOP__KPOST_TOP__post_patt_0e_grid_ADDR 0x0000401c
#define FRC_TOP__KPOST_TOP__post_patt_0e_grid_BITSTART 7
#define FRC_TOP__KPOST_TOP__post_patt_0e_grid_BITEND 14

#define FRC_TOP__KPOST_TOP__post_patt_mode_ADDR 0x0000401c
#define FRC_TOP__KPOST_TOP__post_patt_mode_BITSTART 3
#define FRC_TOP__KPOST_TOP__post_patt_mode_BITEND 6

#define FRC_TOP__KPOST_TOP__post_hv_measure_ADDR 0x0000401c
#define FRC_TOP__KPOST_TOP__post_hv_measure_BITSTART 2
#define FRC_TOP__KPOST_TOP__post_hv_measure_BITEND 2

#define FRC_TOP__KPOST_TOP__post_patt_slf_gen_ADDR 0x0000401c
#define FRC_TOP__KPOST_TOP__post_patt_slf_gen_BITSTART 1
#define FRC_TOP__KPOST_TOP__post_patt_slf_gen_BITEND 1

#define FRC_TOP__KPOST_TOP__post_patt_enable_ADDR 0x0000401c
#define FRC_TOP__KPOST_TOP__post_patt_enable_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_patt_enable_BITEND 0

//Register::KPOST_TOP_20 0x1809d020
#define FRC_TOP__KPOST_TOP__post_cursor_h_width_ADDR 0x00004020
#define FRC_TOP__KPOST_TOP__post_cursor_h_width_BITSTART 28
#define FRC_TOP__KPOST_TOP__post_cursor_h_width_BITEND 31

#define FRC_TOP__KPOST_TOP__post_patt_R_mask_ADDR 0x00004020
#define FRC_TOP__KPOST_TOP__post_patt_R_mask_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_patt_R_mask_BITEND 27

#define FRC_TOP__KPOST_TOP__post_patt_4p_rgb_ADDR 0x00004020
#define FRC_TOP__KPOST_TOP__post_patt_4p_rgb_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_patt_4p_rgb_BITEND 11

//Register::KPOST_TOP_24 0x1809d024
#define FRC_TOP__KPOST_TOP__post_patt_B_mask_ADDR 0x00004024
#define FRC_TOP__KPOST_TOP__post_patt_B_mask_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_patt_B_mask_BITEND 31

#define FRC_TOP__KPOST_TOP__post_patt_G_mask_ADDR 0x00004024
#define FRC_TOP__KPOST_TOP__post_patt_G_mask_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_patt_G_mask_BITEND 15

//Register::KPOST_TOP_28 0x1809d028
#define FRC_TOP__KPOST_TOP__kpost_test1_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__kpost_test1_BITSTART 26
#define FRC_TOP__KPOST_TOP__kpost_test1_BITEND 26

#define FRC_TOP__KPOST_TOP__kpost_sram_ls_value_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__kpost_sram_ls_value_BITSTART 25
#define FRC_TOP__KPOST_TOP__kpost_sram_ls_value_BITEND 25

#define FRC_TOP__KPOST_TOP__kpost_sram_ls_en_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__kpost_sram_ls_en_BITSTART 24
#define FRC_TOP__KPOST_TOP__kpost_sram_ls_en_BITEND 24

#define FRC_TOP__KPOST_TOP__kpost_4port_hde_center_value_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__kpost_4port_hde_center_value_BITSTART 13
#define FRC_TOP__KPOST_TOP__kpost_4port_hde_center_value_BITEND 23

#define FRC_TOP__KPOST_TOP__hde_center_value_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__hde_center_value_BITSTART 1
#define FRC_TOP__KPOST_TOP__hde_center_value_BITEND 12

#define FRC_TOP__KPOST_TOP__pr_mode_en_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__pr_mode_en_BITSTART 0
#define FRC_TOP__KPOST_TOP__pr_mode_en_BITEND 0

//Register::KPOST_TOP_30 0x1809d030
#define FRC_TOP__KPOST_TOP__Dummy_30_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__Dummy_30_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_30_BITEND 23

//Register::KPOST_TOP_34 0x1809d034
#define FRC_TOP__KPOST_TOP__Dummy_34_ADDR 0x00004034
#define FRC_TOP__KPOST_TOP__Dummy_34_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_34_BITEND 31

//Register::KPOST_TOP_38 0x1809d038
#define FRC_TOP__KPOST_TOP__Dummy_38_ADDR 0x00004038
#define FRC_TOP__KPOST_TOP__Dummy_38_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_38_BITEND 31

//Register::KPOST_TOP_3C 0x1809d03c
#define FRC_TOP__KPOST_TOP__Dummy_3c_ADDR 0x0000403c
#define FRC_TOP__KPOST_TOP__Dummy_3c_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_3c_BITEND 31

//Register::KPOST_TOP_40 0x1809d040
#define FRC_TOP__KPOST_TOP__Dummy_40_ADDR 0x00004040
#define FRC_TOP__KPOST_TOP__Dummy_40_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_40_BITEND 3

//Register::KPOST_TOP_44 0x1809d044
#define FRC_TOP__KPOST_TOP__Dummy_44_ADDR 0x00004044
#define FRC_TOP__KPOST_TOP__Dummy_44_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_44_BITEND 31

//Register::KPOST_TOP_48 0x1809d048
#define FRC_TOP__KPOST_TOP__Dummy_48_ADDR 0x00004048
#define FRC_TOP__KPOST_TOP__Dummy_48_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_48_BITEND 31

//Register::KPOST_TOP_4C 0x1809d04c
#define FRC_TOP__KPOST_TOP__Dummy_4c_ADDR 0x0000404c
#define FRC_TOP__KPOST_TOP__Dummy_4c_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_4c_BITEND 31

//Register::KPOST_TOP_50 0x1809d050
#define FRC_TOP__KPOST_TOP__Dummy_50_ADDR 0x00004050
#define FRC_TOP__KPOST_TOP__Dummy_50_BITSTART 0
#define FRC_TOP__KPOST_TOP__Dummy_50_BITEND 3

//Register::KPOST_TOP_60 0x1809d060
#define FRC_TOP__KPOST_TOP__post_second_run_en_ADDR 0x00004060
#define FRC_TOP__KPOST_TOP__post_second_run_en_BITSTART 31
#define FRC_TOP__KPOST_TOP__post_second_run_en_BITEND 31

#define FRC_TOP__KPOST_TOP__bluescreen_ADDR 0x00004060
#define FRC_TOP__KPOST_TOP__bluescreen_BITSTART 30
#define FRC_TOP__KPOST_TOP__bluescreen_BITEND 30

#define FRC_TOP__KPOST_TOP__bluescreen_rgb_ADDR 0x00004060
#define FRC_TOP__KPOST_TOP__bluescreen_rgb_BITSTART 0
#define FRC_TOP__KPOST_TOP__bluescreen_rgb_BITEND 29

//Register::KPOST_TOP_64 0x1809d064
#define FRC_TOP__KPOST_TOP__post_ls_ADDR 0x00004064
#define FRC_TOP__KPOST_TOP__post_ls_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_ls_BITEND 2

//Register::KPOST_TOP_68 0x1809d068
#define FRC_TOP__KPOST_TOP__post_rme_ADDR 0x00004068
#define FRC_TOP__KPOST_TOP__post_rme_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_rme_BITEND 2

//Register::KPOST_TOP_6C 0x1809d06c
#define FRC_TOP__KPOST_TOP__post_rm_ADDR 0x0000406c
#define FRC_TOP__KPOST_TOP__post_rm_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_rm_BITEND 11

//Register::KPOST_TOP_80 0x1809d080
#define FRC_TOP__KPOST_TOP__post_usr_coef01_ADDR 0x00004080
#define FRC_TOP__KPOST_TOP__post_usr_coef01_BITSTART 15
#define FRC_TOP__KPOST_TOP__post_usr_coef01_BITEND 29

#define FRC_TOP__KPOST_TOP__post_usr_coef00_ADDR 0x00004080
#define FRC_TOP__KPOST_TOP__post_usr_coef00_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_usr_coef00_BITEND 14

//Register::KPOST_TOP_84 0x1809d084
#define FRC_TOP__KPOST_TOP__post_usr_coef10_ADDR 0x00004084
#define FRC_TOP__KPOST_TOP__post_usr_coef10_BITSTART 15
#define FRC_TOP__KPOST_TOP__post_usr_coef10_BITEND 29

#define FRC_TOP__KPOST_TOP__post_usr_coef02_ADDR 0x00004084
#define FRC_TOP__KPOST_TOP__post_usr_coef02_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_usr_coef02_BITEND 14

//Register::KPOST_TOP_88 0x1809d088
#define FRC_TOP__KPOST_TOP__post_usr_coef12_ADDR 0x00004088
#define FRC_TOP__KPOST_TOP__post_usr_coef12_BITSTART 15
#define FRC_TOP__KPOST_TOP__post_usr_coef12_BITEND 29

#define FRC_TOP__KPOST_TOP__post_usr_coef11_ADDR 0x00004088
#define FRC_TOP__KPOST_TOP__post_usr_coef11_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_usr_coef11_BITEND 14

//Register::KPOST_TOP_8C 0x1809d08c
#define FRC_TOP__KPOST_TOP__post_usr_coef21_ADDR 0x0000408c
#define FRC_TOP__KPOST_TOP__post_usr_coef21_BITSTART 15
#define FRC_TOP__KPOST_TOP__post_usr_coef21_BITEND 29

#define FRC_TOP__KPOST_TOP__post_usr_coef20_ADDR 0x0000408c
#define FRC_TOP__KPOST_TOP__post_usr_coef20_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_usr_coef20_BITEND 14

//Register::KPOST_TOP_90 0x1809d090
#define FRC_TOP__KPOST_TOP__post_usr_const0_ADDR 0x00004090
#define FRC_TOP__KPOST_TOP__post_usr_const0_BITSTART 15
#define FRC_TOP__KPOST_TOP__post_usr_const0_BITEND 26

#define FRC_TOP__KPOST_TOP__post_usr_coef22_ADDR 0x00004090
#define FRC_TOP__KPOST_TOP__post_usr_coef22_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_usr_coef22_BITEND 14

//Register::KPOST_TOP_94 0x1809d094
#define FRC_TOP__KPOST_TOP__post_convert_map_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__post_convert_map_BITSTART 29
#define FRC_TOP__KPOST_TOP__post_convert_map_BITEND 31

#define FRC_TOP__KPOST_TOP__post_convert_mode_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__post_convert_mode_BITSTART 25
#define FRC_TOP__KPOST_TOP__post_convert_mode_BITEND 28

#define FRC_TOP__KPOST_TOP__post_convert_on_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__post_convert_on_BITSTART 24
#define FRC_TOP__KPOST_TOP__post_convert_on_BITEND 24

#define FRC_TOP__KPOST_TOP__post_usr_const2_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__post_usr_const2_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_usr_const2_BITEND 23

#define FRC_TOP__KPOST_TOP__post_usr_const1_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__post_usr_const1_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_usr_const1_BITEND 11

//Register::KPOST_TOP_A0 0x1809d0a0
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_1_ADDR 0x000040a0
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_1_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_1_BITEND 31

#define FRC_TOP__KPOST_TOP__post_seg_disp_data_0_ADDR 0x000040a0
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_0_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_0_BITEND 15

//Register::KPOST_TOP_A4 0x1809d0a4
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_3_ADDR 0x000040a4
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_3_BITSTART 16
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_3_BITEND 31

#define FRC_TOP__KPOST_TOP__post_seg_disp_data_2_ADDR 0x000040a4
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_2_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_2_BITEND 15

//Register::KPOST_TOP_A8 0x1809d0a8
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_3_ADDR 0x000040a8
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_3_BITSTART 27
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_3_BITEND 27

#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_2_ADDR 0x000040a8
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_2_BITSTART 26
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_2_BITEND 26

#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_1_ADDR 0x000040a8
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_1_BITSTART 25
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_1_BITEND 25

#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_0_ADDR 0x000040a8
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_0_BITSTART 24
#define FRC_TOP__KPOST_TOP__post_seg_disp_enable_0_BITEND 24

#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_1_ADDR 0x000040a8
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_1_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_1_BITEND 23

#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_0_ADDR 0x000040a8
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_0_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_0_BITEND 11

//Register::KPOST_TOP_AC 0x1809d0ac
#define FRC_TOP__KPOST_TOP__post_seg_length_ADDR 0x000040ac
#define FRC_TOP__KPOST_TOP__post_seg_length_BITSTART 24
#define FRC_TOP__KPOST_TOP__post_seg_length_BITEND 31

#define FRC_TOP__KPOST_TOP__post_seg_place_y_0_ADDR 0x000040ac
#define FRC_TOP__KPOST_TOP__post_seg_place_y_0_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_seg_place_y_0_BITEND 23

#define FRC_TOP__KPOST_TOP__post_seg_place_x_0_ADDR 0x000040ac
#define FRC_TOP__KPOST_TOP__post_seg_place_x_0_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_place_x_0_BITEND 11

//Register::KPOST_TOP_B0 0x1809d0b0
#define FRC_TOP__KPOST_TOP__post_seg_width_ADDR 0x000040b0
#define FRC_TOP__KPOST_TOP__post_seg_width_BITSTART 24
#define FRC_TOP__KPOST_TOP__post_seg_width_BITEND 31

#define FRC_TOP__KPOST_TOP__post_seg_place_y_1_ADDR 0x000040b0
#define FRC_TOP__KPOST_TOP__post_seg_place_y_1_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_seg_place_y_1_BITEND 23

#define FRC_TOP__KPOST_TOP__post_seg_place_x_1_ADDR 0x000040b0
#define FRC_TOP__KPOST_TOP__post_seg_place_x_1_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_place_x_1_BITEND 11

//Register::KPOST_TOP_B4 0x1809d0b4
#define FRC_TOP__KPOST_TOP__post_seg_distance_ADDR 0x000040b4
#define FRC_TOP__KPOST_TOP__post_seg_distance_BITSTART 24
#define FRC_TOP__KPOST_TOP__post_seg_distance_BITEND 31

#define FRC_TOP__KPOST_TOP__post_seg_place_y_2_ADDR 0x000040b4
#define FRC_TOP__KPOST_TOP__post_seg_place_y_2_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_seg_place_y_2_BITEND 23

#define FRC_TOP__KPOST_TOP__post_seg_place_x_2_ADDR 0x000040b4
#define FRC_TOP__KPOST_TOP__post_seg_place_x_2_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_place_x_2_BITEND 11

//Register::KPOST_TOP_B8 0x1809d0b8
#define FRC_TOP__KPOST_TOP__post_seg_place_y_3_ADDR 0x000040b8
#define FRC_TOP__KPOST_TOP__post_seg_place_y_3_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_seg_place_y_3_BITEND 23

#define FRC_TOP__KPOST_TOP__post_seg_place_x_3_ADDR 0x000040b8
#define FRC_TOP__KPOST_TOP__post_seg_place_x_3_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_place_x_3_BITEND 11

//Register::KPOST_TOP_BC 0x1809d0bc
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_3_ADDR 0x000040bc
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_3_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_3_BITEND 23

#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_2_ADDR 0x000040bc
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_2_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_seg_disp_data_color_2_BITEND 11

//Register::KPOST_TOP_C0 0x1809d0c0
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_1stln_in2out_dly_ADDR 0x000040c0
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_1stln_in2out_dly_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_1stln_in2out_dly_BITEND 11

//Register::KPOST_TOP_E0 0x1809d0e0
#define FRC_TOP__KPOST_TOP__regr_post_bist_done_ADDR 0x000040e0
#define FRC_TOP__KPOST_TOP__regr_post_bist_done_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_bist_done_BITEND 5

//Register::KPOST_TOP_E4 0x1809d0e4
#define FRC_TOP__KPOST_TOP__regr_post_bisr_repaired_ADDR 0x000040e4
#define FRC_TOP__KPOST_TOP__regr_post_bisr_repaired_BITSTART 26
#define FRC_TOP__KPOST_TOP__regr_post_bisr_repaired_BITEND 26

#define FRC_TOP__KPOST_TOP__regr_ln2to4p_err_status_ADDR 0x000040e4
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_err_status_BITSTART 24
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_err_status_BITEND 25

#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outafterin_ADDR 0x000040e4
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outafterin_BITSTART 12
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outafterin_BITEND 23

#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outbeforein_ADDR 0x000040e4
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outbeforein_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outbeforein_BITEND 11

//Register::KPOST_TOP_E8 0x1809d0e8
#define FRC_TOP__KPOST_TOP__regr_post_bist_fail_ADDR 0x000040e8
#define FRC_TOP__KPOST_TOP__regr_post_bist_fail_BITSTART 12
#define FRC_TOP__KPOST_TOP__regr_post_bist_fail_BITEND 17

//Register::KPOST_TOP_EC 0x1809d0ec
#define FRC_TOP__KPOST_TOP__regr_post_bisr_fail_ADDR 0x000040ec
#define FRC_TOP__KPOST_TOP__regr_post_bisr_fail_BITSTART 24
#define FRC_TOP__KPOST_TOP__regr_post_bisr_fail_BITEND 24

#define FRC_TOP__KPOST_TOP__regr_post_out_vact_measure_ADDR 0x000040ec
#define FRC_TOP__KPOST_TOP__regr_post_out_vact_measure_BITSTART 12
#define FRC_TOP__KPOST_TOP__regr_post_out_vact_measure_BITEND 23

#define FRC_TOP__KPOST_TOP__regr_post_out_hact_measure_ADDR 0x000040ec
#define FRC_TOP__KPOST_TOP__regr_post_out_hact_measure_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_out_hact_measure_BITEND 11

//Register::KPOST_TOP_F0 0x1809d0f0
#define FRC_TOP__KPOST_TOP__regr_post_int_pending_ADDR 0x000040f0
#define FRC_TOP__KPOST_TOP__regr_post_int_pending_BITSTART 24
#define FRC_TOP__KPOST_TOP__regr_post_int_pending_BITEND 27

#define FRC_TOP__KPOST_TOP__regr_post_out_vtot_measure_ADDR 0x000040f0
#define FRC_TOP__KPOST_TOP__regr_post_out_vtot_measure_BITSTART 12
#define FRC_TOP__KPOST_TOP__regr_post_out_vtot_measure_BITEND 23

#define FRC_TOP__KPOST_TOP__regr_post_out_htot_measure_ADDR 0x000040f0
#define FRC_TOP__KPOST_TOP__regr_post_out_htot_measure_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_out_htot_measure_BITEND 11

//Register::KPOST_TOP_F4 0x1809d0f4
#define FRC_TOP__KPOST_TOP__regr_post_vact_ADDR 0x000040f4
#define FRC_TOP__KPOST_TOP__regr_post_vact_BITSTART 13
#define FRC_TOP__KPOST_TOP__regr_post_vact_BITEND 25

#define FRC_TOP__KPOST_TOP__regr_post_hact_ADDR 0x000040f4
#define FRC_TOP__KPOST_TOP__regr_post_hact_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_hact_BITEND 12

//Register::KPOST_TOP_F8 0x1809d0f8
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_b_ADDR 0x000040f8
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_b_BITSTART 20
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_b_BITEND 29

#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_g_ADDR 0x000040f8
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_g_BITSTART 10
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_g_BITEND 19

#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_r_ADDR 0x000040f8
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_r_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_r_BITEND 9

//Register::KPOST_TOP_FC 0x1809d0fc
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_b_ADDR 0x000040fc
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_b_BITSTART 20
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_b_BITEND 29

#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_g_ADDR 0x000040fc
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_g_BITSTART 10
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_g_BITEND 19

#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_r_ADDR 0x000040fc
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_r_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_r_BITEND 9

/*LBMC*/
//Register::LBMC_00 0x18099900
#define FRC_TOP__LBMC__lbmc_sram_ls_ADDR 0x00000900
#define FRC_TOP__LBMC__lbmc_sram_ls_BITSTART 30
#define FRC_TOP__LBMC__lbmc_sram_ls_BITEND 30

#define FRC_TOP__LBMC__lbmc0_lf_sr4_ADDR 0x00000900
#define FRC_TOP__LBMC__lbmc0_lf_sr4_BITSTART 24
#define FRC_TOP__LBMC__lbmc0_lf_sr4_BITEND 29

#define FRC_TOP__LBMC__lbmc0_lf_sr3_ADDR 0x00000900
#define FRC_TOP__LBMC__lbmc0_lf_sr3_BITSTART 18
#define FRC_TOP__LBMC__lbmc0_lf_sr3_BITEND 23

#define FRC_TOP__LBMC__lbmc0_lf_sr2_ADDR 0x00000900
#define FRC_TOP__LBMC__lbmc0_lf_sr2_BITSTART 12
#define FRC_TOP__LBMC__lbmc0_lf_sr2_BITEND 17

#define FRC_TOP__LBMC__lbmc0_lf_sr1_ADDR 0x00000900
#define FRC_TOP__LBMC__lbmc0_lf_sr1_BITSTART 6
#define FRC_TOP__LBMC__lbmc0_lf_sr1_BITEND 11

#define FRC_TOP__LBMC__lbmc0_lf_sr0_ADDR 0x00000900
#define FRC_TOP__LBMC__lbmc0_lf_sr0_BITSTART 0
#define FRC_TOP__LBMC__lbmc0_lf_sr0_BITEND 5

//Register::LBMC_04 0x18099904
#define FRC_TOP__LBMC__lbmc1_lf_sr0_pos_ADDR 0x00000904
#define FRC_TOP__LBMC__lbmc1_lf_sr0_pos_BITSTART 24
#define FRC_TOP__LBMC__lbmc1_lf_sr0_pos_BITEND 31

#define FRC_TOP__LBMC__lbmc0_lf_sr8_ADDR 0x00000904
#define FRC_TOP__LBMC__lbmc0_lf_sr8_BITSTART 18
#define FRC_TOP__LBMC__lbmc0_lf_sr8_BITEND 23

#define FRC_TOP__LBMC__lbmc0_lf_sr7_ADDR 0x00000904
#define FRC_TOP__LBMC__lbmc0_lf_sr7_BITSTART 12
#define FRC_TOP__LBMC__lbmc0_lf_sr7_BITEND 17

#define FRC_TOP__LBMC__lbmc0_lf_sr6_ADDR 0x00000904
#define FRC_TOP__LBMC__lbmc0_lf_sr6_BITSTART 6
#define FRC_TOP__LBMC__lbmc0_lf_sr6_BITEND 11

#define FRC_TOP__LBMC__lbmc0_lf_sr5_ADDR 0x00000904
#define FRC_TOP__LBMC__lbmc0_lf_sr5_BITSTART 0
#define FRC_TOP__LBMC__lbmc0_lf_sr5_BITEND 5

//Register::LBMC_08 0x18099908
#define FRC_TOP__LBMC__lbmc1_lf_sr4_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__lbmc1_lf_sr4_pos_BITSTART 24
#define FRC_TOP__LBMC__lbmc1_lf_sr4_pos_BITEND 31

#define FRC_TOP__LBMC__lbmc1_lf_sr3_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__lbmc1_lf_sr3_pos_BITSTART 16
#define FRC_TOP__LBMC__lbmc1_lf_sr3_pos_BITEND 23

#define FRC_TOP__LBMC__lbmc1_lf_sr2_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__lbmc1_lf_sr2_pos_BITSTART 8
#define FRC_TOP__LBMC__lbmc1_lf_sr2_pos_BITEND 15

#define FRC_TOP__LBMC__lbmc1_lf_sr1_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__lbmc1_lf_sr1_pos_BITSTART 0
#define FRC_TOP__LBMC__lbmc1_lf_sr1_pos_BITEND 7

//Register::LBMC_0C 0x1809990c
#define FRC_TOP__LBMC__lbmc1_lf_sr8_pos_ADDR 0x0000090c
#define FRC_TOP__LBMC__lbmc1_lf_sr8_pos_BITSTART 24
#define FRC_TOP__LBMC__lbmc1_lf_sr8_pos_BITEND 31

#define FRC_TOP__LBMC__lbmc1_lf_sr7_pos_ADDR 0x0000090c
#define FRC_TOP__LBMC__lbmc1_lf_sr7_pos_BITSTART 16
#define FRC_TOP__LBMC__lbmc1_lf_sr7_pos_BITEND 23

#define FRC_TOP__LBMC__lbmc1_lf_sr6_pos_ADDR 0x0000090c
#define FRC_TOP__LBMC__lbmc1_lf_sr6_pos_BITSTART 8
#define FRC_TOP__LBMC__lbmc1_lf_sr6_pos_BITEND 15

#define FRC_TOP__LBMC__lbmc1_lf_sr5_pos_ADDR 0x0000090c
#define FRC_TOP__LBMC__lbmc1_lf_sr5_pos_BITSTART 0
#define FRC_TOP__LBMC__lbmc1_lf_sr5_pos_BITEND 7

//Register::LBMC_10 0x18099910
#define FRC_TOP__LBMC__lbmc0_hf_sr0_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc0_hf_sr0_BITSTART 28
#define FRC_TOP__LBMC__lbmc0_hf_sr0_BITEND 31

#define FRC_TOP__LBMC__lbmc1_lf_sr8_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr8_neg_BITSTART 24
#define FRC_TOP__LBMC__lbmc1_lf_sr8_neg_BITEND 26

#define FRC_TOP__LBMC__lbmc1_lf_sr7_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr7_neg_BITSTART 21
#define FRC_TOP__LBMC__lbmc1_lf_sr7_neg_BITEND 23

#define FRC_TOP__LBMC__lbmc1_lf_sr6_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr6_neg_BITSTART 18
#define FRC_TOP__LBMC__lbmc1_lf_sr6_neg_BITEND 20

#define FRC_TOP__LBMC__lbmc1_lf_sr5_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr5_neg_BITSTART 15
#define FRC_TOP__LBMC__lbmc1_lf_sr5_neg_BITEND 17

#define FRC_TOP__LBMC__lbmc1_lf_sr4_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr4_neg_BITSTART 12
#define FRC_TOP__LBMC__lbmc1_lf_sr4_neg_BITEND 14

#define FRC_TOP__LBMC__lbmc1_lf_sr3_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr3_neg_BITSTART 9
#define FRC_TOP__LBMC__lbmc1_lf_sr3_neg_BITEND 11

#define FRC_TOP__LBMC__lbmc1_lf_sr2_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr2_neg_BITSTART 6
#define FRC_TOP__LBMC__lbmc1_lf_sr2_neg_BITEND 8

#define FRC_TOP__LBMC__lbmc1_lf_sr1_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr1_neg_BITSTART 3
#define FRC_TOP__LBMC__lbmc1_lf_sr1_neg_BITEND 5

#define FRC_TOP__LBMC__lbmc1_lf_sr0_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__lbmc1_lf_sr0_neg_BITSTART 0
#define FRC_TOP__LBMC__lbmc1_lf_sr0_neg_BITEND 2

//Register::LBMC_14 0x18099914
#define FRC_TOP__LBMC__lbmc1_hf_sr2_neg_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc1_hf_sr2_neg_BITSTART 29
#define FRC_TOP__LBMC__lbmc1_hf_sr2_neg_BITEND 31

#define FRC_TOP__LBMC__lbmc1_hf_sr1_neg_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc1_hf_sr1_neg_BITSTART 26
#define FRC_TOP__LBMC__lbmc1_hf_sr1_neg_BITEND 28

#define FRC_TOP__LBMC__lbmc1_hf_sr0_neg_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc1_hf_sr0_neg_BITSTART 23
#define FRC_TOP__LBMC__lbmc1_hf_sr0_neg_BITEND 25

#define FRC_TOP__LBMC__lbmc1_hf_sr2_pos_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc1_hf_sr2_pos_BITSTART 18
#define FRC_TOP__LBMC__lbmc1_hf_sr2_pos_BITEND 22

#define FRC_TOP__LBMC__lbmc1_hf_sr1_pos_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc1_hf_sr1_pos_BITSTART 13
#define FRC_TOP__LBMC__lbmc1_hf_sr1_pos_BITEND 17

#define FRC_TOP__LBMC__lbmc1_hf_sr0_pos_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc1_hf_sr0_pos_BITSTART 8
#define FRC_TOP__LBMC__lbmc1_hf_sr0_pos_BITEND 12

#define FRC_TOP__LBMC__lbmc0_hf_sr2_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc0_hf_sr2_BITSTART 4
#define FRC_TOP__LBMC__lbmc0_hf_sr2_BITEND 7

#define FRC_TOP__LBMC__lbmc0_hf_sr1_ADDR 0x00000914
#define FRC_TOP__LBMC__lbmc0_hf_sr1_BITSTART 0
#define FRC_TOP__LBMC__lbmc0_hf_sr1_BITEND 3

//Register::LBMC_18 0x18099918
#define FRC_TOP__LBMC__lbmc_dummy_18_ADDR 0x00000918
#define FRC_TOP__LBMC__lbmc_dummy_18_BITSTART 0
#define FRC_TOP__LBMC__lbmc_dummy_18_BITEND 31

//Register::LBMC_1C 0x1809991c
#define FRC_TOP__LBMC__lbmc_dummy_1C_ADDR 0x0000091c
#define FRC_TOP__LBMC__lbmc_dummy_1C_BITSTART 0
#define FRC_TOP__LBMC__lbmc_dummy_1C_BITEND 31

//Register::LBMC_20 0x18099920
#define FRC_TOP__LBMC__lbmc_mode_ADDR 0x00000920
#define FRC_TOP__LBMC__lbmc_mode_BITSTART 31
#define FRC_TOP__LBMC__lbmc_mode_BITEND 31

#define FRC_TOP__LBMC__fhd_mod_ADDR 0x00000920
#define FRC_TOP__LBMC__fhd_mod_BITSTART 30
#define FRC_TOP__LBMC__fhd_mod_BITEND 30

#define FRC_TOP__LBMC__lbmc_hf_420_ADDR 0x00000920
#define FRC_TOP__LBMC__lbmc_hf_420_BITSTART 29
#define FRC_TOP__LBMC__lbmc_hf_420_BITEND 29

#define FRC_TOP__LBMC__lbmc_v_act_ADDR 0x00000920
#define FRC_TOP__LBMC__lbmc_v_act_BITSTART 16
#define FRC_TOP__LBMC__lbmc_v_act_BITEND 28

#define FRC_TOP__LBMC__lbmc_pr_lrinv_ADDR 0x00000920
#define FRC_TOP__LBMC__lbmc_pr_lrinv_BITSTART 14
#define FRC_TOP__LBMC__lbmc_pr_lrinv_BITEND 14

#define FRC_TOP__LBMC__lbmc_pr_mod_ADDR 0x00000920
#define FRC_TOP__LBMC__lbmc_pr_mod_BITSTART 13
#define FRC_TOP__LBMC__lbmc_pr_mod_BITEND 13

#define FRC_TOP__LBMC__lbmc_h_act_ADDR 0x00000920
#define FRC_TOP__LBMC__lbmc_h_act_BITSTART 0
#define FRC_TOP__LBMC__lbmc_h_act_BITEND 12

//Register::LBMC_24 0x18099924
#define FRC_TOP__LBMC__lbmc_mode_hf_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_mode_hf_BITSTART 28
#define FRC_TOP__LBMC__lbmc_mode_hf_BITEND 31

#define FRC_TOP__LBMC__lbmc_mode_lf_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_mode_lf_BITSTART 24
#define FRC_TOP__LBMC__lbmc_mode_lf_BITEND 27

#define FRC_TOP__LBMC__lbmc_mode_lfh_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_mode_lfh_BITSTART 20
#define FRC_TOP__LBMC__lbmc_mode_lfh_BITEND 23

#define FRC_TOP__LBMC__normal_hf_prefetch_unit_x2_ADDR 0x00000924
#define FRC_TOP__LBMC__normal_hf_prefetch_unit_x2_BITSTART 17
#define FRC_TOP__LBMC__normal_hf_prefetch_unit_x2_BITEND 17

#define FRC_TOP__LBMC__normal_hf_sr_unit_x2_ADDR 0x00000924
#define FRC_TOP__LBMC__normal_hf_sr_unit_x2_BITSTART 16
#define FRC_TOP__LBMC__normal_hf_sr_unit_x2_BITEND 16

#define FRC_TOP__LBMC__lbmcpc_mode_sel_p_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmcpc_mode_sel_p_BITSTART 13
#define FRC_TOP__LBMC__lbmcpc_mode_sel_p_BITEND 13

#define FRC_TOP__LBMC__lbmc_hf_nline_option_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_hf_nline_option_BITSTART 12
#define FRC_TOP__LBMC__lbmc_hf_nline_option_BITEND 12

#define FRC_TOP__LBMC__force_iz_when_mc_phase_eq0_ADDR 0x00000924
#define FRC_TOP__LBMC__force_iz_when_mc_phase_eq0_BITSTART 10
#define FRC_TOP__LBMC__force_iz_when_mc_phase_eq0_BITEND 10

#define FRC_TOP__LBMC__lbmc_z_replace_chv_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_z_replace_chv_BITSTART 9
#define FRC_TOP__LBMC__lbmc_z_replace_chv_BITEND 9

#define FRC_TOP__LBMC__lbmc_en_get_info_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_en_get_info_BITSTART 8
#define FRC_TOP__LBMC__lbmc_en_get_info_BITEND 8

#define FRC_TOP__LBMC__lbmc_prefetch_self_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_prefetch_self_BITSTART 7
#define FRC_TOP__LBMC__lbmc_prefetch_self_BITEND 7

#define FRC_TOP__LBMC__lbmc_vflip_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_vflip_BITSTART 6
#define FRC_TOP__LBMC__lbmc_vflip_BITEND 6

#define FRC_TOP__LBMC__lbmc_lpf_2tap_on_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_lpf_2tap_on_BITSTART 5
#define FRC_TOP__LBMC__lbmc_lpf_2tap_on_BITEND 5

#define FRC_TOP__LBMC__lbmcpc_mode_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmcpc_mode_BITSTART 4
#define FRC_TOP__LBMC__lbmcpc_mode_BITEND 4

#define FRC_TOP__LBMC__lbmc_3dmode_ADDR 0x00000924
#define FRC_TOP__LBMC__lbmc_3dmode_BITSTART 3
#define FRC_TOP__LBMC__lbmc_3dmode_BITEND 3

#define FRC_TOP__LBMC__show_info_sel_ADDR 0x00000924
#define FRC_TOP__LBMC__show_info_sel_BITSTART 0
#define FRC_TOP__LBMC__show_info_sel_BITEND 2

//Register::LBMC_28 0x18099928
#define FRC_TOP__LBMC__lbmc_xrange_limit_ADDR 0x00000928
#define FRC_TOP__LBMC__lbmc_xrange_limit_BITSTART 16
#define FRC_TOP__LBMC__lbmc_xrange_limit_BITEND 28

#define FRC_TOP__LBMC__lbmc_row_inactive_ADDR 0x00000928
#define FRC_TOP__LBMC__lbmc_row_inactive_BITSTART 0
#define FRC_TOP__LBMC__lbmc_row_inactive_BITEND 12

//Register::LBMC_2C 0x1809992c
#define FRC_TOP__LBMC__nor_ilf_idx3_prefetch_num_ADDR 0x0000092c
#define FRC_TOP__LBMC__nor_ilf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_ilf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_ilf_idx2_prefetch_num_ADDR 0x0000092c
#define FRC_TOP__LBMC__nor_ilf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_ilf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_ilf_idx1_prefetch_num_ADDR 0x0000092c
#define FRC_TOP__LBMC__nor_ilf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_ilf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_ilf_idx0_prefetch_num_ADDR 0x0000092c
#define FRC_TOP__LBMC__nor_ilf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ilf_idx0_prefetch_num_BITEND 6

//Register::LBMC_30 0x18099930
#define FRC_TOP__LBMC__nor_ilf_idx7_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_ilf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_ilf_idx6_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_ilf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_ilf_idx5_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_ilf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_ilf_idx4_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ilf_idx4_prefetch_num_BITEND 6

//Register::LBMC_34 0x18099934
#define FRC_TOP__LBMC__nor_ilf_idx8_prefetch_num_ADDR 0x00000934
#define FRC_TOP__LBMC__nor_ilf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ilf_idx8_prefetch_num_BITEND 6

//Register::LBMC_38 0x18099938
#define FRC_TOP__LBMC__nor_plf_idx3_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_plf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_plf_idx2_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_plf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_plf_idx1_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_plf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_plf_idx0_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_plf_idx0_prefetch_num_BITEND 6

//Register::LBMC_3C 0x1809993c
#define FRC_TOP__LBMC__nor_plf_idx7_prefetch_num_ADDR 0x0000093c
#define FRC_TOP__LBMC__nor_plf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_plf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_plf_idx6_prefetch_num_ADDR 0x0000093c
#define FRC_TOP__LBMC__nor_plf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_plf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_plf_idx5_prefetch_num_ADDR 0x0000093c
#define FRC_TOP__LBMC__nor_plf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_plf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_plf_idx4_prefetch_num_ADDR 0x0000093c
#define FRC_TOP__LBMC__nor_plf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_plf_idx4_prefetch_num_BITEND 6

//Register::LBMC_40 0x18099940
#define FRC_TOP__LBMC__nor_plf_idx8_prefetch_num_ADDR 0x00000940
#define FRC_TOP__LBMC__nor_plf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_plf_idx8_prefetch_num_BITEND 6

//Register::LBMC_44 0x18099944
#define FRC_TOP__LBMC__nor_phf_idx2_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_phf_idx2_prefetch_num_BITSTART 24
#define FRC_TOP__LBMC__nor_phf_idx2_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_phf_idx1_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_phf_idx1_prefetch_num_BITSTART 20
#define FRC_TOP__LBMC__nor_phf_idx1_prefetch_num_BITEND 23

#define FRC_TOP__LBMC__nor_phf_idx0_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_phf_idx0_prefetch_num_BITSTART 16
#define FRC_TOP__LBMC__nor_phf_idx0_prefetch_num_BITEND 19

#define FRC_TOP__LBMC__nor_ihf_idx2_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_ihf_idx2_prefetch_num_BITSTART 8
#define FRC_TOP__LBMC__nor_ihf_idx2_prefetch_num_BITEND 11

#define FRC_TOP__LBMC__nor_ihf_idx1_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_ihf_idx1_prefetch_num_BITSTART 4
#define FRC_TOP__LBMC__nor_ihf_idx1_prefetch_num_BITEND 7

#define FRC_TOP__LBMC__nor_ihf_idx0_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_ihf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ihf_idx0_prefetch_num_BITEND 3

//Register::LBMC_48 0x18099948
#define FRC_TOP__LBMC__sing_ilf_idx3_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_ilf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_ilf_idx2_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_ilf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_ilf_idx1_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_ilf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_ilf_idx0_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ilf_idx0_prefetch_num_BITEND 6

//Register::LBMC_4C 0x1809994c
#define FRC_TOP__LBMC__sing_ilf_idx7_prefetch_num_ADDR 0x0000094c
#define FRC_TOP__LBMC__sing_ilf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_ilf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_ilf_idx6_prefetch_num_ADDR 0x0000094c
#define FRC_TOP__LBMC__sing_ilf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_ilf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_ilf_idx5_prefetch_num_ADDR 0x0000094c
#define FRC_TOP__LBMC__sing_ilf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_ilf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_ilf_idx4_prefetch_num_ADDR 0x0000094c
#define FRC_TOP__LBMC__sing_ilf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ilf_idx4_prefetch_num_BITEND 6

//Register::LBMC_50 0x18099950
#define FRC_TOP__LBMC__sing_ilf_idx8_prefetch_num_ADDR 0x00000950
#define FRC_TOP__LBMC__sing_ilf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ilf_idx8_prefetch_num_BITEND 6

//Register::LBMC_54 0x18099954
#define FRC_TOP__LBMC__sing_plf_idx3_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_plf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_plf_idx2_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_plf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_plf_idx1_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_plf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_plf_idx0_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_plf_idx0_prefetch_num_BITEND 6

//Register::LBMC_58 0x18099958
#define FRC_TOP__LBMC__sing_plf_idx7_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_plf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_plf_idx6_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_plf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_plf_idx5_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_plf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_plf_idx4_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_plf_idx4_prefetch_num_BITEND 6

//Register::LBMC_5C 0x1809995c
#define FRC_TOP__LBMC__sing_plf_idx8_prefetch_num_ADDR 0x0000095c
#define FRC_TOP__LBMC__sing_plf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_plf_idx8_prefetch_num_BITEND 6

//Register::LBMC_60 0x18099960
#define FRC_TOP__LBMC__sing_phf_idx2_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_phf_idx2_prefetch_num_BITSTART 26
#define FRC_TOP__LBMC__sing_phf_idx2_prefetch_num_BITEND 30

#define FRC_TOP__LBMC__sing_phf_idx1_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_phf_idx1_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_phf_idx1_prefetch_num_BITEND 25

#define FRC_TOP__LBMC__sing_phf_idx0_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_phf_idx0_prefetch_num_BITSTART 16
#define FRC_TOP__LBMC__sing_phf_idx0_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_ihf_idx2_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_ihf_idx2_prefetch_num_BITSTART 10
#define FRC_TOP__LBMC__sing_ihf_idx2_prefetch_num_BITEND 14

#define FRC_TOP__LBMC__sing_ihf_idx1_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_ihf_idx1_prefetch_num_BITSTART 5
#define FRC_TOP__LBMC__sing_ihf_idx1_prefetch_num_BITEND 9

#define FRC_TOP__LBMC__sing_ihf_idx0_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_ihf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ihf_idx0_prefetch_num_BITEND 4

//Register::LBMC_80 0x18099980
#define FRC_TOP__LBMC__lbmc_lf_p_stat_num_ADDR 0x00000980
#define FRC_TOP__LBMC__lbmc_lf_p_stat_num_BITSTART 12
#define FRC_TOP__LBMC__lbmc_lf_p_stat_num_BITEND 23

#define FRC_TOP__LBMC__lbmc_lf_i_stat_num_ADDR 0x00000980
#define FRC_TOP__LBMC__lbmc_lf_i_stat_num_BITSTART 0
#define FRC_TOP__LBMC__lbmc_lf_i_stat_num_BITEND 11

//Register::LBMC_84 0x18099984
#define FRC_TOP__LBMC__lbmc_hf_p_stat_num_ADDR 0x00000984
#define FRC_TOP__LBMC__lbmc_hf_p_stat_num_BITSTART 12
#define FRC_TOP__LBMC__lbmc_hf_p_stat_num_BITEND 23

#define FRC_TOP__LBMC__lbmc_hf_i_stat_num_ADDR 0x00000984
#define FRC_TOP__LBMC__lbmc_hf_i_stat_num_BITSTART 0
#define FRC_TOP__LBMC__lbmc_hf_i_stat_num_BITEND 11

//Register::LBMC_88 0x18099988
#define FRC_TOP__LBMC__lbmc_hf_121_en_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_hf_121_en_BITSTART 31
#define FRC_TOP__LBMC__lbmc_hf_121_en_BITEND 31

#define FRC_TOP__LBMC__lbmc_lfh_121_en_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_lfh_121_en_BITSTART 30
#define FRC_TOP__LBMC__lbmc_lfh_121_en_BITEND 30

#define FRC_TOP__LBMC__lbmc_out_422to444_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_out_422to444_BITSTART 29
#define FRC_TOP__LBMC__lbmc_out_422to444_BITEND 29

#define FRC_TOP__LBMC__lbmc_c_replace_hv_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_c_replace_hv_BITSTART 28
#define FRC_TOP__LBMC__lbmc_c_replace_hv_BITEND 28

#define FRC_TOP__LBMC__lbmc_c_replace_hv_pwr_opt_post_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_c_replace_hv_pwr_opt_post_BITSTART 27
#define FRC_TOP__LBMC__lbmc_c_replace_hv_pwr_opt_post_BITEND 27

#define FRC_TOP__LBMC__lbmc_c_replace_hv_pwr_opt_sram_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_c_replace_hv_pwr_opt_sram_BITSTART 26
#define FRC_TOP__LBMC__lbmc_c_replace_hv_pwr_opt_sram_BITEND 26

#define FRC_TOP__LBMC__lbmc_logo_merge_type_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_logo_merge_type_BITSTART 24
#define FRC_TOP__LBMC__lbmc_logo_merge_type_BITEND 25

#define FRC_TOP__LBMC__mc_logo_5x5cnt_sel_ADDR 0x00000988
#define FRC_TOP__LBMC__mc_logo_5x5cnt_sel_BITSTART 23
#define FRC_TOP__LBMC__mc_logo_5x5cnt_sel_BITEND 23

#define FRC_TOP__LBMC__lbmc_single_hf_mode_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_single_hf_mode_BITSTART 22
#define FRC_TOP__LBMC__lbmc_single_hf_mode_BITEND 22

#define FRC_TOP__LBMC__lbmc_phase_thr_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_phase_thr_BITSTART 15
#define FRC_TOP__LBMC__lbmc_phase_thr_BITEND 21

#define FRC_TOP__LBMC__lbmc_refinvlid_hf_en_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_refinvlid_hf_en_BITSTART 14
#define FRC_TOP__LBMC__lbmc_refinvlid_hf_en_BITEND 14

#define FRC_TOP__LBMC__lbmc_share_hf_en_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_share_hf_en_BITSTART 13
#define FRC_TOP__LBMC__lbmc_share_hf_en_BITEND 13

#define FRC_TOP__LBMC__lbmc_start_get_ADDR 0x00000988
#define FRC_TOP__LBMC__lbmc_start_get_BITSTART 0
#define FRC_TOP__LBMC__lbmc_start_get_BITEND 12

//Register::LBMC_A0 0x180999a0
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_line_num_ADDR 0x000009a0
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_data_num_ADDR 0x000009a0
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_data_num_BITEND 15

//Register::LBMC_A4 0x180999a4
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_line_num_ADDR 0x000009a4
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_data_num_ADDR 0x000009a4
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_data_num_BITEND 15

//Register::LBMC_A8 0x180999a8
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_line_num_ADDR 0x000009a8
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_data_num_ADDR 0x000009a8
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_data_num_BITEND 15

//Register::LBMC_AC 0x180999ac
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_line_num_ADDR 0x000009ac
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_data_num_ADDR 0x000009ac
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_data_num_BITEND 15

//Register::LBMC_B0 0x180999b0
#define FRC_TOP__LBMC__regr_lbmc_hact_ADDR 0x000009b0
#define FRC_TOP__LBMC__regr_lbmc_hact_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_hact_BITEND 28

#define FRC_TOP__LBMC__regr_lbmc_htotal_ADDR 0x000009b0
#define FRC_TOP__LBMC__regr_lbmc_htotal_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_htotal_BITEND 13

//Register::LBMC_B4 0x180999b4
#define FRC_TOP__LBMC__regr_lbmc_vact_ADDR 0x000009b4
#define FRC_TOP__LBMC__regr_lbmc_vact_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_vact_BITEND 28

#define FRC_TOP__LBMC__regr_lbmc_hinact_ADDR 0x000009b4
#define FRC_TOP__LBMC__regr_lbmc_hinact_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_hinact_BITEND 12

//Register::LBMC_B8 0x180999b8
#define FRC_TOP__LBMC__regr_lbmc_idx_n_accord_ADDR 0x000009b8
#define FRC_TOP__LBMC__regr_lbmc_idx_n_accord_BITSTART 28
#define FRC_TOP__LBMC__regr_lbmc_idx_n_accord_BITEND 29

#define FRC_TOP__LBMC__regr_lbmc_vtotal_ADDR 0x000009b8
#define FRC_TOP__LBMC__regr_lbmc_vtotal_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_vtotal_BITEND 26

//Register::LBMC_BC 0x180999bc
#define FRC_TOP__LBMC__regr_8tap_checker_ADDR 0x000009bc
#define FRC_TOP__LBMC__regr_8tap_checker_BITSTART 28
#define FRC_TOP__LBMC__regr_8tap_checker_BITEND 31

#define FRC_TOP__LBMC__regr_pre_trg_num_ADDR 0x000009bc
#define FRC_TOP__LBMC__regr_pre_trg_num_BITSTART 20
#define FRC_TOP__LBMC__regr_pre_trg_num_BITEND 27

#define FRC_TOP__LBMC__regr_trg_blank_ADDR 0x000009bc
#define FRC_TOP__LBMC__regr_trg_blank_BITSTART 0
#define FRC_TOP__LBMC__regr_trg_blank_BITEND 19

//Register::LBMC_C0 0x180999c0
#define FRC_TOP__LBMC__regr_pre_n_enough_ADDR 0x000009c0
#define FRC_TOP__LBMC__regr_pre_n_enough_BITSTART 28
#define FRC_TOP__LBMC__regr_pre_n_enough_BITEND 31

#define FRC_TOP__LBMC__regr_pre_endl_num_ADDR 0x000009c0
#define FRC_TOP__LBMC__regr_pre_endl_num_BITSTART 20
#define FRC_TOP__LBMC__regr_pre_endl_num_BITEND 27

#define FRC_TOP__LBMC__regr_blank_de_ADDR 0x000009c0
#define FRC_TOP__LBMC__regr_blank_de_BITSTART 0
#define FRC_TOP__LBMC__regr_blank_de_BITEND 19

//Register::LBMC_C4 0x180999c4
#define FRC_TOP__LBMC__regr_pre_b_trg_num_ADDR 0x000009c4
#define FRC_TOP__LBMC__regr_pre_b_trg_num_BITSTART 24
#define FRC_TOP__LBMC__regr_pre_b_trg_num_BITEND 31

#define FRC_TOP__LBMC__regr_pre_stop_num_ADDR 0x000009c4
#define FRC_TOP__LBMC__regr_pre_stop_num_BITSTART 0
#define FRC_TOP__LBMC__regr_pre_stop_num_BITEND 23

//Register::LBMC_C8 0x180999c8
#define FRC_TOP__LBMC__regr_pre_de_trg_num_ADDR 0x000009c8
#define FRC_TOP__LBMC__regr_pre_de_trg_num_BITSTART 24
#define FRC_TOP__LBMC__regr_pre_de_trg_num_BITEND 31

#define FRC_TOP__LBMC__regr_pre_duri_num_ADDR 0x000009c8
#define FRC_TOP__LBMC__regr_pre_duri_num_BITSTART 0
#define FRC_TOP__LBMC__regr_pre_duri_num_BITEND 23

//Register::LBMC_CC 0x180999cc
#define FRC_TOP__LBMC__regr_lfh_mode_ADDR 0x000009cc
#define FRC_TOP__LBMC__regr_lfh_mode_BITSTART 20
#define FRC_TOP__LBMC__regr_lfh_mode_BITEND 22

#define FRC_TOP__LBMC__regr_lfh_index_ADDR 0x000009cc
#define FRC_TOP__LBMC__regr_lfh_index_BITSTART 16
#define FRC_TOP__LBMC__regr_lfh_index_BITEND 19

#define FRC_TOP__LBMC__regr_hf_mode_ADDR 0x000009cc
#define FRC_TOP__LBMC__regr_hf_mode_BITSTART 9
#define FRC_TOP__LBMC__regr_hf_mode_BITEND 11

#define FRC_TOP__LBMC__regr_lf_mode_ADDR 0x000009cc
#define FRC_TOP__LBMC__regr_lf_mode_BITSTART 6
#define FRC_TOP__LBMC__regr_lf_mode_BITEND 8

#define FRC_TOP__LBMC__regr_hf_index_ADDR 0x000009cc
#define FRC_TOP__LBMC__regr_hf_index_BITSTART 4
#define FRC_TOP__LBMC__regr_hf_index_BITEND 5

#define FRC_TOP__LBMC__regr_lf_index_ADDR 0x000009cc
#define FRC_TOP__LBMC__regr_lf_index_BITSTART 0
#define FRC_TOP__LBMC__regr_lf_index_BITEND 3

//Register::LBMC_D0 0x180999d0
#define FRC_TOP__LBMC__lbmc0_lfh_sr0_ADDR 0x000009d0
#define FRC_TOP__LBMC__lbmc0_lfh_sr0_BITSTART 28
#define FRC_TOP__LBMC__lbmc0_lfh_sr0_BITEND 31

#define FRC_TOP__LBMC__lbmc0_lfh_sr2_ADDR 0x000009d0
#define FRC_TOP__LBMC__lbmc0_lfh_sr2_BITSTART 4
#define FRC_TOP__LBMC__lbmc0_lfh_sr2_BITEND 7

#define FRC_TOP__LBMC__lbmc0_lfh_sr1_ADDR 0x000009d0
#define FRC_TOP__LBMC__lbmc0_lfh_sr1_BITSTART 0
#define FRC_TOP__LBMC__lbmc0_lfh_sr1_BITEND 3

//Register::LBMC_D4 0x180999d4
#define FRC_TOP__LBMC__lbmc1_lfh_sr2_neg_ADDR 0x000009d4
#define FRC_TOP__LBMC__lbmc1_lfh_sr2_neg_BITSTART 29
#define FRC_TOP__LBMC__lbmc1_lfh_sr2_neg_BITEND 31

#define FRC_TOP__LBMC__lbmc1_lfh_sr1_neg_ADDR 0x000009d4
#define FRC_TOP__LBMC__lbmc1_lfh_sr1_neg_BITSTART 26
#define FRC_TOP__LBMC__lbmc1_lfh_sr1_neg_BITEND 28

#define FRC_TOP__LBMC__lbmc1_lfh_sr0_neg_ADDR 0x000009d4
#define FRC_TOP__LBMC__lbmc1_lfh_sr0_neg_BITSTART 23
#define FRC_TOP__LBMC__lbmc1_lfh_sr0_neg_BITEND 25

#define FRC_TOP__LBMC__lbmc1_lfh_sr2_pos_ADDR 0x000009d4
#define FRC_TOP__LBMC__lbmc1_lfh_sr2_pos_BITSTART 18
#define FRC_TOP__LBMC__lbmc1_lfh_sr2_pos_BITEND 22

#define FRC_TOP__LBMC__lbmc1_lfh_sr1_pos_ADDR 0x000009d4
#define FRC_TOP__LBMC__lbmc1_lfh_sr1_pos_BITSTART 13
#define FRC_TOP__LBMC__lbmc1_lfh_sr1_pos_BITEND 17

#define FRC_TOP__LBMC__lbmc1_lfh_sr0_pos_ADDR 0x000009d4
#define FRC_TOP__LBMC__lbmc1_lfh_sr0_pos_BITSTART 8
#define FRC_TOP__LBMC__lbmc1_lfh_sr0_pos_BITEND 12

//Register::LBMC_D8 0x180999d8
#define FRC_TOP__LBMC__nor_plfh_idx2_prefetch_num_ADDR 0x000009d8
#define FRC_TOP__LBMC__nor_plfh_idx2_prefetch_num_BITSTART 24
#define FRC_TOP__LBMC__nor_plfh_idx2_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_plfh_idx1_prefetch_num_ADDR 0x000009d8
#define FRC_TOP__LBMC__nor_plfh_idx1_prefetch_num_BITSTART 20
#define FRC_TOP__LBMC__nor_plfh_idx1_prefetch_num_BITEND 23

#define FRC_TOP__LBMC__nor_plfh_idx0_prefetch_num_ADDR 0x000009d8
#define FRC_TOP__LBMC__nor_plfh_idx0_prefetch_num_BITSTART 16
#define FRC_TOP__LBMC__nor_plfh_idx0_prefetch_num_BITEND 19

#define FRC_TOP__LBMC__nor_ilfh_idx2_prefetch_num_ADDR 0x000009d8
#define FRC_TOP__LBMC__nor_ilfh_idx2_prefetch_num_BITSTART 8
#define FRC_TOP__LBMC__nor_ilfh_idx2_prefetch_num_BITEND 11

#define FRC_TOP__LBMC__nor_ilfh_idx1_prefetch_num_ADDR 0x000009d8
#define FRC_TOP__LBMC__nor_ilfh_idx1_prefetch_num_BITSTART 4
#define FRC_TOP__LBMC__nor_ilfh_idx1_prefetch_num_BITEND 7

#define FRC_TOP__LBMC__nor_ilfh_idx0_prefetch_num_ADDR 0x000009d8
#define FRC_TOP__LBMC__nor_ilfh_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ilfh_idx0_prefetch_num_BITEND 3

//Register::LBMC_DC 0x180999dc
#define FRC_TOP__LBMC__sing_plfh_idx2_prefetch_num_ADDR 0x000009dc
#define FRC_TOP__LBMC__sing_plfh_idx2_prefetch_num_BITSTART 26
#define FRC_TOP__LBMC__sing_plfh_idx2_prefetch_num_BITEND 30

#define FRC_TOP__LBMC__sing_plfh_idx1_prefetch_num_ADDR 0x000009dc
#define FRC_TOP__LBMC__sing_plfh_idx1_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_plfh_idx1_prefetch_num_BITEND 25

#define FRC_TOP__LBMC__sing_plfh_idx0_prefetch_num_ADDR 0x000009dc
#define FRC_TOP__LBMC__sing_plfh_idx0_prefetch_num_BITSTART 16
#define FRC_TOP__LBMC__sing_plfh_idx0_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_ilfh_idx2_prefetch_num_ADDR 0x000009dc
#define FRC_TOP__LBMC__sing_ilfh_idx2_prefetch_num_BITSTART 10
#define FRC_TOP__LBMC__sing_ilfh_idx2_prefetch_num_BITEND 14

#define FRC_TOP__LBMC__sing_ilfh_idx1_prefetch_num_ADDR 0x000009dc
#define FRC_TOP__LBMC__sing_ilfh_idx1_prefetch_num_BITSTART 5
#define FRC_TOP__LBMC__sing_ilfh_idx1_prefetch_num_BITEND 9

#define FRC_TOP__LBMC__sing_ilfh_idx0_prefetch_num_ADDR 0x000009dc
#define FRC_TOP__LBMC__sing_ilfh_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ilfh_idx0_prefetch_num_BITEND 4

//Register::LBMC_E0 0x180999e0
#define FRC_TOP__LBMC__regr_lbmc_i_lfh_get_line_num_ADDR 0x000009e0
#define FRC_TOP__LBMC__regr_lbmc_i_lfh_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_i_lfh_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_i_lfh_get_data_num_ADDR 0x000009e0
#define FRC_TOP__LBMC__regr_lbmc_i_lfh_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_i_lfh_get_data_num_BITEND 15

//Register::LBMC_E4 0x180999e4
#define FRC_TOP__LBMC__regr_lbmc_p_lfh_get_line_num_ADDR 0x000009e4
#define FRC_TOP__LBMC__regr_lbmc_p_lfh_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_p_lfh_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_p_lfh_get_data_num_ADDR 0x000009e4
#define FRC_TOP__LBMC__regr_lbmc_p_lfh_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_p_lfh_get_data_num_BITEND 15

//Register::LBMC_E8 0x180999e8
#define FRC_TOP__LBMC__lfh_p_underflow_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfh_p_underflow_BITSTART 21
#define FRC_TOP__LBMC__lfh_p_underflow_BITEND 21

#define FRC_TOP__LBMC__lfh_i_underflow_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfh_i_underflow_BITSTART 20
#define FRC_TOP__LBMC__lfh_i_underflow_BITEND 20

#define FRC_TOP__LBMC__hf_p_underflow_ADDR 0x000009e8
#define FRC_TOP__LBMC__hf_p_underflow_BITSTART 19
#define FRC_TOP__LBMC__hf_p_underflow_BITEND 19

#define FRC_TOP__LBMC__hf_i_underflow_ADDR 0x000009e8
#define FRC_TOP__LBMC__hf_i_underflow_BITSTART 18
#define FRC_TOP__LBMC__hf_i_underflow_BITEND 18

#define FRC_TOP__LBMC__lfl_p_underflow_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfl_p_underflow_BITSTART 17
#define FRC_TOP__LBMC__lfl_p_underflow_BITEND 17

#define FRC_TOP__LBMC__lfl_i_underflow_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfl_i_underflow_BITSTART 16
#define FRC_TOP__LBMC__lfl_i_underflow_BITEND 16

#define FRC_TOP__LBMC__lfh_p_not_enough_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfh_p_not_enough_BITSTART 5
#define FRC_TOP__LBMC__lfh_p_not_enough_BITEND 5

#define FRC_TOP__LBMC__lfh_i_not_enough_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfh_i_not_enough_BITSTART 4
#define FRC_TOP__LBMC__lfh_i_not_enough_BITEND 4

#define FRC_TOP__LBMC__hf_p_not_enough_ADDR 0x000009e8
#define FRC_TOP__LBMC__hf_p_not_enough_BITSTART 3
#define FRC_TOP__LBMC__hf_p_not_enough_BITEND 3

#define FRC_TOP__LBMC__hf_i_not_enough_ADDR 0x000009e8
#define FRC_TOP__LBMC__hf_i_not_enough_BITSTART 2
#define FRC_TOP__LBMC__hf_i_not_enough_BITEND 2

#define FRC_TOP__LBMC__lfl_p_not_enough_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfl_p_not_enough_BITSTART 1
#define FRC_TOP__LBMC__lfl_p_not_enough_BITEND 1

#define FRC_TOP__LBMC__lfl_i_not_enough_ADDR 0x000009e8
#define FRC_TOP__LBMC__lfl_i_not_enough_BITSTART 0
#define FRC_TOP__LBMC__lfl_i_not_enough_BITEND 0

//Register::LBMC_EC 0x180999ec
#define FRC_TOP__LBMC__lbmc_db_apply_ADDR 0x000009ec
#define FRC_TOP__LBMC__lbmc_db_apply_BITSTART 2
#define FRC_TOP__LBMC__lbmc_db_apply_BITEND 2

#define FRC_TOP__LBMC__lbmc_db_rd_sel_ADDR 0x000009ec
#define FRC_TOP__LBMC__lbmc_db_rd_sel_BITSTART 1
#define FRC_TOP__LBMC__lbmc_db_rd_sel_BITEND 1

#define FRC_TOP__LBMC__lbmc_db_en_ADDR 0x000009ec
#define FRC_TOP__LBMC__lbmc_db_en_BITSTART 0
#define FRC_TOP__LBMC__lbmc_db_en_BITEND 0

//Register::LBMC_F0 0x180999f0
#define FRC_TOP__LBMC__not_enough_cur_ADDR 0x000009f0
#define FRC_TOP__LBMC__not_enough_cur_BITSTART 16
#define FRC_TOP__LBMC__not_enough_cur_BITEND 28

#define FRC_TOP__LBMC__not_enough_write_ADDR 0x000009f0
#define FRC_TOP__LBMC__not_enough_write_BITSTART 0
#define FRC_TOP__LBMC__not_enough_write_BITEND 12

//Register::LBMC_F4 0x180999f4
#define FRC_TOP__LBMC__not_enough_target_ADDR 0x000009f4
#define FRC_TOP__LBMC__not_enough_target_BITSTART 16
#define FRC_TOP__LBMC__not_enough_target_BITEND 28

#define FRC_TOP__LBMC__underflow_cur_ADDR 0x000009f4
#define FRC_TOP__LBMC__underflow_cur_BITSTART 0
#define FRC_TOP__LBMC__underflow_cur_BITEND 12

//Register::LBMC_F8 0x180999f8
#define FRC_TOP__LBMC__underflow_write_ADDR 0x000009f8
#define FRC_TOP__LBMC__underflow_write_BITSTART 16
#define FRC_TOP__LBMC__underflow_write_BITEND 28

#define FRC_TOP__LBMC__underflow_target_ADDR 0x000009f8
#define FRC_TOP__LBMC__underflow_target_BITSTART 0
#define FRC_TOP__LBMC__underflow_target_BITEND 12

/*MC*/
//Register::MC_04 0x18099604
#define FRC_TOP__MC__mc_var_lfb_offset_ADDR 0x00000604
#define FRC_TOP__MC__mc_var_lfb_offset_BITSTART 3
#define FRC_TOP__MC__mc_var_lfb_offset_BITEND 5

#define FRC_TOP__MC__mc_var_lfb_mode_ADDR 0x00000604
#define FRC_TOP__MC__mc_var_lfb_mode_BITSTART 2
#define FRC_TOP__MC__mc_var_lfb_mode_BITEND 2

#define FRC_TOP__MC__mc_var_lfb_intp_en_ADDR 0x00000604
#define FRC_TOP__MC__mc_var_lfb_intp_en_BITSTART 0
#define FRC_TOP__MC__mc_var_lfb_intp_en_BITEND 1

//Register::MC_08 0x18099608
#define FRC_TOP__MC__mc_var_lfb_th_ADDR 0x00000608
#define FRC_TOP__MC__mc_var_lfb_th_BITSTART 24
#define FRC_TOP__MC__mc_var_lfb_th_BITEND 30

#define FRC_TOP__MC__mc_var_lfb_lvl_ADDR 0x00000608
#define FRC_TOP__MC__mc_var_lfb_lvl_BITSTART 16
#define FRC_TOP__MC__mc_var_lfb_lvl_BITEND 22

#define FRC_TOP__MC__mc_var_lfb_max_ADDR 0x00000608
#define FRC_TOP__MC__mc_var_lfb_max_BITSTART 8
#define FRC_TOP__MC__mc_var_lfb_max_BITEND 14

#define FRC_TOP__MC__mc_var_lfb_min_ADDR 0x00000608
#define FRC_TOP__MC__mc_var_lfb_min_BITSTART 0
#define FRC_TOP__MC__mc_var_lfb_min_BITEND 6

//Register::MC_0C 0x1809960c
#define FRC_TOP__MC__mc_pt_phase_fb_phase_en_ADDR 0x0000060c
#define FRC_TOP__MC__mc_pt_phase_fb_phase_en_BITSTART 31
#define FRC_TOP__MC__mc_pt_phase_fb_phase_en_BITEND 31

#define FRC_TOP__MC__mc_pre_phase_fb_phase_en_ADDR 0x0000060c
#define FRC_TOP__MC__mc_pre_phase_fb_phase_en_BITSTART 30
#define FRC_TOP__MC__mc_pre_phase_fb_phase_en_BITEND 30

#define FRC_TOP__MC__mc_logo_phase_fb_phase_en_ADDR 0x0000060c
#define FRC_TOP__MC__mc_logo_phase_fb_phase_en_BITSTART 29
#define FRC_TOP__MC__mc_logo_phase_fb_phase_en_BITEND 29

#define FRC_TOP__MC__mc_phase_fb_64_sel_ADDR 0x0000060c
#define FRC_TOP__MC__mc_phase_fb_64_sel_BITSTART 28
#define FRC_TOP__MC__mc_phase_fb_64_sel_BITEND 28

#define FRC_TOP__MC__mc_phase_fb_gain_ADDR 0x0000060c
#define FRC_TOP__MC__mc_phase_fb_gain_BITSTART 20
#define FRC_TOP__MC__mc_phase_fb_gain_BITEND 27

#define FRC_TOP__MC__mc_lvllpf_coef2_ADDR 0x0000060c
#define FRC_TOP__MC__mc_lvllpf_coef2_BITSTART 14
#define FRC_TOP__MC__mc_lvllpf_coef2_BITEND 19

#define FRC_TOP__MC__mc_lvllpf_coef1_ADDR 0x0000060c
#define FRC_TOP__MC__mc_lvllpf_coef1_BITSTART 8
#define FRC_TOP__MC__mc_lvllpf_coef1_BITEND 13

#define FRC_TOP__MC__mc_lvllpf_coef0_ADDR 0x0000060c
#define FRC_TOP__MC__mc_lvllpf_coef0_BITSTART 2
#define FRC_TOP__MC__mc_lvllpf_coef0_BITEND 7

#define FRC_TOP__MC__mc_lvllpf_lpf_en_ADDR 0x0000060c
#define FRC_TOP__MC__mc_lvllpf_lpf_en_BITSTART 1
#define FRC_TOP__MC__mc_lvllpf_lpf_en_BITEND 1

//Register::MC_10 0x18099610
#define FRC_TOP__MC__mc_mvdiff_coef4_ADDR 0x00000610
#define FRC_TOP__MC__mc_mvdiff_coef4_BITSTART 25
#define FRC_TOP__MC__mc_mvdiff_coef4_BITEND 30

#define FRC_TOP__MC__mc_mvdiff_coef3_ADDR 0x00000610
#define FRC_TOP__MC__mc_mvdiff_coef3_BITSTART 19
#define FRC_TOP__MC__mc_mvdiff_coef3_BITEND 24

#define FRC_TOP__MC__mc_mvdiff_coef2_ADDR 0x00000610
#define FRC_TOP__MC__mc_mvdiff_coef2_BITSTART 13
#define FRC_TOP__MC__mc_mvdiff_coef2_BITEND 18

#define FRC_TOP__MC__mc_mvdiff_coef1_ADDR 0x00000610
#define FRC_TOP__MC__mc_mvdiff_coef1_BITSTART 7
#define FRC_TOP__MC__mc_mvdiff_coef1_BITEND 12

#define FRC_TOP__MC__mc_mvdiff_coef0_ADDR 0x00000610
#define FRC_TOP__MC__mc_mvdiff_coef0_BITSTART 1
#define FRC_TOP__MC__mc_mvdiff_coef0_BITEND 6

#define FRC_TOP__MC__mc_mvdiff_lpf_en_ADDR 0x00000610
#define FRC_TOP__MC__mc_mvdiff_lpf_en_BITSTART 0
#define FRC_TOP__MC__mc_mvdiff_lpf_en_BITEND 0

//Register::MC_14 0x18099614
#define FRC_TOP__MC__mc_blklogo_prefetch_num_ADDR 0x00000614
#define FRC_TOP__MC__mc_blklogo_prefetch_num_BITSTART 28
#define FRC_TOP__MC__mc_blklogo_prefetch_num_BITEND 31

#define FRC_TOP__MC__mc_blklogo_hact_ADDR 0x00000614
#define FRC_TOP__MC__mc_blklogo_hact_BITSTART 14
#define FRC_TOP__MC__mc_blklogo_hact_BITEND 27

#define FRC_TOP__MC__mc_blklogo_htotal_ADDR 0x00000614
#define FRC_TOP__MC__mc_blklogo_htotal_BITSTART 0
#define FRC_TOP__MC__mc_blklogo_htotal_BITEND 13

//Register::MC_18 0x18099618
#define FRC_TOP__MC__mc_blklogo_erosion_timing_mode_ADDR 0x00000618
#define FRC_TOP__MC__mc_blklogo_erosion_timing_mode_BITSTART 25
#define FRC_TOP__MC__mc_blklogo_erosion_timing_mode_BITEND 25

#define FRC_TOP__MC__mc_pc_mode_pwr_otp_ADDR 0x00000618
#define FRC_TOP__MC__mc_pc_mode_pwr_otp_BITSTART 24
#define FRC_TOP__MC__mc_pc_mode_pwr_otp_BITEND 24

#define FRC_TOP__MC__mc_fblvl_timing_adj_ADDR 0x00000618
#define FRC_TOP__MC__mc_fblvl_timing_adj_BITSTART 22
#define FRC_TOP__MC__mc_fblvl_timing_adj_BITEND 23

#define FRC_TOP__MC__mc_blklogo_ern_sel_ADDR 0x00000618
#define FRC_TOP__MC__mc_blklogo_ern_sel_BITSTART 21
#define FRC_TOP__MC__mc_blklogo_ern_sel_BITEND 21

#define FRC_TOP__MC__mc_blklogo_thr_ADDR 0x00000618
#define FRC_TOP__MC__mc_blklogo_thr_BITSTART 17
#define FRC_TOP__MC__mc_blklogo_thr_BITEND 20

#define FRC_TOP__MC__mc_blklogo_erosion_en_ADDR 0x00000618
#define FRC_TOP__MC__mc_blklogo_erosion_en_BITSTART 16
#define FRC_TOP__MC__mc_blklogo_erosion_en_BITEND 16

#define FRC_TOP__MC__mc_blklogo_row_num_ADDR 0x00000618
#define FRC_TOP__MC__mc_blklogo_row_num_BITSTART 8
#define FRC_TOP__MC__mc_blklogo_row_num_BITEND 15

#define FRC_TOP__MC__mc_blklogo_mc_de_size_ADDR 0x00000618
#define FRC_TOP__MC__mc_blklogo_mc_de_size_BITSTART 6
#define FRC_TOP__MC__mc_blklogo_mc_de_size_BITEND 7

#define FRC_TOP__MC__mc_blklogo_mc_de_mask_num_ADDR 0x00000618
#define FRC_TOP__MC__mc_blklogo_mc_de_mask_num_BITSTART 0
#define FRC_TOP__MC__mc_blklogo_mc_de_mask_num_BITEND 5

//Register::MC_1C 0x1809961c
#define FRC_TOP__MC__mc_mv_pat_erosion_mode_ADDR 0x0000061c
#define FRC_TOP__MC__mc_mv_pat_erosion_mode_BITSTART 24
#define FRC_TOP__MC__mc_mv_pat_erosion_mode_BITEND 24

#define FRC_TOP__MC__mc_mv_pat_mv_x_ADDR 0x0000061c
#define FRC_TOP__MC__mc_mv_pat_mv_x_BITSTART 13
#define FRC_TOP__MC__mc_mv_pat_mv_x_BITEND 23

#define FRC_TOP__MC__mc_mv_pat_mv_y_ADDR 0x0000061c
#define FRC_TOP__MC__mc_mv_pat_mv_y_BITSTART 3
#define FRC_TOP__MC__mc_mv_pat_mv_y_BITEND 12

#define FRC_TOP__MC__mc_mv_pat_mode_ADDR 0x0000061c
#define FRC_TOP__MC__mc_mv_pat_mode_BITSTART 1
#define FRC_TOP__MC__mc_mv_pat_mode_BITEND 2

#define FRC_TOP__MC__mc_mv_pat_en_ADDR 0x0000061c
#define FRC_TOP__MC__mc_mv_pat_en_BITSTART 0
#define FRC_TOP__MC__mc_mv_pat_en_BITEND 0

//Register::MC_20 0x18099620
#define FRC_TOP__MC__mc_mv_pat_v0_ADDR 0x00000620
#define FRC_TOP__MC__mc_mv_pat_v0_BITSTART 18
#define FRC_TOP__MC__mc_mv_pat_v0_BITEND 26

#define FRC_TOP__MC__mc_mv_pat_h1_ADDR 0x00000620
#define FRC_TOP__MC__mc_mv_pat_h1_BITSTART 9
#define FRC_TOP__MC__mc_mv_pat_h1_BITEND 17

#define FRC_TOP__MC__mc_mv_pat_h0_ADDR 0x00000620
#define FRC_TOP__MC__mc_mv_pat_h0_BITSTART 0
#define FRC_TOP__MC__mc_mv_pat_h0_BITEND 8

//Register::MC_24 0x18099624
#define FRC_TOP__MC__mc_mv_pat_row_num_ADDR 0x00000624
#define FRC_TOP__MC__mc_mv_pat_row_num_BITSTART 18
#define FRC_TOP__MC__mc_mv_pat_row_num_BITEND 26

#define FRC_TOP__MC__mc_mv_pat_blk_num_ADDR 0x00000624
#define FRC_TOP__MC__mc_mv_pat_blk_num_BITSTART 9
#define FRC_TOP__MC__mc_mv_pat_blk_num_BITEND 17

#define FRC_TOP__MC__mc_mv_pat_v1_ADDR 0x00000624
#define FRC_TOP__MC__mc_mv_pat_v1_BITSTART 0
#define FRC_TOP__MC__mc_mv_pat_v1_BITEND 8

//Register::MC_28 0x18099628
#define FRC_TOP__MC__mc_fblvl_obmc_bypass_ADDR 0x00000628
#define FRC_TOP__MC__mc_fblvl_obmc_bypass_BITSTART 30
#define FRC_TOP__MC__mc_fblvl_obmc_bypass_BITEND 31

#define FRC_TOP__MC__mcdh_dh_half_v_timing_ADDR 0x00000628
#define FRC_TOP__MC__mcdh_dh_half_v_timing_BITSTART 29
#define FRC_TOP__MC__mcdh_dh_half_v_timing_BITEND 29

#define FRC_TOP__MC__mcdh_sw_reset_ADDR 0x00000628
#define FRC_TOP__MC__mcdh_sw_reset_BITSTART 28
#define FRC_TOP__MC__mcdh_sw_reset_BITEND 28

#define FRC_TOP__MC__mcdh_occl_thr_ADDR 0x00000628
#define FRC_TOP__MC__mcdh_occl_thr_BITSTART 23
#define FRC_TOP__MC__mcdh_occl_thr_BITEND 27

#define FRC_TOP__MC__mc_fb_lvl_force_value_ADDR 0x00000628
#define FRC_TOP__MC__mc_fb_lvl_force_value_BITSTART 15
#define FRC_TOP__MC__mc_fb_lvl_force_value_BITEND 22

#define FRC_TOP__MC__mc_fb_lvl_force_en_ADDR 0x00000628
#define FRC_TOP__MC__mc_fb_lvl_force_en_BITSTART 14
#define FRC_TOP__MC__mc_fb_lvl_force_en_BITEND 14

#define FRC_TOP__MC__mc_fb_izpz_mod_ADDR 0x00000628
#define FRC_TOP__MC__mc_fb_izpz_mod_BITSTART 11
#define FRC_TOP__MC__mc_fb_izpz_mod_BITEND 13

#define FRC_TOP__MC__mc_mv_pat_self_cycle_ADDR 0x00000628
#define FRC_TOP__MC__mc_mv_pat_self_cycle_BITSTART 3
#define FRC_TOP__MC__mc_mv_pat_self_cycle_BITEND 10

#define FRC_TOP__MC__mc_mv_pat_self_en_ADDR 0x00000628
#define FRC_TOP__MC__mc_mv_pat_self_en_BITSTART 2
#define FRC_TOP__MC__mc_mv_pat_self_en_BITEND 2

#define FRC_TOP__MC__mc_mv_pat_row_size_ADDR 0x00000628
#define FRC_TOP__MC__mc_mv_pat_row_size_BITSTART 1
#define FRC_TOP__MC__mc_mv_pat_row_size_BITEND 1

#define FRC_TOP__MC__mc_mv_pat_blk_size_ADDR 0x00000628
#define FRC_TOP__MC__mc_mv_pat_blk_size_BITSTART 0
#define FRC_TOP__MC__mc_mv_pat_blk_size_BITEND 0

//Register::MC_2C 0x1809962c
#define FRC_TOP__MC__mc_delay_me_line_cnt_ADDR 0x0000062c
#define FRC_TOP__MC__mc_delay_me_line_cnt_BITSTART 24
#define FRC_TOP__MC__mc_delay_me_line_cnt_BITEND 28

#define FRC_TOP__MC__mc_me_timing_err_ADDR 0x0000062c
#define FRC_TOP__MC__mc_me_timing_err_BITSTART 23
#define FRC_TOP__MC__mc_me_timing_err_BITEND 23

#define FRC_TOP__MC__mcdh_mv_row_num_ADDR 0x0000062c
#define FRC_TOP__MC__mcdh_mv_row_num_BITSTART 12
#define FRC_TOP__MC__mcdh_mv_row_num_BITEND 20

#define FRC_TOP__MC__mcdh_mv_blk_num_ADDR 0x0000062c
#define FRC_TOP__MC__mcdh_mv_blk_num_BITSTART 3
#define FRC_TOP__MC__mcdh_mv_blk_num_BITEND 11

#define FRC_TOP__MC__mcdh_mv_rd_intval_ADDR 0x0000062c
#define FRC_TOP__MC__mcdh_mv_rd_intval_BITSTART 2
#define FRC_TOP__MC__mcdh_mv_rd_intval_BITEND 2

#define FRC_TOP__MC__mcdh_mv_row_size_ADDR 0x0000062c
#define FRC_TOP__MC__mcdh_mv_row_size_BITSTART 0
#define FRC_TOP__MC__mcdh_mv_row_size_BITEND 1

//Register::MC_30 0x18099630
#define FRC_TOP__MC__mc_dummy_30_ADDR 0x00000630
#define FRC_TOP__MC__mc_dummy_30_BITSTART 11
#define FRC_TOP__MC__mc_dummy_30_BITEND 31

#define FRC_TOP__MC__mc_scene_change_fb_ADDR 0x00000630
#define FRC_TOP__MC__mc_scene_change_fb_BITSTART 10
#define FRC_TOP__MC__mc_scene_change_fb_BITEND 10

#define FRC_TOP__MC__mc_scene_change_on_ADDR 0x00000630
#define FRC_TOP__MC__mc_scene_change_on_BITSTART 9
#define FRC_TOP__MC__mc_scene_change_on_BITEND 9

#define FRC_TOP__MC__mc_scene_change_mode_ADDR 0x00000630
#define FRC_TOP__MC__mc_scene_change_mode_BITSTART 8
#define FRC_TOP__MC__mc_scene_change_mode_BITEND 8

#define FRC_TOP__MC__mc_var_flt_occ_prot_en_ADDR 0x00000630
#define FRC_TOP__MC__mc_var_flt_occ_prot_en_BITSTART 5
#define FRC_TOP__MC__mc_var_flt_occ_prot_en_BITEND 5

#define FRC_TOP__MC__mc_var_flt_mvd_prot_en_ADDR 0x00000630
#define FRC_TOP__MC__mc_var_flt_mvd_prot_en_BITSTART 4
#define FRC_TOP__MC__mc_var_flt_mvd_prot_en_BITEND 4

#define FRC_TOP__MC__mc_v_l_r_ADDR 0x00000630
#define FRC_TOP__MC__mc_v_l_r_BITSTART 3
#define FRC_TOP__MC__mc_v_l_r_BITEND 3

#define FRC_TOP__MC__mc_invld_ref_share_ip_ADDR 0x00000630
#define FRC_TOP__MC__mc_invld_ref_share_ip_BITSTART 2
#define FRC_TOP__MC__mc_invld_ref_share_ip_BITEND 2

#define FRC_TOP__MC__mc_v_half_size_ADDR 0x00000630
#define FRC_TOP__MC__mc_v_half_size_BITSTART 1
#define FRC_TOP__MC__mc_v_half_size_BITEND 1

#define FRC_TOP__MC__mc_h_half_size_ADDR 0x00000630
#define FRC_TOP__MC__mc_h_half_size_BITSTART 0
#define FRC_TOP__MC__mc_h_half_size_BITEND 0

//Register::MC_34 0x18099634
#define FRC_TOP__MC__mc_sram_test1_ADDR 0x00000634
#define FRC_TOP__MC__mc_sram_test1_BITSTART 29
#define FRC_TOP__MC__mc_sram_test1_BITEND 29

#define FRC_TOP__MC__mc_sram_ls_ADDR 0x00000634
#define FRC_TOP__MC__mc_sram_ls_BITSTART 28
#define FRC_TOP__MC__mc_sram_ls_BITEND 28

#define FRC_TOP__MC__mc_v_act_ADDR 0x00000634
#define FRC_TOP__MC__mc_v_act_BITSTART 16
#define FRC_TOP__MC__mc_v_act_BITEND 27

#define FRC_TOP__MC__mc_h_act_ADDR 0x00000634
#define FRC_TOP__MC__mc_h_act_BITSTART 0
#define FRC_TOP__MC__mc_h_act_BITEND 11

//Register::MC_38 0x18099638
#define FRC_TOP__MC__mc_dummy_38_ADDR 0x00000638
#define FRC_TOP__MC__mc_dummy_38_BITSTART 8
#define FRC_TOP__MC__mc_dummy_38_BITEND 31

#define FRC_TOP__MC__mc_mv_scale_ADDR 0x00000638
#define FRC_TOP__MC__mc_mv_scale_BITSTART 4
#define FRC_TOP__MC__mc_mv_scale_BITEND 7

#define FRC_TOP__MC__mc_blk_size_ADDR 0x00000638
#define FRC_TOP__MC__mc_blk_size_BITSTART 0
#define FRC_TOP__MC__mc_blk_size_BITEND 3

//Register::MC_3C 0x1809963c
#define FRC_TOP__MC__mc_row_num_ADDR 0x0000063c
#define FRC_TOP__MC__mc_row_num_BITSTART 16
#define FRC_TOP__MC__mc_row_num_BITEND 25

#define FRC_TOP__MC__mc_blk_num_ADDR 0x0000063c
#define FRC_TOP__MC__mc_blk_num_BITSTART 0
#define FRC_TOP__MC__mc_blk_num_BITEND 9

//Register::MC_40 0x18099640
#define FRC_TOP__MC__mc_mv_xph_rnd_thy_ADDR 0x00000640
#define FRC_TOP__MC__mc_mv_xph_rnd_thy_BITSTART 24
#define FRC_TOP__MC__mc_mv_xph_rnd_thy_BITEND 31

#define FRC_TOP__MC__mc_mv_xph_rnd_thx_ADDR 0x00000640
#define FRC_TOP__MC__mc_mv_xph_rnd_thx_BITSTART 16
#define FRC_TOP__MC__mc_mv_xph_rnd_thx_BITEND 23

#define FRC_TOP__MC__mc_mv_var_th_ADDR 0x00000640
#define FRC_TOP__MC__mc_mv_var_th_BITSTART 8
#define FRC_TOP__MC__mc_mv_var_th_BITEND 15

#define FRC_TOP__MC__mc_mvd_intp_en_ADDR 0x00000640
#define FRC_TOP__MC__mc_mvd_intp_en_BITSTART 6
#define FRC_TOP__MC__mc_mvd_intp_en_BITEND 7

#define FRC_TOP__MC__mc_mv_xph_rnd_en_ADDR 0x00000640
#define FRC_TOP__MC__mc_mv_xph_rnd_en_BITSTART 4
#define FRC_TOP__MC__mc_mv_xph_rnd_en_BITEND 4

#define FRC_TOP__MC__mc_poly_intp_lvl_ADDR 0x00000640
#define FRC_TOP__MC__mc_poly_intp_lvl_BITSTART 2
#define FRC_TOP__MC__mc_poly_intp_lvl_BITEND 3

#define FRC_TOP__MC__mc_poly_intp_en_ADDR 0x00000640
#define FRC_TOP__MC__mc_poly_intp_en_BITSTART 0
#define FRC_TOP__MC__mc_poly_intp_en_BITEND 1

//Register::MC_44 0x18099644
#define FRC_TOP__MC__mc_sr_lf_c_ADDR 0x00000644
#define FRC_TOP__MC__mc_sr_lf_c_BITSTART 16
#define FRC_TOP__MC__mc_sr_lf_c_BITEND 25

#define FRC_TOP__MC__mc_sr_lf_y_ADDR 0x00000644
#define FRC_TOP__MC__mc_sr_lf_y_BITSTART 0
#define FRC_TOP__MC__mc_sr_lf_y_BITEND 9

//Register::MC_48 0x18099648
#define FRC_TOP__MC__mc_sr_hf_c_ADDR 0x00000648
#define FRC_TOP__MC__mc_sr_hf_c_BITSTART 16
#define FRC_TOP__MC__mc_sr_hf_c_BITEND 25

#define FRC_TOP__MC__mc_sr_hf_y_ADDR 0x00000648
#define FRC_TOP__MC__mc_sr_hf_y_BITSTART 0
#define FRC_TOP__MC__mc_sr_hf_y_BITEND 9

//Register::MC_4C 0x1809964c
#define FRC_TOP__MC__mc_dummy_4c_ADDR 0x0000064c
#define FRC_TOP__MC__mc_dummy_4c_BITSTART 10
#define FRC_TOP__MC__mc_dummy_4c_BITEND 31

#define FRC_TOP__MC__mc_sr_h_ADDR 0x0000064c
#define FRC_TOP__MC__mc_sr_h_BITSTART 0
#define FRC_TOP__MC__mc_sr_h_BITEND 9

//Register::MC_50 0x18099650
#define FRC_TOP__MC__mc_bot_rim0_ADDR 0x00000650
#define FRC_TOP__MC__mc_bot_rim0_BITSTART 16
#define FRC_TOP__MC__mc_bot_rim0_BITEND 27

#define FRC_TOP__MC__mc_top_rim0_ADDR 0x00000650
#define FRC_TOP__MC__mc_top_rim0_BITSTART 0
#define FRC_TOP__MC__mc_top_rim0_BITEND 11

//Register::MC_54 0x18099654
#define FRC_TOP__MC__mc_rht_rim0_ADDR 0x00000654
#define FRC_TOP__MC__mc_rht_rim0_BITSTART 16
#define FRC_TOP__MC__mc_rht_rim0_BITEND 27

#define FRC_TOP__MC__mc_lft_rim0_ADDR 0x00000654
#define FRC_TOP__MC__mc_lft_rim0_BITSTART 0
#define FRC_TOP__MC__mc_lft_rim0_BITEND 11

//Register::MC_58 0x18099658
#define FRC_TOP__MC__mc_bot_rim1_ADDR 0x00000658
#define FRC_TOP__MC__mc_bot_rim1_BITSTART 16
#define FRC_TOP__MC__mc_bot_rim1_BITEND 27

#define FRC_TOP__MC__mc_top_rim1_ADDR 0x00000658
#define FRC_TOP__MC__mc_top_rim1_BITSTART 0
#define FRC_TOP__MC__mc_top_rim1_BITEND 11

//Register::MC_5C 0x1809965c
#define FRC_TOP__MC__mc_rht_rim1_ADDR 0x0000065c
#define FRC_TOP__MC__mc_rht_rim1_BITSTART 16
#define FRC_TOP__MC__mc_rht_rim1_BITEND 27

#define FRC_TOP__MC__mc_lft_rim1_ADDR 0x0000065c
#define FRC_TOP__MC__mc_lft_rim1_BITSTART 0
#define FRC_TOP__MC__mc_lft_rim1_BITEND 11

//Register::MC_60 0x18099660
#define FRC_TOP__MC__mc_dw_mode_ADDR 0x00000660
#define FRC_TOP__MC__mc_dw_mode_BITSTART 8
#define FRC_TOP__MC__mc_dw_mode_BITEND 8

#define FRC_TOP__MC__mc_dw_en_ADDR 0x00000660
#define FRC_TOP__MC__mc_dw_en_BITSTART 0
#define FRC_TOP__MC__mc_dw_en_BITEND 7

//Register::MC_64 0x18099664
#define FRC_TOP__MC__mc_dw_bot0_ADDR 0x00000664
#define FRC_TOP__MC__mc_dw_bot0_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot0_BITEND 27

#define FRC_TOP__MC__mc_dw_top0_ADDR 0x00000664
#define FRC_TOP__MC__mc_dw_top0_BITSTART 0
#define FRC_TOP__MC__mc_dw_top0_BITEND 11

//Register::MC_68 0x18099668
#define FRC_TOP__MC__mc_dw_rht0_ADDR 0x00000668
#define FRC_TOP__MC__mc_dw_rht0_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht0_BITEND 27

#define FRC_TOP__MC__mc_dw_lft0_ADDR 0x00000668
#define FRC_TOP__MC__mc_dw_lft0_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft0_BITEND 11

//Register::MC_6C 0x1809966c
#define FRC_TOP__MC__mc_dw_bot1_ADDR 0x0000066c
#define FRC_TOP__MC__mc_dw_bot1_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot1_BITEND 27

#define FRC_TOP__MC__mc_dw_top1_ADDR 0x0000066c
#define FRC_TOP__MC__mc_dw_top1_BITSTART 0
#define FRC_TOP__MC__mc_dw_top1_BITEND 11

//Register::MC_70 0x18099670
#define FRC_TOP__MC__mc_dw_rht1_ADDR 0x00000670
#define FRC_TOP__MC__mc_dw_rht1_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht1_BITEND 27

#define FRC_TOP__MC__mc_dw_lft1_ADDR 0x00000670
#define FRC_TOP__MC__mc_dw_lft1_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft1_BITEND 11

//Register::MC_74 0x18099674
#define FRC_TOP__MC__mc_dw_bot2_ADDR 0x00000674
#define FRC_TOP__MC__mc_dw_bot2_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot2_BITEND 27

#define FRC_TOP__MC__mc_dw_top2_ADDR 0x00000674
#define FRC_TOP__MC__mc_dw_top2_BITSTART 0
#define FRC_TOP__MC__mc_dw_top2_BITEND 11

//Register::MC_78 0x18099678
#define FRC_TOP__MC__mc_dw_rht2_ADDR 0x00000678
#define FRC_TOP__MC__mc_dw_rht2_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht2_BITEND 27

#define FRC_TOP__MC__mc_dw_lft2_ADDR 0x00000678
#define FRC_TOP__MC__mc_dw_lft2_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft2_BITEND 11

//Register::MC_7C 0x1809967c
#define FRC_TOP__MC__mc_dw_bot3_ADDR 0x0000067c
#define FRC_TOP__MC__mc_dw_bot3_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot3_BITEND 27

#define FRC_TOP__MC__mc_dw_top3_ADDR 0x0000067c
#define FRC_TOP__MC__mc_dw_top3_BITSTART 0
#define FRC_TOP__MC__mc_dw_top3_BITEND 11

//Register::MC_80 0x18099680
#define FRC_TOP__MC__mc_dw_rht3_ADDR 0x00000680
#define FRC_TOP__MC__mc_dw_rht3_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht3_BITEND 27

#define FRC_TOP__MC__mc_dw_lft3_ADDR 0x00000680
#define FRC_TOP__MC__mc_dw_lft3_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft3_BITEND 11

//Register::MC_84 0x18099684
#define FRC_TOP__MC__mc_dw_bot4_ADDR 0x00000684
#define FRC_TOP__MC__mc_dw_bot4_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot4_BITEND 27

#define FRC_TOP__MC__mc_dw_top4_ADDR 0x00000684
#define FRC_TOP__MC__mc_dw_top4_BITSTART 0
#define FRC_TOP__MC__mc_dw_top4_BITEND 11

//Register::MC_88 0x18099688
#define FRC_TOP__MC__mc_dw_rht4_ADDR 0x00000688
#define FRC_TOP__MC__mc_dw_rht4_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht4_BITEND 27

#define FRC_TOP__MC__mc_dw_lft4_ADDR 0x00000688
#define FRC_TOP__MC__mc_dw_lft4_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft4_BITEND 11

//Register::MC_8C 0x1809968c
#define FRC_TOP__MC__mc_dw_bot5_ADDR 0x0000068c
#define FRC_TOP__MC__mc_dw_bot5_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot5_BITEND 27

#define FRC_TOP__MC__mc_dw_top5_ADDR 0x0000068c
#define FRC_TOP__MC__mc_dw_top5_BITSTART 0
#define FRC_TOP__MC__mc_dw_top5_BITEND 11

//Register::MC_90 0x18099690
#define FRC_TOP__MC__mc_dw_rht5_ADDR 0x00000690
#define FRC_TOP__MC__mc_dw_rht5_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht5_BITEND 27

#define FRC_TOP__MC__mc_dw_lft5_ADDR 0x00000690
#define FRC_TOP__MC__mc_dw_lft5_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft5_BITEND 11

//Register::MC_94 0x18099694
#define FRC_TOP__MC__mc_dw_bot6_ADDR 0x00000694
#define FRC_TOP__MC__mc_dw_bot6_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot6_BITEND 27

#define FRC_TOP__MC__mc_dw_top6_ADDR 0x00000694
#define FRC_TOP__MC__mc_dw_top6_BITSTART 0
#define FRC_TOP__MC__mc_dw_top6_BITEND 11

//Register::MC_98 0x18099698
#define FRC_TOP__MC__mc_dw_rht6_ADDR 0x00000698
#define FRC_TOP__MC__mc_dw_rht6_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht6_BITEND 27

#define FRC_TOP__MC__mc_dw_lft6_ADDR 0x00000698
#define FRC_TOP__MC__mc_dw_lft6_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft6_BITEND 11

//Register::MC_9C 0x1809969c
#define FRC_TOP__MC__mc_dw_bot7_ADDR 0x0000069c
#define FRC_TOP__MC__mc_dw_bot7_BITSTART 16
#define FRC_TOP__MC__mc_dw_bot7_BITEND 27

#define FRC_TOP__MC__mc_dw_top7_ADDR 0x0000069c
#define FRC_TOP__MC__mc_dw_top7_BITSTART 0
#define FRC_TOP__MC__mc_dw_top7_BITEND 11

//Register::MC_A0 0x180996a0
#define FRC_TOP__MC__mc_dw_rht7_ADDR 0x000006a0
#define FRC_TOP__MC__mc_dw_rht7_BITSTART 16
#define FRC_TOP__MC__mc_dw_rht7_BITEND 27

#define FRC_TOP__MC__mc_dw_lft7_ADDR 0x000006a0
#define FRC_TOP__MC__mc_dw_lft7_BITSTART 0
#define FRC_TOP__MC__mc_dw_lft7_BITEND 11

//Register::MC_A4 0x180996a4
#define FRC_TOP__MC__mc_pt_phase_th1_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_phase_th1_BITSTART 24
#define FRC_TOP__MC__mc_pt_phase_th1_BITEND 30

#define FRC_TOP__MC__mc_pt_phase_th0_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_phase_th0_BITSTART 16
#define FRC_TOP__MC__mc_pt_phase_th0_BITEND 22

#define FRC_TOP__MC__mc_pt_z_type2_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_z_type2_BITSTART 12
#define FRC_TOP__MC__mc_pt_z_type2_BITEND 14

#define FRC_TOP__MC__mc_pt_z_type1_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_z_type1_BITSTART 8
#define FRC_TOP__MC__mc_pt_z_type1_BITEND 10

#define FRC_TOP__MC__mc_pt_logo_th_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_logo_th_BITSTART 4
#define FRC_TOP__MC__mc_pt_logo_th_BITEND 7

#define FRC_TOP__MC__mc_pt_logo_mode_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_logo_mode_BITSTART 3
#define FRC_TOP__MC__mc_pt_logo_mode_BITEND 3

#define FRC_TOP__MC__mc_pt_hf_sr_en_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_hf_sr_en_BITSTART 2
#define FRC_TOP__MC__mc_pt_hf_sr_en_BITEND 2

#define FRC_TOP__MC__mc_pt_sr_clip_en_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_sr_clip_en_BITSTART 1
#define FRC_TOP__MC__mc_pt_sr_clip_en_BITEND 1

#define FRC_TOP__MC__mc_pt_proc_en_ADDR 0x000006a4
#define FRC_TOP__MC__mc_pt_proc_en_BITSTART 0
#define FRC_TOP__MC__mc_pt_proc_en_BITEND 0

//Register::MC_A8 0x180996a8
#define FRC_TOP__MC__mc_occl_phase_th1_ADDR 0x000006a8
#define FRC_TOP__MC__mc_occl_phase_th1_BITSTART 16
#define FRC_TOP__MC__mc_occl_phase_th1_BITEND 22

#define FRC_TOP__MC__mc_occl_phase_th0_ADDR 0x000006a8
#define FRC_TOP__MC__mc_occl_phase_th0_BITSTART 8
#define FRC_TOP__MC__mc_occl_phase_th0_BITEND 14

#define FRC_TOP__MC__mc_occl_poly_off_ADDR 0x000006a8
#define FRC_TOP__MC__mc_occl_poly_off_BITSTART 1
#define FRC_TOP__MC__mc_occl_poly_off_BITEND 1

#define FRC_TOP__MC__mc_occl_en_ADDR 0x000006a8
#define FRC_TOP__MC__mc_occl_en_BITSTART 0
#define FRC_TOP__MC__mc_occl_en_BITEND 0

//Register::MC_AC 0x180996ac
#define FRC_TOP__MC__mc_pt_pxl_th1_ADDR 0x000006ac
#define FRC_TOP__MC__mc_pt_pxl_th1_BITSTART 24
#define FRC_TOP__MC__mc_pt_pxl_th1_BITEND 31

#define FRC_TOP__MC__mc_pt_pxl_th0_ADDR 0x000006ac
#define FRC_TOP__MC__mc_pt_pxl_th0_BITSTART 16
#define FRC_TOP__MC__mc_pt_pxl_th0_BITEND 23

#define FRC_TOP__MC__mc_pt_pxl_mode_ADDR 0x000006ac
#define FRC_TOP__MC__mc_pt_pxl_mode_BITSTART 15
#define FRC_TOP__MC__mc_pt_pxl_mode_BITEND 15

#define FRC_TOP__MC__mc_dummy_ac_ADDR 0x000006ac
#define FRC_TOP__MC__mc_dummy_ac_BITSTART 3
#define FRC_TOP__MC__mc_dummy_ac_BITEND 14

#define FRC_TOP__MC__mc_obmc_mode_ADDR 0x000006ac
#define FRC_TOP__MC__mc_obmc_mode_BITSTART 2
#define FRC_TOP__MC__mc_obmc_mode_BITEND 2

#define FRC_TOP__MC__mc_obmc_bypass_ADDR 0x000006ac
#define FRC_TOP__MC__mc_obmc_bypass_BITSTART 0
#define FRC_TOP__MC__mc_obmc_bypass_BITEND 1

//Register::MC_B0 0x180996b0
#define FRC_TOP__MC__mc_bld_sr_flbk_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_sr_flbk_BITSTART 28
#define FRC_TOP__MC__mc_bld_sr_flbk_BITEND 29

#define FRC_TOP__MC__mc_bld_flbk_lvl_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_flbk_lvl_BITSTART 20
#define FRC_TOP__MC__mc_bld_flbk_lvl_BITEND 27

#define FRC_TOP__MC__mc_bld_w_type_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_w_type_BITSTART 16
#define FRC_TOP__MC__mc_bld_w_type_BITEND 18

#define FRC_TOP__MC__mc_bld_z_type_flbk_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_z_type_flbk_BITSTART 12
#define FRC_TOP__MC__mc_bld_z_type_flbk_BITEND 14

#define FRC_TOP__MC__mc_bld_z_type_med3_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_z_type_med3_BITSTART 8
#define FRC_TOP__MC__mc_bld_z_type_med3_BITEND 10

#define FRC_TOP__MC__mc_bld_flbk_bypass_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_flbk_bypass_BITSTART 6
#define FRC_TOP__MC__mc_bld_flbk_bypass_BITEND 7

#define FRC_TOP__MC__mc_bld_med3_bypass_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_med3_bypass_BITSTART 4
#define FRC_TOP__MC__mc_bld_med3_bypass_BITEND 5

#define FRC_TOP__MC__mc_bld_bypass_ADDR 0x000006b0
#define FRC_TOP__MC__mc_bld_bypass_BITSTART 0
#define FRC_TOP__MC__mc_bld_bypass_BITEND 2

//Register::MC_B4 0x180996b4
#define FRC_TOP__MC__mc_bld_mvd_y_max_ADDR 0x000006b4
#define FRC_TOP__MC__mc_bld_mvd_y_max_BITSTART 24
#define FRC_TOP__MC__mc_bld_mvd_y_max_BITEND 31

#define FRC_TOP__MC__mc_bld_mvd_y_min_ADDR 0x000006b4
#define FRC_TOP__MC__mc_bld_mvd_y_min_BITSTART 16
#define FRC_TOP__MC__mc_bld_mvd_y_min_BITEND 23

#define FRC_TOP__MC__mc_bld_mvd_slope_ADDR 0x000006b4
#define FRC_TOP__MC__mc_bld_mvd_slope_BITSTART 8
#define FRC_TOP__MC__mc_bld_mvd_slope_BITEND 15

#define FRC_TOP__MC__mc_bld_mvd_x_th_ADDR 0x000006b4
#define FRC_TOP__MC__mc_bld_mvd_x_th_BITSTART 0
#define FRC_TOP__MC__mc_bld_mvd_x_th_BITEND 7

//Register::MC_B8 0x180996b8
#define FRC_TOP__MC__mc_sobj_ymax0_ADDR 0x000006b8
#define FRC_TOP__MC__mc_sobj_ymax0_BITSTART 16
#define FRC_TOP__MC__mc_sobj_ymax0_BITEND 19

#define FRC_TOP__MC__mc_sobj_ymin0_ADDR 0x000006b8
#define FRC_TOP__MC__mc_sobj_ymin0_BITSTART 12
#define FRC_TOP__MC__mc_sobj_ymin0_BITEND 15

#define FRC_TOP__MC__mc_sobj_en_ADDR 0x000006b8
#define FRC_TOP__MC__mc_sobj_en_BITSTART 11
#define FRC_TOP__MC__mc_sobj_en_BITEND 11

#define FRC_TOP__MC__mc_sobj_slop0_ADDR 0x000006b8
#define FRC_TOP__MC__mc_sobj_slop0_BITSTART 8
#define FRC_TOP__MC__mc_sobj_slop0_BITEND 10

#define FRC_TOP__MC__mc_sobj_x_th0_ADDR 0x000006b8
#define FRC_TOP__MC__mc_sobj_x_th0_BITSTART 0
#define FRC_TOP__MC__mc_sobj_x_th0_BITEND 7

//Register::MC_BC 0x180996bc
#define FRC_TOP__MC__mc_sobj_alpha_th_ADDR 0x000006bc
#define FRC_TOP__MC__mc_sobj_alpha_th_BITSTART 24
#define FRC_TOP__MC__mc_sobj_alpha_th_BITEND 27

#define FRC_TOP__MC__mc_sobj_ymax1_ADDR 0x000006bc
#define FRC_TOP__MC__mc_sobj_ymax1_BITSTART 20
#define FRC_TOP__MC__mc_sobj_ymax1_BITEND 23

#define FRC_TOP__MC__mc_sobj_ymin1_ADDR 0x000006bc
#define FRC_TOP__MC__mc_sobj_ymin1_BITSTART 16
#define FRC_TOP__MC__mc_sobj_ymin1_BITEND 19

#define FRC_TOP__MC__mc_sobj_slop1_ADDR 0x000006bc
#define FRC_TOP__MC__mc_sobj_slop1_BITSTART 8
#define FRC_TOP__MC__mc_sobj_slop1_BITEND 13

#define FRC_TOP__MC__mc_sobj_x_th1_ADDR 0x000006bc
#define FRC_TOP__MC__mc_sobj_x_th1_BITSTART 0
#define FRC_TOP__MC__mc_sobj_x_th1_BITEND 7

//Register::MC_C0 0x180996c0
#define FRC_TOP__MC__mc_cursor_y0_ADDR 0x000006c0
#define FRC_TOP__MC__mc_cursor_y0_BITSTART 16
#define FRC_TOP__MC__mc_cursor_y0_BITEND 27

#define FRC_TOP__MC__mc_cursor_x0_ADDR 0x000006c0
#define FRC_TOP__MC__mc_cursor_x0_BITSTART 0
#define FRC_TOP__MC__mc_cursor_x0_BITEND 11

//Register::MC_C4 0x180996c4
#define FRC_TOP__MC__mc_cursor_color_v0_ADDR 0x000006c4
#define FRC_TOP__MC__mc_cursor_color_v0_BITSTART 16
#define FRC_TOP__MC__mc_cursor_color_v0_BITEND 23

#define FRC_TOP__MC__mc_cursor_color_u0_ADDR 0x000006c4
#define FRC_TOP__MC__mc_cursor_color_u0_BITSTART 8
#define FRC_TOP__MC__mc_cursor_color_u0_BITEND 15

#define FRC_TOP__MC__mc_cursor_color_y0_ADDR 0x000006c4
#define FRC_TOP__MC__mc_cursor_color_y0_BITSTART 0
#define FRC_TOP__MC__mc_cursor_color_y0_BITEND 7

//Register::MC_C8 0x180996c8
#define FRC_TOP__MC__mc_cursor_y1_ADDR 0x000006c8
#define FRC_TOP__MC__mc_cursor_y1_BITSTART 16
#define FRC_TOP__MC__mc_cursor_y1_BITEND 27

#define FRC_TOP__MC__mc_cursor_x1_ADDR 0x000006c8
#define FRC_TOP__MC__mc_cursor_x1_BITSTART 0
#define FRC_TOP__MC__mc_cursor_x1_BITEND 11

//Register::MC_CC 0x180996cc
#define FRC_TOP__MC__mc_cursor_show_ADDR 0x000006cc
#define FRC_TOP__MC__mc_cursor_show_BITSTART 26
#define FRC_TOP__MC__mc_cursor_show_BITEND 27

#define FRC_TOP__MC__mc_cursor_en_ADDR 0x000006cc
#define FRC_TOP__MC__mc_cursor_en_BITSTART 24
#define FRC_TOP__MC__mc_cursor_en_BITEND 25

#define FRC_TOP__MC__mc_cursor_color_v1_ADDR 0x000006cc
#define FRC_TOP__MC__mc_cursor_color_v1_BITSTART 16
#define FRC_TOP__MC__mc_cursor_color_v1_BITEND 23

#define FRC_TOP__MC__mc_cursor_color_u1_ADDR 0x000006cc
#define FRC_TOP__MC__mc_cursor_color_u1_BITSTART 8
#define FRC_TOP__MC__mc_cursor_color_u1_BITEND 15

#define FRC_TOP__MC__mc_cursor_color_y1_ADDR 0x000006cc
#define FRC_TOP__MC__mc_cursor_color_y1_BITSTART 0
#define FRC_TOP__MC__mc_cursor_color_y1_BITEND 7

//Register::MC_D0 0x180996d0
#define FRC_TOP__MC__mc_grid_on_ADDR 0x000006d0
#define FRC_TOP__MC__mc_grid_on_BITSTART 24
#define FRC_TOP__MC__mc_grid_on_BITEND 24

#define FRC_TOP__MC__mc_grid_color_v_ADDR 0x000006d0
#define FRC_TOP__MC__mc_grid_color_v_BITSTART 16
#define FRC_TOP__MC__mc_grid_color_v_BITEND 23

#define FRC_TOP__MC__mc_grid_color_u_ADDR 0x000006d0
#define FRC_TOP__MC__mc_grid_color_u_BITSTART 8
#define FRC_TOP__MC__mc_grid_color_u_BITEND 15

#define FRC_TOP__MC__mc_grid_color_y_ADDR 0x000006d0
#define FRC_TOP__MC__mc_grid_color_y_BITSTART 0
#define FRC_TOP__MC__mc_grid_color_y_BITEND 7

//Register::MC_D4 0x180996d4
#define FRC_TOP__MC__mc_dummy_d4_ADDR 0x000006d4
#define FRC_TOP__MC__mc_dummy_d4_BITSTART 15
#define FRC_TOP__MC__mc_dummy_d4_BITEND 31

#define FRC_TOP__MC__mc_force_lbmc_idx_en_ADDR 0x000006d4
#define FRC_TOP__MC__mc_force_lbmc_idx_en_BITSTART 14
#define FRC_TOP__MC__mc_force_lbmc_idx_en_BITEND 14

#define FRC_TOP__MC__mc_force_lbmc_idx_hf_ADDR 0x000006d4
#define FRC_TOP__MC__mc_force_lbmc_idx_hf_BITSTART 12
#define FRC_TOP__MC__mc_force_lbmc_idx_hf_BITEND 13

#define FRC_TOP__MC__mc_force_lbmc_idx_lf_ADDR 0x000006d4
#define FRC_TOP__MC__mc_force_lbmc_idx_lf_BITSTART 8
#define FRC_TOP__MC__mc_force_lbmc_idx_lf_BITEND 11

#define FRC_TOP__MC__mc_force_phase_en_ADDR 0x000006d4
#define FRC_TOP__MC__mc_force_phase_en_BITSTART 7
#define FRC_TOP__MC__mc_force_phase_en_BITEND 7

#define FRC_TOP__MC__mc_force_phase_ADDR 0x000006d4
#define FRC_TOP__MC__mc_force_phase_BITSTART 0
#define FRC_TOP__MC__mc_force_phase_BITEND 6

//Register::MC_D8 0x180996d8
#define FRC_TOP__MC__mc_force_mv_en_ADDR 0x000006d8
#define FRC_TOP__MC__mc_force_mv_en_BITSTART 31
#define FRC_TOP__MC__mc_force_mv_en_BITEND 31

#define FRC_TOP__MC__mc_force_mv_h_ADDR 0x000006d8
#define FRC_TOP__MC__mc_force_mv_h_BITSTART 16
#define FRC_TOP__MC__mc_force_mv_h_BITEND 26

#define FRC_TOP__MC__mc_force_mv_v_ADDR 0x000006d8
#define FRC_TOP__MC__mc_force_mv_v_BITSTART 0
#define FRC_TOP__MC__mc_force_mv_v_BITEND 9

//Register::MC_DC 0x180996dc
#define FRC_TOP__MC__mc_show_fblvl_mode_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_fblvl_mode_BITSTART 29
#define FRC_TOP__MC__mc_show_fblvl_mode_BITEND 29

#define FRC_TOP__MC__mc_show_scene_chg_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_scene_chg_BITSTART 28
#define FRC_TOP__MC__mc_show_scene_chg_BITEND 28

#define FRC_TOP__MC__mc_show_lbmc_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_lbmc_BITSTART 12
#define FRC_TOP__MC__mc_show_lbmc_BITEND 14

#define FRC_TOP__MC__mc_show_pt_mode_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_pt_mode_BITSTART 8
#define FRC_TOP__MC__mc_show_pt_mode_BITEND 11

#define FRC_TOP__MC__mc_show_intp_mode_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_intp_mode_BITSTART 6
#define FRC_TOP__MC__mc_show_intp_mode_BITEND 7

#define FRC_TOP__MC__mc_show_occl_mode_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_occl_mode_BITSTART 5
#define FRC_TOP__MC__mc_show_occl_mode_BITEND 5

#define FRC_TOP__MC__mc_show_mv_mode_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_mv_mode_BITSTART 4
#define FRC_TOP__MC__mc_show_mv_mode_BITEND 4

#define FRC_TOP__MC__mc_show_sel_ADDR 0x000006dc
#define FRC_TOP__MC__mc_show_sel_BITSTART 0
#define FRC_TOP__MC__mc_show_sel_BITEND 3

//Register::MC_E0 0x180996e0
#define FRC_TOP__MC__mc_dummy_e0_ADDR 0x000006e0
#define FRC_TOP__MC__mc_dummy_e0_BITSTART 13
#define FRC_TOP__MC__mc_dummy_e0_BITEND 31

#define FRC_TOP__MC__mc_show_gain_ADDR 0x000006e0
#define FRC_TOP__MC__mc_show_gain_BITSTART 8
#define FRC_TOP__MC__mc_show_gain_BITEND 12

#define FRC_TOP__MC__mc_hw_debug_ADDR 0x000006e0
#define FRC_TOP__MC__mc_hw_debug_BITSTART 0
#define FRC_TOP__MC__mc_hw_debug_BITEND 7

//Register::MC_E4 0x180996e4
#define FRC_TOP__MC__mc_fblvl_filter_avg_th_ADDR 0x000006e4
#define FRC_TOP__MC__mc_fblvl_filter_avg_th_BITSTART 16
#define FRC_TOP__MC__mc_fblvl_filter_avg_th_BITEND 23

#define FRC_TOP__MC__mc_fblvl_filter_th_ADDR 0x000006e4
#define FRC_TOP__MC__mc_fblvl_filter_th_BITSTART 8
#define FRC_TOP__MC__mc_fblvl_filter_th_BITEND 15

#define FRC_TOP__MC__mc_fblvl_filter_cut_ADDR 0x000006e4
#define FRC_TOP__MC__mc_fblvl_filter_cut_BITSTART 0
#define FRC_TOP__MC__mc_fblvl_filter_cut_BITEND 7

//Register::MC_E8 0x180996e8
#define FRC_TOP__MC__mc_fblvl_filter_mode_ADDR 0x000006e8
#define FRC_TOP__MC__mc_fblvl_filter_mode_BITSTART 8
#define FRC_TOP__MC__mc_fblvl_filter_mode_BITEND 9

#define FRC_TOP__MC__mc_fblvl_filter_num_ADDR 0x000006e8
#define FRC_TOP__MC__mc_fblvl_filter_num_BITSTART 1
#define FRC_TOP__MC__mc_fblvl_filter_num_BITEND 6

#define FRC_TOP__MC__mc_fblvl_filter_en_ADDR 0x000006e8
#define FRC_TOP__MC__mc_fblvl_filter_en_BITSTART 0
#define FRC_TOP__MC__mc_fblvl_filter_en_BITEND 0

//Register::MC_F0 0x180996f0
#define FRC_TOP__MC__regr_mc_rdbk_value0_ADDR 0x000006f0
#define FRC_TOP__MC__regr_mc_rdbk_value0_BITSTART 0
#define FRC_TOP__MC__regr_mc_rdbk_value0_BITEND 29

//Register::MC_F4 0x180996f4
#define FRC_TOP__MC__regr_mc_rdbk_value1_ADDR 0x000006f4
#define FRC_TOP__MC__regr_mc_rdbk_value1_BITSTART 0
#define FRC_TOP__MC__regr_mc_rdbk_value1_BITEND 29

//Register::MC_F8 0x180996f8
#define FRC_TOP__MC__regr_mc_dummy_f8_ADDR 0x000006f8
#define FRC_TOP__MC__regr_mc_dummy_f8_BITSTART 14
#define FRC_TOP__MC__regr_mc_dummy_f8_BITEND 31

#define FRC_TOP__MC__regr_lbmc_idx_hf_ADDR 0x000006f8
#define FRC_TOP__MC__regr_lbmc_idx_hf_BITSTART 12
#define FRC_TOP__MC__regr_lbmc_idx_hf_BITEND 13

#define FRC_TOP__MC__regr_lbmc_idx_lf_ADDR 0x000006f8
#define FRC_TOP__MC__regr_lbmc_idx_lf_BITSTART 8
#define FRC_TOP__MC__regr_lbmc_idx_lf_BITEND 11

#define FRC_TOP__MC__regr_mc_phase_ADDR 0x000006f8
#define FRC_TOP__MC__regr_mc_phase_BITSTART 0
#define FRC_TOP__MC__regr_mc_phase_BITEND 6

//Register::MC_FC 0x180996fc
#define FRC_TOP__MC__regr_mc_dummy_fc_ADDR 0x000006fc
#define FRC_TOP__MC__regr_mc_dummy_fc_BITSTART 0
#define FRC_TOP__MC__regr_mc_dummy_fc_BITEND 31

/*MC2*/
//Register::MC2_00 0x18099700
#define FRC_TOP__MC2__mc_obmc_coef_0x_ADDR 0x00000700
#define FRC_TOP__MC2__mc_obmc_coef_0x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_0x_BITEND 31

//Register::MC2_04 0x18099704
#define FRC_TOP__MC2__mc_obmc_coef_1x_ADDR 0x00000704
#define FRC_TOP__MC2__mc_obmc_coef_1x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_1x_BITEND 31

//Register::MC2_08 0x18099708
#define FRC_TOP__MC2__mc_obmc_coef_2x_ADDR 0x00000708
#define FRC_TOP__MC2__mc_obmc_coef_2x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_2x_BITEND 31

//Register::MC2_0C 0x1809970c
#define FRC_TOP__MC2__mc_obmc_coef_3x_ADDR 0x0000070c
#define FRC_TOP__MC2__mc_obmc_coef_3x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_3x_BITEND 31

//Register::MC2_10 0x18099710
#define FRC_TOP__MC2__mc_obmc_coef_4x_ADDR 0x00000710
#define FRC_TOP__MC2__mc_obmc_coef_4x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_4x_BITEND 31

//Register::MC2_14 0x18099714
#define FRC_TOP__MC2__mc_obmc_coef_5x_ADDR 0x00000714
#define FRC_TOP__MC2__mc_obmc_coef_5x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_5x_BITEND 31

//Register::MC2_18 0x18099718
#define FRC_TOP__MC2__mc_obmc_coef_6x_ADDR 0x00000718
#define FRC_TOP__MC2__mc_obmc_coef_6x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_6x_BITEND 31

//Register::MC2_1C 0x1809971c
#define FRC_TOP__MC2__mc_obmc_coef_7x_ADDR 0x0000071c
#define FRC_TOP__MC2__mc_obmc_coef_7x_BITSTART 0
#define FRC_TOP__MC2__mc_obmc_coef_7x_BITEND 31

//Register::MC2_20 0x18099720
#define FRC_TOP__MC2__mc_sc_disptlr_cnt_ADDR 0x00000720
#define FRC_TOP__MC2__mc_sc_disptlr_cnt_BITSTART 22
#define FRC_TOP__MC2__mc_sc_disptlr_cnt_BITEND 29

#define FRC_TOP__MC2__mc_sc_disptlr_en_ADDR 0x00000720
#define FRC_TOP__MC2__mc_sc_disptlr_en_BITSTART 21
#define FRC_TOP__MC2__mc_sc_disptlr_en_BITEND 21

#define FRC_TOP__MC2__mc_pxl_logo_pat_val_ADDR 0x00000720
#define FRC_TOP__MC2__mc_pxl_logo_pat_val_BITSTART 20
#define FRC_TOP__MC2__mc_pxl_logo_pat_val_BITEND 20

#define FRC_TOP__MC2__mc_pxl_logo_pat_mode_ADDR 0x00000720
#define FRC_TOP__MC2__mc_pxl_logo_pat_mode_BITSTART 18
#define FRC_TOP__MC2__mc_pxl_logo_pat_mode_BITEND 19

#define FRC_TOP__MC2__mc_pxl_logo_pat_en_ADDR 0x00000720
#define FRC_TOP__MC2__mc_pxl_logo_pat_en_BITSTART 17
#define FRC_TOP__MC2__mc_pxl_logo_pat_en_BITEND 17

#define FRC_TOP__MC2__mc_blk_logo_pat_val_ADDR 0x00000720
#define FRC_TOP__MC2__mc_blk_logo_pat_val_BITSTART 16
#define FRC_TOP__MC2__mc_blk_logo_pat_val_BITEND 16

#define FRC_TOP__MC2__mc_blk_logo_pat_mode_ADDR 0x00000720
#define FRC_TOP__MC2__mc_blk_logo_pat_mode_BITSTART 14
#define FRC_TOP__MC2__mc_blk_logo_pat_mode_BITEND 15

#define FRC_TOP__MC2__mc_blk_logo_pat_en_ADDR 0x00000720
#define FRC_TOP__MC2__mc_blk_logo_pat_en_BITSTART 13
#define FRC_TOP__MC2__mc_blk_logo_pat_en_BITEND 13

#define FRC_TOP__MC2__mc_logo_self_lpf_en_ADDR 0x00000720
#define FRC_TOP__MC2__mc_logo_self_lpf_en_BITSTART 12
#define FRC_TOP__MC2__mc_logo_self_lpf_en_BITEND 12

#define FRC_TOP__MC2__mc_logo_pt_clip_en_ADDR 0x00000720
#define FRC_TOP__MC2__mc_logo_pt_clip_en_BITSTART 10
#define FRC_TOP__MC2__mc_logo_pt_clip_en_BITEND 11

#define FRC_TOP__MC2__mc_logo_merge_type_ADDR 0x00000720
#define FRC_TOP__MC2__mc_logo_merge_type_BITSTART 6
#define FRC_TOP__MC2__mc_logo_merge_type_BITEND 9

#define FRC_TOP__MC2__mc_pxl_logo_v_size_ADDR 0x00000720
#define FRC_TOP__MC2__mc_pxl_logo_v_size_BITSTART 5
#define FRC_TOP__MC2__mc_pxl_logo_v_size_BITEND 5

#define FRC_TOP__MC2__mc_pxl_logo_h_size_ADDR 0x00000720
#define FRC_TOP__MC2__mc_pxl_logo_h_size_BITSTART 4
#define FRC_TOP__MC2__mc_pxl_logo_h_size_BITEND 4

#define FRC_TOP__MC2__mc_blk_logo_v_size_ADDR 0x00000720
#define FRC_TOP__MC2__mc_blk_logo_v_size_BITSTART 3
#define FRC_TOP__MC2__mc_blk_logo_v_size_BITEND 3

#define FRC_TOP__MC2__mc_blk_logo_h_size_ADDR 0x00000720
#define FRC_TOP__MC2__mc_blk_logo_h_size_BITSTART 2
#define FRC_TOP__MC2__mc_blk_logo_h_size_BITEND 2

#define FRC_TOP__MC2__mc_logo_en_ADDR 0x00000720
#define FRC_TOP__MC2__mc_logo_en_BITSTART 0
#define FRC_TOP__MC2__mc_logo_en_BITEND 1

//Register::MC2_24 0x18099724
#define FRC_TOP__MC2__mc_sc_ret_1st_izpz_mod_ADDR 0x00000724
#define FRC_TOP__MC2__mc_sc_ret_1st_izpz_mod_BITSTART 17
#define FRC_TOP__MC2__mc_sc_ret_1st_izpz_mod_BITEND 19

#define FRC_TOP__MC2__mc_sc_ret_1st_izpz_bld_ADDR 0x00000724
#define FRC_TOP__MC2__mc_sc_ret_1st_izpz_bld_BITSTART 16
#define FRC_TOP__MC2__mc_sc_ret_1st_izpz_bld_BITEND 16

#define FRC_TOP__MC2__mc_blk_logo_v_num_ADDR 0x00000724
#define FRC_TOP__MC2__mc_blk_logo_v_num_BITSTART 8
#define FRC_TOP__MC2__mc_blk_logo_v_num_BITEND 15

#define FRC_TOP__MC2__mc_blk_logo_h_num_ADDR 0x00000724
#define FRC_TOP__MC2__mc_blk_logo_h_num_BITSTART 0
#define FRC_TOP__MC2__mc_blk_logo_h_num_BITEND 7

//Register::MC2_28 0x18099728
#define FRC_TOP__MC2__mc_pxl_logo_v_num_ADDR 0x00000728
#define FRC_TOP__MC2__mc_pxl_logo_v_num_BITSTART 16
#define FRC_TOP__MC2__mc_pxl_logo_v_num_BITEND 25

#define FRC_TOP__MC2__mc_pxl_logo_h_num_ADDR 0x00000728
#define FRC_TOP__MC2__mc_pxl_logo_h_num_BITSTART 0
#define FRC_TOP__MC2__mc_pxl_logo_h_num_BITEND 9

//Register::MC2_2C 0x1809972c
#define FRC_TOP__MC2__mc_logo_lpf_coef1_01_ADDR 0x0000072c
#define FRC_TOP__MC2__mc_logo_lpf_coef1_01_BITSTART 16
#define FRC_TOP__MC2__mc_logo_lpf_coef1_01_BITEND 19

#define FRC_TOP__MC2__mc_logo_lpf_coef1_00_ADDR 0x0000072c
#define FRC_TOP__MC2__mc_logo_lpf_coef1_00_BITSTART 12
#define FRC_TOP__MC2__mc_logo_lpf_coef1_00_BITEND 15

#define FRC_TOP__MC2__mc_logo_lpf_coef0_02_ADDR 0x0000072c
#define FRC_TOP__MC2__mc_logo_lpf_coef0_02_BITSTART 8
#define FRC_TOP__MC2__mc_logo_lpf_coef0_02_BITEND 11

#define FRC_TOP__MC2__mc_logo_lpf_coef0_01_ADDR 0x0000072c
#define FRC_TOP__MC2__mc_logo_lpf_coef0_01_BITSTART 4
#define FRC_TOP__MC2__mc_logo_lpf_coef0_01_BITEND 7

#define FRC_TOP__MC2__mc_logo_lpf_coef0_00_ADDR 0x0000072c
#define FRC_TOP__MC2__mc_logo_lpf_coef0_00_BITSTART 0
#define FRC_TOP__MC2__mc_logo_lpf_coef0_00_BITEND 3

//Register::MC2_30 0x18099730
#define FRC_TOP__MC2__mc_logo_self_alpha_max_ADDR 0x00000730
#define FRC_TOP__MC2__mc_logo_self_alpha_max_BITSTART 20
#define FRC_TOP__MC2__mc_logo_self_alpha_max_BITEND 23

#define FRC_TOP__MC2__mc_logo_self_alpha_min_ADDR 0x00000730
#define FRC_TOP__MC2__mc_logo_self_alpha_min_BITSTART 16
#define FRC_TOP__MC2__mc_logo_self_alpha_min_BITEND 19

#define FRC_TOP__MC2__mc_logo_self_alpha_slp_ADDR 0x00000730
#define FRC_TOP__MC2__mc_logo_self_alpha_slp_BITSTART 8
#define FRC_TOP__MC2__mc_logo_self_alpha_slp_BITEND 15

#define FRC_TOP__MC2__mc_logo_self_alpha_th_ADDR 0x00000730
#define FRC_TOP__MC2__mc_logo_self_alpha_th_BITSTART 0
#define FRC_TOP__MC2__mc_logo_self_alpha_th_BITEND 7

//Register::MC2_50 0x18099750
#define FRC_TOP__MC2__mc_var_dbpt_lvl_ADDR 0x00000750
#define FRC_TOP__MC2__mc_var_dbpt_lvl_BITSTART 12
#define FRC_TOP__MC2__mc_var_dbpt_lvl_BITEND 18

#define FRC_TOP__MC2__mc_var_dbpt_lpf_en_ADDR 0x00000750
#define FRC_TOP__MC2__mc_var_dbpt_lpf_en_BITSTART 11
#define FRC_TOP__MC2__mc_var_dbpt_lpf_en_BITEND 11

#define FRC_TOP__MC2__mc_var_occl_lvl_ADDR 0x00000750
#define FRC_TOP__MC2__mc_var_occl_lvl_BITSTART 4
#define FRC_TOP__MC2__mc_var_occl_lvl_BITEND 10

#define FRC_TOP__MC2__mc_var_lvl_mode_ADDR 0x00000750
#define FRC_TOP__MC2__mc_var_lvl_mode_BITSTART 3
#define FRC_TOP__MC2__mc_var_lvl_mode_BITEND 3

#define FRC_TOP__MC2__mc_var_occl_intp_en_ADDR 0x00000750
#define FRC_TOP__MC2__mc_var_occl_intp_en_BITSTART 2
#define FRC_TOP__MC2__mc_var_occl_intp_en_BITEND 2

#define FRC_TOP__MC2__mc_var_lpf_en_ADDR 0x00000750
#define FRC_TOP__MC2__mc_var_lpf_en_BITSTART 0
#define FRC_TOP__MC2__mc_var_lpf_en_BITEND 1

//Register::MC2_54 0x18099754
#define FRC_TOP__MC2__mc_var_mvd_y_max_ADDR 0x00000754
#define FRC_TOP__MC2__mc_var_mvd_y_max_BITSTART 24
#define FRC_TOP__MC2__mc_var_mvd_y_max_BITEND 30

#define FRC_TOP__MC2__mc_var_mvd_y_min_ADDR 0x00000754
#define FRC_TOP__MC2__mc_var_mvd_y_min_BITSTART 16
#define FRC_TOP__MC2__mc_var_mvd_y_min_BITEND 22

#define FRC_TOP__MC2__mc_var_mvd_slope_ADDR 0x00000754
#define FRC_TOP__MC2__mc_var_mvd_slope_BITSTART 8
#define FRC_TOP__MC2__mc_var_mvd_slope_BITEND 15

#define FRC_TOP__MC2__mc_var_mvd_x_th_ADDR 0x00000754
#define FRC_TOP__MC2__mc_var_mvd_x_th_BITSTART 0
#define FRC_TOP__MC2__mc_var_mvd_x_th_BITEND 7

//Register::MC2_58 0x18099758
#define FRC_TOP__MC2__mc_var_fir_y_max_ADDR 0x00000758
#define FRC_TOP__MC2__mc_var_fir_y_max_BITSTART 16
#define FRC_TOP__MC2__mc_var_fir_y_max_BITEND 19

#define FRC_TOP__MC2__mc_var_fir_y_min_ADDR 0x00000758
#define FRC_TOP__MC2__mc_var_fir_y_min_BITSTART 12
#define FRC_TOP__MC2__mc_var_fir_y_min_BITEND 15

#define FRC_TOP__MC2__mc_var_fir_slope_ADDR 0x00000758
#define FRC_TOP__MC2__mc_var_fir_slope_BITSTART 8
#define FRC_TOP__MC2__mc_var_fir_slope_BITEND 11

#define FRC_TOP__MC2__mc_var_fir_x_th_ADDR 0x00000758
#define FRC_TOP__MC2__mc_var_fir_x_th_BITSTART 0
#define FRC_TOP__MC2__mc_var_fir_x_th_BITEND 7

//Register::MC2_5C 0x1809975c
#define FRC_TOP__MC2__mc_var_fir_coef_ADDR 0x0000075c
#define FRC_TOP__MC2__mc_var_fir_coef_BITSTART 0
#define FRC_TOP__MC2__mc_var_fir_coef_BITEND 19

//Register::MC2_60 0x18099760
#define FRC_TOP__MC2__mc_rim_occl_excu_ADDR 0x00000760
#define FRC_TOP__MC2__mc_rim_occl_excu_BITSTART 30
#define FRC_TOP__MC2__mc_rim_occl_excu_BITEND 30

#define FRC_TOP__MC2__mc_dia_v_th1_ADDR 0x00000760
#define FRC_TOP__MC2__mc_dia_v_th1_BITSTART 22
#define FRC_TOP__MC2__mc_dia_v_th1_BITEND 29

#define FRC_TOP__MC2__mc_dia_v_th0_ADDR 0x00000760
#define FRC_TOP__MC2__mc_dia_v_th0_BITSTART 14
#define FRC_TOP__MC2__mc_dia_v_th0_BITEND 21

#define FRC_TOP__MC2__mc_dia_cnt_coef3_ADDR 0x00000760
#define FRC_TOP__MC2__mc_dia_cnt_coef3_BITSTART 11
#define FRC_TOP__MC2__mc_dia_cnt_coef3_BITEND 13

#define FRC_TOP__MC2__mc_dia_cnt_coef2_ADDR 0x00000760
#define FRC_TOP__MC2__mc_dia_cnt_coef2_BITSTART 8
#define FRC_TOP__MC2__mc_dia_cnt_coef2_BITEND 10

#define FRC_TOP__MC2__mc_dia_cnt_coef1_ADDR 0x00000760
#define FRC_TOP__MC2__mc_dia_cnt_coef1_BITSTART 5
#define FRC_TOP__MC2__mc_dia_cnt_coef1_BITEND 7

#define FRC_TOP__MC2__mc_occ_dly_ctrl_ADDR 0x00000760
#define FRC_TOP__MC2__mc_occ_dly_ctrl_BITSTART 1
#define FRC_TOP__MC2__mc_occ_dly_ctrl_BITEND 4

#define FRC_TOP__MC2__mc_occlt_dia_en_ADDR 0x00000760
#define FRC_TOP__MC2__mc_occlt_dia_en_BITSTART 0
#define FRC_TOP__MC2__mc_occlt_dia_en_BITEND 0

//Register::MC2_64 0x18099764
#define FRC_TOP__MC2__mc_dia_c_th1_ADDR 0x00000764
#define FRC_TOP__MC2__mc_dia_c_th1_BITSTART 9
#define FRC_TOP__MC2__mc_dia_c_th1_BITEND 17

#define FRC_TOP__MC2__mc_dia_c_th0_ADDR 0x00000764
#define FRC_TOP__MC2__mc_dia_c_th0_BITSTART 0
#define FRC_TOP__MC2__mc_dia_c_th0_BITEND 8

//Register::MC2_68 0x18099768
#define FRC_TOP__MC2__mc_var17tap_en_ADDR 0x00000768
#define FRC_TOP__MC2__mc_var17tap_en_BITSTART 18
#define FRC_TOP__MC2__mc_var17tap_en_BITEND 18

#define FRC_TOP__MC2__mc_dia_h_th1_ADDR 0x00000768
#define FRC_TOP__MC2__mc_dia_h_th1_BITSTART 9
#define FRC_TOP__MC2__mc_dia_h_th1_BITEND 17

#define FRC_TOP__MC2__mc_dia_h_th0_ADDR 0x00000768
#define FRC_TOP__MC2__mc_dia_h_th0_BITSTART 0
#define FRC_TOP__MC2__mc_dia_h_th0_BITEND 8

//Register::MC2_6C 0x1809976c
#define FRC_TOP__MC2__mc_varfir17_coef3_ADDR 0x0000076c
#define FRC_TOP__MC2__mc_varfir17_coef3_BITSTART 24
#define FRC_TOP__MC2__mc_varfir17_coef3_BITEND 31

#define FRC_TOP__MC2__mc_varfir17_coef2_ADDR 0x0000076c
#define FRC_TOP__MC2__mc_varfir17_coef2_BITSTART 16
#define FRC_TOP__MC2__mc_varfir17_coef2_BITEND 23

#define FRC_TOP__MC2__mc_varfir17_coef1_ADDR 0x0000076c
#define FRC_TOP__MC2__mc_varfir17_coef1_BITSTART 8
#define FRC_TOP__MC2__mc_varfir17_coef1_BITEND 15

#define FRC_TOP__MC2__mc_varfir17_coef0_ADDR 0x0000076c
#define FRC_TOP__MC2__mc_varfir17_coef0_BITSTART 0
#define FRC_TOP__MC2__mc_varfir17_coef0_BITEND 7

//Register::MC2_70 0x18099770
#define FRC_TOP__MC2__mc_varfir17_coef7_ADDR 0x00000770
#define FRC_TOP__MC2__mc_varfir17_coef7_BITSTART 24
#define FRC_TOP__MC2__mc_varfir17_coef7_BITEND 31

#define FRC_TOP__MC2__mc_varfir17_coef6_ADDR 0x00000770
#define FRC_TOP__MC2__mc_varfir17_coef6_BITSTART 16
#define FRC_TOP__MC2__mc_varfir17_coef6_BITEND 23

#define FRC_TOP__MC2__mc_varfir17_coef5_ADDR 0x00000770
#define FRC_TOP__MC2__mc_varfir17_coef5_BITSTART 8
#define FRC_TOP__MC2__mc_varfir17_coef5_BITEND 15

#define FRC_TOP__MC2__mc_varfir17_coef4_ADDR 0x00000770
#define FRC_TOP__MC2__mc_varfir17_coef4_BITSTART 0
#define FRC_TOP__MC2__mc_varfir17_coef4_BITEND 7

//Register::MC2_74 0x18099774
#define FRC_TOP__MC2__lbmc_logo_y2_ADDR 0x00000774
#define FRC_TOP__MC2__lbmc_logo_y2_BITSTART 24
#define FRC_TOP__MC2__lbmc_logo_y2_BITEND 31

#define FRC_TOP__MC2__lbmc_logo_y1_ADDR 0x00000774
#define FRC_TOP__MC2__lbmc_logo_y1_BITSTART 16
#define FRC_TOP__MC2__lbmc_logo_y1_BITEND 23

#define FRC_TOP__MC2__lbmc_logo_diff_th_ADDR 0x00000774
#define FRC_TOP__MC2__lbmc_logo_diff_th_BITSTART 8
#define FRC_TOP__MC2__lbmc_logo_diff_th_BITEND 15

#define FRC_TOP__MC2__mc_varfir17_coef8_ADDR 0x00000774
#define FRC_TOP__MC2__mc_varfir17_coef8_BITSTART 0
#define FRC_TOP__MC2__mc_varfir17_coef8_BITEND 7

//Register::MC2_7C 0x1809977c
#define FRC_TOP__MC2__lbmc_logo_dil_th_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_dil_th_BITSTART 23
#define FRC_TOP__MC2__lbmc_logo_dil_th_BITEND 29

#define FRC_TOP__MC2__lbmc_logo_dil_coef2_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_dil_coef2_BITSTART 19
#define FRC_TOP__MC2__lbmc_logo_dil_coef2_BITEND 22

#define FRC_TOP__MC2__lbmc_logo_dil_coef1_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_dil_coef1_BITSTART 15
#define FRC_TOP__MC2__lbmc_logo_dil_coef1_BITEND 18

#define FRC_TOP__MC2__lbmc_logo_dil_coef0_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_dil_coef0_BITSTART 11
#define FRC_TOP__MC2__lbmc_logo_dil_coef0_BITEND 14

#define FRC_TOP__MC2__lbmc_logo_continu_bypa_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_continu_bypa_BITSTART 10
#define FRC_TOP__MC2__lbmc_logo_continu_bypa_BITEND 10

#define FRC_TOP__MC2__lbmc_logo_zdiff_byps_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_zdiff_byps_BITSTART 9
#define FRC_TOP__MC2__lbmc_logo_zdiff_byps_BITEND 9

#define FRC_TOP__MC2__lbmc_logo_color_bypa_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_color_bypa_BITSTART 8
#define FRC_TOP__MC2__lbmc_logo_color_bypa_BITEND 8

#define FRC_TOP__MC2__lbmc_logo_avg_th_ADDR 0x0000077c
#define FRC_TOP__MC2__lbmc_logo_avg_th_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_avg_th_BITEND 7

//Register::MC2_80 0x18099780
#define FRC_TOP__MC2__lbmc_logo_y_range_ADDR 0x00000780
#define FRC_TOP__MC2__lbmc_logo_y_range_BITSTART 24
#define FRC_TOP__MC2__lbmc_logo_y_range_BITEND 31

#define FRC_TOP__MC2__lbmc_logo_rgn_x2_ADDR 0x00000780
#define FRC_TOP__MC2__lbmc_logo_rgn_x2_BITSTART 12
#define FRC_TOP__MC2__lbmc_logo_rgn_x2_BITEND 23

#define FRC_TOP__MC2__lbmc_logo_rgn_x1_ADDR 0x00000780
#define FRC_TOP__MC2__lbmc_logo_rgn_x1_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_rgn_x1_BITEND 11

//Register::MC2_84 0x18099784
#define FRC_TOP__MC2__lbmc_logo_u_ADDR 0x00000784
#define FRC_TOP__MC2__lbmc_logo_u_BITSTART 24
#define FRC_TOP__MC2__lbmc_logo_u_BITEND 31

#define FRC_TOP__MC2__lbmc_logo_rgn_x4_ADDR 0x00000784
#define FRC_TOP__MC2__lbmc_logo_rgn_x4_BITSTART 12
#define FRC_TOP__MC2__lbmc_logo_rgn_x4_BITEND 23

#define FRC_TOP__MC2__lbmc_logo_rgn_x3_ADDR 0x00000784
#define FRC_TOP__MC2__lbmc_logo_rgn_x3_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_rgn_x3_BITEND 11

//Register::MC2_88 0x18099788
#define FRC_TOP__MC2__lbmc_logo_v_ADDR 0x00000788
#define FRC_TOP__MC2__lbmc_logo_v_BITSTART 24
#define FRC_TOP__MC2__lbmc_logo_v_BITEND 31

#define FRC_TOP__MC2__lbmc_logo_rgn_y1_ADDR 0x00000788
#define FRC_TOP__MC2__lbmc_logo_rgn_y1_BITSTART 12
#define FRC_TOP__MC2__lbmc_logo_rgn_y1_BITEND 23

#define FRC_TOP__MC2__lbmc_logo_rgn_x5_ADDR 0x00000788
#define FRC_TOP__MC2__lbmc_logo_rgn_x5_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_rgn_x5_BITEND 11

//Register::MC2_8C 0x1809978c
#define FRC_TOP__MC2__lbmc_logo_c_range_ADDR 0x0000078c
#define FRC_TOP__MC2__lbmc_logo_c_range_BITSTART 24
#define FRC_TOP__MC2__lbmc_logo_c_range_BITEND 31

#define FRC_TOP__MC2__lbmc_logo_rgn_y3_ADDR 0x0000078c
#define FRC_TOP__MC2__lbmc_logo_rgn_y3_BITSTART 12
#define FRC_TOP__MC2__lbmc_logo_rgn_y3_BITEND 23

#define FRC_TOP__MC2__lbmc_logo_rgn_y2_ADDR 0x0000078c
#define FRC_TOP__MC2__lbmc_logo_rgn_y2_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_rgn_y2_BITEND 11

//Register::MC2_90 0x18099790
#define FRC_TOP__MC2__lbmc_logo_coef2_ADDR 0x00000790
#define FRC_TOP__MC2__lbmc_logo_coef2_BITSTART 28
#define FRC_TOP__MC2__lbmc_logo_coef2_BITEND 31

#define FRC_TOP__MC2__lbmc_logo_coef1_ADDR 0x00000790
#define FRC_TOP__MC2__lbmc_logo_coef1_BITSTART 24
#define FRC_TOP__MC2__lbmc_logo_coef1_BITEND 27

#define FRC_TOP__MC2__lbmc_logo_tran_sw_en_ADDR 0x00000790
#define FRC_TOP__MC2__lbmc_logo_tran_sw_en_BITSTART 12
#define FRC_TOP__MC2__lbmc_logo_tran_sw_en_BITEND 23

#define FRC_TOP__MC2__lbmc_logo_rgn_y4_ADDR 0x00000790
#define FRC_TOP__MC2__lbmc_logo_rgn_y4_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_rgn_y4_BITEND 11

//Register::MC2_94 0x18099794
#define FRC_TOP__MC2__lbmc_logo_rs4_ADDR 0x00000794
#define FRC_TOP__MC2__lbmc_logo_rs4_BITSTART 29
#define FRC_TOP__MC2__lbmc_logo_rs4_BITEND 31

#define FRC_TOP__MC2__lbmc_logo_rs3_ADDR 0x00000794
#define FRC_TOP__MC2__lbmc_logo_rs3_BITSTART 26
#define FRC_TOP__MC2__lbmc_logo_rs3_BITEND 28

#define FRC_TOP__MC2__lbmc_logo_rs2_ADDR 0x00000794
#define FRC_TOP__MC2__lbmc_logo_rs2_BITSTART 23
#define FRC_TOP__MC2__lbmc_logo_rs2_BITEND 25

#define FRC_TOP__MC2__lbmc_logo_rs1_ADDR 0x00000794
#define FRC_TOP__MC2__lbmc_logo_rs1_BITSTART 20
#define FRC_TOP__MC2__lbmc_logo_rs1_BITEND 22

#define FRC_TOP__MC2__lbmc_logo_coef4_ADDR 0x00000794
#define FRC_TOP__MC2__lbmc_logo_coef4_BITSTART 16
#define FRC_TOP__MC2__lbmc_logo_coef4_BITEND 19

#define FRC_TOP__MC2__lbmc_logo_coef3_ADDR 0x00000794
#define FRC_TOP__MC2__lbmc_logo_coef3_BITSTART 12
#define FRC_TOP__MC2__lbmc_logo_coef3_BITEND 15

#define FRC_TOP__MC2__lbmc_logo_transbit_ADDR 0x00000794
#define FRC_TOP__MC2__lbmc_logo_transbit_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_transbit_BITEND 11

//Register::MC2_98 0x18099798
#define FRC_TOP__MC2__mc_logo_vlpf_level_ADDR 0x00000798
#define FRC_TOP__MC2__mc_logo_vlpf_level_BITSTART 19
#define FRC_TOP__MC2__mc_logo_vlpf_level_BITEND 25

#define FRC_TOP__MC2__mc_logo_5x5_cnt_th1_ADDR 0x00000798
#define FRC_TOP__MC2__mc_logo_5x5_cnt_th1_BITSTART 14
#define FRC_TOP__MC2__mc_logo_5x5_cnt_th1_BITEND 18

#define FRC_TOP__MC2__mc_logo_5x5_cnt_th0_ADDR 0x00000798
#define FRC_TOP__MC2__mc_logo_5x5_cnt_th0_BITSTART 9
#define FRC_TOP__MC2__mc_logo_5x5_cnt_th0_BITEND 13

#define FRC_TOP__MC2__mc_logo_vlpf_en_ADDR 0x00000798
#define FRC_TOP__MC2__mc_logo_vlpf_en_BITSTART 8
#define FRC_TOP__MC2__mc_logo_vlpf_en_BITEND 8

#define FRC_TOP__MC2__lbmc_logo_show_regon_sel_ADDR 0x00000798
#define FRC_TOP__MC2__lbmc_logo_show_regon_sel_BITSTART 6
#define FRC_TOP__MC2__lbmc_logo_show_regon_sel_BITEND 7

#define FRC_TOP__MC2__lbmc_logo_force_no_trans_ADDR 0x00000798
#define FRC_TOP__MC2__lbmc_logo_force_no_trans_BITSTART 5
#define FRC_TOP__MC2__lbmc_logo_force_no_trans_BITEND 5

#define FRC_TOP__MC2__lbmc_logo_type_ADDR 0x00000798
#define FRC_TOP__MC2__lbmc_logo_type_BITSTART 4
#define FRC_TOP__MC2__lbmc_logo_type_BITEND 4

#define FRC_TOP__MC2__lbmc_logo_statis_en_ADDR 0x00000798
#define FRC_TOP__MC2__lbmc_logo_statis_en_BITSTART 3
#define FRC_TOP__MC2__lbmc_logo_statis_en_BITEND 3

#define FRC_TOP__MC2__lbmc_logo_tran_cond3_en_ADDR 0x00000798
#define FRC_TOP__MC2__lbmc_logo_tran_cond3_en_BITSTART 2
#define FRC_TOP__MC2__lbmc_logo_tran_cond3_en_BITEND 2

#define FRC_TOP__MC2__lbmc_logo_tran_cond2_en_ADDR 0x00000798
#define FRC_TOP__MC2__lbmc_logo_tran_cond2_en_BITSTART 1
#define FRC_TOP__MC2__lbmc_logo_tran_cond2_en_BITEND 1

#define FRC_TOP__MC2__lbmc_logo_tran_cond1_en_ADDR 0x00000798
#define FRC_TOP__MC2__lbmc_logo_tran_cond1_en_BITSTART 0
#define FRC_TOP__MC2__lbmc_logo_tran_cond1_en_BITEND 0

//Register::MC2_9C 0x1809979c
#define FRC_TOP__MC2__mc_blk_logo_db_rim_top_ADDR 0x0000079c
#define FRC_TOP__MC2__mc_blk_logo_db_rim_top_BITSTART 20
#define FRC_TOP__MC2__mc_blk_logo_db_rim_top_BITEND 29

#define FRC_TOP__MC2__mc_blk_logo_db_rim_righ_ADDR 0x0000079c
#define FRC_TOP__MC2__mc_blk_logo_db_rim_righ_BITSTART 10
#define FRC_TOP__MC2__mc_blk_logo_db_rim_righ_BITEND 19

#define FRC_TOP__MC2__mc_blk_logo_db_rim_left_ADDR 0x0000079c
#define FRC_TOP__MC2__mc_blk_logo_db_rim_left_BITSTART 0
#define FRC_TOP__MC2__mc_blk_logo_db_rim_left_BITEND 9

//Register::MC2_A0 0x180997a0
#define FRC_TOP__MC2__mc_blk_logo_db_rim_bot_ADDR 0x000007a0
#define FRC_TOP__MC2__mc_blk_logo_db_rim_bot_BITSTART 0
#define FRC_TOP__MC2__mc_blk_logo_db_rim_bot_BITEND 9

//Register::MC2_A4 0x180997a4
#define FRC_TOP__MC2__mc_pix_logo_db_rim_top_ADDR 0x000007a4
#define FRC_TOP__MC2__mc_pix_logo_db_rim_top_BITSTART 20
#define FRC_TOP__MC2__mc_pix_logo_db_rim_top_BITEND 29

#define FRC_TOP__MC2__mc_pix_logo_db_rim_righ_ADDR 0x000007a4
#define FRC_TOP__MC2__mc_pix_logo_db_rim_righ_BITSTART 10
#define FRC_TOP__MC2__mc_pix_logo_db_rim_righ_BITEND 19

#define FRC_TOP__MC2__mc_pix_logo_db_rim_left_ADDR 0x000007a4
#define FRC_TOP__MC2__mc_pix_logo_db_rim_left_BITSTART 0
#define FRC_TOP__MC2__mc_pix_logo_db_rim_left_BITEND 9

//Register::MC2_A8 0x180997a8
#define FRC_TOP__MC2__mc_pix_logo_db_rim_bot_ADDR 0x000007a8
#define FRC_TOP__MC2__mc_pix_logo_db_rim_bot_BITSTART 0
#define FRC_TOP__MC2__mc_pix_logo_db_rim_bot_BITEND 9

//Register::MC2_B0 0x180997b0
#define FRC_TOP__MC2__regr_lbmc_logo_regon0_cnt_ADDR 0x000007b0
#define FRC_TOP__MC2__regr_lbmc_logo_regon0_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon0_cnt_BITEND 22

//Register::MC2_B4 0x180997b4
#define FRC_TOP__MC2__regr_lbmc_logo_regon1_cnt_ADDR 0x000007b4
#define FRC_TOP__MC2__regr_lbmc_logo_regon1_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon1_cnt_BITEND 22

//Register::MC2_B8 0x180997b8
#define FRC_TOP__MC2__regr_lbmc_logo_regon2_cnt_ADDR 0x000007b8
#define FRC_TOP__MC2__regr_lbmc_logo_regon2_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon2_cnt_BITEND 22

//Register::MC2_BC 0x180997bc
#define FRC_TOP__MC2__regr_lbmc_logo_regon3_cnt_ADDR 0x000007bc
#define FRC_TOP__MC2__regr_lbmc_logo_regon3_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon3_cnt_BITEND 22

//Register::MC2_C0 0x180997c0
#define FRC_TOP__MC2__regr_lbmc_logo_regon4_cnt_ADDR 0x000007c0
#define FRC_TOP__MC2__regr_lbmc_logo_regon4_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon4_cnt_BITEND 22

//Register::MC2_C4 0x180997c4
#define FRC_TOP__MC2__regr_lbmc_logo_regon5_cnt_ADDR 0x000007c4
#define FRC_TOP__MC2__regr_lbmc_logo_regon5_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon5_cnt_BITEND 22

//Register::MC2_C8 0x180997c8
#define FRC_TOP__MC2__regr_lbmc_logo_regon6_cnt_ADDR 0x000007c8
#define FRC_TOP__MC2__regr_lbmc_logo_regon6_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon6_cnt_BITEND 22

//Register::MC2_CC 0x180997cc
#define FRC_TOP__MC2__regr_lbmc_logo_regon7_cnt_ADDR 0x000007cc
#define FRC_TOP__MC2__regr_lbmc_logo_regon7_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon7_cnt_BITEND 22

//Register::MC2_D0 0x180997d0
#define FRC_TOP__MC2__regr_lbmc_logo_regon8_cnt_ADDR 0x000007d0
#define FRC_TOP__MC2__regr_lbmc_logo_regon8_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon8_cnt_BITEND 22

//Register::MC2_D4 0x180997d4
#define FRC_TOP__MC2__regr_lbmc_logo_regon9_cnt_ADDR 0x000007d4
#define FRC_TOP__MC2__regr_lbmc_logo_regon9_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regon9_cnt_BITEND 22

//Register::MC2_D8 0x180997d8
#define FRC_TOP__MC2__regr_lbmc_logo_regona_cnt_ADDR 0x000007d8
#define FRC_TOP__MC2__regr_lbmc_logo_regona_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regona_cnt_BITEND 22

//Register::MC2_DC 0x180997dc
#define FRC_TOP__MC2__regr_lbmc_logo_regonb_cnt_ADDR 0x000007dc
#define FRC_TOP__MC2__regr_lbmc_logo_regonb_cnt_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_regonb_cnt_BITEND 22

//Register::MC2_E0 0x180997e0
#define FRC_TOP__MC2__regr_lbmc_logo_hw_trasbit_ADDR 0x000007e0
#define FRC_TOP__MC2__regr_lbmc_logo_hw_trasbit_BITSTART 0
#define FRC_TOP__MC2__regr_lbmc_logo_hw_trasbit_BITEND 11

//Register::MC2_F0 0x180997f0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status2_ADDR 0x000007f0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status2_BITSTART 18
#define FRC_TOP__MC2__regr_mc_pxl_logo_status2_BITEND 27

#define FRC_TOP__MC2__regr_mc_pxl_logo_status1_ADDR 0x000007f0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status1_BITSTART 8
#define FRC_TOP__MC2__regr_mc_pxl_logo_status1_BITEND 17

#define FRC_TOP__MC2__regr_mc_pxl_logo_status0_ADDR 0x000007f0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status0_BITSTART 0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status0_BITEND 7

//Register::MC2_F4 0x180997f4
#define FRC_TOP__MC2__regr_mc_pxl_logo_status3_ADDR 0x000007f4
#define FRC_TOP__MC2__regr_mc_pxl_logo_status3_BITSTART 0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status3_BITEND 3

/*MC_DMA*/
//Register::MC_WDMA_CTRL0 0x18099400
#define FRC_TOP__MC_DMA__lf_hf_wdma_share_sram_disable_ADDR 0x00000400
#define FRC_TOP__MC_DMA__lf_hf_wdma_share_sram_disable_BITSTART 31
#define FRC_TOP__MC_DMA__lf_hf_wdma_share_sram_disable_BITEND 31

#define FRC_TOP__MC_DMA__kmc_disable_frame_hold_ADDR 0x00000400
#define FRC_TOP__MC_DMA__kmc_disable_frame_hold_BITSTART 4
#define FRC_TOP__MC_DMA__kmc_disable_frame_hold_BITEND 4

#define FRC_TOP__MC_DMA__MC_WDMA_Dat_fmt_ADDR 0x00000400
#define FRC_TOP__MC_DMA__MC_WDMA_Dat_fmt_BITSTART 3
#define FRC_TOP__MC_DMA__MC_WDMA_Dat_fmt_BITEND 3

#define FRC_TOP__MC_DMA__MC_WDMA_Dat_bit_ADDR 0x00000400
#define FRC_TOP__MC_DMA__MC_WDMA_Dat_bit_BITSTART 2
#define FRC_TOP__MC_DMA__MC_WDMA_Dat_bit_BITEND 2

//Register::MC_WDMA_CTRL1 0x18099404
#define FRC_TOP__MC_DMA__MC_WDMA_height_ADDR 0x00000404
#define FRC_TOP__MC_DMA__MC_WDMA_height_BITSTART 17
#define FRC_TOP__MC_DMA__MC_WDMA_height_BITEND 27

#define FRC_TOP__MC_DMA__MC_WDMA_width_ADDR 0x00000404
#define FRC_TOP__MC_DMA__MC_WDMA_width_BITSTART 0
#define FRC_TOP__MC_DMA__MC_WDMA_width_BITEND 11

//Register::MC_LF_WDMA_NUM_BL 0x18099410
#define FRC_TOP__MC_DMA__MC_LF_WDMA_num_ADDR 0x00000410
#define FRC_TOP__MC_DMA__MC_LF_WDMA_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_WDMA_num_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_WDMA_bl_ADDR 0x00000410
#define FRC_TOP__MC_DMA__MC_LF_WDMA_bl_BITSTART 9
#define FRC_TOP__MC_DMA__MC_LF_WDMA_bl_BITEND 15

#define FRC_TOP__MC_DMA__MC_LF_WDMA_remain_ADDR 0x00000410
#define FRC_TOP__MC_DMA__MC_LF_WDMA_remain_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_WDMA_remain_BITEND 7

//Register::MC_LF_WDMA_MSTART0 0x18099414
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address0_ADDR 0x00000414
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address0_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address0_BITEND 31

//Register::MC_LF_WDMA_MSTART1 0x18099418
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address1_ADDR 0x00000418
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address1_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address1_BITEND 31

//Register::MC_LF_WDMA_MSTART2 0x1809941c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address2_ADDR 0x0000041c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address2_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address2_BITEND 31

//Register::MC_LF_WDMA_MSTART3 0x18099420
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address3_ADDR 0x00000420
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address3_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address3_BITEND 31

//Register::MC_LF_WDMA_MSTART4 0x18099424
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address4_ADDR 0x00000424
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address4_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address4_BITEND 31

//Register::MC_LF_WDMA_MSTART5 0x18099428
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address5_ADDR 0x00000428
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address5_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address5_BITEND 31

//Register::MC_LF_WDMA_MSTART6 0x1809942c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address6_ADDR 0x0000042c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address6_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address6_BITEND 31

//Register::MC_LF_WDMA_MSTART7 0x18099430
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address7_ADDR 0x00000430
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address7_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Start_address7_BITEND 31

//Register::MC_LF_WDMA_MEND0 0x18099434
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address0_ADDR 0x00000434
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address0_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address0_BITEND 31

//Register::MC_LF_WDMA_MEND1 0x18099438
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address1_ADDR 0x00000438
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address1_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address1_BITEND 31

//Register::MC_LF_WDMA_MEND2 0x1809943c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address2_ADDR 0x0000043c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address2_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address2_BITEND 31

//Register::MC_LF_WDMA_MEND3 0x18099440
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address3_ADDR 0x00000440
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address3_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address3_BITEND 31

//Register::MC_LF_WDMA_MEND4 0x18099444
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address4_ADDR 0x00000444
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address4_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address4_BITEND 31

//Register::MC_LF_WDMA_MEND5 0x18099448
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address5_ADDR 0x00000448
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address5_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address5_BITEND 31

//Register::MC_LF_WDMA_MEND6 0x1809944c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address6_ADDR 0x0000044c
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address6_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address6_BITEND 31

//Register::MC_LF_WDMA_MEND7 0x18099450
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address7_ADDR 0x00000450
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address7_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_end_address7_BITEND 31

//Register::MC_LF_WDMA_LSTEP 0x18099454
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Line_offset_addr_ADDR 0x00000454
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Line_offset_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_WDMA_Line_offset_addr_BITEND 31

//Register::MC_LF_DMA_WR_Rule_check_up 0x18099458
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_up_limit_ADDR 0x00000458
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_up_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_up_limit_BITEND 31

//Register::MC_LF_DMA_WR_Rule_check_low 0x1809945c
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_low_limit_ADDR 0x0000045c
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_low_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_low_limit_BITEND 31

//Register::MC_LF_DMA_WR_Ctrl 0x18099460
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_max_outstanding_ADDR 0x00000460
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_max_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_max_outstanding_BITEND 11

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_force_all_rst_ADDR 0x00000460
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_force_all_rst_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_force_all_rst_BITEND 1

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_enable_ADDR 0x00000460
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_enable_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_enable_BITEND 0

//Register::MC_LF_DMA_WR_status 0x18099464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_cmd_Water_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_cmd_Water_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_data_Water_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_data_Water_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_DMA_data_Water_BITEND 25

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_cur_outstanding_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_cur_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_cur_outstanding_BITEND 12

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_wdma_fifo_data_trdy_is_low_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_wdma_fifo_data_trdy_is_low_BITSTART 5
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_wdma_fifo_data_trdy_is_low_BITEND 5

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_soft_rst_before_cmd_finish_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_soft_rst_with_data_left_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_Data_fifo_underflow_err_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_Data_fifo_underflow_err_BITSTART 2
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_Data_fifo_underflow_err_BITEND 2

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_exceed_range_err_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_exceed_range_err_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_exceed_range_err_BITEND 1

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_zero_length_err_ADDR 0x00000464
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_zero_length_err_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_zero_length_err_BITEND 0

//Register::MC_LF_DMA_WR_status1 0x18099468
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_ack_num_error_ADDR 0x00000468
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_ack_num_error_BITSTART 31
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_ack_num_error_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_last_no_ack_error_ADDR 0x00000468
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_last_no_ack_error_BITSTART 30
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_last_no_ack_error_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_target_ack_num_ADDR 0x00000468
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_target_ack_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_target_ack_num_BITEND 22

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_last_ack_num_ADDR 0x00000468
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_last_ack_num_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_last_ack_num_BITEND 14

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_selected_bl_ADDR 0x00000468
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_selected_bl_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_selected_bl_BITEND 6

//Register::MC_LF_DMA_WR_status2 0x1809946c
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_selected_addr_ADDR 0x0000046c
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_selected_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_selected_addr_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_addr_bl_sel_ADDR 0x0000046c
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_addr_bl_sel_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_addr_bl_sel_BITEND 1

//Register::MC_LF_DMA_WR_Water_Monitor 0x18099470
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_en_ADDR 0x00000470
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_en_BITSTART 31
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_en_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_conti_ADDR 0x00000470
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_conti_BITSTART 30
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_conti_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_reach_thd_ADDR 0x00000470
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_reach_thd_BITSTART 24
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_reach_thd_BITEND 24

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_thd_ADDR 0x00000470
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_thd_BITSTART 14
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_monitor_thd_BITEND 23

#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_highest_water_level_ADDR 0x00000470
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_highest_water_level_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_DMA_WR_highest_water_level_BITEND 9

//Register::MC_HF_WDMA_NUM_BL 0x18099480
#define FRC_TOP__MC_DMA__MC_HF_WDMA_num_ADDR 0x00000480
#define FRC_TOP__MC_DMA__MC_HF_WDMA_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_WDMA_num_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_WDMA_bl_ADDR 0x00000480
#define FRC_TOP__MC_DMA__MC_HF_WDMA_bl_BITSTART 9
#define FRC_TOP__MC_DMA__MC_HF_WDMA_bl_BITEND 15

#define FRC_TOP__MC_DMA__MC_HF_WDMA_remain_ADDR 0x00000480
#define FRC_TOP__MC_DMA__MC_HF_WDMA_remain_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_WDMA_remain_BITEND 7

//Register::MC_HF_WDMA_MSTART0 0x18099484
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address0_ADDR 0x00000484
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address0_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address0_BITEND 31

//Register::MC_HF_WDMA_MSTART1 0x18099488
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address1_ADDR 0x00000488
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address1_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address1_BITEND 31

//Register::MC_HF_WDMA_MSTART2 0x1809948c
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address2_ADDR 0x0000048c
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address2_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address2_BITEND 31

//Register::MC_HF_WDMA_MSTART3 0x18099490
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address3_ADDR 0x00000490
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address3_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address3_BITEND 31

//Register::MC_HF_WDMA_MSTART4 0x18099494
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address4_ADDR 0x00000494
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address4_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address4_BITEND 31

//Register::MC_HF_WDMA_MSTART5 0x18099498
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address5_ADDR 0x00000498
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address5_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address5_BITEND 31

//Register::MC_HF_WDMA_MSTART6 0x1809949c
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address6_ADDR 0x0000049c
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address6_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address6_BITEND 31

//Register::MC_HF_WDMA_MSTART7 0x180994a0
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address7_ADDR 0x000004a0
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address7_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Start_address7_BITEND 31

//Register::MC_HF_WDMA_MEND0 0x180994a4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address0_ADDR 0x000004a4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address0_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address0_BITEND 31

//Register::MC_HF_WDMA_MEND1 0x180994a8
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address1_ADDR 0x000004a8
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address1_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address1_BITEND 31

//Register::MC_HF_WDMA_MEND2 0x180994ac
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address2_ADDR 0x000004ac
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address2_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address2_BITEND 31

//Register::MC_HF_WDMA_MEND3 0x180994b0
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address3_ADDR 0x000004b0
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address3_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address3_BITEND 31

//Register::MC_HF_WDMA_MEND4 0x180994b4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address4_ADDR 0x000004b4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address4_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address4_BITEND 31

//Register::MC_HF_WDMA_MEND5 0x180994b8
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address5_ADDR 0x000004b8
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address5_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address5_BITEND 31

//Register::MC_HF_WDMA_MEND6 0x180994bc
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address6_ADDR 0x000004bc
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address6_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address6_BITEND 31

//Register::MC_HF_WDMA_MEND7 0x180994c0
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address7_ADDR 0x000004c0
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address7_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_end_address7_BITEND 31

//Register::MC_HF_WDMA_LSTEP 0x180994c4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Line_offset_addr_ADDR 0x000004c4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Line_offset_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_WDMA_Line_offset_addr_BITEND 31

//Register::MC_HF_DMA_WR_Rule_check_up 0x180994d0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_up_limit_ADDR 0x000004d0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_up_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_up_limit_BITEND 31

//Register::MC_HF_DMA_WR_Rule_check_low 0x180994d8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_low_limit_ADDR 0x000004d8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_low_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_low_limit_BITEND 31

//Register::MC_HF_DMA_WR_Ctrl 0x180994dc
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_max_outstanding_ADDR 0x000004dc
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_max_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_max_outstanding_BITEND 10

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_force_all_rst_ADDR 0x000004dc
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_force_all_rst_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_force_all_rst_BITEND 1

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_enable_ADDR 0x000004dc
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_enable_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_enable_BITEND 0

//Register::MC_HF_DMA_WR_status 0x180994e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_cmd_Water_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_cmd_Water_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_data_Water_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_data_Water_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_DMA_data_Water_BITEND 24

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_cur_outstanding_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_cur_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_cur_outstanding_BITEND 11

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_wdma_fifo_data_trdy_is_low_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_wdma_fifo_data_trdy_is_low_BITSTART 5
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_wdma_fifo_data_trdy_is_low_BITEND 5

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_soft_rst_before_cmd_finish_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_soft_rst_with_data_left_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_Data_fifo_underflow_err_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_Data_fifo_underflow_err_BITSTART 2
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_Data_fifo_underflow_err_BITEND 2

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_exceed_range_err_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_exceed_range_err_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_exceed_range_err_BITEND 1

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_zero_length_err_ADDR 0x000004e0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_zero_length_err_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_zero_length_err_BITEND 0

//Register::MC_HF_DMA_WR_status1 0x180994e4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_ack_num_error_ADDR 0x000004e4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_ack_num_error_BITSTART 31
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_ack_num_error_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_last_no_ack_error_ADDR 0x000004e4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_last_no_ack_error_BITSTART 30
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_last_no_ack_error_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_target_ack_num_ADDR 0x000004e4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_target_ack_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_target_ack_num_BITEND 22

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_last_ack_num_ADDR 0x000004e4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_last_ack_num_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_last_ack_num_BITEND 14

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_selected_bl_ADDR 0x000004e4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_selected_bl_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_selected_bl_BITEND 6

//Register::MC_HF_DMA_WR_status2 0x180994e8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_selected_addr_ADDR 0x000004e8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_selected_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_selected_addr_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_addr_bl_sel_ADDR 0x000004e8
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_addr_bl_sel_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_addr_bl_sel_BITEND 1

//Register::MC_HF_DMA_WR_Water_Monitor 0x180994ec
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_en_ADDR 0x000004ec
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_en_BITSTART 31
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_en_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_conti_ADDR 0x000004ec
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_conti_BITSTART 30
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_conti_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_reach_thd_ADDR 0x000004ec
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_reach_thd_BITSTART 24
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_reach_thd_BITEND 24

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_thd_ADDR 0x000004ec
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_thd_BITSTART 15
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_monitor_thd_BITEND 23

#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_highest_water_level_ADDR 0x000004ec
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_highest_water_level_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_DMA_WR_highest_water_level_BITEND 8

//Register::MC_WDMA_DB_CTRL 0x180994f0
#define FRC_TOP__MC_DMA__MC_WDMA_DB_APPLY_ADDR 0x000004f0
#define FRC_TOP__MC_DMA__MC_WDMA_DB_APPLY_BITSTART 2
#define FRC_TOP__MC_DMA__MC_WDMA_DB_APPLY_BITEND 2

#define FRC_TOP__MC_DMA__MC_WDMA_DB_RD_SEL_ADDR 0x000004f0
#define FRC_TOP__MC_DMA__MC_WDMA_DB_RD_SEL_BITSTART 1
#define FRC_TOP__MC_DMA__MC_WDMA_DB_RD_SEL_BITEND 1

#define FRC_TOP__MC_DMA__MC_WDMA_DB_EN_ADDR 0x000004f0
#define FRC_TOP__MC_DMA__MC_WDMA_DB_EN_BITSTART 0
#define FRC_TOP__MC_DMA__MC_WDMA_DB_EN_BITEND 0

//Register::MC_RDMA_CTRL 0x1809ae00
#define FRC_TOP__MC_DMA__Vflip_enable_ADDR 0x00001e00
#define FRC_TOP__MC_DMA__Vflip_enable_BITSTART 4
#define FRC_TOP__MC_DMA__Vflip_enable_BITEND 4

#define FRC_TOP__MC_DMA__MC_RDMA_Dat_fmt_ADDR 0x00001e00
#define FRC_TOP__MC_DMA__MC_RDMA_Dat_fmt_BITSTART 3
#define FRC_TOP__MC_DMA__MC_RDMA_Dat_fmt_BITEND 3

#define FRC_TOP__MC_DMA__MC_RDMA_Dat_bit_ADDR 0x00001e00
#define FRC_TOP__MC_DMA__MC_RDMA_Dat_bit_BITSTART 2
#define FRC_TOP__MC_DMA__MC_RDMA_Dat_bit_BITEND 2

//Register::MC_RDMA_CTRL1 0x1809ae04
#define FRC_TOP__MC_DMA__MC_RDMA_height_ADDR 0x00001e04
#define FRC_TOP__MC_DMA__MC_RDMA_height_BITSTART 17
#define FRC_TOP__MC_DMA__MC_RDMA_height_BITEND 27

#define FRC_TOP__MC_DMA__MC_RDMA_width_ADDR 0x00001e04
#define FRC_TOP__MC_DMA__MC_RDMA_width_BITSTART 0
#define FRC_TOP__MC_DMA__MC_RDMA_width_BITEND 11

//Register::MC_LF_I_RDMA_NUM_BL 0x1809ae10
#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_num_ADDR 0x00001e10
#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_num_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_bl_ADDR 0x00001e10
#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_bl_BITSTART 9
#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_bl_BITEND 15

#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_remain_ADDR 0x00001e10
#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_remain_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_I_RDMA_remain_BITEND 7

//Register::MC_LF_I_DMA_RD_Rule_check_up 0x1809ae14
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_up_limit_ADDR 0x00001e14
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_up_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_up_limit_BITEND 31

//Register::MC_LF_I_DMA_RD_Rule_check_low 0x1809ae18
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_low_limit_ADDR 0x00001e18
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_low_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_low_limit_BITEND 31

//Register::MC_LF_I_DMA_RD_Ctrl 0x1809ae1c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_max_outstanding_ADDR 0x00001e1c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_max_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_max_outstanding_BITEND 10

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_force_all_rst_ADDR 0x00001e1c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_force_all_rst_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_force_all_rst_BITEND 1

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_enable_ADDR 0x00001e1c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_enable_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_enable_BITEND 0

//Register::MC_LF_I_DMA_RD_status 0x1809ae20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_cmd_Water_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_cmd_Water_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_data_Water_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_data_Water_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_DMA_data_Water_BITEND 24

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_cur_outstanding_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_cur_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_cur_outstanding_BITEND 11

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_rdma_fifo_data_irdy_is_low_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_rdma_fifo_data_irdy_is_low_BITSTART 5
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_rdma_fifo_data_irdy_is_low_BITEND 5

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_soft_rst_before_cmd_finish_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_soft_rst_with_data_left_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_Data_fifo_overflow_err_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_Data_fifo_overflow_err_BITSTART 2
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_Data_fifo_overflow_err_BITEND 2

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_exceed_range_err_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_exceed_range_err_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_exceed_range_err_BITEND 1

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_zero_length_err_ADDR 0x00001e20
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_zero_length_err_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_zero_length_err_BITEND 0

//Register::MC_LF_I_DMA_RD_status1 0x1809ae24
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_ack_num_error_ADDR 0x00001e24
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_ack_num_error_BITSTART 31
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_ack_num_error_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_last_no_ack_error_ADDR 0x00001e24
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_last_no_ack_error_BITSTART 30
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_last_no_ack_error_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_target_ack_num_ADDR 0x00001e24
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_target_ack_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_target_ack_num_BITEND 22

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_last_ack_num_ADDR 0x00001e24
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_last_ack_num_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_last_ack_num_BITEND 14

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_selected_bl_ADDR 0x00001e24
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_selected_bl_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_selected_bl_BITEND 6

//Register::MC_LF_I_DMA_RD_status2 0x1809ae28
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_selected_addr_ADDR 0x00001e28
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_selected_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_selected_addr_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_addr_bl_sel_ADDR 0x00001e28
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_addr_bl_sel_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_addr_bl_sel_BITEND 1

//Register::MC_LF_I_DMA_RD_Water_Monitor 0x1809ae2c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_en_ADDR 0x00001e2c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_en_BITSTART 31
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_en_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_conti_ADDR 0x00001e2c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_conti_BITSTART 30
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_conti_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_reach_thd_ADDR 0x00001e2c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_reach_thd_BITSTART 24
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_reach_thd_BITEND 24

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_thd_ADDR 0x00001e2c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_thd_BITSTART 15
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_monitor_thd_BITEND 23

#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_lowest_water_level_ADDR 0x00001e2c
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_lowest_water_level_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_I_DMA_RD_lowest_water_level_BITEND 8

//Register::MC_HF_I_RDMA_NUM_BL 0x1809ae30
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_num_ADDR 0x00001e30
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_num_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_bl_ADDR 0x00001e30
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_bl_BITSTART 9
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_bl_BITEND 15

#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_remain_ADDR 0x00001e30
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_remain_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_remain_BITEND 7

//Register::MC_HF_I_DMA_RD_Rule_check_up 0x1809ae34
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_DMA_up_limit_ADDR 0x00001e34
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_DMA_up_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_I_RDMA_DMA_up_limit_BITEND 31

//Register::MC_HF_I_DMA_RD_Rule_check_low 0x1809ae38
#define FRC_TOP__MC_DMA__DMA_low_limit_ADDR 0x00001e38
#define FRC_TOP__MC_DMA__DMA_low_limit_BITSTART 4
#define FRC_TOP__MC_DMA__DMA_low_limit_BITEND 31

//Register::MC_HF_I_DMA_RD_Ctrl 0x1809ae3c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_max_outstanding_ADDR 0x00001e3c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_max_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_max_outstanding_BITEND 10

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_force_all_rst_ADDR 0x00001e3c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_force_all_rst_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_force_all_rst_BITEND 1

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_enable_ADDR 0x00001e3c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_enable_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_enable_BITEND 0

//Register::MC_HF_I_DMA_RD_status 0x1809ae40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_cmd_Water_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_cmd_Water_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_data_Water_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_data_Water_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_DMA_data_Water_BITEND 24

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_cur_outstanding_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_cur_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_cur_outstanding_BITEND 11

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_rdma_fifo_data_irdy_is_low_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_rdma_fifo_data_irdy_is_low_BITSTART 5
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_rdma_fifo_data_irdy_is_low_BITEND 5

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_soft_rst_before_cmd_finish_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_soft_rst_with_data_left_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_Data_fifo_overflow_err_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_Data_fifo_overflow_err_BITSTART 2
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_Data_fifo_overflow_err_BITEND 2

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_exceed_range_err_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_exceed_range_err_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_exceed_range_err_BITEND 1

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_zero_length_err_ADDR 0x00001e40
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_zero_length_err_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_zero_length_err_BITEND 0

//Register::MC_HF_I_DMA_RD_status1 0x1809ae44
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_ack_num_error_ADDR 0x00001e44
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_ack_num_error_BITSTART 31
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_ack_num_error_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_last_no_ack_error_ADDR 0x00001e44
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_last_no_ack_error_BITSTART 30
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_last_no_ack_error_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_target_ack_num_ADDR 0x00001e44
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_target_ack_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_target_ack_num_BITEND 22

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_last_ack_num_ADDR 0x00001e44
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_last_ack_num_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_last_ack_num_BITEND 14

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_selected_bl_ADDR 0x00001e44
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_selected_bl_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_selected_bl_BITEND 6

//Register::MC_HF_I_DMA_RD_status2 0x1809ae48
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_selected_addr_ADDR 0x00001e48
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_selected_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_selected_addr_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_addr_bl_sel_ADDR 0x00001e48
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_addr_bl_sel_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_addr_bl_sel_BITEND 1

//Register::MC_HF_I_DMA_RD_Water_Monitor 0x1809ae4c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_en_ADDR 0x00001e4c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_en_BITSTART 31
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_en_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_conti_ADDR 0x00001e4c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_conti_BITSTART 30
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_conti_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_reach_thd_ADDR 0x00001e4c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_reach_thd_BITSTART 24
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_reach_thd_BITEND 24

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_thd_ADDR 0x00001e4c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_thd_BITSTART 15
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_monitor_thd_BITEND 23

#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_lowest_water_level_ADDR 0x00001e4c
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_lowest_water_level_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_I_DMA_RD_lowest_water_level_BITEND 8

//Register::MC_LF_P_RDMA_NUM_BL 0x1809ae50
#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_num_ADDR 0x00001e50
#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_num_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_bl_ADDR 0x00001e50
#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_bl_BITSTART 9
#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_bl_BITEND 15

#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_remain_ADDR 0x00001e50
#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_remain_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_P_RDMA_remain_BITEND 7

//Register::MC_LF_P_DMA_RD_Rule_check_up 0x1809ae54
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_up_limit_ADDR 0x00001e54
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_up_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_up_limit_BITEND 31

//Register::MC_LF_P_DMA_RD_Rule_check_low 0x1809ae58
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_low_limit_ADDR 0x00001e58
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_low_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_low_limit_BITEND 31

//Register::MC_LF_P_DMA_RD_Ctrl 0x1809ae5c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_max_outstanding_ADDR 0x00001e5c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_max_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_max_outstanding_BITEND 10

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_force_all_rst_ADDR 0x00001e5c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_force_all_rst_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_force_all_rst_BITEND 1

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_enable_ADDR 0x00001e5c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_enable_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_enable_BITEND 0

//Register::MC_LF_P_DMA_RD_status 0x1809ae60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_cmd_Water_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_cmd_Water_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_data_Water_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_data_Water_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_DMA_data_Water_BITEND 24

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_cur_outstanding_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_cur_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_cur_outstanding_BITEND 11

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_rdma_fifo_data_irdy_is_low_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_rdma_fifo_data_irdy_is_low_BITSTART 5
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_rdma_fifo_data_irdy_is_low_BITEND 5

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_soft_rst_before_cmd_finish_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_soft_rst_with_data_left_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_Data_fifo_overflow_err_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_Data_fifo_overflow_err_BITSTART 2
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_Data_fifo_overflow_err_BITEND 2

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_exceed_range_err_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_exceed_range_err_BITSTART 1
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_exceed_range_err_BITEND 1

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_zero_length_err_ADDR 0x00001e60
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_zero_length_err_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_zero_length_err_BITEND 0

//Register::MC_LF_P_DMA_RD_status1 0x1809ae64
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_ack_num_error_ADDR 0x00001e64
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_ack_num_error_BITSTART 31
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_ack_num_error_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_last_no_ack_error_ADDR 0x00001e64
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_last_no_ack_error_BITSTART 30
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_last_no_ack_error_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_target_ack_num_ADDR 0x00001e64
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_target_ack_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_target_ack_num_BITEND 22

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_last_ack_num_ADDR 0x00001e64
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_last_ack_num_BITSTART 8
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_last_ack_num_BITEND 14

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_selected_bl_ADDR 0x00001e64
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_selected_bl_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_selected_bl_BITEND 6

//Register::MC_LF_P_DMA_RD_status2 0x1809ae68
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_selected_addr_ADDR 0x00001e68
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_selected_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_selected_addr_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_addr_bl_sel_ADDR 0x00001e68
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_addr_bl_sel_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_addr_bl_sel_BITEND 1

//Register::MC_LF_P_DMA_RD_Water_Monitor 0x1809ae6c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_en_ADDR 0x00001e6c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_en_BITSTART 31
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_en_BITEND 31

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_conti_ADDR 0x00001e6c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_conti_BITSTART 30
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_conti_BITEND 30

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_reach_thd_ADDR 0x00001e6c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_reach_thd_BITSTART 24
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_reach_thd_BITEND 24

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_thd_ADDR 0x00001e6c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_thd_BITSTART 15
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_monitor_thd_BITEND 23

#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_lowest_water_level_ADDR 0x00001e6c
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_lowest_water_level_BITSTART 0
#define FRC_TOP__MC_DMA__MC_LF_P_DMA_RD_lowest_water_level_BITEND 8

//Register::MC_HF_P_RDMA_NUM_BL 0x1809ae70
#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_num_ADDR 0x00001e70
#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_num_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_bl_ADDR 0x00001e70
#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_bl_BITSTART 9
#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_bl_BITEND 15

#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_remain_ADDR 0x00001e70
#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_remain_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_P_RDMA_remain_BITEND 7

//Register::MC_HF_P_DMA_RD_Rule_check_up 0x1809ae74
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_up_limit_ADDR 0x00001e74
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_up_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_up_limit_BITEND 31

//Register::MC_HF_P_DMA_RD_Rule_check_low 0x1809ae78
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_low_limit_ADDR 0x00001e78
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_low_limit_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_low_limit_BITEND 31

//Register::MC_HF_P_DMA_RD_Ctrl 0x1809ae7c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_max_outstanding_ADDR 0x00001e7c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_max_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_max_outstanding_BITEND 10

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_force_all_rst_ADDR 0x00001e7c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_force_all_rst_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_force_all_rst_BITEND 1

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_enable_ADDR 0x00001e7c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_enable_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_enable_BITEND 0

//Register::MC_HF_P_DMA_RD_status 0x1809ae80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_cmd_Water_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_cmd_Water_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_data_Water_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_data_Water_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_DMA_data_Water_BITEND 24

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_cur_outstanding_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_cur_outstanding_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_cur_outstanding_BITEND 11

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_rdma_fifo_data_irdy_is_low_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_rdma_fifo_data_irdy_is_low_BITSTART 5
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_rdma_fifo_data_irdy_is_low_BITEND 5

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_soft_rst_before_cmd_finish_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_soft_rst_with_data_left_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_Data_fifo_overflow_err_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_Data_fifo_overflow_err_BITSTART 2
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_Data_fifo_overflow_err_BITEND 2

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_exceed_range_err_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_exceed_range_err_BITSTART 1
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_exceed_range_err_BITEND 1

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_zero_length_err_ADDR 0x00001e80
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_zero_length_err_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_zero_length_err_BITEND 0

//Register::MC_HF_P_DMA_RD_status1 0x1809ae84
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_ack_num_error_ADDR 0x00001e84
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_ack_num_error_BITSTART 31
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_ack_num_error_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_last_no_ack_error_ADDR 0x00001e84
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_last_no_ack_error_BITSTART 30
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_last_no_ack_error_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_target_ack_num_ADDR 0x00001e84
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_target_ack_num_BITSTART 16
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_target_ack_num_BITEND 22

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_last_ack_num_ADDR 0x00001e84
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_last_ack_num_BITSTART 8
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_last_ack_num_BITEND 14

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_selected_bl_ADDR 0x00001e84
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_selected_bl_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_selected_bl_BITEND 6

//Register::MC_HF_P_DMA_RD_status2 0x1809ae88
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_selected_addr_ADDR 0x00001e88
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_selected_addr_BITSTART 4
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_selected_addr_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_addr_bl_sel_ADDR 0x00001e88
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_addr_bl_sel_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_addr_bl_sel_BITEND 1

//Register::MC_HF_P_DMA_RD_Water_Monitor 0x1809ae8c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_en_ADDR 0x00001e8c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_en_BITSTART 31
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_en_BITEND 31

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_conti_ADDR 0x00001e8c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_conti_BITSTART 30
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_conti_BITEND 30

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_reach_thd_ADDR 0x00001e8c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_reach_thd_BITSTART 24
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_reach_thd_BITEND 24

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_thd_ADDR 0x00001e8c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_thd_BITSTART 15
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_monitor_thd_BITEND 23

#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_lowest_water_level_ADDR 0x00001e8c
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_lowest_water_level_BITSTART 0
#define FRC_TOP__MC_DMA__MC_HF_P_DMA_RD_lowest_water_level_BITEND 8

//Register::MC_CPR_INT_EN 0x1809aeb0
#define FRC_TOP__MC_DMA__lf_pqc_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__lf_pqc_irq_en_BITSTART 11
#define FRC_TOP__MC_DMA__lf_pqc_irq_en_BITEND 11

#define FRC_TOP__MC_DMA__hf_pqc_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__hf_pqc_irq_en_BITSTART 10
#define FRC_TOP__MC_DMA__hf_pqc_irq_en_BITEND 10

#define FRC_TOP__MC_DMA__lf_i_pqdc_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__lf_i_pqdc_irq_en_BITSTART 9
#define FRC_TOP__MC_DMA__lf_i_pqdc_irq_en_BITEND 9

#define FRC_TOP__MC_DMA__hf_i_pqdc_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__hf_i_pqdc_irq_en_BITSTART 8
#define FRC_TOP__MC_DMA__hf_i_pqdc_irq_en_BITEND 8

#define FRC_TOP__MC_DMA__lf_p_pqdc_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__lf_p_pqdc_irq_en_BITSTART 7
#define FRC_TOP__MC_DMA__lf_p_pqdc_irq_en_BITEND 7

#define FRC_TOP__MC_DMA__hf_p_pqdc_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__hf_p_pqdc_irq_en_BITSTART 6
#define FRC_TOP__MC_DMA__hf_p_pqdc_irq_en_BITEND 6

#define FRC_TOP__MC_DMA__lf_wdma_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__lf_wdma_irq_en_BITSTART 5
#define FRC_TOP__MC_DMA__lf_wdma_irq_en_BITEND 5

#define FRC_TOP__MC_DMA__hf_wdma_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__hf_wdma_irq_en_BITSTART 4
#define FRC_TOP__MC_DMA__hf_wdma_irq_en_BITEND 4

#define FRC_TOP__MC_DMA__lf_i_rdma_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__lf_i_rdma_irq_en_BITSTART 3
#define FRC_TOP__MC_DMA__lf_i_rdma_irq_en_BITEND 3

#define FRC_TOP__MC_DMA__hf_i_rdma_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__hf_i_rdma_irq_en_BITSTART 2
#define FRC_TOP__MC_DMA__hf_i_rdma_irq_en_BITEND 2

#define FRC_TOP__MC_DMA__lf_p_rdma_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__lf_p_rdma_irq_en_BITSTART 1
#define FRC_TOP__MC_DMA__lf_p_rdma_irq_en_BITEND 1

#define FRC_TOP__MC_DMA__hf_p_rdma_irq_en_ADDR 0x00001eb0
#define FRC_TOP__MC_DMA__hf_p_rdma_irq_en_BITSTART 0
#define FRC_TOP__MC_DMA__hf_p_rdma_irq_en_BITEND 0

//Register::MC_CPR_INT_ST 0x1809aeb4
#define FRC_TOP__MC_DMA__lf_pqc_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__lf_pqc_irq_BITSTART 11
#define FRC_TOP__MC_DMA__lf_pqc_irq_BITEND 11

#define FRC_TOP__MC_DMA__hf_pqc_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__hf_pqc_irq_BITSTART 10
#define FRC_TOP__MC_DMA__hf_pqc_irq_BITEND 10

#define FRC_TOP__MC_DMA__lf_i_pqdc_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__lf_i_pqdc_irq_BITSTART 9
#define FRC_TOP__MC_DMA__lf_i_pqdc_irq_BITEND 9

#define FRC_TOP__MC_DMA__hf_i_pqdc_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__hf_i_pqdc_irq_BITSTART 8
#define FRC_TOP__MC_DMA__hf_i_pqdc_irq_BITEND 8

#define FRC_TOP__MC_DMA__lf_p_pqdc_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__lf_p_pqdc_irq_BITSTART 7
#define FRC_TOP__MC_DMA__lf_p_pqdc_irq_BITEND 7

#define FRC_TOP__MC_DMA__hf_p_pqdc_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__hf_p_pqdc_irq_BITSTART 6
#define FRC_TOP__MC_DMA__hf_p_pqdc_irq_BITEND 6

#define FRC_TOP__MC_DMA__lf_wdma_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__lf_wdma_irq_BITSTART 5
#define FRC_TOP__MC_DMA__lf_wdma_irq_BITEND 5

#define FRC_TOP__MC_DMA__hf_wdma_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__hf_wdma_irq_BITSTART 4
#define FRC_TOP__MC_DMA__hf_wdma_irq_BITEND 4

#define FRC_TOP__MC_DMA__lf_i_rdma_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__lf_i_rdma_irq_BITSTART 3
#define FRC_TOP__MC_DMA__lf_i_rdma_irq_BITEND 3

#define FRC_TOP__MC_DMA__hf_i_rdma_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__hf_i_rdma_irq_BITSTART 2
#define FRC_TOP__MC_DMA__hf_i_rdma_irq_BITEND 2

#define FRC_TOP__MC_DMA__lf_p_rdma_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__lf_p_rdma_irq_BITSTART 1
#define FRC_TOP__MC_DMA__lf_p_rdma_irq_BITEND 1

#define FRC_TOP__MC_DMA__hf_p_rdma_irq_ADDR 0x00001eb4
#define FRC_TOP__MC_DMA__hf_p_rdma_irq_BITSTART 0
#define FRC_TOP__MC_DMA__hf_p_rdma_irq_BITEND 0

//Register::MC_DMA_index 0x1809aeb8
#define FRC_TOP__MC_DMA__wr_index_ADDR 0x00001eb8
#define FRC_TOP__MC_DMA__wr_index_BITSTART 8
#define FRC_TOP__MC_DMA__wr_index_BITEND 10

#define FRC_TOP__MC_DMA__rd_i_index_ADDR 0x00001eb8
#define FRC_TOP__MC_DMA__rd_i_index_BITSTART 4
#define FRC_TOP__MC_DMA__rd_i_index_BITEND 6

#define FRC_TOP__MC_DMA__rd_p_index_ADDR 0x00001eb8
#define FRC_TOP__MC_DMA__rd_p_index_BITSTART 0
#define FRC_TOP__MC_DMA__rd_p_index_BITEND 2

//Register::MC_DMA_BIST_MODE 0x1809ae90
//Register::MC_DMA_BIST_STATUS 0x1809ae94
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_0_ADDR 0x00001e94
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_0_BITSTART 21
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_0_BITEND 21

#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_1_ADDR 0x00001e94
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_1_BITSTART 20
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_1_BITEND 20

#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_2_ADDR 0x00001e94
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_2_BITSTART 19
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_2_BITEND 19

#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_3_ADDR 0x00001e94
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_3_BITSTART 18
#define FRC_TOP__MC_DMA__Kmc_rdma_bist_fail_3_BITEND 18

#define FRC_TOP__MC_DMA__Kmc_wdma_bist_fail_0_ADDR 0x00001e94
#define FRC_TOP__MC_DMA__Kmc_wdma_bist_fail_0_BITSTART 17
#define FRC_TOP__MC_DMA__Kmc_wdma_bist_fail_0_BITEND 17

#define FRC_TOP__MC_DMA__Kmc_wdma_bist_fail_1_ADDR 0x00001e94
#define FRC_TOP__MC_DMA__Kmc_wdma_bist_fail_1_BITSTART 16
#define FRC_TOP__MC_DMA__Kmc_wdma_bist_fail_1_BITEND 16

//Register::MC_DMA_DRF_MODE 0x1809ae98
//Register::MC_DMA_DRF_STATUS 0x1809ae9c
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_0_ADDR 0x00001e9c
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_0_BITSTART 21
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_0_BITEND 21

#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_1_ADDR 0x00001e9c
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_1_BITSTART 20
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_1_BITEND 20

#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_2_ADDR 0x00001e9c
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_2_BITSTART 19
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_2_BITEND 19

#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_3_ADDR 0x00001e9c
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_3_BITSTART 18
#define FRC_TOP__MC_DMA__Kmc_rdma_drf_fail_3_BITEND 18

#define FRC_TOP__MC_DMA__Kmc_wdma_drf_fail_0_ADDR 0x00001e9c
#define FRC_TOP__MC_DMA__Kmc_wdma_drf_fail_0_BITSTART 17
#define FRC_TOP__MC_DMA__Kmc_wdma_drf_fail_0_BITEND 17

#define FRC_TOP__MC_DMA__Kmc_wdma_drf_fail_1_ADDR 0x00001e9c
#define FRC_TOP__MC_DMA__Kmc_wdma_drf_fail_1_BITSTART 16
#define FRC_TOP__MC_DMA__Kmc_wdma_drf_fail_1_BITEND 16

//Register::MC_DMA_BIST_LS 0x1809aea0
#define FRC_TOP__MC_DMA__Kmc_rdma_ls_ADDR 0x00001ea0
#define FRC_TOP__MC_DMA__Kmc_rdma_ls_BITSTART 1
#define FRC_TOP__MC_DMA__Kmc_rdma_ls_BITEND 1

#define FRC_TOP__MC_DMA__Kmc_wdma_ls_ADDR 0x00001ea0
#define FRC_TOP__MC_DMA__Kmc_wdma_ls_BITSTART 0
#define FRC_TOP__MC_DMA__Kmc_wdma_ls_BITEND 0

//Register::MC_DMA_BIST_RME_RM 0x1809aea4
#define FRC_TOP__MC_DMA__Kmc_rdma_rmea_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_rdma_rmea_BITSTART 19
#define FRC_TOP__MC_DMA__Kmc_rdma_rmea_BITEND 19

#define FRC_TOP__MC_DMA__Kmc_rdma_rmeb_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_rdma_rmeb_BITSTART 18
#define FRC_TOP__MC_DMA__Kmc_rdma_rmeb_BITEND 18

#define FRC_TOP__MC_DMA__Kmc_wdma_rmea_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_wdma_rmea_BITSTART 17
#define FRC_TOP__MC_DMA__Kmc_wdma_rmea_BITEND 17

#define FRC_TOP__MC_DMA__Kmc_wdma_rmeb_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_wdma_rmeb_BITSTART 16
#define FRC_TOP__MC_DMA__Kmc_wdma_rmeb_BITEND 16

#define FRC_TOP__MC_DMA__Kmc_rdma_rma_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_rdma_rma_BITSTART 12
#define FRC_TOP__MC_DMA__Kmc_rdma_rma_BITEND 15

#define FRC_TOP__MC_DMA__Kmc_rdma_rmb_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_rdma_rmb_BITSTART 8
#define FRC_TOP__MC_DMA__Kmc_rdma_rmb_BITEND 11

#define FRC_TOP__MC_DMA__Kmc_wdma_rma_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_wdma_rma_BITSTART 4
#define FRC_TOP__MC_DMA__Kmc_wdma_rma_BITEND 7

#define FRC_TOP__MC_DMA__Kmc_wdma_rmb_ADDR 0x00001ea4
#define FRC_TOP__MC_DMA__Kmc_wdma_rmb_BITSTART 0
#define FRC_TOP__MC_DMA__Kmc_wdma_rmb_BITEND 3

//Register::MC_RDMA_DB_CTRL 0x1809aea8
#define FRC_TOP__MC_DMA__MC_RDMA_DB_APPLY_ADDR 0x00001ea8
#define FRC_TOP__MC_DMA__MC_RDMA_DB_APPLY_BITSTART 2
#define FRC_TOP__MC_DMA__MC_RDMA_DB_APPLY_BITEND 2

#define FRC_TOP__MC_DMA__MC_RDMA_DB_RD_SEL_ADDR 0x00001ea8
#define FRC_TOP__MC_DMA__MC_RDMA_DB_RD_SEL_BITSTART 1
#define FRC_TOP__MC_DMA__MC_RDMA_DB_RD_SEL_BITEND 1

#define FRC_TOP__MC_DMA__MC_RDMA_DB_EN_ADDR 0x00001ea8
#define FRC_TOP__MC_DMA__MC_RDMA_DB_EN_BITSTART 0
#define FRC_TOP__MC_DMA__MC_RDMA_DB_EN_BITEND 0

/*ME_share_DMA*/
//Register::KME_WR_client_en 0x1809b720
#define FRC_TOP__ME_share_DMA__me1_1_enable_ADDR 0x00002720
#define FRC_TOP__ME_share_DMA__me1_1_enable_BITSTART 1
#define FRC_TOP__ME_share_DMA__me1_1_enable_BITEND 1

#define FRC_TOP__ME_share_DMA__me1_0_enable_ADDR 0x00002720
#define FRC_TOP__ME_share_DMA__me1_0_enable_BITSTART 0
#define FRC_TOP__ME_share_DMA__me1_0_enable_BITEND 0

//Register::ME1_WDMA0_CTRL 0x1809b700
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_height_ADDR 0x00002700
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_height_BITSTART 12
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_height_BITEND 23

#define FRC_TOP__ME_share_DMA__ME1_WDMA0_width_ADDR 0x00002700
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_width_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_width_BITEND 11

//Register::ME1_WDMA0_NUM_BL 0x1809b704
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_num_ADDR 0x00002704
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_num_BITSTART 16
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_num_BITEND 25

#define FRC_TOP__ME_share_DMA__ME1_WDMA0_bl_ADDR 0x00002704
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_bl_BITSTART 9
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_bl_BITEND 15

#define FRC_TOP__ME_share_DMA__ME1_WDMA0_remain_ADDR 0x00002704
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_remain_BITSTART 1
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_remain_BITEND 7

//Register::ME1_WDMA0_LSTEP 0x1809b708
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Line_step_ADDR 0x00002708
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Line_step_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Line_step_BITEND 31

//Register::ME1_WDMA0_MSTART0 0x1809b70c
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Start_address0_ADDR 0x0000270c
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Start_address0_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Start_address0_BITEND 31

//Register::ME1_WDMA0_MSTART1 0x1809b710
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Start_address1_ADDR 0x00002710
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Start_address1_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_Start_address1_BITEND 31

//Register::ME1_WDMA0_MEND0 0x1809b714
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_end_address0_ADDR 0x00002714
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_end_address0_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_end_address0_BITEND 31

//Register::ME1_WDMA0_MEND1 0x1809b718
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_end_address1_ADDR 0x00002718
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_end_address1_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA0_end_address1_BITEND 31

//Register::ME1_WDMA1_LSTEP 0x1809b724
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Line_step_ADDR 0x00002724
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Line_step_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Line_step_BITEND 31

//Register::ME1_WDMA1_MSTART0 0x1809b728
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address0_ADDR 0x00002728
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address0_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address0_BITEND 31

//Register::ME1_WDMA1_MSTART1 0x1809b72c
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address1_ADDR 0x0000272c
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address1_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address1_BITEND 31

//Register::ME1_WDMA1_MSTART2 0x1809b730
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address2_ADDR 0x00002730
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address2_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA1Start_address2_BITEND 31

//Register::ME1_WDMA1_MEND0 0x1809b734
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address0_ADDR 0x00002734
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address0_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address0_BITEND 31

//Register::ME1_WDMA1_MEND1 0x1809b738
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address1_ADDR 0x00002738
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address1_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address1_BITEND 31

//Register::ME1_WDMA1_MEND2 0x1809b73c
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address2_ADDR 0x0000273c
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address2_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME1_WDMA1end_address2_BITEND 31

//Register::ME_DMA_WR_Rule_check_up 0x1809b78c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_up_limit_ADDR 0x0000278c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_up_limit_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_up_limit_BITEND 31

//Register::ME_DMA_WR_Rule_check_low 0x1809b790
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_low_limit_ADDR 0x00002790
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_low_limit_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_low_limit_BITEND 31

//Register::ME_DMA_WR_Ctrl 0x1809b794
#define FRC_TOP__ME_share_DMA__Dummy_94_01_ADDR 0x00002794
#define FRC_TOP__ME_share_DMA__Dummy_94_01_BITSTART 10
#define FRC_TOP__ME_share_DMA__Dummy_94_01_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_max_outstanding_ADDR 0x00002794
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_max_outstanding_BITSTART 8
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_max_outstanding_BITEND 9

#define FRC_TOP__ME_share_DMA__Dummy_94_00_ADDR 0x00002794
#define FRC_TOP__ME_share_DMA__Dummy_94_00_BITSTART 2
#define FRC_TOP__ME_share_DMA__Dummy_94_00_BITEND 7

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_force_all_rst_ADDR 0x00002794
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_force_all_rst_BITSTART 1
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_force_all_rst_BITEND 1

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_enable_ADDR 0x00002794
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_enable_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_enable_BITEND 0

//Register::ME_DMA_WR_status 0x1809b798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_cmd_Water_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_cmd_Water_BITEND 30

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_data_Water_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_data_Water_BITSTART 16
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_DMA_data_Water_BITEND 21

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_cur_outstanding_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_cur_outstanding_BITSTART 8
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_cur_outstanding_BITEND 10

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_soft_rst_before_cmd_finish_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_soft_rst_with_data_left_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_Data_fifo_underflow_err_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_Data_fifo_underflow_err_BITSTART 2
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_Data_fifo_underflow_err_BITEND 2

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_exceed_range_err_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_exceed_range_err_BITSTART 1
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_exceed_range_err_BITEND 1

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_zero_length_err_ADDR 0x00002798
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_zero_length_err_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_zero_length_err_BITEND 0

//Register::ME_DMA_WR_status1 0x1809b79c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_ack_num_error_ADDR 0x0000279c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_ack_num_error_BITSTART 31
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_ack_num_error_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_last_no_ack_error_ADDR 0x0000279c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_last_no_ack_error_BITSTART 30
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_last_no_ack_error_BITEND 30

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_target_ack_num_ADDR 0x0000279c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_target_ack_num_BITSTART 16
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_target_ack_num_BITEND 22

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_last_ack_num_ADDR 0x0000279c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_last_ack_num_BITSTART 8
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_last_ack_num_BITEND 14

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_selected_bl_ADDR 0x0000279c
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_selected_bl_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_selected_bl_BITEND 6

//Register::ME_DMA_WR_status2 0x1809b7a0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_selected_addr_ADDR 0x000027a0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_selected_addr_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_selected_addr_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_addr_bl_sel_ADDR 0x000027a0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_addr_bl_sel_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_addr_bl_sel_BITEND 1

//Register::ME_DMA_WR_Water_Monitor 0x1809b7a4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_en_ADDR 0x000027a4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_en_BITSTART 31
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_en_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_conti_ADDR 0x000027a4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_conti_BITSTART 30
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_conti_BITEND 30

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_reach_thd_ADDR 0x000027a4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_reach_thd_BITSTART 24
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_reach_thd_BITEND 24

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_thd_ADDR 0x000027a4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_thd_BITSTART 16
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_monitor_thd_BITEND 21

#define FRC_TOP__ME_share_DMA__ME_DMA_WR_highest_water_level_ADDR 0x000027a4
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_highest_water_level_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_WR_highest_water_level_BITEND 5

//Register::KME_RD_client_en 0x1809b7b0
#define FRC_TOP__ME_share_DMA__dh_1_enable_ADDR 0x000027b0
#define FRC_TOP__ME_share_DMA__dh_1_enable_BITSTART 1
#define FRC_TOP__ME_share_DMA__dh_1_enable_BITEND 1

#define FRC_TOP__ME_share_DMA__dh_0_enable_ADDR 0x000027b0
#define FRC_TOP__ME_share_DMA__dh_0_enable_BITSTART 0
#define FRC_TOP__ME_share_DMA__dh_0_enable_BITEND 0

//Register::DH_RDMA0_CTRL 0x1809b7a8
#define FRC_TOP__ME_share_DMA__DH_RDMA0_height_ADDR 0x000027a8
#define FRC_TOP__ME_share_DMA__DH_RDMA0_height_BITSTART 12
#define FRC_TOP__ME_share_DMA__DH_RDMA0_height_BITEND 23

#define FRC_TOP__ME_share_DMA__DH_RDMA0_width_ADDR 0x000027a8
#define FRC_TOP__ME_share_DMA__DH_RDMA0_width_BITSTART 0
#define FRC_TOP__ME_share_DMA__DH_RDMA0_width_BITEND 11

//Register::DH_RDMA0_NUM_BL 0x1809b7ac
#define FRC_TOP__ME_share_DMA__DH_RDMA0_num_ADDR 0x000027ac
#define FRC_TOP__ME_share_DMA__DH_RDMA0_num_BITSTART 16
#define FRC_TOP__ME_share_DMA__DH_RDMA0_num_BITEND 25

#define FRC_TOP__ME_share_DMA__DH_RDMA0_bl_ADDR 0x000027ac
#define FRC_TOP__ME_share_DMA__DH_RDMA0_bl_BITSTART 9
#define FRC_TOP__ME_share_DMA__DH_RDMA0_bl_BITEND 15

#define FRC_TOP__ME_share_DMA__DH_RDMA0_remain_ADDR 0x000027ac
#define FRC_TOP__ME_share_DMA__DH_RDMA0_remain_BITSTART 1
#define FRC_TOP__ME_share_DMA__DH_RDMA0_remain_BITEND 7

//Register::ME_DMA_RD_Rule_check_up 0x1809b7d8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_up_limit_ADDR 0x000027d8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_up_limit_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_up_limit_BITEND 31

//Register::ME_DMA_RD_Rule_check_low 0x1809b7dc
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_low_limit_ADDR 0x000027dc
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_low_limit_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_low_limit_BITEND 31

//Register::ME_DMA_RD_Ctrl 0x1809b7e0
#define FRC_TOP__ME_share_DMA__Dummy_e0_01_ADDR 0x000027e0
#define FRC_TOP__ME_share_DMA__Dummy_e0_01_BITSTART 10
#define FRC_TOP__ME_share_DMA__Dummy_e0_01_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_max_outstanding_ADDR 0x000027e0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_max_outstanding_BITSTART 8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_max_outstanding_BITEND 9

#define FRC_TOP__ME_share_DMA__Dummy_e0_00_ADDR 0x000027e0
#define FRC_TOP__ME_share_DMA__Dummy_e0_00_BITSTART 2
#define FRC_TOP__ME_share_DMA__Dummy_e0_00_BITEND 7

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_force_all_rst_ADDR 0x000027e0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_force_all_rst_BITSTART 1
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_force_all_rst_BITEND 1

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_enable_ADDR 0x000027e0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_enable_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_enable_BITEND 0

//Register::ME_DMA_RD_status 0x1809b7e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_cmd_Water_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_cmd_Water_BITSTART 28
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_cmd_Water_BITEND 30

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_data_Water_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_data_Water_BITSTART 16
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_DMA_data_Water_BITEND 21

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_cur_outstanding_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_cur_outstanding_BITSTART 8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_cur_outstanding_BITEND 10

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_soft_rst_before_cmd_finish_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_soft_rst_before_cmd_finish_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_soft_rst_before_cmd_finish_BITEND 4

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_soft_rst_with_data_left_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_soft_rst_with_data_left_BITSTART 3
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_soft_rst_with_data_left_BITEND 3

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_Data_fifo_overflow_err_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_Data_fifo_overflow_err_BITSTART 2
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_Data_fifo_overflow_err_BITEND 2

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_exceed_range_err_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_exceed_range_err_BITSTART 1
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_exceed_range_err_BITEND 1

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_zero_length_err_ADDR 0x000027e4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_zero_length_err_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_zero_length_err_BITEND 0

//Register::ME_DMA_RD_status1 0x1809b7e8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_ack_num_error_ADDR 0x000027e8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_ack_num_error_BITSTART 31
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_ack_num_error_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_last_no_ack_error_ADDR 0x000027e8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_last_no_ack_error_BITSTART 30
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_last_no_ack_error_BITEND 30

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_target_ack_num_ADDR 0x000027e8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_target_ack_num_BITSTART 16
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_target_ack_num_BITEND 22

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_last_ack_num_ADDR 0x000027e8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_last_ack_num_BITSTART 8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_last_ack_num_BITEND 14

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_selected_bl_ADDR 0x000027e8
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_selected_bl_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_selected_bl_BITEND 6

//Register::ME_DMA_RD_status2 0x1809b7ec
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_selected_addr_ADDR 0x000027ec
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_selected_addr_BITSTART 4
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_selected_addr_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_addr_bl_sel_ADDR 0x000027ec
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_addr_bl_sel_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_addr_bl_sel_BITEND 1

//Register::ME_DMA_RD_Water_Monitor 0x1809b7f0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_en_ADDR 0x000027f0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_en_BITSTART 31
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_en_BITEND 31

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_conti_ADDR 0x000027f0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_conti_BITSTART 30
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_conti_BITEND 30

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_reach_thd_ADDR 0x000027f0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_reach_thd_BITSTART 24
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_reach_thd_BITEND 24

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_thd_ADDR 0x000027f0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_thd_BITSTART 16
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_monitor_thd_BITEND 21

#define FRC_TOP__ME_share_DMA__ME_DMA_RD_lowest_water_level_ADDR 0x000027f0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_lowest_water_level_BITSTART 0
#define FRC_TOP__ME_share_DMA__ME_DMA_RD_lowest_water_level_BITEND 5

//Register::KME_DMA_STATUS 0x1809b7c0
#define FRC_TOP__ME_share_DMA__rdma_cmd_fifo_underflow_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__rdma_cmd_fifo_underflow_BITSTART 23
#define FRC_TOP__ME_share_DMA__rdma_cmd_fifo_underflow_BITEND 23

#define FRC_TOP__ME_share_DMA__rdma_cmd_fifo_overflow_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__rdma_cmd_fifo_overflow_BITSTART 22
#define FRC_TOP__ME_share_DMA__rdma_cmd_fifo_overflow_BITEND 22

#define FRC_TOP__ME_share_DMA__rdma_datmem_overflow_1_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__rdma_datmem_overflow_1_BITSTART 17
#define FRC_TOP__ME_share_DMA__rdma_datmem_overflow_1_BITEND 17

#define FRC_TOP__ME_share_DMA__rdma_datmem_overflow_0_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__rdma_datmem_overflow_0_BITSTART 16
#define FRC_TOP__ME_share_DMA__rdma_datmem_overflow_0_BITEND 16

#define FRC_TOP__ME_share_DMA__wdma_afifo_in_data_trdy_is_low_1_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__wdma_afifo_in_data_trdy_is_low_1_BITSTART 7
#define FRC_TOP__ME_share_DMA__wdma_afifo_in_data_trdy_is_low_1_BITEND 7

#define FRC_TOP__ME_share_DMA__wdma_afifo_in_data_trdy_is_low_0_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__wdma_afifo_in_data_trdy_is_low_0_BITSTART 6
#define FRC_TOP__ME_share_DMA__wdma_afifo_in_data_trdy_is_low_0_BITEND 6

#define FRC_TOP__ME_share_DMA__wdma_wr_data_trdy_is_low_1_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__wdma_wr_data_trdy_is_low_1_BITSTART 4
#define FRC_TOP__ME_share_DMA__wdma_wr_data_trdy_is_low_1_BITEND 4

#define FRC_TOP__ME_share_DMA__wdma_wr_data_trdy_is_low_0_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__wdma_wr_data_trdy_is_low_0_BITSTART 3
#define FRC_TOP__ME_share_DMA__wdma_wr_data_trdy_is_low_0_BITEND 3

#define FRC_TOP__ME_share_DMA__wdma_datmem_underflow_1_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__wdma_datmem_underflow_1_BITSTART 1
#define FRC_TOP__ME_share_DMA__wdma_datmem_underflow_1_BITEND 1

#define FRC_TOP__ME_share_DMA__wdma_datmem_underflow_0_ADDR 0x000027c0
#define FRC_TOP__ME_share_DMA__wdma_datmem_underflow_0_BITSTART 0
#define FRC_TOP__ME_share_DMA__wdma_datmem_underflow_0_BITEND 0

//Register::ME_DMA_INT 0x1809b7fc
#define FRC_TOP__ME_share_DMA__wdma_irq_en_ADDR 0x000027fc
#define FRC_TOP__ME_share_DMA__wdma_irq_en_BITSTART 17
#define FRC_TOP__ME_share_DMA__wdma_irq_en_BITEND 17

#define FRC_TOP__ME_share_DMA__rdma_irq_en_ADDR 0x000027fc
#define FRC_TOP__ME_share_DMA__rdma_irq_en_BITSTART 16
#define FRC_TOP__ME_share_DMA__rdma_irq_en_BITEND 16

#define FRC_TOP__ME_share_DMA__wdma_irq_ADDR 0x000027fc
#define FRC_TOP__ME_share_DMA__wdma_irq_BITSTART 1
#define FRC_TOP__ME_share_DMA__wdma_irq_BITEND 1

#define FRC_TOP__ME_share_DMA__rdma_irq_ADDR 0x000027fc
#define FRC_TOP__ME_share_DMA__rdma_irq_BITSTART 0
#define FRC_TOP__ME_share_DMA__rdma_irq_BITEND 0

/*pqc_pqdc*/
//Register::MC_PQ_CMP 0x18099200
#define FRC_TOP__pqc_pqdc__cmp_en_ADDR 0x00000200
#define FRC_TOP__pqc_pqdc__cmp_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__cmp_en_BITEND 31

#define FRC_TOP__pqc_pqdc__cmp_width_div32_ADDR 0x00000200
#define FRC_TOP__pqc_pqdc__cmp_width_div32_BITSTART 16
#define FRC_TOP__pqc_pqdc__cmp_width_div32_BITEND 24

#define FRC_TOP__pqc_pqdc__cmp_height_ADDR 0x00000200
#define FRC_TOP__pqc_pqdc__cmp_height_BITSTART 0
#define FRC_TOP__pqc_pqdc__cmp_height_BITEND 13

//Register::MC_LF_PQ_CMP_PAIR 0x18099204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_line_sum_bit_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_line_sum_bit_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_line_sum_bit_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_400_old_mode_en_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_400_old_mode_en_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_400_old_mode_en_BITEND 15

#define FRC_TOP__pqc_pqdc__Dummy_9204_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__Dummy_9204_BITSTART 11
#define FRC_TOP__pqc_pqdc__Dummy_9204_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_jump4_en_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_jump4_en_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_jump4_en_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_qp_mode_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_qp_mode_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_qp_mode_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_dic_mode_en_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_dic_mode_en_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_dic_mode_en_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_two_line_prediction_en_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_two_line_prediction_en_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_LF_two_line_prediction_en_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_line_mode_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_line_mode_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_line_mode_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_color_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_color_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_color_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_bit_width_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_bit_width_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_bit_width_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_format_ADDR 0x00000204
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_format_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_data_format_BITEND 1

//Register::MC_LF_PQ_CMP_BIT 0x18099208
#define FRC_TOP__pqc_pqdc__MC_LF_first_line_more_bit_ADDR 0x00000208
#define FRC_TOP__pqc_pqdc__MC_LF_first_line_more_bit_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_first_line_more_bit_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_LF_block_limit_bit_ADDR 0x00000208
#define FRC_TOP__pqc_pqdc__MC_LF_block_limit_bit_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_block_limit_bit_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_LF_line_limit_bit_ADDR 0x00000208
#define FRC_TOP__pqc_pqdc__MC_LF_line_limit_bit_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_line_limit_bit_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_LF_frame_limit_bit_ADDR 0x00000208
#define FRC_TOP__pqc_pqdc__MC_LF_frame_limit_bit_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_frame_limit_bit_BITEND 5

//Register::MC_LF_PQ_CMP_ENABLE 0x1809920c
#define FRC_TOP__pqc_pqdc__MC_LF_Input_fifo_pause_cycle_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_Input_fifo_pause_cycle_BITSTART 28
#define FRC_TOP__pqc_pqdc__MC_LF_Input_fifo_pause_cycle_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_tail_dummy_throughput_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_tail_dummy_throughput_BITSTART 27
#define FRC_TOP__pqc_pqdc__MC_LF_tail_dummy_throughput_BITEND 27

#define FRC_TOP__pqc_pqdc__MC_LF_first_predict_nc_mode_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_first_predict_nc_mode_BITSTART 26
#define FRC_TOP__pqc_pqdc__MC_LF_first_predict_nc_mode_BITEND 26

#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_add_last2blk_over_curve_bit_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_add_last2blk_over_curve_bit_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_LF_add_last2blk_over_curve_bit_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_en_BITSTART 14
#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_en_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_sum_line_rst_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_sum_line_rst_BITSTART 13
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_sum_line_rst_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_en_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_en_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_qp_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_qp_en_BITSTART 11
#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_qp_en_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_en_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_en_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_min_qp_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_min_qp_en_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_min_qp_en_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_LF_balance_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_balance_en_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_balance_en_BITEND 8

#define FRC_TOP__pqc_pqdc__MC_LF_fisrt_line_more_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_fisrt_line_more_en_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_LF_fisrt_line_more_en_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_half_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_half_en_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_half_en_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_LF_do_422_mode_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_do_422_mode_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_do_422_mode_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_first_predict_nc_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_first_predict_nc_en_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_LF_first_predict_nc_en_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_LF_not_enough_bit_do_422_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_not_enough_bit_do_422_en_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_not_enough_bit_do_422_en_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_LF_not_rich_do_422_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_not_rich_do_422_en_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_LF_not_rich_do_422_en_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_LF_rb_lossy_do_422_en_ADDR 0x0000020c
#define FRC_TOP__pqc_pqdc__MC_LF_rb_lossy_do_422_en_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_rb_lossy_do_422_en_BITEND 0

//Register::MC_LF_PQ_CMP_SMOOTH 0x18099210
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_option_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_option_BITSTART 28
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_option_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_not_enough_bit_do_422_qp_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_not_enough_bit_do_422_qp_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_not_enough_bit_do_422_qp_BITEND 26

#define FRC_TOP__pqc_pqdc__MC_LF_not_rich_do_422_th_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_not_rich_do_422_th_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_LF_not_rich_do_422_th_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_LF_rb_lossy_do_422_qp_level_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_rb_lossy_do_422_qp_level_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_rb_lossy_do_422_qp_level_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_entry_th_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_entry_th_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_entry_th_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_variation_value_th_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_variation_value_th_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_variation_value_th_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_LF_variation_num_th_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_variation_num_th_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_variation_num_th_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_LF_variation_near_num_th_ADDR 0x00000210
#define FRC_TOP__pqc_pqdc__MC_LF_variation_near_num_th_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_variation_near_num_th_BITEND 2

//Register::MC_LF_PQ_CMP_ALLOCATE 0x18099214
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_max_ADDR 0x00000214
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_max_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_max_BITEND 28

#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_min_ADDR 0x00000214
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_min_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_ratio_min_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_line_ADDR 0x00000214
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_line_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_line_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_more_ADDR 0x00000214
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_more_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_more_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_less_ADDR 0x00000214
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_less_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_dynamic_allocate_less_BITEND 3

//Register::MC_LF_PQ_CMP_POOR 0x18099218
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp4_ADDR 0x00000218
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp4_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp4_BITEND 28

#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp3_ADDR 0x00000218
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp3_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp3_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp2_ADDR 0x00000218
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp2_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp2_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp1_ADDR 0x00000218
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_poor_limit_th_qp1_BITEND 4

//Register::MC_LF_PQ_CMP_Guarantee 0x1809921c
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_ro_line_sel_ADDR 0x0000021c
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_ro_line_sel_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_ro_line_sel_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_qp_th_rb_ADDR 0x0000021c
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_qp_th_rb_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_qp_th_rb_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_qp_th_g_ADDR 0x0000021c
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_qp_th_g_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_qp_th_g_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_rb_qp_ADDR 0x0000021c
#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_rb_qp_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_rb_qp_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_g_qp_ADDR 0x0000021c
#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_g_qp_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_guarantee_max_g_qp_BITEND 3

//Register::MC_LF_PQ_CMP_BALANCE 0x18099220
#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_th2_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_th2_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_th2_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_th_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_th_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_variation_maxmin_th_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_ov_th_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_ov_th_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_ov_th_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_ud_th_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_ud_th_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_ud_th_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_give_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_give_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_balance_rb_give_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_ov_th_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_ov_th_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_ov_th_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_ud_th_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_ud_th_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_ud_th_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_give_ADDR 0x00000220
#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_give_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_balance_g_give_BITEND 1

//Register::MC_LF_PQ_CMP_IRQ_EN 0x18099224
#define FRC_TOP__pqc_pqdc__MC_LF_prs_over_line_sum_bit_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_prs_over_line_sum_bit_irq_en_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_LF_prs_over_line_sum_bit_irq_en_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_tail_fifo_overflow_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_tail_fifo_overflow_irq_en_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_tail_fifo_overflow_irq_en_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_input_fifo_overflow_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_input_fifo_overflow_irq_en_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_input_fifo_overflow_irq_en_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_LF_block_fifo_overflow_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_block_fifo_overflow_irq_en_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_LF_block_fifo_overflow_irq_en_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_input_size_more_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_more_irq_en_BITSTART 14
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_more_irq_en_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_LF_input_size_less_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_less_irq_en_BITSTART 13
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_less_irq_en_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_LF_over_flb_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_over_flb_irq_en_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_LF_over_flb_irq_en_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_LF_request_fifo_even_overflow_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_request_fifo_even_overflow_irq_en_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_LF_request_fifo_even_overflow_irq_en_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_LF_g_fifo_even_overflow_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_g_fifo_even_overflow_irq_en_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_LF_g_fifo_even_overflow_irq_en_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_LF_r_fifo_even_overflow_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_r_fifo_even_overflow_irq_en_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_LF_r_fifo_even_overflow_irq_en_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_b_fifo_even_overflow_irq_en_ADDR 0x00000224
#define FRC_TOP__pqc_pqdc__MC_LF_b_fifo_even_overflow_irq_en_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_b_fifo_even_overflow_irq_en_BITEND 4

//Register::MC_LF_PQ_CMP_IRQ_ST 0x18099228
#define FRC_TOP__pqc_pqdc__MC_LF_pqc_irq_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_pqc_irq_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_LF_pqc_irq_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_prs_over_line_sum_bit_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_prs_over_line_sum_bit_st_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_LF_prs_over_line_sum_bit_st_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_tail_fifo_overflow_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_tail_fifo_overflow_st_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_tail_fifo_overflow_st_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_input_fifo_overflow_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_input_fifo_overflow_st_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_input_fifo_overflow_st_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_LF_block_fifo_overflow_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_block_fifo_overflow_st_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_LF_block_fifo_overflow_st_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_input_size_more_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_more_st_BITSTART 14
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_more_st_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_LF_input_size_less_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_less_st_BITSTART 13
#define FRC_TOP__pqc_pqdc__MC_LF_input_size_less_st_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_LF_over_flb_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_over_flb_st_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_LF_over_flb_st_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_LF_request_fifo_even_overflow_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_request_fifo_even_overflow_st_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_LF_request_fifo_even_overflow_st_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_LF_g_fifo_even_overflow_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_g_fifo_even_overflow_st_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_LF_g_fifo_even_overflow_st_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_LF_r_fifo_even_overflow_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_r_fifo_even_overflow_st_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_LF_r_fifo_even_overflow_st_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_b_fifo_even_overflow_st_ADDR 0x00000228
#define FRC_TOP__pqc_pqdc__MC_LF_b_fifo_even_overflow_st_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_b_fifo_even_overflow_st_BITEND 4

//Register::MC_LF_PQ_CMP_ST 0x1809922c
#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_max_ADDR 0x0000022c
#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_max_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_max_BITEND 28

#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_min_ADDR 0x0000022c
#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_min_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_g_ratio_min_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_cmp_package_height_cnt_ADDR 0x0000022c
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_package_height_cnt_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_package_height_cnt_BITEND 13

//Register::MC_LF_PQ_CMP_QP_ST 0x18099230
#define FRC_TOP__pqc_pqdc__MC_LF_long_term_qp_measure_en_ADDR 0x00000230
#define FRC_TOP__pqc_pqdc__MC_LF_long_term_qp_measure_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_LF_long_term_qp_measure_en_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_long_term_g_qp_max_ADDR 0x00000230
#define FRC_TOP__pqc_pqdc__MC_LF_long_term_g_qp_max_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_LF_long_term_g_qp_max_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_LF_long_term_rb_qp_max_ADDR 0x00000230
#define FRC_TOP__pqc_pqdc__MC_LF_long_term_rb_qp_max_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_long_term_rb_qp_max_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_LF_short_term_g_qp_max_ADDR 0x00000230
#define FRC_TOP__pqc_pqdc__MC_LF_short_term_g_qp_max_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_short_term_g_qp_max_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_short_term_rb_qp_max_ADDR 0x00000230
#define FRC_TOP__pqc_pqdc__MC_LF_short_term_rb_qp_max_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_short_term_rb_qp_max_BITEND 3

//Register::MC_LF_PQ_CMP_FIFO_ST1 0x18099234
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_measure_en_ADDR 0x00000234
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_measure_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_measure_en_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_g_ADDR 0x00000234
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_g_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_g_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_r_ADDR 0x00000234
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_r_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_r_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_b_ADDR 0x00000234
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_fifo_water_even_b_BITEND 7

//Register::MC_LF_PQ_CMP_LEFT_ST 0x1809923c
#define FRC_TOP__pqc_pqdc__MC_LF_g_frame_left_ADDR 0x0000023c
#define FRC_TOP__pqc_pqdc__MC_LF_g_frame_left_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_g_frame_left_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_rb_frame_left_ADDR 0x0000023c
#define FRC_TOP__pqc_pqdc__MC_LF_rb_frame_left_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_rb_frame_left_BITEND 15

//Register::MC_LF_PQ_CMP_PACKAGE_ST 0x18099240
#define FRC_TOP__pqc_pqdc__MC_LF_total_package_long_term_ADDR 0x00000240
#define FRC_TOP__pqc_pqdc__MC_LF_total_package_long_term_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_LF_total_package_long_term_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_total_package_even_ADDR 0x00000240
#define FRC_TOP__pqc_pqdc__MC_LF_total_package_even_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_total_package_even_BITEND 23

//Register::MC_LF_PQ_CMP_CRC_EVEN_G 0x18099244
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_g_ADDR 0x00000244
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_g_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_g_BITEND 31

//Register::MC_LF_PQ_CMP_CRC_EVEN_R 0x18099248
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_r_ADDR 0x00000248
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_r_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_r_BITEND 31

//Register::MC_LF_PQ_CMP_CRC_EVEN_B 0x1809924c
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_b_ADDR 0x0000024c
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_cmp_crc_even_b_BITEND 31

//Register::MC_LF_PQ_CMP_BLK0_ADD0 0x18099260
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value0_ADDR 0x00000260
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value0_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value0_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_tolerance_ADDR 0x00000260
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_tolerance_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_dic_mode_tolerance_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value32_ADDR 0x00000260
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value32_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value32_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value16_ADDR 0x00000260
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value16_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value16_BITEND 5

//Register::MC_LF_PQ_CMP_BLK0_ADD1 0x18099264
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value8_ADDR 0x00000264
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value8_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value8_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value4_ADDR 0x00000264
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value4_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value4_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value2_ADDR 0x00000264
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value2_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value2_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value1_ADDR 0x00000264
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_blk0_add_value1_BITEND 5

//Register::MC_PQ_CMP_DB_CTRL 0x18099268
#define FRC_TOP__pqc_pqdc__CMP_DB_APPLY_ADDR 0x00000268
#define FRC_TOP__pqc_pqdc__CMP_DB_APPLY_BITSTART 2
#define FRC_TOP__pqc_pqdc__CMP_DB_APPLY_BITEND 2

#define FRC_TOP__pqc_pqdc__CMP_DB_RD_SEL_ADDR 0x00000268
#define FRC_TOP__pqc_pqdc__CMP_DB_RD_SEL_BITSTART 1
#define FRC_TOP__pqc_pqdc__CMP_DB_RD_SEL_BITEND 1

#define FRC_TOP__pqc_pqdc__CMP_DB_EN_ADDR 0x00000268
#define FRC_TOP__pqc_pqdc__CMP_DB_EN_BITSTART 0
#define FRC_TOP__pqc_pqdc__CMP_DB_EN_BITEND 0

//Register::MC_HF_PQ_CMP_PAIR 0x18099284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_line_sum_bit_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_line_sum_bit_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_line_sum_bit_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_400_old_mode_en_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_400_old_mode_en_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_400_old_mode_en_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_c_ch_data_tie0_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_c_ch_data_tie0_BITSTART 14
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_c_ch_data_tie0_BITEND 14

#define FRC_TOP__pqc_pqdc__Dummy_9284_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__Dummy_9284_BITSTART 11
#define FRC_TOP__pqc_pqdc__Dummy_9284_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_jump4_en_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_jump4_en_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_jump4_en_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_qp_mode_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_qp_mode_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_qp_mode_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_dic_mode_en_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_dic_mode_en_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_dic_mode_en_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_line_mode_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_line_mode_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_line_mode_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_color_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_color_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_color_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_bit_width_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_bit_width_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_bit_width_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_format_ADDR 0x00000284
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_format_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_data_format_BITEND 1

//Register::MC_HF_PQ_CMP_BIT 0x18099288
#define FRC_TOP__pqc_pqdc__MC_HF_first_line_more_bit_ADDR 0x00000288
#define FRC_TOP__pqc_pqdc__MC_HF_first_line_more_bit_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_first_line_more_bit_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_HF_block_limit_bit_ADDR 0x00000288
#define FRC_TOP__pqc_pqdc__MC_HF_block_limit_bit_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_block_limit_bit_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_HF_line_limit_bit_ADDR 0x00000288
#define FRC_TOP__pqc_pqdc__MC_HF_line_limit_bit_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_line_limit_bit_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_frame_limit_bit_ADDR 0x00000288
#define FRC_TOP__pqc_pqdc__MC_HF_frame_limit_bit_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_frame_limit_bit_BITEND 5

//Register::MC_HF_PQ_CMP_ENABLE 0x1809928c
#define FRC_TOP__pqc_pqdc__MC_HF_Input_fifo_pause_cycle_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_Input_fifo_pause_cycle_BITSTART 28
#define FRC_TOP__pqc_pqdc__MC_HF_Input_fifo_pause_cycle_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_tail_dummy_throughput_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_tail_dummy_throughput_BITSTART 27
#define FRC_TOP__pqc_pqdc__MC_HF_tail_dummy_throughput_BITEND 27

#define FRC_TOP__pqc_pqdc__MC_HF_first_predict_nc_mode_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_first_predict_nc_mode_BITSTART 26
#define FRC_TOP__pqc_pqdc__MC_HF_first_predict_nc_mode_BITEND 26

#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_add_last2blk_over_curve_bit_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_add_last2blk_over_curve_bit_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_HF_add_last2blk_over_curve_bit_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_en_BITSTART 14
#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_en_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_sum_line_rst_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_sum_line_rst_BITSTART 13
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_sum_line_rst_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_en_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_en_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_qp_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_qp_en_BITSTART 11
#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_qp_en_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_en_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_en_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_min_qp_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_min_qp_en_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_min_qp_en_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_HF_balance_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_balance_en_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_balance_en_BITEND 8

#define FRC_TOP__pqc_pqdc__MC_HF_fisrt_line_more_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_fisrt_line_more_en_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_HF_fisrt_line_more_en_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_half_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_half_en_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_half_en_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_HF_do_422_mode_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_do_422_mode_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_do_422_mode_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_first_predict_nc_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_first_predict_nc_en_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_HF_first_predict_nc_en_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_HF_not_enough_bit_do_422_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_not_enough_bit_do_422_en_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_not_enough_bit_do_422_en_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_HF_not_rich_do_422_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_not_rich_do_422_en_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_HF_not_rich_do_422_en_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_HF_rb_lossy_do_422_en_ADDR 0x0000028c
#define FRC_TOP__pqc_pqdc__MC_HF_rb_lossy_do_422_en_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_rb_lossy_do_422_en_BITEND 0

//Register::MC_HF_PQ_CMP_SMOOTH 0x18099290
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_option_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_option_BITSTART 28
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_option_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_not_enough_bit_do_422_qp_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_not_enough_bit_do_422_qp_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_not_enough_bit_do_422_qp_BITEND 26

#define FRC_TOP__pqc_pqdc__MC_HF_not_rich_do_422_th_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_not_rich_do_422_th_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_HF_not_rich_do_422_th_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_HF_rb_lossy_do_422_qp_level_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_rb_lossy_do_422_qp_level_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_rb_lossy_do_422_qp_level_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_entry_th_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_entry_th_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_entry_th_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_variation_value_th_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_variation_value_th_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_variation_value_th_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_HF_variation_num_th_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_variation_num_th_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_variation_num_th_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_HF_variation_near_num_th_ADDR 0x00000290
#define FRC_TOP__pqc_pqdc__MC_HF_variation_near_num_th_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_variation_near_num_th_BITEND 2

//Register::MC_HF_PQ_CMP_ALLOCATE 0x18099294
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_max_ADDR 0x00000294
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_max_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_max_BITEND 28

#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_min_ADDR 0x00000294
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_min_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_ratio_min_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_line_ADDR 0x00000294
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_line_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_line_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_more_ADDR 0x00000294
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_more_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_more_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_less_ADDR 0x00000294
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_less_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_dynamic_allocate_less_BITEND 3

//Register::MC_HF_PQ_CMP_POOR 0x18099298
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp4_ADDR 0x00000298
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp4_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp4_BITEND 28

#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp3_ADDR 0x00000298
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp3_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp3_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp2_ADDR 0x00000298
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp2_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp2_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp1_ADDR 0x00000298
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_poor_limit_th_qp1_BITEND 4

//Register::MC_HF_PQ_CMP_Guarantee 0x1809929c
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_ro_line_sel_ADDR 0x0000029c
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_ro_line_sel_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_ro_line_sel_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_qp_th_rb_ADDR 0x0000029c
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_qp_th_rb_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_qp_th_rb_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_qp_th_g_ADDR 0x0000029c
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_qp_th_g_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_qp_th_g_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_rb_qp_ADDR 0x0000029c
#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_rb_qp_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_rb_qp_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_g_qp_ADDR 0x0000029c
#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_g_qp_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_guarantee_max_g_qp_BITEND 3

//Register::MC_HF_PQ_CMP_BALANCE 0x180992a0
#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_th2_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_th2_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_th2_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_th_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_th_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_variation_maxmin_th_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_ov_th_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_ov_th_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_ov_th_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_ud_th_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_ud_th_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_ud_th_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_give_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_give_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_balance_rb_give_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_ov_th_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_ov_th_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_ov_th_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_ud_th_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_ud_th_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_ud_th_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_give_ADDR 0x000002a0
#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_give_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_balance_g_give_BITEND 1

//Register::MC_HF_PQ_CMP_IRQ_EN 0x180992a4
#define FRC_TOP__pqc_pqdc__MC_HF_prs_over_line_sum_bit_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_prs_over_line_sum_bit_irq_en_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_HF_prs_over_line_sum_bit_irq_en_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_HF_tail_fifo_overflow_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_tail_fifo_overflow_irq_en_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_tail_fifo_overflow_irq_en_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_input_fifo_overflow_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_input_fifo_overflow_irq_en_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_input_fifo_overflow_irq_en_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_HF_block_fifo_overflow_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_block_fifo_overflow_irq_en_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_HF_block_fifo_overflow_irq_en_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_input_size_more_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_more_irq_en_BITSTART 14
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_more_irq_en_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_HF_input_size_less_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_less_irq_en_BITSTART 13
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_less_irq_en_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_over_flb_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_over_flb_irq_en_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_HF_over_flb_irq_en_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_HF_request_fifo_even_overflow_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_request_fifo_even_overflow_irq_en_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_HF_request_fifo_even_overflow_irq_en_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_HF_g_fifo_even_overflow_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_g_fifo_even_overflow_irq_en_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_HF_g_fifo_even_overflow_irq_en_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_HF_r_fifo_even_overflow_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_r_fifo_even_overflow_irq_en_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_HF_r_fifo_even_overflow_irq_en_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_b_fifo_even_overflow_irq_en_ADDR 0x000002a4
#define FRC_TOP__pqc_pqdc__MC_HF_b_fifo_even_overflow_irq_en_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_b_fifo_even_overflow_irq_en_BITEND 4

//Register::MC_HF_PQ_CMP_IRQ_ST 0x180992a8
#define FRC_TOP__pqc_pqdc__MC_HF_pqc_irq_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_pqc_irq_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_HF_pqc_irq_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_prs_over_line_sum_bit_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_prs_over_line_sum_bit_st_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_HF_prs_over_line_sum_bit_st_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_HF_tail_fifo_overflow_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_tail_fifo_overflow_st_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_tail_fifo_overflow_st_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_input_fifo_overflow_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_input_fifo_overflow_st_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_input_fifo_overflow_st_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_HF_block_fifo_overflow_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_block_fifo_overflow_st_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_HF_block_fifo_overflow_st_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_input_size_more_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_more_st_BITSTART 14
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_more_st_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_HF_input_size_less_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_less_st_BITSTART 13
#define FRC_TOP__pqc_pqdc__MC_HF_input_size_less_st_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_over_flb_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_over_flb_st_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_HF_over_flb_st_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_HF_request_fifo_even_overflow_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_request_fifo_even_overflow_st_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_HF_request_fifo_even_overflow_st_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_HF_g_fifo_even_overflow_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_g_fifo_even_overflow_st_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_HF_g_fifo_even_overflow_st_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_HF_r_fifo_even_overflow_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_r_fifo_even_overflow_st_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_HF_r_fifo_even_overflow_st_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_b_fifo_even_overflow_st_ADDR 0x000002a8
#define FRC_TOP__pqc_pqdc__MC_HF_b_fifo_even_overflow_st_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_b_fifo_even_overflow_st_BITEND 4

//Register::MC_HF_PQ_CMP_ST 0x180992ac
#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_max_ADDR 0x000002ac
#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_max_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_max_BITEND 28

#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_min_ADDR 0x000002ac
#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_min_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_g_ratio_min_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_cmp_package_height_cnt_ADDR 0x000002ac
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_package_height_cnt_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_package_height_cnt_BITEND 13

//Register::MC_HF_PQ_CMP_QP_ST 0x180992b0
#define FRC_TOP__pqc_pqdc__MC_HF_long_term_qp_measure_en_ADDR 0x000002b0
#define FRC_TOP__pqc_pqdc__MC_HF_long_term_qp_measure_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_HF_long_term_qp_measure_en_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_long_term_g_qp_max_ADDR 0x000002b0
#define FRC_TOP__pqc_pqdc__MC_HF_long_term_g_qp_max_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_HF_long_term_g_qp_max_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_HF_long_term_rb_qp_max_ADDR 0x000002b0
#define FRC_TOP__pqc_pqdc__MC_HF_long_term_rb_qp_max_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_long_term_rb_qp_max_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_HF_short_term_g_qp_max_ADDR 0x000002b0
#define FRC_TOP__pqc_pqdc__MC_HF_short_term_g_qp_max_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_short_term_g_qp_max_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_short_term_rb_qp_max_ADDR 0x000002b0
#define FRC_TOP__pqc_pqdc__MC_HF_short_term_rb_qp_max_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_short_term_rb_qp_max_BITEND 3

//Register::MC_HF_PQ_CMP_FIFO_ST1 0x180992b4
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_measure_en_ADDR 0x000002b4
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_measure_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_measure_en_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_g_ADDR 0x000002b4
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_g_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_g_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_r_ADDR 0x000002b4
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_r_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_r_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_b_ADDR 0x000002b4
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_fifo_water_even_b_BITEND 7

//Register::MC_HF_PQ_CMP_LEFT_ST 0x180992bc
#define FRC_TOP__pqc_pqdc__MC_HF_g_frame_left_ADDR 0x000002bc
#define FRC_TOP__pqc_pqdc__MC_HF_g_frame_left_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_g_frame_left_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_rb_frame_left_ADDR 0x000002bc
#define FRC_TOP__pqc_pqdc__MC_HF_rb_frame_left_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_rb_frame_left_BITEND 15

//Register::MC_HF_PQ_CMP_PACKAGE_ST 0x180992c0
#define FRC_TOP__pqc_pqdc__MC_HF_total_package_long_term_ADDR 0x000002c0
#define FRC_TOP__pqc_pqdc__MC_HF_total_package_long_term_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_HF_total_package_long_term_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_total_package_even_ADDR 0x000002c0
#define FRC_TOP__pqc_pqdc__MC_HF_total_package_even_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_total_package_even_BITEND 23

//Register::MC_HF_PQ_CMP_CRC_EVEN_G 0x180992c4
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_g_ADDR 0x000002c4
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_g_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_g_BITEND 31

//Register::MC_HF_PQ_CMP_CRC_EVEN_R 0x180992c8
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_r_ADDR 0x000002c8
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_r_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_r_BITEND 31

//Register::MC_HF_PQ_CMP_CRC_EVEN_B 0x180992cc
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_b_ADDR 0x000002cc
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_cmp_crc_even_b_BITEND 31

//Register::MC_HF_PQ_CMP_BLK0_ADD0 0x180992d0
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value0_ADDR 0x000002d0
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value0_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value0_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_tolerance_ADDR 0x000002d0
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_tolerance_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_dic_mode_tolerance_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value32_ADDR 0x000002d0
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value32_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value32_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value16_ADDR 0x000002d0
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value16_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value16_BITEND 5

//Register::MC_HF_PQ_CMP_BLK0_ADD1 0x180992d4
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value8_ADDR 0x000002d4
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value8_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value8_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value4_ADDR 0x000002d4
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value4_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value4_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value2_ADDR 0x000002d4
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value2_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value2_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value1_ADDR 0x000002d4
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_blk0_add_value1_BITEND 5

//Register::MC_LF_PQ_CMP_BIST_MODE 0x1809926c
//Register::MC_LF_PQ_CMP_BIST_STATUS 0x18099270
#define FRC_TOP__pqc_pqdc__Pqc1_bist_fail_0_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__Pqc1_bist_fail_0_BITSTART 23
#define FRC_TOP__pqc_pqdc__Pqc1_bist_fail_0_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_0_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_0_BITSTART 22
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_0_BITEND 22

#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_1_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_1_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_1_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_2_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_2_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_2_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_3_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_3_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_3_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_4_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_4_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_4_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_5_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_5_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_5_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_6_ADDR 0x00000270
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_6_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_pqc2_bist_fail_6_BITEND 16

//Register::MC_LF_PQ_CMP_DRF_MODE 0x18099274
//Register::MC_LF_CMP_DRF_STATUS 0x18099278
#define FRC_TOP__pqc_pqdc__Pqc1_drf_fail_0_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__Pqc1_drf_fail_0_BITSTART 23
#define FRC_TOP__pqc_pqdc__Pqc1_drf_fail_0_BITEND 23

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_0_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_0_BITSTART 22
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_0_BITEND 22

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_1_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_1_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_1_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_2_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_2_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_2_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_3_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_3_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_3_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_4_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_4_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_4_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_5_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_5_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_5_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_6_ADDR 0x00000278
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_6_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_drf_fail_6_BITEND 16

//Register::MC_LF_CMP_BIST_LS_RM 0x1809927c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_test_rwm_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_test_rwm_BITSTART 23
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_test_rwm_BITEND 23

#define FRC_TOP__pqc_pqdc__Pqc1_ls_0_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__Pqc1_ls_0_BITSTART 22
#define FRC_TOP__pqc_pqdc__Pqc1_ls_0_BITEND 22

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_ls_1_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_ls_1_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_ls_1_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_ls_0_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_ls_0_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_ls_0_BITEND 20

#define FRC_TOP__pqc_pqdc__Pqc1_rme_0_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__Pqc1_rme_0_BITSTART 18
#define FRC_TOP__pqc_pqdc__Pqc1_rme_0_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rme_0_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rme_0_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rme_0_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rme_1_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rme_1_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rme_1_BITEND 16

#define FRC_TOP__pqc_pqdc__Pqc1_rm_0_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__Pqc1_rm_0_BITSTART 8
#define FRC_TOP__pqc_pqdc__Pqc1_rm_0_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rm_0_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rm_0_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rm_0_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rm_1_ADDR 0x0000027c
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rm_1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_Pqc2_rm_1_BITEND 3

//Register::MC_HF_PQ_CMP_BIST_MODE 0x180992e0
//Register::MC_HF_PQ_CMP_BIST_STATUS 0x180992e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_0_ADDR 0x000002e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_0_BITSTART 22
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_0_BITEND 22

#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_1_ADDR 0x000002e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_1_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_1_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_2_ADDR 0x000002e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_2_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_2_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_3_ADDR 0x000002e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_3_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_3_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_4_ADDR 0x000002e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_4_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_4_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_5_ADDR 0x000002e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_5_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_5_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_6_ADDR 0x000002e4
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_6_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_pqc2_bist_fail_6_BITEND 16

//Register::MC_HF_PQ_CMP_DRF_MODE 0x180992e8
//Register::MC_HF_CMP_DRF_STATUS 0x180992ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_0_ADDR 0x000002ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_0_BITSTART 22
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_0_BITEND 22

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_1_ADDR 0x000002ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_1_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_1_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_2_ADDR 0x000002ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_2_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_2_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_3_ADDR 0x000002ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_3_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_3_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_4_ADDR 0x000002ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_4_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_4_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_5_ADDR 0x000002ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_5_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_5_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_6_ADDR 0x000002ec
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_6_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_drf_fail_6_BITEND 16

//Register::MC_HF_CMP_BIST_LS_RM 0x180992f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_test_rwm_ADDR 0x000002f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_test_rwm_BITSTART 22
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_test_rwm_BITEND 22

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_ls_1_ADDR 0x000002f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_ls_1_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_ls_1_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_ls_0_ADDR 0x000002f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_ls_0_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_ls_0_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rme_0_ADDR 0x000002f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rme_0_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rme_0_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rme_1_ADDR 0x000002f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rme_1_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rme_1_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rm_0_ADDR 0x000002f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rm_0_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rm_0_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rm_1_ADDR 0x000002f0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rm_1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_Pqc2_rm_1_BITEND 3

//Register::MC_PQ_DECMP 0x18099800
#define FRC_TOP__pqc_pqdc__decmp_en_ADDR 0x00000800
#define FRC_TOP__pqc_pqdc__decmp_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__decmp_en_BITEND 31

#define FRC_TOP__pqc_pqdc__decmp_width_div32_ADDR 0x00000800
#define FRC_TOP__pqc_pqdc__decmp_width_div32_BITSTART 16
#define FRC_TOP__pqc_pqdc__decmp_width_div32_BITEND 24

#define FRC_TOP__pqc_pqdc__decmp_height_ADDR 0x00000800
#define FRC_TOP__pqc_pqdc__decmp_height_BITSTART 0
#define FRC_TOP__pqc_pqdc__decmp_height_BITEND 13

//Register::MC_LF_PQ_DECMP_PAIR 0x18099804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_line_sum_bit_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_line_sum_bit_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_line_sum_bit_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_400_old_mode_en_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_400_old_mode_en_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_400_old_mode_en_BITEND 15

#define FRC_TOP__pqc_pqdc__Dummy_9804_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__Dummy_9804_BITSTART 13
#define FRC_TOP__pqc_pqdc__Dummy_9804_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_qp_mode_sel_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_qp_mode_sel_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_qp_mode_sel_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_bit_width_sel_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_bit_width_sel_BITSTART 11
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_bit_width_sel_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_jump4_en_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_jump4_en_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_jump4_en_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_qp_mode_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_qp_mode_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_qp_mode_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_dic_mode_en_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_dic_mode_en_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_dic_mode_en_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_two_line_prediction_en_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_two_line_prediction_en_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_two_line_prediction_en_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_line_mode_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_line_mode_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_line_mode_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_color_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_color_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_color_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_bit_width_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_bit_width_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_bit_width_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_format_ADDR 0x00000804
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_format_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_data_format_BITEND 1

//Register::MC_LF_PQ_DECMP_SAT_EN 0x18099808
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_crc_ro_line_sel_ADDR 0x00000808
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_crc_ro_line_sel_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_crc_ro_line_sel_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_LF_saturation_type_delta_ADDR 0x00000808
#define FRC_TOP__pqc_pqdc__MC_LF_saturation_type_delta_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_saturation_type_delta_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_LF_saturation_type_ADDR 0x00000808
#define FRC_TOP__pqc_pqdc__MC_LF_saturation_type_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_LF_saturation_type_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_LF_saturation_en_ADDR 0x00000808
#define FRC_TOP__pqc_pqdc__MC_LF_saturation_en_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_saturation_en_BITEND 0

//Register::MC_LF_PQ_DECMP_IRQ_EN 0x1809980c
#define FRC_TOP__pqc_pqdc__MC_LF_not_finish_irq_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_not_finish_irq_even_en_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_LF_not_finish_irq_even_en_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_LF_underflow_irq_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_underflow_irq_even_en_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_LF_underflow_irq_even_en_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_dic_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_dic_error_even_en_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_LF_dic_error_even_en_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_LF_crc_r_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_crc_r_error_even_en_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_LF_crc_r_error_even_en_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_crc_g_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_crc_g_error_even_en_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_crc_g_error_even_en_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_crc_b_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_crc_b_error_even_en_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_crc_b_error_even_en_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_LF_p_not_finish_irq_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_p_not_finish_irq_even_en_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_LF_p_not_finish_irq_even_en_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_p_underflow_irq_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_p_underflow_irq_even_en_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_p_underflow_irq_even_en_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_LF_P_dic_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_P_dic_error_even_en_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_LF_P_dic_error_even_en_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_r_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_r_error_even_en_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_r_error_even_en_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_g_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_g_error_even_en_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_g_error_even_en_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_b_error_even_en_ADDR 0x0000080c
#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_b_error_even_en_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_p_crc_b_error_even_en_BITEND 0

//Register::MC_LF_PQ_DECMP_IRQ_st 0x18099810
#define FRC_TOP__pqc_pqdc__MC_LF_pqdc_irq_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_pqdc_irq_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_LF_pqdc_irq_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_In_fifo_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_In_fifo_overflow_even_st_BITSTART 27
#define FRC_TOP__pqc_pqdc__MC_LF_In_fifo_overflow_even_st_BITEND 27

#define FRC_TOP__pqc_pqdc__MC_LF_ring_r_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_ring_r_overflow_even_st_BITSTART 26
#define FRC_TOP__pqc_pqdc__MC_LF_ring_r_overflow_even_st_BITEND 26

#define FRC_TOP__pqc_pqdc__MC_LF_ring_g_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_ring_g_overflow_even_st_BITSTART 25
#define FRC_TOP__pqc_pqdc__MC_LF_ring_g_overflow_even_st_BITEND 25

#define FRC_TOP__pqc_pqdc__MC_LF_ring_b_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_ring_b_overflow_even_st_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_LF_ring_b_overflow_even_st_BITEND 24

#define FRC_TOP__pqc_pqdc__MC_LF_not_finish_irq_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_not_finish_irq_even_st_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_LF_not_finish_irq_even_st_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_LF_underflow_irq_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_underflow_irq_even_st_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_LF_underflow_irq_even_st_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_LF_dic_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_dic_error_even_st_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_LF_dic_error_even_st_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_LF_crc_r_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_crc_r_error_even_st_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_LF_crc_r_error_even_st_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_LF_crc_g_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_crc_g_error_even_st_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_crc_g_error_even_st_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_crc_b_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_crc_b_error_even_st_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_crc_b_error_even_st_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_LF_p_pqdc_irq_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_p_pqdc_irq_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_LF_p_pqdc_irq_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_P_In_fifo_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_In_fifo_overflow_even_st_BITSTART 11
#define FRC_TOP__pqc_pqdc__MC_LF_P_In_fifo_overflow_even_st_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_r_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_r_overflow_even_st_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_r_overflow_even_st_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_g_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_g_overflow_even_st_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_g_overflow_even_st_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_b_overflow_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_b_overflow_even_st_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_P_ring_b_overflow_even_st_BITEND 8

#define FRC_TOP__pqc_pqdc__MC_LF_P_not_finish_irq_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_not_finish_irq_even_st_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_LF_P_not_finish_irq_even_st_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_P_underflow_irq_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_underflow_irq_even_st_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_P_underflow_irq_even_st_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_LF_P_dic_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_dic_error_even_st_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_LF_P_dic_error_even_st_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_r_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_r_error_even_st_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_r_error_even_st_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_g_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_g_error_even_st_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_g_error_even_st_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_b_error_even_st_ADDR 0x00000810
#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_b_error_even_st_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_P_crc_b_error_even_st_BITEND 0

//Register::MC_LF_PQ_DECMP_MARK_EN 0x18099814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_do_422_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_do_422_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_do_422_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_dic_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_dic_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_dic_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp_sel_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp_sel_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp_sel_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp7_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp7_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp7_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp6_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp6_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp6_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp5_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp5_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp5_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp4_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp4_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp4_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp3_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp3_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp3_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp2_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp2_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp2_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp1_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp1_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp1_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp0_ADDR 0x00000814
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp0_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_mark_en_qp0_BITEND 0

//Register::MC_LF_PQ_DECMP_MARK_color_01 0x18099818
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_0_ADDR 0x00000818
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_0_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_0_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_1_ADDR 0x00000818
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_1_BITEND 15

//Register::MC_LF_PQ_DECMP_MARK_color_23 0x1809981c
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_2_ADDR 0x0000081c
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_2_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_2_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_3_ADDR 0x0000081c
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_3_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_3_BITEND 15

//Register::MC_LF_PQ_DECMP_MARK_color_45 0x18099820
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_4_ADDR 0x00000820
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_4_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_4_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_5_ADDR 0x00000820
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_5_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_5_BITEND 15

//Register::MC_LF_PQ_DECMP_MARK_color_67 0x18099824
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_6_ADDR 0x00000824
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_6_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_6_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_7_ADDR 0x00000824
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_7_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_7_BITEND 15

//Register::MC_LF_PQ_DECMP_MARK_color_422 0x18099828
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_dic_ADDR 0x00000828
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_dic_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_dic_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_422_ADDR 0x00000828
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_422_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_mark_color_422_BITEND 15

//Register::MC_LF_PQ_DECMP_ST 0x1809982c
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_error_line_ADDR 0x0000082c
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_error_line_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_error_line_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_package_height_cnt_ADDR 0x0000082c
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_package_height_cnt_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_package_height_cnt_BITEND 13

//Register::MC_LF_PQ_DECMP_CRC_EVEN_G 0x18099830
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_g_ADDR 0x00000830
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_g_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_g_BITEND 31

//Register::MC_LF_PQ_DECMP_CRC_EVEN_R 0x18099834
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_r_ADDR 0x00000834
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_r_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_r_BITEND 31

//Register::MC_LF_PQ_DECMP_CRC_EVEN_B 0x18099838
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_b_ADDR 0x00000838
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_I_decmp_crc_even_b_BITEND 31

//Register::MC_LF_P_PQ_DECMP_ST 0x1809983c
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_error_line_ADDR 0x0000083c
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_error_line_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_error_line_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_package_height_cnt_ADDR 0x0000083c
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_package_height_cnt_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_package_height_cnt_BITEND 13

//Register::MC_LF_P_PQ_DECMP_CRC_EVEN_G 0x18099840
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_g_ADDR 0x00000840
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_g_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_g_BITEND 31

//Register::MC_LF_P_PQ_DECMP_CRC_EVEN_R 0x18099844
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_r_ADDR 0x00000844
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_r_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_r_BITEND 31

//Register::MC_LF_P_PQ_DECMP_CRC_EVEN_B 0x18099848
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_b_ADDR 0x00000848
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_crc_even_b_BITEND 31

//Register::MC_LF_PQ_DECMP_PAUSE_CYCLE 0x1809984c
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_measure_en_ADDR 0x0000084c
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_measure_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_measure_en_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_long_term_ADDR 0x0000084c
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_long_term_BITSTART 30
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_long_term_BITEND 30

#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_pause_cycle_ADDR 0x0000084c
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_pause_cycle_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_LF_P_decmp_pause_cycle_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_ADDR 0x0000084c
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_LF_decmp_pause_cycle_BITEND 7

//Register::MC_PQ_DECMP_DB_CTRL 0x18099850
#define FRC_TOP__pqc_pqdc__DECMP_DB_APPLY_ADDR 0x00000850
#define FRC_TOP__pqc_pqdc__DECMP_DB_APPLY_BITSTART 2
#define FRC_TOP__pqc_pqdc__DECMP_DB_APPLY_BITEND 2

#define FRC_TOP__pqc_pqdc__DECMP_DB_RD_SEL_ADDR 0x00000850
#define FRC_TOP__pqc_pqdc__DECMP_DB_RD_SEL_BITSTART 1
#define FRC_TOP__pqc_pqdc__DECMP_DB_RD_SEL_BITEND 1

#define FRC_TOP__pqc_pqdc__DECMP_DB_EN_ADDR 0x00000850
#define FRC_TOP__pqc_pqdc__DECMP_DB_EN_BITSTART 0
#define FRC_TOP__pqc_pqdc__DECMP_DB_EN_BITEND 0

//Register::MC_HF_PQ_DECMP_PAIR 0x18099884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_line_sum_bit_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_line_sum_bit_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_line_sum_bit_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_400_old_mode_en_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_400_old_mode_en_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_400_old_mode_en_BITEND 15

#define FRC_TOP__pqc_pqdc__Dummy_9884_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__Dummy_9884_BITSTART 14
#define FRC_TOP__pqc_pqdc__Dummy_9884_BITEND 14

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_format_sel_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_format_sel_BITSTART 13
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_format_sel_BITEND 13

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_qp_mode_sel_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_qp_mode_sel_BITSTART 12
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_qp_mode_sel_BITEND 12

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_bit_width_sel_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_bit_width_sel_BITSTART 11
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_bit_width_sel_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_jump4_en_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_jump4_en_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_jump4_en_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_qp_mode_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_qp_mode_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_qp_mode_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_dic_mode_en_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_dic_mode_en_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_dic_mode_en_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_line_mode_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_line_mode_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_line_mode_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_color_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_color_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_color_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_bit_width_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_bit_width_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_bit_width_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_format_ADDR 0x00000884
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_format_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_data_format_BITEND 1

//Register::MC_HF_PQ_DECMP_SAT_EN 0x18099888
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_crc_ro_line_sel_ADDR 0x00000888
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_crc_ro_line_sel_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_crc_ro_line_sel_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_HF_saturation_type_delta_ADDR 0x00000888
#define FRC_TOP__pqc_pqdc__MC_HF_saturation_type_delta_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_saturation_type_delta_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_HF_saturation_type_ADDR 0x00000888
#define FRC_TOP__pqc_pqdc__MC_HF_saturation_type_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_HF_saturation_type_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_HF_saturation_en_ADDR 0x00000888
#define FRC_TOP__pqc_pqdc__MC_HF_saturation_en_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_saturation_en_BITEND 0

//Register::MC_HF_PQ_DECMP_IRQ_EN 0x1809988c
#define FRC_TOP__pqc_pqdc__MC_HF_not_finish_irq_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_not_finish_irq_even_en_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_HF_not_finish_irq_even_en_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_HF_underflow_irq_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_underflow_irq_even_en_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_HF_underflow_irq_even_en_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_dic_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_dic_error_even_en_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_HF_dic_error_even_en_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_HF_crc_r_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_crc_r_error_even_en_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_HF_crc_r_error_even_en_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_HF_crc_g_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_crc_g_error_even_en_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_crc_g_error_even_en_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_crc_b_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_crc_b_error_even_en_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_crc_b_error_even_en_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_HF_P_not_finish_irq_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_P_not_finish_irq_even_en_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_HF_P_not_finish_irq_even_en_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_P_underflow_irq_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_P_underflow_irq_even_en_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_P_underflow_irq_even_en_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_HF_P_dic_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_P_dic_error_even_en_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_HF_P_dic_error_even_en_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_r_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_r_error_even_en_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_r_error_even_en_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_g_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_g_error_even_en_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_g_error_even_en_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_b_error_even_en_ADDR 0x0000088c
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_b_error_even_en_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_b_error_even_en_BITEND 0

//Register::MC_HF_PQ_DECMP_IRQ_st 0x18099890
#define FRC_TOP__pqc_pqdc__MC_HF_pqdc_irq_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_pqdc_irq_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_HF_pqdc_irq_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_In_fifo_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_In_fifo_overflow_even_st_BITSTART 27
#define FRC_TOP__pqc_pqdc__MC_HF_In_fifo_overflow_even_st_BITEND 27

#define FRC_TOP__pqc_pqdc__MC_HF_ring_r_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_ring_r_overflow_even_st_BITSTART 26
#define FRC_TOP__pqc_pqdc__MC_HF_ring_r_overflow_even_st_BITEND 26

#define FRC_TOP__pqc_pqdc__MC_HF_ring_g_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_ring_g_overflow_even_st_BITSTART 25
#define FRC_TOP__pqc_pqdc__MC_HF_ring_g_overflow_even_st_BITEND 25

#define FRC_TOP__pqc_pqdc__MC_HF_ring_b_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_ring_b_overflow_even_st_BITSTART 24
#define FRC_TOP__pqc_pqdc__MC_HF_ring_b_overflow_even_st_BITEND 24

#define FRC_TOP__pqc_pqdc__MC_HF_not_finish_irq_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_not_finish_irq_even_st_BITSTART 21
#define FRC_TOP__pqc_pqdc__MC_HF_not_finish_irq_even_st_BITEND 21

#define FRC_TOP__pqc_pqdc__MC_HF_underflow_irq_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_underflow_irq_even_st_BITSTART 20
#define FRC_TOP__pqc_pqdc__MC_HF_underflow_irq_even_st_BITEND 20

#define FRC_TOP__pqc_pqdc__MC_HF_dic_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_dic_error_even_st_BITSTART 19
#define FRC_TOP__pqc_pqdc__MC_HF_dic_error_even_st_BITEND 19

#define FRC_TOP__pqc_pqdc__MC_HF_crc_r_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_crc_r_error_even_st_BITSTART 18
#define FRC_TOP__pqc_pqdc__MC_HF_crc_r_error_even_st_BITEND 18

#define FRC_TOP__pqc_pqdc__MC_HF_crc_g_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_crc_g_error_even_st_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_crc_g_error_even_st_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_crc_b_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_crc_b_error_even_st_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_crc_b_error_even_st_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_HF_P_pqdc_irq_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_pqdc_irq_BITSTART 15
#define FRC_TOP__pqc_pqdc__MC_HF_P_pqdc_irq_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_p_In_fifo_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_p_In_fifo_overflow_even_st_BITSTART 11
#define FRC_TOP__pqc_pqdc__MC_HF_p_In_fifo_overflow_even_st_BITEND 11

#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_r_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_r_overflow_even_st_BITSTART 10
#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_r_overflow_even_st_BITEND 10

#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_g_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_g_overflow_even_st_BITSTART 9
#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_g_overflow_even_st_BITEND 9

#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_b_overflow_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_b_overflow_even_st_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_P_ring_b_overflow_even_st_BITEND 8

#define FRC_TOP__pqc_pqdc__MC_HF_P_not_finish_irq_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_not_finish_irq_even_st_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_HF_P_not_finish_irq_even_st_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_P_underflow_irq_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_underflow_irq_even_st_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_P_underflow_irq_even_st_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_HF_P_dic_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_dic_error_even_st_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_HF_P_dic_error_even_st_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_r_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_r_error_even_st_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_r_error_even_st_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_g_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_g_error_even_st_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_g_error_even_st_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_b_error_even_st_ADDR 0x00000890
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_b_error_even_st_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_P_crc_b_error_even_st_BITEND 0

//Register::MC_HF_PQ_DECMP_MARK_EN 0x18099894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_do_422_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_do_422_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_do_422_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_dic_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_dic_BITSTART 17
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_dic_BITEND 17

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp_sel_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp_sel_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp_sel_BITEND 16

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp7_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp7_BITSTART 7
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp7_BITEND 7

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp6_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp6_BITSTART 6
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp6_BITEND 6

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp5_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp5_BITSTART 5
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp5_BITEND 5

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp4_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp4_BITSTART 4
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp4_BITEND 4

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp3_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp3_BITSTART 3
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp3_BITEND 3

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp2_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp2_BITSTART 2
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp2_BITEND 2

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp1_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp1_BITSTART 1
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp1_BITEND 1

#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp0_ADDR 0x00000894
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp0_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_en_qp0_BITEND 0

//Register::MC_HF_PQ_DECMP_MARK_color_01 0x18099898
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_0_ADDR 0x00000898
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_0_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_0_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_1_ADDR 0x00000898
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_1_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_1_BITEND 15

//Register::MC_HF_PQ_DECMP_MARK_color_23 0x1809989c
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_2_ADDR 0x0000089c
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_2_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_2_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_3_ADDR 0x0000089c
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_3_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_3_BITEND 15

//Register::MC_HF_PQ_DECMP_MARK_color_45 0x180998a0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_4_ADDR 0x000008a0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_4_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_4_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_5_ADDR 0x000008a0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_5_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_5_BITEND 15

//Register::MC_HF_PQ_DECMP_MARK_color_67 0x180998a4
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_6_ADDR 0x000008a4
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_6_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_6_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_7_ADDR 0x000008a4
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_7_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_7_BITEND 15

//Register::MC_HF_PQ_DECMP_MARK_color_422 0x180998a8
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_dic_ADDR 0x000008a8
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_dic_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_dic_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_422_ADDR 0x000008a8
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_422_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_mark_color_422_BITEND 15

//Register::MC_HF_PQ_DECMP_ST 0x180998ac
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_error_line_ADDR 0x000008ac
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_error_line_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_error_line_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_package_height_cnt_ADDR 0x000008ac
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_package_height_cnt_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_package_height_cnt_BITEND 13

//Register::MC_HF_PQ_DECMP_CRC_EVEN_G 0x180998b0
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_g_ADDR 0x000008b0
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_g_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_g_BITEND 31

//Register::MC_HF_PQ_DECMP_CRC_EVEN_R 0x180998b4
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_r_ADDR 0x000008b4
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_r_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_r_BITEND 31

//Register::MC_HF_PQ_DECMP_CRC_EVEN_B 0x180998b8
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_b_ADDR 0x000008b8
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_I_decmp_crc_even_b_BITEND 31

//Register::MC_HF_P_PQ_DECMP_ST 0x180998bc
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_error_line_ADDR 0x000008bc
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_error_line_BITSTART 16
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_error_line_BITEND 29

#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_package_height_cnt_ADDR 0x000008bc
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_package_height_cnt_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_package_height_cnt_BITEND 13

//Register::MC_HF_P_PQ_DECMP_CRC_EVEN_G 0x180998d0
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_g_ADDR 0x000008d0
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_g_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_g_BITEND 31

//Register::MC_HF_P_PQ_DECMP_CRC_EVEN_R 0x180998d4
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_r_ADDR 0x000008d4
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_r_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_r_BITEND 31

//Register::MC_HF_P_PQ_DECMP_CRC_EVEN_B 0x180998d8
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_b_ADDR 0x000008d8
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_b_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_crc_even_b_BITEND 31

//Register::MC_HF_PQ_DECMP_PAUSE_CYCLE 0x180998dc
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_measure_en_ADDR 0x000008dc
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_measure_en_BITSTART 31
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_measure_en_BITEND 31

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_long_term_ADDR 0x000008dc
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_long_term_BITSTART 30
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_long_term_BITEND 30

#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_pause_cycle_ADDR 0x000008dc
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_pause_cycle_BITSTART 8
#define FRC_TOP__pqc_pqdc__MC_HF_P_decmp_pause_cycle_BITEND 15

#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_ADDR 0x000008dc
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_BITSTART 0
#define FRC_TOP__pqc_pqdc__MC_HF_decmp_pause_cycle_BITEND 7

//Register::MC_PQ_DECMP_BIST_MODE 0x180998e0
//Register::MC_PQ_DECMP_BIST_STATUS 0x180998e4
#define FRC_TOP__pqc_pqdc__hf_p_pqdc2_bist_fail_0_ADDR 0x000008e4
#define FRC_TOP__pqc_pqdc__hf_p_pqdc2_bist_fail_0_BITSTART 25
#define FRC_TOP__pqc_pqdc__hf_p_pqdc2_bist_fail_0_BITEND 25

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_bist_fail_0_ADDR 0x000008e4
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_bist_fail_0_BITSTART 23
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_bist_fail_0_BITEND 23

#define FRC_TOP__pqc_pqdc__Lf_p_pqdc2_bist_fail_0_ADDR 0x000008e4
#define FRC_TOP__pqc_pqdc__Lf_p_pqdc2_bist_fail_0_BITSTART 22
#define FRC_TOP__pqc_pqdc__Lf_p_pqdc2_bist_fail_0_BITEND 22

#define FRC_TOP__pqc_pqdc__hf_i_pqdc2_bist_fail_0_ADDR 0x000008e4
#define FRC_TOP__pqc_pqdc__hf_i_pqdc2_bist_fail_0_BITSTART 20
#define FRC_TOP__pqc_pqdc__hf_i_pqdc2_bist_fail_0_BITEND 20

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_bist_fail_0_ADDR 0x000008e4
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_bist_fail_0_BITSTART 18
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_bist_fail_0_BITEND 18

#define FRC_TOP__pqc_pqdc__Lf_i_pqdc2_bist_fail_0_ADDR 0x000008e4
#define FRC_TOP__pqc_pqdc__Lf_i_pqdc2_bist_fail_0_BITSTART 17
#define FRC_TOP__pqc_pqdc__Lf_i_pqdc2_bist_fail_0_BITEND 17

//Register::MC_PQ_DECMP_DRF_MODE 0x180998e8
//Register::MC_PQ_DECMP_DRF_STATUS 0x180998ec
#define FRC_TOP__pqc_pqdc__hf_p_Pqdc2_drf_fail_0_ADDR 0x000008ec
#define FRC_TOP__pqc_pqdc__hf_p_Pqdc2_drf_fail_0_BITSTART 31
#define FRC_TOP__pqc_pqdc__hf_p_Pqdc2_drf_fail_0_BITEND 31

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_drf_fail_0_ADDR 0x000008ec
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_drf_fail_0_BITSTART 29
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_drf_fail_0_BITEND 29

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_drf_fail_0_ADDR 0x000008ec
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_drf_fail_0_BITSTART 28
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_drf_fail_0_BITEND 28

#define FRC_TOP__pqc_pqdc__hf_i_Pqdc2_drf_fail_0_ADDR 0x000008ec
#define FRC_TOP__pqc_pqdc__hf_i_Pqdc2_drf_fail_0_BITSTART 26
#define FRC_TOP__pqc_pqdc__hf_i_Pqdc2_drf_fail_0_BITEND 26

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_drf_fail_0_ADDR 0x000008ec
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_drf_fail_0_BITSTART 24
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_drf_fail_0_BITEND 24

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_drf_fail_0_ADDR 0x000008ec
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_drf_fail_0_BITSTART 23
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_drf_fail_0_BITEND 23

//Register::MC_PQ_DECMP_BIST_LS 0x180998f0
#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_test_rwm_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_test_rwm_BITSTART 9
#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_test_rwm_BITEND 9

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_test_rwm_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_test_rwm_BITSTART 8
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_test_rwm_BITEND 8

#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_test_rwm_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_test_rwm_BITSTART 7
#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_test_rwm_BITEND 7

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_test_rwm_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_test_rwm_BITSTART 6
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_test_rwm_BITEND 6

#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_ls_0_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_ls_0_BITSTART 5
#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_ls_0_BITEND 5

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_ls_0_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_ls_0_BITSTART 4
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_ls_0_BITEND 4

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_ls_0_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_ls_0_BITSTART 3
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_ls_0_BITEND 3

#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_ls_0_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_ls_0_BITSTART 2
#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_ls_0_BITEND 2

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_ls_0_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_ls_0_BITSTART 1
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_ls_0_BITEND 1

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_ls_0_ADDR 0x000008f0
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_ls_0_BITSTART 0
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_ls_0_BITEND 0

//Register::MC_PQ_DECMP_BIST_RME_RM 0x180998f4
#define FRC_TOP__pqc_pqdc__hf_p_Pqdc2_rme_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__hf_p_Pqdc2_rme_0_BITSTART 29
#define FRC_TOP__pqc_pqdc__hf_p_Pqdc2_rme_0_BITEND 29

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_rme_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_rme_0_BITSTART 28
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_rme_0_BITEND 28

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_rme_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_rme_0_BITSTART 27
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_rme_0_BITEND 27

#define FRC_TOP__pqc_pqdc__hf_i_Pqdc2_rme_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__hf_i_Pqdc2_rme_0_BITSTART 26
#define FRC_TOP__pqc_pqdc__hf_i_Pqdc2_rme_0_BITEND 26

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_rme_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_rme_0_BITSTART 25
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_rme_0_BITEND 25

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_rme_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_rme_0_BITSTART 24
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_rme_0_BITEND 24

#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_rm_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_rm_0_BITSTART 20
#define FRC_TOP__pqc_pqdc__Hf_p_Pqdc2_rm_0_BITEND 23

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_rm_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_rm_0_BITSTART 16
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc1_rm_0_BITEND 19

#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_rm_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_rm_0_BITSTART 12
#define FRC_TOP__pqc_pqdc__Lf_p_Pqdc2_rm_0_BITEND 15

#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_rm_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_rm_0_BITSTART 8
#define FRC_TOP__pqc_pqdc__Hf_i_Pqdc2_rm_0_BITEND 11

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_rm_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_rm_0_BITSTART 4
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc1_rm_0_BITEND 7

#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_rm_0_ADDR 0x000008f4
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_rm_0_BITSTART 0
#define FRC_TOP__pqc_pqdc__Lf_i_Pqdc2_rm_0_BITEND 3

#define FRC_TOP__PQL_0__pql_rim_ctrl_en_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_ctrl_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_ctrl_en_BITEND 0

#define FRC_TOP__PQL_0__pql_rim_diffth_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_diffth_BITSTART 1
#define FRC_TOP__PQL_0__pql_rim_diffth_BITEND 12

#define FRC_TOP__PQL_0__pql_rim_bigger_th_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_bigger_th_BITSTART 13
#define FRC_TOP__PQL_0__pql_rim_bigger_th_BITEND 17

#define FRC_TOP__PQL_0__pql_rim_smaller_th_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_smaller_th_BITSTART 18
#define FRC_TOP__PQL_0__pql_rim_smaller_th_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_iiralpha_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_iiralpha_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_iiralpha_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_mc_ptrim_shrink_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_mc_ptrim_shrink_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_mc_ptrim_shrink_BITEND 7

#define FRC_TOP__PQL_0__pql_rim_me_pixrim_shrink_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_me_pixrim_shrink_BITSTART 8
#define FRC_TOP__PQL_0__pql_rim_me_pixrim_shrink_BITEND 15

#define FRC_TOP__PQL_0__pql_rim_logoblkrim_hoffset_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_hoffset_BITSTART 16
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_hoffset_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_logoblkrim_voffset_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_voffset_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_voffset_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_logopixrim_hoffset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_logopixrim_hoffset_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_logopixrim_hoffset_BITEND 7

#define FRC_TOP__PQL_0__pql_rim_logopixrim_voffset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_logopixrim_voffset_BITSTART 8
#define FRC_TOP__PQL_0__pql_rim_logopixrim_voffset_BITEND 15

#define FRC_TOP__PQL_0__pql_rim_me1_pixrim_offset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_me1_pixrim_offset_BITSTART 16
#define FRC_TOP__PQL_0__pql_rim_me1_pixrim_offset_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_me1_blkrim_offset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_me1_blkrim_offset_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_me1_blkrim_offset_BITEND 31

#define FRC_TOP__PQL_0__pql_lbmc_switch_bypass_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_switch_bypass_BITSTART 0
#define FRC_TOP__PQL_0__pql_lbmc_switch_bypass_BITEND 7

#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_s2n_cntTh_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_s2n_cntTh_BITSTART 8
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_s2n_cntTh_BITEND 15

#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_s2n_cntTh_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_s2n_cntTh_BITSTART 16
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_s2n_cntTh_BITEND 23

#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_n2s_cntTh_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_n2s_cntTh_BITSTART 24
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_n2s_cntTh_BITEND 31

#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_n2s_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_n2s_cntTh_BITSTART 0
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_n2s_cntTh_BITEND 7

#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_s2n_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_s2n_cntTh_BITSTART 8
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_s2n_cntTh_BITEND 15

#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_s2n_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_s2n_cntTh_BITSTART 16
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_s2n_cntTh_BITEND 23

#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_n2s_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_n2s_cntTh_BITSTART 24
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_n2s_cntTh_BITEND 31

#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_n2s_cntTh_ADDR 0x00004514
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_n2s_cntTh_BITSTART 0
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_n2s_cntTh_BITEND 7

#define FRC_TOP__PQL_0__pql_lbmc_dummy_14_ADDR 0x00004514
#define FRC_TOP__PQL_0__pql_lbmc_dummy_14_BITSTART 8
#define FRC_TOP__PQL_0__pql_lbmc_dummy_14_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_close_bypass_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_close_bypass_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_close_bypass_BITEND 1

#define FRC_TOP__PQL_0__pql_pfv_cdd_num_en_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_pfv_cdd_num_en_BITSTART 2
#define FRC_TOP__PQL_0__pql_pfv_cdd_num_en_BITEND 2

#define FRC_TOP__PQL_0__pql_dh_fblvl_en_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_fblvl_en_BITSTART 3
#define FRC_TOP__PQL_0__pql_dh_fblvl_en_BITEND 3

#define FRC_TOP__PQL_0__pql_dh_meAllDtl_en_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_en_BITSTART 4
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_en_BITEND 4

#define FRC_TOP__PQL_0__pql_phfv0_candi_num_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_phfv0_candi_num_BITSTART 5
#define FRC_TOP__PQL_0__pql_phfv0_candi_num_BITEND 9

#define FRC_TOP__PQL_0__pql_phfv1_candi_num_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_phfv1_candi_num_BITSTART 10
#define FRC_TOP__PQL_0__pql_phfv1_candi_num_BITEND 14

#define FRC_TOP__PQL_0__pql_pfv_cdd_num_dtl_thr_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_pfv_cdd_num_dtl_thr_BITSTART 15
#define FRC_TOP__PQL_0__pql_pfv_cdd_num_dtl_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_dh_off_holdfrm_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_off_holdfrm_BITSTART 24
#define FRC_TOP__PQL_0__pql_dh_off_holdfrm_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_fblvl_holdfrm_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_dh_fblvl_holdfrm_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_fblvl_holdfrm_BITEND 7

#define FRC_TOP__PQL_0__pql_dh_fblvl_th0_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_dh_fblvl_th0_BITSTART 8
#define FRC_TOP__PQL_0__pql_dh_fblvl_th0_BITEND 15

#define FRC_TOP__PQL_0__pql_dh_fblvl_th1_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_dh_fblvl_th1_BITSTART 16
#define FRC_TOP__PQL_0__pql_dh_fblvl_th1_BITEND 23

#define FRC_TOP__PQL_0__pql_pfv_cdd_sc_hold_cnt_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_pfv_cdd_sc_hold_cnt_BITSTART 24
#define FRC_TOP__PQL_0__pql_pfv_cdd_sc_hold_cnt_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th0_ADDR 0x00004520
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th0_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th0_BITEND 24

#define FRC_TOP__PQL_0__pql_dh_dummy_20_ADDR 0x00004520
#define FRC_TOP__PQL_0__pql_dh_dummy_20_BITSTART 25
#define FRC_TOP__PQL_0__pql_dh_dummy_20_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th1_ADDR 0x00004524
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th1_BITEND 24

#define FRC_TOP__PQL_0__pql_dh_dummy_24_ADDR 0x00004524
#define FRC_TOP__PQL_0__pql_dh_dummy_24_BITSTART 25
#define FRC_TOP__PQL_0__pql_dh_dummy_24_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_pfvconf_en_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_pfvconf_en_BITEND 0

#define FRC_TOP__PQL_0__pql_dh_pfvconf_thrL_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_thrL_BITSTART 1
#define FRC_TOP__PQL_0__pql_dh_pfvconf_thrL_BITEND 20

#define FRC_TOP__PQL_0__pql_dh_pfvconf_cnt_thr_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_cnt_thr_BITSTART 21
#define FRC_TOP__PQL_0__pql_dh_pfvconf_cnt_thr_BITEND 26

#define FRC_TOP__PQL_0__pql_dh_pfvconf_holdfrm_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_holdfrm_BITSTART 27
#define FRC_TOP__PQL_0__pql_dh_pfvconf_holdfrm_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_lbmc_switch_en_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_lbmc_switch_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_lbmc_switch_en_BITEND 0

#define FRC_TOP__PQL_0__pql_dh_switch_holdfrm_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_switch_holdfrm_BITSTART 1
#define FRC_TOP__PQL_0__pql_dh_switch_holdfrm_BITEND 8

#define FRC_TOP__PQL_0__pql_dh_fadeInOut_holdfrm_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_holdfrm_BITSTART 9
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_holdfrm_BITEND 13

#define FRC_TOP__PQL_0__pql_dh_fadeInOut_en_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_en_BITSTART 14
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_en_BITEND 14

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_en_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_en_BITSTART 15
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_en_BITEND 15

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_x_thr_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_x_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_x_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_y_thr_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_y_thr_BITSTART 24
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_y_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodpfv_diff_thr_ADDR 0x00004530
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodpfv_diff_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodpfv_diff_thr_BITEND 18

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_apl_thr_ADDR 0x00004530
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_apl_thr_BITSTART 19
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_apl_thr_BITEND 26

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_cnt_thr_ADDR 0x00004530
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_cnt_thr_BITSTART 27
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_cnt_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodRgn_cnt_thr_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodRgn_cnt_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodRgn_cnt_thr_BITEND 4

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodrgn_sad_thr_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodrgn_sad_thr_BITSTART 5
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodrgn_sad_thr_BITEND 14

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_holdfrm_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_holdfrm_BITSTART 15
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_holdfrm_BITEND 19

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_cnt_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_cnt_BITSTART 20
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_cnt_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_ucof_ADDR 0x00004538
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_ucof_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_ucof_BITEND 11

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badpfv_diff_thr_ADDR 0x00004538
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badpfv_diff_thr_BITSTART 12
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badpfv_diff_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_sad_thr_ADDR 0x0000453C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_sad_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_sad_thr_BITEND 9

#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_cnt_thr_ADDR 0x0000453C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_cnt_thr_BITSTART 10
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_cnt_thr_BITEND 21

#define FRC_TOP__PQL_0__pql_dh_dummy_3c_ADDR 0x0000453C
#define FRC_TOP__PQL_0__pql_dh_dummy_3c_BITSTART 22
#define FRC_TOP__PQL_0__pql_dh_dummy_3c_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_ucof_thr_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_ucof_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_ucof_thr_BITEND 11

#define FRC_TOP__PQL_0__pql_dh_panning_en_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_panning_en_BITSTART 12
#define FRC_TOP__PQL_0__pql_dh_panning_en_BITEND 12

#define FRC_TOP__PQL_0__pql_dh_panning_holdfrm_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_panning_holdfrm_BITSTART 13
#define FRC_TOP__PQL_0__pql_dh_panning_holdfrm_BITEND 17

#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Cnt_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Cnt_BITSTART 18
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Cnt_BITEND 29

#define FRC_TOP__PQL_0__pql_dh_dummy_40_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_dummy_40_BITSTART 30
#define FRC_TOP__PQL_0__pql_dh_dummy_40_BITEND 31

#define FRC_TOP__PQL_0__pql_zmv_adapt_pnt_GMV_Small_Y1_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_zmv_adapt_pnt_GMV_Small_Y1_BITSTART 0
#define FRC_TOP__PQL_0__pql_zmv_adapt_pnt_GMV_Small_Y1_BITEND 12

#define FRC_TOP__PQL_0__pql_zmv_adapt_pnt_GMV_Big_Y1_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_zmv_adapt_pnt_GMV_Big_Y1_BITSTART 13
#define FRC_TOP__PQL_0__pql_zmv_adapt_pnt_GMV_Big_Y1_BITEND 25

#define FRC_TOP__PQL_0__pql_dh_me1_ip_dc_obme_mode_on_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_dh_me1_ip_dc_obme_mode_on_BITSTART 26
#define FRC_TOP__PQL_0__pql_dh_me1_ip_dc_obme_mode_on_BITEND 27

#define FRC_TOP__PQL_0__pql_dh_me1_pi_dc_obme_mode_on_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_dh_me1_pi_dc_obme_mode_on_BITSTART 28
#define FRC_TOP__PQL_0__pql_dh_me1_pi_dc_obme_mode_on_BITEND 29

#define FRC_TOP__PQL_0__pql_dh_me1_ip_ac_obme_mode_on_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_dh_me1_ip_ac_obme_mode_on_BITSTART 30
#define FRC_TOP__PQL_0__pql_dh_me1_ip_ac_obme_mode_on_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_me1_pi_ac_obme_mode_on_ADDR 0x00004548
#define FRC_TOP__PQL_0__pql_dh_me1_pi_ac_obme_mode_on_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_me1_pi_ac_obme_mode_on_BITEND 1

#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_en_ADDR 0x00004548
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_en_BITSTART 2
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_en_BITEND 2

#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_mvx_diff_thr_ADDR 0x00004548
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_mvx_diff_thr_BITSTART 3
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_mvx_diff_thr_BITEND 13

#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_mvy_diff_thr_ADDR 0x00004548
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_mvy_diff_thr_BITSTART 14
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_mvy_diff_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_1st_gmv_ratio_thr_ADDR 0x00004548
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_1st_gmv_ratio_thr_BITSTART 24
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_1st_gmv_ratio_thr_BITEND 27

#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_2nd_gmv_ratio_thr_ADDR 0x00004548
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_2nd_gmv_ratio_thr_BITSTART 28
#define FRC_TOP__PQL_0__pql_me1_gmvd_sel_2nd_gmv_ratio_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_SA_good_rgn_SAD_th_ADDR 0x0000454C
#define FRC_TOP__PQL_0__pql_SA_good_rgn_SAD_th_BITSTART 0
#define FRC_TOP__PQL_0__pql_SA_good_rgn_SAD_th_BITEND 19

#define FRC_TOP__PQL_0__pql_SA_good_rgn_unconf_th_ADDR 0x0000454C
#define FRC_TOP__PQL_0__pql_SA_good_rgn_unconf_th_BITSTART 20
#define FRC_TOP__PQL_0__pql_SA_good_rgn_unconf_th_BITEND 31

#define FRC_TOP__PQL_0__pql_SA_bad_rgn_SAD_th_ADDR 0x00004550
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_SAD_th_BITSTART 0
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_SAD_th_BITEND 19

#define FRC_TOP__PQL_0__pql_SA_bad_rgn_unconf_th_ADDR 0x00004550
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_unconf_th_BITSTART 20
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_unconf_th_BITEND 31

#define FRC_TOP__PQL_0__pql_SA_good_rgn_TC_th_ADDR 0x00004554
#define FRC_TOP__PQL_0__pql_SA_good_rgn_TC_th_BITSTART 0
#define FRC_TOP__PQL_0__pql_SA_good_rgn_TC_th_BITEND 11

#define FRC_TOP__PQL_0__pql_SA_bad_rgn_TC_th_ADDR 0x00004554
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_TC_th_BITSTART 12
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_TC_th_BITEND 23

#define FRC_TOP__PQL_0__pql_SA_good_scene_enter_cnt_ADDR 0x00004554
#define FRC_TOP__PQL_0__pql_SA_good_scene_enter_cnt_BITSTART 24
#define FRC_TOP__PQL_0__pql_SA_good_scene_enter_cnt_BITEND 27

#define FRC_TOP__PQL_0__pql_SA_bad_scene_enter_cnt_ADDR 0x00004554
#define FRC_TOP__PQL_0__pql_SA_bad_scene_enter_cnt_BITSTART 27
#define FRC_TOP__PQL_0__pql_SA_bad_scene_enter_cnt_BITEND 31

#define FRC_TOP__PQL_0__pql_SA_good_rgn_num_th_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_SA_good_rgn_num_th_BITSTART 0
#define FRC_TOP__PQL_0__pql_SA_good_rgn_num_th_BITEND 4

#define FRC_TOP__PQL_0__pql_SA_bad_rgn_num_th_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_num_th_BITSTART 5
#define FRC_TOP__PQL_0__pql_SA_bad_rgn_num_th_BITEND 9

#define FRC_TOP__PQL_0__pql_SA_bad_scene_keep_cnt_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_SA_bad_scene_keep_cnt_BITSTART 10
#define FRC_TOP__PQL_0__pql_SA_bad_scene_keep_cnt_BITEND 12

#define FRC_TOP__PQL_0__pql_SA_en_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_SA_en_BITSTART 13
#define FRC_TOP__PQL_0__pql_SA_en_BITEND 13

#define FRC_TOP__PQL_0__pql_mv_accord_en_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_mv_accord_en_BITSTART 14
#define FRC_TOP__PQL_0__pql_mv_accord_en_BITEND 14

#define FRC_TOP__PQL_0__pql_mv_accord_mvx_thr_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_mv_accord_mvx_thr_BITSTART 15
#define FRC_TOP__PQL_0__pql_mv_accord_mvx_thr_BITEND 20

#define FRC_TOP__PQL_0__pql_mv_accord_mvy_thr_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_mv_accord_mvy_thr_BITSTART 21
#define FRC_TOP__PQL_0__pql_mv_accord_mvy_thr_BITEND 25

#define FRC_TOP__PQL_0__pql_mv_accord_gmv_ratio_thr_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_mv_accord_gmv_ratio_thr_BITSTART 26
#define FRC_TOP__PQL_0__pql_mv_accord_gmv_ratio_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_mv_accord_hold_cnt_ADDR 0x0000455C
#define FRC_TOP__PQL_0__pql_mv_accord_hold_cnt_BITSTART 0
#define FRC_TOP__PQL_0__pql_mv_accord_hold_cnt_BITEND 5

#define FRC_TOP__PQL_0__pql_dh_dummy_5c_ADDR 0x0000455C
#define FRC_TOP__PQL_0__pql_dh_dummy_5c_BITSTART 6
#define FRC_TOP__PQL_0__pql_dh_dummy_5c_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_60_ADDR 0x00004560
#define FRC_TOP__PQL_0__pql_dh_dummy_60_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_60_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_64_ADDR 0x00004564
#define FRC_TOP__PQL_0__pql_dh_dummy_64_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_64_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_low_ADDR 0x00004568
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_low_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_low_BITEND 19

#define FRC_TOP__PQL_0__pql_dh_dummy_68_ADDR 0x00004568
#define FRC_TOP__PQL_0__pql_dh_dummy_68_BITSTART 20
#define FRC_TOP__PQL_0__pql_dh_dummy_68_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_hig_ADDR 0x0000456C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_hig_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_hig_BITEND 19

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_frm_cnt_ADDR 0x0000456C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_frm_cnt_BITSTART 20
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_frm_cnt_BITEND 23

#define FRC_TOP__PQL_0__pql_dh_dummy_6c_ADDR 0x0000456C
#define FRC_TOP__PQL_0__pql_dh_dummy_6c_BITSTART 24
#define FRC_TOP__PQL_0__pql_dh_dummy_6c_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fadeInOut_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fadeInOut_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fadeInOut_en_BITEND 0

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_en_BITSTART 1
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_en_BITEND 1

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_en_BITSTART 2
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_en_BITEND 2

#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_en_BITSTART 3
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_en_BITEND 3

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_en_BITSTART 4
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_en_BITEND 4

#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_en_BITSTART 5
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_en_BITEND 5

#define FRC_TOP__PQL_0__pql_scAls_fdIO_sc_clear_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_sc_clear_en_BITSTART 6
#define FRC_TOP__PQL_0__pql_scAls_fdIO_sc_clear_en_BITEND 6

#define FRC_TOP__PQL_0__pql_scAls_fdIO_dh_close_thr_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_dh_close_thr_BITSTART 7
#define FRC_TOP__PQL_0__pql_scAls_fdIO_dh_close_thr_BITEND 11

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_low_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_low_BITSTART 12
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_low_BITEND 21

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_hig_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_hig_BITSTART 22
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_hig_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_low_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_low_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_low_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_hig_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_hig_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_hig_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_low_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_low_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_low_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_hig_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_hig_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_hig_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_dcsad_thr_ADDR 0x00004578
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_dcsad_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_dcsad_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_low_ADDR 0x0000457C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_low_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_low_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_hig_ADDR 0x0000457C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_hig_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_hig_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_alpha_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_alpha_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_alpha_BITEND 3

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_holdfrm_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_holdfrm_BITSTART 4
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_holdfrm_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com1_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com1_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com1_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com2_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com2_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com2_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com3_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com3_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com3_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com1_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com1_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com1_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com2_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com2_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com2_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com3_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com3_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com3_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO1_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO1_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO1_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO2_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO2_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO2_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO3_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO3_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO3_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO1_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO1_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO1_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO2_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO2_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO2_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO3_ADDR 0x0000458C
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO3_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO3_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dummy_8c_ADDR 0x0000458C
#define FRC_TOP__PQL_0__pql_scAls_dummy_8c_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dummy_8c_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_en_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_en_BITEND 0

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr0_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr0_BITSTART 1
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr0_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr0_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr0_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr0_BITEND 21

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr1_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr1_BITSTART 22
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr1_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr1_ADDR 0x00004594
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr1_BITEND 10

#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr0_ADDR 0x00004594
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr0_BITSTART 11
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr0_BITEND 22

#define FRC_TOP__PQL_0__pql_dynSR_mvx_range0_ADDR 0x00004594
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range0_BITSTART 23
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range0_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr1_ADDR 0x00004598
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr1_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr0_ADDR 0x00004598
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr0_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr0_BITEND 23

#define FRC_TOP__PQL_0__pql_dynSR_mvy_range0_ADDR 0x00004598
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range0_BITSTART 24
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range0_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr1_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr1_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_mvx_range1_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range1_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range1_BITEND 20

#define FRC_TOP__PQL_0__pql_dynSR_mvy_range1_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range1_BITSTART 21
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range1_BITEND 28

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_en_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_en_BITSTART 29
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_en_BITEND 29

#define FRC_TOP__PQL_0__pql_dynSR_dummy_9c_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_dummy_9c_BITSTART 30
#define FRC_TOP__PQL_0__pql_dynSR_dummy_9c_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr0_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr0_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr0_BITEND 5

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr1_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr1_BITSTART 6
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr1_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr0_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr0_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr0_BITEND 17

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr1_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr1_BITSTART 18
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr1_BITEND 23

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_gmv_ratio_th_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_gmv_ratio_th_BITSTART 24
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_gmv_ratio_th_BITEND 29

#define FRC_TOP__PQL_0__pql_dummy_a0_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dummy_a0_BITSTART 30
#define FRC_TOP__PQL_0__pql_dummy_a0_BITEND 31

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_l_ADDR 0x000045A4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_l_BITEND 27

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_rmv_ratio_th_l_ADDR 0x000045A4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_rmv_ratio_th_l_BITSTART 28
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_rmv_ratio_th_l_BITEND 31

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_h_ADDR 0x000045A8
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_h_BITSTART 0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_h_BITEND 27

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_rmv_ratio_th_h_ADDR 0x000045A8
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_rmv_ratio_th_h_BITSTART 28
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_rmv_ratio_th_h_BITEND 31

#define FRC_TOP__PQL_0__pql_dummy_ac_ADDR 0x000045AC
#define FRC_TOP__PQL_0__pql_dummy_ac_BITSTART 0
#define FRC_TOP__PQL_0__pql_dummy_ac_BITEND 31

#define FRC_TOP__PQL_0__pql_dummy_b0_ADDR 0x000045B0
#define FRC_TOP__PQL_0__pql_dummy_b0_BITSTART 0
#define FRC_TOP__PQL_0__pql_dummy_b0_BITEND 31

#define FRC_TOP__PQL_0__pql_dummy_b4_ADDR 0x000045B4
#define FRC_TOP__PQL_0__pql_dummy_b4_BITSTART 0
#define FRC_TOP__PQL_0__pql_dummy_b4_BITEND 31

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x1_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x1_BITEND 3

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x2_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x2_BITSTART 4
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x2_BITEND 7

#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_com_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_com_BITSTART 8
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_com_BITEND 15

#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_fdIO_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_fdIO_BITSTART 16
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_fdIO_BITEND 23

#define FRC_TOP__PQL_0__pql_dummy_b8_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dummy_b8_BITSTART 24
#define FRC_TOP__PQL_0__pql_dummy_b8_BITEND 31

#define FRC_TOP__PQL_0__pql_dynME_ac_dc_bld_apl_holdfrm_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_ac_dc_bld_apl_holdfrm_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynME_ac_dc_bld_apl_holdfrm_BITEND 7

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_com_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_com_BITSTART 8
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_com_BITEND 11

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_fdIO_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_fdIO_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_fdIO_BITEND 15

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_sc_clear_en_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_sc_clear_en_BITSTART 16
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_sc_clear_en_BITEND 16

#define FRC_TOP__PQL_0__pql_scAls_PanRMV_FitNumThr_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_FitNumThr_BITSTART 17
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_FitNumThr_BITEND 31

#define FRC_TOP__PQL_0__pql_fastMotion_hpan_th_ADDR 0x000045C0
#define FRC_TOP__PQL_0__pql_fastMotion_hpan_th_BITSTART 0
#define FRC_TOP__PQL_0__pql_fastMotion_hpan_th_BITEND 7

#define FRC_TOP__PQL_0__pql_fastMotion_vpan_th_ADDR 0x000045C0
#define FRC_TOP__PQL_0__pql_fastMotion_vpan_th_BITSTART 8
#define FRC_TOP__PQL_0__pql_fastMotion_vpan_th_BITEND 15

#define FRC_TOP__PQL_0__pql_fastMotion_cnt2_th_ADDR 0x000045C0
#define FRC_TOP__PQL_0__pql_fastMotion_cnt2_th_BITSTART 16
#define FRC_TOP__PQL_0__pql_fastMotion_cnt2_th_BITEND 23

#define FRC_TOP__PQL_0__pql_fastMotion_glbfb_min_ADDR 0x000045C0
#define FRC_TOP__PQL_0__pql_fastMotion_glbfb_min_BITSTART 24
#define FRC_TOP__PQL_0__pql_fastMotion_glbfb_min_BITEND 31

#define FRC_TOP__PQL_0__pql_fastMotion_det_en_ADDR 0x000045C4
#define FRC_TOP__PQL_0__pql_fastMotion_det_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_fastMotion_det_en_BITEND 0

#define FRC_TOP__PQL_0__pql_fastMotion_gfb_en_ADDR 0x000045C4
#define FRC_TOP__PQL_0__pql_fastMotion_gfb_en_BITSTART 1
#define FRC_TOP__PQL_0__pql_fastMotion_gfb_en_BITEND 1

#define FRC_TOP__PQL_0__pql_fastMotion_glb_dtl_th_ADDR 0x000045C4
#define FRC_TOP__PQL_0__pql_fastMotion_glb_dtl_th_BITSTART 2
#define FRC_TOP__PQL_0__pql_fastMotion_glb_dtl_th_BITEND 17

#define FRC_TOP__PQL_0__pql_dummy_c4_ADDR 0x000045C4
#define FRC_TOP__PQL_0__pql_dummy_c4_BITSTART 18
#define FRC_TOP__PQL_0__pql_dummy_c4_BITEND 31

#define FRC_TOP__PQL_0__pql_dummy_c8_ADDR 0x000045C8
#define FRC_TOP__PQL_0__pql_dummy_c8_BITSTART 0
#define FRC_TOP__PQL_0__pql_dummy_c8_BITEND 31

#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Uamount_thr_gain_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Uamount_thr_gain_BITSTART 0
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Uamount_thr_gain_BITEND 7

#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Vamount_thr_gain_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Vamount_thr_gain_BITSTART 8
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Vamount_thr_gain_BITEND 15

#define FRC_TOP__PQL_0__pql_patch_RidingHorse_mvx_thr_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_mvx_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_mvx_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_patch_RidingHorse_mvy_thr_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_mvy_thr_BITSTART 24
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_mvy_thr_BITEND 30

#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Detect_en_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Detect_en_BITSTART 31
#define FRC_TOP__PQL_0__pql_patch_RidingHorse_Detect_en_BITEND 31

#define FRC_TOP__PQL_0__pql_patch_HF1_Hdtl_thr_gain_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_patch_HF1_Hdtl_thr_gain_BITSTART 0
#define FRC_TOP__PQL_0__pql_patch_HF1_Hdtl_thr_gain_BITEND 7

#define FRC_TOP__PQL_0__pql_patch_HF1_Vdtl_thr_gain_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_patch_HF1_Vdtl_thr_gain_BITSTART 8
#define FRC_TOP__PQL_0__pql_patch_HF1_Vdtl_thr_gain_BITEND 15

#define FRC_TOP__PQL_0__pql_patch_HF1_mvx_thr_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_patch_HF1_mvx_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_patch_HF1_mvx_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_patch_HF1_mvy_thr_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_patch_HF1_mvy_thr_BITSTART 24
#define FRC_TOP__PQL_0__pql_patch_HF1_mvy_thr_BITEND 30

#define FRC_TOP__PQL_0__pql_patch_HF1_Detect_en_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_patch_HF1_Detect_en_BITSTART 31
#define FRC_TOP__PQL_0__pql_patch_HF1_Detect_en_BITEND 31

#define FRC_TOP__PQL_0__pql_patch_HF2_Hdtl_thr_gain_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_patch_HF2_Hdtl_thr_gain_BITSTART 0
#define FRC_TOP__PQL_0__pql_patch_HF2_Hdtl_thr_gain_BITEND 7

#define FRC_TOP__PQL_0__pql_patch_HF2_Vdtl_thr_gain_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_patch_HF2_Vdtl_thr_gain_BITSTART 8
#define FRC_TOP__PQL_0__pql_patch_HF2_Vdtl_thr_gain_BITEND 15

#define FRC_TOP__PQL_0__pql_patch_HF2_mvx_thr_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_patch_HF2_mvx_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_patch_HF2_mvx_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_patch_HF2_mvy_thr_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_patch_HF2_mvy_thr_BITSTART 24
#define FRC_TOP__PQL_0__pql_patch_HF2_mvy_thr_BITEND 30

#define FRC_TOP__PQL_0__pql_patch_HF2_Detect_en_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_patch_HF2_Detect_en_BITSTART 31
#define FRC_TOP__PQL_0__pql_patch_HF2_Detect_en_BITEND 31

#define FRC_TOP__PQL_0__pql_patch_HF3_Hdtl_thr_gain_ADDR 0x000045D8
#define FRC_TOP__PQL_0__pql_patch_HF3_Hdtl_thr_gain_BITSTART 0
#define FRC_TOP__PQL_0__pql_patch_HF3_Hdtl_thr_gain_BITEND 7

#define FRC_TOP__PQL_0__pql_patch_HF3_Vdtl_thr_gain_ADDR 0x000045D8
#define FRC_TOP__PQL_0__pql_patch_HF3_Vdtl_thr_gain_BITSTART 8
#define FRC_TOP__PQL_0__pql_patch_HF3_Vdtl_thr_gain_BITEND 15

#define FRC_TOP__PQL_0__pql_patch_HF3_mvx_thr_ADDR 0x000045D8
#define FRC_TOP__PQL_0__pql_patch_HF3_mvx_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_patch_HF3_mvx_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_patch_HF3_mvy_thr_ADDR 0x000045D8
#define FRC_TOP__PQL_0__pql_patch_HF3_mvy_thr_BITSTART 24
#define FRC_TOP__PQL_0__pql_patch_HF3_mvy_thr_BITEND 30

#define FRC_TOP__PQL_0__pql_patch_HF3_Detect_en_ADDR 0x000045D8
#define FRC_TOP__PQL_0__pql_patch_HF3_Detect_en_BITSTART 31
#define FRC_TOP__PQL_0__pql_patch_HF3_Detect_en_BITEND 31

#define FRC_TOP__PQL_0__pql_dummy_dc_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_dummy_dc_BITSTART 0
#define FRC_TOP__PQL_0__pql_dummy_dc_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dyn_SADGain_thr_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_scAls_dyn_SADGain_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dyn_SADGain_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_dummy_dc1_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_dummy_dc1_BITSTART 24
#define FRC_TOP__PQL_0__pql_dummy_dc1_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_thr_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_thr_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_unconf_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_unconf_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_unconf_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_s2m_diffmv_thr_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_diffmv_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_s2m_diffmv_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_s2m_cnt_iir_alpha_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_cnt_iir_alpha_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_s2m_cnt_iir_alpha_BITEND 27

#define FRC_TOP__PQL_0__pql_fb_gmvratio_use_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_fb_gmvratio_use_BITSTART 28
#define FRC_TOP__PQL_0__pql_fb_gmvratio_use_BITEND 28

#define FRC_TOP__PQL_0__pql_scAls_s2m_method_sel_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_method_sel_BITSTART 29
#define FRC_TOP__PQL_0__pql_scAls_s2m_method_sel_BITEND 29

#define FRC_TOP__PQL_0__pql_dummy_e0_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_dummy_e0_BITSTART 30
#define FRC_TOP__PQL_0__pql_dummy_e0_BITEND 31

#define FRC_TOP__PQL_0__pql_patch_dummy_e4_ADDR 0x000045E4
#define FRC_TOP__PQL_0__pql_patch_dummy_e4_BITSTART 0
#define FRC_TOP__PQL_0__pql_patch_dummy_e4_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_Detect_en_ADDR 0x000045E8
#define FRC_TOP__PQL_0__pql_scAls_RgPan_Detect_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_Detect_en_BITEND 0

#define FRC_TOP__PQL_0__pql_scAls_RgPan_alp_th_ADDR 0x000045E8
#define FRC_TOP__PQL_0__pql_scAls_RgPan_alp_th_BITSTART 1
#define FRC_TOP__PQL_0__pql_scAls_RgPan_alp_th_BITEND 8

#define FRC_TOP__PQL_0__pql_patch_dummy_e8_ADDR 0x000045E8
#define FRC_TOP__PQL_0__pql_patch_dummy_e8_BITSTART 9
#define FRC_TOP__PQL_0__pql_patch_dummy_e8_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_l_ADDR 0x000045EC
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_l_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_h_ADDR 0x000045EC
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_h_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_h_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_l_ADDR 0x000045F0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_l_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_h_ADDR 0x000045F4
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_h_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_h_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_l_ADDR 0x000045F8
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_l_BITEND 27

#define FRC_TOP__PQL_0__pql_dummy_f8_ADDR 0x000045F8
#define FRC_TOP__PQL_0__pql_dummy_f8_BITSTART 28
#define FRC_TOP__PQL_0__pql_dummy_f8_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_h_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_h_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_h_BITEND 27

#define FRC_TOP__PQL_0__pql_debug_info_Show_en_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_debug_info_Show_en_BITSTART 28
#define FRC_TOP__PQL_0__pql_debug_info_Show_en_BITEND 28

#define FRC_TOP__PQL_0__pql_onefifth_intp_en_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_onefifth_intp_en_BITSTART 29
#define FRC_TOP__PQL_0__pql_onefifth_intp_en_BITEND 29

#define FRC_TOP__PQL_0__pql_input_intp_en_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_input_intp_en_BITSTART 30
#define FRC_TOP__PQL_0__pql_input_intp_en_BITEND 30

#define FRC_TOP__PQL_0__pql_output_intp_en_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_output_intp_en_BITSTART 31
#define FRC_TOP__PQL_0__pql_output_intp_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_det_bypass_ADDR 0x00004600
#define FRC_TOP__PQL_1__pql_film_det_bypass_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_det_bypass_BITEND 0

#define FRC_TOP__PQL_1__pql_film_det_cadence_en_ADDR 0x00004600
#define FRC_TOP__PQL_1__pql_film_det_cadence_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_film_det_cadence_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_mot_rgn_diff_wgt_ADDR 0x00004604
#define FRC_TOP__PQL_1__pql_film_mot_rgn_diff_wgt_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_mot_rgn_diff_wgt_BITEND 3

#define FRC_TOP__PQL_1__pql_film_mot_all_diff_wgt_ADDR 0x00004604
#define FRC_TOP__PQL_1__pql_film_mot_all_diff_wgt_BITSTART 4
#define FRC_TOP__PQL_1__pql_film_mot_all_diff_wgt_BITEND 7

#define FRC_TOP__PQL_1__pql_film_mot_all_min_ADDR 0x00004604
#define FRC_TOP__PQL_1__pql_film_mot_all_min_BITSTART 8
#define FRC_TOP__PQL_1__pql_film_mot_all_min_BITEND 31

#define FRC_TOP__PQL_1__pql_film_enter_22_cnt_gain_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_enter_22_cnt_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_enter_22_cnt_gain_BITEND 3

#define FRC_TOP__PQL_1__pql_film_enter_32_cnt_gain_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_enter_32_cnt_gain_BITSTART 4
#define FRC_TOP__PQL_1__pql_film_enter_32_cnt_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_film_enter_else_cnt_gain_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_enter_else_cnt_gain_BITSTART 8
#define FRC_TOP__PQL_1__pql_film_enter_else_cnt_gain_BITEND 11

#define FRC_TOP__PQL_1__pql_film_quit_big_mot_wgt_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_quit_big_mot_wgt_BITSTART 12
#define FRC_TOP__PQL_1__pql_film_quit_big_mot_wgt_BITEND 15

#define FRC_TOP__PQL_1__pql_film_quit_sml_mot_wgt_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_quit_sml_mot_wgt_BITSTART 16
#define FRC_TOP__PQL_1__pql_film_quit_sml_mot_wgt_BITEND 19

#define FRC_TOP__PQL_1__pql_film_quit_mot_wgt_auto_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_quit_mot_wgt_auto_en_BITSTART 20
#define FRC_TOP__PQL_1__pql_film_quit_mot_wgt_auto_en_BITEND 20

#define FRC_TOP__PQL_1__pql_film_dbg_param1_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_dbg_param1_en_BITSTART 21
#define FRC_TOP__PQL_1__pql_film_dbg_param1_en_BITEND 25

#define FRC_TOP__PQL_1__pql_film_mix_mode_det_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_det_en_BITSTART 26
#define FRC_TOP__PQL_1__pql_film_mix_mode_det_en_BITEND 26

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn1_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn1_en_BITSTART 27
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn1_en_BITEND 27

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn2_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn2_en_BITSTART 28
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn2_en_BITEND 28

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn3_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn3_en_BITSTART 29
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn3_en_BITEND 29

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn4_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn4_en_BITSTART 30
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn4_en_BITEND 30

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn5_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn5_en_BITSTART 31
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn5_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_mix_mode_enter_cnt_th_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_mix_mode_enter_cnt_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_mix_mode_enter_cnt_th_BITEND 7

#define FRC_TOP__PQL_1__pql_film_mix_mode_cnt_max_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_mix_mode_cnt_max_BITSTART 8
#define FRC_TOP__PQL_1__pql_film_mix_mode_cnt_max_BITEND 15

#define FRC_TOP__PQL_1__pql_film_quit_cnt_th_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_quit_cnt_th_BITSTART 16
#define FRC_TOP__PQL_1__pql_film_quit_cnt_th_BITEND 23

#define FRC_TOP__PQL_1__pql_film_quit_prd_th_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_quit_prd_th_BITSTART 24
#define FRC_TOP__PQL_1__pql_film_quit_prd_th_BITEND 31

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_min_mot_ADDR 0x00004610
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_min_mot_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_min_mot_BITEND 27

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_mot_wgt_ADDR 0x00004610
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_mot_wgt_BITSTART 28
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_mot_wgt_BITEND 31

#define FRC_TOP__PQL_1__pql_film_dbg_param2_en_ADDR 0x00004614
#define FRC_TOP__PQL_1__pql_film_dbg_param2_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_dbg_param2_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_dbg_cnt_ADDR 0x00004618
#define FRC_TOP__PQL_1__pql_film_dbg_cnt_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_dbg_cnt_BITEND 31

#define FRC_TOP__PQL_1__pql_film_mix_mode_en_ADDR 0x0000461C
#define FRC_TOP__PQL_1__pql_film_mix_mode_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_mix_mode_en_BITEND 0

#define FRC_TOP__PQL_1__pql_film_dummy_1c_ADDR 0x0000461C
#define FRC_TOP__PQL_1__pql_film_dummy_1c_BITSTART 1
#define FRC_TOP__PQL_1__pql_film_dummy_1c_BITEND 31

#define FRC_TOP__PQL_1__pql_phT_autoGen_en_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_autoGen_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_phT_autoGen_en_BITEND 0

#define FRC_TOP__PQL_1__pql_phT_dejudder_lvl_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_dejudder_lvl_BITSTART 1
#define FRC_TOP__PQL_1__pql_phT_dejudder_lvl_BITEND 5

#define FRC_TOP__PQL_1__pql_phT_deblur_lvl_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_deblur_lvl_BITSTART 6
#define FRC_TOP__PQL_1__pql_phT_deblur_lvl_BITEND 10

#define FRC_TOP__PQL_1__pql_phT_cadence_id_mode_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_cadence_id_mode_BITSTART 11
#define FRC_TOP__PQL_1__pql_phT_cadence_id_mode_BITEND 12

#define FRC_TOP__PQL_1__pql_phT_cadence_id_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_cadence_id_BITSTART 13
#define FRC_TOP__PQL_1__pql_phT_cadence_id_BITEND 16

#define FRC_TOP__PQL_1__pql_phT_in_3d_format_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_in_3d_format_BITSTART 17
#define FRC_TOP__PQL_1__pql_phT_in_3d_format_BITEND 19

#define FRC_TOP__PQL_1__pql_phT_out_3d_format_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_out_3d_format_BITSTART 20
#define FRC_TOP__PQL_1__pql_phT_out_3d_format_BITEND 21

#define FRC_TOP__PQL_1__pql_phT_out_mode_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_out_mode_BITSTART 22
#define FRC_TOP__PQL_1__pql_phT_out_mode_BITEND 23

#define FRC_TOP__PQL_1__pql_phT_out_LRsamePh_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_out_LRsamePh_BITSTART 24
#define FRC_TOP__PQL_1__pql_phT_out_LRsamePh_BITEND 24

#define FRC_TOP__PQL_1__pql_phT_filmPh_sw_en_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_filmPh_sw_en_BITSTART 25
#define FRC_TOP__PQL_1__pql_phT_filmPh_sw_en_BITEND 25

#define FRC_TOP__PQL_1__pql_phT_filmPh_pf_en_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_filmPh_pf_en_BITSTART 26
#define FRC_TOP__PQL_1__pql_phT_filmPh_pf_en_BITEND 26

#define FRC_TOP__PQL_1__pql_phT_force_table_gen_en_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_force_table_gen_en_BITSTART 27
#define FRC_TOP__PQL_1__pql_phT_force_table_gen_en_BITEND 27

#define FRC_TOP__PQL_1__pql_phT_dummy_20_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_dummy_20_BITSTART 28
#define FRC_TOP__PQL_1__pql_phT_dummy_20_BITEND 31

#define FRC_TOP__PQL_1__pql_phT_input_dly_ADDR 0x00004624
#define FRC_TOP__PQL_1__pql_phT_input_dly_BITSTART 0
#define FRC_TOP__PQL_1__pql_phT_input_dly_BITEND 7

#define FRC_TOP__PQL_1__pql_fblvl_iir_up_good_ADDR 0x00004624
#define FRC_TOP__PQL_1__pql_fblvl_iir_up_good_BITSTART 8
#define FRC_TOP__PQL_1__pql_fblvl_iir_up_good_BITEND 19

#define FRC_TOP__PQL_1__pql_phT_dummy_24_ADDR 0x00004624
#define FRC_TOP__PQL_1__pql_phT_dummy_24_BITSTART 20
#define FRC_TOP__PQL_1__pql_phT_dummy_24_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_ctrl_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_ctrl_en_BITEND 0

#define FRC_TOP__PQL_1__pql_fb_badregion_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_badregion_ctrl_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_fb_badregion_ctrl_en_BITEND 1

#define FRC_TOP__PQL_1__pql_fb_gmv_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_gmv_ctrl_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_fb_gmv_ctrl_en_BITEND 2

#define FRC_TOP__PQL_1__pql_fb_occl_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_occl_ctrl_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_fb_occl_ctrl_en_BITEND 3

#define FRC_TOP__PQL_1__pql_fblvl_map_y2_good_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fblvl_map_y2_good_BITSTART 4
#define FRC_TOP__PQL_1__pql_fblvl_map_y2_good_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th1_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th1_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th1_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th2_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th2_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th2_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_good_scene_hold_cnt_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_good_scene_hold_cnt_BITSTART 28
#define FRC_TOP__PQL_1__pql_fb_good_scene_hold_cnt_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_tc_th_h_ADDR 0x0000462C
#define FRC_TOP__PQL_1__pql_fb_tc_th_h_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_th_h_BITEND 26

#define FRC_TOP__PQL_1__pql_fb_tc_th_l_ADDR 0x00004630
#define FRC_TOP__PQL_1__pql_fb_tc_th_l_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_th_l_BITEND 26

#define FRC_TOP__PQL_1__pql_fb_tc_iir_up_ADDR 0x00004634
#define FRC_TOP__PQL_1__pql_fb_tc_iir_up_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_iir_up_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_tc_iir_down_ADDR 0x00004634
#define FRC_TOP__PQL_1__pql_fb_tc_iir_down_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_tc_iir_down_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_tc_limit_gain_ADDR 0x00004634
#define FRC_TOP__PQL_1__pql_fb_tc_limit_gain_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_tc_limit_gain_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_tc_limit_val_ADDR 0x00004638
#define FRC_TOP__PQL_1__pql_fb_tc_limit_val_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_limit_val_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_iir_up_ADDR 0x0000463C
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_up_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_up_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_lvl_iir_down_ADDR 0x0000463C
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_down_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_down_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_sc_gain_ADDR 0x0000463C
#define FRC_TOP__PQL_1__pql_fb_sc_gain_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_sc_gain_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_sc_slope_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_sc_slope_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_sc_slope_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_sc_hold_cnt_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_sc_hold_cnt_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_sc_hold_cnt_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_sc_norm_cnt_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_sc_norm_cnt_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_sc_norm_cnt_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_up_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_up_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_up_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_down_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_down_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_down_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_badrgn_center_gain_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_gain_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_gain_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_badrgn_center_oft_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_oft_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_oft_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_badrgn_gain_iir_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_gain_iir_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_badrgn_gain_iir_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_ADDR 0x00004648
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_m_ADDR 0x0000464C
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_m_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_m_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_h_ADDR 0x00004650
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_h_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_h_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badregion_gain0_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain0_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain0_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain1_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain1_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain1_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain2_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain2_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain2_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain3_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain3_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain3_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain4_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain4_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain4_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain5_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain5_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain5_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain6_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain6_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain6_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain7_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain7_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain7_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain8_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain8_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain8_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain9_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain9_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain9_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain10_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain10_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain10_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain11_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain11_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain11_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain12_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain12_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain12_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain13_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain13_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain13_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain14_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain14_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain14_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain15_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain15_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain15_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain16_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain16_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain16_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain17_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain17_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain17_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain18_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain18_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain18_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain19_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain19_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain19_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain20_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain20_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain20_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain21_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain21_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain21_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain22_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain22_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain22_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain23_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain23_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain23_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain24_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain24_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain24_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain25_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain25_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain25_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain26_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain26_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain26_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain27_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain27_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain27_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain28_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain28_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain28_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain29_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain29_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain29_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain30_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_badregion_gain30_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain30_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain31_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_badregion_gain31_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain31_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_h_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_h_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_h_BITEND 16

#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_l_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_l_BITSTART 17
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_l_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_gmv_gain_max_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_max_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_max_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_gmv_gain_min_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_min_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_min_BITEND 5

#define FRC_TOP__PQL_1__pql_dummy_6c_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_dummy_6c_BITSTART 6
#define FRC_TOP__PQL_1__pql_dummy_6c_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_gmv_gain_iir_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_iir_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_iir_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_gmv_rng_cnt_th_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_fb_gmv_rng_cnt_th_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_gmv_rng_cnt_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_map_y1_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y1_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_map_y2_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y2_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y2_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_lvl_map_x1_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x1_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x1_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_lvl_map_x2_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x2_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x2_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_en_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_en_BITEND 0

#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_hold_cnt_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_hold_cnt_BITSTART 1
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_hold_cnt_BITEND 8

#define FRC_TOP__PQL_1__pql_fb_scAls_en_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_en_BITSTART 9
#define FRC_TOP__PQL_1__pql_fb_scAls_en_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_scAls_frm_cnt_th_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_frm_cnt_th_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_scAls_frm_cnt_th_BITEND 13

#define FRC_TOP__PQL_1__pql_fb_scAls_bad_frm_cnt_th_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_bad_frm_cnt_th_BITSTART 14
#define FRC_TOP__PQL_1__pql_fb_scAls_bad_frm_cnt_th_BITEND 17

#define FRC_TOP__PQL_1__pql_fb_scAls_st2mo_stPeriodTh_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_st2mo_stPeriodTh_BITSTART 18
#define FRC_TOP__PQL_1__pql_fb_scAls_st2mo_stPeriodTh_BITEND 25

#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th0_ADDR 0x00004678
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th0_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th0_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th1_ADDR 0x0000467C
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th1_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th0_ADDR 0x00004680
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th0_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th0_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th1_ADDR 0x00004684
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th1_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_static_motion_th_ADDR 0x00004688
#define FRC_TOP__PQL_1__pql_fb_scAls_static_motion_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_static_motion_th_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_minusDiff_penalth_ADDR 0x0000468C
#define FRC_TOP__PQL_1__pql_fb_minusDiff_penalth_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_minusDiff_penalth_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_sc_bypass_cnt_ADDR 0x0000468C
#define FRC_TOP__PQL_1__pql_fb_sc_bypass_cnt_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_sc_bypass_cnt_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_static_cnt_th_ADDR 0x0000468C
#define FRC_TOP__PQL_1__pql_fb_static_cnt_th_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_static_cnt_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_static_mot_th_ADDR 0x00004690
#define FRC_TOP__PQL_1__pql_fb_static_mot_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_static_mot_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en_BITEND 0

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_th_map_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_th_map_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_th_map_en_BITEND 1

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_ctrl_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_ctrl_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_ctrl_en_BITEND 2

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_ctrl_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_ctrl_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_ctrl_en_BITEND 3

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_d2en_th_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_d2en_th_BITSTART 4
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_d2en_th_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en2d_th_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en2d_th_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en2d_th_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_hold_cnt_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_hold_cnt_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_hold_cnt_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thl_gain_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thl_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thl_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thh_gain_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thh_gain_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thh_gain_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_iir_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_iir_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_iir_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thl_gain_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thl_gain_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thl_gain_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thh_gain_ADDR 0x0000469C
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thh_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thh_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_iir_ADDR 0x0000469C
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_iir_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_iir_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th0_ADDR 0x0000469C
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th0_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th0_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th1_ADDR 0x000046A0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th1_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_badscene_dft_lvl_ADDR 0x000046A0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_badscene_dft_lvl_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_badscene_dft_lvl_BITEND 16

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thl_gain_ADDR 0x000046A0
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thl_gain_BITSTART 17
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thl_gain_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thh_gain_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thh_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thh_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_iir_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_iir_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_iir_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_gmv_unconf_cnt_th_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_gmv_unconf_cnt_th_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_gmv_unconf_cnt_th_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_dummy_a4_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_dummy_a4_BITSTART 28
#define FRC_TOP__PQL_1__pql_fb_dummy_a4_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_good_rng_sad_th_ADDR 0x000046A8
#define FRC_TOP__PQL_1__pql_fb_good_rng_sad_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_good_rng_sad_th_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_good_rng_gmv_unconf_th_ADDR 0x000046A8
#define FRC_TOP__PQL_1__pql_fb_good_rng_gmv_unconf_th_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_good_rng_gmv_unconf_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_dummy_ac_ADDR 0x000046AC
#define FRC_TOP__PQL_1__pql_fb_dummy_ac_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_dummy_ac_BITEND 31

#define FRC_TOP__PQL_1__pql_rb_tc_mode_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_mode_BITSTART 0
#define FRC_TOP__PQL_1__pql_rb_tc_mode_BITEND 1

#define FRC_TOP__PQL_1__pql_rb_tc_coef1_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_coef1_BITSTART 2
#define FRC_TOP__PQL_1__pql_rb_tc_coef1_BITEND 5

#define FRC_TOP__PQL_1__pql_rb_tc_coef2_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_coef2_BITSTART 6
#define FRC_TOP__PQL_1__pql_rb_tc_coef2_BITEND 9

#define FRC_TOP__PQL_1__pql_rb_tc_coef3_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_coef3_BITSTART 10
#define FRC_TOP__PQL_1__pql_rb_tc_coef3_BITEND 13

#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b0_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b0_BITSTART 14
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b0_BITEND 31

#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b4_ADDR 0x000046B4
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b4_BITSTART 0
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b4_BITEND 31

#define FRC_TOP__PQL_1__pql_wr_mc_lbmc_mode_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_mc_lbmc_mode_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_wr_mc_lbmc_mode_en_BITEND 0

#define FRC_TOP__PQL_1__pql_wr_7seg_show_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_7seg_show_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_wr_7seg_show_en_BITEND 1

#define FRC_TOP__PQL_1__pql_wr_fb_lvl_wr_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_fb_lvl_wr_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_wr_fb_lvl_wr_en_BITEND 2

#define FRC_TOP__PQL_1__pql_wr_rim_ctrl_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_rim_ctrl_wrt_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_wr_rim_ctrl_wrt_en_BITEND 3

#define FRC_TOP__PQL_1__pql_wr_dhclose_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_dhclose_wrt_en_BITSTART 4
#define FRC_TOP__PQL_1__pql_wr_dhclose_wrt_en_BITEND 4

#define FRC_TOP__PQL_1__pql_wr_lgclr_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_lgclr_wrt_en_BITSTART 5
#define FRC_TOP__PQL_1__pql_wr_lgclr_wrt_en_BITEND 5

#define FRC_TOP__PQL_1__pql_wr_lgclr_ctrl_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_lgclr_ctrl_wrt_en_BITSTART 6
#define FRC_TOP__PQL_1__pql_wr_lgclr_ctrl_wrt_en_BITEND 6

#define FRC_TOP__PQL_1__pql_wr_dyn_me_acdc_bld_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_dyn_me_acdc_bld_wrt_en_BITSTART 7
#define FRC_TOP__PQL_1__pql_wr_dyn_me_acdc_bld_wrt_en_BITEND 7

#define FRC_TOP__PQL_1__pql_wr_bigFBlvl_dis_SCdet_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_bigFBlvl_dis_SCdet_en_BITSTART 8
#define FRC_TOP__PQL_1__pql_wr_bigFBlvl_dis_SCdet_en_BITEND 8

#define FRC_TOP__PQL_1__pql_wr_dummy_b8_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_dummy_b8_BITSTART 9
#define FRC_TOP__PQL_1__pql_wr_dummy_b8_BITEND 30

#define FRC_TOP__PQL_1__pql_wr_dh_accord_ctrl_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_dh_accord_ctrl_en_BITSTART 31
#define FRC_TOP__PQL_1__pql_wr_dh_accord_ctrl_en_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_pql_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_pql_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_pql_en_BITEND 0

#define FRC_TOP__PQL_1__pql_logo_sw_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_sw_clr_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_logo_sw_clr_en_BITEND 1

#define FRC_TOP__PQL_1__pql_logo_rg_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_rg_clr_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_logo_rg_clr_en_BITEND 2

#define FRC_TOP__PQL_1__pql_logo_glb_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_glb_clr_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_logo_glb_clr_en_BITEND 3

#define FRC_TOP__PQL_1__pql_logo_left_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_left_half_clr_en_BITSTART 4
#define FRC_TOP__PQL_1__pql_logo_left_half_clr_en_BITEND 4

#define FRC_TOP__PQL_1__pql_logo_right_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_right_half_clr_en_BITSTART 5
#define FRC_TOP__PQL_1__pql_logo_right_half_clr_en_BITEND 5

#define FRC_TOP__PQL_1__pql_logo_top_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_top_half_clr_en_BITSTART 6
#define FRC_TOP__PQL_1__pql_logo_top_half_clr_en_BITEND 6

#define FRC_TOP__PQL_1__pql_logo_bot_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_bot_half_clr_en_BITSTART 7
#define FRC_TOP__PQL_1__pql_logo_bot_half_clr_en_BITEND 7

#define FRC_TOP__PQL_1__pql_logo_sc_alpha_ctrl_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_sc_alpha_ctrl_en_BITSTART 8
#define FRC_TOP__PQL_1__pql_logo_sc_alpha_ctrl_en_BITEND 8

#define FRC_TOP__PQL_1__pql_logo_sc_logo_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_sc_logo_clr_en_BITSTART 9
#define FRC_TOP__PQL_1__pql_logo_sc_logo_clr_en_BITEND 9

#define FRC_TOP__PQL_1__pql_logo_rgclr_holdtime_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_rgclr_holdtime_BITSTART 10
#define FRC_TOP__PQL_1__pql_logo_rgclr_holdtime_BITEND 15

#define FRC_TOP__PQL_1__pql_logo_glbclr_holdtime_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_glbclr_holdtime_BITSTART 16
#define FRC_TOP__PQL_1__pql_logo_glbclr_holdtime_BITEND 21

#define FRC_TOP__PQL_1__pql_logo_blk_pix_merge_type_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_blk_pix_merge_type_BITSTART 22
#define FRC_TOP__PQL_1__pql_logo_blk_pix_merge_type_BITEND 25

#define FRC_TOP__PQL_1__pql_logo_iir_alpha_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_iir_alpha_BITSTART 26
#define FRC_TOP__PQL_1__pql_logo_iir_alpha_BITEND 30

#define FRC_TOP__PQL_1__pql_logo_clr_rg_thr_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_clr_rg_thr_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_clr_rg_thr_BITEND 7

#define FRC_TOP__PQL_1__pql_logo_clr_glb_thr_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_clr_glb_thr_BITSTART 8
#define FRC_TOP__PQL_1__pql_logo_clr_glb_thr_BITEND 15

#define FRC_TOP__PQL_1__pql_logo_clr_half_thr_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_clr_half_thr_BITSTART 16
#define FRC_TOP__PQL_1__pql_logo_clr_half_thr_BITEND 23

#define FRC_TOP__PQL_1__pql_logo_dummy_c0_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_dummy_c0_BITSTART 24
#define FRC_TOP__PQL_1__pql_logo_dummy_c0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_c4_ADDR 0x000046C4
#define FRC_TOP__PQL_1__pql_logo_dummy_c4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_c4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_c8_ADDR 0x000046C8
#define FRC_TOP__PQL_1__pql_logo_dummy_c8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_c8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_cc_ADDR 0x000046CC
#define FRC_TOP__PQL_1__pql_logo_dummy_cc_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_cc_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_d0_ADDR 0x000046D0
#define FRC_TOP__PQL_1__pql_logo_dummy_d0_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_d0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_d4_ADDR 0x000046D4
#define FRC_TOP__PQL_1__pql_logo_dummy_d4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_d4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_d8_ADDR 0x000046D8
#define FRC_TOP__PQL_1__pql_logo_dummy_d8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_d8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_dc_ADDR 0x000046DC
#define FRC_TOP__PQL_1__pql_logo_dummy_dc_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_dc_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_e0_ADDR 0x000046E0
#define FRC_TOP__PQL_1__pql_logo_dummy_e0_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_e0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_e4_ADDR 0x000046E4
#define FRC_TOP__PQL_1__pql_logo_dummy_e4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_e4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_e8_ADDR 0x000046E8
#define FRC_TOP__PQL_1__pql_logo_dummy_e8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_e8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_ec_ADDR 0x000046EC
#define FRC_TOP__PQL_1__pql_logo_dummy_ec_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_ec_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_f0_ADDR 0x000046F0
#define FRC_TOP__PQL_1__pql_logo_dummy_f0_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_f0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_f4_ADDR 0x000046F4
#define FRC_TOP__PQL_1__pql_logo_dummy_f4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_f4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_f8_ADDR 0x000046F8
#define FRC_TOP__PQL_1__pql_logo_dummy_f8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_f8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_fc_ADDR 0x000046FC
#define FRC_TOP__PQL_1__pql_logo_dummy_fc_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_fc_BITEND 31

#define FRC_TOP__software1__reg_software_00_ADDR 0x00004700
#define FRC_TOP__software1__reg_software_00_BITSTART 0
#define FRC_TOP__software1__reg_software_00_BITEND 31

#define FRC_TOP__software1__reg_software_01_ADDR 0x00004704
#define FRC_TOP__software1__reg_software_01_BITSTART 0
#define FRC_TOP__software1__reg_software_01_BITEND 31

#define FRC_TOP__software1__reg_software_02_ADDR 0x00004708
#define FRC_TOP__software1__reg_software_02_BITSTART 0
#define FRC_TOP__software1__reg_software_02_BITEND 31

#define FRC_TOP__software1__reg_software_03_ADDR 0x0000470C
#define FRC_TOP__software1__reg_software_03_BITSTART 0
#define FRC_TOP__software1__reg_software_03_BITEND 31

#define FRC_TOP__software1__reg_software_04_ADDR 0x00004710
#define FRC_TOP__software1__reg_software_04_BITSTART 0
#define FRC_TOP__software1__reg_software_04_BITEND 31

#define FRC_TOP__software1__reg_software_05_ADDR 0x00004714
#define FRC_TOP__software1__reg_software_05_BITSTART 0
#define FRC_TOP__software1__reg_software_05_BITEND 31

#define FRC_TOP__software1__reg_software_06_ADDR 0x00004718
#define FRC_TOP__software1__reg_software_06_BITSTART 0
#define FRC_TOP__software1__reg_software_06_BITEND 31

#define FRC_TOP__software1__reg_software_07_ADDR 0x0000471C
#define FRC_TOP__software1__reg_software_07_BITSTART 0
#define FRC_TOP__software1__reg_software_07_BITEND 31

#define FRC_TOP__software1__reg_software_08_ADDR 0x00004720
#define FRC_TOP__software1__reg_software_08_BITSTART 0
#define FRC_TOP__software1__reg_software_08_BITEND 31

#define FRC_TOP__software1__reg_software_09_ADDR 0x00004724
#define FRC_TOP__software1__reg_software_09_BITSTART 0
#define FRC_TOP__software1__reg_software_09_BITEND 31

#define FRC_TOP__software1__reg_software_10_ADDR 0x00004728
#define FRC_TOP__software1__reg_software_10_BITSTART 0
#define FRC_TOP__software1__reg_software_10_BITEND 31

#define FRC_TOP__software1__reg_software_11_ADDR 0x0000472C
#define FRC_TOP__software1__reg_software_11_BITSTART 0
#define FRC_TOP__software1__reg_software_11_BITEND 31

#define FRC_TOP__software1__reg_software_12_ADDR 0x00004730
#define FRC_TOP__software1__reg_software_12_BITSTART 0
#define FRC_TOP__software1__reg_software_12_BITEND 31

#define FRC_TOP__software1__reg_software_13_ADDR 0x00004734
#define FRC_TOP__software1__reg_software_13_BITSTART 0
#define FRC_TOP__software1__reg_software_13_BITEND 31

#define FRC_TOP__software1__reg_software_14_ADDR 0x00004738
#define FRC_TOP__software1__reg_software_14_BITSTART 0
#define FRC_TOP__software1__reg_software_14_BITEND 31

#define FRC_TOP__software1__reg_software_15_ADDR 0x0000473C
#define FRC_TOP__software1__reg_software_15_BITSTART 0
#define FRC_TOP__software1__reg_software_15_BITEND 31

#define FRC_TOP__software1__reg_software_16_ADDR 0x00004740
#define FRC_TOP__software1__reg_software_16_BITSTART 0
#define FRC_TOP__software1__reg_software_16_BITEND 31

#define FRC_TOP__software1__reg_software_17_ADDR 0x00004744
#define FRC_TOP__software1__reg_software_17_BITSTART 0
#define FRC_TOP__software1__reg_software_17_BITEND 31

#define FRC_TOP__software1__reg_software_18_ADDR 0x00004748
#define FRC_TOP__software1__reg_software_18_BITSTART 0
#define FRC_TOP__software1__reg_software_18_BITEND 31

#define FRC_TOP__software1__reg_software_19_ADDR 0x0000474C
#define FRC_TOP__software1__reg_software_19_BITSTART 0
#define FRC_TOP__software1__reg_software_19_BITEND 31

#define FRC_TOP__software1__reg_software_20_ADDR 0x00004750
#define FRC_TOP__software1__reg_software_20_BITSTART 0
#define FRC_TOP__software1__reg_software_20_BITEND 31

#define FRC_TOP__software1__reg_software_21_ADDR 0x00004754
#define FRC_TOP__software1__reg_software_21_BITSTART 0
#define FRC_TOP__software1__reg_software_21_BITEND 31

#define FRC_TOP__software1__reg_software_22_ADDR 0x00004758
#define FRC_TOP__software1__reg_software_22_BITSTART 0
#define FRC_TOP__software1__reg_software_22_BITEND 31

#define FRC_TOP__software1__reg_software_23_ADDR 0x0000475C
#define FRC_TOP__software1__reg_software_23_BITSTART 0
#define FRC_TOP__software1__reg_software_23_BITEND 31

#define FRC_TOP__software1__reg_software_24_ADDR 0x00004760
#define FRC_TOP__software1__reg_software_24_BITSTART 0
#define FRC_TOP__software1__reg_software_24_BITEND 31

#define FRC_TOP__software1__reg_software_25_ADDR 0x00004764
#define FRC_TOP__software1__reg_software_25_BITSTART 0
#define FRC_TOP__software1__reg_software_25_BITEND 31

#define FRC_TOP__software1__reg_software_26_ADDR 0x00004768
#define FRC_TOP__software1__reg_software_26_BITSTART 0
#define FRC_TOP__software1__reg_software_26_BITEND 31

#define FRC_TOP__software1__reg_software_27_ADDR 0x0000476C
#define FRC_TOP__software1__reg_software_27_BITSTART 0
#define FRC_TOP__software1__reg_software_27_BITEND 31

#define FRC_TOP__software1__reg_software_28_ADDR 0x00004770
#define FRC_TOP__software1__reg_software_28_BITSTART 0
#define FRC_TOP__software1__reg_software_28_BITEND 31

#define FRC_TOP__software1__reg_software_29_ADDR 0x00004774
#define FRC_TOP__software1__reg_software_29_BITSTART 0
#define FRC_TOP__software1__reg_software_29_BITEND 31

#define FRC_TOP__software1__reg_software_30_ADDR 0x00004778
#define FRC_TOP__software1__reg_software_30_BITSTART 0
#define FRC_TOP__software1__reg_software_30_BITEND 31

#define FRC_TOP__software1__reg_software_31_ADDR 0x0000477C
#define FRC_TOP__software1__reg_software_31_BITSTART 0
#define FRC_TOP__software1__reg_software_31_BITEND 31

#define FRC_TOP__software1__reg_software_32_ADDR 0x00004780
#define FRC_TOP__software1__reg_software_32_BITSTART 0
#define FRC_TOP__software1__reg_software_32_BITEND 31

#define FRC_TOP__software1__reg_software_33_ADDR 0x00004784
#define FRC_TOP__software1__reg_software_33_BITSTART 0
#define FRC_TOP__software1__reg_software_33_BITEND 31

#define FRC_TOP__software1__reg_software_34_ADDR 0x00004788
#define FRC_TOP__software1__reg_software_34_BITSTART 0
#define FRC_TOP__software1__reg_software_34_BITEND 31

#define FRC_TOP__software1__reg_software_35_ADDR 0x0000478C
#define FRC_TOP__software1__reg_software_35_BITSTART 0
#define FRC_TOP__software1__reg_software_35_BITEND 31

#define FRC_TOP__software1__reg_software_36_ADDR 0x00004790
#define FRC_TOP__software1__reg_software_36_BITSTART 0
#define FRC_TOP__software1__reg_software_36_BITEND 31

#define FRC_TOP__software1__reg_software_37_ADDR 0x00004794
#define FRC_TOP__software1__reg_software_37_BITSTART 0
#define FRC_TOP__software1__reg_software_37_BITEND 31

#define FRC_TOP__software1__reg_software_38_ADDR 0x00004798
#define FRC_TOP__software1__reg_software_38_BITSTART 0
#define FRC_TOP__software1__reg_software_38_BITEND 31

#define FRC_TOP__software1__reg_software_39_ADDR 0x0000479C
#define FRC_TOP__software1__reg_software_39_BITSTART 0
#define FRC_TOP__software1__reg_software_39_BITEND 31

#define FRC_TOP__software1__reg_software_40_ADDR 0x000047A0
#define FRC_TOP__software1__reg_software_40_BITSTART 0
#define FRC_TOP__software1__reg_software_40_BITEND 31

#define FRC_TOP__software1__reg_software_41_ADDR 0x000047A4
#define FRC_TOP__software1__reg_software_41_BITSTART 0
#define FRC_TOP__software1__reg_software_41_BITEND 31

#define FRC_TOP__software1__reg_software_42_ADDR 0x000047A8
#define FRC_TOP__software1__reg_software_42_BITSTART 0
#define FRC_TOP__software1__reg_software_42_BITEND 31

#define FRC_TOP__software1__reg_software_43_ADDR 0x000047AC
#define FRC_TOP__software1__reg_software_43_BITSTART 0
#define FRC_TOP__software1__reg_software_43_BITEND 31

#define FRC_TOP__software1__reg_software_44_ADDR 0x000047B0
#define FRC_TOP__software1__reg_software_44_BITSTART 0
#define FRC_TOP__software1__reg_software_44_BITEND 31

#define FRC_TOP__software1__reg_software_45_ADDR 0x000047B4
#define FRC_TOP__software1__reg_software_45_BITSTART 0
#define FRC_TOP__software1__reg_software_45_BITEND 31

#define FRC_TOP__software1__reg_software_46_ADDR 0x000047B8
#define FRC_TOP__software1__reg_software_46_BITSTART 0
#define FRC_TOP__software1__reg_software_46_BITEND 31

#define FRC_TOP__software1__reg_software_47_ADDR 0x000047BC
#define FRC_TOP__software1__reg_software_47_BITSTART 0
#define FRC_TOP__software1__reg_software_47_BITEND 31

#define FRC_TOP__software1__reg_software_48_ADDR 0x000047C0
#define FRC_TOP__software1__reg_software_48_BITSTART 0
#define FRC_TOP__software1__reg_software_48_BITEND 31

#define FRC_TOP__software1__reg_software_49_ADDR 0x000047C4
#define FRC_TOP__software1__reg_software_49_BITSTART 0
#define FRC_TOP__software1__reg_software_49_BITEND 31

#define FRC_TOP__software1__reg_software_50_ADDR 0x000047C8
#define FRC_TOP__software1__reg_software_50_BITSTART 0
#define FRC_TOP__software1__reg_software_50_BITEND 31

#define FRC_TOP__software1__reg_software_51_ADDR 0x000047CC
#define FRC_TOP__software1__reg_software_51_BITSTART 0
#define FRC_TOP__software1__reg_software_51_BITEND 31

#define FRC_TOP__software1__reg_software_52_ADDR 0x000047D0
#define FRC_TOP__software1__reg_software_52_BITSTART 0
#define FRC_TOP__software1__reg_software_52_BITEND 31

#define FRC_TOP__software1__reg_software_53_ADDR 0x000047D4
#define FRC_TOP__software1__reg_software_53_BITSTART 0
#define FRC_TOP__software1__reg_software_53_BITEND 31

#define FRC_TOP__software1__reg_software_54_ADDR 0x000047D8
#define FRC_TOP__software1__reg_software_54_BITSTART 0
#define FRC_TOP__software1__reg_software_54_BITEND 31

#define FRC_TOP__software1__reg_software_55_ADDR 0x000047DC
#define FRC_TOP__software1__reg_software_55_BITSTART 0
#define FRC_TOP__software1__reg_software_55_BITEND 31

#define FRC_TOP__software1__reg_software_56_ADDR 0x000047E0
#define FRC_TOP__software1__reg_software_56_BITSTART 0
#define FRC_TOP__software1__reg_software_56_BITEND 31

#define FRC_TOP__software1__reg_software_57_ADDR 0x000047E4
#define FRC_TOP__software1__reg_software_57_BITSTART 0
#define FRC_TOP__software1__reg_software_57_BITEND 31

#define FRC_TOP__software1__reg_software_58_ADDR 0x000047E8
#define FRC_TOP__software1__reg_software_58_BITSTART 0
#define FRC_TOP__software1__reg_software_58_BITEND 31

#define FRC_TOP__software1__reg_software_59_ADDR 0x000047EC
#define FRC_TOP__software1__reg_software_59_BITSTART 0
#define FRC_TOP__software1__reg_software_59_BITEND 31

#define FRC_TOP__software1__reg_software_60_ADDR 0x000047F0
#define FRC_TOP__software1__reg_software_60_BITSTART 0
#define FRC_TOP__software1__reg_software_60_BITEND 31

#define FRC_TOP__software1__reg_software_61_ADDR 0x000047F4
#define FRC_TOP__software1__reg_software_61_BITSTART 0
#define FRC_TOP__software1__reg_software_61_BITEND 31

#define FRC_TOP__software1__reg_software_62_ADDR 0x000047F8
#define FRC_TOP__software1__reg_software_62_BITSTART 0
#define FRC_TOP__software1__reg_software_62_BITEND 31

#define FRC_TOP__software1__reg_software_63_ADDR 0x000047FC
#define FRC_TOP__software1__reg_software_63_BITSTART 0
#define FRC_TOP__software1__reg_software_63_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_htotal_ADDR 0x00008000
#define FRC_TOP__TOP_A__reg_sh13_htotal_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_htotal_BITEND 11

#define FRC_TOP__TOP_A__reg_sh13_vtotal_ADDR 0x00008000
#define FRC_TOP__TOP_A__reg_sh13_vtotal_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh13_vtotal_BITEND 23

#define FRC_TOP__TOP_A__reg_sh13_hs_bporch_ADDR 0x00008000
#define FRC_TOP__TOP_A__reg_sh13_hs_bporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh13_hs_bporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_hact_ADDR 0x00008004
#define FRC_TOP__TOP_A__reg_sh13_hact_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_hact_BITEND 11

#define FRC_TOP__TOP_A__reg_sh13_vact_ADDR 0x00008004
#define FRC_TOP__TOP_A__reg_sh13_vact_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh13_vact_BITEND 23

#define FRC_TOP__TOP_A__reg_sh13_vs_bporch_ADDR 0x00008004
#define FRC_TOP__TOP_A__reg_sh13_vs_bporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh13_vs_bporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_hs_width_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_hs_width_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_hs_width_BITEND 7

#define FRC_TOP__TOP_A__reg_sh13_vs_width_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_vs_width_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh13_vs_width_BITEND 15

#define FRC_TOP__TOP_A__reg_sh13_2port_enable_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_2port_enable_BITSTART 16
#define FRC_TOP__TOP_A__reg_sh13_2port_enable_BITEND 16

#define FRC_TOP__TOP_A__reg_sh13_rch_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_rch_sel_BITSTART 17
#define FRC_TOP__TOP_A__reg_sh13_rch_sel_BITEND 18

#define FRC_TOP__TOP_A__reg_sh13_gch_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_gch_sel_BITSTART 19
#define FRC_TOP__TOP_A__reg_sh13_gch_sel_BITEND 20

#define FRC_TOP__TOP_A__reg_sh13_bch_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_bch_sel_BITSTART 21
#define FRC_TOP__TOP_A__reg_sh13_bch_sel_BITEND 22

#define FRC_TOP__TOP_A__reg_sh13_out_ramp_en_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_ramp_en_BITSTART 23
#define FRC_TOP__TOP_A__reg_sh13_out_ramp_en_BITEND 23

#define FRC_TOP__TOP_A__reg_sh13_out_r_ramp_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_r_ramp_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh13_out_r_ramp_BITEND 24

#define FRC_TOP__TOP_A__reg_sh13_out_g_ramp_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_g_ramp_BITSTART 25
#define FRC_TOP__TOP_A__reg_sh13_out_g_ramp_BITEND 25

#define FRC_TOP__TOP_A__reg_sh13_out_b_ramp_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_b_ramp_BITSTART 26
#define FRC_TOP__TOP_A__reg_sh13_out_b_ramp_BITEND 26

#define FRC_TOP__TOP_A__reg_sh13_out_hcursor_en_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_hcursor_en_BITSTART 27
#define FRC_TOP__TOP_A__reg_sh13_out_hcursor_en_BITEND 27

#define FRC_TOP__TOP_A__reg_sh13_in_select_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_in_select_BITSTART 28
#define FRC_TOP__TOP_A__reg_sh13_in_select_BITEND 28

#define FRC_TOP__TOP_A__reg_sh13_lbme_port_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_lbme_port_sel_BITSTART 29
#define FRC_TOP__TOP_A__reg_sh13_lbme_port_sel_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_out_r_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_r_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_out_r_BITEND 9

#define FRC_TOP__TOP_A__reg_sh13_out_b_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_b_BITSTART 10
#define FRC_TOP__TOP_A__reg_sh13_out_b_BITEND 19

#define FRC_TOP__TOP_A__reg_sh13_out_g_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_g_BITSTART 20
#define FRC_TOP__TOP_A__reg_sh13_out_g_BITEND 29

#define FRC_TOP__TOP_A__reg_sh13_out_patt_en_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_patt_en_BITSTART 30
#define FRC_TOP__TOP_A__reg_sh13_out_patt_en_BITEND 30

#define FRC_TOP__TOP_A__reg_sh13_out_patt_slf_tg_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_patt_slf_tg_BITSTART 31
#define FRC_TOP__TOP_A__reg_sh13_out_patt_slf_tg_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x0_ADDR 0x00008010
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x0_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x0_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y0_ADDR 0x00008010
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y0_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y0_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_de_out_dly_ADDR 0x00008010
#define FRC_TOP__TOP_A__reg_sh7_de_out_dly_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_de_out_dly_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x1_ADDR 0x00008014
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x1_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x1_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y1_ADDR 0x00008014
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y1_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y1_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_r_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_r_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_r_BITEND 9

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_g_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_g_BITSTART 10
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_g_BITEND 19

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_b_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_b_BITSTART 20
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_b_BITEND 29

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_mode_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_mode_BITSTART 30
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_mode_BITEND 30

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_en_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_en_BITSTART 31
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_en_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_post_patt_x0_ADDR 0x0000801C
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x0_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x0_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_post_patt_y0_ADDR 0x0000801C
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y0_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y0_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_post_patt_x1_ADDR 0x00008020
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x1_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x1_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_post_patt_y1_ADDR 0x00008020
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y1_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y1_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_post_patt_r_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_r_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_post_patt_r_BITEND 9

#define FRC_TOP__TOP_A__reg_sh7_post_patt_g_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_g_BITSTART 10
#define FRC_TOP__TOP_A__reg_sh7_post_patt_g_BITEND 19

#define FRC_TOP__TOP_A__reg_sh7_post_patt_b_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_b_BITSTART 20
#define FRC_TOP__TOP_A__reg_sh7_post_patt_b_BITEND 29

#define FRC_TOP__TOP_A__reg_sh7_post_patt_mode_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_mode_BITSTART 30
#define FRC_TOP__TOP_A__reg_sh7_post_patt_mode_BITEND 30

#define FRC_TOP__TOP_A__reg_sh7_post_patt_en_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_en_BITSTART 31
#define FRC_TOP__TOP_A__reg_sh7_post_patt_en_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_ipme_hact_ADDR 0x00008028
#define FRC_TOP__TOP_A__reg_sh7_ipme_hact_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_hact_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_ipme_vact_ADDR 0x00008028
#define FRC_TOP__TOP_A__reg_sh7_ipme_vact_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_ipme_vact_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_ipme_vbporch_ADDR 0x00008028
#define FRC_TOP__TOP_A__reg_sh7_ipme_vbporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_ipme_vbporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_ipme_htotal_ADDR 0x0000802C
#define FRC_TOP__TOP_A__reg_sh7_ipme_htotal_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_htotal_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_ipme_vtotal_ADDR 0x0000802C
#define FRC_TOP__TOP_A__reg_sh7_ipme_vtotal_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_ipme_vtotal_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_ipme_hbporch_ADDR 0x0000802C
#define FRC_TOP__TOP_A__reg_sh7_ipme_hbporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_ipme_hbporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_ipme_hwidth_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_hwidth_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_hwidth_BITEND 3

#define FRC_TOP__TOP_A__reg_sh7_ipme_vwidth_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_vwidth_BITSTART 4
#define FRC_TOP__TOP_A__reg_sh7_ipme_vwidth_BITEND 7

#define FRC_TOP__TOP_A__reg_sh7_ipme_out_dly_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_out_dly_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh7_ipme_out_dly_BITEND 14

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_slf_gen_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_slf_gen_BITSTART 15
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_slf_gen_BITEND 15

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_en_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_en_BITSTART 16
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_en_BITEND 17

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_mode_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_mode_BITSTART 18
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_mode_BITEND 20

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_value_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_value_BITSTART 21
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_value_BITEND 28

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x0_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x0_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x0_BITEND 7

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y0_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y0_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y0_BITEND 15

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x1_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x1_BITSTART 16
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x1_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y1_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y1_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y1_BITEND 31

#define FRC_TOP__TOP_A__reg_sh2_cmd_fifo_full_th_ADDR 0x00008038
#define FRC_TOP__TOP_A__reg_sh2_cmd_fifo_full_th_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh2_cmd_fifo_full_th_BITEND 3

#define FRC_TOP__TOP_A__reg_sh2_id_fifo_depth_th_ADDR 0x00008038
#define FRC_TOP__TOP_A__reg_sh2_id_fifo_depth_th_BITSTART 4
#define FRC_TOP__TOP_A__reg_sh2_id_fifo_depth_th_BITEND 7

#define FRC_TOP__TOP_A__reg_sh2_throughput_th_ADDR 0x00008038
#define FRC_TOP__TOP_A__reg_sh2_throughput_th_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh2_throughput_th_BITEND 13

#define FRC_TOP__TOP_A__reg_sh13_osd_display_en_ADDR 0x0000803C
#define FRC_TOP__TOP_A__reg_sh13_osd_display_en_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_osd_display_en_BITEND 0

#define FRC_TOP__SH21_TOP__reg_abl_enable_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_enable_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_abl_enable_BITEND 1

#define FRC_TOP__SH21_TOP__reg_abl_cell_length_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_cell_length_BITSTART 2
#define FRC_TOP__SH21_TOP__reg_abl_cell_length_BITEND 8

#define FRC_TOP__SH21_TOP__reg_abl_cell_width_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_cell_width_BITSTART 9
#define FRC_TOP__SH21_TOP__reg_abl_cell_width_BITEND 15

#define FRC_TOP__SH21_TOP__reg_abl_mutpl_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_mutpl_BITSTART 16
#define FRC_TOP__SH21_TOP__reg_abl_mutpl_BITEND 31

#define FRC_TOP__SH21_TOP__reg_abl_shift_ADDR 0x00008104
#define FRC_TOP__SH21_TOP__reg_abl_shift_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_abl_shift_BITEND 4

#define FRC_TOP__SH21_TOP__reg_abl_clm_start_ADDR 0x00008104
#define FRC_TOP__SH21_TOP__reg_abl_clm_start_BITSTART 5
#define FRC_TOP__SH21_TOP__reg_abl_clm_start_BITEND 16

#define FRC_TOP__SH21_TOP__reg_abl_row_start_ADDR 0x00008104
#define FRC_TOP__SH21_TOP__reg_abl_row_start_BITSTART 17
#define FRC_TOP__SH21_TOP__reg_abl_row_start_BITEND 28

#define FRC_TOP__SH21_TOP__reg_abl_length_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_length_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_abl_length_BITEND 11

#define FRC_TOP__SH21_TOP__reg_abl_width_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_width_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_abl_width_BITEND 23

#define FRC_TOP__SH21_TOP__reg_abl_out_mode_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_out_mode_BITSTART 24
#define FRC_TOP__SH21_TOP__reg_abl_out_mode_BITEND 24

#define FRC_TOP__SH21_TOP__reg_abl_frq_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_frq_BITSTART 25
#define FRC_TOP__SH21_TOP__reg_abl_frq_BITEND 28

#define FRC_TOP__SH21_TOP__reg_omet_enable_ADDR 0x0000810C
#define FRC_TOP__SH21_TOP__reg_omet_enable_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_enable_BITEND 1

#define FRC_TOP__SH21_TOP__reg_omet_out_pedestal_ADDR 0x0000810C
#define FRC_TOP__SH21_TOP__reg_omet_out_pedestal_BITSTART 2
#define FRC_TOP__SH21_TOP__reg_omet_out_pedestal_BITEND 8

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_0_ADDR 0x00008110
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_0_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_0_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_1_ADDR 0x00008110
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_1_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_1_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_2_ADDR 0x00008110
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_2_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_2_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_3_ADDR 0x00008114
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_3_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_3_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_4_ADDR 0x00008114
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_4_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_4_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_5_ADDR 0x00008114
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_5_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_5_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_6_ADDR 0x00008118
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_6_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_6_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_7_ADDR 0x00008118
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_7_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_7_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_8_ADDR 0x00008118
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_8_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_8_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_0_ADDR 0x0000811C
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_0_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_0_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_1_ADDR 0x0000811C
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_1_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_1_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_2_ADDR 0x0000811C
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_2_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_2_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_3_ADDR 0x00008120
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_3_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_3_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_4_ADDR 0x00008120
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_4_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_4_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_5_ADDR 0x00008120
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_5_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_5_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_6_ADDR 0x00008124
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_6_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_6_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_7_ADDR 0x00008124
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_7_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_7_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_8_ADDR 0x00008124
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_8_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_8_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_first_gain_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_first_gain_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_first_gain_BITEND 0

#define FRC_TOP__SH21_TOP__reg_omet_second_gain_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_second_gain_BITSTART 1
#define FRC_TOP__SH21_TOP__reg_omet_second_gain_BITEND 1

#define FRC_TOP__SH21_TOP__reg_omet_dfilt1_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_dfilt1_BITSTART 2
#define FRC_TOP__SH21_TOP__reg_omet_dfilt1_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_dfilt2_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_dfilt2_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_dfilt2_BITEND 21

#define FRC_TOP__SH21_TOP__reg_omet_thr0_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr0_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_thr0_BITEND 7

#define FRC_TOP__SH21_TOP__reg_omet_thr1_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr1_BITSTART 8
#define FRC_TOP__SH21_TOP__reg_omet_thr1_BITEND 15

#define FRC_TOP__SH21_TOP__reg_omet_thr2_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr2_BITSTART 16
#define FRC_TOP__SH21_TOP__reg_omet_thr2_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_thr3_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr3_BITSTART 24
#define FRC_TOP__SH21_TOP__reg_omet_thr3_BITEND 31

#define FRC_TOP__SH21_TOP__reg_omet_v_start1_ADDR 0x00008130
#define FRC_TOP__SH21_TOP__reg_omet_v_start1_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_v_start1_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_v_end1_ADDR 0x00008130
#define FRC_TOP__SH21_TOP__reg_omet_v_end1_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_v_end1_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_h_start1_ADDR 0x00008134
#define FRC_TOP__SH21_TOP__reg_omet_h_start1_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_h_start1_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_h_end1_ADDR 0x00008134
#define FRC_TOP__SH21_TOP__reg_omet_h_end1_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_h_end1_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_v_start2_ADDR 0x00008138
#define FRC_TOP__SH21_TOP__reg_omet_v_start2_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_v_start2_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_v_end2_ADDR 0x00008138
#define FRC_TOP__SH21_TOP__reg_omet_v_end2_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_v_end2_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_h_start2_ADDR 0x0000813C
#define FRC_TOP__SH21_TOP__reg_omet_h_start2_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_h_start2_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_h_end2_ADDR 0x0000813C
#define FRC_TOP__SH21_TOP__reg_omet_h_end2_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_h_end2_BITEND 23

#define FRC_TOP__SH21_TOP__reg_rgbmax_dfilt_ADDR 0x00008140
#define FRC_TOP__SH21_TOP__reg_rgbmax_dfilt_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_rgbmax_dfilt_BITEND 9

#define FRC_TOP__SH21_TOP__reg_rgbmax_start_x_ADDR 0x00008140
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_x_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_x_BITEND 21

#define FRC_TOP__SH21_TOP__reg_rgbmax_start_y_ADDR 0x00008144
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_y_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_y_BITEND 11

#define FRC_TOP__SH21_TOP__reg_rgbmax_end_x_ADDR 0x00008144
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_x_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_x_BITEND 23

#define FRC_TOP__SH21_TOP__reg_rgbmax_end_y_ADDR 0x00008148
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_y_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_y_BITEND 11

#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_ADDR 0x00008148
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_BITEND 23

#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_bypass_ADDR 0x00008148
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_bypass_BITSTART 24
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_bypass_BITEND 24

#define FRC_TOP__SH21_TOP__regr_omet_red_power_ADDR 0x000081E0
#define FRC_TOP__SH21_TOP__regr_omet_red_power_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_red_power_BITEND 15

#define FRC_TOP__SH21_TOP__regr_omet_green_power_ADDR 0x000081E0
#define FRC_TOP__SH21_TOP__regr_omet_green_power_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_omet_green_power_BITEND 31

#define FRC_TOP__SH21_TOP__regr_omet_blue_power_ADDR 0x000081E4
#define FRC_TOP__SH21_TOP__regr_omet_blue_power_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_blue_power_BITEND 15

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_0_ADDR 0x000081E4
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_0_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_0_BITEND 31

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_1_ADDR 0x000081E8
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_1_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_1_BITEND 15

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_2_ADDR 0x000081E8
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_2_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_2_BITEND 31

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_3_ADDR 0x000081EC
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_3_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_3_BITEND 15

#define FRC_TOP__SH21_TOP__regr_abl_now_clm_cnt_ADDR 0x000081F0
#define FRC_TOP__SH21_TOP__regr_abl_now_clm_cnt_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_abl_now_clm_cnt_BITEND 11

#define FRC_TOP__SH21_TOP__regr_abl_latch_length_ADDR 0x000081F0
#define FRC_TOP__SH21_TOP__regr_abl_latch_length_BITSTART 12
#define FRC_TOP__SH21_TOP__regr_abl_latch_length_BITEND 18

#define FRC_TOP__SH21_TOP__regr_abl_debug_cen_cnt_ADDR 0x000081F4
#define FRC_TOP__SH21_TOP__regr_abl_debug_cen_cnt_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_abl_debug_cen_cnt_BITEND 15

#define FRC_TOP__SH21_TOP__regr_abl_debug_wen_cnt_ADDR 0x000081F4
#define FRC_TOP__SH21_TOP__regr_abl_debug_wen_cnt_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_abl_debug_wen_cnt_BITEND 23

#define FRC_TOP__SH21_TOP__regr_abl_debug_syn_sram_cen_cnt_ADDR 0x000081F4
#define FRC_TOP__SH21_TOP__regr_abl_debug_syn_sram_cen_cnt_BITSTART 24
#define FRC_TOP__SH21_TOP__regr_abl_debug_syn_sram_cen_cnt_BITEND 31

#define FRC_TOP__SH21_TOP__regr_abl_lut_rdata_ADDR 0x000081F8
#define FRC_TOP__SH21_TOP__regr_abl_lut_rdata_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_abl_lut_rdata_BITEND 23

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_00_ADDR 0x00008200
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_00_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_00_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_01_ADDR 0x00008204
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_01_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_01_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_02_ADDR 0x00008208
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_02_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_02_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_03_ADDR 0x0000820C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_03_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_03_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_04_ADDR 0x00008210
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_04_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_04_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_05_ADDR 0x00008214
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_05_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_05_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_06_ADDR 0x00008218
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_06_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_06_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_07_ADDR 0x0000821C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_07_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_07_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_08_ADDR 0x00008220
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_08_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_08_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_09_ADDR 0x00008224
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_09_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_09_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_10_ADDR 0x00008228
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_10_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_10_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_11_ADDR 0x0000822C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_11_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_11_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_12_ADDR 0x00008230
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_12_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_12_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_13_ADDR 0x00008234
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_13_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_13_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_14_ADDR 0x00008238
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_14_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_14_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_15_ADDR 0x0000823C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_15_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_15_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_16_ADDR 0x00008240
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_16_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_16_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_17_ADDR 0x00008244
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_17_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_17_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_18_ADDR 0x00008248
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_18_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_18_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_19_ADDR 0x0000824C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_19_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_19_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_20_ADDR 0x00008250
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_20_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_20_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_21_ADDR 0x00008254
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_21_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_21_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_22_ADDR 0x00008258
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_22_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_22_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_23_ADDR 0x0000825C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_23_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_23_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_24_ADDR 0x00008260
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_24_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_24_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_25_ADDR 0x00008264
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_25_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_25_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_26_ADDR 0x00008268
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_26_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_26_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_27_ADDR 0x0000826C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_27_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_27_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_28_ADDR 0x00008270
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_28_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_28_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_29_ADDR 0x00008274
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_29_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_29_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_30_ADDR 0x00008278
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_30_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_30_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_31_ADDR 0x0000827C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_31_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_31_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_32_ADDR 0x00008280
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_32_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_32_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_33_ADDR 0x00008284
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_33_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_33_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_34_ADDR 0x00008288
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_34_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_34_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_35_ADDR 0x0000828C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_35_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_35_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_36_ADDR 0x00008290
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_36_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_36_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_37_ADDR 0x00008294
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_37_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_37_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_38_ADDR 0x00008298
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_38_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_38_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_39_ADDR 0x0000829C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_39_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_39_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_40_ADDR 0x000082A0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_40_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_40_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_41_ADDR 0x000082A4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_41_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_41_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_42_ADDR 0x000082A8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_42_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_42_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_43_ADDR 0x000082AC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_43_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_43_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_44_ADDR 0x000082B0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_44_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_44_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_45_ADDR 0x000082B4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_45_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_45_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_46_ADDR 0x000082B8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_46_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_46_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_47_ADDR 0x000082BC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_47_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_47_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_48_ADDR 0x000082C0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_48_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_48_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_49_ADDR 0x000082C4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_49_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_49_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_50_ADDR 0x000082C8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_50_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_50_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_51_ADDR 0x000082CC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_51_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_51_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_52_ADDR 0x000082D0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_52_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_52_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_53_ADDR 0x000082D4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_53_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_53_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_54_ADDR 0x000082D8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_54_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_54_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_55_ADDR 0x000082DC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_55_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_55_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_56_ADDR 0x000082E0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_56_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_56_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_57_ADDR 0x000082E4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_57_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_57_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_58_ADDR 0x000082E8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_58_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_58_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_59_ADDR 0x000082EC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_59_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_59_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_60_ADDR 0x000082F0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_60_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_60_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_61_ADDR 0x000082F4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_61_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_61_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_62_ADDR 0x000082F8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_62_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_62_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_63_ADDR 0x000082FC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_63_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_63_BITEND 22

#define FRC_TOP__TOP_B__reg_mute_htotal_ADDR 0x00009000
#define FRC_TOP__TOP_B__reg_mute_htotal_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_htotal_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_vtotal_ADDR 0x00009000
#define FRC_TOP__TOP_B__reg_mute_vtotal_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_vtotal_BITEND 23

#define FRC_TOP__TOP_B__reg_mute_hs_bporch_ADDR 0x00009000
#define FRC_TOP__TOP_B__reg_mute_hs_bporch_BITSTART 24
#define FRC_TOP__TOP_B__reg_mute_hs_bporch_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_hact_ADDR 0x00009004
#define FRC_TOP__TOP_B__reg_mute_hact_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_hact_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_vact_ADDR 0x00009004
#define FRC_TOP__TOP_B__reg_mute_vact_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_vact_BITEND 23

#define FRC_TOP__TOP_B__reg_mute_vs_bporch_ADDR 0x00009004
#define FRC_TOP__TOP_B__reg_mute_vs_bporch_BITSTART 24
#define FRC_TOP__TOP_B__reg_mute_vs_bporch_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_hs_width_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_hs_width_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_hs_width_BITEND 3

#define FRC_TOP__TOP_B__reg_mute_vs_width_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_vs_width_BITSTART 4
#define FRC_TOP__TOP_B__reg_mute_vs_width_BITEND 7

#define FRC_TOP__TOP_B__reg_mute_hact_min_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_hact_min_BITSTART 8
#define FRC_TOP__TOP_B__reg_mute_hact_min_BITEND 19

#define FRC_TOP__TOP_B__reg_mute_hact_max_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_hact_max_BITSTART 20
#define FRC_TOP__TOP_B__reg_mute_hact_max_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_vact_min_ADDR 0x0000900C
#define FRC_TOP__TOP_B__reg_mute_vact_min_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_vact_min_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_vact_max_ADDR 0x0000900C
#define FRC_TOP__TOP_B__reg_mute_vact_max_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_vact_max_BITEND 23

#define FRC_TOP__TOP_B__reg_mute_vblank_max_ADDR 0x0000900C
#define FRC_TOP__TOP_B__reg_mute_vblank_max_BITSTART 24
#define FRC_TOP__TOP_B__reg_mute_vblank_max_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_frm_trig_pos_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_frm_trig_pos_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_frm_trig_pos_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_hs_pos_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_hs_pos_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_hs_pos_BITEND 19

#define FRC_TOP__TOP_B__reg_mute_vs_pos_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_vs_pos_BITSTART 20
#define FRC_TOP__TOP_B__reg_mute_vs_pos_BITEND 26

#define FRC_TOP__TOP_B__reg_mute_dummy_de_enable_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_dummy_de_enable_BITSTART 27
#define FRC_TOP__TOP_B__reg_mute_dummy_de_enable_BITEND 27

#define FRC_TOP__TOP_B__reg_mute_dummy_de_num_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_dummy_de_num_BITSTART 28
#define FRC_TOP__TOP_B__reg_mute_dummy_de_num_BITEND 30

#define FRC_TOP__TOP_B__reg_mute_lr_slf_gen_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_lr_slf_gen_BITSTART 31
#define FRC_TOP__TOP_B__reg_mute_lr_slf_gen_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_det_enable_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_det_enable_BITEND 0

#define FRC_TOP__TOP_B__reg_mute_hmin_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_hmin_det_enable_BITSTART 1
#define FRC_TOP__TOP_B__reg_mute_hmin_det_enable_BITEND 1

#define FRC_TOP__TOP_B__reg_mute_hmax_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_hmax_det_enable_BITSTART 2
#define FRC_TOP__TOP_B__reg_mute_hmax_det_enable_BITEND 2

#define FRC_TOP__TOP_B__reg_mute_vmin_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_vmin_det_enable_BITSTART 3
#define FRC_TOP__TOP_B__reg_mute_vmin_det_enable_BITEND 3

#define FRC_TOP__TOP_B__reg_mute_vmax_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_vmax_det_enable_BITSTART 4
#define FRC_TOP__TOP_B__reg_mute_vmax_det_enable_BITEND 4

#define FRC_TOP__TOP_B__reg_mute_httl_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_httl_det_enable_BITSTART 5
#define FRC_TOP__TOP_B__reg_mute_httl_det_enable_BITEND 5

#define FRC_TOP__TOP_B__reg_mute_vblk_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_vblk_det_enable_BITSTART 6
#define FRC_TOP__TOP_B__reg_mute_vblk_det_enable_BITEND 6

#define FRC_TOP__TOP_B__reg_mute_force_freerun_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_force_freerun_BITSTART 7
#define FRC_TOP__TOP_B__reg_mute_force_freerun_BITEND 7

#define FRC_TOP__TOP_B__reg_mute_state_mode_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_state_mode_BITSTART 8
#define FRC_TOP__TOP_B__reg_mute_state_mode_BITEND 8

#define FRC_TOP__TOP_B__reg_mute_port_sel_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_port_sel_BITSTART 9
#define FRC_TOP__TOP_B__reg_mute_port_sel_BITEND 9

#define FRC_TOP__TOP_B__reg_mute_norm_delay_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_norm_delay_BITSTART 10
#define FRC_TOP__TOP_B__reg_mute_norm_delay_BITEND 15

#define FRC_TOP__TOP_B__reg_mute_noclk2freerun_threshold_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_noclk2freerun_threshold_BITSTART 16
#define FRC_TOP__TOP_B__reg_mute_noclk2freerun_threshold_BITEND 19

#define FRC_TOP__TOP_B__reg_mute_clk_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_clk_det_enable_BITSTART 20
#define FRC_TOP__TOP_B__reg_mute_clk_det_enable_BITEND 20

#define FRC_TOP__TOP_B__reg_sh19_nr_alpha_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_sh19_nr_alpha_BITSTART 21
#define FRC_TOP__TOP_B__reg_sh19_nr_alpha_BITEND 27

#define FRC_TOP__TOP_B__reg_inclk_freq_low_th_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inclk_freq_low_th_BITSTART 0
#define FRC_TOP__TOP_B__reg_inclk_freq_low_th_BITEND 7

#define FRC_TOP__TOP_B__reg_inclk_freq_high_th_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inclk_freq_high_th_BITSTART 8
#define FRC_TOP__TOP_B__reg_inclk_freq_high_th_BITEND 15

#define FRC_TOP__TOP_B__reg_inclk_sel_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inclk_sel_BITSTART 16
#define FRC_TOP__TOP_B__reg_inclk_sel_BITEND 16

#define FRC_TOP__TOP_B__reg_inproc_mc_de_hact_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inproc_mc_de_hact_BITSTART 17
#define FRC_TOP__TOP_B__reg_inproc_mc_de_hact_BITEND 28

#define FRC_TOP__TOP_B__reg_inproc_mc_de_restruct_en_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inproc_mc_de_restruct_en_BITSTART 29
#define FRC_TOP__TOP_B__reg_inproc_mc_de_restruct_en_BITEND 29

#define FRC_TOP__TOP_B__reg_indata_mapping_en_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_indata_mapping_en_BITSTART 30
#define FRC_TOP__TOP_B__reg_indata_mapping_en_BITEND 30

#define FRC_TOP__TOP_B__reg_sh1_cmd_fifo_full_th_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh1_cmd_fifo_full_th_BITSTART 0
#define FRC_TOP__TOP_B__reg_sh1_cmd_fifo_full_th_BITEND 3

#define FRC_TOP__TOP_B__reg_sh1_id_fifo_depth_th_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh1_id_fifo_depth_th_BITSTART 4
#define FRC_TOP__TOP_B__reg_sh1_id_fifo_depth_th_BITEND 7

#define FRC_TOP__TOP_B__reg_sh1_throughput_th_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh1_throughput_th_BITSTART 8
#define FRC_TOP__TOP_B__reg_sh1_throughput_th_BITEND 13

#define FRC_TOP__TOP_B__reg_sh19_vdn_enable_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_vdn_enable_BITSTART 14
#define FRC_TOP__TOP_B__reg_sh19_vdn_enable_BITEND 14

#define FRC_TOP__TOP_B__reg_sh19_hdn_enable_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_hdn_enable_BITSTART 15
#define FRC_TOP__TOP_B__reg_sh19_hdn_enable_BITEND 15

#define FRC_TOP__TOP_B__reg_sh19_nr_hact_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_nr_hact_BITSTART 16
#define FRC_TOP__TOP_B__reg_sh19_nr_hact_BITEND 27

#define FRC_TOP__TOP_B__reg_sh19_nr_mode_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_nr_mode_BITSTART 28
#define FRC_TOP__TOP_B__reg_sh19_nr_mode_BITEND 29

#define FRC_TOP__TOP_B__reg_topb_dh_vld_restruct_en_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_topb_dh_vld_restruct_en_BITSTART 30
#define FRC_TOP__TOP_B__reg_topb_dh_vld_restruct_en_BITEND 30

#define FRC_TOP__TOP_B__reg_topb_dh_fifo_vld_sel_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_topb_dh_fifo_vld_sel_BITSTART 31
#define FRC_TOP__TOP_B__reg_topb_dh_fifo_vld_sel_BITEND 31

#define FRC_TOP__TOP_B__regr_mute_htotal_ADDR 0x000090F0
#define FRC_TOP__TOP_B__regr_mute_htotal_BITSTART 0
#define FRC_TOP__TOP_B__regr_mute_htotal_BITEND 11

#define FRC_TOP__TOP_B__regr_mute_hact_ADDR 0x000090F0
#define FRC_TOP__TOP_B__regr_mute_hact_BITSTART 12
#define FRC_TOP__TOP_B__regr_mute_hact_BITEND 23

#define FRC_TOP__TOP_B__regr_mute_state_ADDR 0x000090F0
#define FRC_TOP__TOP_B__regr_mute_state_BITSTART 24
#define FRC_TOP__TOP_B__regr_mute_state_BITEND 31

#define FRC_TOP__TOP_B__regr_mute_vact_ADDR 0x000090F4
#define FRC_TOP__TOP_B__regr_mute_vact_BITSTART 0
#define FRC_TOP__TOP_B__regr_mute_vact_BITEND 11

#define FRC_TOP__TOP_B__regr_mute_result_ADDR 0x000090F4
#define FRC_TOP__TOP_B__regr_mute_result_BITSTART 12
#define FRC_TOP__TOP_B__regr_mute_result_BITEND 19

#define FRC_TOP__TOP_B__regr_inclk_status_ADDR 0x000090F4
#define FRC_TOP__TOP_B__regr_inclk_status_BITSTART 20
#define FRC_TOP__TOP_B__regr_inclk_status_BITEND 27


#endif//~_MEMC_REG_H_
