#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9b5300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x984320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x98b6b0 .functor NOT 1, L_0x9e1580, C4<0>, C4<0>, C4<0>;
L_0x9e1360 .functor XOR 2, L_0x9e1200, L_0x9e12c0, C4<00>, C4<00>;
L_0x9e1470 .functor XOR 2, L_0x9e1360, L_0x9e13d0, C4<00>, C4<00>;
v0x9ddc60_0 .net *"_ivl_10", 1 0, L_0x9e13d0;  1 drivers
v0x9ddd60_0 .net *"_ivl_12", 1 0, L_0x9e1470;  1 drivers
v0x9dde40_0 .net *"_ivl_2", 1 0, L_0x9e1140;  1 drivers
v0x9ddf00_0 .net *"_ivl_4", 1 0, L_0x9e1200;  1 drivers
v0x9ddfe0_0 .net *"_ivl_6", 1 0, L_0x9e12c0;  1 drivers
v0x9de110_0 .net *"_ivl_8", 1 0, L_0x9e1360;  1 drivers
v0x9de1f0_0 .net "a", 0 0, v0x9dbb60_0;  1 drivers
v0x9de290_0 .net "b", 0 0, v0x9dbc00_0;  1 drivers
v0x9de330_0 .net "c", 0 0, v0x9dbca0_0;  1 drivers
v0x9de3d0_0 .var "clk", 0 0;
v0x9de470_0 .net "d", 0 0, v0x9dbde0_0;  1 drivers
v0x9de510_0 .net "out_pos_dut", 0 0, L_0x9e0fb0;  1 drivers
v0x9de5b0_0 .net "out_pos_ref", 0 0, L_0x9dfbf0;  1 drivers
v0x9de650_0 .net "out_sop_dut", 0 0, L_0x9e0460;  1 drivers
v0x9de6f0_0 .net "out_sop_ref", 0 0, L_0x9b6810;  1 drivers
v0x9de790_0 .var/2u "stats1", 223 0;
v0x9de830_0 .var/2u "strobe", 0 0;
v0x9de9e0_0 .net "tb_match", 0 0, L_0x9e1580;  1 drivers
v0x9deab0_0 .net "tb_mismatch", 0 0, L_0x98b6b0;  1 drivers
v0x9deb50_0 .net "wavedrom_enable", 0 0, v0x9dc0b0_0;  1 drivers
v0x9dec20_0 .net "wavedrom_title", 511 0, v0x9dc150_0;  1 drivers
L_0x9e1140 .concat [ 1 1 0 0], L_0x9dfbf0, L_0x9b6810;
L_0x9e1200 .concat [ 1 1 0 0], L_0x9dfbf0, L_0x9b6810;
L_0x9e12c0 .concat [ 1 1 0 0], L_0x9e0fb0, L_0x9e0460;
L_0x9e13d0 .concat [ 1 1 0 0], L_0x9dfbf0, L_0x9b6810;
L_0x9e1580 .cmp/eeq 2, L_0x9e1140, L_0x9e1470;
S_0x9883e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x984320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x98ba90 .functor AND 1, v0x9dbca0_0, v0x9dbde0_0, C4<1>, C4<1>;
L_0x98be70 .functor NOT 1, v0x9dbb60_0, C4<0>, C4<0>, C4<0>;
L_0x98c250 .functor NOT 1, v0x9dbc00_0, C4<0>, C4<0>, C4<0>;
L_0x98c4d0 .functor AND 1, L_0x98be70, L_0x98c250, C4<1>, C4<1>;
L_0x9a3240 .functor AND 1, L_0x98c4d0, v0x9dbca0_0, C4<1>, C4<1>;
L_0x9b6810 .functor OR 1, L_0x98ba90, L_0x9a3240, C4<0>, C4<0>;
L_0x9df070 .functor NOT 1, v0x9dbc00_0, C4<0>, C4<0>, C4<0>;
L_0x9df0e0 .functor OR 1, L_0x9df070, v0x9dbde0_0, C4<0>, C4<0>;
L_0x9df1f0 .functor AND 1, v0x9dbca0_0, L_0x9df0e0, C4<1>, C4<1>;
L_0x9df2b0 .functor NOT 1, v0x9dbb60_0, C4<0>, C4<0>, C4<0>;
L_0x9df380 .functor OR 1, L_0x9df2b0, v0x9dbc00_0, C4<0>, C4<0>;
L_0x9df3f0 .functor AND 1, L_0x9df1f0, L_0x9df380, C4<1>, C4<1>;
L_0x9df570 .functor NOT 1, v0x9dbc00_0, C4<0>, C4<0>, C4<0>;
L_0x9df5e0 .functor OR 1, L_0x9df570, v0x9dbde0_0, C4<0>, C4<0>;
L_0x9df500 .functor AND 1, v0x9dbca0_0, L_0x9df5e0, C4<1>, C4<1>;
L_0x9df770 .functor NOT 1, v0x9dbb60_0, C4<0>, C4<0>, C4<0>;
L_0x9df870 .functor OR 1, L_0x9df770, v0x9dbde0_0, C4<0>, C4<0>;
L_0x9df930 .functor AND 1, L_0x9df500, L_0x9df870, C4<1>, C4<1>;
L_0x9dfae0 .functor XNOR 1, L_0x9df3f0, L_0x9df930, C4<0>, C4<0>;
v0x98afe0_0 .net *"_ivl_0", 0 0, L_0x98ba90;  1 drivers
v0x98b3e0_0 .net *"_ivl_12", 0 0, L_0x9df070;  1 drivers
v0x98b7c0_0 .net *"_ivl_14", 0 0, L_0x9df0e0;  1 drivers
v0x98bba0_0 .net *"_ivl_16", 0 0, L_0x9df1f0;  1 drivers
v0x98bf80_0 .net *"_ivl_18", 0 0, L_0x9df2b0;  1 drivers
v0x98c360_0 .net *"_ivl_2", 0 0, L_0x98be70;  1 drivers
v0x98c5e0_0 .net *"_ivl_20", 0 0, L_0x9df380;  1 drivers
v0x9da0d0_0 .net *"_ivl_24", 0 0, L_0x9df570;  1 drivers
v0x9da1b0_0 .net *"_ivl_26", 0 0, L_0x9df5e0;  1 drivers
v0x9da290_0 .net *"_ivl_28", 0 0, L_0x9df500;  1 drivers
v0x9da370_0 .net *"_ivl_30", 0 0, L_0x9df770;  1 drivers
v0x9da450_0 .net *"_ivl_32", 0 0, L_0x9df870;  1 drivers
v0x9da530_0 .net *"_ivl_36", 0 0, L_0x9dfae0;  1 drivers
L_0x7fb2ace95018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9da5f0_0 .net *"_ivl_38", 0 0, L_0x7fb2ace95018;  1 drivers
v0x9da6d0_0 .net *"_ivl_4", 0 0, L_0x98c250;  1 drivers
v0x9da7b0_0 .net *"_ivl_6", 0 0, L_0x98c4d0;  1 drivers
v0x9da890_0 .net *"_ivl_8", 0 0, L_0x9a3240;  1 drivers
v0x9da970_0 .net "a", 0 0, v0x9dbb60_0;  alias, 1 drivers
v0x9daa30_0 .net "b", 0 0, v0x9dbc00_0;  alias, 1 drivers
v0x9daaf0_0 .net "c", 0 0, v0x9dbca0_0;  alias, 1 drivers
v0x9dabb0_0 .net "d", 0 0, v0x9dbde0_0;  alias, 1 drivers
v0x9dac70_0 .net "out_pos", 0 0, L_0x9dfbf0;  alias, 1 drivers
v0x9dad30_0 .net "out_sop", 0 0, L_0x9b6810;  alias, 1 drivers
v0x9dadf0_0 .net "pos0", 0 0, L_0x9df3f0;  1 drivers
v0x9daeb0_0 .net "pos1", 0 0, L_0x9df930;  1 drivers
L_0x9dfbf0 .functor MUXZ 1, L_0x7fb2ace95018, L_0x9df3f0, L_0x9dfae0, C4<>;
S_0x9db030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x984320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x9dbb60_0 .var "a", 0 0;
v0x9dbc00_0 .var "b", 0 0;
v0x9dbca0_0 .var "c", 0 0;
v0x9dbd40_0 .net "clk", 0 0, v0x9de3d0_0;  1 drivers
v0x9dbde0_0 .var "d", 0 0;
v0x9dbed0_0 .var/2u "fail", 0 0;
v0x9dbf70_0 .var/2u "fail1", 0 0;
v0x9dc010_0 .net "tb_match", 0 0, L_0x9e1580;  alias, 1 drivers
v0x9dc0b0_0 .var "wavedrom_enable", 0 0;
v0x9dc150_0 .var "wavedrom_title", 511 0;
E_0x996d40/0 .event negedge, v0x9dbd40_0;
E_0x996d40/1 .event posedge, v0x9dbd40_0;
E_0x996d40 .event/or E_0x996d40/0, E_0x996d40/1;
S_0x9db360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x9db030;
 .timescale -12 -12;
v0x9db5a0_0 .var/2s "i", 31 0;
E_0x996be0 .event posedge, v0x9dbd40_0;
S_0x9db6a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x9db030;
 .timescale -12 -12;
v0x9db8a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9db980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x9db030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9dc330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x984320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9dfda0 .functor AND 1, v0x9dbca0_0, v0x9dbde0_0, C4<1>, C4<1>;
L_0x9e0050 .functor NOT 1, v0x9dbb60_0, C4<0>, C4<0>, C4<0>;
L_0x9e00e0 .functor NOT 1, v0x9dbc00_0, C4<0>, C4<0>, C4<0>;
L_0x9e0260 .functor AND 1, L_0x9e0050, L_0x9e00e0, C4<1>, C4<1>;
L_0x9e03a0 .functor AND 1, L_0x9e0260, v0x9dbca0_0, C4<1>, C4<1>;
L_0x9e0460 .functor OR 1, L_0x9dfda0, L_0x9e03a0, C4<0>, C4<0>;
L_0x9e0600 .functor NOT 1, v0x9dbc00_0, C4<0>, C4<0>, C4<0>;
L_0x9e0670 .functor OR 1, L_0x9e0600, v0x9dbde0_0, C4<0>, C4<0>;
L_0x9e0780 .functor AND 1, v0x9dbca0_0, L_0x9e0670, C4<1>, C4<1>;
L_0x9e0840 .functor NOT 1, v0x9dbb60_0, C4<0>, C4<0>, C4<0>;
L_0x9e0a20 .functor OR 1, L_0x9e0840, v0x9dbc00_0, C4<0>, C4<0>;
L_0x9e0a90 .functor AND 1, L_0x9e0780, L_0x9e0a20, C4<1>, C4<1>;
L_0x9e0c10 .functor NOT 1, v0x9dbb60_0, C4<0>, C4<0>, C4<0>;
L_0x9e0c80 .functor OR 1, L_0x9e0c10, v0x9dbde0_0, C4<0>, C4<0>;
L_0x9e0ba0 .functor AND 1, v0x9dbca0_0, L_0x9e0c80, C4<1>, C4<1>;
L_0x9e0e10 .functor XNOR 1, L_0x9e0a90, L_0x9e0ba0, C4<0>, C4<0>;
v0x9dc4f0_0 .net *"_ivl_0", 0 0, L_0x9dfda0;  1 drivers
v0x9dc5d0_0 .net *"_ivl_12", 0 0, L_0x9e0600;  1 drivers
v0x9dc6b0_0 .net *"_ivl_14", 0 0, L_0x9e0670;  1 drivers
v0x9dc7a0_0 .net *"_ivl_16", 0 0, L_0x9e0780;  1 drivers
v0x9dc880_0 .net *"_ivl_18", 0 0, L_0x9e0840;  1 drivers
v0x9dc9b0_0 .net *"_ivl_2", 0 0, L_0x9e0050;  1 drivers
v0x9dca90_0 .net *"_ivl_20", 0 0, L_0x9e0a20;  1 drivers
v0x9dcb70_0 .net *"_ivl_24", 0 0, L_0x9e0c10;  1 drivers
v0x9dcc50_0 .net *"_ivl_26", 0 0, L_0x9e0c80;  1 drivers
v0x9dcdc0_0 .net *"_ivl_30", 0 0, L_0x9e0e10;  1 drivers
L_0x7fb2ace95060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9dce80_0 .net *"_ivl_32", 0 0, L_0x7fb2ace95060;  1 drivers
v0x9dcf60_0 .net *"_ivl_4", 0 0, L_0x9e00e0;  1 drivers
v0x9dd040_0 .net *"_ivl_6", 0 0, L_0x9e0260;  1 drivers
v0x9dd120_0 .net *"_ivl_8", 0 0, L_0x9e03a0;  1 drivers
v0x9dd200_0 .net "a", 0 0, v0x9dbb60_0;  alias, 1 drivers
v0x9dd2a0_0 .net "b", 0 0, v0x9dbc00_0;  alias, 1 drivers
v0x9dd390_0 .net "c", 0 0, v0x9dbca0_0;  alias, 1 drivers
v0x9dd590_0 .net "d", 0 0, v0x9dbde0_0;  alias, 1 drivers
v0x9dd680_0 .net "out_pos", 0 0, L_0x9e0fb0;  alias, 1 drivers
v0x9dd740_0 .net "out_sop", 0 0, L_0x9e0460;  alias, 1 drivers
v0x9dd800_0 .net "pos0", 0 0, L_0x9e0a90;  1 drivers
v0x9dd8c0_0 .net "pos1", 0 0, L_0x9e0ba0;  1 drivers
L_0x9e0fb0 .functor MUXZ 1, L_0x7fb2ace95060, L_0x9e0a90, L_0x9e0e10, C4<>;
S_0x9dda40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x984320;
 .timescale -12 -12;
E_0x9809f0 .event anyedge, v0x9de830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9de830_0;
    %nor/r;
    %assign/vec4 v0x9de830_0, 0;
    %wait E_0x9809f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9db030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9dbed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9dbf70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9db030;
T_4 ;
    %wait E_0x996d40;
    %load/vec4 v0x9dc010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9dbed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9db030;
T_5 ;
    %wait E_0x996be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %wait E_0x996be0;
    %load/vec4 v0x9dbed0_0;
    %store/vec4 v0x9dbf70_0, 0, 1;
    %fork t_1, S_0x9db360;
    %jmp t_0;
    .scope S_0x9db360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db5a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9db5a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x996be0;
    %load/vec4 v0x9db5a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9db5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9db5a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x9db030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x996d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9dbde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9dbc00_0, 0;
    %assign/vec4 v0x9dbb60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9dbed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x9dbf70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x984320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9de3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9de830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x984320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9de3d0_0;
    %inv;
    %store/vec4 v0x9de3d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x984320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9dbd40_0, v0x9deab0_0, v0x9de1f0_0, v0x9de290_0, v0x9de330_0, v0x9de470_0, v0x9de6f0_0, v0x9de650_0, v0x9de5b0_0, v0x9de510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x984320;
T_9 ;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9de790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x984320;
T_10 ;
    %wait E_0x996d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9de790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9de790_0, 4, 32;
    %load/vec4 v0x9de9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9de790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9de790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9de790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9de6f0_0;
    %load/vec4 v0x9de6f0_0;
    %load/vec4 v0x9de650_0;
    %xor;
    %load/vec4 v0x9de6f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9de790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9de790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9de5b0_0;
    %load/vec4 v0x9de5b0_0;
    %load/vec4 v0x9de510_0;
    %xor;
    %load/vec4 v0x9de5b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9de790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9de790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9de790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response3/top_module.sv";
