// Seed: 4170365172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wand id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wand id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7  = -1;
  assign id_13 = 1;
  parameter id_18 = -1, id_19 = 1, id_20 = -1'b0, id_21 = id_12, id_22 = 1 !=? -1;
  logic id_23;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_1 = 32'd62
) (
    input supply1 _id_0,
    input supply0 _id_1
);
  wire [1 : 1  !==  id_0  !=  id_1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
