#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 24 11:23:09 2021
# Process ID: 3120
# Current directory: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12904 C:\Users\jonja\Documents\VHDL\Eget arbeid\Lecture03\Lecture03\Lecture03.xpr
# Log file: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/vivado.log
# Journal file: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project {C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture03/Lecture03' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Lecture03.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.621 ; gain = 38.500
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mux_4'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mux_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/sources_1/new/mux_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.sim/sim_1/behav/xsim'
"xelab -wto e35ce1225a55456bb40e5e360398e6ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux_4_behav xil_defaultlib.mux_4 -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e35ce1225a55456bb40e5e360398e6ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux_4_behav xil_defaultlib.mux_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux_4
Built simulation snapshot mux_4_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/jonja/Documents/VHDL/Eget -notrace
couldn't read file "C:/Users/jonja/Documents/VHDL/Eget": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 24 11:24:13 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_4_behav -key {Behavioral:sim_1:Functional:mux_4} -tclbatch {mux_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mux_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1364.125 ; gain = 40.379
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mux_4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1877.758 ; gain = 256.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_4' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/sources_1/new/mux_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux_4' (1#1) [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/sources_1/new/mux_4.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.086 ; gain = 342.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.086 ; gain = 342.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.086 ; gain = 342.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm'. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture03/Lecture03/Lecture03.srcs/constrs_1/new/mux_4_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.492 ; gain = 463.309
5 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2084.492 ; gain = 705.117
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-MJUHLJ79' and cannot be killed from host 'DESKTOP-42IJ6JD'
2. Process appears to be on host 'LAPTOP-MJUHLJ79' and cannot be killed from host 'DESKTOP-42IJ6JD'

reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 25 12:56:19 2021...
