Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: lui $31,65280
Expected:	Register Write to Reg: 0x1F Val: 0xFF000000
Got     :	Register Write to Reg: 0x1F Val: 0x00000000
Incorrect write

Cycle: 1
MARS instruction number: 2	Instruction: lui $30,65535
Expected:	Register Write to Reg: 0x1E Val: 0xFFFF0000
Got     :	Register Write to Reg: 0x1E Val: 0x00000000
Incorrect write

Cycle: 4
MARS instruction number: 5	Instruction: add $31,$31,$1
Expected:	Register Write to Reg: 0x1F Val: 0xFF00FF00
Got     :	Register Write to Reg: 0x1F Val: 0x0000FF00
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


