{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712281952626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712281952626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 20:52:32 2024 " "Processing started: Thu Apr 04 20:52:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712281952626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281952626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5_Signed -c Lab5_Signed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5_Signed -c Lab5_Signed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281952626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712281952941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712281952941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "NBitRegister.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/NBitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959055 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1712281959057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Quotient QUOTIENT Lab5_Signed.sv(12) " "Verilog HDL Declaration information at Lab5_Signed.sv(12): object \"Quotient\" differs only in case from object \"QUOTIENT\" in the same scope" {  } { { "Lab5_Signed.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712281959059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Remainder REMAINDER Lab5_Signed.sv(13) " "Verilog HDL Declaration information at Lab5_Signed.sv(13): object \"Remainder\" differs only in case from object \"REMAINDER\" in the same scope" {  } { { "Lab5_Signed.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712281959059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_signed.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5_signed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Signed " "Found entity 1: Lab5_Signed" {  } { { "Lab5_Signed.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/four2one.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_Control " "Found entity 1: D_Control" {  } { { "D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/D_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX Hex Controller.sv(7) " "Verilog HDL Declaration information at Controller.sv(7): object \"HEX\" differs only in case from object \"Hex\" in the same scope" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712281959067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_ladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_ladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_ladder " "Found entity 1: clk_ladder" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/clk_ladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/binary2seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed.sv 1 1 " "Found 1 design units, including 1 entities, in source file signed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Signed " "Found entity 1: Signed" {  } { { "Signed.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Signed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712281959073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5_Signed " "Elaborating entity \"Lab5_Signed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712281959098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:A_B_Q_R_Display " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:A_B_Q_R_Display\"" {  } { { "Lab5_Signed.sv" "A_B_Q_R_Display" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959114 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A StateMachine.sv(18) " "Verilog HDL Always Construct warning at StateMachine.sv(18): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A StateMachine.sv(19) " "Verilog HDL Always Construct warning at StateMachine.sv(19): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B StateMachine.sv(20) " "Verilog HDL Always Construct warning at StateMachine.sv(20): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q_R StateMachine.sv(21) " "Verilog HDL Always Construct warning at StateMachine.sv(21): variable \"Q_R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "StateMachine.sv(16) " "Verilog HDL Case Statement warning at StateMachine.sv(16): incomplete case statement has no default case item" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate StateMachine.sv(15) " "Verilog HDL Always Construct warning at StateMachine.sv(15): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display StateMachine.sv(15) " "Verilog HDL Always Construct warning at StateMachine.sv(15): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ins StateMachine.sv(15) " "Verilog HDL Always Construct warning at StateMachine.sv(15): inferring latch(es) for variable \"ins\", which holds its previous value in one or more paths through the always construct" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[0\] StateMachine.sv(15) " "Inferred latch for \"ins\[0\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[1\] StateMachine.sv(15) " "Inferred latch for \"ins\[1\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[2\] StateMachine.sv(15) " "Inferred latch for \"ins\[2\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins\[3\] StateMachine.sv(15) " "Inferred latch for \"ins\[3\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] StateMachine.sv(15) " "Inferred latch for \"display\[0\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] StateMachine.sv(15) " "Inferred latch for \"display\[1\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] StateMachine.sv(15) " "Inferred latch for \"display\[2\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] StateMachine.sv(15) " "Inferred latch for \"display\[3\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959115 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] StateMachine.sv(15) " "Inferred latch for \"display\[4\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] StateMachine.sv(15) " "Inferred latch for \"display\[5\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] StateMachine.sv(15) " "Inferred latch for \"display\[6\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\] StateMachine.sv(15) " "Inferred latch for \"display\[7\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[8\] StateMachine.sv(15) " "Inferred latch for \"display\[8\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[9\] StateMachine.sv(15) " "Inferred latch for \"display\[9\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[10\] StateMachine.sv(15) " "Inferred latch for \"display\[10\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[11\] StateMachine.sv(15) " "Inferred latch for \"display\[11\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[12\] StateMachine.sv(15) " "Inferred latch for \"display\[12\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[13\] StateMachine.sv(15) " "Inferred latch for \"display\[13\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[14\] StateMachine.sv(15) " "Inferred latch for \"display\[14\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[15\] StateMachine.sv(15) " "Inferred latch for \"display\[15\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] StateMachine.sv(15) " "Inferred latch for \"nextstate\[0\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] StateMachine.sv(15) " "Inferred latch for \"nextstate\[1\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] StateMachine.sv(15) " "Inferred latch for \"nextstate\[2\]\" at StateMachine.sv(15)" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959116 "|Lab5_Signed|StateMachine:A_B_Q_R_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister NBitRegister:DIVIDEND_2 " "Elaborating entity \"NBitRegister\" for hierarchy \"NBitRegister:DIVIDEND_2\"" {  } { { "Lab5_Signed.sv" "DIVIDEND_2" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:DIVIDE " "Elaborating entity \"Divider\" for hierarchy \"Divider:DIVIDE\"" {  } { { "Lab5_Signed.sv" "DIVIDE" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Divider:DIVIDE\|MUX:Mux1 " "Elaborating entity \"MUX\" for hierarchy \"Divider:DIVIDE\|MUX:Mux1\"" {  } { { "Divider.sv" "Mux1" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Divider.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg Divider:DIVIDE\|shiftreg:Rreg " "Elaborating entity \"shiftreg\" for hierarchy \"Divider:DIVIDE\|shiftreg:Rreg\"" {  } { { "Divider.sv" "Rreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Divider.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg Divider:DIVIDE\|shiftreg:Qreg " "Elaborating entity \"shiftreg\" for hierarchy \"Divider:DIVIDE\|shiftreg:Qreg\"" {  } { { "Divider.sv" "Qreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Divider.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Divider:DIVIDE\|alu:AdSb " "Elaborating entity \"alu\" for hierarchy \"Divider:DIVIDE\|alu:AdSb\"" {  } { { "Divider.sv" "AdSb" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Divider.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Control Divider:DIVIDE\|D_Control:DivCtrl " "Elaborating entity \"D_Control\" for hierarchy \"Divider:DIVIDE\|D_Control:DivCtrl\"" {  } { { "Divider.sv" "DivCtrl" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Divider.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 D_Control.sv(51) " "Verilog HDL assignment warning at D_Control.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/D_Control.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712281959125 "|Lab5_Signed|Divider:DIVIDE|D_Control:DivCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Mux " "Elaborating entity \"Controller\" for hierarchy \"Controller:Mux\"" {  } { { "Lab5_Signed.sv" "Mux" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_ladder Controller:Mux\|clk_ladder:clock " "Elaborating entity \"clk_ladder\" for hierarchy \"Controller:Mux\|clk_ladder:clock\"" {  } { { "Controller.sv" "clock" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one Controller:Mux\|four2one:decoder " "Elaborating entity \"four2one\" for hierarchy \"Controller:Mux\|four2one:decoder\"" {  } { { "Controller.sv" "decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Controller:Mux\|FSM:digit " "Elaborating entity \"FSM\" for hierarchy \"Controller:Mux\|FSM:digit\"" {  } { { "Controller.sv" "digit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Controller.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven Controller:Mux\|binary2seven:Hex " "Elaborating entity \"binary2seven\" for hierarchy \"Controller:Mux\|binary2seven:Hex\"" {  } { { "Controller.sv" "Hex" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959131 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712281959410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[8\] " "Latch StateMachine:A_B_Q_R_Display\|display\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959415 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[4\] " "Latch StateMachine:A_B_Q_R_Display\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959415 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[0\] " "Latch StateMachine:A_B_Q_R_Display\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959415 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[12\] " "Latch StateMachine:A_B_Q_R_Display\|display\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959415 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[9\] " "Latch StateMachine:A_B_Q_R_Display\|display\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959415 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[5\] " "Latch StateMachine:A_B_Q_R_Display\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959415 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[1\] " "Latch StateMachine:A_B_Q_R_Display\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[13\] " "Latch StateMachine:A_B_Q_R_Display\|display\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[6\] " "Latch StateMachine:A_B_Q_R_Display\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[10\] " "Latch StateMachine:A_B_Q_R_Display\|display\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[2\] " "Latch StateMachine:A_B_Q_R_Display\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[14\] " "Latch StateMachine:A_B_Q_R_Display\|display\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[11\] " "Latch StateMachine:A_B_Q_R_Display\|display\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[7\] " "Latch StateMachine:A_B_Q_R_Display\|display\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[3\] " "Latch StateMachine:A_B_Q_R_Display\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|display\[15\] " "Latch StateMachine:A_B_Q_R_Display\|display\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|ins\[0\] " "Latch StateMachine:A_B_Q_R_Display\|ins\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|nextstate\[1\] " "Latch StateMachine:A_B_Q_R_Display\|nextstate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|nextstate\[0\] " "Latch StateMachine:A_B_Q_R_Display\|nextstate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|nextstate\[2\] " "Latch StateMachine:A_B_Q_R_Display\|nextstate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|ins\[2\] " "Latch StateMachine:A_B_Q_R_Display\|ins\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:A_B_Q_R_Display\|ins\[1\] " "Latch StateMachine:A_B_Q_R_Display\|ins\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:A_B_Q_R_Display\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:A_B_Q_R_Display\|state\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712281959417 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712281959417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712281959494 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712281959713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/output_files/Lab5_Signed.map.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/output_files/Lab5_Signed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712281959828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712281959828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712281959877 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712281959877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712281959877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712281959877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712281959904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 20:52:39 2024 " "Processing ended: Thu Apr 04 20:52:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712281959904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712281959904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712281959904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712281959904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712281961011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712281961011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 20:52:40 2024 " "Processing started: Thu Apr 04 20:52:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712281961011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712281961011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5_Signed -c Lab5_Signed " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5_Signed -c Lab5_Signed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712281961011 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712281961108 ""}
{ "Info" "0" "" "Project  = Lab5_Signed" {  } {  } 0 0 "Project  = Lab5_Signed" 0 0 "Fitter" 0 0 1712281961109 ""}
{ "Info" "0" "" "Revision = Lab5_Signed" {  } {  } 0 0 "Revision = Lab5_Signed" 0 0 "Fitter" 0 0 1712281961109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712281961180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712281961180 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab5_Signed 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Lab5_Signed\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712281961192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712281961221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712281961221 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712281961368 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712281961374 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712281961465 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712281961465 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712281961467 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712281961467 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712281961468 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712281961468 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712281961468 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712281961468 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712281961468 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 23 " "No exact pin location assignment(s) for 1 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1712281961637 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712281961930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5_Signed.sdc " "Synopsys Design Constraints File file not found: 'Lab5_Signed.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712281961930 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712281961931 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712281961934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712281961934 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712281961935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712281961950 ""}  } { { "Lab5_Signed.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/Lab5_Signed.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712281961950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMachine:A_B_Q_R_Display\|Mux21~0  " "Automatically promoted node StateMachine:A_B_Q_R_Display\|Mux21~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712281961950 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712281961950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "Automatically promoted node Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712281961950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divider:DIVIDE\|D_Control:DivCtrl\|Selector4~0 " "Destination node Divider:DIVIDE\|D_Control:DivCtrl\|Selector4~0" {  } { { "D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/D_Control.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712281961950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divider:DIVIDE\|D_Control:DivCtrl\|State~16 " "Destination node Divider:DIVIDE\|D_Control:DivCtrl\|State~16" {  } { { "D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/D_Control.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712281961950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712281961950 ""}  } { { "D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/D_Control.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712281961950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMachine:A_B_Q_R_Display\|ins\[0\]  " "Automatically promoted node StateMachine:A_B_Q_R_Display\|ins\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712281961950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:A_B_Q_R_Display\|ins\[0\] " "Destination node StateMachine:A_B_Q_R_Display\|ins\[0\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712281961950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712281961950 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712281961950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMachine:A_B_Q_R_Display\|ins\[1\]  " "Automatically promoted node StateMachine:A_B_Q_R_Display\|ins\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712281961950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:A_B_Q_R_Display\|ins\[1\] " "Destination node StateMachine:A_B_Q_R_Display\|ins\[1\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712281961950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712281961950 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712281961950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMachine:A_B_Q_R_Display\|ins\[2\]  " "Automatically promoted node StateMachine:A_B_Q_R_Display\|ins\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712281961950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:A_B_Q_R_Display\|ins\[2\] " "Destination node StateMachine:A_B_Q_R_Display\|ins\[2\]" {  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712281961950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712281961950 ""}  } { { "StateMachine.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/StateMachine.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712281961950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "Automatically promoted node Controller:Mux\|clk_ladder:clock\|ladder\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712281961950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:Mux\|clk_ladder:clock\|ladder\[17\]~49 " "Destination node Controller:Mux\|clk_ladder:clock\|ladder\[17\]~49" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/clk_ladder.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712281961950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712281961950 ""}  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/clk_ladder.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712281961950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712281962233 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712281962233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712281962233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712281962234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712281962234 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712281962235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712281962235 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712281962235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712281962251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712281962252 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712281962252 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1712281962258 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1712281962258 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712281962258 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 43 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 41 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 10 42 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712281962259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1712281962259 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712281962259 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712281962292 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712281962301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712281963271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712281963356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712281963374 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712281966023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712281966023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712281966366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712281967470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712281967470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712281968223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712281968223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712281968226 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712281968379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712281968387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712281968588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712281968588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712281968924 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712281969341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/output_files/Lab5_Signed.fit.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/Lab5/Lab5_EX/output_files/Lab5_Signed.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712281969547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6621 " "Peak virtual memory: 6621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712281969924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 20:52:49 2024 " "Processing ended: Thu Apr 04 20:52:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712281969924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712281969924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712281969924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712281969924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712281970854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712281970854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 20:52:50 2024 " "Processing started: Thu Apr 04 20:52:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712281970854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712281970854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab5_Signed -c Lab5_Signed " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab5_Signed -c Lab5_Signed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712281970856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712281971101 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712281972434 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712281972525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712281973141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 20:52:53 2024 " "Processing ended: Thu Apr 04 20:52:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712281973141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712281973141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712281973141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712281973141 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712281973735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712281974207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712281974208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 20:52:53 2024 " "Processing started: Thu Apr 04 20:52:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712281974208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712281974208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab5_Signed -c Lab5_Signed " "Command: quartus_sta Lab5_Signed -c Lab5_Signed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712281974208 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712281974310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712281974457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712281974457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281974483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281974484 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712281974650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5_Signed.sdc " "Synopsys Design Constraints File file not found: 'Lab5_Signed.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712281974668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281974668 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " "create_clock -period 1.000 -name Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|ins\[0\] StateMachine:A_B_Q_R_Display\|ins\[0\] " "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|ins\[0\] StateMachine:A_B_Q_R_Display\|ins\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|state\[0\] StateMachine:A_B_Q_R_Display\|state\[0\] " "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|state\[0\] StateMachine:A_B_Q_R_Display\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LOAD_NEXT LOAD_NEXT " "create_clock -period 1.000 -name LOAD_NEXT LOAD_NEXT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|ins\[2\] StateMachine:A_B_Q_R_Display\|ins\[2\] " "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|ins\[2\] StateMachine:A_B_Q_R_Display\|ins\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|ins\[1\] StateMachine:A_B_Q_R_Display\|ins\[1\] " "create_clock -period 1.000 -name StateMachine:A_B_Q_R_Display\|ins\[1\] StateMachine:A_B_Q_R_Display\|ins\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controller:Mux\|clk_ladder:clock\|ladder\[17\] Controller:Mux\|clk_ladder:clock\|ladder\[17\] " "create_clock -period 1.000 -name Controller:Mux\|clk_ladder:clock\|ladder\[17\] Controller:Mux\|clk_ladder:clock\|ladder\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712281974669 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712281974669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712281974671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712281974672 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712281974673 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712281974682 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1712281974687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712281974689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.873 " "Worst-case setup slack is -4.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.873             -87.005 StateMachine:A_B_Q_R_Display\|state\[0\]  " "   -4.873             -87.005 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416            -106.671 CLK  " "   -3.416            -106.671 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.805             -30.587 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -2.805             -30.587 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815              -2.442 LOAD_NEXT  " "   -0.815              -2.442 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "    0.133               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281974691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLK  " "    0.331               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "    0.348               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 StateMachine:A_B_Q_R_Display\|state\[0\]  " "    0.909               0.000 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "    1.275               0.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 LOAD_NEXT  " "    1.318               0.000 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281974695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712281974697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712281974699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.568 CLK  " "   -3.000             -81.568 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.209 LOAD_NEXT  " "   -3.000              -7.209 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -1.403             -22.448 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[0\]  " "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[1\]  " "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[2\]  " "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "   -1.403              -2.806 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 StateMachine:A_B_Q_R_Display\|state\[0\]  " "    0.393               0.000 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281974701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281974701 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712281974712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712281974728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712281975063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712281975125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712281975132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.615 " "Worst-case setup slack is -4.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615             -82.486 StateMachine:A_B_Q_R_Display\|state\[0\]  " "   -4.615             -82.486 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.066             -93.263 CLK  " "   -3.066             -93.263 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460             -26.796 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -2.460             -26.796 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -1.852 LOAD_NEXT  " "   -0.618              -1.852 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "    0.204               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281975134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 CLK  " "    0.296               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "    0.312               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 StateMachine:A_B_Q_R_Display\|state\[0\]  " "    0.844               0.000 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 LOAD_NEXT  " "    1.159               0.000 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.189               0.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "    1.189               0.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281975139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712281975141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712281975145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.568 CLK  " "   -3.000             -81.568 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.209 LOAD_NEXT  " "   -3.000              -7.209 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -1.403             -22.448 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[0\]  " "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[1\]  " "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[2\]  " "   -1.403             -11.224 StateMachine:A_B_Q_R_Display\|ins\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "   -1.403              -2.806 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 StateMachine:A_B_Q_R_Display\|state\[0\]  " "    0.356               0.000 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281975147 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712281975157 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712281975292 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712281975295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.023 " "Worst-case setup slack is -2.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023             -35.026 StateMachine:A_B_Q_R_Display\|state\[0\]  " "   -2.023             -35.026 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901             -17.758 CLK  " "   -0.901             -17.758 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -5.209 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -0.680              -5.209 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.062 LOAD_NEXT  " "   -0.021              -0.062 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "    0.628               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281975297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 CLK  " "    0.145               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "    0.151               0.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 StateMachine:A_B_Q_R_Display\|state\[0\]  " "    0.286               0.000 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "    0.535               0.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 LOAD_NEXT  " "    0.758               0.000 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281975302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712281975305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1712281975308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.334 CLK  " "   -3.000             -61.334 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.279 LOAD_NEXT  " "   -3.000              -6.279 LOAD_NEXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -1.000             -16.000 Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 StateMachine:A_B_Q_R_Display\|ins\[0\]  " "   -1.000              -8.000 StateMachine:A_B_Q_R_Display\|ins\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 StateMachine:A_B_Q_R_Display\|ins\[1\]  " "   -1.000              -8.000 StateMachine:A_B_Q_R_Display\|ins\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 StateMachine:A_B_Q_R_Display\|ins\[2\]  " "   -1.000              -8.000 StateMachine:A_B_Q_R_Display\|ins\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\]  " "   -1.000              -2.000 Controller:Mux\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 StateMachine:A_B_Q_R_Display\|state\[0\]  " "    0.438               0.000 StateMachine:A_B_Q_R_Display\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712281975310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712281975310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712281975890 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712281975891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712281975932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 20:52:55 2024 " "Processing ended: Thu Apr 04 20:52:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712281975932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712281975932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712281975932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712281975932 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712281976561 ""}
