Warning (10268): Verilog HDL information at inputCheck.v(73): always construct contains both blocking and non-blocking assignments File: W:/Quartus_Projects/FinalProject/week1/inputCheck.v Line: 73
