<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2437</identifier><datestamp>2013-11-11T04:09:18Z</datestamp><dc:title>Dual layer Pt metal nanocrystal flash for multi-level-cell NAND application</dc:title><dc:creator>SINGH, PK</dc:creator><dc:creator>BISHT, G</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>HOFMANN, R</dc:creator><dc:creator>SINGH, K</dc:creator><dc:subject>memory</dc:subject><dc:subject>metal nanocrystal</dc:subject><dc:subject>non-volatile memory</dc:subject><dc:subject>nand</dc:subject><dc:subject>multi level cell</dc:subject><dc:description>Most of the current high-density Flash cells use multi-level-cell (MLC) technology to store 2-bits/cell to increase memory density. In this work, dual layer metal nanocrystal (NC) flash EEPROM device, with large memory window, good retention and 10(4) cycle endurance is reported. High-temperature retention, gate bias accelerated retention, read disturb and post-cycling retention measurements show excellent reliability of the NC devices which make them suitable for the MLC application.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T17:11:16Z</dc:date><dc:date>2011-12-15T09:12:02Z</dc:date><dc:date>2011-10-25T17:11:16Z</dc:date><dc:date>2011-12-15T09:12:02Z</dc:date><dc:date>2009</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2009 IEEE INTERNATIONAL MEMORY WORKSHOP,78-81</dc:identifier><dc:identifier>978-1-4244-3761-0</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15775</dc:identifier><dc:identifier>http://hdl.handle.net/100/2437</dc:identifier><dc:source>IEEE International Memory Workshop,Monterey, CA,MAY 10-14, 2009</dc:source><dc:language>English</dc:language></oai_dc:dc>