var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[38.2428, 25.2765, 15.4182, 21.0117, 5.35714], "total":[27696, 33788, 108, 6], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[9588, 10682, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"matrix_multiply", "compute_units":1, "type":"function", "total_percent":[22.8956, 14.5548, 9.67309, 17.1206, 5.35714], "total_kernel_resources":[15948, 21198, 88, 6], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"matrix_multiply.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[51, 101, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[51, 101, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[84, 44, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"matrix.cl:6", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":6}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"matrix_multiply.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[214, 239, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[214, 239, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[27, 74, 3, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[71, 3, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[1, 1, 0, 0]}]}, {"name":"matrix.cl:5", "type":"resource", "data":[40.3333, 0.666667, 0, 0], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":5}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0.666667, 0, 0]}], "replace_name":"true"}, {"name":"matrix.cl:6", "type":"resource", "data":[9746, 12160, 56, 4], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":6}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Double-precision Floating-point Add", "type":"resource", "count":1, "data":[2859, 2517, 0, 0]}, {"name":"Double-precision Floating-point Multiply", "type":"resource", "count":1, "data":[3366, 3278, 0, 4]}, {"name":"Load", "type":"resource", "count":2, "data":[3488, 6365, 56, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"matrix.cl:7", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":7}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}, {"name":"matrix_multiply.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[108, 215, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[108, 215, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[146, 67, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 64, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[64, 64, 0, 0]}]}, {"name":"matrix.cl:4", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":4}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"matrix.cl:5", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":5}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"matrix.cl:8", "type":"resource", "data":[3683, 6723, 29, 0], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":8}]], "children":[{"name":"Double-precision Floating-point Add", "type":"resource", "count":1, "data":[2859, 2517, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[470, 2034, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[354, 2172, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[9588,10682,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"matrix_multiply","total_kernel_resources":[15948,21198,88,6],"type":"function","total_percent":[22.8956,14.5548,9.67309,17.1206,5.35714],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[257,185,3,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[373,555,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":3,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[64,64,0,0]}],"type":"resource","data":[508,622,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":6}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:6","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"Double-precision Floating-point Add","data":[2859,2517,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"Double-precision Floating-point Multiply","data":[3366,3278,0,4],"type":"resource"},{"count":2,"debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"name":"Load","data":[3488,6365,56,0],"type":"resource"}],"data":[9812,12160,56,6],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":5}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:5","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[42.33333,1.666667,0,0]}],"data":[75.3333,1.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":7}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:7","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":4}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:4","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[35,1,0,0]}],"data":[35,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl","line":8}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl:8","children":[{"count":1,"name":"Double-precision Floating-point Add","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[2859,2517,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[470,2034,13,0]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl"}]],"type":"resource","data":[354,2172,16,0]}],"data":[3683,6723,29,0],"type":"resource"}],"data":[15947.99997,21198,88,6],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[27695.99997,33788,108,6],"total_percent":[38.2428,25.2765,15.4182,21.0117,5.35714],"total":[27696,33788,108,6],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"matrix_multiply", "children":[{"type":"bb", "id":3, "name":"matrix_multiply.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":4, "name":"matrix_multiply.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":6}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"3", "Latency":"117", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":6}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"3", "Latency":"117", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"11"}]}, {"type":"inst", "id":11, "name":"loop end", "details":[{"type":"table", "Start Cycle":"171", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"171", "II":"-2085094104", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 2209873192. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"matrix_multiply.B2", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":8}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"2", "Latency":"117", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":8}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"145", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":13, "name":"end", "details":[{"type":"table", "Start Cycle":"147", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"147"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":14, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":11, "to":10}, {"from":3, "to":10}, {"from":6, "to":11}, {"from":7, "to":11}, {"from":11, "to":12}, {"from":8, "to":13}, {"from":9, "to":13}, {"from":10, "to":6}, {"from":10, "to":7}, {"from":12, "to":8}, {"from":8, "to":9}, {"from":14, "to":8}, {"from":14, "to":6}, {"from":14, "to":7}, {"from":9, "to":14}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: matrix_multiply", "data":["", "", ""], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":1}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"matrix_multiply.B1", "data":["Yes", "2209873192", "n/a"], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":5}], [{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":5}], [{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":7}]], "details":[{"type":"brief", "text":"Thread capacity = 172"}, {"type":"text", "text":"Thread capacity = 172"}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"matrix_multiply", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":1}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"matrix_multiply", "data":[15948, 21198, 88, 6], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":1}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[9588, 10682, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[27696, 33788, 108, 6], "data_percent":[25.2765, 15.4182, 21.0117, 5.35714]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "line":6}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["matrix"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc matrix.cl -o matrix.aocx -board=de10_nano_sharedonly -report"]},{"name":"Reports Generated At", "data":["Mon Oct  7 15:55:11 2019"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "name":"matrix.cl", "has_active_debug_locs":true, "absName":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix.cl", "content":"__kernel void matrix_multiply(const int M, const int N, const int P,const __global double* A, const __global double* B, __global double* C, const __global double* D) {\012	int i = get_global_id(0);\012	double C_value = 0.0f;\012	if (i < N) {\012		for (int k = 0; k < P; k++) {\012			C_value += A[i * P + k] * B[k];\012		}\012		C[i] = C_value + D[i];\012	}\012}"}];