<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Bitstream Options</title><link rel="Prev" href="options_timing_simulation.htm" title="Previous" /><link rel="Next" href="../Hardware%20How-To/hardware_how_to.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/pnp.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pOn5b6q7NJrsAL6ntnz3xyQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Strategies/options_bitstream.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm#1138462">Strategy Reference Guide</a> &gt; Bitstream Options</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1138462" class="Heading1"><span></span>Bitstream Options</h2><p id="ww1138463" class="BodyAfterHead"><span></span>This page lists all strategy options associated with the bitstream generation process. The options available for user setting are dependent on the target device of your project.</p><div id="ww1157063" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147419" title="Bitstream Options">Address</a></span></div><div id="ww1273707" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1272631" title="Bitstream Options">Byte Wide Bit Mirror</a></span></div><div id="ww1157070" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147317" title="Bitstream Options">Chain Mode</a></span></div><div id="ww1157074" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147333" title="Bitstream Options">Create Bit File</a></span></div><div id="ww1157078" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147482" title="Bitstream Options">Disable UES</a></span></div><div id="ww1157082" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147787" title="Bitstream Options">Enable I/O in Re-configuration</a></span></div><div id="ww1390528" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1390402" title="Bitstream Options">Enable Timing Check</a></span></div><div id="ww1157086" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1390392" title="Bitstream Options">External Clock</a></span></div><div id="ww1157090" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147506" title="Bitstream Options">Grant Timeout</a></span></div><div id="ww1157094" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147525" title="Bitstream Options">LengthBits</a></span></div><div id="ww1157098" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147346" title="Bitstream Options">No Header</a></span></div><div id="ww1157102" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147360" title="Bitstream Options">Output Format</a></span></div><div id="ww1157106" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147563" title="Bitstream Options">Output Zero Frames</a></span></div><div id="ww1157110" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1275000" title="Bitstream Options">PROM Data Output Format</a></span></div><div id="ww1157114" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147798" title="Bitstream Options">ReadBack</a></span></div><div id="ww1157118" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147806" title="Bitstream Options">ReadCapture</a></span></div><div id="ww1157122" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147813" title="Bitstream Options">Register Configuration</a></span></div><div id="ww1157126" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147392" title="Bitstream Options">Reset Config RAM in Re-configuration</a></span></div><div id="ww1157130" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147405" title="Bitstream Options">Run DRC</a></span></div><div id="ww1157134" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147832" title="Bitstream Options">Search Path</a></span></div><div id="ww1157138" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147847" title="Bitstream Options">SPI Start Address</a></span></div><div id="ww1157142" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147859" title="Bitstream Options">Startup Clock</a></span></div><div id="ww1157146" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147868" title="Bitstream Options">Sysbus Clock Config</a></span></div><div id="ww1157150" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147876" title="Bitstream Options">Sysbus Config</a></span></div><div id="ww1275256" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1275011" title="Bitstream Options">UFM Initval Order</a></span></div><div id="ww1157154" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147922" title="Bitstream Options">Wait State Timeout</a></span></div><div id="ww1157158" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147955" title="Bitstream Options">XRES Calibration Control</a></span></div><h5 id="ww1147419" class="HeadingRunIn"><span></span>Address</h5><p id="ww1147421" class="BodyAfterHead"><span></span>Specifies the bitstream addressing mode.</p><div id="ww1147422" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Increment (default) – For general use. Contains data information but no address information; each frame is loaded from lowest address to highest address.</div><div id="ww1147423" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Explicit – For testing and debugging. Requires address information followed by data information, one address frame or more (depending on how many locations must be written).</div><h5 id="ww1272631" class="HeadingRunIn"><span></span>Byte Wide Bit Mirror</h5><p id="ww1273620" class="BodyAfterHead"><span></span>Reverses the order of the bits on a byte-by-byte basis.</p><h5 id="ww1147317" class="HeadingRunIn"><span></span>Chain Mode</h5><p id="ww1147319" class="BodyAfterHead"><span></span>When enabled, allows daisy chaining with other devices.</p><div id="ww1147320" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Disabled – The device is not daisy chained with other devices.</div><div id="ww1147321" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Flowthrough – This option, which can be implemented with either master or slave parallel configuration, pulls the CSON pin low when the device has completed its configuration. The Flowthrough option drives out a static low signal on the CSON pin. It then tristates the device D[0:7] and BUSY pins when configuration is completed so they will not interfere with the next daisy-chained device to be configured. Once Flowthrough mode starts, the device remains in Flowthrough mode until the wake-up sequence is completed. One option for getting out of Flowthrough mode is to toggle CSN and CS1N, which act as reset signals.</div><div id="ww1147322" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Bypass – This option is used in parallel and serial device daisy chains. When configuration of the device is completed, data coming into the device configuration port overflows serially out of DOUT to the DI of the next slave serial device. In serial configuration mode, the Bypass option connects DI to DOUT by means of a bypass register after configuration is completed. The bypass register is initialized with a 1 at the beginning of configuration. In parallel configuration mode, the Bypass option causes the data incoming from D[0:7] to be serially shifted to DOUT after completion of configuration. The serialized byte-wide register is shifted to DOUT through the bypass register. D0 of the byte wide data is shifted out first, followed by D1, D2, and so on. Once Bypass mode starts, the device remains in Bypass mode until the wake-up sequence finishes. One option for getting out of Bypass mode is to toggle CSN and CS1N, which act as reset signals.</div><h5 id="ww1147333" class="HeadingRunIn"><span></span>Create Bit File</h5><p id="ww1147335" class="BodyAfterHead"><span></span>When set to True, generates a bitstream file.</p><h5 id="ww1147482" class="HeadingRunIn"><span></span>Disable UES</h5><p id="ww1247613" class="BodyAfterHead"><span></span>Excludes or includes the "User Electronic Signature Data" field in the JEDEC file.</p><p id="ww1247614" class="BodyAfterHead"><span></span>When this is set to True, the generated JEDEC will not contain the “User Electronic Signature Data” field, regardless of what the USERCODE preference is specified in the project preference (.lpf) file. When this is set to False, the “User Electronic Signature Data” field will be written into the JEDEC file.</p><h5 id="ww1147787" class="HeadingRunIn"><span></span>Enable I/O in Re-configuration</h5><p id="ww1147492" class="BodyAfterHead"><span></span>When enabled, programs the FPGA to drive outputs (not be tristated) during configuration/reconfiguration. </p><p id="ww1390401" class="Body"><span></span>This option is disabled by default. The only time the “Enable IOs during reconfiguration” option should be used is for partial reconfiguration when it is desired to keep the part operational during reconfiguration, and then extreme care must be taken to ensure that no user outputs are placed at pins required for configuration.</p><h5 id="ww1390402" class="HeadingRunIn"><span></span>Enable Timing Check</h5><p id="ww1390398" class="Body"><span></span>When this is set to true and there is timing error in the Place and Route report file, a dialogue box will display before executing bitstream generation.</p><h5 id="ww1390392" class="HeadingRunIn"><span></span>External Clock</h5><p id="ww1147500" class="BodyAfterHead"><span></span>Used for testing Master configuration modes. </p><p id="ww1147501" class="Body"><span></span>By default (option No), in Master configuration modes the configuration clock CCLK is an output driven by the internal oscillator (refer to the configuration section of the device data sheet for details). Setting this option to Yes makes CCLK an input.</p><h5 id="ww1147506" class="HeadingRunIn"><span></span>Grant Timeout</h5><p id="ww1147508" class="BodyAfterHead"><span></span>Controls an internal system bus grant counter that counts the number of HCLK (sysbus clk) cycles that go by before the grant signal is taken away from the master.</p><p id="ww1147509" class="Body"><span></span>This prevents the system bus from locking up if anything goes wrong. Possible values are 0, 1, 2...15. See <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_bitstream.htm#ww1147922" title="Bitstream Options">Wait State Timeout</a></span> HCLK cycle values.</p><h5 id="ww1147525" class="HeadingRunIn"><span></span>LengthBits</h5><p id="ww1147527" class="BodyAfterHead"><span></span>Specifies bitstream length.</p><p id="ww1147528" class="Body"><span></span>The default bitstream length field is 24 bits. For larger bitstreams, a 32-bit length field may be specified. Daisy chained bitstreams must all use the same size length field.</p><h5 id="ww1147346" class="HeadingRunIn"><span></span>No Header</h5><p id="ww1147348" class="BodyAfterHead"><span></span>When this is set to True, the header, or comment string, is not included in the bitstream.</p><p id="ww1147349" class="Body"><span></span>By default, the header is included.</p><h5 id="ww1147360" class="HeadingRunIn"><span></span>Output Format</h5><p id="ww1147362" class="BodyAfterHead"><span></span>Specifies the type of bitstream to create for an FPGA device.</p><p id="ww1147363" class="Body"><span></span>The following options are available:</p><div id="ww1147364" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Bit File (Binary) – Generates a binary configuration file (.bit) that contains the default outputs of the Bit Generation process.</div><div id="ww1147365" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Raw Bit File (ASCII) – Generates an ASCII raw bit text file (.rbt) of ASCII ones and zeros that represent the bits in the bitstream file. If you are using a microprocessor to configure a single FPGA, you can include the Raw Bit file in the source code as a text file to represent the configuration data. The sequence of characters in the Raw Bit file is the same as the bit sequence that will be written into the FPGA.</div><div id="ww1147366" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Mask and Readback File (ASCII) – Generates an ASCII bitstream file that is used to compare bit locations and execute a readback of configuration data within an operating FPGA. When you select this option, BITGEN generates a an ASCII mask file (.mska) for the input design and an ASCII readback file (.rbka) for verifying the configuration data.</div><div id="ww1147367" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Mask and Readback File (Binary) – The mask file is used to compare bit locations and execute a readback of configuration data within an operating FPGA. When you select this option, BITGEN generates a binary mask file (.msk) for the input design and a binary readback file (.rbk) for verifying the configuration data.</div><h5 id="ww1147563" class="HeadingRunIn"><span></span>Output Zero Frames</h5><p id="ww1147565" class="BodyAfterHead"><span></span>Controls whether zero frames are written to the output bitstream.</p><div id="ww1147566" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If you set this option to False, the software skips zero frames and only writes non zero frames to the bitstream. This minimizes the size of the bitstream.</div><div id="ww1147567" class="Indented">For example,</div><pre id="ww1147568" class="CodeIndented">frame a 10011110011...</pre><pre id="ww1147574" class="CodeIndented">frame c 01011101011...</pre><pre id="ww1263588" class="CodeIndented">&nbsp;</pre><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1147571" class="NoteTitleIndented">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1147573" class="CellBody"><span></span>You don’t need to save the zero frames in the bitstream because RAM bits are zeros by default before configuration.</div></td></tr></table></div><div id="ww1147575" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If this option is set to True (default), the software writes all frames, including zero frames, to the bitstream.</div><div id="ww1147576" class="Indented">For example,</div><pre id="ww1147577" class="CodeIndented">frame a 10011110011...</pre><pre id="ww1147578" class="CodeIndented">frame b 00000000000...</pre><pre id="ww1147579" class="CodeIndented">frame c 01011101011...</pre><pre id="ww1274995" class="CodeIndented">&nbsp;</pre><h5 id="ww1275000" class="HeadingRunIn"><span></span>PROM Data Output Format</h5><p id="ww1147380" class="BodyAfterHead"><span></span>Specifies the type of PROM data to create for an FPGA device.</p><p id="ww1147381" class="Body"><span></span>You can select Intel Hex 32-bit or Motorola Hex 32-bit as the PROM data format.</p><h5 id="ww1147798" class="HeadingRunIn"><span></span>ReadBack</h5><p id="ww1147800" class="BodyAfterHead"><span></span>Controls whether the sysCONFIG readback operation will read from FLASH or SRAM.</p><p id="ww1147801" class="BodyAfterHead"><span></span>Options are FLASH or SRAM. The default is SRAM. If FLASH is selected, then control register 0 bit 31 is set to 1.</p><h5 id="ww1147806" class="HeadingRunIn"><span></span>ReadCapture</h5><p id="ww1147808" class="BodyAfterHead"><span></span>When this is enabled, the GLB is targeted during readback.</p><h5 id="ww1147813" class="HeadingRunIn"><span></span>Register Configuration</h5><p id="ww1147815" class="BodyAfterHead"><span></span>Controls whether the software will reset all flip-flops before reconfiguring the target FPGA. </p><p id="ww1147816" class="Body"><span></span>If you are performing a partial reconfiguration and don't want to reset all flip-flops, set this option to NoResetDuringReConfig.</p><div id="ww1147817" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>ResetDuringReConfig – Resets all flip-flops before reconfiguration.</div><div id="ww1147818" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>NoResetDuringReConfig – Does not reset flip-flops before reconfiguration.</div><h5 id="ww1147392" class="HeadingRunIn"><span></span>Reset Config RAM in Re-configuration</h5><p id="ww1147394" class="BodyAfterHead"><span></span>The Reset option reinitializes the device when you download a bitstream or JEDEC file. The No Reset option retains the current configuration and allows additional bitstream or JEDEC configuration.</p><h5 id="ww1147405" class="HeadingRunIn"><span></span>Run DRC</h5><p id="ww1147407" class="BodyAfterHead"><span></span>When this is set to True, the software runs a physical design rule check and saves the output to the Bit Generation report file (.bgn).</p><p id="ww1147408" class="Body"><span></span>Running DRC before a bitstream or JEDEC file is produced will detect any errors that could cause the FPGA to function improperly. If no fatal errors are detected, it will produce a bitstream or JEDEC file. Run DRC is the default.</p><h5 id="ww1147832" class="HeadingRunIn"><span></span>Search Path</h5><p id="ww1147834" class="BodyAfterHead"><span></span>Allows you to specify the search path of the auto-configuration file that is located in a directory other than the project directory.</p><p id="ww1147835" class="Body"><span></span>For information on how to use the auto-configuration file, see the LatticeECP2M, LatticeECP3, and LatticeSC/M Data Sheets on the Lattice Web site.</p><p id="ww1147836" class="Body"><span></span>To specify the search path, simply enter the path in the text box. A path that contains spaces should be enclosed in double quotes. If the required auto-configuration files are stored in multiple directories, use the following format.</p><div id="ww1147837" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>In Windows:</div><pre id="ww1147838" class="CodeIndented"><span style="font-style: italic">path1</span>;<span style="font-style: italic">path2</span>;<span style="font-style: italic">path3</span></pre><pre id="ww1168333" class="CodeIndented">&nbsp;</pre><div id="ww1147839" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>In Linux:</div><pre id="ww1147840" class="CodeIndented"><span style="font-style: italic">path1</span>:<span style="font-style: italic">path2</span>:<span style="font-style: italic">path3</span></pre><pre id="ww1168334" class="CodeIndented">&nbsp;</pre><p id="ww1147841" class="Body"><span></span>This option is equivalent to the command line: bitgen -path<span class="GUI"> </span><span style="font-style: italic">path1</span> -path <span style="font-style: italic">path2</span> ...</p><h5 id="ww1147847" class="HeadingRunIn"><span></span>SPI Start Address</h5><p id="ww1147849" class="BodyAfterHead"><span></span>Specifies SPI start address.</p><p id="ww1147850" class="Body"><span></span>The SPI start address is a 6 or 8 digit hex string prefixed with 0x. The default is 0x00000000.</p><p id="ww1147851" class="Body"><span></span>When the device is initially configured using an external SPI Flash memory device, the start address is assumed to be 0x00000000. You can use this option to define an alternate start address that can be stored in a 32-bit register. If the device is re-configured without initialization, the start address specified by the prior bit stream will be used. This allows for multiple configuration images to be stored in the same SPI Flash memory or memories if multiple devices are used.</p><p id="ww1147852" class="Body"><span></span>The user-defined address is latched upon the DONE signal going high so that it does not change during the re-configuration of the device. The memory cells storing the data can be re-written, providing a new start address, but the address used for the current configuration sequence would not change. This eliminates the need to preserve the memory contents by using the RAMCFG option.</p><p id="ww1147853" class="Body"><span></span>Some Flash devices use 24-bit addressing. The software can interpret the 24-bit address and base address. For example, if you specify 24-bit address and base address 1, you should set this option to 0x000001.</p><h5 id="ww1147859" class="HeadingRunIn"><span></span>Startup Clock</h5><p id="ww1147861" class="BodyAfterHead"><span></span>Controls whether to use CCLK or a User clock during startup.</p><p id="ww1147862" class="Body"><span></span>The default is CCLK. If a User clock is needed to synchronize startup to a system clock, it must be routed to the FPGA Macro Library element STRTUP.</p><h5 id="ww1147868" class="HeadingRunIn"><span></span>Sysbus Clock Config</h5><p id="ww1147870" class="BodyAfterHead"><span></span>Specifies either Reset or NoReset as the system bus clock at reconfiguration.</p><h5 id="ww1147876" class="HeadingRunIn"><span></span>Sysbus Config</h5><p id="ww1147878" class="BodyAfterHead"><span></span>Specifies either Reset or NoReset as the system bus at reconfiguration.</p><h5 id="ww1275011" class="HeadingRunIn"><span></span>UFM Initval Order</h5><p id="ww1275013" class="BodyAfterHead"><span></span>Sets the order of the TAG memory content of LatticeXP2 devices. Normal is for TAG memories created with Diamond 3.0 or later. Legacy is for TAG memories created with Diamond 2.2 or earlier.</p><h5 id="ww1147922" class="HeadingRunIn"><span></span>Wait State Timeout</h5><p id="ww1147924" class="BodyAfterHead"><span></span>Controls an internal system bus timeout counter. The counter counts the number of HCLK (sysbus clk) cycles that go by while the system bus is in wait states.</p><p id="ww1147925" class="Body"><span></span>Valid values are integers from 0 to 15. The default is 5.</p><div id="ww1147926" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>0 – Forever (never time out)</div><div id="ww1147927" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>1 – 2^2 HCLK cycles</div><div id="ww1147928" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>2 – 2^4 HCLK cycles</div><div id="ww1147929" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>3 – 2^6 HCLK cycles</div><div id="ww1147930" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>4 – 2^8 HCLK cycles</div><div id="ww1147931" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>5 – 2^10 HCLK cycles</div><div id="ww1147932" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>6 – 2^12 HCLK cycles</div><div id="ww1147933" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>7 – 2^14 HCLK cycles</div><div id="ww1147934" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>8 – 2^16 HCLK cycles</div><div id="ww1147935" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>9 – 2^18 HCLK cycles</div><div id="ww1147936" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>10 – 2^20 HCLK cycles</div><div id="ww1147937" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>11 – 2^22 HCLK cycles</div><div id="ww1147938" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>12 – 2^24 HCLK cycles</div><div id="ww1147939" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>13 – 2^26 HCLK cycles</div><div id="ww1147940" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>14 – 2^28 HCLK cycles</div><div id="ww1147941" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>15 – 2^31 HCLK cycles</div><h5 id="ww1147955" class="HeadingRunIn"><span></span>XRES Calibration Control</h5><p id="ww1147957" class="BodyAfterHead"><span></span>Controls the calibration circuit connected to XRES pin.</p><p id="ww1147958" class="Body"><span></span>The external resistor combined with an internal calibration control circuit is used to calibrate output drive strength and impedance. The calibration compensates for the effects of variations in process, voltage, and temperature (PVT). It is connected through a 1K+/-1% resistor to ground.</p><p id="ww1147959" class="Body"><span></span>This option is available only for LatticeSC/M designs. Available values are:</p><div id="ww1147960" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>INIT (default) – Allows the calibration circuit to monitor PVT on power-up and during configuration. The circuit latches in the control value and does not allow changes after that. If voltage and temperature does not vary much during operation versus configuration time, INIT is the best choice.</div><div id="ww1147961" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>ON – Allows the calibration circuit to run all the time. If IOPVTCTRL is instantiated in the design, the XRES is controlled by the UPDATE signal. INIT and OFF options are disabled.</div><div id="ww1147962" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>OFF – Turns off the calibration circuit. The result is minimum drive on output buffer, maximum impedance, and maximum termination resistor. OFF is not recommended in most FPGA implementations.</div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>