{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 22:58:49 2012 " "Info: Processing started: Wed May 09 22:58:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[0\] " "Info: Assuming node \"Managment\[0\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -96 72 472 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WrE/ReE " "Info: Assuming node \"WrE/ReE\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -96 72 432 "WrE/ReE" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WrE/ReE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[3\] " "Info: Assuming node \"Managment\[3\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[2\] " "Info: Assuming node \"Managment\[2\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Managment\[1\] " "Info: Assuming node \"Managment\[1\]\" is an undefined clock" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Managment\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 576 640 800 "inst35" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst36 " "Info: Detected gated clock \"inst36\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst37 " "Info: Detected gated clock \"inst37\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Managment\[0\] register register lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\] lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\] 500.0 MHz Internal " "Info: Clock \"Managment\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.475 ns + Longest register register " "Info: + Longest register to register delay is 1.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X14_Y17_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y17_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.228 ns) 0.768 ns inst22\[4\]~10 2 COMB LCCOMB_X13_Y17_N12 5 " "Info: 2: + IC(0.540 ns) + CELL(0.228 ns) = 0.768 ns; Loc. = LCCOMB_X13_Y17_N12; Fanout = 5; COMB Node = 'inst22\[4\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~10 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.053 ns) 1.320 ns inst\[4\]~4 3 COMB LCCOMB_X14_Y17_N8 1 " "Info: 3: + IC(0.499 ns) + CELL(0.053 ns) = 1.320 ns; Loc. = LCCOMB_X14_Y17_N8; Fanout = 1; COMB Node = 'inst\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { inst22[4]~10 inst[4]~4 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 576 368 416 608 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.475 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X14_Y17_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.475 ns; Loc. = LCFF_X14_Y17_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst[4]~4 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.436 ns ( 29.56 % ) " "Info: Total cell delay = 0.436 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 70.44 % ) " "Info: Total interconnect delay = 1.039 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~10 inst[4]~4 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.475 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~10 {} inst[4]~4 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.540ns 0.499ns 0.000ns } { 0.000ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[0\] destination 4.923 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[0\]\" to destination register is 4.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Managment\[0\] 1 CLK PIN_K4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K4; Fanout = 11; CLK Node = 'Managment\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[0] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.053 ns) 1.701 ns inst34 2 COMB LCCOMB_X39_Y17_N12 1 " "Info: 2: + IC(0.838 ns) + CELL(0.053 ns) = 1.701 ns; Loc. = LCCOMB_X39_Y17_N12; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { Managment[0] inst34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.000 ns) 3.671 ns inst34~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.970 ns) + CELL(0.000 ns) = 3.671 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 4.923 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X14_Y17_N9 1 " "Info: 4: + IC(0.634 ns) + CELL(0.618 ns) = 4.923 ns; Loc. = LCFF_X14_Y17_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 30.08 % ) " "Info: Total cell delay = 1.481 ns ( 30.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.442 ns ( 69.92 % ) " "Info: Total interconnect delay = 3.442 ns ( 69.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.838ns 1.970ns 0.634ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[0\] source 4.923 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[0\]\" to source register is 4.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Managment\[0\] 1 CLK PIN_K4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K4; Fanout = 11; CLK Node = 'Managment\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[0] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.053 ns) 1.701 ns inst34 2 COMB LCCOMB_X39_Y17_N12 1 " "Info: 2: + IC(0.838 ns) + CELL(0.053 ns) = 1.701 ns; Loc. = LCCOMB_X39_Y17_N12; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { Managment[0] inst34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.000 ns) 3.671 ns inst34~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.970 ns) + CELL(0.000 ns) = 3.671 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 4.923 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X14_Y17_N9 1 " "Info: 4: + IC(0.634 ns) + CELL(0.618 ns) = 4.923 ns; Loc. = LCFF_X14_Y17_N9; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 30.08 % ) " "Info: Total cell delay = 1.481 ns ( 30.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.442 ns ( 69.92 % ) " "Info: Total interconnect delay = 3.442 ns ( 69.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.838ns 1.970ns 0.634ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.838ns 1.970ns 0.634ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~10 inst[4]~4 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.475 ns" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~10 {} inst[4]~4 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.540ns 0.499ns 0.000ns } { 0.000ns 0.228ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { Managment[0] inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { Managment[0] {} Managment[0]~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.838ns 1.970ns 0.634ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\] register lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\] 479.39 MHz 2.086 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 479.39 MHz between source register \"lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 2.086 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.533 ns + Longest register register " "Info: + Longest register to register delay is 1.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X11_Y17_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y17_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.228 ns) 0.569 ns inst22\[1\]~20 2 COMB LCCOMB_X11_Y17_N0 5 " "Info: 2: + IC(0.341 ns) + CELL(0.228 ns) = 0.569 ns; Loc. = LCCOMB_X11_Y17_N0; Fanout = 5; COMB Node = 'inst22\[1\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~20 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.225 ns) 1.378 ns inst\[1\]~7 3 COMB LCCOMB_X14_Y17_N12 1 " "Info: 3: + IC(0.584 ns) + CELL(0.225 ns) = 1.378 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 1; COMB Node = 'inst\[1\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst22[1]~20 inst[1]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 576 368 416 608 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.533 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X14_Y17_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.533 ns; Loc. = LCFF_X14_Y17_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst[1]~7 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.608 ns ( 39.66 % ) " "Info: Total cell delay = 0.608 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 60.34 % ) " "Info: Total interconnect delay = 0.925 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~20 inst[1]~7 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~20 {} inst[1]~7 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.341ns 0.584ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.369 ns - Smallest " "Info: - Smallest clock skew is -0.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.060 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns CLK 1 CLK PIN_L8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -96 72 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.272 ns) 1.838 ns inst34 2 COMB LCCOMB_X39_Y17_N12 1 " "Info: 2: + IC(0.786 ns) + CELL(0.272 ns) = 1.838 ns; Loc. = LCCOMB_X39_Y17_N12; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { CLK inst34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.000 ns) 3.808 ns inst34~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.970 ns) + CELL(0.000 ns) = 3.808 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 5.060 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X14_Y17_N13 1 " "Info: 4: + IC(0.634 ns) + CELL(0.618 ns) = 5.060 ns; Loc. = LCFF_X14_Y17_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 33.00 % ) " "Info: Total cell delay = 1.670 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.390 ns ( 67.00 % ) " "Info: Total interconnect delay = 3.390 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { CLK inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { CLK {} CLK~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.786ns 1.970ns 0.634ns } { 0.000ns 0.780ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.429 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns CLK 1 CLK PIN_L8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 456 -96 72 472 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.053 ns) 2.275 ns inst36 2 COMB LCCOMB_X11_Y17_N2 1 " "Info: 2: + IC(1.442 ns) + CELL(0.053 ns) = 2.275 ns; Loc. = LCCOMB_X11_Y17_N2; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK inst36 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.000 ns) 4.146 ns inst36~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.871 ns) + CELL(0.000 ns) = 4.146 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 5.429 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X11_Y17_N23 1 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 5.429 ns; Loc. = LCFF_X11_Y17_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 26.73 % ) " "Info: Total cell delay = 1.451 ns ( 26.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.978 ns ( 73.27 % ) " "Info: Total interconnect delay = 3.978 ns ( 73.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { CLK inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { CLK {} CLK~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.442ns 1.871ns 0.665ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { CLK inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { CLK {} CLK~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.786ns 1.970ns 0.634ns } { 0.000ns 0.780ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { CLK inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { CLK {} CLK~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.442ns 1.871ns 0.665ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~20 inst[1]~7 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~20 {} inst[1]~7 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.341ns 0.584ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { CLK inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { CLK {} CLK~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.786ns 1.970ns 0.634ns } { 0.000ns 0.780ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { CLK inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { CLK {} CLK~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.442ns 1.871ns 0.665ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WrE/ReE register lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\] register lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\] 464.47 MHz 2.153 ns Internal " "Info: Clock \"WrE/ReE\" has Internal fmax of 464.47 MHz between source register \"lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 2.153 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.533 ns + Longest register register " "Info: + Longest register to register delay is 1.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X11_Y17_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y17_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.228 ns) 0.569 ns inst22\[1\]~20 2 COMB LCCOMB_X11_Y17_N0 5 " "Info: 2: + IC(0.341 ns) + CELL(0.228 ns) = 0.569 ns; Loc. = LCCOMB_X11_Y17_N0; Fanout = 5; COMB Node = 'inst22\[1\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~20 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.225 ns) 1.378 ns inst\[1\]~7 3 COMB LCCOMB_X14_Y17_N12 1 " "Info: 3: + IC(0.584 ns) + CELL(0.225 ns) = 1.378 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 1; COMB Node = 'inst\[1\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { inst22[1]~20 inst[1]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 576 368 416 608 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.533 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X14_Y17_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.533 ns; Loc. = LCFF_X14_Y17_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst[1]~7 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.608 ns ( 39.66 % ) " "Info: Total cell delay = 0.608 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 60.34 % ) " "Info: Total interconnect delay = 0.925 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~20 inst[1]~7 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~20 {} inst[1]~7 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.341ns 0.584ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.436 ns - Smallest " "Info: - Smallest clock skew is -0.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE destination 5.151 ns + Shortest register " "Info: + Shortest clock path from clock \"WrE/ReE\" to destination register is 5.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns WrE/ReE 1 CLK PIN_L7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 25; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -96 72 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.357 ns) 1.929 ns inst34 2 COMB LCCOMB_X39_Y17_N12 1 " "Info: 2: + IC(0.792 ns) + CELL(0.357 ns) = 1.929 ns; Loc. = LCCOMB_X39_Y17_N12; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { WrE/ReE inst34 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.000 ns) 3.899 ns inst34~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(1.970 ns) + CELL(0.000 ns) = 3.899 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 592 568 632 640 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 5.151 ns lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X14_Y17_N13 1 " "Info: 4: + IC(0.634 ns) + CELL(0.618 ns) = 5.151 ns; Loc. = LCFF_X14_Y17_N13; Fanout = 1; REG Node = 'lpm_ff5:Register_1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.755 ns ( 34.07 % ) " "Info: Total cell delay = 1.755 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.396 ns ( 65.93 % ) " "Info: Total interconnect delay = 3.396 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { WrE/ReE inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.151 ns" { WrE/ReE {} WrE/ReE~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.792ns 1.970ns 0.634ns } { 0.000ns 0.780ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE source 5.587 ns - Longest register " "Info: - Longest clock path from clock \"WrE/ReE\" to source register is 5.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns WrE/ReE 1 CLK PIN_L7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 25; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -96 72 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.225 ns) 2.433 ns inst36 2 COMB LCCOMB_X11_Y17_N2 1 " "Info: 2: + IC(1.428 ns) + CELL(0.225 ns) = 2.433 ns; Loc. = LCCOMB_X11_Y17_N2; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { WrE/ReE inst36 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.000 ns) 4.304 ns inst36~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.871 ns) + CELL(0.000 ns) = 4.304 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 5.587 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X11_Y17_N23 1 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 5.587 ns; Loc. = LCFF_X11_Y17_N23; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 29.05 % ) " "Info: Total cell delay = 1.623 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 70.95 % ) " "Info: Total interconnect delay = 3.964 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { WrE/ReE inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { WrE/ReE {} WrE/ReE~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.428ns 1.871ns 0.665ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { WrE/ReE inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.151 ns" { WrE/ReE {} WrE/ReE~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.792ns 1.970ns 0.634ns } { 0.000ns 0.780ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { WrE/ReE inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { WrE/ReE {} WrE/ReE~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.428ns 1.871ns 0.665ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] inst22[1]~20 inst[1]~7 lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.533 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} inst22[1]~20 {} inst[1]~7 {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.341ns 0.584ns 0.000ns } { 0.000ns 0.228ns 0.225ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { WrE/ReE inst34 inst34~clkctrl lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.151 ns" { WrE/ReE {} WrE/ReE~combout {} inst34 {} inst34~clkctrl {} lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.792ns 1.970ns 0.634ns } { 0.000ns 0.780ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { WrE/ReE inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { WrE/ReE {} WrE/ReE~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.428ns 1.871ns 0.665ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Managment\[3\] register register lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\] lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"Managment\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination register \"lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.077 ns + Longest register register " "Info: + Longest register to register delay is 1.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X14_Y17_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y17_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.228 ns) 0.556 ns inst22\[7\]~1 2 COMB LCCOMB_X13_Y17_N30 5 " "Info: 2: + IC(0.328 ns) + CELL(0.228 ns) = 0.556 ns; Loc. = LCCOMB_X13_Y17_N30; Fanout = 5; COMB Node = 'inst22\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 0.922 ns inst15\[7\]~1 3 COMB LCCOMB_X14_Y17_N16 1 " "Info: 3: + IC(0.313 ns) + CELL(0.053 ns) = 0.922 ns; Loc. = LCCOMB_X14_Y17_N16; Fanout = 1; COMB Node = 'inst15\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { inst22[7]~1 inst15[7]~1 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1048 368 416 1080 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.077 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X14_Y17_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.077 ns; Loc. = LCFF_X14_Y17_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst15[7]~1 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.436 ns ( 40.48 % ) " "Info: Total cell delay = 0.436 ns ( 40.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.641 ns ( 59.52 % ) " "Info: Total interconnect delay = 0.641 ns ( 59.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~1 inst15[7]~1 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.077 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} inst22[7]~1 {} inst15[7]~1 {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.328ns 0.313ns 0.000ns } { 0.000ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[3\] destination 5.194 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[3\]\" to destination register is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns Managment\[3\] 1 CLK PIN_L16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L16; Fanout = 11; CLK Node = 'Managment\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[3] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.228 ns) 2.056 ns inst37 2 COMB LCCOMB_X11_Y17_N18 1 " "Info: 2: + IC(1.048 ns) + CELL(0.228 ns) = 2.056 ns; Loc. = LCCOMB_X11_Y17_N18; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { Managment[3] inst37 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 3.942 ns inst37~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 3.942 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 5.194 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X14_Y17_N17 1 " "Info: 4: + IC(0.634 ns) + CELL(0.618 ns) = 5.194 ns; Loc. = LCFF_X14_Y17_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 31.31 % ) " "Info: Total cell delay = 1.626 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.568 ns ( 68.69 % ) " "Info: Total interconnect delay = 3.568 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.048ns 1.886ns 0.634ns } { 0.000ns 0.780ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[3\] source 5.194 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[3\]\" to source register is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns Managment\[3\] 1 CLK PIN_L16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L16; Fanout = 11; CLK Node = 'Managment\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[3] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.228 ns) 2.056 ns inst37 2 COMB LCCOMB_X11_Y17_N18 1 " "Info: 2: + IC(1.048 ns) + CELL(0.228 ns) = 2.056 ns; Loc. = LCCOMB_X11_Y17_N18; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { Managment[3] inst37 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 3.942 ns inst37~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 3.942 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 5.194 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X14_Y17_N17 1 " "Info: 4: + IC(0.634 ns) + CELL(0.618 ns) = 5.194 ns; Loc. = LCFF_X14_Y17_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 31.31 % ) " "Info: Total cell delay = 1.626 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.568 ns ( 68.69 % ) " "Info: Total interconnect delay = 3.568 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.048ns 1.886ns 0.634ns } { 0.000ns 0.780ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.048ns 1.886ns 0.634ns } { 0.000ns 0.780ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] inst22[7]~1 inst15[7]~1 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.077 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} inst22[7]~1 {} inst15[7]~1 {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.328ns 0.313ns 0.000ns } { 0.000ns 0.228ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Managment[3] inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Managment[3] {} Managment[3]~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.048ns 1.886ns 0.634ns } { 0.000ns 0.780ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Managment\[2\] register register lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 500.0 MHz Internal " "Info: Clock \"Managment\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.280 ns + Longest register register " "Info: + Longest register to register delay is 1.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X10_Y17_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.053 ns) 0.538 ns inst22\[6\]~5 2 COMB LCCOMB_X13_Y17_N26 5 " "Info: 2: + IC(0.485 ns) + CELL(0.053 ns) = 0.538 ns; Loc. = LCCOMB_X13_Y17_N26; Fanout = 5; COMB Node = 'inst22\[6\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~5 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.053 ns) 1.125 ns inst12\[6\]~2 3 COMB LCCOMB_X10_Y17_N0 1 " "Info: 3: + IC(0.534 ns) + CELL(0.053 ns) = 1.125 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 1; COMB Node = 'inst12\[6\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst22[6]~5 inst12[6]~2 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 888 368 416 920 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.280 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X10_Y17_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.280 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst12[6]~2 lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 20.39 % ) " "Info: Total cell delay = 0.261 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 79.61 % ) " "Info: Total interconnect delay = 1.019 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~5 inst12[6]~2 lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.280 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~5 {} inst12[6]~2 {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.485ns 0.534ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[2\] destination 5.559 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[2\]\" to destination register is 5.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[2\] 1 CLK PIN_L21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 11; CLK Node = 'Managment\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[2] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.366 ns) 2.405 ns inst36 2 COMB LCCOMB_X11_Y17_N2 1 " "Info: 2: + IC(1.175 ns) + CELL(0.366 ns) = 2.405 ns; Loc. = LCCOMB_X11_Y17_N2; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { Managment[2] inst36 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.000 ns) 4.276 ns inst36~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.871 ns) + CELL(0.000 ns) = 4.276 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 5.559 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X10_Y17_N1 1 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 5.559 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.848 ns ( 33.24 % ) " "Info: Total cell delay = 1.848 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 66.76 % ) " "Info: Total interconnect delay = 3.711 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.175ns 1.871ns 0.665ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[2\] source 5.559 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[2\]\" to source register is 5.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[2\] 1 CLK PIN_L21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 11; CLK Node = 'Managment\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[2] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.366 ns) 2.405 ns inst36 2 COMB LCCOMB_X11_Y17_N2 1 " "Info: 2: + IC(1.175 ns) + CELL(0.366 ns) = 2.405 ns; Loc. = LCCOMB_X11_Y17_N2; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { Managment[2] inst36 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.000 ns) 4.276 ns inst36~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.871 ns) + CELL(0.000 ns) = 4.276 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 912 568 632 960 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 5.559 ns lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X10_Y17_N1 1 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 5.559 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 1; REG Node = 'lpm_ff5:Register_3\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.848 ns ( 33.24 % ) " "Info: Total cell delay = 1.848 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 66.76 % ) " "Info: Total interconnect delay = 3.711 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.175ns 1.871ns 0.665ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.175ns 1.871ns 0.665ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] inst22[6]~5 inst12[6]~2 lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.280 ns" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} inst22[6]~5 {} inst12[6]~2 {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.485ns 0.534ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { Managment[2] inst36 inst36~clkctrl lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { Managment[2] {} Managment[2]~combout {} inst36 {} inst36~clkctrl {} lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.175ns 1.871ns 0.665ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Managment\[1\] register register lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 500.0 MHz Internal " "Info: Clock \"Managment\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination register \"lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.248 ns + Longest register register " "Info: + Longest register to register delay is 1.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X15_Y17_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y17_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.053 ns) 0.566 ns inst22\[4\]~10 2 COMB LCCOMB_X13_Y17_N12 5 " "Info: 2: + IC(0.513 ns) + CELL(0.053 ns) = 0.566 ns; Loc. = LCCOMB_X13_Y17_N12; Fanout = 5; COMB Node = 'inst22\[4\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~10 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.053 ns) 1.093 ns inst9\[4\]~4 3 COMB LCCOMB_X15_Y17_N20 1 " "Info: 3: + IC(0.474 ns) + CELL(0.053 ns) = 1.093 ns; Loc. = LCCOMB_X15_Y17_N20; Fanout = 1; COMB Node = 'inst9\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { inst22[4]~10 inst9[4]~4 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 728 368 416 760 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.248 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X15_Y17_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.248 ns; Loc. = LCFF_X15_Y17_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst9[4]~4 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 20.91 % ) " "Info: Total cell delay = 0.261 ns ( 20.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 79.09 % ) " "Info: Total interconnect delay = 0.987 ns ( 79.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~10 inst9[4]~4 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.248 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~10 {} inst9[4]~4 {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.513ns 0.474ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[1\] destination 3.669 ns + Shortest register " "Info: + Shortest clock path from clock \"Managment\[1\]\" to destination register is 3.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Managment\[1\] 1 CLK PIN_K2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K2; Fanout = 11; CLK Node = 'Managment\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[1] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.053 ns) 1.433 ns inst35 2 COMB LCCOMB_X39_Y17_N10 1 " "Info: 2: + IC(0.560 ns) + CELL(0.053 ns) = 1.433 ns; Loc. = LCCOMB_X39_Y17_N10; Fanout = 1; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { Managment[1] inst35 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 576 640 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.000 ns) 2.389 ns inst35~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(0.956 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst35~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { inst35 inst35~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 576 640 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 3.669 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X15_Y17_N21 1 " "Info: 4: + IC(0.662 ns) + CELL(0.618 ns) = 3.669 ns; Loc. = LCFF_X15_Y17_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 40.64 % ) " "Info: Total cell delay = 1.491 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.178 ns ( 59.36 % ) " "Info: Total interconnect delay = 2.178 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.669 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.560ns 0.956ns 0.662ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[1\] source 3.669 ns - Longest register " "Info: - Longest clock path from clock \"Managment\[1\]\" to source register is 3.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Managment\[1\] 1 CLK PIN_K2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K2; Fanout = 11; CLK Node = 'Managment\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[1] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.053 ns) 1.433 ns inst35 2 COMB LCCOMB_X39_Y17_N10 1 " "Info: 2: + IC(0.560 ns) + CELL(0.053 ns) = 1.433 ns; Loc. = LCCOMB_X39_Y17_N10; Fanout = 1; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { Managment[1] inst35 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 576 640 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.000 ns) 2.389 ns inst35~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(0.956 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst35~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { inst35 inst35~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 576 640 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 3.669 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X15_Y17_N21 1 " "Info: 4: + IC(0.662 ns) + CELL(0.618 ns) = 3.669 ns; Loc. = LCFF_X15_Y17_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 40.64 % ) " "Info: Total cell delay = 1.491 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.178 ns ( 59.36 % ) " "Info: Total interconnect delay = 2.178 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.669 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.560ns 0.956ns 0.662ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.669 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.560ns 0.956ns 0.662ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] inst22[4]~10 inst9[4]~4 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.248 ns" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} inst22[4]~10 {} inst9[4]~4 {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.513ns 0.474ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.669 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.560ns 0.956ns 0.662ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[1\] WrE/ReE Managment\[1\] 3.145 ns register " "Info: tsu for register \"lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"WrE/ReE\", clock pin = \"Managment\[1\]\") is 3.145 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.750 ns + Longest pin register " "Info: + Longest pin to register delay is 6.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns WrE/ReE 1 CLK PIN_L7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 25; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -96 72 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.478 ns) + CELL(0.346 ns) 5.604 ns inst9\[0\]~0 2 COMB LCCOMB_X13_Y17_N28 8 " "Info: 2: + IC(4.478 ns) + CELL(0.346 ns) = 5.604 ns; Loc. = LCCOMB_X13_Y17_N28; Fanout = 8; COMB Node = 'inst9\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { WrE/ReE inst9[0]~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 728 368 416 760 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.378 ns) 6.595 ns inst9\[1\]~7 3 COMB LCCOMB_X10_Y17_N10 1 " "Info: 3: + IC(0.613 ns) + CELL(0.378 ns) = 6.595 ns; Loc. = LCCOMB_X10_Y17_N10; Fanout = 1; COMB Node = 'inst9\[1\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst9[0]~0 inst9[1]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 728 368 416 760 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.750 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X10_Y17_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.750 ns; Loc. = LCFF_X10_Y17_N11; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst9[1]~7 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 24.58 % ) " "Info: Total cell delay = 1.659 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.091 ns ( 75.42 % ) " "Info: Total interconnect delay = 5.091 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { WrE/ReE inst9[0]~0 inst9[1]~7 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { WrE/ReE {} WrE/ReE~combout {} inst9[0]~0 {} inst9[1]~7 {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.478ns 0.613ns 0.000ns } { 0.000ns 0.780ns 0.346ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Managment\[1\] destination 3.695 ns - Shortest register " "Info: - Shortest clock path from clock \"Managment\[1\]\" to destination register is 3.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Managment\[1\] 1 CLK PIN_K2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K2; Fanout = 11; CLK Node = 'Managment\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[1] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.053 ns) 1.433 ns inst35 2 COMB LCCOMB_X39_Y17_N10 1 " "Info: 2: + IC(0.560 ns) + CELL(0.053 ns) = 1.433 ns; Loc. = LCCOMB_X39_Y17_N10; Fanout = 1; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { Managment[1] inst35 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 576 640 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.000 ns) 2.389 ns inst35~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(0.956 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst35~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { inst35 inst35~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 752 576 640 800 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 3.695 ns lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X10_Y17_N11 1 " "Info: 4: + IC(0.688 ns) + CELL(0.618 ns) = 3.695 ns; Loc. = LCFF_X10_Y17_N11; Fanout = 1; REG Node = 'lpm_ff5:Register_2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 40.35 % ) " "Info: Total cell delay = 1.491 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.204 ns ( 59.65 % ) " "Info: Total interconnect delay = 2.204 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.695 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.560ns 0.956ns 0.688ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { WrE/ReE inst9[0]~0 inst9[1]~7 lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { WrE/ReE {} WrE/ReE~combout {} inst9[0]~0 {} inst9[1]~7 {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.478ns 0.613ns 0.000ns } { 0.000ns 0.780ns 0.346ns 0.378ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { Managment[1] inst35 inst35~clkctrl lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.695 ns" { Managment[1] {} Managment[1]~combout {} inst35 {} inst35~clkctrl {} lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.560ns 0.956ns 0.688ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "WrE/ReE DataOUT\[2\] lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[2\] 11.645 ns register " "Info: tco from clock \"WrE/ReE\" to destination pin \"DataOUT\[2\]\" through register \"lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 11.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE source 5.588 ns + Longest register " "Info: + Longest clock path from clock \"WrE/ReE\" to source register is 5.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns WrE/ReE 1 CLK PIN_L7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 25; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -96 72 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.225 ns) 2.423 ns inst37 2 COMB LCCOMB_X11_Y17_N18 1 " "Info: 2: + IC(1.418 ns) + CELL(0.225 ns) = 2.423 ns; Loc. = LCCOMB_X11_Y17_N18; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { WrE/ReE inst37 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 4.309 ns inst37~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 4.309 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 5.588 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X11_Y17_N15 1 " "Info: 4: + IC(0.661 ns) + CELL(0.618 ns) = 5.588 ns; Loc. = LCFF_X11_Y17_N15; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 29.04 % ) " "Info: Total cell delay = 1.623 ns ( 29.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.965 ns ( 70.96 % ) " "Info: Total interconnect delay = 3.965 ns ( 70.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { WrE/ReE inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { WrE/ReE {} WrE/ReE~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.418ns 1.886ns 0.661ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.963 ns + Longest register pin " "Info: + Longest register to pin delay is 5.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X11_Y17_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y17_N15; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 0.475 ns inst22\[2\]~17 2 COMB LCCOMB_X11_Y17_N6 5 " "Info: 2: + IC(0.247 ns) + CELL(0.228 ns) = 0.475 ns; Loc. = LCCOMB_X11_Y17_N6; Fanout = 5; COMB Node = 'inst22\[2\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~17 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.053 ns) 2.124 ns inst22\[2\]~18 3 COMB LCCOMB_X11_Y17_N8 1 " "Info: 3: + IC(1.596 ns) + CELL(0.053 ns) = 2.124 ns; Loc. = LCCOMB_X11_Y17_N8; Fanout = 1; COMB Node = 'inst22\[2\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { inst22[2]~17 inst22[2]~18 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(1.952 ns) 5.963 ns DataOUT\[2\] 4 PIN PIN_V8 0 " "Info: 4: + IC(1.887 ns) + CELL(1.952 ns) = 5.963 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'DataOUT\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { inst22[2]~18 DataOUT[2] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1224 400 576 1240 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.233 ns ( 37.45 % ) " "Info: Total cell delay = 2.233 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.730 ns ( 62.55 % ) " "Info: Total interconnect delay = 3.730 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.963 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~17 inst22[2]~18 DataOUT[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.963 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] {} inst22[2]~17 {} inst22[2]~18 {} DataOUT[2] {} } { 0.000ns 0.247ns 1.596ns 1.887ns } { 0.000ns 0.228ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { WrE/ReE inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { WrE/ReE {} WrE/ReE~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.418ns 1.886ns 0.661ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.963 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] inst22[2]~17 inst22[2]~18 DataOUT[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.963 ns" { lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] {} inst22[2]~17 {} inst22[2]~18 {} DataOUT[2] {} } { 0.000ns 0.247ns 1.596ns 1.887ns } { 0.000ns 0.228ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "WrE/ReE DataOUT\[2\] 11.116 ns Longest " "Info: Longest tpd from source pin \"WrE/ReE\" to destination pin \"DataOUT\[2\]\" is 11.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns WrE/ReE 1 CLK PIN_L7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 25; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -96 72 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.502 ns) + CELL(0.346 ns) 5.628 ns inst22\[2\]~17 2 COMB LCCOMB_X11_Y17_N6 5 " "Info: 2: + IC(4.502 ns) + CELL(0.346 ns) = 5.628 ns; Loc. = LCCOMB_X11_Y17_N6; Fanout = 5; COMB Node = 'inst22\[2\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { WrE/ReE inst22[2]~17 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.053 ns) 7.277 ns inst22\[2\]~18 3 COMB LCCOMB_X11_Y17_N8 1 " "Info: 3: + IC(1.596 ns) + CELL(0.053 ns) = 7.277 ns; Loc. = LCCOMB_X11_Y17_N8; Fanout = 1; COMB Node = 'inst22\[2\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { inst22[2]~17 inst22[2]~18 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(1.952 ns) 11.116 ns DataOUT\[2\] 4 PIN PIN_V8 0 " "Info: 4: + IC(1.887 ns) + CELL(1.952 ns) = 11.116 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'DataOUT\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { inst22[2]~18 DataOUT[2] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1224 400 576 1240 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.131 ns ( 28.17 % ) " "Info: Total cell delay = 3.131 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.985 ns ( 71.83 % ) " "Info: Total interconnect delay = 7.985 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.116 ns" { WrE/ReE inst22[2]~17 inst22[2]~18 DataOUT[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.116 ns" { WrE/ReE {} WrE/ReE~combout {} inst22[2]~17 {} inst22[2]~18 {} DataOUT[2] {} } { 0.000ns 0.000ns 4.502ns 1.596ns 1.887ns } { 0.000ns 0.780ns 0.346ns 0.053ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[1\] Managment\[2\] WrE/ReE 2.895 ns register " "Info: th for register \"lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"Managment\[2\]\", clock pin = \"WrE/ReE\") is 2.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WrE/ReE destination 5.588 ns + Longest register " "Info: + Longest clock path from clock \"WrE/ReE\" to destination register is 5.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns WrE/ReE 1 CLK PIN_L7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L7; Fanout = 25; CLK Node = 'WrE/ReE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrE/ReE } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 416 -96 72 432 "WrE/ReE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.225 ns) 2.423 ns inst37 2 COMB LCCOMB_X11_Y17_N18 1 " "Info: 2: + IC(1.418 ns) + CELL(0.225 ns) = 2.423 ns; Loc. = LCCOMB_X11_Y17_N18; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { WrE/ReE inst37 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 4.309 ns inst37~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 4.309 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1072 576 640 1120 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 5.588 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X11_Y17_N27 1 " "Info: 4: + IC(0.661 ns) + CELL(0.618 ns) = 5.588 ns; Loc. = LCFF_X11_Y17_N27; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 29.04 % ) " "Info: Total cell delay = 1.623 ns ( 29.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.965 ns ( 70.96 % ) " "Info: Total interconnect delay = 3.965 ns ( 70.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { WrE/ReE inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { WrE/ReE {} WrE/ReE~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.418ns 1.886ns 0.661ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.842 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Managment\[2\] 1 CLK PIN_L21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 11; CLK Node = 'Managment\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Managment[2] } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 336 -96 88 352 "Managment\[39..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.366 ns) 2.405 ns inst22\[1\]~20 2 COMB LCCOMB_X11_Y17_N0 5 " "Info: 2: + IC(1.175 ns) + CELL(0.366 ns) = 2.405 ns; Loc. = LCCOMB_X11_Y17_N0; Fanout = 5; COMB Node = 'inst22\[1\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { Managment[2] inst22[1]~20 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 552 -40 8 584 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 2.687 ns inst15\[1\]~7 3 COMB LCCOMB_X11_Y17_N26 1 " "Info: 3: + IC(0.229 ns) + CELL(0.053 ns) = 2.687 ns; Loc. = LCCOMB_X11_Y17_N26; Fanout = 1; COMB Node = 'inst15\[1\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { inst22[1]~20 inst15[1]~7 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/Registers.bdf" { { 1048 368 416 1080 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.842 ns lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X11_Y17_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.842 ns; Loc. = LCFF_X11_Y17_N27; Fanout = 1; REG Node = 'lpm_ff5:Register_4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst15[1]~7 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 50.60 % ) " "Info: Total cell delay = 1.438 ns ( 50.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.404 ns ( 49.40 % ) " "Info: Total interconnect delay = 1.404 ns ( 49.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { Managment[2] inst22[1]~20 inst15[1]~7 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { Managment[2] {} Managment[2]~combout {} inst22[1]~20 {} inst15[1]~7 {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.175ns 0.229ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { WrE/ReE inst37 inst37~clkctrl lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { WrE/ReE {} WrE/ReE~combout {} inst37 {} inst37~clkctrl {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.418ns 1.886ns 0.661ns } { 0.000ns 0.780ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { Managment[2] inst22[1]~20 inst15[1]~7 lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { Managment[2] {} Managment[2]~combout {} inst22[1]~20 {} inst15[1]~7 {} lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.175ns 0.229ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 22:58:50 2012 " "Info: Processing ended: Wed May 09 22:58:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
