#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 12:32:16 2020
# Process ID: 7528
# Current directory: C:/eFPGA/14_CUSTOM_AXI_7_SEG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1152 C:\eFPGA\14_CUSTOM_AXI_7_SEG\14_CUSTOM_AXI_7_SEG.xpr
# Log file: C:/eFPGA/14_CUSTOM_AXI_7_SEG/vivado.log
# Journal file: C:/eFPGA/14_CUSTOM_AXI_7_SEG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.xpr
create_peripheral xilinx.com user SEVEN_SEGMENT_DECODER 1.0 -dir C:/eFPGA/14_CUSTOM_AXI_7_SEG/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:SEVEN_SEGMENT_DECODER:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:SEVEN_SEGMENT_DECODER:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:SEVEN_SEGMENT_DECODER:1.0]
set_property  ip_repo_paths  C:/eFPGA/14_CUSTOM_AXI_7_SEG/../ip_repo/SEVEN_SEGMENT_DECODER_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_SEVEN_SEGMENT_DECODER_v1_0 -directory C:/eFPGA/14_CUSTOM_AXI_7_SEG/../ip_repo c:/eFPGA/ip_repo/SEVEN_SEGMENT_DECODER_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/eFPGA/ip_repo/SEVEN_SEGMENT_DECODER_1.0/src C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\eFPGA\ip_repo\SEVEN_SEGMENT_DECODER_1.0\xilinx.com_user_SEVEN_SEGMENT_DECODER_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/eFPGA/ip_repo/SEVEN_SEGMENT_DECODER_1.0
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/eFPGA/14_CUSTOM_AXI_7_SEG [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/eFPGA/14_CUSTOM_AXI_7_SEG [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/eFPGA/14_CUSTOM_AXI_7_SEG [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SEVEN_SEGMENT_DECODER:1.0 SEVEN_SEGMENT_DECODER_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
set_property name GPIO [get_bd_intf_ports GPIO_0_0]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/SEVEN_SEGMENT_DECODER_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SEVEN_SEGMENT_DECODER_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins SEVEN_SEGMENT_DECODER_0/enc_out]
endgroup
make_wrapper -files [get_files C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run impl_1
place_ports {enc_out_0[0]} L15
place_ports {enc_out_0[1]} M15
place_ports {enc_out_0[2]} L14
place_ports {enc_out_0[3]} M14
place_ports {enc_out_0[4]} K13
place_ports {enc_out_0[5]} L13
place_ports {enc_out_0[6]} N13
place_ports {enc_out_0[7]} N14
set_property IOSTANDARD LVCMOS33 [get_ports [list {enc_out_0[7]} {enc_out_0[6]} {enc_out_0[5]} {enc_out_0[4]} {enc_out_0[3]} {enc_out_0[2]} {enc_out_0[1]} {enc_out_0[0]}]]
open_bd_design {C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.srcs/sources_1/bd/design_1/design_1.bd}
place_ports {GPIO_tri_io[0]} E11
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_tri_io[0]}]]
file mkdir C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.srcs/constrs_1/new
close [ open C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/14_CUSTOM_AXI_7_SEG/14_CUSTOM_AXI_7_SEG.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/14_CUSTOM_AXI_7_SEG/design_1_wrapper.xsa
