$date
	Sat May 14 17:54:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var wire 16 " res [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 "
0!
$end
#20
b1010 "
1!
#40
0!
#60
b10100 "
1!
#80
0!
#100
b101000 "
1!
#120
0!
#140
b1010000 "
1!
#160
0!
#180
b10100000 "
1!
