OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/baugh/runs/myrun/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/jagadeesh97/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/baugh/runs/myrun/tmp/17-baugh.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   baugh
Die area:                 ( 0 0 ) ( 120560 131280 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1588
Number of terminals:      34
Number of snets:          2
Number of nets:           435

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 186.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 15566.
[INFO DRT-0033] mcon shape region query size = 8904.
[INFO DRT-0033] met1 shape region query size = 3866.
[INFO DRT-0033] via shape region query size = 2970.
[INFO DRT-0033] met2 shape region query size = 1798.
[INFO DRT-0033] via2 shape region query size = 2376.
[INFO DRT-0033] met3 shape region query size = 1798.
[INFO DRT-0033] via3 shape region query size = 2376.
[INFO DRT-0033] met4 shape region query size = 1058.
[INFO DRT-0033] via4 shape region query size = 406.
[INFO DRT-0033] met5 shape region query size = 462.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 629 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 168 unique inst patterns.
[INFO DRT-0084]   Complete 287 groups.
#scanned instances     = 1588
#unique  instances     = 186
#stdCellGenAp          = 4655
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 3684
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1479
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:07, memory = 117.97 (MB), peak = 117.97 (MB)

Number of guides:     2812

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 17 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 19 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1069.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 773.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 376.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 18.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1445 vertical wires in 1 frboxes and 791 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 227 vertical wires in 1 frboxes and 217 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.44 (MB), peak = 125.44 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.66 (MB), peak = 125.66 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 146.42 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 154.50 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 156.56 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 158.35 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:00, memory = 159.38 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:01, memory = 152.94 (MB).
    Completing 70% with 92 violations.
    elapsed time = 00:00:01, memory = 168.72 (MB).
    Completing 80% with 92 violations.
    elapsed time = 00:00:02, memory = 168.91 (MB).
    Completing 90% with 201 violations.
    elapsed time = 00:00:04, memory = 160.35 (MB).
    Completing 100% with 266 violations.
    elapsed time = 00:00:04, memory = 160.40 (MB).
[INFO DRT-0199]   Number of violations = 332.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        6     59     25      0
Min Hole             0      1      0      0
Recheck              0     41     23      2
Short                0    158     17      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 485.16 (MB), peak = 485.16 (MB)
Total wire length = 10205 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5642 um.
Total wire length on LAYER met2 = 4462 um.
Total wire length on LAYER met3 = 100 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2836.
Up-via summary (total 2836):.

-----------------------
 FR_MASTERSLICE       0
            li1    1477
           met1    1338
           met2      21
           met3       0
           met4       0
-----------------------
                   2836


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 332 violations.
    elapsed time = 00:00:00, memory = 489.43 (MB).
    Completing 20% with 332 violations.
    elapsed time = 00:00:00, memory = 496.06 (MB).
    Completing 30% with 332 violations.
    elapsed time = 00:00:00, memory = 496.83 (MB).
    Completing 40% with 332 violations.
    elapsed time = 00:00:00, memory = 496.86 (MB).
    Completing 50% with 282 violations.
    elapsed time = 00:00:01, memory = 505.62 (MB).
    Completing 60% with 282 violations.
    elapsed time = 00:00:01, memory = 506.66 (MB).
    Completing 70% with 241 violations.
    elapsed time = 00:00:01, memory = 507.04 (MB).
    Completing 80% with 241 violations.
    elapsed time = 00:00:02, memory = 510.91 (MB).
    Completing 90% with 212 violations.
    elapsed time = 00:00:04, memory = 484.75 (MB).
    Completing 100% with 136 violations.
    elapsed time = 00:00:04, memory = 484.75 (MB).
[INFO DRT-0199]   Number of violations = 136.
Viol/Layer        met1   met2
Metal Spacing       34     13
Short               86      3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 485.27 (MB), peak = 511.10 (MB)
Total wire length = 10126 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5655 um.
Total wire length on LAYER met2 = 4377 um.
Total wire length on LAYER met3 = 93 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2835.
Up-via summary (total 2835):.

-----------------------
 FR_MASTERSLICE       0
            li1    1477
           met1    1335
           met2      23
           met3       0
           met4       0
-----------------------
                   2835


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 136 violations.
    elapsed time = 00:00:00, memory = 485.34 (MB).
    Completing 20% with 136 violations.
    elapsed time = 00:00:02, memory = 516.48 (MB).
    Completing 30% with 152 violations.
    elapsed time = 00:00:02, memory = 484.88 (MB).
    Completing 40% with 152 violations.
    elapsed time = 00:00:02, memory = 492.10 (MB).
    Completing 50% with 152 violations.
    elapsed time = 00:00:03, memory = 492.14 (MB).
    Completing 60% with 172 violations.
    elapsed time = 00:00:03, memory = 501.87 (MB).
    Completing 70% with 172 violations.
    elapsed time = 00:00:04, memory = 512.68 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:04, memory = 491.77 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:04, memory = 491.81 (MB).
    Completing 100% with 141 violations.
    elapsed time = 00:00:05, memory = 491.81 (MB).
[INFO DRT-0199]   Number of violations = 141.
Viol/Layer        met1   met2
Metal Spacing       33      8
Short               98      2
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 491.81 (MB), peak = 524.88 (MB)
Total wire length = 10034 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5588 um.
Total wire length on LAYER met2 = 4369 um.
Total wire length on LAYER met3 = 76 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2839.
Up-via summary (total 2839):.

-----------------------
 FR_MASTERSLICE       0
            li1    1477
           met1    1342
           met2      20
           met3       0
           met4       0
-----------------------
                   2839


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 141 violations.
    elapsed time = 00:00:00, memory = 491.87 (MB).
    Completing 20% with 141 violations.
    elapsed time = 00:00:00, memory = 497.28 (MB).
    Completing 30% with 141 violations.
    elapsed time = 00:00:00, memory = 497.28 (MB).
    Completing 40% with 141 violations.
    elapsed time = 00:00:00, memory = 497.28 (MB).
    Completing 50% with 139 violations.
    elapsed time = 00:00:00, memory = 513.33 (MB).
    Completing 60% with 139 violations.
    elapsed time = 00:00:00, memory = 516.16 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:01, memory = 512.43 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:01, memory = 515.27 (MB).
    Completing 90% with 69 violations.
    elapsed time = 00:00:03, memory = 484.97 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:03, memory = 484.97 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing       14
Short                9
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 484.97 (MB), peak = 524.88 (MB)
Total wire length = 10074 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5463 um.
Total wire length on LAYER met2 = 4409 um.
Total wire length on LAYER met3 = 201 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2908.
Up-via summary (total 2908):.

-----------------------
 FR_MASTERSLICE       0
            li1    1477
           met1    1388
           met2      43
           met3       0
           met4       0
-----------------------
                   2908


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 484.97 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 484.97 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 484.97 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 484.97 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 484.97 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:00, memory = 500.69 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 504.96 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 507.80 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:02, memory = 484.75 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 484.75 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 484.75 (MB), peak = 524.88 (MB)
Total wire length = 10053 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5447 um.
Total wire length on LAYER met2 = 4400 um.
Total wire length on LAYER met3 = 204 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2901.
Up-via summary (total 2901):.

-----------------------
 FR_MASTERSLICE       0
            li1    1477
           met1    1382
           met2      42
           met3       0
           met4       0
-----------------------
                   2901


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 484.75 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 524.22 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 485.15 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 485.15 (MB), peak = 541.66 (MB)
Total wire length = 10058 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5452 um.
Total wire length on LAYER met2 = 4401 um.
Total wire length on LAYER met3 = 204 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2904.
Up-via summary (total 2904):.

-----------------------
 FR_MASTERSLICE       0
            li1    1477
           met1    1385
           met2      42
           met3       0
           met4       0
-----------------------
                   2904


[INFO DRT-0198] Complete detail routing.
Total wire length = 10058 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5452 um.
Total wire length on LAYER met2 = 4401 um.
Total wire length on LAYER met3 = 204 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2904.
Up-via summary (total 2904):.

-----------------------
 FR_MASTERSLICE       0
            li1    1477
           met1    1385
           met2      42
           met3       0
           met4       0
-----------------------
                   2904


[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:25, memory = 485.15 (MB), peak = 541.66 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/baugh/runs/myrun/results/routing/baugh.odb'…
Writing netlist to '/openlane/designs/baugh/runs/myrun/results/routing/baugh.nl.v'…
Writing powered netlist to '/openlane/designs/baugh/runs/myrun/results/routing/baugh.pnl.v'…
Writing layout to '/openlane/designs/baugh/runs/myrun/results/routing/baugh.def'…
