From e83e900896ac05a2f0ce34f3cfc6a045861dd583 Mon Sep 17 00:00:00 2001
From: Charan Pedumuru <charan.pedumuru@microchip.com>
Date: Tue, 29 Oct 2024 12:32:10 +0530
Subject: [PATCH] drivers: clk: sam: extend the time for waiting PLL ready

The start-up time (simulation data) of sama7g5 PLL is 50us in condition
reaching 95% of target frequency. The PLL lock status bit is not set a few
times with current timeout setting. Extend the time to make sure the check is
successful for any cases.

Signed-off-by: Tony Han <tony.han@microchip.com>
Signed-off-by: Charan Pedumuru <charan.pedumuru@microchip.com>
---
 core/drivers/clk/sam/clk-sam9x60-pll.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/core/drivers/clk/sam/clk-sam9x60-pll.c b/core/drivers/clk/sam/clk-sam9x60-pll.c
index f7853d064959..e3e79ce209e8 100644
--- a/core/drivers/clk/sam/clk-sam9x60-pll.c
+++ b/core/drivers/clk/sam/clk-sam9x60-pll.c
@@ -62,7 +62,7 @@ struct sam9x60_div {
		uint32_t __timeout = 0; \
		uint32_t _c = 0; \
		\
-		while (__timeout++ < 500) { \
+		while (__timeout++ < 1000) { \
			_c = io_read32((_base) + AT91_PMC_PLL_ISR0) & \
				BIT(_id); \
			if (_c) \
--
2.45.2

