<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/kvm/x86_cpu.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_7d4a63de74ade5b71efa0d7754886aba.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">x86_cpu.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86__cpu_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 Andreas Sandberg</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CPU_KVM_X86_CPU_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __CPU_KVM_X86_CPU_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2kvm_2base_8hh.html">cpu/kvm/base.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vm_8hh.html">cpu/kvm/vm.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;params/X86KvmCPU.hh&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html">   41</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86KvmCPU.html">X86KvmCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseKvmCPU.html">BaseKvmCPU</a></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;{</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">X86KvmCPU</a>(X86KvmCPUParams *<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classX86KvmCPU.html#af168da9f13db91573ad374b3745868b6">~X86KvmCPU</a>();</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a5c69a3508fcf721145e6278bc009dc9a">startup</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ac11dcccb28512f5119d858f0013a865f">dump</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a76ee9e999aa64c972a62a976e5655102">dumpFpuRegs</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#af6a8e453b18c470d95aa96fe4a5dccfd">dumpIntRegs</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#aee4b487828f065cc85edb345fd60ee19">dumpSpecRegs</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a23893bd97416c83087cc340d9a0f0ae2">dumpDebugRegs</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ae2d7e689c9b79d8544297ab6c7f0df19">dumpXCRs</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a853c59cbb1255d0a1917aab9ba79003e">dumpXSave</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a306311de09c09daf091234000e7879a8">dumpVCpuEvents</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a30ade32416f767fa3d97c6e703b45720">dumpMSRs</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a4540de580ba63d4ceef43b9e5296d08e">   62</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;struct kvm_msr_entry&gt;</a> <a class="code" href="classX86KvmCPU.html#a4540de580ba63d4ceef43b9e5296d08e">KvmMSRVector</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86KvmCPU.html#ab41dd5df99853de5c12628cddfb0d2b1">kvmRun</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ticks) <span class="keyword">override</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86KvmCPU.html#a8d717dcb85f5baf54c655d89d8124e24">kvmRunDrain</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">kvmRunWrapper</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ticks);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    uint64_t <a class="code" href="classX86KvmCPU.html#aa2743976a379b6dd85a34f0408ec21a3">getHostCycles</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">setCPUID</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_cpuid2 &amp;<a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">setCPUID</a>(<span class="keyword">const</span> Kvm::CPUIDVector &amp;<a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">setMSRs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_msrs &amp;msrs);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">setMSRs</a>(<span class="keyword">const</span> KvmMSRVector &amp;msrs);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033">getMSRs</a>(<span class="keyword">struct</span> kvm_msrs &amp;msrs) <span class="keyword">const</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a87c11bf30d7ba04a30d91b1be0a90a83">setMSR</a>(uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, uint64_t value);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    uint64_t <a class="code" href="classX86KvmCPU.html#afb705166f14ee12bd416eedba7e9b847">getMSR</a>(uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keyword">const</span> Kvm::MSRIndexVector &amp;<a class="code" href="classX86KvmCPU.html#a82903f5a0c72911a7caf2bef602e1663">getMsrIntersection</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a63dc742d9f92e753afad1247ec41214b">getDebugRegisters</a>(<span class="keyword">struct</span> kvm_debugregs &amp;regs) <span class="keyword">const</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a804bae9fdadd0da02e431f6542c3ee27">setDebugRegisters</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_debugregs &amp;regs);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a8ccda1441792c0dd603212a06fb77948">getXCRs</a>(<span class="keyword">struct</span> kvm_xcrs &amp;regs) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a71a8c98819a14678713aadad6d7b85aa">setXCRs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xcrs &amp;regs);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#af06c83aaca7b88e7b7ef4f01279e6200">getXSave</a>(<span class="keyword">struct</span> kvm_xsave &amp;xsave) <span class="keyword">const</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">setXSave</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;xsave);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a2eda49451551556a19bac833dac33ea6">getVCpuEvents</a>(<span class="keyword">struct</span> kvm_vcpu_events &amp;events) <span class="keyword">const</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a93b7cce9679d78d1fa61f8656aaa548c">setVCpuEvents</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_events &amp;events);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ace9c7fbbeb433ffe5bba3a3d0185bc17">updateKvmState</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ad39b4fd83d34ffd5bb94572663e7c80d">updateThreadContext</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538">deliverInterrupts</a>();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86KvmCPU.html#ace765e0d7966c9e1cea1fe0152ac8346">handleKvmExitIO</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86KvmCPU.html#a39f6a53ee10cef1188ccc5ad9dee2c6f">handleKvmExitIRQWindowOpen</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86KvmCPU.html#ab5e5496f9b86c4e1c985be6b308266b8">archIsDrained</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">updateKvmStateRegs</a>();</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">updateKvmStateSRegs</a>();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">updateKvmStateFPU</a>();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">updateKvmStateFPULegacy</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">updateKvmStateFPUXSave</a>();</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">updateKvmStateMSRs</a>();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">updateThreadContextRegs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_regs &amp;regs,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                 <span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20">updateThreadContextSRegs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239">updateThreadContextFPU</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_fpu &amp;fpu);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0">updateThreadContextXSave</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;kxsave);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d">updateThreadContextMSRs</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578">updateCPUID</a>();</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2">handleIOMiscReg32</a>(<span class="keywordtype">int</span> miscreg);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0">  238</a></span>&#160;    <span class="keyword">mutable</span> Kvm::MSRIndexVector <a class="code" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0">cachedMsrIntersection</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5">  242</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5">haveDebugRegs</a>;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5">  244</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5">haveXSave</a>;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">  249</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">useXSave</a>;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623">  251</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623">haveXCRs</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;};</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classX86KvmCPU_html_a63dc742d9f92e753afad1247ec41214b"><div class="ttname"><a href="classX86KvmCPU.html#a63dc742d9f92e753afad1247ec41214b">X86KvmCPU::getDebugRegisters</a></div><div class="ttdeci">void getDebugRegisters(struct kvm_debugregs &amp;regs) const</div><div class="ttdoc">Wrappers around KVM&amp;#39;s state transfer methods. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01563">x86_cpu.cc:1563</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a9e1d3385a07232993d15e67b246997b2"><div class="ttname"><a href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2">X86KvmCPU::handleIOMiscReg32</a></div><div class="ttdeci">void handleIOMiscReg32(int miscreg)</div><div class="ttdoc">Handle a 32-bit IO access that should be mapped to a MiscReg. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01284">x86_cpu.cc:1284</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a71a8c98819a14678713aadad6d7b85aa"><div class="ttname"><a href="classX86KvmCPU.html#a71a8c98819a14678713aadad6d7b85aa">X86KvmCPU::setXCRs</a></div><div class="ttdeci">void setXCRs(const struct kvm_xcrs &amp;regs)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01592">x86_cpu.cc:1592</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ae9fdb100098d52b71f91e0adad7bffd9"><div class="ttname"><a href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">X86KvmCPU::setMSRs</a></div><div class="ttdeci">void setMSRs(const struct kvm_msrs &amp;msrs)</div><div class="ttdoc">Methods to access MSRs in the guest. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01482">x86_cpu.cc:1482</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a804bae9fdadd0da02e431f6542c3ee27"><div class="ttname"><a href="classX86KvmCPU.html#a804bae9fdadd0da02e431f6542c3ee27">X86KvmCPU::setDebugRegisters</a></div><div class="ttdeci">void setDebugRegisters(const struct kvm_debugregs &amp;regs)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01574">x86_cpu.cc:1574</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a82903f5a0c72911a7caf2bef602e1663"><div class="ttname"><a href="classX86KvmCPU.html#a82903f5a0c72911a7caf2bef602e1663">X86KvmCPU::getMsrIntersection</a></div><div class="ttdeci">const Kvm::MSRIndexVector &amp; getMsrIntersection() const</div><div class="ttdoc">Get a list of MSRs supported by both gem5 and KVM. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01542">x86_cpu.cc:1542</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a38a7dc551e78924805eae46b8dc0e538"><div class="ttname"><a href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538">X86KvmCPU::deliverInterrupts</a></div><div class="ttdeci">void deliverInterrupts()</div><div class="ttdoc">Inject pending interrupts from gem5 into the virtual CPU. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01133">x86_cpu.cc:1133</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab2da532658ce0604fdd89c4f949268c5"><div class="ttname"><a href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5">X86KvmCPU::haveXSave</a></div><div class="ttdeci">bool haveXSave</div><div class="ttdoc">Kvm::capXSave() available? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00244">x86_cpu.hh:244</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a30ade32416f767fa3d97c6e703b45720"><div class="ttname"><a href="classX86KvmCPU.html#a30ade32416f767fa3d97c6e703b45720">X86KvmCPU::dumpMSRs</a></div><div class="ttdeci">void dumpMSRs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00657">x86_cpu.cc:657</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a46e515cb79d18dc59725e3012d959dc7"><div class="ttname"><a href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">X86KvmCPU::updateKvmStateFPUXSave</a></div><div class="ttdeci">void updateKvmStateFPUXSave()</div><div class="ttdoc">Update FPU and SIMD registers using the XSave API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00884">x86_cpu.cc:884</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a39f6a53ee10cef1188ccc5ad9dee2c6f"><div class="ttname"><a href="classX86KvmCPU.html#a39f6a53ee10cef1188ccc5ad9dee2c6f">X86KvmCPU::handleKvmExitIRQWindowOpen</a></div><div class="ttdeci">Tick handleKvmExitIRQWindowOpen() override</div><div class="ttdoc">The guest exited because an interrupt window was requested. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01372">x86_cpu.cc:1372</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a1d1d6997a94e9b4e9e0e96b7b9f1aff0"><div class="ttname"><a href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">X86KvmCPU::updateKvmStateRegs</a></div><div class="ttdeci">void updateKvmStateRegs()</div><div class="ttdoc">Support routines to update the state of the KVM CPU from gem5&amp;#39;s state representation. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00690">x86_cpu.cc:690</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a8ccda1441792c0dd603212a06fb77948"><div class="ttname"><a href="classX86KvmCPU.html#a8ccda1441792c0dd603212a06fb77948">X86KvmCPU::getXCRs</a></div><div class="ttdeci">void getXCRs(struct kvm_xcrs &amp;regs) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01585">x86_cpu.cc:1585</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a93b7cce9679d78d1fa61f8656aaa548c"><div class="ttname"><a href="classX86KvmCPU.html#a93b7cce9679d78d1fa61f8656aaa548c">X86KvmCPU::setVCpuEvents</a></div><div class="ttdeci">void setVCpuEvents(const struct kvm_vcpu_events &amp;events)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01621">x86_cpu.cc:1621</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a2eda49451551556a19bac833dac33ea6"><div class="ttname"><a href="classX86KvmCPU.html#a2eda49451551556a19bac833dac33ea6">X86KvmCPU::getVCpuEvents</a></div><div class="ttdeci">void getVCpuEvents(struct kvm_vcpu_events &amp;events) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01614">x86_cpu.cc:1614</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a6c94dd764dcf751db115e6f6e0861239"><div class="ttname"><a href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239">X86KvmCPU::updateThreadContextFPU</a></div><div class="ttdeci">void updateThreadContextFPU(const struct kvm_fpu &amp;fpu)</div><div class="ttdoc">Update FPU and SIMD registers using the legacy API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01079">x86_cpu.cc:1079</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_afc32dfd12cc5e8ffc7b1d8571d1b9622"><div class="ttname"><a href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">X86KvmCPU::setCPUID</a></div><div class="ttdeci">void setCPUID(const struct kvm_cpuid2 &amp;cpuid)</div><div class="ttdoc">Methods to access CPUID information using the extended API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01462">x86_cpu.cc:1462</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a04b56742122e69e4fbebb1832029be20"><div class="ttname"><a href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20">X86KvmCPU::updateThreadContextSRegs</a></div><div class="ttdeci">void updateThreadContextSRegs(const struct kvm_sregs &amp;sregs)</div><div class="ttdoc">Update control registers (CRx, segments, etc.) </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01028">x86_cpu.cc:1028</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1c59b162dd01876db0d38d9698bdd88e"><div class="ttname"><a href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">MipsISA::cpuid</a></div><div class="ttdeci">Bitfield&lt; 28, 21 &gt; cpuid</div><div class="ttdef"><b>Definition:</b> <a href="dt__constants_8hh_source.html#l00094">dt_constants.hh:94</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html"><div class="ttname"><a href="classBaseKvmCPU.html">BaseKvmCPU</a></div><div class="ttdoc">Base class for KVM based CPU models. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00079">base.hh:79</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_aee4b487828f065cc85edb345fd60ee19"><div class="ttname"><a href="classX86KvmCPU.html#aee4b487828f065cc85edb345fd60ee19">X86KvmCPU::dumpSpecRegs</a></div><div class="ttdeci">void dumpSpecRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00603">x86_cpu.cc:603</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab0ce6bdb0931020a3b33bb641d906033"><div class="ttname"><a href="classX86KvmCPU.html#ab0ce6bdb0931020a3b33bb641d906033">X86KvmCPU::getMSRs</a></div><div class="ttdeci">void getMSRs(struct kvm_msrs &amp;msrs) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01502">x86_cpu.cc:1502</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ace9c7fbbeb433ffe5bba3a3d0185bc17"><div class="ttname"><a href="classX86KvmCPU.html#ace9c7fbbeb433ffe5bba3a3d0185bc17">X86KvmCPU::updateKvmState</a></div><div class="ttdeci">void updateKvmState() override</div><div class="ttdoc">Update the KVM state from the current thread context. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00677">x86_cpu.cc:677</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ac11dcccb28512f5119d858f0013a865f"><div class="ttname"><a href="classX86KvmCPU.html#ac11dcccb28512f5119d858f0013a865f">X86KvmCPU::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdoc">Dump the internal state to the terminal. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00572">x86_cpu.cc:572</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab5e5496f9b86c4e1c985be6b308266b8"><div class="ttname"><a href="classX86KvmCPU.html#ab5e5496f9b86c4e1c985be6b308266b8">X86KvmCPU::archIsDrained</a></div><div class="ttdeci">bool archIsDrained() const override</div><div class="ttdoc">Check if there are pending events in the vCPU that prevents it from being drained. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01381">x86_cpu.cc:1381</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af6a8e453b18c470d95aa96fe4a5dccfd"><div class="ttname"><a href="classX86KvmCPU.html#af6a8e453b18c470d95aa96fe4a5dccfd">X86KvmCPU::dumpIntRegs</a></div><div class="ttdeci">void dumpIntRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00595">x86_cpu.cc:595</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ae29bce938723f4a249ffc28064f94578"><div class="ttname"><a href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578">X86KvmCPU::updateCPUID</a></div><div class="ttdeci">void updateCPUID()</div><div class="ttdoc">Transfer gem5&amp;#39;s CPUID values into the virtual CPU. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01426">x86_cpu.cc:1426</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a9f255925d0dd5ba1d6e2ddf65a722727"><div class="ttname"><a href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">X86KvmCPU::updateKvmStateFPU</a></div><div class="ttdeci">void updateKvmStateFPU()</div><div class="ttdoc">Update FPU and SIMD registers. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00909">x86_cpu.cc:909</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a853c59cbb1255d0a1917aab9ba79003e"><div class="ttname"><a href="classX86KvmCPU.html#a853c59cbb1255d0a1917aab9ba79003e">X86KvmCPU::dumpXSave</a></div><div class="ttdeci">void dumpXSave() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00637">x86_cpu.cc:637</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a018e7fe4d332e87563a6b3fd5751e17d"><div class="ttname"><a href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d">X86KvmCPU::updateThreadContextMSRs</a></div><div class="ttdeci">void updateThreadContextMSRs()</div><div class="ttdoc">Update MSR registers. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01103">x86_cpu.cc:1103</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a76372c0deb853353e2de9dcd9bc379f9"><div class="ttname"><a href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">X86KvmCPU::updateThreadContextRegs</a></div><div class="ttdeci">void updateThreadContextRegs(const struct kvm_regs &amp;regs, const struct kvm_sregs &amp;sregs)</div><div class="ttdoc">Support routines to update the state of gem5&amp;#39;s thread context from KVM&amp;#39;s state representation. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00974">x86_cpu.cc:974</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a5c69a3508fcf721145e6278bc009dc9a"><div class="ttname"><a href="classX86KvmCPU.html#a5c69a3508fcf721145e6278bc009dc9a">X86KvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00558">x86_cpu.cc:558</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a87c11bf30d7ba04a30d91b1be0a90a83"><div class="ttname"><a href="classX86KvmCPU.html#a87c11bf30d7ba04a30d91b1be0a90a83">X86KvmCPU::setMSR</a></div><div class="ttdeci">void setMSR(uint32_t index, uint64_t value)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01511">x86_cpu.cc:1511</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a48c775564f0d1af0d31d6a9bd4a5f421"><div class="ttname"><a href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">X86KvmCPU::updateKvmStateSRegs</a></div><div class="ttdeci">void updateKvmStateSRegs()</div><div class="ttdoc">Update control registers (CRx, segments, etc.) </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00757">x86_cpu.cc:757</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ace765e0d7966c9e1cea1fe0152ac8346"><div class="ttname"><a href="classX86KvmCPU.html#ace765e0d7966c9e1cea1fe0152ac8346">X86KvmCPU::handleKvmExitIO</a></div><div class="ttdeci">Tick handleKvmExitIO() override</div><div class="ttdoc">Handle x86 legacy IO (in/out) </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01309">x86_cpu.cc:1309</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a506467e24ff3c534cbf8a469d89006ba"><div class="ttname"><a href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">X86KvmCPU::useXSave</a></div><div class="ttdeci">bool useXSave</div><div class="ttdoc">Should the XSave interface be used to sync the FPU and SIMD registers? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00249">x86_cpu.hh:249</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a306311de09c09daf091234000e7879a8"><div class="ttname"><a href="classX86KvmCPU.html#a306311de09c09daf091234000e7879a8">X86KvmCPU::dumpVCpuEvents</a></div><div class="ttdeci">void dumpVCpuEvents() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00649">x86_cpu.cc:649</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a76ee9e999aa64c972a62a976e5655102"><div class="ttname"><a href="classX86KvmCPU.html#a76ee9e999aa64c972a62a976e5655102">X86KvmCPU::dumpFpuRegs</a></div><div class="ttdeci">void dumpFpuRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00587">x86_cpu.cc:587</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af458b07a29578029a6d03b2fd998466f"><div class="ttname"><a href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">X86KvmCPU::setXSave</a></div><div class="ttdeci">void setXSave(const struct kvm_xsave &amp;xsave)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01606">x86_cpu.cc:1606</a></div></div>
<div class="ttc" id="cpu_2kvm_2base_8hh_html"><div class="ttname"><a href="cpu_2kvm_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a4540de580ba63d4ceef43b9e5296d08e"><div class="ttname"><a href="classX86KvmCPU.html#a4540de580ba63d4ceef43b9e5296d08e">X86KvmCPU::KvmMSRVector</a></div><div class="ttdeci">std::vector&lt; struct kvm_msr_entry &gt; KvmMSRVector</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00062">x86_cpu.hh:62</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_aa2743976a379b6dd85a34f0408ec21a3"><div class="ttname"><a href="classX86KvmCPU.html#aa2743976a379b6dd85a34f0408ec21a3">X86KvmCPU::getHostCycles</a></div><div class="ttdeci">uint64_t getHostCycles() const override</div><div class="ttdoc">Get the value of the hardware cycle counter in the guest. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01278">x86_cpu.cc:1278</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a23893bd97416c83087cc340d9a0f0ae2"><div class="ttname"><a href="classX86KvmCPU.html#a23893bd97416c83087cc340d9a0f0ae2">X86KvmCPU::dumpDebugRegs</a></div><div class="ttdeci">void dumpDebugRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00611">x86_cpu.cc:611</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af06c83aaca7b88e7b7ef4f01279e6200"><div class="ttname"><a href="classX86KvmCPU.html#af06c83aaca7b88e7b7ef4f01279e6200">X86KvmCPU::getXSave</a></div><div class="ttdeci">void getXSave(struct kvm_xsave &amp;xsave) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01599">x86_cpu.cc:1599</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a8d717dcb85f5baf54c655d89d8124e24"><div class="ttname"><a href="classX86KvmCPU.html#a8d717dcb85f5baf54c655d89d8124e24">X86KvmCPU::kvmRunDrain</a></div><div class="ttdeci">Tick kvmRunDrain() override</div><div class="ttdoc">Run the virtual CPU until draining completes. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01234">x86_cpu.cc:1234</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ae2d7e689c9b79d8544297ab6c7f0df19"><div class="ttname"><a href="classX86KvmCPU.html#ae2d7e689c9b79d8544297ab6c7f0df19">X86KvmCPU::dumpXCRs</a></div><div class="ttdeci">void dumpXCRs() const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00625">x86_cpu.cc:625</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ad39b4fd83d34ffd5bb94572663e7c80d"><div class="ttname"><a href="classX86KvmCPU.html#ad39b4fd83d34ffd5bb94572663e7c80d">X86KvmCPU::updateThreadContext</a></div><div class="ttdeci">void updateThreadContext() override</div><div class="ttdoc">Update the current thread context with the KVM state. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00940">x86_cpu.cc:940</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a4b124779791e8a47507e4ff40f60fcfc"><div class="ttname"><a href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">X86KvmCPU::kvmRunWrapper</a></div><div class="ttdeci">Tick kvmRunWrapper(Tick ticks)</div><div class="ttdoc">Wrapper that synchronizes state in kvm_run. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01259">x86_cpu.cc:1259</a></div></div>
<div class="ttc" id="vm_8hh_html"><div class="ttname"><a href="vm_8hh.html">vm.hh</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_afb705166f14ee12bd416eedba7e9b847"><div class="ttname"><a href="classX86KvmCPU.html#afb705166f14ee12bd416eedba7e9b847">X86KvmCPU::getMSR</a></div><div class="ttdeci">uint64_t getMSR(uint32_t index) const</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01526">x86_cpu.cc:1526</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ad81b9df95e3f2804e3bf36a9ea5295f6"><div class="ttname"><a href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">X86KvmCPU::updateKvmStateMSRs</a></div><div class="ttdeci">void updateKvmStateMSRs()</div><div class="ttdoc">Update MSR registers. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00918">x86_cpu.cc:918</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_af168da9f13db91573ad374b3745868b6"><div class="ttname"><a href="classX86KvmCPU.html#af168da9f13db91573ad374b3745868b6">X86KvmCPU::~X86KvmCPU</a></div><div class="ttdeci">virtual ~X86KvmCPU()</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00553">x86_cpu.cc:553</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ab41dd5df99853de5c12628cddfb0d2b1"><div class="ttname"><a href="classX86KvmCPU.html#ab41dd5df99853de5c12628cddfb0d2b1">X86KvmCPU::kvmRun</a></div><div class="ttdeci">Tick kvmRun(Tick ticks) override</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01186">x86_cpu.cc:1186</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a5789ae4baf4ab5475c896bbd83ae5145"><div class="ttname"><a href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">X86KvmCPU::updateKvmStateFPULegacy</a></div><div class="ttdeci">void updateKvmStateFPULegacy()</div><div class="ttdoc">Update FPU and SIMD registers using the legacy API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00860">x86_cpu.cc:860</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a0615270d1e0aef54b06aac4c302647a0"><div class="ttname"><a href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0">X86KvmCPU::updateThreadContextXSave</a></div><div class="ttdeci">void updateThreadContextXSave(const struct kvm_xsave &amp;kxsave)</div><div class="ttdoc">Update FPU and SIMD registers using the XSave API. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l01090">x86_cpu.cc:1090</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ad80d492cf5f6bd500928f9af45f8e623"><div class="ttname"><a href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623">X86KvmCPU::haveXCRs</a></div><div class="ttdeci">bool haveXCRs</div><div class="ttdoc">Kvm::capXCRs() available? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00251">x86_cpu.hh:251</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a03f6e9969fea6937f45942db4fa0d69d"><div class="ttname"><a href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">X86KvmCPU::X86KvmCPU</a></div><div class="ttdeci">X86KvmCPU(X86KvmCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8cc_source.html#l00525">x86_cpu.cc:525</a></div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_ae9fb86dbdd13a59abb41ebe492087fd5"><div class="ttname"><a href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5">X86KvmCPU::haveDebugRegs</a></div><div class="ttdeci">bool haveDebugRegs</div><div class="ttdoc">Kvm::capDebugRegs() available? </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00242">x86_cpu.hh:242</a></div></div>
<div class="ttc" id="classX86KvmCPU_html"><div class="ttname"><a href="classX86KvmCPU.html">X86KvmCPU</a></div><div class="ttdoc">x86 implementation of a KVM-based hardware virtualized CPU. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00041">x86_cpu.hh:41</a></div></div>
<div class="ttc" id="classX86KvmCPU_html_a3649b9bb401a970776a7f56840e80af0"><div class="ttname"><a href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0">X86KvmCPU::cachedMsrIntersection</a></div><div class="ttdeci">Kvm::MSRIndexVector cachedMsrIntersection</div><div class="ttdoc">Cached intersection of supported MSRs. </div><div class="ttdef"><b>Definition:</b> <a href="x86__cpu_8hh_source.html#l00238">x86_cpu.hh:238</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
