Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Aug 17 19:17:29 2020
| Host             : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7s50csga324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.448        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.372        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.050 |        5 |       --- |             --- |
| Slice Logic    |     0.023 |    18957 |       --- |             --- |
|   LUT as Logic |     0.019 |     7441 |     32600 |           22.83 |
|   CARRY4       |     0.002 |     1228 |      8150 |           15.07 |
|   Register     |     0.002 |     8154 |     65200 |           12.51 |
|   F7/F8 Muxes  |    <0.001 |      177 |     32600 |            0.54 |
|   Others       |     0.000 |      675 |       --- |             --- |
| Signals        |     0.035 |    15414 |       --- |             --- |
| Block RAM      |     0.156 |       67 |        75 |           89.33 |
| MMCM           |     0.104 |        1 |         5 |           20.00 |
| I/O            |     0.003 |       13 |       210 |            6.19 |
| Static Power   |     0.076 |          |           |                 |
| Total          |     0.448 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.268 |       0.255 |      0.012 |
| Vccaux    |       1.800 |     0.071 |       0.058 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.010 |      0.002 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------------+-----------------+
| Clock                | Domain                                | Constraint (ns) |
+----------------------+---------------------------------------+-----------------+
| OSC_12MHZ            | OSC_12MHZ                             |            83.3 |
| clk_125MHZ_LCLK_MMCM | lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM |             8.0 |
| clkfbout_LCLK_MMCM   | lclk_mmcm_0/inst/clkfbout_LCLK_MMCM   |            83.3 |
+----------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     0.372 |
|   WVB_READER                   |     0.020 |
|     HDR_DATA_MUX               |     0.003 |
|     RD_CTRL                    |     0.003 |
|   XDOM_0                       |     0.011 |
|     CRSM_0                     |     0.001 |
|     DPRAM_2048_16_0            |     0.002 |
|       U0                       |     0.002 |
|     RDOUT_DPRAM                |     0.004 |
|       U0                       |     0.004 |
|     UART_DEBUG_0               |     0.003 |
|       UART_PROC_HS_0           |     0.002 |
|   lclk_mmcm_0                  |     0.104 |
|     inst                       |     0.104 |
|   rgb_lightshow_0              |     0.002 |
|   waveform_acq_gen[0].WFM_ACQ  |     0.017 |
|     WVB                        |     0.016 |
|       PTB                      |     0.005 |
|       WBS                      |     0.008 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[10].WFM_ACQ |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[11].WFM_ACQ |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[12].WFM_ACQ |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[13].WFM_ACQ |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[1].WFM_ACQ  |     0.017 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[2].WFM_ACQ  |     0.017 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[3].WFM_ACQ  |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[4].WFM_ACQ  |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[5].WFM_ACQ  |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[6].WFM_ACQ  |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[7].WFM_ACQ  |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[8].WFM_ACQ  |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[9].WFM_ACQ  |     0.016 |
|     WVB                        |     0.015 |
|       PTB                      |     0.005 |
|       WBS                      |     0.007 |
|       WR_CTRL                  |     0.003 |
+--------------------------------+-----------+


