vendor_name = ModelSim
source_file = 1, D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD.v
source_file = 1, D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/DivFreq.v
source_file = 1, D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v
source_file = 1, D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/x.v
source_file = 1, D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD_ctr.v
source_file = 1, D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD_ctrl.v
source_file = 1, D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/db/FFD.cbx.xml
design_name = FDD_FPGA
instance = comp, \q_o~output , q_o~output, FDD_FPGA, 1
instance = comp, \clk_i~input , clk_i~input, FDD_FPGA, 1
instance = comp, \rst_i~input , rst_i~input, FDD_FPGA, 1
instance = comp, \serialin_i~input , serialin_i~input, FDD_FPGA, 1
instance = comp, \move_load_i~input , move_load_i~input, FDD_FPGA, 1
instance = comp, \d_i[0]~input , d_i[0]~input, FDD_FPGA, 1
instance = comp, \d_i[1]~input , d_i[1]~input, FDD_FPGA, 1
instance = comp, \d_i[2]~input , d_i[2]~input, FDD_FPGA, 1
instance = comp, \d_i[3]~input , d_i[3]~input, FDD_FPGA, 1
