Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Nov 20 22:28:19 2019
| Host             : Bob-Militia54 running 64-bit major release  (build 9200)
| Command          : report_power -file AES_Encrypt_power_routed.rpt -pb AES_Encrypt_power_summary_routed.pb -rpx AES_Encrypt_power_routed.rpx
| Design           : AES_Encrypt
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.226 |
| Dynamic (W)              | 0.095 |
| Device Static (W)        | 0.131 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        3 |       --- |             --- |
| Slice Logic              |     0.005 |     1337 |       --- |             --- |
|   LUT as Logic           |     0.004 |      631 |    133800 |            0.47 |
|   LUT as Distributed RAM |    <0.001 |        8 |     46200 |            0.02 |
|   Register               |    <0.001 |      591 |    267600 |            0.22 |
|   CARRY4                 |    <0.001 |        1 |     33450 |           <0.01 |
|   F7/F8 Muxes            |    <0.001 |        1 |    133800 |           <0.01 |
|   Others                 |     0.000 |       22 |       --- |             --- |
| Signals                  |     0.014 |     1358 |       --- |             --- |
| Block RAM                |     0.026 |      4.5 |       365 |            1.23 |
| I/O                      |     0.041 |      265 |       400 |           66.25 |
| Static Power             |     0.131 |          |           |                 |
| Total                    |     0.226 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.084 |       0.053 |      0.030 |
| Vccaux    |       1.800 |     0.034 |       0.003 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.024 |       0.019 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             4.1 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| AES_Encrypt                                 |     0.095 |
|   AES_Encrypt_CRTLSc_s_axi_U                |     0.027 |
|     int_expandedKey                         |     0.013 |
|     int_newState                            |     0.011 |
|   cipher_U                                  |     0.003 |
|     AES_Encrypt_MixColumns_cipher_rom_U     |     0.003 |
|   grp_AES_Encrypt_MixColumns_fu_294         |     0.006 |
|     cipher_U                                |    <0.001 |
|       AES_Encrypt_MixColumns_cipher_rom_U   |    <0.001 |
|     tmp_state_U                             |     0.002 |
|       AES_Encrypt_ShiftRows_tmp_state_ram_U |     0.002 |
|   grp_AES_Encrypt_ShiftRows_fu_301          |     0.004 |
|     tmp_state_U                             |     0.003 |
|       AES_Encrypt_ShiftRows_tmp_state_ram_U |     0.003 |
|   state_U                                   |     0.003 |
|     AES_Encrypt_state_ram_U                 |     0.003 |
|       ram_reg_0_15_0_0                      |    <0.001 |
|       ram_reg_0_15_1_1                      |    <0.001 |
|       ram_reg_0_15_2_2                      |    <0.001 |
|       ram_reg_0_15_3_3                      |    <0.001 |
|       ram_reg_0_15_4_4                      |    <0.001 |
|       ram_reg_0_15_5_5                      |    <0.001 |
|       ram_reg_0_15_6_6                      |    <0.001 |
|       ram_reg_0_15_7_7                      |    <0.001 |
+---------------------------------------------+-----------+


