{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692180656980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692180656981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 13:10:56 2023 " "Processing started: Wed Aug 16 13:10:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692180656981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180656981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Card_A_Design -c Card_A_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Card_A_Design -c Card_A_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180656981 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1692180657699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_tx_Rom-ab " "Found design unit 1: Uart_tx_Rom-ab" {  } { { "../Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_tx_Rom " "Found entity 1: Uart_tx_Rom" {  } { { "../Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180669393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_rx-ab " "Found design unit 1: Uart_rx-ab" {  } { { "../Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669409 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "../Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180669409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/rom_x/rom_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/rom_x/rom_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_X " "Found entity 1: Rom_X" {  } { { "../Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180669420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/ram2_x/ram2_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/ram2_x/ram2_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram2_X " "Found entity 1: Ram2_X" {  } { { "../Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180669425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_tx-ab " "Found design unit 1: BiPhase_tx-ab" {  } { { "../BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669440 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_tx " "Found entity 1: BiPhase_tx" {  } { { "../BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180669440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_a_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file card_a_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_A_Design-ab " "Found design unit 1: Card_A_Design-ab" {  } { { "Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_A_Design " "Found entity 1: Card_A_Design" {  } { { "Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180669442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180669442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Card_A_Design " "Elaborating entity \"Card_A_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692180669862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BiPhase_tx BiPhase_tx:biphase " "Elaborating entity \"BiPhase_tx\" for hierarchy \"BiPhase_tx:biphase\"" {  } { { "Card_A_Design.vhdl" "biphase" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180669882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_tx_Rom Uart_tx_Rom:tx " "Elaborating entity \"Uart_tx_Rom\" for hierarchy \"Uart_tx_Rom:tx\"" {  } { { "Card_A_Design.vhdl" "tx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180669899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_X Uart_tx_Rom:tx\|Rom_X:dut " "Elaborating entity \"Rom_X\" for hierarchy \"Uart_tx_Rom:tx\|Rom_X:dut\"" {  } { { "../Uart_tx_Rom/Uart_tx_Rom.vhd" "dut" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180669916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\"" {  } { { "../Rom_X/Rom_X.v" "altsyncram_component" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\"" {  } { { "../Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component " "Instantiated megafunction \"Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Rom_X_data.mif " "Parameter \"init_file\" = \"Rom_X_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670094 ""}  } { { "../Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692180670094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pt81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pt81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pt81 " "Found entity 1: altsyncram_pt81" {  } { { "db/altsyncram_pt81.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/db/altsyncram_pt81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180670224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180670224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pt81 Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\|altsyncram_pt81:auto_generated " "Elaborating entity \"altsyncram_pt81\" for hierarchy \"Uart_tx_Rom:tx\|Rom_X:dut\|altsyncram:altsyncram_component\|altsyncram_pt81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/final_project/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rx Uart_rx:rx " "Elaborating entity \"Uart_rx\" for hierarchy \"Uart_rx:rx\"" {  } { { "Card_A_Design.vhdl" "rx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram2_X Ram2_X:memory " "Elaborating entity \"Ram2_X\" for hierarchy \"Ram2_X:memory\"" {  } { { "Card_A_Design.vhdl" "memory" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../Ram2_X/Ram2_X.v" "altsyncram_component" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram2_X:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram2_X:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ram2_X_data.mif " "Parameter \"init_file\" = \"Ram2_X_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180670468 ""}  } { { "../Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692180670468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64s1 " "Found entity 1: altsyncram_64s1" {  } { { "db/altsyncram_64s1.tdf" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/db/altsyncram_64s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180670563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180670563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64s1 Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated " "Elaborating entity \"altsyncram_64s1\" for hierarchy \"Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/final_project/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180670563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 45 -1 0 } } { "../BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 46 -1 0 } } { "../Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 29 -1 0 } } { "../Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 86 -1 0 } } { "../Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692180671753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692180671753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692180671966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692180672861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180672861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692180672995 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692180672995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692180672995 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692180672995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692180672995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692180673022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 13:11:13 2023 " "Processing ended: Wed Aug 16 13:11:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692180673022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692180673022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692180673022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180673022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1692180674845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692180674846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 13:11:14 2023 " "Processing started: Wed Aug 16 13:11:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692180674846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1692180674846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Card_A_Design -c Card_A_Design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Card_A_Design -c Card_A_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1692180674846 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1692180676554 ""}
{ "Info" "0" "" "Project  = Card_A_Design" {  } {  } 0 0 "Project  = Card_A_Design" 0 0 "Fitter" 0 0 1692180676555 ""}
{ "Info" "0" "" "Revision = Card_A_Design" {  } {  } 0 0 "Revision = Card_A_Design" 0 0 "Fitter" 0 0 1692180676556 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1692180676697 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Card_A_Design 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Card_A_Design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692180676710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692180676762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692180676762 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1692180677128 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1692180677141 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180677731 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1692180677731 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180677752 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1692180677752 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180677753 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180677753 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180677753 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180677753 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1692180677816 ""}
{ "Error" "EFIOMGR_SCHMITT_TRIGGER_NOT_SUPPORTED_BY_OUTPUT" "3.3 V Schmitt Trigger BiPhase_tx_out " "Illegal I/O standard 3.3 V Schmitt Trigger for pin BiPhase_tx_out -- I/O standard not supported by output pins in target device" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { BiPhase_tx_out } } } { "c:/final_project/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/final_project/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BiPhase_tx_out" } } } } { "Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169092 "Illegal I/O standard %1!s! for pin %2!s! -- I/O standard not supported by output pins in target device" 0 0 "Fitter" 0 -1 1692180678325 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692180678327 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1692180678640 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692180678828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 16 13:11:18 2023 " "Processing ended: Wed Aug 16 13:11:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692180678828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692180678828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692180678828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692180678828 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692180679537 ""}
