# APB-Design-and-Verification
APB Master RTL (Verilog) with address decoding/mux + design spec &amp; verification plan (UVM)
