Flow report for XTEASistem-32Bit
<<<<<<< HEAD
Thu Nov 23 23:49:01 2023
=======
<<<<<<< HEAD
Thu Nov 23 14:32:30 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
=======
Thu Nov 23 17:53:44 2023
>>>>>>> 60c16a983f415886299a29dbac0a4f98ac0df5df
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
>>>>>>> 4bc0d9753bb1705c1fd303f333672fe8d63c3720


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



<<<<<<< HEAD
+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+------------------------------------+----------------------------------------------+
; Flow Status                        ; Successful - Thu Nov 23 14:32:28 2023        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; XTEASistem-32Bit                             ;
; Top-level Entity Name              ; SRAM                                         ;
; Family                             ; Cyclone IV E                                 ;
; Device                             ; EP4CE6E22C8                                  ;
; Timing Models                      ; Preliminary                                  ;
; Met timing requirements            ; N/A                                          ;
; Total logic elements               ; 110,274                                      ;
;     Total combinational functions  ; 44,738                                       ;
;     Dedicated logic registers      ; 65,536                                       ;
; Total registers                    ; 65536                                        ;
; Total pins                         ; 140                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+
=======
+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Thu Nov 23 23:49:01 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; XTEASistem-32Bit                               ;
; Top-level Entity Name              ; DummyTopLevel                                  ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE6E22C8                                    ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1,901 / 6,272 ( 30 % )                         ;
;     Total combinational functions  ; 1,815 / 6,272 ( 29 % )                         ;
;     Dedicated logic registers      ; 610 / 6,272 ( 10 % )                           ;
; Total registers                    ; 610                                            ;
; Total pins                         ; 16 / 92 ( 17 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 65,536 / 276,480 ( 24 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+
>>>>>>> 4bc0d9753bb1705c1fd303f333672fe8d63c3720


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< HEAD
; Start date & time ; 11/23/2023 23:48:18 ;
=======
<<<<<<< HEAD
; Start date & time ; 11/23/2023 14:28:54 ;
=======
; Start date & time ; 11/23/2023 17:53:35 ;
>>>>>>> 4bc0d9753bb1705c1fd303f333672fe8d63c3720
>>>>>>> 60c16a983f415886299a29dbac0a4f98ac0df5df
; Main task         ; Compilation         ;
; Revision Name     ; XTEASistem-32Bit    ;
+-------------------+---------------------+


<<<<<<< HEAD
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                             ;
+----------------------------------------------+----------------------------------------+------------------+---------------+-----------------------------------+
; Assignment Name                              ; Value                                  ; Default Value    ; Entity Name   ; Section Id                        ;
+----------------------------------------------+----------------------------------------+------------------+---------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                        ; 1096959182856.170075809813104          ; --               ; --            ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --            ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --            ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --            ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --            ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                       ; Verilog Hdl                            ; --               ; --            ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                          ; Questa Intel FPGA (Verilog)            ; <None>           ; --            ; --                                ;
; EDA_TIME_SCALE                               ; 1 ps                                   ; --               ; --            ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP                       ; 85                                     ; --               ; --            ; --                                ;
; MAX_NUMBER_OF_REGISTERS_FROM_UNINFERRED_RAMS ; 8192                                   ; -1 (Unlimited)   ; --            ; --                                ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                      ; --               ; --            ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE                  ; 1.2V                                   ; --               ; --            ; --                                ;
; PARTITION_COLOR                              ; -- (Not supported for targeted family) ; --               ; DummyTopLevel ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL          ; -- (Not supported for targeted family) ; --               ; DummyTopLevel ; Top                               ;
; PARTITION_NETLIST_TYPE                       ; -- (Not supported for targeted family) ; --               ; DummyTopLevel ; Top                               ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                    ; --               ; --            ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --               ; --            ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                           ; --               ; --            ; --                                ;
; TOP_LEVEL_ENTITY                             ; DummyTopLevel                          ; XTEASistem-32Bit ; --            ; --                                ;
+----------------------------------------------+----------------------------------------+------------------+---------------+-----------------------------------+
=======
<<<<<<< HEAD
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                 ;
+-------------------------------------+---------------------------------------+------------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                 ; Default Value    ; Entity Name ; Section Id                        ;
+-------------------------------------+---------------------------------------+------------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 22381014573765.170072453417748        ; --               ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                   ; --               ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                   ; --               ; --          ; eda_board_design_symbol           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                   ; --               ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                   ; --               ; --          ; eda_board_design_boundary_scan    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --               ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --               ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                  ; --               ; --          ; --                                ;
; PARTITION_COLOR                     ; 16764057                              ; --               ; SRAM        ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --               ; SRAM        ; Top                               ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --               ; SRAM        ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --               ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --               ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --               ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; SRAM                                  ; XTEASistem-32Bit ; --          ; --                                ;
+-------------------------------------+---------------------------------------+------------------+-------------+-----------------------------------+
=======
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                           ;
+----------------------------------------------+----------------------------------------+------------------+-------------+-----------------------------------+
; Assignment Name                              ; Value                                  ; Default Value    ; Entity Name ; Section Id                        ;
+----------------------------------------------+----------------------------------------+------------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                        ; 1096959182856.170073681415060          ; --               ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST              ; Off                                    ; --               ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                       ; Verilog Hdl                            ; --               ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                          ; Questa Intel FPGA (Verilog)            ; <None>           ; --          ; --                                ;
; EDA_TIME_SCALE                               ; 1 ps                                   ; --               ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP                       ; 85                                     ; --               ; --          ; --                                ;
; MAX_NUMBER_OF_REGISTERS_FROM_UNINFERRED_RAMS ; 8192                                   ; -1 (Unlimited)   ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                      ; --               ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE                  ; 1.2V                                   ; --               ; --          ; --                                ;
; PARTITION_COLOR                              ; -- (Not supported for targeted family) ; --               ; MemoryBlock ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL          ; -- (Not supported for targeted family) ; --               ; MemoryBlock ; Top                               ;
; PARTITION_NETLIST_TYPE                       ; -- (Not supported for targeted family) ; --               ; MemoryBlock ; Top                               ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                    ; --               ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --               ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                           ; --               ; --          ; --                                ;
; TOP_LEVEL_ENTITY                             ; MemoryBlock                            ; XTEASistem-32Bit ; --          ; --                                ;
+----------------------------------------------+----------------------------------------+------------------+-------------+-----------------------------------+
>>>>>>> 4bc0d9753bb1705c1fd303f333672fe8d63c3720
>>>>>>> 60c16a983f415886299a29dbac0a4f98ac0df5df


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4880 MB             ; 00:00:13                           ;
; Fitter               ; 00:00:21     ; 1.3                     ; 6157 MB             ; 00:00:16                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 4707 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:05     ; 1.5                     ; 4885 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4658 MB             ; 00:00:01                           ;
; Total                ; 00:00:38     ; --                      ; --                  ; 00:00:34                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Iprons           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Iprons           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Iprons           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Iprons           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Iprons           ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+
=======
<<<<<<< HEAD
; Analysis & Synthesis ; 00:03:26     ; 1.0                     ; 508 MB              ; 00:01:52                           ;
; Total                ; 00:03:26     ; --                      ; --                  ; 00:01:52                           ;
=======
; Analysis & Synthesis ; 00:00:09     ; 1.0                     ; 4837 MB             ; 00:00:12                           ;
; Total                ; 00:00:09     ; --                      ; --                  ; 00:00:12                           ;
>>>>>>> 4bc0d9753bb1705c1fd303f333672fe8d63c3720
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+----------------------+------------------+---------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+----------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-T2KVGKLT  ; Windows Vista ; 6.2        ; x86_64         ;
+----------------------+------------------+---------------+------------+----------------+
>>>>>>> 60c16a983f415886299a29dbac0a4f98ac0df5df


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit
quartus_fit --read_settings_files=off --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit
quartus_asm --read_settings_files=off --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit
quartus_sta XTEASistem-32Bit -c XTEASistem-32Bit
quartus_eda --read_settings_files=off --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit



