<stg><name>run_Pipeline_1</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index18"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %n_regions_in, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n_regions_in, void @empty_0, i32 0, i32 0, void @empty_7, i32 1, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %loop_index18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %load-store-loop17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop17:0 %loop_index18_load = load i8 %loop_index18

]]></Node>
<StgValue><ssdm name="loop_index18_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop17:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop17:2 %exitcond555 = icmp_eq  i8 %loop_index18_load, i8 128

]]></Node>
<StgValue><ssdm name="exitcond555"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop17:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop17:4 %empty_42 = add i8 %loop_index18_load, i8 1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop17:5 %br_ln0 = br i1 %exitcond555, void %load-store-loop17.split, void %memcpy-split16.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop17.split:0 %loop_index18_cast = zext i8 %loop_index18_load

]]></Node>
<StgValue><ssdm name="loop_index18_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop17.split:1 %n_regions_in_addr = getelementptr i16 %n_regions_in, i64 0, i64 %loop_index18_cast

]]></Node>
<StgValue><ssdm name="n_regions_in_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
load-store-loop17.split:2 %n_regions_in_load = load i7 %n_regions_in_addr

]]></Node>
<StgValue><ssdm name="n_regions_in_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop17.split:5 %store_ln0 = store i8 %empty_42, i8 %loop_index18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
memcpy-split16.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
load-store-loop17.split:2 %n_regions_in_load = load i7 %n_regions_in_addr

]]></Node>
<StgValue><ssdm name="n_regions_in_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop17.split:3 %n_regions_V_addr = getelementptr i16 %n_regions_V, i64 0, i64 %loop_index18_cast

]]></Node>
<StgValue><ssdm name="n_regions_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
load-store-loop17.split:4 %store_ln0 = store i16 %n_regions_in_load, i7 %n_regions_V_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop17.split:6 %br_ln0 = br void %load-store-loop17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="n_regions_in" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="n_regions_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="n_regions_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="n_regions_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="loop_index18" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="n_regions_in" to="specmemcore_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specmemcore_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="n_regions_in" to="specinterface_ln0" fromId="34" toId="7">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="56" from="empty_7" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="59" from="empty_7" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="60" from="empty_7" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="61" from="empty_7" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="66" from="empty_7" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="67" from="empty_7" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="loop_index18" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="74" from="loop_index18" to="loop_index18_load" fromId="5" toId="10">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="82" from="p_str" to="specpipeline_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="loop_index18_load" to="exitcond555" fromId="10" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_84" to="exitcond555" fromId="84" toId="12">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="86" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="empty" fromId="88" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_88" to="empty" fromId="88" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_88" to="empty" fromId="88" toId="13">
</dataflow>
<dataflow id="92" from="loop_index18_load" to="empty_42" fromId="10" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="empty_42" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="exitcond555" to="br_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="96" from="loop_index18_load" to="loop_index18_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="97" from="n_regions_in" to="n_regions_in_addr" fromId="34" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_98" to="n_regions_in_addr" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="loop_index18_cast" to="n_regions_in_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="n_regions_in_addr" to="n_regions_in_load" fromId="17" toId="18">
</dataflow>
<dataflow id="102" from="empty_42" to="store_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="103" from="loop_index18" to="store_ln0" fromId="5" toId="19">
</dataflow>
<dataflow id="104" from="n_regions_in_addr" to="n_regions_in_load" fromId="17" toId="20">
</dataflow>
<dataflow id="105" from="n_regions_V" to="n_regions_V_addr" fromId="35" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_98" to="n_regions_V_addr" fromId="98" toId="21">
</dataflow>
<dataflow id="107" from="loop_index18_cast" to="n_regions_V_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="108" from="n_regions_in_load" to="store_ln0" fromId="20" toId="22">
</dataflow>
<dataflow id="109" from="n_regions_V_addr" to="store_ln0" fromId="21" toId="22">
</dataflow>
<dataflow id="110" from="exitcond555" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
