// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16add (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_bits,
        b_bits,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] a_bits;
input  [15:0] b_bits;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln34_1_fu_225_p2;
reg   [0:0] icmp_ln34_1_reg_870;
wire   [0:0] icmp_ln35_1_fu_269_p2;
reg   [0:0] icmp_ln35_1_reg_874;
wire   [0:0] result_sign_1_fu_519_p3;
reg   [0:0] result_sign_1_reg_878;
wire   [0:0] icmp_ln80_fu_527_p2;
reg   [0:0] icmp_ln80_reg_884;
wire   [15:0] select_ln87_fu_551_p3;
reg   [15:0] select_ln87_reg_903;
reg   [15:0] ap_phi_mux_max_exp_3_phi_fu_111_p4;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln91_1_fu_573_p2;
wire   [0:0] and_ln87_fu_603_p2;
wire   [15:0] or_ln133_fu_853_p2;
reg   [15:0] ap_phi_mux_retval_2_phi_fu_122_p10;
reg   [15:0] retval_2_reg_118;
wire   [0:0] icmp_ln132_fu_818_p2;
wire   [15:0] or_ln137_fu_846_p2;
reg   [17:0] result_mantissa_2_fu_88;
wire   [17:0] result_mantissa_6_fu_609_p2;
wire   [17:0] result_mantissa_5_fu_511_p3;
reg   [15:0] max_exp_2_fu_92;
wire   [15:0] max_exp_11_fu_615_p2;
wire   [15:0] zext_ln52_fu_443_p1;
wire   [6:0] a_mantissa_fu_139_p1;
wire   [6:0] b_mantissa_fu_135_p1;
wire   [7:0] a_exp_fu_159_p4;
wire   [6:0] trunc_ln_fu_193_p4;
wire   [0:0] tmp_8_fu_209_p3;
wire   [6:0] or_ln34_fu_203_p2;
wire   [7:0] or_ln_fu_217_p3;
wire   [7:0] b_exp_fu_169_p4;
wire   [6:0] trunc_ln1_fu_237_p4;
wire   [0:0] tmp_9_fu_253_p3;
wire   [6:0] or_ln35_fu_247_p2;
wire   [7:0] or_ln1_fu_261_p3;
wire   [0:0] icmp_ln34_fu_187_p2;
wire   [7:0] zext_ln30_fu_179_p1;
wire   [7:0] or_ln2_fu_275_p3;
wire   [7:0] select_ln41_fu_291_p3;
wire   [0:0] icmp_ln35_fu_231_p2;
wire   [7:0] zext_ln31_fu_183_p1;
wire   [7:0] or_ln3_fu_283_p3;
wire   [7:0] select_ln42_fu_307_p3;
wire   [7:0] a_align_exp_fu_323_p3;
wire   [7:0] b_align_exp_fu_331_p3;
wire   [8:0] zext_ln55_fu_345_p1;
wire   [8:0] zext_ln55_1_fu_349_p1;
wire   [8:0] sub_ln55_fu_353_p2;
wire  signed [31:0] sext_ln55_fu_359_p1;
wire   [15:0] b_full_mantissa_fu_315_p3;
wire   [15:0] sext_ln55cast_fu_363_p1;
wire   [8:0] sub_ln58_fu_379_p2;
wire  signed [31:0] sext_ln58_fu_385_p1;
wire   [15:0] a_full_mantissa_fu_299_p3;
wire   [15:0] sext_ln58cast_fu_389_p1;
wire   [0:0] icmp_ln53_fu_339_p2;
wire   [0:0] icmp_ln56_fu_373_p2;
wire   [0:0] xor_ln53_fu_399_p2;
wire   [0:0] and_ln56_fu_405_p2;
wire   [15:0] a_full_mantissa_1_fu_393_p2;
wire   [15:0] a_full_mantissa_2_fu_411_p3;
wire   [15:0] b_full_mantissa_1_fu_367_p2;
wire   [15:0] b_full_mantissa_2_fu_423_p3;
wire   [7:0] max_exp_4_fu_435_p3;
wire   [0:0] tmp_4_fu_143_p3;
wire   [0:0] tmp_7_fu_151_p3;
wire   [16:0] zext_ln42_1_fu_431_p1;
wire   [16:0] zext_ln41_1_fu_419_p1;
wire   [16:0] result_mantissa_fu_457_p2;
wire   [0:0] icmp_ln70_fu_467_p2;
wire   [0:0] xor_ln70_fu_473_p2;
wire   [16:0] result_mantissa_1_fu_479_p2;
wire   [16:0] result_mantissa_3_fu_485_p2;
wire   [16:0] result_mantissa_4_fu_491_p3;
wire   [0:0] xor_ln66_fu_451_p2;
wire  signed [17:0] sext_ln70_fu_499_p1;
wire   [17:0] zext_ln64_fu_463_p1;
wire   [0:0] result_sign_fu_503_p3;
wire   [0:0] trunc_ln52_fu_447_p1;
wire   [0:0] icmp_ln91_fu_533_p2;
wire   [0:0] xor_ln87_fu_539_p2;
wire   [0:0] and_ln87_1_fu_545_p2;
wire   [2:0] tmp_10_fu_581_p4;
wire   [0:0] icmp_ln87_fu_591_p2;
wire   [0:0] icmp_ln87_1_fu_597_p2;
wire   [1:0] tmp_11_fu_634_p4;
wire   [16:0] trunc_ln2_fu_650_p4;
wire   [0:0] icmp_ln94_fu_644_p2;
wire   [15:0] max_exp_12_fu_664_p2;
wire  signed [17:0] sext_ln96_fu_660_p1;
wire  signed [17:0] result_mantissa_7_fu_678_p3;
wire  signed [30:0] sext_ln64_fu_686_p1;
wire   [7:0] rounding_bits_fu_694_p1;
wire   [31:0] zext_ln64_1_fu_690_p1;
wire   [0:0] tmp_12_fu_716_p3;
wire   [31:0] result_mantissa_8_fu_704_p2;
wire   [0:0] icmp_ln103_fu_698_p2;
wire   [0:0] icmp_ln105_fu_710_p2;
wire   [0:0] xor_ln103_fu_740_p2;
wire   [0:0] and_ln105_fu_746_p2;
wire   [31:0] result_mantissa_9_fu_724_p3;
wire   [31:0] result_mantissa_10_fu_732_p3;
wire   [31:0] result_mantissa_11_fu_752_p3;
wire   [15:0] tmp_13_fu_760_p4;
wire   [15:0] max_exp_13_fu_670_p3;
wire   [0:0] icmp_ln115_fu_770_p2;
wire   [15:0] max_exp_14_fu_776_p2;
wire   [6:0] tmp_5_fu_790_p4;
wire   [6:0] tmp_6_fu_800_p4;
wire   [15:0] max_exp_15_fu_782_p3;
wire   [6:0] final_mantissa_full_fu_810_p3;
wire   [15:0] tmp_fu_837_p4;
wire   [15:0] shl_ln137_fu_831_p2;
wire   [15:0] shl_ln137_1_fu_824_p3;
reg   [15:0] ap_return_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_condition_117;
reg    ap_condition_81;
reg    ap_condition_87;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_return_preg = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln34_1_reg_870 == 1'd1) | ((icmp_ln35_1_reg_874 == 1'd1) | ((icmp_ln80_reg_884 == 1'd1) | ((icmp_ln91_1_fu_573_p2 == 1'd1) | (1'd0 == and_ln87_fu_603_p2))))))) begin
            ap_return_preg <= ap_phi_mux_retval_2_phi_fu_122_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (icmp_ln80_fu_527_p2 == 1'd0) & (icmp_ln35_1_fu_269_p2 == 1'd0) & (icmp_ln34_1_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        max_exp_2_fu_92 <= zext_ln52_fu_443_p1;
    end else if (((1'd1 == and_ln87_fu_603_p2) & (icmp_ln91_1_fu_573_p2 == 1'd0) & (icmp_ln80_reg_884 == 1'd0) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        max_exp_2_fu_92 <= max_exp_11_fu_615_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (icmp_ln80_fu_527_p2 == 1'd0) & (icmp_ln35_1_fu_269_p2 == 1'd0) & (icmp_ln34_1_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        result_mantissa_2_fu_88 <= result_mantissa_5_fu_511_p3;
    end else if (((1'd1 == and_ln87_fu_603_p2) & (icmp_ln91_1_fu_573_p2 == 1'd0) & (icmp_ln80_reg_884 == 1'd0) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        result_mantissa_2_fu_88 <= result_mantissa_6_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (icmp_ln80_fu_527_p2 == 1'd1) & (icmp_ln35_1_fu_269_p2 == 1'd0) & (icmp_ln34_1_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        retval_2_reg_118 <= 16'd0;
    end else if (((ap_start == 1'b1) & (icmp_ln35_1_fu_269_p2 == 1'd1) & (icmp_ln34_1_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        retval_2_reg_118 <= a_bits;
    end else if (((ap_start == 1'b1) & (icmp_ln34_1_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        retval_2_reg_118 <= b_bits;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln132_fu_818_p2 == 1'd0) & (icmp_ln91_1_fu_573_p2 == 1'd1) & (icmp_ln80_reg_884 == 1'd0) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0)) | ((icmp_ln132_fu_818_p2 == 1'd0) & (icmp_ln80_reg_884 == 1'd0) & (1'd0 == and_ln87_fu_603_p2) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0))))) begin
        retval_2_reg_118 <= or_ln137_fu_846_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln132_fu_818_p2 == 1'd1) & (icmp_ln91_1_fu_573_p2 == 1'd1) & (icmp_ln80_reg_884 == 1'd0) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0)) | ((icmp_ln132_fu_818_p2 == 1'd1) & (icmp_ln80_reg_884 == 1'd0) & (1'd0 == and_ln87_fu_603_p2) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0))))) begin
        retval_2_reg_118 <= or_ln133_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln34_1_reg_870 <= icmp_ln34_1_fu_225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_1_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln35_1_reg_874 <= icmp_ln35_1_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_1_fu_269_p2 == 1'd0) & (icmp_ln34_1_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln80_reg_884 <= icmp_ln80_fu_527_p2;
        result_sign_1_reg_878 <= result_sign_1_fu_519_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_527_p2 == 1'd0) & (icmp_ln35_1_fu_269_p2 == 1'd0) & (icmp_ln34_1_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        select_ln87_reg_903 <= select_ln87_fu_551_p3;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & ((icmp_ln34_1_reg_870 == 1'd1) | ((icmp_ln35_1_reg_874 == 1'd1) | ((icmp_ln80_reg_884 == 1'd1) | ((icmp_ln91_1_fu_573_p2 == 1'd1) | (1'd0 == and_ln87_fu_603_p2)))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_117)) begin
        if (((icmp_ln91_1_fu_573_p2 == 1'd0) & (1'd0 == and_ln87_fu_603_p2))) begin
            ap_phi_mux_max_exp_3_phi_fu_111_p4 = max_exp_2_fu_92;
        end else if ((icmp_ln91_1_fu_573_p2 == 1'd1)) begin
            ap_phi_mux_max_exp_3_phi_fu_111_p4 = 16'd0;
        end else begin
            ap_phi_mux_max_exp_3_phi_fu_111_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_max_exp_3_phi_fu_111_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_87)) begin
            ap_phi_mux_retval_2_phi_fu_122_p10 = or_ln137_fu_846_p2;
        end else if ((1'b1 == ap_condition_81)) begin
            ap_phi_mux_retval_2_phi_fu_122_p10 = or_ln133_fu_853_p2;
        end else begin
            ap_phi_mux_retval_2_phi_fu_122_p10 = retval_2_reg_118;
        end
    end else begin
        ap_phi_mux_retval_2_phi_fu_122_p10 = retval_2_reg_118;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln34_1_reg_870 == 1'd1) | ((icmp_ln35_1_reg_874 == 1'd1) | ((icmp_ln80_reg_884 == 1'd1) | ((icmp_ln91_1_fu_573_p2 == 1'd1) | (1'd0 == and_ln87_fu_603_p2))))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln34_1_reg_870 == 1'd1) | ((icmp_ln35_1_reg_874 == 1'd1) | ((icmp_ln80_reg_884 == 1'd1) | ((icmp_ln91_1_fu_573_p2 == 1'd1) | (1'd0 == and_ln87_fu_603_p2))))))) begin
        ap_return = ap_phi_mux_retval_2_phi_fu_122_p10;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln34_1_reg_870 == 1'd1) | ((icmp_ln35_1_reg_874 == 1'd1) | ((icmp_ln80_reg_884 == 1'd1) | ((icmp_ln91_1_fu_573_p2 == 1'd1) | (1'd0 == and_ln87_fu_603_p2))))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_align_exp_fu_323_p3 = ((icmp_ln34_fu_187_p2[0:0] == 1'b1) ? 8'd1 : a_exp_fu_159_p4);

assign a_exp_fu_159_p4 = {{a_bits[14:7]}};

assign a_full_mantissa_1_fu_393_p2 = a_full_mantissa_fu_299_p3 >> sext_ln58cast_fu_389_p1;

assign a_full_mantissa_2_fu_411_p3 = ((and_ln56_fu_405_p2[0:0] == 1'b1) ? a_full_mantissa_1_fu_393_p2 : a_full_mantissa_fu_299_p3);

assign a_full_mantissa_fu_299_p3 = {{select_ln41_fu_291_p3}, {8'd0}};

assign a_mantissa_fu_139_p1 = a_bits[6:0];

assign and_ln105_fu_746_p2 = (xor_ln103_fu_740_p2 & icmp_ln105_fu_710_p2);

assign and_ln56_fu_405_p2 = (xor_ln53_fu_399_p2 & icmp_ln56_fu_373_p2);

assign and_ln87_1_fu_545_p2 = (xor_ln87_fu_539_p2 & icmp_ln91_fu_533_p2);

assign and_ln87_fu_603_p2 = (icmp_ln87_fu_591_p2 & icmp_ln87_1_fu_597_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_condition_117 = ((icmp_ln80_reg_884 == 1'd0) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0) & (1'b1 == ap_CS_fsm_state2));
end

always @ (*) begin
    ap_condition_81 = (((icmp_ln132_fu_818_p2 == 1'd1) & (icmp_ln91_1_fu_573_p2 == 1'd1) & (icmp_ln80_reg_884 == 1'd0) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0)) | ((icmp_ln132_fu_818_p2 == 1'd1) & (icmp_ln80_reg_884 == 1'd0) & (1'd0 == and_ln87_fu_603_p2) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0)));
end

always @ (*) begin
    ap_condition_87 = (((icmp_ln132_fu_818_p2 == 1'd0) & (icmp_ln91_1_fu_573_p2 == 1'd1) & (icmp_ln80_reg_884 == 1'd0) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0)) | ((icmp_ln132_fu_818_p2 == 1'd0) & (icmp_ln80_reg_884 == 1'd0) & (1'd0 == and_ln87_fu_603_p2) & (icmp_ln35_1_reg_874 == 1'd0) & (icmp_ln34_1_reg_870 == 1'd0)));
end

assign b_align_exp_fu_331_p3 = ((icmp_ln35_fu_231_p2[0:0] == 1'b1) ? 8'd1 : b_exp_fu_169_p4);

assign b_exp_fu_169_p4 = {{b_bits[14:7]}};

assign b_full_mantissa_1_fu_367_p2 = b_full_mantissa_fu_315_p3 >> sext_ln55cast_fu_363_p1;

assign b_full_mantissa_2_fu_423_p3 = ((icmp_ln53_fu_339_p2[0:0] == 1'b1) ? b_full_mantissa_1_fu_367_p2 : b_full_mantissa_fu_315_p3);

assign b_full_mantissa_fu_315_p3 = {{select_ln42_fu_307_p3}, {8'd0}};

assign b_mantissa_fu_135_p1 = b_bits[6:0];

assign final_mantissa_full_fu_810_p3 = ((icmp_ln115_fu_770_p2[0:0] == 1'b1) ? tmp_5_fu_790_p4 : tmp_6_fu_800_p4);

assign icmp_ln103_fu_698_p2 = ((rounding_bits_fu_694_p1 > 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_710_p2 = ((rounding_bits_fu_694_p1 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_770_p2 = ((tmp_13_fu_760_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_818_p2 = ((max_exp_15_fu_782_p3 > 16'd254) ? 1'b1 : 1'b0);

assign icmp_ln34_1_fu_225_p2 = ((or_ln_fu_217_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_187_p2 = ((a_exp_fu_159_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_1_fu_269_p2 = ((or_ln1_fu_261_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_231_p2 = ((b_exp_fu_169_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_339_p2 = ((a_align_exp_fu_323_p3 > b_align_exp_fu_331_p3) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_373_p2 = ((b_align_exp_fu_331_p3 > a_align_exp_fu_323_p3) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_467_p2 = ((a_full_mantissa_2_fu_411_p3 < b_full_mantissa_2_fu_423_p3) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_527_p2 = ((result_mantissa_5_fu_511_p3 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_1_fu_597_p2 = ((max_exp_2_fu_92 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_591_p2 = ((tmp_10_fu_581_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_573_p2 = ((max_exp_2_fu_92 == select_ln87_reg_903) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_533_p2 = ((max_exp_4_fu_435_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_644_p2 = ((tmp_11_fu_634_p4 != 2'd0) ? 1'b1 : 1'b0);

assign max_exp_11_fu_615_p2 = ($signed(max_exp_2_fu_92) + $signed(16'd65535));

assign max_exp_12_fu_664_p2 = (ap_phi_mux_max_exp_3_phi_fu_111_p4 + 16'd1);

assign max_exp_13_fu_670_p3 = ((icmp_ln94_fu_644_p2[0:0] == 1'b1) ? max_exp_12_fu_664_p2 : ap_phi_mux_max_exp_3_phi_fu_111_p4);

assign max_exp_14_fu_776_p2 = (max_exp_13_fu_670_p3 + 16'd1);

assign max_exp_15_fu_782_p3 = ((icmp_ln115_fu_770_p2[0:0] == 1'b1) ? max_exp_14_fu_776_p2 : max_exp_13_fu_670_p3);

assign max_exp_4_fu_435_p3 = ((and_ln56_fu_405_p2[0:0] == 1'b1) ? b_exp_fu_169_p4 : a_exp_fu_159_p4);

assign or_ln133_fu_853_p2 = (shl_ln137_1_fu_824_p3 | 16'd32640);

assign or_ln137_fu_846_p2 = (tmp_fu_837_p4 | shl_ln137_fu_831_p2);

assign or_ln1_fu_261_p3 = {{tmp_9_fu_253_p3}, {or_ln35_fu_247_p2}};

assign or_ln2_fu_275_p3 = {{1'd1}, {a_mantissa_fu_139_p1}};

assign or_ln34_fu_203_p2 = (trunc_ln_fu_193_p4 | a_mantissa_fu_139_p1);

assign or_ln35_fu_247_p2 = (trunc_ln1_fu_237_p4 | b_mantissa_fu_135_p1);

assign or_ln3_fu_283_p3 = {{1'd1}, {b_mantissa_fu_135_p1}};

assign or_ln_fu_217_p3 = {{tmp_8_fu_209_p3}, {or_ln34_fu_203_p2}};

assign result_mantissa_10_fu_732_p3 = ((icmp_ln103_fu_698_p2[0:0] == 1'b1) ? result_mantissa_8_fu_704_p2 : zext_ln64_1_fu_690_p1);

assign result_mantissa_11_fu_752_p3 = ((and_ln105_fu_746_p2[0:0] == 1'b1) ? result_mantissa_9_fu_724_p3 : result_mantissa_10_fu_732_p3);

assign result_mantissa_1_fu_479_p2 = (zext_ln41_1_fu_419_p1 - zext_ln42_1_fu_431_p1);

assign result_mantissa_3_fu_485_p2 = (zext_ln42_1_fu_431_p1 - zext_ln41_1_fu_419_p1);

assign result_mantissa_4_fu_491_p3 = ((xor_ln70_fu_473_p2[0:0] == 1'b1) ? result_mantissa_1_fu_479_p2 : result_mantissa_3_fu_485_p2);

assign result_mantissa_5_fu_511_p3 = ((xor_ln66_fu_451_p2[0:0] == 1'b1) ? sext_ln70_fu_499_p1 : zext_ln64_fu_463_p1);

assign result_mantissa_6_fu_609_p2 = result_mantissa_2_fu_88 << 18'd1;

assign result_mantissa_7_fu_678_p3 = ((icmp_ln94_fu_644_p2[0:0] == 1'b1) ? sext_ln96_fu_660_p1 : result_mantissa_2_fu_88);

assign result_mantissa_8_fu_704_p2 = (zext_ln64_1_fu_690_p1 + 32'd256);

assign result_mantissa_9_fu_724_p3 = ((tmp_12_fu_716_p3[0:0] == 1'b1) ? result_mantissa_8_fu_704_p2 : zext_ln64_1_fu_690_p1);

assign result_mantissa_fu_457_p2 = (zext_ln42_1_fu_431_p1 + zext_ln41_1_fu_419_p1);

assign result_sign_1_fu_519_p3 = ((xor_ln66_fu_451_p2[0:0] == 1'b1) ? result_sign_fu_503_p3 : tmp_4_fu_143_p3);

assign result_sign_fu_503_p3 = ((xor_ln70_fu_473_p2[0:0] == 1'b1) ? tmp_4_fu_143_p3 : tmp_7_fu_151_p3);

assign rounding_bits_fu_694_p1 = result_mantissa_7_fu_678_p3[7:0];

assign select_ln41_fu_291_p3 = ((icmp_ln34_fu_187_p2[0:0] == 1'b1) ? zext_ln30_fu_179_p1 : or_ln2_fu_275_p3);

assign select_ln42_fu_307_p3 = ((icmp_ln35_fu_231_p2[0:0] == 1'b1) ? zext_ln31_fu_183_p1 : or_ln3_fu_283_p3);

assign select_ln87_fu_551_p3 = ((and_ln87_1_fu_545_p2[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign sext_ln55_fu_359_p1 = $signed(sub_ln55_fu_353_p2);

assign sext_ln55cast_fu_363_p1 = sext_ln55_fu_359_p1[15:0];

assign sext_ln58_fu_385_p1 = $signed(sub_ln58_fu_379_p2);

assign sext_ln58cast_fu_389_p1 = sext_ln58_fu_385_p1[15:0];

assign sext_ln64_fu_686_p1 = result_mantissa_7_fu_678_p3;

assign sext_ln70_fu_499_p1 = $signed(result_mantissa_4_fu_491_p3);

assign sext_ln96_fu_660_p1 = $signed(trunc_ln2_fu_650_p4);

assign shl_ln137_1_fu_824_p3 = {{result_sign_1_reg_878}, {15'd0}};

assign shl_ln137_fu_831_p2 = max_exp_15_fu_782_p3 << 16'd7;

assign sub_ln55_fu_353_p2 = (zext_ln55_fu_345_p1 - zext_ln55_1_fu_349_p1);

assign sub_ln58_fu_379_p2 = (zext_ln55_1_fu_349_p1 - zext_ln55_fu_345_p1);

assign tmp_10_fu_581_p4 = {{result_mantissa_2_fu_88[17:15]}};

assign tmp_11_fu_634_p4 = {{result_mantissa_2_fu_88[17:16]}};

assign tmp_12_fu_716_p3 = result_mantissa_7_fu_678_p3[32'd8];

assign tmp_13_fu_760_p4 = {{result_mantissa_11_fu_752_p3[31:16]}};

assign tmp_4_fu_143_p3 = a_bits[32'd15];

assign tmp_5_fu_790_p4 = {{result_mantissa_11_fu_752_p3[15:9]}};

assign tmp_6_fu_800_p4 = {{result_mantissa_11_fu_752_p3[14:8]}};

assign tmp_7_fu_151_p3 = b_bits[32'd15];

assign tmp_8_fu_209_p3 = a_bits[32'd14];

assign tmp_9_fu_253_p3 = b_bits[32'd14];

assign tmp_fu_837_p4 = {{{result_sign_1_reg_878}, {8'd0}}, {final_mantissa_full_fu_810_p3}};

assign trunc_ln1_fu_237_p4 = {{b_bits[13:7]}};

assign trunc_ln2_fu_650_p4 = {{result_mantissa_2_fu_88[17:1]}};

assign trunc_ln52_fu_447_p1 = max_exp_4_fu_435_p3[0:0];

assign trunc_ln_fu_193_p4 = {{a_bits[13:7]}};

assign xor_ln103_fu_740_p2 = (icmp_ln103_fu_698_p2 ^ 1'd1);

assign xor_ln53_fu_399_p2 = (icmp_ln53_fu_339_p2 ^ 1'd1);

assign xor_ln66_fu_451_p2 = (tmp_7_fu_151_p3 ^ tmp_4_fu_143_p3);

assign xor_ln70_fu_473_p2 = (icmp_ln70_fu_467_p2 ^ 1'd1);

assign xor_ln87_fu_539_p2 = (trunc_ln52_fu_447_p1 ^ 1'd1);

assign zext_ln30_fu_179_p1 = a_mantissa_fu_139_p1;

assign zext_ln31_fu_183_p1 = b_mantissa_fu_135_p1;

assign zext_ln41_1_fu_419_p1 = a_full_mantissa_2_fu_411_p3;

assign zext_ln42_1_fu_431_p1 = b_full_mantissa_2_fu_423_p3;

assign zext_ln52_fu_443_p1 = max_exp_4_fu_435_p3;

assign zext_ln55_1_fu_349_p1 = b_align_exp_fu_331_p3;

assign zext_ln55_fu_345_p1 = a_align_exp_fu_323_p3;

assign zext_ln64_1_fu_690_p1 = $unsigned(sext_ln64_fu_686_p1);

assign zext_ln64_fu_463_p1 = result_mantissa_fu_457_p2;

endmodule //activation_accelerator_bf16add
