{
  "metadata": {
    "kernelspec": {
      "name": "node_nteract",
      "language": "javascript",
      "display_name": "Node.js (nteract)"
    },
    "kernel_info": {
      "name": "node_nteract"
    },
    "language_info": {
      "name": "javascript",
      "version": "8.2.1",
      "mimetype": "application/javascript",
      "file_extension": ".js"
    },
    "title": "WepSIM ",
    "nteract": {
      "version": "nteract-on-jupyter@2.0.0"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0,
  "cells": [
    {
      "cell_type": "markdown",
      "source": "## mode",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "ep",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "mode",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## firmware",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "#\n# WepSIM (https://wepsim.github.io/wepsim/)\n#\n\nbegin\n{\n              # R0 <- 0\n              (EXCODE=0, T11, MR=1, SelC=0, LC=1),  # Ensure R0 is zero\n\n    fetch:    # Fetch instruction from memory\n              # MAR <- PC\n}\n\n\n#\n# RISC-V instructions that can be used / Instrucciones RISC-V que pueden usarse\n#\n\nli reg val {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     val=imm(20,0),\n     help='r1 = SignExt(val)',\n     {\n          (SE=1, OFFSET=0, SIZE=10100, T3=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n     }\n}\n\nrdcycle reg1  {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      help='reg1 = load accumulated clock cycles',\n      {\n           (MH=1, T12=1, SELC=10101, LC=1, A0=1, B=1, C=0)\n      }\n}\n\nin reg val {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     val=imm(15,0),\n     help='reg = device_registers[val]',\n     {\n         (SE=0, OFFSET=0, SIZE=10000, T3=1, C0=1),\n         (TA=1, IOR=1, BW=11, M1=1, C1=1),\n         (T1=1, LC=1,  MR=0, SELC=10101, A0=1, B=1, C=0)\n     }\n}\n\nout reg val {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     val=imm(15,0),\n     help='device_register[val] = reg',\n     {\n         (SE=0, OFFSET=0,   SIZE=10000,   T3=1, C0=1),\n         (MR=0, SELA=10101, T9=1,         M1=0, C1=1),\n         (TA=1, TD=1,       IOW=1, BW=11, A0=1, B=1, C=0)\n     }\n}\n\nadd reg1 reg2 reg3 {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      reg2=reg(20,16),\n      reg3=reg(15,11),\n      help='r1 = r2 + r3',\n      {\n          (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1010, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n      }\n}\n\naddi reg1 reg2 val {\n         co=111111,\n         nwords=1,\n         reg1 = reg(25,21),\n         reg2 = reg(20,16),\n         val  = imm(15,0),\n         help ='r1 = r2 + val',\n         {\n             (SE=1, OFFSET=0, SIZE=10000, T3=1, C4=1),\n             (MC=1, MR=0, SELB=10000, MA=1, MB=0, SELCOP=1010, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n         }\n}\n\nsub reg1 reg2 reg3 {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      reg2=reg(20,16),\n      reg3=reg(15,11),\n      help='r1 = r2 - r3',\n      {\n          (MC=1, MR=0, SELB=1011, SELA=10000, MA=0, MB=0, SELCOP=1011, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n      }\n}\n\nmul reg1 reg2 reg3 {\n      co=111111,\n      nwords=1,\n      reg1=reg(25,21),\n      reg2=reg(20,16),\n      reg3=reg(15,11),\n      help='reg1 = reg2 * reg3',\n      {\n          (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1100, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n      }\n}\n\nand reg1 reg2 reg3 {\n     co=111111,\n     nwords=1,\n     reg1=reg(25,21),\n     reg2=reg(20,16),\n     reg3=reg(15,11),\n     help='r1 = r2 & r3',\n     {\n          (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n     }\n}\n\nlb reg1 (reg2) {\n     co=111111,\n     nwords=1,\n     reg1 = reg(25,21),\n     reg2 = reg(20,16),\n     help='r1 = MEM[r2]/8',\n     {\n          (MR=0, SELA=10000, T9=1, C0),\n          (TA=1, R=1, BW=00, SE=1, M1=1, C1=1),\n          (T1=1, LC=1, MR=0, SELC=10101, SE=1, A0=1, B=1, C=0)\n     }\n}\n\nsb reg1 (reg2) {\n         co=111111,\n         nwords=1,\n         reg1 = reg(25,21),\n         reg2 = reg(20,16),\n         {\n             (MR=0,  SELA=10000, T9=1, C0=1),\n             (MR=0,  SELA=10101, T9=1, M1=0, C1=1),\n             (BW=0,  TA=1, TD=1, W=1,  A0=1, B=1, C=0)\n         }\n}\n\nlw rd offset(rs1) {\n      co=010010,\n      nwords=1,\n      rd=reg(25,21),\n      offset=imm(15,0),\n      rs1=reg(20,16),\n      help='rd = (MEM[rs1+offset+3] .. MEM[rs1+offset])',\n      {\n          (SE=1, OFFSET=0, SIZE=10000, T3=1, C5=1),\n          (MR=0, SELA=10000, MA=0, MB=1, MC=1, SELCOP=1010, T6=1, C0=1),\n          (TA=1, R=1, BW=11, M1=1, C1=1),\n          (T1=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n      }\n}\n\nsw reg1 val(reg2) {\n      co=010111,\n      nwords=1,\n      reg1 = reg(25,21),\n      val  = imm(15,0),\n      reg2 = reg(20,16),\n      help='MEM[rs1+offset+3 .. rs1+offset] = rs2',\n      {\n          (SE=1, OFFSET=0, SIZE=10000, T3=1, C5=1),\n          (MR=0, SELA=10000, MA=0, MB=1, MC=1, SELCOP=1010, T6=1, C0=1),\n          (MR=0,  SELA=10101, T9=1, M1=0, C1=1),\n          (BW=11, TA=1, TD=1, W=1,  A0=1, B=1, C=0)\n      }\n}\n\nbeq reg reg offset {\n     co=111111,\n     nwords=1,\n     reg=reg(25,21),\n     reg=reg(20,16),\n     offset=address(15,0)rel,\n     help='if ($r1 == $r2) pc += 4*offset',\n     {\n             (T8, C5),\n             (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n             (A0=0, B=1, C=110, MADDR=bck2ftch),\n             (T5, M7=0, C7),\n             (T2, C5),\n             (SE=1, OFFSET=0, SIZE=10000, T3, C4),\n             (MA=1, MB=10, MC=1, SELCOP=1100, T6, C4),\n             (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),\n   bck2ftch: (T5, M7=0, C7),\n             (A0=1, B=1, C=0)\n     }\n}\n\n\n#\n# Extension: new instructions\n#\n\n# lx reg1 u32            { ... }\n# call u32               { ... }\n# return                 { ... }\n# stop                   { ... }\n# vfill reg1 (reg2) val1 { ... }\n# vadd  reg1 (reg2) reg3 { ... }\n\n\nlx reg1 u32 {\n    co=100110,                # Opcode for \"lx\"\n    nwords=2,                 # Instruction spans 2 words (instruction and immediate value)\n    reg1=reg(25,21),          # Destination register for storing the immediate value\n    u32=imm(63,32),           # 32-bit unsigned immediate value (U32) to be loaded\n    help='Load the 32-bit immediate value (U32) into REG1: RF[REG1] ← U32',\n    {\n        # Load the program counter (PC) into MAR to fetch the immediate value\n        (T2, C0),\n        \n        # Fetch the value from memory into MBR and increment PC by 4\n        (TA, R, BW=11, M1, C1, M2, C2),\n        \n        # Move the value from MBR into the target register (REG1)\n        (T1, LC, SELC=10101, MR=0),\n        \n        # Finish operation, preparing for the next instruction\n        (A0, B, C=0)\n    }\n}\n\n\ncall U32 {\n    co=100001,           # Opcode for \"call U32\"\n    nwords=2,            # Instruction spans 2 words (instruction + immediate)\n    U32=imm(63,32),      # Immediate value representing the target address (bits 63-32)\n    help='Save the current PC on the stack and jump to the address specified by U32',\n    {\n        # Save the current program counter (PC) into RT1\n        (T2, C0)\n        (Ta, R, BW=11, M1, C1)\n        (T1, C4)\n        \n        # Increment the stack pointer (SP) and load it into MAR\n        (SELA=00010, SELC=00010, MR=1, MB=10, MC=1, SELCOP=1011, T6, LC, C0)\n        \n        # Write the saved PC into the memory location pointed to by MAR\n        (T2, M1=0, C1)\n        (Ta, Td, W, BW=11)\n        \n        # Update the PC with the target address (U32)\n        (T4, M2=0, C2, A0=1, B=1, C=0)\n    }\n}\n\nreturn {\n    co=100010,           # Opcode for \"return\"\n    nwords=1,            # Instruction spans 1 word\n    help='Return to the caller: PC ← MEM[SP], SP ← SP + 4',\n    {\n              (SELA=00010, MR=1, T9=1, C0=1),                                              # Load the stack pointer (SP) into MAR\n              (TA=1, R, BW=11, M1=1, C1=1),                                               # Fetch the value from memory at SP and store it in MBR\n              (T1=1, M2=0, C2=1),                                                         # Update the program counter (PC) with the value from MBR\n              (SELA=00010, MR=1, MA=0, MB=10, SELCOP=1010, MC=1, T6=1, LC, SELC=00010),   # Increment SP by 4\n              (A0=1, B=1, C=0)                                                            # Jump to the FETCH phase of the instruction cycle\n    }\n}\n\n\nstop {\n    co=100011,           # Opcode for \"stop\"\n    nwords=1,            # Instruction spans 1 word\n    help='Stop execution: PC ← 0x00, SP ← 0x00',\n    {\n        # Reset SP\n        (SELA=00000, SELC=00010, T9, LC=1, MR=1),  # SP ← 0x00\n\n        # Reset PC\n        (SELA=00000, T9, M2=0, C2=1, A0=1, B=1, C=0)   # PC ← 0x00\n    }\n}\n\nvfill reg1 (reg2) U8 {\n    co=100100,                # Opcode for \"vfill\"\n    nwords=1,                 # Instruction spans 1 word\n    reg1=reg(25,21),          # Register field for count (bits 25-21)\n    reg2=reg(20,16),          # Register field for start address (bits 20-16)\n    U8=imm(7,0),              # Immediate field for value (bits 7-0)\n    help='Fill reg1 bytes from address reg2 with value U8',\n    {\n        # Load reg1 (count) into temporary register RT1\n        (SELA=10000, T9, C4),  # RT1 ← RF[reg1]\n\n        # Load reg2 (start address) into temporary register RT2\n        (OFFSET=0, SIZE=01000, T3, C1),   # RT2 ← RF[reg2]\n\n        # Start loop\n   loop: \n   \n   \t(T4=1, C0=1)\n\n        # Decrement RT1 and check if zero\n        (W, Td, Ta, BW=0),     # RT1 ← RT1 - 1\n        \n        (MA=1, MB=11, MC=1, SELCOP=1010, T6=1, C4=1)         # If RT1 == 0, jump to \"end\"\n\n        # Increment RT2\n        (SELA=10101, SELC=10101, MA=0, MB=11, MC=1, SELCOP=1011, T6, LC, SELP=11, M7=1, C7=1),     # RT2 ← RT2 + 1\n\n\t(A0=0, B=0, C=0110, MADDR=end)\n\t\n        # Jump back to loop\n        (A0=0, B=1, C=0, MADDR=loop),\n\n   end:   # Exit loop\n        # Reset reg1 to zero\n\t(MR=1, SELA=00000, SELC=01000, MC=1, T6=1, LC=1, A0=1, B=1, C=0)  # RF[R_R1] ← 0\n\t\n        # Update reg2 with final address\n        (MR=1, SELA=01000, SELB=10101, SELC=01000, MC=1, SELCOP=1010, T6, LC)          # RF[reg2] ← RT2\n        (A0=1, B=1, C=0)\n    }\n}\n\n\nvadd reg1 (reg2) reg3 {\n    co=100101,                # Opcode for \"vadd\"\n    nwords=1,                 # Instruction spans 1 word\n    reg1=reg(25,21),          # Register field for the count of elements to process\n    reg2=reg(20,16),          # Register field for the base address of memory to start the operation\n    reg3=reg(15,11),          # Register field for the value to add to each memory element\n    help='Add reg3 to reg1 bytes starting from reg2', # Description of the instruction\n    {\n        (SELA=10000, MR=0, T9, C4),   # Load the count (reg1) into temporary register RT1\n        \n        vadd_lopp:                    # Start of the loop\n        \t(T4, C0),                # Fetch the current cycle information (internal operation)\n        \t\n        \t(Ta, R, BW=0, M1=1, C1),  # Load the value from memory pointed by RT2 (reg2)\n        \t\n        \t(T1, C5),                # Prepare for arithmetic operation\n        \t\n        \t(SELA=01011, MB=01, MR=0, MC=1, SELCOP=1010, T6, M1=0, C1), # Add the value in reg3 to the memory value\n        \t\n        \t(Td, Ta, W, BW=0),       # Store the result back into memory\n        \t\n        \t(MA=1, MB=11, MC=1, SELCOP=1010, T6, C4), # Decrement RT1 (count of remaining elements)\n        \t\n        \t(SELA=10101, SELC=10101, MR=0, MB=11, MC=1, SELCOP=1011, T6, LC, SELP=11, M7=1, C7), # Increment RT2 (move to next memory address)\n        \t(A0=0, B=0, C=0110, MADDR=vadd_end), # Check if RT1 is zero, if yes, jump to the end\n        \t\n        \t(A0=0, B=1, C=0, MADDR=vadd_lopp), # Otherwise, repeat the loop\n        \t\n        vadd_end:                     # End of the loop\n        \t(SELA=10000, SELB=10101, SELC=10000, MR=0, MC=1, SELCOP=1010, T6, LC, A0=1, B=1, C=0) \n        \t# Update the base register (reg2) to point to the next address after processing is complete\n    }\n}\n\n\n\n\n#\n# Registers\n#\n",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "firmware",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## assembly",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "assembly",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## state_current",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "{\n  \"time\": 1733111356832,\n  \"title\": \"clock 1 @ &#181;address 0\",\n  \"title_short\": \"clock 1,<br>&#181;add 0\",\n  \"content\": \"register R2 = 0x100000; \"\n}",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "state_current",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## state_history",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "[]",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "state_history",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## record",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "[]",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "record",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## tag",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "12/2/2024, 4:49:05 AM",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "tag",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## notify",
      "metadata": {
        "collapsed": false,
        "deletable": false,
        "editable": false
      }
    },
    {
      "cell_type": "code",
      "source": "true",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "notify",
        "type": "boolean",
        "collapsed": false,
        "deletable": false,
        "editable": true
      }
    },
    {
      "cell_type": "markdown",
      "source": "## wepsim_runner",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": [
        "from google.colab import _message\n",
        "nb = _message.blocking_request('get_ipynb')\n",
        "\n",
        "type = ''\n",
        "ws = {'firmware': '', 'assembly': ''}\n",
        "for cell in nb['ipynb']['cells']:\n",
        "  if '## firmware' in cell['source']:\n",
        "     type = 'firmware'\n",
        "     continue\n",
        "  if '## assembly' in cell['source']:\n",
        "     type = 'assembly'\n",
        "     continue\n",
        "  if type == 'firmware':\n",
        "     ws['firmware'] = ' '.join(cell['source']) ;\n",
        "     type = ''\n",
        "     continue\n",
        "  if type == 'assembly':\n",
        "     ws['assembly'] = ' '.join(cell['source']) ;\n",
        "     type = ''\n",
        "     continue\n",
        "\n",
        "if ws['assembly'] != '' and ws['firmware'] != '':\n",
        "   with open('/base.mc', 'w') as f:\n",
        "       f.write(ws['firmware'])\n",
        "   with open('/base.asm', 'w') as f:\n",
        "       f.write(ws['assembly'])\n",
        "\n",
        "if ws['assembly'] != '' and ws['firmware'] != '':\n",
        "   !npm install  terser jq jshint yargs clear inquirer >& /dev/null\n",
        "   !wget https://github.com/acaldero/wepsim/releases/download/v2.3.3/wepsim-2.3.3.zip >& /dev/null\n",
        "   !unzip -o wepsim-2.3.3.zip  >& /dev/null\n",
        "   !rm -fr   wepsim-2.3.3.zip\n",
        "   !./wepsim-2.3.3/wepsim.sh -a stepbystep -m ep -f /base.mc -s /base.asm > ./result.csv\n",
        "\n",
        "df = None\n",
        "if ws['assembly'] != '' and ws['firmware'] != '':\n",
        "   import pandas as pd\n",
        "   import io\n",
        "   df1 = pd.read_csv('./result.csv')\n",
        "   df1.columns = df1.columns.str.strip()\n",
        "   for item in df1.columns[:]:\n",
        "       df1[item].replace(\"\\t\",\"\",     inplace=True, regex=True)\n",
        "       df1[item].replace(\"&nbsp;\",\"\", inplace=True, regex=True)\n",
        "\n",
        "%load_ext google.colab.data_table\n",
        "df1\n"
      ],
      "metadata": {
        "name": "wepsim",
        "type": "code",
        "collapsed": true,
        "deletable": false,
        "editable": true
      }
    }
  ]
}