#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x170c6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1709d50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x170a9d0 .functor NOT 1, L_0x1782de0, C4<0>, C4<0>, C4<0>;
L_0x1723fd0 .functor XOR 8, L_0x1782970, L_0x1782b30, C4<00000000>, C4<00000000>;
L_0x175ae20 .functor XOR 8, L_0x1723fd0, L_0x1782c70, C4<00000000>, C4<00000000>;
v0x1780550_0 .net *"_ivl_10", 7 0, L_0x1782c70;  1 drivers
v0x1780650_0 .net *"_ivl_12", 7 0, L_0x175ae20;  1 drivers
v0x1780730_0 .net *"_ivl_2", 7 0, L_0x17828d0;  1 drivers
v0x17807f0_0 .net *"_ivl_4", 7 0, L_0x1782970;  1 drivers
v0x17808d0_0 .net *"_ivl_6", 7 0, L_0x1782b30;  1 drivers
v0x1780a00_0 .net *"_ivl_8", 7 0, L_0x1723fd0;  1 drivers
v0x1780ae0_0 .net "areset", 0 0, L_0x170ade0;  1 drivers
v0x1780b80_0 .var "clk", 0 0;
v0x1780c20_0 .net "predict_history_dut", 6 0, v0x177f930_0;  1 drivers
v0x1780d70_0 .net "predict_history_ref", 6 0, L_0x1782740;  1 drivers
v0x1780e10_0 .net "predict_pc", 6 0, L_0x17819d0;  1 drivers
v0x1780eb0_0 .net "predict_taken_dut", 0 0, v0x177fb20_0;  1 drivers
v0x1780f50_0 .net "predict_taken_ref", 0 0, L_0x1782580;  1 drivers
v0x1780ff0_0 .net "predict_valid", 0 0, v0x177c900_0;  1 drivers
v0x1781090_0 .var/2u "stats1", 223 0;
v0x1781130_0 .var/2u "strobe", 0 0;
v0x17811f0_0 .net "tb_match", 0 0, L_0x1782de0;  1 drivers
v0x17813a0_0 .net "tb_mismatch", 0 0, L_0x170a9d0;  1 drivers
v0x1781440_0 .net "train_history", 6 0, L_0x1781f80;  1 drivers
v0x1781500_0 .net "train_mispredicted", 0 0, L_0x1781e20;  1 drivers
v0x17815a0_0 .net "train_pc", 6 0, L_0x1782110;  1 drivers
v0x1781660_0 .net "train_taken", 0 0, L_0x1781c00;  1 drivers
v0x1781700_0 .net "train_valid", 0 0, v0x177d280_0;  1 drivers
v0x17817a0_0 .net "wavedrom_enable", 0 0, v0x177d350_0;  1 drivers
v0x1781840_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x177d3f0_0;  1 drivers
v0x17818e0_0 .net "wavedrom_title", 511 0, v0x177d4d0_0;  1 drivers
L_0x17828d0 .concat [ 7 1 0 0], L_0x1782740, L_0x1782580;
L_0x1782970 .concat [ 7 1 0 0], L_0x1782740, L_0x1782580;
L_0x1782b30 .concat [ 7 1 0 0], v0x177f930_0, v0x177fb20_0;
L_0x1782c70 .concat [ 7 1 0 0], L_0x1782740, L_0x1782580;
L_0x1782de0 .cmp/eeq 8, L_0x17828d0, L_0x175ae20;
S_0x170e710 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1709d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x170ded0 .param/l "LNT" 0 3 22, C4<01>;
P_0x170df10 .param/l "LT" 0 3 22, C4<10>;
P_0x170df50 .param/l "SNT" 0 3 22, C4<00>;
P_0x170df90 .param/l "ST" 0 3 22, C4<11>;
P_0x170dfd0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x170b2c0 .functor XOR 7, v0x177aaa0_0, L_0x17819d0, C4<0000000>, C4<0000000>;
L_0x1735260 .functor XOR 7, L_0x1781f80, L_0x1782110, C4<0000000>, C4<0000000>;
v0x17482f0_0 .net *"_ivl_11", 0 0, L_0x1782490;  1 drivers
L_0x7f40261011c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17485c0_0 .net *"_ivl_12", 0 0, L_0x7f40261011c8;  1 drivers
L_0x7f4026101210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x170aa40_0 .net *"_ivl_16", 6 0, L_0x7f4026101210;  1 drivers
v0x170ac80_0 .net *"_ivl_4", 1 0, L_0x17822a0;  1 drivers
v0x170ae50_0 .net *"_ivl_6", 8 0, L_0x17823a0;  1 drivers
L_0x7f4026101180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x170b3b0_0 .net *"_ivl_9", 1 0, L_0x7f4026101180;  1 drivers
v0x177a780_0 .net "areset", 0 0, L_0x170ade0;  alias, 1 drivers
v0x177a840_0 .net "clk", 0 0, v0x1780b80_0;  1 drivers
v0x177a900 .array "pht", 0 127, 1 0;
v0x177a9c0_0 .net "predict_history", 6 0, L_0x1782740;  alias, 1 drivers
v0x177aaa0_0 .var "predict_history_r", 6 0;
v0x177ab80_0 .net "predict_index", 6 0, L_0x170b2c0;  1 drivers
v0x177ac60_0 .net "predict_pc", 6 0, L_0x17819d0;  alias, 1 drivers
v0x177ad40_0 .net "predict_taken", 0 0, L_0x1782580;  alias, 1 drivers
v0x177ae00_0 .net "predict_valid", 0 0, v0x177c900_0;  alias, 1 drivers
v0x177aec0_0 .net "train_history", 6 0, L_0x1781f80;  alias, 1 drivers
v0x177afa0_0 .net "train_index", 6 0, L_0x1735260;  1 drivers
v0x177b080_0 .net "train_mispredicted", 0 0, L_0x1781e20;  alias, 1 drivers
v0x177b140_0 .net "train_pc", 6 0, L_0x1782110;  alias, 1 drivers
v0x177b220_0 .net "train_taken", 0 0, L_0x1781c00;  alias, 1 drivers
v0x177b2e0_0 .net "train_valid", 0 0, v0x177d280_0;  alias, 1 drivers
E_0x171ac50 .event posedge, v0x177a780_0, v0x177a840_0;
L_0x17822a0 .array/port v0x177a900, L_0x17823a0;
L_0x17823a0 .concat [ 7 2 0 0], L_0x170b2c0, L_0x7f4026101180;
L_0x1782490 .part L_0x17822a0, 1, 1;
L_0x1782580 .functor MUXZ 1, L_0x7f40261011c8, L_0x1782490, v0x177c900_0, C4<>;
L_0x1782740 .functor MUXZ 7, L_0x7f4026101210, v0x177aaa0_0, v0x177c900_0, C4<>;
S_0x1710110 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x170e710;
 .timescale -12 -12;
v0x1747ed0_0 .var/i "i", 31 0;
S_0x177b500 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1709d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x177b6b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x170ade0 .functor BUFZ 1, v0x177c9d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f40261010a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x177c190_0 .net *"_ivl_10", 0 0, L_0x7f40261010a8;  1 drivers
L_0x7f40261010f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x177c270_0 .net *"_ivl_14", 6 0, L_0x7f40261010f0;  1 drivers
L_0x7f4026101138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x177c350_0 .net *"_ivl_18", 6 0, L_0x7f4026101138;  1 drivers
L_0x7f4026101018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x177c410_0 .net *"_ivl_2", 6 0, L_0x7f4026101018;  1 drivers
L_0x7f4026101060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x177c4f0_0 .net *"_ivl_6", 0 0, L_0x7f4026101060;  1 drivers
v0x177c620_0 .net "areset", 0 0, L_0x170ade0;  alias, 1 drivers
v0x177c6c0_0 .net "clk", 0 0, v0x1780b80_0;  alias, 1 drivers
v0x177c790_0 .net "predict_pc", 6 0, L_0x17819d0;  alias, 1 drivers
v0x177c860_0 .var "predict_pc_r", 6 0;
v0x177c900_0 .var "predict_valid", 0 0;
v0x177c9d0_0 .var "reset", 0 0;
v0x177ca70_0 .net "tb_match", 0 0, L_0x1782de0;  alias, 1 drivers
v0x177cb30_0 .net "train_history", 6 0, L_0x1781f80;  alias, 1 drivers
v0x177cc20_0 .var "train_history_r", 6 0;
v0x177cce0_0 .net "train_mispredicted", 0 0, L_0x1781e20;  alias, 1 drivers
v0x177cdb0_0 .var "train_mispredicted_r", 0 0;
v0x177ce50_0 .net "train_pc", 6 0, L_0x1782110;  alias, 1 drivers
v0x177d050_0 .var "train_pc_r", 6 0;
v0x177d110_0 .net "train_taken", 0 0, L_0x1781c00;  alias, 1 drivers
v0x177d1e0_0 .var "train_taken_r", 0 0;
v0x177d280_0 .var "train_valid", 0 0;
v0x177d350_0 .var "wavedrom_enable", 0 0;
v0x177d3f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x177d4d0_0 .var "wavedrom_title", 511 0;
E_0x171a0f0/0 .event negedge, v0x177a840_0;
E_0x171a0f0/1 .event posedge, v0x177a840_0;
E_0x171a0f0 .event/or E_0x171a0f0/0, E_0x171a0f0/1;
L_0x17819d0 .functor MUXZ 7, L_0x7f4026101018, v0x177c860_0, v0x177c900_0, C4<>;
L_0x1781c00 .functor MUXZ 1, L_0x7f4026101060, v0x177d1e0_0, v0x177d280_0, C4<>;
L_0x1781e20 .functor MUXZ 1, L_0x7f40261010a8, v0x177cdb0_0, v0x177d280_0, C4<>;
L_0x1781f80 .functor MUXZ 7, L_0x7f40261010f0, v0x177cc20_0, v0x177d280_0, C4<>;
L_0x1782110 .functor MUXZ 7, L_0x7f4026101138, v0x177d050_0, v0x177d280_0, C4<>;
S_0x177b770 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x177b500;
 .timescale -12 -12;
v0x177b9d0_0 .var/2u "arfail", 0 0;
v0x177bab0_0 .var "async", 0 0;
v0x177bb70_0 .var/2u "datafail", 0 0;
v0x177bc10_0 .var/2u "srfail", 0 0;
E_0x1719ea0 .event posedge, v0x177a840_0;
E_0x16fc9f0 .event negedge, v0x177a840_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1719ea0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1719ea0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x16fc9f0;
    %load/vec4 v0x177ca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x177bb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %wait E_0x1719ea0;
    %load/vec4 v0x177ca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x177b9d0_0, 0, 1;
    %wait E_0x1719ea0;
    %load/vec4 v0x177ca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x177bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %load/vec4 v0x177bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x177b9d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x177bab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x177bb70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x177bab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x177bcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x177b500;
 .timescale -12 -12;
v0x177bed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x177bfb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x177b500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x177d750 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1709d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x177e480 .array "PHT", 127 0, 1 0;
v0x177f560_0 .net "areset", 0 0, L_0x170ade0;  alias, 1 drivers
v0x177f670_0 .net "clk", 0 0, v0x1780b80_0;  alias, 1 drivers
v0x177f760_0 .var "global_history", 6 0;
v0x177f800_0 .var/i "i", 31 0;
v0x177f930_0 .var "predict_history", 6 0;
v0x177fa10_0 .net "predict_pc", 6 0, L_0x17819d0;  alias, 1 drivers
v0x177fb20_0 .var "predict_taken", 0 0;
v0x177fbe0_0 .net "predict_valid", 0 0, v0x177c900_0;  alias, 1 drivers
v0x177fc80_0 .net "train_history", 6 0, L_0x1781f80;  alias, 1 drivers
v0x177fd90_0 .net "train_mispredicted", 0 0, L_0x1781e20;  alias, 1 drivers
v0x177fe80_0 .net "train_pc", 6 0, L_0x1782110;  alias, 1 drivers
v0x177ff90_0 .net "train_taken", 0 0, L_0x1781c00;  alias, 1 drivers
v0x1780080_0 .net "train_valid", 0 0, v0x177d280_0;  alias, 1 drivers
v0x177e480_0 .array/port v0x177e480, 0;
E_0x17603a0/0 .event anyedge, v0x177ac60_0, v0x177f760_0, v0x177e0a0_0, v0x177e480_0;
v0x177e480_1 .array/port v0x177e480, 1;
v0x177e480_2 .array/port v0x177e480, 2;
v0x177e480_3 .array/port v0x177e480, 3;
v0x177e480_4 .array/port v0x177e480, 4;
E_0x17603a0/1 .event anyedge, v0x177e480_1, v0x177e480_2, v0x177e480_3, v0x177e480_4;
v0x177e480_5 .array/port v0x177e480, 5;
v0x177e480_6 .array/port v0x177e480, 6;
v0x177e480_7 .array/port v0x177e480, 7;
v0x177e480_8 .array/port v0x177e480, 8;
E_0x17603a0/2 .event anyedge, v0x177e480_5, v0x177e480_6, v0x177e480_7, v0x177e480_8;
v0x177e480_9 .array/port v0x177e480, 9;
v0x177e480_10 .array/port v0x177e480, 10;
v0x177e480_11 .array/port v0x177e480, 11;
v0x177e480_12 .array/port v0x177e480, 12;
E_0x17603a0/3 .event anyedge, v0x177e480_9, v0x177e480_10, v0x177e480_11, v0x177e480_12;
v0x177e480_13 .array/port v0x177e480, 13;
v0x177e480_14 .array/port v0x177e480, 14;
v0x177e480_15 .array/port v0x177e480, 15;
v0x177e480_16 .array/port v0x177e480, 16;
E_0x17603a0/4 .event anyedge, v0x177e480_13, v0x177e480_14, v0x177e480_15, v0x177e480_16;
v0x177e480_17 .array/port v0x177e480, 17;
v0x177e480_18 .array/port v0x177e480, 18;
v0x177e480_19 .array/port v0x177e480, 19;
v0x177e480_20 .array/port v0x177e480, 20;
E_0x17603a0/5 .event anyedge, v0x177e480_17, v0x177e480_18, v0x177e480_19, v0x177e480_20;
v0x177e480_21 .array/port v0x177e480, 21;
v0x177e480_22 .array/port v0x177e480, 22;
v0x177e480_23 .array/port v0x177e480, 23;
v0x177e480_24 .array/port v0x177e480, 24;
E_0x17603a0/6 .event anyedge, v0x177e480_21, v0x177e480_22, v0x177e480_23, v0x177e480_24;
v0x177e480_25 .array/port v0x177e480, 25;
v0x177e480_26 .array/port v0x177e480, 26;
v0x177e480_27 .array/port v0x177e480, 27;
v0x177e480_28 .array/port v0x177e480, 28;
E_0x17603a0/7 .event anyedge, v0x177e480_25, v0x177e480_26, v0x177e480_27, v0x177e480_28;
v0x177e480_29 .array/port v0x177e480, 29;
v0x177e480_30 .array/port v0x177e480, 30;
v0x177e480_31 .array/port v0x177e480, 31;
v0x177e480_32 .array/port v0x177e480, 32;
E_0x17603a0/8 .event anyedge, v0x177e480_29, v0x177e480_30, v0x177e480_31, v0x177e480_32;
v0x177e480_33 .array/port v0x177e480, 33;
v0x177e480_34 .array/port v0x177e480, 34;
v0x177e480_35 .array/port v0x177e480, 35;
v0x177e480_36 .array/port v0x177e480, 36;
E_0x17603a0/9 .event anyedge, v0x177e480_33, v0x177e480_34, v0x177e480_35, v0x177e480_36;
v0x177e480_37 .array/port v0x177e480, 37;
v0x177e480_38 .array/port v0x177e480, 38;
v0x177e480_39 .array/port v0x177e480, 39;
v0x177e480_40 .array/port v0x177e480, 40;
E_0x17603a0/10 .event anyedge, v0x177e480_37, v0x177e480_38, v0x177e480_39, v0x177e480_40;
v0x177e480_41 .array/port v0x177e480, 41;
v0x177e480_42 .array/port v0x177e480, 42;
v0x177e480_43 .array/port v0x177e480, 43;
v0x177e480_44 .array/port v0x177e480, 44;
E_0x17603a0/11 .event anyedge, v0x177e480_41, v0x177e480_42, v0x177e480_43, v0x177e480_44;
v0x177e480_45 .array/port v0x177e480, 45;
v0x177e480_46 .array/port v0x177e480, 46;
v0x177e480_47 .array/port v0x177e480, 47;
v0x177e480_48 .array/port v0x177e480, 48;
E_0x17603a0/12 .event anyedge, v0x177e480_45, v0x177e480_46, v0x177e480_47, v0x177e480_48;
v0x177e480_49 .array/port v0x177e480, 49;
v0x177e480_50 .array/port v0x177e480, 50;
v0x177e480_51 .array/port v0x177e480, 51;
v0x177e480_52 .array/port v0x177e480, 52;
E_0x17603a0/13 .event anyedge, v0x177e480_49, v0x177e480_50, v0x177e480_51, v0x177e480_52;
v0x177e480_53 .array/port v0x177e480, 53;
v0x177e480_54 .array/port v0x177e480, 54;
v0x177e480_55 .array/port v0x177e480, 55;
v0x177e480_56 .array/port v0x177e480, 56;
E_0x17603a0/14 .event anyedge, v0x177e480_53, v0x177e480_54, v0x177e480_55, v0x177e480_56;
v0x177e480_57 .array/port v0x177e480, 57;
v0x177e480_58 .array/port v0x177e480, 58;
v0x177e480_59 .array/port v0x177e480, 59;
v0x177e480_60 .array/port v0x177e480, 60;
E_0x17603a0/15 .event anyedge, v0x177e480_57, v0x177e480_58, v0x177e480_59, v0x177e480_60;
v0x177e480_61 .array/port v0x177e480, 61;
v0x177e480_62 .array/port v0x177e480, 62;
v0x177e480_63 .array/port v0x177e480, 63;
v0x177e480_64 .array/port v0x177e480, 64;
E_0x17603a0/16 .event anyedge, v0x177e480_61, v0x177e480_62, v0x177e480_63, v0x177e480_64;
v0x177e480_65 .array/port v0x177e480, 65;
v0x177e480_66 .array/port v0x177e480, 66;
v0x177e480_67 .array/port v0x177e480, 67;
v0x177e480_68 .array/port v0x177e480, 68;
E_0x17603a0/17 .event anyedge, v0x177e480_65, v0x177e480_66, v0x177e480_67, v0x177e480_68;
v0x177e480_69 .array/port v0x177e480, 69;
v0x177e480_70 .array/port v0x177e480, 70;
v0x177e480_71 .array/port v0x177e480, 71;
v0x177e480_72 .array/port v0x177e480, 72;
E_0x17603a0/18 .event anyedge, v0x177e480_69, v0x177e480_70, v0x177e480_71, v0x177e480_72;
v0x177e480_73 .array/port v0x177e480, 73;
v0x177e480_74 .array/port v0x177e480, 74;
v0x177e480_75 .array/port v0x177e480, 75;
v0x177e480_76 .array/port v0x177e480, 76;
E_0x17603a0/19 .event anyedge, v0x177e480_73, v0x177e480_74, v0x177e480_75, v0x177e480_76;
v0x177e480_77 .array/port v0x177e480, 77;
v0x177e480_78 .array/port v0x177e480, 78;
v0x177e480_79 .array/port v0x177e480, 79;
v0x177e480_80 .array/port v0x177e480, 80;
E_0x17603a0/20 .event anyedge, v0x177e480_77, v0x177e480_78, v0x177e480_79, v0x177e480_80;
v0x177e480_81 .array/port v0x177e480, 81;
v0x177e480_82 .array/port v0x177e480, 82;
v0x177e480_83 .array/port v0x177e480, 83;
v0x177e480_84 .array/port v0x177e480, 84;
E_0x17603a0/21 .event anyedge, v0x177e480_81, v0x177e480_82, v0x177e480_83, v0x177e480_84;
v0x177e480_85 .array/port v0x177e480, 85;
v0x177e480_86 .array/port v0x177e480, 86;
v0x177e480_87 .array/port v0x177e480, 87;
v0x177e480_88 .array/port v0x177e480, 88;
E_0x17603a0/22 .event anyedge, v0x177e480_85, v0x177e480_86, v0x177e480_87, v0x177e480_88;
v0x177e480_89 .array/port v0x177e480, 89;
v0x177e480_90 .array/port v0x177e480, 90;
v0x177e480_91 .array/port v0x177e480, 91;
v0x177e480_92 .array/port v0x177e480, 92;
E_0x17603a0/23 .event anyedge, v0x177e480_89, v0x177e480_90, v0x177e480_91, v0x177e480_92;
v0x177e480_93 .array/port v0x177e480, 93;
v0x177e480_94 .array/port v0x177e480, 94;
v0x177e480_95 .array/port v0x177e480, 95;
v0x177e480_96 .array/port v0x177e480, 96;
E_0x17603a0/24 .event anyedge, v0x177e480_93, v0x177e480_94, v0x177e480_95, v0x177e480_96;
v0x177e480_97 .array/port v0x177e480, 97;
v0x177e480_98 .array/port v0x177e480, 98;
v0x177e480_99 .array/port v0x177e480, 99;
v0x177e480_100 .array/port v0x177e480, 100;
E_0x17603a0/25 .event anyedge, v0x177e480_97, v0x177e480_98, v0x177e480_99, v0x177e480_100;
v0x177e480_101 .array/port v0x177e480, 101;
v0x177e480_102 .array/port v0x177e480, 102;
v0x177e480_103 .array/port v0x177e480, 103;
v0x177e480_104 .array/port v0x177e480, 104;
E_0x17603a0/26 .event anyedge, v0x177e480_101, v0x177e480_102, v0x177e480_103, v0x177e480_104;
v0x177e480_105 .array/port v0x177e480, 105;
v0x177e480_106 .array/port v0x177e480, 106;
v0x177e480_107 .array/port v0x177e480, 107;
v0x177e480_108 .array/port v0x177e480, 108;
E_0x17603a0/27 .event anyedge, v0x177e480_105, v0x177e480_106, v0x177e480_107, v0x177e480_108;
v0x177e480_109 .array/port v0x177e480, 109;
v0x177e480_110 .array/port v0x177e480, 110;
v0x177e480_111 .array/port v0x177e480, 111;
v0x177e480_112 .array/port v0x177e480, 112;
E_0x17603a0/28 .event anyedge, v0x177e480_109, v0x177e480_110, v0x177e480_111, v0x177e480_112;
v0x177e480_113 .array/port v0x177e480, 113;
v0x177e480_114 .array/port v0x177e480, 114;
v0x177e480_115 .array/port v0x177e480, 115;
v0x177e480_116 .array/port v0x177e480, 116;
E_0x17603a0/29 .event anyedge, v0x177e480_113, v0x177e480_114, v0x177e480_115, v0x177e480_116;
v0x177e480_117 .array/port v0x177e480, 117;
v0x177e480_118 .array/port v0x177e480, 118;
v0x177e480_119 .array/port v0x177e480, 119;
v0x177e480_120 .array/port v0x177e480, 120;
E_0x17603a0/30 .event anyedge, v0x177e480_117, v0x177e480_118, v0x177e480_119, v0x177e480_120;
v0x177e480_121 .array/port v0x177e480, 121;
v0x177e480_122 .array/port v0x177e480, 122;
v0x177e480_123 .array/port v0x177e480, 123;
v0x177e480_124 .array/port v0x177e480, 124;
E_0x17603a0/31 .event anyedge, v0x177e480_121, v0x177e480_122, v0x177e480_123, v0x177e480_124;
v0x177e480_125 .array/port v0x177e480, 125;
v0x177e480_126 .array/port v0x177e480, 126;
v0x177e480_127 .array/port v0x177e480, 127;
E_0x17603a0/32 .event anyedge, v0x177e480_125, v0x177e480_126, v0x177e480_127;
E_0x17603a0 .event/or E_0x17603a0/0, E_0x17603a0/1, E_0x17603a0/2, E_0x17603a0/3, E_0x17603a0/4, E_0x17603a0/5, E_0x17603a0/6, E_0x17603a0/7, E_0x17603a0/8, E_0x17603a0/9, E_0x17603a0/10, E_0x17603a0/11, E_0x17603a0/12, E_0x17603a0/13, E_0x17603a0/14, E_0x17603a0/15, E_0x17603a0/16, E_0x17603a0/17, E_0x17603a0/18, E_0x17603a0/19, E_0x17603a0/20, E_0x17603a0/21, E_0x17603a0/22, E_0x17603a0/23, E_0x17603a0/24, E_0x17603a0/25, E_0x17603a0/26, E_0x17603a0/27, E_0x17603a0/28, E_0x17603a0/29, E_0x17603a0/30, E_0x17603a0/31, E_0x17603a0/32;
S_0x177dea0 .scope begin, "$unm_blk_13" "$unm_blk_13" 4 63, 4 63 0, S_0x177d750;
 .timescale 0 0;
v0x177e0a0_0 .var/i "index", 31 0;
S_0x177e1a0 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 31, 4 31 0, S_0x177d750;
 .timescale 0 0;
v0x177e3a0_0 .var/i "index", 31 0;
S_0x1780330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1709d50;
 .timescale -12 -12;
E_0x1760690 .event anyedge, v0x1781130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1781130_0;
    %nor/r;
    %assign/vec4 v0x1781130_0, 0;
    %wait E_0x1760690;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x177b500;
T_4 ;
    %wait E_0x1719ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177cdb0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x177d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c900_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x177c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x177bab0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x177b770;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x177bfb0;
    %join;
    %wait E_0x1719ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c900_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x177c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c900_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x177d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177cdb0_0, 0;
    %wait E_0x16fc9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1719ea0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1719ea0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x177bfb0;
    %join;
    %wait E_0x1719ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x177c860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177c900_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x177d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177cdb0_0, 0;
    %wait E_0x16fc9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177c9d0_0, 0;
    %wait E_0x1719ea0;
    %wait E_0x1719ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d1e0_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1719ea0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x177cc20_0, 0;
    %wait E_0x1719ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x177d280_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1719ea0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x177bfb0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x171a0f0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x177d280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177d1e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x177d050_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x177c860_0, 0;
    %assign/vec4 v0x177c900_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x177cc20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x177cdb0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x170e710;
T_5 ;
    %wait E_0x171ac50;
    %load/vec4 v0x177a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1710110;
    %jmp t_0;
    .scope S_0x1710110;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1747ed0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1747ed0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1747ed0_0;
    %store/vec4a v0x177a900, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1747ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1747ed0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x170e710;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x177aaa0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x177ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x177aaa0_0;
    %load/vec4 v0x177ad40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x177aaa0_0, 0;
T_5.5 ;
    %load/vec4 v0x177b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x177afa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x177a900, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x177b220_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x177afa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x177a900, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x177afa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x177a900, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x177afa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x177a900, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x177b220_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x177afa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x177a900, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x177afa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x177a900, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x177b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x177aec0_0;
    %load/vec4 v0x177b220_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x177aaa0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x177d750;
T_6 ;
    %wait E_0x171ac50;
    %load/vec4 v0x177f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x177f760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x177f800_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x177f800_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x177f800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x177e480, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x177f800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x177f800_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1780080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %fork t_3, S_0x177e1a0;
    %jmp t_2;
    .scope S_0x177e1a0;
t_3 ;
    %load/vec4 v0x177fe80_0;
    %pad/u 32;
    %load/vec4 v0x177fc80_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x177e3a0_0, 0, 32;
    %load/vec4 v0x177ff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %ix/getv/s 4, v0x177e3a0_0;
    %load/vec4a v0x177e480, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %ix/getv/s 4, v0x177e3a0_0;
    %load/vec4a v0x177e480, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x177e3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x177e480, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %ix/getv/s 4, v0x177e3a0_0;
    %load/vec4a v0x177e480, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %ix/getv/s 4, v0x177e3a0_0;
    %load/vec4a v0x177e480, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x177e3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x177e480, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x177fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x177fc80_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x177ff90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x177f760_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x177f760_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x177ff90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x177f760_0, 0;
T_6.14 ;
    %end;
    .scope S_0x177d750;
t_2 %join;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x177fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x177f760_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x177fb20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x177f760_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x177d750;
T_7 ;
    %wait E_0x17603a0;
    %fork t_5, S_0x177dea0;
    %jmp t_4;
    .scope S_0x177dea0;
t_5 ;
    %load/vec4 v0x177fa10_0;
    %pad/u 32;
    %load/vec4 v0x177f760_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x177e0a0_0, 0, 32;
    %ix/getv/s 4, v0x177e0a0_0;
    %load/vec4a v0x177e480, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x177fb20_0, 0, 1;
    %load/vec4 v0x177f760_0;
    %store/vec4 v0x177f930_0, 0, 7;
    %end;
    .scope S_0x177d750;
t_4 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1709d50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1780b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1781130_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1709d50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1780b80_0;
    %inv;
    %store/vec4 v0x1780b80_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1709d50;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177c6c0_0, v0x17813a0_0, v0x1780b80_0, v0x1780ae0_0, v0x1780ff0_0, v0x1780e10_0, v0x1781700_0, v0x1781660_0, v0x1781500_0, v0x1781440_0, v0x17815a0_0, v0x1780f50_0, v0x1780eb0_0, v0x1780d70_0, v0x1780c20_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1709d50;
T_11 ;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1781090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1709d50;
T_12 ;
    %wait E_0x171a0f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1781090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1781090_0, 4, 32;
    %load/vec4 v0x17811f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1781090_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1781090_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1781090_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1780f50_0;
    %load/vec4 v0x1780f50_0;
    %load/vec4 v0x1780eb0_0;
    %xor;
    %load/vec4 v0x1780f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1781090_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1781090_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1780d70_0;
    %load/vec4 v0x1780d70_0;
    %load/vec4 v0x1780c20_0;
    %xor;
    %load/vec4 v0x1780d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1781090_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1781090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1781090_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gshare/iter0/response25/top_module.sv";
