// Seed: 1133588204
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    output wor  id_2
);
  assign module_1 = id_1 ? 1'b0 : 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd57
) (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    input supply0 id_3,
    output wire id_4,
    input tri1 id_5,
    input wor _id_6
);
  logic [1 : id_6] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
