Timing Analyzer report for FPGA_Sound
Fri Aug 26 06:07:51 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk_50'
 13. Slow 1200mV 85C Model Hold: 'i_clk_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk_50'
 22. Slow 1200mV 0C Model Hold: 'i_clk_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk_50'
 30. Fast 1200mV 0C Model Hold: 'i_clk_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; FPGA_Sound                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; i_clk_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 157.41 MHz ; 157.41 MHz      ; i_clk_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; i_clk_50 ; -5.353 ; -93.298         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; i_clk_50 ; 0.454 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; i_clk_50 ; -3.000 ; -60.993                       ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk_50'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.353 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.434      ; 6.788      ;
; -5.287 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.434      ; 6.722      ;
; -5.249 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.434      ; 6.684      ;
; -5.246 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.434      ; 6.681      ;
; -5.172 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.431      ; 6.604      ;
; -5.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.434      ; 6.567      ;
; -5.113 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.434      ; 6.548      ;
; -5.068 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.434      ; 6.503      ;
; -4.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 5.009      ;
; -4.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 5.009      ;
; -4.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 5.009      ;
; -4.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 5.009      ;
; -4.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 5.009      ;
; -4.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 5.009      ;
; -4.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 5.009      ;
; -3.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 4.513      ;
; -3.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 4.513      ;
; -3.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 4.513      ;
; -3.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 4.513      ;
; -3.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 4.513      ;
; -3.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 4.513      ;
; -3.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 4.513      ;
; -3.362 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.280      ;
; -3.362 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.280      ;
; -3.362 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.280      ;
; -3.362 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.280      ;
; -3.362 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.280      ;
; -3.362 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.280      ;
; -3.362 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.280      ;
; -3.275 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 4.195      ;
; -3.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.173      ;
; -3.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.173      ;
; -3.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.173      ;
; -3.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.173      ;
; -3.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.173      ;
; -3.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.173      ;
; -3.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.173      ;
; -3.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.028      ;
; -3.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.028      ;
; -3.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.028      ;
; -3.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.028      ;
; -3.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.028      ;
; -3.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.028      ;
; -3.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.028      ;
; -3.098 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 4.019      ;
; -3.097 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 4.018      ;
; -3.074 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.994      ;
; -3.073 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.993      ;
; -3.072 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.992      ;
; -3.065 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.985      ;
; -2.978 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.899      ;
; -2.977 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.898      ;
; -2.976 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.897      ;
; -2.888 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.809      ;
; -2.887 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.808      ;
; -2.866 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.786      ;
; -2.864 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.784      ;
; -2.863 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.783      ;
; -2.862 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.782      ;
; -2.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.719      ;
; -2.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.719      ;
; -2.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.719      ;
; -2.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.719      ;
; -2.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.719      ;
; -2.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.719      ;
; -2.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.719      ;
; -2.768 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.689      ;
; -2.767 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.688      ;
; -2.766 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.687      ;
; -2.732 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.652      ;
; -2.689 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.610      ;
; -2.688 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.609      ;
; -2.665 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.585      ;
; -2.664 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.584      ;
; -2.663 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.583      ;
; -2.627 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.547      ;
; -2.603 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.523      ;
; -2.576 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.431      ; 4.008      ;
; -2.572 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.493      ;
; -2.569 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.490      ;
; -2.568 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.489      ;
; -2.567 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.555 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.476      ;
; -2.554 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.475      ;
; -2.549 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.467      ;
; -2.549 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.467      ;
; -2.549 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.467      ;
; -2.549 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.467      ;
; -2.549 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.467      ;
; -2.549 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.467      ;
; -2.549 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.467      ;
; -2.531 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.451      ;
; -2.530 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.450      ;
; -2.529 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.449      ;
; -2.520 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.441      ;
; -2.486 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.407      ;
; -2.449 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.370      ;
; -2.447 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.431      ; 3.879      ;
; -2.435 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.356      ;
; -2.434 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.080     ; 3.355      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk_50'                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.509 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.802      ;
; 0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.743 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.745 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.763 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.060      ;
; 0.771 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.067      ;
; 0.785 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.077      ;
; 0.791 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.083      ;
; 0.792 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.084      ;
; 0.804 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.096      ;
; 0.811 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.103      ;
; 0.811 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.103      ;
; 0.822 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.114      ;
; 0.831 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.123      ;
; 0.838 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.130      ;
; 0.980 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.613      ; 1.805      ;
; 0.996 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.289      ;
; 1.003 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.295      ;
; 1.006 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.298      ;
; 1.098 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.613      ; 1.923      ;
; 1.099 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.392      ;
; 1.108 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.401      ;
; 1.117 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.412      ;
; 1.119 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.421      ;
; 1.133 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.428      ;
; 1.143 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.437      ;
; 1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.437      ;
; 1.152 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.161 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.166 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.458      ;
; 1.170 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.463      ;
; 1.173 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.465      ;
; 1.173 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.466      ;
; 1.176 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.468      ;
; 1.182 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.474      ;
; 1.187 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.480      ;
; 1.199 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.491      ;
; 1.208 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.500      ;
; 1.224 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.613      ; 2.049      ;
; 1.238 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.532      ;
; 1.256 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.552      ;
; 1.258 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.551      ;
; 1.259 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.551      ;
; 1.265 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.559      ;
; 1.265 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.560      ;
; 1.273 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.569      ;
; 1.276 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.568      ;
; 1.282 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.575      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 168.86 MHz ; 168.86 MHz      ; i_clk_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; i_clk_50 ; -4.922 ; -83.996        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; i_clk_50 ; 0.402 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; i_clk_50 ; -3.000 ; -60.993                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.922 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.413      ; 6.337      ;
; -4.886 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.413      ; 6.301      ;
; -4.799 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.413      ; 6.214      ;
; -4.779 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.413      ; 6.194      ;
; -4.764 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.408      ; 6.174      ;
; -4.708 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.413      ; 6.123      ;
; -4.683 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.413      ; 6.098      ;
; -4.665 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.413      ; 6.080      ;
; -3.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.767      ;
; -3.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.767      ;
; -3.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.767      ;
; -3.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.767      ;
; -3.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.767      ;
; -3.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.767      ;
; -3.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.767      ;
; -3.354 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.076     ; 4.280      ;
; -3.354 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.076     ; 4.280      ;
; -3.354 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.076     ; 4.280      ;
; -3.354 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.076     ; 4.280      ;
; -3.354 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.076     ; 4.280      ;
; -3.354 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.076     ; 4.280      ;
; -3.354 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.076     ; 4.280      ;
; -3.111 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.036      ;
; -3.111 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.036      ;
; -3.111 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.036      ;
; -3.111 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.036      ;
; -3.111 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.036      ;
; -3.111 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.036      ;
; -3.111 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 4.036      ;
; -3.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.940      ;
; -3.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.940      ;
; -2.995 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.923      ;
; -2.883 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.808      ;
; -2.883 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.808      ;
; -2.883 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.808      ;
; -2.883 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.808      ;
; -2.883 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.808      ;
; -2.883 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.808      ;
; -2.883 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.808      ;
; -2.832 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.762      ;
; -2.831 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.761      ;
; -2.816 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.744      ;
; -2.814 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.742      ;
; -2.813 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.741      ;
; -2.812 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.740      ;
; -2.709 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.639      ;
; -2.708 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.638      ;
; -2.708 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.638      ;
; -2.653 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.583      ;
; -2.652 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.582      ;
; -2.650 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.578      ;
; -2.635 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.563      ;
; -2.634 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.562      ;
; -2.633 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.561      ;
; -2.587 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.512      ;
; -2.587 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.512      ;
; -2.587 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.512      ;
; -2.587 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.512      ;
; -2.587 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.512      ;
; -2.587 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.512      ;
; -2.587 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.512      ;
; -2.530 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.460      ;
; -2.529 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.459      ;
; -2.529 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.459      ;
; -2.523 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.451      ;
; -2.487 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.417      ;
; -2.486 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.416      ;
; -2.469 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.397      ;
; -2.468 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.396      ;
; -2.467 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.395      ;
; -2.410 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.340      ;
; -2.364 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.294      ;
; -2.363 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.293      ;
; -2.363 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.293      ;
; -2.360 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.290      ;
; -2.359 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.289      ;
; -2.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.281      ;
; -2.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.281      ;
; -2.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.281      ;
; -2.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.281      ;
; -2.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.281      ;
; -2.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.281      ;
; -2.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.077     ; 3.281      ;
; -2.346 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.274      ;
; -2.342 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.270      ;
; -2.341 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.269      ;
; -2.340 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.268      ;
; -2.327 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.255      ;
; -2.238 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.408      ; 3.648      ;
; -2.237 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.167      ;
; -2.236 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.166      ;
; -2.236 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.166      ;
; -2.183 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.113      ;
; -2.182 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.112      ;
; -2.177 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.075     ; 3.104      ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.469 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.737      ;
; 0.510 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.777      ;
; 0.689 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.958      ;
; 0.693 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.963      ;
; 0.707 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.982      ;
; 0.717 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.985      ;
; 0.721 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.988      ;
; 0.729 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.996      ;
; 0.735 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.002      ;
; 0.738 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.005      ;
; 0.751 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.018      ;
; 0.754 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.021      ;
; 0.755 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.022      ;
; 0.763 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.030      ;
; 0.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.047      ;
; 0.781 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.048      ;
; 0.850 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.572      ; 1.617      ;
; 0.882 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.150      ;
; 0.912 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.179      ;
; 0.929 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.196      ;
; 0.951 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.572      ; 1.718      ;
; 1.011 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.280      ;
; 1.013 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.282      ;
; 1.017 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.286      ;
; 1.027 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.297      ;
; 1.030 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.075      ; 1.302      ;
; 1.034 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.305      ;
; 1.037 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.304      ;
; 1.037 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.305      ;
; 1.039 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.308      ;
; 1.040 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.075      ; 1.311      ;
; 1.041 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.312      ;
; 1.043 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.312      ;
; 1.043 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.313      ;
; 1.046 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.314      ;
; 1.049 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.316      ;
; 1.053 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.320      ;
; 1.055 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.322      ;
; 1.069 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.336      ;
; 1.076 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.343      ;
; 1.076 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.343      ;
; 1.080 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.348      ;
; 1.086 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.354      ;
; 1.087 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.354      ;
; 1.091 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.358      ;
; 1.095 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.363      ;
; 1.100 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.367      ;
; 1.104 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.572      ; 1.871      ;
; 1.115 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.382      ;
; 1.133 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.402      ;
; 1.135 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.402      ;
; 1.137 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.406      ;
; 1.139 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.408      ;
; 1.139 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.407      ;
; 1.148 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.419      ;
; 1.154 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.075      ; 1.424      ;
; 1.156 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.423      ;
; 1.157 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.075      ; 1.427      ;
; 1.159 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.426      ;
; 1.159 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.427      ;
; 1.161 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.430      ;
; 1.162 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.429      ;
; 1.163 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.075      ; 1.433      ;
; 1.163 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.430      ;
; 1.164 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.075      ; 1.434      ;
; 1.165 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.434      ;
; 1.166 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 1.435      ;
; 1.166 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.434      ;
; 1.168 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.436      ;
; 1.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.438      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; i_clk_50 ; -1.804 ; -19.999        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; i_clk_50 ; 0.187 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; i_clk_50 ; -3.000 ; -54.474                      ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.804 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.169      ; 2.960      ;
; -1.779 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.169      ; 2.935      ;
; -1.752 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.165      ; 2.904      ;
; -1.748 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.169      ; 2.904      ;
; -1.736 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.169      ; 2.892      ;
; -1.703 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.169      ; 2.859      ;
; -1.686 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.169      ; 2.842      ;
; -1.686 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.169      ; 2.842      ;
; -1.275 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.275 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.275 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.275 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.275 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.275 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.275 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 2.222      ;
; -1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.039     ; 1.978      ;
; -1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.039     ; 1.978      ;
; -1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.039     ; 1.978      ;
; -1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.039     ; 1.978      ;
; -1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.039     ; 1.978      ;
; -1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.039     ; 1.978      ;
; -1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.039     ; 1.978      ;
; -0.954 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.901      ;
; -0.954 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.901      ;
; -0.954 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.901      ;
; -0.954 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.901      ;
; -0.954 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.901      ;
; -0.954 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.901      ;
; -0.954 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.901      ;
; -0.888 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.835      ;
; -0.888 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.835      ;
; -0.888 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.835      ;
; -0.888 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.835      ;
; -0.888 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.835      ;
; -0.888 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.835      ;
; -0.888 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.835      ;
; -0.816 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.816 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.816 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.816 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.816 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.816 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.816 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.790 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.740      ;
; -0.711 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.662      ;
; -0.710 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.661      ;
; -0.707 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.657      ;
; -0.706 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.656      ;
; -0.705 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.655      ;
; -0.696 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.646      ;
; -0.662 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.613      ;
; -0.661 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.612      ;
; -0.660 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.611      ;
; -0.637 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.165      ; 1.789      ;
; -0.617 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.568      ;
; -0.616 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.567      ;
; -0.613 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.563      ;
; -0.612 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.562      ;
; -0.611 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.561      ;
; -0.611 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.561      ;
; -0.611 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.562      ;
; -0.570 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.517      ;
; -0.570 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.517      ;
; -0.570 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.517      ;
; -0.570 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.517      ;
; -0.570 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.517      ;
; -0.570 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.517      ;
; -0.570 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.040     ; 1.517      ;
; -0.568 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.519      ;
; -0.567 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.518      ;
; -0.566 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.517      ;
; -0.554 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.165      ; 1.706      ;
; -0.554 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.504      ;
; -0.551 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.502      ;
; -0.551 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.501      ;
; -0.539 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.489      ;
; -0.532 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.483      ;
; -0.531 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.482      ;
; -0.528 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.478      ;
; -0.527 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.478      ;
; -0.527 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.477      ;
; -0.526 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.476      ;
; -0.483 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.434      ;
; -0.482 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.433      ;
; -0.481 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.432      ;
; -0.480 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.431      ;
; -0.475 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.426      ;
; -0.474 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.425      ;
; -0.471 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.421      ;
; -0.470 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.420      ;
; -0.469 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.419      ;
; -0.465 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.036     ; 1.416      ;
; -0.462 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.412      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.214 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.297 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.439      ;
; 0.324 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.444      ;
; 0.328 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.451      ;
; 0.336 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.456      ;
; 0.339 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.459      ;
; 0.347 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.467      ;
; 0.388 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.246      ; 0.718      ;
; 0.389 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.509      ;
; 0.390 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.511      ;
; 0.394 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.514      ;
; 0.446 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.567      ;
; 0.455 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.246      ; 0.791      ;
; 0.463 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.477 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.600      ;
; 0.485 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.605      ;
; 0.490 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.246      ; 0.820      ;
; 0.491 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.611      ;
; 0.494 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.614      ;
; 0.505 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.508 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.628      ;
; 0.512 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.633      ;
; 0.520 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.643      ;
; 0.521 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.647      ;
; 0.525 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.653      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.353  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  i_clk_50        ; -5.353  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -93.298 ; 0.0   ; 0.0      ; 0.0     ; -60.993             ;
;  i_clk_50        ; -93.298 ; 0.000 ; N/A      ; N/A     ; -60.993             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_play_n                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_clk_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50 ; 1052     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50 ; 1052     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; i_clk_50 ; i_clk_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_play_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Sine_Wave ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Sq_Wave   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_play_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Sine_Wave ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Sq_Wave   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Aug 26 06:07:49 2022
Info: Command: quartus_sta FPGA_Sound -c FPGA_Sound
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_Sound.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk_50 i_clk_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.353             -93.298 i_clk_50 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -60.993 i_clk_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.922             -83.996 i_clk_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -60.993 i_clk_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.804             -19.999 i_clk_50 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -54.474 i_clk_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Fri Aug 26 06:07:51 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


