2        
0 riscv_defs.v
0 /usr/synopsys/vcs_vK-2015.09-SP1/etc/systemverilog/riscv_defs.v
76
+define+VCS
+define+WAVE_DUMP_VCS+RTL_SIM
+incdir+../rtl/top_src/core
+itf+/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/vcsdp.tab
+libext+.v
+memcbk
+vcsd
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/usr/synopsys/vcs_vK-2015.09-SP1/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -rdynamic
-Mobjects= /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvirsim.so /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/liberrorinf.so /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libsnpsmalloc.so
-Mout=simv
-Msaverestoreobj=/usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/vcs_save_restore_new.o
-Msyslibs=-ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/usr/synopsys/vcs_vK-2015.09-SP1/include
-Xpiyushb1=0x80
-Xvcs_run_simv=1
-debug_access+all+dmptf+bc
-debug_access+class+driver+dmptf+bc
-debug_region=cell+lib
-debug_region=cell+lib
-full64
-gen_obj
-l
-picarchive
-sverilog
-timescale=1ns/10ps
-ucli
-v2005
../rtl/top_src/cache_src_v/dcache.v
../rtl/top_src/cache_src_v/dcache_axi.v
../rtl/top_src/cache_src_v/dcache_axi_axi.v
../rtl/top_src/cache_src_v/dcache_core.v
../rtl/top_src/cache_src_v/dcache_core_data_ram.v
../rtl/top_src/cache_src_v/dcache_core_tag_ram.v
../rtl/top_src/cache_src_v/dcache_if_pmem.v
../rtl/top_src/cache_src_v/dcache_mux.v
../rtl/top_src/cache_src_v/dcache_pmem_mux.v
../rtl/top_src/cache_src_v/icache.v
../rtl/top_src/cache_src_v/icache_data_ram.v
../rtl/top_src/cache_src_v/icache_tag_ram.v
../rtl/top_src/core/riscv_alu.v
../rtl/top_src/core/riscv_core.v
../rtl/top_src/core/riscv_csr.v
../rtl/top_src/core/riscv_csr_regfile.v
../rtl/top_src/core/riscv_decode.v
../rtl/top_src/core/riscv_decoder.v
../rtl/top_src/core/riscv_divider.v
../rtl/top_src/core/riscv_exec.v
../rtl/top_src/core/riscv_fetch.v
../rtl/top_src/core/riscv_issue.v
../rtl/top_src/core/riscv_lsu.v
../rtl/top_src/core/riscv_mmu.v
../rtl/top_src/core/riscv_multiplier.v
../rtl/top_src/core/riscv_pipe_ctrl.v
../rtl/top_src/core/riscv_regfile.v
../rtl/top_src/core/riscv_trace_sim.v
../rtl/top_src/core/riscv_xilinx_2r1w.v
../rtl/top_src/tcm_src_v/dport_axi.v
../rtl/top_src/tcm_src_v/dport_mux.v
../rtl/top_src/tcm_src_v/riscv_tcm_top.v
../rtl/top_src/tcm_src_v/tcm_mem.v
../rtl/top_src/tcm_src_v/tcm_mem_pmem.v
../rtl/top_src/tcm_src_v/tcm_mem_ram.v
./testbench.v
/usr/synopsys/vcs_vK-2015.09-SP1/linux64/bin/vcs1
vcs.log
34
sysc_uni_pwd=/home/uho/workspace/RISCV_RTL_SIM/sim
XILINX_VIVADO=/usr/Xilinx/Vivado/2015.4
XILINXD_LICENSE_FILE=2100@163.152.176.216
VMR_MODE_FLAG=64
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_LOG_FILE=vcs.log
VCS_HOME=/usr/synopsys/vcs_vK-2015.09-SP1
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/usr/synopsys/vcs_vK-2015.09-SP1/linux64
SSH_TTY=/dev/pts/2
SSH_CONNECTION=163.152.174.44 51719 163.152.176.206 22
SSH_CLIENT=163.152.174.44 51719 22
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
SCRNAME=vcs
SCRIPT_NAME=vcs
QTLIB=/usr/lib64/qt-3.3/lib
QTINC=/usr/lib64/qt-3.3/include
QTDIR=/usr/lib64/qt-3.3
OVA_UUM=0
MFLAGS=
MAKELEVEL=1
MAKEFLAGS=
LESSOPEN=||/usr/bin/lesspipe.sh %s
LC_ALL=C
HISTCONTROL=ignoreboth
G_BROKEN_FILENAMES=1
CVS_RSH=ssh
COLOR_NC=\033[0m
COLOR_GREEN=\033[32m
ARMLMD_LICENSE_FILE=27001@163.152.176.216
0
38
1613395929 ../rtl/top_src/core/riscv_defs.v
1613734594 ../rtl/top_src/tcm_src_v/riscv_tcm_top.v
1613700089 ../rtl/top_src/tcm_src_v/tcm_mem.v
1612410201 ../rtl/top_src/tcm_src_v/tcm_mem_ram.v
1612410201 ../rtl/top_src/tcm_src_v/tcm_mem_pmem.v
1613735234 ../rtl/top_src/tcm_src_v/dport_mux.v
1612410201 ../rtl/top_src/tcm_src_v/dport_axi.v
1612403128 ../rtl/top_src/core/riscv_xilinx_2r1w.v
1612403128 ../rtl/top_src/core/riscv_trace_sim.v
1612403128 ../rtl/top_src/core/riscv_regfile.v
1612403128 ../rtl/top_src/core/riscv_pipe_ctrl.v
1612403128 ../rtl/top_src/core/riscv_multiplier.v
1613437118 ../rtl/top_src/core/riscv_mmu.v
1612403128 ../rtl/top_src/core/riscv_lsu.v
1612403128 ../rtl/top_src/core/riscv_issue.v
1612403128 ../rtl/top_src/core/riscv_fetch.v
1612403128 ../rtl/top_src/core/riscv_exec.v
1612403128 ../rtl/top_src/core/riscv_divider.v
1612403128 ../rtl/top_src/core/riscv_decoder.v
1612403128 ../rtl/top_src/core/riscv_decode.v
1612403128 ../rtl/top_src/core/riscv_csr_regfile.v
1613404482 ../rtl/top_src/core/riscv_csr.v
1613404516 ../rtl/top_src/core/riscv_core.v
1613395871 ../rtl/top_src/core/riscv_alu.v
1613723140 ../rtl/top_src/cache_src_v/icache.v
1612403128 ../rtl/top_src/cache_src_v/icache_tag_ram.v
1612403128 ../rtl/top_src/cache_src_v/icache_data_ram.v
1613736956 ../rtl/top_src/cache_src_v/dcache.v
1612403128 ../rtl/top_src/cache_src_v/dcache_pmem_mux.v
1612403128 ../rtl/top_src/cache_src_v/dcache_mux.v
1612403128 ../rtl/top_src/cache_src_v/dcache_if_pmem.v
1613397405 ../rtl/top_src/cache_src_v/dcache_core.v
1612403128 ../rtl/top_src/cache_src_v/dcache_core_tag_ram.v
1612403128 ../rtl/top_src/cache_src_v/dcache_core_data_ram.v
1612403128 ../rtl/top_src/cache_src_v/dcache_axi.v
1612403128 ../rtl/top_src/cache_src_v/dcache_axi_axi.v
1613968356 ./testbench.v
1448424285 /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/vcsdp.tab
4
0 
1448427877 /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libvirsim.so
1448427558 /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/liberrorinf.so
1448427538 /usr/synopsys/vcs_vK-2015.09-SP1/linux64/lib/libsnpsmalloc.so
