[{"DBLP title": "Larrabee: A Many-Core x86 Architecture for Visual Computing.", "DBLP authors": ["Larry Seiler", "Doug Carmean", "Eric Sprangle", "Tom Forsyth", "Pradeep Dubey", "Stephen Junkins", "Adam T. Lake", "Robert Cavin", "Roger Espasa", "Ed Grochowski", "Toni Juan", "Michael Abrash", "Jeremy Sugerman", "Pat Hanrahan"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.9", "OA papers": [{"PaperId": "https://openalex.org/W1990800384", "PaperTitle": "Larrabee: A Many-Core x86 Architecture for Visual Computing", "Year": 2009, "CitationCount": 117, "EstimatedCitation": 117, "Affiliations": {"INTEL Corporation#TAB#": 1.0, "Oregon State University": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "University of Cambridge": 1.0, "University of Pennsylvania": 1.0, "Purdue University System": 1.0, "Clemson University": 1.0, "North Carolina State University": 1.0, "Stanford University": 1.0, "University of Florida": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0, "RAD Game Tools#TAB#": 1.0, "Biophysics, University of Wisconsin, USA": 1.0}, "Authors": ["Lauren H. Seiler", "Douglas M. Carmean", "Eric Sprangle", "Trevor Forsyth", "P. K. Dubey", "Stephen Junkins", "A. Lake", "R Cavin", "Roger Espasa", "E. Grochowski", "Toni Juan", "M. Abrash", "Jeremy Sugerman", "Pat Hanrahan"]}]}, {"DBLP title": "Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Shared Memory Controllers.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.12", "OA papers": [{"PaperId": "https://openalex.org/W2115401821", "PaperTitle": "Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Shared Memory Controllers", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Carnegie Mellon University": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Onur Mutlu", "Thomas Moscibroda"]}]}, {"DBLP title": "Cost-Efficient Dragonfly Topology for Large-Scale Systems.", "DBLP authors": ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.5", "OA papers": [{"PaperId": "https://openalex.org/W2133133739", "PaperTitle": "Cost-Efficient Dragonfly Topology for Large-Scale Systems", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Northwestern University": 1.0, "Stanford University": 1.0, "[Cray]": 1.0, "Google (United States)": 1.0}, "Authors": ["Jung-Hyun Kim", "W. Dally", "Susan M. Scott", "Dennis Abts"]}]}, {"DBLP title": "Server Designs for Warehouse-Computing Environments.", "DBLP authors": ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.14", "OA papers": [{"PaperId": "https://openalex.org/W1998379174", "PaperTitle": "Server Designs for Warehouse-Computing Environments", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Hewlett-Packard (United States)": 3.0}, "Authors": ["Kevin Boon Leong Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chetan K. Patel", "Trevor Mudge", "Steven K. Reinhardt"]}]}, {"DBLP title": "Using Intradisk Parallelism to Build Energy-Efficient Storage Systems.", "DBLP authors": ["Sudhanva Gurumurthi", "Sriram Sankar", "Mircea R. Stan"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.21", "OA papers": [{"PaperId": "https://openalex.org/W2144159141", "PaperTitle": "Using Intradisk Parallelism to Build Energy-Efficient Storage Systems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Virginia": 2.5, "Microsoft Research (United Kingdom)": 0.5}, "Authors": ["Sudhanva Gurumurthi", "Mircea R. Stan", "S. G. Sankar"]}]}, {"DBLP title": "Flexible Hardware Acceleration for Instruction-Grain Lifeguards.", "DBLP authors": ["Shimin Chen", "Michael Kozuch", "Phillip B. Gibbons", "Michael P. Ryan", "Theodoros Strigkos", "Todd C. Mowry", "Olatunji Ruwase", "Evangelos Vlachos", "Babak Falsafi", "Vijaya Ramachandran"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.6", "OA papers": [{"PaperId": "https://openalex.org/W2027354643", "PaperTitle": "Flexible Hardware Acceleration for Instruction-Grain Lifeguards", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Intel (United States)": 4.0, "Carnegie Mellon University": 4.0, "[Ecole Polytech. Fed. de Lausanne, Lausanne]": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["S. J. Chen", "Michael Kozuch", "Phillip B. Gibbons", "M. J. Ryan", "Theodoros Strigkos", "Todd C. Mowry", "Olatunji Ruwase", "Evangelos Vlachos", "Babak Falsafi", "Vijaya Ramachandran"]}]}, {"DBLP title": "Atom-Aid: Detecting and Surviving Atomicity Violations.", "DBLP authors": ["Brandon Lucia", "Joseph Devietti", "Luis Ceze", "Karin Strauss"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.1", "OA papers": [{"PaperId": "https://openalex.org/W2001866549", "PaperTitle": "Atom-Aid: Detecting and Surviving Atomicity Violations", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Washington": 4.0}, "Authors": ["Brandon Lucia", "Joseph Devietti", "Luis Ceze", "Karin Strauss"]}]}, {"DBLP title": "SoftSig: Software-Exposed Hardware Signatures for Code Analysis and Optimization.", "DBLP authors": ["James Tuck", "Wonsun Ahn", "Josep Torrellas", "Luis Ceze"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.15", "OA papers": [{"PaperId": "https://openalex.org/W2049151908", "PaperTitle": "SoftSig: Software-Exposed Hardware Signatures for Code Analysis and Optimization", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"North Carolina State University": 1.0, "University of Illinois Urbana-Champaign": 2.0, "University of Washington": 1.0}, "Authors": ["James Tuck", "Wonsun Ahn", "Josep Torrellas", "Luis Ceze"]}]}, {"DBLP title": "Trading Off Cache Capacity for Low-Voltage Operation.", "DBLP authors": ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.20", "OA papers": [{"PaperId": "https://openalex.org/W2163234350", "PaperTitle": "Trading Off Cache Capacity for Low-Voltage Operation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Christopher B. Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan A. Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"]}]}, {"DBLP title": "Mixed-Signal Approximate Computation: A Neural Predictor Case Study.", "DBLP authors": ["Ren\u00e9e St. Amant", "Daniel A. Jim\u00e9nez", "Doug Burger"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.10", "OA papers": [{"PaperId": "https://openalex.org/W2062664368", "PaperTitle": "Mixed-Signal Approximate Computation: A Neural Predictor Case Study", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Austin": 1.0, "The University of Texas at San Antonio": 1.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Renee St. Amant", "Daniel A. Jimenez", "David M. Burger"]}]}, {"DBLP title": "Temperature Variation Characterization and Thermal Management of Multicore Architectures.", "DBLP authors": ["Eren Kursun", "Chen-Yong Cher"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.18", "OA papers": [{"PaperId": "https://openalex.org/W1980622359", "PaperTitle": "Temperature Variation Characterization and Thermal Management of Multicore Architectures", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Eren Kursun", "Chen-Yong Cher"]}]}, {"DBLP title": "Revival: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency.", "DBLP authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.13", "OA papers": [{"PaperId": "https://openalex.org/W1973248777", "PaperTitle": "Revival: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Harvard University Press": 3.0}, "Authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "One of the Last Updates on Rambus Standardization Skullduggery.", "DBLP authors": ["Richard H. Stern"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.11", "OA papers": [{"PaperId": "https://openalex.org/W1990669810", "PaperTitle": "One of the Last Updates on Rambus Standardization Skullduggery", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Richard H. Stern"]}]}, {"DBLP title": "System Green.", "DBLP authors": ["Richard Mateosian"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.17", "OA papers": [{"PaperId": "https://openalex.org/W2023668083", "PaperTitle": "System Green [review of Hot, Flat, and Crowded: Why We Need a Green Revolution and How It Can Renew America (Friedman, T.L.; 2008); 2008]", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Richard Mateosian"]}]}, {"DBLP title": "Rock: A High-Performance Sparc CMT Processor.", "DBLP authors": ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "H\u00e5kan Zeffer", "Marc Tremblay"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.34", "OA papers": [{"PaperId": "https://openalex.org/W2120142006", "PaperTitle": "Rock: A High-Performance Sparc CMT Processor", "Year": 2009, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"Syracuse University": 1.0, "University of Washington": 1.0, "University of Gothenburg": 1.0, "Uppsala University": 1.5, "Oracle (United States)": 0.5, "Lund University": 1.0, "University of California, Davis": 1.0, "SunG\u00e7\u00f6s Microelectronics Group, USA": 1.0}, "Authors": ["Subhash C. Chaudhry", "Robert E. Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sidney Yip", "H\u00e5kan Zeffer", "Mark S. Tremblay"]}]}, {"DBLP title": "Godson-3: A Scalable Multicore RISC Processor with x86 Emulation.", "DBLP authors": ["Weiwu Hu", "Jian Wang", "Xiang Gao", "Yunji Chen", "Qi Liu", "Guojie Li"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.30", "OA papers": [{"PaperId": "https://openalex.org/W2032829170", "PaperTitle": "Godson-3: A Scalable Multicore RISC Processor with x86 Emulation", "Year": 2009, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Institute of Computing Technology": 6.0}, "Authors": ["Weiwu Hu", "Jing Wang", "Xiang Gao", "Yunji Chen", "Qi Liu", "Guojie Li"]}]}, {"DBLP title": "Broadcom mediaDSP: A Platform for Building Programmable Multicore Video Processors.", "DBLP authors": ["Richard Selvaggi", "Larry Pearlstein"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.25", "OA papers": [{"PaperId": "https://openalex.org/W2092776177", "PaperTitle": "Broadcom mediaDSP: A Platform for Building Programmable Multicore Video Processors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 1.0, "Princeton University": 1.0}, "Authors": ["Richard Selvaggi", "L.D. Pearlstein"]}]}, {"DBLP title": "A New 40-nm FPGA and ASIC Common Platform.", "DBLP authors": ["Dan Mansur"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.22", "OA papers": [{"PaperId": "https://openalex.org/W2036476516", "PaperTitle": "A New 40-nm FPGA and ASIC Common Platform", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Altera (United States)": 1.0}, "Authors": ["David B. Mansur"]}]}, {"DBLP title": "Voice Processors Based on the Human Hearing System.", "DBLP authors": ["Lloyd Watts", "Dana Massie", "Allen Sansano", "Jim Huey"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.35", "OA papers": [{"PaperId": "https://openalex.org/W1997518616", "PaperTitle": "Voice Processors Based on the Human Hearing System", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Audience, Inc., Mountain View, CA": 1.0, "University of Washington": 1.0, "California Institute of Technology": 2.0}, "Authors": ["L. A. Watts", "Darrell D. Massie", "Allen M. Sansano", "J. Huey"]}]}, {"DBLP title": "No More Wishful Thinking.", "DBLP authors": ["Richard Mateosian"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.33", "OA papers": [{"PaperId": "https://openalex.org/W1997232680", "PaperTitle": "No More Wishful Thinking", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Richard Mateosian"]}]}, {"DBLP title": "Maintaining I/O Data Coherence in Embedded Multicore Systems.", "DBLP authors": ["Thomas B. Berg"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.44", "OA papers": [{"PaperId": "https://openalex.org/W2102565343", "PaperTitle": "Maintaining I/O Data Coherence in Embedded Multicore Systems", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"MIPS Technologies, Inc., USA": 1.0}, "Authors": ["Thomas Berg"]}]}, {"DBLP title": "Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs.", "DBLP authors": ["Jiang Xu", "Wayne H. Wolf", "Wei Zhang"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.40", "OA papers": [{"PaperId": "https://openalex.org/W2030779358", "PaperTitle": "Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Hong Kong University of Science and Technology": 1.0, "Georgia Institute of Technology": 1.0, "Princeton University": 1.0}, "Authors": ["Jiang Xu", "Wayne Wolf", "Wei Zhang"]}]}, {"DBLP title": "MPA: Parallelizing an Application onto a Multicore Platform Made Easy.", "DBLP authors": ["Jean-Yves Mignolet", "Rogier Baert", "Thomas J. Ashby", "Prabhat Avasare", "Hye-On Jang", "Jae Cheol Son"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.46", "OA papers": [{"PaperId": "https://openalex.org/W2017445257", "PaperTitle": "MPA: Parallelizing an Application onto a Multicore Platform Made Easy", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Imec": 4.0, "Samsung (United States)": 2.0}, "Authors": ["J.-Y. Mignolet", "Rogier Baert", "T J Ashby", "Prabhat Avasare", "Se Hyeon Jang", "Jae Sung Son"]}]}, {"DBLP title": "Software Standards for the Multicore Era.", "DBLP authors": ["Jim Holt", "Anant Agarwal", "Sven Brehmer", "Max J. Domeika", "Patrick Griffin", "Frank Schirrmeister"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.48", "OA papers": [{"PaperId": "https://openalex.org/W2011868109", "PaperTitle": "Software Standards for the Multicore Era", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"The University of Texas at Austin": 1.0, "Massachusetts Institute of Technology": 1.0, "PolyCore Software, USA": 1.0, "Clemson University": 1.0, "Tilera#TAB#": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Jason D. Holt", "Ashok Agarwal", "S. Brehmer", "Max J. Domeika", "Peter B. Griffin", "Frank Schirrmeister"]}]}, {"DBLP title": "Memory Subsystems in High-End Routers.", "DBLP authors": ["Feng Wang", "Mounir Hamdi"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.45", "OA papers": [{"PaperId": "https://openalex.org/W2000038758", "PaperTitle": "Memory Subsystems in High-End Routers", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Feng Wang", "Mohd Hamdi"]}]}, {"DBLP title": "Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics.", "DBLP authors": ["Christopher Batten", "Ajay Joshi", "Jason Orcutt", "Anatol Khilo", "Benjamin Moss", "Charles Holzwarth", "Milos A. Popovic", "Hanqing Li", "Henry I. Smith", "Judy L. Hoyt", "Franz X. K\u00e4rtner", "Rajeev J. Ram", "Vladimir Stojanovic", "Krste Asanovic"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.60", "OA papers": [{"PaperId": "https://openalex.org/W2128784961", "PaperTitle": "Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics", "Year": 2009, "CitationCount": 192, "EstimatedCitation": 192, "Affiliations": {"Massachusetts Institute of Technology": 13.0, "University of California, Berkeley": 1.0}, "Authors": ["Carrie Batten", "Amit Joshi", "John A. Orcutt", "Anatol Khilo", "Bernard Moss", "C.W. Holzwarth", "Milorad Popovic", "Hanqing Li", "Howard A. Smith", "Jeffrey J. Hoyt", "Franz X. K\u00e4rtner", "Rajeev J. Ram", "Vladimir Stojanovic", "Krste Asanovic"]}]}, {"DBLP title": "Practical High-Throughput Crossbar Scheduling.", "DBLP authors": ["Nikos Chrysos", "Giorgos Dimitrakopoulos"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.71", "OA papers": [{"PaperId": "https://openalex.org/W2134495148", "PaperTitle": "Practical High-Throughput Crossbar Scheduling", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Foundation for Research and Technology Hellas": 2.0}, "Authors": ["Nikolaos Chrysos", "George Dimitrakopoulos"]}]}, {"DBLP title": "Coherency Hub Design for Multisocket Sun Servers with CoolThreads Technology.", "DBLP authors": ["John R. Feehrer", "Paul Rotker", "Milton Shih", "Paul Gingras", "Peter Yakutis", "Stephen Phillips", "John Heath"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.62", "OA papers": [{"PaperId": "https://openalex.org/W2068334544", "PaperTitle": "Coherency Hub Design for Multisocket Sun Servers with CoolThreads Technology", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["John R. Feehrer", "P. Rotker", "M. Shih", "Paul Gingras", "P. Yakutis", "Sidney F. Phillips", "James R. Heath"]}]}, {"DBLP title": "Express Virtual Channels with Capacitively Driven Global Links.", "DBLP authors": ["Tushar Krishna", "Amit Kumar", "Li-Shiuan Peh", "Jacob Postman", "Patrick Chiang", "Mattan Erez"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.64", "OA papers": [{"PaperId": "https://openalex.org/W2016737817", "PaperTitle": "Express Virtual Channels with Capacitively Driven Global Links", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Princeton University": 3.0, "Oregon State University": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Tushar Krishna", "Ashok Kumar", "Li-Shiuan Peh", "Jacob Postman", "Pen-Chi Chiang", "Mattan Erez"]}]}, {"DBLP title": "A High-Speed Optical Multidrop Bus for Computer Interconnections.", "DBLP authors": ["Michael R. T. Tan", "Paul Rosenberg", "Jong Souk Yeo", "Moray McLaren", "Sagi Mathai", "Terry Morris", "Huei Pei Kuo", "Joseph Straznicky", "Norman P. Jouppi", "Shih-Yuan Wang"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.57", "OA papers": [{"PaperId": "https://openalex.org/W2104135477", "PaperTitle": "A High-Speed Optical Multidrop Bus for Computer Interconnections", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Hewlett-Packard (United States)": 9.5, "Quantum Group (United States)": 0.5}, "Authors": ["Ming Jen Tan", "Philip S. Rosenberg", "Jong-Souk Yeo", "Margaret McLaren", "Sagi Mathai", "Gordon Cook", "Huei Pei Kuo", "Joseph Straznicky", "Norman P. Jouppi", "Shih-Yuan Wang"]}]}, {"DBLP title": "Photonic NoCs: System-Level Design Exploration.", "DBLP authors": ["Michele Petracca", "Benjamin G. Lee", "Keren Bergman", "Luca P. Carloni"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.70", "OA papers": [{"PaperId": "https://openalex.org/W2113032649", "PaperTitle": "Photonic NoCs: System-Level Design Exploration", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Columbia University": 4.0}, "Authors": ["Michele Petracca", "Byounghoon Lee", "Keren Bergman", "Luca P. Carloni"]}]}, {"DBLP title": "Dynamic Multicore Resource Management: A Machine Learning Approach.", "DBLP authors": ["Jos\u00e9 F. Mart\u00ednez", "Engin Ipek"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.77", "OA papers": [{"PaperId": "https://openalex.org/W2080360626", "PaperTitle": "Dynamic Multicore Resource Management: A Machine Learning Approach", "Year": 2009, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Cornell University": 1.0, "University of Rochester": 1.0}, "Authors": ["Jose F. Martinez", "Engin Ipek"]}]}, {"DBLP title": "A Benchmark Characterization of the EEMBC Benchmark Suite.", "DBLP authors": ["Jason A. Poovey", "Thomas M. Conte", "Markus Levy", "Shay Gal-On"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.74", "OA papers": [{"PaperId": "https://openalex.org/W2028665553", "PaperTitle": "A Benchmark Characterization of the EEMBC Benchmark Suite", "Year": 2009, "CitationCount": 139, "EstimatedCitation": 139, "Affiliations": {"Georgia Institute of Technology": 2.0, "EDN Embedded Microprocessor Benchmark Consortium#TAB#": 2.0}, "Authors": ["Jason Poovey", "Thomas M. Conte", "Mark Levy", "Shay Gal-On"]}]}, {"DBLP title": "Real-Time Operating Systems for Small Microcontrollers.", "DBLP authors": ["Tran Nguyen Bao Anh", "Su-Lim Tan"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.86", "OA papers": [{"PaperId": "https://openalex.org/W2072880205", "PaperTitle": "Real-Time Operating Systems for Small Microcontrollers", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Singapore Eng. Center, Singapore, Singapore": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["T. Vu Anh", "Su-Lim Tan"]}]}, {"DBLP title": "Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks.", "DBLP authors": ["Hsiang-Ning Liu", "Yu-Jen Huang", "Jin-Fu Li"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.83", "OA papers": [{"PaperId": "https://openalex.org/W2005756324", "PaperTitle": "Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Central University": 3.0}, "Authors": ["Hsiang-Ning Liu", "Yu-Jen Huang", "Jin-Fu Li"]}]}, {"DBLP title": "Hardware-Software Codesign for High-Speed Signature-based Virus Scanning.", "DBLP authors": ["Ying-Dar Lin", "Po-Ching Lin", "Yuan-Cheng Lai", "Tai-Ying Liu"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.81", "OA papers": [{"PaperId": "https://openalex.org/W2012457916", "PaperTitle": "Hardware-Software Codesign for High-Speed Signature-based Virus Scanning", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "National Chung Cheng University": 1.0, "National Taiwan University of Science and Technology": 1.0, "Thermedical (United States)": 1.0}, "Authors": ["Ying-Dar Lin", "Po-Ching Lin", "Yuan-Cheng Lai", "Taiying Liu"]}]}, {"DBLP title": "Domain Partitioning Technology for Embedded Multicore Processors.", "DBLP authors": ["Tohru Nojiri", "Yuki Kondo", "Naohiko Irie", "Masayuki Ito", "Hajime Sasaki", "Hideo Maejima"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.96", "OA papers": [{"PaperId": "https://openalex.org/W1963686823", "PaperTitle": "Domain Partitioning Technology for Embedded Multicore Processors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Hitachi (Japan)": 3.0, "Renesas Electronics (United States)": 2.0, "Tokyo Institute of Technology": 1.0}, "Authors": ["T. Nojiri", "Yutaka Kondo", "Naohiko Irie", "Masaaki Ito", "Hiroshi Sasaki", "Hideo Maejima"]}]}, {"DBLP title": "A Full HD Multistandard Video Codec for Mobile Applications.", "DBLP authors": ["Motoki Kimura", "Kenichi Iwata", "Seiji Mochizuki", "Hiroshi Ueda", "Masakazu Ehama", "Hiromi Watanabe"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.87", "OA papers": [{"PaperId": "https://openalex.org/W2123169832", "PaperTitle": "A Full HD Multistandard Video Codec for Mobile Applications", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Renesas Electronics (Japan)": 6.0}, "Authors": ["M. Kimura", "Kakuya Iwata", "Seibu Mochizuki", "Hideo Ueda", "Masakazu Ehama", "Hiroshi Watanabe"]}]}, {"DBLP title": "Real-Time Object Recognition with Neuro-Fuzzy Controlled Workload-Aware Task Pipelining.", "DBLP authors": ["Joo-Young Kim", "Minsu Kim", "Seungjin Lee", "Jinwook Oh", "Sejong Oh", "Hoi-Jun Yoo"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.102", "OA papers": [{"PaperId": "https://openalex.org/W2018763489", "PaperTitle": "Real-Time Object Recognition with Neuro-Fuzzy Controlled Workload-Aware Task Pipelining", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Korea Institute of Science & Technology Information": 6.0}, "Authors": ["Joo Sung Kim", "Min-su Kim", "Seungjin Lee", "Jinwook Oh", "Sejong Oh", "Hoi-Jun Yoo"]}]}, {"DBLP title": "Architecture Design of Versatile Recognition Processor for Sensornet Applications.", "DBLP authors": ["Yuichi Hori", "Yuya Hanai", "Jun Nishimura", "Tadahiro Kuroda"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.93", "OA papers": [{"PaperId": "https://openalex.org/W2130934995", "PaperTitle": "Architecture Design of Versatile Recognition Processor for Sensornet Applications", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Keio University": 4.0}, "Authors": ["Y. Hori", "Yoshiteru Hanai", "Jun Nishimura", "Tadahiro Kuroda"]}]}, {"DBLP title": "A QVGA-Size Pixel-Parallel Image Processor for 1, 000-fps Vision.", "DBLP authors": ["Takashi Komuro", "Atsushi Iwashita", "Masatoshi Ishikawa"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.89", "OA papers": [{"PaperId": "https://openalex.org/W2120339890", "PaperTitle": "A QVGA-Size Pixel-Parallel Image Processor for 1,000-fps Vision", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"The University of Tokyo": 3.0}, "Authors": ["Takashi Komuro", "Akinori Iwashita", "M. Ishikawa"]}]}, {"DBLP title": "Architecting Storage for the Cloud Computing Era.", "DBLP authors": ["Sudhanva Gurumurthi"], "year": 2009, "doi": "https://doi.org/10.1109/MM.2009.92", "OA papers": [{"PaperId": "https://openalex.org/W2120007026", "PaperTitle": "Architecting Storage for the Cloud Computing Era", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Virginia": 1.0}, "Authors": ["Sudhanva Gurumurthi"]}]}]