===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.7205 seconds

  ----Wall Time----  ----Name----
    4.4766 ( 12.5%)  FIR Parser
   16.5391 ( 46.3%)  'firrtl.circuit' Pipeline
    1.5177 (  4.2%)    'firrtl.module' Pipeline
    1.3382 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1795 (  0.5%)      LowerCHIRRTLPass
    0.1089 (  0.3%)    InferWidths
    0.7705 (  2.2%)    InferResets
    0.0215 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0206 (  0.1%)    PrefixModules
    0.7648 (  2.1%)    LowerFIRRTLTypes
    6.8822 ( 19.3%)    'firrtl.module' Pipeline
    0.9119 (  2.6%)      ExpandWhens
    0.0221 (  0.1%)      RemoveResets
    5.9482 ( 16.7%)      Canonicalizer
    0.4004 (  1.1%)    Inliner
    1.2395 (  3.5%)    IMConstProp
    0.0313 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.3214 ( 12.1%)    'firrtl.module' Pipeline
    4.3214 ( 12.1%)      Canonicalizer
    0.3897 (  1.1%)    CreateSiFiveMetadata
    0.1230 (  0.3%)    EmitOMIR
    0.0300 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.0104 ( 11.2%)  LowerFIRRTLToHW
    0.0325 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.2156 ( 20.2%)  'hw.module' Pipeline
    0.8677 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.8748 ( 13.6%)    Canonicalizer
    0.6265 (  1.8%)    HWCleanup
    0.0799 (  0.2%)    HWLegalizeModules
    0.7667 (  2.1%)    PrettifyVerilog
    3.4757 (  9.7%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   35.7205 (100.0%)  Total

{
  totalTime: 35.754,
  maxMemory: 672600064
}
