\hypertarget{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e}{}\doxysection{Peripheral LPUART clock source selection}
\label{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e}\index{Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gac7294b402d602c665ceb12f2f65f2483}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gabbc3f69ae413e1f3cd98dbf7cc1022e9}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc899330ac150c5a6c3c491df3cbcd15}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga13365e31cbed9cd0aeff881e798b91be}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga43955e13ed54563d534e531d36c24db8}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+LSE}}~RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga13365e31cbed9cd0aeff881e798b91be}\label{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga13365e31cbed9cd0aeff881e798b91be}} 
\index{Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}!LL\_RCC\_LPUART1\_CLKSOURCE\_HSI@{LL\_RCC\_LPUART1\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_LPUART1\_CLKSOURCE\_HSI@{LL\_RCC\_LPUART1\_CLKSOURCE\_HSI}!Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LPUART1\_CLKSOURCE\_HSI}{LL\_RCC\_LPUART1\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}}}

HSI clock used as LPUART1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga43955e13ed54563d534e531d36c24db8}\label{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga43955e13ed54563d534e531d36c24db8}} 
\index{Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}!LL\_RCC\_LPUART1\_CLKSOURCE\_LSE@{LL\_RCC\_LPUART1\_CLKSOURCE\_LSE}}
\index{LL\_RCC\_LPUART1\_CLKSOURCE\_LSE@{LL\_RCC\_LPUART1\_CLKSOURCE\_LSE}!Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LPUART1\_CLKSOURCE\_LSE}{LL\_RCC\_LPUART1\_CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+LSE~RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL}

LSE clock used as LPUART1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gac7294b402d602c665ceb12f2f65f2483}\label{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gac7294b402d602c665ceb12f2f65f2483}} 
\index{Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}!LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1@{LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1}}
\index{LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1@{LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1}!Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1}{LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1~0x00000000U}

PCLK1 clock used as LPUART1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gabbc3f69ae413e1f3cd98dbf7cc1022e9}\label{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gabbc3f69ae413e1f3cd98dbf7cc1022e9}} 
\index{Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}!LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK}!Peripheral LPUART clock source selection@{Peripheral LPUART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK}{LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc899330ac150c5a6c3c491df3cbcd15}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}}}

SYSCLK clock used as LPUART1 clock source 