# finite_state_machine
FSM in SystemVerilog
