C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1"   -part LFXP2_5E  -package TN144C  -grade -6    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synlog\report\impl1_premap.xml  -oedif  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1.edi"  -conchk_prepass  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1_cck.rpt"   -autoconstraint  -freq 1.000   "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\syntmp\impl1.plg"  -osyn  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_prem.srd"  -prjdir  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\"  -prjname  impl1_syn  -log  "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synlog\impl1_premap.srr" 
rc:1 success:1 runtime:0
file:D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1.edi|io:o|time:1495580524|size:18854|exec:0
file:D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1_cck.rpt|io:o|time:1495582931|size:2265|exec:0
file:D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_mult.srs|io:i|time:1495582931|size:2055|exec:0
file:D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_prem.srd|io:o|time:1495582931|size:2826|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\xp2.v|io:i|time:1480978424|size:89401|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1480978424|size:40584|exec:0
file:"D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\syntmp\impl1.plg"|io:o|time:0|size:0|exec:0
file:D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_prem.srd|io:o|time:1495582931|size:2826|exec:0
file:D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synlog\impl1_premap.srr|io:o|time:1495582931|size:3295|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1480979290|size:19188224|exec:1
file:C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1480980888|size:23047168|exec:1
