Startpoint: _19491_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19459_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.27    2.27   clock network delay (propagated)
                  0.08    0.00    2.27 ^ _19491_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.05    0.64    2.91 v _19491_/Q (sky130_fd_sc_hd__dfxtp_4)
     3    0.00                           CPU_src2_value_a3[9] (net)
                  0.05    0.00    2.91 v _19459_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          2.52    2.52   clock network delay (propagated)
                          0.00    2.52   clock reconvergence pessimism
                                  2.52 ^ _19459_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.03    2.50   library hold time
                                  2.50   data required time
-----------------------------------------------------------------------------
                                  2.50   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


