encode.v,verilog,xil_defaultlib,../../../../Lab1.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v,incdir="../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
serdes_10_to_1.v,verilog,xil_defaultlib,../../../../Lab1.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,incdir="../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
srldelay.v,verilog,xil_defaultlib,../../../../Lab1.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,incdir="../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
hdmi_tx_v1_0.v,verilog,xil_defaultlib,../../../../Lab1.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,incdir="../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
hdmi_tx_0.v,verilog,xil_defaultlib,../../../../Lab1.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,incdir="../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
