<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
    <xd:fcnMap xd:fcnName="cmac_0" xd:type="RTLKernel" xd:clockId="0" xd:flow="explicit" xd:componentRef="cmac_0">
        <xd:ctrlReg xd:busInterface="S_AXILITE" xd:portInterfaceType="axilite" xd:name="control" xd:type="ap_ctrl_none" xd:offset="0x0"/>
        <xd:arg xd:name="gt_reset_reg" xd:swRootName="gt_reset_reg" xd:dataWidth="32" xd:offset="0x0000" xd:portInterfaceType="axilite" xd:direction="in" xd:id="0" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="reset_reg" xd:swRootName="reset_reg" xd:dataWidth="32" xd:offset="0x0004" xd:portInterfaceType="axilite" xd:direction="in" xd:id="1" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="mode" xd:swRootName="mode" xd:dataWidth="32" xd:offset="0x0008" xd:portInterfaceType="axilite" xd:direction="in" xd:id="2" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="conf_tx" xd:swRootName="conf_tx" xd:dataWidth="32" xd:offset="0x000C" xd:portInterfaceType="axilite" xd:direction="in" xd:id="3" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="conf_rx" xd:swRootName="conf_rx" xd:dataWidth="32" xd:offset="0x0014" xd:portInterfaceType="axilite" xd:direction="in" xd:id="4" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="core_mode" xd:swRootName="core_mode" xd:dataWidth="32" xd:offset="0x0020" xd:portInterfaceType="axilite" xd:direction="in" xd:id="5" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="version" xd:swRootName="version" xd:dataWidth="32" xd:offset="0x0024" xd:portInterfaceType="axilite" xd:direction="in" xd:id="6" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="gt_loopback" xd:swRootName="gt_loopback" xd:dataWidth="32" xd:offset="0x0090" xd:portInterfaceType="axilite" xd:direction="in" xd:id="7" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="user_reg0" xd:swRootName="user_reg0" xd:dataWidth="32" xd:offset="0x00CC" xd:portInterfaceType="axilite" xd:direction="in" xd:id="8" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_status" xd:swRootName="stat_tx_status" xd:dataWidth="32" xd:offset="0x0200" xd:portInterfaceType="axilite" xd:direction="in" xd:id="9" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_status" xd:swRootName="stat_rx_status" xd:dataWidth="32" xd:offset="0x0204" xd:portInterfaceType="axilite" xd:direction="in" xd:id="10" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_status" xd:swRootName="stat_status" xd:dataWidth="32" xd:offset="0x0208" xd:portInterfaceType="axilite" xd:direction="in" xd:id="11" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_block_lock" xd:swRootName="stat_rx_block_lock" xd:dataWidth="32" xd:offset="0x020C" xd:portInterfaceType="axilite" xd:direction="in" xd:id="12" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_lane_sync" xd:swRootName="stat_rx_lane_sync" xd:dataWidth="32" xd:offset="0x0210" xd:portInterfaceType="axilite" xd:direction="in" xd:id="13" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_lane_sync_err" xd:swRootName="stat_rx_lane_sync_err" xd:dataWidth="32" xd:offset="0x0214" xd:portInterfaceType="axilite" xd:direction="in" xd:id="14" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_an_link_ctl" xd:swRootName="stat_an_link_ctl" xd:dataWidth="32" xd:offset="0x0260" xd:portInterfaceType="axilite" xd:direction="in" xd:id="15" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_lt_status" xd:swRootName="stat_lt_status" xd:dataWidth="32" xd:offset="0x0264" xd:portInterfaceType="axilite" xd:direction="in" xd:id="16" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_pm_tick" xd:swRootName="stat_pm_tick" xd:dataWidth="32" xd:offset="0x02B0" xd:portInterfaceType="axilite" xd:direction="in" xd:id="17" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_cycle_count" xd:swRootName="stat_cycle_count" xd:dataWidth="64" xd:offset="0x02B8" xd:portInterfaceType="axilite" xd:direction="in" xd:id="18" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets" xd:swRootName="stat_tx_total_packets" xd:dataWidth="64" xd:offset="0x0500" xd:portInterfaceType="axilite" xd:direction="in" xd:id="19" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_good_packets" xd:swRootName="stat_tx_total_good_packets" xd:dataWidth="64" xd:offset="0x0508" xd:portInterfaceType="axilite" xd:direction="in" xd:id="20" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_bytes" xd:swRootName="stat_tx_total_bytes" xd:dataWidth="64" xd:offset="0x0510" xd:portInterfaceType="axilite" xd:direction="in" xd:id="21" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_good_bytes" xd:swRootName="stat_tx_total_good_bytes" xd:dataWidth="64" xd:offset="0x0518" xd:portInterfaceType="axilite" xd:direction="in" xd:id="22" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_64B" xd:swRootName="stat_tx_total_packets_64B" xd:dataWidth="64" xd:offset="0x0520" xd:portInterfaceType="axilite" xd:direction="in" xd:id="23" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_65_127B" xd:swRootName="stat_tx_total_packets_65_127B" xd:dataWidth="64" xd:offset="0x0528" xd:portInterfaceType="axilite" xd:direction="in" xd:id="24" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_128_255B" xd:swRootName="stat_tx_total_packets_128_255B" xd:dataWidth="64" xd:offset="0x0530" xd:portInterfaceType="axilite" xd:direction="in" xd:id="25" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_256_511B" xd:swRootName="stat_tx_total_packets_256_511B" xd:dataWidth="64" xd:offset="0x0538" xd:portInterfaceType="axilite" xd:direction="in" xd:id="26" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_512_1023B" xd:swRootName="stat_tx_total_packets_512_1023B" xd:dataWidth="64" xd:offset="0x0540" xd:portInterfaceType="axilite" xd:direction="in" xd:id="27" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_1024_1518B" xd:swRootName="stat_tx_total_packets_1024_1518B" xd:dataWidth="64" xd:offset="0x0548" xd:portInterfaceType="axilite" xd:direction="in" xd:id="28" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_1519_1522B" xd:swRootName="stat_tx_total_packets_1519_1522B" xd:dataWidth="64" xd:offset="0x0550" xd:portInterfaceType="axilite" xd:direction="in" xd:id="29" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_1523_1548B" xd:swRootName="stat_tx_total_packets_1523_1548B" xd:dataWidth="64" xd:offset="0x0558" xd:portInterfaceType="axilite" xd:direction="in" xd:id="30" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_1549_2047B" xd:swRootName="stat_tx_total_packets_1549_2047B" xd:dataWidth="64" xd:offset="0x0560" xd:portInterfaceType="axilite" xd:direction="in" xd:id="31" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_2048_4095B" xd:swRootName="stat_tx_total_packets_2048_4095B" xd:dataWidth="64" xd:offset="0x0568" xd:portInterfaceType="axilite" xd:direction="in" xd:id="32" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_4096_8191B" xd:swRootName="stat_tx_total_packets_4096_8191B" xd:dataWidth="64" xd:offset="0x0570" xd:portInterfaceType="axilite" xd:direction="in" xd:id="33" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_8192_9215B" xd:swRootName="stat_tx_total_packets_8192_9215B" xd:dataWidth="64" xd:offset="0x0578" xd:portInterfaceType="axilite" xd:direction="in" xd:id="34" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_large" xd:swRootName="stat_tx_total_packets_large" xd:dataWidth="64" xd:offset="0x0580" xd:portInterfaceType="axilite" xd:direction="in" xd:id="35" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_packets_small" xd:swRootName="stat_tx_total_packets_small" xd:dataWidth="64" xd:offset="0x0588" xd:portInterfaceType="axilite" xd:direction="in" xd:id="36" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_total_bad_fcs" xd:swRootName="stat_tx_total_bad_fcs" xd:dataWidth="64" xd:offset="0x05B8" xd:portInterfaceType="axilite" xd:direction="in" xd:id="37" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_pause" xd:swRootName="stat_tx_pause" xd:dataWidth="64" xd:offset="0x05F0" xd:portInterfaceType="axilite" xd:direction="in" xd:id="38" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_tx_user_pause" xd:swRootName="stat_tx_user_pause" xd:dataWidth="64" xd:offset="0x05F8" xd:portInterfaceType="axilite" xd:direction="in" xd:id="39" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets" xd:swRootName="stat_rx_total_packets" xd:dataWidth="64" xd:offset="0x0608" xd:portInterfaceType="axilite" xd:direction="in" xd:id="40" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_good_packets" xd:swRootName="stat_rx_total_good_packets" xd:dataWidth="64" xd:offset="0x0610" xd:portInterfaceType="axilite" xd:direction="in" xd:id="41" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_bytes" xd:swRootName="stat_rx_total_bytes" xd:dataWidth="64" xd:offset="0x0618" xd:portInterfaceType="axilite" xd:direction="in" xd:id="42" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_good_bytes" xd:swRootName="stat_rx_total_good_bytes" xd:dataWidth="64" xd:offset="0x0620" xd:portInterfaceType="axilite" xd:direction="in" xd:id="43" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_64B" xd:swRootName="stat_rx_total_packets_64B" xd:dataWidth="64" xd:offset="0x0628" xd:portInterfaceType="axilite" xd:direction="in" xd:id="44" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_65_127B" xd:swRootName="stat_rx_total_packets_65_127B" xd:dataWidth="64" xd:offset="0x0630" xd:portInterfaceType="axilite" xd:direction="in" xd:id="45" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_128_255B" xd:swRootName="stat_rx_total_packets_128_255B" xd:dataWidth="64" xd:offset="0x0638" xd:portInterfaceType="axilite" xd:direction="in" xd:id="46" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_256_511B" xd:swRootName="stat_rx_total_packets_256_511B" xd:dataWidth="64" xd:offset="0x0640" xd:portInterfaceType="axilite" xd:direction="in" xd:id="47" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_512_1023B" xd:swRootName="stat_rx_total_packets_512_1023B" xd:dataWidth="64" xd:offset="0x0648" xd:portInterfaceType="axilite" xd:direction="in" xd:id="48" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_1024_1518B" xd:swRootName="stat_rx_total_packets_1024_1518B" xd:dataWidth="64" xd:offset="0x0650" xd:portInterfaceType="axilite" xd:direction="in" xd:id="49" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_1519_1522B" xd:swRootName="stat_rx_total_packets_1519_1522B" xd:dataWidth="64" xd:offset="0x0658" xd:portInterfaceType="axilite" xd:direction="in" xd:id="50" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_1523_1548B" xd:swRootName="stat_rx_total_packets_1523_1548B" xd:dataWidth="64" xd:offset="0x0660" xd:portInterfaceType="axilite" xd:direction="in" xd:id="51" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_1549_2047B" xd:swRootName="stat_rx_total_packets_1549_2047B" xd:dataWidth="64" xd:offset="0x0668" xd:portInterfaceType="axilite" xd:direction="in" xd:id="52" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_2048_4095B" xd:swRootName="stat_rx_total_packets_2048_4095B" xd:dataWidth="64" xd:offset="0x0670" xd:portInterfaceType="axilite" xd:direction="in" xd:id="53" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_4096_8191B" xd:swRootName="stat_rx_total_packets_4096_8191B" xd:dataWidth="64" xd:offset="0x0678" xd:portInterfaceType="axilite" xd:direction="in" xd:id="54" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_8192_9215B" xd:swRootName="stat_rx_total_packets_8192_9215B" xd:dataWidth="64" xd:offset="0x0680" xd:portInterfaceType="axilite" xd:direction="in" xd:id="55" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_large" xd:swRootName="stat_rx_total_packets_large" xd:dataWidth="64" xd:offset="0x0688" xd:portInterfaceType="axilite" xd:direction="in" xd:id="56" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_small" xd:swRootName="stat_rx_total_packets_small" xd:dataWidth="64" xd:offset="0x0690" xd:portInterfaceType="axilite" xd:direction="in" xd:id="57" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_undersize" xd:swRootName="stat_rx_total_packets_undersize" xd:dataWidth="64" xd:offset="0x0698" xd:portInterfaceType="axilite" xd:direction="in" xd:id="58" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_fragmented" xd:swRootName="stat_rx_total_packets_fragmented" xd:dataWidth="64" xd:offset="0x06A0" xd:portInterfaceType="axilite" xd:direction="in" xd:id="59" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_oversize" xd:swRootName="stat_rx_total_packets_oversize" xd:dataWidth="64" xd:offset="0x06A8" xd:portInterfaceType="axilite" xd:direction="in" xd:id="60" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_toolong" xd:swRootName="stat_rx_total_packets_toolong" xd:dataWidth="64" xd:offset="0x06B0" xd:portInterfaceType="axilite" xd:direction="in" xd:id="61" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_packets_jabber" xd:swRootName="stat_rx_total_packets_jabber" xd:dataWidth="64" xd:offset="0x06B8" xd:portInterfaceType="axilite" xd:direction="in" xd:id="62" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_total_bad_fcs" xd:swRootName="stat_rx_total_bad_fcs" xd:dataWidth="64" xd:offset="0x06C0" xd:portInterfaceType="axilite" xd:direction="in" xd:id="63" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_packets_bad_fcs" xd:swRootName="stat_rx_packets_bad_fcs" xd:dataWidth="64" xd:offset="0x06C8" xd:portInterfaceType="axilite" xd:direction="in" xd:id="64" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_stomped_fcs" xd:swRootName="stat_rx_stomped_fcs" xd:dataWidth="64" xd:offset="0x06D0" xd:portInterfaceType="axilite" xd:direction="in" xd:id="65" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_pause" xd:swRootName="stat_rx_pause" xd:dataWidth="64" xd:offset="0x06F8" xd:portInterfaceType="axilite" xd:direction="in" xd:id="66" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="stat_rx_user_pause" xd:swRootName="stat_rx_user_pause" xd:dataWidth="64" xd:offset="0x0700" xd:portInterfaceType="axilite" xd:direction="in" xd:id="67" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="rsfec_config_ind_corr" xd:swRootName="rsfec_config_ind_corr" xd:dataWidth="32" xd:offset="0x1000" xd:portInterfaceType="axilite" xd:direction="in" xd:id="68" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="rsfec_config_enable" xd:swRootName="rsfec_config_enable" xd:dataWidth="32" xd:offset="0x107C" xd:portInterfaceType="axilite" xd:direction="in" xd:id="69" xd:busInterfaceRef="S_AXILITE"/>
        <xd:arg xd:name="S_AXIS" xd:swRootName="S_AXIS" xd:dataWidth="512" xd:offset="0x0" xd:portInterfaceType="axis" xd:direction="in" xd:busInterfaceRef="S_AXIS"/>
        <xd:arg xd:name="M_AXIS" xd:swRootName="M_AXIS" xd:dataWidth="512" xd:offset="0x0" xd:portInterfaceType="axis" xd:direction="out" xd:busInterfaceRef="M_AXIS"/>
    </xd:fcnMap>
</xd:repository>
