// Seed: 2645579178
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    output wand id_4,
    input supply0 id_5,
    input wor id_6,
    output tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    output wand id_10,
    output supply0 id_11,
    input wor id_12,
    output wor id_13,
    output wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    input wor id_17
    , id_26, id_27,
    output tri0 module_0,
    input supply0 id_19,
    output tri id_20,
    input tri0 id_21,
    output supply0 id_22,
    output supply1 id_23,
    input supply0 id_24
);
  assign id_27 = 1;
  assign id_4  = id_15 ? id_3 : id_24 ? 1'b0 : 1;
  wire id_28;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input tri0 id_5
);
  wire id_7, id_8;
  module_0(
      id_1,
      id_5,
      id_0,
      id_1,
      id_0,
      id_4,
      id_5,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_5,
      id_0,
      id_2,
      id_5,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3
  );
endmodule
