#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 03 17:50:49 2020
# Process ID: 1484
# Log file: C:/Users/Sanuj Kulshrestha/Documents/Xilinx-Workspace/PWM/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Sanuj Kulshrestha/Documents/Xilinx-Workspace/PWM/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Sanuj Kulshrestha/Documents/Xilinx-Workspace/PWM/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin P95 [get_ports {duticycle[7]}]
endgroup
startgroup
set_property package_pin P92 [get_ports {duticycle[7]}]
endgroup
startgroup
set_property package_pin P95 [get_ports pwm_out]
endgroup
startgroup
set_property package_pin P87 [get_ports clk]
endgroup
startgroup
set_property package_pin P92 [get_ports {duticycle[7]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {duticycle[0]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {duticycle[1]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {duticycle[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {duticycle[3]}]
endgroup
startgroup
set_property package_pin P83 [get_ports {duticycle[4]}]
endgroup
startgroup
set_property package_pin P82 [get_ports {duticycle[5]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {duticycle[6]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {duticycle[7]}]
endgroup
save_constraints
