{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350994666173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350994666173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:17:46 2012 " "Processing started: Tue Oct 23 14:17:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350994666173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350994666173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memories -c memories " "Command: quartus_map --read_settings_files=on --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350994666174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1350994666604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memories.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memories " "Found entity 1: memories" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350994666667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350994666667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350994667267 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350994667267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350994667267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350994667273 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350994667273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350994667273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350994667279 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350994667279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350994667279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350994667286 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350994667286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350994667286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extled.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file extled.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtLED-bhv " "Found design unit 1: ExtLED-bhv" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350994667292 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtLED " "Found entity 1: ExtLED" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350994667292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350994667292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memories " "Elaborating entity \"memories\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1350994667341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtLED ExtLED:inst1 " "Elaborating entity \"ExtLED\" for hierarchy \"ExtLED:inst1\"" {  } { { "memories.bdf" "inst1" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -440 496 776 -312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350994667345 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED ExtLED.vhdl(138) " "VHDL Process Statement warning at ExtLED.vhdl(138): signal \"LED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350994667349 "|memories|ExtLED:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED ExtLED.vhdl(139) " "VHDL Process Statement warning at ExtLED.vhdl(139): signal \"LED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350994667349 "|memories|ExtLED:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED ExtLED.vhdl(140) " "VHDL Process Statement warning at ExtLED.vhdl(140): signal \"LED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350994667349 "|memories|ExtLED:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "memories.bdf" "LEDs_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -208 848 984 -32 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350994667352 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read LEDs.vhd(62) " "VHDL Process Statement warning at LEDs.vhd(62): signal \"read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350994667356 "|memories|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "luminosity_reg LEDs.vhd(71) " "VHDL Process Statement warning at LEDs.vhd(71): signal \"luminosity_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350994667356 "|memories|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "luminosity_reg LEDs.vhd(79) " "VHDL Process Statement warning at LEDs.vhd(79): signal \"luminosity_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350994667356 "|memories|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_reg LEDs.vhd(88) " "VHDL Process Statement warning at LEDs.vhd(88): signal \"LEDs_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350994667356 "|memories|LEDs:LEDs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "memories.bdf" "decoder_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -272 216 352 -136 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350994667359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "memories.bdf" "ROM_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -192 424 544 -72 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350994667375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "memories.bdf" "RAM_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -192 624 768 -72 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350994667391 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst controller " "Node instance \"inst\" instantiates undefined entity \"controller\"" {  } { { "memories.bdf" "inst" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -40 -240 8 88 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1350994667394 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rom_block_0 ROM_Block " "Node instance \"rom_block_0\" instantiates undefined entity \"ROM_Block\"" {  } { { "../vhdl/ROM.vhd" "rom_block_0" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM.vhd" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1350994667394 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350994667521 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 23 14:17:47 2012 " "Processing ended: Tue Oct 23 14:17:47 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350994667521 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350994667521 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350994667521 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350994667521 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350994668143 ""}
