Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  6 08:58:34 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.222    -6358.761                   1580                11773        0.053        0.000                      0                11773        0.067        0.000                       0                  5903  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_SP_OV_TIMER_CLK_0  {0.000 1.111}        2.222           450.000         
  clk_out1_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_TIMER_CLK_0  {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          0.611        0.000                      0                 9741        0.053        0.000                      0                 9741        4.020        0.000                       0                  4916  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     2  
  clk_out1_SP_OV_TIMER_CLK_0       -5.263    -1469.576                    625                  937        0.069        0.000                      0                  937        0.067        0.000                       0                   709  
  clk_out1_SP_OV_clk_wiz_0_0        3.029        0.000                      0                  268        0.262        0.000                      0                  268        3.500        0.000                       0                   270  
  clkfbout_SP_OV_TIMER_CLK_0                                                                                                                                                    5.845        0.000                       0                     3  
  clkfbout_SP_OV_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_TIMER_CLK_0  clk_fpga_0                       -4.309       -4.309                      1                    1        1.372        0.000                      0                    1  
clk_fpga_0                  clk_out1_SP_OV_TIMER_CLK_0       -6.222    -4418.771                    822                  822        1.728        0.000                      0                  822  
clk_fpga_0                  clk_out1_SP_OV_clk_wiz_0_0       -5.109    -1712.196                    392                  392        1.658        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 1.450ns (15.930%)  route 7.652ns (84.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=22, routed)          7.652    12.133    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[27]
    SLICE_X49Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.648    12.827    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X49Y111        FDRE (Setup_fdre_C_D)       -0.058    12.744    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 1.450ns (16.178%)  route 7.513ns (83.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=22, routed)          7.513    11.993    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_wdata[27]
    SLICE_X49Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.647    12.826    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)       -0.058    12.743    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 1.450ns (16.175%)  route 7.514ns (83.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=22, routed)          7.514    11.995    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[12]
    SLICE_X38Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.648    12.827    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X38Y113        FDRE (Setup_fdre_C_D)       -0.028    12.774    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 1.450ns (16.365%)  route 7.410ns (83.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=22, routed)          7.410    11.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/s_axi_wdata[8]
    SLICE_X49Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.645    12.824    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                         clock pessimism              0.129    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X49Y115        FDRE (Setup_fdre_C_D)       -0.058    12.741    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.450ns (16.394%)  route 7.395ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=22, routed)          7.395    11.875    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[25]
    SLICE_X43Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.648    12.827    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X43Y114        FDRE (Setup_fdre_C_D)       -0.062    12.740    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 1.600ns (17.895%)  route 7.341ns (82.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=22, routed)          7.341    11.822    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[12]
    SLICE_X53Y124        LUT3 (Prop_lut3_I2_O)        0.150    11.972 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[19]_i_1/O
                         net (fo=1, routed)           0.000    11.972    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/gpio_core_1/D[12]
    SLICE_X53Y124        FDSE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.623    12.802    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y124        FDSE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[19]/C
                         clock pessimism              0.129    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X53Y124        FDSE (Setup_fdse_C_D)        0.075    12.852    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[19]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 1.450ns (16.598%)  route 7.286ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=22, routed)          7.286    11.767    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_wdata[13]
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.651    12.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y110        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X43Y110        FDRE (Setup_fdre_C_D)       -0.093    12.712    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 1.450ns (16.589%)  route 7.291ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=22, routed)          7.291    11.771    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_wdata[27]
    SLICE_X45Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.645    12.824    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                         clock pessimism              0.129    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X45Y116        FDRE (Setup_fdre_C_D)       -0.058    12.741    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 1.450ns (16.703%)  route 7.231ns (83.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=22, routed)          7.231    11.712    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[12]
    SLICE_X40Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.650    12.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X40Y111        FDRE (Setup_fdre_C_D)       -0.081    12.723    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 1.450ns (16.828%)  route 7.166ns (83.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=22, routed)          7.166    11.647    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_wdata[12]
    SLICE_X43Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.647    12.826    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                         clock pessimism              0.129    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X43Y115        FDRE (Setup_fdre_C_D)       -0.093    12.708    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  1.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.222%)  route 0.248ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.542     0.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/s_axi_aclk
    SLICE_X52Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.248     1.267    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[23]
    SLICE_X47Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.813     1.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.070     1.214    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.813%)  route 0.232ns (62.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.544     0.880    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.232     1.252    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/gpio2_io_o[4]
    SLICE_X50Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.805     1.171    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.063     1.199    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[27].reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.865%)  route 0.241ns (63.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.625     0.961    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X51Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[2]/Q
                         net (fo=1, routed)           0.241     1.343    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[29]
    SLICE_X46Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.899     1.265    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X46Y120        FDRE (Hold_fdre_C_D)         0.063     1.289    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.297%)  route 0.233ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.624     0.960    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X50Y122        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.233     1.357    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[23]
    SLICE_X46Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.899     1.265    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y120        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X46Y120        FDRE (Hold_fdre_C_D)         0.075     1.301    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.001%)  route 0.240ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.627     0.963    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X49Y122        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.240     1.344    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X50Y119        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.896     1.262    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y119        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y119        FDRE (Hold_fdre_C_D)         0.063     1.286    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.976%)  route 0.236ns (59.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.624     0.960    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X50Y122        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.236     1.360    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[24]
    SLICE_X48Y119        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.900     1.266    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y119        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X48Y119        FDRE (Hold_fdre_C_D)         0.070     1.297    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.467%)  route 0.257ns (64.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.544     0.880    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.257     1.277    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/gpio2_io_o[5]
    SLICE_X52Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.804     1.170    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.075     1.210    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.969%)  route 0.218ns (51.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.549     0.885    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=7, routed)           0.218     1.266    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]
    SLICE_X48Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.311 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.311    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1_n_0
    SLICE_X48Y88         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.822     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y88         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.091     1.244    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.635     0.971    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.249     1.361    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/gpio_io_o[20]
    SLICE_X50Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.906     1.272    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y103        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.059     1.292    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.442%)  route 0.197ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.544     0.880    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.197     1.204    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/gpio2_io_o[22]
    SLICE_X50Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.805     1.171    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[9]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)        -0.001     1.135    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y111   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y110   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y110   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y113   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y109   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y107   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y112   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y112   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y108   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :          625  Failing Endpoints,  Worst Slack       -5.263ns,  Total Violation    -1469.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.263ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 3.173ns (45.307%)  route 3.830ns (54.693%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 0.700 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.898    -0.818    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.399 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/Q
                         net (fo=4, routed)           1.243     0.843    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[1]
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     1.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.142    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.674 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.788 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.788    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.902 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.902    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.016 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.016    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.130 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.130    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.972     3.415    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp0_in[24]
    SLICE_X46Y106        LUT6 (Prop_lut6_I1_O)        0.306     3.721 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.721    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     4.259 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.796     5.055    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs01_out
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.310     5.365 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.820     6.185    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.646     0.700    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]/C
                         clock pessimism              0.484     1.184    
                         clock uncertainty           -0.057     1.127    
    SLICE_X49Y114        FDRE (Setup_fdre_C_CE)      -0.205     0.922    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 -5.263    

Slack (VIOLATED) :        -5.263ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 3.173ns (45.307%)  route 3.830ns (54.693%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 0.700 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.898    -0.818    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.399 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/Q
                         net (fo=4, routed)           1.243     0.843    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[1]
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     1.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.142    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.674 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.788 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.788    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.902 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.902    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.016 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.016    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.130 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.130    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.972     3.415    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp0_in[24]
    SLICE_X46Y106        LUT6 (Prop_lut6_I1_O)        0.306     3.721 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.721    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     4.259 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.796     5.055    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs01_out
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.310     5.365 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.820     6.185    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.646     0.700    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[9]/C
                         clock pessimism              0.484     1.184    
                         clock uncertainty           -0.057     1.127    
    SLICE_X49Y114        FDRE (Setup_fdre_C_CE)      -0.205     0.922    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 -5.263    

Slack (VIOLATED) :        -5.263ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 3.173ns (45.307%)  route 3.830ns (54.693%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 0.700 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.898    -0.818    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.399 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/Q
                         net (fo=4, routed)           1.243     0.843    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[1]
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     1.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.142    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.674 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.788 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.788    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.902 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.902    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.016 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.016    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.130 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.130    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.972     3.415    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp0_in[24]
    SLICE_X46Y106        LUT6 (Prop_lut6_I1_O)        0.306     3.721 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.721    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     4.259 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.796     5.055    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs01_out
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.310     5.365 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.820     6.185    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.646     0.700    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[5]/C
                         clock pessimism              0.484     1.184    
                         clock uncertainty           -0.057     1.127    
    SLICE_X49Y114        FDRE (Setup_fdre_C_CE)      -0.205     0.922    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 -5.263    

Slack (VIOLATED) :        -5.263ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 3.173ns (45.307%)  route 3.830ns (54.693%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 0.700 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.898    -0.818    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.399 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[1]/Q
                         net (fo=4, routed)           1.243     0.843    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[1]
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     1.142 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.142    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.674 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.788 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.788    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.902 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.902    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.016 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.016    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__2_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.130 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.130    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__3_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.972     3.415    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp0_in[24]
    SLICE_X46Y106        LUT6 (Prop_lut6_I1_O)        0.306     3.721 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.721    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_3__0_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     4.259 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.796     5.055    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs01_out
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.310     5.365 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1/O
                         net (fo=64, routed)          0.820     6.185    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1[31]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.646     0.700    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[8]/C
                         clock pessimism              0.484     1.184    
                         clock uncertainty           -0.057     1.127    
    SLICE_X49Y114        FDRE (Setup_fdre_C_CE)      -0.205     0.922    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 -5.263    

Slack (VIOLATED) :        -5.242ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 3.341ns (47.376%)  route 3.711ns (52.624%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 0.695 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.823    -0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.474 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.041     0.567    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.299     0.866 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.866    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.416 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.530    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.644    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.758    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.872    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.750     3.049    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X42Y110        LUT6 (Prop_lut6_I4_O)        0.306     3.355 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.355    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.929 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.136     5.064    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y114        LUT2 (Prop_lut2_I0_O)        0.310     5.374 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.784     6.159    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.641     0.695    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[15]/C
                         clock pessimism              0.484     1.179    
                         clock uncertainty           -0.057     1.122    
    SLICE_X49Y118        FDRE (Setup_fdre_C_CE)      -0.205     0.917    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 -5.242    

Slack (VIOLATED) :        -5.242ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 3.341ns (47.376%)  route 3.711ns (52.624%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 0.695 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.823    -0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.474 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.041     0.567    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.299     0.866 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.866    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.416 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.530    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.644    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.758    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.872    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.750     3.049    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X42Y110        LUT6 (Prop_lut6_I4_O)        0.306     3.355 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.355    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.929 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.136     5.064    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y114        LUT2 (Prop_lut2_I0_O)        0.310     5.374 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.784     6.159    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.641     0.695    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[19]/C
                         clock pessimism              0.484     1.179    
                         clock uncertainty           -0.057     1.122    
    SLICE_X49Y118        FDRE (Setup_fdre_C_CE)      -0.205     0.917    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 -5.242    

Slack (VIOLATED) :        -5.242ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 3.341ns (47.376%)  route 3.711ns (52.624%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 0.695 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.823    -0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.474 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.041     0.567    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.299     0.866 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.866    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.416 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.530    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.644    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.758    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.872    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.750     3.049    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X42Y110        LUT6 (Prop_lut6_I4_O)        0.306     3.355 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.355    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.929 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.136     5.064    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y114        LUT2 (Prop_lut2_I0_O)        0.310     5.374 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.784     6.159    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.641     0.695    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[1]/C
                         clock pessimism              0.484     1.179    
                         clock uncertainty           -0.057     1.122    
    SLICE_X49Y118        FDRE (Setup_fdre_C_CE)      -0.205     0.917    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 -5.242    

Slack (VIOLATED) :        -5.242ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 3.341ns (47.376%)  route 3.711ns (52.624%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 0.695 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.823    -0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.474 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.041     0.567    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.299     0.866 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.866    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.416 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.530    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.644    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.758    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.872    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.750     3.049    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X42Y110        LUT6 (Prop_lut6_I4_O)        0.306     3.355 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.355    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.929 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.136     5.064    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y114        LUT2 (Prop_lut2_I0_O)        0.310     5.374 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.784     6.159    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.641     0.695    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[20]/C
                         clock pessimism              0.484     1.179    
                         clock uncertainty           -0.057     1.122    
    SLICE_X49Y118        FDRE (Setup_fdre_C_CE)      -0.205     0.917    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 -5.242    

Slack (VIOLATED) :        -5.242ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 3.341ns (47.376%)  route 3.711ns (52.624%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 0.695 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.823    -0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.474 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           1.041     0.567    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.299     0.866 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.866    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.416 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.530 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.530    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.644    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.758    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.872    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.299 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.750     3.049    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[28]
    SLICE_X42Y110        LUT6 (Prop_lut6_I4_O)        0.306     3.355 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.355    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.929 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.136     5.064    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y114        LUT2 (Prop_lut2_I0_O)        0.310     5.374 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.784     6.159    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.641     0.695    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[25]/C
                         clock pessimism              0.484     1.179    
                         clock uncertainty           -0.057     1.122    
    SLICE_X49Y118        FDRE (Setup_fdre_C_CE)      -0.205     0.917    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 -5.242    

Slack (VIOLATED) :        -5.217ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 3.262ns (46.286%)  route 3.786ns (53.714%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 0.693 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.901    -0.815    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[2]/Q
                         net (fo=4, routed)           1.030     0.634    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[2]
    SLICE_X53Y105        LUT1 (Prop_lut1_I0_O)        0.299     0.933 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.933    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry_i_3_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.483 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.483    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.597 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.597    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__0_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.711 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.711    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.825 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.825    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__2_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.939 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.939    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__3_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.053    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__4_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.292 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_carry__5/O[2]
                         net (fo=1, routed)           1.095     3.387    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp[27]
    SLICE_X43Y109        LUT6 (Prop_lut6_I1_O)        0.302     3.689 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.689    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1_i_2_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.259 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_carry__1/CO[2]
                         net (fo=2, routed)           0.780     5.039    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0
    SLICE_X52Y112        LUT2 (Prop_lut2_I0_O)        0.313     5.352 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1/O
                         net (fo=64, routed)          0.880     6.232    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0[31]_i_1_n_0
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.639     0.693    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[4]/C
                         clock pessimism              0.584     1.277    
                         clock uncertainty           -0.057     1.220    
    SLICE_X53Y107        FDRE (Setup_fdre_C_CE)      -0.205     1.015    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[4]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 -5.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.321ns (65.692%)  route 0.168ns (34.308%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.636    -0.595    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y108        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=6, routed)           0.168    -0.286    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/C_1[23]
    SLICE_X50Y108        LUT4 (Prop_lut4_I2_O)        0.049    -0.237 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_1__5/O
                         net (fo=1, routed)           0.000    -0.237    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_1__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.146 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__0/i__carry__1_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.106 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           0.000    -0.106    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP113_in
    SLICE_X50Y109        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.905    -0.835    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y109        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/C
                         clock pessimism              0.500    -0.335    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.159    -0.176    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.300ns (61.237%)  route 0.190ns (38.764%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.633    -0.598    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X48Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[26]/Q
                         net (fo=2, routed)           0.190    -0.267    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg_n_0_[26]
    SLICE_X50Y114        LUT4 (Prop_lut4_I0_O)        0.048    -0.219 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    -0.219    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__2_i_3__4_n_0
    SLICE_X50Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.108 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP1_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           0.000    -0.108    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP119_in
    SLICE_X50Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.901    -0.839    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/C
                         clock pessimism              0.500    -0.339    
    SLICE_X50Y114        FDRE (Hold_fdre_C_D)         0.159    -0.180    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.655    -0.576    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X61Y132        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=2, routed)           0.126    -0.309    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/cqv[18]
    SLICE_X58Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.924    -0.816    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/MCLK
    SLICE_X58Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[18]/C
                         clock pessimism              0.271    -0.545    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.063    -0.482    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.655    -0.576    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X61Y132        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=2, routed)           0.127    -0.308    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/cqv[16]
    SLICE_X58Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.924    -0.816    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/MCLK
    SLICE_X58Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[16]/C
                         clock pessimism              0.271    -0.545    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.059    -0.486    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.655    -0.576    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X61Y132        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.308    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/cqv[17]
    SLICE_X58Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.924    -0.816    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/MCLK
    SLICE_X58Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[17]/C
                         clock pessimism              0.271    -0.545    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.052    -0.493    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.651    -0.580    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y121        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.305    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/D[3]
    SLICE_X65Y121        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.922    -0.818    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X65Y121        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[3]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.072    -0.494    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.413%)  route 0.117ns (41.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.651    -0.580    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y122        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.299    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/D[5]
    SLICE_X64Y122        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.921    -0.819    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X64Y122        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[5]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.075    -0.492    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.649    -0.582    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y126        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.112    -0.306    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/D[22]
    SLICE_X64Y126        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.919    -0.821    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X64Y126        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[22]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X64Y126        FDRE (Hold_fdre_C_D)         0.070    -0.499    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.651    -0.580    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X66Y127        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/Q
                         net (fo=2, routed)           0.113    -0.303    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/D[25]
    SLICE_X65Y127        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.921    -0.819    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/HS_CLK_IN
    SLICE_X65Y127        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[25]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.066    -0.501    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/D_REG_0/U0/DAT_OUT_reg[25]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.292%)  route 0.177ns (55.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.652    -0.579    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X61Y129        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.177    -0.261    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/cqv[7]
    SLICE_X56Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.924    -0.816    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/MCLK
    SLICE_X56Y131        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[7]/C
                         clock pessimism              0.271    -0.545    
    SLICE_X56Y131        FDRE (Hold_fdre_C_D)         0.078    -0.467    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/T_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y17   SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         2.222       1.222      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         2.222       1.222      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y128    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X57Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y130    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X61Y131    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.447ns (31.156%)  route 3.197ns (68.844%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.551     3.749    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.447ns (31.440%)  route 3.155ns (68.560%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.509     3.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X45Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[10]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.447ns (31.440%)  route 3.155ns (68.560%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.630    -0.895    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]/Q
                         net (fo=4, routed)           1.504     1.064    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[6]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_5__0_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.589 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.703 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.817 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.931 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.143     3.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124     3.198 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.509     3.707    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X45Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.464     6.462    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/C
                         clock pessimism              0.590     7.053    
                         clock uncertainty           -0.069     6.983    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.778    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  3.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.576    -0.605    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y90         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]/Q
                         net (fo=4, routed)           0.118    -0.346    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.238    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]_i_1__1_n_4
    SLICE_X59Y90         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.846    -0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y90         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]/C
                         clock pessimism              0.233    -0.605    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.563    -0.618    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]/Q
                         net (fo=4, routed)           0.118    -0.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]
    SLICE_X27Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.251    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[24]_i_1__2_n_4
    SLICE_X27Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.831    -0.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]/C
                         clock pessimism              0.235    -0.618    
    SLICE_X27Y78         FDRE (Hold_fdre_C_D)         0.105    -0.513    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.564    -0.617    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           0.175    -0.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op1[0]
    SLICE_X26Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_i_1__1/O
                         net (fo=1, routed)           0.000    -0.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_i_1__1_n_0
    SLICE_X26Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.832    -0.852    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                         clock pessimism              0.235    -0.617    
    SLICE_X26Y79         FDRE (Hold_fdre_C_D)         0.120    -0.497    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.542    -0.639    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.270 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.270    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[0]_i_1__0_n_4
    SLICE_X49Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.808    -0.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]/C
                         clock pessimism              0.237    -0.639    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.105    -0.534    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.576    -0.605    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y91         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/Q
                         net (fo=4, routed)           0.120    -0.344    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.236    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[28]_i_1__1_n_4
    SLICE_X59Y91         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.846    -0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y91         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]/C
                         clock pessimism              0.233    -0.605    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.543    -0.638    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           0.170    -0.327    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/Op1[0]
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1__2/O
                         net (fo=1, routed)           0.000    -0.282    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1__2_n_0
    SLICE_X41Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.808    -0.876    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                         clock pessimism              0.238    -0.638    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.091    -0.547    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.546    -0.635    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]/Q
                         net (fo=4, routed)           0.127    -0.344    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.234    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[16]_i_1_n_5
    SLICE_X38Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.811    -0.873    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]/C
                         clock pessimism              0.238    -0.635    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.134    -0.501    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.548    -0.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.342    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_5
    SLICE_X38Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.814    -0.870    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                         clock pessimism              0.237    -0.633    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.134    -0.499    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.575    -0.606    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y89         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]/Q
                         net (fo=4, routed)           0.117    -0.348    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]_i_1__1_n_7
    SLICE_X59Y89         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y89         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]/C
                         clock pessimism              0.233    -0.606    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.501    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.576    -0.605    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y90         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]/Q
                         net (fo=4, routed)           0.117    -0.347    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.232 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.232    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]_i_1__1_n_7
    SLICE_X59Y90         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.846    -0.838    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y90         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]/C
                         clock pessimism              0.233    -0.605    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   SP_OV_i/TIMER_CLK/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y30      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y26      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y25      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y24      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X38Y72     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X49Y78     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X59Y89     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X26Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/CLK_EN_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X49Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X49Y76     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X38Y72     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X49Y78     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X49Y78     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X59Y89     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y74     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y68     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y70     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y70     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y71     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y71     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_TIMER_CLK_0
  To Clock:  clkfbout_SP_OV_TIMER_CLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_0
  To Clock:  clkfbout_SP_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   SP_OV_i/TIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.309ns,  Total Violation       -4.309ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_fpga_0 rise@10.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@8.889ns)
  Data Path Delay:        8.845ns  (logic 0.518ns (5.856%)  route 8.327ns (94.144%))
  Logic Levels:           0  
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 8.069 - 8.889 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      8.889     8.889 r  
    H16                                               0.000     8.889 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.889    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.340 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    11.625    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     3.866 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     6.072    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.173 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.896     8.069    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X66Y131        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y131        FDRE (Prop_fdre_C_Q)         0.518     8.587 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          8.327    16.914    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/I151
    SLICE_X62Y132        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.706    12.885    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/aclk
    SLICE_X62Y132        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000    12.885    
                         clock uncertainty           -0.250    12.635    
    SLICE_X62Y132        FDRE (Setup_fdre_C_D)       -0.031    12.604    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -16.914    
  -------------------------------------------------------------------
                         slack                                 -4.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.164ns (4.621%)  route 3.385ns (95.379%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.654    -0.577    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X66Y131        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          3.385     2.972    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/I151
    SLICE_X62Y132        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.926     1.292    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/aclk
    SLICE_X62Y132        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000     1.292    
                         clock uncertainty            0.250     1.542    
    SLICE_X62Y132        FDRE (Hold_fdre_C_D)         0.059     1.601    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  1.372    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :          822  Failing Endpoints,  Worst Slack       -6.222ns,  Total Violation    -4418.771ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.222ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.921ns  (logic 0.580ns (30.192%)  route 1.341ns (69.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.519    14.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X48Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=138, routed)         0.822    15.042    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/p_0_in__0
    SLICE_X42Y110        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.651     9.593    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X42Y110        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[2]/C
                         clock pessimism              0.000     9.593    
                         clock uncertainty           -0.250     9.344    
    SLICE_X42Y110        FDSE (Setup_fdse_C_S)       -0.524     8.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[2]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                 -6.222    

Slack (VIOLATED) :        -6.210ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.366%)  route 1.330ns (69.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 9.594 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.519    14.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X48Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=138, routed)         0.811    15.031    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/p_0_in__0
    SLICE_X46Y106        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.652     9.594    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X46Y106        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[1]/C
                         clock pessimism              0.000     9.594    
                         clock uncertainty           -0.250     9.345    
    SLICE_X46Y106        FDSE (Setup_fdse_C_S)       -0.524     8.821    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[1]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                         -15.031    
  -------------------------------------------------------------------
                         slack                                 -6.210    

Slack (VIOLATED) :        -6.161ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.843ns  (logic 0.580ns (31.468%)  route 1.263ns (68.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 9.577 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.790    14.367    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X48Y114        LUT3 (Prop_lut3_I2_O)        0.124    14.491 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP[3]_i_1/O
                         net (fo=1, routed)           0.473    14.964    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP[3]_i_1_n_0
    SLICE_X50Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.635     9.577    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]/C
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.250     9.328    
    SLICE_X50Y114        FDRE (Setup_fdre_C_R)       -0.524     8.804    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[3]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                 -6.161    

Slack (VIOLATED) :        -6.144ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.936%)  route 1.357ns (70.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.519    14.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X48Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=138, routed)         0.838    15.058    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/p_0_in__0
    SLICE_X40Y109        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.651     9.593    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X40Y109        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]/C
                         clock pessimism              0.000     9.593    
                         clock uncertainty           -0.250     9.344    
    SLICE_X40Y109        FDSE (Setup_fdse_C_S)       -0.429     8.915    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -6.144    

Slack (VIOLATED) :        -6.110ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.903ns  (logic 0.580ns (30.473%)  route 1.323ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.519    14.096    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X48Y112        LUT1 (Prop_lut1_I0_O)        0.124    14.220 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=138, routed)         0.804    15.024    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/p_0_in__0
    SLICE_X43Y109        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.651     9.593    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X43Y109        FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[0]/C
                         clock pessimism              0.000     9.593    
                         clock uncertainty           -0.250     9.344    
    SLICE_X43Y109        FDSE (Setup_fdse_C_S)       -0.429     8.915    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs_reg[0]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 -6.110    

Slack (VIOLATED) :        -6.060ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.133ns  (logic 0.580ns (27.195%)  route 1.553ns (72.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 9.648 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.648    14.225    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.124    14.349 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.905    15.254    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.706     9.648    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]/C
                         clock pessimism              0.000     9.648    
                         clock uncertainty           -0.250     9.399    
    SLICE_X56Y113        FDRE (Setup_fdre_C_CE)      -0.205     9.194    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                 -6.060    

Slack (VIOLATED) :        -6.060ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.133ns  (logic 0.580ns (27.195%)  route 1.553ns (72.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 9.648 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.648    14.225    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.124    14.349 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.905    15.254    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.706     9.648    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/C
                         clock pessimism              0.000     9.648    
                         clock uncertainty           -0.250     9.399    
    SLICE_X56Y113        FDRE (Setup_fdre_C_CE)      -0.205     9.194    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                 -6.060    

Slack (VIOLATED) :        -6.060ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.133ns  (logic 0.580ns (27.195%)  route 1.553ns (72.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 9.648 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.648    14.225    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.124    14.349 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.905    15.254    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.706     9.648    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[2]/C
                         clock pessimism              0.000     9.648    
                         clock uncertainty           -0.250     9.399    
    SLICE_X56Y113        FDRE (Setup_fdre_C_CE)      -0.205     9.194    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                 -6.060    

Slack (VIOLATED) :        -6.060ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.133ns  (logic 0.580ns (27.195%)  route 1.553ns (72.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 9.648 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.648    14.225    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.124    14.349 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.905    15.254    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.706     9.648    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[7]/C
                         clock pessimism              0.000     9.648    
                         clock uncertainty           -0.250     9.399    
    SLICE_X56Y113        FDRE (Setup_fdre_C_CE)      -0.205     9.194    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[7]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                 -6.060    

Slack (VIOLATED) :        -6.011ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.023ns  (logic 0.580ns (28.672%)  route 1.443ns (71.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 9.587 - 11.111 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 13.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.827    13.121    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.456    13.577 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.648    14.225    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.124    14.349 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1/O
                         net (fo=64, routed)          0.795    15.144    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3[31]_i_1_n_0
    SLICE_X48Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         1.645     9.587    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X48Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[24]/C
                         clock pessimism              0.000     9.587    
                         clock uncertainty           -0.250     9.338    
    SLICE_X48Y115        FDRE (Setup_fdre_C_CE)      -0.205     9.133    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[24]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                         -15.144    
  -------------------------------------------------------------------
                         slack                                 -6.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.629     0.965    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.110     1.216    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[31]_0[15]
    SLICE_X51Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.900    -0.840    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[15]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.250    -0.590    
    SLICE_X51Y115        FDRE (Hold_fdre_C_D)         0.078    -0.512    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.068%)  route 0.110ns (43.932%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.630     0.966    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y115        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.110     1.217    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[31]_0[16]
    SLICE_X51Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.901    -0.839    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[16]/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.250    -0.589    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.076    -0.513    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[16]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.357%)  route 0.114ns (44.643%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.627     0.963    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.114     1.218    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[31]_0[28]
    SLICE_X51Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.897    -0.843    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y118        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[28]/C
                         clock pessimism              0.000    -0.843    
                         clock uncertainty            0.250    -0.593    
    SLICE_X51Y118        FDRE (Hold_fdre_C_D)         0.078    -0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.190%)  route 0.110ns (43.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.655     0.991    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.110     1.242    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[31]_0[29]
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.928    -0.812    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]/C
                         clock pessimism              0.000    -0.812    
                         clock uncertainty            0.250    -0.562    
    SLICE_X56Y113        FDRE (Hold_fdre_C_D)         0.066    -0.496    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[29]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.634     0.970    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.120     1.231    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/D[24]
    SLICE_X39Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.906    -0.834    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X39Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[24]/C
                         clock pessimism              0.000    -0.834    
                         clock uncertainty            0.250    -0.584    
    SLICE_X39Y112        FDRE (Hold_fdre_C_D)         0.072    -0.512    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[24]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.634     0.970    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.126     1.237    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/D[4]
    SLICE_X38Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.908    -0.832    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X38Y111        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[4]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.250    -0.582    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.076    -0.506    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.056%)  route 0.125ns (46.944%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.631     0.967    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y117        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.125     1.233    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[31]_0[23]
    SLICE_X48Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.903    -0.837    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X48Y116        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[23]/C
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.250    -0.587    
    SLICE_X48Y116        FDRE (Hold_fdre_C_D)         0.076    -0.511    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.976%)  route 0.120ns (46.024%))
  Logic Levels:           0  
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.655     0.991    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.120     1.252    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[31]_0[28]
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.928    -0.812    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X56Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]/C
                         clock pessimism              0.000    -0.812    
                         clock uncertainty            0.250    -0.562    
    SLICE_X56Y113        FDRE (Hold_fdre_C_D)         0.070    -0.492    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC3_reg[28]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.654     0.990    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y114        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.122     1.253    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[31]_0[20]
    SLICE_X55Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.926    -0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[20]/C
                         clock pessimism              0.000    -0.814    
                         clock uncertainty            0.250    -0.564    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.071    -0.493    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.634     0.970    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y112        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.126     1.237    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[31]_0[28]
    SLICE_X48Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=707, routed)         0.905    -0.835    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X48Y113        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[28]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.250    -0.585    
    SLICE_X48Y113        FDRE (Hold_fdre_C_D)         0.076    -0.509    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.746    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.109ns,  Total Violation    -1712.196ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.109ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.642ns (33.029%)  route 1.302ns (66.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 30.530 - 32.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 33.004 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.710    33.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.518    33.522 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.397    33.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X58Y89         LUT1 (Prop_lut1_I0_O)        0.124    34.043 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.905    34.948    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.532    30.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[4]/C
                         clock pessimism              0.000    30.530    
                         clock uncertainty           -0.262    30.268    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429    29.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.839    
                         arrival time                         -34.948    
  -------------------------------------------------------------------
                         slack                                 -5.109    

Slack (VIOLATED) :        -5.109ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.642ns (33.029%)  route 1.302ns (66.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 30.530 - 32.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 33.004 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.710    33.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.518    33.522 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.397    33.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X58Y89         LUT1 (Prop_lut1_I0_O)        0.124    34.043 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.905    34.948    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.532    30.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[5]/C
                         clock pessimism              0.000    30.530    
                         clock uncertainty           -0.262    30.268    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429    29.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.839    
                         arrival time                         -34.948    
  -------------------------------------------------------------------
                         slack                                 -5.109    

Slack (VIOLATED) :        -5.109ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.642ns (33.029%)  route 1.302ns (66.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 30.530 - 32.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 33.004 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.710    33.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.518    33.522 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.397    33.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X58Y89         LUT1 (Prop_lut1_I0_O)        0.124    34.043 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.905    34.948    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.532    30.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[6]/C
                         clock pessimism              0.000    30.530    
                         clock uncertainty           -0.262    30.268    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429    29.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         29.839    
                         arrival time                         -34.948    
  -------------------------------------------------------------------
                         slack                                 -5.109    

Slack (VIOLATED) :        -5.109ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.944ns  (logic 0.642ns (33.029%)  route 1.302ns (66.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 30.530 - 32.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 33.004 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.710    33.004    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.518    33.522 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.397    33.919    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/gpio_io_o[0]
    SLICE_X58Y89         LUT1 (Prop_lut1_I0_O)        0.124    34.043 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/CLK_EN_i_1__1/O
                         net (fo=34, routed)          0.905    34.948    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.532    30.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X59Y85         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[7]/C
                         clock pessimism              0.000    30.530    
                         clock uncertainty           -0.262    30.268    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429    29.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         29.839    
                         arrival time                         -34.948    
  -------------------------------------------------------------------
                         slack                                 -5.109    

Slack (VIOLATED) :        -5.069ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 30.504 - 32.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 32.972 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.678    32.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.518    33.490 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.396    33.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X26Y77         LUT1 (Prop_lut1_I0_O)        0.124    34.010 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.872    34.882    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.506    30.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]/C
                         clock pessimism              0.000    30.504    
                         clock uncertainty           -0.262    30.242    
    SLICE_X27Y73         FDRE (Setup_fdre_C_R)       -0.429    29.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.813    
                         arrival time                         -34.882    
  -------------------------------------------------------------------
                         slack                                 -5.069    

Slack (VIOLATED) :        -5.069ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 30.504 - 32.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 32.972 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.678    32.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.518    33.490 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.396    33.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X26Y77         LUT1 (Prop_lut1_I0_O)        0.124    34.010 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.872    34.882    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.506    30.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]/C
                         clock pessimism              0.000    30.504    
                         clock uncertainty           -0.262    30.242    
    SLICE_X27Y73         FDRE (Setup_fdre_C_R)       -0.429    29.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.813    
                         arrival time                         -34.882    
  -------------------------------------------------------------------
                         slack                                 -5.069    

Slack (VIOLATED) :        -5.069ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 30.504 - 32.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 32.972 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.678    32.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.518    33.490 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.396    33.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X26Y77         LUT1 (Prop_lut1_I0_O)        0.124    34.010 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.872    34.882    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.506    30.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]/C
                         clock pessimism              0.000    30.504    
                         clock uncertainty           -0.262    30.242    
    SLICE_X27Y73         FDRE (Setup_fdre_C_R)       -0.429    29.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         29.813    
                         arrival time                         -34.882    
  -------------------------------------------------------------------
                         slack                                 -5.069    

Slack (VIOLATED) :        -5.069ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 30.504 - 32.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 32.972 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.678    32.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.518    33.490 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.396    33.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X26Y77         LUT1 (Prop_lut1_I0_O)        0.124    34.010 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.872    34.882    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.506    30.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]/C
                         clock pessimism              0.000    30.504    
                         clock uncertainty           -0.262    30.242    
    SLICE_X27Y73         FDRE (Setup_fdre_C_R)       -0.429    29.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         29.813    
                         arrival time                         -34.882    
  -------------------------------------------------------------------
                         slack                                 -5.069    

Slack (VIOLATED) :        -5.016ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.858ns  (logic 0.642ns (34.549%)  route 1.216ns (65.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 30.505 - 32.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 32.972 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.678    32.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.518    33.490 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.396    33.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X26Y77         LUT1 (Prop_lut1_I0_O)        0.124    34.010 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.821    34.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.507    30.505    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                         clock pessimism              0.000    30.505    
                         clock uncertainty           -0.262    30.243    
    SLICE_X27Y72         FDRE (Setup_fdre_C_R)       -0.429    29.814    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                         -34.830    
  -------------------------------------------------------------------
                         slack                                 -5.016    

Slack (VIOLATED) :        -5.016ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.858ns  (logic 0.642ns (34.549%)  route 1.216ns (65.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 30.505 - 32.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 32.972 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.678    32.972    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.518    33.490 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.396    33.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X26Y77         LUT1 (Prop_lut1_I0_O)        0.124    34.010 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.821    34.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.507    30.505    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]/C
                         clock pessimism              0.000    30.505    
                         clock uncertainty           -0.262    30.243    
    SLICE_X27Y72         FDRE (Setup_fdre_C_R)       -0.429    29.814    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                         -34.830    
  -------------------------------------------------------------------
                         slack                                 -5.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.566     0.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.071     1.113    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[14]
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.831    -0.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    -0.853    
                         clock uncertainty            0.262    -0.590    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.046    -0.544    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.782%)  route 0.116ns (45.218%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.546     0.882    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.116     1.139    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[4]
    SLICE_X40Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.811    -0.873    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X40Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.262    -0.610    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.078    -0.532    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.083%)  route 0.078ns (37.917%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.566     0.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.078     1.108    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[8]
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.831    -0.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/C
                         clock pessimism              0.000    -0.853    
                         clock uncertainty            0.262    -0.590    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.025    -0.565    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.566     0.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.074     1.104    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[30]
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.831    -0.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    -0.853    
                         clock uncertainty            0.262    -0.590    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.018    -0.572    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.443%)  route 0.080ns (38.557%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.566     0.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.080     1.110    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[29]
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.831    -0.853    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X28Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    -0.853    
                         clock uncertainty            0.262    -0.590    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.022    -0.568    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.544     0.880    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.124     1.145    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[16]
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.811    -0.873    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y77         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.262    -0.610    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.075    -0.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[16]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.574     0.910    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y87         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.124     1.175    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[20]
    SLICE_X57Y88         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X57Y88         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.262    -0.576    
    SLICE_X57Y88         FDRE (Hold_fdre_C_D)         0.070    -0.506    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.574     0.910    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y87         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.124     1.175    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[23]
    SLICE_X57Y88         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.845    -0.839    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X57Y88         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.262    -0.576    
    SLICE_X57Y88         FDRE (Hold_fdre_C_D)         0.070    -0.506    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.544     0.880    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.122     1.143    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[14]
    SLICE_X39Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.811    -0.873    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.262    -0.610    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.070    -0.540    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.544     0.880    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.120     1.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[15]
    SLICE_X39Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.811    -0.873    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X39Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.262    -0.610    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.066    -0.544    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  1.685    





