timestamp 1384715431
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_4T_68898473_X1_Y1_1678026281 PMOS_4T_68898473_X1_Y1_1678026281_0 1 0 688 0 -1 1512
use PMOS_4T_68898473_X1_Y1_1678026281 PMOS_4T_68898473_X1_Y1_1678026281_1 -1 0 688 0 -1 1512
use DP_NMOS_8150472_X1_Y1_1678026280 DP_NMOS_8150472_X1_Y1_1678026280_0 1 0 1204 0 1 1512
use SCM_NMOS_88712185_X1_Y1_1678026282 SCM_NMOS_88712185_X1_Y1_1678026282_0 1 0 1204 0 -1 1512
use CMB_PMOS_2_27750254_0_0_1678026279 CMB_PMOS_2_27750254_0_0_1678026279_0 -1 0 1204 0 1 1512
port "B" 5 860 588 860 588 m1
port "A" 4 516 588 516 588 m1
port "VN" 3 1634 714 1634 714 m2
port "VP" 2 516 168 516 168 m1
port "Y" 1 1032 1596 1032 1596 m1
node "B" 0 0 860 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 0 0 516 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VN" 0 0 1634 714 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VP" 0 0 516 168 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 0 0 1032 1596 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_828_140#" 4 554.465 828 140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 86464 3200 0 0 0 0 0 0 0 0
node "m1_602_140#" 0 84.1493 602 140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_516_1316#" 1 143.528 516 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_570_1400#" 1 412.814 570 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 17416 846 148160 2172 0 0 0 0 0 0
node "m1_1602_1484#" 2 249.245 1602 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8400 412 31808 1360 0 0 0 0 0 0 0 0
node "m1_1258_1568#" 1 446.803 1258 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 17416 846 148160 2172 0 0 0 0 0 0
node "m1_312_1316#" 2 198.006 312 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 22400 912 0 0 0 0 0 0 0 0
node "m1_946_1400#" 6 709.834 946 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30016 1520 81592 3250 51840 968 0 0 0 0 0 0
node "li_1093_1495#" 116 253.539 1093 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16000 840 28784 1364 0 0 0 0 0 0 0 0 0 0
node "li_1265_2419#" 32 344.272 1265 2419 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 31584 1352 3584 240 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_1316#" "li_1093_1495#" 9.44037
cap "m1_946_1400#" "li_1093_1495#" 112.738
cap "m1_312_1316#" "m1_946_1400#" 7.05296
cap "m1_516_1316#" "m1_828_140#" 15.0478
cap "m1_570_1400#" "li_1093_1495#" 3.91355
cap "m1_570_1400#" "m1_312_1316#" 23.5552
cap "m1_570_1400#" "m1_946_1400#" 245.87
cap "m1_1258_1568#" "li_1093_1495#" 152.589
cap "m1_570_1400#" "m1_602_140#" 3.8846
cap "m1_1258_1568#" "m1_312_1316#" 9.14736
cap "m1_1258_1568#" "m1_946_1400#" 195.399
cap "m1_1258_1568#" "m1_602_140#" 0.19419
cap "m1_1258_1568#" "m1_570_1400#" 97.2926
cap "m1_828_140#" "li_1093_1495#" 5.7034
cap "m1_312_1316#" "m1_828_140#" 20.6797
cap "m1_946_1400#" "m1_828_140#" 46.4188
cap "m1_828_140#" "m1_602_140#" 26.8663
cap "m1_570_1400#" "m1_828_140#" 84.2756
cap "m1_1258_1568#" "m1_828_140#" 21.7315
cap "m1_516_1316#" "m1_1602_1484#" 1.01771
cap "m1_516_1316#" "li_1265_2419#" 1.52476
cap "m1_1602_1484#" "li_1093_1495#" 11.8501
cap "m1_1602_1484#" "m1_312_1316#" 0.74024
cap "m1_1602_1484#" "m1_946_1400#" 72.5785
cap "li_1265_2419#" "li_1093_1495#" 20.883
cap "li_1265_2419#" "m1_946_1400#" 34.7656
cap "m1_1602_1484#" "m1_570_1400#" 14.2135
cap "m1_1258_1568#" "m1_1602_1484#" 5.39115
cap "li_1265_2419#" "m1_570_1400#" 4.39741
cap "li_1265_2419#" "m1_1258_1568#" 23.8567
cap "m1_1602_1484#" "m1_828_140#" 1.50221
cap "li_1265_2419#" "m1_828_140#" 6.81442
cap "m1_516_1316#" "m1_312_1316#" 8.00002
cap "m1_516_1316#" "m1_946_1400#" 7.10697
cap "m1_516_1316#" "m1_602_140#" 9.70256
cap "m1_516_1316#" "m1_570_1400#" 78.0612
cap "m1_516_1316#" "m1_1258_1568#" 7.55587
cap "VP" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 0.965886
cap "VN" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" 51.8198
cap "B" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 12.4348
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 101.28
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "Y" -3.73333
cap "B" "VN" 7.08923
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "A" 9.09308
cap "VN" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 16.3219
cap "VN" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 59.9181
cap "VP" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" 30.355
cap "B" "Y" 3.42648
cap "Y" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 3.20237
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "Y" 7.0517
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "A" 1.803
cap "B" "VP" 43.854
cap "VP" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 249.692
cap "VP" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 230.493
cap "B" "A" 56.8032
cap "A" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 7.25201
cap "VN" "VP" 78.6033
cap "B" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 3.54466
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "A" 14.4282
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 5.38128
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 32.427
cap "VP" "Y" 0.326467
cap "VN" "A" 4.1628
cap "B" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" -1.86498
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 27.708
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 56.7034
cap "VP" "A" 55.8021
cap "B" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 49.6012
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 3.9889
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 0.241444
cap "A" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 7.11262
cap "B" "VN" 2.17874
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 2.54307
cap "B" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 28.9939
cap "Y" "VN" 3.92333
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" "VN" 14.4338
cap "VN" "VP" 95.9624
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "A" 0.112828
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "VN" 2.86303
cap "Y" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 3.29807
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" "VP" 157.875
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "B" 0.223478
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "VN" -32.4937
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 15.5842
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "VN" 3.91278
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "Y" 5.4764
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 35.4477
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "VP" 5.11954
cap "A" "VN" 1.1555
cap "VN" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 1.24956
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "Y" 58.4447
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 81.6412
cap "VP" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 27.4809
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 9.74637
cap "VN" "VP" 116.385
cap "A" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 1.64156
cap "VP" "B" 2.58455
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 120.949
cap "VN" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 17.7614
cap "Y" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" -4.18784
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "B" 5.33664
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 42.5972
cap "VN" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" 54.4371
cap "VP" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 637.6
cap "Y" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 39.0372
cap "VN" "Y" 87.4096
cap "VP" "A" 2.82737
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "VP" 297.356
cap "B" "Y" 0.809734
cap "VP" "Y" 119.659
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "A" 6.95076
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 55.3811
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 5.86116
cap "VN" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 4.89654
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "Y" 38.3843
cap "VP" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 120.823
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" "VN" 27.1304
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "VP" 0.497226
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "VN" 131.329
cap "Y" "VP" 4.39593
cap "VP" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 10.584
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "VP" 113.97
cap "VP" "VN" 49.919
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 0.066282
cap "Y" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 17.0049
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 45.3996
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" 26.7537
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "VN" 1.94145
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "Y" 0.0437668
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "VP" 25.5052
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 0.0466021
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" 0.0719046
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "VN" 0.850714
cap "Y" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 10.0715
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "Y" 12.8264
cap "Y" "VN" -16.2859
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" 49.4754
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" 20.9726
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" 0.184755
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" 0.117642
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" 0.00120949
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" -11.5319
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_200_252#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" 0.00120949
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_200_252#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" 0.000241897
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" 0.00120949
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" 0.85983
cap "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" 0.627118
cap "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_200_252#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" 0.0029409
cap "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" 2.7039
cap "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_200_252#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" 0.00058818
cap "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_200_252#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" 0.0029409
cap "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_200_252#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" 0.0029409
cap "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" 38.2357
merge "CMB_PMOS_2_27750254_0_0_1678026279_0/PMOS_S_19302086_X1_Y1_1678026279_1678026279_0/w_0_0#" "VP" -30.8749 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "VP" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_200_252#"
merge "DP_NMOS_8150472_X1_Y1_1678026280_0/a_200_252#" "li_1265_2419#"
merge "li_1265_2419#" "PMOS_4T_68898473_X1_Y1_1678026281_1/w_0_0#"
merge "PMOS_4T_68898473_X1_Y1_1678026281_1/w_0_0#" "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#"
merge "PMOS_4T_68898473_X1_Y1_1678026281_0/w_0_0#" "m1_828_140#"
merge "m1_828_140#" "m1_602_140#"
merge "CMB_PMOS_2_27750254_0_0_1678026279_0/SUB" "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_147_525#" -53.7806 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_147_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#"
merge "DP_NMOS_8150472_X1_Y1_1678026280_0/a_147_525#" "m1_1602_1484#"
merge "m1_1602_1484#" "PMOS_4T_68898473_X1_Y1_1678026281_1/SUB"
merge "PMOS_4T_68898473_X1_Y1_1678026281_1/SUB" "PMOS_4T_68898473_X1_Y1_1678026281_0/SUB"
merge "PMOS_4T_68898473_X1_Y1_1678026281_0/SUB" "SUB"
merge "CMB_PMOS_2_27750254_0_0_1678026279_0/li_405_823#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" -818.302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 -4144 -260 0 0 0 0 0 0 0 0
merge "DP_NMOS_8150472_X1_Y1_1678026280_0/a_230_525#" "m1_1258_1568#"
merge "CMB_PMOS_2_27750254_0_0_1678026279_0/PMOS_S_19302086_X1_Y1_1678026279_1678026279_0/a_230_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_402_525#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "DP_NMOS_8150472_X1_Y1_1678026280_0/a_402_525#" "li_1093_1495#"
merge "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" -965.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -304 -4144 -260 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1678026281_1/a_230_525#" "m1_570_1400#"
merge "SCM_NMOS_88712185_X1_Y1_1678026282_0/a_402_525#" "DP_NMOS_8150472_X1_Y1_1678026280_0/a_372_252#" -712.883 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -634 0 0 0 0 0 0 0 0 0 0
merge "DP_NMOS_8150472_X1_Y1_1678026280_0/a_372_252#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#"
merge "PMOS_4T_68898473_X1_Y1_1678026281_0/a_230_525#" "m1_946_1400#"
merge "CMB_PMOS_2_27750254_0_0_1678026279_0/SCM_PMOS_47146327_X1_Y1_1678026280_1678026279_0/a_402_525#" "PMOS_4T_68898473_X1_Y1_1678026281_1/a_147_525#" -704.312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10976 -840 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1678026281_1/a_147_525#" "m1_312_1316#"
merge "m1_312_1316#" "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#"
merge "PMOS_4T_68898473_X1_Y1_1678026281_0/a_147_525#" "m1_516_1316#"
