lib_name: bag2_analog
cell_name: diffpair_n
pins: [ "VSS", "VINN", "VINP", "VOUTP", "VOUTN", "VGTAIL" ]
instances:
  XINB:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      S:
        direction: inputOutput
        net_name: "net02"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTN"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VINP"
        num_bits: 1
  XINA:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      S:
        direction: inputOutput
        net_name: "net02"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VINN"
        num_bits: 1
  XTAIL:
    lib_name: BAG_prim
    cell_name: nmos4_svt
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net02"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VGTAIL"
        num_bits: 1
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
