// Seed: 1856505890
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_7;
  module_0(
      id_1, id_2, id_7
  );
  rtran (1, id_6 - id_6, id_1);
  tri1 id_8;
  assign id_2 = 1'd0;
  assign id_4 = 1;
  assign id_2 = id_7 ? 1'd0 : 1'h0 == id_7;
  always @(id_8 or negedge 1) if ((id_3)) id_5 <= 1;
endmodule
