
Motors_Dashboard_Slave.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000520e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000198  00800060  0000520e  000052a2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000003a  008001f8  008001f8  0000543a  2**0
                  ALLOC
  3 .stab         000059f4  00000000  00000000  0000543c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00004b1b  00000000  00000000  0000ae30  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0000f94b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000fb0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000fd1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  00012331  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  000137ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  00014b0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  00014cec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  00014ff3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00015a0d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 35 0f 	jmp	0x1e6a	; 0x1e6a <__vector_1>
       8:	0c 94 68 0f 	jmp	0x1ed0	; 0x1ed0 <__vector_2>
       c:	0c 94 9b 0f 	jmp	0x1f36	; 0x1f36 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__vector_10>
      2c:	0c 94 67 0b 	jmp	0x16ce	; 0x16ce <__vector_11>
      30:	0c 94 53 0d 	jmp	0x1aa6	; 0x1aa6 <__vector_12>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e0       	ldi	r30, 0x0E	; 14
      68:	f2 e5       	ldi	r31, 0x52	; 82
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 3f       	cpi	r26, 0xF8	; 248
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a8 ef       	ldi	r26, 0xF8	; 248
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 33       	cpi	r26, 0x32	; 50
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 65 25 	call	0x4aca	; 0x4aca <main>
      8a:	0c 94 05 29 	jmp	0x520a	; 0x520a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ce 28 	jmp	0x519c	; 0x519c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 ea 28 	jmp	0x51d4	; 0x51d4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 da 28 	jmp	0x51b4	; 0x51b4 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 f6 28 	jmp	0x51ec	; 0x51ec <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 da 28 	jmp	0x51b4	; 0x51b4 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 f6 28 	jmp	0x51ec	; 0x51ec <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ce 28 	jmp	0x519c	; 0x519c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 ea 28 	jmp	0x51d4	; 0x51d4 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 d6 28 	jmp	0x51ac	; 0x51ac <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 f2 28 	jmp	0x51e4	; 0x51e4 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 da 28 	jmp	0x51b4	; 0x51b4 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 f6 28 	jmp	0x51ec	; 0x51ec <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 da 28 	jmp	0x51b4	; 0x51b4 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 f6 28 	jmp	0x51ec	; 0x51ec <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 da 28 	jmp	0x51b4	; 0x51b4 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 f6 28 	jmp	0x51ec	; 0x51ec <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 d7 28 	jmp	0x51ae	; 0x51ae <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 f3 28 	jmp	0x51e6	; 0x51e6 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 de 28 	jmp	0x51bc	; 0x51bc <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 fa 28 	jmp	0x51f4	; 0x51f4 <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 d6 28 	jmp	0x51ac	; 0x51ac <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 f2 28 	jmp	0x51e4	; 0x51e4 <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <TIMER0_Init>:
volatile u8 Global_Delay_Status=0;



ES_t TIMER0_Init(TIMER0_Config_t *TIME0_Cfg)
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
     ef2:	2a 97       	sbiw	r28, 0x0a	; 10
     ef4:	0f b6       	in	r0, 0x3f	; 63
     ef6:	f8 94       	cli
     ef8:	de bf       	out	0x3e, r29	; 62
     efa:	0f be       	out	0x3f, r0	; 63
     efc:	cd bf       	out	0x3d, r28	; 61
     efe:	9b 83       	std	Y+3, r25	; 0x03
     f00:	8a 83       	std	Y+2, r24	; 0x02
	ES_t RetValue = ES_NOT_OK;
     f02:	81 e0       	ldi	r24, 0x01	; 1
     f04:	89 83       	std	Y+1, r24	; 0x01
	if(TIME0_Cfg == NULLPTR){
     f06:	8a 81       	ldd	r24, Y+2	; 0x02
     f08:	9b 81       	ldd	r25, Y+3	; 0x03
     f0a:	00 97       	sbiw	r24, 0x00	; 0
     f0c:	19 f4       	brne	.+6      	; 0xf14 <TIMER0_Init+0x2a>
		RetValue = ES_NOT_OK;
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	89 83       	std	Y+1, r24	; 0x01
     f12:	bb c0       	rjmp	.+374    	; 0x108a <TIMER0_Init+0x1a0>
	}else
	{
		// Copy the configuration in a global structure in case of
		// usage inside othe functions
		Global_Timer0_Cfg = *TIME0_Cfg;
     f14:	8a 81       	ldd	r24, Y+2	; 0x02
     f16:	9b 81       	ldd	r25, Y+3	; 0x03
     f18:	22 e2       	ldi	r18, 0x22	; 34
     f1a:	32 e0       	ldi	r19, 0x02	; 2
     f1c:	3f 83       	std	Y+7, r19	; 0x07
     f1e:	2e 83       	std	Y+6, r18	; 0x06
     f20:	99 87       	std	Y+9, r25	; 0x09
     f22:	88 87       	std	Y+8, r24	; 0x08
     f24:	35 e0       	ldi	r19, 0x05	; 5
     f26:	3a 87       	std	Y+10, r19	; 0x0a
     f28:	e8 85       	ldd	r30, Y+8	; 0x08
     f2a:	f9 85       	ldd	r31, Y+9	; 0x09
     f2c:	00 80       	ld	r0, Z
     f2e:	28 85       	ldd	r18, Y+8	; 0x08
     f30:	39 85       	ldd	r19, Y+9	; 0x09
     f32:	2f 5f       	subi	r18, 0xFF	; 255
     f34:	3f 4f       	sbci	r19, 0xFF	; 255
     f36:	39 87       	std	Y+9, r19	; 0x09
     f38:	28 87       	std	Y+8, r18	; 0x08
     f3a:	ee 81       	ldd	r30, Y+6	; 0x06
     f3c:	ff 81       	ldd	r31, Y+7	; 0x07
     f3e:	00 82       	st	Z, r0
     f40:	2e 81       	ldd	r18, Y+6	; 0x06
     f42:	3f 81       	ldd	r19, Y+7	; 0x07
     f44:	2f 5f       	subi	r18, 0xFF	; 255
     f46:	3f 4f       	sbci	r19, 0xFF	; 255
     f48:	3f 83       	std	Y+7, r19	; 0x07
     f4a:	2e 83       	std	Y+6, r18	; 0x06
     f4c:	3a 85       	ldd	r19, Y+10	; 0x0a
     f4e:	31 50       	subi	r19, 0x01	; 1
     f50:	3a 87       	std	Y+10, r19	; 0x0a
     f52:	8a 85       	ldd	r24, Y+10	; 0x0a
     f54:	88 23       	and	r24, r24
     f56:	41 f7       	brne	.-48     	; 0xf28 <TIMER0_Init+0x3e>


		// Timer0 mode Configurations
		if((TIME0_Cfg->mode >= TIMER0_NORMAL_MODE) && (TIME0_Cfg->mode <= TIMER0_FAST_PWM_MODE))
     f58:	ea 81       	ldd	r30, Y+2	; 0x02
     f5a:	fb 81       	ldd	r31, Y+3	; 0x03
     f5c:	80 81       	ld	r24, Z
     f5e:	84 30       	cpi	r24, 0x04	; 4
     f60:	08 f0       	brcs	.+2      	; 0xf64 <TIMER0_Init+0x7a>
     f62:	5e c0       	rjmp	.+188    	; 0x1020 <TIMER0_Init+0x136>
		{
			RetValue = ES_OK;
     f64:	19 82       	std	Y+1, r1	; 0x01
			switch(TIME0_Cfg->mode)
     f66:	ea 81       	ldd	r30, Y+2	; 0x02
     f68:	fb 81       	ldd	r31, Y+3	; 0x03
     f6a:	80 81       	ld	r24, Z
     f6c:	e8 2f       	mov	r30, r24
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	fd 83       	std	Y+5, r31	; 0x05
     f72:	ec 83       	std	Y+4, r30	; 0x04
     f74:	2c 81       	ldd	r18, Y+4	; 0x04
     f76:	3d 81       	ldd	r19, Y+5	; 0x05
     f78:	21 30       	cpi	r18, 0x01	; 1
     f7a:	31 05       	cpc	r19, r1
     f7c:	21 f1       	breq	.+72     	; 0xfc6 <TIMER0_Init+0xdc>
     f7e:	8c 81       	ldd	r24, Y+4	; 0x04
     f80:	9d 81       	ldd	r25, Y+5	; 0x05
     f82:	82 30       	cpi	r24, 0x02	; 2
     f84:	91 05       	cpc	r25, r1
     f86:	2c f4       	brge	.+10     	; 0xf92 <TIMER0_Init+0xa8>
     f88:	ec 81       	ldd	r30, Y+4	; 0x04
     f8a:	fd 81       	ldd	r31, Y+5	; 0x05
     f8c:	30 97       	sbiw	r30, 0x00	; 0
     f8e:	61 f0       	breq	.+24     	; 0xfa8 <TIMER0_Init+0xbe>
     f90:	49 c0       	rjmp	.+146    	; 0x1024 <TIMER0_Init+0x13a>
     f92:	2c 81       	ldd	r18, Y+4	; 0x04
     f94:	3d 81       	ldd	r19, Y+5	; 0x05
     f96:	22 30       	cpi	r18, 0x02	; 2
     f98:	31 05       	cpc	r19, r1
     f9a:	21 f1       	breq	.+72     	; 0xfe4 <TIMER0_Init+0xfa>
     f9c:	8c 81       	ldd	r24, Y+4	; 0x04
     f9e:	9d 81       	ldd	r25, Y+5	; 0x05
     fa0:	83 30       	cpi	r24, 0x03	; 3
     fa2:	91 05       	cpc	r25, r1
     fa4:	71 f1       	breq	.+92     	; 0x1002 <TIMER0_Init+0x118>
     fa6:	3e c0       	rjmp	.+124    	; 0x1024 <TIMER0_Init+0x13a>
			{
			case TIMER0_NORMAL_MODE:
				CLR_BIT(TCCR0,WGM00);
     fa8:	a3 e5       	ldi	r26, 0x53	; 83
     faa:	b0 e0       	ldi	r27, 0x00	; 0
     fac:	e3 e5       	ldi	r30, 0x53	; 83
     fae:	f0 e0       	ldi	r31, 0x00	; 0
     fb0:	80 81       	ld	r24, Z
     fb2:	8f 7b       	andi	r24, 0xBF	; 191
     fb4:	8c 93       	st	X, r24
				CLR_BIT(TCCR0,WGM01);
     fb6:	a3 e5       	ldi	r26, 0x53	; 83
     fb8:	b0 e0       	ldi	r27, 0x00	; 0
     fba:	e3 e5       	ldi	r30, 0x53	; 83
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	80 81       	ld	r24, Z
     fc0:	87 7f       	andi	r24, 0xF7	; 247
     fc2:	8c 93       	st	X, r24
     fc4:	2f c0       	rjmp	.+94     	; 0x1024 <TIMER0_Init+0x13a>
				break;
			case TIMER0_PHASE_CORRECT_MODE:
				SET_BIT(TCCR0,WGM00);
     fc6:	a3 e5       	ldi	r26, 0x53	; 83
     fc8:	b0 e0       	ldi	r27, 0x00	; 0
     fca:	e3 e5       	ldi	r30, 0x53	; 83
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	80 81       	ld	r24, Z
     fd0:	80 64       	ori	r24, 0x40	; 64
     fd2:	8c 93       	st	X, r24
				CLR_BIT(TCCR0,WGM01);
     fd4:	a3 e5       	ldi	r26, 0x53	; 83
     fd6:	b0 e0       	ldi	r27, 0x00	; 0
     fd8:	e3 e5       	ldi	r30, 0x53	; 83
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
     fde:	87 7f       	andi	r24, 0xF7	; 247
     fe0:	8c 93       	st	X, r24
     fe2:	20 c0       	rjmp	.+64     	; 0x1024 <TIMER0_Init+0x13a>
				break;
			case TIMER0_CTC_MODE:
				CLR_BIT(TCCR0,WGM00);
     fe4:	a3 e5       	ldi	r26, 0x53	; 83
     fe6:	b0 e0       	ldi	r27, 0x00	; 0
     fe8:	e3 e5       	ldi	r30, 0x53	; 83
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	8f 7b       	andi	r24, 0xBF	; 191
     ff0:	8c 93       	st	X, r24
				SET_BIT(TCCR0,WGM01);
     ff2:	a3 e5       	ldi	r26, 0x53	; 83
     ff4:	b0 e0       	ldi	r27, 0x00	; 0
     ff6:	e3 e5       	ldi	r30, 0x53	; 83
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	88 60       	ori	r24, 0x08	; 8
     ffe:	8c 93       	st	X, r24
    1000:	11 c0       	rjmp	.+34     	; 0x1024 <TIMER0_Init+0x13a>
				break;
			case TIMER0_FAST_PWM_MODE:
				SET_BIT(TCCR0,WGM00);
    1002:	a3 e5       	ldi	r26, 0x53	; 83
    1004:	b0 e0       	ldi	r27, 0x00	; 0
    1006:	e3 e5       	ldi	r30, 0x53	; 83
    1008:	f0 e0       	ldi	r31, 0x00	; 0
    100a:	80 81       	ld	r24, Z
    100c:	80 64       	ori	r24, 0x40	; 64
    100e:	8c 93       	st	X, r24
				SET_BIT(TCCR0,WGM01);
    1010:	a3 e5       	ldi	r26, 0x53	; 83
    1012:	b0 e0       	ldi	r27, 0x00	; 0
    1014:	e3 e5       	ldi	r30, 0x53	; 83
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	88 60       	ori	r24, 0x08	; 8
    101c:	8c 93       	st	X, r24
    101e:	02 c0       	rjmp	.+4      	; 0x1024 <TIMER0_Init+0x13a>
				break;
			}
		}else{
			RetValue = ES_NOT_OK;
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	89 83       	std	Y+1, r24	; 0x01
		}

		// Timer_0 Prescalar Configuration
		if((TIME0_Cfg->prescalar >= TIMER0_STOP) && (TIME0_Cfg->prescalar <= EXTERNAL_RISING))
    1024:	ea 81       	ldd	r30, Y+2	; 0x02
    1026:	fb 81       	ldd	r31, Y+3	; 0x03
    1028:	81 81       	ldd	r24, Z+1	; 0x01
    102a:	88 30       	cpi	r24, 0x08	; 8
    102c:	58 f4       	brcc	.+22     	; 0x1044 <TIMER0_Init+0x15a>
		{
			TCCR0 |= TIME0_Cfg->prescalar;
    102e:	a3 e5       	ldi	r26, 0x53	; 83
    1030:	b0 e0       	ldi	r27, 0x00	; 0
    1032:	e3 e5       	ldi	r30, 0x53	; 83
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	90 81       	ld	r25, Z
    1038:	ea 81       	ldd	r30, Y+2	; 0x02
    103a:	fb 81       	ldd	r31, Y+3	; 0x03
    103c:	81 81       	ldd	r24, Z+1	; 0x01
    103e:	89 2b       	or	r24, r25
    1040:	8c 93       	st	X, r24
    1042:	02 c0       	rjmp	.+4      	; 0x1048 <TIMER0_Init+0x15e>
		}else{
			RetValue = ES_NOT_OK;
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	89 83       	std	Y+1, r24	; 0x01
		}


		// Timer_0 OC0 Pin
		TCCR0 |= (TIME0_Cfg->oc0_mode << COM00);
    1048:	a3 e5       	ldi	r26, 0x53	; 83
    104a:	b0 e0       	ldi	r27, 0x00	; 0
    104c:	e3 e5       	ldi	r30, 0x53	; 83
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	28 2f       	mov	r18, r24
    1054:	ea 81       	ldd	r30, Y+2	; 0x02
    1056:	fb 81       	ldd	r31, Y+3	; 0x03
    1058:	82 81       	ldd	r24, Z+2	; 0x02
    105a:	88 2f       	mov	r24, r24
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	82 95       	swap	r24
    1060:	92 95       	swap	r25
    1062:	90 7f       	andi	r25, 0xF0	; 240
    1064:	98 27       	eor	r25, r24
    1066:	80 7f       	andi	r24, 0xF0	; 240
    1068:	98 27       	eor	r25, r24
    106a:	82 2b       	or	r24, r18
    106c:	8c 93       	st	X, r24


		// Timer_0 Interrupts
		TIMSK |= (TIME0_Cfg->OVF_Interrupt) | (TIME0_Cfg->OCM_Interrupt);
    106e:	a9 e5       	ldi	r26, 0x59	; 89
    1070:	b0 e0       	ldi	r27, 0x00	; 0
    1072:	e9 e5       	ldi	r30, 0x59	; 89
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	20 81       	ld	r18, Z
    1078:	ea 81       	ldd	r30, Y+2	; 0x02
    107a:	fb 81       	ldd	r31, Y+3	; 0x03
    107c:	93 81       	ldd	r25, Z+3	; 0x03
    107e:	ea 81       	ldd	r30, Y+2	; 0x02
    1080:	fb 81       	ldd	r31, Y+3	; 0x03
    1082:	84 81       	ldd	r24, Z+4	; 0x04
    1084:	89 2b       	or	r24, r25
    1086:	82 2b       	or	r24, r18
    1088:	8c 93       	st	X, r24



	}

	return RetValue;
    108a:	89 81       	ldd	r24, Y+1	; 0x01

}
    108c:	2a 96       	adiw	r28, 0x0a	; 10
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	f8 94       	cli
    1092:	de bf       	out	0x3e, r29	; 62
    1094:	0f be       	out	0x3f, r0	; 63
    1096:	cd bf       	out	0x3d, r28	; 61
    1098:	cf 91       	pop	r28
    109a:	df 91       	pop	r29
    109c:	08 95       	ret

0000109e <TIMER0_Stop>:
ES_t TIMER0_Stop(void)
{
    109e:	df 93       	push	r29
    10a0:	cf 93       	push	r28
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
	// No clock source
	CLR_BIT(TCCR0,CS00);
    10a6:	a3 e5       	ldi	r26, 0x53	; 83
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	e3 e5       	ldi	r30, 0x53	; 83
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	8e 7f       	andi	r24, 0xFE	; 254
    10b2:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,CS01);
    10b4:	a3 e5       	ldi	r26, 0x53	; 83
    10b6:	b0 e0       	ldi	r27, 0x00	; 0
    10b8:	e3 e5       	ldi	r30, 0x53	; 83
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	80 81       	ld	r24, Z
    10be:	8d 7f       	andi	r24, 0xFD	; 253
    10c0:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,CS02);
    10c2:	a3 e5       	ldi	r26, 0x53	; 83
    10c4:	b0 e0       	ldi	r27, 0x00	; 0
    10c6:	e3 e5       	ldi	r30, 0x53	; 83
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	8b 7f       	andi	r24, 0xFB	; 251
    10ce:	8c 93       	st	X, r24
	return ES_OK;
    10d0:	80 e0       	ldi	r24, 0x00	; 0
}
    10d2:	cf 91       	pop	r28
    10d4:	df 91       	pop	r29
    10d6:	08 95       	ret

000010d8 <TIMER0_GetCompareValue>:

ES_t TIMER0_GetCompareValue(u8 *CM_Value)
{
    10d8:	df 93       	push	r29
    10da:	cf 93       	push	r28
    10dc:	00 d0       	rcall	.+0      	; 0x10de <TIMER0_GetCompareValue+0x6>
    10de:	cd b7       	in	r28, 0x3d	; 61
    10e0:	de b7       	in	r29, 0x3e	; 62
    10e2:	9a 83       	std	Y+2, r25	; 0x02
    10e4:	89 83       	std	Y+1, r24	; 0x01
	*CM_Value = OCR0;
    10e6:	ec e5       	ldi	r30, 0x5C	; 92
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	80 81       	ld	r24, Z
    10ec:	e9 81       	ldd	r30, Y+1	; 0x01
    10ee:	fa 81       	ldd	r31, Y+2	; 0x02
    10f0:	80 83       	st	Z, r24

	return ES_OK;
    10f2:	80 e0       	ldi	r24, 0x00	; 0

}
    10f4:	0f 90       	pop	r0
    10f6:	0f 90       	pop	r0
    10f8:	cf 91       	pop	r28
    10fa:	df 91       	pop	r29
    10fc:	08 95       	ret

000010fe <TIMER0_SetCompareValue>:
ES_t TIMER0_SetCompareValue(u8 CM_Value)
{
    10fe:	df 93       	push	r29
    1100:	cf 93       	push	r28
    1102:	0f 92       	push	r0
    1104:	cd b7       	in	r28, 0x3d	; 61
    1106:	de b7       	in	r29, 0x3e	; 62
    1108:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = CM_Value;
    110a:	ec e5       	ldi	r30, 0x5C	; 92
    110c:	f0 e0       	ldi	r31, 0x00	; 0
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	80 83       	st	Z, r24

	return ES_OK;
    1112:	80 e0       	ldi	r24, 0x00	; 0

}
    1114:	0f 90       	pop	r0
    1116:	cf 91       	pop	r28
    1118:	df 91       	pop	r29
    111a:	08 95       	ret

0000111c <TIMER0_GetCounterValue>:

ES_t TIMER0_GetCounterValue(u8 *TCNT_Value)
{
    111c:	df 93       	push	r29
    111e:	cf 93       	push	r28
    1120:	00 d0       	rcall	.+0      	; 0x1122 <TIMER0_GetCounterValue+0x6>
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
    1126:	9a 83       	std	Y+2, r25	; 0x02
    1128:	89 83       	std	Y+1, r24	; 0x01

	*TCNT_Value = TCNT0;
    112a:	e2 e5       	ldi	r30, 0x52	; 82
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	e9 81       	ldd	r30, Y+1	; 0x01
    1132:	fa 81       	ldd	r31, Y+2	; 0x02
    1134:	80 83       	st	Z, r24


	return ES_OK;
    1136:	80 e0       	ldi	r24, 0x00	; 0
}
    1138:	0f 90       	pop	r0
    113a:	0f 90       	pop	r0
    113c:	cf 91       	pop	r28
    113e:	df 91       	pop	r29
    1140:	08 95       	ret

00001142 <TIMER0_SetCounterValue>:


ES_t TIMER0_SetCounterValue(u8 TCNT_Value)
{
    1142:	df 93       	push	r29
    1144:	cf 93       	push	r28
    1146:	0f 92       	push	r0
    1148:	cd b7       	in	r28, 0x3d	; 61
    114a:	de b7       	in	r29, 0x3e	; 62
    114c:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = TCNT_Value;
    114e:	e2 e5       	ldi	r30, 0x52	; 82
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	89 81       	ldd	r24, Y+1	; 0x01
    1154:	80 83       	st	Z, r24

	return ES_OK;
    1156:	80 e0       	ldi	r24, 0x00	; 0

}
    1158:	0f 90       	pop	r0
    115a:	cf 91       	pop	r28
    115c:	df 91       	pop	r29
    115e:	08 95       	ret

00001160 <TIMER0_GetOVF_Flag>:

// In case of larger than 255
ES_t TIMER0_GetOVF_Flag(u8 *OVF_Value)
{
    1160:	df 93       	push	r29
    1162:	cf 93       	push	r28
    1164:	00 d0       	rcall	.+0      	; 0x1166 <TIMER0_GetOVF_Flag+0x6>
    1166:	cd b7       	in	r28, 0x3d	; 61
    1168:	de b7       	in	r29, 0x3e	; 62
    116a:	9a 83       	std	Y+2, r25	; 0x02
    116c:	89 83       	std	Y+1, r24	; 0x01

	*OVF_Value = OVF_Number;
    116e:	80 91 fd 01 	lds	r24, 0x01FD
    1172:	90 91 fe 01 	lds	r25, 0x01FE
    1176:	a0 91 ff 01 	lds	r26, 0x01FF
    117a:	b0 91 00 02 	lds	r27, 0x0200
    117e:	e9 81       	ldd	r30, Y+1	; 0x01
    1180:	fa 81       	ldd	r31, Y+2	; 0x02
    1182:	80 83       	st	Z, r24
	return ES_OK;
    1184:	80 e0       	ldi	r24, 0x00	; 0

}
    1186:	0f 90       	pop	r0
    1188:	0f 90       	pop	r0
    118a:	cf 91       	pop	r28
    118c:	df 91       	pop	r29
    118e:	08 95       	ret

00001190 <PWM_Set_DutyCycle>:



ES_t PWM_Set_DutyCycle(float dutyCycle)
{
    1190:	0f 93       	push	r16
    1192:	1f 93       	push	r17
    1194:	df 93       	push	r29
    1196:	cf 93       	push	r28
    1198:	00 d0       	rcall	.+0      	; 0x119a <PWM_Set_DutyCycle+0xa>
    119a:	00 d0       	rcall	.+0      	; 0x119c <PWM_Set_DutyCycle+0xc>
    119c:	0f 92       	push	r0
    119e:	cd b7       	in	r28, 0x3d	; 61
    11a0:	de b7       	in	r29, 0x3e	; 62
    11a2:	6a 83       	std	Y+2, r22	; 0x02
    11a4:	7b 83       	std	Y+3, r23	; 0x03
    11a6:	8c 83       	std	Y+4, r24	; 0x04
    11a8:	9d 83       	std	Y+5, r25	; 0x05

	ES_t RetValue;

	if((Global_Timer0_Cfg.mode == TIMER0_FAST_PWM_MODE) || (Global_Timer0_Cfg.mode == TIMER0_PHASE_CORRECT_MODE))
    11aa:	80 91 22 02 	lds	r24, 0x0222
    11ae:	83 30       	cpi	r24, 0x03	; 3
    11b0:	29 f0       	breq	.+10     	; 0x11bc <PWM_Set_DutyCycle+0x2c>
    11b2:	80 91 22 02 	lds	r24, 0x0222
    11b6:	81 30       	cpi	r24, 0x01	; 1
    11b8:	09 f0       	breq	.+2      	; 0x11bc <PWM_Set_DutyCycle+0x2c>
    11ba:	57 c0       	rjmp	.+174    	; 0x126a <PWM_Set_DutyCycle+0xda>
	{
		if(Global_Timer0_Cfg.oc0_mode == OC0_NON_INVERTING)
    11bc:	80 91 24 02 	lds	r24, 0x0224
    11c0:	82 30       	cpi	r24, 0x02	; 2
    11c2:	11 f5       	brne	.+68     	; 0x1208 <PWM_Set_DutyCycle+0x78>
		{
			OCR0 = (u8)((dutyCycle/100.0)*256) - 1;
    11c4:	0c e5       	ldi	r16, 0x5C	; 92
    11c6:	10 e0       	ldi	r17, 0x00	; 0
    11c8:	6a 81       	ldd	r22, Y+2	; 0x02
    11ca:	7b 81       	ldd	r23, Y+3	; 0x03
    11cc:	8c 81       	ldd	r24, Y+4	; 0x04
    11ce:	9d 81       	ldd	r25, Y+5	; 0x05
    11d0:	20 e0       	ldi	r18, 0x00	; 0
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	48 ec       	ldi	r20, 0xC8	; 200
    11d6:	52 e4       	ldi	r21, 0x42	; 66
    11d8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    11dc:	dc 01       	movw	r26, r24
    11de:	cb 01       	movw	r24, r22
    11e0:	bc 01       	movw	r22, r24
    11e2:	cd 01       	movw	r24, r26
    11e4:	20 e0       	ldi	r18, 0x00	; 0
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	40 e8       	ldi	r20, 0x80	; 128
    11ea:	53 e4       	ldi	r21, 0x43	; 67
    11ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11f0:	dc 01       	movw	r26, r24
    11f2:	cb 01       	movw	r24, r22
    11f4:	bc 01       	movw	r22, r24
    11f6:	cd 01       	movw	r24, r26
    11f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11fc:	dc 01       	movw	r26, r24
    11fe:	cb 01       	movw	r24, r22
    1200:	81 50       	subi	r24, 0x01	; 1
    1202:	f8 01       	movw	r30, r16
    1204:	80 83       	st	Z, r24
    1206:	2f c0       	rjmp	.+94     	; 0x1266 <PWM_Set_DutyCycle+0xd6>

		}else if(Global_Timer0_Cfg.oc0_mode == OC0_INVERTING)
    1208:	80 91 24 02 	lds	r24, 0x0224
    120c:	83 30       	cpi	r24, 0x03	; 3
    120e:	59 f5       	brne	.+86     	; 0x1266 <PWM_Set_DutyCycle+0xd6>
		{
			OCR0 = (u8)(256-((256*dutyCycle)/100.0)) - 1;
    1210:	0c e5       	ldi	r16, 0x5C	; 92
    1212:	10 e0       	ldi	r17, 0x00	; 0
    1214:	6a 81       	ldd	r22, Y+2	; 0x02
    1216:	7b 81       	ldd	r23, Y+3	; 0x03
    1218:	8c 81       	ldd	r24, Y+4	; 0x04
    121a:	9d 81       	ldd	r25, Y+5	; 0x05
    121c:	20 e0       	ldi	r18, 0x00	; 0
    121e:	30 e0       	ldi	r19, 0x00	; 0
    1220:	40 e8       	ldi	r20, 0x80	; 128
    1222:	53 e4       	ldi	r21, 0x43	; 67
    1224:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1228:	dc 01       	movw	r26, r24
    122a:	cb 01       	movw	r24, r22
    122c:	bc 01       	movw	r22, r24
    122e:	cd 01       	movw	r24, r26
    1230:	20 e0       	ldi	r18, 0x00	; 0
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	48 ec       	ldi	r20, 0xC8	; 200
    1236:	52 ec       	ldi	r21, 0xC2	; 194
    1238:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    123c:	dc 01       	movw	r26, r24
    123e:	cb 01       	movw	r24, r22
    1240:	bc 01       	movw	r22, r24
    1242:	cd 01       	movw	r24, r26
    1244:	20 e0       	ldi	r18, 0x00	; 0
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	40 e8       	ldi	r20, 0x80	; 128
    124a:	53 e4       	ldi	r21, 0x43	; 67
    124c:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    1250:	dc 01       	movw	r26, r24
    1252:	cb 01       	movw	r24, r22
    1254:	bc 01       	movw	r22, r24
    1256:	cd 01       	movw	r24, r26
    1258:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    125c:	dc 01       	movw	r26, r24
    125e:	cb 01       	movw	r24, r22
    1260:	81 50       	subi	r24, 0x01	; 1
    1262:	f8 01       	movw	r30, r16
    1264:	80 83       	st	Z, r24
		}
		RetValue = ES_OK;
    1266:	19 82       	std	Y+1, r1	; 0x01
    1268:	02 c0       	rjmp	.+4      	; 0x126e <PWM_Set_DutyCycle+0xde>
	}else{
		RetValue = ES_NOT_OK;
    126a:	81 e0       	ldi	r24, 0x01	; 1
    126c:	89 83       	std	Y+1, r24	; 0x01
	}
	return RetValue;
    126e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1270:	0f 90       	pop	r0
    1272:	0f 90       	pop	r0
    1274:	0f 90       	pop	r0
    1276:	0f 90       	pop	r0
    1278:	0f 90       	pop	r0
    127a:	cf 91       	pop	r28
    127c:	df 91       	pop	r29
    127e:	1f 91       	pop	r17
    1280:	0f 91       	pop	r16
    1282:	08 95       	ret

00001284 <Timer0_Set_Delay_ms>:




void Timer0_Set_Delay_ms(u32 delay_ms)
{
    1284:	df 93       	push	r29
    1286:	cf 93       	push	r28
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
    128c:	67 97       	sbiw	r28, 0x17	; 23
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	f8 94       	cli
    1292:	de bf       	out	0x3e, r29	; 62
    1294:	0f be       	out	0x3f, r0	; 63
    1296:	cd bf       	out	0x3d, r28	; 61
    1298:	6d 87       	std	Y+13, r22	; 0x0d
    129a:	7e 87       	std	Y+14, r23	; 0x0e
    129c:	8f 87       	std	Y+15, r24	; 0x0f
    129e:	98 8b       	std	Y+16, r25	; 0x10
	TIMER0_Config_t Timer0Cfg = {TIMER0_NORMAL_MODE, TIMER0_PRESCALAR_1024, OC0_DISCONNECTED, TOIE0_ENABLE, OCIE0_DISABLE};
    12a0:	9e 01       	movw	r18, r28
    12a2:	28 5f       	subi	r18, 0xF8	; 248
    12a4:	3f 4f       	sbci	r19, 0xFF	; 255
    12a6:	3c 8b       	std	Y+20, r19	; 0x14
    12a8:	2b 8b       	std	Y+19, r18	; 0x13
    12aa:	85 ed       	ldi	r24, 0xD5	; 213
    12ac:	91 e0       	ldi	r25, 0x01	; 1
    12ae:	9e 8b       	std	Y+22, r25	; 0x16
    12b0:	8d 8b       	std	Y+21, r24	; 0x15
    12b2:	95 e0       	ldi	r25, 0x05	; 5
    12b4:	9f 8b       	std	Y+23, r25	; 0x17
    12b6:	ed 89       	ldd	r30, Y+21	; 0x15
    12b8:	fe 89       	ldd	r31, Y+22	; 0x16
    12ba:	00 80       	ld	r0, Z
    12bc:	2d 89       	ldd	r18, Y+21	; 0x15
    12be:	3e 89       	ldd	r19, Y+22	; 0x16
    12c0:	2f 5f       	subi	r18, 0xFF	; 255
    12c2:	3f 4f       	sbci	r19, 0xFF	; 255
    12c4:	3e 8b       	std	Y+22, r19	; 0x16
    12c6:	2d 8b       	std	Y+21, r18	; 0x15
    12c8:	eb 89       	ldd	r30, Y+19	; 0x13
    12ca:	fc 89       	ldd	r31, Y+20	; 0x14
    12cc:	00 82       	st	Z, r0
    12ce:	2b 89       	ldd	r18, Y+19	; 0x13
    12d0:	3c 89       	ldd	r19, Y+20	; 0x14
    12d2:	2f 5f       	subi	r18, 0xFF	; 255
    12d4:	3f 4f       	sbci	r19, 0xFF	; 255
    12d6:	3c 8b       	std	Y+20, r19	; 0x14
    12d8:	2b 8b       	std	Y+19, r18	; 0x13
    12da:	3f 89       	ldd	r19, Y+23	; 0x17
    12dc:	31 50       	subi	r19, 0x01	; 1
    12de:	3f 8b       	std	Y+23, r19	; 0x17
    12e0:	8f 89       	ldd	r24, Y+23	; 0x17
    12e2:	88 23       	and	r24, r24
    12e4:	41 f7       	brne	.-48     	; 0x12b6 <Timer0_Set_Delay_ms+0x32>
	TIMER0_Init(&Timer0Cfg);
    12e6:	ce 01       	movw	r24, r28
    12e8:	08 96       	adiw	r24, 0x08	; 8
    12ea:	0e 94 75 07 	call	0xeea	; 0xeea <TIMER0_Init>

	u16 prescalar = 0;
    12ee:	1f 82       	std	Y+7, r1	; 0x07
    12f0:	1e 82       	std	Y+6, r1	; 0x06
	switch(Timer0Cfg.prescalar){
    12f2:	89 85       	ldd	r24, Y+9	; 0x09
    12f4:	e8 2f       	mov	r30, r24
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	fa 8b       	std	Y+18, r31	; 0x12
    12fa:	e9 8b       	std	Y+17, r30	; 0x11
    12fc:	29 89       	ldd	r18, Y+17	; 0x11
    12fe:	3a 89       	ldd	r19, Y+18	; 0x12
    1300:	23 30       	cpi	r18, 0x03	; 3
    1302:	31 05       	cpc	r19, r1
    1304:	49 f1       	breq	.+82     	; 0x1358 <Timer0_Set_Delay_ms+0xd4>
    1306:	89 89       	ldd	r24, Y+17	; 0x11
    1308:	9a 89       	ldd	r25, Y+18	; 0x12
    130a:	84 30       	cpi	r24, 0x04	; 4
    130c:	91 05       	cpc	r25, r1
    130e:	7c f4       	brge	.+30     	; 0x132e <Timer0_Set_Delay_ms+0xaa>
    1310:	e9 89       	ldd	r30, Y+17	; 0x11
    1312:	fa 89       	ldd	r31, Y+18	; 0x12
    1314:	e1 30       	cpi	r30, 0x01	; 1
    1316:	f1 05       	cpc	r31, r1
    1318:	49 f1       	breq	.+82     	; 0x136c <Timer0_Set_Delay_ms+0xe8>
    131a:	29 89       	ldd	r18, Y+17	; 0x11
    131c:	3a 89       	ldd	r19, Y+18	; 0x12
    131e:	22 30       	cpi	r18, 0x02	; 2
    1320:	31 05       	cpc	r19, r1
    1322:	fc f4       	brge	.+62     	; 0x1362 <Timer0_Set_Delay_ms+0xde>
    1324:	89 89       	ldd	r24, Y+17	; 0x11
    1326:	9a 89       	ldd	r25, Y+18	; 0x12
    1328:	00 97       	sbiw	r24, 0x00	; 0
    132a:	29 f1       	breq	.+74     	; 0x1376 <Timer0_Set_Delay_ms+0xf2>
    132c:	26 c0       	rjmp	.+76     	; 0x137a <Timer0_Set_Delay_ms+0xf6>
    132e:	e9 89       	ldd	r30, Y+17	; 0x11
    1330:	fa 89       	ldd	r31, Y+18	; 0x12
    1332:	e5 30       	cpi	r30, 0x05	; 5
    1334:	f1 05       	cpc	r31, r1
    1336:	31 f0       	breq	.+12     	; 0x1344 <Timer0_Set_Delay_ms+0xc0>
    1338:	29 89       	ldd	r18, Y+17	; 0x11
    133a:	3a 89       	ldd	r19, Y+18	; 0x12
    133c:	25 30       	cpi	r18, 0x05	; 5
    133e:	31 05       	cpc	r19, r1
    1340:	34 f0       	brlt	.+12     	; 0x134e <Timer0_Set_Delay_ms+0xca>
    1342:	1b c0       	rjmp	.+54     	; 0x137a <Timer0_Set_Delay_ms+0xf6>
	case TIMER0_PRESCALAR_1024:
		prescalar = 1024;
    1344:	80 e0       	ldi	r24, 0x00	; 0
    1346:	94 e0       	ldi	r25, 0x04	; 4
    1348:	9f 83       	std	Y+7, r25	; 0x07
    134a:	8e 83       	std	Y+6, r24	; 0x06
    134c:	16 c0       	rjmp	.+44     	; 0x137a <Timer0_Set_Delay_ms+0xf6>
		break;
	case TIMER0_PRESCALAR_256:
		prescalar = 256;
    134e:	80 e0       	ldi	r24, 0x00	; 0
    1350:	91 e0       	ldi	r25, 0x01	; 1
    1352:	9f 83       	std	Y+7, r25	; 0x07
    1354:	8e 83       	std	Y+6, r24	; 0x06
    1356:	11 c0       	rjmp	.+34     	; 0x137a <Timer0_Set_Delay_ms+0xf6>
		break;
	case TIMER0_PRESCALAR_64:
		prescalar = 64;
    1358:	80 e4       	ldi	r24, 0x40	; 64
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	9f 83       	std	Y+7, r25	; 0x07
    135e:	8e 83       	std	Y+6, r24	; 0x06
    1360:	0c c0       	rjmp	.+24     	; 0x137a <Timer0_Set_Delay_ms+0xf6>
		break;
	case TIMER0_PRESCALAR_8:
		prescalar = 8;
    1362:	88 e0       	ldi	r24, 0x08	; 8
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	9f 83       	std	Y+7, r25	; 0x07
    1368:	8e 83       	std	Y+6, r24	; 0x06
    136a:	07 c0       	rjmp	.+14     	; 0x137a <Timer0_Set_Delay_ms+0xf6>
		break;
	case TIMER0_PRESCALAR_1:
		prescalar = 1;
    136c:	81 e0       	ldi	r24, 0x01	; 1
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	9f 83       	std	Y+7, r25	; 0x07
    1372:	8e 83       	std	Y+6, r24	; 0x06
    1374:	02 c0       	rjmp	.+4      	; 0x137a <Timer0_Set_Delay_ms+0xf6>
		break;
	case EXTERNAL_FALLING:
	case EXTERNAL_RISING:
		break;
	case TIMER0_STOP:
		prescalar = 0;
    1376:	1f 82       	std	Y+7, r1	; 0x07
    1378:	1e 82       	std	Y+6, r1	; 0x06
		break;
	}

	u32 CountsNum = (u32)((F_CPU / (prescalar * 1000UL)) * (delay_ms));
    137a:	8e 81       	ldd	r24, Y+6	; 0x06
    137c:	9f 81       	ldd	r25, Y+7	; 0x07
    137e:	cc 01       	movw	r24, r24
    1380:	a0 e0       	ldi	r26, 0x00	; 0
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	28 ee       	ldi	r18, 0xE8	; 232
    1386:	33 e0       	ldi	r19, 0x03	; 3
    1388:	40 e0       	ldi	r20, 0x00	; 0
    138a:	50 e0       	ldi	r21, 0x00	; 0
    138c:	bc 01       	movw	r22, r24
    138e:	cd 01       	movw	r24, r26
    1390:	0e 94 79 28 	call	0x50f2	; 0x50f2 <__mulsi3>
    1394:	9b 01       	movw	r18, r22
    1396:	ac 01       	movw	r20, r24
    1398:	80 e0       	ldi	r24, 0x00	; 0
    139a:	94 e2       	ldi	r25, 0x24	; 36
    139c:	a4 ef       	ldi	r26, 0xF4	; 244
    139e:	b0 e0       	ldi	r27, 0x00	; 0
    13a0:	bc 01       	movw	r22, r24
    13a2:	cd 01       	movw	r24, r26
    13a4:	0e 94 ac 28 	call	0x5158	; 0x5158 <__udivmodsi4>
    13a8:	da 01       	movw	r26, r20
    13aa:	c9 01       	movw	r24, r18
    13ac:	2d 85       	ldd	r18, Y+13	; 0x0d
    13ae:	3e 85       	ldd	r19, Y+14	; 0x0e
    13b0:	4f 85       	ldd	r20, Y+15	; 0x0f
    13b2:	58 89       	ldd	r21, Y+16	; 0x10
    13b4:	bc 01       	movw	r22, r24
    13b6:	cd 01       	movw	r24, r26
    13b8:	0e 94 79 28 	call	0x50f2	; 0x50f2 <__mulsi3>
    13bc:	dc 01       	movw	r26, r24
    13be:	cb 01       	movw	r24, r22
    13c0:	8a 83       	std	Y+2, r24	; 0x02
    13c2:	9b 83       	std	Y+3, r25	; 0x03
    13c4:	ac 83       	std	Y+4, r26	; 0x04
    13c6:	bd 83       	std	Y+5, r27	; 0x05
	OVF_Number = (u32)(CountsNum / 256);
    13c8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ca:	9b 81       	ldd	r25, Y+3	; 0x03
    13cc:	ac 81       	ldd	r26, Y+4	; 0x04
    13ce:	bd 81       	ldd	r27, Y+5	; 0x05
    13d0:	89 2f       	mov	r24, r25
    13d2:	9a 2f       	mov	r25, r26
    13d4:	ab 2f       	mov	r26, r27
    13d6:	bb 27       	eor	r27, r27
    13d8:	80 93 fd 01 	sts	0x01FD, r24
    13dc:	90 93 fe 01 	sts	0x01FE, r25
    13e0:	a0 93 ff 01 	sts	0x01FF, r26
    13e4:	b0 93 00 02 	sts	0x0200, r27
	u8 RestCounts = CountsNum % 256;
    13e8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ea:	89 83       	std	Y+1, r24	; 0x01



	TIMER0_SetCounterValue(0);
    13ec:	80 e0       	ldi	r24, 0x00	; 0
    13ee:	0e 94 a1 08 	call	0x1142	; 0x1142 <TIMER0_SetCounterValue>

	while(OVF_Number > 0);
    13f2:	80 91 fd 01 	lds	r24, 0x01FD
    13f6:	90 91 fe 01 	lds	r25, 0x01FE
    13fa:	a0 91 ff 01 	lds	r26, 0x01FF
    13fe:	b0 91 00 02 	lds	r27, 0x0200
    1402:	00 97       	sbiw	r24, 0x00	; 0
    1404:	a1 05       	cpc	r26, r1
    1406:	b1 05       	cpc	r27, r1
    1408:	a1 f7       	brne	.-24     	; 0x13f2 <Timer0_Set_Delay_ms+0x16e>

	while(TCNT0 < RestCounts);
    140a:	e2 e5       	ldi	r30, 0x52	; 82
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	90 81       	ld	r25, Z
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	98 17       	cp	r25, r24
    1414:	d0 f3       	brcs	.-12     	; 0x140a <Timer0_Set_Delay_ms+0x186>

	TIMER0_Stop();
    1416:	0e 94 4f 08 	call	0x109e	; 0x109e <TIMER0_Stop>

	// Disable Timer0 overflow interrupt
	TIMSK &= ~(1 << TOIE0);
    141a:	a9 e5       	ldi	r26, 0x59	; 89
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	e9 e5       	ldi	r30, 0x59	; 89
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	8e 7f       	andi	r24, 0xFE	; 254
    1426:	8c 93       	st	X, r24
}
    1428:	67 96       	adiw	r28, 0x17	; 23
    142a:	0f b6       	in	r0, 0x3f	; 63
    142c:	f8 94       	cli
    142e:	de bf       	out	0x3e, r29	; 62
    1430:	0f be       	out	0x3f, r0	; 63
    1432:	cd bf       	out	0x3d, r28	; 61
    1434:	cf 91       	pop	r28
    1436:	df 91       	pop	r29
    1438:	08 95       	ret

0000143a <Timer0_OVF_SetCallBack>:


void Timer0_OVF_SetCallBack(void (*Local_ptr_toFunc))
{
    143a:	df 93       	push	r29
    143c:	cf 93       	push	r28
    143e:	00 d0       	rcall	.+0      	; 0x1440 <Timer0_OVF_SetCallBack+0x6>
    1440:	cd b7       	in	r28, 0x3d	; 61
    1442:	de b7       	in	r29, 0x3e	; 62
    1444:	9a 83       	std	Y+2, r25	; 0x02
    1446:	89 83       	std	Y+1, r24	; 0x01
	Timer0_OVF_Fptr = Local_ptr_toFunc;
    1448:	89 81       	ldd	r24, Y+1	; 0x01
    144a:	9a 81       	ldd	r25, Y+2	; 0x02
    144c:	90 93 f9 01 	sts	0x01F9, r25
    1450:	80 93 f8 01 	sts	0x01F8, r24


}
    1454:	0f 90       	pop	r0
    1456:	0f 90       	pop	r0
    1458:	cf 91       	pop	r28
    145a:	df 91       	pop	r29
    145c:	08 95       	ret

0000145e <Timer0_OCM_SetCallBack>:
void Timer0_OCM_SetCallBack(void (*Local_ptr_toFunc))
{
    145e:	df 93       	push	r29
    1460:	cf 93       	push	r28
    1462:	00 d0       	rcall	.+0      	; 0x1464 <Timer0_OCM_SetCallBack+0x6>
    1464:	cd b7       	in	r28, 0x3d	; 61
    1466:	de b7       	in	r29, 0x3e	; 62
    1468:	9a 83       	std	Y+2, r25	; 0x02
    146a:	89 83       	std	Y+1, r24	; 0x01
	Timer0_OCM_Fptr = Local_ptr_toFunc;
    146c:	89 81       	ldd	r24, Y+1	; 0x01
    146e:	9a 81       	ldd	r25, Y+2	; 0x02
    1470:	90 93 fb 01 	sts	0x01FB, r25
    1474:	80 93 fa 01 	sts	0x01FA, r24
}
    1478:	0f 90       	pop	r0
    147a:	0f 90       	pop	r0
    147c:	cf 91       	pop	r28
    147e:	df 91       	pop	r29
    1480:	08 95       	ret

00001482 <TIMER1_Init>:

// ===========================================================


ES_t TIMER1_Init(TIMER1_Config_t *TIME1_Cfg)
{
    1482:	df 93       	push	r29
    1484:	cf 93       	push	r28
    1486:	cd b7       	in	r28, 0x3d	; 61
    1488:	de b7       	in	r29, 0x3e	; 62
    148a:	2a 97       	sbiw	r28, 0x0a	; 10
    148c:	0f b6       	in	r0, 0x3f	; 63
    148e:	f8 94       	cli
    1490:	de bf       	out	0x3e, r29	; 62
    1492:	0f be       	out	0x3f, r0	; 63
    1494:	cd bf       	out	0x3d, r28	; 61
    1496:	9b 83       	std	Y+3, r25	; 0x03
    1498:	8a 83       	std	Y+2, r24	; 0x02
	ES_t RetValue = ES_NOT_OK;
    149a:	81 e0       	ldi	r24, 0x01	; 1
    149c:	89 83       	std	Y+1, r24	; 0x01
	if(TIME1_Cfg == NULLPTR){
    149e:	8a 81       	ldd	r24, Y+2	; 0x02
    14a0:	9b 81       	ldd	r25, Y+3	; 0x03
    14a2:	00 97       	sbiw	r24, 0x00	; 0
    14a4:	19 f4       	brne	.+6      	; 0x14ac <TIMER1_Init+0x2a>
		RetValue = ES_NOT_OK;
    14a6:	81 e0       	ldi	r24, 0x01	; 1
    14a8:	89 83       	std	Y+1, r24	; 0x01
    14aa:	ea c0       	rjmp	.+468    	; 0x1680 <TIMER1_Init+0x1fe>
	}else
	{
		// Copy the configuration in a global structure in case of
		// usage inside othe functions
		Global_Timer1_Cfg = *TIME1_Cfg;
    14ac:	8a 81       	ldd	r24, Y+2	; 0x02
    14ae:	9b 81       	ldd	r25, Y+3	; 0x03
    14b0:	27 e2       	ldi	r18, 0x27	; 39
    14b2:	32 e0       	ldi	r19, 0x02	; 2
    14b4:	3f 83       	std	Y+7, r19	; 0x07
    14b6:	2e 83       	std	Y+6, r18	; 0x06
    14b8:	99 87       	std	Y+9, r25	; 0x09
    14ba:	88 87       	std	Y+8, r24	; 0x08
    14bc:	38 e0       	ldi	r19, 0x08	; 8
    14be:	3a 87       	std	Y+10, r19	; 0x0a
    14c0:	e8 85       	ldd	r30, Y+8	; 0x08
    14c2:	f9 85       	ldd	r31, Y+9	; 0x09
    14c4:	00 80       	ld	r0, Z
    14c6:	28 85       	ldd	r18, Y+8	; 0x08
    14c8:	39 85       	ldd	r19, Y+9	; 0x09
    14ca:	2f 5f       	subi	r18, 0xFF	; 255
    14cc:	3f 4f       	sbci	r19, 0xFF	; 255
    14ce:	39 87       	std	Y+9, r19	; 0x09
    14d0:	28 87       	std	Y+8, r18	; 0x08
    14d2:	ee 81       	ldd	r30, Y+6	; 0x06
    14d4:	ff 81       	ldd	r31, Y+7	; 0x07
    14d6:	00 82       	st	Z, r0
    14d8:	2e 81       	ldd	r18, Y+6	; 0x06
    14da:	3f 81       	ldd	r19, Y+7	; 0x07
    14dc:	2f 5f       	subi	r18, 0xFF	; 255
    14de:	3f 4f       	sbci	r19, 0xFF	; 255
    14e0:	3f 83       	std	Y+7, r19	; 0x07
    14e2:	2e 83       	std	Y+6, r18	; 0x06
    14e4:	3a 85       	ldd	r19, Y+10	; 0x0a
    14e6:	31 50       	subi	r19, 0x01	; 1
    14e8:	3a 87       	std	Y+10, r19	; 0x0a
    14ea:	8a 85       	ldd	r24, Y+10	; 0x0a
    14ec:	88 23       	and	r24, r24
    14ee:	41 f7       	brne	.-48     	; 0x14c0 <TIMER1_Init+0x3e>


		// Timer0 mode Configurations
		if((TIME1_Cfg->mode >= TIMER1_NORMAL_MODE) && (TIME1_Cfg->mode <= TIMER1_FAST_PWM_OCR1A_TOP))
    14f0:	ea 81       	ldd	r30, Y+2	; 0x02
    14f2:	fb 81       	ldd	r31, Y+3	; 0x03
    14f4:	80 81       	ld	r24, Z
    14f6:	83 30       	cpi	r24, 0x03	; 3
    14f8:	08 f0       	brcs	.+2      	; 0x14fc <TIMER1_Init+0x7a>
    14fa:	6f c0       	rjmp	.+222    	; 0x15da <TIMER1_Init+0x158>
		{
			RetValue = ES_OK;
    14fc:	19 82       	std	Y+1, r1	; 0x01
			switch(TIME1_Cfg->mode)
    14fe:	ea 81       	ldd	r30, Y+2	; 0x02
    1500:	fb 81       	ldd	r31, Y+3	; 0x03
    1502:	80 81       	ld	r24, Z
    1504:	e8 2f       	mov	r30, r24
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	fd 83       	std	Y+5, r31	; 0x05
    150a:	ec 83       	std	Y+4, r30	; 0x04
    150c:	2c 81       	ldd	r18, Y+4	; 0x04
    150e:	3d 81       	ldd	r19, Y+5	; 0x05
    1510:	21 30       	cpi	r18, 0x01	; 1
    1512:	31 05       	cpc	r19, r1
    1514:	41 f1       	breq	.+80     	; 0x1566 <TIMER1_Init+0xe4>
    1516:	8c 81       	ldd	r24, Y+4	; 0x04
    1518:	9d 81       	ldd	r25, Y+5	; 0x05
    151a:	82 30       	cpi	r24, 0x02	; 2
    151c:	91 05       	cpc	r25, r1
    151e:	09 f4       	brne	.+2      	; 0x1522 <TIMER1_Init+0xa0>
    1520:	3f c0       	rjmp	.+126    	; 0x15a0 <TIMER1_Init+0x11e>
    1522:	ec 81       	ldd	r30, Y+4	; 0x04
    1524:	fd 81       	ldd	r31, Y+5	; 0x05
    1526:	30 97       	sbiw	r30, 0x00	; 0
    1528:	09 f0       	breq	.+2      	; 0x152c <TIMER1_Init+0xaa>
    152a:	59 c0       	rjmp	.+178    	; 0x15de <TIMER1_Init+0x15c>
			{
			case TIMER1_NORMAL_MODE:
				CLR_BIT(TCCR1A,WGM10);
    152c:	af e4       	ldi	r26, 0x4F	; 79
    152e:	b0 e0       	ldi	r27, 0x00	; 0
    1530:	ef e4       	ldi	r30, 0x4F	; 79
    1532:	f0 e0       	ldi	r31, 0x00	; 0
    1534:	80 81       	ld	r24, Z
    1536:	8e 7f       	andi	r24, 0xFE	; 254
    1538:	8c 93       	st	X, r24
				CLR_BIT(TCCR1A,WGM11);
    153a:	af e4       	ldi	r26, 0x4F	; 79
    153c:	b0 e0       	ldi	r27, 0x00	; 0
    153e:	ef e4       	ldi	r30, 0x4F	; 79
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	8d 7f       	andi	r24, 0xFD	; 253
    1546:	8c 93       	st	X, r24
				CLR_BIT(TCCR1B,WGM12);
    1548:	ae e4       	ldi	r26, 0x4E	; 78
    154a:	b0 e0       	ldi	r27, 0x00	; 0
    154c:	ee e4       	ldi	r30, 0x4E	; 78
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	87 7f       	andi	r24, 0xF7	; 247
    1554:	8c 93       	st	X, r24
				CLR_BIT(TCCR1B,WGM13);
    1556:	ae e4       	ldi	r26, 0x4E	; 78
    1558:	b0 e0       	ldi	r27, 0x00	; 0
    155a:	ee e4       	ldi	r30, 0x4E	; 78
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	80 81       	ld	r24, Z
    1560:	8f 7e       	andi	r24, 0xEF	; 239
    1562:	8c 93       	st	X, r24
    1564:	3c c0       	rjmp	.+120    	; 0x15de <TIMER1_Init+0x15c>
				break;
			case TIMER1_FAST_PWM_ICR1_TOP:
				CLR_BIT(TCCR1A,WGM10);
    1566:	af e4       	ldi	r26, 0x4F	; 79
    1568:	b0 e0       	ldi	r27, 0x00	; 0
    156a:	ef e4       	ldi	r30, 0x4F	; 79
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
    1570:	8e 7f       	andi	r24, 0xFE	; 254
    1572:	8c 93       	st	X, r24
				SET_BIT(TCCR1A,WGM11);
    1574:	af e4       	ldi	r26, 0x4F	; 79
    1576:	b0 e0       	ldi	r27, 0x00	; 0
    1578:	ef e4       	ldi	r30, 0x4F	; 79
    157a:	f0 e0       	ldi	r31, 0x00	; 0
    157c:	80 81       	ld	r24, Z
    157e:	82 60       	ori	r24, 0x02	; 2
    1580:	8c 93       	st	X, r24
				SET_BIT(TCCR1B,WGM12);
    1582:	ae e4       	ldi	r26, 0x4E	; 78
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	ee e4       	ldi	r30, 0x4E	; 78
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	88 60       	ori	r24, 0x08	; 8
    158e:	8c 93       	st	X, r24
				SET_BIT(TCCR1B,WGM13);
    1590:	ae e4       	ldi	r26, 0x4E	; 78
    1592:	b0 e0       	ldi	r27, 0x00	; 0
    1594:	ee e4       	ldi	r30, 0x4E	; 78
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	80 81       	ld	r24, Z
    159a:	80 61       	ori	r24, 0x10	; 16
    159c:	8c 93       	st	X, r24
    159e:	1f c0       	rjmp	.+62     	; 0x15de <TIMER1_Init+0x15c>
				break;
			case TIMER1_FAST_PWM_OCR1A_TOP:
				SET_BIT(TCCR1A,WGM10);
    15a0:	af e4       	ldi	r26, 0x4F	; 79
    15a2:	b0 e0       	ldi	r27, 0x00	; 0
    15a4:	ef e4       	ldi	r30, 0x4F	; 79
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	80 81       	ld	r24, Z
    15aa:	81 60       	ori	r24, 0x01	; 1
    15ac:	8c 93       	st	X, r24
				SET_BIT(TCCR1A,WGM11);
    15ae:	af e4       	ldi	r26, 0x4F	; 79
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	ef e4       	ldi	r30, 0x4F	; 79
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	80 81       	ld	r24, Z
    15b8:	82 60       	ori	r24, 0x02	; 2
    15ba:	8c 93       	st	X, r24
				SET_BIT(TCCR1B,WGM12);
    15bc:	ae e4       	ldi	r26, 0x4E	; 78
    15be:	b0 e0       	ldi	r27, 0x00	; 0
    15c0:	ee e4       	ldi	r30, 0x4E	; 78
    15c2:	f0 e0       	ldi	r31, 0x00	; 0
    15c4:	80 81       	ld	r24, Z
    15c6:	88 60       	ori	r24, 0x08	; 8
    15c8:	8c 93       	st	X, r24
				SET_BIT(TCCR1B,WGM13);
    15ca:	ae e4       	ldi	r26, 0x4E	; 78
    15cc:	b0 e0       	ldi	r27, 0x00	; 0
    15ce:	ee e4       	ldi	r30, 0x4E	; 78
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 81       	ld	r24, Z
    15d4:	80 61       	ori	r24, 0x10	; 16
    15d6:	8c 93       	st	X, r24
    15d8:	02 c0       	rjmp	.+4      	; 0x15de <TIMER1_Init+0x15c>
				break;
			}
		}else{
			RetValue = ES_NOT_OK;
    15da:	81 e0       	ldi	r24, 0x01	; 1
    15dc:	89 83       	std	Y+1, r24	; 0x01
		}

		// Timer_0 Prescalar Configuration
		if((TIME1_Cfg->prescalar >= TIMER1_STOP) && (TIME1_Cfg->prescalar <= EXTERNAL1_RISING))
    15de:	ea 81       	ldd	r30, Y+2	; 0x02
    15e0:	fb 81       	ldd	r31, Y+3	; 0x03
    15e2:	81 81       	ldd	r24, Z+1	; 0x01
    15e4:	88 30       	cpi	r24, 0x08	; 8
    15e6:	58 f4       	brcc	.+22     	; 0x15fe <TIMER1_Init+0x17c>
		{
			TCCR1B |= TIME1_Cfg->prescalar;
    15e8:	ae e4       	ldi	r26, 0x4E	; 78
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	ee e4       	ldi	r30, 0x4E	; 78
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	90 81       	ld	r25, Z
    15f2:	ea 81       	ldd	r30, Y+2	; 0x02
    15f4:	fb 81       	ldd	r31, Y+3	; 0x03
    15f6:	81 81       	ldd	r24, Z+1	; 0x01
    15f8:	89 2b       	or	r24, r25
    15fa:	8c 93       	st	X, r24
    15fc:	02 c0       	rjmp	.+4      	; 0x1602 <TIMER1_Init+0x180>
		}else{
			RetValue = ES_NOT_OK;
    15fe:	81 e0       	ldi	r24, 0x01	; 1
    1600:	89 83       	std	Y+1, r24	; 0x01
		}


		// Timer_1 OCA Pin
		TCCR1A |= (TIME1_Cfg->OC1A_mode << COM1A0);
    1602:	af e4       	ldi	r26, 0x4F	; 79
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	ef e4       	ldi	r30, 0x4F	; 79
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	28 2f       	mov	r18, r24
    160e:	ea 81       	ldd	r30, Y+2	; 0x02
    1610:	fb 81       	ldd	r31, Y+3	; 0x03
    1612:	82 81       	ldd	r24, Z+2	; 0x02
    1614:	88 2f       	mov	r24, r24
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	00 24       	eor	r0, r0
    161a:	96 95       	lsr	r25
    161c:	87 95       	ror	r24
    161e:	07 94       	ror	r0
    1620:	96 95       	lsr	r25
    1622:	87 95       	ror	r24
    1624:	07 94       	ror	r0
    1626:	98 2f       	mov	r25, r24
    1628:	80 2d       	mov	r24, r0
    162a:	82 2b       	or	r24, r18
    162c:	8c 93       	st	X, r24

		// Timer_1 OCA Pin
		TCCR1A |= (TIME1_Cfg->OC1B_mode << COM1B0);
    162e:	af e4       	ldi	r26, 0x4F	; 79
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	ef e4       	ldi	r30, 0x4F	; 79
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	28 2f       	mov	r18, r24
    163a:	ea 81       	ldd	r30, Y+2	; 0x02
    163c:	fb 81       	ldd	r31, Y+3	; 0x03
    163e:	83 81       	ldd	r24, Z+3	; 0x03
    1640:	88 2f       	mov	r24, r24
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	82 95       	swap	r24
    1646:	92 95       	swap	r25
    1648:	90 7f       	andi	r25, 0xF0	; 240
    164a:	98 27       	eor	r25, r24
    164c:	80 7f       	andi	r24, 0xF0	; 240
    164e:	98 27       	eor	r25, r24
    1650:	82 2b       	or	r24, r18
    1652:	8c 93       	st	X, r24


		// Timer_1 Interrupts
		TIMSK |= (TIME1_Cfg->OVF_Interrupt) | (TIME1_Cfg->ICU_Interrupt) | (TIME1_Cfg->OCA_Interrupt) | (TIME1_Cfg->OCB_Interrupt);
    1654:	a9 e5       	ldi	r26, 0x59	; 89
    1656:	b0 e0       	ldi	r27, 0x00	; 0
    1658:	e9 e5       	ldi	r30, 0x59	; 89
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	20 81       	ld	r18, Z
    165e:	ea 81       	ldd	r30, Y+2	; 0x02
    1660:	fb 81       	ldd	r31, Y+3	; 0x03
    1662:	94 81       	ldd	r25, Z+4	; 0x04
    1664:	ea 81       	ldd	r30, Y+2	; 0x02
    1666:	fb 81       	ldd	r31, Y+3	; 0x03
    1668:	85 81       	ldd	r24, Z+5	; 0x05
    166a:	98 2b       	or	r25, r24
    166c:	ea 81       	ldd	r30, Y+2	; 0x02
    166e:	fb 81       	ldd	r31, Y+3	; 0x03
    1670:	86 81       	ldd	r24, Z+6	; 0x06
    1672:	98 2b       	or	r25, r24
    1674:	ea 81       	ldd	r30, Y+2	; 0x02
    1676:	fb 81       	ldd	r31, Y+3	; 0x03
    1678:	87 81       	ldd	r24, Z+7	; 0x07
    167a:	89 2b       	or	r24, r25
    167c:	82 2b       	or	r24, r18
    167e:	8c 93       	st	X, r24



	}

	return RetValue;
    1680:	89 81       	ldd	r24, Y+1	; 0x01
}
    1682:	2a 96       	adiw	r28, 0x0a	; 10
    1684:	0f b6       	in	r0, 0x3f	; 63
    1686:	f8 94       	cli
    1688:	de bf       	out	0x3e, r29	; 62
    168a:	0f be       	out	0x3f, r0	; 63
    168c:	cd bf       	out	0x3d, r28	; 61
    168e:	cf 91       	pop	r28
    1690:	df 91       	pop	r29
    1692:	08 95       	ret

00001694 <TIMER1_Stop>:


ES_t TIMER1_Stop(void)
{
    1694:	df 93       	push	r29
    1696:	cf 93       	push	r28
    1698:	cd b7       	in	r28, 0x3d	; 61
    169a:	de b7       	in	r29, 0x3e	; 62
	// No clock source
	CLR_BIT(TCCR1B,CS10);
    169c:	ae e4       	ldi	r26, 0x4E	; 78
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	ee e4       	ldi	r30, 0x4E	; 78
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	80 81       	ld	r24, Z
    16a6:	8e 7f       	andi	r24, 0xFE	; 254
    16a8:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,CS11);
    16aa:	ae e4       	ldi	r26, 0x4E	; 78
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	ee e4       	ldi	r30, 0x4E	; 78
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	8d 7f       	andi	r24, 0xFD	; 253
    16b6:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,CS12);
    16b8:	ae e4       	ldi	r26, 0x4E	; 78
    16ba:	b0 e0       	ldi	r27, 0x00	; 0
    16bc:	ee e4       	ldi	r30, 0x4E	; 78
    16be:	f0 e0       	ldi	r31, 0x00	; 0
    16c0:	80 81       	ld	r24, Z
    16c2:	8b 7f       	andi	r24, 0xFB	; 251
    16c4:	8c 93       	st	X, r24
	return ES_OK;
    16c6:	80 e0       	ldi	r24, 0x00	; 0
}
    16c8:	cf 91       	pop	r28
    16ca:	df 91       	pop	r29
    16cc:	08 95       	ret

000016ce <__vector_11>:




ISR(TIMER0_OVF_vect)
{
    16ce:	1f 92       	push	r1
    16d0:	0f 92       	push	r0
    16d2:	0f b6       	in	r0, 0x3f	; 63
    16d4:	0f 92       	push	r0
    16d6:	11 24       	eor	r1, r1
    16d8:	8f 93       	push	r24
    16da:	9f 93       	push	r25
    16dc:	af 93       	push	r26
    16de:	bf 93       	push	r27
    16e0:	ef 93       	push	r30
    16e2:	ff 93       	push	r31
    16e4:	df 93       	push	r29
    16e6:	cf 93       	push	r28
    16e8:	cd b7       	in	r28, 0x3d	; 61
    16ea:	de b7       	in	r29, 0x3e	; 62
	if(OVF_Number > 0){
    16ec:	80 91 fd 01 	lds	r24, 0x01FD
    16f0:	90 91 fe 01 	lds	r25, 0x01FE
    16f4:	a0 91 ff 01 	lds	r26, 0x01FF
    16f8:	b0 91 00 02 	lds	r27, 0x0200
    16fc:	00 97       	sbiw	r24, 0x00	; 0
    16fe:	a1 05       	cpc	r26, r1
    1700:	b1 05       	cpc	r27, r1
    1702:	a1 f0       	breq	.+40     	; 0x172c <__vector_11+0x5e>
//		Lcd_ES_tdisplayNum(OVF_Number);
//		Lcd_ES_tsendString("  ");
		OVF_Number--;
    1704:	80 91 fd 01 	lds	r24, 0x01FD
    1708:	90 91 fe 01 	lds	r25, 0x01FE
    170c:	a0 91 ff 01 	lds	r26, 0x01FF
    1710:	b0 91 00 02 	lds	r27, 0x0200
    1714:	01 97       	sbiw	r24, 0x01	; 1
    1716:	a1 09       	sbc	r26, r1
    1718:	b1 09       	sbc	r27, r1
    171a:	80 93 fd 01 	sts	0x01FD, r24
    171e:	90 93 fe 01 	sts	0x01FE, r25
    1722:	a0 93 ff 01 	sts	0x01FF, r26
    1726:	b0 93 00 02 	sts	0x0200, r27
    172a:	07 c0       	rjmp	.+14     	; 0x173a <__vector_11+0x6c>
	}else {
		// If all overflows are done, disable the interrupt
		TIMSK &= ~(1 << TOIE0);
    172c:	a9 e5       	ldi	r26, 0x59	; 89
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	e9 e5       	ldi	r30, 0x59	; 89
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	8e 7f       	andi	r24, 0xFE	; 254
    1738:	8c 93       	st	X, r24
	}

}
    173a:	cf 91       	pop	r28
    173c:	df 91       	pop	r29
    173e:	ff 91       	pop	r31
    1740:	ef 91       	pop	r30
    1742:	bf 91       	pop	r27
    1744:	af 91       	pop	r26
    1746:	9f 91       	pop	r25
    1748:	8f 91       	pop	r24
    174a:	0f 90       	pop	r0
    174c:	0f be       	out	0x3f, r0	; 63
    174e:	0f 90       	pop	r0
    1750:	1f 90       	pop	r1
    1752:	18 95       	reti

00001754 <__vector_10>:


ISR(TIMER0_COMP_vect)
{
    1754:	1f 92       	push	r1
    1756:	0f 92       	push	r0
    1758:	0f b6       	in	r0, 0x3f	; 63
    175a:	0f 92       	push	r0
    175c:	11 24       	eor	r1, r1
    175e:	2f 93       	push	r18
    1760:	3f 93       	push	r19
    1762:	4f 93       	push	r20
    1764:	5f 93       	push	r21
    1766:	6f 93       	push	r22
    1768:	7f 93       	push	r23
    176a:	8f 93       	push	r24
    176c:	9f 93       	push	r25
    176e:	af 93       	push	r26
    1770:	bf 93       	push	r27
    1772:	ef 93       	push	r30
    1774:	ff 93       	push	r31
    1776:	df 93       	push	r29
    1778:	cf 93       	push	r28
    177a:	cd b7       	in	r28, 0x3d	; 61
    177c:	de b7       	in	r29, 0x3e	; 62
	if(Timer0_OCM_Fptr != NULLPTR)
    177e:	80 91 fa 01 	lds	r24, 0x01FA
    1782:	90 91 fb 01 	lds	r25, 0x01FB
    1786:	00 97       	sbiw	r24, 0x00	; 0
    1788:	29 f0       	breq	.+10     	; 0x1794 <__vector_10+0x40>
	{
		Timer0_OCM_Fptr();
    178a:	e0 91 fa 01 	lds	r30, 0x01FA
    178e:	f0 91 fb 01 	lds	r31, 0x01FB
    1792:	09 95       	icall
	}
}
    1794:	cf 91       	pop	r28
    1796:	df 91       	pop	r29
    1798:	ff 91       	pop	r31
    179a:	ef 91       	pop	r30
    179c:	bf 91       	pop	r27
    179e:	af 91       	pop	r26
    17a0:	9f 91       	pop	r25
    17a2:	8f 91       	pop	r24
    17a4:	7f 91       	pop	r23
    17a6:	6f 91       	pop	r22
    17a8:	5f 91       	pop	r21
    17aa:	4f 91       	pop	r20
    17ac:	3f 91       	pop	r19
    17ae:	2f 91       	pop	r18
    17b0:	0f 90       	pop	r0
    17b2:	0f be       	out	0x3f, r0	; 63
    17b4:	0f 90       	pop	r0
    17b6:	1f 90       	pop	r1
    17b8:	18 95       	reti

000017ba <SPI_Init>:


static void (*GP_SPI_STC)(void);

void SPI_Init(SPI_Config_t * SPI_Cfg)
{
    17ba:	df 93       	push	r29
    17bc:	cf 93       	push	r28
    17be:	00 d0       	rcall	.+0      	; 0x17c0 <SPI_Init+0x6>
    17c0:	cd b7       	in	r28, 0x3d	; 61
    17c2:	de b7       	in	r29, 0x3e	; 62
    17c4:	9a 83       	std	Y+2, r25	; 0x02
    17c6:	89 83       	std	Y+1, r24	; 0x01
	if(SPI_Cfg->Device_Mode == SPI_DEVICE_MODE_MASTER)
    17c8:	e9 81       	ldd	r30, Y+1	; 0x01
    17ca:	fa 81       	ldd	r31, Y+2	; 0x02
    17cc:	80 81       	ld	r24, Z
    17ce:	80 31       	cpi	r24, 0x10	; 16
    17d0:	09 f0       	breq	.+2      	; 0x17d4 <SPI_Init+0x1a>
    17d2:	d8 c0       	rjmp	.+432    	; 0x1984 <SPI_Init+0x1ca>
	{
		// SCK, MOSI, SS Output
		DIO_ES_tSetPinDirection(SPI_REG, SCK, OUTPUT);
    17d4:	81 e0       	ldi	r24, 0x01	; 1
    17d6:	67 e0       	ldi	r22, 0x07	; 7
    17d8:	41 e0       	ldi	r20, 0x01	; 1
    17da:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, MOSI, OUTPUT);
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	65 e0       	ldi	r22, 0x05	; 5
    17e2:	41 e0       	ldi	r20, 0x01	; 1
    17e4:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, SS, OUTPUT);
    17e8:	81 e0       	ldi	r24, 0x01	; 1
    17ea:	64 e0       	ldi	r22, 0x04	; 4
    17ec:	41 e0       	ldi	r20, 0x01	; 1
    17ee:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>

		// Set MISO pin as INPUT
		DIO_ES_tSetPinDirection(SPI_REG, MISO, INPUT);
    17f2:	81 e0       	ldi	r24, 0x01	; 1
    17f4:	66 e0       	ldi	r22, 0x06	; 6
    17f6:	40 e0       	ldi	r20, 0x00	; 0
    17f8:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>


		SPCR |= SPI_DEVICE_MODE_MASTER;
    17fc:	ad e2       	ldi	r26, 0x2D	; 45
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	ed e2       	ldi	r30, 0x2D	; 45
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	80 61       	ori	r24, 0x10	; 16
    1808:	8c 93       	st	X, r24

		// The master is the one who generates the clock
		if(SPI_Cfg->Prescalar == SPI_Prescalar_4){
    180a:	e9 81       	ldd	r30, Y+1	; 0x01
    180c:	fa 81       	ldd	r31, Y+2	; 0x02
    180e:	84 81       	ldd	r24, Z+4	; 0x04
    1810:	88 23       	and	r24, r24
    1812:	b1 f4       	brne	.+44     	; 0x1840 <SPI_Init+0x86>
			CLR_BIT(SPCR,SPR0);
    1814:	ad e2       	ldi	r26, 0x2D	; 45
    1816:	b0 e0       	ldi	r27, 0x00	; 0
    1818:	ed e2       	ldi	r30, 0x2D	; 45
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	80 81       	ld	r24, Z
    181e:	8e 7f       	andi	r24, 0xFE	; 254
    1820:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    1822:	ad e2       	ldi	r26, 0x2D	; 45
    1824:	b0 e0       	ldi	r27, 0x00	; 0
    1826:	ed e2       	ldi	r30, 0x2D	; 45
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	8d 7f       	andi	r24, 0xFD	; 253
    182e:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    1830:	ae e2       	ldi	r26, 0x2E	; 46
    1832:	b0 e0       	ldi	r27, 0x00	; 0
    1834:	ee e2       	ldi	r30, 0x2E	; 46
    1836:	f0 e0       	ldi	r31, 0x00	; 0
    1838:	80 81       	ld	r24, Z
    183a:	8e 7f       	andi	r24, 0xFE	; 254
    183c:	8c 93       	st	X, r24
    183e:	bd c0       	rjmp	.+378    	; 0x19ba <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_16){
    1840:	e9 81       	ldd	r30, Y+1	; 0x01
    1842:	fa 81       	ldd	r31, Y+2	; 0x02
    1844:	84 81       	ldd	r24, Z+4	; 0x04
    1846:	81 30       	cpi	r24, 0x01	; 1
    1848:	b1 f4       	brne	.+44     	; 0x1876 <SPI_Init+0xbc>
			SET_BIT(SPCR,SPR0);
    184a:	ad e2       	ldi	r26, 0x2D	; 45
    184c:	b0 e0       	ldi	r27, 0x00	; 0
    184e:	ed e2       	ldi	r30, 0x2D	; 45
    1850:	f0 e0       	ldi	r31, 0x00	; 0
    1852:	80 81       	ld	r24, Z
    1854:	81 60       	ori	r24, 0x01	; 1
    1856:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    1858:	ad e2       	ldi	r26, 0x2D	; 45
    185a:	b0 e0       	ldi	r27, 0x00	; 0
    185c:	ed e2       	ldi	r30, 0x2D	; 45
    185e:	f0 e0       	ldi	r31, 0x00	; 0
    1860:	80 81       	ld	r24, Z
    1862:	8d 7f       	andi	r24, 0xFD	; 253
    1864:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    1866:	ae e2       	ldi	r26, 0x2E	; 46
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	ee e2       	ldi	r30, 0x2E	; 46
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	80 81       	ld	r24, Z
    1870:	8e 7f       	andi	r24, 0xFE	; 254
    1872:	8c 93       	st	X, r24
    1874:	a2 c0       	rjmp	.+324    	; 0x19ba <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_64){
    1876:	e9 81       	ldd	r30, Y+1	; 0x01
    1878:	fa 81       	ldd	r31, Y+2	; 0x02
    187a:	84 81       	ldd	r24, Z+4	; 0x04
    187c:	82 30       	cpi	r24, 0x02	; 2
    187e:	b1 f4       	brne	.+44     	; 0x18ac <SPI_Init+0xf2>
			CLR_BIT(SPCR,SPR0);
    1880:	ad e2       	ldi	r26, 0x2D	; 45
    1882:	b0 e0       	ldi	r27, 0x00	; 0
    1884:	ed e2       	ldi	r30, 0x2D	; 45
    1886:	f0 e0       	ldi	r31, 0x00	; 0
    1888:	80 81       	ld	r24, Z
    188a:	8e 7f       	andi	r24, 0xFE	; 254
    188c:	8c 93       	st	X, r24
			SET_BIT(SPCR,SPR1);
    188e:	ad e2       	ldi	r26, 0x2D	; 45
    1890:	b0 e0       	ldi	r27, 0x00	; 0
    1892:	ed e2       	ldi	r30, 0x2D	; 45
    1894:	f0 e0       	ldi	r31, 0x00	; 0
    1896:	80 81       	ld	r24, Z
    1898:	82 60       	ori	r24, 0x02	; 2
    189a:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    189c:	ae e2       	ldi	r26, 0x2E	; 46
    189e:	b0 e0       	ldi	r27, 0x00	; 0
    18a0:	ee e2       	ldi	r30, 0x2E	; 46
    18a2:	f0 e0       	ldi	r31, 0x00	; 0
    18a4:	80 81       	ld	r24, Z
    18a6:	8e 7f       	andi	r24, 0xFE	; 254
    18a8:	8c 93       	st	X, r24
    18aa:	87 c0       	rjmp	.+270    	; 0x19ba <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_128){
    18ac:	e9 81       	ldd	r30, Y+1	; 0x01
    18ae:	fa 81       	ldd	r31, Y+2	; 0x02
    18b0:	84 81       	ldd	r24, Z+4	; 0x04
    18b2:	83 30       	cpi	r24, 0x03	; 3
    18b4:	b1 f4       	brne	.+44     	; 0x18e2 <SPI_Init+0x128>
			SET_BIT(SPCR,SPR0);
    18b6:	ad e2       	ldi	r26, 0x2D	; 45
    18b8:	b0 e0       	ldi	r27, 0x00	; 0
    18ba:	ed e2       	ldi	r30, 0x2D	; 45
    18bc:	f0 e0       	ldi	r31, 0x00	; 0
    18be:	80 81       	ld	r24, Z
    18c0:	81 60       	ori	r24, 0x01	; 1
    18c2:	8c 93       	st	X, r24
			SET_BIT(SPCR,SPR1);
    18c4:	ad e2       	ldi	r26, 0x2D	; 45
    18c6:	b0 e0       	ldi	r27, 0x00	; 0
    18c8:	ed e2       	ldi	r30, 0x2D	; 45
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	80 81       	ld	r24, Z
    18ce:	82 60       	ori	r24, 0x02	; 2
    18d0:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    18d2:	ae e2       	ldi	r26, 0x2E	; 46
    18d4:	b0 e0       	ldi	r27, 0x00	; 0
    18d6:	ee e2       	ldi	r30, 0x2E	; 46
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	8e 7f       	andi	r24, 0xFE	; 254
    18de:	8c 93       	st	X, r24
    18e0:	6c c0       	rjmp	.+216    	; 0x19ba <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_2){
    18e2:	e9 81       	ldd	r30, Y+1	; 0x01
    18e4:	fa 81       	ldd	r31, Y+2	; 0x02
    18e6:	84 81       	ldd	r24, Z+4	; 0x04
    18e8:	84 30       	cpi	r24, 0x04	; 4
    18ea:	b1 f4       	brne	.+44     	; 0x1918 <SPI_Init+0x15e>
			CLR_BIT(SPCR,SPR0);
    18ec:	ad e2       	ldi	r26, 0x2D	; 45
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	ed e2       	ldi	r30, 0x2D	; 45
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	8e 7f       	andi	r24, 0xFE	; 254
    18f8:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    18fa:	ad e2       	ldi	r26, 0x2D	; 45
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	ed e2       	ldi	r30, 0x2D	; 45
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	8d 7f       	andi	r24, 0xFD	; 253
    1906:	8c 93       	st	X, r24
			SET_BIT(SPSR,SPI2X);
    1908:	ae e2       	ldi	r26, 0x2E	; 46
    190a:	b0 e0       	ldi	r27, 0x00	; 0
    190c:	ee e2       	ldi	r30, 0x2E	; 46
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	80 81       	ld	r24, Z
    1912:	81 60       	ori	r24, 0x01	; 1
    1914:	8c 93       	st	X, r24
    1916:	51 c0       	rjmp	.+162    	; 0x19ba <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_8){
    1918:	e9 81       	ldd	r30, Y+1	; 0x01
    191a:	fa 81       	ldd	r31, Y+2	; 0x02
    191c:	84 81       	ldd	r24, Z+4	; 0x04
    191e:	85 30       	cpi	r24, 0x05	; 5
    1920:	b1 f4       	brne	.+44     	; 0x194e <SPI_Init+0x194>
			SET_BIT(SPCR,SPR0);
    1922:	ad e2       	ldi	r26, 0x2D	; 45
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	ed e2       	ldi	r30, 0x2D	; 45
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	81 60       	ori	r24, 0x01	; 1
    192e:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    1930:	ad e2       	ldi	r26, 0x2D	; 45
    1932:	b0 e0       	ldi	r27, 0x00	; 0
    1934:	ed e2       	ldi	r30, 0x2D	; 45
    1936:	f0 e0       	ldi	r31, 0x00	; 0
    1938:	80 81       	ld	r24, Z
    193a:	8d 7f       	andi	r24, 0xFD	; 253
    193c:	8c 93       	st	X, r24
			SET_BIT(SPSR,SPI2X);
    193e:	ae e2       	ldi	r26, 0x2E	; 46
    1940:	b0 e0       	ldi	r27, 0x00	; 0
    1942:	ee e2       	ldi	r30, 0x2E	; 46
    1944:	f0 e0       	ldi	r31, 0x00	; 0
    1946:	80 81       	ld	r24, Z
    1948:	81 60       	ori	r24, 0x01	; 1
    194a:	8c 93       	st	X, r24
    194c:	36 c0       	rjmp	.+108    	; 0x19ba <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_32){
    194e:	e9 81       	ldd	r30, Y+1	; 0x01
    1950:	fa 81       	ldd	r31, Y+2	; 0x02
    1952:	84 81       	ldd	r24, Z+4	; 0x04
    1954:	86 30       	cpi	r24, 0x06	; 6
    1956:	89 f5       	brne	.+98     	; 0x19ba <SPI_Init+0x200>
			CLR_BIT(SPCR,SPR0);
    1958:	ad e2       	ldi	r26, 0x2D	; 45
    195a:	b0 e0       	ldi	r27, 0x00	; 0
    195c:	ed e2       	ldi	r30, 0x2D	; 45
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	8e 7f       	andi	r24, 0xFE	; 254
    1964:	8c 93       	st	X, r24
			SET_BIT(SPCR,SPR1);
    1966:	ad e2       	ldi	r26, 0x2D	; 45
    1968:	b0 e0       	ldi	r27, 0x00	; 0
    196a:	ed e2       	ldi	r30, 0x2D	; 45
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	80 81       	ld	r24, Z
    1970:	82 60       	ori	r24, 0x02	; 2
    1972:	8c 93       	st	X, r24
			SET_BIT(SPSR,SPI2X);
    1974:	ae e2       	ldi	r26, 0x2E	; 46
    1976:	b0 e0       	ldi	r27, 0x00	; 0
    1978:	ee e2       	ldi	r30, 0x2E	; 46
    197a:	f0 e0       	ldi	r31, 0x00	; 0
    197c:	80 81       	ld	r24, Z
    197e:	81 60       	ori	r24, 0x01	; 1
    1980:	8c 93       	st	X, r24
    1982:	1b c0       	rjmp	.+54     	; 0x19ba <SPI_Init+0x200>
		}

	}else
	{   // Slave

		DIO_ES_tSetPinDirection(SPI_REG, MISO, OUTPUT);
    1984:	81 e0       	ldi	r24, 0x01	; 1
    1986:	66 e0       	ldi	r22, 0x06	; 6
    1988:	41 e0       	ldi	r20, 0x01	; 1
    198a:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
		// Set SCK, MOSI, and SS pins as INPUT (slave mode doesn't need them as output)
		DIO_ES_tSetPinDirection(SPI_REG, SCK, INPUT);
    198e:	81 e0       	ldi	r24, 0x01	; 1
    1990:	67 e0       	ldi	r22, 0x07	; 7
    1992:	40 e0       	ldi	r20, 0x00	; 0
    1994:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, MOSI, INPUT);
    1998:	81 e0       	ldi	r24, 0x01	; 1
    199a:	65 e0       	ldi	r22, 0x05	; 5
    199c:	40 e0       	ldi	r20, 0x00	; 0
    199e:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, SS, INPUT);
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	64 e0       	ldi	r22, 0x04	; 4
    19a6:	40 e0       	ldi	r20, 0x00	; 0
    19a8:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>


		SPCR &= SPI_DEVICE_MODE_SLAVE;
    19ac:	ad e2       	ldi	r26, 0x2D	; 45
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	ed e2       	ldi	r30, 0x2D	; 45
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	80 81       	ld	r24, Z
    19b6:	8f 7e       	andi	r24, 0xEF	; 239
    19b8:	8c 93       	st	X, r24
	}



	// Common Configurations
	SPCR |= SPI_Cfg->CLK_Polarity;
    19ba:	ad e2       	ldi	r26, 0x2D	; 45
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	ed e2       	ldi	r30, 0x2D	; 45
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	90 81       	ld	r25, Z
    19c4:	e9 81       	ldd	r30, Y+1	; 0x01
    19c6:	fa 81       	ldd	r31, Y+2	; 0x02
    19c8:	82 81       	ldd	r24, Z+2	; 0x02
    19ca:	89 2b       	or	r24, r25
    19cc:	8c 93       	st	X, r24

	SPCR |= SPI_Cfg->CLK_PHASE;
    19ce:	ad e2       	ldi	r26, 0x2D	; 45
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	ed e2       	ldi	r30, 0x2D	; 45
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	90 81       	ld	r25, Z
    19d8:	e9 81       	ldd	r30, Y+1	; 0x01
    19da:	fa 81       	ldd	r31, Y+2	; 0x02
    19dc:	83 81       	ldd	r24, Z+3	; 0x03
    19de:	89 2b       	or	r24, r25
    19e0:	8c 93       	st	X, r24

	SPCR |= SPI_Cfg->Data_Order;
    19e2:	ad e2       	ldi	r26, 0x2D	; 45
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	ed e2       	ldi	r30, 0x2D	; 45
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	90 81       	ld	r25, Z
    19ec:	e9 81       	ldd	r30, Y+1	; 0x01
    19ee:	fa 81       	ldd	r31, Y+2	; 0x02
    19f0:	81 81       	ldd	r24, Z+1	; 0x01
    19f2:	89 2b       	or	r24, r25
    19f4:	8c 93       	st	X, r24


	// If interrupt is enabled
	if(SPI_Cfg->IRQ_Mode != SPI_IRQ_Disable)
    19f6:	e9 81       	ldd	r30, Y+1	; 0x01
    19f8:	fa 81       	ldd	r31, Y+2	; 0x02
    19fa:	85 81       	ldd	r24, Z+5	; 0x05
    19fc:	88 23       	and	r24, r24
    19fe:	39 f0       	breq	.+14     	; 0x1a0e <SPI_Init+0x254>
	{
		SPCR |= (1<<SPIE);
    1a00:	ad e2       	ldi	r26, 0x2D	; 45
    1a02:	b0 e0       	ldi	r27, 0x00	; 0
    1a04:	ed e2       	ldi	r30, 0x2D	; 45
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	80 81       	ld	r24, Z
    1a0a:	80 68       	ori	r24, 0x80	; 128
    1a0c:	8c 93       	st	X, r24
	}

	GP_SPI_STC = SPI_Cfg->SPI_P_to_Func;
    1a0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1a10:	fa 81       	ldd	r31, Y+2	; 0x02
    1a12:	86 81       	ldd	r24, Z+6	; 0x06
    1a14:	97 81       	ldd	r25, Z+7	; 0x07
    1a16:	90 93 03 02 	sts	0x0203, r25
    1a1a:	80 93 02 02 	sts	0x0202, r24

	// Enable SPI
	SET_BIT(SPCR,SPE);
    1a1e:	ad e2       	ldi	r26, 0x2D	; 45
    1a20:	b0 e0       	ldi	r27, 0x00	; 0
    1a22:	ed e2       	ldi	r30, 0x2D	; 45
    1a24:	f0 e0       	ldi	r31, 0x00	; 0
    1a26:	80 81       	ld	r24, Z
    1a28:	80 64       	ori	r24, 0x40	; 64
    1a2a:	8c 93       	st	X, r24
}
    1a2c:	0f 90       	pop	r0
    1a2e:	0f 90       	pop	r0
    1a30:	cf 91       	pop	r28
    1a32:	df 91       	pop	r29
    1a34:	08 95       	ret

00001a36 <SPI_Transmit_Receive>:




u8 SPI_Transmit_Receive(u8 data)
{
    1a36:	df 93       	push	r29
    1a38:	cf 93       	push	r28
    1a3a:	0f 92       	push	r0
    1a3c:	cd b7       	in	r28, 0x3d	; 61
    1a3e:	de b7       	in	r29, 0x3e	; 62
    1a40:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;
    1a42:	ef e2       	ldi	r30, 0x2F	; 47
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	89 81       	ldd	r24, Y+1	; 0x01
    1a48:	80 83       	st	Z, r24
	while(!GET_BIT(SPSR,SPIF));
    1a4a:	ee e2       	ldi	r30, 0x2E	; 46
    1a4c:	f0 e0       	ldi	r31, 0x00	; 0
    1a4e:	80 81       	ld	r24, Z
    1a50:	88 23       	and	r24, r24
    1a52:	dc f7       	brge	.-10     	; 0x1a4a <SPI_Transmit_Receive+0x14>
	// Return data received from slave
	return SPDR;
    1a54:	ef e2       	ldi	r30, 0x2F	; 47
    1a56:	f0 e0       	ldi	r31, 0x00	; 0
    1a58:	80 81       	ld	r24, Z
}
    1a5a:	0f 90       	pop	r0
    1a5c:	cf 91       	pop	r28
    1a5e:	df 91       	pop	r29
    1a60:	08 95       	ret

00001a62 <SPI_Receive>:


u8 SPI_Receive()
{
    1a62:	df 93       	push	r29
    1a64:	cf 93       	push	r28
    1a66:	cd b7       	in	r28, 0x3d	; 61
    1a68:	de b7       	in	r29, 0x3e	; 62
    // Wait for data reception to complete
    while (!GET_BIT(SPSR, SPIF));
    1a6a:	ee e2       	ldi	r30, 0x2E	; 46
    1a6c:	f0 e0       	ldi	r31, 0x00	; 0
    1a6e:	80 81       	ld	r24, Z
    1a70:	88 23       	and	r24, r24
    1a72:	dc f7       	brge	.-10     	; 0x1a6a <SPI_Receive+0x8>

    // Return data received from slave
    return SPDR;
    1a74:	ef e2       	ldi	r30, 0x2F	; 47
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
}
    1a7a:	cf 91       	pop	r28
    1a7c:	df 91       	pop	r29
    1a7e:	08 95       	ret

00001a80 <SPI_Transmit>:


void SPI_Transmit(u8 data)
{
    1a80:	df 93       	push	r29
    1a82:	cf 93       	push	r28
    1a84:	0f 92       	push	r0
    1a86:	cd b7       	in	r28, 0x3d	; 61
    1a88:	de b7       	in	r29, 0x3e	; 62
    1a8a:	89 83       	std	Y+1, r24	; 0x01
    SPDR = data;
    1a8c:	ef e2       	ldi	r30, 0x2F	; 47
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	89 81       	ldd	r24, Y+1	; 0x01
    1a92:	80 83       	st	Z, r24
    while (!GET_BIT(SPSR, SPIF));
    1a94:	ee e2       	ldi	r30, 0x2E	; 46
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	80 81       	ld	r24, Z
    1a9a:	88 23       	and	r24, r24
    1a9c:	dc f7       	brge	.-10     	; 0x1a94 <SPI_Transmit+0x14>
}
    1a9e:	0f 90       	pop	r0
    1aa0:	cf 91       	pop	r28
    1aa2:	df 91       	pop	r29
    1aa4:	08 95       	ret

00001aa6 <__vector_12>:


ISR(SPI_STC_vect)
{
    1aa6:	1f 92       	push	r1
    1aa8:	0f 92       	push	r0
    1aaa:	0f b6       	in	r0, 0x3f	; 63
    1aac:	0f 92       	push	r0
    1aae:	11 24       	eor	r1, r1
    1ab0:	2f 93       	push	r18
    1ab2:	3f 93       	push	r19
    1ab4:	4f 93       	push	r20
    1ab6:	5f 93       	push	r21
    1ab8:	6f 93       	push	r22
    1aba:	7f 93       	push	r23
    1abc:	8f 93       	push	r24
    1abe:	9f 93       	push	r25
    1ac0:	af 93       	push	r26
    1ac2:	bf 93       	push	r27
    1ac4:	ef 93       	push	r30
    1ac6:	ff 93       	push	r31
    1ac8:	df 93       	push	r29
    1aca:	cf 93       	push	r28
    1acc:	cd b7       	in	r28, 0x3d	; 61
    1ace:	de b7       	in	r29, 0x3e	; 62
	if(GP_SPI_STC != NULLPTR){
    1ad0:	80 91 02 02 	lds	r24, 0x0202
    1ad4:	90 91 03 02 	lds	r25, 0x0203
    1ad8:	00 97       	sbiw	r24, 0x00	; 0
    1ada:	29 f0       	breq	.+10     	; 0x1ae6 <__vector_12+0x40>
		GP_SPI_STC();
    1adc:	e0 91 02 02 	lds	r30, 0x0202
    1ae0:	f0 91 03 02 	lds	r31, 0x0203
    1ae4:	09 95       	icall
	}
}
    1ae6:	cf 91       	pop	r28
    1ae8:	df 91       	pop	r29
    1aea:	ff 91       	pop	r31
    1aec:	ef 91       	pop	r30
    1aee:	bf 91       	pop	r27
    1af0:	af 91       	pop	r26
    1af2:	9f 91       	pop	r25
    1af4:	8f 91       	pop	r24
    1af6:	7f 91       	pop	r23
    1af8:	6f 91       	pop	r22
    1afa:	5f 91       	pop	r21
    1afc:	4f 91       	pop	r20
    1afe:	3f 91       	pop	r19
    1b00:	2f 91       	pop	r18
    1b02:	0f 90       	pop	r0
    1b04:	0f be       	out	0x3f, r0	; 63
    1b06:	0f 90       	pop	r0
    1b08:	1f 90       	pop	r1
    1b0a:	18 95       	reti

00001b0c <EXI_Set_CallBack>:
/* void (*LocalPtr)(void) is a local pointer to function */
/* The name of function without () is an address to that function */
/* The function he passes must take void and return void also */
/************************************************************************/

void EXI_Set_CallBack(EX_Interrupt_Source_type interrupt, void (*LocalPtr)(void)){
    1b0c:	df 93       	push	r29
    1b0e:	cf 93       	push	r28
    1b10:	00 d0       	rcall	.+0      	; 0x1b12 <EXI_Set_CallBack+0x6>
    1b12:	00 d0       	rcall	.+0      	; 0x1b14 <EXI_Set_CallBack+0x8>
    1b14:	0f 92       	push	r0
    1b16:	cd b7       	in	r28, 0x3d	; 61
    1b18:	de b7       	in	r29, 0x3e	; 62
    1b1a:	89 83       	std	Y+1, r24	; 0x01
    1b1c:	7b 83       	std	Y+3, r23	; 0x03
    1b1e:	6a 83       	std	Y+2, r22	; 0x02
	switch(interrupt){
    1b20:	89 81       	ldd	r24, Y+1	; 0x01
    1b22:	28 2f       	mov	r18, r24
    1b24:	30 e0       	ldi	r19, 0x00	; 0
    1b26:	3d 83       	std	Y+5, r19	; 0x05
    1b28:	2c 83       	std	Y+4, r18	; 0x04
    1b2a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b2c:	9d 81       	ldd	r25, Y+5	; 0x05
    1b2e:	81 30       	cpi	r24, 0x01	; 1
    1b30:	91 05       	cpc	r25, r1
    1b32:	81 f0       	breq	.+32     	; 0x1b54 <EXI_Set_CallBack+0x48>
    1b34:	2c 81       	ldd	r18, Y+4	; 0x04
    1b36:	3d 81       	ldd	r19, Y+5	; 0x05
    1b38:	22 30       	cpi	r18, 0x02	; 2
    1b3a:	31 05       	cpc	r19, r1
    1b3c:	91 f0       	breq	.+36     	; 0x1b62 <EXI_Set_CallBack+0x56>
    1b3e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b40:	9d 81       	ldd	r25, Y+5	; 0x05
    1b42:	00 97       	sbiw	r24, 0x00	; 0
    1b44:	a1 f4       	brne	.+40     	; 0x1b6e <EXI_Set_CallBack+0x62>
	case EX_INT0:
		INT0_Fptr = LocalPtr;
    1b46:	8a 81       	ldd	r24, Y+2	; 0x02
    1b48:	9b 81       	ldd	r25, Y+3	; 0x03
    1b4a:	90 93 05 02 	sts	0x0205, r25
    1b4e:	80 93 04 02 	sts	0x0204, r24
    1b52:	0d c0       	rjmp	.+26     	; 0x1b6e <EXI_Set_CallBack+0x62>
		break;
	case EX_INT1:
		INT1_Fptr = LocalPtr;
    1b54:	8a 81       	ldd	r24, Y+2	; 0x02
    1b56:	9b 81       	ldd	r25, Y+3	; 0x03
    1b58:	90 93 07 02 	sts	0x0207, r25
    1b5c:	80 93 06 02 	sts	0x0206, r24
    1b60:	06 c0       	rjmp	.+12     	; 0x1b6e <EXI_Set_CallBack+0x62>
		break;
	case EX_INT2:
		INT2_Fptr = LocalPtr;
    1b62:	8a 81       	ldd	r24, Y+2	; 0x02
    1b64:	9b 81       	ldd	r25, Y+3	; 0x03
    1b66:	90 93 09 02 	sts	0x0209, r25
    1b6a:	80 93 08 02 	sts	0x0208, r24
		break;
	}
}
    1b6e:	0f 90       	pop	r0
    1b70:	0f 90       	pop	r0
    1b72:	0f 90       	pop	r0
    1b74:	0f 90       	pop	r0
    1b76:	0f 90       	pop	r0
    1b78:	cf 91       	pop	r28
    1b7a:	df 91       	pop	r29
    1b7c:	08 95       	ret

00001b7e <EXI_ENABLE>:
/************************************************************************/
/*  Enabling and disabling the interrupt                                */
/************************************************************************/


void EXI_ENABLE(EX_Interrupt_Source_type interrupt){
    1b7e:	df 93       	push	r29
    1b80:	cf 93       	push	r28
    1b82:	00 d0       	rcall	.+0      	; 0x1b84 <EXI_ENABLE+0x6>
    1b84:	0f 92       	push	r0
    1b86:	cd b7       	in	r28, 0x3d	; 61
    1b88:	de b7       	in	r29, 0x3e	; 62
    1b8a:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt){
    1b8c:	89 81       	ldd	r24, Y+1	; 0x01
    1b8e:	28 2f       	mov	r18, r24
    1b90:	30 e0       	ldi	r19, 0x00	; 0
    1b92:	3b 83       	std	Y+3, r19	; 0x03
    1b94:	2a 83       	std	Y+2, r18	; 0x02
    1b96:	8a 81       	ldd	r24, Y+2	; 0x02
    1b98:	9b 81       	ldd	r25, Y+3	; 0x03
    1b9a:	81 30       	cpi	r24, 0x01	; 1
    1b9c:	91 05       	cpc	r25, r1
    1b9e:	89 f0       	breq	.+34     	; 0x1bc2 <EXI_ENABLE+0x44>
    1ba0:	2a 81       	ldd	r18, Y+2	; 0x02
    1ba2:	3b 81       	ldd	r19, Y+3	; 0x03
    1ba4:	22 30       	cpi	r18, 0x02	; 2
    1ba6:	31 05       	cpc	r19, r1
    1ba8:	a1 f0       	breq	.+40     	; 0x1bd2 <EXI_ENABLE+0x54>
    1baa:	8a 81       	ldd	r24, Y+2	; 0x02
    1bac:	9b 81       	ldd	r25, Y+3	; 0x03
    1bae:	00 97       	sbiw	r24, 0x00	; 0
    1bb0:	b9 f4       	brne	.+46     	; 0x1be0 <EXI_ENABLE+0x62>
	case EX_INT0:
		SET_BIT(GICR,INT0);
    1bb2:	ab e5       	ldi	r26, 0x5B	; 91
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	eb e5       	ldi	r30, 0x5B	; 91
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	80 64       	ori	r24, 0x40	; 64
    1bbe:	8c 93       	st	X, r24
    1bc0:	0f c0       	rjmp	.+30     	; 0x1be0 <EXI_ENABLE+0x62>
		break;
	case EX_INT1:
		SET_BIT(GICR,INT1);
    1bc2:	ab e5       	ldi	r26, 0x5B	; 91
    1bc4:	b0 e0       	ldi	r27, 0x00	; 0
    1bc6:	eb e5       	ldi	r30, 0x5B	; 91
    1bc8:	f0 e0       	ldi	r31, 0x00	; 0
    1bca:	80 81       	ld	r24, Z
    1bcc:	80 68       	ori	r24, 0x80	; 128
    1bce:	8c 93       	st	X, r24
    1bd0:	07 c0       	rjmp	.+14     	; 0x1be0 <EXI_ENABLE+0x62>
		break;
	case EX_INT2:
		SET_BIT(GICR,INT2);
    1bd2:	ab e5       	ldi	r26, 0x5B	; 91
    1bd4:	b0 e0       	ldi	r27, 0x00	; 0
    1bd6:	eb e5       	ldi	r30, 0x5B	; 91
    1bd8:	f0 e0       	ldi	r31, 0x00	; 0
    1bda:	80 81       	ld	r24, Z
    1bdc:	80 62       	ori	r24, 0x20	; 32
    1bde:	8c 93       	st	X, r24
		break;
	}
}
    1be0:	0f 90       	pop	r0
    1be2:	0f 90       	pop	r0
    1be4:	0f 90       	pop	r0
    1be6:	cf 91       	pop	r28
    1be8:	df 91       	pop	r29
    1bea:	08 95       	ret

00001bec <EXI_DISABLE>:


void EXI_DISABLE(EX_Interrupt_Source_type interrupt){
    1bec:	df 93       	push	r29
    1bee:	cf 93       	push	r28
    1bf0:	00 d0       	rcall	.+0      	; 0x1bf2 <EXI_DISABLE+0x6>
    1bf2:	0f 92       	push	r0
    1bf4:	cd b7       	in	r28, 0x3d	; 61
    1bf6:	de b7       	in	r29, 0x3e	; 62
    1bf8:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt){
    1bfa:	89 81       	ldd	r24, Y+1	; 0x01
    1bfc:	28 2f       	mov	r18, r24
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	3b 83       	std	Y+3, r19	; 0x03
    1c02:	2a 83       	std	Y+2, r18	; 0x02
    1c04:	8a 81       	ldd	r24, Y+2	; 0x02
    1c06:	9b 81       	ldd	r25, Y+3	; 0x03
    1c08:	81 30       	cpi	r24, 0x01	; 1
    1c0a:	91 05       	cpc	r25, r1
    1c0c:	89 f0       	breq	.+34     	; 0x1c30 <EXI_DISABLE+0x44>
    1c0e:	2a 81       	ldd	r18, Y+2	; 0x02
    1c10:	3b 81       	ldd	r19, Y+3	; 0x03
    1c12:	22 30       	cpi	r18, 0x02	; 2
    1c14:	31 05       	cpc	r19, r1
    1c16:	a1 f0       	breq	.+40     	; 0x1c40 <EXI_DISABLE+0x54>
    1c18:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1c1c:	00 97       	sbiw	r24, 0x00	; 0
    1c1e:	b9 f4       	brne	.+46     	; 0x1c4e <EXI_DISABLE+0x62>
	case EX_INT0:
		CLR_BIT(GICR,INT0);
    1c20:	ab e5       	ldi	r26, 0x5B	; 91
    1c22:	b0 e0       	ldi	r27, 0x00	; 0
    1c24:	eb e5       	ldi	r30, 0x5B	; 91
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	80 81       	ld	r24, Z
    1c2a:	8f 7b       	andi	r24, 0xBF	; 191
    1c2c:	8c 93       	st	X, r24
    1c2e:	0f c0       	rjmp	.+30     	; 0x1c4e <EXI_DISABLE+0x62>
		break;
	case EX_INT1:
		CLR_BIT(GICR,INT1);
    1c30:	ab e5       	ldi	r26, 0x5B	; 91
    1c32:	b0 e0       	ldi	r27, 0x00	; 0
    1c34:	eb e5       	ldi	r30, 0x5B	; 91
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	80 81       	ld	r24, Z
    1c3a:	8f 77       	andi	r24, 0x7F	; 127
    1c3c:	8c 93       	st	X, r24
    1c3e:	07 c0       	rjmp	.+14     	; 0x1c4e <EXI_DISABLE+0x62>
		break;
	case EX_INT2:
		CLR_BIT(GICR,INT2);
    1c40:	ab e5       	ldi	r26, 0x5B	; 91
    1c42:	b0 e0       	ldi	r27, 0x00	; 0
    1c44:	eb e5       	ldi	r30, 0x5B	; 91
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	8f 7d       	andi	r24, 0xDF	; 223
    1c4c:	8c 93       	st	X, r24
		break;
	}
}
    1c4e:	0f 90       	pop	r0
    1c50:	0f 90       	pop	r0
    1c52:	0f 90       	pop	r0
    1c54:	cf 91       	pop	r28
    1c56:	df 91       	pop	r29
    1c58:	08 95       	ret

00001c5a <EXI_TriggerEdge>:

void EXI_TriggerEdge(EX_Interrupt_Source_type interrupt,Trigger_Edge_type edge){
    1c5a:	df 93       	push	r29
    1c5c:	cf 93       	push	r28
    1c5e:	cd b7       	in	r28, 0x3d	; 61
    1c60:	de b7       	in	r29, 0x3e	; 62
    1c62:	2a 97       	sbiw	r28, 0x0a	; 10
    1c64:	0f b6       	in	r0, 0x3f	; 63
    1c66:	f8 94       	cli
    1c68:	de bf       	out	0x3e, r29	; 62
    1c6a:	0f be       	out	0x3f, r0	; 63
    1c6c:	cd bf       	out	0x3d, r28	; 61
    1c6e:	89 83       	std	Y+1, r24	; 0x01
    1c70:	6a 83       	std	Y+2, r22	; 0x02
	switch(interrupt){
    1c72:	89 81       	ldd	r24, Y+1	; 0x01
    1c74:	28 2f       	mov	r18, r24
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	3a 87       	std	Y+10, r19	; 0x0a
    1c7a:	29 87       	std	Y+9, r18	; 0x09
    1c7c:	89 85       	ldd	r24, Y+9	; 0x09
    1c7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c80:	81 30       	cpi	r24, 0x01	; 1
    1c82:	91 05       	cpc	r25, r1
    1c84:	09 f4       	brne	.+2      	; 0x1c88 <EXI_TriggerEdge+0x2e>
    1c86:	66 c0       	rjmp	.+204    	; 0x1d54 <EXI_TriggerEdge+0xfa>
    1c88:	29 85       	ldd	r18, Y+9	; 0x09
    1c8a:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c8c:	22 30       	cpi	r18, 0x02	; 2
    1c8e:	31 05       	cpc	r19, r1
    1c90:	09 f4       	brne	.+2      	; 0x1c94 <EXI_TriggerEdge+0x3a>
    1c92:	bb c0       	rjmp	.+374    	; 0x1e0a <EXI_TriggerEdge+0x1b0>
    1c94:	89 85       	ldd	r24, Y+9	; 0x09
    1c96:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c98:	00 97       	sbiw	r24, 0x00	; 0
    1c9a:	09 f0       	breq	.+2      	; 0x1c9e <EXI_TriggerEdge+0x44>
    1c9c:	dd c0       	rjmp	.+442    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
	case EX_INT0:
		switch(edge){
    1c9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca0:	28 2f       	mov	r18, r24
    1ca2:	30 e0       	ldi	r19, 0x00	; 0
    1ca4:	38 87       	std	Y+8, r19	; 0x08
    1ca6:	2f 83       	std	Y+7, r18	; 0x07
    1ca8:	8f 81       	ldd	r24, Y+7	; 0x07
    1caa:	98 85       	ldd	r25, Y+8	; 0x08
    1cac:	81 30       	cpi	r24, 0x01	; 1
    1cae:	91 05       	cpc	r25, r1
    1cb0:	21 f1       	breq	.+72     	; 0x1cfa <EXI_TriggerEdge+0xa0>
    1cb2:	2f 81       	ldd	r18, Y+7	; 0x07
    1cb4:	38 85       	ldd	r19, Y+8	; 0x08
    1cb6:	22 30       	cpi	r18, 0x02	; 2
    1cb8:	31 05       	cpc	r19, r1
    1cba:	2c f4       	brge	.+10     	; 0x1cc6 <EXI_TriggerEdge+0x6c>
    1cbc:	8f 81       	ldd	r24, Y+7	; 0x07
    1cbe:	98 85       	ldd	r25, Y+8	; 0x08
    1cc0:	00 97       	sbiw	r24, 0x00	; 0
    1cc2:	61 f0       	breq	.+24     	; 0x1cdc <EXI_TriggerEdge+0x82>
    1cc4:	c9 c0       	rjmp	.+402    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
    1cc6:	2f 81       	ldd	r18, Y+7	; 0x07
    1cc8:	38 85       	ldd	r19, Y+8	; 0x08
    1cca:	22 30       	cpi	r18, 0x02	; 2
    1ccc:	31 05       	cpc	r19, r1
    1cce:	21 f1       	breq	.+72     	; 0x1d18 <EXI_TriggerEdge+0xbe>
    1cd0:	8f 81       	ldd	r24, Y+7	; 0x07
    1cd2:	98 85       	ldd	r25, Y+8	; 0x08
    1cd4:	83 30       	cpi	r24, 0x03	; 3
    1cd6:	91 05       	cpc	r25, r1
    1cd8:	71 f1       	breq	.+92     	; 0x1d36 <EXI_TriggerEdge+0xdc>
    1cda:	be c0       	rjmp	.+380    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
		case LOW_LEVEL:
			CLR_BIT(MCUCR,ISC00);
    1cdc:	a5 e5       	ldi	r26, 0x55	; 85
    1cde:	b0 e0       	ldi	r27, 0x00	; 0
    1ce0:	e5 e5       	ldi	r30, 0x55	; 85
    1ce2:	f0 e0       	ldi	r31, 0x00	; 0
    1ce4:	80 81       	ld	r24, Z
    1ce6:	8e 7f       	andi	r24, 0xFE	; 254
    1ce8:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,ISC01);
    1cea:	a5 e5       	ldi	r26, 0x55	; 85
    1cec:	b0 e0       	ldi	r27, 0x00	; 0
    1cee:	e5 e5       	ldi	r30, 0x55	; 85
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	80 81       	ld	r24, Z
    1cf4:	8d 7f       	andi	r24, 0xFD	; 253
    1cf6:	8c 93       	st	X, r24
    1cf8:	af c0       	rjmp	.+350    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
			break;
		case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,ISC00);
    1cfa:	a5 e5       	ldi	r26, 0x55	; 85
    1cfc:	b0 e0       	ldi	r27, 0x00	; 0
    1cfe:	e5 e5       	ldi	r30, 0x55	; 85
    1d00:	f0 e0       	ldi	r31, 0x00	; 0
    1d02:	80 81       	ld	r24, Z
    1d04:	81 60       	ori	r24, 0x01	; 1
    1d06:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,ISC01);
    1d08:	a5 e5       	ldi	r26, 0x55	; 85
    1d0a:	b0 e0       	ldi	r27, 0x00	; 0
    1d0c:	e5 e5       	ldi	r30, 0x55	; 85
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	80 81       	ld	r24, Z
    1d12:	8d 7f       	andi	r24, 0xFD	; 253
    1d14:	8c 93       	st	X, r24
    1d16:	a0 c0       	rjmp	.+320    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR,ISC00);
    1d18:	a5 e5       	ldi	r26, 0x55	; 85
    1d1a:	b0 e0       	ldi	r27, 0x00	; 0
    1d1c:	e5 e5       	ldi	r30, 0x55	; 85
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 81       	ld	r24, Z
    1d22:	8e 7f       	andi	r24, 0xFE	; 254
    1d24:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
    1d26:	a5 e5       	ldi	r26, 0x55	; 85
    1d28:	b0 e0       	ldi	r27, 0x00	; 0
    1d2a:	e5 e5       	ldi	r30, 0x55	; 85
    1d2c:	f0 e0       	ldi	r31, 0x00	; 0
    1d2e:	80 81       	ld	r24, Z
    1d30:	82 60       	ori	r24, 0x02	; 2
    1d32:	8c 93       	st	X, r24
    1d34:	91 c0       	rjmp	.+290    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,ISC00);
    1d36:	a5 e5       	ldi	r26, 0x55	; 85
    1d38:	b0 e0       	ldi	r27, 0x00	; 0
    1d3a:	e5 e5       	ldi	r30, 0x55	; 85
    1d3c:	f0 e0       	ldi	r31, 0x00	; 0
    1d3e:	80 81       	ld	r24, Z
    1d40:	81 60       	ori	r24, 0x01	; 1
    1d42:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
    1d44:	a5 e5       	ldi	r26, 0x55	; 85
    1d46:	b0 e0       	ldi	r27, 0x00	; 0
    1d48:	e5 e5       	ldi	r30, 0x55	; 85
    1d4a:	f0 e0       	ldi	r31, 0x00	; 0
    1d4c:	80 81       	ld	r24, Z
    1d4e:	82 60       	ori	r24, 0x02	; 2
    1d50:	8c 93       	st	X, r24
    1d52:	82 c0       	rjmp	.+260    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
			break;
		}
		break;
		case EX_INT1:
			switch(edge){
    1d54:	8a 81       	ldd	r24, Y+2	; 0x02
    1d56:	28 2f       	mov	r18, r24
    1d58:	30 e0       	ldi	r19, 0x00	; 0
    1d5a:	3e 83       	std	Y+6, r19	; 0x06
    1d5c:	2d 83       	std	Y+5, r18	; 0x05
    1d5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d60:	9e 81       	ldd	r25, Y+6	; 0x06
    1d62:	81 30       	cpi	r24, 0x01	; 1
    1d64:	91 05       	cpc	r25, r1
    1d66:	21 f1       	breq	.+72     	; 0x1db0 <EXI_TriggerEdge+0x156>
    1d68:	2d 81       	ldd	r18, Y+5	; 0x05
    1d6a:	3e 81       	ldd	r19, Y+6	; 0x06
    1d6c:	22 30       	cpi	r18, 0x02	; 2
    1d6e:	31 05       	cpc	r19, r1
    1d70:	2c f4       	brge	.+10     	; 0x1d7c <EXI_TriggerEdge+0x122>
    1d72:	8d 81       	ldd	r24, Y+5	; 0x05
    1d74:	9e 81       	ldd	r25, Y+6	; 0x06
    1d76:	00 97       	sbiw	r24, 0x00	; 0
    1d78:	61 f0       	breq	.+24     	; 0x1d92 <EXI_TriggerEdge+0x138>
    1d7a:	6e c0       	rjmp	.+220    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
    1d7c:	2d 81       	ldd	r18, Y+5	; 0x05
    1d7e:	3e 81       	ldd	r19, Y+6	; 0x06
    1d80:	22 30       	cpi	r18, 0x02	; 2
    1d82:	31 05       	cpc	r19, r1
    1d84:	21 f1       	breq	.+72     	; 0x1dce <EXI_TriggerEdge+0x174>
    1d86:	8d 81       	ldd	r24, Y+5	; 0x05
    1d88:	9e 81       	ldd	r25, Y+6	; 0x06
    1d8a:	83 30       	cpi	r24, 0x03	; 3
    1d8c:	91 05       	cpc	r25, r1
    1d8e:	71 f1       	breq	.+92     	; 0x1dec <EXI_TriggerEdge+0x192>
    1d90:	63 c0       	rjmp	.+198    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
			case LOW_LEVEL:
				CLR_BIT(MCUCR,ISC10);
    1d92:	a5 e5       	ldi	r26, 0x55	; 85
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	e5 e5       	ldi	r30, 0x55	; 85
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	8b 7f       	andi	r24, 0xFB	; 251
    1d9e:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,ISC11);
    1da0:	a5 e5       	ldi	r26, 0x55	; 85
    1da2:	b0 e0       	ldi	r27, 0x00	; 0
    1da4:	e5 e5       	ldi	r30, 0x55	; 85
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	87 7f       	andi	r24, 0xF7	; 247
    1dac:	8c 93       	st	X, r24
    1dae:	54 c0       	rjmp	.+168    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
				break;
			case ANY_LOGIC_CHANGE:
				SET_BIT(MCUCR,ISC10);
    1db0:	a5 e5       	ldi	r26, 0x55	; 85
    1db2:	b0 e0       	ldi	r27, 0x00	; 0
    1db4:	e5 e5       	ldi	r30, 0x55	; 85
    1db6:	f0 e0       	ldi	r31, 0x00	; 0
    1db8:	80 81       	ld	r24, Z
    1dba:	84 60       	ori	r24, 0x04	; 4
    1dbc:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,ISC11);
    1dbe:	a5 e5       	ldi	r26, 0x55	; 85
    1dc0:	b0 e0       	ldi	r27, 0x00	; 0
    1dc2:	e5 e5       	ldi	r30, 0x55	; 85
    1dc4:	f0 e0       	ldi	r31, 0x00	; 0
    1dc6:	80 81       	ld	r24, Z
    1dc8:	87 7f       	andi	r24, 0xF7	; 247
    1dca:	8c 93       	st	X, r24
    1dcc:	45 c0       	rjmp	.+138    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
				break;
			case FALLING_EDGE:
				CLR_BIT(MCUCR,ISC10);
    1dce:	a5 e5       	ldi	r26, 0x55	; 85
    1dd0:	b0 e0       	ldi	r27, 0x00	; 0
    1dd2:	e5 e5       	ldi	r30, 0x55	; 85
    1dd4:	f0 e0       	ldi	r31, 0x00	; 0
    1dd6:	80 81       	ld	r24, Z
    1dd8:	8b 7f       	andi	r24, 0xFB	; 251
    1dda:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC11);
    1ddc:	a5 e5       	ldi	r26, 0x55	; 85
    1dde:	b0 e0       	ldi	r27, 0x00	; 0
    1de0:	e5 e5       	ldi	r30, 0x55	; 85
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	80 81       	ld	r24, Z
    1de6:	88 60       	ori	r24, 0x08	; 8
    1de8:	8c 93       	st	X, r24
    1dea:	36 c0       	rjmp	.+108    	; 0x1e58 <EXI_TriggerEdge+0x1fe>
				break;
			case RISING_EDGE:
				SET_BIT(MCUCR,ISC10);
    1dec:	a5 e5       	ldi	r26, 0x55	; 85
    1dee:	b0 e0       	ldi	r27, 0x00	; 0
    1df0:	e5 e5       	ldi	r30, 0x55	; 85
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 81       	ld	r24, Z
    1df6:	84 60       	ori	r24, 0x04	; 4
    1df8:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC11);
    1dfa:	a5 e5       	ldi	r26, 0x55	; 85
    1dfc:	b0 e0       	ldi	r27, 0x00	; 0
    1dfe:	e5 e5       	ldi	r30, 0x55	; 85
    1e00:	f0 e0       	ldi	r31, 0x00	; 0
    1e02:	80 81       	ld	r24, Z
    1e04:	88 60       	ori	r24, 0x08	; 8
    1e06:	8c 93       	st	X, r24
    1e08:	27 c0       	rjmp	.+78     	; 0x1e58 <EXI_TriggerEdge+0x1fe>
				break;
			}
			break;
			case EX_INT2:
				switch(edge){
    1e0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e0c:	28 2f       	mov	r18, r24
    1e0e:	30 e0       	ldi	r19, 0x00	; 0
    1e10:	3c 83       	std	Y+4, r19	; 0x04
    1e12:	2b 83       	std	Y+3, r18	; 0x03
    1e14:	8b 81       	ldd	r24, Y+3	; 0x03
    1e16:	9c 81       	ldd	r25, Y+4	; 0x04
    1e18:	82 30       	cpi	r24, 0x02	; 2
    1e1a:	91 05       	cpc	r25, r1
    1e1c:	31 f0       	breq	.+12     	; 0x1e2a <EXI_TriggerEdge+0x1d0>
    1e1e:	2b 81       	ldd	r18, Y+3	; 0x03
    1e20:	3c 81       	ldd	r19, Y+4	; 0x04
    1e22:	23 30       	cpi	r18, 0x03	; 3
    1e24:	31 05       	cpc	r19, r1
    1e26:	49 f0       	breq	.+18     	; 0x1e3a <EXI_TriggerEdge+0x1e0>
    1e28:	10 c0       	rjmp	.+32     	; 0x1e4a <EXI_TriggerEdge+0x1f0>
				case FALLING_EDGE:
					CLR_BIT(MCUCSR,ISC2);
    1e2a:	a4 e5       	ldi	r26, 0x54	; 84
    1e2c:	b0 e0       	ldi	r27, 0x00	; 0
    1e2e:	e4 e5       	ldi	r30, 0x54	; 84
    1e30:	f0 e0       	ldi	r31, 0x00	; 0
    1e32:	80 81       	ld	r24, Z
    1e34:	8f 7b       	andi	r24, 0xBF	; 191
    1e36:	8c 93       	st	X, r24
    1e38:	0f c0       	rjmp	.+30     	; 0x1e58 <EXI_TriggerEdge+0x1fe>
					break;
				case RISING_EDGE:
					SET_BIT(MCUCSR,ISC2);
    1e3a:	a4 e5       	ldi	r26, 0x54	; 84
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	e4 e5       	ldi	r30, 0x54	; 84
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	80 81       	ld	r24, Z
    1e44:	80 64       	ori	r24, 0x40	; 64
    1e46:	8c 93       	st	X, r24
    1e48:	07 c0       	rjmp	.+14     	; 0x1e58 <EXI_TriggerEdge+0x1fe>
					break;
				default:   // Because we haven't handled all cases just cuz of data sheet
					CLR_BIT(MCUCSR,ISC2);
    1e4a:	a4 e5       	ldi	r26, 0x54	; 84
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	e4 e5       	ldi	r30, 0x54	; 84
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	80 81       	ld	r24, Z
    1e54:	8f 7b       	andi	r24, 0xBF	; 191
    1e56:	8c 93       	st	X, r24
				}
				break;
	}
}
    1e58:	2a 96       	adiw	r28, 0x0a	; 10
    1e5a:	0f b6       	in	r0, 0x3f	; 63
    1e5c:	f8 94       	cli
    1e5e:	de bf       	out	0x3e, r29	; 62
    1e60:	0f be       	out	0x3f, r0	; 63
    1e62:	cd bf       	out	0x3d, r28	; 61
    1e64:	cf 91       	pop	r28
    1e66:	df 91       	pop	r29
    1e68:	08 95       	ret

00001e6a <__vector_1>:
/*                     ISR                                              */
/************************************************************************/

/* What if the user forgot to send a function to SetCallBack, We made an initialization with NULLPTR, So we can't call a NULLPTR, it will give undefined behavior  */

ISR(INT0_vect){
    1e6a:	1f 92       	push	r1
    1e6c:	0f 92       	push	r0
    1e6e:	0f b6       	in	r0, 0x3f	; 63
    1e70:	0f 92       	push	r0
    1e72:	11 24       	eor	r1, r1
    1e74:	2f 93       	push	r18
    1e76:	3f 93       	push	r19
    1e78:	4f 93       	push	r20
    1e7a:	5f 93       	push	r21
    1e7c:	6f 93       	push	r22
    1e7e:	7f 93       	push	r23
    1e80:	8f 93       	push	r24
    1e82:	9f 93       	push	r25
    1e84:	af 93       	push	r26
    1e86:	bf 93       	push	r27
    1e88:	ef 93       	push	r30
    1e8a:	ff 93       	push	r31
    1e8c:	df 93       	push	r29
    1e8e:	cf 93       	push	r28
    1e90:	cd b7       	in	r28, 0x3d	; 61
    1e92:	de b7       	in	r29, 0x3e	; 62
	if(INT0_Fptr != NULLPTR){
    1e94:	80 91 04 02 	lds	r24, 0x0204
    1e98:	90 91 05 02 	lds	r25, 0x0205
    1e9c:	00 97       	sbiw	r24, 0x00	; 0
    1e9e:	29 f0       	breq	.+10     	; 0x1eaa <__vector_1+0x40>
		INT0_Fptr();
    1ea0:	e0 91 04 02 	lds	r30, 0x0204
    1ea4:	f0 91 05 02 	lds	r31, 0x0205
    1ea8:	09 95       	icall
	}
}
    1eaa:	cf 91       	pop	r28
    1eac:	df 91       	pop	r29
    1eae:	ff 91       	pop	r31
    1eb0:	ef 91       	pop	r30
    1eb2:	bf 91       	pop	r27
    1eb4:	af 91       	pop	r26
    1eb6:	9f 91       	pop	r25
    1eb8:	8f 91       	pop	r24
    1eba:	7f 91       	pop	r23
    1ebc:	6f 91       	pop	r22
    1ebe:	5f 91       	pop	r21
    1ec0:	4f 91       	pop	r20
    1ec2:	3f 91       	pop	r19
    1ec4:	2f 91       	pop	r18
    1ec6:	0f 90       	pop	r0
    1ec8:	0f be       	out	0x3f, r0	; 63
    1eca:	0f 90       	pop	r0
    1ecc:	1f 90       	pop	r1
    1ece:	18 95       	reti

00001ed0 <__vector_2>:

ISR(INT1_vect){
    1ed0:	1f 92       	push	r1
    1ed2:	0f 92       	push	r0
    1ed4:	0f b6       	in	r0, 0x3f	; 63
    1ed6:	0f 92       	push	r0
    1ed8:	11 24       	eor	r1, r1
    1eda:	2f 93       	push	r18
    1edc:	3f 93       	push	r19
    1ede:	4f 93       	push	r20
    1ee0:	5f 93       	push	r21
    1ee2:	6f 93       	push	r22
    1ee4:	7f 93       	push	r23
    1ee6:	8f 93       	push	r24
    1ee8:	9f 93       	push	r25
    1eea:	af 93       	push	r26
    1eec:	bf 93       	push	r27
    1eee:	ef 93       	push	r30
    1ef0:	ff 93       	push	r31
    1ef2:	df 93       	push	r29
    1ef4:	cf 93       	push	r28
    1ef6:	cd b7       	in	r28, 0x3d	; 61
    1ef8:	de b7       	in	r29, 0x3e	; 62
	if(INT1_Fptr != NULLPTR){
    1efa:	80 91 06 02 	lds	r24, 0x0206
    1efe:	90 91 07 02 	lds	r25, 0x0207
    1f02:	00 97       	sbiw	r24, 0x00	; 0
    1f04:	29 f0       	breq	.+10     	; 0x1f10 <__vector_2+0x40>
		INT1_Fptr();
    1f06:	e0 91 06 02 	lds	r30, 0x0206
    1f0a:	f0 91 07 02 	lds	r31, 0x0207
    1f0e:	09 95       	icall
	}
}
    1f10:	cf 91       	pop	r28
    1f12:	df 91       	pop	r29
    1f14:	ff 91       	pop	r31
    1f16:	ef 91       	pop	r30
    1f18:	bf 91       	pop	r27
    1f1a:	af 91       	pop	r26
    1f1c:	9f 91       	pop	r25
    1f1e:	8f 91       	pop	r24
    1f20:	7f 91       	pop	r23
    1f22:	6f 91       	pop	r22
    1f24:	5f 91       	pop	r21
    1f26:	4f 91       	pop	r20
    1f28:	3f 91       	pop	r19
    1f2a:	2f 91       	pop	r18
    1f2c:	0f 90       	pop	r0
    1f2e:	0f be       	out	0x3f, r0	; 63
    1f30:	0f 90       	pop	r0
    1f32:	1f 90       	pop	r1
    1f34:	18 95       	reti

00001f36 <__vector_3>:

ISR(INT2_vect){
    1f36:	1f 92       	push	r1
    1f38:	0f 92       	push	r0
    1f3a:	0f b6       	in	r0, 0x3f	; 63
    1f3c:	0f 92       	push	r0
    1f3e:	11 24       	eor	r1, r1
    1f40:	2f 93       	push	r18
    1f42:	3f 93       	push	r19
    1f44:	4f 93       	push	r20
    1f46:	5f 93       	push	r21
    1f48:	6f 93       	push	r22
    1f4a:	7f 93       	push	r23
    1f4c:	8f 93       	push	r24
    1f4e:	9f 93       	push	r25
    1f50:	af 93       	push	r26
    1f52:	bf 93       	push	r27
    1f54:	ef 93       	push	r30
    1f56:	ff 93       	push	r31
    1f58:	df 93       	push	r29
    1f5a:	cf 93       	push	r28
    1f5c:	cd b7       	in	r28, 0x3d	; 61
    1f5e:	de b7       	in	r29, 0x3e	; 62
	if(INT2_Fptr != NULLPTR){
    1f60:	80 91 08 02 	lds	r24, 0x0208
    1f64:	90 91 09 02 	lds	r25, 0x0209
    1f68:	00 97       	sbiw	r24, 0x00	; 0
    1f6a:	29 f0       	breq	.+10     	; 0x1f76 <__vector_3+0x40>
		INT2_Fptr();
    1f6c:	e0 91 08 02 	lds	r30, 0x0208
    1f70:	f0 91 09 02 	lds	r31, 0x0209
    1f74:	09 95       	icall
	}
}
    1f76:	cf 91       	pop	r28
    1f78:	df 91       	pop	r29
    1f7a:	ff 91       	pop	r31
    1f7c:	ef 91       	pop	r30
    1f7e:	bf 91       	pop	r27
    1f80:	af 91       	pop	r26
    1f82:	9f 91       	pop	r25
    1f84:	8f 91       	pop	r24
    1f86:	7f 91       	pop	r23
    1f88:	6f 91       	pop	r22
    1f8a:	5f 91       	pop	r21
    1f8c:	4f 91       	pop	r20
    1f8e:	3f 91       	pop	r19
    1f90:	2f 91       	pop	r18
    1f92:	0f 90       	pop	r0
    1f94:	0f be       	out	0x3f, r0	; 63
    1f96:	0f 90       	pop	r0
    1f98:	1f 90       	pop	r1
    1f9a:	18 95       	reti

00001f9c <DIO_ES_tSetPinDirection>:
 * DIO_ES_tSetPinDirection is used to set pin direction
 * ( INPUT or OUTPUT )
 */

ES_t DIO_ES_tSetPinDirection(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Dir_Type copy_u8_PinDirection)
{
    1f9c:	df 93       	push	r29
    1f9e:	cf 93       	push	r28
    1fa0:	00 d0       	rcall	.+0      	; 0x1fa2 <DIO_ES_tSetPinDirection+0x6>
    1fa2:	00 d0       	rcall	.+0      	; 0x1fa4 <DIO_ES_tSetPinDirection+0x8>
    1fa4:	cd b7       	in	r28, 0x3d	; 61
    1fa6:	de b7       	in	r29, 0x3e	; 62
    1fa8:	89 83       	std	Y+1, r24	; 0x01
    1faa:	6a 83       	std	Y+2, r22	; 0x02
    1fac:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    1fae:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb0:	88 30       	cpi	r24, 0x08	; 8
    1fb2:	18 f0       	brcs	.+6      	; 0x1fba <DIO_ES_tSetPinDirection+0x1e>
		return ES_NOT_OK;
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	8c 83       	std	Y+4, r24	; 0x04
    1fb8:	d8 c0       	rjmp	.+432    	; 0x216a <DIO_ES_tSetPinDirection+0x1ce>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    1fba:	89 81       	ldd	r24, Y+1	; 0x01
    1fbc:	88 23       	and	r24, r24
    1fbe:	91 f5       	brne	.+100    	; 0x2024 <DIO_ES_tSetPinDirection+0x88>
		if(copy_u8_PinDirection == OUTPUT){
    1fc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc2:	81 30       	cpi	r24, 0x01	; 1
    1fc4:	a1 f4       	brne	.+40     	; 0x1fee <DIO_ES_tSetPinDirection+0x52>
			SET_BIT(DDRA,copy_u8_PinId);
    1fc6:	aa e3       	ldi	r26, 0x3A	; 58
    1fc8:	b0 e0       	ldi	r27, 0x00	; 0
    1fca:	ea e3       	ldi	r30, 0x3A	; 58
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	48 2f       	mov	r20, r24
    1fd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd4:	28 2f       	mov	r18, r24
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	81 e0       	ldi	r24, 0x01	; 1
    1fda:	90 e0       	ldi	r25, 0x00	; 0
    1fdc:	02 2e       	mov	r0, r18
    1fde:	02 c0       	rjmp	.+4      	; 0x1fe4 <DIO_ES_tSetPinDirection+0x48>
    1fe0:	88 0f       	add	r24, r24
    1fe2:	99 1f       	adc	r25, r25
    1fe4:	0a 94       	dec	r0
    1fe6:	e2 f7       	brpl	.-8      	; 0x1fe0 <DIO_ES_tSetPinDirection+0x44>
    1fe8:	84 2b       	or	r24, r20
    1fea:	8c 93       	st	X, r24
    1fec:	bd c0       	rjmp	.+378    	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1fee:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff0:	88 23       	and	r24, r24
    1ff2:	a9 f4       	brne	.+42     	; 0x201e <DIO_ES_tSetPinDirection+0x82>
			CLR_BIT(DDRA,copy_u8_PinId);
    1ff4:	aa e3       	ldi	r26, 0x3A	; 58
    1ff6:	b0 e0       	ldi	r27, 0x00	; 0
    1ff8:	ea e3       	ldi	r30, 0x3A	; 58
    1ffa:	f0 e0       	ldi	r31, 0x00	; 0
    1ffc:	80 81       	ld	r24, Z
    1ffe:	48 2f       	mov	r20, r24
    2000:	8a 81       	ldd	r24, Y+2	; 0x02
    2002:	28 2f       	mov	r18, r24
    2004:	30 e0       	ldi	r19, 0x00	; 0
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	90 e0       	ldi	r25, 0x00	; 0
    200a:	02 2e       	mov	r0, r18
    200c:	02 c0       	rjmp	.+4      	; 0x2012 <DIO_ES_tSetPinDirection+0x76>
    200e:	88 0f       	add	r24, r24
    2010:	99 1f       	adc	r25, r25
    2012:	0a 94       	dec	r0
    2014:	e2 f7       	brpl	.-8      	; 0x200e <DIO_ES_tSetPinDirection+0x72>
    2016:	80 95       	com	r24
    2018:	84 23       	and	r24, r20
    201a:	8c 93       	st	X, r24
    201c:	a5 c0       	rjmp	.+330    	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    201e:	81 e0       	ldi	r24, 0x01	; 1
    2020:	8c 83       	std	Y+4, r24	; 0x04
    2022:	a3 c0       	rjmp	.+326    	; 0x216a <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    2024:	89 81       	ldd	r24, Y+1	; 0x01
    2026:	81 30       	cpi	r24, 0x01	; 1
    2028:	91 f5       	brne	.+100    	; 0x208e <DIO_ES_tSetPinDirection+0xf2>
		if(copy_u8_PinDirection == OUTPUT){
    202a:	8b 81       	ldd	r24, Y+3	; 0x03
    202c:	81 30       	cpi	r24, 0x01	; 1
    202e:	a1 f4       	brne	.+40     	; 0x2058 <DIO_ES_tSetPinDirection+0xbc>
			SET_BIT(DDRB,copy_u8_PinId);
    2030:	a7 e3       	ldi	r26, 0x37	; 55
    2032:	b0 e0       	ldi	r27, 0x00	; 0
    2034:	e7 e3       	ldi	r30, 0x37	; 55
    2036:	f0 e0       	ldi	r31, 0x00	; 0
    2038:	80 81       	ld	r24, Z
    203a:	48 2f       	mov	r20, r24
    203c:	8a 81       	ldd	r24, Y+2	; 0x02
    203e:	28 2f       	mov	r18, r24
    2040:	30 e0       	ldi	r19, 0x00	; 0
    2042:	81 e0       	ldi	r24, 0x01	; 1
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	02 2e       	mov	r0, r18
    2048:	02 c0       	rjmp	.+4      	; 0x204e <DIO_ES_tSetPinDirection+0xb2>
    204a:	88 0f       	add	r24, r24
    204c:	99 1f       	adc	r25, r25
    204e:	0a 94       	dec	r0
    2050:	e2 f7       	brpl	.-8      	; 0x204a <DIO_ES_tSetPinDirection+0xae>
    2052:	84 2b       	or	r24, r20
    2054:	8c 93       	st	X, r24
    2056:	88 c0       	rjmp	.+272    	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    2058:	8b 81       	ldd	r24, Y+3	; 0x03
    205a:	88 23       	and	r24, r24
    205c:	a9 f4       	brne	.+42     	; 0x2088 <DIO_ES_tSetPinDirection+0xec>
			CLR_BIT(DDRB,copy_u8_PinId);
    205e:	a7 e3       	ldi	r26, 0x37	; 55
    2060:	b0 e0       	ldi	r27, 0x00	; 0
    2062:	e7 e3       	ldi	r30, 0x37	; 55
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	80 81       	ld	r24, Z
    2068:	48 2f       	mov	r20, r24
    206a:	8a 81       	ldd	r24, Y+2	; 0x02
    206c:	28 2f       	mov	r18, r24
    206e:	30 e0       	ldi	r19, 0x00	; 0
    2070:	81 e0       	ldi	r24, 0x01	; 1
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	02 2e       	mov	r0, r18
    2076:	02 c0       	rjmp	.+4      	; 0x207c <DIO_ES_tSetPinDirection+0xe0>
    2078:	88 0f       	add	r24, r24
    207a:	99 1f       	adc	r25, r25
    207c:	0a 94       	dec	r0
    207e:	e2 f7       	brpl	.-8      	; 0x2078 <DIO_ES_tSetPinDirection+0xdc>
    2080:	80 95       	com	r24
    2082:	84 23       	and	r24, r20
    2084:	8c 93       	st	X, r24
    2086:	70 c0       	rjmp	.+224    	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    2088:	81 e0       	ldi	r24, 0x01	; 1
    208a:	8c 83       	std	Y+4, r24	; 0x04
    208c:	6e c0       	rjmp	.+220    	; 0x216a <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    208e:	89 81       	ldd	r24, Y+1	; 0x01
    2090:	82 30       	cpi	r24, 0x02	; 2
    2092:	91 f5       	brne	.+100    	; 0x20f8 <DIO_ES_tSetPinDirection+0x15c>
		if(copy_u8_PinDirection == OUTPUT){
    2094:	8b 81       	ldd	r24, Y+3	; 0x03
    2096:	81 30       	cpi	r24, 0x01	; 1
    2098:	a1 f4       	brne	.+40     	; 0x20c2 <DIO_ES_tSetPinDirection+0x126>
			SET_BIT(DDRC,copy_u8_PinId);
    209a:	a4 e3       	ldi	r26, 0x34	; 52
    209c:	b0 e0       	ldi	r27, 0x00	; 0
    209e:	e4 e3       	ldi	r30, 0x34	; 52
    20a0:	f0 e0       	ldi	r31, 0x00	; 0
    20a2:	80 81       	ld	r24, Z
    20a4:	48 2f       	mov	r20, r24
    20a6:	8a 81       	ldd	r24, Y+2	; 0x02
    20a8:	28 2f       	mov	r18, r24
    20aa:	30 e0       	ldi	r19, 0x00	; 0
    20ac:	81 e0       	ldi	r24, 0x01	; 1
    20ae:	90 e0       	ldi	r25, 0x00	; 0
    20b0:	02 2e       	mov	r0, r18
    20b2:	02 c0       	rjmp	.+4      	; 0x20b8 <DIO_ES_tSetPinDirection+0x11c>
    20b4:	88 0f       	add	r24, r24
    20b6:	99 1f       	adc	r25, r25
    20b8:	0a 94       	dec	r0
    20ba:	e2 f7       	brpl	.-8      	; 0x20b4 <DIO_ES_tSetPinDirection+0x118>
    20bc:	84 2b       	or	r24, r20
    20be:	8c 93       	st	X, r24
    20c0:	53 c0       	rjmp	.+166    	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    20c2:	8b 81       	ldd	r24, Y+3	; 0x03
    20c4:	88 23       	and	r24, r24
    20c6:	a9 f4       	brne	.+42     	; 0x20f2 <DIO_ES_tSetPinDirection+0x156>
			CLR_BIT(DDRC,copy_u8_PinId);
    20c8:	a4 e3       	ldi	r26, 0x34	; 52
    20ca:	b0 e0       	ldi	r27, 0x00	; 0
    20cc:	e4 e3       	ldi	r30, 0x34	; 52
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	80 81       	ld	r24, Z
    20d2:	48 2f       	mov	r20, r24
    20d4:	8a 81       	ldd	r24, Y+2	; 0x02
    20d6:	28 2f       	mov	r18, r24
    20d8:	30 e0       	ldi	r19, 0x00	; 0
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	90 e0       	ldi	r25, 0x00	; 0
    20de:	02 2e       	mov	r0, r18
    20e0:	02 c0       	rjmp	.+4      	; 0x20e6 <DIO_ES_tSetPinDirection+0x14a>
    20e2:	88 0f       	add	r24, r24
    20e4:	99 1f       	adc	r25, r25
    20e6:	0a 94       	dec	r0
    20e8:	e2 f7       	brpl	.-8      	; 0x20e2 <DIO_ES_tSetPinDirection+0x146>
    20ea:	80 95       	com	r24
    20ec:	84 23       	and	r24, r20
    20ee:	8c 93       	st	X, r24
    20f0:	3b c0       	rjmp	.+118    	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    20f2:	81 e0       	ldi	r24, 0x01	; 1
    20f4:	8c 83       	std	Y+4, r24	; 0x04
    20f6:	39 c0       	rjmp	.+114    	; 0x216a <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    20f8:	89 81       	ldd	r24, Y+1	; 0x01
    20fa:	83 30       	cpi	r24, 0x03	; 3
    20fc:	91 f5       	brne	.+100    	; 0x2162 <DIO_ES_tSetPinDirection+0x1c6>
		if(copy_u8_PinDirection == OUTPUT){
    20fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2100:	81 30       	cpi	r24, 0x01	; 1
    2102:	a1 f4       	brne	.+40     	; 0x212c <DIO_ES_tSetPinDirection+0x190>
			SET_BIT(DDRD,copy_u8_PinId);
    2104:	a1 e3       	ldi	r26, 0x31	; 49
    2106:	b0 e0       	ldi	r27, 0x00	; 0
    2108:	e1 e3       	ldi	r30, 0x31	; 49
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	80 81       	ld	r24, Z
    210e:	48 2f       	mov	r20, r24
    2110:	8a 81       	ldd	r24, Y+2	; 0x02
    2112:	28 2f       	mov	r18, r24
    2114:	30 e0       	ldi	r19, 0x00	; 0
    2116:	81 e0       	ldi	r24, 0x01	; 1
    2118:	90 e0       	ldi	r25, 0x00	; 0
    211a:	02 2e       	mov	r0, r18
    211c:	02 c0       	rjmp	.+4      	; 0x2122 <DIO_ES_tSetPinDirection+0x186>
    211e:	88 0f       	add	r24, r24
    2120:	99 1f       	adc	r25, r25
    2122:	0a 94       	dec	r0
    2124:	e2 f7       	brpl	.-8      	; 0x211e <DIO_ES_tSetPinDirection+0x182>
    2126:	84 2b       	or	r24, r20
    2128:	8c 93       	st	X, r24
    212a:	1e c0       	rjmp	.+60     	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    212c:	8b 81       	ldd	r24, Y+3	; 0x03
    212e:	88 23       	and	r24, r24
    2130:	a9 f4       	brne	.+42     	; 0x215c <DIO_ES_tSetPinDirection+0x1c0>
			CLR_BIT(DDRD,copy_u8_PinId);
    2132:	a1 e3       	ldi	r26, 0x31	; 49
    2134:	b0 e0       	ldi	r27, 0x00	; 0
    2136:	e1 e3       	ldi	r30, 0x31	; 49
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	80 81       	ld	r24, Z
    213c:	48 2f       	mov	r20, r24
    213e:	8a 81       	ldd	r24, Y+2	; 0x02
    2140:	28 2f       	mov	r18, r24
    2142:	30 e0       	ldi	r19, 0x00	; 0
    2144:	81 e0       	ldi	r24, 0x01	; 1
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	02 2e       	mov	r0, r18
    214a:	02 c0       	rjmp	.+4      	; 0x2150 <DIO_ES_tSetPinDirection+0x1b4>
    214c:	88 0f       	add	r24, r24
    214e:	99 1f       	adc	r25, r25
    2150:	0a 94       	dec	r0
    2152:	e2 f7       	brpl	.-8      	; 0x214c <DIO_ES_tSetPinDirection+0x1b0>
    2154:	80 95       	com	r24
    2156:	84 23       	and	r24, r20
    2158:	8c 93       	st	X, r24
    215a:	06 c0       	rjmp	.+12     	; 0x2168 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    215c:	81 e0       	ldi	r24, 0x01	; 1
    215e:	8c 83       	std	Y+4, r24	; 0x04
    2160:	04 c0       	rjmp	.+8      	; 0x216a <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else{
		return ES_NOT_OK;
    2162:	81 e0       	ldi	r24, 0x01	; 1
    2164:	8c 83       	std	Y+4, r24	; 0x04
    2166:	01 c0       	rjmp	.+2      	; 0x216a <DIO_ES_tSetPinDirection+0x1ce>
	}
	return ES_OK;
    2168:	1c 82       	std	Y+4, r1	; 0x04
    216a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    216c:	0f 90       	pop	r0
    216e:	0f 90       	pop	r0
    2170:	0f 90       	pop	r0
    2172:	0f 90       	pop	r0
    2174:	cf 91       	pop	r28
    2176:	df 91       	pop	r29
    2178:	08 95       	ret

0000217a <DIO_ES_tSetPinValue>:
 * DIO_ES_tSetPinValue is used to set pin value
 * ( LOW or HIGH )
 */

ES_t DIO_ES_tSetPinValue(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Value_Type copy_u8_PinValue)
{
    217a:	df 93       	push	r29
    217c:	cf 93       	push	r28
    217e:	00 d0       	rcall	.+0      	; 0x2180 <DIO_ES_tSetPinValue+0x6>
    2180:	00 d0       	rcall	.+0      	; 0x2182 <DIO_ES_tSetPinValue+0x8>
    2182:	cd b7       	in	r28, 0x3d	; 61
    2184:	de b7       	in	r29, 0x3e	; 62
    2186:	89 83       	std	Y+1, r24	; 0x01
    2188:	6a 83       	std	Y+2, r22	; 0x02
    218a:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    218c:	8a 81       	ldd	r24, Y+2	; 0x02
    218e:	88 30       	cpi	r24, 0x08	; 8
    2190:	18 f0       	brcs	.+6      	; 0x2198 <DIO_ES_tSetPinValue+0x1e>
		return ES_NOT_OK;
    2192:	81 e0       	ldi	r24, 0x01	; 1
    2194:	8c 83       	std	Y+4, r24	; 0x04
    2196:	d8 c0       	rjmp	.+432    	; 0x2348 <DIO_ES_tSetPinValue+0x1ce>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    2198:	89 81       	ldd	r24, Y+1	; 0x01
    219a:	88 23       	and	r24, r24
    219c:	91 f5       	brne	.+100    	; 0x2202 <DIO_ES_tSetPinValue+0x88>
		if(copy_u8_PinValue == HIGH){
    219e:	8b 81       	ldd	r24, Y+3	; 0x03
    21a0:	81 30       	cpi	r24, 0x01	; 1
    21a2:	a1 f4       	brne	.+40     	; 0x21cc <DIO_ES_tSetPinValue+0x52>
			SET_BIT(PORTA,copy_u8_PinId);
    21a4:	ab e3       	ldi	r26, 0x3B	; 59
    21a6:	b0 e0       	ldi	r27, 0x00	; 0
    21a8:	eb e3       	ldi	r30, 0x3B	; 59
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
    21ac:	80 81       	ld	r24, Z
    21ae:	48 2f       	mov	r20, r24
    21b0:	8a 81       	ldd	r24, Y+2	; 0x02
    21b2:	28 2f       	mov	r18, r24
    21b4:	30 e0       	ldi	r19, 0x00	; 0
    21b6:	81 e0       	ldi	r24, 0x01	; 1
    21b8:	90 e0       	ldi	r25, 0x00	; 0
    21ba:	02 2e       	mov	r0, r18
    21bc:	02 c0       	rjmp	.+4      	; 0x21c2 <DIO_ES_tSetPinValue+0x48>
    21be:	88 0f       	add	r24, r24
    21c0:	99 1f       	adc	r25, r25
    21c2:	0a 94       	dec	r0
    21c4:	e2 f7       	brpl	.-8      	; 0x21be <DIO_ES_tSetPinValue+0x44>
    21c6:	84 2b       	or	r24, r20
    21c8:	8c 93       	st	X, r24
    21ca:	bd c0       	rjmp	.+378    	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    21cc:	8b 81       	ldd	r24, Y+3	; 0x03
    21ce:	88 23       	and	r24, r24
    21d0:	a9 f4       	brne	.+42     	; 0x21fc <DIO_ES_tSetPinValue+0x82>
			CLR_BIT(PORTA,copy_u8_PinId);
    21d2:	ab e3       	ldi	r26, 0x3B	; 59
    21d4:	b0 e0       	ldi	r27, 0x00	; 0
    21d6:	eb e3       	ldi	r30, 0x3B	; 59
    21d8:	f0 e0       	ldi	r31, 0x00	; 0
    21da:	80 81       	ld	r24, Z
    21dc:	48 2f       	mov	r20, r24
    21de:	8a 81       	ldd	r24, Y+2	; 0x02
    21e0:	28 2f       	mov	r18, r24
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	81 e0       	ldi	r24, 0x01	; 1
    21e6:	90 e0       	ldi	r25, 0x00	; 0
    21e8:	02 2e       	mov	r0, r18
    21ea:	02 c0       	rjmp	.+4      	; 0x21f0 <DIO_ES_tSetPinValue+0x76>
    21ec:	88 0f       	add	r24, r24
    21ee:	99 1f       	adc	r25, r25
    21f0:	0a 94       	dec	r0
    21f2:	e2 f7       	brpl	.-8      	; 0x21ec <DIO_ES_tSetPinValue+0x72>
    21f4:	80 95       	com	r24
    21f6:	84 23       	and	r24, r20
    21f8:	8c 93       	st	X, r24
    21fa:	a5 c0       	rjmp	.+330    	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    21fc:	81 e0       	ldi	r24, 0x01	; 1
    21fe:	8c 83       	std	Y+4, r24	; 0x04
    2200:	a3 c0       	rjmp	.+326    	; 0x2348 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    2202:	89 81       	ldd	r24, Y+1	; 0x01
    2204:	81 30       	cpi	r24, 0x01	; 1
    2206:	91 f5       	brne	.+100    	; 0x226c <DIO_ES_tSetPinValue+0xf2>
		if(copy_u8_PinValue == HIGH){
    2208:	8b 81       	ldd	r24, Y+3	; 0x03
    220a:	81 30       	cpi	r24, 0x01	; 1
    220c:	a1 f4       	brne	.+40     	; 0x2236 <DIO_ES_tSetPinValue+0xbc>
			SET_BIT(PORTB,copy_u8_PinId);
    220e:	a8 e3       	ldi	r26, 0x38	; 56
    2210:	b0 e0       	ldi	r27, 0x00	; 0
    2212:	e8 e3       	ldi	r30, 0x38	; 56
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	48 2f       	mov	r20, r24
    221a:	8a 81       	ldd	r24, Y+2	; 0x02
    221c:	28 2f       	mov	r18, r24
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	81 e0       	ldi	r24, 0x01	; 1
    2222:	90 e0       	ldi	r25, 0x00	; 0
    2224:	02 2e       	mov	r0, r18
    2226:	02 c0       	rjmp	.+4      	; 0x222c <DIO_ES_tSetPinValue+0xb2>
    2228:	88 0f       	add	r24, r24
    222a:	99 1f       	adc	r25, r25
    222c:	0a 94       	dec	r0
    222e:	e2 f7       	brpl	.-8      	; 0x2228 <DIO_ES_tSetPinValue+0xae>
    2230:	84 2b       	or	r24, r20
    2232:	8c 93       	st	X, r24
    2234:	88 c0       	rjmp	.+272    	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    2236:	8b 81       	ldd	r24, Y+3	; 0x03
    2238:	88 23       	and	r24, r24
    223a:	a9 f4       	brne	.+42     	; 0x2266 <DIO_ES_tSetPinValue+0xec>
			CLR_BIT(PORTB,copy_u8_PinId);
    223c:	a8 e3       	ldi	r26, 0x38	; 56
    223e:	b0 e0       	ldi	r27, 0x00	; 0
    2240:	e8 e3       	ldi	r30, 0x38	; 56
    2242:	f0 e0       	ldi	r31, 0x00	; 0
    2244:	80 81       	ld	r24, Z
    2246:	48 2f       	mov	r20, r24
    2248:	8a 81       	ldd	r24, Y+2	; 0x02
    224a:	28 2f       	mov	r18, r24
    224c:	30 e0       	ldi	r19, 0x00	; 0
    224e:	81 e0       	ldi	r24, 0x01	; 1
    2250:	90 e0       	ldi	r25, 0x00	; 0
    2252:	02 2e       	mov	r0, r18
    2254:	02 c0       	rjmp	.+4      	; 0x225a <DIO_ES_tSetPinValue+0xe0>
    2256:	88 0f       	add	r24, r24
    2258:	99 1f       	adc	r25, r25
    225a:	0a 94       	dec	r0
    225c:	e2 f7       	brpl	.-8      	; 0x2256 <DIO_ES_tSetPinValue+0xdc>
    225e:	80 95       	com	r24
    2260:	84 23       	and	r24, r20
    2262:	8c 93       	st	X, r24
    2264:	70 c0       	rjmp	.+224    	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    2266:	81 e0       	ldi	r24, 0x01	; 1
    2268:	8c 83       	std	Y+4, r24	; 0x04
    226a:	6e c0       	rjmp	.+220    	; 0x2348 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    226c:	89 81       	ldd	r24, Y+1	; 0x01
    226e:	82 30       	cpi	r24, 0x02	; 2
    2270:	91 f5       	brne	.+100    	; 0x22d6 <DIO_ES_tSetPinValue+0x15c>
		if(copy_u8_PinValue == HIGH){
    2272:	8b 81       	ldd	r24, Y+3	; 0x03
    2274:	81 30       	cpi	r24, 0x01	; 1
    2276:	a1 f4       	brne	.+40     	; 0x22a0 <DIO_ES_tSetPinValue+0x126>
			SET_BIT(PORTC,copy_u8_PinId);
    2278:	a5 e3       	ldi	r26, 0x35	; 53
    227a:	b0 e0       	ldi	r27, 0x00	; 0
    227c:	e5 e3       	ldi	r30, 0x35	; 53
    227e:	f0 e0       	ldi	r31, 0x00	; 0
    2280:	80 81       	ld	r24, Z
    2282:	48 2f       	mov	r20, r24
    2284:	8a 81       	ldd	r24, Y+2	; 0x02
    2286:	28 2f       	mov	r18, r24
    2288:	30 e0       	ldi	r19, 0x00	; 0
    228a:	81 e0       	ldi	r24, 0x01	; 1
    228c:	90 e0       	ldi	r25, 0x00	; 0
    228e:	02 2e       	mov	r0, r18
    2290:	02 c0       	rjmp	.+4      	; 0x2296 <DIO_ES_tSetPinValue+0x11c>
    2292:	88 0f       	add	r24, r24
    2294:	99 1f       	adc	r25, r25
    2296:	0a 94       	dec	r0
    2298:	e2 f7       	brpl	.-8      	; 0x2292 <DIO_ES_tSetPinValue+0x118>
    229a:	84 2b       	or	r24, r20
    229c:	8c 93       	st	X, r24
    229e:	53 c0       	rjmp	.+166    	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    22a0:	8b 81       	ldd	r24, Y+3	; 0x03
    22a2:	88 23       	and	r24, r24
    22a4:	a9 f4       	brne	.+42     	; 0x22d0 <DIO_ES_tSetPinValue+0x156>
			CLR_BIT(PORTC,copy_u8_PinId);
    22a6:	a5 e3       	ldi	r26, 0x35	; 53
    22a8:	b0 e0       	ldi	r27, 0x00	; 0
    22aa:	e5 e3       	ldi	r30, 0x35	; 53
    22ac:	f0 e0       	ldi	r31, 0x00	; 0
    22ae:	80 81       	ld	r24, Z
    22b0:	48 2f       	mov	r20, r24
    22b2:	8a 81       	ldd	r24, Y+2	; 0x02
    22b4:	28 2f       	mov	r18, r24
    22b6:	30 e0       	ldi	r19, 0x00	; 0
    22b8:	81 e0       	ldi	r24, 0x01	; 1
    22ba:	90 e0       	ldi	r25, 0x00	; 0
    22bc:	02 2e       	mov	r0, r18
    22be:	02 c0       	rjmp	.+4      	; 0x22c4 <DIO_ES_tSetPinValue+0x14a>
    22c0:	88 0f       	add	r24, r24
    22c2:	99 1f       	adc	r25, r25
    22c4:	0a 94       	dec	r0
    22c6:	e2 f7       	brpl	.-8      	; 0x22c0 <DIO_ES_tSetPinValue+0x146>
    22c8:	80 95       	com	r24
    22ca:	84 23       	and	r24, r20
    22cc:	8c 93       	st	X, r24
    22ce:	3b c0       	rjmp	.+118    	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    22d0:	81 e0       	ldi	r24, 0x01	; 1
    22d2:	8c 83       	std	Y+4, r24	; 0x04
    22d4:	39 c0       	rjmp	.+114    	; 0x2348 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    22d6:	89 81       	ldd	r24, Y+1	; 0x01
    22d8:	83 30       	cpi	r24, 0x03	; 3
    22da:	91 f5       	brne	.+100    	; 0x2340 <DIO_ES_tSetPinValue+0x1c6>
		if(copy_u8_PinValue == HIGH){
    22dc:	8b 81       	ldd	r24, Y+3	; 0x03
    22de:	81 30       	cpi	r24, 0x01	; 1
    22e0:	a1 f4       	brne	.+40     	; 0x230a <DIO_ES_tSetPinValue+0x190>
			SET_BIT(PORTD,copy_u8_PinId);
    22e2:	a2 e3       	ldi	r26, 0x32	; 50
    22e4:	b0 e0       	ldi	r27, 0x00	; 0
    22e6:	e2 e3       	ldi	r30, 0x32	; 50
    22e8:	f0 e0       	ldi	r31, 0x00	; 0
    22ea:	80 81       	ld	r24, Z
    22ec:	48 2f       	mov	r20, r24
    22ee:	8a 81       	ldd	r24, Y+2	; 0x02
    22f0:	28 2f       	mov	r18, r24
    22f2:	30 e0       	ldi	r19, 0x00	; 0
    22f4:	81 e0       	ldi	r24, 0x01	; 1
    22f6:	90 e0       	ldi	r25, 0x00	; 0
    22f8:	02 2e       	mov	r0, r18
    22fa:	02 c0       	rjmp	.+4      	; 0x2300 <DIO_ES_tSetPinValue+0x186>
    22fc:	88 0f       	add	r24, r24
    22fe:	99 1f       	adc	r25, r25
    2300:	0a 94       	dec	r0
    2302:	e2 f7       	brpl	.-8      	; 0x22fc <DIO_ES_tSetPinValue+0x182>
    2304:	84 2b       	or	r24, r20
    2306:	8c 93       	st	X, r24
    2308:	1e c0       	rjmp	.+60     	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    230a:	8b 81       	ldd	r24, Y+3	; 0x03
    230c:	88 23       	and	r24, r24
    230e:	a9 f4       	brne	.+42     	; 0x233a <DIO_ES_tSetPinValue+0x1c0>
			CLR_BIT(PORTD,copy_u8_PinId);
    2310:	a2 e3       	ldi	r26, 0x32	; 50
    2312:	b0 e0       	ldi	r27, 0x00	; 0
    2314:	e2 e3       	ldi	r30, 0x32	; 50
    2316:	f0 e0       	ldi	r31, 0x00	; 0
    2318:	80 81       	ld	r24, Z
    231a:	48 2f       	mov	r20, r24
    231c:	8a 81       	ldd	r24, Y+2	; 0x02
    231e:	28 2f       	mov	r18, r24
    2320:	30 e0       	ldi	r19, 0x00	; 0
    2322:	81 e0       	ldi	r24, 0x01	; 1
    2324:	90 e0       	ldi	r25, 0x00	; 0
    2326:	02 2e       	mov	r0, r18
    2328:	02 c0       	rjmp	.+4      	; 0x232e <DIO_ES_tSetPinValue+0x1b4>
    232a:	88 0f       	add	r24, r24
    232c:	99 1f       	adc	r25, r25
    232e:	0a 94       	dec	r0
    2330:	e2 f7       	brpl	.-8      	; 0x232a <DIO_ES_tSetPinValue+0x1b0>
    2332:	80 95       	com	r24
    2334:	84 23       	and	r24, r20
    2336:	8c 93       	st	X, r24
    2338:	06 c0       	rjmp	.+12     	; 0x2346 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    233a:	81 e0       	ldi	r24, 0x01	; 1
    233c:	8c 83       	std	Y+4, r24	; 0x04
    233e:	04 c0       	rjmp	.+8      	; 0x2348 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else{
		return ES_NOT_OK;
    2340:	81 e0       	ldi	r24, 0x01	; 1
    2342:	8c 83       	std	Y+4, r24	; 0x04
    2344:	01 c0       	rjmp	.+2      	; 0x2348 <DIO_ES_tSetPinValue+0x1ce>
	}
	return ES_OK;
    2346:	1c 82       	std	Y+4, r1	; 0x04
    2348:	8c 81       	ldd	r24, Y+4	; 0x04
}
    234a:	0f 90       	pop	r0
    234c:	0f 90       	pop	r0
    234e:	0f 90       	pop	r0
    2350:	0f 90       	pop	r0
    2352:	cf 91       	pop	r28
    2354:	df 91       	pop	r29
    2356:	08 95       	ret

00002358 <DIO_ES_tGetPinValue>:
 * ( LOW or HIGH )
 */


ES_t DIO_ES_tGetPinValue(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Value_Type* copy_pu8_PinValue)
{
    2358:	df 93       	push	r29
    235a:	cf 93       	push	r28
    235c:	00 d0       	rcall	.+0      	; 0x235e <DIO_ES_tGetPinValue+0x6>
    235e:	00 d0       	rcall	.+0      	; 0x2360 <DIO_ES_tGetPinValue+0x8>
    2360:	0f 92       	push	r0
    2362:	cd b7       	in	r28, 0x3d	; 61
    2364:	de b7       	in	r29, 0x3e	; 62
    2366:	89 83       	std	Y+1, r24	; 0x01
    2368:	6a 83       	std	Y+2, r22	; 0x02
    236a:	5c 83       	std	Y+4, r21	; 0x04
    236c:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    236e:	8a 81       	ldd	r24, Y+2	; 0x02
    2370:	88 30       	cpi	r24, 0x08	; 8
    2372:	18 f0       	brcs	.+6      	; 0x237a <DIO_ES_tGetPinValue+0x22>
		return ES_NOT_OK;
    2374:	41 e0       	ldi	r20, 0x01	; 1
    2376:	4d 83       	std	Y+5, r20	; 0x05
    2378:	60 c0       	rjmp	.+192    	; 0x243a <DIO_ES_tGetPinValue+0xe2>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    237a:	89 81       	ldd	r24, Y+1	; 0x01
    237c:	88 23       	and	r24, r24
    237e:	a1 f4       	brne	.+40     	; 0x23a8 <DIO_ES_tGetPinValue+0x50>
		*copy_pu8_PinValue = GET_BIT(PINA,copy_u8_PinId);
    2380:	e9 e3       	ldi	r30, 0x39	; 57
    2382:	f0 e0       	ldi	r31, 0x00	; 0
    2384:	80 81       	ld	r24, Z
    2386:	28 2f       	mov	r18, r24
    2388:	30 e0       	ldi	r19, 0x00	; 0
    238a:	8a 81       	ldd	r24, Y+2	; 0x02
    238c:	88 2f       	mov	r24, r24
    238e:	90 e0       	ldi	r25, 0x00	; 0
    2390:	a9 01       	movw	r20, r18
    2392:	02 c0       	rjmp	.+4      	; 0x2398 <DIO_ES_tGetPinValue+0x40>
    2394:	55 95       	asr	r21
    2396:	47 95       	ror	r20
    2398:	8a 95       	dec	r24
    239a:	e2 f7       	brpl	.-8      	; 0x2394 <DIO_ES_tGetPinValue+0x3c>
    239c:	ca 01       	movw	r24, r20
    239e:	81 70       	andi	r24, 0x01	; 1
    23a0:	eb 81       	ldd	r30, Y+3	; 0x03
    23a2:	fc 81       	ldd	r31, Y+4	; 0x04
    23a4:	80 83       	st	Z, r24
    23a6:	48 c0       	rjmp	.+144    	; 0x2438 <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    23a8:	89 81       	ldd	r24, Y+1	; 0x01
    23aa:	81 30       	cpi	r24, 0x01	; 1
    23ac:	a1 f4       	brne	.+40     	; 0x23d6 <DIO_ES_tGetPinValue+0x7e>
		*copy_pu8_PinValue = GET_BIT(PINB,copy_u8_PinId);
    23ae:	e6 e3       	ldi	r30, 0x36	; 54
    23b0:	f0 e0       	ldi	r31, 0x00	; 0
    23b2:	80 81       	ld	r24, Z
    23b4:	28 2f       	mov	r18, r24
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	8a 81       	ldd	r24, Y+2	; 0x02
    23ba:	88 2f       	mov	r24, r24
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	a9 01       	movw	r20, r18
    23c0:	02 c0       	rjmp	.+4      	; 0x23c6 <DIO_ES_tGetPinValue+0x6e>
    23c2:	55 95       	asr	r21
    23c4:	47 95       	ror	r20
    23c6:	8a 95       	dec	r24
    23c8:	e2 f7       	brpl	.-8      	; 0x23c2 <DIO_ES_tGetPinValue+0x6a>
    23ca:	ca 01       	movw	r24, r20
    23cc:	81 70       	andi	r24, 0x01	; 1
    23ce:	eb 81       	ldd	r30, Y+3	; 0x03
    23d0:	fc 81       	ldd	r31, Y+4	; 0x04
    23d2:	80 83       	st	Z, r24
    23d4:	31 c0       	rjmp	.+98     	; 0x2438 <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    23d6:	89 81       	ldd	r24, Y+1	; 0x01
    23d8:	82 30       	cpi	r24, 0x02	; 2
    23da:	a1 f4       	brne	.+40     	; 0x2404 <DIO_ES_tGetPinValue+0xac>
		*copy_pu8_PinValue = GET_BIT(PINC,copy_u8_PinId);
    23dc:	e3 e3       	ldi	r30, 0x33	; 51
    23de:	f0 e0       	ldi	r31, 0x00	; 0
    23e0:	80 81       	ld	r24, Z
    23e2:	28 2f       	mov	r18, r24
    23e4:	30 e0       	ldi	r19, 0x00	; 0
    23e6:	8a 81       	ldd	r24, Y+2	; 0x02
    23e8:	88 2f       	mov	r24, r24
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	a9 01       	movw	r20, r18
    23ee:	02 c0       	rjmp	.+4      	; 0x23f4 <DIO_ES_tGetPinValue+0x9c>
    23f0:	55 95       	asr	r21
    23f2:	47 95       	ror	r20
    23f4:	8a 95       	dec	r24
    23f6:	e2 f7       	brpl	.-8      	; 0x23f0 <DIO_ES_tGetPinValue+0x98>
    23f8:	ca 01       	movw	r24, r20
    23fa:	81 70       	andi	r24, 0x01	; 1
    23fc:	eb 81       	ldd	r30, Y+3	; 0x03
    23fe:	fc 81       	ldd	r31, Y+4	; 0x04
    2400:	80 83       	st	Z, r24
    2402:	1a c0       	rjmp	.+52     	; 0x2438 <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    2404:	89 81       	ldd	r24, Y+1	; 0x01
    2406:	83 30       	cpi	r24, 0x03	; 3
    2408:	a1 f4       	brne	.+40     	; 0x2432 <DIO_ES_tGetPinValue+0xda>
		*copy_pu8_PinValue = GET_BIT(PIND,copy_u8_PinId);
    240a:	e0 e3       	ldi	r30, 0x30	; 48
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	80 81       	ld	r24, Z
    2410:	28 2f       	mov	r18, r24
    2412:	30 e0       	ldi	r19, 0x00	; 0
    2414:	8a 81       	ldd	r24, Y+2	; 0x02
    2416:	88 2f       	mov	r24, r24
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	a9 01       	movw	r20, r18
    241c:	02 c0       	rjmp	.+4      	; 0x2422 <DIO_ES_tGetPinValue+0xca>
    241e:	55 95       	asr	r21
    2420:	47 95       	ror	r20
    2422:	8a 95       	dec	r24
    2424:	e2 f7       	brpl	.-8      	; 0x241e <DIO_ES_tGetPinValue+0xc6>
    2426:	ca 01       	movw	r24, r20
    2428:	81 70       	andi	r24, 0x01	; 1
    242a:	eb 81       	ldd	r30, Y+3	; 0x03
    242c:	fc 81       	ldd	r31, Y+4	; 0x04
    242e:	80 83       	st	Z, r24
    2430:	03 c0       	rjmp	.+6      	; 0x2438 <DIO_ES_tGetPinValue+0xe0>
	}else{
		return ES_NOT_OK;
    2432:	51 e0       	ldi	r21, 0x01	; 1
    2434:	5d 83       	std	Y+5, r21	; 0x05
    2436:	01 c0       	rjmp	.+2      	; 0x243a <DIO_ES_tGetPinValue+0xe2>
	}
	return ES_OK;
    2438:	1d 82       	std	Y+5, r1	; 0x05
    243a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    243c:	0f 90       	pop	r0
    243e:	0f 90       	pop	r0
    2440:	0f 90       	pop	r0
    2442:	0f 90       	pop	r0
    2444:	0f 90       	pop	r0
    2446:	cf 91       	pop	r28
    2448:	df 91       	pop	r29
    244a:	08 95       	ret

0000244c <DIO_ES_tSetPortDirection>:
 * ( LOW or HIGH )
 */


ES_t DIO_ES_tSetPortDirection(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Dir_Type copy_u8_PortDirection)
{
    244c:	df 93       	push	r29
    244e:	cf 93       	push	r28
    2450:	00 d0       	rcall	.+0      	; 0x2452 <DIO_ES_tSetPortDirection+0x6>
    2452:	00 d0       	rcall	.+0      	; 0x2454 <DIO_ES_tSetPortDirection+0x8>
    2454:	0f 92       	push	r0
    2456:	cd b7       	in	r28, 0x3d	; 61
    2458:	de b7       	in	r29, 0x3e	; 62
    245a:	89 83       	std	Y+1, r24	; 0x01
    245c:	6a 83       	std	Y+2, r22	; 0x02
	if((copy_u8_PortDirection != OUTPUT) && (copy_u8_PortDirection != OUTPUT)){
    245e:	8a 81       	ldd	r24, Y+2	; 0x02
    2460:	81 30       	cpi	r24, 0x01	; 1
    2462:	31 f0       	breq	.+12     	; 0x2470 <DIO_ES_tSetPortDirection+0x24>
    2464:	8a 81       	ldd	r24, Y+2	; 0x02
    2466:	81 30       	cpi	r24, 0x01	; 1
    2468:	19 f0       	breq	.+6      	; 0x2470 <DIO_ES_tSetPortDirection+0x24>
		return ES_NOT_OK;
    246a:	21 e0       	ldi	r18, 0x01	; 1
    246c:	2d 83       	std	Y+5, r18	; 0x05
    246e:	53 c0       	rjmp	.+166    	; 0x2516 <DIO_ES_tSetPortDirection+0xca>
	}
	switch(copy_u8_PortId){
    2470:	89 81       	ldd	r24, Y+1	; 0x01
    2472:	28 2f       	mov	r18, r24
    2474:	30 e0       	ldi	r19, 0x00	; 0
    2476:	3c 83       	std	Y+4, r19	; 0x04
    2478:	2b 83       	std	Y+3, r18	; 0x03
    247a:	8b 81       	ldd	r24, Y+3	; 0x03
    247c:	9c 81       	ldd	r25, Y+4	; 0x04
    247e:	81 30       	cpi	r24, 0x01	; 1
    2480:	91 05       	cpc	r25, r1
    2482:	09 f1       	breq	.+66     	; 0x24c6 <DIO_ES_tSetPortDirection+0x7a>
    2484:	2b 81       	ldd	r18, Y+3	; 0x03
    2486:	3c 81       	ldd	r19, Y+4	; 0x04
    2488:	22 30       	cpi	r18, 0x02	; 2
    248a:	31 05       	cpc	r19, r1
    248c:	2c f4       	brge	.+10     	; 0x2498 <DIO_ES_tSetPortDirection+0x4c>
    248e:	8b 81       	ldd	r24, Y+3	; 0x03
    2490:	9c 81       	ldd	r25, Y+4	; 0x04
    2492:	00 97       	sbiw	r24, 0x00	; 0
    2494:	61 f0       	breq	.+24     	; 0x24ae <DIO_ES_tSetPortDirection+0x62>
    2496:	3b c0       	rjmp	.+118    	; 0x250e <DIO_ES_tSetPortDirection+0xc2>
    2498:	2b 81       	ldd	r18, Y+3	; 0x03
    249a:	3c 81       	ldd	r19, Y+4	; 0x04
    249c:	22 30       	cpi	r18, 0x02	; 2
    249e:	31 05       	cpc	r19, r1
    24a0:	f1 f0       	breq	.+60     	; 0x24de <DIO_ES_tSetPortDirection+0x92>
    24a2:	8b 81       	ldd	r24, Y+3	; 0x03
    24a4:	9c 81       	ldd	r25, Y+4	; 0x04
    24a6:	83 30       	cpi	r24, 0x03	; 3
    24a8:	91 05       	cpc	r25, r1
    24aa:	29 f1       	breq	.+74     	; 0x24f6 <DIO_ES_tSetPortDirection+0xaa>
    24ac:	30 c0       	rjmp	.+96     	; 0x250e <DIO_ES_tSetPortDirection+0xc2>
	case DIO_U8_PORT_A:
		if(copy_u8_PortDirection == OUTPUT)
    24ae:	8a 81       	ldd	r24, Y+2	; 0x02
    24b0:	81 30       	cpi	r24, 0x01	; 1
    24b2:	29 f4       	brne	.+10     	; 0x24be <DIO_ES_tSetPortDirection+0x72>
			DDRA = 0xff;
    24b4:	ea e3       	ldi	r30, 0x3A	; 58
    24b6:	f0 e0       	ldi	r31, 0x00	; 0
    24b8:	8f ef       	ldi	r24, 0xFF	; 255
    24ba:	80 83       	st	Z, r24
    24bc:	2b c0       	rjmp	.+86     	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRA = 0x00;
    24be:	ea e3       	ldi	r30, 0x3A	; 58
    24c0:	f0 e0       	ldi	r31, 0x00	; 0
    24c2:	10 82       	st	Z, r1
    24c4:	27 c0       	rjmp	.+78     	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_B:
		if(copy_u8_PortDirection == OUTPUT)
    24c6:	8a 81       	ldd	r24, Y+2	; 0x02
    24c8:	81 30       	cpi	r24, 0x01	; 1
    24ca:	29 f4       	brne	.+10     	; 0x24d6 <DIO_ES_tSetPortDirection+0x8a>
			DDRB = 0xff;
    24cc:	e7 e3       	ldi	r30, 0x37	; 55
    24ce:	f0 e0       	ldi	r31, 0x00	; 0
    24d0:	8f ef       	ldi	r24, 0xFF	; 255
    24d2:	80 83       	st	Z, r24
    24d4:	1f c0       	rjmp	.+62     	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRB = 0x00;
    24d6:	e7 e3       	ldi	r30, 0x37	; 55
    24d8:	f0 e0       	ldi	r31, 0x00	; 0
    24da:	10 82       	st	Z, r1
    24dc:	1b c0       	rjmp	.+54     	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_C:
		if(copy_u8_PortDirection == OUTPUT)
    24de:	8a 81       	ldd	r24, Y+2	; 0x02
    24e0:	81 30       	cpi	r24, 0x01	; 1
    24e2:	29 f4       	brne	.+10     	; 0x24ee <DIO_ES_tSetPortDirection+0xa2>
			DDRC = 0xff;
    24e4:	e4 e3       	ldi	r30, 0x34	; 52
    24e6:	f0 e0       	ldi	r31, 0x00	; 0
    24e8:	8f ef       	ldi	r24, 0xFF	; 255
    24ea:	80 83       	st	Z, r24
    24ec:	13 c0       	rjmp	.+38     	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRC = 0x00;
    24ee:	e4 e3       	ldi	r30, 0x34	; 52
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	10 82       	st	Z, r1
    24f4:	0f c0       	rjmp	.+30     	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_D:
		if(copy_u8_PortDirection == OUTPUT)
    24f6:	8a 81       	ldd	r24, Y+2	; 0x02
    24f8:	81 30       	cpi	r24, 0x01	; 1
    24fa:	29 f4       	brne	.+10     	; 0x2506 <DIO_ES_tSetPortDirection+0xba>
			DDRD = 0xff;
    24fc:	e1 e3       	ldi	r30, 0x31	; 49
    24fe:	f0 e0       	ldi	r31, 0x00	; 0
    2500:	8f ef       	ldi	r24, 0xFF	; 255
    2502:	80 83       	st	Z, r24
    2504:	07 c0       	rjmp	.+14     	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRD = 0x00;
    2506:	e1 e3       	ldi	r30, 0x31	; 49
    2508:	f0 e0       	ldi	r31, 0x00	; 0
    250a:	10 82       	st	Z, r1
    250c:	03 c0       	rjmp	.+6      	; 0x2514 <DIO_ES_tSetPortDirection+0xc8>
		break;
	default:
		return ES_NOT_OK;
    250e:	91 e0       	ldi	r25, 0x01	; 1
    2510:	9d 83       	std	Y+5, r25	; 0x05
    2512:	01 c0       	rjmp	.+2      	; 0x2516 <DIO_ES_tSetPortDirection+0xca>
		break;
	}
	return ES_OK;
    2514:	1d 82       	std	Y+5, r1	; 0x05
    2516:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2518:	0f 90       	pop	r0
    251a:	0f 90       	pop	r0
    251c:	0f 90       	pop	r0
    251e:	0f 90       	pop	r0
    2520:	0f 90       	pop	r0
    2522:	cf 91       	pop	r28
    2524:	df 91       	pop	r29
    2526:	08 95       	ret

00002528 <DIO_ES_tSetPortValue>:



ES_t DIO_ES_tSetPortValue(DIO_U8_Port_Type copy_u8_PortId, u8 copy_u8_PortValue)
{
    2528:	df 93       	push	r29
    252a:	cf 93       	push	r28
    252c:	00 d0       	rcall	.+0      	; 0x252e <DIO_ES_tSetPortValue+0x6>
    252e:	00 d0       	rcall	.+0      	; 0x2530 <DIO_ES_tSetPortValue+0x8>
    2530:	0f 92       	push	r0
    2532:	cd b7       	in	r28, 0x3d	; 61
    2534:	de b7       	in	r29, 0x3e	; 62
    2536:	89 83       	std	Y+1, r24	; 0x01
    2538:	6a 83       	std	Y+2, r22	; 0x02
	if((copy_u8_PortValue != HIGH) && (copy_u8_PortValue != LOW)){
    253a:	8a 81       	ldd	r24, Y+2	; 0x02
    253c:	81 30       	cpi	r24, 0x01	; 1
    253e:	31 f0       	breq	.+12     	; 0x254c <DIO_ES_tSetPortValue+0x24>
    2540:	8a 81       	ldd	r24, Y+2	; 0x02
    2542:	88 23       	and	r24, r24
    2544:	19 f0       	breq	.+6      	; 0x254c <DIO_ES_tSetPortValue+0x24>
		return ES_NOT_OK;
    2546:	21 e0       	ldi	r18, 0x01	; 1
    2548:	2d 83       	std	Y+5, r18	; 0x05
    254a:	53 c0       	rjmp	.+166    	; 0x25f2 <DIO_ES_tSetPortValue+0xca>
	}
	switch(copy_u8_PortId){
    254c:	89 81       	ldd	r24, Y+1	; 0x01
    254e:	28 2f       	mov	r18, r24
    2550:	30 e0       	ldi	r19, 0x00	; 0
    2552:	3c 83       	std	Y+4, r19	; 0x04
    2554:	2b 83       	std	Y+3, r18	; 0x03
    2556:	8b 81       	ldd	r24, Y+3	; 0x03
    2558:	9c 81       	ldd	r25, Y+4	; 0x04
    255a:	81 30       	cpi	r24, 0x01	; 1
    255c:	91 05       	cpc	r25, r1
    255e:	09 f1       	breq	.+66     	; 0x25a2 <DIO_ES_tSetPortValue+0x7a>
    2560:	2b 81       	ldd	r18, Y+3	; 0x03
    2562:	3c 81       	ldd	r19, Y+4	; 0x04
    2564:	22 30       	cpi	r18, 0x02	; 2
    2566:	31 05       	cpc	r19, r1
    2568:	2c f4       	brge	.+10     	; 0x2574 <DIO_ES_tSetPortValue+0x4c>
    256a:	8b 81       	ldd	r24, Y+3	; 0x03
    256c:	9c 81       	ldd	r25, Y+4	; 0x04
    256e:	00 97       	sbiw	r24, 0x00	; 0
    2570:	61 f0       	breq	.+24     	; 0x258a <DIO_ES_tSetPortValue+0x62>
    2572:	3b c0       	rjmp	.+118    	; 0x25ea <DIO_ES_tSetPortValue+0xc2>
    2574:	2b 81       	ldd	r18, Y+3	; 0x03
    2576:	3c 81       	ldd	r19, Y+4	; 0x04
    2578:	22 30       	cpi	r18, 0x02	; 2
    257a:	31 05       	cpc	r19, r1
    257c:	f1 f0       	breq	.+60     	; 0x25ba <DIO_ES_tSetPortValue+0x92>
    257e:	8b 81       	ldd	r24, Y+3	; 0x03
    2580:	9c 81       	ldd	r25, Y+4	; 0x04
    2582:	83 30       	cpi	r24, 0x03	; 3
    2584:	91 05       	cpc	r25, r1
    2586:	29 f1       	breq	.+74     	; 0x25d2 <DIO_ES_tSetPortValue+0xaa>
    2588:	30 c0       	rjmp	.+96     	; 0x25ea <DIO_ES_tSetPortValue+0xc2>
	case DIO_U8_PORT_A:
		if(copy_u8_PortValue == HIGH)
    258a:	8a 81       	ldd	r24, Y+2	; 0x02
    258c:	81 30       	cpi	r24, 0x01	; 1
    258e:	29 f4       	brne	.+10     	; 0x259a <DIO_ES_tSetPortValue+0x72>
			PORTA = 0xff;
    2590:	eb e3       	ldi	r30, 0x3B	; 59
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	8f ef       	ldi	r24, 0xFF	; 255
    2596:	80 83       	st	Z, r24
    2598:	2b c0       	rjmp	.+86     	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTA = 0x00;
    259a:	eb e3       	ldi	r30, 0x3B	; 59
    259c:	f0 e0       	ldi	r31, 0x00	; 0
    259e:	10 82       	st	Z, r1
    25a0:	27 c0       	rjmp	.+78     	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_B:
		if(copy_u8_PortValue == HIGH)
    25a2:	8a 81       	ldd	r24, Y+2	; 0x02
    25a4:	81 30       	cpi	r24, 0x01	; 1
    25a6:	29 f4       	brne	.+10     	; 0x25b2 <DIO_ES_tSetPortValue+0x8a>
			PORTB = 0xff;
    25a8:	e8 e3       	ldi	r30, 0x38	; 56
    25aa:	f0 e0       	ldi	r31, 0x00	; 0
    25ac:	8f ef       	ldi	r24, 0xFF	; 255
    25ae:	80 83       	st	Z, r24
    25b0:	1f c0       	rjmp	.+62     	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTB = 0x00;
    25b2:	e8 e3       	ldi	r30, 0x38	; 56
    25b4:	f0 e0       	ldi	r31, 0x00	; 0
    25b6:	10 82       	st	Z, r1
    25b8:	1b c0       	rjmp	.+54     	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_C:
		if(copy_u8_PortValue == HIGH)
    25ba:	8a 81       	ldd	r24, Y+2	; 0x02
    25bc:	81 30       	cpi	r24, 0x01	; 1
    25be:	29 f4       	brne	.+10     	; 0x25ca <DIO_ES_tSetPortValue+0xa2>
			PORTC = 0xff;
    25c0:	e5 e3       	ldi	r30, 0x35	; 53
    25c2:	f0 e0       	ldi	r31, 0x00	; 0
    25c4:	8f ef       	ldi	r24, 0xFF	; 255
    25c6:	80 83       	st	Z, r24
    25c8:	13 c0       	rjmp	.+38     	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTC = 0x00;
    25ca:	e5 e3       	ldi	r30, 0x35	; 53
    25cc:	f0 e0       	ldi	r31, 0x00	; 0
    25ce:	10 82       	st	Z, r1
    25d0:	0f c0       	rjmp	.+30     	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_D:
		if(copy_u8_PortValue == HIGH)
    25d2:	8a 81       	ldd	r24, Y+2	; 0x02
    25d4:	81 30       	cpi	r24, 0x01	; 1
    25d6:	29 f4       	brne	.+10     	; 0x25e2 <DIO_ES_tSetPortValue+0xba>
			PORTD = 0xff;
    25d8:	e2 e3       	ldi	r30, 0x32	; 50
    25da:	f0 e0       	ldi	r31, 0x00	; 0
    25dc:	8f ef       	ldi	r24, 0xFF	; 255
    25de:	80 83       	st	Z, r24
    25e0:	07 c0       	rjmp	.+14     	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTD = 0x00;
    25e2:	e2 e3       	ldi	r30, 0x32	; 50
    25e4:	f0 e0       	ldi	r31, 0x00	; 0
    25e6:	10 82       	st	Z, r1
    25e8:	03 c0       	rjmp	.+6      	; 0x25f0 <DIO_ES_tSetPortValue+0xc8>
		break;
	default:
		return ES_NOT_OK;
    25ea:	91 e0       	ldi	r25, 0x01	; 1
    25ec:	9d 83       	std	Y+5, r25	; 0x05
    25ee:	01 c0       	rjmp	.+2      	; 0x25f2 <DIO_ES_tSetPortValue+0xca>
		break;
	}
	return ES_OK;
    25f0:	1d 82       	std	Y+5, r1	; 0x05
    25f2:	8d 81       	ldd	r24, Y+5	; 0x05
}
    25f4:	0f 90       	pop	r0
    25f6:	0f 90       	pop	r0
    25f8:	0f 90       	pop	r0
    25fa:	0f 90       	pop	r0
    25fc:	0f 90       	pop	r0
    25fe:	cf 91       	pop	r28
    2600:	df 91       	pop	r29
    2602:	08 95       	ret

00002604 <DIO_ES_tTOGPin>:
/*
 * DIO_ES_tTOGPin is used to Toggle a specific pin
 */

ES_t DIO_ES_tTOGPin(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId)
{
    2604:	df 93       	push	r29
    2606:	cf 93       	push	r28
    2608:	00 d0       	rcall	.+0      	; 0x260a <DIO_ES_tTOGPin+0x6>
    260a:	0f 92       	push	r0
    260c:	cd b7       	in	r28, 0x3d	; 61
    260e:	de b7       	in	r29, 0x3e	; 62
    2610:	89 83       	std	Y+1, r24	; 0x01
    2612:	6a 83       	std	Y+2, r22	; 0x02
	if(copy_u8_PinId > PIN_LIMIT){
    2614:	8a 81       	ldd	r24, Y+2	; 0x02
    2616:	88 30       	cpi	r24, 0x08	; 8
    2618:	18 f0       	brcs	.+6      	; 0x2620 <DIO_ES_tTOGPin+0x1c>
		return ES_NOT_OK;
    261a:	81 e0       	ldi	r24, 0x01	; 1
    261c:	8b 83       	std	Y+3, r24	; 0x03
    261e:	60 c0       	rjmp	.+192    	; 0x26e0 <DIO_ES_tTOGPin+0xdc>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    2620:	89 81       	ldd	r24, Y+1	; 0x01
    2622:	88 23       	and	r24, r24
    2624:	a1 f4       	brne	.+40     	; 0x264e <DIO_ES_tTOGPin+0x4a>
		TOG_BIT(PORTA,copy_u8_PinId);
    2626:	ab e3       	ldi	r26, 0x3B	; 59
    2628:	b0 e0       	ldi	r27, 0x00	; 0
    262a:	eb e3       	ldi	r30, 0x3B	; 59
    262c:	f0 e0       	ldi	r31, 0x00	; 0
    262e:	80 81       	ld	r24, Z
    2630:	48 2f       	mov	r20, r24
    2632:	8a 81       	ldd	r24, Y+2	; 0x02
    2634:	28 2f       	mov	r18, r24
    2636:	30 e0       	ldi	r19, 0x00	; 0
    2638:	81 e0       	ldi	r24, 0x01	; 1
    263a:	90 e0       	ldi	r25, 0x00	; 0
    263c:	02 2e       	mov	r0, r18
    263e:	02 c0       	rjmp	.+4      	; 0x2644 <DIO_ES_tTOGPin+0x40>
    2640:	88 0f       	add	r24, r24
    2642:	99 1f       	adc	r25, r25
    2644:	0a 94       	dec	r0
    2646:	e2 f7       	brpl	.-8      	; 0x2640 <DIO_ES_tTOGPin+0x3c>
    2648:	84 27       	eor	r24, r20
    264a:	8c 93       	st	X, r24
    264c:	48 c0       	rjmp	.+144    	; 0x26de <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    264e:	89 81       	ldd	r24, Y+1	; 0x01
    2650:	81 30       	cpi	r24, 0x01	; 1
    2652:	a1 f4       	brne	.+40     	; 0x267c <DIO_ES_tTOGPin+0x78>
		TOG_BIT(PORTB,copy_u8_PinId);
    2654:	a8 e3       	ldi	r26, 0x38	; 56
    2656:	b0 e0       	ldi	r27, 0x00	; 0
    2658:	e8 e3       	ldi	r30, 0x38	; 56
    265a:	f0 e0       	ldi	r31, 0x00	; 0
    265c:	80 81       	ld	r24, Z
    265e:	48 2f       	mov	r20, r24
    2660:	8a 81       	ldd	r24, Y+2	; 0x02
    2662:	28 2f       	mov	r18, r24
    2664:	30 e0       	ldi	r19, 0x00	; 0
    2666:	81 e0       	ldi	r24, 0x01	; 1
    2668:	90 e0       	ldi	r25, 0x00	; 0
    266a:	02 2e       	mov	r0, r18
    266c:	02 c0       	rjmp	.+4      	; 0x2672 <DIO_ES_tTOGPin+0x6e>
    266e:	88 0f       	add	r24, r24
    2670:	99 1f       	adc	r25, r25
    2672:	0a 94       	dec	r0
    2674:	e2 f7       	brpl	.-8      	; 0x266e <DIO_ES_tTOGPin+0x6a>
    2676:	84 27       	eor	r24, r20
    2678:	8c 93       	st	X, r24
    267a:	31 c0       	rjmp	.+98     	; 0x26de <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    267c:	89 81       	ldd	r24, Y+1	; 0x01
    267e:	82 30       	cpi	r24, 0x02	; 2
    2680:	a1 f4       	brne	.+40     	; 0x26aa <DIO_ES_tTOGPin+0xa6>
		TOG_BIT(PORTC,copy_u8_PinId);
    2682:	a5 e3       	ldi	r26, 0x35	; 53
    2684:	b0 e0       	ldi	r27, 0x00	; 0
    2686:	e5 e3       	ldi	r30, 0x35	; 53
    2688:	f0 e0       	ldi	r31, 0x00	; 0
    268a:	80 81       	ld	r24, Z
    268c:	48 2f       	mov	r20, r24
    268e:	8a 81       	ldd	r24, Y+2	; 0x02
    2690:	28 2f       	mov	r18, r24
    2692:	30 e0       	ldi	r19, 0x00	; 0
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	90 e0       	ldi	r25, 0x00	; 0
    2698:	02 2e       	mov	r0, r18
    269a:	02 c0       	rjmp	.+4      	; 0x26a0 <DIO_ES_tTOGPin+0x9c>
    269c:	88 0f       	add	r24, r24
    269e:	99 1f       	adc	r25, r25
    26a0:	0a 94       	dec	r0
    26a2:	e2 f7       	brpl	.-8      	; 0x269c <DIO_ES_tTOGPin+0x98>
    26a4:	84 27       	eor	r24, r20
    26a6:	8c 93       	st	X, r24
    26a8:	1a c0       	rjmp	.+52     	; 0x26de <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    26aa:	89 81       	ldd	r24, Y+1	; 0x01
    26ac:	83 30       	cpi	r24, 0x03	; 3
    26ae:	a1 f4       	brne	.+40     	; 0x26d8 <DIO_ES_tTOGPin+0xd4>
		TOG_BIT(PORTD,copy_u8_PinId);
    26b0:	a2 e3       	ldi	r26, 0x32	; 50
    26b2:	b0 e0       	ldi	r27, 0x00	; 0
    26b4:	e2 e3       	ldi	r30, 0x32	; 50
    26b6:	f0 e0       	ldi	r31, 0x00	; 0
    26b8:	80 81       	ld	r24, Z
    26ba:	48 2f       	mov	r20, r24
    26bc:	8a 81       	ldd	r24, Y+2	; 0x02
    26be:	28 2f       	mov	r18, r24
    26c0:	30 e0       	ldi	r19, 0x00	; 0
    26c2:	81 e0       	ldi	r24, 0x01	; 1
    26c4:	90 e0       	ldi	r25, 0x00	; 0
    26c6:	02 2e       	mov	r0, r18
    26c8:	02 c0       	rjmp	.+4      	; 0x26ce <DIO_ES_tTOGPin+0xca>
    26ca:	88 0f       	add	r24, r24
    26cc:	99 1f       	adc	r25, r25
    26ce:	0a 94       	dec	r0
    26d0:	e2 f7       	brpl	.-8      	; 0x26ca <DIO_ES_tTOGPin+0xc6>
    26d2:	84 27       	eor	r24, r20
    26d4:	8c 93       	st	X, r24
    26d6:	03 c0       	rjmp	.+6      	; 0x26de <DIO_ES_tTOGPin+0xda>
	}else{
		return ES_NOT_OK;
    26d8:	81 e0       	ldi	r24, 0x01	; 1
    26da:	8b 83       	std	Y+3, r24	; 0x03
    26dc:	01 c0       	rjmp	.+2      	; 0x26e0 <DIO_ES_tTOGPin+0xdc>
	}
	return ES_OK;
    26de:	1b 82       	std	Y+3, r1	; 0x03
    26e0:	8b 81       	ldd	r24, Y+3	; 0x03
}
    26e2:	0f 90       	pop	r0
    26e4:	0f 90       	pop	r0
    26e6:	0f 90       	pop	r0
    26e8:	cf 91       	pop	r28
    26ea:	df 91       	pop	r29
    26ec:	08 95       	ret

000026ee <DIO_ES_tInit>:




ES_t DIO_ES_tInit(void)
{
    26ee:	df 93       	push	r29
    26f0:	cf 93       	push	r28
    26f2:	00 d0       	rcall	.+0      	; 0x26f4 <DIO_ES_tInit+0x6>
    26f4:	cd b7       	in	r28, 0x3d	; 61
    26f6:	de b7       	in	r29, 0x3e	; 62
	int i = 0;
    26f8:	1a 82       	std	Y+2, r1	; 0x02
    26fa:	19 82       	std	Y+1, r1	; 0x01
	for(i=0 ; i<PIN_COUNT ; i++){
    26fc:	1a 82       	std	Y+2, r1	; 0x02
    26fe:	19 82       	std	Y+1, r1	; 0x01
    2700:	a3 c2       	rjmp	.+1350   	; 0x2c48 <DIO_ES_tInit+0x55a>
		if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_A){
    2702:	89 81       	ldd	r24, Y+1	; 0x01
    2704:	9a 81       	ldd	r25, Y+2	; 0x02
    2706:	88 0f       	add	r24, r24
    2708:	99 1f       	adc	r25, r25
    270a:	88 0f       	add	r24, r24
    270c:	99 1f       	adc	r25, r25
    270e:	fc 01       	movw	r30, r24
    2710:	e8 59       	subi	r30, 0x98	; 152
    2712:	fe 4f       	sbci	r31, 0xFE	; 254
    2714:	80 81       	ld	r24, Z
    2716:	88 23       	and	r24, r24
    2718:	09 f0       	breq	.+2      	; 0x271c <DIO_ES_tInit+0x2e>
    271a:	9b c0       	rjmp	.+310    	; 0x2852 <DIO_ES_tInit+0x164>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    271c:	89 81       	ldd	r24, Y+1	; 0x01
    271e:	9a 81       	ldd	r25, Y+2	; 0x02
    2720:	88 0f       	add	r24, r24
    2722:	99 1f       	adc	r25, r25
    2724:	01 96       	adiw	r24, 0x01	; 1
    2726:	88 0f       	add	r24, r24
    2728:	99 1f       	adc	r25, r25
    272a:	fc 01       	movw	r30, r24
    272c:	e8 59       	subi	r30, 0x98	; 152
    272e:	fe 4f       	sbci	r31, 0xFE	; 254
    2730:	80 81       	ld	r24, Z
    2732:	81 30       	cpi	r24, 0x01	; 1
    2734:	e9 f4       	brne	.+58     	; 0x2770 <DIO_ES_tInit+0x82>
				SET_BIT(DDRA,Dio_CfgPinsArray[i].Pin);
    2736:	aa e3       	ldi	r26, 0x3A	; 58
    2738:	b0 e0       	ldi	r27, 0x00	; 0
    273a:	ea e3       	ldi	r30, 0x3A	; 58
    273c:	f0 e0       	ldi	r31, 0x00	; 0
    273e:	80 81       	ld	r24, Z
    2740:	48 2f       	mov	r20, r24
    2742:	89 81       	ldd	r24, Y+1	; 0x01
    2744:	9a 81       	ldd	r25, Y+2	; 0x02
    2746:	88 0f       	add	r24, r24
    2748:	99 1f       	adc	r25, r25
    274a:	88 0f       	add	r24, r24
    274c:	99 1f       	adc	r25, r25
    274e:	fc 01       	movw	r30, r24
    2750:	e7 59       	subi	r30, 0x97	; 151
    2752:	fe 4f       	sbci	r31, 0xFE	; 254
    2754:	80 81       	ld	r24, Z
    2756:	28 2f       	mov	r18, r24
    2758:	30 e0       	ldi	r19, 0x00	; 0
    275a:	81 e0       	ldi	r24, 0x01	; 1
    275c:	90 e0       	ldi	r25, 0x00	; 0
    275e:	02 2e       	mov	r0, r18
    2760:	02 c0       	rjmp	.+4      	; 0x2766 <DIO_ES_tInit+0x78>
    2762:	88 0f       	add	r24, r24
    2764:	99 1f       	adc	r25, r25
    2766:	0a 94       	dec	r0
    2768:	e2 f7       	brpl	.-8      	; 0x2762 <DIO_ES_tInit+0x74>
    276a:	84 2b       	or	r24, r20
    276c:	8c 93       	st	X, r24
    276e:	67 c2       	rjmp	.+1230   	; 0x2c3e <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRA,Dio_CfgPinsArray[i].Pin);
    2770:	aa e3       	ldi	r26, 0x3A	; 58
    2772:	b0 e0       	ldi	r27, 0x00	; 0
    2774:	ea e3       	ldi	r30, 0x3A	; 58
    2776:	f0 e0       	ldi	r31, 0x00	; 0
    2778:	80 81       	ld	r24, Z
    277a:	48 2f       	mov	r20, r24
    277c:	89 81       	ldd	r24, Y+1	; 0x01
    277e:	9a 81       	ldd	r25, Y+2	; 0x02
    2780:	88 0f       	add	r24, r24
    2782:	99 1f       	adc	r25, r25
    2784:	88 0f       	add	r24, r24
    2786:	99 1f       	adc	r25, r25
    2788:	fc 01       	movw	r30, r24
    278a:	e7 59       	subi	r30, 0x97	; 151
    278c:	fe 4f       	sbci	r31, 0xFE	; 254
    278e:	80 81       	ld	r24, Z
    2790:	28 2f       	mov	r18, r24
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	81 e0       	ldi	r24, 0x01	; 1
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	02 2e       	mov	r0, r18
    279a:	02 c0       	rjmp	.+4      	; 0x27a0 <DIO_ES_tInit+0xb2>
    279c:	88 0f       	add	r24, r24
    279e:	99 1f       	adc	r25, r25
    27a0:	0a 94       	dec	r0
    27a2:	e2 f7       	brpl	.-8      	; 0x279c <DIO_ES_tInit+0xae>
    27a4:	80 95       	com	r24
    27a6:	84 23       	and	r24, r20
    27a8:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    27aa:	89 81       	ldd	r24, Y+1	; 0x01
    27ac:	9a 81       	ldd	r25, Y+2	; 0x02
    27ae:	88 0f       	add	r24, r24
    27b0:	99 1f       	adc	r25, r25
    27b2:	88 0f       	add	r24, r24
    27b4:	99 1f       	adc	r25, r25
    27b6:	fc 01       	movw	r30, r24
    27b8:	e5 59       	subi	r30, 0x95	; 149
    27ba:	fe 4f       	sbci	r31, 0xFE	; 254
    27bc:	80 81       	ld	r24, Z
    27be:	81 30       	cpi	r24, 0x01	; 1
    27c0:	e9 f4       	brne	.+58     	; 0x27fc <DIO_ES_tInit+0x10e>
					SET_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    27c2:	ab e3       	ldi	r26, 0x3B	; 59
    27c4:	b0 e0       	ldi	r27, 0x00	; 0
    27c6:	eb e3       	ldi	r30, 0x3B	; 59
    27c8:	f0 e0       	ldi	r31, 0x00	; 0
    27ca:	80 81       	ld	r24, Z
    27cc:	48 2f       	mov	r20, r24
    27ce:	89 81       	ldd	r24, Y+1	; 0x01
    27d0:	9a 81       	ldd	r25, Y+2	; 0x02
    27d2:	88 0f       	add	r24, r24
    27d4:	99 1f       	adc	r25, r25
    27d6:	88 0f       	add	r24, r24
    27d8:	99 1f       	adc	r25, r25
    27da:	fc 01       	movw	r30, r24
    27dc:	e7 59       	subi	r30, 0x97	; 151
    27de:	fe 4f       	sbci	r31, 0xFE	; 254
    27e0:	80 81       	ld	r24, Z
    27e2:	28 2f       	mov	r18, r24
    27e4:	30 e0       	ldi	r19, 0x00	; 0
    27e6:	81 e0       	ldi	r24, 0x01	; 1
    27e8:	90 e0       	ldi	r25, 0x00	; 0
    27ea:	02 2e       	mov	r0, r18
    27ec:	02 c0       	rjmp	.+4      	; 0x27f2 <DIO_ES_tInit+0x104>
    27ee:	88 0f       	add	r24, r24
    27f0:	99 1f       	adc	r25, r25
    27f2:	0a 94       	dec	r0
    27f4:	e2 f7       	brpl	.-8      	; 0x27ee <DIO_ES_tInit+0x100>
    27f6:	84 2b       	or	r24, r20
    27f8:	8c 93       	st	X, r24
    27fa:	21 c2       	rjmp	.+1090   	; 0x2c3e <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    27fc:	89 81       	ldd	r24, Y+1	; 0x01
    27fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2800:	88 0f       	add	r24, r24
    2802:	99 1f       	adc	r25, r25
    2804:	88 0f       	add	r24, r24
    2806:	99 1f       	adc	r25, r25
    2808:	fc 01       	movw	r30, r24
    280a:	e5 59       	subi	r30, 0x95	; 149
    280c:	fe 4f       	sbci	r31, 0xFE	; 254
    280e:	80 81       	ld	r24, Z
    2810:	88 23       	and	r24, r24
    2812:	09 f0       	breq	.+2      	; 0x2816 <DIO_ES_tInit+0x128>
    2814:	14 c2       	rjmp	.+1064   	; 0x2c3e <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2816:	ab e3       	ldi	r26, 0x3B	; 59
    2818:	b0 e0       	ldi	r27, 0x00	; 0
    281a:	eb e3       	ldi	r30, 0x3B	; 59
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	80 81       	ld	r24, Z
    2820:	48 2f       	mov	r20, r24
    2822:	89 81       	ldd	r24, Y+1	; 0x01
    2824:	9a 81       	ldd	r25, Y+2	; 0x02
    2826:	88 0f       	add	r24, r24
    2828:	99 1f       	adc	r25, r25
    282a:	88 0f       	add	r24, r24
    282c:	99 1f       	adc	r25, r25
    282e:	fc 01       	movw	r30, r24
    2830:	e7 59       	subi	r30, 0x97	; 151
    2832:	fe 4f       	sbci	r31, 0xFE	; 254
    2834:	80 81       	ld	r24, Z
    2836:	28 2f       	mov	r18, r24
    2838:	30 e0       	ldi	r19, 0x00	; 0
    283a:	81 e0       	ldi	r24, 0x01	; 1
    283c:	90 e0       	ldi	r25, 0x00	; 0
    283e:	02 2e       	mov	r0, r18
    2840:	02 c0       	rjmp	.+4      	; 0x2846 <DIO_ES_tInit+0x158>
    2842:	88 0f       	add	r24, r24
    2844:	99 1f       	adc	r25, r25
    2846:	0a 94       	dec	r0
    2848:	e2 f7       	brpl	.-8      	; 0x2842 <DIO_ES_tInit+0x154>
    284a:	80 95       	com	r24
    284c:	84 23       	and	r24, r20
    284e:	8c 93       	st	X, r24
    2850:	f6 c1       	rjmp	.+1004   	; 0x2c3e <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_B){
    2852:	89 81       	ldd	r24, Y+1	; 0x01
    2854:	9a 81       	ldd	r25, Y+2	; 0x02
    2856:	88 0f       	add	r24, r24
    2858:	99 1f       	adc	r25, r25
    285a:	88 0f       	add	r24, r24
    285c:	99 1f       	adc	r25, r25
    285e:	fc 01       	movw	r30, r24
    2860:	e8 59       	subi	r30, 0x98	; 152
    2862:	fe 4f       	sbci	r31, 0xFE	; 254
    2864:	80 81       	ld	r24, Z
    2866:	81 30       	cpi	r24, 0x01	; 1
    2868:	09 f0       	breq	.+2      	; 0x286c <DIO_ES_tInit+0x17e>
    286a:	9b c0       	rjmp	.+310    	; 0x29a2 <DIO_ES_tInit+0x2b4>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    286c:	89 81       	ldd	r24, Y+1	; 0x01
    286e:	9a 81       	ldd	r25, Y+2	; 0x02
    2870:	88 0f       	add	r24, r24
    2872:	99 1f       	adc	r25, r25
    2874:	01 96       	adiw	r24, 0x01	; 1
    2876:	88 0f       	add	r24, r24
    2878:	99 1f       	adc	r25, r25
    287a:	fc 01       	movw	r30, r24
    287c:	e8 59       	subi	r30, 0x98	; 152
    287e:	fe 4f       	sbci	r31, 0xFE	; 254
    2880:	80 81       	ld	r24, Z
    2882:	81 30       	cpi	r24, 0x01	; 1
    2884:	e9 f4       	brne	.+58     	; 0x28c0 <DIO_ES_tInit+0x1d2>
				SET_BIT(DDRB,Dio_CfgPinsArray[i].Pin);
    2886:	a7 e3       	ldi	r26, 0x37	; 55
    2888:	b0 e0       	ldi	r27, 0x00	; 0
    288a:	e7 e3       	ldi	r30, 0x37	; 55
    288c:	f0 e0       	ldi	r31, 0x00	; 0
    288e:	80 81       	ld	r24, Z
    2890:	48 2f       	mov	r20, r24
    2892:	89 81       	ldd	r24, Y+1	; 0x01
    2894:	9a 81       	ldd	r25, Y+2	; 0x02
    2896:	88 0f       	add	r24, r24
    2898:	99 1f       	adc	r25, r25
    289a:	88 0f       	add	r24, r24
    289c:	99 1f       	adc	r25, r25
    289e:	fc 01       	movw	r30, r24
    28a0:	e7 59       	subi	r30, 0x97	; 151
    28a2:	fe 4f       	sbci	r31, 0xFE	; 254
    28a4:	80 81       	ld	r24, Z
    28a6:	28 2f       	mov	r18, r24
    28a8:	30 e0       	ldi	r19, 0x00	; 0
    28aa:	81 e0       	ldi	r24, 0x01	; 1
    28ac:	90 e0       	ldi	r25, 0x00	; 0
    28ae:	02 2e       	mov	r0, r18
    28b0:	02 c0       	rjmp	.+4      	; 0x28b6 <DIO_ES_tInit+0x1c8>
    28b2:	88 0f       	add	r24, r24
    28b4:	99 1f       	adc	r25, r25
    28b6:	0a 94       	dec	r0
    28b8:	e2 f7       	brpl	.-8      	; 0x28b2 <DIO_ES_tInit+0x1c4>
    28ba:	84 2b       	or	r24, r20
    28bc:	8c 93       	st	X, r24
    28be:	bf c1       	rjmp	.+894    	; 0x2c3e <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRB,Dio_CfgPinsArray[i].Pin);
    28c0:	a7 e3       	ldi	r26, 0x37	; 55
    28c2:	b0 e0       	ldi	r27, 0x00	; 0
    28c4:	e7 e3       	ldi	r30, 0x37	; 55
    28c6:	f0 e0       	ldi	r31, 0x00	; 0
    28c8:	80 81       	ld	r24, Z
    28ca:	48 2f       	mov	r20, r24
    28cc:	89 81       	ldd	r24, Y+1	; 0x01
    28ce:	9a 81       	ldd	r25, Y+2	; 0x02
    28d0:	88 0f       	add	r24, r24
    28d2:	99 1f       	adc	r25, r25
    28d4:	88 0f       	add	r24, r24
    28d6:	99 1f       	adc	r25, r25
    28d8:	fc 01       	movw	r30, r24
    28da:	e7 59       	subi	r30, 0x97	; 151
    28dc:	fe 4f       	sbci	r31, 0xFE	; 254
    28de:	80 81       	ld	r24, Z
    28e0:	28 2f       	mov	r18, r24
    28e2:	30 e0       	ldi	r19, 0x00	; 0
    28e4:	81 e0       	ldi	r24, 0x01	; 1
    28e6:	90 e0       	ldi	r25, 0x00	; 0
    28e8:	02 2e       	mov	r0, r18
    28ea:	02 c0       	rjmp	.+4      	; 0x28f0 <DIO_ES_tInit+0x202>
    28ec:	88 0f       	add	r24, r24
    28ee:	99 1f       	adc	r25, r25
    28f0:	0a 94       	dec	r0
    28f2:	e2 f7       	brpl	.-8      	; 0x28ec <DIO_ES_tInit+0x1fe>
    28f4:	80 95       	com	r24
    28f6:	84 23       	and	r24, r20
    28f8:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    28fa:	89 81       	ldd	r24, Y+1	; 0x01
    28fc:	9a 81       	ldd	r25, Y+2	; 0x02
    28fe:	88 0f       	add	r24, r24
    2900:	99 1f       	adc	r25, r25
    2902:	88 0f       	add	r24, r24
    2904:	99 1f       	adc	r25, r25
    2906:	fc 01       	movw	r30, r24
    2908:	e5 59       	subi	r30, 0x95	; 149
    290a:	fe 4f       	sbci	r31, 0xFE	; 254
    290c:	80 81       	ld	r24, Z
    290e:	81 30       	cpi	r24, 0x01	; 1
    2910:	e9 f4       	brne	.+58     	; 0x294c <DIO_ES_tInit+0x25e>
					SET_BIT(PORTB,Dio_CfgPinsArray[i].Pin);
    2912:	a8 e3       	ldi	r26, 0x38	; 56
    2914:	b0 e0       	ldi	r27, 0x00	; 0
    2916:	e8 e3       	ldi	r30, 0x38	; 56
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	80 81       	ld	r24, Z
    291c:	48 2f       	mov	r20, r24
    291e:	89 81       	ldd	r24, Y+1	; 0x01
    2920:	9a 81       	ldd	r25, Y+2	; 0x02
    2922:	88 0f       	add	r24, r24
    2924:	99 1f       	adc	r25, r25
    2926:	88 0f       	add	r24, r24
    2928:	99 1f       	adc	r25, r25
    292a:	fc 01       	movw	r30, r24
    292c:	e7 59       	subi	r30, 0x97	; 151
    292e:	fe 4f       	sbci	r31, 0xFE	; 254
    2930:	80 81       	ld	r24, Z
    2932:	28 2f       	mov	r18, r24
    2934:	30 e0       	ldi	r19, 0x00	; 0
    2936:	81 e0       	ldi	r24, 0x01	; 1
    2938:	90 e0       	ldi	r25, 0x00	; 0
    293a:	02 2e       	mov	r0, r18
    293c:	02 c0       	rjmp	.+4      	; 0x2942 <DIO_ES_tInit+0x254>
    293e:	88 0f       	add	r24, r24
    2940:	99 1f       	adc	r25, r25
    2942:	0a 94       	dec	r0
    2944:	e2 f7       	brpl	.-8      	; 0x293e <DIO_ES_tInit+0x250>
    2946:	84 2b       	or	r24, r20
    2948:	8c 93       	st	X, r24
    294a:	79 c1       	rjmp	.+754    	; 0x2c3e <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    294c:	89 81       	ldd	r24, Y+1	; 0x01
    294e:	9a 81       	ldd	r25, Y+2	; 0x02
    2950:	88 0f       	add	r24, r24
    2952:	99 1f       	adc	r25, r25
    2954:	88 0f       	add	r24, r24
    2956:	99 1f       	adc	r25, r25
    2958:	fc 01       	movw	r30, r24
    295a:	e5 59       	subi	r30, 0x95	; 149
    295c:	fe 4f       	sbci	r31, 0xFE	; 254
    295e:	80 81       	ld	r24, Z
    2960:	88 23       	and	r24, r24
    2962:	09 f0       	breq	.+2      	; 0x2966 <DIO_ES_tInit+0x278>
    2964:	6c c1       	rjmp	.+728    	; 0x2c3e <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2966:	ab e3       	ldi	r26, 0x3B	; 59
    2968:	b0 e0       	ldi	r27, 0x00	; 0
    296a:	eb e3       	ldi	r30, 0x3B	; 59
    296c:	f0 e0       	ldi	r31, 0x00	; 0
    296e:	80 81       	ld	r24, Z
    2970:	48 2f       	mov	r20, r24
    2972:	89 81       	ldd	r24, Y+1	; 0x01
    2974:	9a 81       	ldd	r25, Y+2	; 0x02
    2976:	88 0f       	add	r24, r24
    2978:	99 1f       	adc	r25, r25
    297a:	88 0f       	add	r24, r24
    297c:	99 1f       	adc	r25, r25
    297e:	fc 01       	movw	r30, r24
    2980:	e7 59       	subi	r30, 0x97	; 151
    2982:	fe 4f       	sbci	r31, 0xFE	; 254
    2984:	80 81       	ld	r24, Z
    2986:	28 2f       	mov	r18, r24
    2988:	30 e0       	ldi	r19, 0x00	; 0
    298a:	81 e0       	ldi	r24, 0x01	; 1
    298c:	90 e0       	ldi	r25, 0x00	; 0
    298e:	02 2e       	mov	r0, r18
    2990:	02 c0       	rjmp	.+4      	; 0x2996 <DIO_ES_tInit+0x2a8>
    2992:	88 0f       	add	r24, r24
    2994:	99 1f       	adc	r25, r25
    2996:	0a 94       	dec	r0
    2998:	e2 f7       	brpl	.-8      	; 0x2992 <DIO_ES_tInit+0x2a4>
    299a:	80 95       	com	r24
    299c:	84 23       	and	r24, r20
    299e:	8c 93       	st	X, r24
    29a0:	4e c1       	rjmp	.+668    	; 0x2c3e <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_C){
    29a2:	89 81       	ldd	r24, Y+1	; 0x01
    29a4:	9a 81       	ldd	r25, Y+2	; 0x02
    29a6:	88 0f       	add	r24, r24
    29a8:	99 1f       	adc	r25, r25
    29aa:	88 0f       	add	r24, r24
    29ac:	99 1f       	adc	r25, r25
    29ae:	fc 01       	movw	r30, r24
    29b0:	e8 59       	subi	r30, 0x98	; 152
    29b2:	fe 4f       	sbci	r31, 0xFE	; 254
    29b4:	80 81       	ld	r24, Z
    29b6:	82 30       	cpi	r24, 0x02	; 2
    29b8:	09 f0       	breq	.+2      	; 0x29bc <DIO_ES_tInit+0x2ce>
    29ba:	9b c0       	rjmp	.+310    	; 0x2af2 <DIO_ES_tInit+0x404>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    29bc:	89 81       	ldd	r24, Y+1	; 0x01
    29be:	9a 81       	ldd	r25, Y+2	; 0x02
    29c0:	88 0f       	add	r24, r24
    29c2:	99 1f       	adc	r25, r25
    29c4:	01 96       	adiw	r24, 0x01	; 1
    29c6:	88 0f       	add	r24, r24
    29c8:	99 1f       	adc	r25, r25
    29ca:	fc 01       	movw	r30, r24
    29cc:	e8 59       	subi	r30, 0x98	; 152
    29ce:	fe 4f       	sbci	r31, 0xFE	; 254
    29d0:	80 81       	ld	r24, Z
    29d2:	81 30       	cpi	r24, 0x01	; 1
    29d4:	e9 f4       	brne	.+58     	; 0x2a10 <DIO_ES_tInit+0x322>
				SET_BIT(DDRC,Dio_CfgPinsArray[i].Pin);
    29d6:	a4 e3       	ldi	r26, 0x34	; 52
    29d8:	b0 e0       	ldi	r27, 0x00	; 0
    29da:	e4 e3       	ldi	r30, 0x34	; 52
    29dc:	f0 e0       	ldi	r31, 0x00	; 0
    29de:	80 81       	ld	r24, Z
    29e0:	48 2f       	mov	r20, r24
    29e2:	89 81       	ldd	r24, Y+1	; 0x01
    29e4:	9a 81       	ldd	r25, Y+2	; 0x02
    29e6:	88 0f       	add	r24, r24
    29e8:	99 1f       	adc	r25, r25
    29ea:	88 0f       	add	r24, r24
    29ec:	99 1f       	adc	r25, r25
    29ee:	fc 01       	movw	r30, r24
    29f0:	e7 59       	subi	r30, 0x97	; 151
    29f2:	fe 4f       	sbci	r31, 0xFE	; 254
    29f4:	80 81       	ld	r24, Z
    29f6:	28 2f       	mov	r18, r24
    29f8:	30 e0       	ldi	r19, 0x00	; 0
    29fa:	81 e0       	ldi	r24, 0x01	; 1
    29fc:	90 e0       	ldi	r25, 0x00	; 0
    29fe:	02 2e       	mov	r0, r18
    2a00:	02 c0       	rjmp	.+4      	; 0x2a06 <DIO_ES_tInit+0x318>
    2a02:	88 0f       	add	r24, r24
    2a04:	99 1f       	adc	r25, r25
    2a06:	0a 94       	dec	r0
    2a08:	e2 f7       	brpl	.-8      	; 0x2a02 <DIO_ES_tInit+0x314>
    2a0a:	84 2b       	or	r24, r20
    2a0c:	8c 93       	st	X, r24
    2a0e:	17 c1       	rjmp	.+558    	; 0x2c3e <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRC,Dio_CfgPinsArray[i].Pin);
    2a10:	a4 e3       	ldi	r26, 0x34	; 52
    2a12:	b0 e0       	ldi	r27, 0x00	; 0
    2a14:	e4 e3       	ldi	r30, 0x34	; 52
    2a16:	f0 e0       	ldi	r31, 0x00	; 0
    2a18:	80 81       	ld	r24, Z
    2a1a:	48 2f       	mov	r20, r24
    2a1c:	89 81       	ldd	r24, Y+1	; 0x01
    2a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a20:	88 0f       	add	r24, r24
    2a22:	99 1f       	adc	r25, r25
    2a24:	88 0f       	add	r24, r24
    2a26:	99 1f       	adc	r25, r25
    2a28:	fc 01       	movw	r30, r24
    2a2a:	e7 59       	subi	r30, 0x97	; 151
    2a2c:	fe 4f       	sbci	r31, 0xFE	; 254
    2a2e:	80 81       	ld	r24, Z
    2a30:	28 2f       	mov	r18, r24
    2a32:	30 e0       	ldi	r19, 0x00	; 0
    2a34:	81 e0       	ldi	r24, 0x01	; 1
    2a36:	90 e0       	ldi	r25, 0x00	; 0
    2a38:	02 2e       	mov	r0, r18
    2a3a:	02 c0       	rjmp	.+4      	; 0x2a40 <DIO_ES_tInit+0x352>
    2a3c:	88 0f       	add	r24, r24
    2a3e:	99 1f       	adc	r25, r25
    2a40:	0a 94       	dec	r0
    2a42:	e2 f7       	brpl	.-8      	; 0x2a3c <DIO_ES_tInit+0x34e>
    2a44:	80 95       	com	r24
    2a46:	84 23       	and	r24, r20
    2a48:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    2a4a:	89 81       	ldd	r24, Y+1	; 0x01
    2a4c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a4e:	88 0f       	add	r24, r24
    2a50:	99 1f       	adc	r25, r25
    2a52:	88 0f       	add	r24, r24
    2a54:	99 1f       	adc	r25, r25
    2a56:	fc 01       	movw	r30, r24
    2a58:	e5 59       	subi	r30, 0x95	; 149
    2a5a:	fe 4f       	sbci	r31, 0xFE	; 254
    2a5c:	80 81       	ld	r24, Z
    2a5e:	81 30       	cpi	r24, 0x01	; 1
    2a60:	e9 f4       	brne	.+58     	; 0x2a9c <DIO_ES_tInit+0x3ae>
					SET_BIT(PORTC,Dio_CfgPinsArray[i].Pin);
    2a62:	a5 e3       	ldi	r26, 0x35	; 53
    2a64:	b0 e0       	ldi	r27, 0x00	; 0
    2a66:	e5 e3       	ldi	r30, 0x35	; 53
    2a68:	f0 e0       	ldi	r31, 0x00	; 0
    2a6a:	80 81       	ld	r24, Z
    2a6c:	48 2f       	mov	r20, r24
    2a6e:	89 81       	ldd	r24, Y+1	; 0x01
    2a70:	9a 81       	ldd	r25, Y+2	; 0x02
    2a72:	88 0f       	add	r24, r24
    2a74:	99 1f       	adc	r25, r25
    2a76:	88 0f       	add	r24, r24
    2a78:	99 1f       	adc	r25, r25
    2a7a:	fc 01       	movw	r30, r24
    2a7c:	e7 59       	subi	r30, 0x97	; 151
    2a7e:	fe 4f       	sbci	r31, 0xFE	; 254
    2a80:	80 81       	ld	r24, Z
    2a82:	28 2f       	mov	r18, r24
    2a84:	30 e0       	ldi	r19, 0x00	; 0
    2a86:	81 e0       	ldi	r24, 0x01	; 1
    2a88:	90 e0       	ldi	r25, 0x00	; 0
    2a8a:	02 2e       	mov	r0, r18
    2a8c:	02 c0       	rjmp	.+4      	; 0x2a92 <DIO_ES_tInit+0x3a4>
    2a8e:	88 0f       	add	r24, r24
    2a90:	99 1f       	adc	r25, r25
    2a92:	0a 94       	dec	r0
    2a94:	e2 f7       	brpl	.-8      	; 0x2a8e <DIO_ES_tInit+0x3a0>
    2a96:	84 2b       	or	r24, r20
    2a98:	8c 93       	st	X, r24
    2a9a:	d1 c0       	rjmp	.+418    	; 0x2c3e <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    2a9c:	89 81       	ldd	r24, Y+1	; 0x01
    2a9e:	9a 81       	ldd	r25, Y+2	; 0x02
    2aa0:	88 0f       	add	r24, r24
    2aa2:	99 1f       	adc	r25, r25
    2aa4:	88 0f       	add	r24, r24
    2aa6:	99 1f       	adc	r25, r25
    2aa8:	fc 01       	movw	r30, r24
    2aaa:	e5 59       	subi	r30, 0x95	; 149
    2aac:	fe 4f       	sbci	r31, 0xFE	; 254
    2aae:	80 81       	ld	r24, Z
    2ab0:	88 23       	and	r24, r24
    2ab2:	09 f0       	breq	.+2      	; 0x2ab6 <DIO_ES_tInit+0x3c8>
    2ab4:	c4 c0       	rjmp	.+392    	; 0x2c3e <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2ab6:	ab e3       	ldi	r26, 0x3B	; 59
    2ab8:	b0 e0       	ldi	r27, 0x00	; 0
    2aba:	eb e3       	ldi	r30, 0x3B	; 59
    2abc:	f0 e0       	ldi	r31, 0x00	; 0
    2abe:	80 81       	ld	r24, Z
    2ac0:	48 2f       	mov	r20, r24
    2ac2:	89 81       	ldd	r24, Y+1	; 0x01
    2ac4:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac6:	88 0f       	add	r24, r24
    2ac8:	99 1f       	adc	r25, r25
    2aca:	88 0f       	add	r24, r24
    2acc:	99 1f       	adc	r25, r25
    2ace:	fc 01       	movw	r30, r24
    2ad0:	e7 59       	subi	r30, 0x97	; 151
    2ad2:	fe 4f       	sbci	r31, 0xFE	; 254
    2ad4:	80 81       	ld	r24, Z
    2ad6:	28 2f       	mov	r18, r24
    2ad8:	30 e0       	ldi	r19, 0x00	; 0
    2ada:	81 e0       	ldi	r24, 0x01	; 1
    2adc:	90 e0       	ldi	r25, 0x00	; 0
    2ade:	02 2e       	mov	r0, r18
    2ae0:	02 c0       	rjmp	.+4      	; 0x2ae6 <DIO_ES_tInit+0x3f8>
    2ae2:	88 0f       	add	r24, r24
    2ae4:	99 1f       	adc	r25, r25
    2ae6:	0a 94       	dec	r0
    2ae8:	e2 f7       	brpl	.-8      	; 0x2ae2 <DIO_ES_tInit+0x3f4>
    2aea:	80 95       	com	r24
    2aec:	84 23       	and	r24, r20
    2aee:	8c 93       	st	X, r24
    2af0:	a6 c0       	rjmp	.+332    	; 0x2c3e <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_D){
    2af2:	89 81       	ldd	r24, Y+1	; 0x01
    2af4:	9a 81       	ldd	r25, Y+2	; 0x02
    2af6:	88 0f       	add	r24, r24
    2af8:	99 1f       	adc	r25, r25
    2afa:	88 0f       	add	r24, r24
    2afc:	99 1f       	adc	r25, r25
    2afe:	fc 01       	movw	r30, r24
    2b00:	e8 59       	subi	r30, 0x98	; 152
    2b02:	fe 4f       	sbci	r31, 0xFE	; 254
    2b04:	80 81       	ld	r24, Z
    2b06:	83 30       	cpi	r24, 0x03	; 3
    2b08:	09 f0       	breq	.+2      	; 0x2b0c <DIO_ES_tInit+0x41e>
    2b0a:	99 c0       	rjmp	.+306    	; 0x2c3e <DIO_ES_tInit+0x550>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    2b0c:	89 81       	ldd	r24, Y+1	; 0x01
    2b0e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b10:	88 0f       	add	r24, r24
    2b12:	99 1f       	adc	r25, r25
    2b14:	01 96       	adiw	r24, 0x01	; 1
    2b16:	88 0f       	add	r24, r24
    2b18:	99 1f       	adc	r25, r25
    2b1a:	fc 01       	movw	r30, r24
    2b1c:	e8 59       	subi	r30, 0x98	; 152
    2b1e:	fe 4f       	sbci	r31, 0xFE	; 254
    2b20:	80 81       	ld	r24, Z
    2b22:	81 30       	cpi	r24, 0x01	; 1
    2b24:	e9 f4       	brne	.+58     	; 0x2b60 <DIO_ES_tInit+0x472>
				SET_BIT(DDRD,Dio_CfgPinsArray[i].Pin);
    2b26:	a1 e3       	ldi	r26, 0x31	; 49
    2b28:	b0 e0       	ldi	r27, 0x00	; 0
    2b2a:	e1 e3       	ldi	r30, 0x31	; 49
    2b2c:	f0 e0       	ldi	r31, 0x00	; 0
    2b2e:	80 81       	ld	r24, Z
    2b30:	48 2f       	mov	r20, r24
    2b32:	89 81       	ldd	r24, Y+1	; 0x01
    2b34:	9a 81       	ldd	r25, Y+2	; 0x02
    2b36:	88 0f       	add	r24, r24
    2b38:	99 1f       	adc	r25, r25
    2b3a:	88 0f       	add	r24, r24
    2b3c:	99 1f       	adc	r25, r25
    2b3e:	fc 01       	movw	r30, r24
    2b40:	e7 59       	subi	r30, 0x97	; 151
    2b42:	fe 4f       	sbci	r31, 0xFE	; 254
    2b44:	80 81       	ld	r24, Z
    2b46:	28 2f       	mov	r18, r24
    2b48:	30 e0       	ldi	r19, 0x00	; 0
    2b4a:	81 e0       	ldi	r24, 0x01	; 1
    2b4c:	90 e0       	ldi	r25, 0x00	; 0
    2b4e:	02 2e       	mov	r0, r18
    2b50:	02 c0       	rjmp	.+4      	; 0x2b56 <DIO_ES_tInit+0x468>
    2b52:	88 0f       	add	r24, r24
    2b54:	99 1f       	adc	r25, r25
    2b56:	0a 94       	dec	r0
    2b58:	e2 f7       	brpl	.-8      	; 0x2b52 <DIO_ES_tInit+0x464>
    2b5a:	84 2b       	or	r24, r20
    2b5c:	8c 93       	st	X, r24
    2b5e:	6f c0       	rjmp	.+222    	; 0x2c3e <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRD,Dio_CfgPinsArray[i].Pin);
    2b60:	a1 e3       	ldi	r26, 0x31	; 49
    2b62:	b0 e0       	ldi	r27, 0x00	; 0
    2b64:	e1 e3       	ldi	r30, 0x31	; 49
    2b66:	f0 e0       	ldi	r31, 0x00	; 0
    2b68:	80 81       	ld	r24, Z
    2b6a:	48 2f       	mov	r20, r24
    2b6c:	89 81       	ldd	r24, Y+1	; 0x01
    2b6e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b70:	88 0f       	add	r24, r24
    2b72:	99 1f       	adc	r25, r25
    2b74:	88 0f       	add	r24, r24
    2b76:	99 1f       	adc	r25, r25
    2b78:	fc 01       	movw	r30, r24
    2b7a:	e7 59       	subi	r30, 0x97	; 151
    2b7c:	fe 4f       	sbci	r31, 0xFE	; 254
    2b7e:	80 81       	ld	r24, Z
    2b80:	28 2f       	mov	r18, r24
    2b82:	30 e0       	ldi	r19, 0x00	; 0
    2b84:	81 e0       	ldi	r24, 0x01	; 1
    2b86:	90 e0       	ldi	r25, 0x00	; 0
    2b88:	02 2e       	mov	r0, r18
    2b8a:	02 c0       	rjmp	.+4      	; 0x2b90 <DIO_ES_tInit+0x4a2>
    2b8c:	88 0f       	add	r24, r24
    2b8e:	99 1f       	adc	r25, r25
    2b90:	0a 94       	dec	r0
    2b92:	e2 f7       	brpl	.-8      	; 0x2b8c <DIO_ES_tInit+0x49e>
    2b94:	80 95       	com	r24
    2b96:	84 23       	and	r24, r20
    2b98:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    2b9a:	89 81       	ldd	r24, Y+1	; 0x01
    2b9c:	9a 81       	ldd	r25, Y+2	; 0x02
    2b9e:	88 0f       	add	r24, r24
    2ba0:	99 1f       	adc	r25, r25
    2ba2:	88 0f       	add	r24, r24
    2ba4:	99 1f       	adc	r25, r25
    2ba6:	fc 01       	movw	r30, r24
    2ba8:	e5 59       	subi	r30, 0x95	; 149
    2baa:	fe 4f       	sbci	r31, 0xFE	; 254
    2bac:	80 81       	ld	r24, Z
    2bae:	81 30       	cpi	r24, 0x01	; 1
    2bb0:	e9 f4       	brne	.+58     	; 0x2bec <DIO_ES_tInit+0x4fe>
					SET_BIT(PORTD,Dio_CfgPinsArray[i].Pin);
    2bb2:	a2 e3       	ldi	r26, 0x32	; 50
    2bb4:	b0 e0       	ldi	r27, 0x00	; 0
    2bb6:	e2 e3       	ldi	r30, 0x32	; 50
    2bb8:	f0 e0       	ldi	r31, 0x00	; 0
    2bba:	80 81       	ld	r24, Z
    2bbc:	48 2f       	mov	r20, r24
    2bbe:	89 81       	ldd	r24, Y+1	; 0x01
    2bc0:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc2:	88 0f       	add	r24, r24
    2bc4:	99 1f       	adc	r25, r25
    2bc6:	88 0f       	add	r24, r24
    2bc8:	99 1f       	adc	r25, r25
    2bca:	fc 01       	movw	r30, r24
    2bcc:	e7 59       	subi	r30, 0x97	; 151
    2bce:	fe 4f       	sbci	r31, 0xFE	; 254
    2bd0:	80 81       	ld	r24, Z
    2bd2:	28 2f       	mov	r18, r24
    2bd4:	30 e0       	ldi	r19, 0x00	; 0
    2bd6:	81 e0       	ldi	r24, 0x01	; 1
    2bd8:	90 e0       	ldi	r25, 0x00	; 0
    2bda:	02 2e       	mov	r0, r18
    2bdc:	02 c0       	rjmp	.+4      	; 0x2be2 <DIO_ES_tInit+0x4f4>
    2bde:	88 0f       	add	r24, r24
    2be0:	99 1f       	adc	r25, r25
    2be2:	0a 94       	dec	r0
    2be4:	e2 f7       	brpl	.-8      	; 0x2bde <DIO_ES_tInit+0x4f0>
    2be6:	84 2b       	or	r24, r20
    2be8:	8c 93       	st	X, r24
    2bea:	29 c0       	rjmp	.+82     	; 0x2c3e <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    2bec:	89 81       	ldd	r24, Y+1	; 0x01
    2bee:	9a 81       	ldd	r25, Y+2	; 0x02
    2bf0:	88 0f       	add	r24, r24
    2bf2:	99 1f       	adc	r25, r25
    2bf4:	88 0f       	add	r24, r24
    2bf6:	99 1f       	adc	r25, r25
    2bf8:	fc 01       	movw	r30, r24
    2bfa:	e5 59       	subi	r30, 0x95	; 149
    2bfc:	fe 4f       	sbci	r31, 0xFE	; 254
    2bfe:	80 81       	ld	r24, Z
    2c00:	88 23       	and	r24, r24
    2c02:	e9 f4       	brne	.+58     	; 0x2c3e <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2c04:	ab e3       	ldi	r26, 0x3B	; 59
    2c06:	b0 e0       	ldi	r27, 0x00	; 0
    2c08:	eb e3       	ldi	r30, 0x3B	; 59
    2c0a:	f0 e0       	ldi	r31, 0x00	; 0
    2c0c:	80 81       	ld	r24, Z
    2c0e:	48 2f       	mov	r20, r24
    2c10:	89 81       	ldd	r24, Y+1	; 0x01
    2c12:	9a 81       	ldd	r25, Y+2	; 0x02
    2c14:	88 0f       	add	r24, r24
    2c16:	99 1f       	adc	r25, r25
    2c18:	88 0f       	add	r24, r24
    2c1a:	99 1f       	adc	r25, r25
    2c1c:	fc 01       	movw	r30, r24
    2c1e:	e7 59       	subi	r30, 0x97	; 151
    2c20:	fe 4f       	sbci	r31, 0xFE	; 254
    2c22:	80 81       	ld	r24, Z
    2c24:	28 2f       	mov	r18, r24
    2c26:	30 e0       	ldi	r19, 0x00	; 0
    2c28:	81 e0       	ldi	r24, 0x01	; 1
    2c2a:	90 e0       	ldi	r25, 0x00	; 0
    2c2c:	02 2e       	mov	r0, r18
    2c2e:	02 c0       	rjmp	.+4      	; 0x2c34 <DIO_ES_tInit+0x546>
    2c30:	88 0f       	add	r24, r24
    2c32:	99 1f       	adc	r25, r25
    2c34:	0a 94       	dec	r0
    2c36:	e2 f7       	brpl	.-8      	; 0x2c30 <DIO_ES_tInit+0x542>
    2c38:	80 95       	com	r24
    2c3a:	84 23       	and	r24, r20
    2c3c:	8c 93       	st	X, r24


ES_t DIO_ES_tInit(void)
{
	int i = 0;
	for(i=0 ; i<PIN_COUNT ; i++){
    2c3e:	89 81       	ldd	r24, Y+1	; 0x01
    2c40:	9a 81       	ldd	r25, Y+2	; 0x02
    2c42:	01 96       	adiw	r24, 0x01	; 1
    2c44:	9a 83       	std	Y+2, r25	; 0x02
    2c46:	89 83       	std	Y+1, r24	; 0x01
    2c48:	89 81       	ldd	r24, Y+1	; 0x01
    2c4a:	9a 81       	ldd	r25, Y+2	; 0x02
    2c4c:	8a 31       	cpi	r24, 0x1A	; 26
    2c4e:	91 05       	cpc	r25, r1
    2c50:	0c f4       	brge	.+2      	; 0x2c54 <DIO_ES_tInit+0x566>
    2c52:	57 cd       	rjmp	.-1362   	; 0x2702 <DIO_ES_tInit+0x14>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
				}
			}
		}
	}
	return ES_OK;
    2c54:	80 e0       	ldi	r24, 0x00	; 0
}
    2c56:	0f 90       	pop	r0
    2c58:	0f 90       	pop	r0
    2c5a:	cf 91       	pop	r28
    2c5c:	df 91       	pop	r29
    2c5e:	08 95       	ret

00002c60 <Stepper_Init>:

#include "Stepper.h"
#include "StepperCfg.h"

void Stepper_Init(void)
{
    2c60:	df 93       	push	r29
    2c62:	cf 93       	push	r28
    2c64:	cd b7       	in	r28, 0x3d	; 61
    2c66:	de b7       	in	r29, 0x3e	; 62
	DIO_ES_tSetPinDirection(Stepper_MOTOR_REG, S1, OUTPUT);
    2c68:	82 e0       	ldi	r24, 0x02	; 2
    2c6a:	60 e0       	ldi	r22, 0x00	; 0
    2c6c:	41 e0       	ldi	r20, 0x01	; 1
    2c6e:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinDirection(Stepper_MOTOR_REG, S2, OUTPUT);
    2c72:	82 e0       	ldi	r24, 0x02	; 2
    2c74:	65 e0       	ldi	r22, 0x05	; 5
    2c76:	41 e0       	ldi	r20, 0x01	; 1
    2c78:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinDirection(Stepper_MOTOR_REG, S3, OUTPUT);
    2c7c:	82 e0       	ldi	r24, 0x02	; 2
    2c7e:	66 e0       	ldi	r22, 0x06	; 6
    2c80:	41 e0       	ldi	r20, 0x01	; 1
    2c82:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinDirection(Stepper_MOTOR_REG, S4, OUTPUT);
    2c86:	82 e0       	ldi	r24, 0x02	; 2
    2c88:	67 e0       	ldi	r22, 0x07	; 7
    2c8a:	41 e0       	ldi	r20, 0x01	; 1
    2c8c:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S1, LOW);
    2c90:	82 e0       	ldi	r24, 0x02	; 2
    2c92:	60 e0       	ldi	r22, 0x00	; 0
    2c94:	40 e0       	ldi	r20, 0x00	; 0
    2c96:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S2, LOW);
    2c9a:	82 e0       	ldi	r24, 0x02	; 2
    2c9c:	65 e0       	ldi	r22, 0x05	; 5
    2c9e:	40 e0       	ldi	r20, 0x00	; 0
    2ca0:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S3, LOW);
    2ca4:	82 e0       	ldi	r24, 0x02	; 2
    2ca6:	66 e0       	ldi	r22, 0x06	; 6
    2ca8:	40 e0       	ldi	r20, 0x00	; 0
    2caa:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S4, LOW);
    2cae:	82 e0       	ldi	r24, 0x02	; 2
    2cb0:	67 e0       	ldi	r22, 0x07	; 7
    2cb2:	40 e0       	ldi	r20, 0x00	; 0
    2cb4:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
}
    2cb8:	cf 91       	pop	r28
    2cba:	df 91       	pop	r29
    2cbc:	08 95       	ret

00002cbe <Stepper_Rotate>:


void Stepper_Rotate(u8 degree)
{
    2cbe:	df 93       	push	r29
    2cc0:	cf 93       	push	r28
    2cc2:	cd b7       	in	r28, 0x3d	; 61
    2cc4:	de b7       	in	r29, 0x3e	; 62
    2cc6:	ef 97       	sbiw	r28, 0x3f	; 63
    2cc8:	0f b6       	in	r0, 0x3f	; 63
    2cca:	f8 94       	cli
    2ccc:	de bf       	out	0x3e, r29	; 62
    2cce:	0f be       	out	0x3f, r0	; 63
    2cd0:	cd bf       	out	0x3d, r28	; 61
    2cd2:	8f af       	std	Y+63, r24	; 0x3f
	u16 stepsNum = (degree * 2048UL)/360;
    2cd4:	8f ad       	ldd	r24, Y+63	; 0x3f
    2cd6:	88 2f       	mov	r24, r24
    2cd8:	90 e0       	ldi	r25, 0x00	; 0
    2cda:	a0 e0       	ldi	r26, 0x00	; 0
    2cdc:	b0 e0       	ldi	r27, 0x00	; 0
    2cde:	07 2e       	mov	r0, r23
    2ce0:	7b e0       	ldi	r23, 0x0B	; 11
    2ce2:	88 0f       	add	r24, r24
    2ce4:	99 1f       	adc	r25, r25
    2ce6:	aa 1f       	adc	r26, r26
    2ce8:	bb 1f       	adc	r27, r27
    2cea:	7a 95       	dec	r23
    2cec:	d1 f7       	brne	.-12     	; 0x2ce2 <Stepper_Rotate+0x24>
    2cee:	70 2d       	mov	r23, r0
    2cf0:	28 e6       	ldi	r18, 0x68	; 104
    2cf2:	31 e0       	ldi	r19, 0x01	; 1
    2cf4:	40 e0       	ldi	r20, 0x00	; 0
    2cf6:	50 e0       	ldi	r21, 0x00	; 0
    2cf8:	bc 01       	movw	r22, r24
    2cfa:	cd 01       	movw	r24, r26
    2cfc:	0e 94 ac 28 	call	0x5158	; 0x5158 <__udivmodsi4>
    2d00:	da 01       	movw	r26, r20
    2d02:	c9 01       	movw	r24, r18
    2d04:	9e af       	std	Y+62, r25	; 0x3e
    2d06:	8d af       	std	Y+61, r24	; 0x3d
	u16 IterationsNum = stepsNum/4;
    2d08:	8d ad       	ldd	r24, Y+61	; 0x3d
    2d0a:	9e ad       	ldd	r25, Y+62	; 0x3e
    2d0c:	96 95       	lsr	r25
    2d0e:	87 95       	ror	r24
    2d10:	96 95       	lsr	r25
    2d12:	87 95       	ror	r24
    2d14:	9c af       	std	Y+60, r25	; 0x3c
    2d16:	8b af       	std	Y+59, r24	; 0x3b

	u16 i=0;
    2d18:	1a ae       	std	Y+58, r1	; 0x3a
    2d1a:	19 ae       	std	Y+57, r1	; 0x39
	for(i=0;i<IterationsNum;i++)
    2d1c:	1a ae       	std	Y+58, r1	; 0x3a
    2d1e:	19 ae       	std	Y+57, r1	; 0x39
    2d20:	1d c2       	rjmp	.+1082   	; 0x315c <Stepper_Rotate+0x49e>
	{
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S1, HIGH);
    2d22:	82 e0       	ldi	r24, 0x02	; 2
    2d24:	60 e0       	ldi	r22, 0x00	; 0
    2d26:	41 e0       	ldi	r20, 0x01	; 1
    2d28:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S2, LOW);
    2d2c:	82 e0       	ldi	r24, 0x02	; 2
    2d2e:	65 e0       	ldi	r22, 0x05	; 5
    2d30:	40 e0       	ldi	r20, 0x00	; 0
    2d32:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S3, LOW);
    2d36:	82 e0       	ldi	r24, 0x02	; 2
    2d38:	66 e0       	ldi	r22, 0x06	; 6
    2d3a:	40 e0       	ldi	r20, 0x00	; 0
    2d3c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S4, LOW);
    2d40:	82 e0       	ldi	r24, 0x02	; 2
    2d42:	67 e0       	ldi	r22, 0x07	; 7
    2d44:	40 e0       	ldi	r20, 0x00	; 0
    2d46:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    2d4a:	80 e0       	ldi	r24, 0x00	; 0
    2d4c:	90 e0       	ldi	r25, 0x00	; 0
    2d4e:	a0 ea       	ldi	r26, 0xA0	; 160
    2d50:	b1 e4       	ldi	r27, 0x41	; 65
    2d52:	8d ab       	std	Y+53, r24	; 0x35
    2d54:	9e ab       	std	Y+54, r25	; 0x36
    2d56:	af ab       	std	Y+55, r26	; 0x37
    2d58:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d5a:	6d a9       	ldd	r22, Y+53	; 0x35
    2d5c:	7e a9       	ldd	r23, Y+54	; 0x36
    2d5e:	8f a9       	ldd	r24, Y+55	; 0x37
    2d60:	98 ad       	ldd	r25, Y+56	; 0x38
    2d62:	20 e0       	ldi	r18, 0x00	; 0
    2d64:	30 e0       	ldi	r19, 0x00	; 0
    2d66:	4a e7       	ldi	r20, 0x7A	; 122
    2d68:	55 e4       	ldi	r21, 0x45	; 69
    2d6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d6e:	dc 01       	movw	r26, r24
    2d70:	cb 01       	movw	r24, r22
    2d72:	89 ab       	std	Y+49, r24	; 0x31
    2d74:	9a ab       	std	Y+50, r25	; 0x32
    2d76:	ab ab       	std	Y+51, r26	; 0x33
    2d78:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2d7a:	69 a9       	ldd	r22, Y+49	; 0x31
    2d7c:	7a a9       	ldd	r23, Y+50	; 0x32
    2d7e:	8b a9       	ldd	r24, Y+51	; 0x33
    2d80:	9c a9       	ldd	r25, Y+52	; 0x34
    2d82:	20 e0       	ldi	r18, 0x00	; 0
    2d84:	30 e0       	ldi	r19, 0x00	; 0
    2d86:	40 e8       	ldi	r20, 0x80	; 128
    2d88:	5f e3       	ldi	r21, 0x3F	; 63
    2d8a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d8e:	88 23       	and	r24, r24
    2d90:	2c f4       	brge	.+10     	; 0x2d9c <Stepper_Rotate+0xde>
		__ticks = 1;
    2d92:	81 e0       	ldi	r24, 0x01	; 1
    2d94:	90 e0       	ldi	r25, 0x00	; 0
    2d96:	98 ab       	std	Y+48, r25	; 0x30
    2d98:	8f a7       	std	Y+47, r24	; 0x2f
    2d9a:	3f c0       	rjmp	.+126    	; 0x2e1a <Stepper_Rotate+0x15c>
	else if (__tmp > 65535)
    2d9c:	69 a9       	ldd	r22, Y+49	; 0x31
    2d9e:	7a a9       	ldd	r23, Y+50	; 0x32
    2da0:	8b a9       	ldd	r24, Y+51	; 0x33
    2da2:	9c a9       	ldd	r25, Y+52	; 0x34
    2da4:	20 e0       	ldi	r18, 0x00	; 0
    2da6:	3f ef       	ldi	r19, 0xFF	; 255
    2da8:	4f e7       	ldi	r20, 0x7F	; 127
    2daa:	57 e4       	ldi	r21, 0x47	; 71
    2dac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2db0:	18 16       	cp	r1, r24
    2db2:	4c f5       	brge	.+82     	; 0x2e06 <Stepper_Rotate+0x148>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2db4:	6d a9       	ldd	r22, Y+53	; 0x35
    2db6:	7e a9       	ldd	r23, Y+54	; 0x36
    2db8:	8f a9       	ldd	r24, Y+55	; 0x37
    2dba:	98 ad       	ldd	r25, Y+56	; 0x38
    2dbc:	20 e0       	ldi	r18, 0x00	; 0
    2dbe:	30 e0       	ldi	r19, 0x00	; 0
    2dc0:	40 e2       	ldi	r20, 0x20	; 32
    2dc2:	51 e4       	ldi	r21, 0x41	; 65
    2dc4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dc8:	dc 01       	movw	r26, r24
    2dca:	cb 01       	movw	r24, r22
    2dcc:	bc 01       	movw	r22, r24
    2dce:	cd 01       	movw	r24, r26
    2dd0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dd4:	dc 01       	movw	r26, r24
    2dd6:	cb 01       	movw	r24, r22
    2dd8:	98 ab       	std	Y+48, r25	; 0x30
    2dda:	8f a7       	std	Y+47, r24	; 0x2f
    2ddc:	0f c0       	rjmp	.+30     	; 0x2dfc <Stepper_Rotate+0x13e>
    2dde:	80 e9       	ldi	r24, 0x90	; 144
    2de0:	91 e0       	ldi	r25, 0x01	; 1
    2de2:	9e a7       	std	Y+46, r25	; 0x2e
    2de4:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2de6:	8d a5       	ldd	r24, Y+45	; 0x2d
    2de8:	9e a5       	ldd	r25, Y+46	; 0x2e
    2dea:	01 97       	sbiw	r24, 0x01	; 1
    2dec:	f1 f7       	brne	.-4      	; 0x2dea <Stepper_Rotate+0x12c>
    2dee:	9e a7       	std	Y+46, r25	; 0x2e
    2df0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2df2:	8f a5       	ldd	r24, Y+47	; 0x2f
    2df4:	98 a9       	ldd	r25, Y+48	; 0x30
    2df6:	01 97       	sbiw	r24, 0x01	; 1
    2df8:	98 ab       	std	Y+48, r25	; 0x30
    2dfa:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2dfc:	8f a5       	ldd	r24, Y+47	; 0x2f
    2dfe:	98 a9       	ldd	r25, Y+48	; 0x30
    2e00:	00 97       	sbiw	r24, 0x00	; 0
    2e02:	69 f7       	brne	.-38     	; 0x2dde <Stepper_Rotate+0x120>
    2e04:	14 c0       	rjmp	.+40     	; 0x2e2e <Stepper_Rotate+0x170>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e06:	69 a9       	ldd	r22, Y+49	; 0x31
    2e08:	7a a9       	ldd	r23, Y+50	; 0x32
    2e0a:	8b a9       	ldd	r24, Y+51	; 0x33
    2e0c:	9c a9       	ldd	r25, Y+52	; 0x34
    2e0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e12:	dc 01       	movw	r26, r24
    2e14:	cb 01       	movw	r24, r22
    2e16:	98 ab       	std	Y+48, r25	; 0x30
    2e18:	8f a7       	std	Y+47, r24	; 0x2f
    2e1a:	8f a5       	ldd	r24, Y+47	; 0x2f
    2e1c:	98 a9       	ldd	r25, Y+48	; 0x30
    2e1e:	9c a7       	std	Y+44, r25	; 0x2c
    2e20:	8b a7       	std	Y+43, r24	; 0x2b
    2e22:	8b a5       	ldd	r24, Y+43	; 0x2b
    2e24:	9c a5       	ldd	r25, Y+44	; 0x2c
    2e26:	01 97       	sbiw	r24, 0x01	; 1
    2e28:	f1 f7       	brne	.-4      	; 0x2e26 <Stepper_Rotate+0x168>
    2e2a:	9c a7       	std	Y+44, r25	; 0x2c
    2e2c:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(20);
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S1, LOW);
    2e2e:	82 e0       	ldi	r24, 0x02	; 2
    2e30:	60 e0       	ldi	r22, 0x00	; 0
    2e32:	40 e0       	ldi	r20, 0x00	; 0
    2e34:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S2, HIGH);
    2e38:	82 e0       	ldi	r24, 0x02	; 2
    2e3a:	65 e0       	ldi	r22, 0x05	; 5
    2e3c:	41 e0       	ldi	r20, 0x01	; 1
    2e3e:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S3, LOW);
    2e42:	82 e0       	ldi	r24, 0x02	; 2
    2e44:	66 e0       	ldi	r22, 0x06	; 6
    2e46:	40 e0       	ldi	r20, 0x00	; 0
    2e48:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S4, LOW);
    2e4c:	82 e0       	ldi	r24, 0x02	; 2
    2e4e:	67 e0       	ldi	r22, 0x07	; 7
    2e50:	40 e0       	ldi	r20, 0x00	; 0
    2e52:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    2e56:	80 e0       	ldi	r24, 0x00	; 0
    2e58:	90 e0       	ldi	r25, 0x00	; 0
    2e5a:	a0 ea       	ldi	r26, 0xA0	; 160
    2e5c:	b1 e4       	ldi	r27, 0x41	; 65
    2e5e:	8f a3       	std	Y+39, r24	; 0x27
    2e60:	98 a7       	std	Y+40, r25	; 0x28
    2e62:	a9 a7       	std	Y+41, r26	; 0x29
    2e64:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e66:	6f a1       	ldd	r22, Y+39	; 0x27
    2e68:	78 a5       	ldd	r23, Y+40	; 0x28
    2e6a:	89 a5       	ldd	r24, Y+41	; 0x29
    2e6c:	9a a5       	ldd	r25, Y+42	; 0x2a
    2e6e:	20 e0       	ldi	r18, 0x00	; 0
    2e70:	30 e0       	ldi	r19, 0x00	; 0
    2e72:	4a e7       	ldi	r20, 0x7A	; 122
    2e74:	55 e4       	ldi	r21, 0x45	; 69
    2e76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e7a:	dc 01       	movw	r26, r24
    2e7c:	cb 01       	movw	r24, r22
    2e7e:	8b a3       	std	Y+35, r24	; 0x23
    2e80:	9c a3       	std	Y+36, r25	; 0x24
    2e82:	ad a3       	std	Y+37, r26	; 0x25
    2e84:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2e86:	6b a1       	ldd	r22, Y+35	; 0x23
    2e88:	7c a1       	ldd	r23, Y+36	; 0x24
    2e8a:	8d a1       	ldd	r24, Y+37	; 0x25
    2e8c:	9e a1       	ldd	r25, Y+38	; 0x26
    2e8e:	20 e0       	ldi	r18, 0x00	; 0
    2e90:	30 e0       	ldi	r19, 0x00	; 0
    2e92:	40 e8       	ldi	r20, 0x80	; 128
    2e94:	5f e3       	ldi	r21, 0x3F	; 63
    2e96:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e9a:	88 23       	and	r24, r24
    2e9c:	2c f4       	brge	.+10     	; 0x2ea8 <Stepper_Rotate+0x1ea>
		__ticks = 1;
    2e9e:	81 e0       	ldi	r24, 0x01	; 1
    2ea0:	90 e0       	ldi	r25, 0x00	; 0
    2ea2:	9a a3       	std	Y+34, r25	; 0x22
    2ea4:	89 a3       	std	Y+33, r24	; 0x21
    2ea6:	3f c0       	rjmp	.+126    	; 0x2f26 <Stepper_Rotate+0x268>
	else if (__tmp > 65535)
    2ea8:	6b a1       	ldd	r22, Y+35	; 0x23
    2eaa:	7c a1       	ldd	r23, Y+36	; 0x24
    2eac:	8d a1       	ldd	r24, Y+37	; 0x25
    2eae:	9e a1       	ldd	r25, Y+38	; 0x26
    2eb0:	20 e0       	ldi	r18, 0x00	; 0
    2eb2:	3f ef       	ldi	r19, 0xFF	; 255
    2eb4:	4f e7       	ldi	r20, 0x7F	; 127
    2eb6:	57 e4       	ldi	r21, 0x47	; 71
    2eb8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ebc:	18 16       	cp	r1, r24
    2ebe:	4c f5       	brge	.+82     	; 0x2f12 <Stepper_Rotate+0x254>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ec0:	6f a1       	ldd	r22, Y+39	; 0x27
    2ec2:	78 a5       	ldd	r23, Y+40	; 0x28
    2ec4:	89 a5       	ldd	r24, Y+41	; 0x29
    2ec6:	9a a5       	ldd	r25, Y+42	; 0x2a
    2ec8:	20 e0       	ldi	r18, 0x00	; 0
    2eca:	30 e0       	ldi	r19, 0x00	; 0
    2ecc:	40 e2       	ldi	r20, 0x20	; 32
    2ece:	51 e4       	ldi	r21, 0x41	; 65
    2ed0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ed4:	dc 01       	movw	r26, r24
    2ed6:	cb 01       	movw	r24, r22
    2ed8:	bc 01       	movw	r22, r24
    2eda:	cd 01       	movw	r24, r26
    2edc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ee0:	dc 01       	movw	r26, r24
    2ee2:	cb 01       	movw	r24, r22
    2ee4:	9a a3       	std	Y+34, r25	; 0x22
    2ee6:	89 a3       	std	Y+33, r24	; 0x21
    2ee8:	0f c0       	rjmp	.+30     	; 0x2f08 <Stepper_Rotate+0x24a>
    2eea:	80 e9       	ldi	r24, 0x90	; 144
    2eec:	91 e0       	ldi	r25, 0x01	; 1
    2eee:	98 a3       	std	Y+32, r25	; 0x20
    2ef0:	8f 8f       	std	Y+31, r24	; 0x1f
    2ef2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2ef4:	98 a1       	ldd	r25, Y+32	; 0x20
    2ef6:	01 97       	sbiw	r24, 0x01	; 1
    2ef8:	f1 f7       	brne	.-4      	; 0x2ef6 <Stepper_Rotate+0x238>
    2efa:	98 a3       	std	Y+32, r25	; 0x20
    2efc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2efe:	89 a1       	ldd	r24, Y+33	; 0x21
    2f00:	9a a1       	ldd	r25, Y+34	; 0x22
    2f02:	01 97       	sbiw	r24, 0x01	; 1
    2f04:	9a a3       	std	Y+34, r25	; 0x22
    2f06:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f08:	89 a1       	ldd	r24, Y+33	; 0x21
    2f0a:	9a a1       	ldd	r25, Y+34	; 0x22
    2f0c:	00 97       	sbiw	r24, 0x00	; 0
    2f0e:	69 f7       	brne	.-38     	; 0x2eea <Stepper_Rotate+0x22c>
    2f10:	14 c0       	rjmp	.+40     	; 0x2f3a <Stepper_Rotate+0x27c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f12:	6b a1       	ldd	r22, Y+35	; 0x23
    2f14:	7c a1       	ldd	r23, Y+36	; 0x24
    2f16:	8d a1       	ldd	r24, Y+37	; 0x25
    2f18:	9e a1       	ldd	r25, Y+38	; 0x26
    2f1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f1e:	dc 01       	movw	r26, r24
    2f20:	cb 01       	movw	r24, r22
    2f22:	9a a3       	std	Y+34, r25	; 0x22
    2f24:	89 a3       	std	Y+33, r24	; 0x21
    2f26:	89 a1       	ldd	r24, Y+33	; 0x21
    2f28:	9a a1       	ldd	r25, Y+34	; 0x22
    2f2a:	9e 8f       	std	Y+30, r25	; 0x1e
    2f2c:	8d 8f       	std	Y+29, r24	; 0x1d
    2f2e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f30:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2f32:	01 97       	sbiw	r24, 0x01	; 1
    2f34:	f1 f7       	brne	.-4      	; 0x2f32 <Stepper_Rotate+0x274>
    2f36:	9e 8f       	std	Y+30, r25	; 0x1e
    2f38:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(20);
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S1, LOW);
    2f3a:	82 e0       	ldi	r24, 0x02	; 2
    2f3c:	60 e0       	ldi	r22, 0x00	; 0
    2f3e:	40 e0       	ldi	r20, 0x00	; 0
    2f40:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S2, LOW);
    2f44:	82 e0       	ldi	r24, 0x02	; 2
    2f46:	65 e0       	ldi	r22, 0x05	; 5
    2f48:	40 e0       	ldi	r20, 0x00	; 0
    2f4a:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S3, HIGH);
    2f4e:	82 e0       	ldi	r24, 0x02	; 2
    2f50:	66 e0       	ldi	r22, 0x06	; 6
    2f52:	41 e0       	ldi	r20, 0x01	; 1
    2f54:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S4, LOW);
    2f58:	82 e0       	ldi	r24, 0x02	; 2
    2f5a:	67 e0       	ldi	r22, 0x07	; 7
    2f5c:	40 e0       	ldi	r20, 0x00	; 0
    2f5e:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    2f62:	80 e0       	ldi	r24, 0x00	; 0
    2f64:	90 e0       	ldi	r25, 0x00	; 0
    2f66:	a0 ea       	ldi	r26, 0xA0	; 160
    2f68:	b1 e4       	ldi	r27, 0x41	; 65
    2f6a:	89 8f       	std	Y+25, r24	; 0x19
    2f6c:	9a 8f       	std	Y+26, r25	; 0x1a
    2f6e:	ab 8f       	std	Y+27, r26	; 0x1b
    2f70:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f72:	69 8d       	ldd	r22, Y+25	; 0x19
    2f74:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2f76:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2f78:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2f7a:	20 e0       	ldi	r18, 0x00	; 0
    2f7c:	30 e0       	ldi	r19, 0x00	; 0
    2f7e:	4a e7       	ldi	r20, 0x7A	; 122
    2f80:	55 e4       	ldi	r21, 0x45	; 69
    2f82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f86:	dc 01       	movw	r26, r24
    2f88:	cb 01       	movw	r24, r22
    2f8a:	8d 8b       	std	Y+21, r24	; 0x15
    2f8c:	9e 8b       	std	Y+22, r25	; 0x16
    2f8e:	af 8b       	std	Y+23, r26	; 0x17
    2f90:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2f92:	6d 89       	ldd	r22, Y+21	; 0x15
    2f94:	7e 89       	ldd	r23, Y+22	; 0x16
    2f96:	8f 89       	ldd	r24, Y+23	; 0x17
    2f98:	98 8d       	ldd	r25, Y+24	; 0x18
    2f9a:	20 e0       	ldi	r18, 0x00	; 0
    2f9c:	30 e0       	ldi	r19, 0x00	; 0
    2f9e:	40 e8       	ldi	r20, 0x80	; 128
    2fa0:	5f e3       	ldi	r21, 0x3F	; 63
    2fa2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fa6:	88 23       	and	r24, r24
    2fa8:	2c f4       	brge	.+10     	; 0x2fb4 <Stepper_Rotate+0x2f6>
		__ticks = 1;
    2faa:	81 e0       	ldi	r24, 0x01	; 1
    2fac:	90 e0       	ldi	r25, 0x00	; 0
    2fae:	9c 8b       	std	Y+20, r25	; 0x14
    2fb0:	8b 8b       	std	Y+19, r24	; 0x13
    2fb2:	3f c0       	rjmp	.+126    	; 0x3032 <Stepper_Rotate+0x374>
	else if (__tmp > 65535)
    2fb4:	6d 89       	ldd	r22, Y+21	; 0x15
    2fb6:	7e 89       	ldd	r23, Y+22	; 0x16
    2fb8:	8f 89       	ldd	r24, Y+23	; 0x17
    2fba:	98 8d       	ldd	r25, Y+24	; 0x18
    2fbc:	20 e0       	ldi	r18, 0x00	; 0
    2fbe:	3f ef       	ldi	r19, 0xFF	; 255
    2fc0:	4f e7       	ldi	r20, 0x7F	; 127
    2fc2:	57 e4       	ldi	r21, 0x47	; 71
    2fc4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fc8:	18 16       	cp	r1, r24
    2fca:	4c f5       	brge	.+82     	; 0x301e <Stepper_Rotate+0x360>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fcc:	69 8d       	ldd	r22, Y+25	; 0x19
    2fce:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2fd0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2fd2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2fd4:	20 e0       	ldi	r18, 0x00	; 0
    2fd6:	30 e0       	ldi	r19, 0x00	; 0
    2fd8:	40 e2       	ldi	r20, 0x20	; 32
    2fda:	51 e4       	ldi	r21, 0x41	; 65
    2fdc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fe0:	dc 01       	movw	r26, r24
    2fe2:	cb 01       	movw	r24, r22
    2fe4:	bc 01       	movw	r22, r24
    2fe6:	cd 01       	movw	r24, r26
    2fe8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fec:	dc 01       	movw	r26, r24
    2fee:	cb 01       	movw	r24, r22
    2ff0:	9c 8b       	std	Y+20, r25	; 0x14
    2ff2:	8b 8b       	std	Y+19, r24	; 0x13
    2ff4:	0f c0       	rjmp	.+30     	; 0x3014 <Stepper_Rotate+0x356>
    2ff6:	80 e9       	ldi	r24, 0x90	; 144
    2ff8:	91 e0       	ldi	r25, 0x01	; 1
    2ffa:	9a 8b       	std	Y+18, r25	; 0x12
    2ffc:	89 8b       	std	Y+17, r24	; 0x11
    2ffe:	89 89       	ldd	r24, Y+17	; 0x11
    3000:	9a 89       	ldd	r25, Y+18	; 0x12
    3002:	01 97       	sbiw	r24, 0x01	; 1
    3004:	f1 f7       	brne	.-4      	; 0x3002 <Stepper_Rotate+0x344>
    3006:	9a 8b       	std	Y+18, r25	; 0x12
    3008:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    300a:	8b 89       	ldd	r24, Y+19	; 0x13
    300c:	9c 89       	ldd	r25, Y+20	; 0x14
    300e:	01 97       	sbiw	r24, 0x01	; 1
    3010:	9c 8b       	std	Y+20, r25	; 0x14
    3012:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3014:	8b 89       	ldd	r24, Y+19	; 0x13
    3016:	9c 89       	ldd	r25, Y+20	; 0x14
    3018:	00 97       	sbiw	r24, 0x00	; 0
    301a:	69 f7       	brne	.-38     	; 0x2ff6 <Stepper_Rotate+0x338>
    301c:	14 c0       	rjmp	.+40     	; 0x3046 <Stepper_Rotate+0x388>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    301e:	6d 89       	ldd	r22, Y+21	; 0x15
    3020:	7e 89       	ldd	r23, Y+22	; 0x16
    3022:	8f 89       	ldd	r24, Y+23	; 0x17
    3024:	98 8d       	ldd	r25, Y+24	; 0x18
    3026:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    302a:	dc 01       	movw	r26, r24
    302c:	cb 01       	movw	r24, r22
    302e:	9c 8b       	std	Y+20, r25	; 0x14
    3030:	8b 8b       	std	Y+19, r24	; 0x13
    3032:	8b 89       	ldd	r24, Y+19	; 0x13
    3034:	9c 89       	ldd	r25, Y+20	; 0x14
    3036:	98 8b       	std	Y+16, r25	; 0x10
    3038:	8f 87       	std	Y+15, r24	; 0x0f
    303a:	8f 85       	ldd	r24, Y+15	; 0x0f
    303c:	98 89       	ldd	r25, Y+16	; 0x10
    303e:	01 97       	sbiw	r24, 0x01	; 1
    3040:	f1 f7       	brne	.-4      	; 0x303e <Stepper_Rotate+0x380>
    3042:	98 8b       	std	Y+16, r25	; 0x10
    3044:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(20);
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S1, LOW);
    3046:	82 e0       	ldi	r24, 0x02	; 2
    3048:	60 e0       	ldi	r22, 0x00	; 0
    304a:	40 e0       	ldi	r20, 0x00	; 0
    304c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S2, LOW);
    3050:	82 e0       	ldi	r24, 0x02	; 2
    3052:	65 e0       	ldi	r22, 0x05	; 5
    3054:	40 e0       	ldi	r20, 0x00	; 0
    3056:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S3, LOW);
    305a:	82 e0       	ldi	r24, 0x02	; 2
    305c:	66 e0       	ldi	r22, 0x06	; 6
    305e:	40 e0       	ldi	r20, 0x00	; 0
    3060:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(Stepper_MOTOR_REG, S4, HIGH);
    3064:	82 e0       	ldi	r24, 0x02	; 2
    3066:	67 e0       	ldi	r22, 0x07	; 7
    3068:	41 e0       	ldi	r20, 0x01	; 1
    306a:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    306e:	80 e0       	ldi	r24, 0x00	; 0
    3070:	90 e0       	ldi	r25, 0x00	; 0
    3072:	a0 ea       	ldi	r26, 0xA0	; 160
    3074:	b1 e4       	ldi	r27, 0x41	; 65
    3076:	8b 87       	std	Y+11, r24	; 0x0b
    3078:	9c 87       	std	Y+12, r25	; 0x0c
    307a:	ad 87       	std	Y+13, r26	; 0x0d
    307c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    307e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3080:	7c 85       	ldd	r23, Y+12	; 0x0c
    3082:	8d 85       	ldd	r24, Y+13	; 0x0d
    3084:	9e 85       	ldd	r25, Y+14	; 0x0e
    3086:	20 e0       	ldi	r18, 0x00	; 0
    3088:	30 e0       	ldi	r19, 0x00	; 0
    308a:	4a e7       	ldi	r20, 0x7A	; 122
    308c:	55 e4       	ldi	r21, 0x45	; 69
    308e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3092:	dc 01       	movw	r26, r24
    3094:	cb 01       	movw	r24, r22
    3096:	8f 83       	std	Y+7, r24	; 0x07
    3098:	98 87       	std	Y+8, r25	; 0x08
    309a:	a9 87       	std	Y+9, r26	; 0x09
    309c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    309e:	6f 81       	ldd	r22, Y+7	; 0x07
    30a0:	78 85       	ldd	r23, Y+8	; 0x08
    30a2:	89 85       	ldd	r24, Y+9	; 0x09
    30a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    30a6:	20 e0       	ldi	r18, 0x00	; 0
    30a8:	30 e0       	ldi	r19, 0x00	; 0
    30aa:	40 e8       	ldi	r20, 0x80	; 128
    30ac:	5f e3       	ldi	r21, 0x3F	; 63
    30ae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30b2:	88 23       	and	r24, r24
    30b4:	2c f4       	brge	.+10     	; 0x30c0 <Stepper_Rotate+0x402>
		__ticks = 1;
    30b6:	81 e0       	ldi	r24, 0x01	; 1
    30b8:	90 e0       	ldi	r25, 0x00	; 0
    30ba:	9e 83       	std	Y+6, r25	; 0x06
    30bc:	8d 83       	std	Y+5, r24	; 0x05
    30be:	3f c0       	rjmp	.+126    	; 0x313e <Stepper_Rotate+0x480>
	else if (__tmp > 65535)
    30c0:	6f 81       	ldd	r22, Y+7	; 0x07
    30c2:	78 85       	ldd	r23, Y+8	; 0x08
    30c4:	89 85       	ldd	r24, Y+9	; 0x09
    30c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    30c8:	20 e0       	ldi	r18, 0x00	; 0
    30ca:	3f ef       	ldi	r19, 0xFF	; 255
    30cc:	4f e7       	ldi	r20, 0x7F	; 127
    30ce:	57 e4       	ldi	r21, 0x47	; 71
    30d0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30d4:	18 16       	cp	r1, r24
    30d6:	4c f5       	brge	.+82     	; 0x312a <Stepper_Rotate+0x46c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30d8:	6b 85       	ldd	r22, Y+11	; 0x0b
    30da:	7c 85       	ldd	r23, Y+12	; 0x0c
    30dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    30de:	9e 85       	ldd	r25, Y+14	; 0x0e
    30e0:	20 e0       	ldi	r18, 0x00	; 0
    30e2:	30 e0       	ldi	r19, 0x00	; 0
    30e4:	40 e2       	ldi	r20, 0x20	; 32
    30e6:	51 e4       	ldi	r21, 0x41	; 65
    30e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30ec:	dc 01       	movw	r26, r24
    30ee:	cb 01       	movw	r24, r22
    30f0:	bc 01       	movw	r22, r24
    30f2:	cd 01       	movw	r24, r26
    30f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30f8:	dc 01       	movw	r26, r24
    30fa:	cb 01       	movw	r24, r22
    30fc:	9e 83       	std	Y+6, r25	; 0x06
    30fe:	8d 83       	std	Y+5, r24	; 0x05
    3100:	0f c0       	rjmp	.+30     	; 0x3120 <Stepper_Rotate+0x462>
    3102:	80 e9       	ldi	r24, 0x90	; 144
    3104:	91 e0       	ldi	r25, 0x01	; 1
    3106:	9c 83       	std	Y+4, r25	; 0x04
    3108:	8b 83       	std	Y+3, r24	; 0x03
    310a:	8b 81       	ldd	r24, Y+3	; 0x03
    310c:	9c 81       	ldd	r25, Y+4	; 0x04
    310e:	01 97       	sbiw	r24, 0x01	; 1
    3110:	f1 f7       	brne	.-4      	; 0x310e <Stepper_Rotate+0x450>
    3112:	9c 83       	std	Y+4, r25	; 0x04
    3114:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3116:	8d 81       	ldd	r24, Y+5	; 0x05
    3118:	9e 81       	ldd	r25, Y+6	; 0x06
    311a:	01 97       	sbiw	r24, 0x01	; 1
    311c:	9e 83       	std	Y+6, r25	; 0x06
    311e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3120:	8d 81       	ldd	r24, Y+5	; 0x05
    3122:	9e 81       	ldd	r25, Y+6	; 0x06
    3124:	00 97       	sbiw	r24, 0x00	; 0
    3126:	69 f7       	brne	.-38     	; 0x3102 <Stepper_Rotate+0x444>
    3128:	14 c0       	rjmp	.+40     	; 0x3152 <Stepper_Rotate+0x494>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    312a:	6f 81       	ldd	r22, Y+7	; 0x07
    312c:	78 85       	ldd	r23, Y+8	; 0x08
    312e:	89 85       	ldd	r24, Y+9	; 0x09
    3130:	9a 85       	ldd	r25, Y+10	; 0x0a
    3132:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3136:	dc 01       	movw	r26, r24
    3138:	cb 01       	movw	r24, r22
    313a:	9e 83       	std	Y+6, r25	; 0x06
    313c:	8d 83       	std	Y+5, r24	; 0x05
    313e:	8d 81       	ldd	r24, Y+5	; 0x05
    3140:	9e 81       	ldd	r25, Y+6	; 0x06
    3142:	9a 83       	std	Y+2, r25	; 0x02
    3144:	89 83       	std	Y+1, r24	; 0x01
    3146:	89 81       	ldd	r24, Y+1	; 0x01
    3148:	9a 81       	ldd	r25, Y+2	; 0x02
    314a:	01 97       	sbiw	r24, 0x01	; 1
    314c:	f1 f7       	brne	.-4      	; 0x314a <Stepper_Rotate+0x48c>
    314e:	9a 83       	std	Y+2, r25	; 0x02
    3150:	89 83       	std	Y+1, r24	; 0x01
{
	u16 stepsNum = (degree * 2048UL)/360;
	u16 IterationsNum = stepsNum/4;

	u16 i=0;
	for(i=0;i<IterationsNum;i++)
    3152:	89 ad       	ldd	r24, Y+57	; 0x39
    3154:	9a ad       	ldd	r25, Y+58	; 0x3a
    3156:	01 96       	adiw	r24, 0x01	; 1
    3158:	9a af       	std	Y+58, r25	; 0x3a
    315a:	89 af       	std	Y+57, r24	; 0x39
    315c:	29 ad       	ldd	r18, Y+57	; 0x39
    315e:	3a ad       	ldd	r19, Y+58	; 0x3a
    3160:	8b ad       	ldd	r24, Y+59	; 0x3b
    3162:	9c ad       	ldd	r25, Y+60	; 0x3c
    3164:	28 17       	cp	r18, r24
    3166:	39 07       	cpc	r19, r25
    3168:	08 f4       	brcc	.+2      	; 0x316c <Stepper_Rotate+0x4ae>
    316a:	db cd       	rjmp	.-1098   	; 0x2d22 <Stepper_Rotate+0x64>
		_delay_ms(20);
	}



}
    316c:	ef 96       	adiw	r28, 0x3f	; 63
    316e:	0f b6       	in	r0, 0x3f	; 63
    3170:	f8 94       	cli
    3172:	de bf       	out	0x3e, r29	; 62
    3174:	0f be       	out	0x3f, r0	; 63
    3176:	cd bf       	out	0x3d, r28	; 61
    3178:	cf 91       	pop	r28
    317a:	df 91       	pop	r29
    317c:	08 95       	ret

0000317e <Servo_Init>:

TIMER1_Config_t Timer1Cfg = {0};


void Servo_Init(void)
{
    317e:	df 93       	push	r29
    3180:	cf 93       	push	r28
    3182:	cd b7       	in	r28, 0x3d	; 61
    3184:	de b7       	in	r29, 0x3e	; 62


	Timer1Cfg.mode = TIMER1_FAST_PWM_ICR1_TOP;
    3186:	81 e0       	ldi	r24, 0x01	; 1
    3188:	80 93 0a 02 	sts	0x020A, r24
	Timer1Cfg.prescalar = TIMER1_PRESCALAR_64;
    318c:	83 e0       	ldi	r24, 0x03	; 3
    318e:	80 93 0b 02 	sts	0x020B, r24
	Timer1Cfg.OC1A_mode = OCRA_NON_INVERTING;
    3192:	82 e0       	ldi	r24, 0x02	; 2
    3194:	80 93 0c 02 	sts	0x020C, r24
	Timer1Cfg.OC1B_mode = OCRB_DISCONNECTED;
    3198:	10 92 0d 02 	sts	0x020D, r1
	TIMER1_Init(&Timer1Cfg);
    319c:	8a e0       	ldi	r24, 0x0A	; 10
    319e:	92 e0       	ldi	r25, 0x02	; 2
    31a0:	0e 94 41 0a 	call	0x1482	; 0x1482 <TIMER1_Init>



}
    31a4:	cf 91       	pop	r28
    31a6:	df 91       	pop	r29
    31a8:	08 95       	ret

000031aa <Servo_Turn>:



// From 0 to 180
void Servo_Turn(int angle)
{
    31aa:	df 93       	push	r29
    31ac:	cf 93       	push	r28
    31ae:	00 d0       	rcall	.+0      	; 0x31b0 <Servo_Turn+0x6>
    31b0:	00 d0       	rcall	.+0      	; 0x31b2 <Servo_Turn+0x8>
    31b2:	00 d0       	rcall	.+0      	; 0x31b4 <Servo_Turn+0xa>
    31b4:	cd b7       	in	r28, 0x3d	; 61
    31b6:	de b7       	in	r29, 0x3e	; 62
    31b8:	9e 83       	std	Y+6, r25	; 0x06
    31ba:	8d 83       	std	Y+5, r24	; 0x05
//	DIO_ES_tSetPinDirection(DIO_U8_PORT_D, DIO_U8_PIN_5, OUTPUT);

	// Calculate the pulse width based on the desired angle
	u16 pulse_width_microseconds = 1500 + ((angle / 180.0) * 1000);
    31bc:	8d 81       	ldd	r24, Y+5	; 0x05
    31be:	9e 81       	ldd	r25, Y+6	; 0x06
    31c0:	aa 27       	eor	r26, r26
    31c2:	97 fd       	sbrc	r25, 7
    31c4:	a0 95       	com	r26
    31c6:	ba 2f       	mov	r27, r26
    31c8:	bc 01       	movw	r22, r24
    31ca:	cd 01       	movw	r24, r26
    31cc:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    31d0:	dc 01       	movw	r26, r24
    31d2:	cb 01       	movw	r24, r22
    31d4:	bc 01       	movw	r22, r24
    31d6:	cd 01       	movw	r24, r26
    31d8:	20 e0       	ldi	r18, 0x00	; 0
    31da:	30 e0       	ldi	r19, 0x00	; 0
    31dc:	44 e3       	ldi	r20, 0x34	; 52
    31de:	53 e4       	ldi	r21, 0x43	; 67
    31e0:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    31e4:	dc 01       	movw	r26, r24
    31e6:	cb 01       	movw	r24, r22
    31e8:	bc 01       	movw	r22, r24
    31ea:	cd 01       	movw	r24, r26
    31ec:	20 e0       	ldi	r18, 0x00	; 0
    31ee:	30 e0       	ldi	r19, 0x00	; 0
    31f0:	4a e7       	ldi	r20, 0x7A	; 122
    31f2:	54 e4       	ldi	r21, 0x44	; 68
    31f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31f8:	dc 01       	movw	r26, r24
    31fa:	cb 01       	movw	r24, r22
    31fc:	bc 01       	movw	r22, r24
    31fe:	cd 01       	movw	r24, r26
    3200:	20 e0       	ldi	r18, 0x00	; 0
    3202:	30 e8       	ldi	r19, 0x80	; 128
    3204:	4b eb       	ldi	r20, 0xBB	; 187
    3206:	54 e4       	ldi	r21, 0x44	; 68
    3208:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    320c:	dc 01       	movw	r26, r24
    320e:	cb 01       	movw	r24, r22
    3210:	bc 01       	movw	r22, r24
    3212:	cd 01       	movw	r24, r26
    3214:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3218:	dc 01       	movw	r26, r24
    321a:	cb 01       	movw	r24, r22
    321c:	9c 83       	std	Y+4, r25	; 0x04
    321e:	8b 83       	std	Y+3, r24	; 0x03
	u16 pulse_width_counts = pulse_width_microseconds / 4; // Timer 1 resolution prescaler is 64
    3220:	8b 81       	ldd	r24, Y+3	; 0x03
    3222:	9c 81       	ldd	r25, Y+4	; 0x04
    3224:	96 95       	lsr	r25
    3226:	87 95       	ror	r24
    3228:	96 95       	lsr	r25
    322a:	87 95       	ror	r24
    322c:	9a 83       	std	Y+2, r25	; 0x02
    322e:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = pulse_width_counts - 1;
    3230:	ea e4       	ldi	r30, 0x4A	; 74
    3232:	f0 e0       	ldi	r31, 0x00	; 0
    3234:	89 81       	ldd	r24, Y+1	; 0x01
    3236:	9a 81       	ldd	r25, Y+2	; 0x02
    3238:	01 97       	sbiw	r24, 0x01	; 1
    323a:	91 83       	std	Z+1, r25	; 0x01
    323c:	80 83       	st	Z, r24
	ICR1 = 4999;			// 20 ms in data sheet of servo
    323e:	e6 e4       	ldi	r30, 0x46	; 70
    3240:	f0 e0       	ldi	r31, 0x00	; 0
    3242:	87 e8       	ldi	r24, 0x87	; 135
    3244:	93 e1       	ldi	r25, 0x13	; 19
    3246:	91 83       	std	Z+1, r25	; 0x01
    3248:	80 83       	st	Z, r24


	SET_BIT(TCCR1A,COM1A1);
    324a:	af e4       	ldi	r26, 0x4F	; 79
    324c:	b0 e0       	ldi	r27, 0x00	; 0
    324e:	ef e4       	ldi	r30, 0x4F	; 79
    3250:	f0 e0       	ldi	r31, 0x00	; 0
    3252:	80 81       	ld	r24, Z
    3254:	80 68       	ori	r24, 0x80	; 128
    3256:	8c 93       	st	X, r24
	Servo_Init();
    3258:	0e 94 bf 18 	call	0x317e	; 0x317e <Servo_Init>



	// Limit the angle to the range -90 to +90 degrees
	if (angle < -90)
    325c:	8d 81       	ldd	r24, Y+5	; 0x05
    325e:	9e 81       	ldd	r25, Y+6	; 0x06
    3260:	2f ef       	ldi	r18, 0xFF	; 255
    3262:	86 3a       	cpi	r24, 0xA6	; 166
    3264:	92 07       	cpc	r25, r18
    3266:	2c f4       	brge	.+10     	; 0x3272 <Servo_Turn+0xc8>
		angle = -90;
    3268:	86 ea       	ldi	r24, 0xA6	; 166
    326a:	9f ef       	ldi	r25, 0xFF	; 255
    326c:	9e 83       	std	Y+6, r25	; 0x06
    326e:	8d 83       	std	Y+5, r24	; 0x05
    3270:	09 c0       	rjmp	.+18     	; 0x3284 <Servo_Turn+0xda>
	else if (angle > 90)
    3272:	8d 81       	ldd	r24, Y+5	; 0x05
    3274:	9e 81       	ldd	r25, Y+6	; 0x06
    3276:	8b 35       	cpi	r24, 0x5B	; 91
    3278:	91 05       	cpc	r25, r1
    327a:	24 f0       	brlt	.+8      	; 0x3284 <Servo_Turn+0xda>
		angle = 90;
    327c:	8a e5       	ldi	r24, 0x5A	; 90
    327e:	90 e0       	ldi	r25, 0x00	; 0
    3280:	9e 83       	std	Y+6, r25	; 0x06
    3282:	8d 83       	std	Y+5, r24	; 0x05




}
    3284:	26 96       	adiw	r28, 0x06	; 6
    3286:	0f b6       	in	r0, 0x3f	; 63
    3288:	f8 94       	cli
    328a:	de bf       	out	0x3e, r29	; 62
    328c:	0f be       	out	0x3f, r0	; 63
    328e:	cd bf       	out	0x3d, r28	; 61
    3290:	cf 91       	pop	r28
    3292:	df 91       	pop	r29
    3294:	08 95       	ret

00003296 <Servo_Stop>:

void Servo_Stop()
{
    3296:	df 93       	push	r29
    3298:	cf 93       	push	r28
    329a:	cd b7       	in	r28, 0x3d	; 61
    329c:	de b7       	in	r29, 0x3e	; 62
	// Disable the OC1A interrupt
	TIMER1_Stop();
    329e:	0e 94 4a 0b 	call	0x1694	; 0x1694 <TIMER1_Stop>
}
    32a2:	cf 91       	pop	r28
    32a4:	df 91       	pop	r29
    32a6:	08 95       	ret

000032a8 <LCD_ES_tTrigger_Enable>:
//ProtoType of static is defined in source file itself(Private declaration)
static ES_t LCD_ES_tTrigger_Enable(void);
static ES_t LCD_ES_tSet_Cursor_Pos(u8 row,u8 column);

//We make it static cuz we won't use it anywhere but here
static ES_t LCD_ES_tTrigger_Enable(void){
    32a8:	df 93       	push	r29
    32aa:	cf 93       	push	r28
    32ac:	cd b7       	in	r28, 0x3d	; 61
    32ae:	de b7       	in	r29, 0x3e	; 62
    32b0:	e0 97       	sbiw	r28, 0x30	; 48
    32b2:	0f b6       	in	r0, 0x3f	; 63
    32b4:	f8 94       	cli
    32b6:	de bf       	out	0x3e, r29	; 62
    32b8:	0f be       	out	0x3f, r0	; 63
    32ba:	cd bf       	out	0x3d, r28	; 61
	DIO_ES_tSetPinValue(LCD_CMD_PORT, EN, HIGH);
    32bc:	81 e0       	ldi	r24, 0x01	; 1
    32be:	60 e0       	ldi	r22, 0x00	; 0
    32c0:	41 e0       	ldi	r20, 0x01	; 1
    32c2:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    32c6:	80 e0       	ldi	r24, 0x00	; 0
    32c8:	90 e0       	ldi	r25, 0x00	; 0
    32ca:	a0 e2       	ldi	r26, 0x20	; 32
    32cc:	b1 e4       	ldi	r27, 0x41	; 65
    32ce:	8d a7       	std	Y+45, r24	; 0x2d
    32d0:	9e a7       	std	Y+46, r25	; 0x2e
    32d2:	af a7       	std	Y+47, r26	; 0x2f
    32d4:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    32d6:	6d a5       	ldd	r22, Y+45	; 0x2d
    32d8:	7e a5       	ldd	r23, Y+46	; 0x2e
    32da:	8f a5       	ldd	r24, Y+47	; 0x2f
    32dc:	98 a9       	ldd	r25, Y+48	; 0x30
    32de:	2b ea       	ldi	r18, 0xAB	; 171
    32e0:	3a ea       	ldi	r19, 0xAA	; 170
    32e2:	4a ea       	ldi	r20, 0xAA	; 170
    32e4:	50 e4       	ldi	r21, 0x40	; 64
    32e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32ea:	dc 01       	movw	r26, r24
    32ec:	cb 01       	movw	r24, r22
    32ee:	89 a7       	std	Y+41, r24	; 0x29
    32f0:	9a a7       	std	Y+42, r25	; 0x2a
    32f2:	ab a7       	std	Y+43, r26	; 0x2b
    32f4:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    32f6:	69 a5       	ldd	r22, Y+41	; 0x29
    32f8:	7a a5       	ldd	r23, Y+42	; 0x2a
    32fa:	8b a5       	ldd	r24, Y+43	; 0x2b
    32fc:	9c a5       	ldd	r25, Y+44	; 0x2c
    32fe:	20 e0       	ldi	r18, 0x00	; 0
    3300:	30 e0       	ldi	r19, 0x00	; 0
    3302:	40 e8       	ldi	r20, 0x80	; 128
    3304:	5f e3       	ldi	r21, 0x3F	; 63
    3306:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    330a:	88 23       	and	r24, r24
    330c:	1c f4       	brge	.+6      	; 0x3314 <LCD_ES_tTrigger_Enable+0x6c>
		__ticks = 1;
    330e:	81 e0       	ldi	r24, 0x01	; 1
    3310:	88 a7       	std	Y+40, r24	; 0x28
    3312:	91 c0       	rjmp	.+290    	; 0x3436 <LCD_ES_tTrigger_Enable+0x18e>
	else if (__tmp > 255)
    3314:	69 a5       	ldd	r22, Y+41	; 0x29
    3316:	7a a5       	ldd	r23, Y+42	; 0x2a
    3318:	8b a5       	ldd	r24, Y+43	; 0x2b
    331a:	9c a5       	ldd	r25, Y+44	; 0x2c
    331c:	20 e0       	ldi	r18, 0x00	; 0
    331e:	30 e0       	ldi	r19, 0x00	; 0
    3320:	4f e7       	ldi	r20, 0x7F	; 127
    3322:	53 e4       	ldi	r21, 0x43	; 67
    3324:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3328:	18 16       	cp	r1, r24
    332a:	0c f0       	brlt	.+2      	; 0x332e <LCD_ES_tTrigger_Enable+0x86>
    332c:	7b c0       	rjmp	.+246    	; 0x3424 <LCD_ES_tTrigger_Enable+0x17c>
	{
		_delay_ms(__us / 1000.0);
    332e:	6d a5       	ldd	r22, Y+45	; 0x2d
    3330:	7e a5       	ldd	r23, Y+46	; 0x2e
    3332:	8f a5       	ldd	r24, Y+47	; 0x2f
    3334:	98 a9       	ldd	r25, Y+48	; 0x30
    3336:	20 e0       	ldi	r18, 0x00	; 0
    3338:	30 e0       	ldi	r19, 0x00	; 0
    333a:	4a e7       	ldi	r20, 0x7A	; 122
    333c:	54 e4       	ldi	r21, 0x44	; 68
    333e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3342:	dc 01       	movw	r26, r24
    3344:	cb 01       	movw	r24, r22
    3346:	8c a3       	std	Y+36, r24	; 0x24
    3348:	9d a3       	std	Y+37, r25	; 0x25
    334a:	ae a3       	std	Y+38, r26	; 0x26
    334c:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    334e:	6c a1       	ldd	r22, Y+36	; 0x24
    3350:	7d a1       	ldd	r23, Y+37	; 0x25
    3352:	8e a1       	ldd	r24, Y+38	; 0x26
    3354:	9f a1       	ldd	r25, Y+39	; 0x27
    3356:	20 e0       	ldi	r18, 0x00	; 0
    3358:	30 e0       	ldi	r19, 0x00	; 0
    335a:	4a e7       	ldi	r20, 0x7A	; 122
    335c:	55 e4       	ldi	r21, 0x45	; 69
    335e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3362:	dc 01       	movw	r26, r24
    3364:	cb 01       	movw	r24, r22
    3366:	88 a3       	std	Y+32, r24	; 0x20
    3368:	99 a3       	std	Y+33, r25	; 0x21
    336a:	aa a3       	std	Y+34, r26	; 0x22
    336c:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    336e:	68 a1       	ldd	r22, Y+32	; 0x20
    3370:	79 a1       	ldd	r23, Y+33	; 0x21
    3372:	8a a1       	ldd	r24, Y+34	; 0x22
    3374:	9b a1       	ldd	r25, Y+35	; 0x23
    3376:	20 e0       	ldi	r18, 0x00	; 0
    3378:	30 e0       	ldi	r19, 0x00	; 0
    337a:	40 e8       	ldi	r20, 0x80	; 128
    337c:	5f e3       	ldi	r21, 0x3F	; 63
    337e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3382:	88 23       	and	r24, r24
    3384:	2c f4       	brge	.+10     	; 0x3390 <LCD_ES_tTrigger_Enable+0xe8>
		__ticks = 1;
    3386:	81 e0       	ldi	r24, 0x01	; 1
    3388:	90 e0       	ldi	r25, 0x00	; 0
    338a:	9f 8f       	std	Y+31, r25	; 0x1f
    338c:	8e 8f       	std	Y+30, r24	; 0x1e
    338e:	3f c0       	rjmp	.+126    	; 0x340e <LCD_ES_tTrigger_Enable+0x166>
	else if (__tmp > 65535)
    3390:	68 a1       	ldd	r22, Y+32	; 0x20
    3392:	79 a1       	ldd	r23, Y+33	; 0x21
    3394:	8a a1       	ldd	r24, Y+34	; 0x22
    3396:	9b a1       	ldd	r25, Y+35	; 0x23
    3398:	20 e0       	ldi	r18, 0x00	; 0
    339a:	3f ef       	ldi	r19, 0xFF	; 255
    339c:	4f e7       	ldi	r20, 0x7F	; 127
    339e:	57 e4       	ldi	r21, 0x47	; 71
    33a0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    33a4:	18 16       	cp	r1, r24
    33a6:	4c f5       	brge	.+82     	; 0x33fa <LCD_ES_tTrigger_Enable+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33a8:	6c a1       	ldd	r22, Y+36	; 0x24
    33aa:	7d a1       	ldd	r23, Y+37	; 0x25
    33ac:	8e a1       	ldd	r24, Y+38	; 0x26
    33ae:	9f a1       	ldd	r25, Y+39	; 0x27
    33b0:	20 e0       	ldi	r18, 0x00	; 0
    33b2:	30 e0       	ldi	r19, 0x00	; 0
    33b4:	40 e2       	ldi	r20, 0x20	; 32
    33b6:	51 e4       	ldi	r21, 0x41	; 65
    33b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33bc:	dc 01       	movw	r26, r24
    33be:	cb 01       	movw	r24, r22
    33c0:	bc 01       	movw	r22, r24
    33c2:	cd 01       	movw	r24, r26
    33c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33c8:	dc 01       	movw	r26, r24
    33ca:	cb 01       	movw	r24, r22
    33cc:	9f 8f       	std	Y+31, r25	; 0x1f
    33ce:	8e 8f       	std	Y+30, r24	; 0x1e
    33d0:	0f c0       	rjmp	.+30     	; 0x33f0 <LCD_ES_tTrigger_Enable+0x148>
    33d2:	80 e9       	ldi	r24, 0x90	; 144
    33d4:	91 e0       	ldi	r25, 0x01	; 1
    33d6:	9d 8f       	std	Y+29, r25	; 0x1d
    33d8:	8c 8f       	std	Y+28, r24	; 0x1c
    33da:	8c 8d       	ldd	r24, Y+28	; 0x1c
    33dc:	9d 8d       	ldd	r25, Y+29	; 0x1d
    33de:	01 97       	sbiw	r24, 0x01	; 1
    33e0:	f1 f7       	brne	.-4      	; 0x33de <LCD_ES_tTrigger_Enable+0x136>
    33e2:	9d 8f       	std	Y+29, r25	; 0x1d
    33e4:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33e6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    33e8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    33ea:	01 97       	sbiw	r24, 0x01	; 1
    33ec:	9f 8f       	std	Y+31, r25	; 0x1f
    33ee:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33f0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    33f2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    33f4:	00 97       	sbiw	r24, 0x00	; 0
    33f6:	69 f7       	brne	.-38     	; 0x33d2 <LCD_ES_tTrigger_Enable+0x12a>
    33f8:	24 c0       	rjmp	.+72     	; 0x3442 <LCD_ES_tTrigger_Enable+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33fa:	68 a1       	ldd	r22, Y+32	; 0x20
    33fc:	79 a1       	ldd	r23, Y+33	; 0x21
    33fe:	8a a1       	ldd	r24, Y+34	; 0x22
    3400:	9b a1       	ldd	r25, Y+35	; 0x23
    3402:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3406:	dc 01       	movw	r26, r24
    3408:	cb 01       	movw	r24, r22
    340a:	9f 8f       	std	Y+31, r25	; 0x1f
    340c:	8e 8f       	std	Y+30, r24	; 0x1e
    340e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3410:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3412:	9b 8f       	std	Y+27, r25	; 0x1b
    3414:	8a 8f       	std	Y+26, r24	; 0x1a
    3416:	8a 8d       	ldd	r24, Y+26	; 0x1a
    3418:	9b 8d       	ldd	r25, Y+27	; 0x1b
    341a:	01 97       	sbiw	r24, 0x01	; 1
    341c:	f1 f7       	brne	.-4      	; 0x341a <LCD_ES_tTrigger_Enable+0x172>
    341e:	9b 8f       	std	Y+27, r25	; 0x1b
    3420:	8a 8f       	std	Y+26, r24	; 0x1a
    3422:	0f c0       	rjmp	.+30     	; 0x3442 <LCD_ES_tTrigger_Enable+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3424:	69 a5       	ldd	r22, Y+41	; 0x29
    3426:	7a a5       	ldd	r23, Y+42	; 0x2a
    3428:	8b a5       	ldd	r24, Y+43	; 0x2b
    342a:	9c a5       	ldd	r25, Y+44	; 0x2c
    342c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3430:	dc 01       	movw	r26, r24
    3432:	cb 01       	movw	r24, r22
    3434:	88 a7       	std	Y+40, r24	; 0x28
    3436:	88 a5       	ldd	r24, Y+40	; 0x28
    3438:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    343a:	89 8d       	ldd	r24, Y+25	; 0x19
    343c:	8a 95       	dec	r24
    343e:	f1 f7       	brne	.-4      	; 0x343c <LCD_ES_tTrigger_Enable+0x194>
    3440:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(10);
	DIO_ES_tSetPinValue(LCD_CMD_PORT, EN, LOW);
    3442:	81 e0       	ldi	r24, 0x01	; 1
    3444:	60 e0       	ldi	r22, 0x00	; 0
    3446:	40 e0       	ldi	r20, 0x00	; 0
    3448:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    344c:	80 e0       	ldi	r24, 0x00	; 0
    344e:	90 e0       	ldi	r25, 0x00	; 0
    3450:	aa ef       	ldi	r26, 0xFA	; 250
    3452:	b4 e4       	ldi	r27, 0x44	; 68
    3454:	8d 8b       	std	Y+21, r24	; 0x15
    3456:	9e 8b       	std	Y+22, r25	; 0x16
    3458:	af 8b       	std	Y+23, r26	; 0x17
    345a:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    345c:	6d 89       	ldd	r22, Y+21	; 0x15
    345e:	7e 89       	ldd	r23, Y+22	; 0x16
    3460:	8f 89       	ldd	r24, Y+23	; 0x17
    3462:	98 8d       	ldd	r25, Y+24	; 0x18
    3464:	2b ea       	ldi	r18, 0xAB	; 171
    3466:	3a ea       	ldi	r19, 0xAA	; 170
    3468:	4a ea       	ldi	r20, 0xAA	; 170
    346a:	50 e4       	ldi	r21, 0x40	; 64
    346c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3470:	dc 01       	movw	r26, r24
    3472:	cb 01       	movw	r24, r22
    3474:	89 8b       	std	Y+17, r24	; 0x11
    3476:	9a 8b       	std	Y+18, r25	; 0x12
    3478:	ab 8b       	std	Y+19, r26	; 0x13
    347a:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    347c:	69 89       	ldd	r22, Y+17	; 0x11
    347e:	7a 89       	ldd	r23, Y+18	; 0x12
    3480:	8b 89       	ldd	r24, Y+19	; 0x13
    3482:	9c 89       	ldd	r25, Y+20	; 0x14
    3484:	20 e0       	ldi	r18, 0x00	; 0
    3486:	30 e0       	ldi	r19, 0x00	; 0
    3488:	40 e8       	ldi	r20, 0x80	; 128
    348a:	5f e3       	ldi	r21, 0x3F	; 63
    348c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3490:	88 23       	and	r24, r24
    3492:	1c f4       	brge	.+6      	; 0x349a <LCD_ES_tTrigger_Enable+0x1f2>
		__ticks = 1;
    3494:	81 e0       	ldi	r24, 0x01	; 1
    3496:	88 8b       	std	Y+16, r24	; 0x10
    3498:	91 c0       	rjmp	.+290    	; 0x35bc <LCD_ES_tTrigger_Enable+0x314>
	else if (__tmp > 255)
    349a:	69 89       	ldd	r22, Y+17	; 0x11
    349c:	7a 89       	ldd	r23, Y+18	; 0x12
    349e:	8b 89       	ldd	r24, Y+19	; 0x13
    34a0:	9c 89       	ldd	r25, Y+20	; 0x14
    34a2:	20 e0       	ldi	r18, 0x00	; 0
    34a4:	30 e0       	ldi	r19, 0x00	; 0
    34a6:	4f e7       	ldi	r20, 0x7F	; 127
    34a8:	53 e4       	ldi	r21, 0x43	; 67
    34aa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    34ae:	18 16       	cp	r1, r24
    34b0:	0c f0       	brlt	.+2      	; 0x34b4 <LCD_ES_tTrigger_Enable+0x20c>
    34b2:	7b c0       	rjmp	.+246    	; 0x35aa <LCD_ES_tTrigger_Enable+0x302>
	{
		_delay_ms(__us / 1000.0);
    34b4:	6d 89       	ldd	r22, Y+21	; 0x15
    34b6:	7e 89       	ldd	r23, Y+22	; 0x16
    34b8:	8f 89       	ldd	r24, Y+23	; 0x17
    34ba:	98 8d       	ldd	r25, Y+24	; 0x18
    34bc:	20 e0       	ldi	r18, 0x00	; 0
    34be:	30 e0       	ldi	r19, 0x00	; 0
    34c0:	4a e7       	ldi	r20, 0x7A	; 122
    34c2:	54 e4       	ldi	r21, 0x44	; 68
    34c4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    34c8:	dc 01       	movw	r26, r24
    34ca:	cb 01       	movw	r24, r22
    34cc:	8c 87       	std	Y+12, r24	; 0x0c
    34ce:	9d 87       	std	Y+13, r25	; 0x0d
    34d0:	ae 87       	std	Y+14, r26	; 0x0e
    34d2:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    34d4:	6c 85       	ldd	r22, Y+12	; 0x0c
    34d6:	7d 85       	ldd	r23, Y+13	; 0x0d
    34d8:	8e 85       	ldd	r24, Y+14	; 0x0e
    34da:	9f 85       	ldd	r25, Y+15	; 0x0f
    34dc:	20 e0       	ldi	r18, 0x00	; 0
    34de:	30 e0       	ldi	r19, 0x00	; 0
    34e0:	4a e7       	ldi	r20, 0x7A	; 122
    34e2:	55 e4       	ldi	r21, 0x45	; 69
    34e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34e8:	dc 01       	movw	r26, r24
    34ea:	cb 01       	movw	r24, r22
    34ec:	88 87       	std	Y+8, r24	; 0x08
    34ee:	99 87       	std	Y+9, r25	; 0x09
    34f0:	aa 87       	std	Y+10, r26	; 0x0a
    34f2:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    34f4:	68 85       	ldd	r22, Y+8	; 0x08
    34f6:	79 85       	ldd	r23, Y+9	; 0x09
    34f8:	8a 85       	ldd	r24, Y+10	; 0x0a
    34fa:	9b 85       	ldd	r25, Y+11	; 0x0b
    34fc:	20 e0       	ldi	r18, 0x00	; 0
    34fe:	30 e0       	ldi	r19, 0x00	; 0
    3500:	40 e8       	ldi	r20, 0x80	; 128
    3502:	5f e3       	ldi	r21, 0x3F	; 63
    3504:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3508:	88 23       	and	r24, r24
    350a:	2c f4       	brge	.+10     	; 0x3516 <LCD_ES_tTrigger_Enable+0x26e>
		__ticks = 1;
    350c:	81 e0       	ldi	r24, 0x01	; 1
    350e:	90 e0       	ldi	r25, 0x00	; 0
    3510:	9f 83       	std	Y+7, r25	; 0x07
    3512:	8e 83       	std	Y+6, r24	; 0x06
    3514:	3f c0       	rjmp	.+126    	; 0x3594 <LCD_ES_tTrigger_Enable+0x2ec>
	else if (__tmp > 65535)
    3516:	68 85       	ldd	r22, Y+8	; 0x08
    3518:	79 85       	ldd	r23, Y+9	; 0x09
    351a:	8a 85       	ldd	r24, Y+10	; 0x0a
    351c:	9b 85       	ldd	r25, Y+11	; 0x0b
    351e:	20 e0       	ldi	r18, 0x00	; 0
    3520:	3f ef       	ldi	r19, 0xFF	; 255
    3522:	4f e7       	ldi	r20, 0x7F	; 127
    3524:	57 e4       	ldi	r21, 0x47	; 71
    3526:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    352a:	18 16       	cp	r1, r24
    352c:	4c f5       	brge	.+82     	; 0x3580 <LCD_ES_tTrigger_Enable+0x2d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    352e:	6c 85       	ldd	r22, Y+12	; 0x0c
    3530:	7d 85       	ldd	r23, Y+13	; 0x0d
    3532:	8e 85       	ldd	r24, Y+14	; 0x0e
    3534:	9f 85       	ldd	r25, Y+15	; 0x0f
    3536:	20 e0       	ldi	r18, 0x00	; 0
    3538:	30 e0       	ldi	r19, 0x00	; 0
    353a:	40 e2       	ldi	r20, 0x20	; 32
    353c:	51 e4       	ldi	r21, 0x41	; 65
    353e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3542:	dc 01       	movw	r26, r24
    3544:	cb 01       	movw	r24, r22
    3546:	bc 01       	movw	r22, r24
    3548:	cd 01       	movw	r24, r26
    354a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    354e:	dc 01       	movw	r26, r24
    3550:	cb 01       	movw	r24, r22
    3552:	9f 83       	std	Y+7, r25	; 0x07
    3554:	8e 83       	std	Y+6, r24	; 0x06
    3556:	0f c0       	rjmp	.+30     	; 0x3576 <LCD_ES_tTrigger_Enable+0x2ce>
    3558:	80 e9       	ldi	r24, 0x90	; 144
    355a:	91 e0       	ldi	r25, 0x01	; 1
    355c:	9d 83       	std	Y+5, r25	; 0x05
    355e:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3560:	8c 81       	ldd	r24, Y+4	; 0x04
    3562:	9d 81       	ldd	r25, Y+5	; 0x05
    3564:	01 97       	sbiw	r24, 0x01	; 1
    3566:	f1 f7       	brne	.-4      	; 0x3564 <LCD_ES_tTrigger_Enable+0x2bc>
    3568:	9d 83       	std	Y+5, r25	; 0x05
    356a:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    356c:	8e 81       	ldd	r24, Y+6	; 0x06
    356e:	9f 81       	ldd	r25, Y+7	; 0x07
    3570:	01 97       	sbiw	r24, 0x01	; 1
    3572:	9f 83       	std	Y+7, r25	; 0x07
    3574:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3576:	8e 81       	ldd	r24, Y+6	; 0x06
    3578:	9f 81       	ldd	r25, Y+7	; 0x07
    357a:	00 97       	sbiw	r24, 0x00	; 0
    357c:	69 f7       	brne	.-38     	; 0x3558 <LCD_ES_tTrigger_Enable+0x2b0>
    357e:	24 c0       	rjmp	.+72     	; 0x35c8 <LCD_ES_tTrigger_Enable+0x320>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3580:	68 85       	ldd	r22, Y+8	; 0x08
    3582:	79 85       	ldd	r23, Y+9	; 0x09
    3584:	8a 85       	ldd	r24, Y+10	; 0x0a
    3586:	9b 85       	ldd	r25, Y+11	; 0x0b
    3588:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    358c:	dc 01       	movw	r26, r24
    358e:	cb 01       	movw	r24, r22
    3590:	9f 83       	std	Y+7, r25	; 0x07
    3592:	8e 83       	std	Y+6, r24	; 0x06
    3594:	8e 81       	ldd	r24, Y+6	; 0x06
    3596:	9f 81       	ldd	r25, Y+7	; 0x07
    3598:	9b 83       	std	Y+3, r25	; 0x03
    359a:	8a 83       	std	Y+2, r24	; 0x02
    359c:	8a 81       	ldd	r24, Y+2	; 0x02
    359e:	9b 81       	ldd	r25, Y+3	; 0x03
    35a0:	01 97       	sbiw	r24, 0x01	; 1
    35a2:	f1 f7       	brne	.-4      	; 0x35a0 <LCD_ES_tTrigger_Enable+0x2f8>
    35a4:	9b 83       	std	Y+3, r25	; 0x03
    35a6:	8a 83       	std	Y+2, r24	; 0x02
    35a8:	0f c0       	rjmp	.+30     	; 0x35c8 <LCD_ES_tTrigger_Enable+0x320>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    35aa:	69 89       	ldd	r22, Y+17	; 0x11
    35ac:	7a 89       	ldd	r23, Y+18	; 0x12
    35ae:	8b 89       	ldd	r24, Y+19	; 0x13
    35b0:	9c 89       	ldd	r25, Y+20	; 0x14
    35b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35b6:	dc 01       	movw	r26, r24
    35b8:	cb 01       	movw	r24, r22
    35ba:	88 8b       	std	Y+16, r24	; 0x10
    35bc:	88 89       	ldd	r24, Y+16	; 0x10
    35be:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    35c0:	89 81       	ldd	r24, Y+1	; 0x01
    35c2:	8a 95       	dec	r24
    35c4:	f1 f7       	brne	.-4      	; 0x35c2 <LCD_ES_tTrigger_Enable+0x31a>
    35c6:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(2000);
	return ES_OK;
    35c8:	80 e0       	ldi	r24, 0x00	; 0
}
    35ca:	e0 96       	adiw	r28, 0x30	; 48
    35cc:	0f b6       	in	r0, 0x3f	; 63
    35ce:	f8 94       	cli
    35d0:	de bf       	out	0x3e, r29	; 62
    35d2:	0f be       	out	0x3f, r0	; 63
    35d4:	cd bf       	out	0x3d, r28	; 61
    35d6:	cf 91       	pop	r28
    35d8:	df 91       	pop	r29
    35da:	08 95       	ret

000035dc <Lcd_ES_tInit>:


ES_t Lcd_ES_tInit(){
    35dc:	df 93       	push	r29
    35de:	cf 93       	push	r28
    35e0:	cd b7       	in	r28, 0x3d	; 61
    35e2:	de b7       	in	r29, 0x3e	; 62
#if LCD_MODE == FOUR_BIT_MODE
	Lcd_ES_tsendCmd(Four_BitMode);   /* Go into 4-bit operating mode*/
    35e4:	82 e0       	ldi	r24, 0x02	; 2
    35e6:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(D4_D7);  /* 2 Line, 5*7 matrix in 4-bit mode */
    35ea:	88 e2       	ldi	r24, 0x28	; 40
    35ec:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(CursorON);  /* Display on cursor off */
    35f0:	8e e0       	ldi	r24, 0x0E	; 14
    35f2:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(IncrCursor);  /* Increment cursor (shift cursor to right) */
    35f6:	86 e0       	ldi	r24, 0x06	; 6
    35f8:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(CLR_Display);  /* Clear display screen */
    35fc:	81 e0       	ldi	r24, 0x01	; 1
    35fe:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
	return ES_OK;
    3602:	80 e0       	ldi	r24, 0x00	; 0
	Lcd_ES_tsendCmd(CursorON);  /* Display on cursor off */
	Lcd_ES_tsendCmd(IncrCursor);  /* Increment cursor (shift cursor to right) */
	Lcd_ES_tsendCmd(CLR_Display);  /* Clear display screen */
	return ES_OK;
#endif
}
    3604:	cf 91       	pop	r28
    3606:	df 91       	pop	r29
    3608:	08 95       	ret

0000360a <lcd_ES_tclear>:
 *
 *	Ex. 0x28 0b 0010 1000  //Read bit by bit and see if it is low or high
 */

ES_t lcd_ES_tclear()
{
    360a:	df 93       	push	r29
    360c:	cf 93       	push	r28
    360e:	cd b7       	in	r28, 0x3d	; 61
    3610:	de b7       	in	r29, 0x3e	; 62
    3612:	2e 97       	sbiw	r28, 0x0e	; 14
    3614:	0f b6       	in	r0, 0x3f	; 63
    3616:	f8 94       	cli
    3618:	de bf       	out	0x3e, r29	; 62
    361a:	0f be       	out	0x3f, r0	; 63
    361c:	cd bf       	out	0x3d, r28	; 61
	Lcd_ES_tsendCmd(CLR_Display);
    361e:	81 e0       	ldi	r24, 0x01	; 1
    3620:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    3624:	80 e0       	ldi	r24, 0x00	; 0
    3626:	90 e0       	ldi	r25, 0x00	; 0
    3628:	a0 e0       	ldi	r26, 0x00	; 0
    362a:	b0 e4       	ldi	r27, 0x40	; 64
    362c:	8b 87       	std	Y+11, r24	; 0x0b
    362e:	9c 87       	std	Y+12, r25	; 0x0c
    3630:	ad 87       	std	Y+13, r26	; 0x0d
    3632:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3634:	6b 85       	ldd	r22, Y+11	; 0x0b
    3636:	7c 85       	ldd	r23, Y+12	; 0x0c
    3638:	8d 85       	ldd	r24, Y+13	; 0x0d
    363a:	9e 85       	ldd	r25, Y+14	; 0x0e
    363c:	20 e0       	ldi	r18, 0x00	; 0
    363e:	30 e0       	ldi	r19, 0x00	; 0
    3640:	4a e7       	ldi	r20, 0x7A	; 122
    3642:	55 e4       	ldi	r21, 0x45	; 69
    3644:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3648:	dc 01       	movw	r26, r24
    364a:	cb 01       	movw	r24, r22
    364c:	8f 83       	std	Y+7, r24	; 0x07
    364e:	98 87       	std	Y+8, r25	; 0x08
    3650:	a9 87       	std	Y+9, r26	; 0x09
    3652:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3654:	6f 81       	ldd	r22, Y+7	; 0x07
    3656:	78 85       	ldd	r23, Y+8	; 0x08
    3658:	89 85       	ldd	r24, Y+9	; 0x09
    365a:	9a 85       	ldd	r25, Y+10	; 0x0a
    365c:	20 e0       	ldi	r18, 0x00	; 0
    365e:	30 e0       	ldi	r19, 0x00	; 0
    3660:	40 e8       	ldi	r20, 0x80	; 128
    3662:	5f e3       	ldi	r21, 0x3F	; 63
    3664:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3668:	88 23       	and	r24, r24
    366a:	2c f4       	brge	.+10     	; 0x3676 <lcd_ES_tclear+0x6c>
		__ticks = 1;
    366c:	81 e0       	ldi	r24, 0x01	; 1
    366e:	90 e0       	ldi	r25, 0x00	; 0
    3670:	9e 83       	std	Y+6, r25	; 0x06
    3672:	8d 83       	std	Y+5, r24	; 0x05
    3674:	3f c0       	rjmp	.+126    	; 0x36f4 <lcd_ES_tclear+0xea>
	else if (__tmp > 65535)
    3676:	6f 81       	ldd	r22, Y+7	; 0x07
    3678:	78 85       	ldd	r23, Y+8	; 0x08
    367a:	89 85       	ldd	r24, Y+9	; 0x09
    367c:	9a 85       	ldd	r25, Y+10	; 0x0a
    367e:	20 e0       	ldi	r18, 0x00	; 0
    3680:	3f ef       	ldi	r19, 0xFF	; 255
    3682:	4f e7       	ldi	r20, 0x7F	; 127
    3684:	57 e4       	ldi	r21, 0x47	; 71
    3686:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    368a:	18 16       	cp	r1, r24
    368c:	4c f5       	brge	.+82     	; 0x36e0 <lcd_ES_tclear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    368e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3690:	7c 85       	ldd	r23, Y+12	; 0x0c
    3692:	8d 85       	ldd	r24, Y+13	; 0x0d
    3694:	9e 85       	ldd	r25, Y+14	; 0x0e
    3696:	20 e0       	ldi	r18, 0x00	; 0
    3698:	30 e0       	ldi	r19, 0x00	; 0
    369a:	40 e2       	ldi	r20, 0x20	; 32
    369c:	51 e4       	ldi	r21, 0x41	; 65
    369e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36a2:	dc 01       	movw	r26, r24
    36a4:	cb 01       	movw	r24, r22
    36a6:	bc 01       	movw	r22, r24
    36a8:	cd 01       	movw	r24, r26
    36aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36ae:	dc 01       	movw	r26, r24
    36b0:	cb 01       	movw	r24, r22
    36b2:	9e 83       	std	Y+6, r25	; 0x06
    36b4:	8d 83       	std	Y+5, r24	; 0x05
    36b6:	0f c0       	rjmp	.+30     	; 0x36d6 <lcd_ES_tclear+0xcc>
    36b8:	80 e9       	ldi	r24, 0x90	; 144
    36ba:	91 e0       	ldi	r25, 0x01	; 1
    36bc:	9c 83       	std	Y+4, r25	; 0x04
    36be:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    36c0:	8b 81       	ldd	r24, Y+3	; 0x03
    36c2:	9c 81       	ldd	r25, Y+4	; 0x04
    36c4:	01 97       	sbiw	r24, 0x01	; 1
    36c6:	f1 f7       	brne	.-4      	; 0x36c4 <lcd_ES_tclear+0xba>
    36c8:	9c 83       	std	Y+4, r25	; 0x04
    36ca:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36cc:	8d 81       	ldd	r24, Y+5	; 0x05
    36ce:	9e 81       	ldd	r25, Y+6	; 0x06
    36d0:	01 97       	sbiw	r24, 0x01	; 1
    36d2:	9e 83       	std	Y+6, r25	; 0x06
    36d4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36d6:	8d 81       	ldd	r24, Y+5	; 0x05
    36d8:	9e 81       	ldd	r25, Y+6	; 0x06
    36da:	00 97       	sbiw	r24, 0x00	; 0
    36dc:	69 f7       	brne	.-38     	; 0x36b8 <lcd_ES_tclear+0xae>
    36de:	14 c0       	rjmp	.+40     	; 0x3708 <lcd_ES_tclear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36e0:	6f 81       	ldd	r22, Y+7	; 0x07
    36e2:	78 85       	ldd	r23, Y+8	; 0x08
    36e4:	89 85       	ldd	r24, Y+9	; 0x09
    36e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    36e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36ec:	dc 01       	movw	r26, r24
    36ee:	cb 01       	movw	r24, r22
    36f0:	9e 83       	std	Y+6, r25	; 0x06
    36f2:	8d 83       	std	Y+5, r24	; 0x05
    36f4:	8d 81       	ldd	r24, Y+5	; 0x05
    36f6:	9e 81       	ldd	r25, Y+6	; 0x06
    36f8:	9a 83       	std	Y+2, r25	; 0x02
    36fa:	89 83       	std	Y+1, r24	; 0x01
    36fc:	89 81       	ldd	r24, Y+1	; 0x01
    36fe:	9a 81       	ldd	r25, Y+2	; 0x02
    3700:	01 97       	sbiw	r24, 0x01	; 1
    3702:	f1 f7       	brne	.-4      	; 0x3700 <lcd_ES_tclear+0xf6>
    3704:	9a 83       	std	Y+2, r25	; 0x02
    3706:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	return ES_OK;
    3708:	80 e0       	ldi	r24, 0x00	; 0
}
    370a:	2e 96       	adiw	r28, 0x0e	; 14
    370c:	0f b6       	in	r0, 0x3f	; 63
    370e:	f8 94       	cli
    3710:	de bf       	out	0x3e, r29	; 62
    3712:	0f be       	out	0x3f, r0	; 63
    3714:	cd bf       	out	0x3d, r28	; 61
    3716:	cf 91       	pop	r28
    3718:	df 91       	pop	r29
    371a:	08 95       	ret

0000371c <Lcd_ES_tsendCmd>:

ES_t Lcd_ES_tsendCmd(u8 cmd){
    371c:	df 93       	push	r29
    371e:	cf 93       	push	r28
    3720:	0f 92       	push	r0
    3722:	cd b7       	in	r28, 0x3d	; 61
    3724:	de b7       	in	r29, 0x3e	; 62
    3726:	89 83       	std	Y+1, r24	; 0x01
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, LOW);
    3728:	81 e0       	ldi	r24, 0x01	; 1
    372a:	61 e0       	ldi	r22, 0x01	; 1
    372c:	40 e0       	ldi	r20, 0x00	; 0
    372e:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	// DIO_ES_tGetPinValue, DIO_ES_tSetPinValue
	// if(GET_BIT(cmd,7)){Dio_Write(D7,HIGH);}else{Dio_write(D7,LOW);}
	// We use ternary operator instead
#if LCD_MODE == FOUR_BIT_MODE
	(GET_BIT(cmd,7)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    3732:	89 81       	ldd	r24, Y+1	; 0x01
    3734:	88 23       	and	r24, r24
    3736:	34 f4       	brge	.+12     	; 0x3744 <Lcd_ES_tsendCmd+0x28>
    3738:	80 e0       	ldi	r24, 0x00	; 0
    373a:	66 e0       	ldi	r22, 0x06	; 6
    373c:	41 e0       	ldi	r20, 0x01	; 1
    373e:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    3742:	05 c0       	rjmp	.+10     	; 0x374e <Lcd_ES_tsendCmd+0x32>
    3744:	80 e0       	ldi	r24, 0x00	; 0
    3746:	66 e0       	ldi	r22, 0x06	; 6
    3748:	40 e0       	ldi	r20, 0x00	; 0
    374a:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,6)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    374e:	89 81       	ldd	r24, Y+1	; 0x01
    3750:	82 95       	swap	r24
    3752:	86 95       	lsr	r24
    3754:	86 95       	lsr	r24
    3756:	83 70       	andi	r24, 0x03	; 3
    3758:	88 2f       	mov	r24, r24
    375a:	90 e0       	ldi	r25, 0x00	; 0
    375c:	81 70       	andi	r24, 0x01	; 1
    375e:	90 70       	andi	r25, 0x00	; 0
    3760:	88 23       	and	r24, r24
    3762:	31 f0       	breq	.+12     	; 0x3770 <Lcd_ES_tsendCmd+0x54>
    3764:	80 e0       	ldi	r24, 0x00	; 0
    3766:	65 e0       	ldi	r22, 0x05	; 5
    3768:	41 e0       	ldi	r20, 0x01	; 1
    376a:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    376e:	05 c0       	rjmp	.+10     	; 0x377a <Lcd_ES_tsendCmd+0x5e>
    3770:	80 e0       	ldi	r24, 0x00	; 0
    3772:	65 e0       	ldi	r22, 0x05	; 5
    3774:	40 e0       	ldi	r20, 0x00	; 0
    3776:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,5)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    377a:	89 81       	ldd	r24, Y+1	; 0x01
    377c:	82 95       	swap	r24
    377e:	86 95       	lsr	r24
    3780:	87 70       	andi	r24, 0x07	; 7
    3782:	88 2f       	mov	r24, r24
    3784:	90 e0       	ldi	r25, 0x00	; 0
    3786:	81 70       	andi	r24, 0x01	; 1
    3788:	90 70       	andi	r25, 0x00	; 0
    378a:	88 23       	and	r24, r24
    378c:	31 f0       	breq	.+12     	; 0x379a <Lcd_ES_tsendCmd+0x7e>
    378e:	80 e0       	ldi	r24, 0x00	; 0
    3790:	64 e0       	ldi	r22, 0x04	; 4
    3792:	41 e0       	ldi	r20, 0x01	; 1
    3794:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    3798:	05 c0       	rjmp	.+10     	; 0x37a4 <Lcd_ES_tsendCmd+0x88>
    379a:	80 e0       	ldi	r24, 0x00	; 0
    379c:	64 e0       	ldi	r22, 0x04	; 4
    379e:	40 e0       	ldi	r20, 0x00	; 0
    37a0:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,4)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    37a4:	89 81       	ldd	r24, Y+1	; 0x01
    37a6:	82 95       	swap	r24
    37a8:	8f 70       	andi	r24, 0x0F	; 15
    37aa:	88 2f       	mov	r24, r24
    37ac:	90 e0       	ldi	r25, 0x00	; 0
    37ae:	81 70       	andi	r24, 0x01	; 1
    37b0:	90 70       	andi	r25, 0x00	; 0
    37b2:	88 23       	and	r24, r24
    37b4:	31 f0       	breq	.+12     	; 0x37c2 <Lcd_ES_tsendCmd+0xa6>
    37b6:	80 e0       	ldi	r24, 0x00	; 0
    37b8:	63 e0       	ldi	r22, 0x03	; 3
    37ba:	41 e0       	ldi	r20, 0x01	; 1
    37bc:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    37c0:	05 c0       	rjmp	.+10     	; 0x37cc <Lcd_ES_tsendCmd+0xb0>
    37c2:	80 e0       	ldi	r24, 0x00	; 0
    37c4:	63 e0       	ldi	r22, 0x03	; 3
    37c6:	40 e0       	ldi	r20, 0x00	; 0
    37c8:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    37cc:	0e 94 54 19 	call	0x32a8	; 0x32a8 <LCD_ES_tTrigger_Enable>
	(GET_BIT(cmd,3)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    37d0:	89 81       	ldd	r24, Y+1	; 0x01
    37d2:	86 95       	lsr	r24
    37d4:	86 95       	lsr	r24
    37d6:	86 95       	lsr	r24
    37d8:	88 2f       	mov	r24, r24
    37da:	90 e0       	ldi	r25, 0x00	; 0
    37dc:	81 70       	andi	r24, 0x01	; 1
    37de:	90 70       	andi	r25, 0x00	; 0
    37e0:	88 23       	and	r24, r24
    37e2:	31 f0       	breq	.+12     	; 0x37f0 <Lcd_ES_tsendCmd+0xd4>
    37e4:	80 e0       	ldi	r24, 0x00	; 0
    37e6:	66 e0       	ldi	r22, 0x06	; 6
    37e8:	41 e0       	ldi	r20, 0x01	; 1
    37ea:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    37ee:	05 c0       	rjmp	.+10     	; 0x37fa <Lcd_ES_tsendCmd+0xde>
    37f0:	80 e0       	ldi	r24, 0x00	; 0
    37f2:	66 e0       	ldi	r22, 0x06	; 6
    37f4:	40 e0       	ldi	r20, 0x00	; 0
    37f6:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,2)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    37fa:	89 81       	ldd	r24, Y+1	; 0x01
    37fc:	86 95       	lsr	r24
    37fe:	86 95       	lsr	r24
    3800:	88 2f       	mov	r24, r24
    3802:	90 e0       	ldi	r25, 0x00	; 0
    3804:	81 70       	andi	r24, 0x01	; 1
    3806:	90 70       	andi	r25, 0x00	; 0
    3808:	88 23       	and	r24, r24
    380a:	31 f0       	breq	.+12     	; 0x3818 <Lcd_ES_tsendCmd+0xfc>
    380c:	80 e0       	ldi	r24, 0x00	; 0
    380e:	65 e0       	ldi	r22, 0x05	; 5
    3810:	41 e0       	ldi	r20, 0x01	; 1
    3812:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    3816:	05 c0       	rjmp	.+10     	; 0x3822 <Lcd_ES_tsendCmd+0x106>
    3818:	80 e0       	ldi	r24, 0x00	; 0
    381a:	65 e0       	ldi	r22, 0x05	; 5
    381c:	40 e0       	ldi	r20, 0x00	; 0
    381e:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,1)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    3822:	89 81       	ldd	r24, Y+1	; 0x01
    3824:	86 95       	lsr	r24
    3826:	88 2f       	mov	r24, r24
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	81 70       	andi	r24, 0x01	; 1
    382c:	90 70       	andi	r25, 0x00	; 0
    382e:	88 23       	and	r24, r24
    3830:	31 f0       	breq	.+12     	; 0x383e <Lcd_ES_tsendCmd+0x122>
    3832:	80 e0       	ldi	r24, 0x00	; 0
    3834:	64 e0       	ldi	r22, 0x04	; 4
    3836:	41 e0       	ldi	r20, 0x01	; 1
    3838:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    383c:	05 c0       	rjmp	.+10     	; 0x3848 <Lcd_ES_tsendCmd+0x12c>
    383e:	80 e0       	ldi	r24, 0x00	; 0
    3840:	64 e0       	ldi	r22, 0x04	; 4
    3842:	40 e0       	ldi	r20, 0x00	; 0
    3844:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    3848:	89 81       	ldd	r24, Y+1	; 0x01
    384a:	88 2f       	mov	r24, r24
    384c:	90 e0       	ldi	r25, 0x00	; 0
    384e:	81 70       	andi	r24, 0x01	; 1
    3850:	90 70       	andi	r25, 0x00	; 0
    3852:	88 23       	and	r24, r24
    3854:	31 f0       	breq	.+12     	; 0x3862 <Lcd_ES_tsendCmd+0x146>
    3856:	80 e0       	ldi	r24, 0x00	; 0
    3858:	63 e0       	ldi	r22, 0x03	; 3
    385a:	41 e0       	ldi	r20, 0x01	; 1
    385c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    3860:	05 c0       	rjmp	.+10     	; 0x386c <Lcd_ES_tsendCmd+0x150>
    3862:	80 e0       	ldi	r24, 0x00	; 0
    3864:	63 e0       	ldi	r22, 0x03	; 3
    3866:	40 e0       	ldi	r20, 0x00	; 0
    3868:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    386c:	0e 94 54 19 	call	0x32a8	; 0x32a8 <LCD_ES_tTrigger_Enable>
	return ES_OK;
    3870:	80 e0       	ldi	r24, 0x00	; 0
	(GET_BIT(cmd,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D0,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D0,LOW);
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
	return ES_OK;
#endif
}
    3872:	0f 90       	pop	r0
    3874:	cf 91       	pop	r28
    3876:	df 91       	pop	r29
    3878:	08 95       	ret

0000387a <Lcd_ES_tsendChar>:
ES_t Lcd_ES_tsendChar(u8 data){
    387a:	df 93       	push	r29
    387c:	cf 93       	push	r28
    387e:	0f 92       	push	r0
    3880:	cd b7       	in	r28, 0x3d	; 61
    3882:	de b7       	in	r29, 0x3e	; 62
    3884:	89 83       	std	Y+1, r24	; 0x01
#if LCD_MODE == FOUR_BIT_MODE
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    3886:	81 e0       	ldi	r24, 0x01	; 1
    3888:	61 e0       	ldi	r22, 0x01	; 1
    388a:	41 e0       	ldi	r20, 0x01	; 1
    388c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(data,7)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    3890:	89 81       	ldd	r24, Y+1	; 0x01
    3892:	88 23       	and	r24, r24
    3894:	34 f4       	brge	.+12     	; 0x38a2 <Lcd_ES_tsendChar+0x28>
    3896:	80 e0       	ldi	r24, 0x00	; 0
    3898:	66 e0       	ldi	r22, 0x06	; 6
    389a:	41 e0       	ldi	r20, 0x01	; 1
    389c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    38a0:	05 c0       	rjmp	.+10     	; 0x38ac <Lcd_ES_tsendChar+0x32>
    38a2:	80 e0       	ldi	r24, 0x00	; 0
    38a4:	66 e0       	ldi	r22, 0x06	; 6
    38a6:	40 e0       	ldi	r20, 0x00	; 0
    38a8:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(data,6)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    38ac:	89 81       	ldd	r24, Y+1	; 0x01
    38ae:	82 95       	swap	r24
    38b0:	86 95       	lsr	r24
    38b2:	86 95       	lsr	r24
    38b4:	83 70       	andi	r24, 0x03	; 3
    38b6:	88 2f       	mov	r24, r24
    38b8:	90 e0       	ldi	r25, 0x00	; 0
    38ba:	81 70       	andi	r24, 0x01	; 1
    38bc:	90 70       	andi	r25, 0x00	; 0
    38be:	88 23       	and	r24, r24
    38c0:	31 f0       	breq	.+12     	; 0x38ce <Lcd_ES_tsendChar+0x54>
    38c2:	80 e0       	ldi	r24, 0x00	; 0
    38c4:	65 e0       	ldi	r22, 0x05	; 5
    38c6:	41 e0       	ldi	r20, 0x01	; 1
    38c8:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    38cc:	05 c0       	rjmp	.+10     	; 0x38d8 <Lcd_ES_tsendChar+0x5e>
    38ce:	80 e0       	ldi	r24, 0x00	; 0
    38d0:	65 e0       	ldi	r22, 0x05	; 5
    38d2:	40 e0       	ldi	r20, 0x00	; 0
    38d4:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(data,5)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    38d8:	89 81       	ldd	r24, Y+1	; 0x01
    38da:	82 95       	swap	r24
    38dc:	86 95       	lsr	r24
    38de:	87 70       	andi	r24, 0x07	; 7
    38e0:	88 2f       	mov	r24, r24
    38e2:	90 e0       	ldi	r25, 0x00	; 0
    38e4:	81 70       	andi	r24, 0x01	; 1
    38e6:	90 70       	andi	r25, 0x00	; 0
    38e8:	88 23       	and	r24, r24
    38ea:	31 f0       	breq	.+12     	; 0x38f8 <Lcd_ES_tsendChar+0x7e>
    38ec:	80 e0       	ldi	r24, 0x00	; 0
    38ee:	64 e0       	ldi	r22, 0x04	; 4
    38f0:	41 e0       	ldi	r20, 0x01	; 1
    38f2:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    38f6:	05 c0       	rjmp	.+10     	; 0x3902 <Lcd_ES_tsendChar+0x88>
    38f8:	80 e0       	ldi	r24, 0x00	; 0
    38fa:	64 e0       	ldi	r22, 0x04	; 4
    38fc:	40 e0       	ldi	r20, 0x00	; 0
    38fe:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(data,4)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    3902:	89 81       	ldd	r24, Y+1	; 0x01
    3904:	82 95       	swap	r24
    3906:	8f 70       	andi	r24, 0x0F	; 15
    3908:	88 2f       	mov	r24, r24
    390a:	90 e0       	ldi	r25, 0x00	; 0
    390c:	81 70       	andi	r24, 0x01	; 1
    390e:	90 70       	andi	r25, 0x00	; 0
    3910:	88 23       	and	r24, r24
    3912:	31 f0       	breq	.+12     	; 0x3920 <Lcd_ES_tsendChar+0xa6>
    3914:	80 e0       	ldi	r24, 0x00	; 0
    3916:	63 e0       	ldi	r22, 0x03	; 3
    3918:	41 e0       	ldi	r20, 0x01	; 1
    391a:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    391e:	05 c0       	rjmp	.+10     	; 0x392a <Lcd_ES_tsendChar+0xb0>
    3920:	80 e0       	ldi	r24, 0x00	; 0
    3922:	63 e0       	ldi	r22, 0x03	; 3
    3924:	40 e0       	ldi	r20, 0x00	; 0
    3926:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    392a:	0e 94 54 19 	call	0x32a8	; 0x32a8 <LCD_ES_tTrigger_Enable>
	(GET_BIT(data,3)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    392e:	89 81       	ldd	r24, Y+1	; 0x01
    3930:	86 95       	lsr	r24
    3932:	86 95       	lsr	r24
    3934:	86 95       	lsr	r24
    3936:	88 2f       	mov	r24, r24
    3938:	90 e0       	ldi	r25, 0x00	; 0
    393a:	81 70       	andi	r24, 0x01	; 1
    393c:	90 70       	andi	r25, 0x00	; 0
    393e:	88 23       	and	r24, r24
    3940:	31 f0       	breq	.+12     	; 0x394e <Lcd_ES_tsendChar+0xd4>
    3942:	80 e0       	ldi	r24, 0x00	; 0
    3944:	66 e0       	ldi	r22, 0x06	; 6
    3946:	41 e0       	ldi	r20, 0x01	; 1
    3948:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    394c:	05 c0       	rjmp	.+10     	; 0x3958 <Lcd_ES_tsendChar+0xde>
    394e:	80 e0       	ldi	r24, 0x00	; 0
    3950:	66 e0       	ldi	r22, 0x06	; 6
    3952:	40 e0       	ldi	r20, 0x00	; 0
    3954:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(data,2)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    3958:	89 81       	ldd	r24, Y+1	; 0x01
    395a:	86 95       	lsr	r24
    395c:	86 95       	lsr	r24
    395e:	88 2f       	mov	r24, r24
    3960:	90 e0       	ldi	r25, 0x00	; 0
    3962:	81 70       	andi	r24, 0x01	; 1
    3964:	90 70       	andi	r25, 0x00	; 0
    3966:	88 23       	and	r24, r24
    3968:	31 f0       	breq	.+12     	; 0x3976 <Lcd_ES_tsendChar+0xfc>
    396a:	80 e0       	ldi	r24, 0x00	; 0
    396c:	65 e0       	ldi	r22, 0x05	; 5
    396e:	41 e0       	ldi	r20, 0x01	; 1
    3970:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    3974:	05 c0       	rjmp	.+10     	; 0x3980 <Lcd_ES_tsendChar+0x106>
    3976:	80 e0       	ldi	r24, 0x00	; 0
    3978:	65 e0       	ldi	r22, 0x05	; 5
    397a:	40 e0       	ldi	r20, 0x00	; 0
    397c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(data,1)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    3980:	89 81       	ldd	r24, Y+1	; 0x01
    3982:	86 95       	lsr	r24
    3984:	88 2f       	mov	r24, r24
    3986:	90 e0       	ldi	r25, 0x00	; 0
    3988:	81 70       	andi	r24, 0x01	; 1
    398a:	90 70       	andi	r25, 0x00	; 0
    398c:	88 23       	and	r24, r24
    398e:	31 f0       	breq	.+12     	; 0x399c <Lcd_ES_tsendChar+0x122>
    3990:	80 e0       	ldi	r24, 0x00	; 0
    3992:	64 e0       	ldi	r22, 0x04	; 4
    3994:	41 e0       	ldi	r20, 0x01	; 1
    3996:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    399a:	05 c0       	rjmp	.+10     	; 0x39a6 <Lcd_ES_tsendChar+0x12c>
    399c:	80 e0       	ldi	r24, 0x00	; 0
    399e:	64 e0       	ldi	r22, 0x04	; 4
    39a0:	40 e0       	ldi	r20, 0x00	; 0
    39a2:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	(GET_BIT(data,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    39a6:	89 81       	ldd	r24, Y+1	; 0x01
    39a8:	88 2f       	mov	r24, r24
    39aa:	90 e0       	ldi	r25, 0x00	; 0
    39ac:	81 70       	andi	r24, 0x01	; 1
    39ae:	90 70       	andi	r25, 0x00	; 0
    39b0:	88 23       	and	r24, r24
    39b2:	31 f0       	breq	.+12     	; 0x39c0 <Lcd_ES_tsendChar+0x146>
    39b4:	80 e0       	ldi	r24, 0x00	; 0
    39b6:	63 e0       	ldi	r22, 0x03	; 3
    39b8:	41 e0       	ldi	r20, 0x01	; 1
    39ba:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    39be:	05 c0       	rjmp	.+10     	; 0x39ca <Lcd_ES_tsendChar+0x150>
    39c0:	80 e0       	ldi	r24, 0x00	; 0
    39c2:	63 e0       	ldi	r22, 0x03	; 3
    39c4:	40 e0       	ldi	r20, 0x00	; 0
    39c6:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    39ca:	0e 94 54 19 	call	0x32a8	; 0x32a8 <LCD_ES_tTrigger_Enable>
	return ES_OK;
    39ce:	80 e0       	ldi	r24, 0x00	; 0
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
	return ES_OK;
#endif

}
    39d0:	0f 90       	pop	r0
    39d2:	cf 91       	pop	r28
    39d4:	df 91       	pop	r29
    39d6:	08 95       	ret

000039d8 <Lcd_ES_tsendString>:

ES_t Lcd_ES_tsendString(char *data)
{
    39d8:	df 93       	push	r29
    39da:	cf 93       	push	r28
    39dc:	00 d0       	rcall	.+0      	; 0x39de <Lcd_ES_tsendString+0x6>
    39de:	0f 92       	push	r0
    39e0:	cd b7       	in	r28, 0x3d	; 61
    39e2:	de b7       	in	r29, 0x3e	; 62
    39e4:	9b 83       	std	Y+3, r25	; 0x03
    39e6:	8a 83       	std	Y+2, r24	; 0x02
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    39e8:	81 e0       	ldi	r24, 0x01	; 1
    39ea:	61 e0       	ldi	r22, 0x01	; 1
    39ec:	41 e0       	ldi	r20, 0x01	; 1
    39ee:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>

	unsigned char i=0;
    39f2:	19 82       	std	Y+1, r1	; 0x01
    39f4:	0e c0       	rjmp	.+28     	; 0x3a12 <Lcd_ES_tsendString+0x3a>
	while(data[i]!=0)
	{
		Lcd_ES_tsendChar(data[i]);
    39f6:	89 81       	ldd	r24, Y+1	; 0x01
    39f8:	28 2f       	mov	r18, r24
    39fa:	30 e0       	ldi	r19, 0x00	; 0
    39fc:	8a 81       	ldd	r24, Y+2	; 0x02
    39fe:	9b 81       	ldd	r25, Y+3	; 0x03
    3a00:	fc 01       	movw	r30, r24
    3a02:	e2 0f       	add	r30, r18
    3a04:	f3 1f       	adc	r31, r19
    3a06:	80 81       	ld	r24, Z
    3a08:	0e 94 3d 1c 	call	0x387a	; 0x387a <Lcd_ES_tsendChar>
		i++;
    3a0c:	89 81       	ldd	r24, Y+1	; 0x01
    3a0e:	8f 5f       	subi	r24, 0xFF	; 255
    3a10:	89 83       	std	Y+1, r24	; 0x01
ES_t Lcd_ES_tsendString(char *data)
{
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);

	unsigned char i=0;
	while(data[i]!=0)
    3a12:	89 81       	ldd	r24, Y+1	; 0x01
    3a14:	28 2f       	mov	r18, r24
    3a16:	30 e0       	ldi	r19, 0x00	; 0
    3a18:	8a 81       	ldd	r24, Y+2	; 0x02
    3a1a:	9b 81       	ldd	r25, Y+3	; 0x03
    3a1c:	fc 01       	movw	r30, r24
    3a1e:	e2 0f       	add	r30, r18
    3a20:	f3 1f       	adc	r31, r19
    3a22:	80 81       	ld	r24, Z
    3a24:	88 23       	and	r24, r24
    3a26:	39 f7       	brne	.-50     	; 0x39f6 <Lcd_ES_tsendString+0x1e>
	{
		Lcd_ES_tsendChar(data[i]);
		i++;
	}
	return ES_OK;
    3a28:	80 e0       	ldi	r24, 0x00	; 0
}
    3a2a:	0f 90       	pop	r0
    3a2c:	0f 90       	pop	r0
    3a2e:	0f 90       	pop	r0
    3a30:	cf 91       	pop	r28
    3a32:	df 91       	pop	r29
    3a34:	08 95       	ret

00003a36 <Lcd_ES_tsendString_xy>:

ES_t Lcd_ES_tsendString_xy(char *data,u8 row,u8 col){
    3a36:	df 93       	push	r29
    3a38:	cf 93       	push	r28
    3a3a:	00 d0       	rcall	.+0      	; 0x3a3c <Lcd_ES_tsendString_xy+0x6>
    3a3c:	00 d0       	rcall	.+0      	; 0x3a3e <Lcd_ES_tsendString_xy+0x8>
    3a3e:	cd b7       	in	r28, 0x3d	; 61
    3a40:	de b7       	in	r29, 0x3e	; 62
    3a42:	9a 83       	std	Y+2, r25	; 0x02
    3a44:	89 83       	std	Y+1, r24	; 0x01
    3a46:	6b 83       	std	Y+3, r22	; 0x03
    3a48:	4c 83       	std	Y+4, r20	; 0x04
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    3a4a:	81 e0       	ldi	r24, 0x01	; 1
    3a4c:	61 e0       	ldi	r22, 0x01	; 1
    3a4e:	41 e0       	ldi	r20, 0x01	; 1
    3a50:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>


	LCD_ES_tSet_Cursor_Pos(row,col);
    3a54:	8b 81       	ldd	r24, Y+3	; 0x03
    3a56:	6c 81       	ldd	r22, Y+4	; 0x04
    3a58:	0e 94 f2 1f 	call	0x3fe4	; 0x3fe4 <LCD_ES_tSet_Cursor_Pos>
	Lcd_ES_tsendString(data);
    3a5c:	89 81       	ldd	r24, Y+1	; 0x01
    3a5e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a60:	0e 94 ec 1c 	call	0x39d8	; 0x39d8 <Lcd_ES_tsendString>
	return ES_OK;
    3a64:	80 e0       	ldi	r24, 0x00	; 0

}
    3a66:	0f 90       	pop	r0
    3a68:	0f 90       	pop	r0
    3a6a:	0f 90       	pop	r0
    3a6c:	0f 90       	pop	r0
    3a6e:	cf 91       	pop	r28
    3a70:	df 91       	pop	r29
    3a72:	08 95       	ret

00003a74 <Lcd_ES_tdisplayNum>:


//A function to display Numbers instead of characters
ES_t Lcd_ES_tdisplayNum(u16 num)
{
    3a74:	df 93       	push	r29
    3a76:	cf 93       	push	r28
    3a78:	cd b7       	in	r28, 0x3d	; 61
    3a7a:	de b7       	in	r29, 0x3e	; 62
    3a7c:	2e 97       	sbiw	r28, 0x0e	; 14
    3a7e:	0f b6       	in	r0, 0x3f	; 63
    3a80:	f8 94       	cli
    3a82:	de bf       	out	0x3e, r29	; 62
    3a84:	0f be       	out	0x3f, r0	; 63
    3a86:	cd bf       	out	0x3d, r28	; 61
    3a88:	9e 87       	std	Y+14, r25	; 0x0e
    3a8a:	8d 87       	std	Y+13, r24	; 0x0d
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    3a8c:	81 e0       	ldi	r24, 0x01	; 1
    3a8e:	61 e0       	ldi	r22, 0x01	; 1
    3a90:	41 e0       	ldi	r20, 0x01	; 1
    3a92:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>


	uint8_t ch[10],i=0,j=0;
    3a96:	1a 82       	std	Y+2, r1	; 0x02
    3a98:	19 82       	std	Y+1, r1	; 0x01
	if(num == 0)
    3a9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a9e:	00 97       	sbiw	r24, 0x00	; 0
    3aa0:	11 f5       	brne	.+68     	; 0x3ae6 <Lcd_ES_tdisplayNum+0x72>
	{
		Lcd_ES_tsendChar('0');
    3aa2:	80 e3       	ldi	r24, 0x30	; 48
    3aa4:	0e 94 3d 1c 	call	0x387a	; 0x387a <Lcd_ES_tsendChar>
    3aa8:	39 c0       	rjmp	.+114    	; 0x3b1c <Lcd_ES_tdisplayNum+0xa8>
	}
	else
	{
		while(num)
		{
			ch[i] = num % 10 + '0';  //To convert int to char
    3aaa:	8a 81       	ldd	r24, Y+2	; 0x02
    3aac:	e8 2f       	mov	r30, r24
    3aae:	f0 e0       	ldi	r31, 0x00	; 0
    3ab0:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ab2:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ab4:	2a e0       	ldi	r18, 0x0A	; 10
    3ab6:	30 e0       	ldi	r19, 0x00	; 0
    3ab8:	b9 01       	movw	r22, r18
    3aba:	0e 94 98 28 	call	0x5130	; 0x5130 <__udivmodhi4>
    3abe:	28 2f       	mov	r18, r24
    3ac0:	20 5d       	subi	r18, 0xD0	; 208
    3ac2:	ce 01       	movw	r24, r28
    3ac4:	03 96       	adiw	r24, 0x03	; 3
    3ac6:	e8 0f       	add	r30, r24
    3ac8:	f9 1f       	adc	r31, r25
    3aca:	20 83       	st	Z, r18
			num /= 10;
    3acc:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ace:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ad0:	2a e0       	ldi	r18, 0x0A	; 10
    3ad2:	30 e0       	ldi	r19, 0x00	; 0
    3ad4:	b9 01       	movw	r22, r18
    3ad6:	0e 94 98 28 	call	0x5130	; 0x5130 <__udivmodhi4>
    3ada:	cb 01       	movw	r24, r22
    3adc:	9e 87       	std	Y+14, r25	; 0x0e
    3ade:	8d 87       	std	Y+13, r24	; 0x0d
			i++;
    3ae0:	8a 81       	ldd	r24, Y+2	; 0x02
    3ae2:	8f 5f       	subi	r24, 0xFF	; 255
    3ae4:	8a 83       	std	Y+2, r24	; 0x02
	{
		Lcd_ES_tsendChar('0');
	}
	else
	{
		while(num)
    3ae6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ae8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3aea:	00 97       	sbiw	r24, 0x00	; 0
    3aec:	f1 f6       	brne	.-68     	; 0x3aaa <Lcd_ES_tdisplayNum+0x36>
		{
			ch[i] = num % 10 + '0';  //To convert int to char
			num /= 10;
			i++;
		} //Thus number entered is reversed so, we want to display it correctly
		for(j=i;j>0;j--)
    3aee:	8a 81       	ldd	r24, Y+2	; 0x02
    3af0:	89 83       	std	Y+1, r24	; 0x01
    3af2:	11 c0       	rjmp	.+34     	; 0x3b16 <Lcd_ES_tdisplayNum+0xa2>
		{
			Lcd_ES_tsendChar(ch[j-1]);
    3af4:	89 81       	ldd	r24, Y+1	; 0x01
    3af6:	88 2f       	mov	r24, r24
    3af8:	90 e0       	ldi	r25, 0x00	; 0
    3afa:	9c 01       	movw	r18, r24
    3afc:	21 50       	subi	r18, 0x01	; 1
    3afe:	30 40       	sbci	r19, 0x00	; 0
    3b00:	ce 01       	movw	r24, r28
    3b02:	03 96       	adiw	r24, 0x03	; 3
    3b04:	fc 01       	movw	r30, r24
    3b06:	e2 0f       	add	r30, r18
    3b08:	f3 1f       	adc	r31, r19
    3b0a:	80 81       	ld	r24, Z
    3b0c:	0e 94 3d 1c 	call	0x387a	; 0x387a <Lcd_ES_tsendChar>
		{
			ch[i] = num % 10 + '0';  //To convert int to char
			num /= 10;
			i++;
		} //Thus number entered is reversed so, we want to display it correctly
		for(j=i;j>0;j--)
    3b10:	89 81       	ldd	r24, Y+1	; 0x01
    3b12:	81 50       	subi	r24, 0x01	; 1
    3b14:	89 83       	std	Y+1, r24	; 0x01
    3b16:	89 81       	ldd	r24, Y+1	; 0x01
    3b18:	88 23       	and	r24, r24
    3b1a:	61 f7       	brne	.-40     	; 0x3af4 <Lcd_ES_tdisplayNum+0x80>
		{
			Lcd_ES_tsendChar(ch[j-1]);
		}
	}
	return ES_OK;
    3b1c:	80 e0       	ldi	r24, 0x00	; 0
}
    3b1e:	2e 96       	adiw	r28, 0x0e	; 14
    3b20:	0f b6       	in	r0, 0x3f	; 63
    3b22:	f8 94       	cli
    3b24:	de bf       	out	0x3e, r29	; 62
    3b26:	0f be       	out	0x3f, r0	; 63
    3b28:	cd bf       	out	0x3d, r28	; 61
    3b2a:	cf 91       	pop	r28
    3b2c:	df 91       	pop	r29
    3b2e:	08 95       	ret

00003b30 <Lcd_ES_tdisplayNum_xy>:

ES_t Lcd_ES_tdisplayNum_xy(u16 num,u8 row,u8 col){
    3b30:	df 93       	push	r29
    3b32:	cf 93       	push	r28
    3b34:	cd b7       	in	r28, 0x3d	; 61
    3b36:	de b7       	in	r29, 0x3e	; 62
    3b38:	a3 97       	sbiw	r28, 0x23	; 35
    3b3a:	0f b6       	in	r0, 0x3f	; 63
    3b3c:	f8 94       	cli
    3b3e:	de bf       	out	0x3e, r29	; 62
    3b40:	0f be       	out	0x3f, r0	; 63
    3b42:	cd bf       	out	0x3d, r28	; 61
    3b44:	98 a3       	std	Y+32, r25	; 0x20
    3b46:	8f 8f       	std	Y+31, r24	; 0x1f
    3b48:	69 a3       	std	Y+33, r22	; 0x21
    3b4a:	4a a3       	std	Y+34, r20	; 0x22

	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    3b4c:	81 e0       	ldi	r24, 0x01	; 1
    3b4e:	61 e0       	ldi	r22, 0x01	; 1
    3b50:	41 e0       	ldi	r20, 0x01	; 1
    3b52:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>


	if(row == 1){
    3b56:	89 a1       	ldd	r24, Y+33	; 0x21
    3b58:	81 30       	cpi	r24, 0x01	; 1
    3b5a:	09 f0       	breq	.+2      	; 0x3b5e <Lcd_ES_tdisplayNum_xy+0x2e>
    3b5c:	76 c0       	rjmp	.+236    	; 0x3c4a <Lcd_ES_tdisplayNum_xy+0x11a>
		Lcd_ES_tsendCmd(Force1stline);
    3b5e:	80 e8       	ldi	r24, 0x80	; 128
    3b60:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    3b64:	80 e0       	ldi	r24, 0x00	; 0
    3b66:	90 e0       	ldi	r25, 0x00	; 0
    3b68:	a0 e8       	ldi	r26, 0x80	; 128
    3b6a:	bf e3       	ldi	r27, 0x3F	; 63
    3b6c:	89 8f       	std	Y+25, r24	; 0x19
    3b6e:	9a 8f       	std	Y+26, r25	; 0x1a
    3b70:	ab 8f       	std	Y+27, r26	; 0x1b
    3b72:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b74:	69 8d       	ldd	r22, Y+25	; 0x19
    3b76:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3b78:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3b7a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3b7c:	20 e0       	ldi	r18, 0x00	; 0
    3b7e:	30 e0       	ldi	r19, 0x00	; 0
    3b80:	4a e7       	ldi	r20, 0x7A	; 122
    3b82:	55 e4       	ldi	r21, 0x45	; 69
    3b84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b88:	dc 01       	movw	r26, r24
    3b8a:	cb 01       	movw	r24, r22
    3b8c:	8d 8b       	std	Y+21, r24	; 0x15
    3b8e:	9e 8b       	std	Y+22, r25	; 0x16
    3b90:	af 8b       	std	Y+23, r26	; 0x17
    3b92:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3b94:	6d 89       	ldd	r22, Y+21	; 0x15
    3b96:	7e 89       	ldd	r23, Y+22	; 0x16
    3b98:	8f 89       	ldd	r24, Y+23	; 0x17
    3b9a:	98 8d       	ldd	r25, Y+24	; 0x18
    3b9c:	20 e0       	ldi	r18, 0x00	; 0
    3b9e:	30 e0       	ldi	r19, 0x00	; 0
    3ba0:	40 e8       	ldi	r20, 0x80	; 128
    3ba2:	5f e3       	ldi	r21, 0x3F	; 63
    3ba4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ba8:	88 23       	and	r24, r24
    3baa:	2c f4       	brge	.+10     	; 0x3bb6 <Lcd_ES_tdisplayNum_xy+0x86>
		__ticks = 1;
    3bac:	81 e0       	ldi	r24, 0x01	; 1
    3bae:	90 e0       	ldi	r25, 0x00	; 0
    3bb0:	9c 8b       	std	Y+20, r25	; 0x14
    3bb2:	8b 8b       	std	Y+19, r24	; 0x13
    3bb4:	3f c0       	rjmp	.+126    	; 0x3c34 <Lcd_ES_tdisplayNum_xy+0x104>
	else if (__tmp > 65535)
    3bb6:	6d 89       	ldd	r22, Y+21	; 0x15
    3bb8:	7e 89       	ldd	r23, Y+22	; 0x16
    3bba:	8f 89       	ldd	r24, Y+23	; 0x17
    3bbc:	98 8d       	ldd	r25, Y+24	; 0x18
    3bbe:	20 e0       	ldi	r18, 0x00	; 0
    3bc0:	3f ef       	ldi	r19, 0xFF	; 255
    3bc2:	4f e7       	ldi	r20, 0x7F	; 127
    3bc4:	57 e4       	ldi	r21, 0x47	; 71
    3bc6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3bca:	18 16       	cp	r1, r24
    3bcc:	4c f5       	brge	.+82     	; 0x3c20 <Lcd_ES_tdisplayNum_xy+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3bce:	69 8d       	ldd	r22, Y+25	; 0x19
    3bd0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3bd2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3bd4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3bd6:	20 e0       	ldi	r18, 0x00	; 0
    3bd8:	30 e0       	ldi	r19, 0x00	; 0
    3bda:	40 e2       	ldi	r20, 0x20	; 32
    3bdc:	51 e4       	ldi	r21, 0x41	; 65
    3bde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3be2:	dc 01       	movw	r26, r24
    3be4:	cb 01       	movw	r24, r22
    3be6:	bc 01       	movw	r22, r24
    3be8:	cd 01       	movw	r24, r26
    3bea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3bee:	dc 01       	movw	r26, r24
    3bf0:	cb 01       	movw	r24, r22
    3bf2:	9c 8b       	std	Y+20, r25	; 0x14
    3bf4:	8b 8b       	std	Y+19, r24	; 0x13
    3bf6:	0f c0       	rjmp	.+30     	; 0x3c16 <Lcd_ES_tdisplayNum_xy+0xe6>
    3bf8:	80 e9       	ldi	r24, 0x90	; 144
    3bfa:	91 e0       	ldi	r25, 0x01	; 1
    3bfc:	9a 8b       	std	Y+18, r25	; 0x12
    3bfe:	89 8b       	std	Y+17, r24	; 0x11
    3c00:	89 89       	ldd	r24, Y+17	; 0x11
    3c02:	9a 89       	ldd	r25, Y+18	; 0x12
    3c04:	01 97       	sbiw	r24, 0x01	; 1
    3c06:	f1 f7       	brne	.-4      	; 0x3c04 <Lcd_ES_tdisplayNum_xy+0xd4>
    3c08:	9a 8b       	std	Y+18, r25	; 0x12
    3c0a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c0c:	8b 89       	ldd	r24, Y+19	; 0x13
    3c0e:	9c 89       	ldd	r25, Y+20	; 0x14
    3c10:	01 97       	sbiw	r24, 0x01	; 1
    3c12:	9c 8b       	std	Y+20, r25	; 0x14
    3c14:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c16:	8b 89       	ldd	r24, Y+19	; 0x13
    3c18:	9c 89       	ldd	r25, Y+20	; 0x14
    3c1a:	00 97       	sbiw	r24, 0x00	; 0
    3c1c:	69 f7       	brne	.-38     	; 0x3bf8 <Lcd_ES_tdisplayNum_xy+0xc8>
    3c1e:	92 c0       	rjmp	.+292    	; 0x3d44 <Lcd_ES_tdisplayNum_xy+0x214>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c20:	6d 89       	ldd	r22, Y+21	; 0x15
    3c22:	7e 89       	ldd	r23, Y+22	; 0x16
    3c24:	8f 89       	ldd	r24, Y+23	; 0x17
    3c26:	98 8d       	ldd	r25, Y+24	; 0x18
    3c28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c2c:	dc 01       	movw	r26, r24
    3c2e:	cb 01       	movw	r24, r22
    3c30:	9c 8b       	std	Y+20, r25	; 0x14
    3c32:	8b 8b       	std	Y+19, r24	; 0x13
    3c34:	8b 89       	ldd	r24, Y+19	; 0x13
    3c36:	9c 89       	ldd	r25, Y+20	; 0x14
    3c38:	98 8b       	std	Y+16, r25	; 0x10
    3c3a:	8f 87       	std	Y+15, r24	; 0x0f
    3c3c:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c3e:	98 89       	ldd	r25, Y+16	; 0x10
    3c40:	01 97       	sbiw	r24, 0x01	; 1
    3c42:	f1 f7       	brne	.-4      	; 0x3c40 <Lcd_ES_tdisplayNum_xy+0x110>
    3c44:	98 8b       	std	Y+16, r25	; 0x10
    3c46:	8f 87       	std	Y+15, r24	; 0x0f
    3c48:	7d c0       	rjmp	.+250    	; 0x3d44 <Lcd_ES_tdisplayNum_xy+0x214>
		_delay_ms(1);
	}else if(row == 2){
    3c4a:	89 a1       	ldd	r24, Y+33	; 0x21
    3c4c:	82 30       	cpi	r24, 0x02	; 2
    3c4e:	09 f0       	breq	.+2      	; 0x3c52 <Lcd_ES_tdisplayNum_xy+0x122>
    3c50:	76 c0       	rjmp	.+236    	; 0x3d3e <Lcd_ES_tdisplayNum_xy+0x20e>
		Lcd_ES_tsendCmd(Force2ndline);
    3c52:	80 ec       	ldi	r24, 0xC0	; 192
    3c54:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    3c58:	80 e0       	ldi	r24, 0x00	; 0
    3c5a:	90 e0       	ldi	r25, 0x00	; 0
    3c5c:	a0 e2       	ldi	r26, 0x20	; 32
    3c5e:	b1 e4       	ldi	r27, 0x41	; 65
    3c60:	8b 87       	std	Y+11, r24	; 0x0b
    3c62:	9c 87       	std	Y+12, r25	; 0x0c
    3c64:	ad 87       	std	Y+13, r26	; 0x0d
    3c66:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c68:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c6a:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c70:	20 e0       	ldi	r18, 0x00	; 0
    3c72:	30 e0       	ldi	r19, 0x00	; 0
    3c74:	4a e7       	ldi	r20, 0x7A	; 122
    3c76:	55 e4       	ldi	r21, 0x45	; 69
    3c78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c7c:	dc 01       	movw	r26, r24
    3c7e:	cb 01       	movw	r24, r22
    3c80:	8f 83       	std	Y+7, r24	; 0x07
    3c82:	98 87       	std	Y+8, r25	; 0x08
    3c84:	a9 87       	std	Y+9, r26	; 0x09
    3c86:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3c88:	6f 81       	ldd	r22, Y+7	; 0x07
    3c8a:	78 85       	ldd	r23, Y+8	; 0x08
    3c8c:	89 85       	ldd	r24, Y+9	; 0x09
    3c8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c90:	20 e0       	ldi	r18, 0x00	; 0
    3c92:	30 e0       	ldi	r19, 0x00	; 0
    3c94:	40 e8       	ldi	r20, 0x80	; 128
    3c96:	5f e3       	ldi	r21, 0x3F	; 63
    3c98:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3c9c:	88 23       	and	r24, r24
    3c9e:	2c f4       	brge	.+10     	; 0x3caa <Lcd_ES_tdisplayNum_xy+0x17a>
		__ticks = 1;
    3ca0:	81 e0       	ldi	r24, 0x01	; 1
    3ca2:	90 e0       	ldi	r25, 0x00	; 0
    3ca4:	9e 83       	std	Y+6, r25	; 0x06
    3ca6:	8d 83       	std	Y+5, r24	; 0x05
    3ca8:	3f c0       	rjmp	.+126    	; 0x3d28 <Lcd_ES_tdisplayNum_xy+0x1f8>
	else if (__tmp > 65535)
    3caa:	6f 81       	ldd	r22, Y+7	; 0x07
    3cac:	78 85       	ldd	r23, Y+8	; 0x08
    3cae:	89 85       	ldd	r24, Y+9	; 0x09
    3cb0:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cb2:	20 e0       	ldi	r18, 0x00	; 0
    3cb4:	3f ef       	ldi	r19, 0xFF	; 255
    3cb6:	4f e7       	ldi	r20, 0x7F	; 127
    3cb8:	57 e4       	ldi	r21, 0x47	; 71
    3cba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3cbe:	18 16       	cp	r1, r24
    3cc0:	4c f5       	brge	.+82     	; 0x3d14 <Lcd_ES_tdisplayNum_xy+0x1e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3cc2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3cc4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3cc6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3cc8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3cca:	20 e0       	ldi	r18, 0x00	; 0
    3ccc:	30 e0       	ldi	r19, 0x00	; 0
    3cce:	40 e2       	ldi	r20, 0x20	; 32
    3cd0:	51 e4       	ldi	r21, 0x41	; 65
    3cd2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cd6:	dc 01       	movw	r26, r24
    3cd8:	cb 01       	movw	r24, r22
    3cda:	bc 01       	movw	r22, r24
    3cdc:	cd 01       	movw	r24, r26
    3cde:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ce2:	dc 01       	movw	r26, r24
    3ce4:	cb 01       	movw	r24, r22
    3ce6:	9e 83       	std	Y+6, r25	; 0x06
    3ce8:	8d 83       	std	Y+5, r24	; 0x05
    3cea:	0f c0       	rjmp	.+30     	; 0x3d0a <Lcd_ES_tdisplayNum_xy+0x1da>
    3cec:	80 e9       	ldi	r24, 0x90	; 144
    3cee:	91 e0       	ldi	r25, 0x01	; 1
    3cf0:	9c 83       	std	Y+4, r25	; 0x04
    3cf2:	8b 83       	std	Y+3, r24	; 0x03
    3cf4:	8b 81       	ldd	r24, Y+3	; 0x03
    3cf6:	9c 81       	ldd	r25, Y+4	; 0x04
    3cf8:	01 97       	sbiw	r24, 0x01	; 1
    3cfa:	f1 f7       	brne	.-4      	; 0x3cf8 <Lcd_ES_tdisplayNum_xy+0x1c8>
    3cfc:	9c 83       	std	Y+4, r25	; 0x04
    3cfe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d00:	8d 81       	ldd	r24, Y+5	; 0x05
    3d02:	9e 81       	ldd	r25, Y+6	; 0x06
    3d04:	01 97       	sbiw	r24, 0x01	; 1
    3d06:	9e 83       	std	Y+6, r25	; 0x06
    3d08:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d0a:	8d 81       	ldd	r24, Y+5	; 0x05
    3d0c:	9e 81       	ldd	r25, Y+6	; 0x06
    3d0e:	00 97       	sbiw	r24, 0x00	; 0
    3d10:	69 f7       	brne	.-38     	; 0x3cec <Lcd_ES_tdisplayNum_xy+0x1bc>
    3d12:	18 c0       	rjmp	.+48     	; 0x3d44 <Lcd_ES_tdisplayNum_xy+0x214>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d14:	6f 81       	ldd	r22, Y+7	; 0x07
    3d16:	78 85       	ldd	r23, Y+8	; 0x08
    3d18:	89 85       	ldd	r24, Y+9	; 0x09
    3d1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d20:	dc 01       	movw	r26, r24
    3d22:	cb 01       	movw	r24, r22
    3d24:	9e 83       	std	Y+6, r25	; 0x06
    3d26:	8d 83       	std	Y+5, r24	; 0x05
    3d28:	8d 81       	ldd	r24, Y+5	; 0x05
    3d2a:	9e 81       	ldd	r25, Y+6	; 0x06
    3d2c:	9a 83       	std	Y+2, r25	; 0x02
    3d2e:	89 83       	std	Y+1, r24	; 0x01
    3d30:	89 81       	ldd	r24, Y+1	; 0x01
    3d32:	9a 81       	ldd	r25, Y+2	; 0x02
    3d34:	01 97       	sbiw	r24, 0x01	; 1
    3d36:	f1 f7       	brne	.-4      	; 0x3d34 <Lcd_ES_tdisplayNum_xy+0x204>
    3d38:	9a 83       	std	Y+2, r25	; 0x02
    3d3a:	89 83       	std	Y+1, r24	; 0x01
    3d3c:	03 c0       	rjmp	.+6      	; 0x3d44 <Lcd_ES_tdisplayNum_xy+0x214>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
    3d3e:	81 e0       	ldi	r24, 0x01	; 1
    3d40:	8b a3       	std	Y+35, r24	; 0x23
    3d42:	1a c0       	rjmp	.+52     	; 0x3d78 <Lcd_ES_tdisplayNum_xy+0x248>
	}


	for(int j=1;j<=col;j++){
    3d44:	81 e0       	ldi	r24, 0x01	; 1
    3d46:	90 e0       	ldi	r25, 0x00	; 0
    3d48:	9e 8f       	std	Y+30, r25	; 0x1e
    3d4a:	8d 8f       	std	Y+29, r24	; 0x1d
    3d4c:	08 c0       	rjmp	.+16     	; 0x3d5e <Lcd_ES_tdisplayNum_xy+0x22e>
		Lcd_ES_tsendCmd(ShiftRight);
    3d4e:	8c e1       	ldi	r24, 0x1C	; 28
    3d50:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
	}else{
		return ES_NOT_OK;
	}


	for(int j=1;j<=col;j++){
    3d54:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3d56:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3d58:	01 96       	adiw	r24, 0x01	; 1
    3d5a:	9e 8f       	std	Y+30, r25	; 0x1e
    3d5c:	8d 8f       	std	Y+29, r24	; 0x1d
    3d5e:	8a a1       	ldd	r24, Y+34	; 0x22
    3d60:	28 2f       	mov	r18, r24
    3d62:	30 e0       	ldi	r19, 0x00	; 0
    3d64:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3d66:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3d68:	28 17       	cp	r18, r24
    3d6a:	39 07       	cpc	r19, r25
    3d6c:	84 f7       	brge	.-32     	; 0x3d4e <Lcd_ES_tdisplayNum_xy+0x21e>
		Lcd_ES_tsendCmd(ShiftRight);
	}

	Lcd_ES_tdisplayNum(num);
    3d6e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3d70:	98 a1       	ldd	r25, Y+32	; 0x20
    3d72:	0e 94 3a 1d 	call	0x3a74	; 0x3a74 <Lcd_ES_tdisplayNum>
	return ES_OK;
    3d76:	1b a2       	std	Y+35, r1	; 0x23
    3d78:	8b a1       	ldd	r24, Y+35	; 0x23

}
    3d7a:	a3 96       	adiw	r28, 0x23	; 35
    3d7c:	0f b6       	in	r0, 0x3f	; 63
    3d7e:	f8 94       	cli
    3d80:	de bf       	out	0x3e, r29	; 62
    3d82:	0f be       	out	0x3f, r0	; 63
    3d84:	cd bf       	out	0x3d, r28	; 61
    3d86:	cf 91       	pop	r28
    3d88:	df 91       	pop	r29
    3d8a:	08 95       	ret

00003d8c <Lcd_ES_tsendChar_xy>:

ES_t Lcd_ES_tsendChar_xy(u8 data,u8 row,u8 col){
    3d8c:	df 93       	push	r29
    3d8e:	cf 93       	push	r28
    3d90:	cd b7       	in	r28, 0x3d	; 61
    3d92:	de b7       	in	r29, 0x3e	; 62
    3d94:	a2 97       	sbiw	r28, 0x22	; 34
    3d96:	0f b6       	in	r0, 0x3f	; 63
    3d98:	f8 94       	cli
    3d9a:	de bf       	out	0x3e, r29	; 62
    3d9c:	0f be       	out	0x3f, r0	; 63
    3d9e:	cd bf       	out	0x3d, r28	; 61
    3da0:	8f 8f       	std	Y+31, r24	; 0x1f
    3da2:	68 a3       	std	Y+32, r22	; 0x20
    3da4:	49 a3       	std	Y+33, r20	; 0x21
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    3da6:	81 e0       	ldi	r24, 0x01	; 1
    3da8:	61 e0       	ldi	r22, 0x01	; 1
    3daa:	41 e0       	ldi	r20, 0x01	; 1
    3dac:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>


	if(row == 1){
    3db0:	88 a1       	ldd	r24, Y+32	; 0x20
    3db2:	81 30       	cpi	r24, 0x01	; 1
    3db4:	09 f0       	breq	.+2      	; 0x3db8 <Lcd_ES_tsendChar_xy+0x2c>
    3db6:	76 c0       	rjmp	.+236    	; 0x3ea4 <Lcd_ES_tsendChar_xy+0x118>
		Lcd_ES_tsendCmd(Force1stline);
    3db8:	80 e8       	ldi	r24, 0x80	; 128
    3dba:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    3dbe:	80 e0       	ldi	r24, 0x00	; 0
    3dc0:	90 e0       	ldi	r25, 0x00	; 0
    3dc2:	a0 e8       	ldi	r26, 0x80	; 128
    3dc4:	bf e3       	ldi	r27, 0x3F	; 63
    3dc6:	89 8f       	std	Y+25, r24	; 0x19
    3dc8:	9a 8f       	std	Y+26, r25	; 0x1a
    3dca:	ab 8f       	std	Y+27, r26	; 0x1b
    3dcc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3dce:	69 8d       	ldd	r22, Y+25	; 0x19
    3dd0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3dd2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3dd4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3dd6:	20 e0       	ldi	r18, 0x00	; 0
    3dd8:	30 e0       	ldi	r19, 0x00	; 0
    3dda:	4a e7       	ldi	r20, 0x7A	; 122
    3ddc:	55 e4       	ldi	r21, 0x45	; 69
    3dde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3de2:	dc 01       	movw	r26, r24
    3de4:	cb 01       	movw	r24, r22
    3de6:	8d 8b       	std	Y+21, r24	; 0x15
    3de8:	9e 8b       	std	Y+22, r25	; 0x16
    3dea:	af 8b       	std	Y+23, r26	; 0x17
    3dec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3dee:	6d 89       	ldd	r22, Y+21	; 0x15
    3df0:	7e 89       	ldd	r23, Y+22	; 0x16
    3df2:	8f 89       	ldd	r24, Y+23	; 0x17
    3df4:	98 8d       	ldd	r25, Y+24	; 0x18
    3df6:	20 e0       	ldi	r18, 0x00	; 0
    3df8:	30 e0       	ldi	r19, 0x00	; 0
    3dfa:	40 e8       	ldi	r20, 0x80	; 128
    3dfc:	5f e3       	ldi	r21, 0x3F	; 63
    3dfe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3e02:	88 23       	and	r24, r24
    3e04:	2c f4       	brge	.+10     	; 0x3e10 <Lcd_ES_tsendChar_xy+0x84>
		__ticks = 1;
    3e06:	81 e0       	ldi	r24, 0x01	; 1
    3e08:	90 e0       	ldi	r25, 0x00	; 0
    3e0a:	9c 8b       	std	Y+20, r25	; 0x14
    3e0c:	8b 8b       	std	Y+19, r24	; 0x13
    3e0e:	3f c0       	rjmp	.+126    	; 0x3e8e <Lcd_ES_tsendChar_xy+0x102>
	else if (__tmp > 65535)
    3e10:	6d 89       	ldd	r22, Y+21	; 0x15
    3e12:	7e 89       	ldd	r23, Y+22	; 0x16
    3e14:	8f 89       	ldd	r24, Y+23	; 0x17
    3e16:	98 8d       	ldd	r25, Y+24	; 0x18
    3e18:	20 e0       	ldi	r18, 0x00	; 0
    3e1a:	3f ef       	ldi	r19, 0xFF	; 255
    3e1c:	4f e7       	ldi	r20, 0x7F	; 127
    3e1e:	57 e4       	ldi	r21, 0x47	; 71
    3e20:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3e24:	18 16       	cp	r1, r24
    3e26:	4c f5       	brge	.+82     	; 0x3e7a <Lcd_ES_tsendChar_xy+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e28:	69 8d       	ldd	r22, Y+25	; 0x19
    3e2a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3e2c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3e2e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3e30:	20 e0       	ldi	r18, 0x00	; 0
    3e32:	30 e0       	ldi	r19, 0x00	; 0
    3e34:	40 e2       	ldi	r20, 0x20	; 32
    3e36:	51 e4       	ldi	r21, 0x41	; 65
    3e38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e3c:	dc 01       	movw	r26, r24
    3e3e:	cb 01       	movw	r24, r22
    3e40:	bc 01       	movw	r22, r24
    3e42:	cd 01       	movw	r24, r26
    3e44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e48:	dc 01       	movw	r26, r24
    3e4a:	cb 01       	movw	r24, r22
    3e4c:	9c 8b       	std	Y+20, r25	; 0x14
    3e4e:	8b 8b       	std	Y+19, r24	; 0x13
    3e50:	0f c0       	rjmp	.+30     	; 0x3e70 <Lcd_ES_tsendChar_xy+0xe4>
    3e52:	80 e9       	ldi	r24, 0x90	; 144
    3e54:	91 e0       	ldi	r25, 0x01	; 1
    3e56:	9a 8b       	std	Y+18, r25	; 0x12
    3e58:	89 8b       	std	Y+17, r24	; 0x11
    3e5a:	89 89       	ldd	r24, Y+17	; 0x11
    3e5c:	9a 89       	ldd	r25, Y+18	; 0x12
    3e5e:	01 97       	sbiw	r24, 0x01	; 1
    3e60:	f1 f7       	brne	.-4      	; 0x3e5e <Lcd_ES_tsendChar_xy+0xd2>
    3e62:	9a 8b       	std	Y+18, r25	; 0x12
    3e64:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e66:	8b 89       	ldd	r24, Y+19	; 0x13
    3e68:	9c 89       	ldd	r25, Y+20	; 0x14
    3e6a:	01 97       	sbiw	r24, 0x01	; 1
    3e6c:	9c 8b       	std	Y+20, r25	; 0x14
    3e6e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e70:	8b 89       	ldd	r24, Y+19	; 0x13
    3e72:	9c 89       	ldd	r25, Y+20	; 0x14
    3e74:	00 97       	sbiw	r24, 0x00	; 0
    3e76:	69 f7       	brne	.-38     	; 0x3e52 <Lcd_ES_tsendChar_xy+0xc6>
    3e78:	92 c0       	rjmp	.+292    	; 0x3f9e <Lcd_ES_tsendChar_xy+0x212>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e7a:	6d 89       	ldd	r22, Y+21	; 0x15
    3e7c:	7e 89       	ldd	r23, Y+22	; 0x16
    3e7e:	8f 89       	ldd	r24, Y+23	; 0x17
    3e80:	98 8d       	ldd	r25, Y+24	; 0x18
    3e82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e86:	dc 01       	movw	r26, r24
    3e88:	cb 01       	movw	r24, r22
    3e8a:	9c 8b       	std	Y+20, r25	; 0x14
    3e8c:	8b 8b       	std	Y+19, r24	; 0x13
    3e8e:	8b 89       	ldd	r24, Y+19	; 0x13
    3e90:	9c 89       	ldd	r25, Y+20	; 0x14
    3e92:	98 8b       	std	Y+16, r25	; 0x10
    3e94:	8f 87       	std	Y+15, r24	; 0x0f
    3e96:	8f 85       	ldd	r24, Y+15	; 0x0f
    3e98:	98 89       	ldd	r25, Y+16	; 0x10
    3e9a:	01 97       	sbiw	r24, 0x01	; 1
    3e9c:	f1 f7       	brne	.-4      	; 0x3e9a <Lcd_ES_tsendChar_xy+0x10e>
    3e9e:	98 8b       	std	Y+16, r25	; 0x10
    3ea0:	8f 87       	std	Y+15, r24	; 0x0f
    3ea2:	7d c0       	rjmp	.+250    	; 0x3f9e <Lcd_ES_tsendChar_xy+0x212>
		_delay_ms(1);
	}else if(row == 2){
    3ea4:	88 a1       	ldd	r24, Y+32	; 0x20
    3ea6:	82 30       	cpi	r24, 0x02	; 2
    3ea8:	09 f0       	breq	.+2      	; 0x3eac <Lcd_ES_tsendChar_xy+0x120>
    3eaa:	76 c0       	rjmp	.+236    	; 0x3f98 <Lcd_ES_tsendChar_xy+0x20c>
		Lcd_ES_tsendCmd(Force2ndline);
    3eac:	80 ec       	ldi	r24, 0xC0	; 192
    3eae:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    3eb2:	80 e0       	ldi	r24, 0x00	; 0
    3eb4:	90 e0       	ldi	r25, 0x00	; 0
    3eb6:	a0 e2       	ldi	r26, 0x20	; 32
    3eb8:	b1 e4       	ldi	r27, 0x41	; 65
    3eba:	8b 87       	std	Y+11, r24	; 0x0b
    3ebc:	9c 87       	std	Y+12, r25	; 0x0c
    3ebe:	ad 87       	std	Y+13, r26	; 0x0d
    3ec0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ec2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ec4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ec6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ec8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3eca:	20 e0       	ldi	r18, 0x00	; 0
    3ecc:	30 e0       	ldi	r19, 0x00	; 0
    3ece:	4a e7       	ldi	r20, 0x7A	; 122
    3ed0:	55 e4       	ldi	r21, 0x45	; 69
    3ed2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ed6:	dc 01       	movw	r26, r24
    3ed8:	cb 01       	movw	r24, r22
    3eda:	8f 83       	std	Y+7, r24	; 0x07
    3edc:	98 87       	std	Y+8, r25	; 0x08
    3ede:	a9 87       	std	Y+9, r26	; 0x09
    3ee0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3ee2:	6f 81       	ldd	r22, Y+7	; 0x07
    3ee4:	78 85       	ldd	r23, Y+8	; 0x08
    3ee6:	89 85       	ldd	r24, Y+9	; 0x09
    3ee8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3eea:	20 e0       	ldi	r18, 0x00	; 0
    3eec:	30 e0       	ldi	r19, 0x00	; 0
    3eee:	40 e8       	ldi	r20, 0x80	; 128
    3ef0:	5f e3       	ldi	r21, 0x3F	; 63
    3ef2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ef6:	88 23       	and	r24, r24
    3ef8:	2c f4       	brge	.+10     	; 0x3f04 <Lcd_ES_tsendChar_xy+0x178>
		__ticks = 1;
    3efa:	81 e0       	ldi	r24, 0x01	; 1
    3efc:	90 e0       	ldi	r25, 0x00	; 0
    3efe:	9e 83       	std	Y+6, r25	; 0x06
    3f00:	8d 83       	std	Y+5, r24	; 0x05
    3f02:	3f c0       	rjmp	.+126    	; 0x3f82 <Lcd_ES_tsendChar_xy+0x1f6>
	else if (__tmp > 65535)
    3f04:	6f 81       	ldd	r22, Y+7	; 0x07
    3f06:	78 85       	ldd	r23, Y+8	; 0x08
    3f08:	89 85       	ldd	r24, Y+9	; 0x09
    3f0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f0c:	20 e0       	ldi	r18, 0x00	; 0
    3f0e:	3f ef       	ldi	r19, 0xFF	; 255
    3f10:	4f e7       	ldi	r20, 0x7F	; 127
    3f12:	57 e4       	ldi	r21, 0x47	; 71
    3f14:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3f18:	18 16       	cp	r1, r24
    3f1a:	4c f5       	brge	.+82     	; 0x3f6e <Lcd_ES_tsendChar_xy+0x1e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f1c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f1e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3f20:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f22:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f24:	20 e0       	ldi	r18, 0x00	; 0
    3f26:	30 e0       	ldi	r19, 0x00	; 0
    3f28:	40 e2       	ldi	r20, 0x20	; 32
    3f2a:	51 e4       	ldi	r21, 0x41	; 65
    3f2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f30:	dc 01       	movw	r26, r24
    3f32:	cb 01       	movw	r24, r22
    3f34:	bc 01       	movw	r22, r24
    3f36:	cd 01       	movw	r24, r26
    3f38:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f3c:	dc 01       	movw	r26, r24
    3f3e:	cb 01       	movw	r24, r22
    3f40:	9e 83       	std	Y+6, r25	; 0x06
    3f42:	8d 83       	std	Y+5, r24	; 0x05
    3f44:	0f c0       	rjmp	.+30     	; 0x3f64 <Lcd_ES_tsendChar_xy+0x1d8>
    3f46:	80 e9       	ldi	r24, 0x90	; 144
    3f48:	91 e0       	ldi	r25, 0x01	; 1
    3f4a:	9c 83       	std	Y+4, r25	; 0x04
    3f4c:	8b 83       	std	Y+3, r24	; 0x03
    3f4e:	8b 81       	ldd	r24, Y+3	; 0x03
    3f50:	9c 81       	ldd	r25, Y+4	; 0x04
    3f52:	01 97       	sbiw	r24, 0x01	; 1
    3f54:	f1 f7       	brne	.-4      	; 0x3f52 <Lcd_ES_tsendChar_xy+0x1c6>
    3f56:	9c 83       	std	Y+4, r25	; 0x04
    3f58:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f5a:	8d 81       	ldd	r24, Y+5	; 0x05
    3f5c:	9e 81       	ldd	r25, Y+6	; 0x06
    3f5e:	01 97       	sbiw	r24, 0x01	; 1
    3f60:	9e 83       	std	Y+6, r25	; 0x06
    3f62:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f64:	8d 81       	ldd	r24, Y+5	; 0x05
    3f66:	9e 81       	ldd	r25, Y+6	; 0x06
    3f68:	00 97       	sbiw	r24, 0x00	; 0
    3f6a:	69 f7       	brne	.-38     	; 0x3f46 <Lcd_ES_tsendChar_xy+0x1ba>
    3f6c:	18 c0       	rjmp	.+48     	; 0x3f9e <Lcd_ES_tsendChar_xy+0x212>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f6e:	6f 81       	ldd	r22, Y+7	; 0x07
    3f70:	78 85       	ldd	r23, Y+8	; 0x08
    3f72:	89 85       	ldd	r24, Y+9	; 0x09
    3f74:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f76:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f7a:	dc 01       	movw	r26, r24
    3f7c:	cb 01       	movw	r24, r22
    3f7e:	9e 83       	std	Y+6, r25	; 0x06
    3f80:	8d 83       	std	Y+5, r24	; 0x05
    3f82:	8d 81       	ldd	r24, Y+5	; 0x05
    3f84:	9e 81       	ldd	r25, Y+6	; 0x06
    3f86:	9a 83       	std	Y+2, r25	; 0x02
    3f88:	89 83       	std	Y+1, r24	; 0x01
    3f8a:	89 81       	ldd	r24, Y+1	; 0x01
    3f8c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f8e:	01 97       	sbiw	r24, 0x01	; 1
    3f90:	f1 f7       	brne	.-4      	; 0x3f8e <Lcd_ES_tsendChar_xy+0x202>
    3f92:	9a 83       	std	Y+2, r25	; 0x02
    3f94:	89 83       	std	Y+1, r24	; 0x01
    3f96:	03 c0       	rjmp	.+6      	; 0x3f9e <Lcd_ES_tsendChar_xy+0x212>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
    3f98:	81 e0       	ldi	r24, 0x01	; 1
    3f9a:	8a a3       	std	Y+34, r24	; 0x22
    3f9c:	19 c0       	rjmp	.+50     	; 0x3fd0 <Lcd_ES_tsendChar_xy+0x244>
	}

	for(int j=1;j<=col;j++){
    3f9e:	81 e0       	ldi	r24, 0x01	; 1
    3fa0:	90 e0       	ldi	r25, 0x00	; 0
    3fa2:	9e 8f       	std	Y+30, r25	; 0x1e
    3fa4:	8d 8f       	std	Y+29, r24	; 0x1d
    3fa6:	08 c0       	rjmp	.+16     	; 0x3fb8 <Lcd_ES_tsendChar_xy+0x22c>
		Lcd_ES_tsendCmd(ShiftRight);
    3fa8:	8c e1       	ldi	r24, 0x1C	; 28
    3faa:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
	}

	for(int j=1;j<=col;j++){
    3fae:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3fb0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3fb2:	01 96       	adiw	r24, 0x01	; 1
    3fb4:	9e 8f       	std	Y+30, r25	; 0x1e
    3fb6:	8d 8f       	std	Y+29, r24	; 0x1d
    3fb8:	89 a1       	ldd	r24, Y+33	; 0x21
    3fba:	28 2f       	mov	r18, r24
    3fbc:	30 e0       	ldi	r19, 0x00	; 0
    3fbe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3fc0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3fc2:	28 17       	cp	r18, r24
    3fc4:	39 07       	cpc	r19, r25
    3fc6:	84 f7       	brge	.-32     	; 0x3fa8 <Lcd_ES_tsendChar_xy+0x21c>
		Lcd_ES_tsendCmd(ShiftRight);
	}
	Lcd_ES_tsendChar(data);
    3fc8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3fca:	0e 94 3d 1c 	call	0x387a	; 0x387a <Lcd_ES_tsendChar>
	return ES_OK;
    3fce:	1a a2       	std	Y+34, r1	; 0x22
    3fd0:	8a a1       	ldd	r24, Y+34	; 0x22
}
    3fd2:	a2 96       	adiw	r28, 0x22	; 34
    3fd4:	0f b6       	in	r0, 0x3f	; 63
    3fd6:	f8 94       	cli
    3fd8:	de bf       	out	0x3e, r29	; 62
    3fda:	0f be       	out	0x3f, r0	; 63
    3fdc:	cd bf       	out	0x3d, r28	; 61
    3fde:	cf 91       	pop	r28
    3fe0:	df 91       	pop	r29
    3fe2:	08 95       	ret

00003fe4 <LCD_ES_tSet_Cursor_Pos>:

static ES_t LCD_ES_tSet_Cursor_Pos(u8 row,u8 column){
    3fe4:	df 93       	push	r29
    3fe6:	cf 93       	push	r28
    3fe8:	00 d0       	rcall	.+0      	; 0x3fea <LCD_ES_tSet_Cursor_Pos+0x6>
    3fea:	00 d0       	rcall	.+0      	; 0x3fec <LCD_ES_tSet_Cursor_Pos+0x8>
    3fec:	0f 92       	push	r0
    3fee:	cd b7       	in	r28, 0x3d	; 61
    3ff0:	de b7       	in	r29, 0x3e	; 62
    3ff2:	89 83       	std	Y+1, r24	; 0x01
    3ff4:	6a 83       	std	Y+2, r22	; 0x02
	column--;
    3ff6:	8a 81       	ldd	r24, Y+2	; 0x02
    3ff8:	81 50       	subi	r24, 0x01	; 1
    3ffa:	8a 83       	std	Y+2, r24	; 0x02
	switch(row){
    3ffc:	89 81       	ldd	r24, Y+1	; 0x01
    3ffe:	28 2f       	mov	r18, r24
    4000:	30 e0       	ldi	r19, 0x00	; 0
    4002:	3d 83       	std	Y+5, r19	; 0x05
    4004:	2c 83       	std	Y+4, r18	; 0x04
    4006:	8c 81       	ldd	r24, Y+4	; 0x04
    4008:	9d 81       	ldd	r25, Y+5	; 0x05
    400a:	81 30       	cpi	r24, 0x01	; 1
    400c:	91 05       	cpc	r25, r1
    400e:	31 f0       	breq	.+12     	; 0x401c <LCD_ES_tSet_Cursor_Pos+0x38>
    4010:	2c 81       	ldd	r18, Y+4	; 0x04
    4012:	3d 81       	ldd	r19, Y+5	; 0x05
    4014:	22 30       	cpi	r18, 0x02	; 2
    4016:	31 05       	cpc	r19, r1
    4018:	31 f0       	breq	.+12     	; 0x4026 <LCD_ES_tSet_Cursor_Pos+0x42>
    401a:	0a c0       	rjmp	.+20     	; 0x4030 <LCD_ES_tSet_Cursor_Pos+0x4c>
	case 1:
		Lcd_ES_tsendCmd((0x80 + column));
    401c:	8a 81       	ldd	r24, Y+2	; 0x02
    401e:	80 58       	subi	r24, 0x80	; 128
    4020:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    4024:	08 c0       	rjmp	.+16     	; 0x4036 <LCD_ES_tSet_Cursor_Pos+0x52>
		break;
	case 2:
		Lcd_ES_tsendCmd((0xc0 + column));
    4026:	8a 81       	ldd	r24, Y+2	; 0x02
    4028:	80 54       	subi	r24, 0x40	; 64
    402a:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    402e:	03 c0       	rjmp	.+6      	; 0x4036 <LCD_ES_tSet_Cursor_Pos+0x52>
		break;
	default:
		return ES_NOT_OK;
    4030:	31 e0       	ldi	r19, 0x01	; 1
    4032:	3b 83       	std	Y+3, r19	; 0x03
    4034:	01 c0       	rjmp	.+2      	; 0x4038 <LCD_ES_tSet_Cursor_Pos+0x54>
	}
	return ES_OK;
    4036:	1b 82       	std	Y+3, r1	; 0x03
    4038:	8b 81       	ldd	r24, Y+3	; 0x03
}
    403a:	0f 90       	pop	r0
    403c:	0f 90       	pop	r0
    403e:	0f 90       	pop	r0
    4040:	0f 90       	pop	r0
    4042:	0f 90       	pop	r0
    4044:	cf 91       	pop	r28
    4046:	df 91       	pop	r29
    4048:	08 95       	ret

0000404a <LCD_ES_tGoTo>:

/************************************************************************/
ES_t LCD_ES_tGoTo(u8 Line, u8 x){
    404a:	df 93       	push	r29
    404c:	cf 93       	push	r28
    404e:	00 d0       	rcall	.+0      	; 0x4050 <LCD_ES_tGoTo+0x6>
    4050:	0f 92       	push	r0
    4052:	cd b7       	in	r28, 0x3d	; 61
    4054:	de b7       	in	r29, 0x3e	; 62
    4056:	89 83       	std	Y+1, r24	; 0x01
    4058:	6a 83       	std	Y+2, r22	; 0x02
	if(0 == Line)
    405a:	89 81       	ldd	r24, Y+1	; 0x01
    405c:	88 23       	and	r24, r24
    405e:	41 f4       	brne	.+16     	; 0x4070 <LCD_ES_tGoTo+0x26>
	{
		if ( x <=15)
    4060:	8a 81       	ldd	r24, Y+2	; 0x02
    4062:	80 31       	cpi	r24, 0x10	; 16
    4064:	48 f5       	brcc	.+82     	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		{
			Lcd_ES_tsendCmd(0x80 + x);
    4066:	8a 81       	ldd	r24, Y+2	; 0x02
    4068:	80 58       	subi	r24, 0x80	; 128
    406a:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    406e:	24 c0       	rjmp	.+72     	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		}
	}
	else if (1 == Line)
    4070:	89 81       	ldd	r24, Y+1	; 0x01
    4072:	81 30       	cpi	r24, 0x01	; 1
    4074:	41 f4       	brne	.+16     	; 0x4086 <LCD_ES_tGoTo+0x3c>
	{
		if ( x <=15)
    4076:	8a 81       	ldd	r24, Y+2	; 0x02
    4078:	80 31       	cpi	r24, 0x10	; 16
    407a:	f0 f4       	brcc	.+60     	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		{
			Lcd_ES_tsendCmd(0xC0 + x);
    407c:	8a 81       	ldd	r24, Y+2	; 0x02
    407e:	80 54       	subi	r24, 0x40	; 64
    4080:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    4084:	19 c0       	rjmp	.+50     	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		}
	}// In case of 16*4 lcd
	else if(2 == Line)
    4086:	89 81       	ldd	r24, Y+1	; 0x01
    4088:	82 30       	cpi	r24, 0x02	; 2
    408a:	41 f4       	brne	.+16     	; 0x409c <LCD_ES_tGoTo+0x52>
	{
		if ( x <=15)
    408c:	8a 81       	ldd	r24, Y+2	; 0x02
    408e:	80 31       	cpi	r24, 0x10	; 16
    4090:	98 f4       	brcc	.+38     	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		{
			Lcd_ES_tsendCmd(0x90 + x);
    4092:	8a 81       	ldd	r24, Y+2	; 0x02
    4094:	80 57       	subi	r24, 0x70	; 112
    4096:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    409a:	0e c0       	rjmp	.+28     	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		}
	}else if(3 == Line)
    409c:	89 81       	ldd	r24, Y+1	; 0x01
    409e:	83 30       	cpi	r24, 0x03	; 3
    40a0:	41 f4       	brne	.+16     	; 0x40b2 <LCD_ES_tGoTo+0x68>
	{
		if ( x <=15)
    40a2:	8a 81       	ldd	r24, Y+2	; 0x02
    40a4:	80 31       	cpi	r24, 0x10	; 16
    40a6:	40 f4       	brcc	.+16     	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		{
			Lcd_ES_tsendCmd(0xD0 + x);
    40a8:	8a 81       	ldd	r24, Y+2	; 0x02
    40aa:	80 53       	subi	r24, 0x30	; 48
    40ac:	0e 94 8e 1b 	call	0x371c	; 0x371c <Lcd_ES_tsendCmd>
    40b0:	03 c0       	rjmp	.+6      	; 0x40b8 <LCD_ES_tGoTo+0x6e>
		}
	}
	else{
		return ES_NOT_OK;
    40b2:	81 e0       	ldi	r24, 0x01	; 1
    40b4:	8b 83       	std	Y+3, r24	; 0x03
    40b6:	01 c0       	rjmp	.+2      	; 0x40ba <LCD_ES_tGoTo+0x70>
	}
	return ES_OK;
    40b8:	1b 82       	std	Y+3, r1	; 0x03
    40ba:	8b 81       	ldd	r24, Y+3	; 0x03
}
    40bc:	0f 90       	pop	r0
    40be:	0f 90       	pop	r0
    40c0:	0f 90       	pop	r0
    40c2:	cf 91       	pop	r28
    40c4:	df 91       	pop	r29
    40c6:	08 95       	ret

000040c8 <KPD_ES_tGetKeyPressed>:
// To avoid the unarrangement and uncontiguous
const u8 KPD_Au8RowsPins[4] = {KPD_U8_R1,KPD_U8_R2,KPD_U8_R3,KPD_U8_R4};
const u8 KPD_Au8ColsPins[4] = {KPD_U8_C1,KPD_U8_C2,KPD_U8_C3,KPD_U8_C4};

ES_t KPD_ES_tGetKeyPressed(u8 *copy_pu8ReturnedKey)
{
    40c8:	df 93       	push	r29
    40ca:	cf 93       	push	r28
    40cc:	cd b7       	in	r28, 0x3d	; 61
    40ce:	de b7       	in	r29, 0x3e	; 62
    40d0:	65 97       	sbiw	r28, 0x15	; 21
    40d2:	0f b6       	in	r0, 0x3f	; 63
    40d4:	f8 94       	cli
    40d6:	de bf       	out	0x3e, r29	; 62
    40d8:	0f be       	out	0x3f, r0	; 63
    40da:	cd bf       	out	0x3d, r28	; 61
    40dc:	9c 8b       	std	Y+20, r25	; 0x14
    40de:	8b 8b       	std	Y+19, r24	; 0x13
	*copy_pu8ReturnedKey = KPD_U8_NOT_PRESSED;
    40e0:	eb 89       	ldd	r30, Y+19	; 0x13
    40e2:	fc 89       	ldd	r31, Y+20	; 0x14
    40e4:	8f ef       	ldi	r24, 0xFF	; 255
    40e6:	80 83       	st	Z, r24
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinVal,Local_u8Flag = LOW;
    40e8:	1f 86       	std	Y+15, r1	; 0x0f
	if(copy_pu8ReturnedKey != NULL)
    40ea:	8b 89       	ldd	r24, Y+19	; 0x13
    40ec:	9c 89       	ldd	r25, Y+20	; 0x14
    40ee:	00 97       	sbiw	r24, 0x00	; 0
    40f0:	09 f4       	brne	.+2      	; 0x40f4 <KPD_ES_tGetKeyPressed+0x2c>
    40f2:	ed c0       	rjmp	.+474    	; 0x42ce <KPD_ES_tGetKeyPressed+0x206>
	{
		/* Activation of each row "for loop" */
		for(Local_u8RowsCounter=INIT;Local_u8RowsCounter<ROWS_NUM;Local_u8RowsCounter++)
    40f4:	19 8a       	std	Y+17, r1	; 0x11
    40f6:	e5 c0       	rjmp	.+458    	; 0x42c2 <KPD_ES_tGetKeyPressed+0x1fa>
		{
			// Activate row
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],LOW);
    40f8:	89 89       	ldd	r24, Y+17	; 0x11
    40fa:	88 2f       	mov	r24, r24
    40fc:	90 e0       	ldi	r25, 0x00	; 0
    40fe:	fc 01       	movw	r30, r24
    4100:	e6 51       	subi	r30, 0x16	; 22
    4102:	fe 4f       	sbci	r31, 0xFE	; 254
    4104:	90 81       	ld	r25, Z
    4106:	80 e0       	ldi	r24, 0x00	; 0
    4108:	69 2f       	mov	r22, r25
    410a:	40 e0       	ldi	r20, 0x00	; 0
    410c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			// Check which input pin has zero "pressed"
			// by reading 4 pins input "columns"
			for(Local_u8ColsCounter=INIT;Local_u8ColsCounter<COLS_NUM;Local_u8ColsCounter++)
    4110:	18 8a       	std	Y+16, r1	; 0x10
    4112:	c1 c0       	rjmp	.+386    	; 0x4296 <KPD_ES_tGetKeyPressed+0x1ce>
			{
				DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);
    4114:	88 89       	ldd	r24, Y+16	; 0x10
    4116:	88 2f       	mov	r24, r24
    4118:	90 e0       	ldi	r25, 0x00	; 0
    411a:	fc 01       	movw	r30, r24
    411c:	e2 51       	subi	r30, 0x12	; 18
    411e:	fe 4f       	sbci	r31, 0xFE	; 254
    4120:	90 81       	ld	r25, Z
    4122:	9e 01       	movw	r18, r28
    4124:	2e 5e       	subi	r18, 0xEE	; 238
    4126:	3f 4f       	sbci	r19, 0xFF	; 255
    4128:	83 e0       	ldi	r24, 0x03	; 3
    412a:	69 2f       	mov	r22, r25
    412c:	a9 01       	movw	r20, r18
    412e:	0e 94 ac 11 	call	0x2358	; 0x2358 <DIO_ES_tGetPinValue>
				if(Local_u8PinVal == LOW){ /* Switch is pressed */
    4132:	8a 89       	ldd	r24, Y+18	; 0x12
    4134:	88 23       	and	r24, r24
    4136:	09 f0       	breq	.+2      	; 0x413a <KPD_ES_tGetKeyPressed+0x72>
    4138:	ab c0       	rjmp	.+342    	; 0x4290 <KPD_ES_tGetKeyPressed+0x1c8>
    413a:	80 e0       	ldi	r24, 0x00	; 0
    413c:	90 e0       	ldi	r25, 0x00	; 0
    413e:	a0 ea       	ldi	r26, 0xA0	; 160
    4140:	b1 e4       	ldi	r27, 0x41	; 65
    4142:	8b 87       	std	Y+11, r24	; 0x0b
    4144:	9c 87       	std	Y+12, r25	; 0x0c
    4146:	ad 87       	std	Y+13, r26	; 0x0d
    4148:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    414a:	6b 85       	ldd	r22, Y+11	; 0x0b
    414c:	7c 85       	ldd	r23, Y+12	; 0x0c
    414e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4150:	9e 85       	ldd	r25, Y+14	; 0x0e
    4152:	20 e0       	ldi	r18, 0x00	; 0
    4154:	30 e0       	ldi	r19, 0x00	; 0
    4156:	4a e7       	ldi	r20, 0x7A	; 122
    4158:	55 e4       	ldi	r21, 0x45	; 69
    415a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    415e:	dc 01       	movw	r26, r24
    4160:	cb 01       	movw	r24, r22
    4162:	8f 83       	std	Y+7, r24	; 0x07
    4164:	98 87       	std	Y+8, r25	; 0x08
    4166:	a9 87       	std	Y+9, r26	; 0x09
    4168:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    416a:	6f 81       	ldd	r22, Y+7	; 0x07
    416c:	78 85       	ldd	r23, Y+8	; 0x08
    416e:	89 85       	ldd	r24, Y+9	; 0x09
    4170:	9a 85       	ldd	r25, Y+10	; 0x0a
    4172:	20 e0       	ldi	r18, 0x00	; 0
    4174:	30 e0       	ldi	r19, 0x00	; 0
    4176:	40 e8       	ldi	r20, 0x80	; 128
    4178:	5f e3       	ldi	r21, 0x3F	; 63
    417a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    417e:	88 23       	and	r24, r24
    4180:	2c f4       	brge	.+10     	; 0x418c <KPD_ES_tGetKeyPressed+0xc4>
		__ticks = 1;
    4182:	81 e0       	ldi	r24, 0x01	; 1
    4184:	90 e0       	ldi	r25, 0x00	; 0
    4186:	9e 83       	std	Y+6, r25	; 0x06
    4188:	8d 83       	std	Y+5, r24	; 0x05
    418a:	3f c0       	rjmp	.+126    	; 0x420a <KPD_ES_tGetKeyPressed+0x142>
	else if (__tmp > 65535)
    418c:	6f 81       	ldd	r22, Y+7	; 0x07
    418e:	78 85       	ldd	r23, Y+8	; 0x08
    4190:	89 85       	ldd	r24, Y+9	; 0x09
    4192:	9a 85       	ldd	r25, Y+10	; 0x0a
    4194:	20 e0       	ldi	r18, 0x00	; 0
    4196:	3f ef       	ldi	r19, 0xFF	; 255
    4198:	4f e7       	ldi	r20, 0x7F	; 127
    419a:	57 e4       	ldi	r21, 0x47	; 71
    419c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    41a0:	18 16       	cp	r1, r24
    41a2:	4c f5       	brge	.+82     	; 0x41f6 <KPD_ES_tGetKeyPressed+0x12e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41a4:	6b 85       	ldd	r22, Y+11	; 0x0b
    41a6:	7c 85       	ldd	r23, Y+12	; 0x0c
    41a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    41aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    41ac:	20 e0       	ldi	r18, 0x00	; 0
    41ae:	30 e0       	ldi	r19, 0x00	; 0
    41b0:	40 e2       	ldi	r20, 0x20	; 32
    41b2:	51 e4       	ldi	r21, 0x41	; 65
    41b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41b8:	dc 01       	movw	r26, r24
    41ba:	cb 01       	movw	r24, r22
    41bc:	bc 01       	movw	r22, r24
    41be:	cd 01       	movw	r24, r26
    41c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41c4:	dc 01       	movw	r26, r24
    41c6:	cb 01       	movw	r24, r22
    41c8:	9e 83       	std	Y+6, r25	; 0x06
    41ca:	8d 83       	std	Y+5, r24	; 0x05
    41cc:	0f c0       	rjmp	.+30     	; 0x41ec <KPD_ES_tGetKeyPressed+0x124>
    41ce:	80 e9       	ldi	r24, 0x90	; 144
    41d0:	91 e0       	ldi	r25, 0x01	; 1
    41d2:	9c 83       	std	Y+4, r25	; 0x04
    41d4:	8b 83       	std	Y+3, r24	; 0x03
    41d6:	8b 81       	ldd	r24, Y+3	; 0x03
    41d8:	9c 81       	ldd	r25, Y+4	; 0x04
    41da:	01 97       	sbiw	r24, 0x01	; 1
    41dc:	f1 f7       	brne	.-4      	; 0x41da <KPD_ES_tGetKeyPressed+0x112>
    41de:	9c 83       	std	Y+4, r25	; 0x04
    41e0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41e2:	8d 81       	ldd	r24, Y+5	; 0x05
    41e4:	9e 81       	ldd	r25, Y+6	; 0x06
    41e6:	01 97       	sbiw	r24, 0x01	; 1
    41e8:	9e 83       	std	Y+6, r25	; 0x06
    41ea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41ec:	8d 81       	ldd	r24, Y+5	; 0x05
    41ee:	9e 81       	ldd	r25, Y+6	; 0x06
    41f0:	00 97       	sbiw	r24, 0x00	; 0
    41f2:	69 f7       	brne	.-38     	; 0x41ce <KPD_ES_tGetKeyPressed+0x106>
    41f4:	14 c0       	rjmp	.+40     	; 0x421e <KPD_ES_tGetKeyPressed+0x156>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41f6:	6f 81       	ldd	r22, Y+7	; 0x07
    41f8:	78 85       	ldd	r23, Y+8	; 0x08
    41fa:	89 85       	ldd	r24, Y+9	; 0x09
    41fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    41fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4202:	dc 01       	movw	r26, r24
    4204:	cb 01       	movw	r24, r22
    4206:	9e 83       	std	Y+6, r25	; 0x06
    4208:	8d 83       	std	Y+5, r24	; 0x05
    420a:	8d 81       	ldd	r24, Y+5	; 0x05
    420c:	9e 81       	ldd	r25, Y+6	; 0x06
    420e:	9a 83       	std	Y+2, r25	; 0x02
    4210:	89 83       	std	Y+1, r24	; 0x01
    4212:	89 81       	ldd	r24, Y+1	; 0x01
    4214:	9a 81       	ldd	r25, Y+2	; 0x02
    4216:	01 97       	sbiw	r24, 0x01	; 1
    4218:	f1 f7       	brne	.-4      	; 0x4216 <KPD_ES_tGetKeyPressed+0x14e>
    421a:	9a 83       	std	Y+2, r25	; 0x02
    421c:	89 83       	std	Y+1, r24	; 0x01
					/* The switch which reaches between the activated
					 * Column and the pressed key */
					_delay_ms(20);   // Debouncing
					// Check if the pin is still low "problem of multiple display"
					DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
    421e:	88 89       	ldd	r24, Y+16	; 0x10
    4220:	88 2f       	mov	r24, r24
    4222:	90 e0       	ldi	r25, 0x00	; 0
    4224:	fc 01       	movw	r30, r24
    4226:	e2 51       	subi	r30, 0x12	; 18
    4228:	fe 4f       	sbci	r31, 0xFE	; 254
    422a:	90 81       	ld	r25, Z
    422c:	9e 01       	movw	r18, r28
    422e:	2e 5e       	subi	r18, 0xEE	; 238
    4230:	3f 4f       	sbci	r19, 0xFF	; 255
    4232:	83 e0       	ldi	r24, 0x03	; 3
    4234:	69 2f       	mov	r22, r25
    4236:	a9 01       	movw	r20, r18
    4238:	0e 94 ac 11 	call	0x2358	; 0x2358 <DIO_ES_tGetPinValue>
    423c:	0f c0       	rjmp	.+30     	; 0x425c <KPD_ES_tGetKeyPressed+0x194>
					// will not get out of the while until he raised his hand "Value = HIGH"
					// You want to let stuck the code here until the value equals high
					while(Local_u8PinVal == LOW){
						// Continues reading until the value equals high
						DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
    423e:	88 89       	ldd	r24, Y+16	; 0x10
    4240:	88 2f       	mov	r24, r24
    4242:	90 e0       	ldi	r25, 0x00	; 0
    4244:	fc 01       	movw	r30, r24
    4246:	e2 51       	subi	r30, 0x12	; 18
    4248:	fe 4f       	sbci	r31, 0xFE	; 254
    424a:	90 81       	ld	r25, Z
    424c:	9e 01       	movw	r18, r28
    424e:	2e 5e       	subi	r18, 0xEE	; 238
    4250:	3f 4f       	sbci	r19, 0xFF	; 255
    4252:	83 e0       	ldi	r24, 0x03	; 3
    4254:	69 2f       	mov	r22, r25
    4256:	a9 01       	movw	r20, r18
    4258:	0e 94 ac 11 	call	0x2358	; 0x2358 <DIO_ES_tGetPinValue>
					_delay_ms(20);   // Debouncing
					// Check if the pin is still low "problem of multiple display"
					DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
					// will not get out of the while until he raised his hand "Value = HIGH"
					// You want to let stuck the code here until the value equals high
					while(Local_u8PinVal == LOW){
    425c:	8a 89       	ldd	r24, Y+18	; 0x12
    425e:	88 23       	and	r24, r24
    4260:	71 f3       	breq	.-36     	; 0x423e <KPD_ES_tGetKeyPressed+0x176>
						// Continues reading until the value equals high
						DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
					}
					*copy_pu8ReturnedKey = KPD_Au8Keys[Local_u8RowsCounter][Local_u8ColsCounter];
    4262:	89 89       	ldd	r24, Y+17	; 0x11
    4264:	48 2f       	mov	r20, r24
    4266:	50 e0       	ldi	r21, 0x00	; 0
    4268:	88 89       	ldd	r24, Y+16	; 0x10
    426a:	28 2f       	mov	r18, r24
    426c:	30 e0       	ldi	r19, 0x00	; 0
    426e:	ca 01       	movw	r24, r20
    4270:	88 0f       	add	r24, r24
    4272:	99 1f       	adc	r25, r25
    4274:	88 0f       	add	r24, r24
    4276:	99 1f       	adc	r25, r25
    4278:	82 0f       	add	r24, r18
    427a:	93 1f       	adc	r25, r19
    427c:	fc 01       	movw	r30, r24
    427e:	e6 52       	subi	r30, 0x26	; 38
    4280:	fe 4f       	sbci	r31, 0xFE	; 254
    4282:	80 81       	ld	r24, Z
    4284:	eb 89       	ldd	r30, Y+19	; 0x13
    4286:	fc 89       	ldd	r31, Y+20	; 0x14
    4288:	80 83       	st	Z, r24
					Local_u8Flag = HIGH;
    428a:	81 e0       	ldi	r24, 0x01	; 1
    428c:	8f 87       	std	Y+15, r24	; 0x0f
    428e:	07 c0       	rjmp	.+14     	; 0x429e <KPD_ES_tGetKeyPressed+0x1d6>
		{
			// Activate row
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],LOW);
			// Check which input pin has zero "pressed"
			// by reading 4 pins input "columns"
			for(Local_u8ColsCounter=INIT;Local_u8ColsCounter<COLS_NUM;Local_u8ColsCounter++)
    4290:	88 89       	ldd	r24, Y+16	; 0x10
    4292:	8f 5f       	subi	r24, 0xFF	; 255
    4294:	88 8b       	std	Y+16, r24	; 0x10
    4296:	88 89       	ldd	r24, Y+16	; 0x10
    4298:	84 30       	cpi	r24, 0x04	; 4
    429a:	08 f4       	brcc	.+2      	; 0x429e <KPD_ES_tGetKeyPressed+0x1d6>
    429c:	3b cf       	rjmp	.-394    	; 0x4114 <KPD_ES_tGetKeyPressed+0x4c>
					Local_u8Flag = HIGH;
					break;
				}
			}
			// Deactivate ROW
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],HIGH);
    429e:	89 89       	ldd	r24, Y+17	; 0x11
    42a0:	88 2f       	mov	r24, r24
    42a2:	90 e0       	ldi	r25, 0x00	; 0
    42a4:	fc 01       	movw	r30, r24
    42a6:	e6 51       	subi	r30, 0x16	; 22
    42a8:	fe 4f       	sbci	r31, 0xFE	; 254
    42aa:	90 81       	ld	r25, Z
    42ac:	80 e0       	ldi	r24, 0x00	; 0
    42ae:	69 2f       	mov	r22, r25
    42b0:	41 e0       	ldi	r20, 0x01	; 1
    42b2:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			if(Local_u8Flag == HIGH)
    42b6:	8f 85       	ldd	r24, Y+15	; 0x0f
    42b8:	81 30       	cpi	r24, 0x01	; 1
    42ba:	39 f0       	breq	.+14     	; 0x42ca <KPD_ES_tGetKeyPressed+0x202>
	*copy_pu8ReturnedKey = KPD_U8_NOT_PRESSED;
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinVal,Local_u8Flag = LOW;
	if(copy_pu8ReturnedKey != NULL)
	{
		/* Activation of each row "for loop" */
		for(Local_u8RowsCounter=INIT;Local_u8RowsCounter<ROWS_NUM;Local_u8RowsCounter++)
    42bc:	89 89       	ldd	r24, Y+17	; 0x11
    42be:	8f 5f       	subi	r24, 0xFF	; 255
    42c0:	89 8b       	std	Y+17, r24	; 0x11
    42c2:	89 89       	ldd	r24, Y+17	; 0x11
    42c4:	84 30       	cpi	r24, 0x04	; 4
    42c6:	08 f4       	brcc	.+2      	; 0x42ca <KPD_ES_tGetKeyPressed+0x202>
    42c8:	17 cf       	rjmp	.-466    	; 0x40f8 <KPD_ES_tGetKeyPressed+0x30>


	}else{
		return ES_NOT_OK;
	}
	return ES_OK;
    42ca:	1d 8a       	std	Y+21, r1	; 0x15
    42cc:	02 c0       	rjmp	.+4      	; 0x42d2 <KPD_ES_tGetKeyPressed+0x20a>
				break;
		}


	}else{
		return ES_NOT_OK;
    42ce:	81 e0       	ldi	r24, 0x01	; 1
    42d0:	8d 8b       	std	Y+21, r24	; 0x15
    42d2:	8d 89       	ldd	r24, Y+21	; 0x15
	}
	return ES_OK;
}
    42d4:	65 96       	adiw	r28, 0x15	; 21
    42d6:	0f b6       	in	r0, 0x3f	; 63
    42d8:	f8 94       	cli
    42da:	de bf       	out	0x3e, r29	; 62
    42dc:	0f be       	out	0x3f, r0	; 63
    42de:	cd bf       	out	0x3d, r28	; 61
    42e0:	cf 91       	pop	r28
    42e2:	df 91       	pop	r29
    42e4:	08 95       	ret

000042e6 <DC_Motor_Init>:
#include "DC_Motor.h"
#include "DC_MotorCfg.h"


ES_t DC_Motor_Init(DC_MOTOR_Index Motor)
{
    42e6:	df 93       	push	r29
    42e8:	cf 93       	push	r28
    42ea:	00 d0       	rcall	.+0      	; 0x42ec <DC_Motor_Init+0x6>
    42ec:	cd b7       	in	r28, 0x3d	; 61
    42ee:	de b7       	in	r29, 0x3e	; 62
    42f0:	89 83       	std	Y+1, r24	; 0x01
	if(Motor == DC_MOTOR_0){
    42f2:	89 81       	ldd	r24, Y+1	; 0x01
    42f4:	88 23       	and	r24, r24
    42f6:	59 f4       	brne	.+22     	; 0x430e <DC_Motor_Init+0x28>
		DIO_ES_tSetPinDirection(DC_MOTOR_REG, IN1, OUTPUT);
    42f8:	82 e0       	ldi	r24, 0x02	; 2
    42fa:	61 e0       	ldi	r22, 0x01	; 1
    42fc:	41 e0       	ldi	r20, 0x01	; 1
    42fe:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(DC_MOTOR_REG, IN2, OUTPUT);
    4302:	82 e0       	ldi	r24, 0x02	; 2
    4304:	62 e0       	ldi	r22, 0x02	; 2
    4306:	41 e0       	ldi	r20, 0x01	; 1
    4308:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
    430c:	11 c0       	rjmp	.+34     	; 0x4330 <DC_Motor_Init+0x4a>
	}else if(Motor == DC_MOTOR_1){
    430e:	89 81       	ldd	r24, Y+1	; 0x01
    4310:	81 30       	cpi	r24, 0x01	; 1
    4312:	59 f4       	brne	.+22     	; 0x432a <DC_Motor_Init+0x44>
		DIO_ES_tSetPinDirection(DC_MOTOR_REG, IN3, OUTPUT);
    4314:	82 e0       	ldi	r24, 0x02	; 2
    4316:	63 e0       	ldi	r22, 0x03	; 3
    4318:	41 e0       	ldi	r20, 0x01	; 1
    431a:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(DC_MOTOR_REG, IN4, OUTPUT);
    431e:	82 e0       	ldi	r24, 0x02	; 2
    4320:	64 e0       	ldi	r22, 0x04	; 4
    4322:	41 e0       	ldi	r20, 0x01	; 1
    4324:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <DIO_ES_tSetPinDirection>
    4328:	03 c0       	rjmp	.+6      	; 0x4330 <DC_Motor_Init+0x4a>
	}else{
		return ES_NOT_OK;
    432a:	81 e0       	ldi	r24, 0x01	; 1
    432c:	8a 83       	std	Y+2, r24	; 0x02
    432e:	01 c0       	rjmp	.+2      	; 0x4332 <DC_Motor_Init+0x4c>
	}
	return ES_OK;
    4330:	1a 82       	std	Y+2, r1	; 0x02
    4332:	8a 81       	ldd	r24, Y+2	; 0x02
}
    4334:	0f 90       	pop	r0
    4336:	0f 90       	pop	r0
    4338:	cf 91       	pop	r28
    433a:	df 91       	pop	r29
    433c:	08 95       	ret

0000433e <DC_Motor_Stop>:


ES_t DC_Motor_Stop(DC_MOTOR_Index Motor)
{
    433e:	df 93       	push	r29
    4340:	cf 93       	push	r28
    4342:	00 d0       	rcall	.+0      	; 0x4344 <DC_Motor_Stop+0x6>
    4344:	cd b7       	in	r28, 0x3d	; 61
    4346:	de b7       	in	r29, 0x3e	; 62
    4348:	89 83       	std	Y+1, r24	; 0x01
	if(Motor == DC_MOTOR_0){
    434a:	89 81       	ldd	r24, Y+1	; 0x01
    434c:	88 23       	and	r24, r24
    434e:	59 f4       	brne	.+22     	; 0x4366 <DC_Motor_Stop+0x28>
		DIO_ES_tSetPinValue(DC_MOTOR_REG, IN1, LOW);
    4350:	82 e0       	ldi	r24, 0x02	; 2
    4352:	61 e0       	ldi	r22, 0x01	; 1
    4354:	40 e0       	ldi	r20, 0x00	; 0
    4356:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(DC_MOTOR_REG, IN2, LOW);
    435a:	82 e0       	ldi	r24, 0x02	; 2
    435c:	62 e0       	ldi	r22, 0x02	; 2
    435e:	40 e0       	ldi	r20, 0x00	; 0
    4360:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    4364:	11 c0       	rjmp	.+34     	; 0x4388 <DC_Motor_Stop+0x4a>
	}else if(Motor == DC_MOTOR_1){
    4366:	89 81       	ldd	r24, Y+1	; 0x01
    4368:	81 30       	cpi	r24, 0x01	; 1
    436a:	59 f4       	brne	.+22     	; 0x4382 <DC_Motor_Stop+0x44>
		DIO_ES_tSetPinValue(DC_MOTOR_REG, IN3, LOW);
    436c:	82 e0       	ldi	r24, 0x02	; 2
    436e:	63 e0       	ldi	r22, 0x03	; 3
    4370:	40 e0       	ldi	r20, 0x00	; 0
    4372:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
		DIO_ES_tSetPinValue(DC_MOTOR_REG, IN4, LOW);
    4376:	82 e0       	ldi	r24, 0x02	; 2
    4378:	64 e0       	ldi	r22, 0x04	; 4
    437a:	40 e0       	ldi	r20, 0x00	; 0
    437c:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    4380:	03 c0       	rjmp	.+6      	; 0x4388 <DC_Motor_Stop+0x4a>
	}else{
		return ES_NOT_OK;
    4382:	81 e0       	ldi	r24, 0x01	; 1
    4384:	8a 83       	std	Y+2, r24	; 0x02
    4386:	01 c0       	rjmp	.+2      	; 0x438a <DC_Motor_Stop+0x4c>
	}
	return ES_OK;
    4388:	1a 82       	std	Y+2, r1	; 0x02
    438a:	8a 81       	ldd	r24, Y+2	; 0x02
}
    438c:	0f 90       	pop	r0
    438e:	0f 90       	pop	r0
    4390:	cf 91       	pop	r28
    4392:	df 91       	pop	r29
    4394:	08 95       	ret

00004396 <DC_Motor_Move>:


ES_t DC_Motor_Move(DC_MOTOR_Index Motor,DC_MOTOR_Cfg MotorCfg)
{
    4396:	df 93       	push	r29
    4398:	cf 93       	push	r28
    439a:	00 d0       	rcall	.+0      	; 0x439c <DC_Motor_Move+0x6>
    439c:	00 d0       	rcall	.+0      	; 0x439e <DC_Motor_Move+0x8>
    439e:	0f 92       	push	r0
    43a0:	cd b7       	in	r28, 0x3d	; 61
    43a2:	de b7       	in	r29, 0x3e	; 62
    43a4:	89 83       	std	Y+1, r24	; 0x01
    43a6:	6a 83       	std	Y+2, r22	; 0x02
	switch(MotorCfg){
    43a8:	8a 81       	ldd	r24, Y+2	; 0x02
    43aa:	28 2f       	mov	r18, r24
    43ac:	30 e0       	ldi	r19, 0x00	; 0
    43ae:	3d 83       	std	Y+5, r19	; 0x05
    43b0:	2c 83       	std	Y+4, r18	; 0x04
    43b2:	8c 81       	ldd	r24, Y+4	; 0x04
    43b4:	9d 81       	ldd	r25, Y+5	; 0x05
    43b6:	00 97       	sbiw	r24, 0x00	; 0
    43b8:	31 f0       	breq	.+12     	; 0x43c6 <DC_Motor_Move+0x30>
    43ba:	2c 81       	ldd	r18, Y+4	; 0x04
    43bc:	3d 81       	ldd	r19, Y+5	; 0x05
    43be:	21 30       	cpi	r18, 0x01	; 1
    43c0:	31 05       	cpc	r19, r1
    43c2:	e9 f0       	breq	.+58     	; 0x43fe <DC_Motor_Move+0x68>
    43c4:	38 c0       	rjmp	.+112    	; 0x4436 <DC_Motor_Move+0xa0>
	case DC_MOTOR_CW:
		if(Motor == DC_MOTOR_0){
    43c6:	89 81       	ldd	r24, Y+1	; 0x01
    43c8:	88 23       	and	r24, r24
    43ca:	59 f4       	brne	.+22     	; 0x43e2 <DC_Motor_Move+0x4c>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN1, HIGH);
    43cc:	82 e0       	ldi	r24, 0x02	; 2
    43ce:	61 e0       	ldi	r22, 0x01	; 1
    43d0:	41 e0       	ldi	r20, 0x01	; 1
    43d2:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN2, LOW);
    43d6:	82 e0       	ldi	r24, 0x02	; 2
    43d8:	62 e0       	ldi	r22, 0x02	; 2
    43da:	40 e0       	ldi	r20, 0x00	; 0
    43dc:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    43e0:	2d c0       	rjmp	.+90     	; 0x443c <DC_Motor_Move+0xa6>
		}else if(Motor == DC_MOTOR_1){
    43e2:	89 81       	ldd	r24, Y+1	; 0x01
    43e4:	81 30       	cpi	r24, 0x01	; 1
    43e6:	51 f5       	brne	.+84     	; 0x443c <DC_Motor_Move+0xa6>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN3, HIGH);
    43e8:	82 e0       	ldi	r24, 0x02	; 2
    43ea:	63 e0       	ldi	r22, 0x03	; 3
    43ec:	41 e0       	ldi	r20, 0x01	; 1
    43ee:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN4, LOW);
    43f2:	82 e0       	ldi	r24, 0x02	; 2
    43f4:	64 e0       	ldi	r22, 0x04	; 4
    43f6:	40 e0       	ldi	r20, 0x00	; 0
    43f8:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    43fc:	1f c0       	rjmp	.+62     	; 0x443c <DC_Motor_Move+0xa6>
		}
		break;
	case DC_MOTOR_CCW:
		if(Motor == DC_MOTOR_0){
    43fe:	89 81       	ldd	r24, Y+1	; 0x01
    4400:	88 23       	and	r24, r24
    4402:	59 f4       	brne	.+22     	; 0x441a <DC_Motor_Move+0x84>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN1, LOW);
    4404:	82 e0       	ldi	r24, 0x02	; 2
    4406:	61 e0       	ldi	r22, 0x01	; 1
    4408:	40 e0       	ldi	r20, 0x00	; 0
    440a:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN2, HIGH);
    440e:	82 e0       	ldi	r24, 0x02	; 2
    4410:	62 e0       	ldi	r22, 0x02	; 2
    4412:	41 e0       	ldi	r20, 0x01	; 1
    4414:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    4418:	11 c0       	rjmp	.+34     	; 0x443c <DC_Motor_Move+0xa6>
		}else if(Motor == DC_MOTOR_1){
    441a:	89 81       	ldd	r24, Y+1	; 0x01
    441c:	81 30       	cpi	r24, 0x01	; 1
    441e:	71 f4       	brne	.+28     	; 0x443c <DC_Motor_Move+0xa6>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN3, LOW);
    4420:	82 e0       	ldi	r24, 0x02	; 2
    4422:	63 e0       	ldi	r22, 0x03	; 3
    4424:	40 e0       	ldi	r20, 0x00	; 0
    4426:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			DIO_ES_tSetPinValue(DC_MOTOR_REG, IN4, HIGH);
    442a:	82 e0       	ldi	r24, 0x02	; 2
    442c:	64 e0       	ldi	r22, 0x04	; 4
    442e:	41 e0       	ldi	r20, 0x01	; 1
    4430:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
    4434:	03 c0       	rjmp	.+6      	; 0x443c <DC_Motor_Move+0xa6>
		}
		break;
	default:
		return ES_NOT_OK;
    4436:	31 e0       	ldi	r19, 0x01	; 1
    4438:	3b 83       	std	Y+3, r19	; 0x03
    443a:	01 c0       	rjmp	.+2      	; 0x443e <DC_Motor_Move+0xa8>
	}
	return ES_OK;
    443c:	1b 82       	std	Y+3, r1	; 0x03
    443e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    4440:	0f 90       	pop	r0
    4442:	0f 90       	pop	r0
    4444:	0f 90       	pop	r0
    4446:	0f 90       	pop	r0
    4448:	0f 90       	pop	r0
    444a:	cf 91       	pop	r28
    444c:	df 91       	pop	r29
    444e:	08 95       	ret

00004450 <DC_Motor_SetSpeed>:


ES_t DC_Motor_SetSpeed(DC_MOTOR_Index Motor, u8 Speed)
{
    4450:	df 93       	push	r29
    4452:	cf 93       	push	r28
    4454:	cd b7       	in	r28, 0x3d	; 61
    4456:	de b7       	in	r29, 0x3e	; 62
    4458:	2c 97       	sbiw	r28, 0x0c	; 12
    445a:	0f b6       	in	r0, 0x3f	; 63
    445c:	f8 94       	cli
    445e:	de bf       	out	0x3e, r29	; 62
    4460:	0f be       	out	0x3f, r0	; 63
    4462:	cd bf       	out	0x3d, r28	; 61
    4464:	8e 83       	std	Y+6, r24	; 0x06
    4466:	6f 83       	std	Y+7, r22	; 0x07
	TIMER0_Config_t Timer0Cfg = {TIMER0_PHASE_CORRECT_MODE, TIMER0_PRESCALAR_64, OC0_NON_INVERTING, TOIE0_DISABLE, OCIE0_DISABLE};
    4468:	ce 01       	movw	r24, r28
    446a:	01 96       	adiw	r24, 0x01	; 1
    446c:	99 87       	std	Y+9, r25	; 0x09
    446e:	88 87       	std	Y+8, r24	; 0x08
    4470:	e2 ef       	ldi	r30, 0xF2	; 242
    4472:	f1 e0       	ldi	r31, 0x01	; 1
    4474:	fb 87       	std	Y+11, r31	; 0x0b
    4476:	ea 87       	std	Y+10, r30	; 0x0a
    4478:	f5 e0       	ldi	r31, 0x05	; 5
    447a:	fc 87       	std	Y+12, r31	; 0x0c
    447c:	ea 85       	ldd	r30, Y+10	; 0x0a
    447e:	fb 85       	ldd	r31, Y+11	; 0x0b
    4480:	00 80       	ld	r0, Z
    4482:	8a 85       	ldd	r24, Y+10	; 0x0a
    4484:	9b 85       	ldd	r25, Y+11	; 0x0b
    4486:	01 96       	adiw	r24, 0x01	; 1
    4488:	9b 87       	std	Y+11, r25	; 0x0b
    448a:	8a 87       	std	Y+10, r24	; 0x0a
    448c:	e8 85       	ldd	r30, Y+8	; 0x08
    448e:	f9 85       	ldd	r31, Y+9	; 0x09
    4490:	00 82       	st	Z, r0
    4492:	88 85       	ldd	r24, Y+8	; 0x08
    4494:	99 85       	ldd	r25, Y+9	; 0x09
    4496:	01 96       	adiw	r24, 0x01	; 1
    4498:	99 87       	std	Y+9, r25	; 0x09
    449a:	88 87       	std	Y+8, r24	; 0x08
    449c:	9c 85       	ldd	r25, Y+12	; 0x0c
    449e:	91 50       	subi	r25, 0x01	; 1
    44a0:	9c 87       	std	Y+12, r25	; 0x0c
    44a2:	ec 85       	ldd	r30, Y+12	; 0x0c
    44a4:	ee 23       	and	r30, r30
    44a6:	51 f7       	brne	.-44     	; 0x447c <DC_Motor_SetSpeed+0x2c>
	TIMER0_Init(&Timer0Cfg);
    44a8:	ce 01       	movw	r24, r28
    44aa:	01 96       	adiw	r24, 0x01	; 1
    44ac:	0e 94 75 07 	call	0xeea	; 0xeea <TIMER0_Init>


	switch(Motor)
    44b0:	8e 81       	ldd	r24, Y+6	; 0x06
    44b2:	88 2f       	mov	r24, r24
    44b4:	90 e0       	ldi	r25, 0x00	; 0
    44b6:	00 97       	sbiw	r24, 0x00	; 0
    44b8:	79 f4       	brne	.+30     	; 0x44d8 <DC_Motor_SetSpeed+0x88>
	{
	case DC_MOTOR_0:
		PWM_Set_DutyCycle(Speed);
    44ba:	8f 81       	ldd	r24, Y+7	; 0x07
    44bc:	88 2f       	mov	r24, r24
    44be:	90 e0       	ldi	r25, 0x00	; 0
    44c0:	a0 e0       	ldi	r26, 0x00	; 0
    44c2:	b0 e0       	ldi	r27, 0x00	; 0
    44c4:	bc 01       	movw	r22, r24
    44c6:	cd 01       	movw	r24, r26
    44c8:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    44cc:	dc 01       	movw	r26, r24
    44ce:	cb 01       	movw	r24, r22
    44d0:	bc 01       	movw	r22, r24
    44d2:	cd 01       	movw	r24, r26
    44d4:	0e 94 c8 08 	call	0x1190	; 0x1190 <PWM_Set_DutyCycle>
	}


	return ES_OK;
    44d8:	80 e0       	ldi	r24, 0x00	; 0
}
    44da:	2c 96       	adiw	r28, 0x0c	; 12
    44dc:	0f b6       	in	r0, 0x3f	; 63
    44de:	f8 94       	cli
    44e0:	de bf       	out	0x3e, r29	; 62
    44e2:	0f be       	out	0x3f, r0	; 63
    44e4:	cd bf       	out	0x3d, r28	; 61
    44e6:	cf 91       	pop	r28
    44e8:	df 91       	pop	r29
    44ea:	08 95       	ret

000044ec <SPI_Motors_Dash_Custom_Protocol>:
char SpeedOrAngle[4] = {'\0'};

//char SpeedOrAnglee[4];

void SPI_Motors_Dash_Custom_Protocol(char *motor, char *dir, char SpeedOrAngle[])
{
    44ec:	0f 93       	push	r16
    44ee:	1f 93       	push	r17
    44f0:	df 93       	push	r29
    44f2:	cf 93       	push	r28
    44f4:	cd b7       	in	r28, 0x3d	; 61
    44f6:	de b7       	in	r29, 0x3e	; 62
    44f8:	ce 54       	subi	r28, 0x4E	; 78
    44fa:	d0 40       	sbci	r29, 0x00	; 0
    44fc:	0f b6       	in	r0, 0x3f	; 63
    44fe:	f8 94       	cli
    4500:	de bf       	out	0x3e, r29	; 62
    4502:	0f be       	out	0x3f, r0	; 63
    4504:	cd bf       	out	0x3d, r28	; 61
    4506:	fe 01       	movw	r30, r28
    4508:	e9 5b       	subi	r30, 0xB9	; 185
    450a:	ff 4f       	sbci	r31, 0xFF	; 255
    450c:	91 83       	std	Z+1, r25	; 0x01
    450e:	80 83       	st	Z, r24
    4510:	fe 01       	movw	r30, r28
    4512:	e7 5b       	subi	r30, 0xB7	; 183
    4514:	ff 4f       	sbci	r31, 0xFF	; 255
    4516:	71 83       	std	Z+1, r23	; 0x01
    4518:	60 83       	st	Z, r22
    451a:	fe 01       	movw	r30, r28
    451c:	e5 5b       	subi	r30, 0xB5	; 181
    451e:	ff 4f       	sbci	r31, 0xFF	; 255
    4520:	51 83       	std	Z+1, r21	; 0x01
    4522:	40 83       	st	Z, r20
    4524:	fe 01       	movw	r30, r28
    4526:	ed 5b       	subi	r30, 0xBD	; 189
    4528:	ff 4f       	sbci	r31, 0xFF	; 255
    452a:	80 e0       	ldi	r24, 0x00	; 0
    452c:	90 e0       	ldi	r25, 0x00	; 0
    452e:	aa e7       	ldi	r26, 0x7A	; 122
    4530:	b4 e4       	ldi	r27, 0x44	; 68
    4532:	80 83       	st	Z, r24
    4534:	91 83       	std	Z+1, r25	; 0x01
    4536:	a2 83       	std	Z+2, r26	; 0x02
    4538:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    453a:	8e 01       	movw	r16, r28
    453c:	01 5c       	subi	r16, 0xC1	; 193
    453e:	1f 4f       	sbci	r17, 0xFF	; 255
    4540:	fe 01       	movw	r30, r28
    4542:	ed 5b       	subi	r30, 0xBD	; 189
    4544:	ff 4f       	sbci	r31, 0xFF	; 255
    4546:	60 81       	ld	r22, Z
    4548:	71 81       	ldd	r23, Z+1	; 0x01
    454a:	82 81       	ldd	r24, Z+2	; 0x02
    454c:	93 81       	ldd	r25, Z+3	; 0x03
    454e:	20 e0       	ldi	r18, 0x00	; 0
    4550:	30 e0       	ldi	r19, 0x00	; 0
    4552:	4a e7       	ldi	r20, 0x7A	; 122
    4554:	55 e4       	ldi	r21, 0x45	; 69
    4556:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    455a:	dc 01       	movw	r26, r24
    455c:	cb 01       	movw	r24, r22
    455e:	f8 01       	movw	r30, r16
    4560:	80 83       	st	Z, r24
    4562:	91 83       	std	Z+1, r25	; 0x01
    4564:	a2 83       	std	Z+2, r26	; 0x02
    4566:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4568:	fe 01       	movw	r30, r28
    456a:	ff 96       	adiw	r30, 0x3f	; 63
    456c:	60 81       	ld	r22, Z
    456e:	71 81       	ldd	r23, Z+1	; 0x01
    4570:	82 81       	ldd	r24, Z+2	; 0x02
    4572:	93 81       	ldd	r25, Z+3	; 0x03
    4574:	20 e0       	ldi	r18, 0x00	; 0
    4576:	30 e0       	ldi	r19, 0x00	; 0
    4578:	40 e8       	ldi	r20, 0x80	; 128
    457a:	5f e3       	ldi	r21, 0x3F	; 63
    457c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4580:	88 23       	and	r24, r24
    4582:	2c f4       	brge	.+10     	; 0x458e <SPI_Motors_Dash_Custom_Protocol+0xa2>
		__ticks = 1;
    4584:	81 e0       	ldi	r24, 0x01	; 1
    4586:	90 e0       	ldi	r25, 0x00	; 0
    4588:	9e af       	std	Y+62, r25	; 0x3e
    458a:	8d af       	std	Y+61, r24	; 0x3d
    458c:	46 c0       	rjmp	.+140    	; 0x461a <SPI_Motors_Dash_Custom_Protocol+0x12e>
	else if (__tmp > 65535)
    458e:	fe 01       	movw	r30, r28
    4590:	ff 96       	adiw	r30, 0x3f	; 63
    4592:	60 81       	ld	r22, Z
    4594:	71 81       	ldd	r23, Z+1	; 0x01
    4596:	82 81       	ldd	r24, Z+2	; 0x02
    4598:	93 81       	ldd	r25, Z+3	; 0x03
    459a:	20 e0       	ldi	r18, 0x00	; 0
    459c:	3f ef       	ldi	r19, 0xFF	; 255
    459e:	4f e7       	ldi	r20, 0x7F	; 127
    45a0:	57 e4       	ldi	r21, 0x47	; 71
    45a2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    45a6:	18 16       	cp	r1, r24
    45a8:	64 f5       	brge	.+88     	; 0x4602 <SPI_Motors_Dash_Custom_Protocol+0x116>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    45aa:	fe 01       	movw	r30, r28
    45ac:	ed 5b       	subi	r30, 0xBD	; 189
    45ae:	ff 4f       	sbci	r31, 0xFF	; 255
    45b0:	60 81       	ld	r22, Z
    45b2:	71 81       	ldd	r23, Z+1	; 0x01
    45b4:	82 81       	ldd	r24, Z+2	; 0x02
    45b6:	93 81       	ldd	r25, Z+3	; 0x03
    45b8:	20 e0       	ldi	r18, 0x00	; 0
    45ba:	30 e0       	ldi	r19, 0x00	; 0
    45bc:	40 e2       	ldi	r20, 0x20	; 32
    45be:	51 e4       	ldi	r21, 0x41	; 65
    45c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    45c4:	dc 01       	movw	r26, r24
    45c6:	cb 01       	movw	r24, r22
    45c8:	bc 01       	movw	r22, r24
    45ca:	cd 01       	movw	r24, r26
    45cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    45d0:	dc 01       	movw	r26, r24
    45d2:	cb 01       	movw	r24, r22
    45d4:	9e af       	std	Y+62, r25	; 0x3e
    45d6:	8d af       	std	Y+61, r24	; 0x3d
    45d8:	0f c0       	rjmp	.+30     	; 0x45f8 <SPI_Motors_Dash_Custom_Protocol+0x10c>
    45da:	80 e9       	ldi	r24, 0x90	; 144
    45dc:	91 e0       	ldi	r25, 0x01	; 1
    45de:	9c af       	std	Y+60, r25	; 0x3c
    45e0:	8b af       	std	Y+59, r24	; 0x3b
    45e2:	8b ad       	ldd	r24, Y+59	; 0x3b
    45e4:	9c ad       	ldd	r25, Y+60	; 0x3c
    45e6:	01 97       	sbiw	r24, 0x01	; 1
    45e8:	f1 f7       	brne	.-4      	; 0x45e6 <SPI_Motors_Dash_Custom_Protocol+0xfa>
    45ea:	9c af       	std	Y+60, r25	; 0x3c
    45ec:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45ee:	8d ad       	ldd	r24, Y+61	; 0x3d
    45f0:	9e ad       	ldd	r25, Y+62	; 0x3e
    45f2:	01 97       	sbiw	r24, 0x01	; 1
    45f4:	9e af       	std	Y+62, r25	; 0x3e
    45f6:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    45f8:	8d ad       	ldd	r24, Y+61	; 0x3d
    45fa:	9e ad       	ldd	r25, Y+62	; 0x3e
    45fc:	00 97       	sbiw	r24, 0x00	; 0
    45fe:	69 f7       	brne	.-38     	; 0x45da <SPI_Motors_Dash_Custom_Protocol+0xee>
    4600:	16 c0       	rjmp	.+44     	; 0x462e <SPI_Motors_Dash_Custom_Protocol+0x142>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4602:	fe 01       	movw	r30, r28
    4604:	ff 96       	adiw	r30, 0x3f	; 63
    4606:	60 81       	ld	r22, Z
    4608:	71 81       	ldd	r23, Z+1	; 0x01
    460a:	82 81       	ldd	r24, Z+2	; 0x02
    460c:	93 81       	ldd	r25, Z+3	; 0x03
    460e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4612:	dc 01       	movw	r26, r24
    4614:	cb 01       	movw	r24, r22
    4616:	9e af       	std	Y+62, r25	; 0x3e
    4618:	8d af       	std	Y+61, r24	; 0x3d
    461a:	8d ad       	ldd	r24, Y+61	; 0x3d
    461c:	9e ad       	ldd	r25, Y+62	; 0x3e
    461e:	9a af       	std	Y+58, r25	; 0x3a
    4620:	89 af       	std	Y+57, r24	; 0x39
    4622:	89 ad       	ldd	r24, Y+57	; 0x39
    4624:	9a ad       	ldd	r25, Y+58	; 0x3a
    4626:	01 97       	sbiw	r24, 0x01	; 1
    4628:	f1 f7       	brne	.-4      	; 0x4626 <SPI_Motors_Dash_Custom_Protocol+0x13a>
    462a:	9a af       	std	Y+58, r25	; 0x3a
    462c:	89 af       	std	Y+57, r24	; 0x39

	_delay_ms(1000);


	*motor = SPI_Receive();
    462e:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <SPI_Receive>
    4632:	fe 01       	movw	r30, r28
    4634:	e9 5b       	subi	r30, 0xB9	; 185
    4636:	ff 4f       	sbci	r31, 0xFF	; 255
    4638:	01 90       	ld	r0, Z+
    463a:	f0 81       	ld	r31, Z
    463c:	e0 2d       	mov	r30, r0
    463e:	80 83       	st	Z, r24
    4640:	80 e0       	ldi	r24, 0x00	; 0
    4642:	90 e0       	ldi	r25, 0x00	; 0
    4644:	a8 e4       	ldi	r26, 0x48	; 72
    4646:	b3 e4       	ldi	r27, 0x43	; 67
    4648:	8d ab       	std	Y+53, r24	; 0x35
    464a:	9e ab       	std	Y+54, r25	; 0x36
    464c:	af ab       	std	Y+55, r26	; 0x37
    464e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4650:	6d a9       	ldd	r22, Y+53	; 0x35
    4652:	7e a9       	ldd	r23, Y+54	; 0x36
    4654:	8f a9       	ldd	r24, Y+55	; 0x37
    4656:	98 ad       	ldd	r25, Y+56	; 0x38
    4658:	20 e0       	ldi	r18, 0x00	; 0
    465a:	30 e0       	ldi	r19, 0x00	; 0
    465c:	4a e7       	ldi	r20, 0x7A	; 122
    465e:	55 e4       	ldi	r21, 0x45	; 69
    4660:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4664:	dc 01       	movw	r26, r24
    4666:	cb 01       	movw	r24, r22
    4668:	89 ab       	std	Y+49, r24	; 0x31
    466a:	9a ab       	std	Y+50, r25	; 0x32
    466c:	ab ab       	std	Y+51, r26	; 0x33
    466e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4670:	69 a9       	ldd	r22, Y+49	; 0x31
    4672:	7a a9       	ldd	r23, Y+50	; 0x32
    4674:	8b a9       	ldd	r24, Y+51	; 0x33
    4676:	9c a9       	ldd	r25, Y+52	; 0x34
    4678:	20 e0       	ldi	r18, 0x00	; 0
    467a:	30 e0       	ldi	r19, 0x00	; 0
    467c:	40 e8       	ldi	r20, 0x80	; 128
    467e:	5f e3       	ldi	r21, 0x3F	; 63
    4680:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4684:	88 23       	and	r24, r24
    4686:	2c f4       	brge	.+10     	; 0x4692 <SPI_Motors_Dash_Custom_Protocol+0x1a6>
		__ticks = 1;
    4688:	81 e0       	ldi	r24, 0x01	; 1
    468a:	90 e0       	ldi	r25, 0x00	; 0
    468c:	98 ab       	std	Y+48, r25	; 0x30
    468e:	8f a7       	std	Y+47, r24	; 0x2f
    4690:	3f c0       	rjmp	.+126    	; 0x4710 <SPI_Motors_Dash_Custom_Protocol+0x224>
	else if (__tmp > 65535)
    4692:	69 a9       	ldd	r22, Y+49	; 0x31
    4694:	7a a9       	ldd	r23, Y+50	; 0x32
    4696:	8b a9       	ldd	r24, Y+51	; 0x33
    4698:	9c a9       	ldd	r25, Y+52	; 0x34
    469a:	20 e0       	ldi	r18, 0x00	; 0
    469c:	3f ef       	ldi	r19, 0xFF	; 255
    469e:	4f e7       	ldi	r20, 0x7F	; 127
    46a0:	57 e4       	ldi	r21, 0x47	; 71
    46a2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    46a6:	18 16       	cp	r1, r24
    46a8:	4c f5       	brge	.+82     	; 0x46fc <SPI_Motors_Dash_Custom_Protocol+0x210>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    46aa:	6d a9       	ldd	r22, Y+53	; 0x35
    46ac:	7e a9       	ldd	r23, Y+54	; 0x36
    46ae:	8f a9       	ldd	r24, Y+55	; 0x37
    46b0:	98 ad       	ldd	r25, Y+56	; 0x38
    46b2:	20 e0       	ldi	r18, 0x00	; 0
    46b4:	30 e0       	ldi	r19, 0x00	; 0
    46b6:	40 e2       	ldi	r20, 0x20	; 32
    46b8:	51 e4       	ldi	r21, 0x41	; 65
    46ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46be:	dc 01       	movw	r26, r24
    46c0:	cb 01       	movw	r24, r22
    46c2:	bc 01       	movw	r22, r24
    46c4:	cd 01       	movw	r24, r26
    46c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46ca:	dc 01       	movw	r26, r24
    46cc:	cb 01       	movw	r24, r22
    46ce:	98 ab       	std	Y+48, r25	; 0x30
    46d0:	8f a7       	std	Y+47, r24	; 0x2f
    46d2:	0f c0       	rjmp	.+30     	; 0x46f2 <SPI_Motors_Dash_Custom_Protocol+0x206>
    46d4:	80 e9       	ldi	r24, 0x90	; 144
    46d6:	91 e0       	ldi	r25, 0x01	; 1
    46d8:	9e a7       	std	Y+46, r25	; 0x2e
    46da:	8d a7       	std	Y+45, r24	; 0x2d
    46dc:	8d a5       	ldd	r24, Y+45	; 0x2d
    46de:	9e a5       	ldd	r25, Y+46	; 0x2e
    46e0:	01 97       	sbiw	r24, 0x01	; 1
    46e2:	f1 f7       	brne	.-4      	; 0x46e0 <SPI_Motors_Dash_Custom_Protocol+0x1f4>
    46e4:	9e a7       	std	Y+46, r25	; 0x2e
    46e6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    46e8:	8f a5       	ldd	r24, Y+47	; 0x2f
    46ea:	98 a9       	ldd	r25, Y+48	; 0x30
    46ec:	01 97       	sbiw	r24, 0x01	; 1
    46ee:	98 ab       	std	Y+48, r25	; 0x30
    46f0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    46f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    46f4:	98 a9       	ldd	r25, Y+48	; 0x30
    46f6:	00 97       	sbiw	r24, 0x00	; 0
    46f8:	69 f7       	brne	.-38     	; 0x46d4 <SPI_Motors_Dash_Custom_Protocol+0x1e8>
    46fa:	14 c0       	rjmp	.+40     	; 0x4724 <SPI_Motors_Dash_Custom_Protocol+0x238>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    46fc:	69 a9       	ldd	r22, Y+49	; 0x31
    46fe:	7a a9       	ldd	r23, Y+50	; 0x32
    4700:	8b a9       	ldd	r24, Y+51	; 0x33
    4702:	9c a9       	ldd	r25, Y+52	; 0x34
    4704:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4708:	dc 01       	movw	r26, r24
    470a:	cb 01       	movw	r24, r22
    470c:	98 ab       	std	Y+48, r25	; 0x30
    470e:	8f a7       	std	Y+47, r24	; 0x2f
    4710:	8f a5       	ldd	r24, Y+47	; 0x2f
    4712:	98 a9       	ldd	r25, Y+48	; 0x30
    4714:	9c a7       	std	Y+44, r25	; 0x2c
    4716:	8b a7       	std	Y+43, r24	; 0x2b
    4718:	8b a5       	ldd	r24, Y+43	; 0x2b
    471a:	9c a5       	ldd	r25, Y+44	; 0x2c
    471c:	01 97       	sbiw	r24, 0x01	; 1
    471e:	f1 f7       	brne	.-4      	; 0x471c <SPI_Motors_Dash_Custom_Protocol+0x230>
    4720:	9c a7       	std	Y+44, r25	; 0x2c
    4722:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(200);
	*dir = SPI_Receive();
    4724:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <SPI_Receive>
    4728:	fe 01       	movw	r30, r28
    472a:	e7 5b       	subi	r30, 0xB7	; 183
    472c:	ff 4f       	sbci	r31, 0xFF	; 255
    472e:	01 90       	ld	r0, Z+
    4730:	f0 81       	ld	r31, Z
    4732:	e0 2d       	mov	r30, r0
    4734:	80 83       	st	Z, r24
    4736:	80 e0       	ldi	r24, 0x00	; 0
    4738:	90 e0       	ldi	r25, 0x00	; 0
    473a:	a8 e4       	ldi	r26, 0x48	; 72
    473c:	b3 e4       	ldi	r27, 0x43	; 67
    473e:	8f a3       	std	Y+39, r24	; 0x27
    4740:	98 a7       	std	Y+40, r25	; 0x28
    4742:	a9 a7       	std	Y+41, r26	; 0x29
    4744:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4746:	6f a1       	ldd	r22, Y+39	; 0x27
    4748:	78 a5       	ldd	r23, Y+40	; 0x28
    474a:	89 a5       	ldd	r24, Y+41	; 0x29
    474c:	9a a5       	ldd	r25, Y+42	; 0x2a
    474e:	20 e0       	ldi	r18, 0x00	; 0
    4750:	30 e0       	ldi	r19, 0x00	; 0
    4752:	4a e7       	ldi	r20, 0x7A	; 122
    4754:	55 e4       	ldi	r21, 0x45	; 69
    4756:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    475a:	dc 01       	movw	r26, r24
    475c:	cb 01       	movw	r24, r22
    475e:	8b a3       	std	Y+35, r24	; 0x23
    4760:	9c a3       	std	Y+36, r25	; 0x24
    4762:	ad a3       	std	Y+37, r26	; 0x25
    4764:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4766:	6b a1       	ldd	r22, Y+35	; 0x23
    4768:	7c a1       	ldd	r23, Y+36	; 0x24
    476a:	8d a1       	ldd	r24, Y+37	; 0x25
    476c:	9e a1       	ldd	r25, Y+38	; 0x26
    476e:	20 e0       	ldi	r18, 0x00	; 0
    4770:	30 e0       	ldi	r19, 0x00	; 0
    4772:	40 e8       	ldi	r20, 0x80	; 128
    4774:	5f e3       	ldi	r21, 0x3F	; 63
    4776:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    477a:	88 23       	and	r24, r24
    477c:	2c f4       	brge	.+10     	; 0x4788 <SPI_Motors_Dash_Custom_Protocol+0x29c>
		__ticks = 1;
    477e:	81 e0       	ldi	r24, 0x01	; 1
    4780:	90 e0       	ldi	r25, 0x00	; 0
    4782:	9a a3       	std	Y+34, r25	; 0x22
    4784:	89 a3       	std	Y+33, r24	; 0x21
    4786:	3f c0       	rjmp	.+126    	; 0x4806 <SPI_Motors_Dash_Custom_Protocol+0x31a>
	else if (__tmp > 65535)
    4788:	6b a1       	ldd	r22, Y+35	; 0x23
    478a:	7c a1       	ldd	r23, Y+36	; 0x24
    478c:	8d a1       	ldd	r24, Y+37	; 0x25
    478e:	9e a1       	ldd	r25, Y+38	; 0x26
    4790:	20 e0       	ldi	r18, 0x00	; 0
    4792:	3f ef       	ldi	r19, 0xFF	; 255
    4794:	4f e7       	ldi	r20, 0x7F	; 127
    4796:	57 e4       	ldi	r21, 0x47	; 71
    4798:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    479c:	18 16       	cp	r1, r24
    479e:	4c f5       	brge	.+82     	; 0x47f2 <SPI_Motors_Dash_Custom_Protocol+0x306>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    47a0:	6f a1       	ldd	r22, Y+39	; 0x27
    47a2:	78 a5       	ldd	r23, Y+40	; 0x28
    47a4:	89 a5       	ldd	r24, Y+41	; 0x29
    47a6:	9a a5       	ldd	r25, Y+42	; 0x2a
    47a8:	20 e0       	ldi	r18, 0x00	; 0
    47aa:	30 e0       	ldi	r19, 0x00	; 0
    47ac:	40 e2       	ldi	r20, 0x20	; 32
    47ae:	51 e4       	ldi	r21, 0x41	; 65
    47b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47b4:	dc 01       	movw	r26, r24
    47b6:	cb 01       	movw	r24, r22
    47b8:	bc 01       	movw	r22, r24
    47ba:	cd 01       	movw	r24, r26
    47bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    47c0:	dc 01       	movw	r26, r24
    47c2:	cb 01       	movw	r24, r22
    47c4:	9a a3       	std	Y+34, r25	; 0x22
    47c6:	89 a3       	std	Y+33, r24	; 0x21
    47c8:	0f c0       	rjmp	.+30     	; 0x47e8 <SPI_Motors_Dash_Custom_Protocol+0x2fc>
    47ca:	80 e9       	ldi	r24, 0x90	; 144
    47cc:	91 e0       	ldi	r25, 0x01	; 1
    47ce:	98 a3       	std	Y+32, r25	; 0x20
    47d0:	8f 8f       	std	Y+31, r24	; 0x1f
    47d2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    47d4:	98 a1       	ldd	r25, Y+32	; 0x20
    47d6:	01 97       	sbiw	r24, 0x01	; 1
    47d8:	f1 f7       	brne	.-4      	; 0x47d6 <SPI_Motors_Dash_Custom_Protocol+0x2ea>
    47da:	98 a3       	std	Y+32, r25	; 0x20
    47dc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    47de:	89 a1       	ldd	r24, Y+33	; 0x21
    47e0:	9a a1       	ldd	r25, Y+34	; 0x22
    47e2:	01 97       	sbiw	r24, 0x01	; 1
    47e4:	9a a3       	std	Y+34, r25	; 0x22
    47e6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    47e8:	89 a1       	ldd	r24, Y+33	; 0x21
    47ea:	9a a1       	ldd	r25, Y+34	; 0x22
    47ec:	00 97       	sbiw	r24, 0x00	; 0
    47ee:	69 f7       	brne	.-38     	; 0x47ca <SPI_Motors_Dash_Custom_Protocol+0x2de>
    47f0:	14 c0       	rjmp	.+40     	; 0x481a <SPI_Motors_Dash_Custom_Protocol+0x32e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    47f2:	6b a1       	ldd	r22, Y+35	; 0x23
    47f4:	7c a1       	ldd	r23, Y+36	; 0x24
    47f6:	8d a1       	ldd	r24, Y+37	; 0x25
    47f8:	9e a1       	ldd	r25, Y+38	; 0x26
    47fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    47fe:	dc 01       	movw	r26, r24
    4800:	cb 01       	movw	r24, r22
    4802:	9a a3       	std	Y+34, r25	; 0x22
    4804:	89 a3       	std	Y+33, r24	; 0x21
    4806:	89 a1       	ldd	r24, Y+33	; 0x21
    4808:	9a a1       	ldd	r25, Y+34	; 0x22
    480a:	9e 8f       	std	Y+30, r25	; 0x1e
    480c:	8d 8f       	std	Y+29, r24	; 0x1d
    480e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4810:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4812:	01 97       	sbiw	r24, 0x01	; 1
    4814:	f1 f7       	brne	.-4      	; 0x4812 <SPI_Motors_Dash_Custom_Protocol+0x326>
    4816:	9e 8f       	std	Y+30, r25	; 0x1e
    4818:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(200);
	SpeedOrAngle[0] = SPI_Receive();
    481a:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <SPI_Receive>
    481e:	fe 01       	movw	r30, r28
    4820:	e5 5b       	subi	r30, 0xB5	; 181
    4822:	ff 4f       	sbci	r31, 0xFF	; 255
    4824:	01 90       	ld	r0, Z+
    4826:	f0 81       	ld	r31, Z
    4828:	e0 2d       	mov	r30, r0
    482a:	80 83       	st	Z, r24
    482c:	80 e0       	ldi	r24, 0x00	; 0
    482e:	90 e0       	ldi	r25, 0x00	; 0
    4830:	a8 e4       	ldi	r26, 0x48	; 72
    4832:	b3 e4       	ldi	r27, 0x43	; 67
    4834:	89 8f       	std	Y+25, r24	; 0x19
    4836:	9a 8f       	std	Y+26, r25	; 0x1a
    4838:	ab 8f       	std	Y+27, r26	; 0x1b
    483a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    483c:	69 8d       	ldd	r22, Y+25	; 0x19
    483e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4840:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4842:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4844:	20 e0       	ldi	r18, 0x00	; 0
    4846:	30 e0       	ldi	r19, 0x00	; 0
    4848:	4a e7       	ldi	r20, 0x7A	; 122
    484a:	55 e4       	ldi	r21, 0x45	; 69
    484c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4850:	dc 01       	movw	r26, r24
    4852:	cb 01       	movw	r24, r22
    4854:	8d 8b       	std	Y+21, r24	; 0x15
    4856:	9e 8b       	std	Y+22, r25	; 0x16
    4858:	af 8b       	std	Y+23, r26	; 0x17
    485a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    485c:	6d 89       	ldd	r22, Y+21	; 0x15
    485e:	7e 89       	ldd	r23, Y+22	; 0x16
    4860:	8f 89       	ldd	r24, Y+23	; 0x17
    4862:	98 8d       	ldd	r25, Y+24	; 0x18
    4864:	20 e0       	ldi	r18, 0x00	; 0
    4866:	30 e0       	ldi	r19, 0x00	; 0
    4868:	40 e8       	ldi	r20, 0x80	; 128
    486a:	5f e3       	ldi	r21, 0x3F	; 63
    486c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4870:	88 23       	and	r24, r24
    4872:	2c f4       	brge	.+10     	; 0x487e <SPI_Motors_Dash_Custom_Protocol+0x392>
		__ticks = 1;
    4874:	81 e0       	ldi	r24, 0x01	; 1
    4876:	90 e0       	ldi	r25, 0x00	; 0
    4878:	9c 8b       	std	Y+20, r25	; 0x14
    487a:	8b 8b       	std	Y+19, r24	; 0x13
    487c:	3f c0       	rjmp	.+126    	; 0x48fc <SPI_Motors_Dash_Custom_Protocol+0x410>
	else if (__tmp > 65535)
    487e:	6d 89       	ldd	r22, Y+21	; 0x15
    4880:	7e 89       	ldd	r23, Y+22	; 0x16
    4882:	8f 89       	ldd	r24, Y+23	; 0x17
    4884:	98 8d       	ldd	r25, Y+24	; 0x18
    4886:	20 e0       	ldi	r18, 0x00	; 0
    4888:	3f ef       	ldi	r19, 0xFF	; 255
    488a:	4f e7       	ldi	r20, 0x7F	; 127
    488c:	57 e4       	ldi	r21, 0x47	; 71
    488e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4892:	18 16       	cp	r1, r24
    4894:	4c f5       	brge	.+82     	; 0x48e8 <SPI_Motors_Dash_Custom_Protocol+0x3fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4896:	69 8d       	ldd	r22, Y+25	; 0x19
    4898:	7a 8d       	ldd	r23, Y+26	; 0x1a
    489a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    489c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    489e:	20 e0       	ldi	r18, 0x00	; 0
    48a0:	30 e0       	ldi	r19, 0x00	; 0
    48a2:	40 e2       	ldi	r20, 0x20	; 32
    48a4:	51 e4       	ldi	r21, 0x41	; 65
    48a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48aa:	dc 01       	movw	r26, r24
    48ac:	cb 01       	movw	r24, r22
    48ae:	bc 01       	movw	r22, r24
    48b0:	cd 01       	movw	r24, r26
    48b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    48b6:	dc 01       	movw	r26, r24
    48b8:	cb 01       	movw	r24, r22
    48ba:	9c 8b       	std	Y+20, r25	; 0x14
    48bc:	8b 8b       	std	Y+19, r24	; 0x13
    48be:	0f c0       	rjmp	.+30     	; 0x48de <SPI_Motors_Dash_Custom_Protocol+0x3f2>
    48c0:	80 e9       	ldi	r24, 0x90	; 144
    48c2:	91 e0       	ldi	r25, 0x01	; 1
    48c4:	9a 8b       	std	Y+18, r25	; 0x12
    48c6:	89 8b       	std	Y+17, r24	; 0x11
    48c8:	89 89       	ldd	r24, Y+17	; 0x11
    48ca:	9a 89       	ldd	r25, Y+18	; 0x12
    48cc:	01 97       	sbiw	r24, 0x01	; 1
    48ce:	f1 f7       	brne	.-4      	; 0x48cc <SPI_Motors_Dash_Custom_Protocol+0x3e0>
    48d0:	9a 8b       	std	Y+18, r25	; 0x12
    48d2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    48d4:	8b 89       	ldd	r24, Y+19	; 0x13
    48d6:	9c 89       	ldd	r25, Y+20	; 0x14
    48d8:	01 97       	sbiw	r24, 0x01	; 1
    48da:	9c 8b       	std	Y+20, r25	; 0x14
    48dc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    48de:	8b 89       	ldd	r24, Y+19	; 0x13
    48e0:	9c 89       	ldd	r25, Y+20	; 0x14
    48e2:	00 97       	sbiw	r24, 0x00	; 0
    48e4:	69 f7       	brne	.-38     	; 0x48c0 <SPI_Motors_Dash_Custom_Protocol+0x3d4>
    48e6:	14 c0       	rjmp	.+40     	; 0x4910 <SPI_Motors_Dash_Custom_Protocol+0x424>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    48e8:	6d 89       	ldd	r22, Y+21	; 0x15
    48ea:	7e 89       	ldd	r23, Y+22	; 0x16
    48ec:	8f 89       	ldd	r24, Y+23	; 0x17
    48ee:	98 8d       	ldd	r25, Y+24	; 0x18
    48f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    48f4:	dc 01       	movw	r26, r24
    48f6:	cb 01       	movw	r24, r22
    48f8:	9c 8b       	std	Y+20, r25	; 0x14
    48fa:	8b 8b       	std	Y+19, r24	; 0x13
    48fc:	8b 89       	ldd	r24, Y+19	; 0x13
    48fe:	9c 89       	ldd	r25, Y+20	; 0x14
    4900:	98 8b       	std	Y+16, r25	; 0x10
    4902:	8f 87       	std	Y+15, r24	; 0x0f
    4904:	8f 85       	ldd	r24, Y+15	; 0x0f
    4906:	98 89       	ldd	r25, Y+16	; 0x10
    4908:	01 97       	sbiw	r24, 0x01	; 1
    490a:	f1 f7       	brne	.-4      	; 0x4908 <SPI_Motors_Dash_Custom_Protocol+0x41c>
    490c:	98 8b       	std	Y+16, r25	; 0x10
    490e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(200);
	SpeedOrAngle[1] = SPI_Receive();
    4910:	fe 01       	movw	r30, r28
    4912:	e5 5b       	subi	r30, 0xB5	; 181
    4914:	ff 4f       	sbci	r31, 0xFF	; 255
    4916:	80 81       	ld	r24, Z
    4918:	91 81       	ldd	r25, Z+1	; 0x01
    491a:	8c 01       	movw	r16, r24
    491c:	0f 5f       	subi	r16, 0xFF	; 255
    491e:	1f 4f       	sbci	r17, 0xFF	; 255
    4920:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <SPI_Receive>
    4924:	f8 01       	movw	r30, r16
    4926:	80 83       	st	Z, r24
    4928:	80 e0       	ldi	r24, 0x00	; 0
    492a:	90 e0       	ldi	r25, 0x00	; 0
    492c:	a8 e4       	ldi	r26, 0x48	; 72
    492e:	b3 e4       	ldi	r27, 0x43	; 67
    4930:	8b 87       	std	Y+11, r24	; 0x0b
    4932:	9c 87       	std	Y+12, r25	; 0x0c
    4934:	ad 87       	std	Y+13, r26	; 0x0d
    4936:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4938:	6b 85       	ldd	r22, Y+11	; 0x0b
    493a:	7c 85       	ldd	r23, Y+12	; 0x0c
    493c:	8d 85       	ldd	r24, Y+13	; 0x0d
    493e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4940:	20 e0       	ldi	r18, 0x00	; 0
    4942:	30 e0       	ldi	r19, 0x00	; 0
    4944:	4a e7       	ldi	r20, 0x7A	; 122
    4946:	55 e4       	ldi	r21, 0x45	; 69
    4948:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    494c:	dc 01       	movw	r26, r24
    494e:	cb 01       	movw	r24, r22
    4950:	8f 83       	std	Y+7, r24	; 0x07
    4952:	98 87       	std	Y+8, r25	; 0x08
    4954:	a9 87       	std	Y+9, r26	; 0x09
    4956:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4958:	6f 81       	ldd	r22, Y+7	; 0x07
    495a:	78 85       	ldd	r23, Y+8	; 0x08
    495c:	89 85       	ldd	r24, Y+9	; 0x09
    495e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4960:	20 e0       	ldi	r18, 0x00	; 0
    4962:	30 e0       	ldi	r19, 0x00	; 0
    4964:	40 e8       	ldi	r20, 0x80	; 128
    4966:	5f e3       	ldi	r21, 0x3F	; 63
    4968:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    496c:	88 23       	and	r24, r24
    496e:	2c f4       	brge	.+10     	; 0x497a <SPI_Motors_Dash_Custom_Protocol+0x48e>
		__ticks = 1;
    4970:	81 e0       	ldi	r24, 0x01	; 1
    4972:	90 e0       	ldi	r25, 0x00	; 0
    4974:	9e 83       	std	Y+6, r25	; 0x06
    4976:	8d 83       	std	Y+5, r24	; 0x05
    4978:	3f c0       	rjmp	.+126    	; 0x49f8 <SPI_Motors_Dash_Custom_Protocol+0x50c>
	else if (__tmp > 65535)
    497a:	6f 81       	ldd	r22, Y+7	; 0x07
    497c:	78 85       	ldd	r23, Y+8	; 0x08
    497e:	89 85       	ldd	r24, Y+9	; 0x09
    4980:	9a 85       	ldd	r25, Y+10	; 0x0a
    4982:	20 e0       	ldi	r18, 0x00	; 0
    4984:	3f ef       	ldi	r19, 0xFF	; 255
    4986:	4f e7       	ldi	r20, 0x7F	; 127
    4988:	57 e4       	ldi	r21, 0x47	; 71
    498a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    498e:	18 16       	cp	r1, r24
    4990:	4c f5       	brge	.+82     	; 0x49e4 <SPI_Motors_Dash_Custom_Protocol+0x4f8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4992:	6b 85       	ldd	r22, Y+11	; 0x0b
    4994:	7c 85       	ldd	r23, Y+12	; 0x0c
    4996:	8d 85       	ldd	r24, Y+13	; 0x0d
    4998:	9e 85       	ldd	r25, Y+14	; 0x0e
    499a:	20 e0       	ldi	r18, 0x00	; 0
    499c:	30 e0       	ldi	r19, 0x00	; 0
    499e:	40 e2       	ldi	r20, 0x20	; 32
    49a0:	51 e4       	ldi	r21, 0x41	; 65
    49a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    49a6:	dc 01       	movw	r26, r24
    49a8:	cb 01       	movw	r24, r22
    49aa:	bc 01       	movw	r22, r24
    49ac:	cd 01       	movw	r24, r26
    49ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49b2:	dc 01       	movw	r26, r24
    49b4:	cb 01       	movw	r24, r22
    49b6:	9e 83       	std	Y+6, r25	; 0x06
    49b8:	8d 83       	std	Y+5, r24	; 0x05
    49ba:	0f c0       	rjmp	.+30     	; 0x49da <SPI_Motors_Dash_Custom_Protocol+0x4ee>
    49bc:	80 e9       	ldi	r24, 0x90	; 144
    49be:	91 e0       	ldi	r25, 0x01	; 1
    49c0:	9c 83       	std	Y+4, r25	; 0x04
    49c2:	8b 83       	std	Y+3, r24	; 0x03
    49c4:	8b 81       	ldd	r24, Y+3	; 0x03
    49c6:	9c 81       	ldd	r25, Y+4	; 0x04
    49c8:	01 97       	sbiw	r24, 0x01	; 1
    49ca:	f1 f7       	brne	.-4      	; 0x49c8 <SPI_Motors_Dash_Custom_Protocol+0x4dc>
    49cc:	9c 83       	std	Y+4, r25	; 0x04
    49ce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    49d0:	8d 81       	ldd	r24, Y+5	; 0x05
    49d2:	9e 81       	ldd	r25, Y+6	; 0x06
    49d4:	01 97       	sbiw	r24, 0x01	; 1
    49d6:	9e 83       	std	Y+6, r25	; 0x06
    49d8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    49da:	8d 81       	ldd	r24, Y+5	; 0x05
    49dc:	9e 81       	ldd	r25, Y+6	; 0x06
    49de:	00 97       	sbiw	r24, 0x00	; 0
    49e0:	69 f7       	brne	.-38     	; 0x49bc <SPI_Motors_Dash_Custom_Protocol+0x4d0>
    49e2:	14 c0       	rjmp	.+40     	; 0x4a0c <SPI_Motors_Dash_Custom_Protocol+0x520>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    49e4:	6f 81       	ldd	r22, Y+7	; 0x07
    49e6:	78 85       	ldd	r23, Y+8	; 0x08
    49e8:	89 85       	ldd	r24, Y+9	; 0x09
    49ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    49ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49f0:	dc 01       	movw	r26, r24
    49f2:	cb 01       	movw	r24, r22
    49f4:	9e 83       	std	Y+6, r25	; 0x06
    49f6:	8d 83       	std	Y+5, r24	; 0x05
    49f8:	8d 81       	ldd	r24, Y+5	; 0x05
    49fa:	9e 81       	ldd	r25, Y+6	; 0x06
    49fc:	9a 83       	std	Y+2, r25	; 0x02
    49fe:	89 83       	std	Y+1, r24	; 0x01
    4a00:	89 81       	ldd	r24, Y+1	; 0x01
    4a02:	9a 81       	ldd	r25, Y+2	; 0x02
    4a04:	01 97       	sbiw	r24, 0x01	; 1
    4a06:	f1 f7       	brne	.-4      	; 0x4a04 <SPI_Motors_Dash_Custom_Protocol+0x518>
    4a08:	9a 83       	std	Y+2, r25	; 0x02
    4a0a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(200);
	if(*motor == DC_MOTOR_MOVE)
    4a0c:	fe 01       	movw	r30, r28
    4a0e:	e9 5b       	subi	r30, 0xB9	; 185
    4a10:	ff 4f       	sbci	r31, 0xFF	; 255
    4a12:	01 90       	ld	r0, Z+
    4a14:	f0 81       	ld	r31, Z
    4a16:	e0 2d       	mov	r30, r0
    4a18:	80 81       	ld	r24, Z
    4a1a:	83 30       	cpi	r24, 0x03	; 3
    4a1c:	49 f4       	brne	.+18     	; 0x4a30 <SPI_Motors_Dash_Custom_Protocol+0x544>
		SpeedOrAngle[2] = '\0';
    4a1e:	fe 01       	movw	r30, r28
    4a20:	e5 5b       	subi	r30, 0xB5	; 181
    4a22:	ff 4f       	sbci	r31, 0xFF	; 255
    4a24:	80 81       	ld	r24, Z
    4a26:	91 81       	ldd	r25, Z+1	; 0x01
    4a28:	fc 01       	movw	r30, r24
    4a2a:	32 96       	adiw	r30, 0x02	; 2
    4a2c:	10 82       	st	Z, r1
    4a2e:	0c c0       	rjmp	.+24     	; 0x4a48 <SPI_Motors_Dash_Custom_Protocol+0x55c>
	else
		SpeedOrAngle[2] = SPI_Receive();
    4a30:	fe 01       	movw	r30, r28
    4a32:	e5 5b       	subi	r30, 0xB5	; 181
    4a34:	ff 4f       	sbci	r31, 0xFF	; 255
    4a36:	80 81       	ld	r24, Z
    4a38:	91 81       	ldd	r25, Z+1	; 0x01
    4a3a:	8c 01       	movw	r16, r24
    4a3c:	0e 5f       	subi	r16, 0xFE	; 254
    4a3e:	1f 4f       	sbci	r17, 0xFF	; 255
    4a40:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <SPI_Receive>
    4a44:	f8 01       	movw	r30, r16
    4a46:	80 83       	st	Z, r24
	SpeedOrAngle[3] = '\0';
    4a48:	fe 01       	movw	r30, r28
    4a4a:	e5 5b       	subi	r30, 0xB5	; 181
    4a4c:	ff 4f       	sbci	r31, 0xFF	; 255
    4a4e:	80 81       	ld	r24, Z
    4a50:	91 81       	ldd	r25, Z+1	; 0x01
    4a52:	fc 01       	movw	r30, r24
    4a54:	33 96       	adiw	r30, 0x03	; 3
    4a56:	10 82       	st	Z, r1


	switch(*motor){
    4a58:	fe 01       	movw	r30, r28
    4a5a:	e9 5b       	subi	r30, 0xB9	; 185
    4a5c:	ff 4f       	sbci	r31, 0xFF	; 255
    4a5e:	01 90       	ld	r0, Z+
    4a60:	f0 81       	ld	r31, Z
    4a62:	e0 2d       	mov	r30, r0
    4a64:	80 81       	ld	r24, Z
    4a66:	28 2f       	mov	r18, r24
    4a68:	30 e0       	ldi	r19, 0x00	; 0
    4a6a:	2f 96       	adiw	r28, 0x0f	; 15
    4a6c:	3f af       	std	Y+63, r19	; 0x3f
    4a6e:	2e af       	std	Y+62, r18	; 0x3e
    4a70:	2f 97       	sbiw	r28, 0x0f	; 15
    4a72:	2f 96       	adiw	r28, 0x0f	; 15
    4a74:	8e ad       	ldd	r24, Y+62	; 0x3e
    4a76:	9f ad       	ldd	r25, Y+63	; 0x3f
    4a78:	2f 97       	sbiw	r28, 0x0f	; 15
    4a7a:	84 30       	cpi	r24, 0x04	; 4
    4a7c:	91 05       	cpc	r25, r1
    4a7e:	91 f0       	breq	.+36     	; 0x4aa4 <SPI_Motors_Dash_Custom_Protocol+0x5b8>
    4a80:	2f 96       	adiw	r28, 0x0f	; 15
    4a82:	ee ad       	ldd	r30, Y+62	; 0x3e
    4a84:	ff ad       	ldd	r31, Y+63	; 0x3f
    4a86:	2f 97       	sbiw	r28, 0x0f	; 15
    4a88:	e5 30       	cpi	r30, 0x05	; 5
    4a8a:	f1 05       	cpc	r31, r1
    4a8c:	79 f0       	breq	.+30     	; 0x4aac <SPI_Motors_Dash_Custom_Protocol+0x5c0>
    4a8e:	2f 96       	adiw	r28, 0x0f	; 15
    4a90:	2e ad       	ldd	r18, Y+62	; 0x3e
    4a92:	3f ad       	ldd	r19, Y+63	; 0x3f
    4a94:	2f 97       	sbiw	r28, 0x0f	; 15
    4a96:	23 30       	cpi	r18, 0x03	; 3
    4a98:	31 05       	cpc	r19, r1
    4a9a:	59 f4       	brne	.+22     	; 0x4ab2 <SPI_Motors_Dash_Custom_Protocol+0x5c6>
	case DC_MOTOR_MOVE:
		currentState = STATE_DC_MOTOR_MOVE;
    4a9c:	83 e0       	ldi	r24, 0x03	; 3
    4a9e:	80 93 2f 02 	sts	0x022F, r24
    4aa2:	07 c0       	rjmp	.+14     	; 0x4ab2 <SPI_Motors_Dash_Custom_Protocol+0x5c6>
		break;
	case SERVO_MOTOR_MOVE:
		currentState = STATE_SERVO_MOVE;
    4aa4:	85 e0       	ldi	r24, 0x05	; 5
    4aa6:	80 93 2f 02 	sts	0x022F, r24
    4aaa:	03 c0       	rjmp	.+6      	; 0x4ab2 <SPI_Motors_Dash_Custom_Protocol+0x5c6>
		break;
	case STEPPER_MOTOR_MOVE:
		currentState = STATE_STEPPER_MOVE;
    4aac:	84 e0       	ldi	r24, 0x04	; 4
    4aae:	80 93 2f 02 	sts	0x022F, r24
		break;
	}


}
    4ab2:	c2 5b       	subi	r28, 0xB2	; 178
    4ab4:	df 4f       	sbci	r29, 0xFF	; 255
    4ab6:	0f b6       	in	r0, 0x3f	; 63
    4ab8:	f8 94       	cli
    4aba:	de bf       	out	0x3e, r29	; 62
    4abc:	0f be       	out	0x3f, r0	; 63
    4abe:	cd bf       	out	0x3d, r28	; 61
    4ac0:	cf 91       	pop	r28
    4ac2:	df 91       	pop	r29
    4ac4:	1f 91       	pop	r17
    4ac6:	0f 91       	pop	r16
    4ac8:	08 95       	ret

00004aca <main>:

int main()
{
    4aca:	df 93       	push	r29
    4acc:	cf 93       	push	r28
    4ace:	cd b7       	in	r28, 0x3d	; 61
    4ad0:	de b7       	in	r29, 0x3e	; 62
    4ad2:	c5 54       	subi	r28, 0x45	; 69
    4ad4:	d0 40       	sbci	r29, 0x00	; 0
    4ad6:	0f b6       	in	r0, 0x3f	; 63
    4ad8:	f8 94       	cli
    4ada:	de bf       	out	0x3e, r29	; 62
    4adc:	0f be       	out	0x3f, r0	; 63
    4ade:	cd bf       	out	0x3d, r28	; 61
	DIO_ES_tInit();
    4ae0:	0e 94 77 13 	call	0x26ee	; 0x26ee <DIO_ES_tInit>


	Stepper_Init();
    4ae4:	0e 94 30 16 	call	0x2c60	; 0x2c60 <Stepper_Init>
	sei();
    4ae8:	78 94       	sei


	SPI_Config_t SPI_Cfg;

	SPI_Cfg.CLK_PHASE = SPI_CLK_PHASE_LEADING_SAMPLE;
    4aea:	1f ae       	std	Y+63, r1	; 0x3f
	SPI_Cfg.CLK_Polarity = SPI_CLK_Polarity_IDLE_LOW;
    4aec:	1e ae       	std	Y+62, r1	; 0x3e
	SPI_Cfg.Data_Order = SPI_DATA_ORDER_MSB;
    4aee:	1d ae       	std	Y+61, r1	; 0x3d

	SPI_Cfg.Device_Mode = SPI_DEVICE_MODE_SLAVE;
    4af0:	8f ee       	ldi	r24, 0xEF	; 239
    4af2:	8c af       	std	Y+60, r24	; 0x3c
	SPI_Cfg.IRQ_Mode = SPI_IRQ_Disable;
    4af4:	fe 01       	movw	r30, r28
    4af6:	ef 5b       	subi	r30, 0xBF	; 191
    4af8:	ff 4f       	sbci	r31, 0xFF	; 255
    4afa:	10 82       	st	Z, r1
	SPI_Cfg.SPI_P_to_Func = NULL;
    4afc:	fe 01       	movw	r30, r28
    4afe:	ee 5b       	subi	r30, 0xBE	; 190
    4b00:	ff 4f       	sbci	r31, 0xFF	; 255
    4b02:	11 82       	std	Z+1, r1	; 0x01
    4b04:	10 82       	st	Z, r1



	SPI_Init(&SPI_Cfg);
    4b06:	ce 01       	movw	r24, r28
    4b08:	cc 96       	adiw	r24, 0x3c	; 60
    4b0a:	0e 94 dd 0b 	call	0x17ba	; 0x17ba <SPI_Init>


	DC_Motor_Init(DC_MOTOR_0);
    4b0e:	80 e0       	ldi	r24, 0x00	; 0
    4b10:	0e 94 73 21 	call	0x42e6	; 0x42e6 <DC_Motor_Init>


	u8 stepperAngle=0;
    4b14:	1b ae       	std	Y+59, r1	; 0x3b
	int ServoAngle=0;
    4b16:	1a ae       	std	Y+58, r1	; 0x3a
    4b18:	19 ae       	std	Y+57, r1	; 0x39




	currentState = STATE_NULL_STATE;
    4b1a:	10 92 2f 02 	sts	0x022F, r1
    4b1e:	09 c0       	rjmp	.+18     	; 0x4b32 <main+0x68>


	while(1)
	{
		while((motor == 0) && (dir == 0)){
			SPI_Motors_Dash_Custom_Protocol(&motor,&dir, SpeedOrAngle);
    4b20:	8c e1       	ldi	r24, 0x1C	; 28
    4b22:	92 e0       	ldi	r25, 0x02	; 2
    4b24:	2d e1       	ldi	r18, 0x1D	; 29
    4b26:	32 e0       	ldi	r19, 0x02	; 2
    4b28:	4e e1       	ldi	r20, 0x1E	; 30
    4b2a:	52 e0       	ldi	r21, 0x02	; 2
    4b2c:	b9 01       	movw	r22, r18
    4b2e:	0e 94 76 22 	call	0x44ec	; 0x44ec <SPI_Motors_Dash_Custom_Protocol>
	currentState = STATE_NULL_STATE;


	while(1)
	{
		while((motor == 0) && (dir == 0)){
    4b32:	80 91 1c 02 	lds	r24, 0x021C
    4b36:	88 23       	and	r24, r24
    4b38:	21 f4       	brne	.+8      	; 0x4b42 <main+0x78>
    4b3a:	80 91 1d 02 	lds	r24, 0x021D
    4b3e:	88 23       	and	r24, r24
    4b40:	79 f3       	breq	.-34     	; 0x4b20 <main+0x56>
			SPI_Motors_Dash_Custom_Protocol(&motor,&dir, SpeedOrAngle);
		}


		switch(currentState)
    4b42:	80 91 2f 02 	lds	r24, 0x022F
    4b46:	28 2f       	mov	r18, r24
    4b48:	30 e0       	ldi	r19, 0x00	; 0
    4b4a:	26 96       	adiw	r28, 0x06	; 6
    4b4c:	3f af       	std	Y+63, r19	; 0x3f
    4b4e:	2e af       	std	Y+62, r18	; 0x3e
    4b50:	26 97       	sbiw	r28, 0x06	; 6
    4b52:	26 96       	adiw	r28, 0x06	; 6
    4b54:	4e ad       	ldd	r20, Y+62	; 0x3e
    4b56:	5f ad       	ldd	r21, Y+63	; 0x3f
    4b58:	26 97       	sbiw	r28, 0x06	; 6
    4b5a:	44 30       	cpi	r20, 0x04	; 4
    4b5c:	51 05       	cpc	r21, r1
    4b5e:	09 f4       	brne	.+2      	; 0x4b62 <main+0x98>
    4b60:	5a c1       	rjmp	.+692    	; 0x4e16 <main+0x34c>
    4b62:	26 96       	adiw	r28, 0x06	; 6
    4b64:	8e ad       	ldd	r24, Y+62	; 0x3e
    4b66:	9f ad       	ldd	r25, Y+63	; 0x3f
    4b68:	26 97       	sbiw	r28, 0x06	; 6
    4b6a:	85 30       	cpi	r24, 0x05	; 5
    4b6c:	91 05       	cpc	r25, r1
    4b6e:	44 f4       	brge	.+16     	; 0x4b80 <main+0xb6>
    4b70:	26 96       	adiw	r28, 0x06	; 6
    4b72:	2e ad       	ldd	r18, Y+62	; 0x3e
    4b74:	3f ad       	ldd	r19, Y+63	; 0x3f
    4b76:	26 97       	sbiw	r28, 0x06	; 6
    4b78:	23 30       	cpi	r18, 0x03	; 3
    4b7a:	31 05       	cpc	r19, r1
    4b7c:	91 f0       	breq	.+36     	; 0x4ba2 <main+0xd8>
    4b7e:	d9 cf       	rjmp	.-78     	; 0x4b32 <main+0x68>
    4b80:	26 96       	adiw	r28, 0x06	; 6
    4b82:	4e ad       	ldd	r20, Y+62	; 0x3e
    4b84:	5f ad       	ldd	r21, Y+63	; 0x3f
    4b86:	26 97       	sbiw	r28, 0x06	; 6
    4b88:	45 30       	cpi	r20, 0x05	; 5
    4b8a:	51 05       	cpc	r21, r1
    4b8c:	09 f4       	brne	.+2      	; 0x4b90 <main+0xc6>
    4b8e:	76 c1       	rjmp	.+748    	; 0x4e7c <main+0x3b2>
    4b90:	26 96       	adiw	r28, 0x06	; 6
    4b92:	8e ad       	ldd	r24, Y+62	; 0x3e
    4b94:	9f ad       	ldd	r25, Y+63	; 0x3f
    4b96:	26 97       	sbiw	r28, 0x06	; 6
    4b98:	86 30       	cpi	r24, 0x06	; 6
    4b9a:	91 05       	cpc	r25, r1
    4b9c:	09 f4       	brne	.+2      	; 0x4ba0 <main+0xd6>
    4b9e:	2b c2       	rjmp	.+1110   	; 0x4ff6 <main+0x52c>
    4ba0:	c8 cf       	rjmp	.-112    	; 0x4b32 <main+0x68>
		{
		case STATE_DC_MOTOR_MOVE:
			Speed = (SpeedOrAngle[0] * 10) + SpeedOrAngle[1];
    4ba2:	80 91 1e 02 	lds	r24, 0x021E
    4ba6:	88 2f       	mov	r24, r24
    4ba8:	90 e0       	ldi	r25, 0x00	; 0
    4baa:	9c 01       	movw	r18, r24
    4bac:	22 0f       	add	r18, r18
    4bae:	33 1f       	adc	r19, r19
    4bb0:	c9 01       	movw	r24, r18
    4bb2:	88 0f       	add	r24, r24
    4bb4:	99 1f       	adc	r25, r25
    4bb6:	88 0f       	add	r24, r24
    4bb8:	99 1f       	adc	r25, r25
    4bba:	82 0f       	add	r24, r18
    4bbc:	93 1f       	adc	r25, r19
    4bbe:	98 2f       	mov	r25, r24
    4bc0:	80 91 1f 02 	lds	r24, 0x021F
    4bc4:	89 0f       	add	r24, r25
    4bc6:	80 93 16 02 	sts	0x0216, r24
			if (dir == DC_CW) {
    4bca:	80 91 1d 02 	lds	r24, 0x021D
    4bce:	87 30       	cpi	r24, 0x07	; 7
    4bd0:	09 f0       	breq	.+2      	; 0x4bd4 <main+0x10a>
    4bd2:	8e c0       	rjmp	.+284    	; 0x4cf0 <main+0x226>
				DC_Motor_SetSpeed(DC_MOTOR_0,Speed);
    4bd4:	90 91 16 02 	lds	r25, 0x0216
    4bd8:	80 e0       	ldi	r24, 0x00	; 0
    4bda:	69 2f       	mov	r22, r25
    4bdc:	0e 94 28 22 	call	0x4450	; 0x4450 <DC_Motor_SetSpeed>
				DC_Motor_Move(DC_MOTOR_0, DC_MOTOR_CW);
    4be0:	80 e0       	ldi	r24, 0x00	; 0
    4be2:	60 e0       	ldi	r22, 0x00	; 0
    4be4:	0e 94 cb 21 	call	0x4396	; 0x4396 <DC_Motor_Move>
    4be8:	80 e0       	ldi	r24, 0x00	; 0
    4bea:	90 e8       	ldi	r25, 0x80	; 128
    4bec:	ab e3       	ldi	r26, 0x3B	; 59
    4bee:	b5 e4       	ldi	r27, 0x45	; 69
    4bf0:	8d ab       	std	Y+53, r24	; 0x35
    4bf2:	9e ab       	std	Y+54, r25	; 0x36
    4bf4:	af ab       	std	Y+55, r26	; 0x37
    4bf6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4bf8:	6d a9       	ldd	r22, Y+53	; 0x35
    4bfa:	7e a9       	ldd	r23, Y+54	; 0x36
    4bfc:	8f a9       	ldd	r24, Y+55	; 0x37
    4bfe:	98 ad       	ldd	r25, Y+56	; 0x38
    4c00:	20 e0       	ldi	r18, 0x00	; 0
    4c02:	30 e0       	ldi	r19, 0x00	; 0
    4c04:	4a e7       	ldi	r20, 0x7A	; 122
    4c06:	55 e4       	ldi	r21, 0x45	; 69
    4c08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c0c:	dc 01       	movw	r26, r24
    4c0e:	cb 01       	movw	r24, r22
    4c10:	89 ab       	std	Y+49, r24	; 0x31
    4c12:	9a ab       	std	Y+50, r25	; 0x32
    4c14:	ab ab       	std	Y+51, r26	; 0x33
    4c16:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4c18:	69 a9       	ldd	r22, Y+49	; 0x31
    4c1a:	7a a9       	ldd	r23, Y+50	; 0x32
    4c1c:	8b a9       	ldd	r24, Y+51	; 0x33
    4c1e:	9c a9       	ldd	r25, Y+52	; 0x34
    4c20:	20 e0       	ldi	r18, 0x00	; 0
    4c22:	30 e0       	ldi	r19, 0x00	; 0
    4c24:	40 e8       	ldi	r20, 0x80	; 128
    4c26:	5f e3       	ldi	r21, 0x3F	; 63
    4c28:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4c2c:	88 23       	and	r24, r24
    4c2e:	2c f4       	brge	.+10     	; 0x4c3a <main+0x170>
		__ticks = 1;
    4c30:	81 e0       	ldi	r24, 0x01	; 1
    4c32:	90 e0       	ldi	r25, 0x00	; 0
    4c34:	98 ab       	std	Y+48, r25	; 0x30
    4c36:	8f a7       	std	Y+47, r24	; 0x2f
    4c38:	3f c0       	rjmp	.+126    	; 0x4cb8 <main+0x1ee>
	else if (__tmp > 65535)
    4c3a:	69 a9       	ldd	r22, Y+49	; 0x31
    4c3c:	7a a9       	ldd	r23, Y+50	; 0x32
    4c3e:	8b a9       	ldd	r24, Y+51	; 0x33
    4c40:	9c a9       	ldd	r25, Y+52	; 0x34
    4c42:	20 e0       	ldi	r18, 0x00	; 0
    4c44:	3f ef       	ldi	r19, 0xFF	; 255
    4c46:	4f e7       	ldi	r20, 0x7F	; 127
    4c48:	57 e4       	ldi	r21, 0x47	; 71
    4c4a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4c4e:	18 16       	cp	r1, r24
    4c50:	4c f5       	brge	.+82     	; 0x4ca4 <main+0x1da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4c52:	6d a9       	ldd	r22, Y+53	; 0x35
    4c54:	7e a9       	ldd	r23, Y+54	; 0x36
    4c56:	8f a9       	ldd	r24, Y+55	; 0x37
    4c58:	98 ad       	ldd	r25, Y+56	; 0x38
    4c5a:	20 e0       	ldi	r18, 0x00	; 0
    4c5c:	30 e0       	ldi	r19, 0x00	; 0
    4c5e:	40 e2       	ldi	r20, 0x20	; 32
    4c60:	51 e4       	ldi	r21, 0x41	; 65
    4c62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c66:	dc 01       	movw	r26, r24
    4c68:	cb 01       	movw	r24, r22
    4c6a:	bc 01       	movw	r22, r24
    4c6c:	cd 01       	movw	r24, r26
    4c6e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4c72:	dc 01       	movw	r26, r24
    4c74:	cb 01       	movw	r24, r22
    4c76:	98 ab       	std	Y+48, r25	; 0x30
    4c78:	8f a7       	std	Y+47, r24	; 0x2f
    4c7a:	0f c0       	rjmp	.+30     	; 0x4c9a <main+0x1d0>
    4c7c:	80 e9       	ldi	r24, 0x90	; 144
    4c7e:	91 e0       	ldi	r25, 0x01	; 1
    4c80:	9e a7       	std	Y+46, r25	; 0x2e
    4c82:	8d a7       	std	Y+45, r24	; 0x2d
    4c84:	8d a5       	ldd	r24, Y+45	; 0x2d
    4c86:	9e a5       	ldd	r25, Y+46	; 0x2e
    4c88:	01 97       	sbiw	r24, 0x01	; 1
    4c8a:	f1 f7       	brne	.-4      	; 0x4c88 <main+0x1be>
    4c8c:	9e a7       	std	Y+46, r25	; 0x2e
    4c8e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4c90:	8f a5       	ldd	r24, Y+47	; 0x2f
    4c92:	98 a9       	ldd	r25, Y+48	; 0x30
    4c94:	01 97       	sbiw	r24, 0x01	; 1
    4c96:	98 ab       	std	Y+48, r25	; 0x30
    4c98:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4c9a:	8f a5       	ldd	r24, Y+47	; 0x2f
    4c9c:	98 a9       	ldd	r25, Y+48	; 0x30
    4c9e:	00 97       	sbiw	r24, 0x00	; 0
    4ca0:	69 f7       	brne	.-38     	; 0x4c7c <main+0x1b2>
    4ca2:	14 c0       	rjmp	.+40     	; 0x4ccc <main+0x202>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ca4:	69 a9       	ldd	r22, Y+49	; 0x31
    4ca6:	7a a9       	ldd	r23, Y+50	; 0x32
    4ca8:	8b a9       	ldd	r24, Y+51	; 0x33
    4caa:	9c a9       	ldd	r25, Y+52	; 0x34
    4cac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4cb0:	dc 01       	movw	r26, r24
    4cb2:	cb 01       	movw	r24, r22
    4cb4:	98 ab       	std	Y+48, r25	; 0x30
    4cb6:	8f a7       	std	Y+47, r24	; 0x2f
    4cb8:	8f a5       	ldd	r24, Y+47	; 0x2f
    4cba:	98 a9       	ldd	r25, Y+48	; 0x30
    4cbc:	9c a7       	std	Y+44, r25	; 0x2c
    4cbe:	8b a7       	std	Y+43, r24	; 0x2b
    4cc0:	8b a5       	ldd	r24, Y+43	; 0x2b
    4cc2:	9c a5       	ldd	r25, Y+44	; 0x2c
    4cc4:	01 97       	sbiw	r24, 0x01	; 1
    4cc6:	f1 f7       	brne	.-4      	; 0x4cc4 <main+0x1fa>
    4cc8:	9c a7       	std	Y+44, r25	; 0x2c
    4cca:	8b a7       	std	Y+43, r24	; 0x2b
				_delay_ms(3000);
				DC_Motor_Stop(DC_MOTOR_0);
    4ccc:	80 e0       	ldi	r24, 0x00	; 0
    4cce:	0e 94 9f 21 	call	0x433e	; 0x433e <DC_Motor_Stop>
				TIMER0_Stop();
    4cd2:	0e 94 4f 08 	call	0x109e	; 0x109e <TIMER0_Stop>
				DIO_ES_tSetPinValue(SPI_REG, SS, LOW);
    4cd6:	81 e0       	ldi	r24, 0x01	; 1
    4cd8:	64 e0       	ldi	r22, 0x04	; 4
    4cda:	40 e0       	ldi	r20, 0x00	; 0
    4cdc:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
				//SPI_Transmit(ACTION_SUCCEEDED);
				motor = 0;
    4ce0:	10 92 1c 02 	sts	0x021C, r1
				dir=0;
    4ce4:	10 92 1d 02 	sts	0x021D, r1
				currentState = STATE_MOTOR_OPTIONS;
    4ce8:	82 e0       	ldi	r24, 0x02	; 2
    4cea:	80 93 2f 02 	sts	0x022F, r24
    4cee:	21 cf       	rjmp	.-446    	; 0x4b32 <main+0x68>
			} else if (dir == DC_CCW) {
    4cf0:	80 91 1d 02 	lds	r24, 0x021D
    4cf4:	88 30       	cpi	r24, 0x08	; 8
    4cf6:	09 f0       	breq	.+2      	; 0x4cfa <main+0x230>
    4cf8:	1c cf       	rjmp	.-456    	; 0x4b32 <main+0x68>
				DC_Motor_SetSpeed(DC_MOTOR_0,Speed);
    4cfa:	90 91 16 02 	lds	r25, 0x0216
    4cfe:	80 e0       	ldi	r24, 0x00	; 0
    4d00:	69 2f       	mov	r22, r25
    4d02:	0e 94 28 22 	call	0x4450	; 0x4450 <DC_Motor_SetSpeed>
				DC_Motor_Move(DC_MOTOR_0, DC_MOTOR_CCW);
    4d06:	80 e0       	ldi	r24, 0x00	; 0
    4d08:	61 e0       	ldi	r22, 0x01	; 1
    4d0a:	0e 94 cb 21 	call	0x4396	; 0x4396 <DC_Motor_Move>
    4d0e:	80 e0       	ldi	r24, 0x00	; 0
    4d10:	90 e8       	ldi	r25, 0x80	; 128
    4d12:	ab e3       	ldi	r26, 0x3B	; 59
    4d14:	b5 e4       	ldi	r27, 0x45	; 69
    4d16:	8f a3       	std	Y+39, r24	; 0x27
    4d18:	98 a7       	std	Y+40, r25	; 0x28
    4d1a:	a9 a7       	std	Y+41, r26	; 0x29
    4d1c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d1e:	6f a1       	ldd	r22, Y+39	; 0x27
    4d20:	78 a5       	ldd	r23, Y+40	; 0x28
    4d22:	89 a5       	ldd	r24, Y+41	; 0x29
    4d24:	9a a5       	ldd	r25, Y+42	; 0x2a
    4d26:	20 e0       	ldi	r18, 0x00	; 0
    4d28:	30 e0       	ldi	r19, 0x00	; 0
    4d2a:	4a e7       	ldi	r20, 0x7A	; 122
    4d2c:	55 e4       	ldi	r21, 0x45	; 69
    4d2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d32:	dc 01       	movw	r26, r24
    4d34:	cb 01       	movw	r24, r22
    4d36:	8b a3       	std	Y+35, r24	; 0x23
    4d38:	9c a3       	std	Y+36, r25	; 0x24
    4d3a:	ad a3       	std	Y+37, r26	; 0x25
    4d3c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4d3e:	6b a1       	ldd	r22, Y+35	; 0x23
    4d40:	7c a1       	ldd	r23, Y+36	; 0x24
    4d42:	8d a1       	ldd	r24, Y+37	; 0x25
    4d44:	9e a1       	ldd	r25, Y+38	; 0x26
    4d46:	20 e0       	ldi	r18, 0x00	; 0
    4d48:	30 e0       	ldi	r19, 0x00	; 0
    4d4a:	40 e8       	ldi	r20, 0x80	; 128
    4d4c:	5f e3       	ldi	r21, 0x3F	; 63
    4d4e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4d52:	88 23       	and	r24, r24
    4d54:	2c f4       	brge	.+10     	; 0x4d60 <main+0x296>
		__ticks = 1;
    4d56:	81 e0       	ldi	r24, 0x01	; 1
    4d58:	90 e0       	ldi	r25, 0x00	; 0
    4d5a:	9a a3       	std	Y+34, r25	; 0x22
    4d5c:	89 a3       	std	Y+33, r24	; 0x21
    4d5e:	3f c0       	rjmp	.+126    	; 0x4dde <main+0x314>
	else if (__tmp > 65535)
    4d60:	6b a1       	ldd	r22, Y+35	; 0x23
    4d62:	7c a1       	ldd	r23, Y+36	; 0x24
    4d64:	8d a1       	ldd	r24, Y+37	; 0x25
    4d66:	9e a1       	ldd	r25, Y+38	; 0x26
    4d68:	20 e0       	ldi	r18, 0x00	; 0
    4d6a:	3f ef       	ldi	r19, 0xFF	; 255
    4d6c:	4f e7       	ldi	r20, 0x7F	; 127
    4d6e:	57 e4       	ldi	r21, 0x47	; 71
    4d70:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4d74:	18 16       	cp	r1, r24
    4d76:	4c f5       	brge	.+82     	; 0x4dca <main+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4d78:	6f a1       	ldd	r22, Y+39	; 0x27
    4d7a:	78 a5       	ldd	r23, Y+40	; 0x28
    4d7c:	89 a5       	ldd	r24, Y+41	; 0x29
    4d7e:	9a a5       	ldd	r25, Y+42	; 0x2a
    4d80:	20 e0       	ldi	r18, 0x00	; 0
    4d82:	30 e0       	ldi	r19, 0x00	; 0
    4d84:	40 e2       	ldi	r20, 0x20	; 32
    4d86:	51 e4       	ldi	r21, 0x41	; 65
    4d88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d8c:	dc 01       	movw	r26, r24
    4d8e:	cb 01       	movw	r24, r22
    4d90:	bc 01       	movw	r22, r24
    4d92:	cd 01       	movw	r24, r26
    4d94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4d98:	dc 01       	movw	r26, r24
    4d9a:	cb 01       	movw	r24, r22
    4d9c:	9a a3       	std	Y+34, r25	; 0x22
    4d9e:	89 a3       	std	Y+33, r24	; 0x21
    4da0:	0f c0       	rjmp	.+30     	; 0x4dc0 <main+0x2f6>
    4da2:	80 e9       	ldi	r24, 0x90	; 144
    4da4:	91 e0       	ldi	r25, 0x01	; 1
    4da6:	98 a3       	std	Y+32, r25	; 0x20
    4da8:	8f 8f       	std	Y+31, r24	; 0x1f
    4daa:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4dac:	98 a1       	ldd	r25, Y+32	; 0x20
    4dae:	01 97       	sbiw	r24, 0x01	; 1
    4db0:	f1 f7       	brne	.-4      	; 0x4dae <main+0x2e4>
    4db2:	98 a3       	std	Y+32, r25	; 0x20
    4db4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4db6:	89 a1       	ldd	r24, Y+33	; 0x21
    4db8:	9a a1       	ldd	r25, Y+34	; 0x22
    4dba:	01 97       	sbiw	r24, 0x01	; 1
    4dbc:	9a a3       	std	Y+34, r25	; 0x22
    4dbe:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4dc0:	89 a1       	ldd	r24, Y+33	; 0x21
    4dc2:	9a a1       	ldd	r25, Y+34	; 0x22
    4dc4:	00 97       	sbiw	r24, 0x00	; 0
    4dc6:	69 f7       	brne	.-38     	; 0x4da2 <main+0x2d8>
    4dc8:	14 c0       	rjmp	.+40     	; 0x4df2 <main+0x328>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4dca:	6b a1       	ldd	r22, Y+35	; 0x23
    4dcc:	7c a1       	ldd	r23, Y+36	; 0x24
    4dce:	8d a1       	ldd	r24, Y+37	; 0x25
    4dd0:	9e a1       	ldd	r25, Y+38	; 0x26
    4dd2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4dd6:	dc 01       	movw	r26, r24
    4dd8:	cb 01       	movw	r24, r22
    4dda:	9a a3       	std	Y+34, r25	; 0x22
    4ddc:	89 a3       	std	Y+33, r24	; 0x21
    4dde:	89 a1       	ldd	r24, Y+33	; 0x21
    4de0:	9a a1       	ldd	r25, Y+34	; 0x22
    4de2:	9e 8f       	std	Y+30, r25	; 0x1e
    4de4:	8d 8f       	std	Y+29, r24	; 0x1d
    4de6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4de8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4dea:	01 97       	sbiw	r24, 0x01	; 1
    4dec:	f1 f7       	brne	.-4      	; 0x4dea <main+0x320>
    4dee:	9e 8f       	std	Y+30, r25	; 0x1e
    4df0:	8d 8f       	std	Y+29, r24	; 0x1d
				_delay_ms(3000);
				DC_Motor_Stop(DC_MOTOR_0);
    4df2:	80 e0       	ldi	r24, 0x00	; 0
    4df4:	0e 94 9f 21 	call	0x433e	; 0x433e <DC_Motor_Stop>
				TIMER0_Stop();
    4df8:	0e 94 4f 08 	call	0x109e	; 0x109e <TIMER0_Stop>
				DIO_ES_tSetPinValue(SPI_REG, SS, LOW);
    4dfc:	81 e0       	ldi	r24, 0x01	; 1
    4dfe:	64 e0       	ldi	r22, 0x04	; 4
    4e00:	40 e0       	ldi	r20, 0x00	; 0
    4e02:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
				//SPI_Transmit(ACTION_SUCCEEDED);
				motor = 0;
    4e06:	10 92 1c 02 	sts	0x021C, r1
				dir=0;
    4e0a:	10 92 1d 02 	sts	0x021D, r1
				currentState = STATE_MOTOR_OPTIONS;
    4e0e:	82 e0       	ldi	r24, 0x02	; 2
    4e10:	80 93 2f 02 	sts	0x022F, r24
    4e14:	8e ce       	rjmp	.-740    	; 0x4b32 <main+0x68>
			break;



		case STATE_STEPPER_MOVE:
			stepperAngle = (SpeedOrAngle[0] * 100) + (SpeedOrAngle[1] * 10) + SpeedOrAngle[2];
    4e16:	80 91 1e 02 	lds	r24, 0x021E
    4e1a:	28 2f       	mov	r18, r24
    4e1c:	30 e0       	ldi	r19, 0x00	; 0
    4e1e:	84 e6       	ldi	r24, 0x64	; 100
    4e20:	90 e0       	ldi	r25, 0x00	; 0
    4e22:	ac 01       	movw	r20, r24
    4e24:	24 9f       	mul	r18, r20
    4e26:	c0 01       	movw	r24, r0
    4e28:	25 9f       	mul	r18, r21
    4e2a:	90 0d       	add	r25, r0
    4e2c:	34 9f       	mul	r19, r20
    4e2e:	90 0d       	add	r25, r0
    4e30:	11 24       	eor	r1, r1
    4e32:	48 2f       	mov	r20, r24
    4e34:	80 91 1f 02 	lds	r24, 0x021F
    4e38:	88 2f       	mov	r24, r24
    4e3a:	90 e0       	ldi	r25, 0x00	; 0
    4e3c:	9c 01       	movw	r18, r24
    4e3e:	22 0f       	add	r18, r18
    4e40:	33 1f       	adc	r19, r19
    4e42:	c9 01       	movw	r24, r18
    4e44:	88 0f       	add	r24, r24
    4e46:	99 1f       	adc	r25, r25
    4e48:	88 0f       	add	r24, r24
    4e4a:	99 1f       	adc	r25, r25
    4e4c:	82 0f       	add	r24, r18
    4e4e:	93 1f       	adc	r25, r19
    4e50:	94 2f       	mov	r25, r20
    4e52:	98 0f       	add	r25, r24
    4e54:	80 91 20 02 	lds	r24, 0x0220
    4e58:	89 0f       	add	r24, r25
    4e5a:	8b af       	std	Y+59, r24	; 0x3b
			Stepper_Rotate(stepperAngle);
    4e5c:	8b ad       	ldd	r24, Y+59	; 0x3b
    4e5e:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <Stepper_Rotate>
			DIO_ES_tSetPinValue(SPI_REG, SS, LOW);
    4e62:	81 e0       	ldi	r24, 0x01	; 1
    4e64:	64 e0       	ldi	r22, 0x04	; 4
    4e66:	40 e0       	ldi	r20, 0x00	; 0
    4e68:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			//SPI_Transmit(ACTION_SUCCEEDED);
			motor = 0;
    4e6c:	10 92 1c 02 	sts	0x021C, r1
			dir=0;
    4e70:	10 92 1d 02 	sts	0x021D, r1
			currentState = STATE_MOTOR_OPTIONS;
    4e74:	82 e0       	ldi	r24, 0x02	; 2
    4e76:	80 93 2f 02 	sts	0x022F, r24
    4e7a:	5b ce       	rjmp	.-842    	; 0x4b32 <main+0x68>
			break;


		case STATE_SERVO_MOVE:
			Sign = SpeedOrAngle[0];
    4e7c:	80 91 1e 02 	lds	r24, 0x021E
    4e80:	80 93 15 02 	sts	0x0215, r24
			if(Sign == '+'){
    4e84:	80 91 15 02 	lds	r24, 0x0215
    4e88:	8b 32       	cpi	r24, 0x2B	; 43
    4e8a:	b9 f4       	brne	.+46     	; 0x4eba <main+0x3f0>
				ServoAngle = +((SpeedOrAngle[1] * 10) + SpeedOrAngle[2]);
    4e8c:	80 91 1f 02 	lds	r24, 0x021F
    4e90:	88 2f       	mov	r24, r24
    4e92:	90 e0       	ldi	r25, 0x00	; 0
    4e94:	9c 01       	movw	r18, r24
    4e96:	22 0f       	add	r18, r18
    4e98:	33 1f       	adc	r19, r19
    4e9a:	c9 01       	movw	r24, r18
    4e9c:	88 0f       	add	r24, r24
    4e9e:	99 1f       	adc	r25, r25
    4ea0:	88 0f       	add	r24, r24
    4ea2:	99 1f       	adc	r25, r25
    4ea4:	28 0f       	add	r18, r24
    4ea6:	39 1f       	adc	r19, r25
    4ea8:	80 91 20 02 	lds	r24, 0x0220
    4eac:	88 2f       	mov	r24, r24
    4eae:	90 e0       	ldi	r25, 0x00	; 0
    4eb0:	82 0f       	add	r24, r18
    4eb2:	93 1f       	adc	r25, r19
    4eb4:	9a af       	std	Y+58, r25	; 0x3a
    4eb6:	89 af       	std	Y+57, r24	; 0x39
    4eb8:	19 c0       	rjmp	.+50     	; 0x4eec <main+0x422>
			}else{
				ServoAngle = -((SpeedOrAngle[1] * 10) + SpeedOrAngle[2]);
    4eba:	80 91 1f 02 	lds	r24, 0x021F
    4ebe:	88 2f       	mov	r24, r24
    4ec0:	90 e0       	ldi	r25, 0x00	; 0
    4ec2:	9c 01       	movw	r18, r24
    4ec4:	22 0f       	add	r18, r18
    4ec6:	33 1f       	adc	r19, r19
    4ec8:	c9 01       	movw	r24, r18
    4eca:	88 0f       	add	r24, r24
    4ecc:	99 1f       	adc	r25, r25
    4ece:	88 0f       	add	r24, r24
    4ed0:	99 1f       	adc	r25, r25
    4ed2:	82 0f       	add	r24, r18
    4ed4:	93 1f       	adc	r25, r19
    4ed6:	90 95       	com	r25
    4ed8:	81 95       	neg	r24
    4eda:	9f 4f       	sbci	r25, 0xFF	; 255
    4edc:	20 91 20 02 	lds	r18, 0x0220
    4ee0:	22 2f       	mov	r18, r18
    4ee2:	30 e0       	ldi	r19, 0x00	; 0
    4ee4:	82 1b       	sub	r24, r18
    4ee6:	93 0b       	sbc	r25, r19
    4ee8:	9a af       	std	Y+58, r25	; 0x3a
    4eea:	89 af       	std	Y+57, r24	; 0x39
			}
			Servo_Turn(ServoAngle);
    4eec:	89 ad       	ldd	r24, Y+57	; 0x39
    4eee:	9a ad       	ldd	r25, Y+58	; 0x3a
    4ef0:	0e 94 d5 18 	call	0x31aa	; 0x31aa <Servo_Turn>
    4ef4:	80 e0       	ldi	r24, 0x00	; 0
    4ef6:	90 e0       	ldi	r25, 0x00	; 0
    4ef8:	aa e7       	ldi	r26, 0x7A	; 122
    4efa:	b4 e4       	ldi	r27, 0x44	; 68
    4efc:	89 8f       	std	Y+25, r24	; 0x19
    4efe:	9a 8f       	std	Y+26, r25	; 0x1a
    4f00:	ab 8f       	std	Y+27, r26	; 0x1b
    4f02:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4f04:	69 8d       	ldd	r22, Y+25	; 0x19
    4f06:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4f08:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4f0a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4f0c:	20 e0       	ldi	r18, 0x00	; 0
    4f0e:	30 e0       	ldi	r19, 0x00	; 0
    4f10:	4a e7       	ldi	r20, 0x7A	; 122
    4f12:	55 e4       	ldi	r21, 0x45	; 69
    4f14:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4f18:	dc 01       	movw	r26, r24
    4f1a:	cb 01       	movw	r24, r22
    4f1c:	8d 8b       	std	Y+21, r24	; 0x15
    4f1e:	9e 8b       	std	Y+22, r25	; 0x16
    4f20:	af 8b       	std	Y+23, r26	; 0x17
    4f22:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4f24:	6d 89       	ldd	r22, Y+21	; 0x15
    4f26:	7e 89       	ldd	r23, Y+22	; 0x16
    4f28:	8f 89       	ldd	r24, Y+23	; 0x17
    4f2a:	98 8d       	ldd	r25, Y+24	; 0x18
    4f2c:	20 e0       	ldi	r18, 0x00	; 0
    4f2e:	30 e0       	ldi	r19, 0x00	; 0
    4f30:	40 e8       	ldi	r20, 0x80	; 128
    4f32:	5f e3       	ldi	r21, 0x3F	; 63
    4f34:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4f38:	88 23       	and	r24, r24
    4f3a:	2c f4       	brge	.+10     	; 0x4f46 <main+0x47c>
		__ticks = 1;
    4f3c:	81 e0       	ldi	r24, 0x01	; 1
    4f3e:	90 e0       	ldi	r25, 0x00	; 0
    4f40:	9c 8b       	std	Y+20, r25	; 0x14
    4f42:	8b 8b       	std	Y+19, r24	; 0x13
    4f44:	3f c0       	rjmp	.+126    	; 0x4fc4 <main+0x4fa>
	else if (__tmp > 65535)
    4f46:	6d 89       	ldd	r22, Y+21	; 0x15
    4f48:	7e 89       	ldd	r23, Y+22	; 0x16
    4f4a:	8f 89       	ldd	r24, Y+23	; 0x17
    4f4c:	98 8d       	ldd	r25, Y+24	; 0x18
    4f4e:	20 e0       	ldi	r18, 0x00	; 0
    4f50:	3f ef       	ldi	r19, 0xFF	; 255
    4f52:	4f e7       	ldi	r20, 0x7F	; 127
    4f54:	57 e4       	ldi	r21, 0x47	; 71
    4f56:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4f5a:	18 16       	cp	r1, r24
    4f5c:	4c f5       	brge	.+82     	; 0x4fb0 <main+0x4e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4f5e:	69 8d       	ldd	r22, Y+25	; 0x19
    4f60:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4f62:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4f64:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4f66:	20 e0       	ldi	r18, 0x00	; 0
    4f68:	30 e0       	ldi	r19, 0x00	; 0
    4f6a:	40 e2       	ldi	r20, 0x20	; 32
    4f6c:	51 e4       	ldi	r21, 0x41	; 65
    4f6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4f72:	dc 01       	movw	r26, r24
    4f74:	cb 01       	movw	r24, r22
    4f76:	bc 01       	movw	r22, r24
    4f78:	cd 01       	movw	r24, r26
    4f7a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4f7e:	dc 01       	movw	r26, r24
    4f80:	cb 01       	movw	r24, r22
    4f82:	9c 8b       	std	Y+20, r25	; 0x14
    4f84:	8b 8b       	std	Y+19, r24	; 0x13
    4f86:	0f c0       	rjmp	.+30     	; 0x4fa6 <main+0x4dc>
    4f88:	80 e9       	ldi	r24, 0x90	; 144
    4f8a:	91 e0       	ldi	r25, 0x01	; 1
    4f8c:	9a 8b       	std	Y+18, r25	; 0x12
    4f8e:	89 8b       	std	Y+17, r24	; 0x11
    4f90:	89 89       	ldd	r24, Y+17	; 0x11
    4f92:	9a 89       	ldd	r25, Y+18	; 0x12
    4f94:	01 97       	sbiw	r24, 0x01	; 1
    4f96:	f1 f7       	brne	.-4      	; 0x4f94 <main+0x4ca>
    4f98:	9a 8b       	std	Y+18, r25	; 0x12
    4f9a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4f9c:	8b 89       	ldd	r24, Y+19	; 0x13
    4f9e:	9c 89       	ldd	r25, Y+20	; 0x14
    4fa0:	01 97       	sbiw	r24, 0x01	; 1
    4fa2:	9c 8b       	std	Y+20, r25	; 0x14
    4fa4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4fa6:	8b 89       	ldd	r24, Y+19	; 0x13
    4fa8:	9c 89       	ldd	r25, Y+20	; 0x14
    4faa:	00 97       	sbiw	r24, 0x00	; 0
    4fac:	69 f7       	brne	.-38     	; 0x4f88 <main+0x4be>
    4fae:	14 c0       	rjmp	.+40     	; 0x4fd8 <main+0x50e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4fb0:	6d 89       	ldd	r22, Y+21	; 0x15
    4fb2:	7e 89       	ldd	r23, Y+22	; 0x16
    4fb4:	8f 89       	ldd	r24, Y+23	; 0x17
    4fb6:	98 8d       	ldd	r25, Y+24	; 0x18
    4fb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4fbc:	dc 01       	movw	r26, r24
    4fbe:	cb 01       	movw	r24, r22
    4fc0:	9c 8b       	std	Y+20, r25	; 0x14
    4fc2:	8b 8b       	std	Y+19, r24	; 0x13
    4fc4:	8b 89       	ldd	r24, Y+19	; 0x13
    4fc6:	9c 89       	ldd	r25, Y+20	; 0x14
    4fc8:	98 8b       	std	Y+16, r25	; 0x10
    4fca:	8f 87       	std	Y+15, r24	; 0x0f
    4fcc:	8f 85       	ldd	r24, Y+15	; 0x0f
    4fce:	98 89       	ldd	r25, Y+16	; 0x10
    4fd0:	01 97       	sbiw	r24, 0x01	; 1
    4fd2:	f1 f7       	brne	.-4      	; 0x4fd0 <main+0x506>
    4fd4:	98 8b       	std	Y+16, r25	; 0x10
    4fd6:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(1000);
			Servo_Stop();
    4fd8:	0e 94 4b 19 	call	0x3296	; 0x3296 <Servo_Stop>
			DIO_ES_tSetPinValue(SPI_REG, SS, LOW);
    4fdc:	81 e0       	ldi	r24, 0x01	; 1
    4fde:	64 e0       	ldi	r22, 0x04	; 4
    4fe0:	40 e0       	ldi	r20, 0x00	; 0
    4fe2:	0e 94 bd 10 	call	0x217a	; 0x217a <DIO_ES_tSetPinValue>
			//SPI_Transmit(ACTION_SUCCEEDED);
			motor = 0;
    4fe6:	10 92 1c 02 	sts	0x021C, r1
			dir=0;
    4fea:	10 92 1d 02 	sts	0x021D, r1
			currentState = STATE_MOTOR_OPTIONS;
    4fee:	82 e0       	ldi	r24, 0x02	; 2
    4ff0:	80 93 2f 02 	sts	0x022F, r24
    4ff4:	9e cd       	rjmp	.-1220   	; 0x4b32 <main+0x68>
			break;
    4ff6:	80 e0       	ldi	r24, 0x00	; 0
    4ff8:	90 e0       	ldi	r25, 0x00	; 0
    4ffa:	aa e7       	ldi	r26, 0x7A	; 122
    4ffc:	b4 e4       	ldi	r27, 0x44	; 68
    4ffe:	8b 87       	std	Y+11, r24	; 0x0b
    5000:	9c 87       	std	Y+12, r25	; 0x0c
    5002:	ad 87       	std	Y+13, r26	; 0x0d
    5004:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5006:	6b 85       	ldd	r22, Y+11	; 0x0b
    5008:	7c 85       	ldd	r23, Y+12	; 0x0c
    500a:	8d 85       	ldd	r24, Y+13	; 0x0d
    500c:	9e 85       	ldd	r25, Y+14	; 0x0e
    500e:	20 e0       	ldi	r18, 0x00	; 0
    5010:	30 e0       	ldi	r19, 0x00	; 0
    5012:	4a e7       	ldi	r20, 0x7A	; 122
    5014:	55 e4       	ldi	r21, 0x45	; 69
    5016:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    501a:	dc 01       	movw	r26, r24
    501c:	cb 01       	movw	r24, r22
    501e:	8f 83       	std	Y+7, r24	; 0x07
    5020:	98 87       	std	Y+8, r25	; 0x08
    5022:	a9 87       	std	Y+9, r26	; 0x09
    5024:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5026:	6f 81       	ldd	r22, Y+7	; 0x07
    5028:	78 85       	ldd	r23, Y+8	; 0x08
    502a:	89 85       	ldd	r24, Y+9	; 0x09
    502c:	9a 85       	ldd	r25, Y+10	; 0x0a
    502e:	20 e0       	ldi	r18, 0x00	; 0
    5030:	30 e0       	ldi	r19, 0x00	; 0
    5032:	40 e8       	ldi	r20, 0x80	; 128
    5034:	5f e3       	ldi	r21, 0x3F	; 63
    5036:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    503a:	88 23       	and	r24, r24
    503c:	2c f4       	brge	.+10     	; 0x5048 <main+0x57e>
		__ticks = 1;
    503e:	81 e0       	ldi	r24, 0x01	; 1
    5040:	90 e0       	ldi	r25, 0x00	; 0
    5042:	9e 83       	std	Y+6, r25	; 0x06
    5044:	8d 83       	std	Y+5, r24	; 0x05
    5046:	3f c0       	rjmp	.+126    	; 0x50c6 <main+0x5fc>
	else if (__tmp > 65535)
    5048:	6f 81       	ldd	r22, Y+7	; 0x07
    504a:	78 85       	ldd	r23, Y+8	; 0x08
    504c:	89 85       	ldd	r24, Y+9	; 0x09
    504e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5050:	20 e0       	ldi	r18, 0x00	; 0
    5052:	3f ef       	ldi	r19, 0xFF	; 255
    5054:	4f e7       	ldi	r20, 0x7F	; 127
    5056:	57 e4       	ldi	r21, 0x47	; 71
    5058:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    505c:	18 16       	cp	r1, r24
    505e:	4c f5       	brge	.+82     	; 0x50b2 <main+0x5e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5060:	6b 85       	ldd	r22, Y+11	; 0x0b
    5062:	7c 85       	ldd	r23, Y+12	; 0x0c
    5064:	8d 85       	ldd	r24, Y+13	; 0x0d
    5066:	9e 85       	ldd	r25, Y+14	; 0x0e
    5068:	20 e0       	ldi	r18, 0x00	; 0
    506a:	30 e0       	ldi	r19, 0x00	; 0
    506c:	40 e2       	ldi	r20, 0x20	; 32
    506e:	51 e4       	ldi	r21, 0x41	; 65
    5070:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5074:	dc 01       	movw	r26, r24
    5076:	cb 01       	movw	r24, r22
    5078:	bc 01       	movw	r22, r24
    507a:	cd 01       	movw	r24, r26
    507c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5080:	dc 01       	movw	r26, r24
    5082:	cb 01       	movw	r24, r22
    5084:	9e 83       	std	Y+6, r25	; 0x06
    5086:	8d 83       	std	Y+5, r24	; 0x05
    5088:	0f c0       	rjmp	.+30     	; 0x50a8 <main+0x5de>
    508a:	80 e9       	ldi	r24, 0x90	; 144
    508c:	91 e0       	ldi	r25, 0x01	; 1
    508e:	9c 83       	std	Y+4, r25	; 0x04
    5090:	8b 83       	std	Y+3, r24	; 0x03
    5092:	8b 81       	ldd	r24, Y+3	; 0x03
    5094:	9c 81       	ldd	r25, Y+4	; 0x04
    5096:	01 97       	sbiw	r24, 0x01	; 1
    5098:	f1 f7       	brne	.-4      	; 0x5096 <main+0x5cc>
    509a:	9c 83       	std	Y+4, r25	; 0x04
    509c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    509e:	8d 81       	ldd	r24, Y+5	; 0x05
    50a0:	9e 81       	ldd	r25, Y+6	; 0x06
    50a2:	01 97       	sbiw	r24, 0x01	; 1
    50a4:	9e 83       	std	Y+6, r25	; 0x06
    50a6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    50a8:	8d 81       	ldd	r24, Y+5	; 0x05
    50aa:	9e 81       	ldd	r25, Y+6	; 0x06
    50ac:	00 97       	sbiw	r24, 0x00	; 0
    50ae:	69 f7       	brne	.-38     	; 0x508a <main+0x5c0>
    50b0:	14 c0       	rjmp	.+40     	; 0x50da <main+0x610>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    50b2:	6f 81       	ldd	r22, Y+7	; 0x07
    50b4:	78 85       	ldd	r23, Y+8	; 0x08
    50b6:	89 85       	ldd	r24, Y+9	; 0x09
    50b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    50ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    50be:	dc 01       	movw	r26, r24
    50c0:	cb 01       	movw	r24, r22
    50c2:	9e 83       	std	Y+6, r25	; 0x06
    50c4:	8d 83       	std	Y+5, r24	; 0x05
    50c6:	8d 81       	ldd	r24, Y+5	; 0x05
    50c8:	9e 81       	ldd	r25, Y+6	; 0x06
    50ca:	9a 83       	std	Y+2, r25	; 0x02
    50cc:	89 83       	std	Y+1, r24	; 0x01
    50ce:	89 81       	ldd	r24, Y+1	; 0x01
    50d0:	9a 81       	ldd	r25, Y+2	; 0x02
    50d2:	01 97       	sbiw	r24, 0x01	; 1
    50d4:	f1 f7       	brne	.-4      	; 0x50d2 <main+0x608>
    50d6:	9a 83       	std	Y+2, r25	; 0x02
    50d8:	89 83       	std	Y+1, r24	; 0x01



		case STATE_EXIT:
			_delay_ms(1000);
			return 0;
    50da:	80 e0       	ldi	r24, 0x00	; 0
    50dc:	90 e0       	ldi	r25, 0x00	; 0
		}
	}

	return 0;
}
    50de:	cb 5b       	subi	r28, 0xBB	; 187
    50e0:	df 4f       	sbci	r29, 0xFF	; 255
    50e2:	0f b6       	in	r0, 0x3f	; 63
    50e4:	f8 94       	cli
    50e6:	de bf       	out	0x3e, r29	; 62
    50e8:	0f be       	out	0x3f, r0	; 63
    50ea:	cd bf       	out	0x3d, r28	; 61
    50ec:	cf 91       	pop	r28
    50ee:	df 91       	pop	r29
    50f0:	08 95       	ret

000050f2 <__mulsi3>:
    50f2:	62 9f       	mul	r22, r18
    50f4:	d0 01       	movw	r26, r0
    50f6:	73 9f       	mul	r23, r19
    50f8:	f0 01       	movw	r30, r0
    50fa:	82 9f       	mul	r24, r18
    50fc:	e0 0d       	add	r30, r0
    50fe:	f1 1d       	adc	r31, r1
    5100:	64 9f       	mul	r22, r20
    5102:	e0 0d       	add	r30, r0
    5104:	f1 1d       	adc	r31, r1
    5106:	92 9f       	mul	r25, r18
    5108:	f0 0d       	add	r31, r0
    510a:	83 9f       	mul	r24, r19
    510c:	f0 0d       	add	r31, r0
    510e:	74 9f       	mul	r23, r20
    5110:	f0 0d       	add	r31, r0
    5112:	65 9f       	mul	r22, r21
    5114:	f0 0d       	add	r31, r0
    5116:	99 27       	eor	r25, r25
    5118:	72 9f       	mul	r23, r18
    511a:	b0 0d       	add	r27, r0
    511c:	e1 1d       	adc	r30, r1
    511e:	f9 1f       	adc	r31, r25
    5120:	63 9f       	mul	r22, r19
    5122:	b0 0d       	add	r27, r0
    5124:	e1 1d       	adc	r30, r1
    5126:	f9 1f       	adc	r31, r25
    5128:	bd 01       	movw	r22, r26
    512a:	cf 01       	movw	r24, r30
    512c:	11 24       	eor	r1, r1
    512e:	08 95       	ret

00005130 <__udivmodhi4>:
    5130:	aa 1b       	sub	r26, r26
    5132:	bb 1b       	sub	r27, r27
    5134:	51 e1       	ldi	r21, 0x11	; 17
    5136:	07 c0       	rjmp	.+14     	; 0x5146 <__udivmodhi4_ep>

00005138 <__udivmodhi4_loop>:
    5138:	aa 1f       	adc	r26, r26
    513a:	bb 1f       	adc	r27, r27
    513c:	a6 17       	cp	r26, r22
    513e:	b7 07       	cpc	r27, r23
    5140:	10 f0       	brcs	.+4      	; 0x5146 <__udivmodhi4_ep>
    5142:	a6 1b       	sub	r26, r22
    5144:	b7 0b       	sbc	r27, r23

00005146 <__udivmodhi4_ep>:
    5146:	88 1f       	adc	r24, r24
    5148:	99 1f       	adc	r25, r25
    514a:	5a 95       	dec	r21
    514c:	a9 f7       	brne	.-22     	; 0x5138 <__udivmodhi4_loop>
    514e:	80 95       	com	r24
    5150:	90 95       	com	r25
    5152:	bc 01       	movw	r22, r24
    5154:	cd 01       	movw	r24, r26
    5156:	08 95       	ret

00005158 <__udivmodsi4>:
    5158:	a1 e2       	ldi	r26, 0x21	; 33
    515a:	1a 2e       	mov	r1, r26
    515c:	aa 1b       	sub	r26, r26
    515e:	bb 1b       	sub	r27, r27
    5160:	fd 01       	movw	r30, r26
    5162:	0d c0       	rjmp	.+26     	; 0x517e <__udivmodsi4_ep>

00005164 <__udivmodsi4_loop>:
    5164:	aa 1f       	adc	r26, r26
    5166:	bb 1f       	adc	r27, r27
    5168:	ee 1f       	adc	r30, r30
    516a:	ff 1f       	adc	r31, r31
    516c:	a2 17       	cp	r26, r18
    516e:	b3 07       	cpc	r27, r19
    5170:	e4 07       	cpc	r30, r20
    5172:	f5 07       	cpc	r31, r21
    5174:	20 f0       	brcs	.+8      	; 0x517e <__udivmodsi4_ep>
    5176:	a2 1b       	sub	r26, r18
    5178:	b3 0b       	sbc	r27, r19
    517a:	e4 0b       	sbc	r30, r20
    517c:	f5 0b       	sbc	r31, r21

0000517e <__udivmodsi4_ep>:
    517e:	66 1f       	adc	r22, r22
    5180:	77 1f       	adc	r23, r23
    5182:	88 1f       	adc	r24, r24
    5184:	99 1f       	adc	r25, r25
    5186:	1a 94       	dec	r1
    5188:	69 f7       	brne	.-38     	; 0x5164 <__udivmodsi4_loop>
    518a:	60 95       	com	r22
    518c:	70 95       	com	r23
    518e:	80 95       	com	r24
    5190:	90 95       	com	r25
    5192:	9b 01       	movw	r18, r22
    5194:	ac 01       	movw	r20, r24
    5196:	bd 01       	movw	r22, r26
    5198:	cf 01       	movw	r24, r30
    519a:	08 95       	ret

0000519c <__prologue_saves__>:
    519c:	2f 92       	push	r2
    519e:	3f 92       	push	r3
    51a0:	4f 92       	push	r4
    51a2:	5f 92       	push	r5
    51a4:	6f 92       	push	r6
    51a6:	7f 92       	push	r7
    51a8:	8f 92       	push	r8
    51aa:	9f 92       	push	r9
    51ac:	af 92       	push	r10
    51ae:	bf 92       	push	r11
    51b0:	cf 92       	push	r12
    51b2:	df 92       	push	r13
    51b4:	ef 92       	push	r14
    51b6:	ff 92       	push	r15
    51b8:	0f 93       	push	r16
    51ba:	1f 93       	push	r17
    51bc:	cf 93       	push	r28
    51be:	df 93       	push	r29
    51c0:	cd b7       	in	r28, 0x3d	; 61
    51c2:	de b7       	in	r29, 0x3e	; 62
    51c4:	ca 1b       	sub	r28, r26
    51c6:	db 0b       	sbc	r29, r27
    51c8:	0f b6       	in	r0, 0x3f	; 63
    51ca:	f8 94       	cli
    51cc:	de bf       	out	0x3e, r29	; 62
    51ce:	0f be       	out	0x3f, r0	; 63
    51d0:	cd bf       	out	0x3d, r28	; 61
    51d2:	09 94       	ijmp

000051d4 <__epilogue_restores__>:
    51d4:	2a 88       	ldd	r2, Y+18	; 0x12
    51d6:	39 88       	ldd	r3, Y+17	; 0x11
    51d8:	48 88       	ldd	r4, Y+16	; 0x10
    51da:	5f 84       	ldd	r5, Y+15	; 0x0f
    51dc:	6e 84       	ldd	r6, Y+14	; 0x0e
    51de:	7d 84       	ldd	r7, Y+13	; 0x0d
    51e0:	8c 84       	ldd	r8, Y+12	; 0x0c
    51e2:	9b 84       	ldd	r9, Y+11	; 0x0b
    51e4:	aa 84       	ldd	r10, Y+10	; 0x0a
    51e6:	b9 84       	ldd	r11, Y+9	; 0x09
    51e8:	c8 84       	ldd	r12, Y+8	; 0x08
    51ea:	df 80       	ldd	r13, Y+7	; 0x07
    51ec:	ee 80       	ldd	r14, Y+6	; 0x06
    51ee:	fd 80       	ldd	r15, Y+5	; 0x05
    51f0:	0c 81       	ldd	r16, Y+4	; 0x04
    51f2:	1b 81       	ldd	r17, Y+3	; 0x03
    51f4:	aa 81       	ldd	r26, Y+2	; 0x02
    51f6:	b9 81       	ldd	r27, Y+1	; 0x01
    51f8:	ce 0f       	add	r28, r30
    51fa:	d1 1d       	adc	r29, r1
    51fc:	0f b6       	in	r0, 0x3f	; 63
    51fe:	f8 94       	cli
    5200:	de bf       	out	0x3e, r29	; 62
    5202:	0f be       	out	0x3f, r0	; 63
    5204:	cd bf       	out	0x3d, r28	; 61
    5206:	ed 01       	movw	r28, r26
    5208:	08 95       	ret

0000520a <_exit>:
    520a:	f8 94       	cli

0000520c <__stop_program>:
    520c:	ff cf       	rjmp	.-2      	; 0x520c <__stop_program>
