// Seed: 3790630980
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output tri1 id_4
);
  assign id_4 = 1;
endmodule
module module_3 (
    input wor id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wand id_7
    , id_74, id_75,
    input wand id_8,
    input tri id_9,
    input supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri0 id_14,
    output supply0 id_15,
    input tri id_16,
    output wand id_17,
    input supply0 id_18,
    output tri0 id_19,
    output supply0 id_20,
    input supply1 id_21,
    input tri0 id_22,
    input wand id_23,
    input wire id_24,
    input tri id_25,
    input supply0 module_1,
    input wor id_27,
    output wand id_28,
    input supply1 id_29,
    input tri0 id_30,
    input uwire id_31,
    output wand id_32,
    output supply0 id_33,
    input tri id_34,
    input wor id_35,
    output supply1 id_36,
    output supply1 id_37,
    input wand id_38,
    output supply0 id_39,
    input supply1 id_40,
    input tri1 id_41,
    output wor id_42,
    output wor id_43,
    input supply1 id_44,
    input tri id_45,
    input tri1 id_46,
    output supply1 id_47,
    output wire id_48,
    output tri1 id_49,
    output uwire id_50,
    output wire id_51,
    input wire id_52,
    input wand id_53,
    output uwire id_54,
    input wire id_55,
    output tri1 id_56,
    output wor id_57,
    input wor id_58,
    input wand id_59,
    output wire id_60,
    inout supply1 id_61,
    input wor id_62,
    input tri0 id_63,
    output tri1 id_64,
    output tri id_65,
    output supply1 id_66,
    input tri0 id_67,
    input supply0 id_68,
    input tri id_69,
    input wor id_70,
    input wire id_71,
    input wor id_72
);
  wire id_76;
  module_0(
      id_41, id_47, id_4, id_18, id_37
  );
endmodule
