// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/15/2023 17:37:35"

// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RESDMAC (
	\INT ,
	_SIZ1,
	R_W_IO,
	_AS_IO,
	_DS_IO,
	DSACK_I_,
	DSACK_O,
	DATA_IO,
	_STERM,
	SCLK,
	_CS,
	_RST,
	_BERR,
	ADDR,
	BR,
	_BG,
	_BGACK_IO,
	_DMAEN,
	_DREQ,
	INTA,
	_DACK,
	_CSS,
	_IOR,
	_IOW,
	PD_PORT,
	_LED_RD,
	_LED_WR,
	_LED_DMA,
	OWN,
	DATA_OE_,
	PDATA_OE_,
	DATA_DIR);
output 	\INT ;
output 	_SIZ1;
inout 	R_W_IO;
inout 	_AS_IO;
inout 	_DS_IO;
input 	[1:0] DSACK_I_;
output 	[1:0] DSACK_O;
inout 	[31:0] DATA_IO;
input 	_STERM;
input 	SCLK;
input 	_CS;
input 	_RST;
input 	_BERR;
input 	[6:2] ADDR;
output 	BR;
input 	_BG;
inout 	_BGACK_IO;
output 	_DMAEN;
input 	_DREQ;
input 	INTA;
output 	_DACK;
output 	_CSS;
output 	_IOR;
output 	_IOW;
inout 	[15:0] PD_PORT;
output 	_LED_RD;
output 	_LED_WR;
output 	_LED_DMA;
output 	OWN;
output 	DATA_OE_;
output 	PDATA_OE_;
output 	DATA_DIR;

// Design Ports Information
// R_W_IO	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _AS_IO	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DS_IO	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[1]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[2]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[3]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[4]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[5]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[6]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[7]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[8]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[9]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[10]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[11]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[12]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[13]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[14]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[15]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[16]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[17]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[18]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[19]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[20]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[21]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[22]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[23]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[24]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[25]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[26]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[27]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[28]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[29]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[30]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_IO[31]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _BGACK_IO	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[0]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[1]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[2]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[3]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[4]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[5]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[6]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[7]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[8]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[9]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[10]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[11]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[12]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[13]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[14]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[15]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INT	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _SIZ1	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSACK_O[0]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DSACK_O[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BR	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DMAEN	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DACK	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _CSS	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _IOR	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _IOW	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_RD	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_WR	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_DMA	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OWN	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OE_	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PDATA_OE_	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_DIR	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INTA	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _CS	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _RST	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSACK_I_[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _BERR	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _STERM	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSACK_I_[0]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCLK	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _BG	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _DREQ	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RESDMAC_v.sdo");
// synopsys translate_on

wire \u_PLL|APLL_inst|altpll_component|_clk2 ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a7 ;
wire \u_CPU_SM|BGRANT_~regout ;
wire \u_CPU_SM|nCYCLEDONE~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4_combout ;
wire \u_SCSI_SM|CDREQ_~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8_combout ;
wire \u_registers|A1~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47_combout ;
wire \u_CPU_SM|aCYCLEDONE_~0_combout ;
wire \u_CPU_SM|aCYCLEDONE_~1_combout ;
wire \u_SCSI_SM|INCBO_o~regout ;
wire \u_CPU_SM|STOPFLUSH~regout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ;
wire \u_SCSI_SM|RIFIFO_d~regout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout ;
wire \u_registers|A1~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~2_combout ;
wire \int_fifo|u_full_empty_ctr|UP~1_combout ;
wire \int_fifo|u_full_empty_ctr|UP~5_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ;
wire \int_fifo|BUFFER~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0_combout ;
wire \u_SCSI_SM|INCNI_o~regout ;
wire \int_fifo|u_next_out_cntr|COUNT[2]~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6_combout ;
wire \u_CPU_SM|BGRANT_~0_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[0]~1_combout ;
wire \_BG~combout ;
wire \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ;
wire \u_SCSI_SM|CDREQ_~feeder_combout ;
wire \R_W_IO~0 ;
wire \_AS_IO~0 ;
wire \DATA_IO[0]~0 ;
wire \DATA_IO[1]~1 ;
wire \DATA_IO[2]~2 ;
wire \DATA_IO[3]~3 ;
wire \DATA_IO[4]~4 ;
wire \DATA_IO[5]~5 ;
wire \DATA_IO[6]~6 ;
wire \DATA_IO[7]~7 ;
wire \DATA_IO[8]~8 ;
wire \DATA_IO[9]~9 ;
wire \DATA_IO[10]~10 ;
wire \DATA_IO[11]~11 ;
wire \DATA_IO[12]~12 ;
wire \DATA_IO[13]~13 ;
wire \DATA_IO[14]~14 ;
wire \DATA_IO[15]~15 ;
wire \DATA_IO[16]~16 ;
wire \DATA_IO[17]~17 ;
wire \DATA_IO[18]~18 ;
wire \DATA_IO[19]~19 ;
wire \DATA_IO[20]~20 ;
wire \DATA_IO[21]~21 ;
wire \DATA_IO[22]~22 ;
wire \DATA_IO[23]~23 ;
wire \DATA_IO[24]~24 ;
wire \DATA_IO[25]~25 ;
wire \DATA_IO[26]~26 ;
wire \DATA_IO[27]~27 ;
wire \DATA_IO[28]~28 ;
wire \DATA_IO[29]~29 ;
wire \DATA_IO[30]~30 ;
wire \DATA_IO[31]~31 ;
wire \_BGACK_IO~0 ;
wire \PD_PORT[0]~0 ;
wire \PD_PORT[1]~1 ;
wire \PD_PORT[2]~2 ;
wire \PD_PORT[3]~3 ;
wire \PD_PORT[4]~4 ;
wire \PD_PORT[5]~5 ;
wire \PD_PORT[6]~6 ;
wire \PD_PORT[7]~7 ;
wire \_RST~combout ;
wire \SCLK~combout ;
wire \u_PLL|APLL_inst|altpll_component|_clk0 ;
wire \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \u_registers|u_registers_cntr|CNTR_O[1]~2_combout ;
wire \u_PLL|APLL_inst|altpll_component|_clk1 ;
wire \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ;
wire \_BERR~combout ;
wire \DSK1_IN_~0_combout ;
wire \_STERM~combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ;
wire \u_registers|u_addr_decoder|FLUSH_~1_combout ;
wire \u_registers|u_addr_decoder|FLUSH_~0_combout ;
wire \u_registers|FLUSHFIFO~0_combout ;
wire \u_registers|FLUSHFIFO~regout ;
wire \u_registers|u_addr_decoder|h_0C~combout ;
wire \int_fifo|u_byte_ptr|PTR[0]~0_combout ;
wire \_CS~combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~3_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~5_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout ;
wire \u_CPU_SM|LASTWORD~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout ;
wire \DSK0_IN_~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout ;
wire \u_SCSI_SM|CRESET_~feeder_combout ;
wire \u_SCSI_SM|CRESET_~regout ;
wire \u_CPU_SM|DECFIFO~regout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~9_combout ;
wire \int_fifo|u_byte_ptr|B~0_combout ;
wire \int_fifo|u_byte_ptr|B~regout ;
wire \int_fifo|u_byte_ptr|S~regout ;
wire \int_fifo|u_byte_ptr|PTR~1_combout ;
wire \u_registers|u_addr_decoder|h_0C~0_combout ;
wire \u_registers|u_addr_decoder|ACR_WR~0_combout ;
wire \int_fifo|u_byte_ptr|PTR~2_combout ;
wire \u_registers|u_addr_decoder|ADDR_VALID~0_combout ;
wire \u_registers|u_addr_decoder|WDREGREQ~combout ;
wire \u_SCSI_SM|CCPUREQ~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ;
wire \int_fifo|u_full_empty_ctr|UP~0_combout ;
wire \int_fifo|u_full_empty_ctr|UP~2_combout ;
wire \int_fifo|u_full_empty_ctr|UP~3_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ;
wire \u_SCSI_SM|nLS2CPU~0_combout ;
wire \u_SCSI_SM|nLS2CPU~regout ;
wire \u_SCSI_SM|CDSACK_~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ;
wire \u_SCSI_SM|RDFIFO_o~0_combout ;
wire \u_SCSI_SM|RDFIFO_o~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout ;
wire \u_SCSI_SM|RDFIFO_d~regout ;
wire \u_SCSI_SM|RIFIFO_o~0_combout ;
wire \u_SCSI_SM|RIFIFO_o~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout ;
wire \u_CPU_SM|INCFIFO~regout ;
wire \int_fifo|u_full_empty_ctr|UP~10_combout ;
wire \int_fifo|u_full_empty_ctr|UP~6_combout ;
wire \int_fifo|u_full_empty_ctr|UP~8_combout ;
wire \int_fifo|u_full_empty_ctr|UP~4_combout ;
wire \int_fifo|u_full_empty_ctr|UP~7_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout ;
wire \int_fifo|u_full_empty_ctr|UP~9_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~feeder_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout ;
wire \u_CPU_SM|LASTWORD~combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ;
wire \u_CPU_SM|iDSACK~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~48_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13_combout ;
wire \_DREQ~combout ;
wire \DREQ_~combout ;
wire \u_CPU_SM|DREQ_~feeder_combout ;
wire \u_CPU_SM|DREQ_~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ;
wire \u_CPU_SM|DMAENA~feeder_combout ;
wire \u_CPU_SM|DMAENA~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10_combout ;
wire \u_CPU_SM|FLUSHFIFO~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~28_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout ;
wire \u_CPU_SM|BGACK~regout ;
wire \SCLK~clkctrl_outclk ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout ;
wire \u_CPU_SM|PAS~regout ;
wire \AS_O_~0_combout ;
wire \AS_O_~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout ;
wire \u_CPU_SM|PDS~regout ;
wire \DS_O_~0_combout ;
wire \DS_O_~regout ;
wire \~GND~combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ;
wire \u_CPU_SM|INCNI~regout ;
wire \int_fifo|u_next_in_cntr|COUNT[0]~0_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[1]~1_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[2]~2_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[2]~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout ;
wire \u_CPU_SM|PLHW~regout ;
wire \LHW~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1_combout ;
wire \u_SCSI_SM|RE_o~regout ;
wire \int_fifo|u_write_strobes|LLWS~0_combout ;
wire \int_fifo|u_write_strobes|UUWS~combout ;
wire \u_CPU_SM|INCNO~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~1_combout ;
wire \u_SCSI_SM|INCNO_o~regout ;
wire \int_fifo|u_next_out_cntr|COUNT[0]~0_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[1]~1_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[2]~3_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ;
wire \u_SCSI_SM|S2F_o~regout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~4_combout ;
wire \u_CPU_SM|DIEL~regout ;
wire \u_datapath|bDIEL~combout ;
wire \u_datapath|u_datapath_input|CPU_OD[0]~0_combout ;
wire \u_datapath|FIFO_ID[0]~0_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[1]~1_combout ;
wire \u_datapath|FIFO_ID[1]~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout ;
wire \u_CPU_SM|BRIDGEIN~regout ;
wire \u_datapath|u_datapath_input|CPU_OD[2]~2_combout ;
wire \u_datapath|FIFO_ID[2]~2_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[3]~3_combout ;
wire \u_datapath|FIFO_ID[3]~3_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[4]~4_combout ;
wire \u_datapath|FIFO_ID[4]~4_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[5]~5_combout ;
wire \u_datapath|FIFO_ID[5]~5_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[6]~6_combout ;
wire \u_datapath|FIFO_ID[6]~6_combout ;
wire \u_datapath|u_datapath_input|CPU_OD[7]~7_combout ;
wire \u_datapath|FIFO_ID[7]~7_combout ;
wire \int_fifo|u_write_strobes|UMWS~combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3_combout ;
wire \u_CPU_SM|PLLW~regout ;
wire \LLW~regout ;
wire \int_fifo|u_write_strobes|LMWS~combout ;
wire \int_fifo|u_write_strobes|LLWS~combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ;
wire \u_SCSI_SM|S2CPU_o~regout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~2_combout ;
wire \u_registers|u_addr_decoder|WDREGREQ~0_combout ;
wire \u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout ;
wire \u_CPU_SM|F2CPUL~regout ;
wire \u_datapath|u_datapath_output|DATA[0]~3_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~4_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12feeder_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12 ;
wire \u_registers|u_registers_istr|always0~0_combout ;
wire \u_registers|u_registers_istr|always0~0clkctrl_outclk ;
wire \u_registers|u_addr_decoder|ISTR_RD_~0_combout ;
wire \u_registers|u_registers_istr|FE~regout ;
wire \u_datapath|u_datapath_output|DATA[0]~0_combout ;
wire \u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~1_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~5_combout ;
wire \DATA_IO~64_combout ;
wire \u_registers|u_addr_decoder|CONTR_RD_~0_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~9_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2feeder_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2 ;
wire \u_registers|u_registers_istr|FF~regout ;
wire \u_datapath|u_datapath_output|DATA[1]~6_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1 ;
wire \u_datapath|u_datapath_output|LD_LATCH[1]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~7_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~8_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~10_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a2 ;
wire \u_datapath|u_datapath_output|DATA[2]~12_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~11_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[2]~0_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~13_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3 ;
wire \u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[3]~14_combout ;
wire \u_datapath|u_datapath_output|DATA[3]~15_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4 ;
wire \u_datapath|u_datapath_output|LD_LATCH[4]~feeder_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~17_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~18_combout ;
wire \INTA~combout ;
wire \u_registers|u_registers_istr|INT_O_~0_combout ;
wire \u_registers|u_registers_istr|INT_P~0_combout ;
wire \u_registers|u_registers_istr|INT_P~regout ;
wire \u_datapath|u_datapath_output|DATA[4]~16_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[4]~1_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~19_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a5 ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[5]~21_combout ;
wire \u_registers|u_registers_istr|INT_F~regout ;
wire \u_datapath|u_datapath_output|DATA[5]~20_combout ;
wire \u_datapath|u_datapath_output|DATA[5]~22_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~23_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~24_combout ;
wire \u_datapath|u_datapath_output|DATA[7]~25_combout ;
wire \u_datapath|u_datapath_output|DATA[7]~26_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a8 ;
wire \u_datapath|u_datapath_output|DATA[8]~28_combout ;
wire \u_datapath|u_datapath_output|DATA[8]~29_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9 ;
wire \u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~27_combout ;
wire \u_datapath|u_datapath_output|DATA[9]~30_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a10 ;
wire \u_datapath|u_datapath_output|DATA[10]~31_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a11 ;
wire \u_datapath|u_datapath_output|DATA[11]~32_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12 ;
wire \u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[12]~33_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a13 ;
wire \u_datapath|u_datapath_output|DATA[13]~34_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a14 ;
wire \u_datapath|u_datapath_output|DATA[14]~35_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15 ;
wire \u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[15]~36_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout ;
wire \u_CPU_SM|F2CPUH~regout ;
wire \u_datapath|u_datapath_output|DATA[16]~38_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ;
wire \u_CPU_SM|BRIDGEOUT~regout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a16 ;
wire \u_datapath|u_datapath_output|UD_LATCH~0_combout ;
wire \u_datapath|u_datapath_output|DATA[16]~37_combout ;
wire \u_datapath|u_datapath_output|DATA[16]~39_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a17 ;
wire \u_datapath|u_datapath_output|UD_LATCH~1_combout ;
wire \u_datapath|u_datapath_output|DATA[17]~40_combout ;
wire \u_datapath|u_datapath_output|DATA[17]~41_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a18 ;
wire \u_datapath|u_datapath_output|UD_LATCH~2_combout ;
wire \u_datapath|u_datapath_output|DATA[18]~42_combout ;
wire \u_datapath|u_datapath_output|DATA[18]~43_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a19 ;
wire \u_datapath|u_datapath_output|UD_LATCH~3_combout ;
wire \u_datapath|u_datapath_output|DATA[19]~44_combout ;
wire \u_datapath|u_datapath_output|DATA[19]~45_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a20 ;
wire \u_datapath|u_datapath_output|UD_LATCH~4_combout ;
wire \u_datapath|u_datapath_output|DATA[20]~46_combout ;
wire \u_datapath|u_datapath_output|DATA[20]~47_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a21 ;
wire \u_datapath|u_datapath_output|UD_LATCH~5_combout ;
wire \u_datapath|u_datapath_output|DATA[21]~48_combout ;
wire \u_datapath|u_datapath_output|DATA[21]~49_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a6 ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a22 ;
wire \u_datapath|u_datapath_output|UD_LATCH~6_combout ;
wire \u_datapath|u_datapath_output|DATA[22]~50_combout ;
wire \u_datapath|u_datapath_output|DATA[22]~51_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a23 ;
wire \u_datapath|u_datapath_output|UD_LATCH~7_combout ;
wire \u_datapath|u_datapath_output|DATA[23]~52_combout ;
wire \u_datapath|u_datapath_output|DATA[23]~53_combout ;
wire \u_datapath|u_datapath_output|DATA[16]~54_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a24 ;
wire \u_datapath|u_datapath_output|UD_LATCH~8_combout ;
wire \u_datapath|u_datapath_output|DATA[24]~55_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a25 ;
wire \u_datapath|u_datapath_output|UD_LATCH~9_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~56_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a26 ;
wire \u_datapath|u_datapath_output|UD_LATCH~10_combout ;
wire \u_datapath|u_datapath_output|DATA[26]~57_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a27 ;
wire \u_datapath|u_datapath_output|UD_LATCH~11_combout ;
wire \u_datapath|u_datapath_output|DATA[27]~58_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a28 ;
wire \u_datapath|u_datapath_output|UD_LATCH~12_combout ;
wire \u_datapath|u_datapath_output|DATA[28]~59_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a29 ;
wire \u_datapath|u_datapath_output|UD_LATCH~13_combout ;
wire \u_datapath|u_datapath_output|DATA[29]~60_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a30 ;
wire \u_datapath|u_datapath_output|UD_LATCH~14_combout ;
wire \u_datapath|u_datapath_output|DATA[30]~61_combout ;
wire \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a31 ;
wire \u_datapath|u_datapath_output|UD_LATCH~15_combout ;
wire \u_datapath|u_datapath_output|DATA[31]~62_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout ;
wire \u_SCSI_SM|F2S_o~regout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout ;
wire \u_SCSI_SM|WE_o~regout ;
wire \_IOW~0_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout ;
wire \u_SCSI_SM|CPU2S_o~regout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout ;
wire \u_CPU_SM|SIZE1~regout ;
wire \_SIZ1~0_combout ;
wire \u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[1]~0_combout ;
wire \u_registers|u_registers_term|REG_DSK_~0_combout ;
wire \u_registers|u_registers_term|REG_DSK_~regout ;
wire \DSACK_O~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6_combout ;
wire \u_CPU_SM|BREQ~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout ;
wire \u_SCSI_SM|DACK_o~regout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout ;
wire \u_SCSI_SM|SCSI_CS_o~regout ;
wire \_IOR~0_combout ;
wire \_LED_RD~0_combout ;
wire \_LED_RD~1_combout ;
wire \_LED_WR~0_combout ;
wire \DATA_OE_~0_combout ;
wire \PDATA_OE_~0_combout ;
wire \DATA_DIR~0_combout ;
wire \DATA_DIR~reg0_regout ;
wire [15:0] \u_datapath|u_datapath_output|UD_LATCH ;
wire [15:0] \u_datapath|u_datapath_output|LD_LATCH ;
wire [7:0] \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED ;
wire [1:0] \DSACK_I_~combout ;
wire [6:2] \ADDR~combout ;
wire [2:0] \int_fifo|u_next_out_cntr|COUNT ;
wire [31:0] \u_registers|SSPBDAT ;
wire [8:0] \u_registers|u_registers_cntr|CNTR_O ;
wire [1:0] \u_registers|u_registers_term|TERM_COUNTER ;
wire [1:0] \u_CPU_SM|DSACK_LATCHED_ ;
wire [4:0] \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE ;
wire [7:0] \int_fifo|u_full_empty_ctr|UP ;
wire [6:0] \int_fifo|u_full_empty_ctr|DOWN ;
wire [2:0] \int_fifo|u_next_in_cntr|COUNT ;
wire [1:0] \int_fifo|u_byte_ptr|PTR ;
wire [15:0] \u_datapath|u_datapath_input|UD_LATCH ;

wire [2:0] \u_PLL|APLL_inst|altpll_component|pll_CLK_bus ;
wire [31:0] \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \u_PLL|APLL_inst|altpll_component|_clk0  = \u_PLL|APLL_inst|altpll_component|pll_CLK_bus [0];
assign \u_PLL|APLL_inst|altpll_component|_clk1  = \u_PLL|APLL_inst|altpll_component|pll_CLK_bus [1];
assign \u_PLL|APLL_inst|altpll_component|_clk2  = \u_PLL|APLL_inst|altpll_component|pll_CLK_bus [2];

assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0~portbdataout  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a2  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a5  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a6  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a7  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a8  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a10  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a11  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a13  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a14  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a16  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a17  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a18  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a19  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a20  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a21  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a22  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a23  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a24  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a25  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a26  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a27  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a28  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a29  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a30  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a31  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: PLL_1
cycloneii_pll \u_PLL|APLL_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(!\_RST~combout ),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\SCLK~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\u_PLL|APLL_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|pll .bandwidth = 0;
defparam \u_PLL|APLL_inst|altpll_component|pll .bandwidth_type = "low";
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_high = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_initial = 4;
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_low = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_mode = "even";
defparam \u_PLL|APLL_inst|altpll_component|pll .c0_ph = 6;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_high = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_initial = 8;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_low = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_mode = "even";
defparam \u_PLL|APLL_inst|altpll_component|pll .c1_ph = 4;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_high = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_initial = 12;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_low = 15;
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_mode = "even";
defparam \u_PLL|APLL_inst|altpll_component|pll .c2_ph = 2;
defparam \u_PLL|APLL_inst|altpll_component|pll .charge_pump_current = 80;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_counter = "c0";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_multiply_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk0_phase_shift = "5000";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_counter = "c1";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_divide_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_multiply_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk1_phase_shift = "10000";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_counter = "c2";
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_divide_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_multiply_by = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .clk2_phase_shift = "15000";
defparam \u_PLL|APLL_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \u_PLL|APLL_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \u_PLL|APLL_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \u_PLL|APLL_inst|altpll_component|pll .inclk0_input_frequency = 40000;
defparam \u_PLL|APLL_inst|altpll_component|pll .inclk1_input_frequency = 40000;
defparam \u_PLL|APLL_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \u_PLL|APLL_inst|altpll_component|pll .loop_filter_c = 3;
defparam \u_PLL|APLL_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \u_PLL|APLL_inst|altpll_component|pll .m = 30;
defparam \u_PLL|APLL_inst|altpll_component|pll .m_initial = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .m_ph = 0;
defparam \u_PLL|APLL_inst|altpll_component|pll .n = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .operation_mode = "normal";
defparam \u_PLL|APLL_inst|altpll_component|pll .pfd_max = 100000;
defparam \u_PLL|APLL_inst|altpll_component|pll .pfd_min = 2484;
defparam \u_PLL|APLL_inst|altpll_component|pll .pll_compensation_delay = 6014;
defparam \u_PLL|APLL_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \u_PLL|APLL_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \u_PLL|APLL_inst|altpll_component|pll .simulation_type = "timing";
defparam \u_PLL|APLL_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \u_PLL|APLL_inst|altpll_component|pll .vco_center = 1333;
defparam \u_PLL|APLL_inst|altpll_component|pll .vco_max = 2000;
defparam \u_PLL|APLL_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: M4K_X11_Y9
cycloneii_ram_block \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\int_fifo|BUFFER~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\SCLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u_datapath|FIFO_ID[7]~7_combout ,\u_datapath|FIFO_ID[6]~6_combout ,\u_datapath|FIFO_ID[5]~5_combout ,\u_datapath|FIFO_ID[4]~4_combout ,\u_datapath|FIFO_ID[3]~3_combout ,\u_datapath|FIFO_ID[2]~2_combout ,\u_datapath|FIFO_ID[1]~1_combout ,
\u_datapath|FIFO_ID[0]~0_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\int_fifo|u_next_in_cntr|COUNT [2],\int_fifo|u_next_in_cntr|COUNT [1],\int_fifo|u_next_in_cntr|COUNT [0]}),
	.portabyteenamasks({\int_fifo|u_write_strobes|LLWS~combout ,\int_fifo|u_write_strobes|LMWS~combout ,\int_fifo|u_write_strobes|UMWS~combout ,\int_fifo|u_write_strobes|UUWS~combout }),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\int_fifo|u_next_out_cntr|COUNT [2],\int_fifo|u_next_out_cntr|COUNT [1],\int_fifo|u_next_out_cntr|COUNT [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fifo:int_fifo|altsyncram:BUFFER_rtl_0|altsyncram_faj1:auto_generated|ALTSYNCRAM";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_byte_size = 8;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X13_Y8_N25
cycloneii_lcell_ff \u_CPU_SM|BGRANT_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|BGRANT_~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BGRANT_~regout ));

// Location: LCFF_X13_Y7_N1
cycloneii_lcell_ff \u_CPU_SM|nCYCLEDONE (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|aCYCLEDONE_~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|nCYCLEDONE~regout ));

// Location: LCCOMB_X13_Y8_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((!\u_CPU_SM|nCYCLEDONE~regout ) # (!\u_CPU_SM|BGRANT_~regout ))))

	.dataa(\u_CPU_SM|BGRANT_~regout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|nCYCLEDONE~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1 .lut_mask = 16'h040C;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout  = (\u_CPU_SM|iDSACK~0_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout  & (\_BERR~combout  & \DSACK_I_~combout [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\DSACK_I_~combout [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4 .lut_mask = 16'hF4F0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout  & 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5 .lut_mask = 16'hAAAE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout  = (\_STERM~combout  & ((\u_CPU_SM|DSACK_LATCHED_ [0]) # (\u_CPU_SM|DSACK_LATCHED_ [1])))

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datab(vcc),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0 .lut_mask = 16'hFA00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6 .lut_mask = 16'h0008;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y11_N7
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER[0]~1_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [0]));

// Location: LCCOMB_X14_Y8_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ) # ((\u_registers|FLUSHFIFO~regout  & ((\int_fifo|u_byte_ptr|PTR [1]) # (\int_fifo|u_byte_ptr|PTR [0]))))

	.dataa(\u_registers|FLUSHFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\int_fifo|u_byte_ptr|PTR [1]),
	.datad(\int_fifo|u_byte_ptr|PTR [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4 .lut_mask = 16'hEEEC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N25
cycloneii_lcell_ff \u_SCSI_SM|CDREQ_ (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_SCSI_SM|CDREQ_~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CDREQ_~regout ));

// Location: LCCOMB_X13_Y10_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3_combout  = (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3 .lut_mask = 16'hBF3F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4_combout  = (\_STERM~combout  & (((\u_CPU_SM|iDSACK~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout )))) # (!\_STERM~combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~3_combout ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4 .lut_mask = 16'hCA0A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout )) # (!\_STERM~combout )))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7 .lut_mask = 16'h007F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8 .lut_mask = 16'hFFDF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N1
cycloneii_lcell_ff \u_registers|A1 (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|A1~0_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|A1~regout ));

// Location: LCCOMB_X13_Y8_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11_combout  = (\u_CPU_SM|BGRANT_~regout  & (\u_CPU_SM|nCYCLEDONE~regout  & !\u_registers|A1~regout ))

	.dataa(\u_CPU_SM|BGRANT_~regout ),
	.datab(\u_CPU_SM|nCYCLEDONE~regout ),
	.datac(vcc),
	.datad(\u_registers|A1~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11 .lut_mask = 16'h0088;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16_combout  = ((!\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16 .lut_mask = 16'h0FBF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout  & \u_CPU_SM|LASTWORD~combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ),
	.datad(\u_CPU_SM|LASTWORD~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout  & (((\_BERR~combout  & \DSACK_I_~combout [0])) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout 
// )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ),
	.datab(\_BERR~combout ),
	.datac(\DSACK_I_~combout [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19 .lut_mask = 16'h4055;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout  = (\u_CPU_SM|nCYCLEDONE~regout  & (\u_CPU_SM|BGRANT_~regout  & \u_registers|A1~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|nCYCLEDONE~regout ),
	.datac(\u_CPU_SM|BGRANT_~regout ),
	.datad(\u_registers|A1~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21 .lut_mask = 16'hC000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22 .lut_mask = 16'hE0A0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23_combout  = (((!\u_CPU_SM|LASTWORD~combout  & !\u_registers|A1~regout )) # (!\u_CPU_SM|nCYCLEDONE~regout )) # (!\u_CPU_SM|BGRANT_~regout )

	.dataa(\u_CPU_SM|BGRANT_~regout ),
	.datab(\u_CPU_SM|nCYCLEDONE~regout ),
	.datac(\u_CPU_SM|LASTWORD~combout ),
	.datad(\u_registers|A1~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23 .lut_mask = 16'h777F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout  & (!\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout ) # 
// ((!\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29 .lut_mask = 16'h7530;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15 .lut_mask = 16'h0088;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40_combout ) # ((\_STERM~combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~40_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41 .lut_mask = 16'hEAEA;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47_combout  = ((\u_CPU_SM|iDSACK~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47 .lut_mask = 16'hB3F3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \u_CPU_SM|aCYCLEDONE_~0 (
// Equation(s):
// \u_CPU_SM|aCYCLEDONE_~0_combout  = (\DSACK_I_~combout [0] & (\_BERR~combout  & (\_STERM~combout  & \DSACK_I_~combout [1])))

	.dataa(\DSACK_I_~combout [0]),
	.datab(\_BERR~combout ),
	.datac(\_STERM~combout ),
	.datad(\DSACK_I_~combout [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|aCYCLEDONE_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|aCYCLEDONE_~0 .lut_mask = 16'h8000;
defparam \u_CPU_SM|aCYCLEDONE_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneii_lcell_comb \u_CPU_SM|aCYCLEDONE_~1 (
// Equation(s):
// \u_CPU_SM|aCYCLEDONE_~1_combout  = (\_AS_IO~0  & (\u_CPU_SM|aCYCLEDONE_~0_combout  & \_BGACK_IO~0 ))

	.dataa(vcc),
	.datab(\_AS_IO~0 ),
	.datac(\u_CPU_SM|aCYCLEDONE_~0_combout ),
	.datad(\_BGACK_IO~0 ),
	.cin(gnd),
	.combout(\u_CPU_SM|aCYCLEDONE_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|aCYCLEDONE_~1 .lut_mask = 16'hC000;
defparam \u_CPU_SM|aCYCLEDONE_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N17
cycloneii_lcell_ff \u_SCSI_SM|INCBO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCBO_o~regout ));

// Location: LCFF_X14_Y8_N17
cycloneii_lcell_ff \u_CPU_SM|STOPFLUSH (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~2_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STOPFLUSH~regout ));

// Location: LCFF_X10_Y10_N5
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[0] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|UP [7]),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [0]));

// Location: LCFF_X10_Y10_N7
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[7] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~5_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [7]));

// Location: LCFF_X10_Y10_N9
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[5] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [5]));

// Location: LCCOMB_X10_Y10_N4
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout  = (!\int_fifo|u_full_empty_ctr|DOWN [5] & (!\int_fifo|u_full_empty_ctr|UP [1] & (!\int_fifo|u_full_empty_ctr|DOWN [0] & !\int_fifo|u_full_empty_ctr|UP [7])))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.datab(\int_fifo|u_full_empty_ctr|UP [1]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datad(\int_fifo|u_full_empty_ctr|UP [7]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .lut_mask = 16'h0001;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N9
cycloneii_lcell_ff \u_SCSI_SM|RIFIFO_d (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RIFIFO_d~regout ));

// Location: LCFF_X7_Y9_N23
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[6] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [6]));

// Location: LCFF_X10_Y9_N23
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[7] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [7]));

// Location: LCCOMB_X10_Y9_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout  = (\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|u_byte_ptr|PTR [0] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a7 ))) # (!\int_fifo|u_byte_ptr|PTR [0] & 
// (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a23 )))) # (!\int_fifo|u_byte_ptr|PTR [1] & (((\int_fifo|u_byte_ptr|PTR [0]))))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\int_fifo|u_byte_ptr|PTR [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 .lut_mask = 16'hF388;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
cycloneii_lcell_comb \u_registers|A1~0 (
// Equation(s):
// \u_registers|A1~0_combout  = (\u_registers|u_addr_decoder|h_0C~combout  & ((\R_W_IO~0  & ((\u_registers|A1~regout ))) # (!\R_W_IO~0  & (\DATA_IO[25]~25 )))) # (!\u_registers|u_addr_decoder|h_0C~combout  & (((\u_registers|A1~regout ))))

	.dataa(\u_registers|u_addr_decoder|h_0C~combout ),
	.datab(\DATA_IO[25]~25 ),
	.datac(\u_registers|A1~regout ),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\u_registers|A1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|A1~0 .lut_mask = 16'hF0D8;
defparam \u_registers|A1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO .lut_mask = 16'hFCFC;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~4 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~4_combout  = (\ADDR~combout [2] & ((\ADDR~combout [5]) # (!\u_registers|u_registers_cntr|CNTR_O [8]))) # (!\ADDR~combout [2] & (!\u_registers|u_registers_cntr|CNTR_O [8] & \ADDR~combout [5]))

	.dataa(vcc),
	.datab(\ADDR~combout [2]),
	.datac(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datad(\ADDR~combout [5]),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~4 .lut_mask = 16'hCF0C;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (!\u_CPU_SM|LASTWORD~combout  & (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & \u_CPU_SM|FLUSHFIFO~regout )))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\u_CPU_SM|LASTWORD~combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|FLUSHFIFO~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1 .lut_mask = 16'h0100;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~2 .lut_mask = 16'hFEEE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~1_combout  = (\int_fifo|u_full_empty_ctr|UP [5]) # ((\int_fifo|u_full_empty_ctr|UP [4]) # ((\int_fifo|u_full_empty_ctr|UP [6]) # (\int_fifo|u_full_empty_ctr|UP [7])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [5]),
	.datab(\int_fifo|u_full_empty_ctr|UP [4]),
	.datac(\int_fifo|u_full_empty_ctr|UP [6]),
	.datad(\int_fifo|u_full_empty_ctr|UP [7]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~1 .lut_mask = 16'hFFFE;
defparam \int_fifo|u_full_empty_ctr|UP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~5 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~5_combout  = (!\u_CPU_SM|DECFIFO~regout  & (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [6]) # (\int_fifo|u_full_empty_ctr|DOWN [0]))))

	.dataa(\int_fifo|u_full_empty_ctr|UP [6]),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datac(\u_CPU_SM|DECFIFO~regout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~5 .lut_mask = 16'h0E00;
defparam \int_fifo|u_full_empty_ctr|UP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout  = (\int_fifo|u_byte_ptr|PTR [0] & (\int_fifo|u_byte_ptr|PTR [1] & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ))

	.dataa(\int_fifo|u_byte_ptr|PTR [0]),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 .lut_mask = 16'h8800;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N15
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~regout ));

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ) 
// # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1 .lut_mask = 16'h2220;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0 .lut_mask = 16'hFFBE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout  & ((\u_CPU_SM|iDSACK~0_combout  & (\_STERM~combout )) # (!\u_CPU_SM|iDSACK~0_combout  & ((\DSK1_IN_~0_combout )))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\DSK1_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0 .lut_mask = 16'h5140;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout  & 
// !\_STERM~combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1 .lut_mask = 16'hC0C8;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneii_lcell_comb \int_fifo|BUFFER~0 (
// Equation(s):
// \int_fifo|BUFFER~0_combout  = (\LHW~regout ) # ((\LLW~regout ) # ((\u_SCSI_SM|DACK_o~regout  & \u_SCSI_SM|RE_o~regout )))

	.dataa(\u_SCSI_SM|DACK_o~regout ),
	.datab(\LHW~regout ),
	.datac(\u_SCSI_SM|RE_o~regout ),
	.datad(\LLW~regout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER~0 .lut_mask = 16'hFFEC;
defparam \int_fifo|BUFFER~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \_STERM~combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\_STERM~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0 .lut_mask = 16'h2020;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N9
cycloneii_lcell_ff \u_SCSI_SM|INCNI_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCNI_o~regout ));

// Location: LCCOMB_X12_Y9_N16
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[2]~2 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[2]~2_combout  = (!\int_fifo|u_next_out_cntr|COUNT [0]) # (!\int_fifo|u_next_out_cntr|COUNT [1])

	.dataa(vcc),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2]~2 .lut_mask = 16'h33FF;
defparam \int_fifo|u_next_out_cntr|COUNT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ) # ((!\_STERM~combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout )))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3 .lut_mask = 16'hFFDC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0_combout  = (!\DSK0_IN_~0_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout  & (\DSK1_IN_~0_combout  & \_STERM~combout )))

	.dataa(\DSK0_IN_~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datac(\DSK1_IN_~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~1_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout  & 
// \int_fifo|u_full_empty_ctr|FIFOFULL~regout )))) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout  & (((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout  & \int_fifo|u_full_empty_ctr|FIFOFULL~regout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~1 .lut_mask = 16'hF888;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6 .lut_mask = 16'hF5FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneii_lcell_comb \u_CPU_SM|BGRANT_~0 (
// Equation(s):
// \u_CPU_SM|BGRANT_~0_combout  = !\_BG~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\_BG~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|BGRANT_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|BGRANT_~0 .lut_mask = 16'h0F0F;
defparam \u_CPU_SM|BGRANT_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[0]~1 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[0]~1_combout  = !\u_registers|u_registers_term|TERM_COUNTER [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[0]~1 .lut_mask = 16'h0F0F;
defparam \u_registers|u_registers_term|TERM_COUNTER[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_BG~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BG~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BG));
// synopsys translate_off
defparam \_BG~I .input_async_reset = "none";
defparam \_BG~I .input_power_up = "low";
defparam \_BG~I .input_register_mode = "none";
defparam \_BG~I .input_sync_reset = "none";
defparam \_BG~I .oe_async_reset = "none";
defparam \_BG~I .oe_power_up = "low";
defparam \_BG~I .oe_register_mode = "none";
defparam \_BG~I .oe_sync_reset = "none";
defparam \_BG~I .operation_mode = "input";
defparam \_BG~I .output_async_reset = "none";
defparam \_BG~I .output_power_up = "low";
defparam \_BG~I .output_register_mode = "none";
defparam \_BG~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_PLL|APLL_inst|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \u_PLL|APLL_inst|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneii_lcell_comb \u_SCSI_SM|CDREQ_~feeder (
// Equation(s):
// \u_SCSI_SM|CDREQ_~feeder_combout  = \DREQ_~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DREQ_~combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|CDREQ_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|CDREQ_~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|CDREQ_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_W_IO~I (
	.datain(!\u_registers|u_registers_cntr|CNTR_O [1]),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_W_IO~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_W_IO));
// synopsys translate_off
defparam \R_W_IO~I .input_async_reset = "none";
defparam \R_W_IO~I .input_power_up = "low";
defparam \R_W_IO~I .input_register_mode = "none";
defparam \R_W_IO~I .input_sync_reset = "none";
defparam \R_W_IO~I .oe_async_reset = "none";
defparam \R_W_IO~I .oe_power_up = "low";
defparam \R_W_IO~I .oe_register_mode = "none";
defparam \R_W_IO~I .oe_sync_reset = "none";
defparam \R_W_IO~I .operation_mode = "bidir";
defparam \R_W_IO~I .output_async_reset = "none";
defparam \R_W_IO~I .output_power_up = "low";
defparam \R_W_IO~I .output_register_mode = "none";
defparam \R_W_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_AS_IO~I (
	.datain(\AS_O_~regout ),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_AS_IO~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_AS_IO));
// synopsys translate_off
defparam \_AS_IO~I .input_async_reset = "none";
defparam \_AS_IO~I .input_power_up = "low";
defparam \_AS_IO~I .input_register_mode = "none";
defparam \_AS_IO~I .input_sync_reset = "none";
defparam \_AS_IO~I .oe_async_reset = "none";
defparam \_AS_IO~I .oe_power_up = "low";
defparam \_AS_IO~I .oe_register_mode = "none";
defparam \_AS_IO~I .oe_sync_reset = "none";
defparam \_AS_IO~I .operation_mode = "bidir";
defparam \_AS_IO~I .output_async_reset = "none";
defparam \_AS_IO~I .output_power_up = "low";
defparam \_AS_IO~I .output_register_mode = "none";
defparam \_AS_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[0]~I (
	.datain(\u_datapath|u_datapath_output|DATA[0]~5_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[0]));
// synopsys translate_off
defparam \DATA_IO[0]~I .input_async_reset = "none";
defparam \DATA_IO[0]~I .input_power_up = "low";
defparam \DATA_IO[0]~I .input_register_mode = "none";
defparam \DATA_IO[0]~I .input_sync_reset = "none";
defparam \DATA_IO[0]~I .oe_async_reset = "none";
defparam \DATA_IO[0]~I .oe_power_up = "low";
defparam \DATA_IO[0]~I .oe_register_mode = "none";
defparam \DATA_IO[0]~I .oe_sync_reset = "none";
defparam \DATA_IO[0]~I .operation_mode = "bidir";
defparam \DATA_IO[0]~I .output_async_reset = "none";
defparam \DATA_IO[0]~I .output_power_up = "low";
defparam \DATA_IO[0]~I .output_register_mode = "none";
defparam \DATA_IO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[1]~I (
	.datain(\u_datapath|u_datapath_output|DATA[1]~10_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[1]));
// synopsys translate_off
defparam \DATA_IO[1]~I .input_async_reset = "none";
defparam \DATA_IO[1]~I .input_power_up = "low";
defparam \DATA_IO[1]~I .input_register_mode = "none";
defparam \DATA_IO[1]~I .input_sync_reset = "none";
defparam \DATA_IO[1]~I .oe_async_reset = "none";
defparam \DATA_IO[1]~I .oe_power_up = "low";
defparam \DATA_IO[1]~I .oe_register_mode = "none";
defparam \DATA_IO[1]~I .oe_sync_reset = "none";
defparam \DATA_IO[1]~I .operation_mode = "bidir";
defparam \DATA_IO[1]~I .output_async_reset = "none";
defparam \DATA_IO[1]~I .output_power_up = "low";
defparam \DATA_IO[1]~I .output_register_mode = "none";
defparam \DATA_IO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[2]~I (
	.datain(\u_datapath|u_datapath_output|DATA[2]~13_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[2]));
// synopsys translate_off
defparam \DATA_IO[2]~I .input_async_reset = "none";
defparam \DATA_IO[2]~I .input_power_up = "low";
defparam \DATA_IO[2]~I .input_register_mode = "none";
defparam \DATA_IO[2]~I .input_sync_reset = "none";
defparam \DATA_IO[2]~I .oe_async_reset = "none";
defparam \DATA_IO[2]~I .oe_power_up = "low";
defparam \DATA_IO[2]~I .oe_register_mode = "none";
defparam \DATA_IO[2]~I .oe_sync_reset = "none";
defparam \DATA_IO[2]~I .operation_mode = "bidir";
defparam \DATA_IO[2]~I .output_async_reset = "none";
defparam \DATA_IO[2]~I .output_power_up = "low";
defparam \DATA_IO[2]~I .output_register_mode = "none";
defparam \DATA_IO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[3]~I (
	.datain(\u_datapath|u_datapath_output|DATA[3]~15_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[3]));
// synopsys translate_off
defparam \DATA_IO[3]~I .input_async_reset = "none";
defparam \DATA_IO[3]~I .input_power_up = "low";
defparam \DATA_IO[3]~I .input_register_mode = "none";
defparam \DATA_IO[3]~I .input_sync_reset = "none";
defparam \DATA_IO[3]~I .oe_async_reset = "none";
defparam \DATA_IO[3]~I .oe_power_up = "low";
defparam \DATA_IO[3]~I .oe_register_mode = "none";
defparam \DATA_IO[3]~I .oe_sync_reset = "none";
defparam \DATA_IO[3]~I .operation_mode = "bidir";
defparam \DATA_IO[3]~I .output_async_reset = "none";
defparam \DATA_IO[3]~I .output_power_up = "low";
defparam \DATA_IO[3]~I .output_register_mode = "none";
defparam \DATA_IO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[4]~I (
	.datain(\u_datapath|u_datapath_output|DATA[4]~19_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[4]));
// synopsys translate_off
defparam \DATA_IO[4]~I .input_async_reset = "none";
defparam \DATA_IO[4]~I .input_power_up = "low";
defparam \DATA_IO[4]~I .input_register_mode = "none";
defparam \DATA_IO[4]~I .input_sync_reset = "none";
defparam \DATA_IO[4]~I .oe_async_reset = "none";
defparam \DATA_IO[4]~I .oe_power_up = "low";
defparam \DATA_IO[4]~I .oe_register_mode = "none";
defparam \DATA_IO[4]~I .oe_sync_reset = "none";
defparam \DATA_IO[4]~I .operation_mode = "bidir";
defparam \DATA_IO[4]~I .output_async_reset = "none";
defparam \DATA_IO[4]~I .output_power_up = "low";
defparam \DATA_IO[4]~I .output_register_mode = "none";
defparam \DATA_IO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[5]~I (
	.datain(\u_datapath|u_datapath_output|DATA[5]~22_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[5]));
// synopsys translate_off
defparam \DATA_IO[5]~I .input_async_reset = "none";
defparam \DATA_IO[5]~I .input_power_up = "low";
defparam \DATA_IO[5]~I .input_register_mode = "none";
defparam \DATA_IO[5]~I .input_sync_reset = "none";
defparam \DATA_IO[5]~I .oe_async_reset = "none";
defparam \DATA_IO[5]~I .oe_power_up = "low";
defparam \DATA_IO[5]~I .oe_register_mode = "none";
defparam \DATA_IO[5]~I .oe_sync_reset = "none";
defparam \DATA_IO[5]~I .operation_mode = "bidir";
defparam \DATA_IO[5]~I .output_async_reset = "none";
defparam \DATA_IO[5]~I .output_power_up = "low";
defparam \DATA_IO[5]~I .output_register_mode = "none";
defparam \DATA_IO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[6]~I (
	.datain(\u_datapath|u_datapath_output|DATA[6]~24_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[6]));
// synopsys translate_off
defparam \DATA_IO[6]~I .input_async_reset = "none";
defparam \DATA_IO[6]~I .input_power_up = "low";
defparam \DATA_IO[6]~I .input_register_mode = "none";
defparam \DATA_IO[6]~I .input_sync_reset = "none";
defparam \DATA_IO[6]~I .oe_async_reset = "none";
defparam \DATA_IO[6]~I .oe_power_up = "low";
defparam \DATA_IO[6]~I .oe_register_mode = "none";
defparam \DATA_IO[6]~I .oe_sync_reset = "none";
defparam \DATA_IO[6]~I .operation_mode = "bidir";
defparam \DATA_IO[6]~I .output_async_reset = "none";
defparam \DATA_IO[6]~I .output_power_up = "low";
defparam \DATA_IO[6]~I .output_register_mode = "none";
defparam \DATA_IO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[7]~I (
	.datain(\u_datapath|u_datapath_output|DATA[7]~26_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[7]));
// synopsys translate_off
defparam \DATA_IO[7]~I .input_async_reset = "none";
defparam \DATA_IO[7]~I .input_power_up = "low";
defparam \DATA_IO[7]~I .input_register_mode = "none";
defparam \DATA_IO[7]~I .input_sync_reset = "none";
defparam \DATA_IO[7]~I .oe_async_reset = "none";
defparam \DATA_IO[7]~I .oe_power_up = "low";
defparam \DATA_IO[7]~I .oe_register_mode = "none";
defparam \DATA_IO[7]~I .oe_sync_reset = "none";
defparam \DATA_IO[7]~I .operation_mode = "bidir";
defparam \DATA_IO[7]~I .output_async_reset = "none";
defparam \DATA_IO[7]~I .output_power_up = "low";
defparam \DATA_IO[7]~I .output_register_mode = "none";
defparam \DATA_IO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[8]~I (
	.datain(\u_datapath|u_datapath_output|DATA[8]~29_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[8]));
// synopsys translate_off
defparam \DATA_IO[8]~I .input_async_reset = "none";
defparam \DATA_IO[8]~I .input_power_up = "low";
defparam \DATA_IO[8]~I .input_register_mode = "none";
defparam \DATA_IO[8]~I .input_sync_reset = "none";
defparam \DATA_IO[8]~I .oe_async_reset = "none";
defparam \DATA_IO[8]~I .oe_power_up = "low";
defparam \DATA_IO[8]~I .oe_register_mode = "none";
defparam \DATA_IO[8]~I .oe_sync_reset = "none";
defparam \DATA_IO[8]~I .operation_mode = "bidir";
defparam \DATA_IO[8]~I .output_async_reset = "none";
defparam \DATA_IO[8]~I .output_power_up = "low";
defparam \DATA_IO[8]~I .output_register_mode = "none";
defparam \DATA_IO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[9]~I (
	.datain(\u_datapath|u_datapath_output|DATA[9]~30_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[9]));
// synopsys translate_off
defparam \DATA_IO[9]~I .input_async_reset = "none";
defparam \DATA_IO[9]~I .input_power_up = "low";
defparam \DATA_IO[9]~I .input_register_mode = "none";
defparam \DATA_IO[9]~I .input_sync_reset = "none";
defparam \DATA_IO[9]~I .oe_async_reset = "none";
defparam \DATA_IO[9]~I .oe_power_up = "low";
defparam \DATA_IO[9]~I .oe_register_mode = "none";
defparam \DATA_IO[9]~I .oe_sync_reset = "none";
defparam \DATA_IO[9]~I .operation_mode = "bidir";
defparam \DATA_IO[9]~I .output_async_reset = "none";
defparam \DATA_IO[9]~I .output_power_up = "low";
defparam \DATA_IO[9]~I .output_register_mode = "none";
defparam \DATA_IO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[10]~I (
	.datain(\u_datapath|u_datapath_output|DATA[10]~31_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[10]));
// synopsys translate_off
defparam \DATA_IO[10]~I .input_async_reset = "none";
defparam \DATA_IO[10]~I .input_power_up = "low";
defparam \DATA_IO[10]~I .input_register_mode = "none";
defparam \DATA_IO[10]~I .input_sync_reset = "none";
defparam \DATA_IO[10]~I .oe_async_reset = "none";
defparam \DATA_IO[10]~I .oe_power_up = "low";
defparam \DATA_IO[10]~I .oe_register_mode = "none";
defparam \DATA_IO[10]~I .oe_sync_reset = "none";
defparam \DATA_IO[10]~I .operation_mode = "bidir";
defparam \DATA_IO[10]~I .output_async_reset = "none";
defparam \DATA_IO[10]~I .output_power_up = "low";
defparam \DATA_IO[10]~I .output_register_mode = "none";
defparam \DATA_IO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[11]~I (
	.datain(\u_datapath|u_datapath_output|DATA[11]~32_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[11]));
// synopsys translate_off
defparam \DATA_IO[11]~I .input_async_reset = "none";
defparam \DATA_IO[11]~I .input_power_up = "low";
defparam \DATA_IO[11]~I .input_register_mode = "none";
defparam \DATA_IO[11]~I .input_sync_reset = "none";
defparam \DATA_IO[11]~I .oe_async_reset = "none";
defparam \DATA_IO[11]~I .oe_power_up = "low";
defparam \DATA_IO[11]~I .oe_register_mode = "none";
defparam \DATA_IO[11]~I .oe_sync_reset = "none";
defparam \DATA_IO[11]~I .operation_mode = "bidir";
defparam \DATA_IO[11]~I .output_async_reset = "none";
defparam \DATA_IO[11]~I .output_power_up = "low";
defparam \DATA_IO[11]~I .output_register_mode = "none";
defparam \DATA_IO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[12]~I (
	.datain(\u_datapath|u_datapath_output|DATA[12]~33_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[12]));
// synopsys translate_off
defparam \DATA_IO[12]~I .input_async_reset = "none";
defparam \DATA_IO[12]~I .input_power_up = "low";
defparam \DATA_IO[12]~I .input_register_mode = "none";
defparam \DATA_IO[12]~I .input_sync_reset = "none";
defparam \DATA_IO[12]~I .oe_async_reset = "none";
defparam \DATA_IO[12]~I .oe_power_up = "low";
defparam \DATA_IO[12]~I .oe_register_mode = "none";
defparam \DATA_IO[12]~I .oe_sync_reset = "none";
defparam \DATA_IO[12]~I .operation_mode = "bidir";
defparam \DATA_IO[12]~I .output_async_reset = "none";
defparam \DATA_IO[12]~I .output_power_up = "low";
defparam \DATA_IO[12]~I .output_register_mode = "none";
defparam \DATA_IO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[13]~I (
	.datain(\u_datapath|u_datapath_output|DATA[13]~34_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[13]));
// synopsys translate_off
defparam \DATA_IO[13]~I .input_async_reset = "none";
defparam \DATA_IO[13]~I .input_power_up = "low";
defparam \DATA_IO[13]~I .input_register_mode = "none";
defparam \DATA_IO[13]~I .input_sync_reset = "none";
defparam \DATA_IO[13]~I .oe_async_reset = "none";
defparam \DATA_IO[13]~I .oe_power_up = "low";
defparam \DATA_IO[13]~I .oe_register_mode = "none";
defparam \DATA_IO[13]~I .oe_sync_reset = "none";
defparam \DATA_IO[13]~I .operation_mode = "bidir";
defparam \DATA_IO[13]~I .output_async_reset = "none";
defparam \DATA_IO[13]~I .output_power_up = "low";
defparam \DATA_IO[13]~I .output_register_mode = "none";
defparam \DATA_IO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[14]~I (
	.datain(\u_datapath|u_datapath_output|DATA[14]~35_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[14]));
// synopsys translate_off
defparam \DATA_IO[14]~I .input_async_reset = "none";
defparam \DATA_IO[14]~I .input_power_up = "low";
defparam \DATA_IO[14]~I .input_register_mode = "none";
defparam \DATA_IO[14]~I .input_sync_reset = "none";
defparam \DATA_IO[14]~I .oe_async_reset = "none";
defparam \DATA_IO[14]~I .oe_power_up = "low";
defparam \DATA_IO[14]~I .oe_register_mode = "none";
defparam \DATA_IO[14]~I .oe_sync_reset = "none";
defparam \DATA_IO[14]~I .operation_mode = "bidir";
defparam \DATA_IO[14]~I .output_async_reset = "none";
defparam \DATA_IO[14]~I .output_power_up = "low";
defparam \DATA_IO[14]~I .output_register_mode = "none";
defparam \DATA_IO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[15]~I (
	.datain(\u_datapath|u_datapath_output|DATA[15]~36_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[15]));
// synopsys translate_off
defparam \DATA_IO[15]~I .input_async_reset = "none";
defparam \DATA_IO[15]~I .input_power_up = "low";
defparam \DATA_IO[15]~I .input_register_mode = "none";
defparam \DATA_IO[15]~I .input_sync_reset = "none";
defparam \DATA_IO[15]~I .oe_async_reset = "none";
defparam \DATA_IO[15]~I .oe_power_up = "low";
defparam \DATA_IO[15]~I .oe_register_mode = "none";
defparam \DATA_IO[15]~I .oe_sync_reset = "none";
defparam \DATA_IO[15]~I .operation_mode = "bidir";
defparam \DATA_IO[15]~I .output_async_reset = "none";
defparam \DATA_IO[15]~I .output_power_up = "low";
defparam \DATA_IO[15]~I .output_register_mode = "none";
defparam \DATA_IO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[16]~I (
	.datain(\u_datapath|u_datapath_output|DATA[16]~39_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[16]~16 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[16]));
// synopsys translate_off
defparam \DATA_IO[16]~I .input_async_reset = "none";
defparam \DATA_IO[16]~I .input_power_up = "low";
defparam \DATA_IO[16]~I .input_register_mode = "none";
defparam \DATA_IO[16]~I .input_sync_reset = "none";
defparam \DATA_IO[16]~I .oe_async_reset = "none";
defparam \DATA_IO[16]~I .oe_power_up = "low";
defparam \DATA_IO[16]~I .oe_register_mode = "none";
defparam \DATA_IO[16]~I .oe_sync_reset = "none";
defparam \DATA_IO[16]~I .operation_mode = "bidir";
defparam \DATA_IO[16]~I .output_async_reset = "none";
defparam \DATA_IO[16]~I .output_power_up = "low";
defparam \DATA_IO[16]~I .output_register_mode = "none";
defparam \DATA_IO[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[17]~I (
	.datain(\u_datapath|u_datapath_output|DATA[17]~41_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[17]~17 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[17]));
// synopsys translate_off
defparam \DATA_IO[17]~I .input_async_reset = "none";
defparam \DATA_IO[17]~I .input_power_up = "low";
defparam \DATA_IO[17]~I .input_register_mode = "none";
defparam \DATA_IO[17]~I .input_sync_reset = "none";
defparam \DATA_IO[17]~I .oe_async_reset = "none";
defparam \DATA_IO[17]~I .oe_power_up = "low";
defparam \DATA_IO[17]~I .oe_register_mode = "none";
defparam \DATA_IO[17]~I .oe_sync_reset = "none";
defparam \DATA_IO[17]~I .operation_mode = "bidir";
defparam \DATA_IO[17]~I .output_async_reset = "none";
defparam \DATA_IO[17]~I .output_power_up = "low";
defparam \DATA_IO[17]~I .output_register_mode = "none";
defparam \DATA_IO[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[18]~I (
	.datain(\u_datapath|u_datapath_output|DATA[18]~43_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[18]~18 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[18]));
// synopsys translate_off
defparam \DATA_IO[18]~I .input_async_reset = "none";
defparam \DATA_IO[18]~I .input_power_up = "low";
defparam \DATA_IO[18]~I .input_register_mode = "none";
defparam \DATA_IO[18]~I .input_sync_reset = "none";
defparam \DATA_IO[18]~I .oe_async_reset = "none";
defparam \DATA_IO[18]~I .oe_power_up = "low";
defparam \DATA_IO[18]~I .oe_register_mode = "none";
defparam \DATA_IO[18]~I .oe_sync_reset = "none";
defparam \DATA_IO[18]~I .operation_mode = "bidir";
defparam \DATA_IO[18]~I .output_async_reset = "none";
defparam \DATA_IO[18]~I .output_power_up = "low";
defparam \DATA_IO[18]~I .output_register_mode = "none";
defparam \DATA_IO[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[19]~I (
	.datain(\u_datapath|u_datapath_output|DATA[19]~45_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[19]~19 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[19]));
// synopsys translate_off
defparam \DATA_IO[19]~I .input_async_reset = "none";
defparam \DATA_IO[19]~I .input_power_up = "low";
defparam \DATA_IO[19]~I .input_register_mode = "none";
defparam \DATA_IO[19]~I .input_sync_reset = "none";
defparam \DATA_IO[19]~I .oe_async_reset = "none";
defparam \DATA_IO[19]~I .oe_power_up = "low";
defparam \DATA_IO[19]~I .oe_register_mode = "none";
defparam \DATA_IO[19]~I .oe_sync_reset = "none";
defparam \DATA_IO[19]~I .operation_mode = "bidir";
defparam \DATA_IO[19]~I .output_async_reset = "none";
defparam \DATA_IO[19]~I .output_power_up = "low";
defparam \DATA_IO[19]~I .output_register_mode = "none";
defparam \DATA_IO[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[20]~I (
	.datain(\u_datapath|u_datapath_output|DATA[20]~47_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[20]~20 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[20]));
// synopsys translate_off
defparam \DATA_IO[20]~I .input_async_reset = "none";
defparam \DATA_IO[20]~I .input_power_up = "low";
defparam \DATA_IO[20]~I .input_register_mode = "none";
defparam \DATA_IO[20]~I .input_sync_reset = "none";
defparam \DATA_IO[20]~I .oe_async_reset = "none";
defparam \DATA_IO[20]~I .oe_power_up = "low";
defparam \DATA_IO[20]~I .oe_register_mode = "none";
defparam \DATA_IO[20]~I .oe_sync_reset = "none";
defparam \DATA_IO[20]~I .operation_mode = "bidir";
defparam \DATA_IO[20]~I .output_async_reset = "none";
defparam \DATA_IO[20]~I .output_power_up = "low";
defparam \DATA_IO[20]~I .output_register_mode = "none";
defparam \DATA_IO[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[21]~I (
	.datain(\u_datapath|u_datapath_output|DATA[21]~49_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[21]~21 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[21]));
// synopsys translate_off
defparam \DATA_IO[21]~I .input_async_reset = "none";
defparam \DATA_IO[21]~I .input_power_up = "low";
defparam \DATA_IO[21]~I .input_register_mode = "none";
defparam \DATA_IO[21]~I .input_sync_reset = "none";
defparam \DATA_IO[21]~I .oe_async_reset = "none";
defparam \DATA_IO[21]~I .oe_power_up = "low";
defparam \DATA_IO[21]~I .oe_register_mode = "none";
defparam \DATA_IO[21]~I .oe_sync_reset = "none";
defparam \DATA_IO[21]~I .operation_mode = "bidir";
defparam \DATA_IO[21]~I .output_async_reset = "none";
defparam \DATA_IO[21]~I .output_power_up = "low";
defparam \DATA_IO[21]~I .output_register_mode = "none";
defparam \DATA_IO[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[22]~I (
	.datain(\u_datapath|u_datapath_output|DATA[22]~51_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[22]~22 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[22]));
// synopsys translate_off
defparam \DATA_IO[22]~I .input_async_reset = "none";
defparam \DATA_IO[22]~I .input_power_up = "low";
defparam \DATA_IO[22]~I .input_register_mode = "none";
defparam \DATA_IO[22]~I .input_sync_reset = "none";
defparam \DATA_IO[22]~I .oe_async_reset = "none";
defparam \DATA_IO[22]~I .oe_power_up = "low";
defparam \DATA_IO[22]~I .oe_register_mode = "none";
defparam \DATA_IO[22]~I .oe_sync_reset = "none";
defparam \DATA_IO[22]~I .operation_mode = "bidir";
defparam \DATA_IO[22]~I .output_async_reset = "none";
defparam \DATA_IO[22]~I .output_power_up = "low";
defparam \DATA_IO[22]~I .output_register_mode = "none";
defparam \DATA_IO[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[23]~I (
	.datain(\u_datapath|u_datapath_output|DATA[23]~53_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[23]~23 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[23]));
// synopsys translate_off
defparam \DATA_IO[23]~I .input_async_reset = "none";
defparam \DATA_IO[23]~I .input_power_up = "low";
defparam \DATA_IO[23]~I .input_register_mode = "none";
defparam \DATA_IO[23]~I .input_sync_reset = "none";
defparam \DATA_IO[23]~I .oe_async_reset = "none";
defparam \DATA_IO[23]~I .oe_power_up = "low";
defparam \DATA_IO[23]~I .oe_register_mode = "none";
defparam \DATA_IO[23]~I .oe_sync_reset = "none";
defparam \DATA_IO[23]~I .operation_mode = "bidir";
defparam \DATA_IO[23]~I .output_async_reset = "none";
defparam \DATA_IO[23]~I .output_power_up = "low";
defparam \DATA_IO[23]~I .output_register_mode = "none";
defparam \DATA_IO[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[24]~I (
	.datain(\u_datapath|u_datapath_output|DATA[24]~55_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[24]~24 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[24]));
// synopsys translate_off
defparam \DATA_IO[24]~I .input_async_reset = "none";
defparam \DATA_IO[24]~I .input_power_up = "low";
defparam \DATA_IO[24]~I .input_register_mode = "none";
defparam \DATA_IO[24]~I .input_sync_reset = "none";
defparam \DATA_IO[24]~I .oe_async_reset = "none";
defparam \DATA_IO[24]~I .oe_power_up = "low";
defparam \DATA_IO[24]~I .oe_register_mode = "none";
defparam \DATA_IO[24]~I .oe_sync_reset = "none";
defparam \DATA_IO[24]~I .operation_mode = "bidir";
defparam \DATA_IO[24]~I .output_async_reset = "none";
defparam \DATA_IO[24]~I .output_power_up = "low";
defparam \DATA_IO[24]~I .output_register_mode = "none";
defparam \DATA_IO[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[25]~I (
	.datain(\u_datapath|u_datapath_output|DATA[25]~56_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[25]~25 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[25]));
// synopsys translate_off
defparam \DATA_IO[25]~I .input_async_reset = "none";
defparam \DATA_IO[25]~I .input_power_up = "low";
defparam \DATA_IO[25]~I .input_register_mode = "none";
defparam \DATA_IO[25]~I .input_sync_reset = "none";
defparam \DATA_IO[25]~I .oe_async_reset = "none";
defparam \DATA_IO[25]~I .oe_power_up = "low";
defparam \DATA_IO[25]~I .oe_register_mode = "none";
defparam \DATA_IO[25]~I .oe_sync_reset = "none";
defparam \DATA_IO[25]~I .operation_mode = "bidir";
defparam \DATA_IO[25]~I .output_async_reset = "none";
defparam \DATA_IO[25]~I .output_power_up = "low";
defparam \DATA_IO[25]~I .output_register_mode = "none";
defparam \DATA_IO[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[26]~I (
	.datain(\u_datapath|u_datapath_output|DATA[26]~57_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[26]~26 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[26]));
// synopsys translate_off
defparam \DATA_IO[26]~I .input_async_reset = "none";
defparam \DATA_IO[26]~I .input_power_up = "low";
defparam \DATA_IO[26]~I .input_register_mode = "none";
defparam \DATA_IO[26]~I .input_sync_reset = "none";
defparam \DATA_IO[26]~I .oe_async_reset = "none";
defparam \DATA_IO[26]~I .oe_power_up = "low";
defparam \DATA_IO[26]~I .oe_register_mode = "none";
defparam \DATA_IO[26]~I .oe_sync_reset = "none";
defparam \DATA_IO[26]~I .operation_mode = "bidir";
defparam \DATA_IO[26]~I .output_async_reset = "none";
defparam \DATA_IO[26]~I .output_power_up = "low";
defparam \DATA_IO[26]~I .output_register_mode = "none";
defparam \DATA_IO[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[27]~I (
	.datain(\u_datapath|u_datapath_output|DATA[27]~58_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[27]~27 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[27]));
// synopsys translate_off
defparam \DATA_IO[27]~I .input_async_reset = "none";
defparam \DATA_IO[27]~I .input_power_up = "low";
defparam \DATA_IO[27]~I .input_register_mode = "none";
defparam \DATA_IO[27]~I .input_sync_reset = "none";
defparam \DATA_IO[27]~I .oe_async_reset = "none";
defparam \DATA_IO[27]~I .oe_power_up = "low";
defparam \DATA_IO[27]~I .oe_register_mode = "none";
defparam \DATA_IO[27]~I .oe_sync_reset = "none";
defparam \DATA_IO[27]~I .operation_mode = "bidir";
defparam \DATA_IO[27]~I .output_async_reset = "none";
defparam \DATA_IO[27]~I .output_power_up = "low";
defparam \DATA_IO[27]~I .output_register_mode = "none";
defparam \DATA_IO[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[28]~I (
	.datain(\u_datapath|u_datapath_output|DATA[28]~59_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[28]~28 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[28]));
// synopsys translate_off
defparam \DATA_IO[28]~I .input_async_reset = "none";
defparam \DATA_IO[28]~I .input_power_up = "low";
defparam \DATA_IO[28]~I .input_register_mode = "none";
defparam \DATA_IO[28]~I .input_sync_reset = "none";
defparam \DATA_IO[28]~I .oe_async_reset = "none";
defparam \DATA_IO[28]~I .oe_power_up = "low";
defparam \DATA_IO[28]~I .oe_register_mode = "none";
defparam \DATA_IO[28]~I .oe_sync_reset = "none";
defparam \DATA_IO[28]~I .operation_mode = "bidir";
defparam \DATA_IO[28]~I .output_async_reset = "none";
defparam \DATA_IO[28]~I .output_power_up = "low";
defparam \DATA_IO[28]~I .output_register_mode = "none";
defparam \DATA_IO[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[29]~I (
	.datain(\u_datapath|u_datapath_output|DATA[29]~60_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[29]~29 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[29]));
// synopsys translate_off
defparam \DATA_IO[29]~I .input_async_reset = "none";
defparam \DATA_IO[29]~I .input_power_up = "low";
defparam \DATA_IO[29]~I .input_register_mode = "none";
defparam \DATA_IO[29]~I .input_sync_reset = "none";
defparam \DATA_IO[29]~I .oe_async_reset = "none";
defparam \DATA_IO[29]~I .oe_power_up = "low";
defparam \DATA_IO[29]~I .oe_register_mode = "none";
defparam \DATA_IO[29]~I .oe_sync_reset = "none";
defparam \DATA_IO[29]~I .operation_mode = "bidir";
defparam \DATA_IO[29]~I .output_async_reset = "none";
defparam \DATA_IO[29]~I .output_power_up = "low";
defparam \DATA_IO[29]~I .output_register_mode = "none";
defparam \DATA_IO[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[30]~I (
	.datain(\u_datapath|u_datapath_output|DATA[30]~61_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[30]~30 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[30]));
// synopsys translate_off
defparam \DATA_IO[30]~I .input_async_reset = "none";
defparam \DATA_IO[30]~I .input_power_up = "low";
defparam \DATA_IO[30]~I .input_register_mode = "none";
defparam \DATA_IO[30]~I .input_sync_reset = "none";
defparam \DATA_IO[30]~I .oe_async_reset = "none";
defparam \DATA_IO[30]~I .oe_power_up = "low";
defparam \DATA_IO[30]~I .oe_register_mode = "none";
defparam \DATA_IO[30]~I .oe_sync_reset = "none";
defparam \DATA_IO[30]~I .operation_mode = "bidir";
defparam \DATA_IO[30]~I .output_async_reset = "none";
defparam \DATA_IO[30]~I .output_power_up = "low";
defparam \DATA_IO[30]~I .output_register_mode = "none";
defparam \DATA_IO[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_IO[31]~I (
	.datain(\u_datapath|u_datapath_output|DATA[31]~62_combout ),
	.oe(\DATA_IO~64_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IO[31]~31 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IO[31]));
// synopsys translate_off
defparam \DATA_IO[31]~I .input_async_reset = "none";
defparam \DATA_IO[31]~I .input_power_up = "low";
defparam \DATA_IO[31]~I .input_register_mode = "none";
defparam \DATA_IO[31]~I .input_sync_reset = "none";
defparam \DATA_IO[31]~I .oe_async_reset = "none";
defparam \DATA_IO[31]~I .oe_power_up = "low";
defparam \DATA_IO[31]~I .oe_register_mode = "none";
defparam \DATA_IO[31]~I .oe_sync_reset = "none";
defparam \DATA_IO[31]~I .operation_mode = "bidir";
defparam \DATA_IO[31]~I .output_async_reset = "none";
defparam \DATA_IO[31]~I .output_power_up = "low";
defparam \DATA_IO[31]~I .output_register_mode = "none";
defparam \DATA_IO[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_BGACK_IO~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BGACK_IO~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BGACK_IO));
// synopsys translate_off
defparam \_BGACK_IO~I .input_async_reset = "none";
defparam \_BGACK_IO~I .input_power_up = "low";
defparam \_BGACK_IO~I .input_register_mode = "none";
defparam \_BGACK_IO~I .input_sync_reset = "none";
defparam \_BGACK_IO~I .oe_async_reset = "none";
defparam \_BGACK_IO~I .oe_power_up = "low";
defparam \_BGACK_IO~I .oe_register_mode = "none";
defparam \_BGACK_IO~I .oe_sync_reset = "none";
defparam \_BGACK_IO~I .open_drain_output = "true";
defparam \_BGACK_IO~I .operation_mode = "bidir";
defparam \_BGACK_IO~I .output_async_reset = "none";
defparam \_BGACK_IO~I .output_power_up = "low";
defparam \_BGACK_IO~I .output_register_mode = "none";
defparam \_BGACK_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[0]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[0]));
// synopsys translate_off
defparam \PD_PORT[0]~I .input_async_reset = "none";
defparam \PD_PORT[0]~I .input_power_up = "low";
defparam \PD_PORT[0]~I .input_register_mode = "none";
defparam \PD_PORT[0]~I .input_sync_reset = "none";
defparam \PD_PORT[0]~I .oe_async_reset = "none";
defparam \PD_PORT[0]~I .oe_power_up = "low";
defparam \PD_PORT[0]~I .oe_register_mode = "none";
defparam \PD_PORT[0]~I .oe_sync_reset = "none";
defparam \PD_PORT[0]~I .operation_mode = "bidir";
defparam \PD_PORT[0]~I .output_async_reset = "none";
defparam \PD_PORT[0]~I .output_power_up = "low";
defparam \PD_PORT[0]~I .output_register_mode = "none";
defparam \PD_PORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[1]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[1]));
// synopsys translate_off
defparam \PD_PORT[1]~I .input_async_reset = "none";
defparam \PD_PORT[1]~I .input_power_up = "low";
defparam \PD_PORT[1]~I .input_register_mode = "none";
defparam \PD_PORT[1]~I .input_sync_reset = "none";
defparam \PD_PORT[1]~I .oe_async_reset = "none";
defparam \PD_PORT[1]~I .oe_power_up = "low";
defparam \PD_PORT[1]~I .oe_register_mode = "none";
defparam \PD_PORT[1]~I .oe_sync_reset = "none";
defparam \PD_PORT[1]~I .operation_mode = "bidir";
defparam \PD_PORT[1]~I .output_async_reset = "none";
defparam \PD_PORT[1]~I .output_power_up = "low";
defparam \PD_PORT[1]~I .output_register_mode = "none";
defparam \PD_PORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[2]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[2]));
// synopsys translate_off
defparam \PD_PORT[2]~I .input_async_reset = "none";
defparam \PD_PORT[2]~I .input_power_up = "low";
defparam \PD_PORT[2]~I .input_register_mode = "none";
defparam \PD_PORT[2]~I .input_sync_reset = "none";
defparam \PD_PORT[2]~I .oe_async_reset = "none";
defparam \PD_PORT[2]~I .oe_power_up = "low";
defparam \PD_PORT[2]~I .oe_register_mode = "none";
defparam \PD_PORT[2]~I .oe_sync_reset = "none";
defparam \PD_PORT[2]~I .operation_mode = "bidir";
defparam \PD_PORT[2]~I .output_async_reset = "none";
defparam \PD_PORT[2]~I .output_power_up = "low";
defparam \PD_PORT[2]~I .output_register_mode = "none";
defparam \PD_PORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[3]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[3]));
// synopsys translate_off
defparam \PD_PORT[3]~I .input_async_reset = "none";
defparam \PD_PORT[3]~I .input_power_up = "low";
defparam \PD_PORT[3]~I .input_register_mode = "none";
defparam \PD_PORT[3]~I .input_sync_reset = "none";
defparam \PD_PORT[3]~I .oe_async_reset = "none";
defparam \PD_PORT[3]~I .oe_power_up = "low";
defparam \PD_PORT[3]~I .oe_register_mode = "none";
defparam \PD_PORT[3]~I .oe_sync_reset = "none";
defparam \PD_PORT[3]~I .operation_mode = "bidir";
defparam \PD_PORT[3]~I .output_async_reset = "none";
defparam \PD_PORT[3]~I .output_power_up = "low";
defparam \PD_PORT[3]~I .output_register_mode = "none";
defparam \PD_PORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[4]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[4]));
// synopsys translate_off
defparam \PD_PORT[4]~I .input_async_reset = "none";
defparam \PD_PORT[4]~I .input_power_up = "low";
defparam \PD_PORT[4]~I .input_register_mode = "none";
defparam \PD_PORT[4]~I .input_sync_reset = "none";
defparam \PD_PORT[4]~I .oe_async_reset = "none";
defparam \PD_PORT[4]~I .oe_power_up = "low";
defparam \PD_PORT[4]~I .oe_register_mode = "none";
defparam \PD_PORT[4]~I .oe_sync_reset = "none";
defparam \PD_PORT[4]~I .operation_mode = "bidir";
defparam \PD_PORT[4]~I .output_async_reset = "none";
defparam \PD_PORT[4]~I .output_power_up = "low";
defparam \PD_PORT[4]~I .output_register_mode = "none";
defparam \PD_PORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[5]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[5]));
// synopsys translate_off
defparam \PD_PORT[5]~I .input_async_reset = "none";
defparam \PD_PORT[5]~I .input_power_up = "low";
defparam \PD_PORT[5]~I .input_register_mode = "none";
defparam \PD_PORT[5]~I .input_sync_reset = "none";
defparam \PD_PORT[5]~I .oe_async_reset = "none";
defparam \PD_PORT[5]~I .oe_power_up = "low";
defparam \PD_PORT[5]~I .oe_register_mode = "none";
defparam \PD_PORT[5]~I .oe_sync_reset = "none";
defparam \PD_PORT[5]~I .operation_mode = "bidir";
defparam \PD_PORT[5]~I .output_async_reset = "none";
defparam \PD_PORT[5]~I .output_power_up = "low";
defparam \PD_PORT[5]~I .output_register_mode = "none";
defparam \PD_PORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[6]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[6]));
// synopsys translate_off
defparam \PD_PORT[6]~I .input_async_reset = "none";
defparam \PD_PORT[6]~I .input_power_up = "low";
defparam \PD_PORT[6]~I .input_register_mode = "none";
defparam \PD_PORT[6]~I .input_sync_reset = "none";
defparam \PD_PORT[6]~I .oe_async_reset = "none";
defparam \PD_PORT[6]~I .oe_power_up = "low";
defparam \PD_PORT[6]~I .oe_register_mode = "none";
defparam \PD_PORT[6]~I .oe_sync_reset = "none";
defparam \PD_PORT[6]~I .operation_mode = "bidir";
defparam \PD_PORT[6]~I .output_async_reset = "none";
defparam \PD_PORT[6]~I .output_power_up = "low";
defparam \PD_PORT[6]~I .output_register_mode = "none";
defparam \PD_PORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[7]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[7]));
// synopsys translate_off
defparam \PD_PORT[7]~I .input_async_reset = "none";
defparam \PD_PORT[7]~I .input_power_up = "low";
defparam \PD_PORT[7]~I .input_register_mode = "none";
defparam \PD_PORT[7]~I .input_sync_reset = "none";
defparam \PD_PORT[7]~I .oe_async_reset = "none";
defparam \PD_PORT[7]~I .oe_power_up = "low";
defparam \PD_PORT[7]~I .oe_register_mode = "none";
defparam \PD_PORT[7]~I .oe_sync_reset = "none";
defparam \PD_PORT[7]~I .operation_mode = "bidir";
defparam \PD_PORT[7]~I .output_async_reset = "none";
defparam \PD_PORT[7]~I .output_power_up = "low";
defparam \PD_PORT[7]~I .output_register_mode = "none";
defparam \PD_PORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_RST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_RST~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_RST));
// synopsys translate_off
defparam \_RST~I .input_async_reset = "none";
defparam \_RST~I .input_power_up = "low";
defparam \_RST~I .input_register_mode = "none";
defparam \_RST~I .input_sync_reset = "none";
defparam \_RST~I .oe_async_reset = "none";
defparam \_RST~I .oe_power_up = "low";
defparam \_RST~I .oe_register_mode = "none";
defparam \_RST~I .oe_sync_reset = "none";
defparam \_RST~I .operation_mode = "input";
defparam \_RST~I .output_async_reset = "none";
defparam \_RST~I .output_power_up = "low";
defparam \_RST~I .output_register_mode = "none";
defparam \_RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCLK));
// synopsys translate_off
defparam \SCLK~I .input_async_reset = "none";
defparam \SCLK~I .input_power_up = "low";
defparam \SCLK~I .input_register_mode = "none";
defparam \SCLK~I .input_sync_reset = "none";
defparam \SCLK~I .oe_async_reset = "none";
defparam \SCLK~I .oe_power_up = "low";
defparam \SCLK~I .oe_register_mode = "none";
defparam \SCLK~I .oe_sync_reset = "none";
defparam \SCLK~I .operation_mode = "input";
defparam \SCLK~I .output_async_reset = "none";
defparam \SCLK~I .output_power_up = "low";
defparam \SCLK~I .output_register_mode = "none";
defparam \SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_PLL|APLL_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \u_PLL|APLL_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N2
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[1]~2 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[1]~2_combout  = (\u_registers|u_addr_decoder|CONTR_RD_~0_combout  & ((\R_W_IO~0  & ((\u_registers|u_registers_cntr|CNTR_O [1]))) # (!\R_W_IO~0  & (\DATA_IO[1]~1 )))) # (!\u_registers|u_addr_decoder|CONTR_RD_~0_combout  
// & (((\u_registers|u_registers_cntr|CNTR_O [1]))))

	.dataa(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datab(\DATA_IO[1]~1 ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[1]~2 .lut_mask = 16'hF0D8;
defparam \u_registers|u_registers_cntr|CNTR_O[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y11_N3
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [1]));

// Location: CLKCTRL_G0
cycloneii_clkctrl \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_PLL|APLL_inst|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \u_PLL|APLL_inst|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_BERR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BERR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BERR));
// synopsys translate_off
defparam \_BERR~I .input_async_reset = "none";
defparam \_BERR~I .input_power_up = "low";
defparam \_BERR~I .input_register_mode = "none";
defparam \_BERR~I .input_sync_reset = "none";
defparam \_BERR~I .oe_async_reset = "none";
defparam \_BERR~I .oe_power_up = "low";
defparam \_BERR~I .oe_register_mode = "none";
defparam \_BERR~I .oe_sync_reset = "none";
defparam \_BERR~I .operation_mode = "input";
defparam \_BERR~I .output_async_reset = "none";
defparam \_BERR~I .output_power_up = "low";
defparam \_BERR~I .output_register_mode = "none";
defparam \_BERR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \DSK1_IN_~0 (
// Equation(s):
// \DSK1_IN_~0_combout  = (!\_BERR~combout ) # (!\DSACK_I_~combout [1])

	.dataa(\DSACK_I_~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\_BERR~combout ),
	.cin(gnd),
	.combout(\DSK1_IN_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSK1_IN_~0 .lut_mask = 16'h55FF;
defparam \DSK1_IN_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N25
cycloneii_lcell_ff \u_CPU_SM|DSACK_LATCHED_[1] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DSK1_IN_~0_combout ),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DSACK_LATCHED_ [1]));

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_STERM~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_STERM~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_STERM));
// synopsys translate_off
defparam \_STERM~I .input_async_reset = "none";
defparam \_STERM~I .input_power_up = "low";
defparam \_STERM~I .input_register_mode = "none";
defparam \_STERM~I .input_sync_reset = "none";
defparam \_STERM~I .oe_async_reset = "none";
defparam \_STERM~I .oe_power_up = "low";
defparam \_STERM~I .oe_register_mode = "none";
defparam \_STERM~I .oe_sync_reset = "none";
defparam \_STERM~I .operation_mode = "input";
defparam \_STERM~I .output_async_reset = "none";
defparam \_STERM~I .output_power_up = "low";
defparam \_STERM~I .output_register_mode = "none";
defparam \_STERM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout  = (!\u_CPU_SM|DSACK_LATCHED_ [0] & (!\u_CPU_SM|DSACK_LATCHED_ [1] & \_STERM~combout ))

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datab(vcc),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2 .lut_mask = 16'h0500;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[2]));
// synopsys translate_off
defparam \ADDR[2]~I .input_async_reset = "none";
defparam \ADDR[2]~I .input_power_up = "low";
defparam \ADDR[2]~I .input_register_mode = "none";
defparam \ADDR[2]~I .input_sync_reset = "none";
defparam \ADDR[2]~I .oe_async_reset = "none";
defparam \ADDR[2]~I .oe_power_up = "low";
defparam \ADDR[2]~I .oe_register_mode = "none";
defparam \ADDR[2]~I .oe_sync_reset = "none";
defparam \ADDR[2]~I .operation_mode = "input";
defparam \ADDR[2]~I .output_async_reset = "none";
defparam \ADDR[2]~I .output_power_up = "low";
defparam \ADDR[2]~I .output_register_mode = "none";
defparam \ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[4]));
// synopsys translate_off
defparam \ADDR[4]~I .input_async_reset = "none";
defparam \ADDR[4]~I .input_power_up = "low";
defparam \ADDR[4]~I .input_register_mode = "none";
defparam \ADDR[4]~I .input_sync_reset = "none";
defparam \ADDR[4]~I .oe_async_reset = "none";
defparam \ADDR[4]~I .oe_power_up = "low";
defparam \ADDR[4]~I .oe_register_mode = "none";
defparam \ADDR[4]~I .oe_sync_reset = "none";
defparam \ADDR[4]~I .operation_mode = "input";
defparam \ADDR[4]~I .output_async_reset = "none";
defparam \ADDR[4]~I .output_power_up = "low";
defparam \ADDR[4]~I .output_register_mode = "none";
defparam \ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[3]));
// synopsys translate_off
defparam \ADDR[3]~I .input_async_reset = "none";
defparam \ADDR[3]~I .input_power_up = "low";
defparam \ADDR[3]~I .input_register_mode = "none";
defparam \ADDR[3]~I .input_sync_reset = "none";
defparam \ADDR[3]~I .oe_async_reset = "none";
defparam \ADDR[3]~I .oe_power_up = "low";
defparam \ADDR[3]~I .oe_register_mode = "none";
defparam \ADDR[3]~I .oe_sync_reset = "none";
defparam \ADDR[3]~I .operation_mode = "input";
defparam \ADDR[3]~I .output_async_reset = "none";
defparam \ADDR[3]~I .output_power_up = "low";
defparam \ADDR[3]~I .output_register_mode = "none";
defparam \ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneii_lcell_comb \u_registers|u_addr_decoder|FLUSH_~1 (
// Equation(s):
// \u_registers|u_addr_decoder|FLUSH_~1_combout  = (\u_registers|u_registers_cntr|CNTR_O [1] & (\ADDR~combout [2] & (\ADDR~combout [4] & !\ADDR~combout [3])))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\ADDR~combout [2]),
	.datac(\ADDR~combout [4]),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|FLUSH_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|FLUSH_~1 .lut_mask = 16'h0080;
defparam \u_registers|u_addr_decoder|FLUSH_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[6]));
// synopsys translate_off
defparam \ADDR[6]~I .input_async_reset = "none";
defparam \ADDR[6]~I .input_power_up = "low";
defparam \ADDR[6]~I .input_register_mode = "none";
defparam \ADDR[6]~I .input_sync_reset = "none";
defparam \ADDR[6]~I .oe_async_reset = "none";
defparam \ADDR[6]~I .oe_power_up = "low";
defparam \ADDR[6]~I .oe_register_mode = "none";
defparam \ADDR[6]~I .oe_sync_reset = "none";
defparam \ADDR[6]~I .operation_mode = "input";
defparam \ADDR[6]~I .output_async_reset = "none";
defparam \ADDR[6]~I .output_power_up = "low";
defparam \ADDR[6]~I .output_register_mode = "none";
defparam \ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[5]));
// synopsys translate_off
defparam \ADDR[5]~I .input_async_reset = "none";
defparam \ADDR[5]~I .input_power_up = "low";
defparam \ADDR[5]~I .input_register_mode = "none";
defparam \ADDR[5]~I .input_sync_reset = "none";
defparam \ADDR[5]~I .oe_async_reset = "none";
defparam \ADDR[5]~I .oe_power_up = "low";
defparam \ADDR[5]~I .oe_register_mode = "none";
defparam \ADDR[5]~I .oe_sync_reset = "none";
defparam \ADDR[5]~I .operation_mode = "input";
defparam \ADDR[5]~I .output_async_reset = "none";
defparam \ADDR[5]~I .output_power_up = "low";
defparam \ADDR[5]~I .output_register_mode = "none";
defparam \ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneii_lcell_comb \u_registers|u_addr_decoder|FLUSH_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|FLUSH_~0_combout  = (!\_CS~combout  & (!\ADDR~combout [6] & (!\_AS_IO~0  & !\ADDR~combout [5])))

	.dataa(\_CS~combout ),
	.datab(\ADDR~combout [6]),
	.datac(\_AS_IO~0 ),
	.datad(\ADDR~combout [5]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|FLUSH_~0 .lut_mask = 16'h0001;
defparam \u_registers|u_addr_decoder|FLUSH_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneii_lcell_comb \u_registers|FLUSHFIFO~0 (
// Equation(s):
// \u_registers|FLUSHFIFO~0_combout  = (\u_CPU_SM|STOPFLUSH~regout  & (\u_registers|u_addr_decoder|FLUSH_~1_combout  & ((\u_registers|u_addr_decoder|FLUSH_~0_combout )))) # (!\u_CPU_SM|STOPFLUSH~regout  & ((\u_registers|FLUSHFIFO~regout ) # 
// ((\u_registers|u_addr_decoder|FLUSH_~1_combout  & \u_registers|u_addr_decoder|FLUSH_~0_combout ))))

	.dataa(\u_CPU_SM|STOPFLUSH~regout ),
	.datab(\u_registers|u_addr_decoder|FLUSH_~1_combout ),
	.datac(\u_registers|FLUSHFIFO~regout ),
	.datad(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|FLUSHFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|FLUSHFIFO~0 .lut_mask = 16'hDC50;
defparam \u_registers|FLUSHFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N13
cycloneii_lcell_ff \u_registers|FLUSHFIFO (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|FLUSHFIFO~0_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|FLUSHFIFO~regout ));

// Location: LCCOMB_X9_Y7_N30
cycloneii_lcell_comb \u_registers|u_addr_decoder|h_0C (
// Equation(s):
// \u_registers|u_addr_decoder|h_0C~combout  = (\ADDR~combout [2] & (\u_registers|u_addr_decoder|FLUSH_~0_combout  & (\ADDR~combout [3] & !\ADDR~combout [4])))

	.dataa(\ADDR~combout [2]),
	.datab(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.datac(\ADDR~combout [3]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_0C~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_0C .lut_mask = 16'h0080;
defparam \u_registers|u_addr_decoder|h_0C .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneii_lcell_comb \int_fifo|u_byte_ptr|PTR[0]~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|PTR[0]~0_combout  = \int_fifo|u_byte_ptr|PTR [0] $ (((\u_SCSI_SM|INCBO_o~regout  & ((\R_W_IO~0 ) # (!\u_registers|u_addr_decoder|h_0C~combout )))))

	.dataa(\u_SCSI_SM|INCBO_o~regout ),
	.datab(\u_registers|u_addr_decoder|h_0C~combout ),
	.datac(\int_fifo|u_byte_ptr|PTR [0]),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|PTR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|PTR[0]~0 .lut_mask = 16'h5AD2;
defparam \int_fifo|u_byte_ptr|PTR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_CS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_CS~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_CS));
// synopsys translate_off
defparam \_CS~I .input_async_reset = "none";
defparam \_CS~I .input_power_up = "low";
defparam \_CS~I .input_register_mode = "none";
defparam \_CS~I .input_sync_reset = "none";
defparam \_CS~I .oe_async_reset = "none";
defparam \_CS~I .oe_power_up = "low";
defparam \_CS~I .oe_register_mode = "none";
defparam \_CS~I .oe_sync_reset = "none";
defparam \_CS~I .operation_mode = "input";
defparam \_CS~I .output_async_reset = "none";
defparam \_CS~I .output_power_up = "low";
defparam \_CS~I .output_register_mode = "none";
defparam \_CS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~3 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~3_combout  = (\ADDR~combout [4] & (!\_CS~combout  & (!\_AS_IO~0  & !\ADDR~combout [6])))

	.dataa(\ADDR~combout [4]),
	.datab(\_CS~combout ),
	.datac(\_AS_IO~0 ),
	.datad(\ADDR~combout [6]),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~3 .lut_mask = 16'h0002;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~5 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~5_combout  = (\u_registers|u_registers_cntr|CNTR_O[8]~4_combout  & (\u_registers|u_registers_cntr|CNTR_O [8] & ((!\ADDR~combout [3]) # (!\u_registers|u_registers_cntr|CNTR_O[8]~3_combout )))) # 
// (!\u_registers|u_registers_cntr|CNTR_O[8]~4_combout  & ((\u_registers|u_registers_cntr|CNTR_O [8]) # ((\u_registers|u_registers_cntr|CNTR_O[8]~3_combout  & !\ADDR~combout [3]))))

	.dataa(\u_registers|u_registers_cntr|CNTR_O[8]~4_combout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datac(\u_registers|u_registers_cntr|CNTR_O[8]~3_combout ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~5 .lut_mask = 16'h4CDC;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~feeder (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout  = \u_registers|u_registers_cntr|CNTR_O[8]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O[8]~5_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~feeder .lut_mask = 16'hFF00;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N31
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[8] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [8]));

// Location: LCFF_X9_Y7_N13
cycloneii_lcell_ff \int_fifo|u_byte_ptr|PTR[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_byte_ptr|PTR[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|PTR [0]));

// Location: LCCOMB_X13_Y9_N8
cycloneii_lcell_comb \u_CPU_SM|LASTWORD~0 (
// Equation(s):
// \u_CPU_SM|LASTWORD~0_combout  = (\u_registers|FLUSHFIFO~regout  & ((\int_fifo|u_byte_ptr|PTR [1]) # (\int_fifo|u_byte_ptr|PTR [0])))

	.dataa(\int_fifo|u_byte_ptr|PTR [1]),
	.datab(\u_registers|FLUSHFIFO~regout ),
	.datac(vcc),
	.datad(\int_fifo|u_byte_ptr|PTR [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|LASTWORD~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|LASTWORD~0 .lut_mask = 16'hCC88;
defparam \u_CPU_SM|LASTWORD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1_combout  = (!\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1 .lut_mask = 16'h00FE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DSACK_I_[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSACK_I_~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_I_[1]));
// synopsys translate_off
defparam \DSACK_I_[1]~I .input_async_reset = "none";
defparam \DSACK_I_[1]~I .input_power_up = "low";
defparam \DSACK_I_[1]~I .input_register_mode = "none";
defparam \DSACK_I_[1]~I .input_sync_reset = "none";
defparam \DSACK_I_[1]~I .oe_async_reset = "none";
defparam \DSACK_I_[1]~I .oe_power_up = "low";
defparam \DSACK_I_[1]~I .oe_register_mode = "none";
defparam \DSACK_I_[1]~I .oe_sync_reset = "none";
defparam \DSACK_I_[1]~I .operation_mode = "input";
defparam \DSACK_I_[1]~I .output_async_reset = "none";
defparam \DSACK_I_[1]~I .output_power_up = "low";
defparam \DSACK_I_[1]~I .output_register_mode = "none";
defparam \DSACK_I_[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout  = (\u_CPU_SM|DSACK_LATCHED_ [0] & (((!\DSACK_I_~combout [1])) # (!\_BERR~combout ))) # (!\u_CPU_SM|DSACK_LATCHED_ [0] & (\u_CPU_SM|DSACK_LATCHED_ [1] & ((!\DSACK_I_~combout [1]) # 
// (!\_BERR~combout ))))

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\DSACK_I_~combout [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5 .lut_mask = 16'h32FA;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2 .lut_mask = 16'h000F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2 .lut_mask = 16'hE0C0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DSACK_I_[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DSACK_I_~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_I_[0]));
// synopsys translate_off
defparam \DSACK_I_[0]~I .input_async_reset = "none";
defparam \DSACK_I_[0]~I .input_power_up = "low";
defparam \DSACK_I_[0]~I .input_register_mode = "none";
defparam \DSACK_I_[0]~I .input_sync_reset = "none";
defparam \DSACK_I_[0]~I .oe_async_reset = "none";
defparam \DSACK_I_[0]~I .oe_power_up = "low";
defparam \DSACK_I_[0]~I .oe_register_mode = "none";
defparam \DSACK_I_[0]~I .oe_sync_reset = "none";
defparam \DSACK_I_[0]~I .operation_mode = "input";
defparam \DSACK_I_[0]~I .output_async_reset = "none";
defparam \DSACK_I_[0]~I .output_power_up = "low";
defparam \DSACK_I_[0]~I .output_register_mode = "none";
defparam \DSACK_I_[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \DSK0_IN_~0 (
// Equation(s):
// \DSK0_IN_~0_combout  = (!\DSACK_I_~combout [0]) # (!\_BERR~combout )

	.dataa(\_BERR~combout ),
	.datab(vcc),
	.datac(\DSACK_I_~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DSK0_IN_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSK0_IN_~0 .lut_mask = 16'h5F5F;
defparam \DSK0_IN_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout  & \DSK0_IN_~0_combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.datad(\DSK0_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3 .lut_mask = 16'hFDDD;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((\DSK0_IN_~0_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datab(\DSK0_IN_~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1 .lut_mask = 16'hA800;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5 .lut_mask = 16'h1000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49 .lut_mask = 16'hFFEF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout  = ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2 .lut_mask = 16'h0FEF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout  & !\_STERM~combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout  & !\_STERM~combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3 .lut_mask = 16'h88F8;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ) # ((\u_SCSI_SM|RDFIFO_o~regout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ))

	.dataa(\u_SCSI_SM|RDFIFO_o~regout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0 .lut_mask = 16'hFF0A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneii_lcell_comb \u_SCSI_SM|CRESET_~feeder (
// Equation(s):
// \u_SCSI_SM|CRESET_~feeder_combout  = \_RST~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\_RST~combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|CRESET_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|CRESET_~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|CRESET_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N23
cycloneii_lcell_ff \u_SCSI_SM|CRESET_ (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|CRESET_~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CRESET_~regout ));

// Location: LCFF_X9_Y9_N1
cycloneii_lcell_ff \u_CPU_SM|DECFIFO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DECFIFO~regout ));

// Location: LCCOMB_X10_Y10_N20
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~9 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~9_combout  = (\int_fifo|u_full_empty_ctr|DOWN [5]) # (\int_fifo|u_full_empty_ctr|UP [1])

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|u_full_empty_ctr|UP [1]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~9_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~9 .lut_mask = 16'hFFAA;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N21
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[6] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~9_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [6]));

// Location: LCCOMB_X9_Y7_N28
cycloneii_lcell_comb \int_fifo|u_byte_ptr|B~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|B~0_combout  = !\DATA_IO[25]~25 

	.dataa(vcc),
	.datab(vcc),
	.datac(\DATA_IO[25]~25 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|B~0 .lut_mask = 16'h0F0F;
defparam \int_fifo|u_byte_ptr|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N29
cycloneii_lcell_ff \int_fifo|u_byte_ptr|B (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_byte_ptr|B~0_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|B~regout ));

// Location: LCFF_X9_Y7_N15
cycloneii_lcell_ff \int_fifo|u_byte_ptr|S (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_addr_decoder|h_0C~combout ),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|S~regout ));

// Location: LCCOMB_X9_Y7_N14
cycloneii_lcell_comb \int_fifo|u_byte_ptr|PTR~1 (
// Equation(s):
// \int_fifo|u_byte_ptr|PTR~1_combout  = (\int_fifo|u_byte_ptr|S~regout  & (((\int_fifo|u_byte_ptr|B~regout )))) # (!\int_fifo|u_byte_ptr|S~regout  & (\int_fifo|u_byte_ptr|PTR [0] $ (((!\int_fifo|u_byte_ptr|PTR [1])))))

	.dataa(\int_fifo|u_byte_ptr|PTR [0]),
	.datab(\int_fifo|u_byte_ptr|B~regout ),
	.datac(\int_fifo|u_byte_ptr|S~regout ),
	.datad(\int_fifo|u_byte_ptr|PTR [1]),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|PTR~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|PTR~1 .lut_mask = 16'hCAC5;
defparam \int_fifo|u_byte_ptr|PTR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneii_lcell_comb \u_registers|u_addr_decoder|h_0C~0 (
// Equation(s):
// \u_registers|u_addr_decoder|h_0C~0_combout  = (\ADDR~combout [3] & \u_registers|u_addr_decoder|FLUSH_~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ADDR~combout [3]),
	.datad(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_0C~0 .lut_mask = 16'hF000;
defparam \u_registers|u_addr_decoder|h_0C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneii_lcell_comb \u_registers|u_addr_decoder|ACR_WR~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ACR_WR~0_combout  = (!\R_W_IO~0  & (\u_registers|u_addr_decoder|h_0C~0_combout  & (\ADDR~combout [2] & !\ADDR~combout [4])))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ACR_WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ACR_WR~0 .lut_mask = 16'h0040;
defparam \u_registers|u_addr_decoder|ACR_WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneii_lcell_comb \int_fifo|u_byte_ptr|PTR~2 (
// Equation(s):
// \int_fifo|u_byte_ptr|PTR~2_combout  = (\u_SCSI_SM|INCBO_o~regout  & (\int_fifo|u_byte_ptr|PTR~1_combout )) # (!\u_SCSI_SM|INCBO_o~regout  & ((\u_registers|u_addr_decoder|ACR_WR~0_combout  & (\int_fifo|u_byte_ptr|PTR~1_combout )) # 
// (!\u_registers|u_addr_decoder|ACR_WR~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1])))))

	.dataa(\u_SCSI_SM|INCBO_o~regout ),
	.datab(\int_fifo|u_byte_ptr|PTR~1_combout ),
	.datac(\int_fifo|u_byte_ptr|PTR [1]),
	.datad(\u_registers|u_addr_decoder|ACR_WR~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|PTR~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|PTR~2 .lut_mask = 16'hCCD8;
defparam \int_fifo|u_byte_ptr|PTR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y7_N7
cycloneii_lcell_ff \int_fifo|u_byte_ptr|PTR[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_byte_ptr|PTR~2_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|PTR [1]));

// Location: LCCOMB_X10_Y7_N14
cycloneii_lcell_comb \u_registers|u_addr_decoder|ADDR_VALID~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ADDR_VALID~0_combout  = (!\_AS_IO~0  & !\_CS~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\_AS_IO~0 ),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ADDR_VALID~0 .lut_mask = 16'h000F;
defparam \u_registers|u_addr_decoder|ADDR_VALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneii_lcell_comb \u_registers|u_addr_decoder|WDREGREQ (
// Equation(s):
// \u_registers|u_addr_decoder|WDREGREQ~combout  = (!\ADDR~combout [4] & (\ADDR~combout [6] & (\u_registers|u_addr_decoder|ADDR_VALID~0_combout  & !\ADDR~combout [5])))

	.dataa(\ADDR~combout [4]),
	.datab(\ADDR~combout [6]),
	.datac(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.datad(\ADDR~combout [5]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|WDREGREQ .lut_mask = 16'h0040;
defparam \u_registers|u_addr_decoder|WDREGREQ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y7_N5
cycloneii_lcell_ff \u_SCSI_SM|CCPUREQ (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CCPUREQ~regout ));

// Location: LCCOMB_X8_Y9_N8
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout  = (\u_SCSI_SM|CDREQ_~regout  & (!\u_SCSI_SM|CCPUREQ~regout  & (!\u_SCSI_SM|RIFIFO_o~regout  & \u_registers|u_registers_cntr|CNTR_O [1])))

	.dataa(\u_SCSI_SM|CDREQ_~regout ),
	.datab(\u_SCSI_SM|CCPUREQ~regout ),
	.datac(\u_SCSI_SM|RIFIFO_o~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0 .lut_mask = 16'h0200;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N13
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[1] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [1]));

// Location: LCCOMB_X9_Y10_N30
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~0_combout  = (\u_CPU_SM|INCFIFO~regout  & (!\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [5]) # (\int_fifo|u_full_empty_ctr|DOWN [1]))))

	.dataa(\int_fifo|u_full_empty_ctr|UP [5]),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~0 .lut_mask = 16'h00C8;
defparam \int_fifo|u_full_empty_ctr|UP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~2_combout  = (\int_fifo|u_full_empty_ctr|UP [3]) # ((\int_fifo|u_full_empty_ctr|UP [2]) # ((\int_fifo|u_full_empty_ctr|UP [0]) # (\int_fifo|u_full_empty_ctr|UP [1])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [3]),
	.datab(\int_fifo|u_full_empty_ctr|UP [2]),
	.datac(\int_fifo|u_full_empty_ctr|UP [0]),
	.datad(\int_fifo|u_full_empty_ctr|UP [1]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~2 .lut_mask = 16'hFFFE;
defparam \int_fifo|u_full_empty_ctr|UP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~3_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP~1_combout ) # ((\int_fifo|u_full_empty_ctr|UP~2_combout )))) # (!\u_CPU_SM|DECFIFO~regout  & (((\u_CPU_SM|INCFIFO~regout ))))

	.dataa(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|UP~2_combout ),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~3 .lut_mask = 16'hFACC;
defparam \int_fifo|u_full_empty_ctr|UP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N27
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[6] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|UP~0_combout ),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [6]));

// Location: LCCOMB_X9_Y10_N4
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~7 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout  = (\int_fifo|u_full_empty_ctr|DOWN [0]) # (\int_fifo|u_full_empty_ctr|UP [6])

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datab(vcc),
	.datac(\int_fifo|u_full_empty_ctr|UP [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~7 .lut_mask = 16'hFAFA;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOFULL~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOFULL~0_combout  = (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (!\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ) # (!\u_CPU_SM|INCFIFO~regout )))) # 
// (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (((\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout  & \u_CPU_SM|INCFIFO~regout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datab(\u_CPU_SM|DECFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~0 .lut_mask = 16'h7022;
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N21
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOFULL (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ));

// Location: LCCOMB_X9_Y8_N24
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout  & !\int_fifo|u_full_empty_ctr|FIFOFULL~regout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1 .lut_mask = 16'h0030;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N13
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ));

// Location: LCFF_X9_Y8_N11
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~regout ));

// Location: LCCOMB_X9_Y8_N28
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N29
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~regout ));

// Location: LCCOMB_X9_Y8_N4
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N5
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ));

// Location: LCCOMB_X9_Y8_N30
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout  = (\u_SCSI_SM|CCPUREQ~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout ),
	.datac(vcc),
	.datad(\u_SCSI_SM|CCPUREQ~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 .lut_mask = 16'hBB00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N31
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout ));

// Location: LCCOMB_X8_Y8_N0
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout  = (\R_W_IO~0  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout )

	.dataa(\R_W_IO~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2 .lut_mask = 16'hAA00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N23
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout ));

// Location: LCCOMB_X8_Y8_N18
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N19
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout ));

// Location: LCCOMB_X8_Y8_N12
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N13
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ));

// Location: LCCOMB_X8_Y8_N6
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout  = (!\R_W_IO~0  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout )

	.dataa(\R_W_IO~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0 .lut_mask = 16'h5500;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N25
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ));

// Location: LCFF_X8_Y8_N7
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ));

// Location: LCFF_X8_Y8_N9
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ));

// Location: LCCOMB_X3_Y4_N22
cycloneii_lcell_comb \u_SCSI_SM|nLS2CPU~0 (
// Equation(s):
// \u_SCSI_SM|nLS2CPU~0_combout  = (!\u_SCSI_SM|nLS2CPU~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ),
	.datac(\u_SCSI_SM|nLS2CPU~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|nLS2CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|nLS2CPU~0 .lut_mask = 16'h0F0C;
defparam \u_SCSI_SM|nLS2CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y4_N23
cycloneii_lcell_ff \u_SCSI_SM|nLS2CPU (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_SCSI_SM|nLS2CPU~0_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|nLS2CPU~regout ));

// Location: LCFF_X9_Y8_N23
cycloneii_lcell_ff \u_SCSI_SM|CDSACK_ (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|nLS2CPU~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CDSACK_~regout ));

// Location: LCCOMB_X9_Y8_N26
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~regout ) # ((\u_SCSI_SM|CDSACK_~regout  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~regout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~regout ),
	.datab(\u_SCSI_SM|CDSACK_~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0 .lut_mask = 16'hEAEA;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N27
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~regout ));

// Location: LCCOMB_X9_Y8_N22
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ) # ((!\u_SCSI_SM|CDSACK_~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~regout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ),
	.datac(\u_SCSI_SM|CDSACK_~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 .lut_mask = 16'hCFCE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneii_lcell_comb \u_SCSI_SM|RDFIFO_o~0 (
// Equation(s):
// \u_SCSI_SM|RDFIFO_o~0_combout  = (\u_SCSI_SM|RDFIFO_o~regout ) # ((\u_SCSI_SM|RDFIFO_d~regout  & !\u_CPU_SM|INCFIFO~regout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|RDFIFO_d~regout ),
	.datac(\u_SCSI_SM|RDFIFO_o~regout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RDFIFO_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RDFIFO_o~0 .lut_mask = 16'hF0FC;
defparam \u_SCSI_SM|RDFIFO_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N15
cycloneii_lcell_ff \u_SCSI_SM|RDFIFO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_SCSI_SM|RDFIFO_o~0_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(\u_CPU_SM|DECFIFO~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RDFIFO_o~regout ));

// Location: LCCOMB_X8_Y9_N10
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout  = (\u_SCSI_SM|CDREQ_~regout  & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (!\u_SCSI_SM|CCPUREQ~regout  & !\u_registers|u_registers_cntr|CNTR_O [1])))

	.dataa(\u_SCSI_SM|CDREQ_~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\u_SCSI_SM|CCPUREQ~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0 .lut_mask = 16'h0008;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout  & ((\u_SCSI_SM|RDFIFO_o~regout ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout ),
	.datac(\u_SCSI_SM|RDFIFO_o~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 .lut_mask = 16'hC0CC;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout  & (\u_registers|u_registers_cntr|CNTR_O [1] & ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 .lut_mask = 16'h3100;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout  & ((\u_SCSI_SM|CCPUREQ~regout ) # ((!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout  & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ))))

	.dataa(\u_SCSI_SM|CCPUREQ~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 .lut_mask = 16'h2223;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N3
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout ));

// Location: LCCOMB_X9_Y8_N6
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ) # ((!\u_SCSI_SM|CCPUREQ~regout  & (!\u_registers|u_registers_cntr|CNTR_O [1] & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout )))

	.dataa(\u_SCSI_SM|CCPUREQ~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0 .lut_mask = 16'hCCCD;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N7
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout ));

// Location: LCCOMB_X8_Y9_N4
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout  & (!\u_SCSI_SM|RDFIFO_o~regout  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~regout ),
	.datac(\u_SCSI_SM|RDFIFO_o~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0 .lut_mask = 16'h0C00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N15
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~regout ));

// Location: LCFF_X9_Y9_N25
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~regout ));

// Location: LCFF_X9_Y9_N21
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~regout ));

// Location: LCFF_X9_Y9_N3
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ));

// Location: LCCOMB_X9_Y9_N10
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout  = (\int_fifo|u_byte_ptr|PTR [0] & (\int_fifo|u_byte_ptr|PTR [1] & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ))

	.dataa(\int_fifo|u_byte_ptr|PTR [0]),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0 .lut_mask = 16'h8800;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N11
cycloneii_lcell_ff \u_SCSI_SM|RDFIFO_d (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RDFIFO_d~regout ));

// Location: LCCOMB_X10_Y9_N18
cycloneii_lcell_comb \u_SCSI_SM|RIFIFO_o~0 (
// Equation(s):
// \u_SCSI_SM|RIFIFO_o~0_combout  = (!\u_CPU_SM|INCFIFO~regout  & ((\u_SCSI_SM|RIFIFO_o~regout ) # ((\u_SCSI_SM|RIFIFO_d~regout  & !\u_SCSI_SM|RDFIFO_d~regout ))))

	.dataa(\u_SCSI_SM|RIFIFO_d~regout ),
	.datab(\u_SCSI_SM|RDFIFO_d~regout ),
	.datac(\u_SCSI_SM|RIFIFO_o~regout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RIFIFO_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_o~0 .lut_mask = 16'h00F2;
defparam \u_SCSI_SM|RIFIFO_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N19
cycloneii_lcell_ff \u_SCSI_SM|RIFIFO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_SCSI_SM|RIFIFO_o~0_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RIFIFO_o~regout ));

// Location: LCCOMB_X12_Y9_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout  & \u_SCSI_SM|RIFIFO_o~regout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|RIFIFO_o~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4 .lut_mask = 16'hFF50;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N9
cycloneii_lcell_ff \u_CPU_SM|INCFIFO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCFIFO~regout ));

// Location: LCCOMB_X10_Y10_N22
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~10 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~10_combout  = (!\u_CPU_SM|DECFIFO~regout  & \u_CPU_SM|INCFIFO~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|DECFIFO~regout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~10_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~10 .lut_mask = 16'h0F00;
defparam \int_fifo|u_full_empty_ctr|UP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N23
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[0] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~10_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [0]));

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~6 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~6_combout  = (!\u_CPU_SM|DECFIFO~regout  & (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [6]) # (\int_fifo|u_full_empty_ctr|UP [0]))))

	.dataa(\u_CPU_SM|DECFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [6]),
	.datac(\int_fifo|u_full_empty_ctr|UP [0]),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~6 .lut_mask = 16'h5400;
defparam \int_fifo|u_full_empty_ctr|UP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N1
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[1] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~6_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [1]));

// Location: LCCOMB_X10_Y10_N24
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~8 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~8_combout  = (!\u_CPU_SM|DECFIFO~regout  & (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [5]) # (\int_fifo|u_full_empty_ctr|UP [1]))))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.datab(\int_fifo|u_full_empty_ctr|UP [1]),
	.datac(\u_CPU_SM|DECFIFO~regout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~8_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~8 .lut_mask = 16'h0E00;
defparam \int_fifo|u_full_empty_ctr|UP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N25
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[2] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~8_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [2]));

// Location: LCCOMB_X10_Y10_N12
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~4_combout  = (\u_CPU_SM|INCFIFO~regout  & (!\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [3]) # (\int_fifo|u_full_empty_ctr|UP [3]))))

	.dataa(\u_CPU_SM|INCFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.datac(\u_CPU_SM|DECFIFO~regout ),
	.datad(\int_fifo|u_full_empty_ctr|UP [3]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~4 .lut_mask = 16'h0A08;
defparam \int_fifo|u_full_empty_ctr|UP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N13
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[4] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~4_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [4]));

// Location: LCCOMB_X10_Y10_N2
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~7 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~7_combout  = (!\u_CPU_SM|DECFIFO~regout  & (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|DOWN [2]) # (\int_fifo|u_full_empty_ctr|UP [4]))))

	.dataa(\u_CPU_SM|DECFIFO~regout ),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datad(\int_fifo|u_full_empty_ctr|UP [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~7_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~7 .lut_mask = 16'h4440;
defparam \int_fifo|u_full_empty_ctr|UP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N3
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[5] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~7_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [5]));

// Location: LCCOMB_X10_Y10_N10
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout  = (\int_fifo|u_full_empty_ctr|DOWN [1]) # (\int_fifo|u_full_empty_ctr|UP [5])

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|u_full_empty_ctr|UP [5]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 .lut_mask = 16'hFFAA;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N11
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[2] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [2]));

// Location: LCCOMB_X10_Y10_N18
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout  = (\int_fifo|u_full_empty_ctr|DOWN [2]) # (\int_fifo|u_full_empty_ctr|UP [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datad(\int_fifo|u_full_empty_ctr|UP [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N19
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[3] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [3]));

// Location: LCCOMB_X10_Y10_N16
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~8 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout  = (\int_fifo|u_full_empty_ctr|UP [3]) # (\int_fifo|u_full_empty_ctr|DOWN [3])

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|UP [3]),
	.datac(vcc),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~8 .lut_mask = 16'hFFCC;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N17
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|DOWN[4] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|DOWN [4]));

// Location: LCCOMB_X10_Y10_N30
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|UP~9 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~9_combout  = (!\u_CPU_SM|DECFIFO~regout  & (\u_CPU_SM|INCFIFO~regout  & ((\int_fifo|u_full_empty_ctr|UP [2]) # (\int_fifo|u_full_empty_ctr|DOWN [4]))))

	.dataa(\u_CPU_SM|DECFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|UP [2]),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~9_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~9 .lut_mask = 16'h5400;
defparam \int_fifo|u_full_empty_ctr|UP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N31
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|UP[3] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|UP~9_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|UP [3]));

// Location: LCCOMB_X10_Y10_N8
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout  = (\int_fifo|u_full_empty_ctr|DOWN [4]) # (\int_fifo|u_full_empty_ctr|UP [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.datad(\int_fifo|u_full_empty_ctr|UP [2]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout  & (!\int_fifo|u_full_empty_ctr|UP [3] & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout  & !\int_fifo|u_full_empty_ctr|DOWN [3])))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.datab(\int_fifo|u_full_empty_ctr|UP [3]),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 .lut_mask = 16'h0001;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~5 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout  & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout  & (!\int_fifo|u_full_empty_ctr|UP [6] & !\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout )))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ),
	.datac(\int_fifo|u_full_empty_ctr|UP [6]),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~5 .lut_mask = 16'h0008;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~6 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (((!\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout )) # (!\u_CPU_SM|DECFIFO~regout ))) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & 
// ((\u_CPU_SM|INCFIFO~regout ) # ((\u_CPU_SM|DECFIFO~regout  & !\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\u_CPU_SM|DECFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~6 .lut_mask = 16'h7F2E;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~feeder (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~feeder_combout  = \int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N11
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOEMPTY (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ));

// Location: LCCOMB_X14_Y9_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0 .lut_mask = 16'h8800;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ))

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0 .lut_mask = 16'h0300;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2 .lut_mask = 16'h0200;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ) # 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ) # (!\u_CPU_SM|LASTWORD~0_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.datab(\u_CPU_SM|LASTWORD~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2 .lut_mask = 16'h00BF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneii_lcell_comb \u_CPU_SM|LASTWORD (
// Equation(s):
// \u_CPU_SM|LASTWORD~combout  = (\u_registers|FLUSHFIFO~regout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & ((\int_fifo|u_byte_ptr|PTR [1]) # (\int_fifo|u_byte_ptr|PTR [0]))))

	.dataa(\u_registers|FLUSHFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\int_fifo|u_byte_ptr|PTR [1]),
	.datad(\int_fifo|u_byte_ptr|PTR [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|LASTWORD~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|LASTWORD .lut_mask = 16'h2220;
defparam \u_CPU_SM|LASTWORD .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & ((\u_CPU_SM|LASTWORD~combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & ((\u_CPU_SM|LASTWORD~combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout 
// ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.datab(\u_CPU_SM|LASTWORD~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14 .lut_mask = 16'h45CF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14_combout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42 .lut_mask = 16'hC000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6 .lut_mask = 16'h0008;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N13
cycloneii_lcell_ff \u_CPU_SM|DSACK_LATCHED_[0] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\DSK0_IN_~0_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DSACK_LATCHED_ [0]));

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \u_CPU_SM|iDSACK~0 (
// Equation(s):
// \u_CPU_SM|iDSACK~0_combout  = (!\u_CPU_SM|DSACK_LATCHED_ [1] & !\u_CPU_SM|DSACK_LATCHED_ [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|iDSACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|iDSACK~0 .lut_mask = 16'h000F;
defparam \u_CPU_SM|iDSACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3 .lut_mask = 16'h0F00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  & ((!\u_CPU_SM|iDSACK~0_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout  & (((!\u_CPU_SM|iDSACK~0_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0 .lut_mask = 16'h153F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12 .lut_mask = 16'h00AA;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout  & 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1 .lut_mask = 16'h0888;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3 .lut_mask = 16'h0400;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0 .lut_mask = 16'h0003;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~44_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46 .lut_mask = 16'hFFFB;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~48 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~48_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47_combout  & \_STERM~combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~47_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~46_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~48 .lut_mask = 16'hFBF3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N25
cycloneii_lcell_ff \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~48_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]));

// Location: LCCOMB_X13_Y8_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0 .lut_mask = 16'h0012;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13_combout  = (\u_CPU_SM|DMAENA~regout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (!\u_registers|u_registers_cntr|CNTR_O [1] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|DMAENA~regout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13 .lut_mask = 16'h0002;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_DREQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_DREQ~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DREQ));
// synopsys translate_off
defparam \_DREQ~I .input_async_reset = "none";
defparam \_DREQ~I .input_power_up = "low";
defparam \_DREQ~I .input_register_mode = "none";
defparam \_DREQ~I .input_sync_reset = "none";
defparam \_DREQ~I .oe_async_reset = "none";
defparam \_DREQ~I .oe_power_up = "low";
defparam \_DREQ~I .oe_register_mode = "none";
defparam \_DREQ~I .oe_sync_reset = "none";
defparam \_DREQ~I .operation_mode = "input";
defparam \_DREQ~I .output_async_reset = "none";
defparam \_DREQ~I .output_power_up = "low";
defparam \_DREQ~I .output_register_mode = "none";
defparam \_DREQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneii_lcell_comb DREQ_(
// Equation(s):
// \DREQ_~combout  = (\u_registers|u_registers_cntr|CNTR_O [8] & !\_DREQ~combout )

	.dataa(vcc),
	.datab(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datac(vcc),
	.datad(\_DREQ~combout ),
	.cin(gnd),
	.combout(\DREQ_~combout ),
	.cout());
// synopsys translate_off
defparam DREQ_.lut_mask = 16'h00CC;
defparam DREQ_.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneii_lcell_comb \u_CPU_SM|DREQ_~feeder (
// Equation(s):
// \u_CPU_SM|DREQ_~feeder_combout  = \DREQ_~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DREQ_~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|DREQ_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|DREQ_~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|DREQ_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N13
cycloneii_lcell_ff \u_CPU_SM|DREQ_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|DREQ_~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DREQ_~regout ));

// Location: LCCOMB_X15_Y8_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9_combout  = ((!\u_registers|u_registers_cntr|CNTR_O [1] & ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ) # (!\u_CPU_SM|DREQ_~regout )))) # (!\u_CPU_SM|DMAENA~regout )

	.dataa(\u_CPU_SM|DMAENA~regout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|DREQ_~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9 .lut_mask = 16'h7577;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9_combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~9_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10 .lut_mask = 16'h44E4;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12 .lut_mask = 16'h3320;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout  & 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~12_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13 .lut_mask = 16'hECFC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout  & 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3 .lut_mask = 16'h1500;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13_combout ) # 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~13_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~14_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15 .lut_mask = 16'hEFFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N1
cycloneii_lcell_ff \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]));

// Location: LCCOMB_X13_Y10_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4 .lut_mask = 16'h0F00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ) # 
// (!\u_CPU_SM|LASTWORD~combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.datab(\u_CPU_SM|LASTWORD~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35 .lut_mask = 16'h0A02;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~21_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~35_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36 .lut_mask = 16'hFF80;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8 .lut_mask = 16'h0400;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (!\_STERM~combout  
// & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32 .lut_mask = 16'hCC0E;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6_combout  = (\_STERM~combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout  & !\DSK0_IN_~0_combout )))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ),
	.datad(\DSK0_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & \int_fifo|u_full_empty_ctr|FIFOFULL~regout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~6_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33 .lut_mask = 16'hFFEC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~32_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~33_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34 .lut_mask = 16'hFFFD;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout  & ((\u_CPU_SM|iDSACK~0_combout ) # ((\DSK1_IN_~0_combout ) # (!\_STERM~combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\DSK1_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30 .lut_mask = 16'hAA8A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout  & (((\u_CPU_SM|DSACK_LATCHED_ [1]) # (\u_CPU_SM|DSACK_LATCHED_ [0])) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1 .lut_mask = 16'h5551;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30_combout ) # ((\_STERM~combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1_combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~30_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31 .lut_mask = 16'hDDFD;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~29_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~36_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~34_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~31_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N9
cycloneii_lcell_ff \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]));

// Location: LCCOMB_X13_Y8_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout  & (((\u_CPU_SM|iDSACK~0_combout ) # (!\_STERM~combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout  & ((\u_CPU_SM|iDSACK~0_combout ) # (!\_STERM~combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1 .lut_mask = 16'hE0EE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6_combout  & (((!\u_CPU_SM|DSACK_LATCHED_ [0] & !\u_CPU_SM|DSACK_LATCHED_ [1])) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0 .lut_mask = 16'h222A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout  & 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27 .lut_mask = 16'h0200;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout  = ((!\u_CPU_SM|iDSACK~0_combout  & ((!\_BERR~combout ) # (!\DSACK_I_~combout [1])))) # (!\_STERM~combout )

	.dataa(\DSACK_I_~combout [1]),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\_BERR~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17 .lut_mask = 16'h1F3F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout  = (\int_fifo|u_byte_ptr|PTR [0] & \int_fifo|u_byte_ptr|PTR [1])

	.dataa(\int_fifo|u_byte_ptr|PTR [0]),
	.datab(vcc),
	.datac(\int_fifo|u_byte_ptr|PTR [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0 .lut_mask = 16'hA0A0;
defparam \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~14_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~17_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18 .lut_mask = 16'hAE0C;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout  & (((!\u_CPU_SM|LASTWORD~0_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout )) 
// # (!\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout )))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ),
	.datac(\u_CPU_SM|LASTWORD~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25 .lut_mask = 16'h007F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25_combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~25_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0 .lut_mask = 16'hCC4C;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneii_lcell_comb \u_CPU_SM|DMAENA~feeder (
// Equation(s):
// \u_CPU_SM|DMAENA~feeder_combout  = \u_registers|u_registers_cntr|CNTR_O [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O [8]),
	.cin(gnd),
	.combout(\u_CPU_SM|DMAENA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|DMAENA~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|DMAENA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N17
cycloneii_lcell_ff \u_CPU_SM|DMAENA (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_CPU_SM|DMAENA~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DMAENA~regout ));

// Location: LCCOMB_X15_Y8_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & (\u_registers|u_registers_cntr|CNTR_O [1] & (\u_CPU_SM|DMAENA~regout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\u_CPU_SM|DMAENA~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N19
cycloneii_lcell_ff \u_CPU_SM|FLUSHFIFO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|FLUSHFIFO~regout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|FLUSHFIFO~regout ));

// Location: LCCOMB_X14_Y8_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5_combout  = ((!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & ((!\u_CPU_SM|FLUSHFIFO~regout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[0]~10_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|FLUSHFIFO~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5 .lut_mask = 16'h373F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~23_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24 .lut_mask = 16'h80FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & ((!\_BERR~combout ) # (!\DSACK_I_~combout [0]))))

	.dataa(\DSACK_I_~combout [0]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datad(\_BERR~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0 .lut_mask = 16'h40C0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20_combout  = (\DSK1_IN_~0_combout  & (((!\u_CPU_SM|iDSACK~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout ),
	.datab(\DSK1_IN_~0_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20 .lut_mask = 16'h4C44;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~22_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~24_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~20_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26 .lut_mask = 16'hFFFB;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~28 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~28_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~16_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~18_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~26_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~28 .lut_mask = 16'hFFFB;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N27
cycloneii_lcell_ff \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~28_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]));

// Location: LCCOMB_X15_Y8_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13 .lut_mask = 16'hEFFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout  & ((\DSK1_IN_~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~19_combout ),
	.datab(\DSK1_IN_~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39 .lut_mask = 16'h44F4;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18_combout  = (\u_CPU_SM|DREQ_~regout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4])))

	.dataa(\u_CPU_SM|DREQ_~regout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18 .lut_mask = 16'h0200;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~16_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~18_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38 .lut_mask = 16'hFEEE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~41_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~39_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~42_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~38_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43 .lut_mask = 16'hFFEF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N1
cycloneii_lcell_ff \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~43_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]));

// Location: LCCOMB_X13_Y8_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1 .lut_mask = 16'h0011;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout )))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0 .lut_mask = 16'h2320;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1 .lut_mask = 16'h0F00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0_combout  & 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2 .lut_mask = 16'h0105;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N17
cycloneii_lcell_ff \u_CPU_SM|BGACK (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BGACK~regout ));

// Location: CLKCTRL_G2
cycloneii_clkctrl \SCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SCLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \SCLK~clkctrl .clock_type = "global clock";
defparam \SCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0 .lut_mask = 16'hFFAE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0 .lut_mask = 16'h0B0F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (\u_CPU_SM|iDSACK~0_combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2 .lut_mask = 16'h08FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5 .lut_mask = 16'hF000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout  & (!\u_CPU_SM|iDSACK~0_combout  & ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3 .lut_mask = 16'h0777;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout  = (\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1_combout ))))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0 .lut_mask = 16'h8AAA;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout  = (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1 .lut_mask = 16'hF7FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N5
cycloneii_lcell_ff \u_CPU_SM|PAS (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PAS~regout ));

// Location: LCCOMB_X10_Y8_N16
cycloneii_lcell_comb \AS_O_~0 (
// Equation(s):
// \AS_O_~0_combout  = !\u_CPU_SM|PAS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|PAS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\AS_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \AS_O_~0 .lut_mask = 16'h0F0F;
defparam \AS_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y8_N17
cycloneii_lcell_ff AS_O_(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\AS_O_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\AS_O_~regout ));

// Location: LCCOMB_X15_Y8_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17 .lut_mask = 16'h0400;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d .lut_mask = 16'hFFF3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N29
cycloneii_lcell_ff \u_CPU_SM|PDS (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PDS~regout ));

// Location: LCCOMB_X12_Y8_N14
cycloneii_lcell_comb \DS_O_~0 (
// Equation(s):
// \DS_O_~0_combout  = !\u_CPU_SM|PDS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|PDS~regout ),
	.cin(gnd),
	.combout(\DS_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DS_O_~0 .lut_mask = 16'h00FF;
defparam \DS_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N15
cycloneii_lcell_ff DS_O_(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\DS_O_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DS_O_~regout ));

// Location: LCCOMB_X10_Y9_N22
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE 
// [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7 .lut_mask = 16'h2000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N11
cycloneii_lcell_ff \u_CPU_SM|INCNI (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCNI~regout ));

// Location: LCCOMB_X10_Y12_N26
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[0]~0 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[0]~0_combout  = \int_fifo|u_next_in_cntr|COUNT [0] $ (((\u_SCSI_SM|INCNI_o~regout ) # (\u_CPU_SM|INCNI~regout )))

	.dataa(\u_SCSI_SM|INCNI_o~regout ),
	.datab(vcc),
	.datac(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datad(\u_CPU_SM|INCNI~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[0]~0 .lut_mask = 16'h0F5A;
defparam \int_fifo|u_next_in_cntr|COUNT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N27
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [0]));

// Location: LCCOMB_X10_Y12_N0
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[1]~1 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[1]~1_combout  = \int_fifo|u_next_in_cntr|COUNT [1] $ (((\int_fifo|u_next_in_cntr|COUNT [0] & ((\u_SCSI_SM|INCNI_o~regout ) # (\u_CPU_SM|INCNI~regout )))))

	.dataa(\u_SCSI_SM|INCNI_o~regout ),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datad(\u_CPU_SM|INCNI~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[1]~1 .lut_mask = 16'h3C78;
defparam \int_fifo|u_next_in_cntr|COUNT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N1
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [1]));

// Location: LCCOMB_X10_Y12_N18
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[2]~2 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[2]~2_combout  = (!\int_fifo|u_next_in_cntr|COUNT [0]) # (!\int_fifo|u_next_in_cntr|COUNT [1])

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datac(vcc),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2]~2 .lut_mask = 16'h33FF;
defparam \int_fifo|u_next_in_cntr|COUNT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[2]~3 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[2]~3_combout  = \int_fifo|u_next_in_cntr|COUNT [2] $ (((!\int_fifo|u_next_in_cntr|COUNT[2]~2_combout  & ((\u_SCSI_SM|INCNI_o~regout ) # (\u_CPU_SM|INCNI~regout )))))

	.dataa(\u_SCSI_SM|INCNI_o~regout ),
	.datab(\int_fifo|u_next_in_cntr|COUNT[2]~2_combout ),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\u_CPU_SM|INCNI~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2]~3 .lut_mask = 16'hC3D2;
defparam \int_fifo|u_next_in_cntr|COUNT[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N5
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [2]));

// Location: LCCOMB_X14_Y8_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~1_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0 .lut_mask = 16'h31F5;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout  = ((\_STERM~combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout )

	.dataa(\_STERM~combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1 .lut_mask = 16'h0AFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N23
cycloneii_lcell_ff \u_CPU_SM|PLHW (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PLHW~regout ));

// Location: LCFF_X9_Y9_N5
cycloneii_lcell_ff LHW(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|PLHW~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LHW~regout ));

// Location: LCCOMB_X8_Y8_N26
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N27
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~regout ));

// Location: LCCOMB_X8_Y8_N16
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout  & 
// !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0 .lut_mask = 16'h0001;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~regout  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2 .lut_mask = 16'h0023;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1_combout  = (((\R_W_IO~0  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout )) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout )) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0_combout )

	.dataa(\R_W_IO~0 ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1 .lut_mask = 16'h8FFF;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N31
cycloneii_lcell_ff \u_SCSI_SM|RE_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RE_o~regout ));

// Location: LCCOMB_X9_Y9_N26
cycloneii_lcell_comb \int_fifo|u_write_strobes|LLWS~0 (
// Equation(s):
// \int_fifo|u_write_strobes|LLWS~0_combout  = (\u_SCSI_SM|DACK_o~regout  & \u_SCSI_SM|RE_o~regout )

	.dataa(\u_SCSI_SM|DACK_o~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|RE_o~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS~0 .lut_mask = 16'hA0A0;
defparam \int_fifo|u_write_strobes|LLWS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneii_lcell_comb \int_fifo|u_write_strobes|UUWS (
// Equation(s):
// \int_fifo|u_write_strobes|UUWS~combout  = (\LHW~regout ) # ((!\int_fifo|u_byte_ptr|PTR [0] & (!\int_fifo|u_byte_ptr|PTR [1] & \int_fifo|u_write_strobes|LLWS~0_combout )))

	.dataa(\int_fifo|u_byte_ptr|PTR [0]),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(\LHW~regout ),
	.datad(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UUWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UUWS .lut_mask = 16'hF1F0;
defparam \int_fifo|u_write_strobes|UUWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N15
cycloneii_lcell_ff \u_CPU_SM|INCNO (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCNO~regout ));

// Location: LCCOMB_X9_Y8_N0
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~1_combout  = (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout  & 
// \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout )))) # (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~regout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~1 .lut_mask = 16'hECA0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N1
cycloneii_lcell_ff \u_SCSI_SM|INCNO_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCNO_o~regout ));

// Location: LCCOMB_X12_Y9_N12
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[0]~0 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[0]~0_combout  = \int_fifo|u_next_out_cntr|COUNT [0] $ (((\u_CPU_SM|INCNO~regout ) # (\u_SCSI_SM|INCNO_o~regout )))

	.dataa(vcc),
	.datab(\u_CPU_SM|INCNO~regout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datad(\u_SCSI_SM|INCNO_o~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[0]~0 .lut_mask = 16'h0F3C;
defparam \int_fifo|u_next_out_cntr|COUNT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N13
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [0]));

// Location: LCCOMB_X12_Y9_N26
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[1]~1 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[1]~1_combout  = \int_fifo|u_next_out_cntr|COUNT [1] $ (((\int_fifo|u_next_out_cntr|COUNT [0] & ((\u_CPU_SM|INCNO~regout ) # (\u_SCSI_SM|INCNO_o~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\u_CPU_SM|INCNO~regout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datad(\u_SCSI_SM|INCNO_o~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[1]~1 .lut_mask = 16'h5A78;
defparam \int_fifo|u_next_out_cntr|COUNT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N27
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [1]));

// Location: LCCOMB_X12_Y9_N20
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[2]~3 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[2]~3_combout  = \int_fifo|u_next_out_cntr|COUNT [2] $ (((!\int_fifo|u_next_out_cntr|COUNT[2]~2_combout  & ((\u_CPU_SM|INCNO~regout ) # (\u_SCSI_SM|INCNO_o~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT[2]~2_combout ),
	.datab(\u_CPU_SM|INCNO~regout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\u_SCSI_SM|INCNO_o~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2]~3 .lut_mask = 16'hA5B4;
defparam \int_fifo|u_next_out_cntr|COUNT[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N21
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [2]));

// Location: LCCOMB_X9_Y9_N12
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 .lut_mask = 16'hFF0F;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N13
cycloneii_lcell_ff \u_SCSI_SM|S2F_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|S2F_o~regout ));

// Location: LCCOMB_X12_Y8_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & !\u_CPU_SM|iDSACK~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|iDSACK~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2 .lut_mask = 16'h0002;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45_combout  = (\DSK1_IN_~0_combout  & (\DSK0_IN_~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2_combout 
// ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~2_combout ),
	.datac(\DSK1_IN_~0_combout ),
	.datad(\DSK0_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45 .lut_mask = 16'hE000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~45_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~8_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~4 .lut_mask = 16'hFEFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N11
cycloneii_lcell_ff \u_CPU_SM|DIEL (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~4_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DIEL~regout ));

// Location: LCCOMB_X8_Y11_N2
cycloneii_lcell_comb \u_datapath|bDIEL (
// Equation(s):
// \u_datapath|bDIEL~combout  = (\u_SCSI_SM|CPU2S_o~regout ) # (\u_CPU_SM|DIEL~regout )

	.dataa(\u_SCSI_SM|CPU2S_o~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|bDIEL~combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|bDIEL .lut_mask = 16'hFFAA;
defparam \u_datapath|bDIEL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N31
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[0] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[16]~16 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [0]));

// Location: LCCOMB_X10_Y11_N30
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[0]~0_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[0]~0 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [0])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [0]),
	.datad(\DATA_IO[0]~0 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[0]~0 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneii_lcell_comb \u_datapath|FIFO_ID[0]~0 (
// Equation(s):
// \u_datapath|FIFO_ID[0]~0_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[0]~0 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[0]~0_combout )))

	.dataa(\PD_PORT[0]~0 ),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[0]~0 .lut_mask = 16'hAFA0;
defparam \u_datapath|FIFO_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N9
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[17]~17 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [1]));

// Location: LCCOMB_X10_Y11_N8
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[1]~1 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[1]~1_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[1]~1 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [1])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [1]),
	.datad(\DATA_IO[1]~1 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[1]~1 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneii_lcell_comb \u_datapath|FIFO_ID[1]~1 (
// Equation(s):
// \u_datapath|FIFO_ID[1]~1_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[1]~1 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[1]~1_combout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\PD_PORT[1]~1 ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[1]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[1]~1 .lut_mask = 16'hF3C0;
defparam \u_datapath|FIFO_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N23
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[2] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[18]~18 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [2]));

// Location: LCCOMB_X13_Y11_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5_combout  = ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5 .lut_mask = 16'h51FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~6_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~19_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d .lut_mask = 16'hFDFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N9
cycloneii_lcell_ff \u_CPU_SM|BRIDGEIN (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BRIDGEIN~regout ));

// Location: LCCOMB_X10_Y11_N22
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[2]~2 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[2]~2_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[2]~2 )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [2] & \u_CPU_SM|BRIDGEIN~regout ))))

	.dataa(\DATA_IO[2]~2 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [2]),
	.datad(\u_CPU_SM|BRIDGEIN~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[2]~2 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneii_lcell_comb \u_datapath|FIFO_ID[2]~2 (
// Equation(s):
// \u_datapath|FIFO_ID[2]~2_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[2]~2 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[2]~2_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\PD_PORT[2]~2 ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[2]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[2]~2 .lut_mask = 16'hF5A0;
defparam \u_datapath|FIFO_ID[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N13
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[3] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[19]~19 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [3]));

// Location: LCCOMB_X10_Y11_N12
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[3]~3 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[3]~3_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[3]~3 )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [3] & \u_CPU_SM|BRIDGEIN~regout ))))

	.dataa(\DATA_IO[3]~3 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [3]),
	.datad(\u_CPU_SM|BRIDGEIN~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[3]~3 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneii_lcell_comb \u_datapath|FIFO_ID[3]~3 (
// Equation(s):
// \u_datapath|FIFO_ID[3]~3_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[3]~3 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[3]~3_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\PD_PORT[3]~3 ),
	.datac(vcc),
	.datad(\u_datapath|u_datapath_input|CPU_OD[3]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[3]~3 .lut_mask = 16'hDD88;
defparam \u_datapath|FIFO_ID[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N5
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[4] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[20]~20 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [4]));

// Location: LCCOMB_X10_Y11_N4
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[4]~4 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[4]~4_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[4]~4 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [4])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [4]),
	.datad(\DATA_IO[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[4]~4 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneii_lcell_comb \u_datapath|FIFO_ID[4]~4 (
// Equation(s):
// \u_datapath|FIFO_ID[4]~4_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[4]~4 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|u_datapath_input|CPU_OD[4]~4_combout ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[4]~4_combout ),
	.datac(vcc),
	.datad(\PD_PORT[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[4]~4 .lut_mask = 16'hEE44;
defparam \u_datapath|FIFO_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N21
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[5] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[21]~21 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [5]));

// Location: LCCOMB_X10_Y11_N20
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[5]~5 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[5]~5_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[5]~5 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [5])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [5]),
	.datad(\DATA_IO[5]~5 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[5]~5 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
cycloneii_lcell_comb \u_datapath|FIFO_ID[5]~5 (
// Equation(s):
// \u_datapath|FIFO_ID[5]~5_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[5]~5 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|u_datapath_input|CPU_OD[5]~5_combout ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[5]~5_combout ),
	.datac(vcc),
	.datad(\PD_PORT[5]~5 ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[5]~5 .lut_mask = 16'hEE44;
defparam \u_datapath|FIFO_ID[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N25
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[6] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[22]~22 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [6]));

// Location: LCCOMB_X10_Y11_N24
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[6]~6 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[6]~6_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[6]~6 )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [6] & \u_CPU_SM|BRIDGEIN~regout ))))

	.dataa(\DATA_IO[6]~6 ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [6]),
	.datad(\u_CPU_SM|BRIDGEIN~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[6]~6 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneii_lcell_comb \u_datapath|FIFO_ID[6]~6 (
// Equation(s):
// \u_datapath|FIFO_ID[6]~6_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[6]~6 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[6]~6_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\PD_PORT[6]~6 ),
	.datac(vcc),
	.datad(\u_datapath|u_datapath_input|CPU_OD[6]~6_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[6]~6 .lut_mask = 16'hDD88;
defparam \u_datapath|FIFO_ID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N27
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[7] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[23]~23 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [7]));

// Location: LCCOMB_X10_Y11_N26
cycloneii_lcell_comb \u_datapath|u_datapath_input|CPU_OD[7]~7 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[7]~7_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[7]~7 )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~regout  & (\u_datapath|u_datapath_input|UD_LATCH [7])))

	.dataa(\u_CPU_SM|BRIDGEIN~regout ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [7]),
	.datad(\DATA_IO[7]~7 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[7]~7 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_input|CPU_OD[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneii_lcell_comb \u_datapath|FIFO_ID[7]~7 (
// Equation(s):
// \u_datapath|FIFO_ID[7]~7_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[7]~7 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|u_datapath_input|CPU_OD[7]~7_combout )))

	.dataa(\PD_PORT[7]~7 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\u_datapath|u_datapath_input|CPU_OD[7]~7_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[7]~7 .lut_mask = 16'hBB88;
defparam \u_datapath|FIFO_ID[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneii_lcell_comb \int_fifo|u_write_strobes|UMWS (
// Equation(s):
// \int_fifo|u_write_strobes|UMWS~combout  = (\LHW~regout ) # ((\int_fifo|u_byte_ptr|PTR [0] & (!\int_fifo|u_byte_ptr|PTR [1] & \int_fifo|u_write_strobes|LLWS~0_combout )))

	.dataa(\int_fifo|u_byte_ptr|PTR [0]),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(\LHW~regout ),
	.datad(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UMWS .lut_mask = 16'hF2F0;
defparam \int_fifo|u_write_strobes|UMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0 .lut_mask = 16'h3200;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout  & \_STERM~combout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0 .lut_mask = 16'hC000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout  & 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~11_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1 .lut_mask = 16'hFECC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2 .lut_mask = 16'hECEC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~17_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3 .lut_mask = 16'hFFFB;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N17
cycloneii_lcell_ff \u_CPU_SM|PLLW (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~3_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PLLW~regout ));

// Location: LCFF_X13_Y9_N29
cycloneii_lcell_ff LLW(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|PLLW~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LLW~regout ));

// Location: LCCOMB_X13_Y9_N28
cycloneii_lcell_comb \int_fifo|u_write_strobes|LMWS (
// Equation(s):
// \int_fifo|u_write_strobes|LMWS~combout  = (\LLW~regout ) # ((\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|u_write_strobes|LLWS~0_combout  & !\int_fifo|u_byte_ptr|PTR [0])))

	.dataa(\int_fifo|u_byte_ptr|PTR [1]),
	.datab(\int_fifo|u_write_strobes|LLWS~0_combout ),
	.datac(\LLW~regout ),
	.datad(\int_fifo|u_byte_ptr|PTR [0]),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LMWS .lut_mask = 16'hF0F8;
defparam \int_fifo|u_write_strobes|LMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneii_lcell_comb \int_fifo|u_write_strobes|LLWS (
// Equation(s):
// \int_fifo|u_write_strobes|LLWS~combout  = (\LLW~regout ) # ((\u_SCSI_SM|DACK_o~regout  & (\u_SCSI_SM|RE_o~regout  & \u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout )))

	.dataa(\u_SCSI_SM|DACK_o~regout ),
	.datab(\u_SCSI_SM|RE_o~regout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_24dec|D1~0_combout ),
	.datad(\LLW~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LLWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS .lut_mask = 16'hFF80;
defparam \int_fifo|u_write_strobes|LLWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [0]));

// Location: LCCOMB_X8_Y8_N4
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N5
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~regout ));

// Location: LCCOMB_X9_Y8_N14
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout  & \u_SCSI_SM|CDSACK_~regout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout ),
	.datad(\u_SCSI_SM|CDSACK_~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0 .lut_mask = 16'hFCCC;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N15
cycloneii_lcell_ff \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout ));

// Location: LCCOMB_X8_Y8_N2
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout  = ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ))) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0_combout )

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 .lut_mask = 16'hFFFD;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N3
cycloneii_lcell_ff \u_SCSI_SM|S2CPU_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|S2CPU_o~regout ));

// Location: LCCOMB_X8_Y11_N22
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder_combout  = \PD_PORT[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PD_PORT[0]~0 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N23
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]));

// Location: LCCOMB_X8_Y11_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~2 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~2_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [0])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [0]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~2 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneii_lcell_comb \u_registers|u_addr_decoder|WDREGREQ~0 (
// Equation(s):
// \u_registers|u_addr_decoder|WDREGREQ~0_combout  = (!\_CS~combout  & (\ADDR~combout [6] & (!\_AS_IO~0  & !\ADDR~combout [5])))

	.dataa(\_CS~combout ),
	.datab(\ADDR~combout [6]),
	.datac(\_AS_IO~0 ),
	.datad(\ADDR~combout [5]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|WDREGREQ~0 .lut_mask = 16'h0004;
defparam \u_registers|u_addr_decoder|WDREGREQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneii_lcell_comb \u_registers|u_addr_decoder|SSPBDAT_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout  = (!\ADDR~combout [2] & (\u_registers|u_addr_decoder|WDREGREQ~0_combout  & (\ADDR~combout [3] & \ADDR~combout [4])))

	.dataa(\ADDR~combout [2]),
	.datab(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datac(\ADDR~combout [3]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|SSPBDAT_RD_~0 .lut_mask = 16'h4000;
defparam \u_registers|u_addr_decoder|SSPBDAT_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (((!\_STERM~combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~15_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3 .lut_mask = 16'h3F55;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4 .lut_mask = 16'hA000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2 .lut_mask = 16'hAAEE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0 .lut_mask = 16'h0408;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0_combout  = (!\_STERM~combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~49_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0 .lut_mask = 16'h00D5;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5 .lut_mask = 16'hFFFB;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N13
cycloneii_lcell_ff \u_CPU_SM|F2CPUL (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|F2CPUL~regout ));

// Location: LCCOMB_X5_Y11_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~3 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~3_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & !\u_CPU_SM|F2CPUL~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~3 .lut_mask = 16'h000F;
defparam \u_datapath|u_datapath_output|DATA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~4 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~4_combout  = (\u_registers|u_addr_decoder|ISTR_RD_~0_combout  & (\u_datapath|u_datapath_output|DATA[0]~3_combout  & ((!\R_W_IO~0 ) # (!\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ))))

	.dataa(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datac(\R_W_IO~0 ),
	.datad(\u_datapath|u_datapath_output|DATA[0]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~4 .lut_mask = 16'h2A00;
defparam \u_datapath|u_datapath_output|DATA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N10
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12feeder (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12feeder_combout  = \int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12feeder .lut_mask = 16'hFF00;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y11_N11
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12 ));

// Location: LCCOMB_X10_Y7_N20
cycloneii_lcell_comb \u_registers|u_registers_istr|always0~0 (
// Equation(s):
// \u_registers|u_registers_istr|always0~0_combout  = ((\ADDR~combout [4] & (\u_registers|u_addr_decoder|h_0C~0_combout  & !\ADDR~combout [2]))) # (!\_RST~combout )

	.dataa(\ADDR~combout [4]),
	.datab(\_RST~combout ),
	.datac(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datad(\ADDR~combout [2]),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|always0~0 .lut_mask = 16'h33B3;
defparam \u_registers|u_registers_istr|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \u_registers|u_registers_istr|always0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_registers|u_registers_istr|always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_registers|u_registers_istr|always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \u_registers|u_registers_istr|always0~0clkctrl .clock_type = "global clock";
defparam \u_registers|u_registers_istr|always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneii_lcell_comb \u_registers|u_addr_decoder|ISTR_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ISTR_RD_~0_combout  = (\R_W_IO~0  & (\u_registers|u_addr_decoder|h_0C~0_combout  & (\ADDR~combout [2] & \ADDR~combout [4])))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .lut_mask = 16'h8000;
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N3
cycloneii_lcell_ff \u_registers|u_registers_istr|FE (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|FIFOEMPTY~_Duplicate_12 ),
	.aclr(\u_registers|u_registers_istr|always0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|FE~regout ));

// Location: LCCOMB_X7_Y11_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~0_combout  = (\R_W_IO~0  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout  & (!\u_SCSI_SM|S2CPU_o~regout  & !\u_CPU_SM|F2CPUL~regout )))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~0 .lut_mask = 16'h0008;
defparam \u_datapath|u_datapath_output|DATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N0
cycloneii_lcell_comb \u_registers|u_addr_decoder|SSPBDAT_WR~0 (
// Equation(s):
// \u_registers|u_addr_decoder|SSPBDAT_WR~0_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout  & !\R_W_IO~0 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|SSPBDAT_WR~0 .lut_mask = 16'h00F0;
defparam \u_registers|u_addr_decoder|SSPBDAT_WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N31
cycloneii_lcell_ff \u_registers|SSPBDAT[0] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[0]~0 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [0]));

// Location: LCCOMB_X4_Y11_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~1 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~1_combout  = (\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [0])

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~1 .lut_mask = 16'hC0C0;
defparam \u_datapath|u_datapath_output|DATA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~5 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~5_combout  = (\u_datapath|u_datapath_output|DATA[0]~2_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~1_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~4_combout  & !\u_registers|u_registers_istr|FE~regout )))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~2_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~4_combout ),
	.datac(\u_registers|u_registers_istr|FE~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~5 .lut_mask = 16'hFFAE;
defparam \u_datapath|u_datapath_output|DATA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneii_lcell_comb \DATA_IO~64 (
// Equation(s):
// \DATA_IO~64_combout  = (\u_CPU_SM|BGACK~regout ) # ((!\u_registers|u_addr_decoder|h_0C~combout  & \R_W_IO~0 ))

	.dataa(\u_registers|u_addr_decoder|h_0C~combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|BGACK~regout ),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\DATA_IO~64_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IO~64 .lut_mask = 16'hF5F0;
defparam \DATA_IO~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N2
cycloneii_lcell_comb \u_registers|u_addr_decoder|CONTR_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|CONTR_RD_~0_combout  = (!\ADDR~combout [2] & (\u_registers|u_addr_decoder|FLUSH_~0_combout  & (\ADDR~combout [3] & !\ADDR~combout [4])))

	.dataa(\ADDR~combout [2]),
	.datab(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.datac(\ADDR~combout [3]),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CONTR_RD_~0 .lut_mask = 16'h0040;
defparam \u_registers|u_addr_decoder|CONTR_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~9 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~9_combout  = (\R_W_IO~0  & (!\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout  & (\u_registers|u_addr_decoder|CONTR_RD_~0_combout  & \u_datapath|u_datapath_output|DATA[0]~3_combout )))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datac(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datad(\u_datapath|u_datapath_output|DATA[0]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~9 .lut_mask = 16'h2000;
defparam \u_datapath|u_datapath_output|DATA[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N14
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2feeder (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2feeder_combout  = \int_fifo|u_full_empty_ctr|FIFOFULL~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2feeder .lut_mask = 16'hFF00;
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y11_N15
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_registers|u_registers_cntr|CNTR_O [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2 ));

// Location: LCFF_X4_Y11_N21
cycloneii_lcell_ff \u_registers|u_registers_istr|FF (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|FIFOFULL~_Duplicate_2 ),
	.aclr(\u_registers|u_registers_istr|always0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|FF~regout ));

// Location: LCCOMB_X4_Y11_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~6 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~6_combout  = (\u_registers|u_registers_istr|FF~regout  & (\u_datapath|u_datapath_output|DATA[0]~4_combout  & ((!\u_registers|u_addr_decoder|CONTR_RD_~0_combout ) # (!\R_W_IO~0 ))))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datac(\u_registers|u_registers_istr|FF~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[0]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~6 .lut_mask = 16'h7000;
defparam \u_datapath|u_datapath_output|DATA[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N13
cycloneii_lcell_ff \u_registers|SSPBDAT[1] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[1]~1 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [1]));

// Location: LCCOMB_X8_Y9_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[1]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[1]~feeder_combout  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[1]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N31
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [1]));

// Location: LCFF_X8_Y11_N13
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[1]~1 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]));

// Location: LCCOMB_X8_Y11_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~7 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~7_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [1])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [1]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~7 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~8 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~8_combout  = (\u_datapath|u_datapath_output|DATA[1]~7_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [1]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [1]),
	.datad(\u_datapath|u_datapath_output|DATA[1]~7_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~8 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~10 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~10_combout  = (\u_datapath|u_datapath_output|DATA[1]~6_combout ) # ((\u_datapath|u_datapath_output|DATA[1]~8_combout ) # ((\u_registers|u_registers_cntr|CNTR_O [1] & \u_datapath|u_datapath_output|DATA[1]~9_combout )))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\u_datapath|u_datapath_output|DATA[1]~9_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[1]~6_combout ),
	.datad(\u_datapath|u_datapath_output|DATA[1]~8_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~10 .lut_mask = 16'hFFF8;
defparam \u_datapath|u_datapath_output|DATA[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [2]));

// Location: LCFF_X9_Y11_N27
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[2]~2 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]));

// Location: LCCOMB_X9_Y11_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~12 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~12_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [2])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [2]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~12 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N17
cycloneii_lcell_ff \u_registers|SSPBDAT[2] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[2]~2 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [2]));

// Location: LCCOMB_X9_Y11_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~11 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~11_combout  = (\u_registers|SSPBDAT [2] & \u_datapath|u_datapath_output|DATA[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_registers|SSPBDAT [2]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~11 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_output|DATA[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[2]~0 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[2]~0_combout  = (\u_registers|u_addr_decoder|CONTR_RD_~0_combout  & ((\R_W_IO~0  & ((\u_registers|u_registers_cntr|CNTR_O [2]))) # (!\R_W_IO~0  & (\DATA_IO[2]~2 )))) # (!\u_registers|u_addr_decoder|CONTR_RD_~0_combout  
// & (((\u_registers|u_registers_cntr|CNTR_O [2]))))

	.dataa(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datab(\DATA_IO[2]~2 ),
	.datac(\R_W_IO~0 ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [2]),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[2]~0 .lut_mask = 16'hFD08;
defparam \u_registers|u_registers_cntr|CNTR_O[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N3
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[2] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_cntr|CNTR_O[2]~0_combout ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [2]));

// Location: LCCOMB_X9_Y11_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~13 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~13_combout  = (\u_datapath|u_datapath_output|DATA[2]~12_combout ) # ((\u_datapath|u_datapath_output|DATA[2]~11_combout ) # ((\u_datapath|u_datapath_output|DATA[1]~9_combout  & \u_registers|u_registers_cntr|CNTR_O 
// [2])))

	.dataa(\u_datapath|u_datapath_output|DATA[1]~9_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[2]~12_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[2]~11_combout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~13 .lut_mask = 16'hFEFC;
defparam \u_datapath|u_datapath_output|DATA[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N13
cycloneii_lcell_ff \u_registers|SSPBDAT[3] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[3]~3 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [3]));

// Location: LCCOMB_X10_Y8_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[3]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[3]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y8_N9
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [3]));

// Location: LCFF_X9_Y11_N19
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[3]~3 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]));

// Location: LCCOMB_X9_Y11_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[3]~14 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[3]~14_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [3])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [3]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[3]~14 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[3]~15 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[3]~15_combout  = (\u_datapath|u_datapath_output|DATA[3]~14_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [3]))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datab(vcc),
	.datac(\u_registers|SSPBDAT [3]),
	.datad(\u_datapath|u_datapath_output|DATA[3]~14_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[3]~15 .lut_mask = 16'hFFA0;
defparam \u_datapath|u_datapath_output|DATA[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N17
cycloneii_lcell_ff \u_registers|SSPBDAT[4] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[4]~4 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [4]));

// Location: LCCOMB_X7_Y9_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[4]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[4]~feeder_combout  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[4]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N11
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [4]));

// Location: LCCOMB_X7_Y11_N2
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder_combout  = \PD_PORT[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PD_PORT[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N3
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]));

// Location: LCCOMB_X7_Y11_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~17 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~17_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [4])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [4]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~17 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~18 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~18_combout  = (\u_datapath|u_datapath_output|DATA[4]~17_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [4]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [4]),
	.datad(\u_datapath|u_datapath_output|DATA[4]~17_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~18 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INTA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INTA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INTA));
// synopsys translate_off
defparam \INTA~I .input_async_reset = "none";
defparam \INTA~I .input_power_up = "low";
defparam \INTA~I .input_register_mode = "none";
defparam \INTA~I .input_sync_reset = "none";
defparam \INTA~I .oe_async_reset = "none";
defparam \INTA~I .oe_power_up = "low";
defparam \INTA~I .oe_register_mode = "none";
defparam \INTA~I .oe_sync_reset = "none";
defparam \INTA~I .operation_mode = "input";
defparam \INTA~I .output_async_reset = "none";
defparam \INTA~I .output_power_up = "low";
defparam \INTA~I .output_register_mode = "none";
defparam \INTA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneii_lcell_comb \u_registers|u_registers_istr|INT_O_~0 (
// Equation(s):
// \u_registers|u_registers_istr|INT_O_~0_combout  = (!\u_registers|u_registers_cntr|CNTR_O [2]) # (!\INTA~combout )

	.dataa(vcc),
	.datab(\INTA~combout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_O_~0 .lut_mask = 16'h3F3F;
defparam \u_registers|u_registers_istr|INT_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N8
cycloneii_lcell_comb \u_registers|u_registers_istr|INT_P~0 (
// Equation(s):
// \u_registers|u_registers_istr|INT_P~0_combout  = !\u_registers|u_registers_istr|INT_O_~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_registers|u_registers_istr|INT_O_~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT_P~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_P~0 .lut_mask = 16'h0F0F;
defparam \u_registers|u_registers_istr|INT_P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N5
cycloneii_lcell_ff \u_registers|u_registers_istr|INT_P (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_istr|INT_P~0_combout ),
	.aclr(\u_registers|u_registers_istr|always0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|INT_P~regout ));

// Location: LCCOMB_X4_Y11_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~16 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~16_combout  = (\u_registers|u_registers_istr|INT_P~regout  & (\u_datapath|u_datapath_output|DATA[0]~4_combout  & ((!\u_registers|u_addr_decoder|CONTR_RD_~0_combout ) # (!\R_W_IO~0 ))))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datac(\u_registers|u_registers_istr|INT_P~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[0]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~16 .lut_mask = 16'h7000;
defparam \u_datapath|u_datapath_output|DATA[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y4_N28
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[4]~1 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[4]~1_combout  = (\u_registers|u_addr_decoder|CONTR_RD_~0_combout  & ((\R_W_IO~0  & ((\u_registers|u_registers_cntr|CNTR_O [4]))) # (!\R_W_IO~0  & (\DATA_IO[4]~4 )))) # (!\u_registers|u_addr_decoder|CONTR_RD_~0_combout  
// & (((\u_registers|u_registers_cntr|CNTR_O [4]))))

	.dataa(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datab(\DATA_IO[4]~4 ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [4]),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[4]~1 .lut_mask = 16'hF0D8;
defparam \u_registers|u_registers_cntr|CNTR_O[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y4_N29
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[4] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[4]~1_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [4]));

// Location: LCCOMB_X4_Y11_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~19 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~19_combout  = (\u_datapath|u_datapath_output|DATA[4]~18_combout ) # ((\u_datapath|u_datapath_output|DATA[4]~16_combout ) # ((\u_datapath|u_datapath_output|DATA[1]~9_combout  & \u_registers|u_registers_cntr|CNTR_O 
// [4])))

	.dataa(\u_datapath|u_datapath_output|DATA[4]~18_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[1]~9_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[4]~16_combout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~19 .lut_mask = 16'hFEFA;
defparam \u_datapath|u_datapath_output|DATA[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N13
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[5] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [5]));

// Location: LCCOMB_X7_Y9_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout  = \PD_PORT[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PD_PORT[5]~5 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N27
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]));

// Location: LCCOMB_X7_Y9_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[5]~21 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~21_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [5])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [5]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~21 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N7
cycloneii_lcell_ff \u_registers|SSPBDAT[5] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[5]~5 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [5]));

// Location: LCFF_X4_Y11_N27
cycloneii_lcell_ff \u_registers|u_registers_istr|INT_F (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INTA~combout ),
	.aclr(\u_registers|u_registers_istr|always0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|INT_F~regout ));

// Location: LCCOMB_X4_Y11_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[5]~20 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~20_combout  = (\u_registers|u_registers_istr|INT_F~regout  & \u_datapath|u_datapath_output|DATA[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_registers|u_registers_istr|INT_F~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[0]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~20 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_output|DATA[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[5]~22 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~22_combout  = (\u_datapath|u_datapath_output|DATA[5]~21_combout ) # ((\u_datapath|u_datapath_output|DATA[5]~20_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [5])))

	.dataa(\u_datapath|u_datapath_output|DATA[5]~21_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [5]),
	.datad(\u_datapath|u_datapath_output|DATA[5]~20_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~22 .lut_mask = 16'hFFEA;
defparam \u_datapath|u_datapath_output|DATA[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N11
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[6]~6 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]));

// Location: LCCOMB_X7_Y11_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[6]~23 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~23_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_output|LD_LATCH [6] & (\u_CPU_SM|F2CPUL~regout )))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [6]),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~23 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N19
cycloneii_lcell_ff \u_registers|SSPBDAT[6] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[6]~6 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [6]));

// Location: LCCOMB_X4_Y11_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[6]~24 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~24_combout  = (\u_datapath|u_datapath_output|DATA[6]~23_combout ) # ((\u_datapath|u_datapath_output|DATA[5]~20_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [6])))

	.dataa(\u_datapath|u_datapath_output|DATA[6]~23_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [6]),
	.datad(\u_datapath|u_datapath_output|DATA[5]~20_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~24 .lut_mask = 16'hFFEA;
defparam \u_datapath|u_datapath_output|DATA[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N31
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PD_PORT[7]~7 ),
	.aclr(!\u_SCSI_SM|S2CPU_o~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]));

// Location: LCCOMB_X7_Y11_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[7]~25 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[7]~25_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_output|LD_LATCH [7] & (\u_CPU_SM|F2CPUL~regout )))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [7]),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_CPU_SM|F2CPUL~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[7]~25 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N29
cycloneii_lcell_ff \u_registers|SSPBDAT[7] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[7]~7 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [7]));

// Location: LCCOMB_X4_Y11_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[7]~26 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[7]~26_combout  = (\u_datapath|u_datapath_output|DATA[7]~25_combout ) # ((\u_datapath|u_datapath_output|DATA[5]~20_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [7])))

	.dataa(\u_datapath|u_datapath_output|DATA[7]~25_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [7]),
	.datad(\u_datapath|u_datapath_output|DATA[5]~20_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[7]~26 .lut_mask = 16'hFFEA;
defparam \u_datapath|u_datapath_output|DATA[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N15
cycloneii_lcell_ff \u_registers|SSPBDAT[8] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[8]~8 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [8]));

// Location: LCFF_X12_Y11_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[8] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [8]));

// Location: LCCOMB_X12_Y11_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[8]~28 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~28_combout  = (\u_datapath|u_datapath_output|DATA[0]~27_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [8]) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [8])))) # 
// (!\u_datapath|u_datapath_output|DATA[0]~27_combout  & (\u_datapath|u_datapath_output|DATA[0]~0_combout  & (\u_registers|SSPBDAT [8])))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [8]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [8]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~28 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[8]~29 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~29_combout  = (\u_datapath|u_datapath_output|DATA[8]~28_combout ) # ((\u_datapath|u_datapath_output|DATA[1]~9_combout  & \u_registers|u_registers_cntr|CNTR_O [8]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[1]~9_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[8]~28_combout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [8]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~29 .lut_mask = 16'hFCF0;
defparam \u_datapath|u_datapath_output|DATA[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[9]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9 

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[9]~feeder .lut_mask = 16'hF0F0;
defparam \u_datapath|u_datapath_output|LD_LATCH[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[9] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [9]));

// Location: LCCOMB_X9_Y11_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~27 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~27_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & \u_CPU_SM|F2CPUL~regout )

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~27 .lut_mask = 16'h5500;
defparam \u_datapath|u_datapath_output|DATA[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N25
cycloneii_lcell_ff \u_registers|SSPBDAT[9] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[9]~9 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [9]));

// Location: LCCOMB_X9_Y11_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[9]~30 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[9]~30_combout  = (\u_datapath|u_datapath_output|LD_LATCH [9] & ((\u_datapath|u_datapath_output|DATA[0]~27_combout ) # ((\u_registers|SSPBDAT [9] & \u_datapath|u_datapath_output|DATA[0]~0_combout )))) # 
// (!\u_datapath|u_datapath_output|LD_LATCH [9] & (((\u_registers|SSPBDAT [9] & \u_datapath|u_datapath_output|DATA[0]~0_combout ))))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [9]),
	.datab(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.datac(\u_registers|SSPBDAT [9]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[9]~30 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N23
cycloneii_lcell_ff \u_registers|SSPBDAT[10] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[10]~10 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [10]));

// Location: LCFF_X10_Y9_N25
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[10] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [10]));

// Location: LCCOMB_X14_Y12_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[10]~31 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[10]~31_combout  = (\u_datapath|u_datapath_output|DATA[0]~0_combout  & ((\u_registers|SSPBDAT [10]) # ((\u_datapath|u_datapath_output|DATA[0]~27_combout  & \u_datapath|u_datapath_output|LD_LATCH [10])))) # 
// (!\u_datapath|u_datapath_output|DATA[0]~0_combout  & (\u_datapath|u_datapath_output|DATA[0]~27_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [10]))))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.datac(\u_registers|SSPBDAT [10]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [10]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[10]~31 .lut_mask = 16'hECA0;
defparam \u_datapath|u_datapath_output|DATA[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N13
cycloneii_lcell_ff \u_registers|SSPBDAT[11] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[11]~11 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [11]));

// Location: LCFF_X7_Y9_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[11] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a11 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [11]));

// Location: LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[11]~32 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[11]~32_combout  = (\u_datapath|u_datapath_output|DATA[0]~27_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [11]) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [11])))) # 
// (!\u_datapath|u_datapath_output|DATA[0]~27_combout  & (\u_datapath|u_datapath_output|DATA[0]~0_combout  & (\u_registers|SSPBDAT [11])))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [11]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [11]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[11]~32 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[12]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[12]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N7
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[12] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [12]));

// Location: LCFF_X12_Y11_N11
cycloneii_lcell_ff \u_registers|SSPBDAT[12] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[12]~12 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [12]));

// Location: LCCOMB_X12_Y11_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[12]~33 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[12]~33_combout  = (\u_datapath|u_datapath_output|LD_LATCH [12] & ((\u_datapath|u_datapath_output|DATA[0]~27_combout ) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [12])))) # 
// (!\u_datapath|u_datapath_output|LD_LATCH [12] & (\u_datapath|u_datapath_output|DATA[0]~0_combout  & (\u_registers|SSPBDAT [12])))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [12]),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [12]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[12]~33 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N3
cycloneii_lcell_ff \u_registers|SSPBDAT[13] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[13]~13 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [13]));

// Location: LCFF_X10_Y9_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[13] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a13 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [13]));

// Location: LCCOMB_X19_Y12_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[13]~34 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[13]~34_combout  = (\u_datapath|u_datapath_output|DATA[0]~27_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [13]) # ((\u_datapath|u_datapath_output|DATA[0]~0_combout  & \u_registers|SSPBDAT [13])))) # 
// (!\u_datapath|u_datapath_output|DATA[0]~27_combout  & (\u_datapath|u_datapath_output|DATA[0]~0_combout  & (\u_registers|SSPBDAT [13])))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datac(\u_registers|SSPBDAT [13]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [13]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[13]~34 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N11
cycloneii_lcell_ff \u_registers|SSPBDAT[14] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[14]~14 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [14]));

// Location: LCFF_X10_Y9_N11
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[14] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [14]));

// Location: LCCOMB_X14_Y12_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[14]~35 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[14]~35_combout  = (\u_datapath|u_datapath_output|DATA[0]~0_combout  & ((\u_registers|SSPBDAT [14]) # ((\u_datapath|u_datapath_output|DATA[0]~27_combout  & \u_datapath|u_datapath_output|LD_LATCH [14])))) # 
// (!\u_datapath|u_datapath_output|DATA[0]~0_combout  & (\u_datapath|u_datapath_output|DATA[0]~27_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [14]))))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.datac(\u_registers|SSPBDAT [14]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [14]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[14]~35 .lut_mask = 16'hECA0;
defparam \u_datapath|u_datapath_output|DATA[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[15]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout  = \int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[15]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N19
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[15] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [15]));

// Location: LCFF_X19_Y12_N11
cycloneii_lcell_ff \u_registers|SSPBDAT[15] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[15]~15 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [15]));

// Location: LCCOMB_X19_Y12_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[15]~36 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[15]~36_combout  = (\u_datapath|u_datapath_output|DATA[0]~27_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [15]) # ((\u_registers|SSPBDAT [15] & \u_datapath|u_datapath_output|DATA[0]~0_combout )))) # 
// (!\u_datapath|u_datapath_output|DATA[0]~27_combout  & (((\u_registers|SSPBDAT [15] & \u_datapath|u_datapath_output|DATA[0]~0_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~27_combout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [15]),
	.datac(\u_registers|SSPBDAT [15]),
	.datad(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[15]~36 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~12_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8 .lut_mask = 16'h0010;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ) # (((!\_STERM~combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2 .lut_mask = 16'hBFBB;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N27
cycloneii_lcell_ff \u_CPU_SM|F2CPUH (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|F2CPUH~regout ));

// Location: LCCOMB_X7_Y11_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[16]~38 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~38_combout  = (\R_W_IO~0  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout  & (!\u_SCSI_SM|S2CPU_o~regout  & !\u_CPU_SM|F2CPUH~regout )))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~38 .lut_mask = 16'h0008;
defparam \u_datapath|u_datapath_output|DATA[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N9
cycloneii_lcell_ff \u_registers|SSPBDAT[16] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[16]~16 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [16]));

// Location: LCCOMB_X13_Y8_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0 .lut_mask = 16'h0110;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout  & (!\_STERM~combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1 .lut_mask = 16'h0C00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0 .lut_mask = 16'hA080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Z~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N1
cycloneii_lcell_ff \u_CPU_SM|BRIDGEOUT (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BRIDGEOUT~regout ));

// Location: LCCOMB_X8_Y9_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~0 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~0_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(vcc),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~0 .lut_mask = 16'hFC30;
defparam \u_datapath|u_datapath_output|UD_LATCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N25
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[0] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [0]));

// Location: LCCOMB_X8_Y11_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[16]~37 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~37_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [0])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [0]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~37 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[16]~39 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~39_combout  = (\u_datapath|u_datapath_output|DATA[16]~37_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [16]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [16]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~37_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~39 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N1
cycloneii_lcell_ff \u_registers|SSPBDAT[17] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[17]~17 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [17]));

// Location: LCCOMB_X7_Y9_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~1 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~1_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1 ))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~1 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_output|UD_LATCH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N31
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [1]));

// Location: LCCOMB_X8_Y11_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[17]~40 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[17]~40_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [1])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [1]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[17]~40 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[17]~41 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[17]~41_combout  = (\u_datapath|u_datapath_output|DATA[17]~40_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [17]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [17]),
	.datad(\u_datapath|u_datapath_output|DATA[17]~40_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[17]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[17]~41 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[17]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N3
cycloneii_lcell_ff \u_registers|SSPBDAT[18] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[18]~18 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [18]));

// Location: LCCOMB_X10_Y9_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~2 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~2_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a2 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(vcc),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~2 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N1
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[2] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [2]));

// Location: LCCOMB_X9_Y11_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[18]~42 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[18]~42_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [2])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [2]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[18]~42 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[18]~43 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[18]~43_combout  = (\u_datapath|u_datapath_output|DATA[18]~42_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [18]))

	.dataa(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datab(vcc),
	.datac(\u_registers|SSPBDAT [18]),
	.datad(\u_datapath|u_datapath_output|DATA[18]~42_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[18]~43 .lut_mask = 16'hFFA0;
defparam \u_datapath|u_datapath_output|DATA[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N13
cycloneii_lcell_ff \u_registers|SSPBDAT[19] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[19]~19 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [19]));

// Location: LCCOMB_X10_Y8_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~3 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~3_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3 ))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~3 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_output|UD_LATCH~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y8_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[3] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [3]));

// Location: LCCOMB_X9_Y11_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[19]~44 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[19]~44_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [3])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [3]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[19]~44 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[19]~45 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[19]~45_combout  = (\u_datapath|u_datapath_output|DATA[19]~44_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [19]))

	.dataa(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datab(vcc),
	.datac(\u_registers|SSPBDAT [19]),
	.datad(\u_datapath|u_datapath_output|DATA[19]~44_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[19]~45 .lut_mask = 16'hFFA0;
defparam \u_datapath|u_datapath_output|DATA[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N9
cycloneii_lcell_ff \u_registers|SSPBDAT[20] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[20]~20 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [20]));

// Location: LCCOMB_X7_Y9_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~4 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~4_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4 ))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~4 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_output|UD_LATCH~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N1
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[4] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [4]));

// Location: LCCOMB_X7_Y11_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[20]~46 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[20]~46_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [4])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [4]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[20]~46 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[20]~47 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[20]~47_combout  = (\u_datapath|u_datapath_output|DATA[20]~46_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [20]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [20]),
	.datad(\u_datapath|u_datapath_output|DATA[20]~46_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[20]~47 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N13
cycloneii_lcell_ff \u_registers|SSPBDAT[21] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[21]~21 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [21]));

// Location: LCCOMB_X7_Y9_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~5 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~5_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a5 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~5 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N5
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[5] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [5]));

// Location: LCCOMB_X7_Y9_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[21]~48 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[21]~48_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [5])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [5]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[21]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[21]~48 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[21]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[21]~49 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[21]~49_combout  = (\u_datapath|u_datapath_output|DATA[21]~48_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [21]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [21]),
	.datad(\u_datapath|u_datapath_output|DATA[21]~48_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[21]~49 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N7
cycloneii_lcell_ff \u_registers|SSPBDAT[22] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[22]~22 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [22]));

// Location: LCCOMB_X7_Y9_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~6 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~6_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a6 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~6 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[6] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [6]));

// Location: LCCOMB_X7_Y11_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[22]~50 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[22]~50_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [6])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [6]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[22]~50 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[22]~51 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[22]~51_combout  = (\u_datapath|u_datapath_output|DATA[22]~50_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [22]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [22]),
	.datad(\u_datapath|u_datapath_output|DATA[22]~50_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[22]~51 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N15
cycloneii_lcell_ff \u_registers|SSPBDAT[23] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[23]~23 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [23]));

// Location: LCCOMB_X10_Y9_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~7 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~7_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a7 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a7 ),
	.datab(vcc),
	.datac(\u_CPU_SM|BRIDGEOUT~regout ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~7 .lut_mask = 16'hAFA0;
defparam \u_datapath|u_datapath_output|UD_LATCH~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N5
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[7] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [7]));

// Location: LCCOMB_X7_Y11_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[23]~52 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[23]~52_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|UD_LATCH [7])))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [7]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[23]~52 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[23]~53 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[23]~53_combout  = (\u_datapath|u_datapath_output|DATA[23]~52_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [23]))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [23]),
	.datad(\u_datapath|u_datapath_output|DATA[23]~52_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[23]~53 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[16]~54 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~54_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & \u_CPU_SM|F2CPUH~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~54 .lut_mask = 16'h0F00;
defparam \u_datapath|u_datapath_output|DATA[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N5
cycloneii_lcell_ff \u_registers|SSPBDAT[24] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[24]~24 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [24]));

// Location: LCCOMB_X10_Y9_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~8 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~8_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a8 ))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(vcc),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~8 .lut_mask = 16'hFC30;
defparam \u_datapath|u_datapath_output|UD_LATCH~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[8] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [8]));

// Location: LCCOMB_X1_Y11_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[24]~55 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[24]~55_combout  = (\u_datapath|u_datapath_output|DATA[16]~54_combout  & ((\u_datapath|u_datapath_output|UD_LATCH [8]) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [24])))) # 
// (!\u_datapath|u_datapath_output|DATA[16]~54_combout  & (\u_datapath|u_datapath_output|DATA[16]~38_combout  & (\u_registers|SSPBDAT [24])))

	.dataa(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [24]),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [8]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[24]~55 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~9 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~9_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(vcc),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~9 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N23
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[9] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [9]));

// Location: LCFF_X1_Y11_N17
cycloneii_lcell_ff \u_registers|SSPBDAT[25] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[25]~25 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [25]));

// Location: LCCOMB_X1_Y11_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[25]~56 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~56_combout  = (\u_datapath|u_datapath_output|UD_LATCH [9] & ((\u_datapath|u_datapath_output|DATA[16]~54_combout ) # ((\u_datapath|u_datapath_output|DATA[16]~38_combout  & \u_registers|SSPBDAT [25])))) # 
// (!\u_datapath|u_datapath_output|UD_LATCH [9] & (\u_datapath|u_datapath_output|DATA[16]~38_combout  & (\u_registers|SSPBDAT [25])))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [9]),
	.datab(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.datac(\u_registers|SSPBDAT [25]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~56 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~10 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~10_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a10 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(vcc),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~10 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[10] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [10]));

// Location: LCFF_X12_Y4_N11
cycloneii_lcell_ff \u_registers|SSPBDAT[26] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[26]~26 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [26]));

// Location: LCCOMB_X12_Y4_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[26]~57 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[26]~57_combout  = (\u_datapath|u_datapath_output|UD_LATCH [10] & ((\u_datapath|u_datapath_output|DATA[16]~54_combout ) # ((\u_registers|SSPBDAT [26] & \u_datapath|u_datapath_output|DATA[16]~38_combout )))) # 
// (!\u_datapath|u_datapath_output|UD_LATCH [10] & (((\u_registers|SSPBDAT [26] & \u_datapath|u_datapath_output|DATA[16]~38_combout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [10]),
	.datab(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.datac(\u_registers|SSPBDAT [26]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[26]~57 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~11 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~11_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a11 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~11 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y8_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[11] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [11]));

// Location: LCFF_X12_Y4_N9
cycloneii_lcell_ff \u_registers|SSPBDAT[27] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[27]~27 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [27]));

// Location: LCCOMB_X12_Y4_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[27]~58 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[27]~58_combout  = (\u_datapath|u_datapath_output|UD_LATCH [11] & ((\u_datapath|u_datapath_output|DATA[16]~54_combout ) # ((\u_registers|SSPBDAT [27] & \u_datapath|u_datapath_output|DATA[16]~38_combout )))) # 
// (!\u_datapath|u_datapath_output|UD_LATCH [11] & (((\u_registers|SSPBDAT [27] & \u_datapath|u_datapath_output|DATA[16]~38_combout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [11]),
	.datab(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.datac(\u_registers|SSPBDAT [27]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[27]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[27]~58 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[27]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~12 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~12_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~12 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|UD_LATCH~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y8_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[12] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [12]));

// Location: LCFF_X12_Y4_N5
cycloneii_lcell_ff \u_registers|SSPBDAT[28] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[28]~28 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [28]));

// Location: LCCOMB_X12_Y4_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[28]~59 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[28]~59_combout  = (\u_datapath|u_datapath_output|UD_LATCH [12] & ((\u_datapath|u_datapath_output|DATA[16]~54_combout ) # ((\u_registers|SSPBDAT [28] & \u_datapath|u_datapath_output|DATA[16]~38_combout )))) # 
// (!\u_datapath|u_datapath_output|UD_LATCH [12] & (((\u_registers|SSPBDAT [28] & \u_datapath|u_datapath_output|DATA[16]~38_combout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [12]),
	.datab(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.datac(\u_registers|SSPBDAT [28]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[28]~59 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~13 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~13_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a13 ))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a29 ),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~13 .lut_mask = 16'hEE44;
defparam \u_datapath|u_datapath_output|UD_LATCH~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N7
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[13] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [13]));

// Location: LCFF_X1_Y5_N13
cycloneii_lcell_ff \u_registers|SSPBDAT[29] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[29]~29 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [29]));

// Location: LCCOMB_X1_Y5_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[29]~60 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[29]~60_combout  = (\u_datapath|u_datapath_output|UD_LATCH [13] & ((\u_datapath|u_datapath_output|DATA[16]~54_combout ) # ((\u_registers|SSPBDAT [29] & \u_datapath|u_datapath_output|DATA[16]~38_combout )))) # 
// (!\u_datapath|u_datapath_output|UD_LATCH [13] & (((\u_registers|SSPBDAT [29] & \u_datapath|u_datapath_output|DATA[16]~38_combout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [13]),
	.datab(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.datac(\u_registers|SSPBDAT [29]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[29]~60 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~14 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~14_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a14 ))) # (!\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~14 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_output|UD_LATCH~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[14] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [14]));

// Location: LCFF_X1_Y5_N29
cycloneii_lcell_ff \u_registers|SSPBDAT[30] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[30]~30 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [30]));

// Location: LCCOMB_X1_Y5_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[30]~61 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[30]~61_combout  = (\u_datapath|u_datapath_output|UD_LATCH [14] & ((\u_datapath|u_datapath_output|DATA[16]~54_combout ) # ((\u_registers|SSPBDAT [30] & \u_datapath|u_datapath_output|DATA[16]~38_combout )))) # 
// (!\u_datapath|u_datapath_output|UD_LATCH [14] & (((\u_registers|SSPBDAT [30] & \u_datapath|u_datapath_output|DATA[16]~38_combout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [14]),
	.datab(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.datac(\u_registers|SSPBDAT [30]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[30]~61 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~15 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~15_combout  = (\u_CPU_SM|BRIDGEOUT~regout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15 )) # (!\u_CPU_SM|BRIDGEOUT~regout  & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(vcc),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~15 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N27
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[15] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk2~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [15]));

// Location: LCFF_X1_Y5_N21
cycloneii_lcell_ff \u_registers|SSPBDAT[31] (
	.clk(!\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA_IO[31]~31 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|SSPBDAT [31]));

// Location: LCCOMB_X1_Y5_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[31]~62 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[31]~62_combout  = (\u_datapath|u_datapath_output|UD_LATCH [15] & ((\u_datapath|u_datapath_output|DATA[16]~54_combout ) # ((\u_registers|SSPBDAT [31] & \u_datapath|u_datapath_output|DATA[16]~38_combout )))) # 
// (!\u_datapath|u_datapath_output|UD_LATCH [15] & (((\u_registers|SSPBDAT [31] & \u_datapath|u_datapath_output|DATA[16]~38_combout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [15]),
	.datab(\u_datapath|u_datapath_output|DATA[16]~54_combout ),
	.datac(\u_registers|SSPBDAT [31]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~38_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[31]~62 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N31
cycloneii_lcell_ff \u_SCSI_SM|F2S_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|F2S_o~regout ));

// Location: LCCOMB_X9_Y9_N14
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  = (!\u_SCSI_SM|CPU2S_o~regout  & (\u_SCSI_SM|F2S_o~regout  & !\int_fifo|u_byte_ptr|PTR [0]))

	.dataa(\u_SCSI_SM|CPU2S_o~regout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(vcc),
	.datad(\int_fifo|u_byte_ptr|PTR [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0 .lut_mask = 16'h0044;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a16 )) # (!\int_fifo|u_byte_ptr|PTR [1] & 
// ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a24 )))))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 .lut_mask = 16'hB080;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4_combout  = (\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4 .lut_mask = 16'hBB88;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout  = (!\u_SCSI_SM|CPU2S_o~regout  & (\u_SCSI_SM|F2S_o~regout  & \int_fifo|u_byte_ptr|PTR [0]))

	.dataa(\u_SCSI_SM|CPU2S_o~regout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(vcc),
	.datad(\int_fifo|u_byte_ptr|PTR [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5 .lut_mask = 16'h4400;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  = (\u_SCSI_SM|CPU2S_o~regout  & !\u_SCSI_SM|F2S_o~regout )

	.dataa(\u_SCSI_SM|CPU2S_o~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|F2S_o~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2 .lut_mask = 16'h0A0A;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  & ((\ADDR~combout [3] & ((\DATA_IO[16]~16 ))) # (!\ADDR~combout [3] & (\DATA_IO[0]~0 ))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA_IO[0]~0 ),
	.datac(\DATA_IO[16]~16 ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 .lut_mask = 16'hE400;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~1_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6 .lut_mask = 16'hFFEA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~regout  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~regout  & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~regout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0 .lut_mask = 16'h0101;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1 .lut_mask = 16'hFEFF;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N29
cycloneii_lcell_ff \u_SCSI_SM|WE_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|WE_o~regout ));

// Location: LCCOMB_X3_Y4_N12
cycloneii_lcell_comb \_IOW~0 (
// Equation(s):
// \_IOW~0_combout  = (\u_SCSI_SM|WE_o~regout ) # (\u_registers|u_registers_cntr|CNTR_O [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|WE_o~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\_IOW~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOW~0 .lut_mask = 16'hFFF0;
defparam \_IOW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  & ((\ADDR~combout [3] & ((\DATA_IO[17]~17 ))) # (!\ADDR~combout [3] & (\DATA_IO[1]~1 ))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA_IO[1]~1 ),
	.datac(\DATA_IO[17]~17 ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8 .lut_mask = 16'hE400;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a17 )) # (!\int_fifo|u_byte_ptr|PTR [1] & 
// ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a25 )))))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 .lut_mask = 16'hB080;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9_combout  = (\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1 ))) # (!\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9 ))

	.dataa(\int_fifo|u_byte_ptr|PTR [1]),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~8_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~7_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~9_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10 .lut_mask = 16'hFEEE;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13_combout  = (\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a2 ))) # (!\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(\int_fifo|u_byte_ptr|PTR [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13 .lut_mask = 16'hCCAA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a18 )) # (!\int_fifo|u_byte_ptr|PTR [1] & 
// ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a26 )))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.datab(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\int_fifo|u_byte_ptr|PTR [1]),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 .lut_mask = 16'h8A80;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  & ((\ADDR~combout [3] & (\DATA_IO[18]~18 )) # (!\ADDR~combout [3] & ((\DATA_IO[2]~2 )))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA_IO[18]~18 ),
	.datac(\DATA_IO[2]~2 ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12 .lut_mask = 16'hD800;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~13_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~11_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~12_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14 .lut_mask = 16'hFEFC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  & ((\ADDR~combout [3] & ((\DATA_IO[19]~19 ))) # (!\ADDR~combout [3] & (\DATA_IO[3]~3 ))))

	.dataa(\DATA_IO[3]~3 ),
	.datab(\ADDR~combout [3]),
	.datac(\DATA_IO[19]~19 ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16 .lut_mask = 16'hE200;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17_combout  = (\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3 ))) # (!\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(\int_fifo|u_byte_ptr|PTR [1]),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17 .lut_mask = 16'hFA50;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a19 )) # (!\int_fifo|u_byte_ptr|PTR [1] & 
// ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a27 )))))

	.dataa(\int_fifo|u_byte_ptr|PTR [1]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 .lut_mask = 16'hC480;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~16_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~17_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~15_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18 .lut_mask = 16'hFFEA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  & ((\ADDR~combout [3] & (\DATA_IO[20]~20 )) # (!\ADDR~combout [3] & ((\DATA_IO[4]~4 )))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA_IO[20]~20 ),
	.datac(\DATA_IO[4]~4 ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20 .lut_mask = 16'hD800;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21_combout  = (\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4 )) # (!\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\int_fifo|u_byte_ptr|PTR [1]),
	.datab(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a12 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21 .lut_mask = 16'hD8D8;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a20 )) # (!\int_fifo|u_byte_ptr|PTR [1] & 
// ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a28 )))))

	.dataa(\int_fifo|u_byte_ptr|PTR [1]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 .lut_mask = 16'hC480;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~20_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~21_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~19_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22 .lut_mask = 16'hFFEA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N14
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25_combout  = (\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a5 )) # (!\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\int_fifo|u_byte_ptr|PTR [1]),
	.datac(vcc),
	.datad(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25 .lut_mask = 16'hBB88;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N20
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a21 ))) # (!\int_fifo|u_byte_ptr|PTR [1] & 
// (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.datad(\int_fifo|u_byte_ptr|PTR [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 .lut_mask = 16'hC0A0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  & ((\ADDR~combout [3] & ((\DATA_IO[21]~21 ))) # (!\ADDR~combout [3] & (\DATA_IO[5]~5 ))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA_IO[5]~5 ),
	.datac(\DATA_IO[21]~21 ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24 .lut_mask = 16'hE400;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~25_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~23_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~24_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26 .lut_mask = 16'hFFF8;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout  & ((\ADDR~combout [3] & (\DATA_IO[22]~22 )) # (!\ADDR~combout [3] & ((\DATA_IO[6]~6 )))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA_IO[22]~22 ),
	.datac(\DATA_IO[6]~6 ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28 .lut_mask = 16'hD800;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout  & ((\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a22 ))) # (!\int_fifo|u_byte_ptr|PTR [1] & 
// (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a30 ))))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~0_combout ),
	.datad(\int_fifo|u_byte_ptr|PTR [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 .lut_mask = 16'hC0A0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N22
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29_combout  = (\int_fifo|u_byte_ptr|PTR [1] & ((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a6 ))) # (!\int_fifo|u_byte_ptr|PTR [1] & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a14 ),
	.datab(vcc),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\int_fifo|u_byte_ptr|PTR [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29 .lut_mask = 16'hF0AA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~28_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~5_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~27_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~29_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30 .lut_mask = 16'hFEFA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33_combout  = (\ADDR~combout [3] & ((\DATA_IO[23]~23 ))) # (!\ADDR~combout [3] & (\DATA_IO[7]~7 ))

	.dataa(\DATA_IO[7]~7 ),
	.datab(\ADDR~combout [3]),
	.datac(\DATA_IO[23]~23 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33 .lut_mask = 16'hE2E2;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout  & (((\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15 ) # (\int_fifo|u_byte_ptr|PTR [1])))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout  & (\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a31  & ((!\int_fifo|u_byte_ptr|PTR [1]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~31_combout ),
	.datab(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\int_fifo|BUFFER_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\int_fifo|u_byte_ptr|PTR [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32 .lut_mask = 16'hAAE4;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N11
cycloneii_lcell_ff \u_SCSI_SM|CPU2S_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CPU2S_o~regout ));

// Location: LCCOMB_X9_Y9_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34_combout  = (\u_SCSI_SM|F2S_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32_combout  & !\u_SCSI_SM|CPU2S_o~regout )))) # (!\u_SCSI_SM|F2S_o~regout  & 
// (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33_combout  & ((\u_SCSI_SM|CPU2S_o~regout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~33_combout ),
	.datab(\u_SCSI_SM|F2S_o~regout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~32_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34 .lut_mask = 16'h22C0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & ((\_STERM~combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~9_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8 .lut_mask = 16'hFBAA;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4 .lut_mask = 16'hAA00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7 .lut_mask = 16'h5450;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout  & !\_STERM~combout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10 .lut_mask = 16'h00C0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout  = (!\DSACK_I_~combout [1] & (\_BERR~combout  & (\DSACK_I_~combout [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout )))

	.dataa(\DSACK_I_~combout [1]),
	.datab(\_BERR~combout ),
	.datac(\DSACK_I_~combout [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11 .lut_mask = 16'hFFEC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y9_N11
cycloneii_lcell_ff \u_CPU_SM|SIZE1 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|SIZE1~regout ));

// Location: LCCOMB_X14_Y5_N16
cycloneii_lcell_comb \_SIZ1~0 (
// Equation(s):
// \_SIZ1~0_combout  = (\u_CPU_SM|SIZE1~regout  & \u_CPU_SM|BGACK~regout )

	.dataa(vcc),
	.datab(\u_CPU_SM|SIZE1~regout ),
	.datac(\u_CPU_SM|BGACK~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\_SIZ1~0_combout ),
	.cout());
// synopsys translate_off
defparam \_SIZ1~0 .lut_mask = 16'hC0C0;
defparam \_SIZ1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneii_lcell_comb \u_registers|u_registers_term|CYCLE_ACTIVE~0 (
// Equation(s):
// \u_registers|u_registers_term|CYCLE_ACTIVE~0_combout  = (!\u_registers|u_addr_decoder|h_0C~combout  & (\u_registers|u_addr_decoder|ADDR_VALID~0_combout  & ((\ADDR~combout [4]) # (!\u_registers|u_addr_decoder|WDREGREQ~0_combout ))))

	.dataa(\u_registers|u_addr_decoder|h_0C~combout ),
	.datab(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.datac(\ADDR~combout [4]),
	.datad(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|CYCLE_ACTIVE~0 .lut_mask = 16'h4044;
defparam \u_registers|u_registers_term|CYCLE_ACTIVE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N2
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[1]~0 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[1]~0_combout  = \u_registers|u_registers_term|TERM_COUNTER [1] $ (((\u_registers|u_registers_term|TERM_COUNTER [0] & \u_registers|u_registers_term|CYCLE_ACTIVE~0_combout )))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datab(vcc),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datad(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~0 .lut_mask = 16'h5AF0;
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y11_N3
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[1] (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER[1]~0_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [1]));

// Location: LCCOMB_X6_Y11_N16
cycloneii_lcell_comb \u_registers|u_registers_term|REG_DSK_~0 (
// Equation(s):
// \u_registers|u_registers_term|REG_DSK_~0_combout  = (\u_registers|u_registers_term|TERM_COUNTER [0] & ((\u_registers|u_registers_term|REG_DSK_~regout ) # (!\u_registers|u_registers_term|TERM_COUNTER [1]))) # (!\u_registers|u_registers_term|TERM_COUNTER 
// [0] & (\u_registers|u_registers_term|REG_DSK_~regout  & !\u_registers|u_registers_term|TERM_COUNTER [1]))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datab(vcc),
	.datac(\u_registers|u_registers_term|REG_DSK_~regout ),
	.datad(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|REG_DSK_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|REG_DSK_~0 .lut_mask = 16'hA0FA;
defparam \u_registers|u_registers_term|REG_DSK_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y11_N17
cycloneii_lcell_ff \u_registers|u_registers_term|REG_DSK_ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u_registers|u_registers_term|REG_DSK_~0_combout ),
	.sdata(gnd),
	.aclr(\_AS_IO~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_registers_term|CYCLE_ACTIVE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|REG_DSK_~regout ));

// Location: LCCOMB_X7_Y10_N12
cycloneii_lcell_comb \DSACK_O~0 (
// Equation(s):
// \DSACK_O~0_combout  = (!\u_registers|u_registers_term|REG_DSK_~regout  & !\u_SCSI_SM|nLS2CPU~regout )

	.dataa(\u_registers|u_registers_term|REG_DSK_~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|nLS2CPU~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DSACK_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSACK_O~0 .lut_mask = 16'h0505;
defparam \DSACK_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7 .lut_mask = 16'h0002;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6 .lut_mask = 16'hFFB3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N3
cycloneii_lcell_ff \u_CPU_SM|BREQ (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~6_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BREQ~regout ));

// Location: LCCOMB_X9_Y9_N22
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ) # ((!\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3 .lut_mask = 16'hEFFF;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N23
cycloneii_lcell_ff \u_SCSI_SM|DACK_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|DACK_o~regout ));

// Location: LCCOMB_X8_Y8_N14
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneii_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~regout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~regout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~regout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N21
cycloneii_lcell_ff \u_SCSI_SM|SCSI_CS_o (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|SCSI_CS_o~regout ));

// Location: LCCOMB_X3_Y4_N6
cycloneii_lcell_comb \_IOR~0 (
// Equation(s):
// \_IOR~0_combout  = (\u_SCSI_SM|RE_o~regout ) # (\u_registers|u_registers_cntr|CNTR_O [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|RE_o~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\_IOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOR~0 .lut_mask = 16'hFFF0;
defparam \_IOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
cycloneii_lcell_comb \_LED_RD~0 (
// Equation(s):
// \_LED_RD~0_combout  = (\u_CPU_SM|BGACK~regout ) # ((!\u_registers|u_addr_decoder|h_0C~combout  & (!\_AS_IO~0  & !\_CS~combout )))

	.dataa(\u_registers|u_addr_decoder|h_0C~combout ),
	.datab(\u_CPU_SM|BGACK~regout ),
	.datac(\_AS_IO~0 ),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\_LED_RD~0_combout ),
	.cout());
// synopsys translate_off
defparam \_LED_RD~0 .lut_mask = 16'hCCCD;
defparam \_LED_RD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneii_lcell_comb \_LED_RD~1 (
// Equation(s):
// \_LED_RD~1_combout  = ((\u_CPU_SM|BGACK~regout  & (!\u_registers|u_registers_cntr|CNTR_O [1])) # (!\u_CPU_SM|BGACK~regout  & ((!\R_W_IO~0 )))) # (!\_LED_RD~0_combout )

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\_LED_RD~0_combout ),
	.datac(\u_CPU_SM|BGACK~regout ),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\_LED_RD~1_combout ),
	.cout());
// synopsys translate_off
defparam \_LED_RD~1 .lut_mask = 16'h737F;
defparam \_LED_RD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneii_lcell_comb \_LED_WR~0 (
// Equation(s):
// \_LED_WR~0_combout  = ((\u_CPU_SM|BGACK~regout  & (\u_registers|u_registers_cntr|CNTR_O [1])) # (!\u_CPU_SM|BGACK~regout  & ((\R_W_IO~0 )))) # (!\_LED_RD~0_combout )

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\_LED_RD~0_combout ),
	.datac(\u_CPU_SM|BGACK~regout ),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\_LED_WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \_LED_WR~0 .lut_mask = 16'hBFB3;
defparam \_LED_WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneii_lcell_comb \DATA_OE_~0 (
// Equation(s):
// \DATA_OE_~0_combout  = (\_BGACK_IO~0  & (((\R_W_IO~0  & \u_registers|u_addr_decoder|h_0C~combout )) # (!\u_registers|u_addr_decoder|ADDR_VALID~0_combout )))

	.dataa(\R_W_IO~0 ),
	.datab(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.datac(\u_registers|u_addr_decoder|h_0C~combout ),
	.datad(\_BGACK_IO~0 ),
	.cin(gnd),
	.combout(\DATA_OE_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OE_~0 .lut_mask = 16'hB300;
defparam \DATA_OE_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneii_lcell_comb \PDATA_OE_~0 (
// Equation(s):
// \PDATA_OE_~0_combout  = (\u_SCSI_SM|SCSI_CS_o~regout ) # (\u_SCSI_SM|DACK_o~regout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|SCSI_CS_o~regout ),
	.datac(\u_SCSI_SM|DACK_o~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PDATA_OE_~0_combout ),
	.cout());
// synopsys translate_off
defparam \PDATA_OE_~0 .lut_mask = 16'hFCFC;
defparam \PDATA_OE_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y2_N6
cycloneii_lcell_comb \DATA_DIR~0 (
// Equation(s):
// \DATA_DIR~0_combout  = \u_CPU_SM|BGACK~regout  $ (\R_W_IO~0 )

	.dataa(\u_CPU_SM|BGACK~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\R_W_IO~0 ),
	.cin(gnd),
	.combout(\DATA_DIR~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_DIR~0 .lut_mask = 16'h55AA;
defparam \DATA_DIR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y2_N7
cycloneii_lcell_ff \DATA_DIR~reg0 (
	.clk(\u_PLL|APLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\DATA_DIR~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATA_DIR~reg0_regout ));

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DS_IO~I (
	.datain(\DS_O_~regout ),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DS_IO));
// synopsys translate_off
defparam \_DS_IO~I .input_async_reset = "none";
defparam \_DS_IO~I .input_power_up = "low";
defparam \_DS_IO~I .input_register_mode = "none";
defparam \_DS_IO~I .input_sync_reset = "none";
defparam \_DS_IO~I .oe_async_reset = "none";
defparam \_DS_IO~I .oe_power_up = "low";
defparam \_DS_IO~I .oe_register_mode = "none";
defparam \_DS_IO~I .oe_sync_reset = "none";
defparam \_DS_IO~I .operation_mode = "bidir";
defparam \_DS_IO~I .output_async_reset = "none";
defparam \_DS_IO~I .output_power_up = "low";
defparam \_DS_IO~I .output_register_mode = "none";
defparam \_DS_IO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[8]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~6_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[8]));
// synopsys translate_off
defparam \PD_PORT[8]~I .input_async_reset = "none";
defparam \PD_PORT[8]~I .input_power_up = "low";
defparam \PD_PORT[8]~I .input_register_mode = "none";
defparam \PD_PORT[8]~I .input_sync_reset = "none";
defparam \PD_PORT[8]~I .oe_async_reset = "none";
defparam \PD_PORT[8]~I .oe_power_up = "low";
defparam \PD_PORT[8]~I .oe_register_mode = "none";
defparam \PD_PORT[8]~I .oe_sync_reset = "none";
defparam \PD_PORT[8]~I .operation_mode = "bidir";
defparam \PD_PORT[8]~I .output_async_reset = "none";
defparam \PD_PORT[8]~I .output_power_up = "low";
defparam \PD_PORT[8]~I .output_register_mode = "none";
defparam \PD_PORT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[9]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~10_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[9]));
// synopsys translate_off
defparam \PD_PORT[9]~I .input_async_reset = "none";
defparam \PD_PORT[9]~I .input_power_up = "low";
defparam \PD_PORT[9]~I .input_register_mode = "none";
defparam \PD_PORT[9]~I .input_sync_reset = "none";
defparam \PD_PORT[9]~I .oe_async_reset = "none";
defparam \PD_PORT[9]~I .oe_power_up = "low";
defparam \PD_PORT[9]~I .oe_register_mode = "none";
defparam \PD_PORT[9]~I .oe_sync_reset = "none";
defparam \PD_PORT[9]~I .operation_mode = "bidir";
defparam \PD_PORT[9]~I .output_async_reset = "none";
defparam \PD_PORT[9]~I .output_power_up = "low";
defparam \PD_PORT[9]~I .output_register_mode = "none";
defparam \PD_PORT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[10]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~14_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[10]));
// synopsys translate_off
defparam \PD_PORT[10]~I .input_async_reset = "none";
defparam \PD_PORT[10]~I .input_power_up = "low";
defparam \PD_PORT[10]~I .input_register_mode = "none";
defparam \PD_PORT[10]~I .input_sync_reset = "none";
defparam \PD_PORT[10]~I .oe_async_reset = "none";
defparam \PD_PORT[10]~I .oe_power_up = "low";
defparam \PD_PORT[10]~I .oe_register_mode = "none";
defparam \PD_PORT[10]~I .oe_sync_reset = "none";
defparam \PD_PORT[10]~I .operation_mode = "bidir";
defparam \PD_PORT[10]~I .output_async_reset = "none";
defparam \PD_PORT[10]~I .output_power_up = "low";
defparam \PD_PORT[10]~I .output_register_mode = "none";
defparam \PD_PORT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[11]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~18_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[11]));
// synopsys translate_off
defparam \PD_PORT[11]~I .input_async_reset = "none";
defparam \PD_PORT[11]~I .input_power_up = "low";
defparam \PD_PORT[11]~I .input_register_mode = "none";
defparam \PD_PORT[11]~I .input_sync_reset = "none";
defparam \PD_PORT[11]~I .oe_async_reset = "none";
defparam \PD_PORT[11]~I .oe_power_up = "low";
defparam \PD_PORT[11]~I .oe_register_mode = "none";
defparam \PD_PORT[11]~I .oe_sync_reset = "none";
defparam \PD_PORT[11]~I .operation_mode = "bidir";
defparam \PD_PORT[11]~I .output_async_reset = "none";
defparam \PD_PORT[11]~I .output_power_up = "low";
defparam \PD_PORT[11]~I .output_register_mode = "none";
defparam \PD_PORT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[12]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~22_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[12]));
// synopsys translate_off
defparam \PD_PORT[12]~I .input_async_reset = "none";
defparam \PD_PORT[12]~I .input_power_up = "low";
defparam \PD_PORT[12]~I .input_register_mode = "none";
defparam \PD_PORT[12]~I .input_sync_reset = "none";
defparam \PD_PORT[12]~I .oe_async_reset = "none";
defparam \PD_PORT[12]~I .oe_power_up = "low";
defparam \PD_PORT[12]~I .oe_register_mode = "none";
defparam \PD_PORT[12]~I .oe_sync_reset = "none";
defparam \PD_PORT[12]~I .operation_mode = "bidir";
defparam \PD_PORT[12]~I .output_async_reset = "none";
defparam \PD_PORT[12]~I .output_power_up = "low";
defparam \PD_PORT[12]~I .output_register_mode = "none";
defparam \PD_PORT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[13]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~26_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[13]));
// synopsys translate_off
defparam \PD_PORT[13]~I .input_async_reset = "none";
defparam \PD_PORT[13]~I .input_power_up = "low";
defparam \PD_PORT[13]~I .input_register_mode = "none";
defparam \PD_PORT[13]~I .input_sync_reset = "none";
defparam \PD_PORT[13]~I .oe_async_reset = "none";
defparam \PD_PORT[13]~I .oe_power_up = "low";
defparam \PD_PORT[13]~I .oe_register_mode = "none";
defparam \PD_PORT[13]~I .oe_sync_reset = "none";
defparam \PD_PORT[13]~I .operation_mode = "bidir";
defparam \PD_PORT[13]~I .output_async_reset = "none";
defparam \PD_PORT[13]~I .output_power_up = "low";
defparam \PD_PORT[13]~I .output_register_mode = "none";
defparam \PD_PORT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[14]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~30_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[14]));
// synopsys translate_off
defparam \PD_PORT[14]~I .input_async_reset = "none";
defparam \PD_PORT[14]~I .input_power_up = "low";
defparam \PD_PORT[14]~I .input_register_mode = "none";
defparam \PD_PORT[14]~I .input_sync_reset = "none";
defparam \PD_PORT[14]~I .oe_async_reset = "none";
defparam \PD_PORT[14]~I .oe_power_up = "low";
defparam \PD_PORT[14]~I .oe_register_mode = "none";
defparam \PD_PORT[14]~I .oe_sync_reset = "none";
defparam \PD_PORT[14]~I .operation_mode = "bidir";
defparam \PD_PORT[14]~I .output_async_reset = "none";
defparam \PD_PORT[14]~I .output_power_up = "low";
defparam \PD_PORT[14]~I .output_register_mode = "none";
defparam \PD_PORT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[15]~I (
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~34_combout ),
	.oe(\_IOW~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[15]));
// synopsys translate_off
defparam \PD_PORT[15]~I .input_async_reset = "none";
defparam \PD_PORT[15]~I .input_power_up = "low";
defparam \PD_PORT[15]~I .input_register_mode = "none";
defparam \PD_PORT[15]~I .input_sync_reset = "none";
defparam \PD_PORT[15]~I .oe_async_reset = "none";
defparam \PD_PORT[15]~I .oe_power_up = "low";
defparam \PD_PORT[15]~I .oe_register_mode = "none";
defparam \PD_PORT[15]~I .oe_sync_reset = "none";
defparam \PD_PORT[15]~I .operation_mode = "bidir";
defparam \PD_PORT[15]~I .output_async_reset = "none";
defparam \PD_PORT[15]~I .output_power_up = "low";
defparam \PD_PORT[15]~I .output_register_mode = "none";
defparam \PD_PORT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INT~I (
	.datain(!\u_registers|u_registers_istr|INT_O_~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INT ));
// synopsys translate_off
defparam \INT~I .input_async_reset = "none";
defparam \INT~I .input_power_up = "low";
defparam \INT~I .input_register_mode = "none";
defparam \INT~I .input_sync_reset = "none";
defparam \INT~I .oe_async_reset = "none";
defparam \INT~I .oe_power_up = "low";
defparam \INT~I .oe_register_mode = "none";
defparam \INT~I .oe_sync_reset = "none";
defparam \INT~I .operation_mode = "output";
defparam \INT~I .output_async_reset = "none";
defparam \INT~I .output_power_up = "low";
defparam \INT~I .output_register_mode = "none";
defparam \INT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_SIZ1~I (
	.datain(\_SIZ1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_SIZ1));
// synopsys translate_off
defparam \_SIZ1~I .input_async_reset = "none";
defparam \_SIZ1~I .input_power_up = "low";
defparam \_SIZ1~I .input_register_mode = "none";
defparam \_SIZ1~I .input_sync_reset = "none";
defparam \_SIZ1~I .oe_async_reset = "none";
defparam \_SIZ1~I .oe_power_up = "low";
defparam \_SIZ1~I .oe_register_mode = "none";
defparam \_SIZ1~I .oe_sync_reset = "none";
defparam \_SIZ1~I .operation_mode = "output";
defparam \_SIZ1~I .output_async_reset = "none";
defparam \_SIZ1~I .output_power_up = "low";
defparam \_SIZ1~I .output_register_mode = "none";
defparam \_SIZ1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DSACK_O[0]~I (
	.datain(!\DSACK_O~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_O[0]));
// synopsys translate_off
defparam \DSACK_O[0]~I .input_async_reset = "none";
defparam \DSACK_O[0]~I .input_power_up = "low";
defparam \DSACK_O[0]~I .input_register_mode = "none";
defparam \DSACK_O[0]~I .input_sync_reset = "none";
defparam \DSACK_O[0]~I .oe_async_reset = "none";
defparam \DSACK_O[0]~I .oe_power_up = "low";
defparam \DSACK_O[0]~I .oe_register_mode = "none";
defparam \DSACK_O[0]~I .oe_sync_reset = "none";
defparam \DSACK_O[0]~I .operation_mode = "output";
defparam \DSACK_O[0]~I .output_async_reset = "none";
defparam \DSACK_O[0]~I .output_power_up = "low";
defparam \DSACK_O[0]~I .output_register_mode = "none";
defparam \DSACK_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DSACK_O[1]~I (
	.datain(!\DSACK_O~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DSACK_O[1]));
// synopsys translate_off
defparam \DSACK_O[1]~I .input_async_reset = "none";
defparam \DSACK_O[1]~I .input_power_up = "low";
defparam \DSACK_O[1]~I .input_register_mode = "none";
defparam \DSACK_O[1]~I .input_sync_reset = "none";
defparam \DSACK_O[1]~I .oe_async_reset = "none";
defparam \DSACK_O[1]~I .oe_power_up = "low";
defparam \DSACK_O[1]~I .oe_register_mode = "none";
defparam \DSACK_O[1]~I .oe_sync_reset = "none";
defparam \DSACK_O[1]~I .operation_mode = "output";
defparam \DSACK_O[1]~I .output_async_reset = "none";
defparam \DSACK_O[1]~I .output_power_up = "low";
defparam \DSACK_O[1]~I .output_register_mode = "none";
defparam \DSACK_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BR~I (
	.datain(\u_CPU_SM|BREQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BR));
// synopsys translate_off
defparam \BR~I .input_async_reset = "none";
defparam \BR~I .input_power_up = "low";
defparam \BR~I .input_register_mode = "none";
defparam \BR~I .input_sync_reset = "none";
defparam \BR~I .oe_async_reset = "none";
defparam \BR~I .oe_power_up = "low";
defparam \BR~I .oe_register_mode = "none";
defparam \BR~I .oe_sync_reset = "none";
defparam \BR~I .operation_mode = "output";
defparam \BR~I .output_async_reset = "none";
defparam \BR~I .output_power_up = "low";
defparam \BR~I .output_register_mode = "none";
defparam \BR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DMAEN~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DMAEN));
// synopsys translate_off
defparam \_DMAEN~I .input_async_reset = "none";
defparam \_DMAEN~I .input_power_up = "low";
defparam \_DMAEN~I .input_register_mode = "none";
defparam \_DMAEN~I .input_sync_reset = "none";
defparam \_DMAEN~I .oe_async_reset = "none";
defparam \_DMAEN~I .oe_power_up = "low";
defparam \_DMAEN~I .oe_register_mode = "none";
defparam \_DMAEN~I .oe_sync_reset = "none";
defparam \_DMAEN~I .operation_mode = "output";
defparam \_DMAEN~I .output_async_reset = "none";
defparam \_DMAEN~I .output_power_up = "low";
defparam \_DMAEN~I .output_register_mode = "none";
defparam \_DMAEN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DACK~I (
	.datain(!\u_SCSI_SM|DACK_o~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DACK));
// synopsys translate_off
defparam \_DACK~I .input_async_reset = "none";
defparam \_DACK~I .input_power_up = "low";
defparam \_DACK~I .input_register_mode = "none";
defparam \_DACK~I .input_sync_reset = "none";
defparam \_DACK~I .oe_async_reset = "none";
defparam \_DACK~I .oe_power_up = "low";
defparam \_DACK~I .oe_register_mode = "none";
defparam \_DACK~I .oe_sync_reset = "none";
defparam \_DACK~I .operation_mode = "output";
defparam \_DACK~I .output_async_reset = "none";
defparam \_DACK~I .output_power_up = "low";
defparam \_DACK~I .output_register_mode = "none";
defparam \_DACK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_CSS~I (
	.datain(!\u_SCSI_SM|SCSI_CS_o~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_CSS));
// synopsys translate_off
defparam \_CSS~I .input_async_reset = "none";
defparam \_CSS~I .input_power_up = "low";
defparam \_CSS~I .input_register_mode = "none";
defparam \_CSS~I .input_sync_reset = "none";
defparam \_CSS~I .oe_async_reset = "none";
defparam \_CSS~I .oe_power_up = "low";
defparam \_CSS~I .oe_register_mode = "none";
defparam \_CSS~I .oe_sync_reset = "none";
defparam \_CSS~I .operation_mode = "output";
defparam \_CSS~I .output_async_reset = "none";
defparam \_CSS~I .output_power_up = "low";
defparam \_CSS~I .output_register_mode = "none";
defparam \_CSS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_IOR~I (
	.datain(!\_IOR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_IOR));
// synopsys translate_off
defparam \_IOR~I .input_async_reset = "none";
defparam \_IOR~I .input_power_up = "low";
defparam \_IOR~I .input_register_mode = "none";
defparam \_IOR~I .input_sync_reset = "none";
defparam \_IOR~I .oe_async_reset = "none";
defparam \_IOR~I .oe_power_up = "low";
defparam \_IOR~I .oe_register_mode = "none";
defparam \_IOR~I .oe_sync_reset = "none";
defparam \_IOR~I .operation_mode = "output";
defparam \_IOR~I .output_async_reset = "none";
defparam \_IOR~I .output_power_up = "low";
defparam \_IOR~I .output_register_mode = "none";
defparam \_IOR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_IOW~I (
	.datain(!\_IOW~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_IOW));
// synopsys translate_off
defparam \_IOW~I .input_async_reset = "none";
defparam \_IOW~I .input_power_up = "low";
defparam \_IOW~I .input_register_mode = "none";
defparam \_IOW~I .input_sync_reset = "none";
defparam \_IOW~I .oe_async_reset = "none";
defparam \_IOW~I .oe_power_up = "low";
defparam \_IOW~I .oe_register_mode = "none";
defparam \_IOW~I .oe_sync_reset = "none";
defparam \_IOW~I .operation_mode = "output";
defparam \_IOW~I .output_async_reset = "none";
defparam \_IOW~I .output_power_up = "low";
defparam \_IOW~I .output_register_mode = "none";
defparam \_IOW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_RD~I (
	.datain(\_LED_RD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_RD));
// synopsys translate_off
defparam \_LED_RD~I .input_async_reset = "none";
defparam \_LED_RD~I .input_power_up = "low";
defparam \_LED_RD~I .input_register_mode = "none";
defparam \_LED_RD~I .input_sync_reset = "none";
defparam \_LED_RD~I .oe_async_reset = "none";
defparam \_LED_RD~I .oe_power_up = "low";
defparam \_LED_RD~I .oe_register_mode = "none";
defparam \_LED_RD~I .oe_sync_reset = "none";
defparam \_LED_RD~I .operation_mode = "output";
defparam \_LED_RD~I .output_async_reset = "none";
defparam \_LED_RD~I .output_power_up = "low";
defparam \_LED_RD~I .output_register_mode = "none";
defparam \_LED_RD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_WR~I (
	.datain(\_LED_WR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_WR));
// synopsys translate_off
defparam \_LED_WR~I .input_async_reset = "none";
defparam \_LED_WR~I .input_power_up = "low";
defparam \_LED_WR~I .input_register_mode = "none";
defparam \_LED_WR~I .input_sync_reset = "none";
defparam \_LED_WR~I .oe_async_reset = "none";
defparam \_LED_WR~I .oe_power_up = "low";
defparam \_LED_WR~I .oe_register_mode = "none";
defparam \_LED_WR~I .oe_sync_reset = "none";
defparam \_LED_WR~I .operation_mode = "output";
defparam \_LED_WR~I .output_async_reset = "none";
defparam \_LED_WR~I .output_power_up = "low";
defparam \_LED_WR~I .output_register_mode = "none";
defparam \_LED_WR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_DMA~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_DMA));
// synopsys translate_off
defparam \_LED_DMA~I .input_async_reset = "none";
defparam \_LED_DMA~I .input_power_up = "low";
defparam \_LED_DMA~I .input_register_mode = "none";
defparam \_LED_DMA~I .input_sync_reset = "none";
defparam \_LED_DMA~I .oe_async_reset = "none";
defparam \_LED_DMA~I .oe_power_up = "low";
defparam \_LED_DMA~I .oe_register_mode = "none";
defparam \_LED_DMA~I .oe_sync_reset = "none";
defparam \_LED_DMA~I .operation_mode = "output";
defparam \_LED_DMA~I .output_async_reset = "none";
defparam \_LED_DMA~I .output_power_up = "low";
defparam \_LED_DMA~I .output_register_mode = "none";
defparam \_LED_DMA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OWN~I (
	.datain(\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OWN));
// synopsys translate_off
defparam \OWN~I .input_async_reset = "none";
defparam \OWN~I .input_power_up = "low";
defparam \OWN~I .input_register_mode = "none";
defparam \OWN~I .input_sync_reset = "none";
defparam \OWN~I .oe_async_reset = "none";
defparam \OWN~I .oe_power_up = "low";
defparam \OWN~I .oe_register_mode = "none";
defparam \OWN~I .oe_sync_reset = "none";
defparam \OWN~I .operation_mode = "output";
defparam \OWN~I .output_async_reset = "none";
defparam \OWN~I .output_power_up = "low";
defparam \OWN~I .output_register_mode = "none";
defparam \OWN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OE_~I (
	.datain(\DATA_OE_~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OE_));
// synopsys translate_off
defparam \DATA_OE_~I .input_async_reset = "none";
defparam \DATA_OE_~I .input_power_up = "low";
defparam \DATA_OE_~I .input_register_mode = "none";
defparam \DATA_OE_~I .input_sync_reset = "none";
defparam \DATA_OE_~I .oe_async_reset = "none";
defparam \DATA_OE_~I .oe_power_up = "low";
defparam \DATA_OE_~I .oe_register_mode = "none";
defparam \DATA_OE_~I .oe_sync_reset = "none";
defparam \DATA_OE_~I .operation_mode = "output";
defparam \DATA_OE_~I .output_async_reset = "none";
defparam \DATA_OE_~I .output_power_up = "low";
defparam \DATA_OE_~I .output_register_mode = "none";
defparam \DATA_OE_~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PDATA_OE_~I (
	.datain(!\PDATA_OE_~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PDATA_OE_));
// synopsys translate_off
defparam \PDATA_OE_~I .input_async_reset = "none";
defparam \PDATA_OE_~I .input_power_up = "low";
defparam \PDATA_OE_~I .input_register_mode = "none";
defparam \PDATA_OE_~I .input_sync_reset = "none";
defparam \PDATA_OE_~I .oe_async_reset = "none";
defparam \PDATA_OE_~I .oe_power_up = "low";
defparam \PDATA_OE_~I .oe_register_mode = "none";
defparam \PDATA_OE_~I .oe_sync_reset = "none";
defparam \PDATA_OE_~I .operation_mode = "output";
defparam \PDATA_OE_~I .output_async_reset = "none";
defparam \PDATA_OE_~I .output_power_up = "low";
defparam \PDATA_OE_~I .output_register_mode = "none";
defparam \PDATA_OE_~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_DIR~I (
	.datain(\DATA_DIR~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_DIR));
// synopsys translate_off
defparam \DATA_DIR~I .input_async_reset = "none";
defparam \DATA_DIR~I .input_power_up = "low";
defparam \DATA_DIR~I .input_register_mode = "none";
defparam \DATA_DIR~I .input_sync_reset = "none";
defparam \DATA_DIR~I .oe_async_reset = "none";
defparam \DATA_DIR~I .oe_power_up = "low";
defparam \DATA_DIR~I .oe_register_mode = "none";
defparam \DATA_DIR~I .oe_sync_reset = "none";
defparam \DATA_DIR~I .operation_mode = "output";
defparam \DATA_DIR~I .output_async_reset = "none";
defparam \DATA_DIR~I .output_power_up = "low";
defparam \DATA_DIR~I .output_register_mode = "none";
defparam \DATA_DIR~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
