// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "04/12/2016 19:52:21"

// 
// Device: Altera EP2S15F484C3 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Calculadora (
	reset,
	clock,
	a,
	b,
	Operacion,
	igual,
	respuesta);
input 	reset;
input 	clock;
input 	[7:0] a;
input 	[7:0] b;
input 	[1:0] Operacion;
input 	igual;
output 	[14:0] respuesta;

// Design Ports Information
// respuesta[0]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[1]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// respuesta[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// respuesta[3]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[4]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// respuesta[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// respuesta[6]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// respuesta[7]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[8]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[9]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[10]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[11]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// respuesta[12]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// respuesta[14]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[0]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[0]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[1]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[1]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[2]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[2]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[3]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[3]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[4]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[5]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[5]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[6]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[7]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[7]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Operacion[0]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Operacion[1]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// igual	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Calculadora_v_fast.sdo");
// synopsys translate_on

wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT15 ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~0 ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~1 ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \contador|temp~1_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \contador|temp~2_combout ;
wire \contador|temp~3_combout ;
wire \contador|temp~0_combout ;
wire \contador|Mux3~0_combout ;
wire \contador|Mux2~0_combout ;
wire \contador|T0~combout ;
wire \igual~combout ;
wire \maquina_estados|estado~0_combout ;
wire \maquina_estados|estado~3_combout ;
wire \maquina_estados|estado~1_combout ;
wire \maquina_estados|estado~2_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~dataout ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT1 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT2 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT3 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT4 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT5 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT6 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT7 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT8 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT9 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT10 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT11 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT12 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT13 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT14 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT15 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~2 ;
wire \multiplicacion|Mult0|auto_generated|mac_mult2~3 ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~dataout ;
wire \resta|r[0]~1_sumout ;
wire \suma|Add0~1_sumout ;
wire \salir|salida[0]~0_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT1 ;
wire \resta|r[0]~2 ;
wire \resta|r[0]~3 ;
wire \resta|r[1]~5_sumout ;
wire \suma|Add0~2 ;
wire \suma|Add0~5_sumout ;
wire \salir|salida[1]~1_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT2 ;
wire \suma|Add0~6 ;
wire \suma|Add0~9_sumout ;
wire \resta|r[1]~6 ;
wire \resta|r[1]~7 ;
wire \resta|r[2]~9_sumout ;
wire \salir|salida[2]~2_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT3 ;
wire \resta|r[2]~10 ;
wire \resta|r[2]~11 ;
wire \resta|r[3]~13_sumout ;
wire \suma|Add0~10 ;
wire \suma|Add0~13_sumout ;
wire \salir|salida[3]~3_combout ;
wire \resta|r[3]~14 ;
wire \resta|r[3]~15 ;
wire \resta|r[4]~17_sumout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT4 ;
wire \suma|Add0~14 ;
wire \suma|Add0~17_sumout ;
wire \salir|salida[4]~4_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT5 ;
wire \resta|r[4]~18 ;
wire \resta|r[4]~19 ;
wire \resta|r[5]~21_sumout ;
wire \suma|Add0~18 ;
wire \suma|Add0~21_sumout ;
wire \salir|salida[5]~5_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT6 ;
wire \resta|r[5]~22 ;
wire \resta|r[5]~23 ;
wire \resta|r[6]~25_sumout ;
wire \suma|Add0~22 ;
wire \suma|Add0~25_sumout ;
wire \salir|salida[6]~6_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT7 ;
wire \suma|Add0~26 ;
wire \suma|Add0~29_sumout ;
wire \resta|r[6]~26 ;
wire \resta|r[6]~27 ;
wire \resta|r[7]~29_sumout ;
wire \salir|salida[7]~7_combout ;
wire \suma|Add0~30 ;
wire \suma|Add0~33_sumout ;
wire \resta|r[7]~30 ;
wire \resta|r[7]~31 ;
wire \resta|r[8]~33_sumout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT8 ;
wire \salir|salida[8]~8_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT9 ;
wire \salir|salida[9]~9_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT10 ;
wire \salir|salida[10]~10_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT11 ;
wire \salir|salida[11]~11_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT12 ;
wire \salir|salida[12]~12_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT13 ;
wire \salir|salida[13]~13_combout ;
wire \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT14 ;
wire \salir|salida[14]~14_combout ;
wire [0:3] \contador|temp ;
wire [1:0] \Operacion~combout ;
wire [7:0] \a~combout ;
wire [7:0] \b~combout ;
wire [3:0] \maquina_estados|estado ;

wire [17:0] \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus ;
wire [17:0] \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus ;

assign \multiplicacion|Mult0|auto_generated|mac_out1~0  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [0];
assign \multiplicacion|Mult0|auto_generated|mac_out1~1  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [1];
assign \multiplicacion|Mult0|auto_generated|mac_out1~dataout  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [2];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT1  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [3];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT2  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [4];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT3  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [5];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT4  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [6];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT5  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [7];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT6  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [8];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT7  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [9];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT8  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [10];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT9  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [11];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT10  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [12];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT11  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [13];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT12  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [14];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT13  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [15];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT14  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [16];
assign \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT15  = \multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus [17];

assign \multiplicacion|Mult0|auto_generated|mac_mult2~2  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~3  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~dataout  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT1  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT2  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT3  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT4  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT5  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT6  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT7  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT8  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT9  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT10  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT11  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT12  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT13  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT14  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT15  = \multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus [17];

// Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Operacion[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Operacion~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Operacion[0]));
// synopsys translate_off
defparam \Operacion[0]~I .ddio_mode = "none";
defparam \Operacion[0]~I .ddioinclk_input = "negated_inclk";
defparam \Operacion[0]~I .dqs_delay_buffer_mode = "none";
defparam \Operacion[0]~I .dqs_out_mode = "none";
defparam \Operacion[0]~I .inclk_input = "normal";
defparam \Operacion[0]~I .input_async_reset = "none";
defparam \Operacion[0]~I .input_power_up = "low";
defparam \Operacion[0]~I .input_register_mode = "none";
defparam \Operacion[0]~I .input_sync_reset = "none";
defparam \Operacion[0]~I .oe_async_reset = "none";
defparam \Operacion[0]~I .oe_power_up = "low";
defparam \Operacion[0]~I .oe_register_mode = "none";
defparam \Operacion[0]~I .oe_sync_reset = "none";
defparam \Operacion[0]~I .operation_mode = "input";
defparam \Operacion[0]~I .output_async_reset = "none";
defparam \Operacion[0]~I .output_power_up = "low";
defparam \Operacion[0]~I .output_register_mode = "none";
defparam \Operacion[0]~I .output_sync_reset = "none";
defparam \Operacion[0]~I .sim_dqs_delay_increment = 0;
defparam \Operacion[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \Operacion[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \clock~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .ddio_mode = "none";
defparam \clock~I .ddioinclk_input = "negated_inclk";
defparam \clock~I .dqs_delay_buffer_mode = "none";
defparam \clock~I .dqs_out_mode = "none";
defparam \clock~I .inclk_input = "normal";
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
defparam \clock~I .sim_dqs_delay_increment = 0;
defparam \clock~I .sim_dqs_intrinsic_delay = 0;
defparam \clock~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
stratixii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \Operacion[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Operacion~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(Operacion[1]));
// synopsys translate_off
defparam \Operacion[1]~I .ddio_mode = "none";
defparam \Operacion[1]~I .ddioinclk_input = "negated_inclk";
defparam \Operacion[1]~I .dqs_delay_buffer_mode = "none";
defparam \Operacion[1]~I .dqs_out_mode = "none";
defparam \Operacion[1]~I .inclk_input = "normal";
defparam \Operacion[1]~I .input_async_reset = "none";
defparam \Operacion[1]~I .input_power_up = "low";
defparam \Operacion[1]~I .input_register_mode = "none";
defparam \Operacion[1]~I .input_sync_reset = "none";
defparam \Operacion[1]~I .oe_async_reset = "none";
defparam \Operacion[1]~I .oe_power_up = "low";
defparam \Operacion[1]~I .oe_register_mode = "none";
defparam \Operacion[1]~I .oe_sync_reset = "none";
defparam \Operacion[1]~I .operation_mode = "input";
defparam \Operacion[1]~I .output_async_reset = "none";
defparam \Operacion[1]~I .output_power_up = "low";
defparam \Operacion[1]~I .output_register_mode = "none";
defparam \Operacion[1]~I .output_sync_reset = "none";
defparam \Operacion[1]~I .sim_dqs_delay_increment = 0;
defparam \Operacion[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \Operacion[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N18
stratixii_lcell_comb \contador|temp~1 (
// Equation(s):
// \contador|temp~1_combout  = ( !\contador|temp [3] & ( \contador|temp [0] & ( (!\contador|temp [2]) # (\contador|temp [1]) ) ) ) # ( !\contador|temp [3] & ( !\contador|temp [0] ) )

	.dataa(vcc),
	.datab(!\contador|temp [1]),
	.datac(!\contador|temp [2]),
	.datad(vcc),
	.datae(!\contador|temp [3]),
	.dataf(!\contador|temp [0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\contador|temp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \contador|temp~1 .extended_lut = "off";
defparam \contador|temp~1 .lut_mask = 64'hFFFF0000F3F30000;
defparam \contador|temp~1 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \reset~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .ddio_mode = "none";
defparam \reset~I .ddioinclk_input = "negated_inclk";
defparam \reset~I .dqs_delay_buffer_mode = "none";
defparam \reset~I .dqs_out_mode = "none";
defparam \reset~I .inclk_input = "normal";
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
defparam \reset~I .sim_dqs_delay_increment = 0;
defparam \reset~I .sim_dqs_intrinsic_delay = 0;
defparam \reset~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G1
stratixii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: LCFF_X1_Y10_N19
stratixii_lcell_ff \contador|temp[3] (
	.clk(\clock~combout ),
	.datain(\contador|temp~1_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\maquina_estados|estado [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|temp [3]));

// Location: LCCOMB_X1_Y10_N14
stratixii_lcell_comb \contador|temp~2 (
// Equation(s):
// \contador|temp~2_combout  = ( \contador|temp [0] & ( \contador|temp [3] & ( (!\contador|temp [2]) # (\contador|temp [1]) ) ) ) # ( !\contador|temp [0] & ( \contador|temp [3] & ( (\contador|temp [2] & !\contador|temp [1]) ) ) ) # ( \contador|temp [0] & ( 
// !\contador|temp [3] & ( (!\contador|temp [2]) # (\contador|temp [1]) ) ) )

	.dataa(vcc),
	.datab(!\contador|temp [2]),
	.datac(!\contador|temp [1]),
	.datad(vcc),
	.datae(!\contador|temp [0]),
	.dataf(!\contador|temp [3]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\contador|temp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \contador|temp~2 .extended_lut = "off";
defparam \contador|temp~2 .lut_mask = 64'h0000CFCF3030CFCF;
defparam \contador|temp~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X1_Y10_N15
stratixii_lcell_ff \contador|temp[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\contador|temp~2_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\maquina_estados|estado [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|temp [0]));

// Location: LCCOMB_X1_Y10_N24
stratixii_lcell_comb \contador|temp~3 (
// Equation(s):
// \contador|temp~3_combout  = ( !\contador|temp [2] & ( \contador|temp [3] ) ) # ( \contador|temp [2] & ( !\contador|temp [3] & ( (!\contador|temp [0]) # (\contador|temp [1]) ) ) )

	.dataa(vcc),
	.datab(!\contador|temp [1]),
	.datac(vcc),
	.datad(!\contador|temp [0]),
	.datae(!\contador|temp [2]),
	.dataf(!\contador|temp [3]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\contador|temp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \contador|temp~3 .extended_lut = "off";
defparam \contador|temp~3 .lut_mask = 64'h0000FF33FFFF0000;
defparam \contador|temp~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X1_Y10_N25
stratixii_lcell_ff \contador|temp[2] (
	.clk(\clock~combout ),
	.datain(\contador|temp~3_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\maquina_estados|estado [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|temp [2]));

// Location: LCCOMB_X1_Y10_N28
stratixii_lcell_comb \contador|temp~0 (
// Equation(s):
// \contador|temp~0_combout  = ( \contador|temp [1] & ( (!\contador|temp [2]) # (!\contador|temp [3]) ) ) # ( !\contador|temp [1] & ( (\contador|temp [2] & ((\contador|temp [0]) # (\contador|temp [3]))) ) )

	.dataa(vcc),
	.datab(!\contador|temp [2]),
	.datac(!\contador|temp [3]),
	.datad(!\contador|temp [0]),
	.datae(!\contador|temp [1]),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\contador|temp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \contador|temp~0 .extended_lut = "off";
defparam \contador|temp~0 .lut_mask = 64'h0333FCFC0333FCFC;
defparam \contador|temp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X1_Y10_N29
stratixii_lcell_ff \contador|temp[1] (
	.clk(\clock~combout ),
	.datain(\contador|temp~0_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\maquina_estados|estado [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|temp [1]));

// Location: LCCOMB_X2_Y10_N22
stratixii_lcell_comb \contador|Mux3~0 (
// Equation(s):
// \contador|Mux3~0_combout  = ( !\contador|temp [2] & ( !\contador|temp [0] & ( (!\contador|temp [1] & !\contador|temp [3]) ) ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\contador|temp [1]),
	.datad(!\contador|temp [3]),
	.datae(!\contador|temp [2]),
	.dataf(!\contador|temp [0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\contador|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \contador|Mux3~0 .extended_lut = "off";
defparam \contador|Mux3~0 .lut_mask = 64'hF000000000000000;
defparam \contador|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N18
stratixii_lcell_comb \contador|Mux2~0 (
// Equation(s):
// \contador|Mux2~0_combout  = ( \contador|temp [2] & ( \contador|temp [0] & ( (!\contador|temp [1] & !\contador|temp [3]) ) ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\contador|temp [1]),
	.datad(!\contador|temp [3]),
	.datae(!\contador|temp [2]),
	.dataf(!\contador|temp [0]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\contador|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \contador|Mux2~0 .extended_lut = "off";
defparam \contador|Mux2~0 .lut_mask = 64'h000000000000F000;
defparam \contador|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
stratixii_lcell_comb \contador|T0 (
// Equation(s):
// \contador|T0~combout  = ( \contador|Mux3~0_combout  & ( \contador|Mux2~0_combout  & ( \contador|T0~combout  ) ) ) # ( !\contador|Mux3~0_combout  & ( \contador|Mux2~0_combout  ) ) # ( \contador|Mux3~0_combout  & ( !\contador|Mux2~0_combout  & ( 
// \contador|T0~combout  ) ) )

	.dataa(vcc),
	.datab(vcc),
	.datac(!\contador|T0~combout ),
	.datad(vcc),
	.datae(!\contador|Mux3~0_combout ),
	.dataf(!\contador|Mux2~0_combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\contador|T0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \contador|T0 .extended_lut = "off";
defparam \contador|T0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \contador|T0 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \igual~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\igual~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(igual));
// synopsys translate_off
defparam \igual~I .ddio_mode = "none";
defparam \igual~I .ddioinclk_input = "negated_inclk";
defparam \igual~I .dqs_delay_buffer_mode = "none";
defparam \igual~I .dqs_out_mode = "none";
defparam \igual~I .inclk_input = "normal";
defparam \igual~I .input_async_reset = "none";
defparam \igual~I .input_power_up = "low";
defparam \igual~I .input_register_mode = "none";
defparam \igual~I .input_sync_reset = "none";
defparam \igual~I .oe_async_reset = "none";
defparam \igual~I .oe_power_up = "low";
defparam \igual~I .oe_register_mode = "none";
defparam \igual~I .oe_sync_reset = "none";
defparam \igual~I .operation_mode = "input";
defparam \igual~I .output_async_reset = "none";
defparam \igual~I .output_power_up = "low";
defparam \igual~I .output_register_mode = "none";
defparam \igual~I .output_sync_reset = "none";
defparam \igual~I .sim_dqs_delay_increment = 0;
defparam \igual~I .sim_dqs_intrinsic_delay = 0;
defparam \igual~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N28
stratixii_lcell_comb \maquina_estados|estado~0 (
// Equation(s):
// \maquina_estados|estado~0_combout  = ( \maquina_estados|estado [1] & ( \igual~combout  & ( (!\contador|T0~combout ) # ((!\Operacion~combout [0] & (!\Operacion~combout [1] & !\maquina_estados|estado [0]))) ) ) ) # ( !\maquina_estados|estado [1] & ( 
// \igual~combout  & ( (!\Operacion~combout [0] & (!\Operacion~combout [1] & !\maquina_estados|estado [0])) ) ) ) # ( \maquina_estados|estado [1] & ( !\igual~combout  & ( !\contador|T0~combout  ) ) )

	.dataa(!\Operacion~combout [0]),
	.datab(!\Operacion~combout [1]),
	.datac(!\maquina_estados|estado [0]),
	.datad(!\contador|T0~combout ),
	.datae(!\maquina_estados|estado [1]),
	.dataf(!\igual~combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maquina_estados|estado~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maquina_estados|estado~0 .extended_lut = "off";
defparam \maquina_estados|estado~0 .lut_mask = 64'h0000FF008080FF80;
defparam \maquina_estados|estado~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X2_Y10_N29
stratixii_lcell_ff \maquina_estados|estado[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\maquina_estados|estado~0_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\maquina_estados|estado [1]));

// Location: LCCOMB_X2_Y10_N8
stratixii_lcell_comb \maquina_estados|estado~3 (
// Equation(s):
// \maquina_estados|estado~3_combout  = ( \maquina_estados|estado [0] & ( \igual~combout  & ( (!\contador|T0~combout ) # (\maquina_estados|estado [1]) ) ) ) # ( !\maquina_estados|estado [0] & ( \igual~combout  & ( (!\contador|T0~combout ) # 
// (\maquina_estados|estado [1]) ) ) ) # ( \maquina_estados|estado [0] & ( !\igual~combout  & ( (!\contador|T0~combout ) # (\maquina_estados|estado [1]) ) ) )

	.dataa(vcc),
	.datab(!\maquina_estados|estado [1]),
	.datac(vcc),
	.datad(!\contador|T0~combout ),
	.datae(!\maquina_estados|estado [0]),
	.dataf(!\igual~combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maquina_estados|estado~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maquina_estados|estado~3 .extended_lut = "off";
defparam \maquina_estados|estado~3 .lut_mask = 64'h0000FF33FF33FF33;
defparam \maquina_estados|estado~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X2_Y10_N9
stratixii_lcell_ff \maquina_estados|estado[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\maquina_estados|estado~3_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\maquina_estados|estado [0]));

// Location: LCCOMB_X2_Y10_N24
stratixii_lcell_comb \maquina_estados|estado~1 (
// Equation(s):
// \maquina_estados|estado~1_combout  = ( \maquina_estados|estado [3] & ( \igual~combout  & ( (!\contador|T0~combout ) # ((\Operacion~combout [0] & (!\Operacion~combout [1] & !\maquina_estados|estado [0]))) ) ) ) # ( !\maquina_estados|estado [3] & ( 
// \igual~combout  & ( (\Operacion~combout [0] & (!\Operacion~combout [1] & !\maquina_estados|estado [0])) ) ) ) # ( \maquina_estados|estado [3] & ( !\igual~combout  & ( !\contador|T0~combout  ) ) )

	.dataa(!\Operacion~combout [0]),
	.datab(!\Operacion~combout [1]),
	.datac(!\maquina_estados|estado [0]),
	.datad(!\contador|T0~combout ),
	.datae(!\maquina_estados|estado [3]),
	.dataf(!\igual~combout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maquina_estados|estado~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maquina_estados|estado~1 .extended_lut = "off";
defparam \maquina_estados|estado~1 .lut_mask = 64'h0000FF004040FF40;
defparam \maquina_estados|estado~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X2_Y10_N25
stratixii_lcell_ff \maquina_estados|estado[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\maquina_estados|estado~1_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\maquina_estados|estado [3]));

// Location: LCCOMB_X2_Y10_N14
stratixii_lcell_comb \maquina_estados|estado~2 (
// Equation(s):
// \maquina_estados|estado~2_combout  = ( \maquina_estados|estado [2] & ( \Operacion~combout [1] & ( (!\contador|T0~combout ) # ((!\Operacion~combout [0] & (\igual~combout  & !\maquina_estados|estado [0]))) ) ) ) # ( !\maquina_estados|estado [2] & ( 
// \Operacion~combout [1] & ( (!\Operacion~combout [0] & (\igual~combout  & !\maquina_estados|estado [0])) ) ) ) # ( \maquina_estados|estado [2] & ( !\Operacion~combout [1] & ( !\contador|T0~combout  ) ) )

	.dataa(!\Operacion~combout [0]),
	.datab(!\contador|T0~combout ),
	.datac(!\igual~combout ),
	.datad(!\maquina_estados|estado [0]),
	.datae(!\maquina_estados|estado [2]),
	.dataf(!\Operacion~combout [1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maquina_estados|estado~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maquina_estados|estado~2 .extended_lut = "off";
defparam \maquina_estados|estado~2 .lut_mask = 64'h0000CCCC0A00CECC;
defparam \maquina_estados|estado~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X2_Y10_N15
stratixii_lcell_ff \maquina_estados|estado[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\maquina_estados|estado~2_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\maquina_estados|estado [2]));

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .ddio_mode = "none";
defparam \a[0]~I .ddioinclk_input = "negated_inclk";
defparam \a[0]~I .dqs_delay_buffer_mode = "none";
defparam \a[0]~I .dqs_out_mode = "none";
defparam \a[0]~I .inclk_input = "normal";
defparam \a[0]~I .input_async_reset = "none";
defparam \a[0]~I .input_power_up = "low";
defparam \a[0]~I .input_register_mode = "none";
defparam \a[0]~I .input_sync_reset = "none";
defparam \a[0]~I .oe_async_reset = "none";
defparam \a[0]~I .oe_power_up = "low";
defparam \a[0]~I .oe_register_mode = "none";
defparam \a[0]~I .oe_sync_reset = "none";
defparam \a[0]~I .operation_mode = "input";
defparam \a[0]~I .output_async_reset = "none";
defparam \a[0]~I .output_power_up = "low";
defparam \a[0]~I .output_register_mode = "none";
defparam \a[0]~I .output_sync_reset = "none";
defparam \a[0]~I .sim_dqs_delay_increment = 0;
defparam \a[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .ddio_mode = "none";
defparam \a[1]~I .ddioinclk_input = "negated_inclk";
defparam \a[1]~I .dqs_delay_buffer_mode = "none";
defparam \a[1]~I .dqs_out_mode = "none";
defparam \a[1]~I .inclk_input = "normal";
defparam \a[1]~I .input_async_reset = "none";
defparam \a[1]~I .input_power_up = "low";
defparam \a[1]~I .input_register_mode = "none";
defparam \a[1]~I .input_sync_reset = "none";
defparam \a[1]~I .oe_async_reset = "none";
defparam \a[1]~I .oe_power_up = "low";
defparam \a[1]~I .oe_register_mode = "none";
defparam \a[1]~I .oe_sync_reset = "none";
defparam \a[1]~I .operation_mode = "input";
defparam \a[1]~I .output_async_reset = "none";
defparam \a[1]~I .output_power_up = "low";
defparam \a[1]~I .output_register_mode = "none";
defparam \a[1]~I .output_sync_reset = "none";
defparam \a[1]~I .sim_dqs_delay_increment = 0;
defparam \a[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .ddio_mode = "none";
defparam \a[2]~I .ddioinclk_input = "negated_inclk";
defparam \a[2]~I .dqs_delay_buffer_mode = "none";
defparam \a[2]~I .dqs_out_mode = "none";
defparam \a[2]~I .inclk_input = "normal";
defparam \a[2]~I .input_async_reset = "none";
defparam \a[2]~I .input_power_up = "low";
defparam \a[2]~I .input_register_mode = "none";
defparam \a[2]~I .input_sync_reset = "none";
defparam \a[2]~I .oe_async_reset = "none";
defparam \a[2]~I .oe_power_up = "low";
defparam \a[2]~I .oe_register_mode = "none";
defparam \a[2]~I .oe_sync_reset = "none";
defparam \a[2]~I .operation_mode = "input";
defparam \a[2]~I .output_async_reset = "none";
defparam \a[2]~I .output_power_up = "low";
defparam \a[2]~I .output_register_mode = "none";
defparam \a[2]~I .output_sync_reset = "none";
defparam \a[2]~I .sim_dqs_delay_increment = 0;
defparam \a[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .ddio_mode = "none";
defparam \a[3]~I .ddioinclk_input = "negated_inclk";
defparam \a[3]~I .dqs_delay_buffer_mode = "none";
defparam \a[3]~I .dqs_out_mode = "none";
defparam \a[3]~I .inclk_input = "normal";
defparam \a[3]~I .input_async_reset = "none";
defparam \a[3]~I .input_power_up = "low";
defparam \a[3]~I .input_register_mode = "none";
defparam \a[3]~I .input_sync_reset = "none";
defparam \a[3]~I .oe_async_reset = "none";
defparam \a[3]~I .oe_power_up = "low";
defparam \a[3]~I .oe_register_mode = "none";
defparam \a[3]~I .oe_sync_reset = "none";
defparam \a[3]~I .operation_mode = "input";
defparam \a[3]~I .output_async_reset = "none";
defparam \a[3]~I .output_power_up = "low";
defparam \a[3]~I .output_register_mode = "none";
defparam \a[3]~I .output_sync_reset = "none";
defparam \a[3]~I .sim_dqs_delay_increment = 0;
defparam \a[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .ddio_mode = "none";
defparam \a[4]~I .ddioinclk_input = "negated_inclk";
defparam \a[4]~I .dqs_delay_buffer_mode = "none";
defparam \a[4]~I .dqs_out_mode = "none";
defparam \a[4]~I .inclk_input = "normal";
defparam \a[4]~I .input_async_reset = "none";
defparam \a[4]~I .input_power_up = "low";
defparam \a[4]~I .input_register_mode = "none";
defparam \a[4]~I .input_sync_reset = "none";
defparam \a[4]~I .oe_async_reset = "none";
defparam \a[4]~I .oe_power_up = "low";
defparam \a[4]~I .oe_register_mode = "none";
defparam \a[4]~I .oe_sync_reset = "none";
defparam \a[4]~I .operation_mode = "input";
defparam \a[4]~I .output_async_reset = "none";
defparam \a[4]~I .output_power_up = "low";
defparam \a[4]~I .output_register_mode = "none";
defparam \a[4]~I .output_sync_reset = "none";
defparam \a[4]~I .sim_dqs_delay_increment = 0;
defparam \a[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .ddio_mode = "none";
defparam \a[5]~I .ddioinclk_input = "negated_inclk";
defparam \a[5]~I .dqs_delay_buffer_mode = "none";
defparam \a[5]~I .dqs_out_mode = "none";
defparam \a[5]~I .inclk_input = "normal";
defparam \a[5]~I .input_async_reset = "none";
defparam \a[5]~I .input_power_up = "low";
defparam \a[5]~I .input_register_mode = "none";
defparam \a[5]~I .input_sync_reset = "none";
defparam \a[5]~I .oe_async_reset = "none";
defparam \a[5]~I .oe_power_up = "low";
defparam \a[5]~I .oe_register_mode = "none";
defparam \a[5]~I .oe_sync_reset = "none";
defparam \a[5]~I .operation_mode = "input";
defparam \a[5]~I .output_async_reset = "none";
defparam \a[5]~I .output_power_up = "low";
defparam \a[5]~I .output_register_mode = "none";
defparam \a[5]~I .output_sync_reset = "none";
defparam \a[5]~I .sim_dqs_delay_increment = 0;
defparam \a[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .ddio_mode = "none";
defparam \a[6]~I .ddioinclk_input = "negated_inclk";
defparam \a[6]~I .dqs_delay_buffer_mode = "none";
defparam \a[6]~I .dqs_out_mode = "none";
defparam \a[6]~I .inclk_input = "normal";
defparam \a[6]~I .input_async_reset = "none";
defparam \a[6]~I .input_power_up = "low";
defparam \a[6]~I .input_register_mode = "none";
defparam \a[6]~I .input_sync_reset = "none";
defparam \a[6]~I .oe_async_reset = "none";
defparam \a[6]~I .oe_power_up = "low";
defparam \a[6]~I .oe_register_mode = "none";
defparam \a[6]~I .oe_sync_reset = "none";
defparam \a[6]~I .operation_mode = "input";
defparam \a[6]~I .output_async_reset = "none";
defparam \a[6]~I .output_power_up = "low";
defparam \a[6]~I .output_register_mode = "none";
defparam \a[6]~I .output_sync_reset = "none";
defparam \a[6]~I .sim_dqs_delay_increment = 0;
defparam \a[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \a[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(a[7]));
// synopsys translate_off
defparam \a[7]~I .ddio_mode = "none";
defparam \a[7]~I .ddioinclk_input = "negated_inclk";
defparam \a[7]~I .dqs_delay_buffer_mode = "none";
defparam \a[7]~I .dqs_out_mode = "none";
defparam \a[7]~I .inclk_input = "normal";
defparam \a[7]~I .input_async_reset = "none";
defparam \a[7]~I .input_power_up = "low";
defparam \a[7]~I .input_register_mode = "none";
defparam \a[7]~I .input_sync_reset = "none";
defparam \a[7]~I .oe_async_reset = "none";
defparam \a[7]~I .oe_power_up = "low";
defparam \a[7]~I .oe_register_mode = "none";
defparam \a[7]~I .oe_sync_reset = "none";
defparam \a[7]~I .operation_mode = "input";
defparam \a[7]~I .output_async_reset = "none";
defparam \a[7]~I .output_power_up = "low";
defparam \a[7]~I .output_register_mode = "none";
defparam \a[7]~I .output_sync_reset = "none";
defparam \a[7]~I .sim_dqs_delay_increment = 0;
defparam \a[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \a[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [0]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .ddio_mode = "none";
defparam \b[0]~I .ddioinclk_input = "negated_inclk";
defparam \b[0]~I .dqs_delay_buffer_mode = "none";
defparam \b[0]~I .dqs_out_mode = "none";
defparam \b[0]~I .inclk_input = "normal";
defparam \b[0]~I .input_async_reset = "none";
defparam \b[0]~I .input_power_up = "low";
defparam \b[0]~I .input_register_mode = "none";
defparam \b[0]~I .input_sync_reset = "none";
defparam \b[0]~I .oe_async_reset = "none";
defparam \b[0]~I .oe_power_up = "low";
defparam \b[0]~I .oe_register_mode = "none";
defparam \b[0]~I .oe_sync_reset = "none";
defparam \b[0]~I .operation_mode = "input";
defparam \b[0]~I .output_async_reset = "none";
defparam \b[0]~I .output_power_up = "low";
defparam \b[0]~I .output_register_mode = "none";
defparam \b[0]~I .output_sync_reset = "none";
defparam \b[0]~I .sim_dqs_delay_increment = 0;
defparam \b[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [1]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .ddio_mode = "none";
defparam \b[1]~I .ddioinclk_input = "negated_inclk";
defparam \b[1]~I .dqs_delay_buffer_mode = "none";
defparam \b[1]~I .dqs_out_mode = "none";
defparam \b[1]~I .inclk_input = "normal";
defparam \b[1]~I .input_async_reset = "none";
defparam \b[1]~I .input_power_up = "low";
defparam \b[1]~I .input_register_mode = "none";
defparam \b[1]~I .input_sync_reset = "none";
defparam \b[1]~I .oe_async_reset = "none";
defparam \b[1]~I .oe_power_up = "low";
defparam \b[1]~I .oe_register_mode = "none";
defparam \b[1]~I .oe_sync_reset = "none";
defparam \b[1]~I .operation_mode = "input";
defparam \b[1]~I .output_async_reset = "none";
defparam \b[1]~I .output_power_up = "low";
defparam \b[1]~I .output_register_mode = "none";
defparam \b[1]~I .output_sync_reset = "none";
defparam \b[1]~I .sim_dqs_delay_increment = 0;
defparam \b[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [2]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .ddio_mode = "none";
defparam \b[2]~I .ddioinclk_input = "negated_inclk";
defparam \b[2]~I .dqs_delay_buffer_mode = "none";
defparam \b[2]~I .dqs_out_mode = "none";
defparam \b[2]~I .inclk_input = "normal";
defparam \b[2]~I .input_async_reset = "none";
defparam \b[2]~I .input_power_up = "low";
defparam \b[2]~I .input_register_mode = "none";
defparam \b[2]~I .input_sync_reset = "none";
defparam \b[2]~I .oe_async_reset = "none";
defparam \b[2]~I .oe_power_up = "low";
defparam \b[2]~I .oe_register_mode = "none";
defparam \b[2]~I .oe_sync_reset = "none";
defparam \b[2]~I .operation_mode = "input";
defparam \b[2]~I .output_async_reset = "none";
defparam \b[2]~I .output_power_up = "low";
defparam \b[2]~I .output_register_mode = "none";
defparam \b[2]~I .output_sync_reset = "none";
defparam \b[2]~I .sim_dqs_delay_increment = 0;
defparam \b[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [3]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .ddio_mode = "none";
defparam \b[3]~I .ddioinclk_input = "negated_inclk";
defparam \b[3]~I .dqs_delay_buffer_mode = "none";
defparam \b[3]~I .dqs_out_mode = "none";
defparam \b[3]~I .inclk_input = "normal";
defparam \b[3]~I .input_async_reset = "none";
defparam \b[3]~I .input_power_up = "low";
defparam \b[3]~I .input_register_mode = "none";
defparam \b[3]~I .input_sync_reset = "none";
defparam \b[3]~I .oe_async_reset = "none";
defparam \b[3]~I .oe_power_up = "low";
defparam \b[3]~I .oe_register_mode = "none";
defparam \b[3]~I .oe_sync_reset = "none";
defparam \b[3]~I .operation_mode = "input";
defparam \b[3]~I .output_async_reset = "none";
defparam \b[3]~I .output_power_up = "low";
defparam \b[3]~I .output_register_mode = "none";
defparam \b[3]~I .output_sync_reset = "none";
defparam \b[3]~I .sim_dqs_delay_increment = 0;
defparam \b[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [4]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .ddio_mode = "none";
defparam \b[4]~I .ddioinclk_input = "negated_inclk";
defparam \b[4]~I .dqs_delay_buffer_mode = "none";
defparam \b[4]~I .dqs_out_mode = "none";
defparam \b[4]~I .inclk_input = "normal";
defparam \b[4]~I .input_async_reset = "none";
defparam \b[4]~I .input_power_up = "low";
defparam \b[4]~I .input_register_mode = "none";
defparam \b[4]~I .input_sync_reset = "none";
defparam \b[4]~I .oe_async_reset = "none";
defparam \b[4]~I .oe_power_up = "low";
defparam \b[4]~I .oe_register_mode = "none";
defparam \b[4]~I .oe_sync_reset = "none";
defparam \b[4]~I .operation_mode = "input";
defparam \b[4]~I .output_async_reset = "none";
defparam \b[4]~I .output_power_up = "low";
defparam \b[4]~I .output_register_mode = "none";
defparam \b[4]~I .output_sync_reset = "none";
defparam \b[4]~I .sim_dqs_delay_increment = 0;
defparam \b[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [5]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .ddio_mode = "none";
defparam \b[5]~I .ddioinclk_input = "negated_inclk";
defparam \b[5]~I .dqs_delay_buffer_mode = "none";
defparam \b[5]~I .dqs_out_mode = "none";
defparam \b[5]~I .inclk_input = "normal";
defparam \b[5]~I .input_async_reset = "none";
defparam \b[5]~I .input_power_up = "low";
defparam \b[5]~I .input_register_mode = "none";
defparam \b[5]~I .input_sync_reset = "none";
defparam \b[5]~I .oe_async_reset = "none";
defparam \b[5]~I .oe_power_up = "low";
defparam \b[5]~I .oe_register_mode = "none";
defparam \b[5]~I .oe_sync_reset = "none";
defparam \b[5]~I .operation_mode = "input";
defparam \b[5]~I .output_async_reset = "none";
defparam \b[5]~I .output_power_up = "low";
defparam \b[5]~I .output_register_mode = "none";
defparam \b[5]~I .output_sync_reset = "none";
defparam \b[5]~I .sim_dqs_delay_increment = 0;
defparam \b[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [6]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .ddio_mode = "none";
defparam \b[6]~I .ddioinclk_input = "negated_inclk";
defparam \b[6]~I .dqs_delay_buffer_mode = "none";
defparam \b[6]~I .dqs_out_mode = "none";
defparam \b[6]~I .inclk_input = "normal";
defparam \b[6]~I .input_async_reset = "none";
defparam \b[6]~I .input_power_up = "low";
defparam \b[6]~I .input_register_mode = "none";
defparam \b[6]~I .input_sync_reset = "none";
defparam \b[6]~I .oe_async_reset = "none";
defparam \b[6]~I .oe_power_up = "low";
defparam \b[6]~I .oe_register_mode = "none";
defparam \b[6]~I .oe_sync_reset = "none";
defparam \b[6]~I .operation_mode = "input";
defparam \b[6]~I .output_async_reset = "none";
defparam \b[6]~I .output_power_up = "low";
defparam \b[6]~I .output_register_mode = "none";
defparam \b[6]~I .output_sync_reset = "none";
defparam \b[6]~I .sim_dqs_delay_increment = 0;
defparam \b[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \b[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [7]),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(b[7]));
// synopsys translate_off
defparam \b[7]~I .ddio_mode = "none";
defparam \b[7]~I .ddioinclk_input = "negated_inclk";
defparam \b[7]~I .dqs_delay_buffer_mode = "none";
defparam \b[7]~I .dqs_out_mode = "none";
defparam \b[7]~I .inclk_input = "normal";
defparam \b[7]~I .input_async_reset = "none";
defparam \b[7]~I .input_power_up = "low";
defparam \b[7]~I .input_register_mode = "none";
defparam \b[7]~I .input_sync_reset = "none";
defparam \b[7]~I .oe_async_reset = "none";
defparam \b[7]~I .oe_power_up = "low";
defparam \b[7]~I .oe_register_mode = "none";
defparam \b[7]~I .oe_sync_reset = "none";
defparam \b[7]~I .operation_mode = "input";
defparam \b[7]~I .output_async_reset = "none";
defparam \b[7]~I .output_power_up = "low";
defparam \b[7]~I .output_register_mode = "none";
defparam \b[7]~I .output_sync_reset = "none";
defparam \b[7]~I .sim_dqs_delay_increment = 0;
defparam \b[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \b[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: DSPMULT_X28_Y9_N0
stratixii_mac_mult \multiplicacion|Mult0|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.sourcea(gnd),
	.sourceb(gnd),
	.round(gnd),
	.saturate(gnd),
	.mode(gnd),
	.zeroacc(gnd),
	.dataa({\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0],gnd}),
	.datab({\b~combout [7],\b~combout [6],\b~combout [5],\b~combout [4],\b~combout [3],\b~combout [2],\b~combout [1],\b~combout [0],gnd}),
	.scanina(9'b000000000),
	.scaninb(9'b000000000),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplicacion|Mult0|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .bypass_multiplier = "no";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .dataa_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .dataa_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .dataa_width = 9;
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .datab_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .datab_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .datab_width = 9;
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .dynamic_mode = "no";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .mode_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .mode_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .output_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .output_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .round_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .round_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .saturate_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .saturate_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .signa_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .signa_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .signb_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .signb_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .signb_internally_grounded = "false";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .zeroacc_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_mult2 .zeroacc_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X28_Y9_N2
stratixii_mac_out \multiplicacion|Mult0|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.zeroacc1(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.round0(gnd),
	.round1(gnd),
	.saturate(gnd),
	.saturate1(gnd),
	.multabsaturate(gnd),
	.multcdsaturate(gnd),
	.signa(vcc),
	.signb(vcc),
	.mode0(gnd),
	.mode1(gnd),
	.dataa({\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT15 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT14 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT13 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT12 ,
\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT11 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT10 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT9 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT8 ,
\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT7 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT6 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT5 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT4 ,
\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT3 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT2 ,\multiplicacion|Mult0|auto_generated|mac_mult2~DATAOUT1 ,\multiplicacion|Mult0|auto_generated|mac_mult2~dataout ,
\multiplicacion|Mult0|auto_generated|mac_mult2~3 ,\multiplicacion|Mult0|auto_generated|mac_mult2~2 }),
	.datab(1'b1),
	.datac(1'b1),
	.datad(1'b1),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\multiplicacion|Mult0|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .dataa_forced_to_zero = "no";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .dataa_width = 18;
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .datac_forced_to_zero = "no";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .dataout_width = 18;
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode0_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode0_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode0_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode0_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode1_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode1_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode1_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .mode1_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multabsaturate_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multabsaturate_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multabsaturate_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multabsaturate_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multcdsaturate_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multcdsaturate_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multcdsaturate_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .multcdsaturate_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output1_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output1_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output2_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output2_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output3_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output3_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output4_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output4_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output5_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output5_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output6_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output6_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output7_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output7_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .output_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round0_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round0_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round0_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round0_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round1_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round1_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round1_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .round1_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate1_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate1_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate1_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate1_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .saturate_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signa_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signa_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signb_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signb_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc1_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc1_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc1_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc1_pipeline_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \multiplicacion|Mult0|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
stratixii_lcell_comb \resta|r[0]~1 (
// Equation(s):
// \resta|r[0]~1_sumout  = SUM(( !\b~combout [0] $ (!\a~combout [0]) ) + ( !VCC ) + ( !VCC ))
// \resta|r[0]~2  = CARRY(( !\b~combout [0] $ (!\a~combout [0]) ) + ( !VCC ) + ( !VCC ))
// \resta|r[0]~3  = SHARE((!\b~combout [0]) # (\a~combout [0]))

	.dataa(vcc),
	.datab(!\b~combout [0]),
	.datac(!\a~combout [0]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resta|r[0]~1_sumout ),
	.cout(\resta|r[0]~2 ),
	.shareout(\resta|r[0]~3 ));
// synopsys translate_off
defparam \resta|r[0]~1 .extended_lut = "off";
defparam \resta|r[0]~1 .lut_mask = 64'h0000CFCF00003C3C;
defparam \resta|r[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
stratixii_lcell_comb \suma|Add0~1 (
// Equation(s):
// \suma|Add0~1_sumout  = SUM(( \b~combout [0] ) + ( \a~combout [0] ) + ( !VCC ))
// \suma|Add0~2  = CARRY(( \b~combout [0] ) + ( \a~combout [0] ) + ( !VCC ))

	.dataa(vcc),
	.datab(!\b~combout [0]),
	.datac(!\a~combout [0]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~1_sumout ),
	.cout(\suma|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~1 .extended_lut = "off";
defparam \suma|Add0~1 .lut_mask = 64'h0000F0F000003333;
defparam \suma|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
stratixii_lcell_comb \salir|salida[0]~0 (
// Equation(s):
// \salir|salida[0]~0_combout  = ( \resta|r[0]~1_sumout  & ( \suma|Add0~1_sumout  & ( (((\maquina_estados|estado [3] & \multiplicacion|Mult0|auto_generated|mac_out1~dataout )) # (\maquina_estados|estado [1])) # (\maquina_estados|estado [2]) ) ) ) # ( 
// !\resta|r[0]~1_sumout  & ( \suma|Add0~1_sumout  & ( ((\maquina_estados|estado [3] & (!\maquina_estados|estado [2] & \multiplicacion|Mult0|auto_generated|mac_out1~dataout ))) # (\maquina_estados|estado [1]) ) ) ) # ( \resta|r[0]~1_sumout  & ( 
// !\suma|Add0~1_sumout  & ( (!\maquina_estados|estado [1] & (((\maquina_estados|estado [3] & \multiplicacion|Mult0|auto_generated|mac_out1~dataout )) # (\maquina_estados|estado [2]))) ) ) ) # ( !\resta|r[0]~1_sumout  & ( !\suma|Add0~1_sumout  & ( 
// (\maquina_estados|estado [3] & (!\maquina_estados|estado [2] & (\multiplicacion|Mult0|auto_generated|mac_out1~dataout  & !\maquina_estados|estado [1]))) ) ) )

	.dataa(!\maquina_estados|estado [3]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\multiplicacion|Mult0|auto_generated|mac_out1~dataout ),
	.datad(!\maquina_estados|estado [1]),
	.datae(!\resta|r[0]~1_sumout ),
	.dataf(!\suma|Add0~1_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[0]~0 .extended_lut = "off";
defparam \salir|salida[0]~0 .lut_mask = 64'h0400370004FF37FF;
defparam \salir|salida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
stratixii_lcell_comb \resta|r[1]~5 (
// Equation(s):
// \resta|r[1]~5_sumout  = SUM(( !\a~combout [1] $ (\b~combout [1]) ) + ( \resta|r[0]~3  ) + ( \resta|r[0]~2  ))
// \resta|r[1]~6  = CARRY(( !\a~combout [1] $ (\b~combout [1]) ) + ( \resta|r[0]~3  ) + ( \resta|r[0]~2  ))
// \resta|r[1]~7  = SHARE((\a~combout [1] & !\b~combout [1]))

	.dataa(!\a~combout [1]),
	.datab(vcc),
	.datac(!\b~combout [1]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[0]~2 ),
	.sharein(\resta|r[0]~3 ),
	.combout(),
	.sumout(\resta|r[1]~5_sumout ),
	.cout(\resta|r[1]~6 ),
	.shareout(\resta|r[1]~7 ));
// synopsys translate_off
defparam \resta|r[1]~5 .extended_lut = "off";
defparam \resta|r[1]~5 .lut_mask = 64'h000050500000A5A5;
defparam \resta|r[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
stratixii_lcell_comb \suma|Add0~5 (
// Equation(s):
// \suma|Add0~5_sumout  = SUM(( \b~combout [1] ) + ( \a~combout [1] ) + ( \suma|Add0~2  ))
// \suma|Add0~6  = CARRY(( \b~combout [1] ) + ( \a~combout [1] ) + ( \suma|Add0~2  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!\b~combout [1]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\a~combout [1]),
	.datag(vcc),
	.cin(\suma|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~5_sumout ),
	.cout(\suma|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~5 .extended_lut = "off";
defparam \suma|Add0~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \suma|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
stratixii_lcell_comb \salir|salida[1]~1 (
// Equation(s):
// \salir|salida[1]~1_combout  = ( \suma|Add0~5_sumout  & ( \maquina_estados|estado [1] ) ) # ( \suma|Add0~5_sumout  & ( !\maquina_estados|estado [1] & ( (!\maquina_estados|estado [2] & (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT1  & 
// ((\maquina_estados|estado [3])))) # (\maquina_estados|estado [2] & (((\resta|r[1]~5_sumout )))) ) ) ) # ( !\suma|Add0~5_sumout  & ( !\maquina_estados|estado [1] & ( (!\maquina_estados|estado [2] & (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT1  & 
// ((\maquina_estados|estado [3])))) # (\maquina_estados|estado [2] & (((\resta|r[1]~5_sumout )))) ) ) )

	.dataa(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT1 ),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\resta|r[1]~5_sumout ),
	.datad(!\maquina_estados|estado [3]),
	.datae(!\suma|Add0~5_sumout ),
	.dataf(!\maquina_estados|estado [1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[1]~1 .extended_lut = "off";
defparam \salir|salida[1]~1 .lut_mask = 64'h034703470000FFFF;
defparam \salir|salida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
stratixii_lcell_comb \suma|Add0~9 (
// Equation(s):
// \suma|Add0~9_sumout  = SUM(( \a~combout [2] ) + ( \b~combout [2] ) + ( \suma|Add0~6  ))
// \suma|Add0~10  = CARRY(( \a~combout [2] ) + ( \b~combout [2] ) + ( \suma|Add0~6  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!\a~combout [2]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\b~combout [2]),
	.datag(vcc),
	.cin(\suma|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~9_sumout ),
	.cout(\suma|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~9 .extended_lut = "off";
defparam \suma|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \suma|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
stratixii_lcell_comb \resta|r[2]~9 (
// Equation(s):
// \resta|r[2]~9_sumout  = SUM(( !\a~combout [2] $ (\b~combout [2]) ) + ( \resta|r[1]~7  ) + ( \resta|r[1]~6  ))
// \resta|r[2]~10  = CARRY(( !\a~combout [2] $ (\b~combout [2]) ) + ( \resta|r[1]~7  ) + ( \resta|r[1]~6  ))
// \resta|r[2]~11  = SHARE((\a~combout [2] & !\b~combout [2]))

	.dataa(vcc),
	.datab(!\a~combout [2]),
	.datac(!\b~combout [2]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[1]~6 ),
	.sharein(\resta|r[1]~7 ),
	.combout(),
	.sumout(\resta|r[2]~9_sumout ),
	.cout(\resta|r[2]~10 ),
	.shareout(\resta|r[2]~11 ));
// synopsys translate_off
defparam \resta|r[2]~9 .extended_lut = "off";
defparam \resta|r[2]~9 .lut_mask = 64'h000030300000C3C3;
defparam \resta|r[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
stratixii_lcell_comb \salir|salida[2]~2 (
// Equation(s):
// \salir|salida[2]~2_combout  = ( \resta|r[2]~9_sumout  & ( \maquina_estados|estado [1] & ( \suma|Add0~9_sumout  ) ) ) # ( !\resta|r[2]~9_sumout  & ( \maquina_estados|estado [1] & ( \suma|Add0~9_sumout  ) ) ) # ( \resta|r[2]~9_sumout  & ( 
// !\maquina_estados|estado [1] & ( ((\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT2  & \maquina_estados|estado [3])) # (\maquina_estados|estado [2]) ) ) ) # ( !\resta|r[2]~9_sumout  & ( !\maquina_estados|estado [1] & ( 
// (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT2  & (!\maquina_estados|estado [2] & \maquina_estados|estado [3])) ) ) )

	.dataa(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT2 ),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\suma|Add0~9_sumout ),
	.datad(!\maquina_estados|estado [3]),
	.datae(!\resta|r[2]~9_sumout ),
	.dataf(!\maquina_estados|estado [1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[2]~2 .extended_lut = "off";
defparam \salir|salida[2]~2 .lut_mask = 64'h004433770F0F0F0F;
defparam \salir|salida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
stratixii_lcell_comb \resta|r[3]~13 (
// Equation(s):
// \resta|r[3]~13_sumout  = SUM(( !\b~combout [3] $ (\a~combout [3]) ) + ( \resta|r[2]~11  ) + ( \resta|r[2]~10  ))
// \resta|r[3]~14  = CARRY(( !\b~combout [3] $ (\a~combout [3]) ) + ( \resta|r[2]~11  ) + ( \resta|r[2]~10  ))
// \resta|r[3]~15  = SHARE((!\b~combout [3] & \a~combout [3]))

	.dataa(!\b~combout [3]),
	.datab(vcc),
	.datac(!\a~combout [3]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[2]~10 ),
	.sharein(\resta|r[2]~11 ),
	.combout(),
	.sumout(\resta|r[3]~13_sumout ),
	.cout(\resta|r[3]~14 ),
	.shareout(\resta|r[3]~15 ));
// synopsys translate_off
defparam \resta|r[3]~13 .extended_lut = "off";
defparam \resta|r[3]~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \resta|r[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
stratixii_lcell_comb \suma|Add0~13 (
// Equation(s):
// \suma|Add0~13_sumout  = SUM(( \a~combout [3] ) + ( \b~combout [3] ) + ( \suma|Add0~10  ))
// \suma|Add0~14  = CARRY(( \a~combout [3] ) + ( \b~combout [3] ) + ( \suma|Add0~10  ))

	.dataa(!\a~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\b~combout [3]),
	.datag(vcc),
	.cin(\suma|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~13_sumout ),
	.cout(\suma|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~13 .extended_lut = "off";
defparam \suma|Add0~13 .lut_mask = 64'h0000FF0000005555;
defparam \suma|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
stratixii_lcell_comb \salir|salida[3]~3 (
// Equation(s):
// \salir|salida[3]~3_combout  = ( \resta|r[3]~13_sumout  & ( \suma|Add0~13_sumout  & ( (((\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT3  & \maquina_estados|estado [3])) # (\maquina_estados|estado [1])) # (\maquina_estados|estado [2]) ) ) ) # ( 
// !\resta|r[3]~13_sumout  & ( \suma|Add0~13_sumout  & ( ((!\maquina_estados|estado [2] & (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT3  & \maquina_estados|estado [3]))) # (\maquina_estados|estado [1]) ) ) ) # ( \resta|r[3]~13_sumout  & ( 
// !\suma|Add0~13_sumout  & ( (!\maquina_estados|estado [1] & (((\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT3  & \maquina_estados|estado [3])) # (\maquina_estados|estado [2]))) ) ) ) # ( !\resta|r[3]~13_sumout  & ( !\suma|Add0~13_sumout  & ( 
// (!\maquina_estados|estado [2] & (!\maquina_estados|estado [1] & (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT3  & \maquina_estados|estado [3]))) ) ) )

	.dataa(!\maquina_estados|estado [2]),
	.datab(!\maquina_estados|estado [1]),
	.datac(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT3 ),
	.datad(!\maquina_estados|estado [3]),
	.datae(!\resta|r[3]~13_sumout ),
	.dataf(!\suma|Add0~13_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[3]~3 .extended_lut = "off";
defparam \salir|salida[3]~3 .lut_mask = 64'h0008444C333B777F;
defparam \salir|salida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
stratixii_lcell_comb \resta|r[4]~17 (
// Equation(s):
// \resta|r[4]~17_sumout  = SUM(( !\b~combout [4] $ (\a~combout [4]) ) + ( \resta|r[3]~15  ) + ( \resta|r[3]~14  ))
// \resta|r[4]~18  = CARRY(( !\b~combout [4] $ (\a~combout [4]) ) + ( \resta|r[3]~15  ) + ( \resta|r[3]~14  ))
// \resta|r[4]~19  = SHARE((!\b~combout [4] & \a~combout [4]))

	.dataa(vcc),
	.datab(!\b~combout [4]),
	.datac(!\a~combout [4]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[3]~14 ),
	.sharein(\resta|r[3]~15 ),
	.combout(),
	.sumout(\resta|r[4]~17_sumout ),
	.cout(\resta|r[4]~18 ),
	.shareout(\resta|r[4]~19 ));
// synopsys translate_off
defparam \resta|r[4]~17 .extended_lut = "off";
defparam \resta|r[4]~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \resta|r[4]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
stratixii_lcell_comb \suma|Add0~17 (
// Equation(s):
// \suma|Add0~17_sumout  = SUM(( \b~combout [4] ) + ( \a~combout [4] ) + ( \suma|Add0~14  ))
// \suma|Add0~18  = CARRY(( \b~combout [4] ) + ( \a~combout [4] ) + ( \suma|Add0~14  ))

	.dataa(vcc),
	.datab(!\a~combout [4]),
	.datac(!\b~combout [4]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\suma|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~17_sumout ),
	.cout(\suma|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~17 .extended_lut = "off";
defparam \suma|Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \suma|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
stratixii_lcell_comb \salir|salida[4]~4 (
// Equation(s):
// \salir|salida[4]~4_combout  = ( \maquina_estados|estado [1] & ( \suma|Add0~17_sumout  ) ) # ( !\maquina_estados|estado [1] & ( \suma|Add0~17_sumout  & ( (!\maquina_estados|estado [2] & (\maquina_estados|estado [3] & 
// ((\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT4 )))) # (\maquina_estados|estado [2] & (((\resta|r[4]~17_sumout )))) ) ) ) # ( !\maquina_estados|estado [1] & ( !\suma|Add0~17_sumout  & ( (!\maquina_estados|estado [2] & (\maquina_estados|estado [3] 
// & ((\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT4 )))) # (\maquina_estados|estado [2] & (((\resta|r[4]~17_sumout )))) ) ) )

	.dataa(!\maquina_estados|estado [3]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\resta|r[4]~17_sumout ),
	.datad(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT4 ),
	.datae(!\maquina_estados|estado [1]),
	.dataf(!\suma|Add0~17_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[4]~4 .extended_lut = "off";
defparam \salir|salida[4]~4 .lut_mask = 64'h034700000347FFFF;
defparam \salir|salida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
stratixii_lcell_comb \resta|r[5]~21 (
// Equation(s):
// \resta|r[5]~21_sumout  = SUM(( !\a~combout [5] $ (\b~combout [5]) ) + ( \resta|r[4]~19  ) + ( \resta|r[4]~18  ))
// \resta|r[5]~22  = CARRY(( !\a~combout [5] $ (\b~combout [5]) ) + ( \resta|r[4]~19  ) + ( \resta|r[4]~18  ))
// \resta|r[5]~23  = SHARE((\a~combout [5] & !\b~combout [5]))

	.dataa(!\a~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(!\b~combout [5]),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[4]~18 ),
	.sharein(\resta|r[4]~19 ),
	.combout(),
	.sumout(\resta|r[5]~21_sumout ),
	.cout(\resta|r[5]~22 ),
	.shareout(\resta|r[5]~23 ));
// synopsys translate_off
defparam \resta|r[5]~21 .extended_lut = "off";
defparam \resta|r[5]~21 .lut_mask = 64'h000055000000AA55;
defparam \resta|r[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
stratixii_lcell_comb \suma|Add0~21 (
// Equation(s):
// \suma|Add0~21_sumout  = SUM(( \a~combout [5] ) + ( \b~combout [5] ) + ( \suma|Add0~18  ))
// \suma|Add0~22  = CARRY(( \a~combout [5] ) + ( \b~combout [5] ) + ( \suma|Add0~18  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!\a~combout [5]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\b~combout [5]),
	.datag(vcc),
	.cin(\suma|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~21_sumout ),
	.cout(\suma|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~21 .extended_lut = "off";
defparam \suma|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \suma|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
stratixii_lcell_comb \salir|salida[5]~5 (
// Equation(s):
// \salir|salida[5]~5_combout  = ( \resta|r[5]~21_sumout  & ( \suma|Add0~21_sumout  & ( (((\maquina_estados|estado [3] & \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT5 )) # (\maquina_estados|estado [1])) # (\maquina_estados|estado [2]) ) ) ) # ( 
// !\resta|r[5]~21_sumout  & ( \suma|Add0~21_sumout  & ( ((\maquina_estados|estado [3] & (!\maquina_estados|estado [2] & \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT5 ))) # (\maquina_estados|estado [1]) ) ) ) # ( \resta|r[5]~21_sumout  & ( 
// !\suma|Add0~21_sumout  & ( (!\maquina_estados|estado [1] & (((\maquina_estados|estado [3] & \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT5 )) # (\maquina_estados|estado [2]))) ) ) ) # ( !\resta|r[5]~21_sumout  & ( !\suma|Add0~21_sumout  & ( 
// (\maquina_estados|estado [3] & (!\maquina_estados|estado [2] & (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT5  & !\maquina_estados|estado [1]))) ) ) )

	.dataa(!\maquina_estados|estado [3]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT5 ),
	.datad(!\maquina_estados|estado [1]),
	.datae(!\resta|r[5]~21_sumout ),
	.dataf(!\suma|Add0~21_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[5]~5 .extended_lut = "off";
defparam \salir|salida[5]~5 .lut_mask = 64'h0400370004FF37FF;
defparam \salir|salida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
stratixii_lcell_comb \resta|r[6]~25 (
// Equation(s):
// \resta|r[6]~25_sumout  = SUM(( !\a~combout [6] $ (\b~combout [6]) ) + ( \resta|r[5]~23  ) + ( \resta|r[5]~22  ))
// \resta|r[6]~26  = CARRY(( !\a~combout [6] $ (\b~combout [6]) ) + ( \resta|r[5]~23  ) + ( \resta|r[5]~22  ))
// \resta|r[6]~27  = SHARE((\a~combout [6] & !\b~combout [6]))

	.dataa(vcc),
	.datab(!\a~combout [6]),
	.datac(!\b~combout [6]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[5]~22 ),
	.sharein(\resta|r[5]~23 ),
	.combout(),
	.sumout(\resta|r[6]~25_sumout ),
	.cout(\resta|r[6]~26 ),
	.shareout(\resta|r[6]~27 ));
// synopsys translate_off
defparam \resta|r[6]~25 .extended_lut = "off";
defparam \resta|r[6]~25 .lut_mask = 64'h000030300000C3C3;
defparam \resta|r[6]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
stratixii_lcell_comb \suma|Add0~25 (
// Equation(s):
// \suma|Add0~25_sumout  = SUM(( \b~combout [6] ) + ( \a~combout [6] ) + ( \suma|Add0~22  ))
// \suma|Add0~26  = CARRY(( \b~combout [6] ) + ( \a~combout [6] ) + ( \suma|Add0~22  ))

	.dataa(vcc),
	.datab(!\b~combout [6]),
	.datac(!\a~combout [6]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\suma|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~25_sumout ),
	.cout(\suma|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~25 .extended_lut = "off";
defparam \suma|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \suma|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
stratixii_lcell_comb \salir|salida[6]~6 (
// Equation(s):
// \salir|salida[6]~6_combout  = ( \suma|Add0~25_sumout  & ( \maquina_estados|estado [1] ) ) # ( \suma|Add0~25_sumout  & ( !\maquina_estados|estado [1] & ( (!\maquina_estados|estado [2] & (\maquina_estados|estado [3] & 
// (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT6 ))) # (\maquina_estados|estado [2] & (((\resta|r[6]~25_sumout )))) ) ) ) # ( !\suma|Add0~25_sumout  & ( !\maquina_estados|estado [1] & ( (!\maquina_estados|estado [2] & (\maquina_estados|estado [3] & 
// (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT6 ))) # (\maquina_estados|estado [2] & (((\resta|r[6]~25_sumout )))) ) ) )

	.dataa(!\maquina_estados|estado [3]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT6 ),
	.datad(!\resta|r[6]~25_sumout ),
	.datae(!\suma|Add0~25_sumout ),
	.dataf(!\maquina_estados|estado [1]),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[6]~6 .extended_lut = "off";
defparam \salir|salida[6]~6 .lut_mask = 64'h043704370000FFFF;
defparam \salir|salida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
stratixii_lcell_comb \suma|Add0~29 (
// Equation(s):
// \suma|Add0~29_sumout  = SUM(( \a~combout [7] ) + ( \b~combout [7] ) + ( \suma|Add0~26  ))
// \suma|Add0~30  = CARRY(( \a~combout [7] ) + ( \b~combout [7] ) + ( \suma|Add0~26  ))

	.dataa(!\a~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\b~combout [7]),
	.datag(vcc),
	.cin(\suma|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~29_sumout ),
	.cout(\suma|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~29 .extended_lut = "off";
defparam \suma|Add0~29 .lut_mask = 64'h0000FF0000005555;
defparam \suma|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
stratixii_lcell_comb \resta|r[7]~29 (
// Equation(s):
// \resta|r[7]~29_sumout  = SUM(( !\a~combout [7] $ (\b~combout [7]) ) + ( \resta|r[6]~27  ) + ( \resta|r[6]~26  ))
// \resta|r[7]~30  = CARRY(( !\a~combout [7] $ (\b~combout [7]) ) + ( \resta|r[6]~27  ) + ( \resta|r[6]~26  ))
// \resta|r[7]~31  = SHARE((\a~combout [7] & !\b~combout [7]))

	.dataa(!\a~combout [7]),
	.datab(vcc),
	.datac(!\b~combout [7]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[6]~26 ),
	.sharein(\resta|r[6]~27 ),
	.combout(),
	.sumout(\resta|r[7]~29_sumout ),
	.cout(\resta|r[7]~30 ),
	.shareout(\resta|r[7]~31 ));
// synopsys translate_off
defparam \resta|r[7]~29 .extended_lut = "off";
defparam \resta|r[7]~29 .lut_mask = 64'h000050500000A5A5;
defparam \resta|r[7]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
stratixii_lcell_comb \salir|salida[7]~7 (
// Equation(s):
// \salir|salida[7]~7_combout  = ( \suma|Add0~29_sumout  & ( \resta|r[7]~29_sumout  & ( (((\maquina_estados|estado [3] & \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT7 )) # (\maquina_estados|estado [1])) # (\maquina_estados|estado [2]) ) ) ) # ( 
// !\suma|Add0~29_sumout  & ( \resta|r[7]~29_sumout  & ( (!\maquina_estados|estado [1] & (((\maquina_estados|estado [3] & \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT7 )) # (\maquina_estados|estado [2]))) ) ) ) # ( \suma|Add0~29_sumout  & ( 
// !\resta|r[7]~29_sumout  & ( ((\maquina_estados|estado [3] & (!\maquina_estados|estado [2] & \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT7 ))) # (\maquina_estados|estado [1]) ) ) ) # ( !\suma|Add0~29_sumout  & ( !\resta|r[7]~29_sumout  & ( 
// (\maquina_estados|estado [3] & (!\maquina_estados|estado [2] & (!\maquina_estados|estado [1] & \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT7 ))) ) ) )

	.dataa(!\maquina_estados|estado [3]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\maquina_estados|estado [1]),
	.datad(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT7 ),
	.datae(!\suma|Add0~29_sumout ),
	.dataf(!\resta|r[7]~29_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[7]~7 .extended_lut = "off";
defparam \salir|salida[7]~7 .lut_mask = 64'h00400F4F30703F7F;
defparam \salir|salida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
stratixii_lcell_comb \suma|Add0~33 (
// Equation(s):
// \suma|Add0~33_sumout  = SUM(( \a~combout [7] ) + ( \b~combout [7] ) + ( \suma|Add0~30  ))

	.dataa(vcc),
	.datab(vcc),
	.datac(!\a~combout [7]),
	.datad(vcc),
	.datae(vcc),
	.dataf(!\b~combout [7]),
	.datag(vcc),
	.cin(\suma|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\suma|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \suma|Add0~33 .extended_lut = "off";
defparam \suma|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \suma|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
stratixii_lcell_comb \resta|r[8]~33 (
// Equation(s):
// \resta|r[8]~33_sumout  = SUM(( !\b~combout [7] $ (\a~combout [7]) ) + ( \resta|r[7]~31  ) + ( \resta|r[7]~30  ))

	.dataa(vcc),
	.datab(!\b~combout [7]),
	.datac(!\a~combout [7]),
	.datad(vcc),
	.datae(vcc),
	.dataf(vcc),
	.datag(vcc),
	.cin(\resta|r[7]~30 ),
	.sharein(\resta|r[7]~31 ),
	.combout(),
	.sumout(\resta|r[8]~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resta|r[8]~33 .extended_lut = "off";
defparam \resta|r[8]~33 .lut_mask = 64'h000000000000C3C3;
defparam \resta|r[8]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
stratixii_lcell_comb \salir|salida[8]~8 (
// Equation(s):
// \salir|salida[8]~8_combout  = ( \maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT8  & ( (!\maquina_estados|estado [1] & ((!\maquina_estados|estado [2]) # ((\resta|r[8]~33_sumout )))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT8  & ( (!\maquina_estados|estado [1] & (\maquina_estados|estado [2] & ((\resta|r[8]~33_sumout )))) # (\maquina_estados|estado [1] 
// & (((\suma|Add0~33_sumout )))) ) ) ) # ( \maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT8  & ( (!\maquina_estados|estado [1] & (\maquina_estados|estado [2] & ((\resta|r[8]~33_sumout )))) # (\maquina_estados|estado 
// [1] & (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT8  & ( (!\maquina_estados|estado [1] & (\maquina_estados|estado [2] & ((\resta|r[8]~33_sumout )))) # 
// (\maquina_estados|estado [1] & (((\suma|Add0~33_sumout )))) ) ) )

	.dataa(!\maquina_estados|estado [1]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\suma|Add0~33_sumout ),
	.datad(!\resta|r[8]~33_sumout ),
	.datae(!\maquina_estados|estado [3]),
	.dataf(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT8 ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[8]~8 .extended_lut = "off";
defparam \salir|salida[8]~8 .lut_mask = 64'h0527052705278DAF;
defparam \salir|salida[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
stratixii_lcell_comb \salir|salida[9]~9 (
// Equation(s):
// \salir|salida[9]~9_combout  = ( \maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT9  & ( (!\maquina_estados|estado [1] & ((!\maquina_estados|estado [2]) # ((\resta|r[8]~33_sumout )))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT9  & ( (!\maquina_estados|estado [1] & (\maquina_estados|estado [2] & (\resta|r[8]~33_sumout ))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( \maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT9  & ( (!\maquina_estados|estado [1] & (\maquina_estados|estado [2] & (\resta|r[8]~33_sumout ))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT9  & ( (!\maquina_estados|estado [1] & (\maquina_estados|estado [2] & (\resta|r[8]~33_sumout ))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) )

	.dataa(!\maquina_estados|estado [1]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\resta|r[8]~33_sumout ),
	.datad(!\suma|Add0~33_sumout ),
	.datae(!\maquina_estados|estado [3]),
	.dataf(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT9 ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[9]~9 .extended_lut = "off";
defparam \salir|salida[9]~9 .lut_mask = 64'h0257025702578ADF;
defparam \salir|salida[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
stratixii_lcell_comb \salir|salida[10]~10 (
// Equation(s):
// \salir|salida[10]~10_combout  = ( \maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT10  & ( (!\maquina_estados|estado [1] & (((!\maquina_estados|estado [2])) # (\resta|r[8]~33_sumout ))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT10  & ( (!\maquina_estados|estado [1] & (\resta|r[8]~33_sumout  & (\maquina_estados|estado [2]))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( \maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT10  & ( (!\maquina_estados|estado [1] & (\resta|r[8]~33_sumout  & (\maquina_estados|estado [2]))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT10  & ( (!\maquina_estados|estado [1] & (\resta|r[8]~33_sumout  & (\maquina_estados|estado [2]))) # (\maquina_estados|estado [1] 
// & (((\suma|Add0~33_sumout )))) ) ) )

	.dataa(!\maquina_estados|estado [1]),
	.datab(!\resta|r[8]~33_sumout ),
	.datac(!\maquina_estados|estado [2]),
	.datad(!\suma|Add0~33_sumout ),
	.datae(!\maquina_estados|estado [3]),
	.dataf(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT10 ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[10]~10 .extended_lut = "off";
defparam \salir|salida[10]~10 .lut_mask = 64'h025702570257A2F7;
defparam \salir|salida[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
stratixii_lcell_comb \salir|salida[11]~11 (
// Equation(s):
// \salir|salida[11]~11_combout  = ( \maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT11  & ( (!\maquina_estados|estado [1] & (((!\maquina_estados|estado [2])) # (\resta|r[8]~33_sumout ))) # (\maquina_estados|estado [1] & 
// (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT11  & ( (!\maquina_estados|estado [1] & (\resta|r[8]~33_sumout  & ((\maquina_estados|estado [2])))) # (\maquina_estados|estado [1] 
// & (((\suma|Add0~33_sumout )))) ) ) ) # ( \maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT11  & ( (!\maquina_estados|estado [1] & (\resta|r[8]~33_sumout  & ((\maquina_estados|estado [2])))) # (\maquina_estados|estado 
// [1] & (((\suma|Add0~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT11  & ( (!\maquina_estados|estado [1] & (\resta|r[8]~33_sumout  & ((\maquina_estados|estado [2])))) # 
// (\maquina_estados|estado [1] & (((\suma|Add0~33_sumout )))) ) ) )

	.dataa(!\maquina_estados|estado [1]),
	.datab(!\resta|r[8]~33_sumout ),
	.datac(!\suma|Add0~33_sumout ),
	.datad(!\maquina_estados|estado [2]),
	.datae(!\maquina_estados|estado [3]),
	.dataf(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT11 ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[11]~11 .extended_lut = "off";
defparam \salir|salida[11]~11 .lut_mask = 64'h052705270527AF27;
defparam \salir|salida[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
stratixii_lcell_comb \salir|salida[12]~12 (
// Equation(s):
// \salir|salida[12]~12_combout  = ( \maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT12  & ( (!\maquina_estados|estado [1] & (((!\maquina_estados|estado [2]) # (\resta|r[8]~33_sumout )))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) ) # ( !\maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT12  & ( (!\maquina_estados|estado [1] & (((\resta|r[8]~33_sumout  & \maquina_estados|estado [2])))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) ) # ( \maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT12  & ( (!\maquina_estados|estado [1] & (((\resta|r[8]~33_sumout  & \maquina_estados|estado [2])))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) ) # ( !\maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT12  & ( (!\maquina_estados|estado [1] & (((\resta|r[8]~33_sumout  & \maquina_estados|estado [2])))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) )

	.dataa(!\suma|Add0~33_sumout ),
	.datab(!\resta|r[8]~33_sumout ),
	.datac(!\maquina_estados|estado [2]),
	.datad(!\maquina_estados|estado [1]),
	.datae(!\maquina_estados|estado [3]),
	.dataf(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT12 ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[12]~12 .extended_lut = "off";
defparam \salir|salida[12]~12 .lut_mask = 64'h035503550355F355;
defparam \salir|salida[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
stratixii_lcell_comb \salir|salida[13]~13 (
// Equation(s):
// \salir|salida[13]~13_combout  = ( \maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT13  & ( (!\maquina_estados|estado [1] & (((!\maquina_estados|estado [2]) # (\resta|r[8]~33_sumout )))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) ) # ( !\maquina_estados|estado [3] & ( \multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT13  & ( (!\maquina_estados|estado [1] & (((\resta|r[8]~33_sumout  & \maquina_estados|estado [2])))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) ) # ( \maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT13  & ( (!\maquina_estados|estado [1] & (((\resta|r[8]~33_sumout  & \maquina_estados|estado [2])))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) ) # ( !\maquina_estados|estado [3] & ( !\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT13  & ( (!\maquina_estados|estado [1] & (((\resta|r[8]~33_sumout  & \maquina_estados|estado [2])))) # (\maquina_estados|estado [1] & 
// (\suma|Add0~33_sumout )) ) ) )

	.dataa(!\suma|Add0~33_sumout ),
	.datab(!\resta|r[8]~33_sumout ),
	.datac(!\maquina_estados|estado [1]),
	.datad(!\maquina_estados|estado [2]),
	.datae(!\maquina_estados|estado [3]),
	.dataf(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT13 ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[13]~13 .extended_lut = "off";
defparam \salir|salida[13]~13 .lut_mask = 64'h053505350535F535;
defparam \salir|salida[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
stratixii_lcell_comb \salir|salida[14]~14 (
// Equation(s):
// \salir|salida[14]~14_combout  = ( \maquina_estados|estado [1] & ( \suma|Add0~33_sumout  ) ) # ( !\maquina_estados|estado [1] & ( \suma|Add0~33_sumout  & ( (!\maquina_estados|estado [2] & (\maquina_estados|estado [3] & 
// (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT14 ))) # (\maquina_estados|estado [2] & (((\resta|r[8]~33_sumout )))) ) ) ) # ( !\maquina_estados|estado [1] & ( !\suma|Add0~33_sumout  & ( (!\maquina_estados|estado [2] & (\maquina_estados|estado [3] 
// & (\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT14 ))) # (\maquina_estados|estado [2] & (((\resta|r[8]~33_sumout )))) ) ) )

	.dataa(!\maquina_estados|estado [3]),
	.datab(!\maquina_estados|estado [2]),
	.datac(!\multiplicacion|Mult0|auto_generated|mac_out1~DATAOUT14 ),
	.datad(!\resta|r[8]~33_sumout ),
	.datae(!\maquina_estados|estado [1]),
	.dataf(!\suma|Add0~33_sumout ),
	.datag(vcc),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salir|salida[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salir|salida[14]~14 .extended_lut = "off";
defparam \salir|salida[14]~14 .lut_mask = 64'h043700000437FFFF;
defparam \salir|salida[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[0]~I (
	.datain(\salir|salida[0]~0_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[0]));
// synopsys translate_off
defparam \respuesta[0]~I .ddio_mode = "none";
defparam \respuesta[0]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[0]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[0]~I .dqs_out_mode = "none";
defparam \respuesta[0]~I .inclk_input = "normal";
defparam \respuesta[0]~I .input_async_reset = "none";
defparam \respuesta[0]~I .input_power_up = "low";
defparam \respuesta[0]~I .input_register_mode = "none";
defparam \respuesta[0]~I .input_sync_reset = "none";
defparam \respuesta[0]~I .oe_async_reset = "none";
defparam \respuesta[0]~I .oe_power_up = "low";
defparam \respuesta[0]~I .oe_register_mode = "none";
defparam \respuesta[0]~I .oe_sync_reset = "none";
defparam \respuesta[0]~I .operation_mode = "output";
defparam \respuesta[0]~I .output_async_reset = "none";
defparam \respuesta[0]~I .output_power_up = "low";
defparam \respuesta[0]~I .output_register_mode = "none";
defparam \respuesta[0]~I .output_sync_reset = "none";
defparam \respuesta[0]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[0]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \respuesta[1]~I (
	.datain(\salir|salida[1]~1_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[1]));
// synopsys translate_off
defparam \respuesta[1]~I .ddio_mode = "none";
defparam \respuesta[1]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[1]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[1]~I .dqs_out_mode = "none";
defparam \respuesta[1]~I .inclk_input = "normal";
defparam \respuesta[1]~I .input_async_reset = "none";
defparam \respuesta[1]~I .input_power_up = "low";
defparam \respuesta[1]~I .input_register_mode = "none";
defparam \respuesta[1]~I .input_sync_reset = "none";
defparam \respuesta[1]~I .oe_async_reset = "none";
defparam \respuesta[1]~I .oe_power_up = "low";
defparam \respuesta[1]~I .oe_register_mode = "none";
defparam \respuesta[1]~I .oe_sync_reset = "none";
defparam \respuesta[1]~I .operation_mode = "output";
defparam \respuesta[1]~I .output_async_reset = "none";
defparam \respuesta[1]~I .output_power_up = "low";
defparam \respuesta[1]~I .output_register_mode = "none";
defparam \respuesta[1]~I .output_sync_reset = "none";
defparam \respuesta[1]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[1]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \respuesta[2]~I (
	.datain(\salir|salida[2]~2_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[2]));
// synopsys translate_off
defparam \respuesta[2]~I .ddio_mode = "none";
defparam \respuesta[2]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[2]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[2]~I .dqs_out_mode = "none";
defparam \respuesta[2]~I .inclk_input = "normal";
defparam \respuesta[2]~I .input_async_reset = "none";
defparam \respuesta[2]~I .input_power_up = "low";
defparam \respuesta[2]~I .input_register_mode = "none";
defparam \respuesta[2]~I .input_sync_reset = "none";
defparam \respuesta[2]~I .oe_async_reset = "none";
defparam \respuesta[2]~I .oe_power_up = "low";
defparam \respuesta[2]~I .oe_register_mode = "none";
defparam \respuesta[2]~I .oe_sync_reset = "none";
defparam \respuesta[2]~I .operation_mode = "output";
defparam \respuesta[2]~I .output_async_reset = "none";
defparam \respuesta[2]~I .output_power_up = "low";
defparam \respuesta[2]~I .output_register_mode = "none";
defparam \respuesta[2]~I .output_sync_reset = "none";
defparam \respuesta[2]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[2]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[3]~I (
	.datain(\salir|salida[3]~3_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[3]));
// synopsys translate_off
defparam \respuesta[3]~I .ddio_mode = "none";
defparam \respuesta[3]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[3]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[3]~I .dqs_out_mode = "none";
defparam \respuesta[3]~I .inclk_input = "normal";
defparam \respuesta[3]~I .input_async_reset = "none";
defparam \respuesta[3]~I .input_power_up = "low";
defparam \respuesta[3]~I .input_register_mode = "none";
defparam \respuesta[3]~I .input_sync_reset = "none";
defparam \respuesta[3]~I .oe_async_reset = "none";
defparam \respuesta[3]~I .oe_power_up = "low";
defparam \respuesta[3]~I .oe_register_mode = "none";
defparam \respuesta[3]~I .oe_sync_reset = "none";
defparam \respuesta[3]~I .operation_mode = "output";
defparam \respuesta[3]~I .output_async_reset = "none";
defparam \respuesta[3]~I .output_power_up = "low";
defparam \respuesta[3]~I .output_register_mode = "none";
defparam \respuesta[3]~I .output_sync_reset = "none";
defparam \respuesta[3]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[3]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \respuesta[4]~I (
	.datain(\salir|salida[4]~4_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[4]));
// synopsys translate_off
defparam \respuesta[4]~I .ddio_mode = "none";
defparam \respuesta[4]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[4]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[4]~I .dqs_out_mode = "none";
defparam \respuesta[4]~I .inclk_input = "normal";
defparam \respuesta[4]~I .input_async_reset = "none";
defparam \respuesta[4]~I .input_power_up = "low";
defparam \respuesta[4]~I .input_register_mode = "none";
defparam \respuesta[4]~I .input_sync_reset = "none";
defparam \respuesta[4]~I .oe_async_reset = "none";
defparam \respuesta[4]~I .oe_power_up = "low";
defparam \respuesta[4]~I .oe_register_mode = "none";
defparam \respuesta[4]~I .oe_sync_reset = "none";
defparam \respuesta[4]~I .operation_mode = "output";
defparam \respuesta[4]~I .output_async_reset = "none";
defparam \respuesta[4]~I .output_power_up = "low";
defparam \respuesta[4]~I .output_register_mode = "none";
defparam \respuesta[4]~I .output_sync_reset = "none";
defparam \respuesta[4]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[4]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \respuesta[5]~I (
	.datain(\salir|salida[5]~5_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[5]));
// synopsys translate_off
defparam \respuesta[5]~I .ddio_mode = "none";
defparam \respuesta[5]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[5]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[5]~I .dqs_out_mode = "none";
defparam \respuesta[5]~I .inclk_input = "normal";
defparam \respuesta[5]~I .input_async_reset = "none";
defparam \respuesta[5]~I .input_power_up = "low";
defparam \respuesta[5]~I .input_register_mode = "none";
defparam \respuesta[5]~I .input_sync_reset = "none";
defparam \respuesta[5]~I .oe_async_reset = "none";
defparam \respuesta[5]~I .oe_power_up = "low";
defparam \respuesta[5]~I .oe_register_mode = "none";
defparam \respuesta[5]~I .oe_sync_reset = "none";
defparam \respuesta[5]~I .operation_mode = "output";
defparam \respuesta[5]~I .output_async_reset = "none";
defparam \respuesta[5]~I .output_power_up = "low";
defparam \respuesta[5]~I .output_register_mode = "none";
defparam \respuesta[5]~I .output_sync_reset = "none";
defparam \respuesta[5]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[5]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \respuesta[6]~I (
	.datain(\salir|salida[6]~6_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[6]));
// synopsys translate_off
defparam \respuesta[6]~I .ddio_mode = "none";
defparam \respuesta[6]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[6]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[6]~I .dqs_out_mode = "none";
defparam \respuesta[6]~I .inclk_input = "normal";
defparam \respuesta[6]~I .input_async_reset = "none";
defparam \respuesta[6]~I .input_power_up = "low";
defparam \respuesta[6]~I .input_register_mode = "none";
defparam \respuesta[6]~I .input_sync_reset = "none";
defparam \respuesta[6]~I .oe_async_reset = "none";
defparam \respuesta[6]~I .oe_power_up = "low";
defparam \respuesta[6]~I .oe_register_mode = "none";
defparam \respuesta[6]~I .oe_sync_reset = "none";
defparam \respuesta[6]~I .operation_mode = "output";
defparam \respuesta[6]~I .output_async_reset = "none";
defparam \respuesta[6]~I .output_power_up = "low";
defparam \respuesta[6]~I .output_register_mode = "none";
defparam \respuesta[6]~I .output_sync_reset = "none";
defparam \respuesta[6]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[6]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[7]~I (
	.datain(\salir|salida[7]~7_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[7]));
// synopsys translate_off
defparam \respuesta[7]~I .ddio_mode = "none";
defparam \respuesta[7]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[7]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[7]~I .dqs_out_mode = "none";
defparam \respuesta[7]~I .inclk_input = "normal";
defparam \respuesta[7]~I .input_async_reset = "none";
defparam \respuesta[7]~I .input_power_up = "low";
defparam \respuesta[7]~I .input_register_mode = "none";
defparam \respuesta[7]~I .input_sync_reset = "none";
defparam \respuesta[7]~I .oe_async_reset = "none";
defparam \respuesta[7]~I .oe_power_up = "low";
defparam \respuesta[7]~I .oe_register_mode = "none";
defparam \respuesta[7]~I .oe_sync_reset = "none";
defparam \respuesta[7]~I .operation_mode = "output";
defparam \respuesta[7]~I .output_async_reset = "none";
defparam \respuesta[7]~I .output_power_up = "low";
defparam \respuesta[7]~I .output_register_mode = "none";
defparam \respuesta[7]~I .output_sync_reset = "none";
defparam \respuesta[7]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[7]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[8]~I (
	.datain(\salir|salida[8]~8_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[8]));
// synopsys translate_off
defparam \respuesta[8]~I .ddio_mode = "none";
defparam \respuesta[8]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[8]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[8]~I .dqs_out_mode = "none";
defparam \respuesta[8]~I .inclk_input = "normal";
defparam \respuesta[8]~I .input_async_reset = "none";
defparam \respuesta[8]~I .input_power_up = "low";
defparam \respuesta[8]~I .input_register_mode = "none";
defparam \respuesta[8]~I .input_sync_reset = "none";
defparam \respuesta[8]~I .oe_async_reset = "none";
defparam \respuesta[8]~I .oe_power_up = "low";
defparam \respuesta[8]~I .oe_register_mode = "none";
defparam \respuesta[8]~I .oe_sync_reset = "none";
defparam \respuesta[8]~I .operation_mode = "output";
defparam \respuesta[8]~I .output_async_reset = "none";
defparam \respuesta[8]~I .output_power_up = "low";
defparam \respuesta[8]~I .output_register_mode = "none";
defparam \respuesta[8]~I .output_sync_reset = "none";
defparam \respuesta[8]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[8]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[9]~I (
	.datain(\salir|salida[9]~9_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[9]));
// synopsys translate_off
defparam \respuesta[9]~I .ddio_mode = "none";
defparam \respuesta[9]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[9]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[9]~I .dqs_out_mode = "none";
defparam \respuesta[9]~I .inclk_input = "normal";
defparam \respuesta[9]~I .input_async_reset = "none";
defparam \respuesta[9]~I .input_power_up = "low";
defparam \respuesta[9]~I .input_register_mode = "none";
defparam \respuesta[9]~I .input_sync_reset = "none";
defparam \respuesta[9]~I .oe_async_reset = "none";
defparam \respuesta[9]~I .oe_power_up = "low";
defparam \respuesta[9]~I .oe_register_mode = "none";
defparam \respuesta[9]~I .oe_sync_reset = "none";
defparam \respuesta[9]~I .operation_mode = "output";
defparam \respuesta[9]~I .output_async_reset = "none";
defparam \respuesta[9]~I .output_power_up = "low";
defparam \respuesta[9]~I .output_register_mode = "none";
defparam \respuesta[9]~I .output_sync_reset = "none";
defparam \respuesta[9]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[9]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[10]~I (
	.datain(\salir|salida[10]~10_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[10]));
// synopsys translate_off
defparam \respuesta[10]~I .ddio_mode = "none";
defparam \respuesta[10]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[10]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[10]~I .dqs_out_mode = "none";
defparam \respuesta[10]~I .inclk_input = "normal";
defparam \respuesta[10]~I .input_async_reset = "none";
defparam \respuesta[10]~I .input_power_up = "low";
defparam \respuesta[10]~I .input_register_mode = "none";
defparam \respuesta[10]~I .input_sync_reset = "none";
defparam \respuesta[10]~I .oe_async_reset = "none";
defparam \respuesta[10]~I .oe_power_up = "low";
defparam \respuesta[10]~I .oe_register_mode = "none";
defparam \respuesta[10]~I .oe_sync_reset = "none";
defparam \respuesta[10]~I .operation_mode = "output";
defparam \respuesta[10]~I .output_async_reset = "none";
defparam \respuesta[10]~I .output_power_up = "low";
defparam \respuesta[10]~I .output_register_mode = "none";
defparam \respuesta[10]~I .output_sync_reset = "none";
defparam \respuesta[10]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[10]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \respuesta[11]~I (
	.datain(\salir|salida[11]~11_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[11]));
// synopsys translate_off
defparam \respuesta[11]~I .ddio_mode = "none";
defparam \respuesta[11]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[11]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[11]~I .dqs_out_mode = "none";
defparam \respuesta[11]~I .inclk_input = "normal";
defparam \respuesta[11]~I .input_async_reset = "none";
defparam \respuesta[11]~I .input_power_up = "low";
defparam \respuesta[11]~I .input_register_mode = "none";
defparam \respuesta[11]~I .input_sync_reset = "none";
defparam \respuesta[11]~I .oe_async_reset = "none";
defparam \respuesta[11]~I .oe_power_up = "low";
defparam \respuesta[11]~I .oe_register_mode = "none";
defparam \respuesta[11]~I .oe_sync_reset = "none";
defparam \respuesta[11]~I .operation_mode = "output";
defparam \respuesta[11]~I .output_async_reset = "none";
defparam \respuesta[11]~I .output_power_up = "low";
defparam \respuesta[11]~I .output_register_mode = "none";
defparam \respuesta[11]~I .output_sync_reset = "none";
defparam \respuesta[11]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[11]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[12]~I (
	.datain(\salir|salida[12]~12_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[12]));
// synopsys translate_off
defparam \respuesta[12]~I .ddio_mode = "none";
defparam \respuesta[12]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[12]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[12]~I .dqs_out_mode = "none";
defparam \respuesta[12]~I .inclk_input = "normal";
defparam \respuesta[12]~I .input_async_reset = "none";
defparam \respuesta[12]~I .input_power_up = "low";
defparam \respuesta[12]~I .input_register_mode = "none";
defparam \respuesta[12]~I .input_sync_reset = "none";
defparam \respuesta[12]~I .oe_async_reset = "none";
defparam \respuesta[12]~I .oe_power_up = "low";
defparam \respuesta[12]~I .oe_register_mode = "none";
defparam \respuesta[12]~I .oe_sync_reset = "none";
defparam \respuesta[12]~I .operation_mode = "output";
defparam \respuesta[12]~I .output_async_reset = "none";
defparam \respuesta[12]~I .output_power_up = "low";
defparam \respuesta[12]~I .output_register_mode = "none";
defparam \respuesta[12]~I .output_sync_reset = "none";
defparam \respuesta[12]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[12]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[13]~I (
	.datain(\salir|salida[13]~13_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[13]));
// synopsys translate_off
defparam \respuesta[13]~I .ddio_mode = "none";
defparam \respuesta[13]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[13]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[13]~I .dqs_out_mode = "none";
defparam \respuesta[13]~I .inclk_input = "normal";
defparam \respuesta[13]~I .input_async_reset = "none";
defparam \respuesta[13]~I .input_power_up = "low";
defparam \respuesta[13]~I .input_register_mode = "none";
defparam \respuesta[13]~I .input_sync_reset = "none";
defparam \respuesta[13]~I .oe_async_reset = "none";
defparam \respuesta[13]~I .oe_power_up = "low";
defparam \respuesta[13]~I .oe_register_mode = "none";
defparam \respuesta[13]~I .oe_sync_reset = "none";
defparam \respuesta[13]~I .operation_mode = "output";
defparam \respuesta[13]~I .output_async_reset = "none";
defparam \respuesta[13]~I .output_power_up = "low";
defparam \respuesta[13]~I .output_register_mode = "none";
defparam \respuesta[13]~I .output_sync_reset = "none";
defparam \respuesta[13]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[13]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \respuesta[14]~I (
	.datain(\salir|salida[14]~14_combout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(respuesta[14]));
// synopsys translate_off
defparam \respuesta[14]~I .ddio_mode = "none";
defparam \respuesta[14]~I .ddioinclk_input = "negated_inclk";
defparam \respuesta[14]~I .dqs_delay_buffer_mode = "none";
defparam \respuesta[14]~I .dqs_out_mode = "none";
defparam \respuesta[14]~I .inclk_input = "normal";
defparam \respuesta[14]~I .input_async_reset = "none";
defparam \respuesta[14]~I .input_power_up = "low";
defparam \respuesta[14]~I .input_register_mode = "none";
defparam \respuesta[14]~I .input_sync_reset = "none";
defparam \respuesta[14]~I .oe_async_reset = "none";
defparam \respuesta[14]~I .oe_power_up = "low";
defparam \respuesta[14]~I .oe_register_mode = "none";
defparam \respuesta[14]~I .oe_sync_reset = "none";
defparam \respuesta[14]~I .operation_mode = "output";
defparam \respuesta[14]~I .output_async_reset = "none";
defparam \respuesta[14]~I .output_power_up = "low";
defparam \respuesta[14]~I .output_register_mode = "none";
defparam \respuesta[14]~I .output_sync_reset = "none";
defparam \respuesta[14]~I .sim_dqs_delay_increment = 0;
defparam \respuesta[14]~I .sim_dqs_intrinsic_delay = 0;
defparam \respuesta[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

endmodule
