platform=xilinx_u50_gen3x16_xdma_201920_3
debug=1
save-temps=1

target=hw
link=1

[connectivity]
connect=io_clk_qsfp_refclka_00_clk_p:rtl_kernel_1_1/refclk_gt_p
connect=io_clk_qsfp_refclka_00_clk_n:rtl_kernel_1_1/refclk_gt_n
connect=rtl_kernel_1_1/qsfp28_rx_p:io_gt_qsfp_00_grx_p
connect=rtl_kernel_1_1/qsfp28_rx_n:io_gt_qsfp_00_grx_n
connect=rtl_kernel_1_1/qsfp28_tx_p:io_gt_qsfp_00_gtx_p
connect=rtl_kernel_1_1/qsfp28_tx_n:io_gt_qsfp_00_gtx_n

[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=../src/set_pins.tcl