---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: C:\Users\Mustafa\Desktop\DDVY\classes
simulations:
  - name: sim
    options: |
      -top sv_class_ex sv_class_ex.sv
source_files:
  - language: verilog
    path: sv_class_ex.sv
library_search_paths:
  - $STD_LIBS\ieee93
