# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/QuartusPrime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/registerFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/programCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/OR_GATE_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/OR_GATE_3.v 
# -- Compiling module OR_GATE_3
# 
# Top level modules:
# 	OR_GATE_3
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/mux3to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/mux3to1.v 
# -- Compiling module mux3to1
# 
# Top level modules:
# 	mux3to1
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/controlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/controlUnit.v 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/ANDGate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:28 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/ANDGate.v 
# -- Compiling module ANDGate
# 
# Top level modules:
# 	ANDGate
# End time: 02:36:28 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:29 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:36:29 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:29 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 02:36:29 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/instructionMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:29 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/instructionMemory.v 
# -- Compiling module instructionMemory
# 
# Top level modules:
# 	instructionMemory
# End time: 02:36:29 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/dataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:29 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/dataMemory.v 
# -- Compiling module dataMemory
# 
# Top level modules:
# 	dataMemory
# End time: 02:36:29 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/XNOR_GATE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:29 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/XNOR_GATE.v 
# -- Compiling module XNOR_GATE
# 
# Top level modules:
# 	XNOR_GATE
# End time: 02:36:29 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Windows/Desktop/SingleCycle {C:/Users/Windows/Desktop/SingleCycle/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:36:29 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Windows/Desktop/SingleCycle" C:/Users/Windows/Desktop/SingleCycle/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:36:29 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:36:29 on Nov 17,2024
# Loading work.testbench
# Loading work.processor
# Loading work.programCounter
# Loading work.adder
# Loading work.instructionMemory
# Loading altera_mf_ver.altsyncram
# Loading work.controlUnit
# Loading work.mux3to1
# Loading work.registerFile
# Loading work.SignExtender
# Loading work.mux2x1
# Loading work.ALU
# Loading work.OR_GATE_3
# Loading work.ANDGate
# Loading work.XNOR_GATE
# Loading work.dataMemory
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'in3'. The port definition is at: C:/Users/Windows/Desktop/SingleCycle/OR_GATE_3.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/lw_sw_check File: C:/Users/Windows/Desktop/SingleCycle/processor.v Line: 49
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 sec
# ** Note: $stop    : C:/Users/Windows/Desktop/SingleCycle/testbench.v(12)
#    Time: 2004 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/Windows/Desktop/SingleCycle/testbench.v line 12
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'in3'. The port definition is at: C:/Users/Windows/Desktop/SingleCycle/OR_GATE_3.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/lw_sw_check File: C:/Users/Windows/Desktop/SingleCycle/processor.v Line: 49
add wave -position insertpoint  \
sim:/testbench/uut/mem_flag
add wave -position insertpoint  \
sim:/testbench/uut/memory_out_of_bound_checked
run -all
# ** Note: $stop    : C:/Users/Windows/Desktop/SingleCycle/testbench.v(12)
#    Time: 2004 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/Windows/Desktop/SingleCycle/testbench.v line 12
do C:/Users/Windows/Desktop/SingleCycle/simulation/modelsim/wave.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'in3'. The port definition is at: C:/Users/Windows/Desktop/SingleCycle/OR_GATE_3.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/lw_sw_check File: C:/Users/Windows/Desktop/SingleCycle/processor.v Line: 49
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Windows/Desktop/SingleCycle/testbench.v(12)
#    Time: 2004 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/Windows/Desktop/SingleCycle/testbench.v line 12
# End time: 02:38:06 on Nov 17,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
