library ieee;
use ieee.std_logic_1164.all;
-- write the Flipflops packege declaration

entity Sequence_generator_stru_dataflow is
port (reset,clock: in std_logic;
y:out std_logic_vector(2 downto 0));
end entity Sequence_generator_stru_dataflow;

architecture struct of Sequence_generator_stru_dataflow is 
signal D :std_logic_vector(2 downto 0); -- D flip flop inputs
signal Q:std_logic_vector(2 downto 0);  -- D flip flop outputs
begin

-- write the eqations in dataflow  e.g z=a+bc written z<= a or (b and c)
D(2)<=;

D(1)<= ;

D(0)<=;
                                                                                                      
y(2 downto 0)<= ;                                                                                    

--Q0
dff_0  : dff_reset port map(); 

--Q1
dff_1  : dff_set port map();

--Q2
dff_2  : dff_set port map();
end struct;                                                                                                   