library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 12
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5396_o : std_logic;
  signal n5397_o : std_logic;
  signal n5398_o : std_logic;
  signal n5399_o : std_logic;
  signal n5400_o : std_logic;
  signal n5401_o : std_logic;
  signal n5402_o : std_logic;
  signal n5403_o : std_logic;
  signal n5404_o : std_logic;
  signal n5405_o : std_logic_vector (2 downto 0);
begin
  o <= n5405_o;
  -- vhdl_source/peres.vhdl:13:17
  n5396_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5397_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5398_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5399_o <= n5397_o xor n5398_o;
  -- vhdl_source/peres.vhdl:15:17
  n5400_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5401_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5402_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5403_o <= n5401_o and n5402_o;
  -- vhdl_source/peres.vhdl:15:21
  n5404_o <= n5400_o xor n5403_o;
  n5405_o <= n5396_o & n5399_o & n5404_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n4457_o : std_logic;
  signal n4458_o : std_logic;
  signal n4459_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4460 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4463_o : std_logic;
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic;
  signal n4467_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4468 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic;
  signal n4475_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4476 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic;
  signal n4483_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4484 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4487_o : std_logic;
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic;
  signal n4491_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4492 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic;
  signal n4498_o : std_logic;
  signal n4499_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4500 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4503_o : std_logic;
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic;
  signal n4507_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4508 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic;
  signal n4515_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4516 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4519_o : std_logic;
  signal n4520_o : std_logic;
  signal n4521_o : std_logic;
  signal n4522_o : std_logic;
  signal n4523_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4524 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic;
  signal n4531_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4532 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4535_o : std_logic;
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4540 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4543_o : std_logic;
  signal n4544_o : std_logic;
  signal n4545_o : std_logic;
  signal n4546_o : std_logic;
  signal n4547_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4548 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4551_o : std_logic;
  signal n4552_o : std_logic;
  signal n4553_o : std_logic;
  signal n4554_o : std_logic;
  signal n4555_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4556 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4559_o : std_logic;
  signal n4560_o : std_logic;
  signal n4561_o : std_logic;
  signal n4562_o : std_logic;
  signal n4563_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4564 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4567_o : std_logic;
  signal n4568_o : std_logic;
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4572 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4575_o : std_logic;
  signal n4576_o : std_logic;
  signal n4577_o : std_logic;
  signal n4578_o : std_logic;
  signal n4579_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4580 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4583_o : std_logic;
  signal n4584_o : std_logic;
  signal n4585_o : std_logic;
  signal n4586_o : std_logic;
  signal n4587_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n4588 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4591_o : std_logic;
  signal n4592_o : std_logic;
  signal n4593_o : std_logic;
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic;
  signal n4599_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n4600 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4608 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4611_o : std_logic;
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4616 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic;
  signal n4623_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4624 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic;
  signal n4631_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4632 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4640 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4643_o : std_logic;
  signal n4644_o : std_logic;
  signal n4645_o : std_logic;
  signal n4646_o : std_logic;
  signal n4647_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4648 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4651_o : std_logic;
  signal n4652_o : std_logic;
  signal n4653_o : std_logic;
  signal n4654_o : std_logic;
  signal n4655_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4656 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic;
  signal n4662_o : std_logic;
  signal n4663_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4664 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4667_o : std_logic;
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic;
  signal n4671_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4672 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4675_o : std_logic;
  signal n4676_o : std_logic;
  signal n4677_o : std_logic;
  signal n4678_o : std_logic;
  signal n4679_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4680 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4683_o : std_logic;
  signal n4684_o : std_logic;
  signal n4685_o : std_logic;
  signal n4686_o : std_logic;
  signal n4687_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4688 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic;
  signal n4694_o : std_logic;
  signal n4695_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4696 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4699_o : std_logic;
  signal n4700_o : std_logic;
  signal n4701_o : std_logic;
  signal n4702_o : std_logic;
  signal n4703_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4704 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4707_o : std_logic;
  signal n4708_o : std_logic;
  signal n4709_o : std_logic;
  signal n4710_o : std_logic;
  signal n4711_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4712 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4715_o : std_logic;
  signal n4716_o : std_logic;
  signal n4717_o : std_logic;
  signal n4718_o : std_logic;
  signal n4719_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4720 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic_vector (1 downto 0);
  signal n4726_o : std_logic;
  signal n4727_o : std_logic;
  signal n4728_o : std_logic;
  signal n4729_o : std_logic_vector (1 downto 0);
  signal n4730_o : std_logic;
  signal n4731_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4732 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic;
  signal n4740_o : std_logic_vector (1 downto 0);
  signal n4741_o : std_logic;
  signal n4742_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4743 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic;
  signal n4750_o : std_logic;
  signal n4751_o : std_logic_vector (1 downto 0);
  signal n4752_o : std_logic;
  signal n4753_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4754 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4757_o : std_logic;
  signal n4758_o : std_logic;
  signal n4759_o : std_logic;
  signal n4760_o : std_logic;
  signal n4761_o : std_logic;
  signal n4762_o : std_logic_vector (1 downto 0);
  signal n4763_o : std_logic;
  signal n4764_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4765 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4768_o : std_logic;
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic;
  signal n4772_o : std_logic;
  signal n4773_o : std_logic_vector (1 downto 0);
  signal n4774_o : std_logic;
  signal n4775_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4776 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic;
  signal n4782_o : std_logic;
  signal n4783_o : std_logic;
  signal n4784_o : std_logic_vector (1 downto 0);
  signal n4785_o : std_logic;
  signal n4786_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4787 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4790_o : std_logic;
  signal n4791_o : std_logic;
  signal n4792_o : std_logic;
  signal n4793_o : std_logic;
  signal n4794_o : std_logic;
  signal n4795_o : std_logic_vector (1 downto 0);
  signal n4796_o : std_logic;
  signal n4797_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4798 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4801_o : std_logic;
  signal n4802_o : std_logic;
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic;
  signal n4806_o : std_logic_vector (1 downto 0);
  signal n4807_o : std_logic;
  signal n4808_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4809 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4812_o : std_logic;
  signal n4813_o : std_logic;
  signal n4814_o : std_logic;
  signal n4815_o : std_logic;
  signal n4816_o : std_logic;
  signal n4817_o : std_logic_vector (1 downto 0);
  signal n4818_o : std_logic;
  signal n4819_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4820 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4823_o : std_logic;
  signal n4824_o : std_logic;
  signal n4825_o : std_logic;
  signal n4826_o : std_logic;
  signal n4827_o : std_logic;
  signal n4828_o : std_logic_vector (1 downto 0);
  signal n4829_o : std_logic;
  signal n4830_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4831 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4834_o : std_logic;
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic;
  signal n4838_o : std_logic;
  signal n4839_o : std_logic_vector (1 downto 0);
  signal n4840_o : std_logic;
  signal n4841_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4842 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4845_o : std_logic;
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic;
  signal n4849_o : std_logic;
  signal n4850_o : std_logic_vector (1 downto 0);
  signal n4851_o : std_logic;
  signal n4852_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4853 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4856_o : std_logic;
  signal n4857_o : std_logic;
  signal n4858_o : std_logic;
  signal n4859_o : std_logic;
  signal n4860_o : std_logic;
  signal n4861_o : std_logic_vector (1 downto 0);
  signal n4862_o : std_logic;
  signal n4863_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4864 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4867_o : std_logic;
  signal n4868_o : std_logic;
  signal n4869_o : std_logic;
  signal n4870_o : std_logic;
  signal n4871_o : std_logic;
  signal n4872_o : std_logic_vector (1 downto 0);
  signal n4873_o : std_logic;
  signal n4874_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4875 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4878_o : std_logic;
  signal n4879_o : std_logic;
  signal n4880_o : std_logic;
  signal n4881_o : std_logic;
  signal n4882_o : std_logic;
  signal n4883_o : std_logic_vector (1 downto 0);
  signal n4884_o : std_logic;
  signal n4885_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4886 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4889_o : std_logic;
  signal n4890_o : std_logic;
  signal n4891_o : std_logic;
  signal n4892_o : std_logic;
  signal n4893_o : std_logic;
  signal n4894_o : std_logic_vector (1 downto 0);
  signal n4895_o : std_logic;
  signal n4896_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4897 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4900_o : std_logic;
  signal n4901_o : std_logic;
  signal n4902_o : std_logic;
  signal n4903_o : std_logic;
  signal n4904_o : std_logic;
  signal n4905_o : std_logic_vector (1 downto 0);
  signal n4906_o : std_logic;
  signal n4907_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n4908 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4911_o : std_logic;
  signal n4912_o : std_logic;
  signal n4913_o : std_logic;
  signal n4914_o : std_logic;
  signal n4915_o : std_logic;
  signal n4916_o : std_logic;
  signal n4917_o : std_logic;
  signal n4918_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4919 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4922_o : std_logic;
  signal n4923_o : std_logic;
  signal n4924_o : std_logic;
  signal n4925_o : std_logic;
  signal n4926_o : std_logic_vector (1 downto 0);
  signal n4927_o : std_logic;
  signal n4928_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n4929 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4932_o : std_logic;
  signal n4933_o : std_logic;
  signal n4934_o : std_logic;
  signal n4935_o : std_logic;
  signal n4936_o : std_logic;
  signal n4937_o : std_logic_vector (1 downto 0);
  signal n4938_o : std_logic;
  signal n4939_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4940 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4943_o : std_logic;
  signal n4944_o : std_logic;
  signal n4945_o : std_logic;
  signal n4946_o : std_logic;
  signal n4947_o : std_logic;
  signal n4948_o : std_logic_vector (1 downto 0);
  signal n4949_o : std_logic;
  signal n4950_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4951 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4954_o : std_logic;
  signal n4955_o : std_logic;
  signal n4956_o : std_logic;
  signal n4957_o : std_logic;
  signal n4958_o : std_logic;
  signal n4959_o : std_logic_vector (1 downto 0);
  signal n4960_o : std_logic;
  signal n4961_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4962 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4965_o : std_logic;
  signal n4966_o : std_logic;
  signal n4967_o : std_logic;
  signal n4968_o : std_logic;
  signal n4969_o : std_logic;
  signal n4970_o : std_logic_vector (1 downto 0);
  signal n4971_o : std_logic;
  signal n4972_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4973 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4976_o : std_logic;
  signal n4977_o : std_logic;
  signal n4978_o : std_logic;
  signal n4979_o : std_logic;
  signal n4980_o : std_logic;
  signal n4981_o : std_logic_vector (1 downto 0);
  signal n4982_o : std_logic;
  signal n4983_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4984 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4987_o : std_logic;
  signal n4988_o : std_logic;
  signal n4989_o : std_logic;
  signal n4990_o : std_logic;
  signal n4991_o : std_logic;
  signal n4992_o : std_logic_vector (1 downto 0);
  signal n4993_o : std_logic;
  signal n4994_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4995 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4998_o : std_logic;
  signal n4999_o : std_logic;
  signal n5000_o : std_logic;
  signal n5001_o : std_logic;
  signal n5002_o : std_logic;
  signal n5003_o : std_logic_vector (1 downto 0);
  signal n5004_o : std_logic;
  signal n5005_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n5006 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5009_o : std_logic;
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic;
  signal n5013_o : std_logic;
  signal n5014_o : std_logic_vector (1 downto 0);
  signal n5015_o : std_logic;
  signal n5016_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n5017 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5020_o : std_logic;
  signal n5021_o : std_logic;
  signal n5022_o : std_logic;
  signal n5023_o : std_logic;
  signal n5024_o : std_logic;
  signal n5025_o : std_logic_vector (1 downto 0);
  signal n5026_o : std_logic;
  signal n5027_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n5028 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5031_o : std_logic;
  signal n5032_o : std_logic;
  signal n5033_o : std_logic;
  signal n5034_o : std_logic;
  signal n5035_o : std_logic;
  signal n5036_o : std_logic_vector (1 downto 0);
  signal n5037_o : std_logic;
  signal n5038_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n5039 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5042_o : std_logic;
  signal n5043_o : std_logic;
  signal n5044_o : std_logic;
  signal n5045_o : std_logic;
  signal n5046_o : std_logic;
  signal n5047_o : std_logic_vector (1 downto 0);
  signal n5048_o : std_logic;
  signal n5049_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n5050 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5053_o : std_logic;
  signal n5054_o : std_logic;
  signal n5055_o : std_logic;
  signal n5056_o : std_logic;
  signal n5057_o : std_logic;
  signal n5058_o : std_logic_vector (1 downto 0);
  signal n5059_o : std_logic;
  signal n5060_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n5061 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5064_o : std_logic;
  signal n5065_o : std_logic;
  signal n5066_o : std_logic;
  signal n5067_o : std_logic;
  signal n5068_o : std_logic;
  signal n5069_o : std_logic_vector (1 downto 0);
  signal n5070_o : std_logic;
  signal n5071_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n5072 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5075_o : std_logic;
  signal n5076_o : std_logic;
  signal n5077_o : std_logic;
  signal n5078_o : std_logic;
  signal n5079_o : std_logic;
  signal n5080_o : std_logic_vector (1 downto 0);
  signal n5081_o : std_logic;
  signal n5082_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n5083 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5086_o : std_logic;
  signal n5087_o : std_logic;
  signal n5088_o : std_logic;
  signal n5089_o : std_logic;
  signal n5090_o : std_logic;
  signal n5091_o : std_logic_vector (1 downto 0);
  signal n5092_o : std_logic;
  signal n5093_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n5094 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5097_o : std_logic;
  signal n5098_o : std_logic;
  signal n5099_o : std_logic;
  signal n5100_o : std_logic;
  signal n5101_o : std_logic;
  signal n5102_o : std_logic_vector (1 downto 0);
  signal n5103_o : std_logic;
  signal n5104_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n5105 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5108_o : std_logic;
  signal n5109_o : std_logic;
  signal n5110_o : std_logic;
  signal n5111_o : std_logic;
  signal n5112_o : std_logic_vector (1 downto 0);
  signal n5113_o : std_logic;
  signal n5114_o : std_logic;
  signal n5115_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5116 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5119_o : std_logic;
  signal n5120_o : std_logic;
  signal n5121_o : std_logic;
  signal n5122_o : std_logic;
  signal n5123_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5124 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5127_o : std_logic;
  signal n5128_o : std_logic;
  signal n5129_o : std_logic;
  signal n5130_o : std_logic;
  signal n5131_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5132 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5135_o : std_logic;
  signal n5136_o : std_logic;
  signal n5137_o : std_logic;
  signal n5138_o : std_logic;
  signal n5139_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5140 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5143_o : std_logic;
  signal n5144_o : std_logic;
  signal n5145_o : std_logic;
  signal n5146_o : std_logic;
  signal n5147_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5148 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5151_o : std_logic;
  signal n5152_o : std_logic;
  signal n5153_o : std_logic;
  signal n5154_o : std_logic;
  signal n5155_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5156 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5159_o : std_logic;
  signal n5160_o : std_logic;
  signal n5161_o : std_logic;
  signal n5162_o : std_logic;
  signal n5163_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5164 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5167_o : std_logic;
  signal n5168_o : std_logic;
  signal n5169_o : std_logic;
  signal n5170_o : std_logic;
  signal n5171_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5172 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5175_o : std_logic;
  signal n5176_o : std_logic;
  signal n5177_o : std_logic;
  signal n5178_o : std_logic;
  signal n5179_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5180 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5183_o : std_logic;
  signal n5184_o : std_logic;
  signal n5185_o : std_logic;
  signal n5186_o : std_logic;
  signal n5187_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5188 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5191_o : std_logic;
  signal n5192_o : std_logic;
  signal n5193_o : std_logic;
  signal n5194_o : std_logic;
  signal n5195_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5196 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5199_o : std_logic;
  signal n5200_o : std_logic;
  signal n5201_o : std_logic;
  signal n5202_o : std_logic;
  signal n5203_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n5204 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5207_o : std_logic;
  signal n5208_o : std_logic;
  signal n5209_o : std_logic;
  signal n5210_o : std_logic;
  signal n5211_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n5212 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5215_o : std_logic;
  signal n5216_o : std_logic;
  signal n5217_o : std_logic;
  signal n5218_o : std_logic;
  signal n5219_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n5220 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5223_o : std_logic;
  signal n5224_o : std_logic;
  signal n5225_o : std_logic;
  signal n5226_o : std_logic;
  signal n5227_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n5228 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5231_o : std_logic;
  signal n5232_o : std_logic;
  signal n5233_o : std_logic;
  signal n5234_o : std_logic;
  signal n5235_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n5236 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5239_o : std_logic;
  signal n5240_o : std_logic;
  signal n5241_o : std_logic;
  signal n5242_o : std_logic;
  signal n5243_o : std_logic;
  signal n5244_o : std_logic;
  signal n5245_o : std_logic;
  signal n5246_o : std_logic;
  signal n5247_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5248 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5251_o : std_logic;
  signal n5252_o : std_logic;
  signal n5253_o : std_logic;
  signal n5254_o : std_logic;
  signal n5255_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5256 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5259_o : std_logic;
  signal n5260_o : std_logic;
  signal n5261_o : std_logic;
  signal n5262_o : std_logic;
  signal n5263_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5264 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5267_o : std_logic;
  signal n5268_o : std_logic;
  signal n5269_o : std_logic;
  signal n5270_o : std_logic;
  signal n5271_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5272 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5275_o : std_logic;
  signal n5276_o : std_logic;
  signal n5277_o : std_logic;
  signal n5278_o : std_logic;
  signal n5279_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5280 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5283_o : std_logic;
  signal n5284_o : std_logic;
  signal n5285_o : std_logic;
  signal n5286_o : std_logic;
  signal n5287_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5288 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5291_o : std_logic;
  signal n5292_o : std_logic;
  signal n5293_o : std_logic;
  signal n5294_o : std_logic;
  signal n5295_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5296 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5299_o : std_logic;
  signal n5300_o : std_logic;
  signal n5301_o : std_logic;
  signal n5302_o : std_logic;
  signal n5303_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5304 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5307_o : std_logic;
  signal n5308_o : std_logic;
  signal n5309_o : std_logic;
  signal n5310_o : std_logic;
  signal n5311_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5312 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5315_o : std_logic;
  signal n5316_o : std_logic;
  signal n5317_o : std_logic;
  signal n5318_o : std_logic;
  signal n5319_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5320 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5323_o : std_logic;
  signal n5324_o : std_logic;
  signal n5325_o : std_logic;
  signal n5326_o : std_logic;
  signal n5327_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5328 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5331_o : std_logic;
  signal n5332_o : std_logic;
  signal n5333_o : std_logic;
  signal n5334_o : std_logic;
  signal n5335_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5336 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5339_o : std_logic;
  signal n5340_o : std_logic;
  signal n5341_o : std_logic;
  signal n5342_o : std_logic;
  signal n5343_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5344 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5347_o : std_logic;
  signal n5348_o : std_logic;
  signal n5349_o : std_logic;
  signal n5350_o : std_logic;
  signal n5351_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5352 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5355_o : std_logic;
  signal n5356_o : std_logic;
  signal n5357_o : std_logic;
  signal n5358_o : std_logic;
  signal n5359_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5360 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5363_o : std_logic;
  signal n5364_o : std_logic;
  signal n5365_o : std_logic;
  signal n5366_o : std_logic;
  signal n5367_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5368 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5371_o : std_logic;
  signal n5372_o : std_logic;
  signal n5373_o : std_logic;
  signal n5374_o : std_logic;
  signal n5375_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n5376 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5379_o : std_logic;
  signal n5380_o : std_logic;
  signal n5381_o : std_logic_vector (17 downto 0);
  signal n5382_o : std_logic_vector (17 downto 0);
  signal n5383_o : std_logic_vector (17 downto 0);
  signal n5384_o : std_logic_vector (17 downto 0);
  signal n5385_o : std_logic_vector (17 downto 0);
  signal n5386_o : std_logic_vector (17 downto 0);
  signal n5387_o : std_logic_vector (17 downto 0);
  signal n5388_o : std_logic_vector (17 downto 0);
  signal n5389_o : std_logic_vector (17 downto 0);
  signal n5390_o : std_logic_vector (17 downto 0);
  signal n5391_o : std_logic_vector (17 downto 0);
  signal n5392_o : std_logic_vector (17 downto 0);
  signal n5393_o : std_logic_vector (17 downto 0);
  signal n5394_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5381_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5382_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5383_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5384_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5385_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5386_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5387_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5388_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5389_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5390_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5391_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5392_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5393_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5394_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4457_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4458_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4459_o <= n4457_o & n4458_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4460 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4459_o,
    o => gen1_n1_cnot1_j_o);
  n4463_o <= gen1_n1_cnot1_j_n4460 (1);
  n4464_o <= gen1_n1_cnot1_j_n4460 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4465_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4466_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4467_o <= n4465_o & n4466_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4468 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4467_o,
    o => gen1_n2_cnot1_j_o);
  n4471_o <= gen1_n2_cnot1_j_n4468 (1);
  n4472_o <= gen1_n2_cnot1_j_n4468 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4473_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4474_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4475_o <= n4473_o & n4474_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4476 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4475_o,
    o => gen1_n3_cnot1_j_o);
  n4479_o <= gen1_n3_cnot1_j_n4476 (1);
  n4480_o <= gen1_n3_cnot1_j_n4476 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4481_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4482_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4483_o <= n4481_o & n4482_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4484 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4483_o,
    o => gen1_n4_cnot1_j_o);
  n4487_o <= gen1_n4_cnot1_j_n4484 (1);
  n4488_o <= gen1_n4_cnot1_j_n4484 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4489_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4490_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4491_o <= n4489_o & n4490_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4492 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4491_o,
    o => gen1_n5_cnot1_j_o);
  n4495_o <= gen1_n5_cnot1_j_n4492 (1);
  n4496_o <= gen1_n5_cnot1_j_n4492 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4497_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4498_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4499_o <= n4497_o & n4498_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4500 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4499_o,
    o => gen1_n6_cnot1_j_o);
  n4503_o <= gen1_n6_cnot1_j_n4500 (1);
  n4504_o <= gen1_n6_cnot1_j_n4500 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4505_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4506_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4507_o <= n4505_o & n4506_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4508 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4507_o,
    o => gen1_n7_cnot1_j_o);
  n4511_o <= gen1_n7_cnot1_j_n4508 (1);
  n4512_o <= gen1_n7_cnot1_j_n4508 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4513_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4514_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4515_o <= n4513_o & n4514_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4516 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4515_o,
    o => gen1_n8_cnot1_j_o);
  n4519_o <= gen1_n8_cnot1_j_n4516 (1);
  n4520_o <= gen1_n8_cnot1_j_n4516 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4521_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4522_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4523_o <= n4521_o & n4522_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4524 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4523_o,
    o => gen1_n9_cnot1_j_o);
  n4527_o <= gen1_n9_cnot1_j_n4524 (1);
  n4528_o <= gen1_n9_cnot1_j_n4524 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4529_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4530_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4531_o <= n4529_o & n4530_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4532 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4531_o,
    o => gen1_n10_cnot1_j_o);
  n4535_o <= gen1_n10_cnot1_j_n4532 (1);
  n4536_o <= gen1_n10_cnot1_j_n4532 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4537_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4538_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4539_o <= n4537_o & n4538_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4540 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4539_o,
    o => gen1_n11_cnot1_j_o);
  n4543_o <= gen1_n11_cnot1_j_n4540 (1);
  n4544_o <= gen1_n11_cnot1_j_n4540 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4545_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4546_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4547_o <= n4545_o & n4546_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4548 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4547_o,
    o => gen1_n12_cnot1_j_o);
  n4551_o <= gen1_n12_cnot1_j_n4548 (1);
  n4552_o <= gen1_n12_cnot1_j_n4548 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4553_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4554_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4555_o <= n4553_o & n4554_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4556 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4555_o,
    o => gen1_n13_cnot1_j_o);
  n4559_o <= gen1_n13_cnot1_j_n4556 (1);
  n4560_o <= gen1_n13_cnot1_j_n4556 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4561_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4562_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4563_o <= n4561_o & n4562_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4564 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4563_o,
    o => gen1_n14_cnot1_j_o);
  n4567_o <= gen1_n14_cnot1_j_n4564 (1);
  n4568_o <= gen1_n14_cnot1_j_n4564 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4569_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4570_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4571_o <= n4569_o & n4570_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4572 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4571_o,
    o => gen1_n15_cnot1_j_o);
  n4575_o <= gen1_n15_cnot1_j_n4572 (1);
  n4576_o <= gen1_n15_cnot1_j_n4572 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4577_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4578_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4579_o <= n4577_o & n4578_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4580 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4579_o,
    o => gen1_n16_cnot1_j_o);
  n4583_o <= gen1_n16_cnot1_j_n4580 (1);
  n4584_o <= gen1_n16_cnot1_j_n4580 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4585_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4586_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4587_o <= n4585_o & n4586_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n4588 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n4587_o,
    o => gen1_n17_cnot1_j_o);
  n4591_o <= gen1_n17_cnot1_j_n4588 (1);
  n4592_o <= gen1_n17_cnot1_j_n4588 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4593_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4594_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4595_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4596_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4597_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4598_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4599_o <= n4597_o & n4598_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n4600 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n4599_o,
    o => gen2_n17_cnot2_j_o);
  n4603_o <= gen2_n17_cnot2_j_n4600 (1);
  n4604_o <= gen2_n17_cnot2_j_n4600 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4605_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4606_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4607_o <= n4605_o & n4606_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4608 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4607_o,
    o => gen2_n16_cnot2_j_o);
  n4611_o <= gen2_n16_cnot2_j_n4608 (1);
  n4612_o <= gen2_n16_cnot2_j_n4608 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4613_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4614_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4615_o <= n4613_o & n4614_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4616 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4615_o,
    o => gen2_n15_cnot2_j_o);
  n4619_o <= gen2_n15_cnot2_j_n4616 (1);
  n4620_o <= gen2_n15_cnot2_j_n4616 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4621_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4622_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4623_o <= n4621_o & n4622_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4624 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4623_o,
    o => gen2_n14_cnot2_j_o);
  n4627_o <= gen2_n14_cnot2_j_n4624 (1);
  n4628_o <= gen2_n14_cnot2_j_n4624 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4629_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4630_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4631_o <= n4629_o & n4630_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4632 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4631_o,
    o => gen2_n13_cnot2_j_o);
  n4635_o <= gen2_n13_cnot2_j_n4632 (1);
  n4636_o <= gen2_n13_cnot2_j_n4632 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4637_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4638_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4639_o <= n4637_o & n4638_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4640 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4639_o,
    o => gen2_n12_cnot2_j_o);
  n4643_o <= gen2_n12_cnot2_j_n4640 (1);
  n4644_o <= gen2_n12_cnot2_j_n4640 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4645_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4646_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4647_o <= n4645_o & n4646_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4648 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4647_o,
    o => gen2_n11_cnot2_j_o);
  n4651_o <= gen2_n11_cnot2_j_n4648 (1);
  n4652_o <= gen2_n11_cnot2_j_n4648 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4653_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4654_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4655_o <= n4653_o & n4654_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4656 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4655_o,
    o => gen2_n10_cnot2_j_o);
  n4659_o <= gen2_n10_cnot2_j_n4656 (1);
  n4660_o <= gen2_n10_cnot2_j_n4656 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4661_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4662_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4663_o <= n4661_o & n4662_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4664 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4663_o,
    o => gen2_n9_cnot2_j_o);
  n4667_o <= gen2_n9_cnot2_j_n4664 (1);
  n4668_o <= gen2_n9_cnot2_j_n4664 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4669_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4670_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4671_o <= n4669_o & n4670_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4672 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4671_o,
    o => gen2_n8_cnot2_j_o);
  n4675_o <= gen2_n8_cnot2_j_n4672 (1);
  n4676_o <= gen2_n8_cnot2_j_n4672 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4677_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4678_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4679_o <= n4677_o & n4678_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4680 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4679_o,
    o => gen2_n7_cnot2_j_o);
  n4683_o <= gen2_n7_cnot2_j_n4680 (1);
  n4684_o <= gen2_n7_cnot2_j_n4680 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4685_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4686_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4687_o <= n4685_o & n4686_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4688 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4687_o,
    o => gen2_n6_cnot2_j_o);
  n4691_o <= gen2_n6_cnot2_j_n4688 (1);
  n4692_o <= gen2_n6_cnot2_j_n4688 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4693_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4694_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4695_o <= n4693_o & n4694_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4696 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4695_o,
    o => gen2_n5_cnot2_j_o);
  n4699_o <= gen2_n5_cnot2_j_n4696 (1);
  n4700_o <= gen2_n5_cnot2_j_n4696 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4701_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4702_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4703_o <= n4701_o & n4702_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4704 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4703_o,
    o => gen2_n4_cnot2_j_o);
  n4707_o <= gen2_n4_cnot2_j_n4704 (1);
  n4708_o <= gen2_n4_cnot2_j_n4704 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4709_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4710_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4711_o <= n4709_o & n4710_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4712 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4711_o,
    o => gen2_n3_cnot2_j_o);
  n4715_o <= gen2_n3_cnot2_j_n4712 (1);
  n4716_o <= gen2_n3_cnot2_j_n4712 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4717_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4718_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4719_o <= n4717_o & n4718_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4720 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4719_o,
    o => gen2_n2_cnot2_j_o);
  n4723_o <= gen2_n2_cnot2_j_n4720 (1);
  n4724_o <= gen2_n2_cnot2_j_n4720 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4725_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4726_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4727_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4728_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4729_o <= n4727_o & n4728_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4730_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4731_o <= n4729_o & n4730_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4732 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4731_o,
    o => gen3_n1_ccnot3_j_o);
  n4735_o <= gen3_n1_ccnot3_j_n4732 (2);
  n4736_o <= gen3_n1_ccnot3_j_n4732 (1);
  n4737_o <= gen3_n1_ccnot3_j_n4732 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4738_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4739_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4740_o <= n4738_o & n4739_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4741_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4742_o <= n4740_o & n4741_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4743 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4742_o,
    o => gen3_n2_ccnot3_j_o);
  n4746_o <= gen3_n2_ccnot3_j_n4743 (2);
  n4747_o <= gen3_n2_ccnot3_j_n4743 (1);
  n4748_o <= gen3_n2_ccnot3_j_n4743 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4749_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4750_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4751_o <= n4749_o & n4750_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4752_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4753_o <= n4751_o & n4752_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4754 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4753_o,
    o => gen3_n3_ccnot3_j_o);
  n4757_o <= gen3_n3_ccnot3_j_n4754 (2);
  n4758_o <= gen3_n3_ccnot3_j_n4754 (1);
  n4759_o <= gen3_n3_ccnot3_j_n4754 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4760_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4761_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4762_o <= n4760_o & n4761_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4763_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4764_o <= n4762_o & n4763_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4765 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4764_o,
    o => gen3_n4_ccnot3_j_o);
  n4768_o <= gen3_n4_ccnot3_j_n4765 (2);
  n4769_o <= gen3_n4_ccnot3_j_n4765 (1);
  n4770_o <= gen3_n4_ccnot3_j_n4765 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4771_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4772_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4773_o <= n4771_o & n4772_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4774_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4775_o <= n4773_o & n4774_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4776 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4775_o,
    o => gen3_n5_ccnot3_j_o);
  n4779_o <= gen3_n5_ccnot3_j_n4776 (2);
  n4780_o <= gen3_n5_ccnot3_j_n4776 (1);
  n4781_o <= gen3_n5_ccnot3_j_n4776 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4782_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4783_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4784_o <= n4782_o & n4783_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4785_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4786_o <= n4784_o & n4785_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4787 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4786_o,
    o => gen3_n6_ccnot3_j_o);
  n4790_o <= gen3_n6_ccnot3_j_n4787 (2);
  n4791_o <= gen3_n6_ccnot3_j_n4787 (1);
  n4792_o <= gen3_n6_ccnot3_j_n4787 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4793_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4794_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4795_o <= n4793_o & n4794_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4796_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4797_o <= n4795_o & n4796_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4798 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4797_o,
    o => gen3_n7_ccnot3_j_o);
  n4801_o <= gen3_n7_ccnot3_j_n4798 (2);
  n4802_o <= gen3_n7_ccnot3_j_n4798 (1);
  n4803_o <= gen3_n7_ccnot3_j_n4798 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4804_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4805_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4806_o <= n4804_o & n4805_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4807_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4808_o <= n4806_o & n4807_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4809 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4808_o,
    o => gen3_n8_ccnot3_j_o);
  n4812_o <= gen3_n8_ccnot3_j_n4809 (2);
  n4813_o <= gen3_n8_ccnot3_j_n4809 (1);
  n4814_o <= gen3_n8_ccnot3_j_n4809 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4815_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4816_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4817_o <= n4815_o & n4816_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4818_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4819_o <= n4817_o & n4818_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4820 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4819_o,
    o => gen3_n9_ccnot3_j_o);
  n4823_o <= gen3_n9_ccnot3_j_n4820 (2);
  n4824_o <= gen3_n9_ccnot3_j_n4820 (1);
  n4825_o <= gen3_n9_ccnot3_j_n4820 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4826_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4827_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4828_o <= n4826_o & n4827_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4829_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4830_o <= n4828_o & n4829_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4831 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4830_o,
    o => gen3_n10_ccnot3_j_o);
  n4834_o <= gen3_n10_ccnot3_j_n4831 (2);
  n4835_o <= gen3_n10_ccnot3_j_n4831 (1);
  n4836_o <= gen3_n10_ccnot3_j_n4831 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4837_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4838_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4839_o <= n4837_o & n4838_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4840_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4841_o <= n4839_o & n4840_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4842 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4841_o,
    o => gen3_n11_ccnot3_j_o);
  n4845_o <= gen3_n11_ccnot3_j_n4842 (2);
  n4846_o <= gen3_n11_ccnot3_j_n4842 (1);
  n4847_o <= gen3_n11_ccnot3_j_n4842 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4848_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4849_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4850_o <= n4848_o & n4849_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4851_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4852_o <= n4850_o & n4851_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4853 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4852_o,
    o => gen3_n12_ccnot3_j_o);
  n4856_o <= gen3_n12_ccnot3_j_n4853 (2);
  n4857_o <= gen3_n12_ccnot3_j_n4853 (1);
  n4858_o <= gen3_n12_ccnot3_j_n4853 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4859_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4860_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4861_o <= n4859_o & n4860_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4862_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4863_o <= n4861_o & n4862_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4864 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4863_o,
    o => gen3_n13_ccnot3_j_o);
  n4867_o <= gen3_n13_ccnot3_j_n4864 (2);
  n4868_o <= gen3_n13_ccnot3_j_n4864 (1);
  n4869_o <= gen3_n13_ccnot3_j_n4864 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4870_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4871_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4872_o <= n4870_o & n4871_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4873_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4874_o <= n4872_o & n4873_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4875 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4874_o,
    o => gen3_n14_ccnot3_j_o);
  n4878_o <= gen3_n14_ccnot3_j_n4875 (2);
  n4879_o <= gen3_n14_ccnot3_j_n4875 (1);
  n4880_o <= gen3_n14_ccnot3_j_n4875 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4881_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4882_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4883_o <= n4881_o & n4882_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4884_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4885_o <= n4883_o & n4884_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4886 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4885_o,
    o => gen3_n15_ccnot3_j_o);
  n4889_o <= gen3_n15_ccnot3_j_n4886 (2);
  n4890_o <= gen3_n15_ccnot3_j_n4886 (1);
  n4891_o <= gen3_n15_ccnot3_j_n4886 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4892_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4893_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4894_o <= n4892_o & n4893_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4895_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4896_o <= n4894_o & n4895_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4897 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4896_o,
    o => gen3_n16_ccnot3_j_o);
  n4900_o <= gen3_n16_ccnot3_j_n4897 (2);
  n4901_o <= gen3_n16_ccnot3_j_n4897 (1);
  n4902_o <= gen3_n16_ccnot3_j_n4897 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4903_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4904_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4905_o <= n4903_o & n4904_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4906_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4907_o <= n4905_o & n4906_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n4908 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n4907_o,
    o => gen3_n17_ccnot3_j_o);
  n4911_o <= gen3_n17_ccnot3_j_n4908 (2);
  n4912_o <= gen3_n17_ccnot3_j_n4908 (1);
  n4913_o <= gen3_n17_ccnot3_j_n4908 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4914_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4915_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4916_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4917_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4918_o <= n4916_o & n4917_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4919 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4918_o,
    o => cnot_4_o);
  n4922_o <= cnot_4_n4919 (1);
  n4923_o <= cnot_4_n4919 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4924_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4925_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4926_o <= n4924_o & n4925_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4927_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4928_o <= n4926_o & n4927_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n4929 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n4928_o,
    o => gen4_n16_peres4_j_o);
  n4932_o <= gen4_n16_peres4_j_n4929 (2);
  n4933_o <= gen4_n16_peres4_j_n4929 (1);
  n4934_o <= gen4_n16_peres4_j_n4929 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4935_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4936_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4937_o <= n4935_o & n4936_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4938_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4939_o <= n4937_o & n4938_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4940 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4939_o,
    o => gen4_n15_peres4_j_o);
  n4943_o <= gen4_n15_peres4_j_n4940 (2);
  n4944_o <= gen4_n15_peres4_j_n4940 (1);
  n4945_o <= gen4_n15_peres4_j_n4940 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4946_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4947_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4948_o <= n4946_o & n4947_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4949_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4950_o <= n4948_o & n4949_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4951 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4950_o,
    o => gen4_n14_peres4_j_o);
  n4954_o <= gen4_n14_peres4_j_n4951 (2);
  n4955_o <= gen4_n14_peres4_j_n4951 (1);
  n4956_o <= gen4_n14_peres4_j_n4951 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4957_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4958_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4959_o <= n4957_o & n4958_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4960_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4961_o <= n4959_o & n4960_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4962 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4961_o,
    o => gen4_n13_peres4_j_o);
  n4965_o <= gen4_n13_peres4_j_n4962 (2);
  n4966_o <= gen4_n13_peres4_j_n4962 (1);
  n4967_o <= gen4_n13_peres4_j_n4962 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4968_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4969_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4970_o <= n4968_o & n4969_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4971_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4972_o <= n4970_o & n4971_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4973 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4972_o,
    o => gen4_n12_peres4_j_o);
  n4976_o <= gen4_n12_peres4_j_n4973 (2);
  n4977_o <= gen4_n12_peres4_j_n4973 (1);
  n4978_o <= gen4_n12_peres4_j_n4973 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4979_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4980_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4981_o <= n4979_o & n4980_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4982_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4983_o <= n4981_o & n4982_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4984 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4983_o,
    o => gen4_n11_peres4_j_o);
  n4987_o <= gen4_n11_peres4_j_n4984 (2);
  n4988_o <= gen4_n11_peres4_j_n4984 (1);
  n4989_o <= gen4_n11_peres4_j_n4984 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4990_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4991_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4992_o <= n4990_o & n4991_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4993_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4994_o <= n4992_o & n4993_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4995 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4994_o,
    o => gen4_n10_peres4_j_o);
  n4998_o <= gen4_n10_peres4_j_n4995 (2);
  n4999_o <= gen4_n10_peres4_j_n4995 (1);
  n5000_o <= gen4_n10_peres4_j_n4995 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5001_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5002_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5003_o <= n5001_o & n5002_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5004_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5005_o <= n5003_o & n5004_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n5006 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n5005_o,
    o => gen4_n9_peres4_j_o);
  n5009_o <= gen4_n9_peres4_j_n5006 (2);
  n5010_o <= gen4_n9_peres4_j_n5006 (1);
  n5011_o <= gen4_n9_peres4_j_n5006 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5012_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5013_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5014_o <= n5012_o & n5013_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5015_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5016_o <= n5014_o & n5015_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n5017 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n5016_o,
    o => gen4_n8_peres4_j_o);
  n5020_o <= gen4_n8_peres4_j_n5017 (2);
  n5021_o <= gen4_n8_peres4_j_n5017 (1);
  n5022_o <= gen4_n8_peres4_j_n5017 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5023_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5024_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5025_o <= n5023_o & n5024_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5026_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5027_o <= n5025_o & n5026_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n5028 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n5027_o,
    o => gen4_n7_peres4_j_o);
  n5031_o <= gen4_n7_peres4_j_n5028 (2);
  n5032_o <= gen4_n7_peres4_j_n5028 (1);
  n5033_o <= gen4_n7_peres4_j_n5028 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5034_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5035_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5036_o <= n5034_o & n5035_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5037_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5038_o <= n5036_o & n5037_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n5039 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n5038_o,
    o => gen4_n6_peres4_j_o);
  n5042_o <= gen4_n6_peres4_j_n5039 (2);
  n5043_o <= gen4_n6_peres4_j_n5039 (1);
  n5044_o <= gen4_n6_peres4_j_n5039 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5045_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5046_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5047_o <= n5045_o & n5046_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5048_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5049_o <= n5047_o & n5048_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n5050 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n5049_o,
    o => gen4_n5_peres4_j_o);
  n5053_o <= gen4_n5_peres4_j_n5050 (2);
  n5054_o <= gen4_n5_peres4_j_n5050 (1);
  n5055_o <= gen4_n5_peres4_j_n5050 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5056_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5057_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5058_o <= n5056_o & n5057_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5059_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5060_o <= n5058_o & n5059_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n5061 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n5060_o,
    o => gen4_n4_peres4_j_o);
  n5064_o <= gen4_n4_peres4_j_n5061 (2);
  n5065_o <= gen4_n4_peres4_j_n5061 (1);
  n5066_o <= gen4_n4_peres4_j_n5061 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5067_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5068_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5069_o <= n5067_o & n5068_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5070_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5071_o <= n5069_o & n5070_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n5072 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n5071_o,
    o => gen4_n3_peres4_j_o);
  n5075_o <= gen4_n3_peres4_j_n5072 (2);
  n5076_o <= gen4_n3_peres4_j_n5072 (1);
  n5077_o <= gen4_n3_peres4_j_n5072 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5078_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5079_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5080_o <= n5078_o & n5079_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5081_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5082_o <= n5080_o & n5081_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n5083 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n5082_o,
    o => gen4_n2_peres4_j_o);
  n5086_o <= gen4_n2_peres4_j_n5083 (2);
  n5087_o <= gen4_n2_peres4_j_n5083 (1);
  n5088_o <= gen4_n2_peres4_j_n5083 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5089_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5090_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5091_o <= n5089_o & n5090_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5092_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5093_o <= n5091_o & n5092_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n5094 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n5093_o,
    o => gen4_n1_peres4_j_o);
  n5097_o <= gen4_n1_peres4_j_n5094 (2);
  n5098_o <= gen4_n1_peres4_j_n5094 (1);
  n5099_o <= gen4_n1_peres4_j_n5094 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5100_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5101_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5102_o <= n5100_o & n5101_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5103_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5104_o <= n5102_o & n5103_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n5105 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n5104_o,
    o => gen4_n0_peres4_j_o);
  n5108_o <= gen4_n0_peres4_j_n5105 (2);
  n5109_o <= gen4_n0_peres4_j_n5105 (1);
  n5110_o <= gen4_n0_peres4_j_n5105 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5111_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5112_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5113_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5114_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5115_o <= n5113_o & n5114_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5116 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5115_o,
    o => gen5_n1_cnot5_j_o);
  n5119_o <= gen5_n1_cnot5_j_n5116 (1);
  n5120_o <= gen5_n1_cnot5_j_n5116 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5121_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5122_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5123_o <= n5121_o & n5122_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5124 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5123_o,
    o => gen5_n2_cnot5_j_o);
  n5127_o <= gen5_n2_cnot5_j_n5124 (1);
  n5128_o <= gen5_n2_cnot5_j_n5124 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5129_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5130_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5131_o <= n5129_o & n5130_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5132 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5131_o,
    o => gen5_n3_cnot5_j_o);
  n5135_o <= gen5_n3_cnot5_j_n5132 (1);
  n5136_o <= gen5_n3_cnot5_j_n5132 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5137_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5138_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5139_o <= n5137_o & n5138_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5140 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5139_o,
    o => gen5_n4_cnot5_j_o);
  n5143_o <= gen5_n4_cnot5_j_n5140 (1);
  n5144_o <= gen5_n4_cnot5_j_n5140 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5145_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5146_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5147_o <= n5145_o & n5146_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5148 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5147_o,
    o => gen5_n5_cnot5_j_o);
  n5151_o <= gen5_n5_cnot5_j_n5148 (1);
  n5152_o <= gen5_n5_cnot5_j_n5148 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5153_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5154_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5155_o <= n5153_o & n5154_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5156 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5155_o,
    o => gen5_n6_cnot5_j_o);
  n5159_o <= gen5_n6_cnot5_j_n5156 (1);
  n5160_o <= gen5_n6_cnot5_j_n5156 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5161_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5162_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5163_o <= n5161_o & n5162_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5164 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5163_o,
    o => gen5_n7_cnot5_j_o);
  n5167_o <= gen5_n7_cnot5_j_n5164 (1);
  n5168_o <= gen5_n7_cnot5_j_n5164 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5169_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5170_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5171_o <= n5169_o & n5170_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5172 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5171_o,
    o => gen5_n8_cnot5_j_o);
  n5175_o <= gen5_n8_cnot5_j_n5172 (1);
  n5176_o <= gen5_n8_cnot5_j_n5172 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5177_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5178_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5179_o <= n5177_o & n5178_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5180 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5179_o,
    o => gen5_n9_cnot5_j_o);
  n5183_o <= gen5_n9_cnot5_j_n5180 (1);
  n5184_o <= gen5_n9_cnot5_j_n5180 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5185_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5186_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5187_o <= n5185_o & n5186_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5188 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5187_o,
    o => gen5_n10_cnot5_j_o);
  n5191_o <= gen5_n10_cnot5_j_n5188 (1);
  n5192_o <= gen5_n10_cnot5_j_n5188 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5193_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5194_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5195_o <= n5193_o & n5194_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5196 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5195_o,
    o => gen5_n11_cnot5_j_o);
  n5199_o <= gen5_n11_cnot5_j_n5196 (1);
  n5200_o <= gen5_n11_cnot5_j_n5196 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5201_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5202_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5203_o <= n5201_o & n5202_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n5204 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n5203_o,
    o => gen5_n12_cnot5_j_o);
  n5207_o <= gen5_n12_cnot5_j_n5204 (1);
  n5208_o <= gen5_n12_cnot5_j_n5204 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5209_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5210_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5211_o <= n5209_o & n5210_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n5212 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n5211_o,
    o => gen5_n13_cnot5_j_o);
  n5215_o <= gen5_n13_cnot5_j_n5212 (1);
  n5216_o <= gen5_n13_cnot5_j_n5212 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5217_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5218_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5219_o <= n5217_o & n5218_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n5220 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n5219_o,
    o => gen5_n14_cnot5_j_o);
  n5223_o <= gen5_n14_cnot5_j_n5220 (1);
  n5224_o <= gen5_n14_cnot5_j_n5220 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5225_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5226_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5227_o <= n5225_o & n5226_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n5228 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n5227_o,
    o => gen5_n15_cnot5_j_o);
  n5231_o <= gen5_n15_cnot5_j_n5228 (1);
  n5232_o <= gen5_n15_cnot5_j_n5228 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5233_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5234_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5235_o <= n5233_o & n5234_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n5236 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n5235_o,
    o => gen5_n16_cnot5_j_o);
  n5239_o <= gen5_n16_cnot5_j_n5236 (1);
  n5240_o <= gen5_n16_cnot5_j_n5236 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n5241_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n5242_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5243_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5244_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5245_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5246_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5247_o <= n5245_o & n5246_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5248 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5247_o,
    o => gen6_n1_cnot1_j_o);
  n5251_o <= gen6_n1_cnot1_j_n5248 (1);
  n5252_o <= gen6_n1_cnot1_j_n5248 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5253_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5254_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5255_o <= n5253_o & n5254_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5256 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5255_o,
    o => gen6_n2_cnot1_j_o);
  n5259_o <= gen6_n2_cnot1_j_n5256 (1);
  n5260_o <= gen6_n2_cnot1_j_n5256 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5261_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5262_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5263_o <= n5261_o & n5262_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5264 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5263_o,
    o => gen6_n3_cnot1_j_o);
  n5267_o <= gen6_n3_cnot1_j_n5264 (1);
  n5268_o <= gen6_n3_cnot1_j_n5264 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5269_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5270_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5271_o <= n5269_o & n5270_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5272 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5271_o,
    o => gen6_n4_cnot1_j_o);
  n5275_o <= gen6_n4_cnot1_j_n5272 (1);
  n5276_o <= gen6_n4_cnot1_j_n5272 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5277_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5278_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5279_o <= n5277_o & n5278_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5280 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5279_o,
    o => gen6_n5_cnot1_j_o);
  n5283_o <= gen6_n5_cnot1_j_n5280 (1);
  n5284_o <= gen6_n5_cnot1_j_n5280 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5285_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5286_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5287_o <= n5285_o & n5286_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5288 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5287_o,
    o => gen6_n6_cnot1_j_o);
  n5291_o <= gen6_n6_cnot1_j_n5288 (1);
  n5292_o <= gen6_n6_cnot1_j_n5288 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5293_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5294_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5295_o <= n5293_o & n5294_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5296 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5295_o,
    o => gen6_n7_cnot1_j_o);
  n5299_o <= gen6_n7_cnot1_j_n5296 (1);
  n5300_o <= gen6_n7_cnot1_j_n5296 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5301_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5302_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5303_o <= n5301_o & n5302_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5304 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5303_o,
    o => gen6_n8_cnot1_j_o);
  n5307_o <= gen6_n8_cnot1_j_n5304 (1);
  n5308_o <= gen6_n8_cnot1_j_n5304 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5309_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5310_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5311_o <= n5309_o & n5310_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5312 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5311_o,
    o => gen6_n9_cnot1_j_o);
  n5315_o <= gen6_n9_cnot1_j_n5312 (1);
  n5316_o <= gen6_n9_cnot1_j_n5312 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5317_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5318_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5319_o <= n5317_o & n5318_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5320 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5319_o,
    o => gen6_n10_cnot1_j_o);
  n5323_o <= gen6_n10_cnot1_j_n5320 (1);
  n5324_o <= gen6_n10_cnot1_j_n5320 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5325_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5326_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5327_o <= n5325_o & n5326_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5328 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5327_o,
    o => gen6_n11_cnot1_j_o);
  n5331_o <= gen6_n11_cnot1_j_n5328 (1);
  n5332_o <= gen6_n11_cnot1_j_n5328 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5333_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5334_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5335_o <= n5333_o & n5334_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5336 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5335_o,
    o => gen6_n12_cnot1_j_o);
  n5339_o <= gen6_n12_cnot1_j_n5336 (1);
  n5340_o <= gen6_n12_cnot1_j_n5336 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5341_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5342_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5343_o <= n5341_o & n5342_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5344 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5343_o,
    o => gen6_n13_cnot1_j_o);
  n5347_o <= gen6_n13_cnot1_j_n5344 (1);
  n5348_o <= gen6_n13_cnot1_j_n5344 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5349_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5350_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5351_o <= n5349_o & n5350_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5352 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5351_o,
    o => gen6_n14_cnot1_j_o);
  n5355_o <= gen6_n14_cnot1_j_n5352 (1);
  n5356_o <= gen6_n14_cnot1_j_n5352 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5357_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5358_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5359_o <= n5357_o & n5358_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5360 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5359_o,
    o => gen6_n15_cnot1_j_o);
  n5363_o <= gen6_n15_cnot1_j_n5360 (1);
  n5364_o <= gen6_n15_cnot1_j_n5360 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5365_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5366_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5367_o <= n5365_o & n5366_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5368 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5367_o,
    o => gen6_n16_cnot1_j_o);
  n5371_o <= gen6_n16_cnot1_j_n5368 (1);
  n5372_o <= gen6_n16_cnot1_j_n5368 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5373_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5374_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5375_o <= n5373_o & n5374_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n5376 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n5375_o,
    o => gen6_n17_cnot1_j_o);
  n5379_o <= gen6_n17_cnot1_j_n5376 (1);
  n5380_o <= gen6_n17_cnot1_j_n5376 (0);
  n5381_o <= n4591_o & n4583_o & n4575_o & n4567_o & n4559_o & n4551_o & n4543_o & n4535_o & n4527_o & n4519_o & n4511_o & n4503_o & n4495_o & n4487_o & n4479_o & n4471_o & n4463_o & n4593_o;
  n5382_o <= n4592_o & n4584_o & n4576_o & n4568_o & n4560_o & n4552_o & n4544_o & n4536_o & n4528_o & n4520_o & n4512_o & n4504_o & n4496_o & n4488_o & n4480_o & n4472_o & n4464_o & n4594_o;
  n5383_o <= n4596_o & n4603_o & n4611_o & n4619_o & n4627_o & n4635_o & n4643_o & n4651_o & n4659_o & n4667_o & n4675_o & n4683_o & n4691_o & n4699_o & n4707_o & n4715_o & n4723_o & n4595_o;
  n5384_o <= n4604_o & n4612_o & n4620_o & n4628_o & n4636_o & n4644_o & n4652_o & n4660_o & n4668_o & n4676_o & n4684_o & n4692_o & n4700_o & n4708_o & n4716_o & n4724_o & n4725_o;
  n5385_o <= n4913_o & n4902_o & n4891_o & n4880_o & n4869_o & n4858_o & n4847_o & n4836_o & n4825_o & n4814_o & n4803_o & n4792_o & n4781_o & n4770_o & n4759_o & n4748_o & n4737_o & n4726_o;
  n5386_o <= n4914_o & n4912_o & n4901_o & n4890_o & n4879_o & n4868_o & n4857_o & n4846_o & n4835_o & n4824_o & n4813_o & n4802_o & n4791_o & n4780_o & n4769_o & n4758_o & n4747_o & n4736_o;
  n5387_o <= n4915_o & n4911_o & n4900_o & n4889_o & n4878_o & n4867_o & n4856_o & n4845_o & n4834_o & n4823_o & n4812_o & n4801_o & n4790_o & n4779_o & n4768_o & n4757_o & n4746_o & n4735_o;
  n5388_o <= n4922_o & n4932_o & n4943_o & n4954_o & n4965_o & n4976_o & n4987_o & n4998_o & n5009_o & n5020_o & n5031_o & n5042_o & n5053_o & n5064_o & n5075_o & n5086_o & n5097_o & n5108_o;
  n5389_o <= n4934_o & n4945_o & n4956_o & n4967_o & n4978_o & n4989_o & n5000_o & n5011_o & n5022_o & n5033_o & n5044_o & n5055_o & n5066_o & n5077_o & n5088_o & n5099_o & n5110_o & n5111_o;
  n5390_o <= n4923_o & n4933_o & n4944_o & n4955_o & n4966_o & n4977_o & n4988_o & n4999_o & n5010_o & n5021_o & n5032_o & n5043_o & n5054_o & n5065_o & n5076_o & n5087_o & n5098_o & n5109_o;
  n5391_o <= n5240_o & n5232_o & n5224_o & n5216_o & n5208_o & n5200_o & n5192_o & n5184_o & n5176_o & n5168_o & n5160_o & n5152_o & n5144_o & n5136_o & n5128_o & n5120_o & n5112_o;
  n5392_o <= n5242_o & n5239_o & n5231_o & n5223_o & n5215_o & n5207_o & n5199_o & n5191_o & n5183_o & n5175_o & n5167_o & n5159_o & n5151_o & n5143_o & n5135_o & n5127_o & n5119_o & n5241_o;
  n5393_o <= n5379_o & n5371_o & n5363_o & n5355_o & n5347_o & n5339_o & n5331_o & n5323_o & n5315_o & n5307_o & n5299_o & n5291_o & n5283_o & n5275_o & n5267_o & n5259_o & n5251_o & n5243_o;
  n5394_o <= n5380_o & n5372_o & n5364_o & n5356_o & n5348_o & n5340_o & n5332_o & n5324_o & n5316_o & n5308_o & n5300_o & n5292_o & n5284_o & n5276_o & n5268_o & n5260_o & n5252_o & n5244_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4448_o : std_logic_vector (1 downto 0);
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic;
  signal n4453_o : std_logic;
  signal n4454_o : std_logic_vector (2 downto 0);
begin
  o <= n4454_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4448_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4449_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4450_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4451_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4452_o <= n4450_o and n4451_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4453_o <= n4449_o xor n4452_o;
  n4454_o <= n4448_o & n4453_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic;
  signal n4445_o : std_logic;
  signal n4446_o : std_logic_vector (1 downto 0);
begin
  o <= n4446_o;
  -- vhdl_source/cnot.vhdl:24:17
  n4442_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n4443_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n4444_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n4445_o <= n4443_o xor n4444_o;
  n4446_o <= n4442_o & n4445_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_11 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_11;

architecture rtl of angleh_lookup_17_11 is
  signal n4422_o : std_logic;
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic;
  signal n4427_o : std_logic;
  signal n4428_o : std_logic;
  signal n4429_o : std_logic;
  signal n4430_o : std_logic;
  signal n4431_o : std_logic;
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic;
  signal n4437_o : std_logic;
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic_vector (16 downto 0);
begin
  o <= n4440_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4422_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4423_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4424_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4425_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4426_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4427_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4428_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4429_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4430_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4431_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4432_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4433_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4434_o <= not n4433_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4435_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4436_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4437_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4438_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4439_o <= i (0);
  n4440_o <= n4422_o & n4423_o & n4424_o & n4425_o & n4426_o & n4427_o & n4428_o & n4429_o & n4430_o & n4431_o & n4432_o & n4434_o & n4435_o & n4436_o & n4437_o & n4438_o & n4439_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4333 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4341 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4344_o : std_logic;
  signal n4345_o : std_logic;
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4349 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4357 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4365 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4373 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4376_o : std_logic;
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4381 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4389 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4397 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4405 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic;
  signal n4411_o : std_logic;
  signal n4412_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4413 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic;
  signal n4419_o : std_logic_vector (10 downto 0);
  signal n4420_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4418_o;
  o <= n4419_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4420_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4330_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4331_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4332_o <= n4330_o & n4331_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4333 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4332_o,
    o => gen1_n0_cnot0_o);
  n4336_o <= gen1_n0_cnot0_n4333 (1);
  n4337_o <= gen1_n0_cnot0_n4333 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4338_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4339_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4340_o <= n4338_o & n4339_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4341 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4340_o,
    o => gen1_n1_cnot0_o);
  n4344_o <= gen1_n1_cnot0_n4341 (1);
  n4345_o <= gen1_n1_cnot0_n4341 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4346_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4347_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4348_o <= n4346_o & n4347_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4349 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4348_o,
    o => gen1_n2_cnot0_o);
  n4352_o <= gen1_n2_cnot0_n4349 (1);
  n4353_o <= gen1_n2_cnot0_n4349 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4354_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4355_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4356_o <= n4354_o & n4355_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4357 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4356_o,
    o => gen1_n3_cnot0_o);
  n4360_o <= gen1_n3_cnot0_n4357 (1);
  n4361_o <= gen1_n3_cnot0_n4357 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4362_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4363_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4364_o <= n4362_o & n4363_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4365 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4364_o,
    o => gen1_n4_cnot0_o);
  n4368_o <= gen1_n4_cnot0_n4365 (1);
  n4369_o <= gen1_n4_cnot0_n4365 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4370_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4371_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4372_o <= n4370_o & n4371_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4373 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4372_o,
    o => gen1_n5_cnot0_o);
  n4376_o <= gen1_n5_cnot0_n4373 (1);
  n4377_o <= gen1_n5_cnot0_n4373 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4378_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4379_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4380_o <= n4378_o & n4379_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4381 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4380_o,
    o => gen1_n6_cnot0_o);
  n4384_o <= gen1_n6_cnot0_n4381 (1);
  n4385_o <= gen1_n6_cnot0_n4381 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4386_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4387_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4388_o <= n4386_o & n4387_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4389 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4388_o,
    o => gen1_n7_cnot0_o);
  n4392_o <= gen1_n7_cnot0_n4389 (1);
  n4393_o <= gen1_n7_cnot0_n4389 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4394_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4395_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4396_o <= n4394_o & n4395_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4397 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4396_o,
    o => gen1_n8_cnot0_o);
  n4400_o <= gen1_n8_cnot0_n4397 (1);
  n4401_o <= gen1_n8_cnot0_n4397 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4402_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4403_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4404_o <= n4402_o & n4403_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4405 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4404_o,
    o => gen1_n9_cnot0_o);
  n4408_o <= gen1_n9_cnot0_n4405 (1);
  n4409_o <= gen1_n9_cnot0_n4405 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4410_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4411_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4412_o <= n4410_o & n4411_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4413 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4412_o,
    o => gen1_n10_cnot0_o);
  n4416_o <= gen1_n10_cnot0_n4413 (1);
  n4417_o <= gen1_n10_cnot0_n4413 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4418_o <= ctrl_prop (11);
  n4419_o <= n4417_o & n4409_o & n4401_o & n4393_o & n4385_o & n4377_o & n4369_o & n4361_o & n4353_o & n4345_o & n4337_o;
  n4420_o <= n4416_o & n4408_o & n4400_o & n4392_o & n4384_o & n4376_o & n4368_o & n4360_o & n4352_o & n4344_o & n4336_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_10;

architecture rtl of angleh_lookup_17_10 is
  signal n4309_o : std_logic;
  signal n4310_o : std_logic;
  signal n4311_o : std_logic;
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic;
  signal n4321_o : std_logic;
  signal n4322_o : std_logic;
  signal n4323_o : std_logic;
  signal n4324_o : std_logic;
  signal n4325_o : std_logic;
  signal n4326_o : std_logic;
  signal n4327_o : std_logic_vector (16 downto 0);
begin
  o <= n4327_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4309_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4310_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4311_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4312_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4313_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4314_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4315_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4316_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4317_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4318_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4319_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4320_o <= not n4319_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4321_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4322_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4323_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4324_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4325_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4326_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4327_o <= n4309_o & n4310_o & n4311_o & n4312_o & n4313_o & n4314_o & n4315_o & n4316_o & n4317_o & n4318_o & n4320_o & n4321_o & n4322_o & n4323_o & n4324_o & n4325_o & n4326_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4228 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic;
  signal n4234_o : std_logic;
  signal n4235_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4236 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4239_o : std_logic;
  signal n4240_o : std_logic;
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4244 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4247_o : std_logic;
  signal n4248_o : std_logic;
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4252 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4255_o : std_logic;
  signal n4256_o : std_logic;
  signal n4257_o : std_logic;
  signal n4258_o : std_logic;
  signal n4259_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4260 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4263_o : std_logic;
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4268 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4276 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4279_o : std_logic;
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4284 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4287_o : std_logic;
  signal n4288_o : std_logic;
  signal n4289_o : std_logic;
  signal n4290_o : std_logic;
  signal n4291_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4292 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4295_o : std_logic;
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic;
  signal n4299_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4300 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4303_o : std_logic;
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic_vector (9 downto 0);
  signal n4307_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4305_o;
  o <= n4306_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4307_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4225_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4226_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4227_o <= n4225_o & n4226_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4228 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4227_o,
    o => gen1_n0_cnot0_o);
  n4231_o <= gen1_n0_cnot0_n4228 (1);
  n4232_o <= gen1_n0_cnot0_n4228 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4233_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4234_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4235_o <= n4233_o & n4234_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4236 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4235_o,
    o => gen1_n1_cnot0_o);
  n4239_o <= gen1_n1_cnot0_n4236 (1);
  n4240_o <= gen1_n1_cnot0_n4236 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4241_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4242_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4243_o <= n4241_o & n4242_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4244 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4243_o,
    o => gen1_n2_cnot0_o);
  n4247_o <= gen1_n2_cnot0_n4244 (1);
  n4248_o <= gen1_n2_cnot0_n4244 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4249_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4250_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4251_o <= n4249_o & n4250_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4252 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4251_o,
    o => gen1_n3_cnot0_o);
  n4255_o <= gen1_n3_cnot0_n4252 (1);
  n4256_o <= gen1_n3_cnot0_n4252 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4257_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4258_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4259_o <= n4257_o & n4258_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4260 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4259_o,
    o => gen1_n4_cnot0_o);
  n4263_o <= gen1_n4_cnot0_n4260 (1);
  n4264_o <= gen1_n4_cnot0_n4260 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4265_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4266_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4267_o <= n4265_o & n4266_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4268 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4267_o,
    o => gen1_n5_cnot0_o);
  n4271_o <= gen1_n5_cnot0_n4268 (1);
  n4272_o <= gen1_n5_cnot0_n4268 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4273_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4274_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4275_o <= n4273_o & n4274_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4276 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4275_o,
    o => gen1_n6_cnot0_o);
  n4279_o <= gen1_n6_cnot0_n4276 (1);
  n4280_o <= gen1_n6_cnot0_n4276 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4281_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4282_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4283_o <= n4281_o & n4282_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4284 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4283_o,
    o => gen1_n7_cnot0_o);
  n4287_o <= gen1_n7_cnot0_n4284 (1);
  n4288_o <= gen1_n7_cnot0_n4284 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4289_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4290_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4291_o <= n4289_o & n4290_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4292 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4291_o,
    o => gen1_n8_cnot0_o);
  n4295_o <= gen1_n8_cnot0_n4292 (1);
  n4296_o <= gen1_n8_cnot0_n4292 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4297_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4298_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4299_o <= n4297_o & n4298_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4300 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4299_o,
    o => gen1_n9_cnot0_o);
  n4303_o <= gen1_n9_cnot0_n4300 (1);
  n4304_o <= gen1_n9_cnot0_n4300 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4305_o <= ctrl_prop (10);
  n4306_o <= n4304_o & n4296_o & n4288_o & n4280_o & n4272_o & n4264_o & n4256_o & n4248_o & n4240_o & n4232_o;
  n4307_o <= n4303_o & n4295_o & n4287_o & n4279_o & n4271_o & n4263_o & n4255_o & n4247_o & n4239_o & n4231_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic_vector (16 downto 0);
begin
  o <= n4222_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4204_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4205_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4206_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4207_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4208_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4209_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4210_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4211_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4212_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4213_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4214_o <= not n4213_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4215_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4216_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4217_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4218_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4219_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4220_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4221_o <= i (0);
  n4222_o <= n4204_o & n4205_o & n4206_o & n4207_o & n4208_o & n4209_o & n4210_o & n4211_o & n4212_o & n4214_o & n4215_o & n4216_o & n4217_o & n4218_o & n4219_o & n4220_o & n4221_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4131 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic;
  signal n4138_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4139 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4147 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4155 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic;
  signal n4161_o : std_logic;
  signal n4162_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4163 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic;
  signal n4169_o : std_logic;
  signal n4170_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4171 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4179 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4187 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4190_o : std_logic;
  signal n4191_o : std_logic;
  signal n4192_o : std_logic;
  signal n4193_o : std_logic;
  signal n4194_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4195 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic_vector (8 downto 0);
  signal n4202_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4200_o;
  o <= n4201_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4202_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4128_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4129_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4130_o <= n4128_o & n4129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4131 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4130_o,
    o => gen1_n0_cnot0_o);
  n4134_o <= gen1_n0_cnot0_n4131 (1);
  n4135_o <= gen1_n0_cnot0_n4131 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4136_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4137_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4138_o <= n4136_o & n4137_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4139 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4138_o,
    o => gen1_n1_cnot0_o);
  n4142_o <= gen1_n1_cnot0_n4139 (1);
  n4143_o <= gen1_n1_cnot0_n4139 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4144_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4145_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4146_o <= n4144_o & n4145_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4147 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4146_o,
    o => gen1_n2_cnot0_o);
  n4150_o <= gen1_n2_cnot0_n4147 (1);
  n4151_o <= gen1_n2_cnot0_n4147 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4152_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4153_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4154_o <= n4152_o & n4153_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4155 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4154_o,
    o => gen1_n3_cnot0_o);
  n4158_o <= gen1_n3_cnot0_n4155 (1);
  n4159_o <= gen1_n3_cnot0_n4155 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4160_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4161_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4162_o <= n4160_o & n4161_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4163 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4162_o,
    o => gen1_n4_cnot0_o);
  n4166_o <= gen1_n4_cnot0_n4163 (1);
  n4167_o <= gen1_n4_cnot0_n4163 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4168_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4169_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4170_o <= n4168_o & n4169_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4171 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4170_o,
    o => gen1_n5_cnot0_o);
  n4174_o <= gen1_n5_cnot0_n4171 (1);
  n4175_o <= gen1_n5_cnot0_n4171 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4176_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4177_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4178_o <= n4176_o & n4177_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4179 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4178_o,
    o => gen1_n6_cnot0_o);
  n4182_o <= gen1_n6_cnot0_n4179 (1);
  n4183_o <= gen1_n6_cnot0_n4179 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4184_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4185_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4186_o <= n4184_o & n4185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4187 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4186_o,
    o => gen1_n7_cnot0_o);
  n4190_o <= gen1_n7_cnot0_n4187 (1);
  n4191_o <= gen1_n7_cnot0_n4187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4192_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4193_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4194_o <= n4192_o & n4193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4195 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4194_o,
    o => gen1_n8_cnot0_o);
  n4198_o <= gen1_n8_cnot0_n4195 (1);
  n4199_o <= gen1_n8_cnot0_n4195 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4200_o <= ctrl_prop (9);
  n4201_o <= n4199_o & n4191_o & n4183_o & n4175_o & n4167_o & n4159_o & n4151_o & n4143_o & n4135_o;
  n4202_o <= n4198_o & n4190_o & n4182_o & n4174_o & n4166_o & n4158_o & n4150_o & n4142_o & n4134_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic;
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic;
  signal n4125_o : std_logic_vector (16 downto 0);
begin
  o <= n4125_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4107_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4108_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4109_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4110_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4111_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4112_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4113_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4114_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4115_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4116_o <= not n4115_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4117_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4118_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4119_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4120_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4121_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4122_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4123_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4124_o <= i (0);
  n4125_o <= n4107_o & n4108_o & n4109_o & n4110_o & n4111_o & n4112_o & n4113_o & n4114_o & n4116_o & n4117_o & n4118_o & n4119_o & n4120_o & n4121_o & n4122_o & n4123_o & n4124_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4042 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4050 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4058 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4066 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4074 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4082 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4090 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4093_o : std_logic;
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4098 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4101_o : std_logic;
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic_vector (7 downto 0);
  signal n4105_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4103_o;
  o <= n4104_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4105_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4039_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4040_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4041_o <= n4039_o & n4040_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4042 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4041_o,
    o => gen1_n0_cnot0_o);
  n4045_o <= gen1_n0_cnot0_n4042 (1);
  n4046_o <= gen1_n0_cnot0_n4042 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4047_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4048_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4049_o <= n4047_o & n4048_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4050 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4049_o,
    o => gen1_n1_cnot0_o);
  n4053_o <= gen1_n1_cnot0_n4050 (1);
  n4054_o <= gen1_n1_cnot0_n4050 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4055_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4056_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4057_o <= n4055_o & n4056_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4058 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4057_o,
    o => gen1_n2_cnot0_o);
  n4061_o <= gen1_n2_cnot0_n4058 (1);
  n4062_o <= gen1_n2_cnot0_n4058 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4063_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4064_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4065_o <= n4063_o & n4064_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4066 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4065_o,
    o => gen1_n3_cnot0_o);
  n4069_o <= gen1_n3_cnot0_n4066 (1);
  n4070_o <= gen1_n3_cnot0_n4066 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4071_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4072_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4073_o <= n4071_o & n4072_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4074 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4073_o,
    o => gen1_n4_cnot0_o);
  n4077_o <= gen1_n4_cnot0_n4074 (1);
  n4078_o <= gen1_n4_cnot0_n4074 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4079_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4080_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4081_o <= n4079_o & n4080_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4082 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4081_o,
    o => gen1_n5_cnot0_o);
  n4085_o <= gen1_n5_cnot0_n4082 (1);
  n4086_o <= gen1_n5_cnot0_n4082 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4087_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4088_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4089_o <= n4087_o & n4088_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4090 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4089_o,
    o => gen1_n6_cnot0_o);
  n4093_o <= gen1_n6_cnot0_n4090 (1);
  n4094_o <= gen1_n6_cnot0_n4090 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4095_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4096_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4097_o <= n4095_o & n4096_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4098 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4097_o,
    o => gen1_n7_cnot0_o);
  n4101_o <= gen1_n7_cnot0_n4098 (1);
  n4102_o <= gen1_n7_cnot0_n4098 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4103_o <= ctrl_prop (8);
  n4104_o <= n4102_o & n4094_o & n4086_o & n4078_o & n4070_o & n4062_o & n4054_o & n4046_o;
  n4105_o <= n4101_o & n4093_o & n4085_o & n4077_o & n4069_o & n4061_o & n4053_o & n4045_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic;
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic_vector (16 downto 0);
begin
  o <= n4036_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4018_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4019_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4020_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4021_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4022_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4023_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4024_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4025_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4026_o <= not n4025_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4027_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4028_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4029_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4030_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4031_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4032_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4033_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4034_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4035_o <= i (0);
  n4036_o <= n4018_o & n4019_o & n4020_o & n4021_o & n4022_o & n4023_o & n4024_o & n4026_o & n4027_o & n4028_o & n4029_o & n4030_o & n4031_o & n4032_o & n4033_o & n4034_o & n4035_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3961 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3969 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3977 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3985 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3993 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4001 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4009 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic_vector (6 downto 0);
  signal n4016_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n4014_o;
  o <= n4015_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4016_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3958_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3959_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3960_o <= n3958_o & n3959_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3961 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3960_o,
    o => gen1_n0_cnot0_o);
  n3964_o <= gen1_n0_cnot0_n3961 (1);
  n3965_o <= gen1_n0_cnot0_n3961 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3966_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3967_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3968_o <= n3966_o & n3967_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3969 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3968_o,
    o => gen1_n1_cnot0_o);
  n3972_o <= gen1_n1_cnot0_n3969 (1);
  n3973_o <= gen1_n1_cnot0_n3969 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3974_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3975_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3976_o <= n3974_o & n3975_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3977 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3976_o,
    o => gen1_n2_cnot0_o);
  n3980_o <= gen1_n2_cnot0_n3977 (1);
  n3981_o <= gen1_n2_cnot0_n3977 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3982_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3983_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3984_o <= n3982_o & n3983_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3985 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3984_o,
    o => gen1_n3_cnot0_o);
  n3988_o <= gen1_n3_cnot0_n3985 (1);
  n3989_o <= gen1_n3_cnot0_n3985 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3990_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3991_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3992_o <= n3990_o & n3991_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3993 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3992_o,
    o => gen1_n4_cnot0_o);
  n3996_o <= gen1_n4_cnot0_n3993 (1);
  n3997_o <= gen1_n4_cnot0_n3993 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3998_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3999_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4000_o <= n3998_o & n3999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4001 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4000_o,
    o => gen1_n5_cnot0_o);
  n4004_o <= gen1_n5_cnot0_n4001 (1);
  n4005_o <= gen1_n5_cnot0_n4001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4006_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4007_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4008_o <= n4006_o & n4007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4009 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4008_o,
    o => gen1_n6_cnot0_o);
  n4012_o <= gen1_n6_cnot0_n4009 (1);
  n4013_o <= gen1_n6_cnot0_n4009 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4014_o <= ctrl_prop (7);
  n4015_o <= n4013_o & n4005_o & n3997_o & n3989_o & n3981_o & n3973_o & n3965_o;
  n4016_o <= n4012_o & n4004_o & n3996_o & n3988_o & n3980_o & n3972_o & n3964_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic;
  signal n3955_o : std_logic_vector (16 downto 0);
begin
  o <= n3955_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3937_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3938_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3939_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3940_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3941_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3942_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3943_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3944_o <= not n3943_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3945_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3946_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3947_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3948_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3949_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3950_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3951_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3952_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3953_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3954_o <= i (0);
  n3955_o <= n3937_o & n3938_o & n3939_o & n3940_o & n3941_o & n3942_o & n3944_o & n3945_o & n3946_o & n3947_o & n3948_o & n3949_o & n3950_o & n3951_o & n3952_o & n3953_o & n3954_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3888 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3896 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3904 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3912 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3920 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3928 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic_vector (5 downto 0);
  signal n3935_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3933_o;
  o <= n3934_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3935_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3885_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3886_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3887_o <= n3885_o & n3886_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3888 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3887_o,
    o => gen1_n0_cnot0_o);
  n3891_o <= gen1_n0_cnot0_n3888 (1);
  n3892_o <= gen1_n0_cnot0_n3888 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3893_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3894_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3895_o <= n3893_o & n3894_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3896 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3895_o,
    o => gen1_n1_cnot0_o);
  n3899_o <= gen1_n1_cnot0_n3896 (1);
  n3900_o <= gen1_n1_cnot0_n3896 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3901_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3902_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3903_o <= n3901_o & n3902_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3904 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3903_o,
    o => gen1_n2_cnot0_o);
  n3907_o <= gen1_n2_cnot0_n3904 (1);
  n3908_o <= gen1_n2_cnot0_n3904 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3909_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3910_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3911_o <= n3909_o & n3910_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3912 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3911_o,
    o => gen1_n3_cnot0_o);
  n3915_o <= gen1_n3_cnot0_n3912 (1);
  n3916_o <= gen1_n3_cnot0_n3912 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3917_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3918_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3919_o <= n3917_o & n3918_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3920 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3919_o,
    o => gen1_n4_cnot0_o);
  n3923_o <= gen1_n4_cnot0_n3920 (1);
  n3924_o <= gen1_n4_cnot0_n3920 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3925_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3926_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3927_o <= n3925_o & n3926_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3928 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3927_o,
    o => gen1_n5_cnot0_o);
  n3931_o <= gen1_n5_cnot0_n3928 (1);
  n3932_o <= gen1_n5_cnot0_n3928 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3933_o <= ctrl_prop (6);
  n3934_o <= n3932_o & n3924_o & n3916_o & n3908_o & n3900_o & n3892_o;
  n3935_o <= n3931_o & n3923_o & n3915_o & n3907_o & n3899_o & n3891_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic_vector (16 downto 0);
begin
  o <= n3882_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3864_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3865_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3866_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3867_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3868_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3869_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3870_o <= not n3869_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3871_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3872_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3873_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3874_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3875_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3876_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3877_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3878_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3879_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3880_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3881_o <= i (0);
  n3882_o <= n3864_o & n3865_o & n3866_o & n3867_o & n3868_o & n3870_o & n3871_o & n3872_o & n3873_o & n3874_o & n3875_o & n3876_o & n3877_o & n3878_o & n3879_o & n3880_o & n3881_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3823 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3831 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3839 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3847 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3855 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic_vector (4 downto 0);
  signal n3862_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3860_o;
  o <= n3861_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3862_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3820_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3821_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3822_o <= n3820_o & n3821_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3823 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3822_o,
    o => gen1_n0_cnot0_o);
  n3826_o <= gen1_n0_cnot0_n3823 (1);
  n3827_o <= gen1_n0_cnot0_n3823 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3828_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3829_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3830_o <= n3828_o & n3829_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3831 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3830_o,
    o => gen1_n1_cnot0_o);
  n3834_o <= gen1_n1_cnot0_n3831 (1);
  n3835_o <= gen1_n1_cnot0_n3831 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3836_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3837_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3838_o <= n3836_o & n3837_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3839 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3838_o,
    o => gen1_n2_cnot0_o);
  n3842_o <= gen1_n2_cnot0_n3839 (1);
  n3843_o <= gen1_n2_cnot0_n3839 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3844_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3845_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3846_o <= n3844_o & n3845_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3847 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3846_o,
    o => gen1_n3_cnot0_o);
  n3850_o <= gen1_n3_cnot0_n3847 (1);
  n3851_o <= gen1_n3_cnot0_n3847 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3852_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3853_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3854_o <= n3852_o & n3853_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3855 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3854_o,
    o => gen1_n4_cnot0_o);
  n3858_o <= gen1_n4_cnot0_n3855 (1);
  n3859_o <= gen1_n4_cnot0_n3855 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3860_o <= ctrl_prop (5);
  n3861_o <= n3859_o & n3851_o & n3843_o & n3835_o & n3827_o;
  n3862_o <= n3858_o & n3850_o & n3842_o & n3834_o & n3826_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3797_o : std_logic;
  signal n3798_o : std_logic;
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic_vector (16 downto 0);
begin
  o <= n3817_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3797_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3798_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3799_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3800_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3801_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3802_o <= not n3801_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3803_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3804_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3805_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3806_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3807_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3808_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3809_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3810_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3811_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3812_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3813_o <= not n3812_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3814_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3815_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3816_o <= not n3815_o;
  n3817_o <= n3797_o & n3798_o & n3799_o & n3800_o & n3802_o & n3803_o & n3804_o & n3805_o & n3806_o & n3807_o & n3808_o & n3809_o & n3810_o & n3811_o & n3813_o & n3814_o & n3816_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3764 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3772 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3775_o : std_logic;
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3780 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3788 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic_vector (3 downto 0);
  signal n3795_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3793_o;
  o <= n3794_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3795_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3761_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3762_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3763_o <= n3761_o & n3762_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3764 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3763_o,
    o => gen1_n0_cnot0_o);
  n3767_o <= gen1_n0_cnot0_n3764 (1);
  n3768_o <= gen1_n0_cnot0_n3764 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3769_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3770_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3771_o <= n3769_o & n3770_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3772 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3771_o,
    o => gen1_n1_cnot0_o);
  n3775_o <= gen1_n1_cnot0_n3772 (1);
  n3776_o <= gen1_n1_cnot0_n3772 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3777_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3778_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3779_o <= n3777_o & n3778_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3780 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3779_o,
    o => gen1_n2_cnot0_o);
  n3783_o <= gen1_n2_cnot0_n3780 (1);
  n3784_o <= gen1_n2_cnot0_n3780 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3785_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3786_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3787_o <= n3785_o & n3786_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3788 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3787_o,
    o => gen1_n3_cnot0_o);
  n3791_o <= gen1_n3_cnot0_n3788 (1);
  n3792_o <= gen1_n3_cnot0_n3788 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3793_o <= ctrl_prop (4);
  n3794_o <= n3792_o & n3784_o & n3776_o & n3768_o;
  n3795_o <= n3791_o & n3783_o & n3775_o & n3767_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic_vector (16 downto 0);
begin
  o <= n3758_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3736_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3737_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3738_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3739_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3740_o <= not n3739_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3741_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3742_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3743_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3744_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3745_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3746_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3747_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3748_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3749_o <= not n3748_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3750_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3751_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3752_o <= not n3751_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3753_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3754_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3755_o <= not n3754_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3756_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3757_o <= not n3756_o;
  n3758_o <= n3736_o & n3737_o & n3738_o & n3740_o & n3741_o & n3742_o & n3743_o & n3744_o & n3745_o & n3746_o & n3747_o & n3749_o & n3750_o & n3752_o & n3753_o & n3755_o & n3757_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3711 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3719 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3727 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic_vector (2 downto 0);
  signal n3734_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3732_o;
  o <= n3733_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3734_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3708_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3709_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3710_o <= n3708_o & n3709_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3711 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3710_o,
    o => gen1_n0_cnot0_o);
  n3714_o <= gen1_n0_cnot0_n3711 (1);
  n3715_o <= gen1_n0_cnot0_n3711 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3716_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3717_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3718_o <= n3716_o & n3717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3719 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3718_o,
    o => gen1_n1_cnot0_o);
  n3722_o <= gen1_n1_cnot0_n3719 (1);
  n3723_o <= gen1_n1_cnot0_n3719 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3724_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3725_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3726_o <= n3724_o & n3725_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3727 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3726_o,
    o => gen1_n2_cnot0_o);
  n3730_o <= gen1_n2_cnot0_n3727 (1);
  n3731_o <= gen1_n2_cnot0_n3727 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3732_o <= ctrl_prop (3);
  n3733_o <= n3731_o & n3723_o & n3715_o;
  n3734_o <= n3730_o & n3722_o & n3714_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic_vector (16 downto 0);
begin
  o <= n3705_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3683_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3684_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3685_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3686_o <= not n3685_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3687_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3688_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3689_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3690_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3691_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3692_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3693_o <= not n3692_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3694_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3695_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3696_o <= not n3695_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3697_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3698_o <= not n3697_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3699_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3700_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3701_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3702_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3703_o <= not n3702_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3704_o <= i (0);
  n3705_o <= n3683_o & n3684_o & n3686_o & n3687_o & n3688_o & n3689_o & n3690_o & n3691_o & n3693_o & n3694_o & n3696_o & n3698_o & n3699_o & n3700_o & n3701_o & n3703_o & n3704_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3666 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3674 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic_vector (1 downto 0);
  signal n3681_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3679_o;
  o <= n3680_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3681_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3663_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3664_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3665_o <= n3663_o & n3664_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3666 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3665_o,
    o => gen1_n0_cnot0_o);
  n3669_o <= gen1_n0_cnot0_n3666 (1);
  n3670_o <= gen1_n0_cnot0_n3666 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3671_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3672_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3673_o <= n3671_o & n3672_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3674 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3673_o,
    o => gen1_n1_cnot0_o);
  n3677_o <= gen1_n1_cnot0_n3674 (1);
  n3678_o <= gen1_n1_cnot0_n3674 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3679_o <= ctrl_prop (2);
  n3680_o <= n3678_o & n3670_o;
  n3681_o <= n3677_o & n3669_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic_vector (16 downto 0);
begin
  o <= n3660_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3634_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3635_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3636_o <= not n3635_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3637_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3638_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3639_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3640_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3641_o <= not n3640_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3642_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3643_o <= not n3642_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3644_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3645_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3646_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3647_o <= not n3646_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3648_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3649_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3650_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3651_o <= not n3650_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3652_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3653_o <= not n3652_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3654_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3655_o <= not n3654_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3656_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3657_o <= not n3656_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3658_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3659_o <= not n3658_o;
  n3660_o <= n3634_o & n3636_o & n3637_o & n3638_o & n3639_o & n3641_o & n3643_o & n3644_o & n3645_o & n3647_o & n3648_o & n3649_o & n3651_o & n3653_o & n3655_o & n3657_o & n3659_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3505 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3513 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3521 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3529 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3537 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3545 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3553 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3561 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3564_o : std_logic;
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3569 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3577 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3585 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3593 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3601 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3609 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3617 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3625 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic_vector (15 downto 0);
  signal n3632_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3630_o;
  o <= n3631_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3632_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3502_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3503_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3504_o <= n3502_o & n3503_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3505 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3504_o,
    o => gen1_n0_cnot0_o);
  n3508_o <= gen1_n0_cnot0_n3505 (1);
  n3509_o <= gen1_n0_cnot0_n3505 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3510_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3511_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3512_o <= n3510_o & n3511_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3513 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3512_o,
    o => gen1_n1_cnot0_o);
  n3516_o <= gen1_n1_cnot0_n3513 (1);
  n3517_o <= gen1_n1_cnot0_n3513 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3518_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3519_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3520_o <= n3518_o & n3519_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3521 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3520_o,
    o => gen1_n2_cnot0_o);
  n3524_o <= gen1_n2_cnot0_n3521 (1);
  n3525_o <= gen1_n2_cnot0_n3521 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3526_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3527_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3528_o <= n3526_o & n3527_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3529 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3528_o,
    o => gen1_n3_cnot0_o);
  n3532_o <= gen1_n3_cnot0_n3529 (1);
  n3533_o <= gen1_n3_cnot0_n3529 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3534_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3535_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3536_o <= n3534_o & n3535_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3537 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3536_o,
    o => gen1_n4_cnot0_o);
  n3540_o <= gen1_n4_cnot0_n3537 (1);
  n3541_o <= gen1_n4_cnot0_n3537 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3542_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3543_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3544_o <= n3542_o & n3543_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3545 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3544_o,
    o => gen1_n5_cnot0_o);
  n3548_o <= gen1_n5_cnot0_n3545 (1);
  n3549_o <= gen1_n5_cnot0_n3545 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3550_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3551_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3552_o <= n3550_o & n3551_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3553 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3552_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3556_o <= gen1_n6_cnot0_n3553 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3557_o <= gen1_n6_cnot0_n3553 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3558_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3559_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3560_o <= n3558_o & n3559_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3561 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3560_o,
    o => gen1_n7_cnot0_o);
  n3564_o <= gen1_n7_cnot0_n3561 (1);
  n3565_o <= gen1_n7_cnot0_n3561 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3566_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3567_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3568_o <= n3566_o & n3567_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3569 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3568_o,
    o => gen1_n8_cnot0_o);
  n3572_o <= gen1_n8_cnot0_n3569 (1);
  n3573_o <= gen1_n8_cnot0_n3569 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3574_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3575_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3576_o <= n3574_o & n3575_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3577 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3576_o,
    o => gen1_n9_cnot0_o);
  n3580_o <= gen1_n9_cnot0_n3577 (1);
  n3581_o <= gen1_n9_cnot0_n3577 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3582_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3583_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3584_o <= n3582_o & n3583_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3585 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3584_o,
    o => gen1_n10_cnot0_o);
  n3588_o <= gen1_n10_cnot0_n3585 (1);
  n3589_o <= gen1_n10_cnot0_n3585 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3590_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3591_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3592_o <= n3590_o & n3591_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3593 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3592_o,
    o => gen1_n11_cnot0_o);
  n3596_o <= gen1_n11_cnot0_n3593 (1);
  n3597_o <= gen1_n11_cnot0_n3593 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3598_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3599_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3600_o <= n3598_o & n3599_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3601 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3600_o,
    o => gen1_n12_cnot0_o);
  n3604_o <= gen1_n12_cnot0_n3601 (1);
  n3605_o <= gen1_n12_cnot0_n3601 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3606_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3607_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3608_o <= n3606_o & n3607_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3609 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3608_o,
    o => gen1_n13_cnot0_o);
  n3612_o <= gen1_n13_cnot0_n3609 (1);
  n3613_o <= gen1_n13_cnot0_n3609 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3614_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3615_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3616_o <= n3614_o & n3615_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3617 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3616_o,
    o => gen1_n14_cnot0_o);
  n3620_o <= gen1_n14_cnot0_n3617 (1);
  n3621_o <= gen1_n14_cnot0_n3617 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3622_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3623_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3624_o <= n3622_o & n3623_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3625 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3624_o,
    o => gen1_n15_cnot0_o);
  n3628_o <= gen1_n15_cnot0_n3625 (1);
  n3629_o <= gen1_n15_cnot0_n3625 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3630_o <= ctrl_prop (16);
  n3631_o <= n3629_o & n3621_o & n3613_o & n3605_o & n3597_o & n3589_o & n3581_o & n3573_o & n3565_o & n3557_o & n3549_o & n3541_o & n3533_o & n3525_o & n3517_o & n3509_o;
  n3632_o <= n3628_o & n3620_o & n3612_o & n3604_o & n3596_o & n3588_o & n3580_o & n3572_o & n3564_o & n3556_o & n3548_o & n3540_o & n3532_o & n3524_o & n3516_o & n3508_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3364 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3372 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3380 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3388 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3396 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3404 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3412 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3420 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3428 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3436 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3444 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3452 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3460 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3468 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3476 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3484 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3492 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic_vector (16 downto 0);
  signal n3499_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3497_o;
  o <= n3498_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3499_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3361_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3362_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3363_o <= n3361_o & n3362_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3364 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3363_o,
    o => gen1_n0_cnot0_o);
  n3367_o <= gen1_n0_cnot0_n3364 (1);
  n3368_o <= gen1_n0_cnot0_n3364 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3369_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3370_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3371_o <= n3369_o & n3370_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3372 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3371_o,
    o => gen1_n1_cnot0_o);
  n3375_o <= gen1_n1_cnot0_n3372 (1);
  n3376_o <= gen1_n1_cnot0_n3372 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3377_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3378_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3379_o <= n3377_o & n3378_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3380 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3379_o,
    o => gen1_n2_cnot0_o);
  n3383_o <= gen1_n2_cnot0_n3380 (1);
  n3384_o <= gen1_n2_cnot0_n3380 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3385_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3386_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3387_o <= n3385_o & n3386_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3388 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3387_o,
    o => gen1_n3_cnot0_o);
  n3391_o <= gen1_n3_cnot0_n3388 (1);
  n3392_o <= gen1_n3_cnot0_n3388 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3393_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3394_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3395_o <= n3393_o & n3394_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3396 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3395_o,
    o => gen1_n4_cnot0_o);
  n3399_o <= gen1_n4_cnot0_n3396 (1);
  n3400_o <= gen1_n4_cnot0_n3396 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3401_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3402_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3403_o <= n3401_o & n3402_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3404 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3403_o,
    o => gen1_n5_cnot0_o);
  n3407_o <= gen1_n5_cnot0_n3404 (1);
  n3408_o <= gen1_n5_cnot0_n3404 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3409_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3410_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3411_o <= n3409_o & n3410_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3412 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3411_o,
    o => gen1_n6_cnot0_o);
  n3415_o <= gen1_n6_cnot0_n3412 (1);
  n3416_o <= gen1_n6_cnot0_n3412 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3417_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3418_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3419_o <= n3417_o & n3418_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3420 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3419_o,
    o => gen1_n7_cnot0_o);
  n3423_o <= gen1_n7_cnot0_n3420 (1);
  n3424_o <= gen1_n7_cnot0_n3420 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3425_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3426_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3427_o <= n3425_o & n3426_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3428 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3427_o,
    o => gen1_n8_cnot0_o);
  n3431_o <= gen1_n8_cnot0_n3428 (1);
  n3432_o <= gen1_n8_cnot0_n3428 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3433_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3434_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3435_o <= n3433_o & n3434_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3436 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3435_o,
    o => gen1_n9_cnot0_o);
  n3439_o <= gen1_n9_cnot0_n3436 (1);
  n3440_o <= gen1_n9_cnot0_n3436 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3441_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3442_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3443_o <= n3441_o & n3442_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3444 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3443_o,
    o => gen1_n10_cnot0_o);
  n3447_o <= gen1_n10_cnot0_n3444 (1);
  n3448_o <= gen1_n10_cnot0_n3444 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3449_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3450_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3451_o <= n3449_o & n3450_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3452 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3451_o,
    o => gen1_n11_cnot0_o);
  n3455_o <= gen1_n11_cnot0_n3452 (1);
  n3456_o <= gen1_n11_cnot0_n3452 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3457_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3458_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3459_o <= n3457_o & n3458_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3460 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3459_o,
    o => gen1_n12_cnot0_o);
  n3463_o <= gen1_n12_cnot0_n3460 (1);
  n3464_o <= gen1_n12_cnot0_n3460 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3465_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3466_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3467_o <= n3465_o & n3466_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3468 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3467_o,
    o => gen1_n13_cnot0_o);
  n3471_o <= gen1_n13_cnot0_n3468 (1);
  n3472_o <= gen1_n13_cnot0_n3468 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3473_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3474_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3475_o <= n3473_o & n3474_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3476 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3475_o,
    o => gen1_n14_cnot0_o);
  n3479_o <= gen1_n14_cnot0_n3476 (1);
  n3480_o <= gen1_n14_cnot0_n3476 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3481_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3482_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3483_o <= n3481_o & n3482_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3484 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3483_o,
    o => gen1_n15_cnot0_o);
  n3487_o <= gen1_n15_cnot0_n3484 (1);
  n3488_o <= gen1_n15_cnot0_n3484 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3489_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3490_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3491_o <= n3489_o & n3490_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3492 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3491_o,
    o => gen1_n16_cnot0_o);
  n3495_o <= gen1_n16_cnot0_n3492 (1);
  n3496_o <= gen1_n16_cnot0_n3492 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3497_o <= ctrl_prop (17);
  n3498_o <= n3496_o & n3488_o & n3480_o & n3472_o & n3464_o & n3456_o & n3448_o & n3440_o & n3432_o & n3424_o & n3416_o & n3408_o & n3400_o & n3392_o & n3384_o & n3376_o & n3368_o;
  n3499_o <= n3495_o & n3487_o & n3479_o & n3471_o & n3463_o & n3455_o & n3447_o & n3439_o & n3431_o & n3423_o & n3415_o & n3407_o & n3399_o & n3391_o & n3383_o & n3375_o & n3367_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2478 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2486 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2494 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2502 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2510 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2518 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2526 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2534 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2542 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2550 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2558 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2566 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2574 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2582 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2590 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2598 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2610 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2618 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2626 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2634 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2642 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2650 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2658 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2666 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2674 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2682 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2690 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2698 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2706 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2714 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2722 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic_vector (1 downto 0);
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic_vector (1 downto 0);
  signal n2732_o : std_logic;
  signal n2733_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2734 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic_vector (1 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2745 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic_vector (1 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2756 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic_vector (1 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2767 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic_vector (1 downto 0);
  signal n2776_o : std_logic;
  signal n2777_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2778 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (1 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2789 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic_vector (1 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2800 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic_vector (1 downto 0);
  signal n2809_o : std_logic;
  signal n2810_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2811 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic_vector (1 downto 0);
  signal n2820_o : std_logic;
  signal n2821_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2822 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic_vector (1 downto 0);
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2833 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (1 downto 0);
  signal n2842_o : std_logic;
  signal n2843_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2844 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic_vector (1 downto 0);
  signal n2853_o : std_logic;
  signal n2854_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2855 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (1 downto 0);
  signal n2864_o : std_logic;
  signal n2865_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2866 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (1 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2877 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (1 downto 0);
  signal n2886_o : std_logic;
  signal n2887_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2888 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (1 downto 0);
  signal n2897_o : std_logic;
  signal n2898_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2899 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2910 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic_vector (1 downto 0);
  signal n2918_o : std_logic;
  signal n2919_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2920 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic_vector (1 downto 0);
  signal n2929_o : std_logic;
  signal n2930_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2931 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic_vector (1 downto 0);
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2942 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2953 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic_vector (1 downto 0);
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2964 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic_vector (1 downto 0);
  signal n2973_o : std_logic;
  signal n2974_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2975 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic_vector (1 downto 0);
  signal n2984_o : std_logic;
  signal n2985_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2986 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic_vector (1 downto 0);
  signal n2995_o : std_logic;
  signal n2996_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2997 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic_vector (1 downto 0);
  signal n3006_o : std_logic;
  signal n3007_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3008 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic_vector (1 downto 0);
  signal n3017_o : std_logic;
  signal n3018_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3019 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic_vector (1 downto 0);
  signal n3028_o : std_logic;
  signal n3029_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3030 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic_vector (1 downto 0);
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3041 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic_vector (1 downto 0);
  signal n3050_o : std_logic;
  signal n3051_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3052 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic_vector (1 downto 0);
  signal n3061_o : std_logic;
  signal n3062_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3063 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic_vector (1 downto 0);
  signal n3072_o : std_logic;
  signal n3073_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3074 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic_vector (1 downto 0);
  signal n3083_o : std_logic;
  signal n3084_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3085 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic_vector (1 downto 0);
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3096 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3104 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3112 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3120 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3128 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3136 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3144 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3152 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3160 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3168 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3176 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3184 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3192 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3200 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3208 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3220 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3228 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3236 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3244 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3252 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3260 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3268 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3276 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3284 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3292 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3300 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3308 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3316 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3324 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3332 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3340 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic_vector (16 downto 0);
  signal n3346_o : std_logic_vector (16 downto 0);
  signal n3347_o : std_logic_vector (16 downto 0);
  signal n3348_o : std_logic_vector (16 downto 0);
  signal n3349_o : std_logic_vector (16 downto 0);
  signal n3350_o : std_logic_vector (16 downto 0);
  signal n3351_o : std_logic_vector (16 downto 0);
  signal n3352_o : std_logic_vector (16 downto 0);
  signal n3353_o : std_logic_vector (16 downto 0);
  signal n3354_o : std_logic_vector (16 downto 0);
  signal n3355_o : std_logic_vector (16 downto 0);
  signal n3356_o : std_logic_vector (16 downto 0);
  signal n3357_o : std_logic_vector (16 downto 0);
  signal n3358_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3345_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3346_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3347_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3348_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3349_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3350_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3351_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3352_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3353_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3354_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3355_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3356_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3357_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3358_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2475_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2476_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2477_o <= n2475_o & n2476_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2478 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2477_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2481_o <= gen1_n1_cnot1_j_n2478 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2482_o <= gen1_n1_cnot1_j_n2478 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2483_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2484_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2486 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2485_o,
    o => gen1_n2_cnot1_j_o);
  n2489_o <= gen1_n2_cnot1_j_n2486 (1);
  n2490_o <= gen1_n2_cnot1_j_n2486 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2491_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2492_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2494 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2493_o,
    o => gen1_n3_cnot1_j_o);
  n2497_o <= gen1_n3_cnot1_j_n2494 (1);
  n2498_o <= gen1_n3_cnot1_j_n2494 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2499_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2500_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2502 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2501_o,
    o => gen1_n4_cnot1_j_o);
  n2505_o <= gen1_n4_cnot1_j_n2502 (1);
  n2506_o <= gen1_n4_cnot1_j_n2502 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2507_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2508_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2510 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2509_o,
    o => gen1_n5_cnot1_j_o);
  n2513_o <= gen1_n5_cnot1_j_n2510 (1);
  n2514_o <= gen1_n5_cnot1_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2515_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2516_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2518 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2517_o,
    o => gen1_n6_cnot1_j_o);
  n2521_o <= gen1_n6_cnot1_j_n2518 (1);
  n2522_o <= gen1_n6_cnot1_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2523_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2524_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2526 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2525_o,
    o => gen1_n7_cnot1_j_o);
  n2529_o <= gen1_n7_cnot1_j_n2526 (1);
  n2530_o <= gen1_n7_cnot1_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2531_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2532_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2534 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2533_o,
    o => gen1_n8_cnot1_j_o);
  n2537_o <= gen1_n8_cnot1_j_n2534 (1);
  n2538_o <= gen1_n8_cnot1_j_n2534 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2539_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2540_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2542 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2541_o,
    o => gen1_n9_cnot1_j_o);
  n2545_o <= gen1_n9_cnot1_j_n2542 (1);
  n2546_o <= gen1_n9_cnot1_j_n2542 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2547_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2548_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2550 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2549_o,
    o => gen1_n10_cnot1_j_o);
  n2553_o <= gen1_n10_cnot1_j_n2550 (1);
  n2554_o <= gen1_n10_cnot1_j_n2550 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2555_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2556_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2557_o <= n2555_o & n2556_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2558 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2557_o,
    o => gen1_n11_cnot1_j_o);
  n2561_o <= gen1_n11_cnot1_j_n2558 (1);
  n2562_o <= gen1_n11_cnot1_j_n2558 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2563_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2564_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2565_o <= n2563_o & n2564_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2566 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2565_o,
    o => gen1_n12_cnot1_j_o);
  n2569_o <= gen1_n12_cnot1_j_n2566 (1);
  n2570_o <= gen1_n12_cnot1_j_n2566 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2571_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2572_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2573_o <= n2571_o & n2572_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2574 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2573_o,
    o => gen1_n13_cnot1_j_o);
  n2577_o <= gen1_n13_cnot1_j_n2574 (1);
  n2578_o <= gen1_n13_cnot1_j_n2574 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2579_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2580_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2582 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2581_o,
    o => gen1_n14_cnot1_j_o);
  n2585_o <= gen1_n14_cnot1_j_n2582 (1);
  n2586_o <= gen1_n14_cnot1_j_n2582 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2587_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2588_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2590 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2589_o,
    o => gen1_n15_cnot1_j_o);
  n2593_o <= gen1_n15_cnot1_j_n2590 (1);
  n2594_o <= gen1_n15_cnot1_j_n2590 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2595_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2596_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2598 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2597_o,
    o => gen1_n16_cnot1_j_o);
  n2601_o <= gen1_n16_cnot1_j_n2598 (1);
  n2602_o <= gen1_n16_cnot1_j_n2598 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2603_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2604_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2605_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2606_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2607_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2608_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2609_o <= n2607_o & n2608_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2610 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2609_o,
    o => gen2_n16_cnot2_j_o);
  n2613_o <= gen2_n16_cnot2_j_n2610 (1);
  n2614_o <= gen2_n16_cnot2_j_n2610 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2615_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2616_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2618 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2617_o,
    o => gen2_n15_cnot2_j_o);
  n2621_o <= gen2_n15_cnot2_j_n2618 (1);
  n2622_o <= gen2_n15_cnot2_j_n2618 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2623_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2624_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2626 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2625_o,
    o => gen2_n14_cnot2_j_o);
  n2629_o <= gen2_n14_cnot2_j_n2626 (1);
  n2630_o <= gen2_n14_cnot2_j_n2626 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2631_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2632_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2633_o <= n2631_o & n2632_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2634 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2633_o,
    o => gen2_n13_cnot2_j_o);
  n2637_o <= gen2_n13_cnot2_j_n2634 (1);
  n2638_o <= gen2_n13_cnot2_j_n2634 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2639_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2640_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2642 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2641_o,
    o => gen2_n12_cnot2_j_o);
  n2645_o <= gen2_n12_cnot2_j_n2642 (1);
  n2646_o <= gen2_n12_cnot2_j_n2642 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2647_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2648_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2649_o <= n2647_o & n2648_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2650 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2649_o,
    o => gen2_n11_cnot2_j_o);
  n2653_o <= gen2_n11_cnot2_j_n2650 (1);
  n2654_o <= gen2_n11_cnot2_j_n2650 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2655_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2656_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2657_o <= n2655_o & n2656_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2658 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2657_o,
    o => gen2_n10_cnot2_j_o);
  n2661_o <= gen2_n10_cnot2_j_n2658 (1);
  n2662_o <= gen2_n10_cnot2_j_n2658 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2663_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2664_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2665_o <= n2663_o & n2664_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2666 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2665_o,
    o => gen2_n9_cnot2_j_o);
  n2669_o <= gen2_n9_cnot2_j_n2666 (1);
  n2670_o <= gen2_n9_cnot2_j_n2666 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2671_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2672_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2673_o <= n2671_o & n2672_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2674 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2673_o,
    o => gen2_n8_cnot2_j_o);
  n2677_o <= gen2_n8_cnot2_j_n2674 (1);
  n2678_o <= gen2_n8_cnot2_j_n2674 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2679_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2680_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2681_o <= n2679_o & n2680_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2682 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2681_o,
    o => gen2_n7_cnot2_j_o);
  n2685_o <= gen2_n7_cnot2_j_n2682 (1);
  n2686_o <= gen2_n7_cnot2_j_n2682 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2687_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2688_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2689_o <= n2687_o & n2688_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2690 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2689_o,
    o => gen2_n6_cnot2_j_o);
  n2693_o <= gen2_n6_cnot2_j_n2690 (1);
  n2694_o <= gen2_n6_cnot2_j_n2690 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2695_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2696_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2697_o <= n2695_o & n2696_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2698 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2697_o,
    o => gen2_n5_cnot2_j_o);
  n2701_o <= gen2_n5_cnot2_j_n2698 (1);
  n2702_o <= gen2_n5_cnot2_j_n2698 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2703_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2704_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2705_o <= n2703_o & n2704_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2706 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2705_o,
    o => gen2_n4_cnot2_j_o);
  n2709_o <= gen2_n4_cnot2_j_n2706 (1);
  n2710_o <= gen2_n4_cnot2_j_n2706 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2711_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2712_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2713_o <= n2711_o & n2712_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2714 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2713_o,
    o => gen2_n3_cnot2_j_o);
  n2717_o <= gen2_n3_cnot2_j_n2714 (1);
  n2718_o <= gen2_n3_cnot2_j_n2714 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2719_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2720_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2721_o <= n2719_o & n2720_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2722 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2721_o,
    o => gen2_n2_cnot2_j_o);
  n2725_o <= gen2_n2_cnot2_j_n2722 (1);
  n2726_o <= gen2_n2_cnot2_j_n2722 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2727_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2728_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2729_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2730_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2731_o <= n2729_o & n2730_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2732_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2733_o <= n2731_o & n2732_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2734 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2733_o,
    o => gen3_n1_ccnot3_j_o);
  n2737_o <= gen3_n1_ccnot3_j_n2734 (2);
  n2738_o <= gen3_n1_ccnot3_j_n2734 (1);
  n2739_o <= gen3_n1_ccnot3_j_n2734 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2740_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2741_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2742_o <= n2740_o & n2741_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2743_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2744_o <= n2742_o & n2743_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2745 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2744_o,
    o => gen3_n2_ccnot3_j_o);
  n2748_o <= gen3_n2_ccnot3_j_n2745 (2);
  n2749_o <= gen3_n2_ccnot3_j_n2745 (1);
  n2750_o <= gen3_n2_ccnot3_j_n2745 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2751_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2752_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2753_o <= n2751_o & n2752_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2754_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2755_o <= n2753_o & n2754_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2756 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2755_o,
    o => gen3_n3_ccnot3_j_o);
  n2759_o <= gen3_n3_ccnot3_j_n2756 (2);
  n2760_o <= gen3_n3_ccnot3_j_n2756 (1);
  n2761_o <= gen3_n3_ccnot3_j_n2756 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2762_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2763_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2764_o <= n2762_o & n2763_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2765_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2766_o <= n2764_o & n2765_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2767 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2766_o,
    o => gen3_n4_ccnot3_j_o);
  n2770_o <= gen3_n4_ccnot3_j_n2767 (2);
  n2771_o <= gen3_n4_ccnot3_j_n2767 (1);
  n2772_o <= gen3_n4_ccnot3_j_n2767 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2773_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2774_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2775_o <= n2773_o & n2774_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2776_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2777_o <= n2775_o & n2776_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2778 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2777_o,
    o => gen3_n5_ccnot3_j_o);
  n2781_o <= gen3_n5_ccnot3_j_n2778 (2);
  n2782_o <= gen3_n5_ccnot3_j_n2778 (1);
  n2783_o <= gen3_n5_ccnot3_j_n2778 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2784_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2785_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2787_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2788_o <= n2786_o & n2787_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2789 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2788_o,
    o => gen3_n6_ccnot3_j_o);
  n2792_o <= gen3_n6_ccnot3_j_n2789 (2);
  n2793_o <= gen3_n6_ccnot3_j_n2789 (1);
  n2794_o <= gen3_n6_ccnot3_j_n2789 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2795_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2796_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2797_o <= n2795_o & n2796_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2798_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2799_o <= n2797_o & n2798_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2800 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2799_o,
    o => gen3_n7_ccnot3_j_o);
  n2803_o <= gen3_n7_ccnot3_j_n2800 (2);
  n2804_o <= gen3_n7_ccnot3_j_n2800 (1);
  n2805_o <= gen3_n7_ccnot3_j_n2800 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2806_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2807_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2808_o <= n2806_o & n2807_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2809_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2810_o <= n2808_o & n2809_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2811 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2810_o,
    o => gen3_n8_ccnot3_j_o);
  n2814_o <= gen3_n8_ccnot3_j_n2811 (2);
  n2815_o <= gen3_n8_ccnot3_j_n2811 (1);
  n2816_o <= gen3_n8_ccnot3_j_n2811 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2817_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2818_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2819_o <= n2817_o & n2818_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2820_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2821_o <= n2819_o & n2820_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2822 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2821_o,
    o => gen3_n9_ccnot3_j_o);
  n2825_o <= gen3_n9_ccnot3_j_n2822 (2);
  n2826_o <= gen3_n9_ccnot3_j_n2822 (1);
  n2827_o <= gen3_n9_ccnot3_j_n2822 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2828_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2829_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2830_o <= n2828_o & n2829_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2831_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2832_o <= n2830_o & n2831_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2833 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2832_o,
    o => gen3_n10_ccnot3_j_o);
  n2836_o <= gen3_n10_ccnot3_j_n2833 (2);
  n2837_o <= gen3_n10_ccnot3_j_n2833 (1);
  n2838_o <= gen3_n10_ccnot3_j_n2833 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2839_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2840_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2842_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2843_o <= n2841_o & n2842_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2844 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2843_o,
    o => gen3_n11_ccnot3_j_o);
  n2847_o <= gen3_n11_ccnot3_j_n2844 (2);
  n2848_o <= gen3_n11_ccnot3_j_n2844 (1);
  n2849_o <= gen3_n11_ccnot3_j_n2844 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2850_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2851_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2852_o <= n2850_o & n2851_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2853_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2854_o <= n2852_o & n2853_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2855 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2854_o,
    o => gen3_n12_ccnot3_j_o);
  n2858_o <= gen3_n12_ccnot3_j_n2855 (2);
  n2859_o <= gen3_n12_ccnot3_j_n2855 (1);
  n2860_o <= gen3_n12_ccnot3_j_n2855 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2861_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2862_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2864_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2865_o <= n2863_o & n2864_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2866 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2865_o,
    o => gen3_n13_ccnot3_j_o);
  n2869_o <= gen3_n13_ccnot3_j_n2866 (2);
  n2870_o <= gen3_n13_ccnot3_j_n2866 (1);
  n2871_o <= gen3_n13_ccnot3_j_n2866 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2872_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2873_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2875_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2876_o <= n2874_o & n2875_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2877 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2876_o,
    o => gen3_n14_ccnot3_j_o);
  n2880_o <= gen3_n14_ccnot3_j_n2877 (2);
  n2881_o <= gen3_n14_ccnot3_j_n2877 (1);
  n2882_o <= gen3_n14_ccnot3_j_n2877 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2883_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2884_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2886_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2887_o <= n2885_o & n2886_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2888 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2887_o,
    o => gen3_n15_ccnot3_j_o);
  n2891_o <= gen3_n15_ccnot3_j_n2888 (2);
  n2892_o <= gen3_n15_ccnot3_j_n2888 (1);
  n2893_o <= gen3_n15_ccnot3_j_n2888 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2894_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2895_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2897_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2898_o <= n2896_o & n2897_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2899 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2898_o,
    o => gen3_n16_ccnot3_j_o);
  n2902_o <= gen3_n16_ccnot3_j_n2899 (2);
  n2903_o <= gen3_n16_ccnot3_j_n2899 (1);
  n2904_o <= gen3_n16_ccnot3_j_n2899 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2905_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2906_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2907_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2908_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2909_o <= n2907_o & n2908_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2910 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2909_o,
    o => cnot_4_o);
  n2913_o <= cnot_4_n2910 (1);
  n2914_o <= cnot_4_n2910 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2915_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2916_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2917_o <= n2915_o & n2916_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2918_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2919_o <= n2917_o & n2918_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2920 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2919_o,
    o => gen4_n15_peres4_j_o);
  n2923_o <= gen4_n15_peres4_j_n2920 (2);
  n2924_o <= gen4_n15_peres4_j_n2920 (1);
  n2925_o <= gen4_n15_peres4_j_n2920 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2926_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2927_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2928_o <= n2926_o & n2927_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2929_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2930_o <= n2928_o & n2929_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2931 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2930_o,
    o => gen4_n14_peres4_j_o);
  n2934_o <= gen4_n14_peres4_j_n2931 (2);
  n2935_o <= gen4_n14_peres4_j_n2931 (1);
  n2936_o <= gen4_n14_peres4_j_n2931 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2937_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2938_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2939_o <= n2937_o & n2938_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2940_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2942 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2941_o,
    o => gen4_n13_peres4_j_o);
  n2945_o <= gen4_n13_peres4_j_n2942 (2);
  n2946_o <= gen4_n13_peres4_j_n2942 (1);
  n2947_o <= gen4_n13_peres4_j_n2942 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2948_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2949_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2950_o <= n2948_o & n2949_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2951_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2952_o <= n2950_o & n2951_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2953 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2952_o,
    o => gen4_n12_peres4_j_o);
  n2956_o <= gen4_n12_peres4_j_n2953 (2);
  n2957_o <= gen4_n12_peres4_j_n2953 (1);
  n2958_o <= gen4_n12_peres4_j_n2953 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2959_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2960_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2961_o <= n2959_o & n2960_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2962_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2964 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2963_o,
    o => gen4_n11_peres4_j_o);
  n2967_o <= gen4_n11_peres4_j_n2964 (2);
  n2968_o <= gen4_n11_peres4_j_n2964 (1);
  n2969_o <= gen4_n11_peres4_j_n2964 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2970_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2971_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2972_o <= n2970_o & n2971_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2973_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2974_o <= n2972_o & n2973_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2975 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2974_o,
    o => gen4_n10_peres4_j_o);
  n2978_o <= gen4_n10_peres4_j_n2975 (2);
  n2979_o <= gen4_n10_peres4_j_n2975 (1);
  n2980_o <= gen4_n10_peres4_j_n2975 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2981_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2982_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2983_o <= n2981_o & n2982_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2984_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2985_o <= n2983_o & n2984_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2986 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2985_o,
    o => gen4_n9_peres4_j_o);
  n2989_o <= gen4_n9_peres4_j_n2986 (2);
  n2990_o <= gen4_n9_peres4_j_n2986 (1);
  n2991_o <= gen4_n9_peres4_j_n2986 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2992_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2993_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2994_o <= n2992_o & n2993_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2995_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2996_o <= n2994_o & n2995_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2997 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2996_o,
    o => gen4_n8_peres4_j_o);
  n3000_o <= gen4_n8_peres4_j_n2997 (2);
  n3001_o <= gen4_n8_peres4_j_n2997 (1);
  n3002_o <= gen4_n8_peres4_j_n2997 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3003_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3004_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3005_o <= n3003_o & n3004_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3006_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3007_o <= n3005_o & n3006_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3008 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3007_o,
    o => gen4_n7_peres4_j_o);
  n3011_o <= gen4_n7_peres4_j_n3008 (2);
  n3012_o <= gen4_n7_peres4_j_n3008 (1);
  n3013_o <= gen4_n7_peres4_j_n3008 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3014_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3015_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3016_o <= n3014_o & n3015_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3017_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3018_o <= n3016_o & n3017_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3019 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3018_o,
    o => gen4_n6_peres4_j_o);
  n3022_o <= gen4_n6_peres4_j_n3019 (2);
  n3023_o <= gen4_n6_peres4_j_n3019 (1);
  n3024_o <= gen4_n6_peres4_j_n3019 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3025_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3026_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3027_o <= n3025_o & n3026_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3028_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3029_o <= n3027_o & n3028_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3030 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3029_o,
    o => gen4_n5_peres4_j_o);
  n3033_o <= gen4_n5_peres4_j_n3030 (2);
  n3034_o <= gen4_n5_peres4_j_n3030 (1);
  n3035_o <= gen4_n5_peres4_j_n3030 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3036_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3037_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3038_o <= n3036_o & n3037_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3039_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3040_o <= n3038_o & n3039_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3041 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3040_o,
    o => gen4_n4_peres4_j_o);
  n3044_o <= gen4_n4_peres4_j_n3041 (2);
  n3045_o <= gen4_n4_peres4_j_n3041 (1);
  n3046_o <= gen4_n4_peres4_j_n3041 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3047_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3048_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3049_o <= n3047_o & n3048_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3050_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3051_o <= n3049_o & n3050_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3052 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3051_o,
    o => gen4_n3_peres4_j_o);
  n3055_o <= gen4_n3_peres4_j_n3052 (2);
  n3056_o <= gen4_n3_peres4_j_n3052 (1);
  n3057_o <= gen4_n3_peres4_j_n3052 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3058_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3059_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3060_o <= n3058_o & n3059_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3061_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3062_o <= n3060_o & n3061_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3063 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3062_o,
    o => gen4_n2_peres4_j_o);
  n3066_o <= gen4_n2_peres4_j_n3063 (2);
  n3067_o <= gen4_n2_peres4_j_n3063 (1);
  n3068_o <= gen4_n2_peres4_j_n3063 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3069_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3070_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3071_o <= n3069_o & n3070_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3072_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3073_o <= n3071_o & n3072_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3074 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3073_o,
    o => gen4_n1_peres4_j_o);
  n3077_o <= gen4_n1_peres4_j_n3074 (2);
  n3078_o <= gen4_n1_peres4_j_n3074 (1);
  n3079_o <= gen4_n1_peres4_j_n3074 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3080_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3081_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3082_o <= n3080_o & n3081_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3083_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3084_o <= n3082_o & n3083_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3085 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3084_o,
    o => gen4_n0_peres4_j_o);
  n3088_o <= gen4_n0_peres4_j_n3085 (2);
  n3089_o <= gen4_n0_peres4_j_n3085 (1);
  n3090_o <= gen4_n0_peres4_j_n3085 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3091_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3092_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3093_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3094_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3095_o <= n3093_o & n3094_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3096 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3095_o,
    o => gen5_n1_cnot5_j_o);
  n3099_o <= gen5_n1_cnot5_j_n3096 (1);
  n3100_o <= gen5_n1_cnot5_j_n3096 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3101_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3102_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3103_o <= n3101_o & n3102_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3104 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3103_o,
    o => gen5_n2_cnot5_j_o);
  n3107_o <= gen5_n2_cnot5_j_n3104 (1);
  n3108_o <= gen5_n2_cnot5_j_n3104 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3109_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3110_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3111_o <= n3109_o & n3110_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3112 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3111_o,
    o => gen5_n3_cnot5_j_o);
  n3115_o <= gen5_n3_cnot5_j_n3112 (1);
  n3116_o <= gen5_n3_cnot5_j_n3112 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3117_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3118_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3119_o <= n3117_o & n3118_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3120 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3119_o,
    o => gen5_n4_cnot5_j_o);
  n3123_o <= gen5_n4_cnot5_j_n3120 (1);
  n3124_o <= gen5_n4_cnot5_j_n3120 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3125_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3126_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3127_o <= n3125_o & n3126_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3128 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3127_o,
    o => gen5_n5_cnot5_j_o);
  n3131_o <= gen5_n5_cnot5_j_n3128 (1);
  n3132_o <= gen5_n5_cnot5_j_n3128 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3133_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3134_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3135_o <= n3133_o & n3134_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3136 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3135_o,
    o => gen5_n6_cnot5_j_o);
  n3139_o <= gen5_n6_cnot5_j_n3136 (1);
  n3140_o <= gen5_n6_cnot5_j_n3136 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3141_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3142_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3143_o <= n3141_o & n3142_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3144 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3143_o,
    o => gen5_n7_cnot5_j_o);
  n3147_o <= gen5_n7_cnot5_j_n3144 (1);
  n3148_o <= gen5_n7_cnot5_j_n3144 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3149_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3150_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3151_o <= n3149_o & n3150_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3152 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3151_o,
    o => gen5_n8_cnot5_j_o);
  n3155_o <= gen5_n8_cnot5_j_n3152 (1);
  n3156_o <= gen5_n8_cnot5_j_n3152 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3157_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3158_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3159_o <= n3157_o & n3158_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3160 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3159_o,
    o => gen5_n9_cnot5_j_o);
  n3163_o <= gen5_n9_cnot5_j_n3160 (1);
  n3164_o <= gen5_n9_cnot5_j_n3160 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3165_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3166_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3168 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3167_o,
    o => gen5_n10_cnot5_j_o);
  n3171_o <= gen5_n10_cnot5_j_n3168 (1);
  n3172_o <= gen5_n10_cnot5_j_n3168 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3173_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3174_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3176 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3175_o,
    o => gen5_n11_cnot5_j_o);
  n3179_o <= gen5_n11_cnot5_j_n3176 (1);
  n3180_o <= gen5_n11_cnot5_j_n3176 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3181_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3182_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3183_o <= n3181_o & n3182_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3184 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3183_o,
    o => gen5_n12_cnot5_j_o);
  n3187_o <= gen5_n12_cnot5_j_n3184 (1);
  n3188_o <= gen5_n12_cnot5_j_n3184 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3189_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3190_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3191_o <= n3189_o & n3190_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3192 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3191_o,
    o => gen5_n13_cnot5_j_o);
  n3195_o <= gen5_n13_cnot5_j_n3192 (1);
  n3196_o <= gen5_n13_cnot5_j_n3192 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3197_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3198_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3200 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3199_o,
    o => gen5_n14_cnot5_j_o);
  n3203_o <= gen5_n14_cnot5_j_n3200 (1);
  n3204_o <= gen5_n14_cnot5_j_n3200 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3205_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3206_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3207_o <= n3205_o & n3206_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3208 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3207_o,
    o => gen5_n15_cnot5_j_o);
  n3211_o <= gen5_n15_cnot5_j_n3208 (1);
  n3212_o <= gen5_n15_cnot5_j_n3208 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3213_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3214_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3215_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3216_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3217_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3218_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3219_o <= n3217_o & n3218_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3220 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3219_o,
    o => gen6_n1_cnot1_j_o);
  n3223_o <= gen6_n1_cnot1_j_n3220 (1);
  n3224_o <= gen6_n1_cnot1_j_n3220 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3225_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3226_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3227_o <= n3225_o & n3226_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3228 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3227_o,
    o => gen6_n2_cnot1_j_o);
  n3231_o <= gen6_n2_cnot1_j_n3228 (1);
  n3232_o <= gen6_n2_cnot1_j_n3228 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3233_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3234_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3235_o <= n3233_o & n3234_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3236 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3235_o,
    o => gen6_n3_cnot1_j_o);
  n3239_o <= gen6_n3_cnot1_j_n3236 (1);
  n3240_o <= gen6_n3_cnot1_j_n3236 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3241_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3242_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3243_o <= n3241_o & n3242_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3244 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3243_o,
    o => gen6_n4_cnot1_j_o);
  n3247_o <= gen6_n4_cnot1_j_n3244 (1);
  n3248_o <= gen6_n4_cnot1_j_n3244 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3249_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3250_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3251_o <= n3249_o & n3250_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3252 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3251_o,
    o => gen6_n5_cnot1_j_o);
  n3255_o <= gen6_n5_cnot1_j_n3252 (1);
  n3256_o <= gen6_n5_cnot1_j_n3252 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3257_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3258_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3259_o <= n3257_o & n3258_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3260 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3259_o,
    o => gen6_n6_cnot1_j_o);
  n3263_o <= gen6_n6_cnot1_j_n3260 (1);
  n3264_o <= gen6_n6_cnot1_j_n3260 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3265_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3266_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3267_o <= n3265_o & n3266_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3268 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3267_o,
    o => gen6_n7_cnot1_j_o);
  n3271_o <= gen6_n7_cnot1_j_n3268 (1);
  n3272_o <= gen6_n7_cnot1_j_n3268 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3273_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3274_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3276 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3275_o,
    o => gen6_n8_cnot1_j_o);
  n3279_o <= gen6_n8_cnot1_j_n3276 (1);
  n3280_o <= gen6_n8_cnot1_j_n3276 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3281_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3282_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3283_o <= n3281_o & n3282_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3284 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3283_o,
    o => gen6_n9_cnot1_j_o);
  n3287_o <= gen6_n9_cnot1_j_n3284 (1);
  n3288_o <= gen6_n9_cnot1_j_n3284 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3289_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3290_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3291_o <= n3289_o & n3290_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3292 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3291_o,
    o => gen6_n10_cnot1_j_o);
  n3295_o <= gen6_n10_cnot1_j_n3292 (1);
  n3296_o <= gen6_n10_cnot1_j_n3292 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3297_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3298_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3299_o <= n3297_o & n3298_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3300 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3299_o,
    o => gen6_n11_cnot1_j_o);
  n3303_o <= gen6_n11_cnot1_j_n3300 (1);
  n3304_o <= gen6_n11_cnot1_j_n3300 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3305_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3306_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3307_o <= n3305_o & n3306_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3308 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3307_o,
    o => gen6_n12_cnot1_j_o);
  n3311_o <= gen6_n12_cnot1_j_n3308 (1);
  n3312_o <= gen6_n12_cnot1_j_n3308 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3313_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3314_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3315_o <= n3313_o & n3314_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3316 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3315_o,
    o => gen6_n13_cnot1_j_o);
  n3319_o <= gen6_n13_cnot1_j_n3316 (1);
  n3320_o <= gen6_n13_cnot1_j_n3316 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3321_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3322_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3323_o <= n3321_o & n3322_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3324 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3323_o,
    o => gen6_n14_cnot1_j_o);
  n3327_o <= gen6_n14_cnot1_j_n3324 (1);
  n3328_o <= gen6_n14_cnot1_j_n3324 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3329_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3330_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3331_o <= n3329_o & n3330_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3332 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3331_o,
    o => gen6_n15_cnot1_j_o);
  n3335_o <= gen6_n15_cnot1_j_n3332 (1);
  n3336_o <= gen6_n15_cnot1_j_n3332 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3337_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3338_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3339_o <= n3337_o & n3338_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3340 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3339_o,
    o => gen6_n16_cnot1_j_o);
  n3343_o <= gen6_n16_cnot1_j_n3340 (1);
  n3344_o <= gen6_n16_cnot1_j_n3340 (0);
  n3345_o <= n2601_o & n2593_o & n2585_o & n2577_o & n2569_o & n2561_o & n2553_o & n2545_o & n2537_o & n2529_o & n2521_o & n2513_o & n2505_o & n2497_o & n2489_o & n2481_o & n2603_o;
  n3346_o <= n2602_o & n2594_o & n2586_o & n2578_o & n2570_o & n2562_o & n2554_o & n2546_o & n2538_o & n2530_o & n2522_o & n2514_o & n2506_o & n2498_o & n2490_o & n2482_o & n2604_o;
  n3347_o <= n2606_o & n2613_o & n2621_o & n2629_o & n2637_o & n2645_o & n2653_o & n2661_o & n2669_o & n2677_o & n2685_o & n2693_o & n2701_o & n2709_o & n2717_o & n2725_o & n2605_o;
  n3348_o <= n2614_o & n2622_o & n2630_o & n2638_o & n2646_o & n2654_o & n2662_o & n2670_o & n2678_o & n2686_o & n2694_o & n2702_o & n2710_o & n2718_o & n2726_o & n2727_o;
  n3349_o <= n2904_o & n2893_o & n2882_o & n2871_o & n2860_o & n2849_o & n2838_o & n2827_o & n2816_o & n2805_o & n2794_o & n2783_o & n2772_o & n2761_o & n2750_o & n2739_o & n2728_o;
  n3350_o <= n2905_o & n2903_o & n2892_o & n2881_o & n2870_o & n2859_o & n2848_o & n2837_o & n2826_o & n2815_o & n2804_o & n2793_o & n2782_o & n2771_o & n2760_o & n2749_o & n2738_o;
  n3351_o <= n2906_o & n2902_o & n2891_o & n2880_o & n2869_o & n2858_o & n2847_o & n2836_o & n2825_o & n2814_o & n2803_o & n2792_o & n2781_o & n2770_o & n2759_o & n2748_o & n2737_o;
  n3352_o <= n2913_o & n2923_o & n2934_o & n2945_o & n2956_o & n2967_o & n2978_o & n2989_o & n3000_o & n3011_o & n3022_o & n3033_o & n3044_o & n3055_o & n3066_o & n3077_o & n3088_o;
  n3353_o <= n2925_o & n2936_o & n2947_o & n2958_o & n2969_o & n2980_o & n2991_o & n3002_o & n3013_o & n3024_o & n3035_o & n3046_o & n3057_o & n3068_o & n3079_o & n3090_o & n3091_o;
  n3354_o <= n2914_o & n2924_o & n2935_o & n2946_o & n2957_o & n2968_o & n2979_o & n2990_o & n3001_o & n3012_o & n3023_o & n3034_o & n3045_o & n3056_o & n3067_o & n3078_o & n3089_o;
  n3355_o <= n3212_o & n3204_o & n3196_o & n3188_o & n3180_o & n3172_o & n3164_o & n3156_o & n3148_o & n3140_o & n3132_o & n3124_o & n3116_o & n3108_o & n3100_o & n3092_o;
  n3356_o <= n3214_o & n3211_o & n3203_o & n3195_o & n3187_o & n3179_o & n3171_o & n3163_o & n3155_o & n3147_o & n3139_o & n3131_o & n3123_o & n3115_o & n3107_o & n3099_o & n3213_o;
  n3357_o <= n3343_o & n3335_o & n3327_o & n3319_o & n3311_o & n3303_o & n3295_o & n3287_o & n3279_o & n3271_o & n3263_o & n3255_o & n3247_o & n3239_o & n3231_o & n3223_o & n3215_o;
  n3358_o <= n3344_o & n3336_o & n3328_o & n3320_o & n3312_o & n3304_o & n3296_o & n3288_o & n3280_o & n3272_o & n3264_o & n3256_o & n3248_o & n3240_o & n3232_o & n3224_o & n3216_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2464_o : std_logic;
  signal n2465_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2466 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2471_o;
  o <= n2470_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2472_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2464_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2465_o <= n2464_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2466 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2465_o,
    o => gen1_n0_cnot0_o);
  n2469_o <= gen1_n0_cnot0_n2466 (1);
  n2470_o <= gen1_n0_cnot0_n2466 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2471_o <= ctrl_prop (1);
  n2472_o <= n2469_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2318 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2326 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2334 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2342 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2350 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2358 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2366 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2374 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2382 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2390 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2398 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2406 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2414 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2422 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2430 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2438 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2446 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2454 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic_vector (17 downto 0);
  signal n2461_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2459_o;
  o <= n2460_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2461_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2315_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2316_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2317_o <= n2315_o & n2316_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2318 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2317_o,
    o => gen1_n0_cnot0_o);
  n2321_o <= gen1_n0_cnot0_n2318 (1);
  n2322_o <= gen1_n0_cnot0_n2318 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2323_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2324_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2325_o <= n2323_o & n2324_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2326 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2325_o,
    o => gen1_n1_cnot0_o);
  n2329_o <= gen1_n1_cnot0_n2326 (1);
  n2330_o <= gen1_n1_cnot0_n2326 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2331_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2332_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2333_o <= n2331_o & n2332_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2334 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2333_o,
    o => gen1_n2_cnot0_o);
  n2337_o <= gen1_n2_cnot0_n2334 (1);
  n2338_o <= gen1_n2_cnot0_n2334 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2339_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2340_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2342 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2341_o,
    o => gen1_n3_cnot0_o);
  n2345_o <= gen1_n3_cnot0_n2342 (1);
  n2346_o <= gen1_n3_cnot0_n2342 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2347_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2348_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2349_o <= n2347_o & n2348_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2350 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2349_o,
    o => gen1_n4_cnot0_o);
  n2353_o <= gen1_n4_cnot0_n2350 (1);
  n2354_o <= gen1_n4_cnot0_n2350 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2355_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2356_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2357_o <= n2355_o & n2356_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2358 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2357_o,
    o => gen1_n5_cnot0_o);
  n2361_o <= gen1_n5_cnot0_n2358 (1);
  n2362_o <= gen1_n5_cnot0_n2358 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2363_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2364_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2366 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2365_o,
    o => gen1_n6_cnot0_o);
  n2369_o <= gen1_n6_cnot0_n2366 (1);
  n2370_o <= gen1_n6_cnot0_n2366 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2371_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2372_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2373_o <= n2371_o & n2372_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2374 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2373_o,
    o => gen1_n7_cnot0_o);
  n2377_o <= gen1_n7_cnot0_n2374 (1);
  n2378_o <= gen1_n7_cnot0_n2374 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2379_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2380_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2381_o <= n2379_o & n2380_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2382 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2381_o,
    o => gen1_n8_cnot0_o);
  n2385_o <= gen1_n8_cnot0_n2382 (1);
  n2386_o <= gen1_n8_cnot0_n2382 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2387_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2388_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2390 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2389_o,
    o => gen1_n9_cnot0_o);
  n2393_o <= gen1_n9_cnot0_n2390 (1);
  n2394_o <= gen1_n9_cnot0_n2390 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2395_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2396_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2398 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2397_o,
    o => gen1_n10_cnot0_o);
  n2401_o <= gen1_n10_cnot0_n2398 (1);
  n2402_o <= gen1_n10_cnot0_n2398 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2403_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2404_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2406 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2405_o,
    o => gen1_n11_cnot0_o);
  n2409_o <= gen1_n11_cnot0_n2406 (1);
  n2410_o <= gen1_n11_cnot0_n2406 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2411_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2412_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2413_o <= n2411_o & n2412_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2414 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2413_o,
    o => gen1_n12_cnot0_o);
  n2417_o <= gen1_n12_cnot0_n2414 (1);
  n2418_o <= gen1_n12_cnot0_n2414 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2419_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2420_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2422 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2421_o,
    o => gen1_n13_cnot0_o);
  n2425_o <= gen1_n13_cnot0_n2422 (1);
  n2426_o <= gen1_n13_cnot0_n2422 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2427_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2428_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2430 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2429_o,
    o => gen1_n14_cnot0_o);
  n2433_o <= gen1_n14_cnot0_n2430 (1);
  n2434_o <= gen1_n14_cnot0_n2430 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2435_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2436_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2437_o <= n2435_o & n2436_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2438 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2437_o,
    o => gen1_n15_cnot0_o);
  n2441_o <= gen1_n15_cnot0_n2438 (1);
  n2442_o <= gen1_n15_cnot0_n2438 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2443_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2444_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2445_o <= n2443_o & n2444_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2446 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2445_o,
    o => gen1_n16_cnot0_o);
  n2449_o <= gen1_n16_cnot0_n2446 (1);
  n2450_o <= gen1_n16_cnot0_n2446 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2451_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2452_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2454 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2453_o,
    o => gen1_n17_cnot0_o);
  n2457_o <= gen1_n17_cnot0_n2454 (1);
  n2458_o <= gen1_n17_cnot0_n2454 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2459_o <= ctrl_prop (18);
  n2460_o <= n2458_o & n2450_o & n2442_o & n2434_o & n2426_o & n2418_o & n2410_o & n2402_o & n2394_o & n2386_o & n2378_o & n2370_o & n2362_o & n2354_o & n2346_o & n2338_o & n2330_o & n2322_o;
  n2461_o <= n2457_o & n2449_o & n2441_o & n2433_o & n2425_o & n2417_o & n2409_o & n2401_o & n2393_o & n2385_o & n2377_o & n2369_o & n2361_o & n2353_o & n2345_o & n2337_o & n2329_o & n2321_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2301 : std_logic;
  signal cnotr_n2302 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2307 : std_logic_vector (17 downto 0);
  signal add_n2308 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2301;
  a_out <= add_n2307;
  s <= add_n2308;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2302; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2301 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2302 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2307 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2308 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal cnota_n1503 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic_vector (1 downto 0);
  signal cnotb_n1510 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic_vector (1 downto 0);
  signal n1516_o : std_logic;
  signal n1517_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1518 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic_vector (1 downto 0);
  signal n1527_o : std_logic;
  signal n1528_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1529 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1539 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (1 downto 0);
  signal n1549_o : std_logic;
  signal n1550_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1551 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1561 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (1 downto 0);
  signal n1571_o : std_logic;
  signal n1572_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1573 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1583 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (1 downto 0);
  signal n1593_o : std_logic;
  signal n1594_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1595 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1605 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (1 downto 0);
  signal n1615_o : std_logic;
  signal n1616_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1617 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1627 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (1 downto 0);
  signal n1637_o : std_logic;
  signal n1638_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1639 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1649 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (1 downto 0);
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1661 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1671 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic_vector (1 downto 0);
  signal n1681_o : std_logic;
  signal n1682_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1683 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1693 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (1 downto 0);
  signal n1703_o : std_logic;
  signal n1704_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1705 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1715 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (1 downto 0);
  signal n1725_o : std_logic;
  signal n1726_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1727 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1737 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic_vector (1 downto 0);
  signal n1747_o : std_logic;
  signal n1748_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1749 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1759 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic_vector (1 downto 0);
  signal n1769_o : std_logic;
  signal n1770_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1771 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1781 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1793 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1803 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic_vector (1 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1815 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1825 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic_vector (1 downto 0);
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1837 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1847 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1859 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1869 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1881 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1891 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (1 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1903 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1913 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic_vector (1 downto 0);
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1925 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1935 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (1 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1947 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1957 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (1 downto 0);
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1969 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1979 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (1 downto 0);
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1991 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2001 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic_vector (1 downto 0);
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2013 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2023 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic_vector (1 downto 0);
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2035 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2045 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic_vector (1 downto 0);
  signal n2055_o : std_logic;
  signal n2056_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2057 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2067 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic_vector (1 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2079 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2089 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2101 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2111 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic_vector (1 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2123 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2133 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (1 downto 0);
  signal n2143_o : std_logic;
  signal n2144_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2145 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2155 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (1 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2167 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2177 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (1 downto 0);
  signal n2187_o : std_logic;
  signal n2188_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n2189 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n2199 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (1 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n2211 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n2221 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2231 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (1 downto 0);
  signal cnotea_n2238 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic_vector (17 downto 0);
  signal n2244_o : std_logic_vector (17 downto 0);
  signal n2245_o : std_logic_vector (17 downto 0);
  signal n2246_o : std_logic_vector (16 downto 0);
  signal n2247_o : std_logic_vector (16 downto 0);
  signal n2248_o : std_logic_vector (16 downto 0);
  signal n2249_o : std_logic_vector (16 downto 0);
  signal n2250_o : std_logic_vector (3 downto 0);
  signal n2251_o : std_logic_vector (3 downto 0);
  signal n2252_o : std_logic_vector (3 downto 0);
  signal n2253_o : std_logic_vector (3 downto 0);
  signal n2254_o : std_logic_vector (3 downto 0);
  signal n2255_o : std_logic_vector (3 downto 0);
  signal n2256_o : std_logic_vector (3 downto 0);
  signal n2257_o : std_logic_vector (3 downto 0);
  signal n2258_o : std_logic_vector (3 downto 0);
  signal n2259_o : std_logic_vector (3 downto 0);
  signal n2260_o : std_logic_vector (3 downto 0);
  signal n2261_o : std_logic_vector (3 downto 0);
  signal n2262_o : std_logic_vector (3 downto 0);
  signal n2263_o : std_logic_vector (3 downto 0);
  signal n2264_o : std_logic_vector (3 downto 0);
  signal n2265_o : std_logic_vector (3 downto 0);
  signal n2266_o : std_logic_vector (3 downto 0);
  signal n2267_o : std_logic_vector (3 downto 0);
  signal n2268_o : std_logic_vector (3 downto 0);
  signal n2269_o : std_logic_vector (3 downto 0);
  signal n2270_o : std_logic_vector (3 downto 0);
  signal n2271_o : std_logic_vector (3 downto 0);
  signal n2272_o : std_logic_vector (3 downto 0);
  signal n2273_o : std_logic_vector (3 downto 0);
  signal n2274_o : std_logic_vector (3 downto 0);
  signal n2275_o : std_logic_vector (3 downto 0);
  signal n2276_o : std_logic_vector (3 downto 0);
  signal n2277_o : std_logic_vector (3 downto 0);
  signal n2278_o : std_logic_vector (3 downto 0);
  signal n2279_o : std_logic_vector (3 downto 0);
  signal n2280_o : std_logic_vector (3 downto 0);
  signal n2281_o : std_logic_vector (3 downto 0);
  signal n2282_o : std_logic_vector (3 downto 0);
  signal n2283_o : std_logic_vector (3 downto 0);
  signal n2284_o : std_logic_vector (3 downto 0);
  signal n2285_o : std_logic_vector (3 downto 0);
  signal n2286_o : std_logic_vector (3 downto 0);
  signal n2287_o : std_logic_vector (3 downto 0);
  signal n2288_o : std_logic_vector (3 downto 0);
  signal n2289_o : std_logic_vector (3 downto 0);
  signal n2290_o : std_logic_vector (3 downto 0);
  signal n2291_o : std_logic_vector (3 downto 0);
  signal n2292_o : std_logic_vector (3 downto 0);
  signal n2293_o : std_logic_vector (3 downto 0);
  signal n2294_o : std_logic_vector (3 downto 0);
  signal n2295_o : std_logic_vector (3 downto 0);
  signal n2296_o : std_logic_vector (3 downto 0);
  signal n2297_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2243_o;
  b_out <= n2244_o;
  s <= n2245_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2246_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2247_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2248_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2249_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1506_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1513_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1507_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2235_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1500_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1501_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1503 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1502_o,
    o => cnota_o);
  n1506_o <= cnota_n1503 (1);
  n1507_o <= cnota_n1503 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1508_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1509_o <= n1508_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1510 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1509_o,
    o => cnotb_o);
  n1513_o <= cnotb_n1510 (1);
  n1514_o <= cnotb_n1510 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1515_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1516_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1517_o <= n1515_o & n1516_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1518 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1517_o,
    o => ccnotc_o);
  n1521_o <= ccnotc_n1518 (2);
  n1522_o <= ccnotc_n1518 (1);
  n1523_o <= ccnotc_n1518 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2250_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2251_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2252_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1524_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1525_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1526_o <= n1524_o & n1525_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1527_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1528_o <= n1526_o & n1527_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1529 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1528_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1532_o <= gen1_n1_ccnot1_n1529 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1533_o <= gen1_n1_ccnot1_n1529 (1);
  n1534_o <= gen1_n1_ccnot1_n1529 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1535_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1536_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1537_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1539 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1538_o,
    o => gen1_n1_cnot1_o);
  n1542_o <= gen1_n1_cnot1_n1539 (1);
  n1543_o <= gen1_n1_cnot1_n1539 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1544_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1545_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1546_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1547_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1549_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1550_o <= n1548_o & n1549_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1551 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1550_o,
    o => gen1_n1_ccnot2_o);
  n1554_o <= gen1_n1_ccnot2_n1551 (2);
  n1555_o <= gen1_n1_ccnot2_n1551 (1);
  n1556_o <= gen1_n1_ccnot2_n1551 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1557_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1558_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1559_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1560_o <= n1558_o & n1559_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1561 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1560_o,
    o => gen1_n1_cnot2_o);
  n1564_o <= gen1_n1_cnot2_n1561 (1);
  n1565_o <= gen1_n1_cnot2_n1561 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1566_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1567_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2253_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2254_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2255_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1568_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1569_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1571_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1572_o <= n1570_o & n1571_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1573 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1572_o,
    o => gen1_n2_ccnot1_o);
  n1576_o <= gen1_n2_ccnot1_n1573 (2);
  n1577_o <= gen1_n2_ccnot1_n1573 (1);
  n1578_o <= gen1_n2_ccnot1_n1573 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1579_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1580_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1581_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1583 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1582_o,
    o => gen1_n2_cnot1_o);
  n1586_o <= gen1_n2_cnot1_n1583 (1);
  n1587_o <= gen1_n2_cnot1_n1583 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1588_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1589_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1590_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1591_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1592_o <= n1590_o & n1591_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1593_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1594_o <= n1592_o & n1593_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1595 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1594_o,
    o => gen1_n2_ccnot2_o);
  n1598_o <= gen1_n2_ccnot2_n1595 (2);
  n1599_o <= gen1_n2_ccnot2_n1595 (1);
  n1600_o <= gen1_n2_ccnot2_n1595 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1601_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1602_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1603_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1604_o <= n1602_o & n1603_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1605 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1604_o,
    o => gen1_n2_cnot2_o);
  n1608_o <= gen1_n2_cnot2_n1605 (1);
  n1609_o <= gen1_n2_cnot2_n1605 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1610_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1611_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2256_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2257_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2258_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1612_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1613_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1615_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1616_o <= n1614_o & n1615_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1617 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1616_o,
    o => gen1_n3_ccnot1_o);
  n1620_o <= gen1_n3_ccnot1_n1617 (2);
  n1621_o <= gen1_n3_ccnot1_n1617 (1);
  n1622_o <= gen1_n3_ccnot1_n1617 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1623_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1624_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1625_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1626_o <= n1624_o & n1625_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1627 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1626_o,
    o => gen1_n3_cnot1_o);
  n1630_o <= gen1_n3_cnot1_n1627 (1);
  n1631_o <= gen1_n3_cnot1_n1627 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1632_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1633_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1634_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1635_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1637_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1638_o <= n1636_o & n1637_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1639 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1638_o,
    o => gen1_n3_ccnot2_o);
  n1642_o <= gen1_n3_ccnot2_n1639 (2);
  n1643_o <= gen1_n3_ccnot2_n1639 (1);
  n1644_o <= gen1_n3_ccnot2_n1639 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1645_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1646_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1647_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1648_o <= n1646_o & n1647_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1649 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1648_o,
    o => gen1_n3_cnot2_o);
  n1652_o <= gen1_n3_cnot2_n1649 (1);
  n1653_o <= gen1_n3_cnot2_n1649 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1654_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1655_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2259_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2260_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2261_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1656_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1657_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1659_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1661 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1660_o,
    o => gen1_n4_ccnot1_o);
  n1664_o <= gen1_n4_ccnot1_n1661 (2);
  n1665_o <= gen1_n4_ccnot1_n1661 (1);
  n1666_o <= gen1_n4_ccnot1_n1661 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1667_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1668_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1669_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1670_o <= n1668_o & n1669_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1671 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1670_o,
    o => gen1_n4_cnot1_o);
  n1674_o <= gen1_n4_cnot1_n1671 (1);
  n1675_o <= gen1_n4_cnot1_n1671 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1676_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1677_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1678_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1679_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1680_o <= n1678_o & n1679_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1681_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1682_o <= n1680_o & n1681_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1683 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1682_o,
    o => gen1_n4_ccnot2_o);
  n1686_o <= gen1_n4_ccnot2_n1683 (2);
  n1687_o <= gen1_n4_ccnot2_n1683 (1);
  n1688_o <= gen1_n4_ccnot2_n1683 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1689_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1690_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1691_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1692_o <= n1690_o & n1691_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1693 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1692_o,
    o => gen1_n4_cnot2_o);
  n1696_o <= gen1_n4_cnot2_n1693 (1);
  n1697_o <= gen1_n4_cnot2_n1693 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1698_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1699_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2262_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2263_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2264_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1700_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1701_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1703_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1704_o <= n1702_o & n1703_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1705 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1704_o,
    o => gen1_n5_ccnot1_o);
  n1708_o <= gen1_n5_ccnot1_n1705 (2);
  n1709_o <= gen1_n5_ccnot1_n1705 (1);
  n1710_o <= gen1_n5_ccnot1_n1705 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1711_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1712_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1713_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1714_o <= n1712_o & n1713_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1715 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1714_o,
    o => gen1_n5_cnot1_o);
  n1718_o <= gen1_n5_cnot1_n1715 (1);
  n1719_o <= gen1_n5_cnot1_n1715 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1720_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1721_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1722_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1723_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1725_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1726_o <= n1724_o & n1725_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1727 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1726_o,
    o => gen1_n5_ccnot2_o);
  n1730_o <= gen1_n5_ccnot2_n1727 (2);
  n1731_o <= gen1_n5_ccnot2_n1727 (1);
  n1732_o <= gen1_n5_ccnot2_n1727 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1733_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1734_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1735_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1736_o <= n1734_o & n1735_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1737 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1736_o,
    o => gen1_n5_cnot2_o);
  n1740_o <= gen1_n5_cnot2_n1737 (1);
  n1741_o <= gen1_n5_cnot2_n1737 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1742_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1743_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2265_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2266_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2267_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1744_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1745_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1746_o <= n1744_o & n1745_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1747_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1748_o <= n1746_o & n1747_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1749 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1748_o,
    o => gen1_n6_ccnot1_o);
  n1752_o <= gen1_n6_ccnot1_n1749 (2);
  n1753_o <= gen1_n6_ccnot1_n1749 (1);
  n1754_o <= gen1_n6_ccnot1_n1749 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1755_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1756_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1757_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1758_o <= n1756_o & n1757_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1759 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1758_o,
    o => gen1_n6_cnot1_o);
  n1762_o <= gen1_n6_cnot1_n1759 (1);
  n1763_o <= gen1_n6_cnot1_n1759 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1764_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1765_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1766_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1767_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1768_o <= n1766_o & n1767_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1769_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1770_o <= n1768_o & n1769_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1771 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1770_o,
    o => gen1_n6_ccnot2_o);
  n1774_o <= gen1_n6_ccnot2_n1771 (2);
  n1775_o <= gen1_n6_ccnot2_n1771 (1);
  n1776_o <= gen1_n6_ccnot2_n1771 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1777_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1778_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1779_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1780_o <= n1778_o & n1779_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1781 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1780_o,
    o => gen1_n6_cnot2_o);
  n1784_o <= gen1_n6_cnot2_n1781 (1);
  n1785_o <= gen1_n6_cnot2_n1781 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1786_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1787_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2268_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2269_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2270_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1788_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1789_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1790_o <= n1788_o & n1789_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1791_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1792_o <= n1790_o & n1791_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1793 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1792_o,
    o => gen1_n7_ccnot1_o);
  n1796_o <= gen1_n7_ccnot1_n1793 (2);
  n1797_o <= gen1_n7_ccnot1_n1793 (1);
  n1798_o <= gen1_n7_ccnot1_n1793 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1799_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1800_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1801_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1802_o <= n1800_o & n1801_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1803 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1802_o,
    o => gen1_n7_cnot1_o);
  n1806_o <= gen1_n7_cnot1_n1803 (1);
  n1807_o <= gen1_n7_cnot1_n1803 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1808_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1809_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1810_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1811_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1812_o <= n1810_o & n1811_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1813_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1814_o <= n1812_o & n1813_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1815 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1814_o,
    o => gen1_n7_ccnot2_o);
  n1818_o <= gen1_n7_ccnot2_n1815 (2);
  n1819_o <= gen1_n7_ccnot2_n1815 (1);
  n1820_o <= gen1_n7_ccnot2_n1815 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1821_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1822_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1823_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1824_o <= n1822_o & n1823_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1825 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1824_o,
    o => gen1_n7_cnot2_o);
  n1828_o <= gen1_n7_cnot2_n1825 (1);
  n1829_o <= gen1_n7_cnot2_n1825 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1830_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1831_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2271_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2272_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2273_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1832_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1833_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1835_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1837 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1836_o,
    o => gen1_n8_ccnot1_o);
  n1840_o <= gen1_n8_ccnot1_n1837 (2);
  n1841_o <= gen1_n8_ccnot1_n1837 (1);
  n1842_o <= gen1_n8_ccnot1_n1837 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1843_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1844_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1845_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1846_o <= n1844_o & n1845_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1847 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1846_o,
    o => gen1_n8_cnot1_o);
  n1850_o <= gen1_n8_cnot1_n1847 (1);
  n1851_o <= gen1_n8_cnot1_n1847 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1852_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1853_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1854_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1855_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1857_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1859 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1858_o,
    o => gen1_n8_ccnot2_o);
  n1862_o <= gen1_n8_ccnot2_n1859 (2);
  n1863_o <= gen1_n8_ccnot2_n1859 (1);
  n1864_o <= gen1_n8_ccnot2_n1859 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1865_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1866_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1867_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1869 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1868_o,
    o => gen1_n8_cnot2_o);
  n1872_o <= gen1_n8_cnot2_n1869 (1);
  n1873_o <= gen1_n8_cnot2_n1869 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1874_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1875_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2274_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2275_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2276_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1876_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1877_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1878_o <= n1876_o & n1877_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1879_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1881 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1880_o,
    o => gen1_n9_ccnot1_o);
  n1884_o <= gen1_n9_ccnot1_n1881 (2);
  n1885_o <= gen1_n9_ccnot1_n1881 (1);
  n1886_o <= gen1_n9_ccnot1_n1881 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1887_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1888_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1889_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1890_o <= n1888_o & n1889_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1891 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1890_o,
    o => gen1_n9_cnot1_o);
  n1894_o <= gen1_n9_cnot1_n1891 (1);
  n1895_o <= gen1_n9_cnot1_n1891 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1896_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1897_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1898_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1899_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1900_o <= n1898_o & n1899_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1901_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1902_o <= n1900_o & n1901_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1903 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1902_o,
    o => gen1_n9_ccnot2_o);
  n1906_o <= gen1_n9_ccnot2_n1903 (2);
  n1907_o <= gen1_n9_ccnot2_n1903 (1);
  n1908_o <= gen1_n9_ccnot2_n1903 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1909_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1910_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1911_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1913 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1912_o,
    o => gen1_n9_cnot2_o);
  n1916_o <= gen1_n9_cnot2_n1913 (1);
  n1917_o <= gen1_n9_cnot2_n1913 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1918_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1919_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2277_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2278_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2279_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1920_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1921_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1922_o <= n1920_o & n1921_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1923_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1925 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1924_o,
    o => gen1_n10_ccnot1_o);
  n1928_o <= gen1_n10_ccnot1_n1925 (2);
  n1929_o <= gen1_n10_ccnot1_n1925 (1);
  n1930_o <= gen1_n10_ccnot1_n1925 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1931_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1932_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1933_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1934_o <= n1932_o & n1933_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1935 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1934_o,
    o => gen1_n10_cnot1_o);
  n1938_o <= gen1_n10_cnot1_n1935 (1);
  n1939_o <= gen1_n10_cnot1_n1935 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1940_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1941_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1942_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1943_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1945_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1946_o <= n1944_o & n1945_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1947 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1946_o,
    o => gen1_n10_ccnot2_o);
  n1950_o <= gen1_n10_ccnot2_n1947 (2);
  n1951_o <= gen1_n10_ccnot2_n1947 (1);
  n1952_o <= gen1_n10_ccnot2_n1947 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1953_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1954_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1955_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1957 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1956_o,
    o => gen1_n10_cnot2_o);
  n1960_o <= gen1_n10_cnot2_n1957 (1);
  n1961_o <= gen1_n10_cnot2_n1957 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1962_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1963_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2280_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2281_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2282_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1964_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1965_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1966_o <= n1964_o & n1965_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1967_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1969 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1968_o,
    o => gen1_n11_ccnot1_o);
  n1972_o <= gen1_n11_ccnot1_n1969 (2);
  n1973_o <= gen1_n11_ccnot1_n1969 (1);
  n1974_o <= gen1_n11_ccnot1_n1969 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1975_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1976_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1977_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1978_o <= n1976_o & n1977_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1979 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1978_o,
    o => gen1_n11_cnot1_o);
  n1982_o <= gen1_n11_cnot1_n1979 (1);
  n1983_o <= gen1_n11_cnot1_n1979 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1984_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1985_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1986_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1987_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1988_o <= n1986_o & n1987_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1989_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1991 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1990_o,
    o => gen1_n11_ccnot2_o);
  n1994_o <= gen1_n11_ccnot2_n1991 (2);
  n1995_o <= gen1_n11_ccnot2_n1991 (1);
  n1996_o <= gen1_n11_ccnot2_n1991 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1997_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1998_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1999_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2001 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2000_o,
    o => gen1_n11_cnot2_o);
  n2004_o <= gen1_n11_cnot2_n2001 (1);
  n2005_o <= gen1_n11_cnot2_n2001 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2006_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2007_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2283_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2284_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2285_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2008_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2009_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2010_o <= n2008_o & n2009_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2011_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2013 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2012_o,
    o => gen1_n12_ccnot1_o);
  n2016_o <= gen1_n12_ccnot1_n2013 (2);
  n2017_o <= gen1_n12_ccnot1_n2013 (1);
  n2018_o <= gen1_n12_ccnot1_n2013 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2019_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2020_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2021_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2023 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2022_o,
    o => gen1_n12_cnot1_o);
  n2026_o <= gen1_n12_cnot1_n2023 (1);
  n2027_o <= gen1_n12_cnot1_n2023 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2028_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2029_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2030_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2031_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2032_o <= n2030_o & n2031_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2033_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2035 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2034_o,
    o => gen1_n12_ccnot2_o);
  n2038_o <= gen1_n12_ccnot2_n2035 (2);
  n2039_o <= gen1_n12_ccnot2_n2035 (1);
  n2040_o <= gen1_n12_ccnot2_n2035 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2041_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2042_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2043_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2045 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2044_o,
    o => gen1_n12_cnot2_o);
  n2048_o <= gen1_n12_cnot2_n2045 (1);
  n2049_o <= gen1_n12_cnot2_n2045 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2050_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2051_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2286_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2287_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2288_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2052_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2053_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2054_o <= n2052_o & n2053_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2055_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2056_o <= n2054_o & n2055_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2057 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2056_o,
    o => gen1_n13_ccnot1_o);
  n2060_o <= gen1_n13_ccnot1_n2057 (2);
  n2061_o <= gen1_n13_ccnot1_n2057 (1);
  n2062_o <= gen1_n13_ccnot1_n2057 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2063_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2064_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2065_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2066_o <= n2064_o & n2065_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2067 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2066_o,
    o => gen1_n13_cnot1_o);
  n2070_o <= gen1_n13_cnot1_n2067 (1);
  n2071_o <= gen1_n13_cnot1_n2067 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2072_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2073_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2074_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2075_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2076_o <= n2074_o & n2075_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2077_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2079 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2078_o,
    o => gen1_n13_ccnot2_o);
  n2082_o <= gen1_n13_ccnot2_n2079 (2);
  n2083_o <= gen1_n13_ccnot2_n2079 (1);
  n2084_o <= gen1_n13_ccnot2_n2079 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2085_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2086_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2087_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2088_o <= n2086_o & n2087_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2089 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2088_o,
    o => gen1_n13_cnot2_o);
  n2092_o <= gen1_n13_cnot2_n2089 (1);
  n2093_o <= gen1_n13_cnot2_n2089 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2094_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2095_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2289_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2290_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2291_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2096_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2097_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2099_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2100_o <= n2098_o & n2099_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2101 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2100_o,
    o => gen1_n14_ccnot1_o);
  n2104_o <= gen1_n14_ccnot1_n2101 (2);
  n2105_o <= gen1_n14_ccnot1_n2101 (1);
  n2106_o <= gen1_n14_ccnot1_n2101 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2107_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2108_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2109_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2110_o <= n2108_o & n2109_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2111 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2110_o,
    o => gen1_n14_cnot1_o);
  n2114_o <= gen1_n14_cnot1_n2111 (1);
  n2115_o <= gen1_n14_cnot1_n2111 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2116_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2117_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2118_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2119_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2120_o <= n2118_o & n2119_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2121_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2123 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2122_o,
    o => gen1_n14_ccnot2_o);
  n2126_o <= gen1_n14_ccnot2_n2123 (2);
  n2127_o <= gen1_n14_ccnot2_n2123 (1);
  n2128_o <= gen1_n14_ccnot2_n2123 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2129_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2130_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2131_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2132_o <= n2130_o & n2131_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2133 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2132_o,
    o => gen1_n14_cnot2_o);
  n2136_o <= gen1_n14_cnot2_n2133 (1);
  n2137_o <= gen1_n14_cnot2_n2133 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2138_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2139_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2292_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2293_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2294_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2140_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2141_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2142_o <= n2140_o & n2141_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2143_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2144_o <= n2142_o & n2143_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2145 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2144_o,
    o => gen1_n15_ccnot1_o);
  n2148_o <= gen1_n15_ccnot1_n2145 (2);
  n2149_o <= gen1_n15_ccnot1_n2145 (1);
  n2150_o <= gen1_n15_ccnot1_n2145 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2151_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2152_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2153_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2155 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2154_o,
    o => gen1_n15_cnot1_o);
  n2158_o <= gen1_n15_cnot1_n2155 (1);
  n2159_o <= gen1_n15_cnot1_n2155 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2160_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2161_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2162_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2163_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2164_o <= n2162_o & n2163_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2165_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2166_o <= n2164_o & n2165_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2167 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2166_o,
    o => gen1_n15_ccnot2_o);
  n2170_o <= gen1_n15_ccnot2_n2167 (2);
  n2171_o <= gen1_n15_ccnot2_n2167 (1);
  n2172_o <= gen1_n15_ccnot2_n2167 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2173_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2174_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2175_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2177 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2176_o,
    o => gen1_n15_cnot2_o);
  n2180_o <= gen1_n15_cnot2_n2177 (1);
  n2181_o <= gen1_n15_cnot2_n2177 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2182_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2183_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2295_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2296_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2297_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2184_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2185_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2186_o <= n2184_o & n2185_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2187_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2188_o <= n2186_o & n2187_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n2189 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n2188_o,
    o => gen1_n16_ccnot1_o);
  n2192_o <= gen1_n16_ccnot1_n2189 (2);
  n2193_o <= gen1_n16_ccnot1_n2189 (1);
  n2194_o <= gen1_n16_ccnot1_n2189 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2195_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2196_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2197_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2198_o <= n2196_o & n2197_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n2199 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n2198_o,
    o => gen1_n16_cnot1_o);
  n2202_o <= gen1_n16_cnot1_n2199 (1);
  n2203_o <= gen1_n16_cnot1_n2199 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2204_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2205_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2206_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2207_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2209_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2210_o <= n2208_o & n2209_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n2211 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n2210_o,
    o => gen1_n16_ccnot2_o);
  n2214_o <= gen1_n16_ccnot2_n2211 (2);
  n2215_o <= gen1_n16_ccnot2_n2211 (1);
  n2216_o <= gen1_n16_ccnot2_n2211 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2217_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2218_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2219_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n2221 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n2220_o,
    o => gen1_n16_cnot2_o);
  n2224_o <= gen1_n16_cnot2_n2221 (1);
  n2225_o <= gen1_n16_cnot2_n2221 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2226_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2227_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2228_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2229_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2230_o <= n2228_o & n2229_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2231 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2230_o,
    o => cnoteb_o);
  n2234_o <= cnoteb_n2231 (1);
  n2235_o <= cnoteb_n2231 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2236_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2237_o <= n2236_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2238 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2237_o,
    o => cnotea_o);
  n2241_o <= cnotea_n2238 (1);
  n2242_o <= cnotea_n2238 (0);
  n2243_o <= n2241_o & a_s;
  n2244_o <= n2234_o & b_s;
  n2245_o <= n2242_o & s_s;
  n2246_o <= n2224_o & n2180_o & n2136_o & n2092_o & n2048_o & n2004_o & n1960_o & n1916_o & n1872_o & n1828_o & n1784_o & n1740_o & n1696_o & n1652_o & n1608_o & n1564_o & n1521_o;
  n2247_o <= n2226_o & n2182_o & n2138_o & n2094_o & n2050_o & n2006_o & n1962_o & n1918_o & n1874_o & n1830_o & n1786_o & n1742_o & n1698_o & n1654_o & n1610_o & n1566_o & n1522_o;
  n2248_o <= n2225_o & n2181_o & n2137_o & n2093_o & n2049_o & n2005_o & n1961_o & n1917_o & n1873_o & n1829_o & n1785_o & n1741_o & n1697_o & n1653_o & n1609_o & n1565_o & n1514_o;
  n2249_o <= n2227_o & n2183_o & n2139_o & n2095_o & n2051_o & n2007_o & n1963_o & n1919_o & n1875_o & n1831_o & n1787_o & n1743_o & n1699_o & n1655_o & n1611_o & n1567_o & n1523_o;
  n2250_o <= n1534_o & n1533_o & n1532_o & n1535_o;
  n2251_o <= n1545_o & n1543_o & n1542_o & n1544_o;
  n2252_o <= n1556_o & n1555_o & n1557_o & n1554_o;
  n2253_o <= n1578_o & n1577_o & n1576_o & n1579_o;
  n2254_o <= n1589_o & n1587_o & n1586_o & n1588_o;
  n2255_o <= n1600_o & n1599_o & n1601_o & n1598_o;
  n2256_o <= n1622_o & n1621_o & n1620_o & n1623_o;
  n2257_o <= n1633_o & n1631_o & n1630_o & n1632_o;
  n2258_o <= n1644_o & n1643_o & n1645_o & n1642_o;
  n2259_o <= n1666_o & n1665_o & n1664_o & n1667_o;
  n2260_o <= n1677_o & n1675_o & n1674_o & n1676_o;
  n2261_o <= n1688_o & n1687_o & n1689_o & n1686_o;
  n2262_o <= n1710_o & n1709_o & n1708_o & n1711_o;
  n2263_o <= n1721_o & n1719_o & n1718_o & n1720_o;
  n2264_o <= n1732_o & n1731_o & n1733_o & n1730_o;
  n2265_o <= n1754_o & n1753_o & n1752_o & n1755_o;
  n2266_o <= n1765_o & n1763_o & n1762_o & n1764_o;
  n2267_o <= n1776_o & n1775_o & n1777_o & n1774_o;
  n2268_o <= n1798_o & n1797_o & n1796_o & n1799_o;
  n2269_o <= n1809_o & n1807_o & n1806_o & n1808_o;
  n2270_o <= n1820_o & n1819_o & n1821_o & n1818_o;
  n2271_o <= n1842_o & n1841_o & n1840_o & n1843_o;
  n2272_o <= n1853_o & n1851_o & n1850_o & n1852_o;
  n2273_o <= n1864_o & n1863_o & n1865_o & n1862_o;
  n2274_o <= n1886_o & n1885_o & n1884_o & n1887_o;
  n2275_o <= n1897_o & n1895_o & n1894_o & n1896_o;
  n2276_o <= n1908_o & n1907_o & n1909_o & n1906_o;
  n2277_o <= n1930_o & n1929_o & n1928_o & n1931_o;
  n2278_o <= n1941_o & n1939_o & n1938_o & n1940_o;
  n2279_o <= n1952_o & n1951_o & n1953_o & n1950_o;
  n2280_o <= n1974_o & n1973_o & n1972_o & n1975_o;
  n2281_o <= n1985_o & n1983_o & n1982_o & n1984_o;
  n2282_o <= n1996_o & n1995_o & n1997_o & n1994_o;
  n2283_o <= n2018_o & n2017_o & n2016_o & n2019_o;
  n2284_o <= n2029_o & n2027_o & n2026_o & n2028_o;
  n2285_o <= n2040_o & n2039_o & n2041_o & n2038_o;
  n2286_o <= n2062_o & n2061_o & n2060_o & n2063_o;
  n2287_o <= n2073_o & n2071_o & n2070_o & n2072_o;
  n2288_o <= n2084_o & n2083_o & n2085_o & n2082_o;
  n2289_o <= n2106_o & n2105_o & n2104_o & n2107_o;
  n2290_o <= n2117_o & n2115_o & n2114_o & n2116_o;
  n2291_o <= n2128_o & n2127_o & n2129_o & n2126_o;
  n2292_o <= n2150_o & n2149_o & n2148_o & n2151_o;
  n2293_o <= n2161_o & n2159_o & n2158_o & n2160_o;
  n2294_o <= n2172_o & n2171_o & n2173_o & n2170_o;
  n2295_o <= n2194_o & n2193_o & n2192_o & n2195_o;
  n2296_o <= n2205_o & n2203_o & n2202_o & n2204_o;
  n2297_o <= n2216_o & n2215_o & n2217_o & n2214_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_11 is
  port (
    w : in std_logic_vector (29 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (29 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_11;

architecture rtl of cordich_stage_16_11 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1392_o : std_logic_vector (17 downto 0);
  signal add1_n1393 : std_logic_vector (17 downto 0);
  signal add1_n1394 : std_logic_vector (17 downto 0);
  signal add1_n1395 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1402_o : std_logic;
  signal addsub_n1403 : std_logic;
  signal addsub_n1404 : std_logic_vector (17 downto 0);
  signal addsub_n1405 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1412_o : std_logic;
  signal cnotr1_n1413 : std_logic;
  signal cnotr1_n1414 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1419_o : std_logic;
  signal cnotr2_n1420 : std_logic;
  signal cnotr2_n1421 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1428 : std_logic;
  signal gen0_cnotr3_n1429 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1434_o : std_logic_vector (5 downto 0);
  signal n1435_o : std_logic;
  signal n1436_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1437 : std_logic;
  signal gen0_cnotr4_n1438 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1443_o : std_logic_vector (5 downto 0);
  signal n1444_o : std_logic_vector (10 downto 0);
  signal n1445_o : std_logic_vector (16 downto 0);
  signal n1446_o : std_logic;
  signal gen0_cnotr5_n1447 : std_logic;
  signal gen0_cnotr5_n1448 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1453_o : std_logic_vector (5 downto 0);
  signal n1454_o : std_logic_vector (10 downto 0);
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (15 downto 0);
  signal n1457_o : std_logic_vector (16 downto 0);
  signal add2_n1458 : std_logic_vector (16 downto 0);
  signal add2_n1459 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal cnotr6_n1469 : std_logic;
  signal cnotr6_n1470 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1477 : std_logic;
  signal cnotr7_n1478 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1483_o : std_logic;
  signal alut1_n1484 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1487 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1490_o : std_logic_vector (29 downto 0);
  signal n1491_o : std_logic_vector (16 downto 0);
  signal n1492_o : std_logic_vector (17 downto 0);
  signal n1493_o : std_logic_vector (17 downto 0);
  signal n1494_o : std_logic_vector (17 downto 0);
  signal n1495_o : std_logic_vector (5 downto 0);
begin
  g <= n1490_o;
  a_out <= add2_n1459;
  c_out <= n1491_o;
  x_out <= add1_n1395;
  y_out <= addsub_n1405;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1393; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1492_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1493_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1414; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1394; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1421; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1494_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1495_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1484; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1470; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1458; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1487; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1438; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1457_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1392_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1393 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1394 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1395 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1392_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1402_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1403 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1404 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1405 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1402_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1412_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1413 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1414 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1412_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1419_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1420 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1421 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1419_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1426_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1427_o <= w (29 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1428 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1429 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1426_o,
    i => n1427_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1434_o <= y (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1435_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1436_o <= y_4 (17 downto 7);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1437 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1438 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1435_o,
    i => n1436_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1443_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1444_o <= y (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1445_o <= n1443_o & n1444_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1446_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1447 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1448 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1446_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1453_o <= x_1 (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1454_o <= x_1 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1455_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1456_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1457_o <= n1455_o & n1456_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1458 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1459 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1464_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1465_o <= not n1464_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1466_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1467_o <= not n1466_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1468_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1469 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1470 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1468_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1475_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1476_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1477 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1478 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1475_o,
    i => n1476_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1483_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1484 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1487 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_11 port map (
    i => c_3,
    o => alut2_o);
  n1490_o <= n1454_o & addsub_n1404 & cnotr7_n1477;
  n1491_o <= cnotr7_n1478 & n1483_o;
  n1492_o <= gen0_cnotr5_n1448 & gen0_cnotr5_n1447 & n1453_o;
  n1493_o <= gen0_cnotr3_n1429 & gen0_cnotr3_n1428 & n1434_o;
  n1494_o <= gen0_cnotr4_n1437 & n1445_o;
  n1495_o <= n1467_o & addsub_n1403 & cnotr6_n1469 & cnotr2_n1420 & cnotr1_n1413 & n1465_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_10 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_10;

architecture rtl of cordich_stage_16_10 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1282_o : std_logic_vector (17 downto 0);
  signal add1_n1283 : std_logic_vector (17 downto 0);
  signal add1_n1284 : std_logic_vector (17 downto 0);
  signal add1_n1285 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1292_o : std_logic;
  signal addsub_n1293 : std_logic;
  signal addsub_n1294 : std_logic_vector (17 downto 0);
  signal addsub_n1295 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1302_o : std_logic;
  signal cnotr1_n1303 : std_logic;
  signal cnotr1_n1304 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1309_o : std_logic;
  signal cnotr2_n1310 : std_logic;
  signal cnotr2_n1311 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1318 : std_logic;
  signal gen0_cnotr3_n1319 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1324_o : std_logic_vector (6 downto 0);
  signal n1325_o : std_logic;
  signal n1326_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1327 : std_logic;
  signal gen0_cnotr4_n1328 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1333_o : std_logic_vector (6 downto 0);
  signal n1334_o : std_logic_vector (9 downto 0);
  signal n1335_o : std_logic_vector (16 downto 0);
  signal n1336_o : std_logic;
  signal gen0_cnotr5_n1337 : std_logic;
  signal gen0_cnotr5_n1338 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1343_o : std_logic_vector (6 downto 0);
  signal n1344_o : std_logic_vector (9 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (15 downto 0);
  signal n1347_o : std_logic_vector (16 downto 0);
  signal add2_n1348 : std_logic_vector (16 downto 0);
  signal add2_n1349 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal cnotr6_n1359 : std_logic;
  signal cnotr6_n1360 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1367 : std_logic;
  signal cnotr7_n1368 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1373_o : std_logic;
  signal alut1_n1374 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1377 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1380_o : std_logic_vector (28 downto 0);
  signal n1381_o : std_logic_vector (16 downto 0);
  signal n1382_o : std_logic_vector (17 downto 0);
  signal n1383_o : std_logic_vector (17 downto 0);
  signal n1384_o : std_logic_vector (17 downto 0);
  signal n1385_o : std_logic_vector (5 downto 0);
begin
  g <= n1380_o;
  a_out <= add2_n1349;
  c_out <= n1381_o;
  x_out <= add1_n1285;
  y_out <= addsub_n1295;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1283; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1382_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1383_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1304; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1284; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1311; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1384_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1385_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1374; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1360; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1348; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1377; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1328; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1347_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1282_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1283 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1284 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1285 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1282_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1292_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1293 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1294 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1295 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1292_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1302_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1303 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1304 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1302_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1309_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1310 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1311 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1309_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1316_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1317_o <= w (28 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1318 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1319 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1316_o,
    i => n1317_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1324_o <= y (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1325_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1326_o <= y_4 (17 downto 8);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1327 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1328 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1325_o,
    i => n1326_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1333_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1334_o <= y (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1335_o <= n1333_o & n1334_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1336_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1337 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1338 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1336_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1343_o <= x_1 (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1344_o <= x_1 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1345_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1346_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1348 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1349 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1354_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1355_o <= not n1354_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1356_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1357_o <= not n1356_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1358_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1359 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1360 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1358_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1365_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1366_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1367 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1368 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1365_o,
    i => n1366_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1373_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1374 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1377 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_10 port map (
    i => c_3,
    o => alut2_o);
  n1380_o <= n1344_o & addsub_n1294 & cnotr7_n1367;
  n1381_o <= cnotr7_n1368 & n1373_o;
  n1382_o <= gen0_cnotr5_n1338 & gen0_cnotr5_n1337 & n1343_o;
  n1383_o <= gen0_cnotr3_n1319 & gen0_cnotr3_n1318 & n1324_o;
  n1384_o <= gen0_cnotr4_n1327 & n1335_o;
  n1385_o <= n1357_o & addsub_n1293 & cnotr6_n1359 & cnotr2_n1310 & cnotr1_n1303 & n1355_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1172_o : std_logic_vector (17 downto 0);
  signal add1_n1173 : std_logic_vector (17 downto 0);
  signal add1_n1174 : std_logic_vector (17 downto 0);
  signal add1_n1175 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1182_o : std_logic;
  signal addsub_n1183 : std_logic;
  signal addsub_n1184 : std_logic_vector (17 downto 0);
  signal addsub_n1185 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1192_o : std_logic;
  signal cnotr1_n1193 : std_logic;
  signal cnotr1_n1194 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1199_o : std_logic;
  signal cnotr2_n1200 : std_logic;
  signal cnotr2_n1201 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1206_o : std_logic;
  signal n1207_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1208 : std_logic;
  signal gen0_cnotr3_n1209 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1214_o : std_logic_vector (7 downto 0);
  signal n1215_o : std_logic;
  signal n1216_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1217 : std_logic;
  signal gen0_cnotr4_n1218 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1223_o : std_logic_vector (7 downto 0);
  signal n1224_o : std_logic_vector (8 downto 0);
  signal n1225_o : std_logic_vector (16 downto 0);
  signal n1226_o : std_logic;
  signal gen0_cnotr5_n1227 : std_logic;
  signal gen0_cnotr5_n1228 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1233_o : std_logic_vector (7 downto 0);
  signal n1234_o : std_logic_vector (8 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic_vector (15 downto 0);
  signal n1237_o : std_logic_vector (16 downto 0);
  signal add2_n1238 : std_logic_vector (16 downto 0);
  signal add2_n1239 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal cnotr6_n1249 : std_logic;
  signal cnotr6_n1250 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1255_o : std_logic;
  signal n1256_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1257 : std_logic;
  signal cnotr7_n1258 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1263_o : std_logic;
  signal alut1_n1264 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1267 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1270_o : std_logic_vector (27 downto 0);
  signal n1271_o : std_logic_vector (16 downto 0);
  signal n1272_o : std_logic_vector (17 downto 0);
  signal n1273_o : std_logic_vector (17 downto 0);
  signal n1274_o : std_logic_vector (17 downto 0);
  signal n1275_o : std_logic_vector (5 downto 0);
begin
  g <= n1270_o;
  a_out <= add2_n1239;
  c_out <= n1271_o;
  x_out <= add1_n1175;
  y_out <= addsub_n1185;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1173; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1272_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1273_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1194; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1174; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1201; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1274_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1275_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1264; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1250; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1238; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1267; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1218; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1237_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1172_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1173 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1174 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1175 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1172_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1182_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1183 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1184 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1185 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1182_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1192_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1193 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1194 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1192_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1199_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1200 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1201 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1199_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1206_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1207_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1208 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1209 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1206_o,
    i => n1207_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1214_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1215_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1216_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1217 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1218 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1215_o,
    i => n1216_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1223_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1224_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1225_o <= n1223_o & n1224_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1226_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1227 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1228 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1226_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1233_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1234_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1235_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1236_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1238 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1239 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1244_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1245_o <= not n1244_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1246_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1247_o <= not n1246_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1248_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1249 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1250 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1248_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1255_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1256_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1257 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1258 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1255_o,
    i => n1256_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1263_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1264 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1267 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1270_o <= n1234_o & addsub_n1184 & cnotr7_n1257;
  n1271_o <= cnotr7_n1258 & n1263_o;
  n1272_o <= gen0_cnotr5_n1228 & gen0_cnotr5_n1227 & n1233_o;
  n1273_o <= gen0_cnotr3_n1209 & gen0_cnotr3_n1208 & n1214_o;
  n1274_o <= gen0_cnotr4_n1217 & n1225_o;
  n1275_o <= n1247_o & addsub_n1183 & cnotr6_n1249 & cnotr2_n1200 & cnotr1_n1193 & n1245_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1062_o : std_logic_vector (17 downto 0);
  signal add1_n1063 : std_logic_vector (17 downto 0);
  signal add1_n1064 : std_logic_vector (17 downto 0);
  signal add1_n1065 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1072_o : std_logic;
  signal addsub_n1073 : std_logic;
  signal addsub_n1074 : std_logic_vector (17 downto 0);
  signal addsub_n1075 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1082_o : std_logic;
  signal cnotr1_n1083 : std_logic;
  signal cnotr1_n1084 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1089_o : std_logic;
  signal cnotr2_n1090 : std_logic;
  signal cnotr2_n1091 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1096_o : std_logic;
  signal n1097_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1098 : std_logic;
  signal gen0_cnotr3_n1099 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1104_o : std_logic_vector (8 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1107 : std_logic;
  signal gen0_cnotr4_n1108 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1113_o : std_logic_vector (8 downto 0);
  signal n1114_o : std_logic_vector (7 downto 0);
  signal n1115_o : std_logic_vector (16 downto 0);
  signal n1116_o : std_logic;
  signal gen0_cnotr5_n1117 : std_logic;
  signal gen0_cnotr5_n1118 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1123_o : std_logic_vector (8 downto 0);
  signal n1124_o : std_logic_vector (7 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic_vector (15 downto 0);
  signal n1127_o : std_logic_vector (16 downto 0);
  signal add2_n1128 : std_logic_vector (16 downto 0);
  signal add2_n1129 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal cnotr6_n1139 : std_logic;
  signal cnotr6_n1140 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1145_o : std_logic;
  signal n1146_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1147 : std_logic;
  signal cnotr7_n1148 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1153_o : std_logic;
  signal alut1_n1154 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1157 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1160_o : std_logic_vector (26 downto 0);
  signal n1161_o : std_logic_vector (16 downto 0);
  signal n1162_o : std_logic_vector (17 downto 0);
  signal n1163_o : std_logic_vector (17 downto 0);
  signal n1164_o : std_logic_vector (17 downto 0);
  signal n1165_o : std_logic_vector (5 downto 0);
begin
  g <= n1160_o;
  a_out <= add2_n1129;
  c_out <= n1161_o;
  x_out <= add1_n1065;
  y_out <= addsub_n1075;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1063; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1162_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1163_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1084; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1064; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1091; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1164_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1165_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1154; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1140; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1128; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1157; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1108; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1127_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1062_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1063 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1064 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1065 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1062_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1072_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1073 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1074 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1075 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1072_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1082_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1083 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1084 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1082_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1089_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1090 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1091 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1089_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1096_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1097_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1098 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1099 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1096_o,
    i => n1097_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1104_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1105_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1106_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1107 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1108 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1105_o,
    i => n1106_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1113_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1114_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1115_o <= n1113_o & n1114_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1116_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1117 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1118 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1116_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1123_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1124_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1125_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1126_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1128 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1129 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1134_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1135_o <= not n1134_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1136_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1137_o <= not n1136_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1138_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1139 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1140 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1138_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1145_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1146_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1147 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1148 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1145_o,
    i => n1146_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1153_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1154 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1157 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1160_o <= n1124_o & addsub_n1074 & cnotr7_n1147;
  n1161_o <= cnotr7_n1148 & n1153_o;
  n1162_o <= gen0_cnotr5_n1118 & gen0_cnotr5_n1117 & n1123_o;
  n1163_o <= gen0_cnotr3_n1099 & gen0_cnotr3_n1098 & n1104_o;
  n1164_o <= gen0_cnotr4_n1107 & n1115_o;
  n1165_o <= n1137_o & addsub_n1073 & cnotr6_n1139 & cnotr2_n1090 & cnotr1_n1083 & n1135_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n952_o : std_logic_vector (17 downto 0);
  signal add1_n953 : std_logic_vector (17 downto 0);
  signal add1_n954 : std_logic_vector (17 downto 0);
  signal add1_n955 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n962_o : std_logic;
  signal addsub_n963 : std_logic;
  signal addsub_n964 : std_logic_vector (17 downto 0);
  signal addsub_n965 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n972_o : std_logic;
  signal cnotr1_n973 : std_logic;
  signal cnotr1_n974 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n979_o : std_logic;
  signal cnotr2_n980 : std_logic;
  signal cnotr2_n981 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n986_o : std_logic;
  signal n987_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n988 : std_logic;
  signal gen0_cnotr3_n989 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n994_o : std_logic_vector (9 downto 0);
  signal n995_o : std_logic;
  signal n996_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n997 : std_logic;
  signal gen0_cnotr4_n998 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1003_o : std_logic_vector (9 downto 0);
  signal n1004_o : std_logic_vector (6 downto 0);
  signal n1005_o : std_logic_vector (16 downto 0);
  signal n1006_o : std_logic;
  signal gen0_cnotr5_n1007 : std_logic;
  signal gen0_cnotr5_n1008 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1013_o : std_logic_vector (9 downto 0);
  signal n1014_o : std_logic_vector (6 downto 0);
  signal n1015_o : std_logic;
  signal n1016_o : std_logic_vector (15 downto 0);
  signal n1017_o : std_logic_vector (16 downto 0);
  signal add2_n1018 : std_logic_vector (16 downto 0);
  signal add2_n1019 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal cnotr6_n1029 : std_logic;
  signal cnotr6_n1030 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1037 : std_logic;
  signal cnotr7_n1038 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1043_o : std_logic;
  signal alut1_n1044 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1047 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1050_o : std_logic_vector (25 downto 0);
  signal n1051_o : std_logic_vector (16 downto 0);
  signal n1052_o : std_logic_vector (17 downto 0);
  signal n1053_o : std_logic_vector (17 downto 0);
  signal n1054_o : std_logic_vector (17 downto 0);
  signal n1055_o : std_logic_vector (5 downto 0);
begin
  g <= n1050_o;
  a_out <= add2_n1019;
  c_out <= n1051_o;
  x_out <= add1_n955;
  y_out <= addsub_n965;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n953; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1052_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1053_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n974; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n954; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n981; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1054_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1055_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1044; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1030; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1018; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1047; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n998; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1017_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n952_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n953 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n954 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n955 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n952_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n962_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n963 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n964 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n965 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n962_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n972_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n973 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n974 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n972_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n979_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n980 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n981 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n979_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n986_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n987_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n988 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n989 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n986_o,
    i => n987_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n994_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n995_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n996_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n997 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n998 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n995_o,
    i => n996_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1003_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1004_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1005_o <= n1003_o & n1004_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1006_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1007 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1008 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1006_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1013_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1014_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1015_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1016_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1017_o <= n1015_o & n1016_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1018 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1019 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1024_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1025_o <= not n1024_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1026_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1027_o <= not n1026_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1028_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1029 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1030 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1028_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1035_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1036_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1037 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1038 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1035_o,
    i => n1036_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1043_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1044 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1047 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1050_o <= n1014_o & addsub_n964 & cnotr7_n1037;
  n1051_o <= cnotr7_n1038 & n1043_o;
  n1052_o <= gen0_cnotr5_n1008 & gen0_cnotr5_n1007 & n1013_o;
  n1053_o <= gen0_cnotr3_n989 & gen0_cnotr3_n988 & n994_o;
  n1054_o <= gen0_cnotr4_n997 & n1005_o;
  n1055_o <= n1027_o & addsub_n963 & cnotr6_n1029 & cnotr2_n980 & cnotr1_n973 & n1025_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n842_o : std_logic_vector (17 downto 0);
  signal add1_n843 : std_logic_vector (17 downto 0);
  signal add1_n844 : std_logic_vector (17 downto 0);
  signal add1_n845 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n852_o : std_logic;
  signal addsub_n853 : std_logic;
  signal addsub_n854 : std_logic_vector (17 downto 0);
  signal addsub_n855 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n862_o : std_logic;
  signal cnotr1_n863 : std_logic;
  signal cnotr1_n864 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n869_o : std_logic;
  signal cnotr2_n870 : std_logic;
  signal cnotr2_n871 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n876_o : std_logic;
  signal n877_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n878 : std_logic;
  signal gen0_cnotr3_n879 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n884_o : std_logic_vector (10 downto 0);
  signal n885_o : std_logic;
  signal n886_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n887 : std_logic;
  signal gen0_cnotr4_n888 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n893_o : std_logic_vector (10 downto 0);
  signal n894_o : std_logic_vector (5 downto 0);
  signal n895_o : std_logic_vector (16 downto 0);
  signal n896_o : std_logic;
  signal gen0_cnotr5_n897 : std_logic;
  signal gen0_cnotr5_n898 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n903_o : std_logic_vector (10 downto 0);
  signal n904_o : std_logic_vector (5 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic_vector (15 downto 0);
  signal n907_o : std_logic_vector (16 downto 0);
  signal add2_n908 : std_logic_vector (16 downto 0);
  signal add2_n909 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal cnotr6_n919 : std_logic;
  signal cnotr6_n920 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic_vector (15 downto 0);
  signal cnotr7_n927 : std_logic;
  signal cnotr7_n928 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n933_o : std_logic;
  signal alut1_n934 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n937 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n940_o : std_logic_vector (24 downto 0);
  signal n941_o : std_logic_vector (16 downto 0);
  signal n942_o : std_logic_vector (17 downto 0);
  signal n943_o : std_logic_vector (17 downto 0);
  signal n944_o : std_logic_vector (17 downto 0);
  signal n945_o : std_logic_vector (5 downto 0);
begin
  g <= n940_o;
  a_out <= add2_n909;
  c_out <= n941_o;
  x_out <= add1_n845;
  y_out <= addsub_n855;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n843; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n942_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n943_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n864; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n844; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n871; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n944_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n945_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n934; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n920; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n908; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n937; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n888; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n907_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n842_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n843 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n844 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n845 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n842_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n852_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n853 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n854 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n855 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n852_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n862_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n863 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n864 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n862_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n869_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n870 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n871 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n869_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n876_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n877_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n878 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n879 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n876_o,
    i => n877_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n884_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n885_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n886_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n887 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n888 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n885_o,
    i => n886_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n893_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n894_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n895_o <= n893_o & n894_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n896_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n897 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n898 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n896_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n903_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n904_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n905_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n906_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n907_o <= n905_o & n906_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n908 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n909 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n914_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n915_o <= not n914_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n916_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n917_o <= not n916_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n918_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n919 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n920 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n918_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n925_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n926_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n927 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n928 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n925_o,
    i => n926_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n933_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n934 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n937 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n940_o <= n904_o & addsub_n854 & cnotr7_n927;
  n941_o <= cnotr7_n928 & n933_o;
  n942_o <= gen0_cnotr5_n898 & gen0_cnotr5_n897 & n903_o;
  n943_o <= gen0_cnotr3_n879 & gen0_cnotr3_n878 & n884_o;
  n944_o <= gen0_cnotr4_n887 & n895_o;
  n945_o <= n917_o & addsub_n853 & cnotr6_n919 & cnotr2_n870 & cnotr1_n863 & n915_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n732_o : std_logic_vector (17 downto 0);
  signal add1_n733 : std_logic_vector (17 downto 0);
  signal add1_n734 : std_logic_vector (17 downto 0);
  signal add1_n735 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n742_o : std_logic;
  signal addsub_n743 : std_logic;
  signal addsub_n744 : std_logic_vector (17 downto 0);
  signal addsub_n745 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n752_o : std_logic;
  signal cnotr1_n753 : std_logic;
  signal cnotr1_n754 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n759_o : std_logic;
  signal cnotr2_n760 : std_logic;
  signal cnotr2_n761 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n766_o : std_logic;
  signal n767_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n768 : std_logic;
  signal gen0_cnotr3_n769 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n774_o : std_logic_vector (11 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n777 : std_logic;
  signal gen0_cnotr4_n778 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n783_o : std_logic_vector (11 downto 0);
  signal n784_o : std_logic_vector (4 downto 0);
  signal n785_o : std_logic_vector (16 downto 0);
  signal n786_o : std_logic;
  signal gen0_cnotr5_n787 : std_logic;
  signal gen0_cnotr5_n788 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n793_o : std_logic_vector (11 downto 0);
  signal n794_o : std_logic_vector (4 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic_vector (15 downto 0);
  signal n797_o : std_logic_vector (16 downto 0);
  signal add2_n798 : std_logic_vector (16 downto 0);
  signal add2_n799 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal cnotr6_n809 : std_logic;
  signal cnotr6_n810 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n815_o : std_logic;
  signal n816_o : std_logic_vector (15 downto 0);
  signal cnotr7_n817 : std_logic;
  signal cnotr7_n818 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n823_o : std_logic;
  signal alut1_n824 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n827 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n830_o : std_logic_vector (23 downto 0);
  signal n831_o : std_logic_vector (16 downto 0);
  signal n832_o : std_logic_vector (17 downto 0);
  signal n833_o : std_logic_vector (17 downto 0);
  signal n834_o : std_logic_vector (17 downto 0);
  signal n835_o : std_logic_vector (5 downto 0);
begin
  g <= n830_o;
  a_out <= add2_n799;
  c_out <= n831_o;
  x_out <= add1_n735;
  y_out <= addsub_n745;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n733; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n832_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n833_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n754; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n734; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n761; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n834_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n835_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n824; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n810; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n798; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n827; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n778; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n797_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n732_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n733 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n734 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n735 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n732_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n742_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n743 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n744 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n745 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n742_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n752_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n753 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n754 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n752_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n759_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n760 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n761 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n759_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n766_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n767_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n768 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n769 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n766_o,
    i => n767_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n774_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n775_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n776_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n777 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n778 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n775_o,
    i => n776_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n783_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n784_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n785_o <= n783_o & n784_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n786_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n787 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n788 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n786_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n793_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n794_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n795_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n796_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n797_o <= n795_o & n796_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n798 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n799 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n804_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n805_o <= not n804_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n806_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n807_o <= not n806_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n808_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n809 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n810 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n808_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n815_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n816_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n817 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n818 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n815_o,
    i => n816_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n823_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n824 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n827 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n830_o <= n794_o & addsub_n744 & cnotr7_n817;
  n831_o <= cnotr7_n818 & n823_o;
  n832_o <= gen0_cnotr5_n788 & gen0_cnotr5_n787 & n793_o;
  n833_o <= gen0_cnotr3_n769 & gen0_cnotr3_n768 & n774_o;
  n834_o <= gen0_cnotr4_n777 & n785_o;
  n835_o <= n807_o & addsub_n743 & cnotr6_n809 & cnotr2_n760 & cnotr1_n753 & n805_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n622_o : std_logic_vector (17 downto 0);
  signal add1_n623 : std_logic_vector (17 downto 0);
  signal add1_n624 : std_logic_vector (17 downto 0);
  signal add1_n625 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n632_o : std_logic;
  signal addsub_n633 : std_logic;
  signal addsub_n634 : std_logic_vector (17 downto 0);
  signal addsub_n635 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n642_o : std_logic;
  signal cnotr1_n643 : std_logic;
  signal cnotr1_n644 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n649_o : std_logic;
  signal cnotr2_n650 : std_logic;
  signal cnotr2_n651 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n656_o : std_logic;
  signal n657_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n658 : std_logic;
  signal gen0_cnotr3_n659 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n664_o : std_logic_vector (12 downto 0);
  signal n665_o : std_logic;
  signal n666_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n667 : std_logic;
  signal gen0_cnotr4_n668 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n673_o : std_logic_vector (12 downto 0);
  signal n674_o : std_logic_vector (3 downto 0);
  signal n675_o : std_logic_vector (16 downto 0);
  signal n676_o : std_logic;
  signal gen0_cnotr5_n677 : std_logic;
  signal gen0_cnotr5_n678 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n683_o : std_logic_vector (12 downto 0);
  signal n684_o : std_logic_vector (3 downto 0);
  signal n685_o : std_logic;
  signal n686_o : std_logic_vector (15 downto 0);
  signal n687_o : std_logic_vector (16 downto 0);
  signal add2_n688 : std_logic_vector (16 downto 0);
  signal add2_n689 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n694_o : std_logic;
  signal n695_o : std_logic;
  signal n696_o : std_logic;
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal cnotr6_n699 : std_logic;
  signal cnotr6_n700 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n705_o : std_logic;
  signal n706_o : std_logic_vector (15 downto 0);
  signal cnotr7_n707 : std_logic;
  signal cnotr7_n708 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n713_o : std_logic;
  signal alut1_n714 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n717 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n720_o : std_logic_vector (22 downto 0);
  signal n721_o : std_logic_vector (16 downto 0);
  signal n722_o : std_logic_vector (17 downto 0);
  signal n723_o : std_logic_vector (17 downto 0);
  signal n724_o : std_logic_vector (17 downto 0);
  signal n725_o : std_logic_vector (5 downto 0);
begin
  g <= n720_o;
  a_out <= add2_n689;
  c_out <= n721_o;
  x_out <= add1_n625;
  y_out <= addsub_n635;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n623; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n722_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n723_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n644; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n624; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n651; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n724_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n725_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n714; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n700; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n688; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n717; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n668; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n687_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n622_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n623 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n624 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n625 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n622_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n632_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n633 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n634 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n635 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n632_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n642_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n643 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n644 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n642_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n649_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n650 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n651 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n649_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n656_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n657_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n658 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n659 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n656_o,
    i => n657_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n664_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n665_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n666_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n667 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n668 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n665_o,
    i => n666_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n673_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n674_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n675_o <= n673_o & n674_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n676_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n677 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n678 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n676_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n683_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n684_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n685_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n686_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n687_o <= n685_o & n686_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n688 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n689 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n694_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n695_o <= not n694_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n696_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n697_o <= not n696_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n698_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n699 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n700 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n698_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n705_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n706_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n707 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n708 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n705_o,
    i => n706_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n713_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n714 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n717 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n720_o <= n684_o & addsub_n634 & cnotr7_n707;
  n721_o <= cnotr7_n708 & n713_o;
  n722_o <= gen0_cnotr5_n678 & gen0_cnotr5_n677 & n683_o;
  n723_o <= gen0_cnotr3_n659 & gen0_cnotr3_n658 & n664_o;
  n724_o <= gen0_cnotr4_n667 & n675_o;
  n725_o <= n697_o & addsub_n633 & cnotr6_n699 & cnotr2_n650 & cnotr1_n643 & n695_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n512_o : std_logic_vector (17 downto 0);
  signal add1_n513 : std_logic_vector (17 downto 0);
  signal add1_n514 : std_logic_vector (17 downto 0);
  signal add1_n515 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n522_o : std_logic;
  signal addsub_n523 : std_logic;
  signal addsub_n524 : std_logic_vector (17 downto 0);
  signal addsub_n525 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n532_o : std_logic;
  signal cnotr1_n533 : std_logic;
  signal cnotr1_n534 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n539_o : std_logic;
  signal cnotr2_n540 : std_logic;
  signal cnotr2_n541 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n546_o : std_logic;
  signal n547_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n548 : std_logic;
  signal gen0_cnotr3_n549 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n554_o : std_logic_vector (13 downto 0);
  signal n555_o : std_logic;
  signal n556_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n557 : std_logic;
  signal gen0_cnotr4_n558 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n563_o : std_logic_vector (13 downto 0);
  signal n564_o : std_logic_vector (2 downto 0);
  signal n565_o : std_logic_vector (16 downto 0);
  signal n566_o : std_logic;
  signal gen0_cnotr5_n567 : std_logic;
  signal gen0_cnotr5_n568 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n573_o : std_logic_vector (13 downto 0);
  signal n574_o : std_logic_vector (2 downto 0);
  signal n575_o : std_logic;
  signal n576_o : std_logic_vector (15 downto 0);
  signal n577_o : std_logic_vector (16 downto 0);
  signal add2_n578 : std_logic_vector (16 downto 0);
  signal add2_n579 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal n586_o : std_logic;
  signal n587_o : std_logic;
  signal n588_o : std_logic;
  signal cnotr6_n589 : std_logic;
  signal cnotr6_n590 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n595_o : std_logic;
  signal n596_o : std_logic_vector (15 downto 0);
  signal cnotr7_n597 : std_logic;
  signal cnotr7_n598 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n603_o : std_logic;
  signal alut1_n604 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n607 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n610_o : std_logic_vector (21 downto 0);
  signal n611_o : std_logic_vector (16 downto 0);
  signal n612_o : std_logic_vector (17 downto 0);
  signal n613_o : std_logic_vector (17 downto 0);
  signal n614_o : std_logic_vector (17 downto 0);
  signal n615_o : std_logic_vector (5 downto 0);
begin
  g <= n610_o;
  a_out <= add2_n579;
  c_out <= n611_o;
  x_out <= add1_n515;
  y_out <= addsub_n525;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n513; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n612_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n613_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n534; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n514; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n541; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n614_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n615_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n604; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n590; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n578; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n607; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n558; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n577_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n512_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n513 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n514 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n515 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n512_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n522_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n523 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n524 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n525 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n522_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n532_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n533 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n534 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n532_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n539_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n540 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n541 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n539_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n546_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n547_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n548 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n549 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n546_o,
    i => n547_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n554_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n555_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n556_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n557 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n558 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n555_o,
    i => n556_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n563_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n564_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n565_o <= n563_o & n564_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n566_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n567 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n568 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n566_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n573_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n574_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n575_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n576_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n577_o <= n575_o & n576_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n578 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n579 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n584_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n585_o <= not n584_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n586_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n587_o <= not n586_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n588_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n589 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n590 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n588_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n595_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n596_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n597 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n598 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n595_o,
    i => n596_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n603_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n604 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n607 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n610_o <= n574_o & addsub_n524 & cnotr7_n597;
  n611_o <= cnotr7_n598 & n603_o;
  n612_o <= gen0_cnotr5_n568 & gen0_cnotr5_n567 & n573_o;
  n613_o <= gen0_cnotr3_n549 & gen0_cnotr3_n548 & n554_o;
  n614_o <= gen0_cnotr4_n557 & n565_o;
  n615_o <= n587_o & addsub_n523 & cnotr6_n589 & cnotr2_n540 & cnotr1_n533 & n585_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n402_o : std_logic_vector (17 downto 0);
  signal add1_n403 : std_logic_vector (17 downto 0);
  signal add1_n404 : std_logic_vector (17 downto 0);
  signal add1_n405 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n412_o : std_logic;
  signal addsub_n413 : std_logic;
  signal addsub_n414 : std_logic_vector (17 downto 0);
  signal addsub_n415 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n422_o : std_logic;
  signal cnotr1_n423 : std_logic;
  signal cnotr1_n424 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n429_o : std_logic;
  signal cnotr2_n430 : std_logic;
  signal cnotr2_n431 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n436_o : std_logic;
  signal n437_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n438 : std_logic;
  signal gen0_cnotr3_n439 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n444_o : std_logic_vector (14 downto 0);
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n447 : std_logic;
  signal gen0_cnotr4_n448 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n453_o : std_logic_vector (14 downto 0);
  signal n454_o : std_logic_vector (1 downto 0);
  signal n455_o : std_logic_vector (16 downto 0);
  signal n456_o : std_logic;
  signal gen0_cnotr5_n457 : std_logic;
  signal gen0_cnotr5_n458 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n463_o : std_logic_vector (14 downto 0);
  signal n464_o : std_logic_vector (1 downto 0);
  signal n465_o : std_logic;
  signal n466_o : std_logic_vector (15 downto 0);
  signal n467_o : std_logic_vector (16 downto 0);
  signal add2_n468 : std_logic_vector (16 downto 0);
  signal add2_n469 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic;
  signal cnotr6_n479 : std_logic;
  signal cnotr6_n480 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (15 downto 0);
  signal cnotr7_n487 : std_logic;
  signal cnotr7_n488 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n493_o : std_logic;
  signal alut1_n494 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n497 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n500_o : std_logic_vector (20 downto 0);
  signal n501_o : std_logic_vector (16 downto 0);
  signal n502_o : std_logic_vector (17 downto 0);
  signal n503_o : std_logic_vector (17 downto 0);
  signal n504_o : std_logic_vector (17 downto 0);
  signal n505_o : std_logic_vector (5 downto 0);
begin
  g <= n500_o;
  a_out <= add2_n469;
  c_out <= n501_o;
  x_out <= add1_n405;
  y_out <= addsub_n415;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n403; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n502_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n503_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n424; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n404; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n431; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n504_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n505_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n494; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n480; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n468; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n497; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n448; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n467_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n402_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n403 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n404 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n405 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n402_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n412_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n413 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n414 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n415 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n412_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n422_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n423 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n424 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n422_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n429_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n430 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n431 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n429_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n436_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n437_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n438 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n439 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n436_o,
    i => n437_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n444_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n445_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n446_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n447 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n448 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n445_o,
    i => n446_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n453_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n454_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n455_o <= n453_o & n454_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n456_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n457 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n458 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n456_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n463_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n464_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n465_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n466_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n467_o <= n465_o & n466_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n468 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n469 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n474_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n475_o <= not n474_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n476_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n477_o <= not n476_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n478_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n479 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n480 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n478_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n485_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n486_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n487 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n488 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n485_o,
    i => n486_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n493_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n494 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n497 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n500_o <= n464_o & addsub_n414 & cnotr7_n487;
  n501_o <= cnotr7_n488 & n493_o;
  n502_o <= gen0_cnotr5_n458 & gen0_cnotr5_n457 & n463_o;
  n503_o <= gen0_cnotr3_n439 & gen0_cnotr3_n438 & n444_o;
  n504_o <= gen0_cnotr4_n447 & n455_o;
  n505_o <= n477_o & addsub_n413 & cnotr6_n479 & cnotr2_n430 & cnotr1_n423 & n475_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n292_o : std_logic_vector (17 downto 0);
  signal add1_n293 : std_logic_vector (17 downto 0);
  signal add1_n294 : std_logic_vector (17 downto 0);
  signal add1_n295 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n302_o : std_logic;
  signal addsub_n303 : std_logic;
  signal addsub_n304 : std_logic_vector (17 downto 0);
  signal addsub_n305 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n312_o : std_logic;
  signal cnotr1_n313 : std_logic;
  signal cnotr1_n314 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n319_o : std_logic;
  signal cnotr2_n320 : std_logic;
  signal cnotr2_n321 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal gen0_cnotr3_n328 : std_logic;
  signal gen0_cnotr3_n329 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n334_o : std_logic_vector (15 downto 0);
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal gen0_cnotr4_n337 : std_logic;
  signal gen0_cnotr4_n338 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n343_o : std_logic_vector (15 downto 0);
  signal n344_o : std_logic;
  signal n345_o : std_logic_vector (16 downto 0);
  signal n346_o : std_logic;
  signal gen0_cnotr5_n347 : std_logic;
  signal gen0_cnotr5_n348 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n353_o : std_logic_vector (15 downto 0);
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic_vector (15 downto 0);
  signal n357_o : std_logic_vector (16 downto 0);
  signal add2_n358 : std_logic_vector (16 downto 0);
  signal add2_n359 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal cnotr6_n369 : std_logic;
  signal cnotr6_n370 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n375_o : std_logic;
  signal n376_o : std_logic_vector (15 downto 0);
  signal cnotr7_n377 : std_logic;
  signal cnotr7_n378 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n383_o : std_logic;
  signal alut1_n384 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n387 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n390_o : std_logic_vector (19 downto 0);
  signal n391_o : std_logic_vector (16 downto 0);
  signal n392_o : std_logic_vector (17 downto 0);
  signal n393_o : std_logic_vector (17 downto 0);
  signal n394_o : std_logic_vector (17 downto 0);
  signal n395_o : std_logic_vector (5 downto 0);
begin
  g <= n390_o;
  a_out <= add2_n359;
  c_out <= n391_o;
  x_out <= add1_n295;
  y_out <= addsub_n305;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n293; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n392_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n393_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n314; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n294; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n321; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n394_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n395_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n384; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n370; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n358; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n387; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n338; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n357_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n292_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n293 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n294 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n295 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n292_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n302_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n303 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n304 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n305 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n302_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n312_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n313 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n314 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n312_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n319_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n320 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n321 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n319_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n326_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n327_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n328 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n329 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n326_o,
    i => n327_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n334_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n335_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n336_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n337 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n338 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n335_o,
    i => n336_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n343_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n344_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n345_o <= n343_o & n344_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n346_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n347 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n348 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n346_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n353_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n354_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n355_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n356_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n357_o <= n355_o & n356_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n358 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n359 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n364_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n365_o <= not n364_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n366_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n367_o <= not n366_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n368_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n369 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n370 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n368_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n375_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n376_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n377 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n378 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n375_o,
    i => n376_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n383_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n384 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n387 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n390_o <= n354_o & addsub_n304 & cnotr7_n377;
  n391_o <= cnotr7_n378 & n383_o;
  n392_o <= gen0_cnotr5_n348 & gen0_cnotr5_n347 & n353_o;
  n393_o <= gen0_cnotr3_n329 & gen0_cnotr3_n328 & n334_o;
  n394_o <= gen0_cnotr4_n337 & n345_o;
  n395_o <= n367_o & addsub_n303 & cnotr6_n369 & cnotr2_n320 & cnotr1_n313 & n365_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_12 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_12;

architecture rtl of inith_lookup_17_12 is
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (16 downto 0);
begin
  o <= n286_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n262_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n263_o <= not n262_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n264_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n265_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n266_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n267_o <= not n266_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n268_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n269_o <= not n268_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n270_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n271_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n272_o <= not n271_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n273_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n274_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n275_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n276_o <= not n275_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n277_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n278_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n279_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n280_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n281_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n282_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n283_o <= not n282_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n284_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n285_o <= not n284_o;
  n286_o <= n263_o & n264_o & n265_o & n267_o & n269_o & n270_o & n272_o & n273_o & n274_o & n276_o & n277_o & n278_o & n279_o & n280_o & n281_o & n283_o & n285_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (325 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (325 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (220 downto 0);
  signal as : std_logic_vector (220 downto 0);
  signal xs : std_logic_vector (233 downto 0);
  signal ys : std_logic_vector (233 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (26 downto 0);
  signal n176_o : std_logic_vector (16 downto 0);
  signal n177_o : std_logic_vector (16 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n195_o : std_logic_vector (27 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (16 downto 0);
  signal n198_o : std_logic_vector (17 downto 0);
  signal n199_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n200 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n201 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n202 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n203 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n204 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n215_o : std_logic_vector (28 downto 0);
  signal n216_o : std_logic_vector (16 downto 0);
  signal n217_o : std_logic_vector (16 downto 0);
  signal n218_o : std_logic_vector (17 downto 0);
  signal n219_o : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n220 : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_n221 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n222 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n223 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n224 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (17 downto 0);
  signal n235_o : std_logic_vector (29 downto 0);
  signal n236_o : std_logic_vector (16 downto 0);
  signal n237_o : std_logic_vector (16 downto 0);
  signal n238_o : std_logic_vector (17 downto 0);
  signal n239_o : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n240 : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_n241 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n242 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n243 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n244 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (17 downto 0);
  signal n256_o : std_logic_vector (325 downto 0);
  signal n257_o : std_logic_vector (220 downto 0);
  signal n258_o : std_logic_vector (220 downto 0);
  signal n259_o : std_logic_vector (233 downto 0);
  signal n260_o : std_logic_vector (233 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n256_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n257_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n258_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n259_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n260_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_12 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (220 downto 204);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (220 downto 204);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (233 downto 216);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (233 downto 216);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n195_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:118:71
  n196_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:83
  n197_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:119:71
  n198_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:83
  n199_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n9_stagex_n200 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n201 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n202 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n9_stagex_n203 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n9_stagex_n204 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n195_o,
    a => n196_o,
    c => n197_o,
    x => n198_o,
    y => n199_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n215_o <= wrap_W (267 downto 239);
  -- vhdl_source/cordich.vhdl:118:71
  n216_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:118:83
  n217_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:119:71
  n218_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:119:83
  n219_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n10_stagex_n220 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n10_stagex_n221 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n10_stagex_n222 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n10_stagex_n223 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n10_stagex_n224 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n10_stagex : entity work.cordich_stage_16_10 port map (
    w => n215_o,
    a => n216_o,
    c => n217_o,
    x => n218_o,
    y => n219_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n235_o <= wrap_W (297 downto 268);
  -- vhdl_source/cordich.vhdl:118:71
  n236_o <= as (203 downto 187);
  -- vhdl_source/cordich.vhdl:118:83
  n237_o <= cs (203 downto 187);
  -- vhdl_source/cordich.vhdl:119:71
  n238_o <= xs (215 downto 198);
  -- vhdl_source/cordich.vhdl:119:83
  n239_o <= ys (215 downto 198);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n11_stagex_n240 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n11_stagex_n241 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n11_stagex_n242 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n11_stagex_n243 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n11_stagex_n244 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n11_stagex : entity work.cordich_stage_16_11 port map (
    w => n235_o,
    a => n236_o,
    c => n237_o,
    x => n238_o,
    y => n239_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  n256_o <= (27 downto 0 => 'Z') & gen1_n11_stagex_n240 & gen1_n10_stagex_n220 & gen1_n9_stagex_n200 & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n257_o <= gen1_n11_stagex_n242 & gen1_n10_stagex_n222 & gen1_n9_stagex_n202 & gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n258_o <= gen1_n11_stagex_n241 & gen1_n10_stagex_n221 & gen1_n9_stagex_n201 & gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n259_o <= gen1_n11_stagex_n243 & gen1_n10_stagex_n223 & gen1_n9_stagex_n203 & gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n260_o <= gen1_n11_stagex_n244 & gen1_n10_stagex_n224 & gen1_n9_stagex_n204 & gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
