INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
