<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Driver for the Flow Controller of the Tegra X1."><meta name="keywords" content="rust, rustlang, rust-lang, flow"><title>libtegra::flow - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module flow</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li><li><a href="#functions">Functions</a></li></ul></div></section><div id="sidebar-vars" data-name="flow" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../libtegra/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../index.html">libtegra</a>::<wbr><a class="mod" href="#">flow</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/libtegra/flow/mod.rs.html#1-288">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Driver for the Flow Controller of the Tegra X1.</p>
<p>See Chapter 17 in the Tegra X1 Technical Reference Manual
for details.</p>
<h2 id="description"><a href="#description">Description</a></h2>
<p>The Flow Controller provides the sequencing of hardware-controlled
CPU power states for the main CPU complex and the BPMP.</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_BPMP_CLUSTER_CONTROL_0/index.html" title="libtegra::flow::FLOW_CTLR_BPMP_CLUSTER_CONTROL_0 mod">FLOW_CTLR_BPMP_CLUSTER_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_BPMP_CLUSTER_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CC4_CORE_CTRL_0/index.html" title="libtegra::flow::FLOW_CTLR_CC4_CORE_CTRL_0 mod">FLOW_CTLR_CC4_CORE_CTRL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CC4_CORE_&lt;x&gt;_CTRL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CC4_FC_STATUS_0/index.html" title="libtegra::flow::FLOW_CTLR_CC4_FC_STATUS_0 mod">FLOW_CTLR_CC4_FC_STATUS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CC4_FC_STATUS_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CC4_HVC_CONTROL_0/index.html" title="libtegra::flow::FLOW_CTLR_CC4_HVC_CONTROL_0 mod">FLOW_CTLR_CC4_HVC_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CC4_HVC_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CC4_HVC_RETRY_0/index.html" title="libtegra::flow::FLOW_CTLR_CC4_HVC_RETRY_0 mod">FLOW_CTLR_CC4_HVC_RETRY_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CC4_HVC_RETRY_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CC4_RETENTION_CONTROL_0/index.html" title="libtegra::flow::FLOW_CTLR_CC4_RETENTION_CONTROL_0 mod">FLOW_CTLR_CC4_RETENTION_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CC4_RETENTION_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CLUSTER_CONTROL_0/index.html" title="libtegra::flow::FLOW_CTLR_CLUSTER_CONTROL_0 mod">FLOW_CTLR_CLUSTER_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CLUSTER_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_COP_CSR_0/index.html" title="libtegra::flow::FLOW_CTLR_COP_CSR_0 mod">FLOW_CTLR_COP_CSR_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_COP_CSR_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CORE_IDLE_COUNTER_0/index.html" title="libtegra::flow::FLOW_CTLR_CORE_IDLE_COUNTER_0 mod">FLOW_CTLR_CORE_IDLE_COUNTER_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CORE_&lt;x&gt;_IDLE_COUNTER_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CPU_CSR_0/index.html" title="libtegra::flow::FLOW_CTLR_CPU_CSR_0 mod">FLOW_CTLR_CPU_CSR_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CPU_&lt;x&gt;_CSR_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_CPU_PWR_CSR_0/index.html" title="libtegra::flow::FLOW_CTLR_CPU_PWR_CSR_0 mod">FLOW_CTLR_CPU_PWR_CSR_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_CPU_PWR_CSR_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0/index.html" title="libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0 mod">FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_FLOW_CTLR_SPARE_0/index.html" title="libtegra::flow::FLOW_CTLR_FLOW_CTLR_SPARE_0 mod">FLOW_CTLR_FLOW_CTLR_SPARE_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_FLOW_CTLR_SPARE_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_FLOW_DBG_CNT0_0/index.html" title="libtegra::flow::FLOW_CTLR_FLOW_DBG_CNT0_0 mod">FLOW_CTLR_FLOW_DBG_CNT0_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_FLOW_DBG_CNT0_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_FLOW_DBG_CNT1_0/index.html" title="libtegra::flow::FLOW_CTLR_FLOW_DBG_CNT1_0 mod">FLOW_CTLR_FLOW_DBG_CNT1_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_FLOW_DBG_CNT1_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_FLOW_DBG_QUAL_0/index.html" title="libtegra::flow::FLOW_CTLR_FLOW_DBG_QUAL_0 mod">FLOW_CTLR_FLOW_DBG_QUAL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_FLOW_DBG_QUAL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_FLOW_DBG_SEL_0/index.html" title="libtegra::flow::FLOW_CTLR_FLOW_DBG_SEL_0 mod">FLOW_CTLR_FLOW_DBG_SEL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_FLOW_DBG_SEL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_HALT_COP_EVENTS_0/index.html" title="libtegra::flow::FLOW_CTLR_HALT_COP_EVENTS_0 mod">FLOW_CTLR_HALT_COP_EVENTS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_HALT_COP_EVENTS_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_HALT_CPU_EVENTS_0/index.html" title="libtegra::flow::FLOW_CTLR_HALT_CPU_EVENTS_0 mod">FLOW_CTLR_HALT_CPU_EVENTS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_HALT_CPU_&lt;x&gt;_EVENTS_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_L2FLUSH_CONTROL_0/index.html" title="libtegra::flow::FLOW_CTLR_L2FLUSH_CONTROL_0 mod">FLOW_CTLR_L2FLUSH_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_L2FLUSH_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0/index.html" title="libtegra::flow::FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0 mod">FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_MPID_0/index.html" title="libtegra::flow::FLOW_CTLR_MPID_0 mod">FLOW_CTLR_MPID_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_MPID_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_RAM_REPAIR_0/index.html" title="libtegra::flow::FLOW_CTLR_RAM_REPAIR_0 mod">FLOW_CTLR_RAM_REPAIR_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_RAM_REPAIR_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FLOW_CTLR_XRQ_EVENTS_0/index.html" title="libtegra::flow::FLOW_CTLR_XRQ_EVENTS_0 mod">FLOW_CTLR_XRQ_EVENTS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>FLOW_CTLR_XRQ_EVENTS_0</code> register.</p>
</div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Registers.html" title="libtegra::flow::Registers struct">Registers</a></div><div class="item-right docblock-short"></div></div></div><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.REGISTERS.html" title="libtegra::flow::REGISTERS constant">REGISTERS</a></div><div class="item-right docblock-short"><p>A pointer to the Flow register block that can be accessed by dereferencing it.</p>
</div></div></div><h2 id="functions" class="small-section-header"><a href="#functions">Functions</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.deplete_bpmp.html" title="libtegra::flow::deplete_bpmp fn">deplete_bpmp</a></div><div class="item-right docblock-short"><p>Powers off the BPMP processor.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.deplete_cpu.html" title="libtegra::flow::deplete_cpu fn">deplete_cpu</a></div><div class="item-right docblock-short"><p>Powers down the given CPU.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.disable_fiq_to_ccplex_routing.html" title="libtegra::flow::disable_fiq_to_ccplex_routing fn">disable_fiq_to_ccplex_routing</a></div><div class="item-right docblock-short"><p>Disable routing legacy FIQ to the GICD.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.enable_fiq_to_ccplex_routing.html" title="libtegra::flow::enable_fiq_to_ccplex_routing fn">enable_fiq_to_ccplex_routing</a></div><div class="item-right docblock-short"><p>Enable routing legacy FIQ to the GICD.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.lock_active_cluster.html" title="libtegra::flow::lock_active_cluster fn">lock_active_cluster</a></div><div class="item-right docblock-short"><p>Informs the BPMP that the cluster power-up sequence has completed.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.power_bpmp.html" title="libtegra::flow::power_bpmp fn">power_bpmp</a></div><div class="item-right docblock-short"><p>Powers on the BPMP processor.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.power_cpu.html" title="libtegra::flow::power_cpu fn">power_cpu</a></div><div class="item-right docblock-short"><p>Powers up the given CPU.</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>