<stg><name>network_top_Pipeline_load_weight1_matrix_inner_loop11</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %myparams_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %myparams

]]></Node>
<StgValue><ssdm name="myparams_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %c_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.11:0 %c = load i6 %c_11

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc.11:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.11:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.11:3 %icmp_ln242 = icmp_eq  i6 %c, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.11:4 %add_ln242 = add i6 %c, i6 1

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.11:5 %br_ln242 = br i1 %icmp_ln242, void %for.inc.11.split, void %for.inc.12.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="6">
<![CDATA[
for.inc.11.split:2 %trunc_ln242 = trunc i6 %c

]]></Node>
<StgValue><ssdm name="trunc_ln242"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="6">
<![CDATA[
for.inc.11.split:3 %empty = trunc i6 %c

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.11.split:4 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %c, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
for.inc.11.split:5 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3, i2 %tmp_s, i4 0, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.11.split:6 %or_ln244 = or i9 %tmp, i9 88

]]></Node>
<StgValue><ssdm name="or_ln244"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc.11.split:7 %shl_ln244_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %or_ln244, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln244_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
for.inc.11.split:8 %zext_ln244 = zext i10 %shl_ln244_s

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.11.split:9 %add_ln244 = add i64 %zext_ln244, i64 %myparams_read

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.11.split:10 %trunc_ln244_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln244, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln244_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="63">
<![CDATA[
for.inc.11.split:11 %sext_ln244 = sext i63 %trunc_ln244_s

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc.11.split:12 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln244

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
for.inc.11.split:16 %switch_ln244 = switch i5 %trunc_ln242, void %arrayidx19912.11.case.31, i5 0, void %arrayidx19912.11.case.0, i5 1, void %arrayidx19912.11.case.1, i5 2, void %arrayidx19912.11.case.2, i5 3, void %arrayidx19912.11.case.3, i5 4, void %arrayidx19912.11.case.4, i5 5, void %arrayidx19912.11.case.5, i5 6, void %arrayidx19912.11.case.6, i5 7, void %arrayidx19912.11.case.7, i5 8, void %arrayidx19912.11.case.8, i5 9, void %arrayidx19912.11.case.9, i5 10, void %arrayidx19912.11.case.10, i5 11, void %arrayidx19912.11.case.11, i5 12, void %arrayidx19912.11.case.12, i5 13, void %arrayidx19912.11.case.13, i5 14, void %arrayidx19912.11.case.14, i5 15, void %arrayidx19912.11.case.15, i5 16, void %arrayidx19912.11.case.16, i5 17, void %arrayidx19912.11.case.17, i5 18, void %arrayidx19912.11.case.18, i5 19, void %arrayidx19912.11.case.19, i5 20, void %arrayidx19912.11.case.20, i5 21, void %arrayidx19912.11.case.21, i5 22, void %arrayidx19912.11.case.22, i5 23, void %arrayidx19912.11.case.23, i5 24, void %arrayidx19912.11.case.24, i5 25, void %arrayidx19912.11.case.25, i5 26, void %arrayidx19912.11.case.26, i5 27, void %arrayidx19912.11.case.27, i5 28, void %arrayidx19912.11.case.28, i5 29, void %arrayidx19912.11.case.29, i5 30, void %arrayidx19912.11.case.30

]]></Node>
<StgValue><ssdm name="switch_ln244"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19912.11.exit:0 %store_ln242 = store i6 %add_ln242, i6 %c_11

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.exit:1 %br_ln242 = br void %for.inc.11

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="43" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="44" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="45" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.11.split:13 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0">
<![CDATA[
for.inc.12.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.11.split:0 %speclooptripcount_ln242 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln242"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.11.split:1 %specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln242"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.11.split:14 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="16">
<![CDATA[
for.inc.11.split:15 %trunc_ln244 = trunc i16 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln244"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.30:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2715

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.30:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.29:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2713

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.29:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.28:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2712

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.28:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.27:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2711

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.27:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.26:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2710

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.26:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.25:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2709

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.25:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.24:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2708

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.24:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.23:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2707

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.23:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.22:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2705

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.22:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.21:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2704

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.21:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.20:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2703

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.20:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.19:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2701

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.19:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.18:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2700

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.18:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.17:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2699

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.17:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.16:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2698

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.16:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.15:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2697

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.15:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.14:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2696

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.14:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.13:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2694

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.13:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.12:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2693

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.12:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.11:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2692

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.11:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.10:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2691

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.10:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.9:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2723

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.9:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.8:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2722

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.8:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.7:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2721

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.7:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.6:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2720

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.6:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.5:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2719

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.5:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.4:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2718

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.4:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.3:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2714

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.3:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.2:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2702

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.2:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.1:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2690

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.1:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.0:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2689

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.0:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx19912.11.case.31:0 %store_ln244 = store i12 %trunc_ln244, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2716

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln242" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19912.11.case.31:1 %br_ln244 = br void %arrayidx19912.11.exit

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
