Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 11:09:41 -0000
Received: from icoremail.net (unknown [209.85.210.174])
	by mail-app4 (Coremail) with SMTP id cS_KCgDXv7q_4fNbb_XeAQ--.57298S3;
	Tue, 20 Nov 2018 18:28:16 +0800 (CST)
Received: from mail-pf1-f174.google.com (unknown [209.85.210.174])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDnyES94fNbrZFdAA--.1584S3;
	Tue, 20 Nov 2018 18:28:14 +0800 (CST)
Received: by mail-pf1-f174.google.com with SMTP id c123so96165pfb.0
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 02:28:14 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:subject:to:cc:references:from
         :message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:dkim-signature:sender
         :precedence:list-id;
        bh=B/31CnwNetj8+IB1ODAnubZpXRiH87TrIOdSrP+95JY=;
        b=Q+Opeft3Nawq95R9eqZgesfebhisBeK0jtdhLKMdp9kLYGinGm6jv+/Tqhg+ww0q6Z
         oiExfn357nzNgklkeONE+QJ30x+sF82torZqNqclTQ8YlvfV8Sy1ThmmGr6axhE3c0Zf
         78bF2JzxQN2k0uw10MdpLOiTL4cxKT9ZqZSI+73+Z9rIX+eIZY9Vc6fW6ffl25SUDSLn
         n9Jzs8FPbDexhznTgyFB68U5+ry6dlj+adAD/Bm1PlYJnfMI3iHPlafPolqhIMMX2S6b
         I1VRGuq2CFIOwyH3Yt8eIS9kd6UR/bdbVtP/YKAA6CCy0HXLKwX4GYohrr0B3woQdEpA
         63EA==
X-Gm-Message-State: AA+aEWa3Ppw5EdYVzlfwPLE7Nf1666uhVBwJzj/lMcKnWs6cER2N0xXI
	PgonikgIsHdQZzuQkAHT5nmuBAsq5d5ADzUzVticGD1g+zeIy5k=
X-Received: by 2002:a63:2315:: with SMTP id j21mr1375385pgj.297.1542709693609;
        Tue, 20 Nov 2018 02:28:13 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp423081pju;
        Tue, 20 Nov 2018 02:28:12 -0800 (PST)
X-Google-Smtp-Source: AJdET5f3phbPYxDBuh3yDd2mtREgyPHBIjRJxma3pB9Ulyhonl+j1kFWm5KJ5pN0Ey48Ytri1/jL
X-Received: by 2002:a62:d0c1:: with SMTP id p184mr1540812pfg.245.1542709692704;
        Tue, 20 Nov 2018 02:28:12 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542709692; cv=none;
        d=google.com; s=arc-20160816;
        b=kzoBUmftRnTrAg4EW8LSYa24fvrjbJtMgArc+Nc6arClO0fQnFo73MAz2tY0/UE+0z
         MOuBEYmnycUI7SdWDCvw4xKqT0REcjP1JmMsKSxxO9rXxfthT5n4k0dYMgcb8/ADeq1F
         RJjrQBgn3ZGlFiIj2pOKhGOuLmeONWpmPkBTf0vTSzOj2NVHj/4Oh5rS9CeiQSDf1mjD
         9CjVYYnR5D2kXXr67oTaifyV7yNp0KaZ43pa1VUy+XY72PM8yfu1dDAi8j4yu/Q1UKQw
         Jh2Rm2ikuEvJ9/s2lUI0S9FWItsHdnra0nCsGtWQ51tJHqiV/4Z6FY79JE4aTCe4bRRr
         oMIA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=B/31CnwNetj8+IB1ODAnubZpXRiH87TrIOdSrP+95JY=;
        b=KEwLRyb+ccYymhTvoDfHshyW+S97xzZeA/7LHLoyDz0zUpSe/xZjoVrKASPo2qZZk6
         UYgO+XERIU8sEKNQe+DU0Ln2NuT1NEC7Tomr1G/dsmyvQSATRU/HGXG9AHITS9Qbkv5p
         JqJLWpeW0BumNyofM5QcWv4JhO/tICR4R6QG0FeiHUBTrGtTl9lufcNNHfReO1IIAfj/
         Qt8iUoII6+xZFilt5MXh3atzmSeIbpOJ13MWSqNlsCfcEk1cMcJr1E4tUIy/0Hh5gXO7
         SsnxXYCRrIZvRcUIjnyodfawLvdgFjskPQWo0OxymIcEZ7ivxXMUp59ZY7w7/hY5ImZ/
         n0Sw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=Iw5UHwKs;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 3-v6si43729434plx.83.2018.11.20.02.27.57;
        Tue, 20 Nov 2018 02:28:12 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727528AbeKTUzv (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 15:55:51 -0500
Received: from hqemgate15.nvidia.com ([216.228.121.64]:17521 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726569AbeKTUzu (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 15:55:50 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5bf3e1820000>; Tue, 20 Nov 2018 02:27:14 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 20 Nov 2018 02:27:25 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 20 Nov 2018 02:27:25 -0800
Received: from [10.26.11.164] (172.20.13.39) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 20 Nov
 2018 10:27:23 +0000
Subject: Re: [PATCH v1 4/4] ARM: tegra: Clear EMC interrupts on resume from
 LP1 on Tegra30+
To: Dmitry Osipenko <digetx@gmail.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>
CC: <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>
References: <20180830185404.7224-1-digetx@gmail.com>
 <20180830185404.7224-5-digetx@gmail.com>
 <9c085248-41df-c8be-294d-6bf8b95c1085@nvidia.com>
 <60898d23-63a1-caf5-8fd4-2bbd7bb6aaab@gmail.com>
From: Jon Hunter <jonathanh@nvidia.com>
Message-ID: <d60c4888-c95a-4ec5-ba0d-992970089449@nvidia.com>
Date: Tue, 20 Nov 2018 10:27:21 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <60898d23-63a1-caf5-8fd4-2bbd7bb6aaab@gmail.com>
X-Originating-IP: [172.20.13.39]
X-ClientProxiedBy: HQMAIL106.nvidia.com (172.18.146.12) To
 HQMAIL101.nvidia.com (172.20.187.10)
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1542709634; bh=B/31CnwNetj8+IB1ODAnubZpXRiH87TrIOdSrP+95JY=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Language:
         Content-Transfer-Encoding;
        b=Iw5UHwKsWZRYm15LTkCAYhKMimlpXb1lOtFzmN4yVOQFp5XtgjYub0ARPOrRGcv8/
         Qpudu8gZ0F5oB2IZqiYaWkuMVQ+/OG0YsFf2lBYF8z1SAGGo9hLApaiVwC4k+L/0oG
         FtMM3jUDgGJryoOwawKHEOIshUGSvmUAdztZUOfJiSjt3X1xpkniFeHaOLf9ikzZHc
         hQk8mVcdxFAK9yaLm1lZsh9YMw8Zmqota6IoNl0SDyQKsu/qNXs31ieJlRyvsFgAou
         ikmaDI7r6xIHuJhssm5uDhAgFtIZRVOTp2t4Ae4G/o7tqS9zJPSGh71RYGXyBI9Cts
         4n7krj0HwAJcg==
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDnyES94fNbrZFdAA--.1584S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXF1xCr1xJr4rKF43Xr1rCrg_yoW5Xr4UpF
	W8ua4UKr4DJr47G34IvFs5ZFyYkw43Jr1a934vq34UAw4qqryxur1jgFW5uFykWrWkA34I
	vrZYqa43Wayqv3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUm2b7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r12
	6r1DMcIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik2
	6cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6r4DMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7
	IYx2IY67AKxVW5JVW7JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E
	87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY0x0EwI
	xGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8
	JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1V
	AFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYxBIdaVF
	xhVjvjDU0xZFpf9x07beYFAUUUUU=


On 19/11/2018 22:35, Dmitry Osipenko wrote:
> On 20.11.2018 1:00, Jon Hunter wrote:
>>
>> On 30/08/2018 19:54, Dmitry Osipenko wrote:
>>> Two interrupts are raised on resume from LP1 on Tegra30+: first is the
>>> clock change completed interrupt which is set after updating timing
>>> configuration, second is DLL alarm interrupt which is set when DLL
>>> starts re-calibration after being reset. Clear these two interrupts
>>> in the end of exiting from the self-refresh mode for consistency, that
>>> will also allow to not receive spurious interrupts in the EMC driver
>>> after resume from suspend.
>>>
>>> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
>>> ---
>>>  arch/arm/mach-tegra/sleep-tegra30.S | 7 +++++++
>>>  1 file changed, 7 insertions(+)
>>>
>>> diff --git a/arch/arm/mach-tegra/sleep-tegra30.S b/arch/arm/mach-tegra/sleep-tegra30.S
>>> index 828f6c37afde..78c6e9fb56e7 100644
>>> --- a/arch/arm/mach-tegra/sleep-tegra30.S
>>> +++ b/arch/arm/mach-tegra/sleep-tegra30.S
>>> @@ -26,6 +26,7 @@
>>>  #include "irammap.h"
>>>  #include "sleep.h"
>>>  
>>> +#define EMC_INTSTATUS			0x0
>>>  #define EMC_CFG				0xc
>>>  #define EMC_ADR_CFG			0x10
>>>  #define EMC_TIMING_CONTROL		0x28
>>> @@ -44,6 +45,9 @@
>>>  #define EMC_XM2VTTGENPADCTRL		0x310
>>>  #define EMC_XM2VTTGENPADCTRL2		0x314
>>>  
>>> +#define EMC_CLKCHANGE_COMPLETE_INT	(1 << 4)
>>> +#define EMC_DLL_ALARM_INT		(1 << 7)
>>> +
>>>  #define MC_EMEM_ARB_CFG			0x90
>>>  
>>>  #define PMC_CTRL			0x0
>>> @@ -539,6 +543,9 @@ zcal_done:
>>>  
>>>  	emc_timing_update r1, r0
>>>  
>>> +	mov	r1, #(EMC_CLKCHANGE_COMPLETE_INT | EMC_DLL_ALARM_INT)
>>> +	str	r1, [r0, #EMC_INTSTATUS]	@ clear interrupts
>>> +
>>>  	/* Tegra114 had dual EMC channel, now config the other one */
>>>  	cmp	r10, #TEGRA114
>>>  	bne	__no_dual_emc_chanl
>>>
>>
>> Where are these interrupts enabled? I did not see where they are
>> enabled. I see that the Tegra24 EMC driver does poll these, but it did
>> not look like they were enabled. If they are enabled, I wondering if
>> they should be masked on entering self-refresh?
> 
> EMC interrupt is not enabled on Tegra124. IIRC, it doesn't use the interrupt at all in the driver. Indeed, T124 EMC driver polls the interrupt status, but it clears the status before starting to poll. Probably I was just thinking about to write T30 EMC driver at that time and to utilize the interrupt.. 
> 
> Seems it should be okay to drop this patch for now, but maybe then we will have to return to it sometime later. Up to you to decide.

I would be tempted to drop for now. If you have such a driver maybe the
driver should mask any interrupts it uses on suspending.

Cheers
Jon
-- 
nvpublic
