# system info ex_100g on 2018.08.14.18:11:11
system_info:
name,value
DEVICE,1SG280HU2F50E2VGS1
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for ex_100g on 2018.08.14.18:11:11
files:
filepath,kind,attributes,module,is_top
sim/ex_100g.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ex_100g,true
alt_e100s10_180/sim/ex_100g_alt_e100s10_180_sqg2ueq.v,VERILOG,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ecrc_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/xor_2tick_t.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/sync_regs.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_d64_sig.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_z64_x2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/xor_lut.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/sync_regs_m2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/xor_r_t.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_rev_1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/xor_r.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100_sync1r2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_z64_xn.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/xor_2tick_b.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/agtb_16.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/xor_r_b.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_z64_x1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/scfifo_mlab.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_rev_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/delay_mlab.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/eq_5_ena.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/aneb_18.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/reverse_bits.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/s5mlab.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/wys_lut.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/reverse_bytes.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_byte_roll.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_z64_x3.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/xor_2tick.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/aclr_filter.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/mx5r.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/delay_regs.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_z64_x4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/agtb_8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/crc32_rev_2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w66t0s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w1t0s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc9h1fet2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_delay4w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_delay.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w66t0s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sync4m.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_reset_synchronizer.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w5t1s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc12h9e8t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc9h1fbt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h1dt1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or16t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and4t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or4t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_status_sync.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w128t1s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w5t0s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sync20m.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cnt10ic.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_lut6.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_lte.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w129t1s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_dip8_32.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_metronome409600.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc17h13fe8t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_metronome32000.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq3t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pulse_transfer.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_bxor2w4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and2t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor6t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mx16r.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sync2r2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc6h3bt1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc6h28t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc4hft1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w1t0s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab64a2r1w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab128a4r1w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sync16m.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_ungray4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mx5t1w.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc4h9t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and5t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq2t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc6h00t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_lte_with_const_16b.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor1t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc17h0001bt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w129t0s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sync1r1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w66t1s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_dcfifo16a4r2w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_delay3w64.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_delay_regs.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mx5t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cnt4ic.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_metronome320000.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5hxxt1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq_10_const.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and5t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_adder.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w1t0s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor3t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_alignmon409600e8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h1bt1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w66t0s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w1t0s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc19h63fe8t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor9t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pulse4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w66t0s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sync1r2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_gray4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_dcfifo128a4r2w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and11t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_compressor_4to3.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w128t0s0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab4a1r1w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor2t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq3t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h13t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pulse16.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w66t1s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq20t3.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or6t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_metronome2560.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and8t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pipeline_adder_16b.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or2t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc6h3ft1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h08t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc12h9fbt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor14t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cnt4cd.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc17h13ffbt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mx4r.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h1ft1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and6t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc15h7cfbt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cnt6.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h1et1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_metronome81920_3inCtl.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_addc2h0t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cnt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor12t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and2t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w1t1s2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor13t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux5t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux4w1t1s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor11t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and3t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cnt6c.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cnt4i.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or2t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc19h4e1fbt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc6h27t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h0ft1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and6t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_alignmon81920e8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq2t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pulse_stretcher.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w1t0s2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor3t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor7t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_alignmon2560e8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pulse64.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc19h63ffbt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux8w1t2s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab20a1r1w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab16a4r1w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eq18t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2_t2_w264_s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or6t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_synchronizer.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_ohbin8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab_32word_32bit.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab16a1r1w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor1t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor2t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mux2w5t0s1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h07t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc17h0007ft2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mx5r.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_gpx4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc5h18t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_subc2h0t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor6t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor4t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_gte_with_const_16b.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_ripple16.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_fmon8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor5t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor8t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or8t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_add4t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and20t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc4hct1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_metronome81920.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_and3t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_or20t2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor5t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_altera_std_synchronizer_nocut.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mlab67a5r1w1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xor10t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_eqc9h1fdt2.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc_frame_muxer.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc_pb_timer.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_rx_fc.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc_pb_conv.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_fc_top.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc_onoff_ctrl.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc_ctrl.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc_arbiter_ctrl.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_reset_controller.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_adapt_pma.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_data_grp_mx_pipe.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_rcfg_arb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_arbiter.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_regroup_8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_word_ram_824.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_l8if_rx428.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_l8if_tx824.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_ack_skid_srst.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_word_ram_8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_ack_skid.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_compact_words_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_six_three_comp.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wide_buffered_read_scheduler.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_adapter_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_cgmii_custom_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_stat_ram_16x64b.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sv.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_extended_stats_vector.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_sync_read.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_rx_fc_config_register_map.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_fc_csr.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_csr.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_phy_config_register_map.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_fc_config_register_map.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_scram256.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_5way_register.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_ethenc.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_c4ilv.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_tagger_5way.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_bip_xor_5way.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_am.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pcs_t.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_clos20_perm.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pcs_ber_cnt_ns.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pcs_ber_sm.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xbar4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wdelay.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xctrl.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_reframe.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_etagid.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_deskew.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_unframe.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_walign.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pctrl.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_alnchk.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pcs_r.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_clos20.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_pcs_ber.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_xbar5.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_twodel67.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_descram.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_opp3t1.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_refram.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_hw_reg.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_wamon.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_shft.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_shft_w.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_ethdec.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_clos20_unperm.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_opp33t3.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_opp3t0.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_bshft.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_deint.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_dctrl.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_frac_4_8.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mac.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mac_tx_csr.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mac_rx_csr.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mac_link_fault_det.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_readmii4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_gap_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mac_link_fault_gen.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_tx_error.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_ins4preamble_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_tag_4_9.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mac_rx_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/alt_e100s10_mac_tx_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_dic_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_frac_4_9.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_preamble_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/cadence/ectrl_ins_4.v,VERILOG,CADENCE_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ecrc_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/xor_2tick_t.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/sync_regs.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_d64_sig.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_z64_x2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/xor_lut.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/sync_regs_m2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/xor_r_t.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_rev_1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/xor_r.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100_sync1r2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_z64_xn.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/xor_2tick_b.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/agtb_16.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/xor_r_b.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_z64_x1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/scfifo_mlab.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_rev_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/delay_mlab.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/eq_5_ena.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/aneb_18.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/reverse_bits.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/s5mlab.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/wys_lut.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/reverse_bytes.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_byte_roll.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_z64_x3.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/xor_2tick.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/aclr_filter.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/mx5r.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/delay_regs.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_z64_x4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/agtb_8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/crc32_rev_2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w66t0s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w1t0s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc9h1fet2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_delay4w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_delay.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w66t0s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sync4m.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_reset_synchronizer.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w5t1s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc12h9e8t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc9h1fbt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h1dt1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or16t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and4t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or4t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_status_sync.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w128t1s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w5t0s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sync20m.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cnt10ic.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_lut6.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_lte.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w129t1s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_dip8_32.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_metronome409600.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc17h13fe8t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_metronome32000.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq3t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pulse_transfer.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_bxor2w4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and2t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor6t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mx16r.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sync2r2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc6h3bt1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc6h28t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc4hft1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w1t0s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab64a2r1w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab128a4r1w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sync16m.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_ungray4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mx5t1w.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc4h9t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and5t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq2t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc6h00t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_lte_with_const_16b.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor1t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc17h0001bt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w129t0s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sync1r1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w66t1s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_dcfifo16a4r2w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_delay3w64.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_delay_regs.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mx5t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cnt4ic.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_metronome320000.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5hxxt1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq_10_const.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and5t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_adder.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w1t0s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor3t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_alignmon409600e8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h1bt1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w66t0s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w1t0s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc19h63fe8t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor9t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pulse4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w66t0s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sync1r2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_gray4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_dcfifo128a4r2w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and11t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_compressor_4to3.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w128t0s0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab4a1r1w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor2t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq3t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h13t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pulse16.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w66t1s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq20t3.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or6t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_metronome2560.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and8t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pipeline_adder_16b.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or2t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc6h3ft1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h08t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc12h9fbt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor14t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cnt4cd.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc17h13ffbt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mx4r.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h1ft1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and6t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc15h7cfbt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cnt6.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h1et1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_metronome81920_3inCtl.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_addc2h0t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cnt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor12t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and2t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w1t1s2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor13t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux5t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux4w1t1s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor11t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and3t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cnt6c.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cnt4i.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or2t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc19h4e1fbt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc6h27t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h0ft1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and6t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_alignmon81920e8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq2t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pulse_stretcher.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w1t0s2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor3t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor7t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_alignmon2560e8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pulse64.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc19h63ffbt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux8w1t2s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab20a1r1w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab16a4r1w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eq18t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2_t2_w264_s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or6t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_synchronizer.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_ohbin8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab_32word_32bit.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab16a1r1w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor1t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor2t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mux2w5t0s1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h07t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc17h0007ft2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mx5r.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_gpx4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc5h18t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_subc2h0t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor6t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor4t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_gte_with_const_16b.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_ripple16.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_fmon8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor5t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor8t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or8t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_add4t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and20t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc4hct1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_metronome81920.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_and3t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_or20t2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor5t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_altera_std_synchronizer_nocut.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mlab67a5r1w1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xor10t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_eqc9h1fdt2.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc_frame_muxer.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc_pb_timer.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_rx_fc.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc_pb_conv.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_fc_top.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc_onoff_ctrl.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc_ctrl.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc_arbiter_ctrl.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_reset_controller.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_adapt_pma.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_data_grp_mx_pipe.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_rcfg_arb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_arbiter.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_regroup_8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_word_ram_824.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_l8if_rx428.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_l8if_tx824.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_ack_skid_srst.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_word_ram_8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_ack_skid.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_compact_words_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_six_three_comp.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wide_buffered_read_scheduler.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_adapter_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_cgmii_custom_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_stat_ram_16x64b.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sv.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_extended_stats_vector.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_sync_read.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_rx_fc_config_register_map.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_fc_csr.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_csr.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_phy_config_register_map.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_fc_config_register_map.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_scram256.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_5way_register.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_ethenc.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_c4ilv.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_tagger_5way.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_bip_xor_5way.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_am.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pcs_t.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_clos20_perm.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pcs_ber_cnt_ns.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pcs_ber_sm.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xbar4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wdelay.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xctrl.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_reframe.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_etagid.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_deskew.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_unframe.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_walign.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pctrl.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_alnchk.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pcs_r.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_clos20.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_pcs_ber.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_xbar5.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_twodel67.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_descram.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_opp3t1.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_refram.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_hw_reg.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_wamon.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_shft.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_shft_w.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_ethdec.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_clos20_unperm.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_opp33t3.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_opp3t0.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_bshft.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_deint.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_dctrl.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_frac_4_8.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mac.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mac_tx_csr.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mac_rx_csr.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mac_link_fault_det.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_readmii4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_gap_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mac_link_fault_gen.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_tx_error.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_ins4preamble_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_tag_4_9.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mac_rx_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/alt_e100s10_mac_tx_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_dic_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_frac_4_9.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_preamble_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/mentor/ectrl_ins_4.v,VERILOG,MENTOR_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ecrc_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/xor_2tick_t.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/sync_regs.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_d64_sig.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_z64_x2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/xor_lut.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/sync_regs_m2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/xor_r_t.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_rev_1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/xor_r.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100_sync1r2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_z64_xn.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/xor_2tick_b.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/agtb_16.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/xor_r_b.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_z64_x1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/scfifo_mlab.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_rev_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/delay_mlab.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/eq_5_ena.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/aneb_18.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/reverse_bits.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/s5mlab.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/wys_lut.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/reverse_bytes.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_byte_roll.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_z64_x3.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/xor_2tick.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/aclr_filter.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/mx5r.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/delay_regs.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_z64_x4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/agtb_8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/crc32_rev_2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w66t0s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w1t0s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc9h1fet2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_delay4w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_delay.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w66t0s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sync4m.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_reset_synchronizer.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w5t1s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc12h9e8t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc9h1fbt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1dt1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or16t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and4t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or4t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_status_sync.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w128t1s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w5t0s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sync20m.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cnt10ic.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_lut6.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_lte.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w129t1s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_dip8_32.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_metronome409600.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h13fe8t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_metronome32000.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq3t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pulse_transfer.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_bxor2w4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and2t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor6t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mx16r.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sync2r2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h3bt1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h28t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc4hft1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w1t0s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab64a2r1w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab128a4r1w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sync16m.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_ungray4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mx5t1w.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc4h9t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and5t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq2t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h00t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_lte_with_const_16b.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor1t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h0001bt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w129t0s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sync1r1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w66t1s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_dcfifo16a4r2w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_delay3w64.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_delay_regs.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mx5t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cnt4ic.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_metronome320000.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5hxxt1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq_10_const.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and5t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_adder.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t0s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor3t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_alignmon409600e8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1bt1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w66t0s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t0s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc19h63fe8t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor9t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pulse4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w66t0s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sync1r2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_gray4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_dcfifo128a4r2w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and11t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_compressor_4to3.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w128t0s0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab4a1r1w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor2t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq3t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h13t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pulse16.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w66t1s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq20t3.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or6t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_metronome2560.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and8t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pipeline_adder_16b.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or2t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h3ft1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h08t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc12h9fbt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor14t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cnt4cd.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h13ffbt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mx4r.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1ft1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and6t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc15h7cfbt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cnt6.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1et1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_metronome81920_3inCtl.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_addc2h0t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cnt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor12t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and2t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t1s2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor13t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux5t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w1t1s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor11t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and3t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cnt6c.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cnt4i.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or2t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc19h4e1fbt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h27t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h0ft1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and6t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_alignmon81920e8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq2t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pulse_stretcher.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t0s2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor3t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor7t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_alignmon2560e8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pulse64.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc19h63ffbt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux8w1t2s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab20a1r1w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab16a4r1w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eq18t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2_t2_w264_s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or6t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_synchronizer.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_ohbin8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab_32word_32bit.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab16a1r1w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor1t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor2t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w5t0s1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h07t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h0007ft2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mx5r.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_gpx4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h18t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_subc2h0t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor6t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor4t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_gte_with_const_16b.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_ripple16.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_fmon8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor5t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor8t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or8t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_add4t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and20t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc4hct1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_metronome81920.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_and3t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_or20t2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor5t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_altera_std_synchronizer_nocut.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mlab67a5r1w1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xor10t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_eqc9h1fdt2.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_frame_muxer.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_pb_timer.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_rx_fc.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_pb_conv.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_fc_top.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_onoff_ctrl.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_ctrl.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_arbiter_ctrl.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_reset_controller.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_adapt_pma.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_data_grp_mx_pipe.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_rcfg_arb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_arbiter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_regroup_8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_word_ram_824.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_l8if_rx428.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_l8if_tx824.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_ack_skid_srst.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_word_ram_8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_ack_skid.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_compact_words_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_six_three_comp.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wide_buffered_read_scheduler.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_adapter_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_cgmii_custom_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_stat_ram_16x64b.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sv.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_extended_stats_vector.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_sync_read.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_rx_fc_config_register_map.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_fc_csr.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_csr.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_phy_config_register_map.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_config_register_map.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_scram256.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_5way_register.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_ethenc.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_c4ilv.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_tagger_5way.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_bip_xor_5way.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_am.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_t.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_clos20_perm.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_ber_cnt_ns.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_ber_sm.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xbar4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wdelay.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xctrl.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_reframe.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_etagid.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_deskew.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_unframe.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_walign.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pctrl.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_alnchk.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_r.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_clos20.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_ber.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_xbar5.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_twodel67.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_descram.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_opp3t1.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_refram.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_hw_reg.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_wamon.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_shft.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_shft_w.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_ethdec.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_clos20_unperm.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_opp33t3.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_opp3t0.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_bshft.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_deint.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_dctrl.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_frac_4_8.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mac.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mac_tx_csr.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mac_rx_csr.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mac_link_fault_det.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_readmii4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_gap_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mac_link_fault_gen.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_tx_error.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_ins4preamble_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_tag_4_9.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mac_rx_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/alt_e100s10_mac_tx_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_dic_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_frac_4_9.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_preamble_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/synopsys/ectrl_ins_4.v,VERILOG,SYNOPSYS_SPECIFIC,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/build_stp.tcl,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/eth_100g_a10.txt,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/alt_e100s10_top.v.terp,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/alt_e100s10_fecpll.v,VERILOG,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/alt_e100s10_eth_4.v,VERILOG,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/alt_e100s10_stats_counters.v,VERILOG,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/dirdiff.sh,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/alt_e100s10_pcs_t.ocp,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/alt_e100s10_pcs_r.ocp,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/rename_branch.sh,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/alt_e100s10_mac.ocp,OTHER,,ex_100g_alt_e100s10_180_sqg2ueq,false
alt_e100s10_180/sim/atx_pll_s100.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,atx_pll_s100,false
alt_e100s10_180/sim/caui4_xcvr_644.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,caui4_xcvr_644,false
alt_e100s10_180/sim/s10_xcvr_reset_controller.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,s10_xcvr_reset_controller,false
alt_e100s10_180/sim/altera_xcvr_fpll_s10_tx_ext.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,altera_xcvr_fpll_s10_tx_ext,false
altera_xcvr_atx_pll_s10_htile_180/sim/altera_std_synchronizer_nocut.v,VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/s10_avmm_h.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/altera_xcvr_native_s10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_s10_functions_h,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_rcfg_arb.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/plain_files.txt,OTHER,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/mentor_files.txt,OTHER,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/cadence_files.txt,OTHER,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/synopsys_files.txt,OTHER,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/aldec_files.txt,OTHER,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_rcfg_opt_logic_cvcjara.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/altera_std_synchronizer_nocut.v,VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_resync_std.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_reset_counter_s10.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/mentor/alt_xcvr_reset_counter_s10.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/altera_xcvr_native_s10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_s10_functions_h,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/s10_avmm_h.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_dig_reset_seq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_reset_seq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/plain_files.txt,OTHER,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/mentor_files.txt,OTHER,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/cadence_files.txt,OTHER,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/synopsys_files.txt,OTHER,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/aldec_files.txt,OTHER,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/docs/ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq_parameters.csv,OTHER,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_rcfg_opt_logic_m3pnzmq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq,false
altera_xcvr_reset_control_s10_180/sim/altera_std_synchronizer_nocut.v,VERILOG,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/alt_xcvr_resync_std.sv,SYSTEM_VERILOG,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/altera_xcvr_reset_control_s10.sv,SYSTEM_VERILOG,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/alt_xcvr_reset_counter_s10.sv,SYSTEM_VERILOG,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/plain_files.txt,OTHER,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/mentor_files.txt,OTHER,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/cadence_files.txt,OTHER,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/synopsys_files.txt,OTHER,,altera_xcvr_reset_control_s10,false
altera_xcvr_reset_control_s10_180/sim/aldec_files.txt,OTHER,,altera_xcvr_reset_control_s10,false
altera_xcvr_fpll_s10_htile_180/sim/altera_std_synchronizer_nocut.v,VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/s10_avmm_h.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/altera_xcvr_native_s10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_s10_functions_h,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_rcfg_arb.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/plain_files.txt,OTHER,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/mentor_files.txt,OTHER,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/cadence_files.txt,OTHER,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/synopsys_files.txt,OTHER,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/aldec_files.txt,OTHER,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/docs/ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq_parameters.csv,OTHER,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_rcfg_opt_logic_5guwkiq.sv,SYSTEM_VERILOG,,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ex_100g.ex_100g_inst,ex_100g_alt_e100s10_180_sqg2ueq
ex_100g.ex_100g_inst.atx_pll_s100,atx_pll_s100
ex_100g.ex_100g_inst.atx_pll_s100.atx_pll_s100,ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara
ex_100g.ex_100g_inst.caui4_xcvr_644,caui4_xcvr_644
ex_100g.ex_100g_inst.caui4_xcvr_644.caui4_xcvr_644,ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq
ex_100g.ex_100g_inst.s10_xcvr_reset_controller,s10_xcvr_reset_controller
ex_100g.ex_100g_inst.s10_xcvr_reset_controller.s10_xcvr_reset_controller,altera_xcvr_reset_control_s10
ex_100g.ex_100g_inst.altera_xcvr_fpll_s10_tx_ext,altera_xcvr_fpll_s10_tx_ext
ex_100g.ex_100g_inst.altera_xcvr_fpll_s10_tx_ext.altera_xcvr_fpll_s10_tx_ext,ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq
