// Seed: 4093260257
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri id_4
);
  assign id_4 = 1 >> id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    inout supply1 id_5,
    input tri1 id_6
);
  wire id_8;
  assign id_3 = id_5;
  always @* id_3 = 1;
  wire id_9;
  module_0(
      id_4, id_2, id_4, id_2, id_5
  );
  wire id_10;
endmodule
