;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-21
	SPL <300, 91
	JMN 0, <802
	SPL 0, <802
	CMP @125, 106
	CMP @121, 106
	SUB @0, 72
	CMP #12, @0
	SLT 30, 9
	JMP -0, <-520
	CMP -207, <921
	SLT @-427, 100
	SLT @-427, 100
	CMP -207, <-120
	SLT 210, 60
	ADD 210, 60
	ADD 210, 60
	SUB @827, 156
	MOV -1, <-20
	SLT 210, 60
	SUB @120, 706
	SUB @125, 106
	SUB @125, 106
	JMP -1, @-20
	CMP -702, -10
	ADD #270, <1
	ADD #270, <1
	ADD 200, 61
	MOV -1, <-20
	MOV -1, <-20
	SUB @120, 706
	MOV -1, <-20
	JMP -0, <-520
	JMP -1, #-20
	JMP -1, #-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMP -207, @120
	SUB @121, 106
	ADD 210, 60
	JMP -207, @120
	SPL 0, <802
	JMP -207, @120
	MOV -1, <-20
	MOV -1, <-20
