$date
	Wed Jan 25 18:46:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module majority_gate_6_input_test_bench $end
$var wire 1 ! out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ in3 $end
$var reg 1 % in4 $end
$var reg 1 & in5 $end
$var reg 1 ' in6 $end
$scope module DUT $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 % in4 $end
$var wire 1 & in5 $end
$var wire 1 ' in6 $end
$var wire 1 ! out $end
$var wire 1 ( S2_bar $end
$var wire 1 ) S2 $end
$var wire 1 * S1_bar $end
$var wire 1 + S1 $end
$var wire 1 , C_bar $end
$var wire 1 - C3 $end
$var wire 1 . C2 $end
$var wire 1 / C1 $end
$scope module FA1 $end
$var wire 1 / carry $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 + sum $end
$var wire 1 0 t0 $end
$var wire 1 1 t1 $end
$var wire 1 2 t2 $end
$upscope $end
$scope module FA2 $end
$var wire 1 . carry $end
$var wire 1 % in1 $end
$var wire 1 & in2 $end
$var wire 1 ' in3 $end
$var wire 1 ) sum $end
$var wire 1 3 t0 $end
$var wire 1 4 t1 $end
$var wire 1 5 t2 $end
$upscope $end
$scope module FA3 $end
$var wire 1 - carry $end
$var wire 1 + in1 $end
$var wire 1 ) in2 $end
$var wire 1 6 in3 $end
$var wire 1 * sum $end
$var wire 1 7 t0 $end
$var wire 1 8 t1 $end
$var wire 1 9 t2 $end
$upscope $end
$scope module FA4 $end
$var wire 1 , carry $end
$var wire 1 / in1 $end
$var wire 1 . in2 $end
$var wire 1 - in3 $end
$var wire 1 ( sum $end
$var wire 1 : t0 $end
$var wire 1 ; t1 $end
$var wire 1 < t2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1*
1+
1"
#20
1(
0*
1/
0+
10
1#
#30
1*
1+
11
12
1$
#40
1!
1,
0(
1<
1-
0*
17
1)
1&
#50
0<
0-
0(
1:
0;
1*
07
1.
0)
14
1'
#70
0*
0+
01
02
0$
#80
0!
0,
1(
0:
1*
0/
1+
00
0#
#90
0*
0+
0"
