# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../labo2_ta3_zebi.ip_user_files/bd/multiplexeur_labo2/sim/multiplexeur_labo2.vhd" \
"../../../../labo2_ta3_zebi.srcs/sources_1/bd/multiplexeur_labo2/hdl/multiplexeur_labo2_wrapper.vhd" \

# Do not sort compile order
nosort
