<profile>

<section name = "Vitis HLS Report for 'nn_inference_Pipeline_loop1'" level="0">
<item name = "Date">Tue Nov 25 19:16:11 2025
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">FPGAI</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">30.00 ns, 26.862 ns, 0.20 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 1.050 us, 1.050 us, 35, 35, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop1">33, 33, 3, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 56, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_1_no_dsp_1_U170">fcmp_32ns_32ns_1_1_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln63_fu_82_p2">+, 0, 0, 14, 6, 1</column>
<column name="and_ln65_fu_134_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln63_fu_76_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln65_1_fu_122_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln65_fu_116_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln65_fu_128_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 6, 12</column>
<column name="i_fu_40">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln65_reg_157">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_40">6, 0, 6, 0</column>
<column name="temp_output_0_addr_reg_151">5, 0, 5, 0</column>
<column name="temp_output_0_addr_reg_151_pp0_iter1_reg">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, nn_inference_Pipeline_loop1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nn_inference_Pipeline_loop1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nn_inference_Pipeline_loop1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nn_inference_Pipeline_loop1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nn_inference_Pipeline_loop1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nn_inference_Pipeline_loop1, return value</column>
<column name="temp_output_0_address0">out, 5, ap_memory, temp_output_0, array</column>
<column name="temp_output_0_ce0">out, 1, ap_memory, temp_output_0, array</column>
<column name="temp_output_0_we0">out, 1, ap_memory, temp_output_0, array</column>
<column name="temp_output_0_d0">out, 32, ap_memory, temp_output_0, array</column>
<column name="temp_output_0_address1">out, 5, ap_memory, temp_output_0, array</column>
<column name="temp_output_0_ce1">out, 1, ap_memory, temp_output_0, array</column>
<column name="temp_output_0_q1">in, 32, ap_memory, temp_output_0, array</column>
</table>
</item>
</section>
</profile>
