Summary
======
Overall execution cycle = 816536455
Total execution cycles per core:
- Processor 0 = 810140144
- Processor 1 = 812662387
- Processor 2 = 57478158
- Processor 3 = 816536455
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 792410890
- Processor 1 = 795541842
- Processor 2 = 39921281
- Processor 3 = 799396342
======
Data cache miss rate for each core
- Processor 0 = 0.7015631173298204 (2294204/3270132)
- Processor 1 = 0.7017025162658659 (2306673/3287252)
- Processor 2 = 0.7878893439140852 (92733/117698)
- Processor 3 = 0.703670074368729 (2339646/3324919)
======
Amount of Data traffic in bytes on the bus
= 93991632
======
Number of invalidations or updates on the bus
= 1581932
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 3260584, numSharedAccess = 9548
- Cache 1: numPrivateAccess = 3276931, numSharedAccess = 10321
- Cache 2: numPrivateAccess = 116624, numSharedAccess = 1074
- Cache 3: numPrivateAccess = 3313092, numSharedAccess = 11827
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 1
