
<html><head><title>Verify the Package</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-20" />
<meta name="CreateTime" content="1600667230" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF solution that enables to create package layouts in Virtuoso." />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verify the Package" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-20" />
<meta name="ModifiedTime" content="1600667230" />
<meta name="NextFile" content="EM_extract.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="co_design.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Verify the Package" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vrfICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="co_design.html" title="Edit-in-Concert">Edit-in-Concert</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="EM_extract.html" title="Performing 3D Electromagnetic Simulation">Performing 3D Electromagnetic  ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>7
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="13089"></a>Verify the Package<hr />
</h1>
<p>
<a id="pgfId-958105"></a>This chapter explains the connectivity, LVS, and DRD checks being done on the layout. When the package layout is modified, you need to verify that the connectivity of the physical implementation is valid. Markers are created to indicate opens and shorts present in the layout. Batch and interactive DRD checks can work with both curvilinear and regular shapes in a package layout. The DRD checker can be used to verify for the constraint violations in a package layout. Both connectivity extractor and DRD checker take into account void shapes.</p>

<p>
<a id="pgfId-911543"></a>The chapter includes the following:</p>
<ul><li>
<a id="pgfId-957105"></a><a href="chap6.html#21645">Checking Layout Against Schematic</a></li><li>
<a id="pgfId-957119"></a><a href="chap6.html#79381">Extracting the Connectivity</a></li><li>
<a id="pgfId-957133"></a><a href="chap6.html#72685">Performing DRD Checks</a></li></ul>


<p>
<a id="pgfId-956000"></a>Verifying that a design is correct is often the most difficult and yet also the most important aspect of designing a package layout. Additionally, routing paths should be adjusted iteratively until the package is optimized for all constraints. The number of layers depends on power levels and complexity.</p>
<p>
<a id="pgfId-953272"></a>For details, refer to <h-hot><a actuate="user" class="URL" href="../vxlhelp/chap9.html#firstpage" show="replace" xml:link="simple">Checking Layout</a></h-hot>.</p>

<h2>
<a id="pgfId-956819"></a><a id="21645"></a>Checking Layout Against Schematic</h2>

<p>
<a id="pgfId-956857"></a>The development of any design involves an iterative process of synchronizing the differences between the schematic and layout. Changes, especially caused by Engineering Change Orders (ECOs), are made in the schematic and need to be updated in the layout. Similarly, changes in the layout, during interoperability with Cadence SiP Layout, require updating the schematic. To know how to perform these checks in the Virtuoso Layout EXL, refer to <h-hot><a actuate="user" class="URL" href="../vxlhelp/chap9.html#checkAgainstSource" show="replace" xml:link="simple">Checking a Layout Against a Schematic</a></h-hot>.</p>

<h3>
<a id="pgfId-953013"></a><a id="79381"></a>Extracting the Connectivity</h3>

<p>
<a id="pgfId-951813"></a>Connectivity extraction is needed to update the connectivity in the layout and check that the physical connectivity of a layout matches its logical connectivity. During extraction, markers are created to represent the shorts, opens, and invalid connections. When the layout is modified, interactive extraction is done automatically on modified objects and areas. </p>
<p>
<a id="pgfId-953947"></a>Cadence SiP layout requires a valid connections while importing package designs from Virtuoso. For example, a connection between two paths is valid if the end point of one path is overlapping the center line of the other path.</p>
<p>
<a id="pgfId-952070"></a>Run the extractor explicitly using the <em>Connectivity</em> &#8211; <em>Extract Layout</em> command to update and check the connectivity for the entire package layout. You can view and manage the violation markers in the <em>Connectivity</em> tab of the Annotation Browser assistant.</p>

<p>
<a id="pgfId-949073"></a></p>
<div class="webflare-div-image">
<img width="668" height="455" src="images/chap6-2.gif" /></div>

<p>
<a id="pgfId-950856"></a>For details, refer to <h-hot><a actuate="user" class="URL" href="../vxlhelp/chap8.html#firstpage" show="replace" xml:link="simple">Connectivity Extraction</a></h-hot>.</p>

<h3>
<a id="pgfId-952834"></a><a id="91273"></a><a id="72685"></a>Performing DRD Checks</h3>

<p>
<a id="pgfId-952835"></a>After a layout is imported from Allegro, DRD checks the layout against design rules defined as constraints. DRD performs the checks in Post-Edit and Batch-Check modes.</p>
<p>
<a id="pgfId-952836"></a>To perform DRD checks, do the following:</p>
<ol><li>
<a id="pgfId-952840"></a>Click the <em>Post-Edit</em> icon <img width="30" height="31" src="images/chap6-3.gif" />
 on the <em>Options</em><span> toolbar to turn on the Post-Edit mode. </span></li><li>
<a id="pgfId-952841"></a>Choose <em>Verify</em> &#8211; <em>Design</em>.</li><li>
<a id="pgfId-952842"></a>In the <em>Scope</em> section of the Batch Checker form, define the scope of checking in batch mode.
<br /><div class="webflare-div-image">
<img width="624" height="366" src="images/chap6-4.gif" /></div></li><li>
<a id="pgfId-952846"></a>In the <em>Marker Limit </em>field, specify the maximum number of post-edit markers to be created per call for the Post-Edit mode.</li><li>
<a id="pgfId-952847"></a>Click <em>OK</em>.</li></ol>







<p>
<a id="pgfId-952851"></a>Alternatively, you can use the <em>DRD</em> toolbar <img width="125" height="38" src="images/chap6-5.gif" />
 to set up the various batch mode options as follows:</p>


<ol><li>
<a id="pgfId-952855"></a>Click the <em>Verify Design</em> button <img width="32" height="30" src="images/chap6-6.gif" />
.</li><li>
<a id="pgfId-952856"></a>Select an option from the drop-down list. <br />
<a id="pgfId-952857"></a><em>Current Cellview</em> (default) checks all shapes in the current editable cellview.<br />
<a id="pgfId-952858"></a><em>Select Area</em> checks all shapes in the specified area of the design.<br />
<a id="pgfId-952859"></a>In this case, specify the lower-left and upper-right coordinates for the region in this format: <code>((xlower ylower) (xupper yupper))</code>, for example, <code>((5.2 3.3) (5.7 3.4))</code>,<code> </code>in the text box provided on the <em>DRD</em> toolbar. Alternatively, you can select the area on the canvas.</li></ol>







<h4>
<a id="pgfId-952860"></a>Supported Constraints</h4>

<p>
<a id="pgfId-952861"></a>DRD supports the following constraints for verifying a layout.</p>
<ul><li>
<a id="pgfId-952863"></a><a href="../ascitechconstr/constr_packaging.html#pkgMaxBondwireLength">pkgMaxBondwireLength</a></li><li>
<a id="pgfId-952865"></a><a href="../ascitechconstr/constr_packaging.html#pkgMinBondwireLength">pkgMinBondwireLength</a></li><li>
<a id="pgfId-952867"></a><a href="../ascitechconstr/constr_packaging.html#pkgMinBondwireSpacing">pkgMinBondwireSpacing</a></li><li>
<a id="pgfId-952869"></a><a href="../ascitechconstr/constr_packaging.html#pkgMinBondwireWidth">pkgMinBondwireWidth</a></li><li>
<a id="pgfId-952871"></a><a href="../ascitechconstr/constr_packaging.html#pkgMinHoleSpacing">pkgMinHoleSpacing</a></li><li>
<a id="pgfId-952873"></a><a href="../ascitechconstr/constr_packaging.html#pkgMaxLineWidth">pkgMaxLineWidth</a></li><li>
<a id="pgfId-952875"></a><a href="../ascitechconstr/constr_packaging.html#pkgMinLineWidth">pkgMinLineWidth</a></li><li>
<a id="pgfId-952877"></a><a href="../ascitechconstr/constr_packaging.html#pkgMinSpacing">pkgMinSpacing</a></li></ul>








<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-961279"></a>The DRD checker ignores constraints with negative spacing values.</div>
<h4>
<a id="pgfId-952879"></a><a id="37418"></a>Overlap Checking</h4>

<p>
<a id="pgfId-952880"></a>DRD checks if the PR boundaries of two SMD or die instances placed next to each other overlap. If the Pcell parameter of the instances, <code>flipOverY</code>, is set to <code>nil</code>, they are placed on the top of the board. If the parameter is set to <code>t</code>, the instances are placed on the bottom of the board. In either case, the PR boundaries of the instances must be non-overlapping.</p>
<p>
<a id="pgfId-952881"></a>To perform overlap checking, select the <em>Component Overlap Check</em> check box on the <em>Process Rules</em> page of the Batch Checker form. Alternatively, set the drdEditApkDrcComponentOverlap environment variable to <code>t</code> in your <code>.cdsinit</code> or <code>.cdsenv</code> file.</p>

<h4>
<a id="pgfId-958669"></a>Supporte<a id="net_overrides"></a>d Net Overrides</h4>

<p>
<a id="pgfId-958671"></a>DRD supports the following net overrides for verifying a layout:</p>
<ul><li>
<a id="pgfId-958673"></a>Net: Set of constraints applied to a net</li><li>
<a id="pgfId-958674"></a>Net Group: Set of constraints applied to a group of nets</li><li>
<a id="pgfId-958675"></a>Net Class: Set of constraints applied to a mix of nets and net groups</li><li>
<a id="pgfId-958676"></a>Net Class-Class: Set of constraints applied between two net classes</li></ul>



<p>
<a id="pgfId-958678"></a>For more information on net overrides, see <em>Allegro&#174; Platform Constraints Reference</em> and <em>Allegro&#174; Constraint Manager User Guide</em>.</p>

<h4>
<a id="pgfId-958865"></a><a id="region_overrides"></a>DRD Region Overrides</h4>

<p>
<a id="pgfId-958905"></a>DRD supports region overrides for verifying a layout. A layout can have multiple regions, with each region having a separate set of region-specific constraints. All shapes in a region are checked against their own region-specific constraints. </p>
<p>
<a id="pgfId-958906"></a>Region-specific constraints override net, design, and foundry constraints. When regions are hierarchical, the constraints of an inner region override the constraints of outer regions.</p>
<p>
<a id="pgfId-958901"></a>For more information on net overrides, see <em>Allegro&#174; Platform Constraints Reference</em> and <em>Allegro&#174; Constraint Manager User Guide</em>.</p>

<h4>
<a id="pgfId-961057"></a><a id="minspacing"></a>Reporting minSpacing and Short Violations</h4>

<p>
<a id="pgfId-961058"></a>DRD reports <code>minSpacing</code> and short violations between shapes on top-level nets and shapes on local nets, which are shapes in the hierarchy with no top-level net. However, DRD does not report such violations for a shape on the top-level net in the <code>minSpacing</code> halo around the same top-level pin.</p>
<p>
<a id="pgfId-961059"></a>For example, consider an inductor that has pins on nets A and B and its coil shape over net C. DRD reports short violations between the inductor coil shape and all nets at the top level, except when a shape on the top level of net B is within the <code>minSpacing</code> value for pin B. This allows the connection to pin B without DRC violations. DRD reports shorts violations for shapes on net A that are near pin B and for shapes on net B that are near pin A. </p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="co_design.html" id="prev" title="Edit-in-Concert">Edit-in-Concert</a></em></b><b><em><a href="EM_extract.html" id="nex" title="Performing 3D Electromagnetic Simulation">Performing 3D Electromagnetic  ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>