INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/simaj/Documents/School/ADD/Lab_1/Lab_1.srcs/sources_1/imports/Lab_1_1.srcs/sim_1/imports/new/Fadder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Fadder_tb'
