<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: User interrupts for STM32 H7 series</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__CM3__nvic__defines__irqs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">User interrupts for STM32 H7 series<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__CM3__nvic__defines.html">Cortex-M NVIC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for User interrupts for STM32 H7 series:</div>
<div class="dyncontent">
<div class="center"><img src="group__CM3__nvic__defines__irqs.png" border="0" usemap="#agroup____CM3____nvic____defines____irqs" alt=""/></div>
<map name="agroup____CM3____nvic____defines____irqs" id="agroup____CM3____nvic____defines____irqs">
<area shape="rect" href="group__CM3__nvic__defines.html" title="libopencm3 Cortex Nested Vectored Interrupt Controller" alt="" coords="5,13,176,38"/>
<area shape="rect" title=" " alt="" coords="224,5,365,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">NVIC_WWDG_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga75bc2b9f83bb6fd3194686cc203c8aef">NVIC_PVD_IRQ</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd0126847b7e6229660c4c37641060a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabcd0126847b7e6229660c4c37641060a">NVIC_TAMP_STAMP_IRQ</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabcd0126847b7e6229660c4c37641060a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f9dced149e7cd485f14b33458cf26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">NVIC_RTC_WKUP_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga58f9dced149e7cd485f14b33458cf26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe8073a5858048d96f19f1c411f571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">NVIC_FLASH_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeefe8073a5858048d96f19f1c411f571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5c5c77472e09a23c30813762ce6de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">NVIC_RCC_IRQ</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabe5c5c77472e09a23c30813762ce6de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8e2976c268c36904be1228f88bf742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">NVIC_EXTI0_IRQ</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8f8e2976c268c36904be1228f88bf742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">NVIC_EXTI1_IRQ</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">NVIC_EXTI2_IRQ</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">NVIC_EXTI3_IRQ</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36de89aec4f8e82516b6547ef84114f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">NVIC_EXTI4_IRQ</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga36de89aec4f8e82516b6547ef84114f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a2edd7ae0cb37145e96e51e76ec545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf5a2edd7ae0cb37145e96e51e76ec545">NVIC_DMA1_STR0_IRQ</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaf5a2edd7ae0cb37145e96e51e76ec545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc01499325b9207189029971fc881c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafc01499325b9207189029971fc881c7c">NVIC_DMA1_STR1_IRQ</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gafc01499325b9207189029971fc881c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9898ce14f5c00d7c5247150c6b448b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa9898ce14f5c00d7c5247150c6b448b5">NVIC_DMA1_STR2_IRQ</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa9898ce14f5c00d7c5247150c6b448b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e11aaa782d587af04cca1492248f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac5e11aaa782d587af04cca1492248f81">NVIC_DMA1_STR3_IRQ</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gac5e11aaa782d587af04cca1492248f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c1b6ac05d73c9b819b37800c4709cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga01c1b6ac05d73c9b819b37800c4709cf">NVIC_DMA1_STR4_IRQ</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga01c1b6ac05d73c9b819b37800c4709cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2c1423bc25509495832b4f3987a993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaff2c1423bc25509495832b4f3987a993">NVIC_DMA1_STR5_IRQ</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaff2c1423bc25509495832b4f3987a993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d7ec814909ecd655541b3b63f960b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga47d7ec814909ecd655541b3b63f960b2">NVIC_DMA1_STR6_IRQ</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga47d7ec814909ecd655541b3b63f960b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06953911de3084ba1524b1e19640bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e06953911de3084ba1524b1e19640bc">NVIC_ADC1_2_IRQ</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga6e06953911de3084ba1524b1e19640bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a46e712fa5346f27f6ef6f644279a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga57a46e712fa5346f27f6ef6f644279a1">NVIC_FDCAN1_IT0_IRQ</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga57a46e712fa5346f27f6ef6f644279a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95957ba61b4a5636771a6688ee9bfbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga95957ba61b4a5636771a6688ee9bfbcc">NVIC_FDCAN2_IT0_IRQ</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga95957ba61b4a5636771a6688ee9bfbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7aecc99e32ccc64230a7b1bec012ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaaa7aecc99e32ccc64230a7b1bec012ef">NVIC_FDCAN1_IT1_IRQ</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gaaa7aecc99e32ccc64230a7b1bec012ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d502f32509ea9edc963f839b57a9154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5d502f32509ea9edc963f839b57a9154">NVIC_FDCAN2_IT1_IRQ</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga5d502f32509ea9edc963f839b57a9154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">NVIC_EXTI9_5_IRQ</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ccbe7c62e00452bf3fbcc9c06cb2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga40ccbe7c62e00452bf3fbcc9c06cb2e3">NVIC_TIM1_BRK_TIM9_IRQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga40ccbe7c62e00452bf3fbcc9c06cb2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d17864ae5acdf4bc37d41fe4640696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga12d17864ae5acdf4bc37d41fe4640696">NVIC_TIM1_UP_TIM10_IRQ</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga12d17864ae5acdf4bc37d41fe4640696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db69e99f3a243a4a4c144d0ec6adc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3db69e99f3a243a4a4c144d0ec6adc6c">NVIC_TIM1_TRG_COM_TIM11_IRQ</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga3db69e99f3a243a4a4c144d0ec6adc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1165591628dac653b24190fa4ba33e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">NVIC_TIM1_CC_IRQ</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gaa1165591628dac653b24190fa4ba33e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">NVIC_TIM2_IRQ</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6737861bf387040ad4eed85bc819cda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">NVIC_TIM3_IRQ</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga6737861bf387040ad4eed85bc819cda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">NVIC_TIM4_IRQ</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f3893d9615ab33525058f971cfc3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">NVIC_I2C1_EV_IRQ</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gad8f3893d9615ab33525058f971cfc3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">NVIC_I2C1_ER_IRQ</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">NVIC_I2C2_EV_IRQ</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa341f6604585f3d269e1598bfd45119f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">NVIC_I2C2_ER_IRQ</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gaa341f6604585f3d269e1598bfd45119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa566ccef412683674023b8efafc6ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">NVIC_SPI1_IRQ</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:gaa566ccef412683674023b8efafc6ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0576639d843f10d786af686c91edfa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">NVIC_SPI2_IRQ</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga0576639d843f10d786af686c91edfa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017897ad38787de92f90354bcaa6b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">NVIC_USART1_IRQ</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:ga1017897ad38787de92f90354bcaa6b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702094b52f34c73f184f097638599be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">NVIC_USART2_IRQ</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga702094b52f34c73f184f097638599be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfba852263804648a192192995777473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">NVIC_USART3_IRQ</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gadfba852263804648a192192995777473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">NVIC_EXTI15_10_IRQ</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">NVIC_RTC_ALARM_IRQ</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ae0065c290991595fa06e3d8d7ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabd6ae0065c290991595fa06e3d8d7ec8">NVIC_RESERVED1_IRQ</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:gabd6ae0065c290991595fa06e3d8d7ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b38f1f667a10824dd3cea669f81a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga89b38f1f667a10824dd3cea669f81a99">NVIC_TIM8_BRK_TIM12_IRQ</a>&#160;&#160;&#160;43</td></tr>
<tr class="separator:ga89b38f1f667a10824dd3cea669f81a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25741f6970fd0834f6f507ce18b92839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga25741f6970fd0834f6f507ce18b92839">NVIC_TIM8_UP_TIM13_IRQ</a>&#160;&#160;&#160;44</td></tr>
<tr class="separator:ga25741f6970fd0834f6f507ce18b92839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3dc197d24cbe915729580bb06b35f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae3dc197d24cbe915729580bb06b35f09">NVIC_TIM8_TRG_COM_TIM14_IRQ</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:gae3dc197d24cbe915729580bb06b35f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e123d5a3999b661004779a9049013a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">NVIC_TIM8_CC_IRQ</a>&#160;&#160;&#160;46</td></tr>
<tr class="separator:ga9e123d5a3999b661004779a9049013a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5305ca1e4c27d41d1257917c5b3d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gadc5305ca1e4c27d41d1257917c5b3d73">NVIC_DMA1_STR7_IRQ</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:gadc5305ca1e4c27d41d1257917c5b3d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga774e2bb10bfe72f4bdd1bf0f2d6351da">NVIC_FSMC_IRQ</a>&#160;&#160;&#160;48</td></tr>
<tr class="separator:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c628e293e1c822eb472d4e978021f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3c628e293e1c822eb472d4e978021f16">NVIC_SDMMC1_IRQ</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga3c628e293e1c822eb472d4e978021f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f69b1b7ee941c8389e26af84edda564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">NVIC_TIM5_IRQ</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga0f69b1b7ee941c8389e26af84edda564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">NVIC_SPI3_IRQ</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">NVIC_UART4_IRQ</a>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">NVIC_UART5_IRQ</a>&#160;&#160;&#160;53</td></tr>
<tr class="separator:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0dde8aa5d050433159b81952760ee96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf0dde8aa5d050433159b81952760ee96">NVIC_TIM6_DAC_IRQ</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:gaf0dde8aa5d050433159b81952760ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c8e68199295b01bbbe16ed33cfda45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga22c8e68199295b01bbbe16ed33cfda45">NVIC_TIM7_IRQ</a>&#160;&#160;&#160;55</td></tr>
<tr class="separator:ga22c8e68199295b01bbbe16ed33cfda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0452cdaa6f8bb63d1091274843333f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafe0452cdaa6f8bb63d1091274843333f">NVIC_DMA2_STR0_IRQ</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:gafe0452cdaa6f8bb63d1091274843333f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57ee1279bf09b4227c84bbed15fe6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac57ee1279bf09b4227c84bbed15fe6c9">NVIC_DMA2_STR1_IRQ</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:gac57ee1279bf09b4227c84bbed15fe6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7edc51641cc6013556d02584f091f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gace7edc51641cc6013556d02584f091f2">NVIC_DMA2_STR2_IRQ</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:gace7edc51641cc6013556d02584f091f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba621ac3a7241885a04bac756ac6668c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaba621ac3a7241885a04bac756ac6668c">NVIC_DMA2_STR3_IRQ</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gaba621ac3a7241885a04bac756ac6668c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47beaed4e3db9ebbc1361104530b686c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga47beaed4e3db9ebbc1361104530b686c">NVIC_DMA2_STR4_IRQ</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:ga47beaed4e3db9ebbc1361104530b686c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9185cf912e8eda8408c7da2ab531dd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9185cf912e8eda8408c7da2ab531dd0f">NVIC_ETH_IRQ</a>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga9185cf912e8eda8408c7da2ab531dd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbd28ec61afbbc05e2d115677dde6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1dbd28ec61afbbc05e2d115677dde6e6">NVIC_ETH_WKUP_IRQ</a>&#160;&#160;&#160;62</td></tr>
<tr class="separator:ga1dbd28ec61afbbc05e2d115677dde6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f141f881ae360d68b8afe1d2bf19ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1f141f881ae360d68b8afe1d2bf19ec5">NVIC_FDCAN_CAL_IRQ</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:ga1f141f881ae360d68b8afe1d2bf19ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a840185e561d5412cc0504ae88b0e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga7a840185e561d5412cc0504ae88b0e1a">NVIC_CM7_SEV_IRQ</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:ga7a840185e561d5412cc0504ae88b0e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4222fd79947284f9c3fe8cc9f730379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf4222fd79947284f9c3fe8cc9f730379">NVIC_RESERVED2_IRQ</a>&#160;&#160;&#160;65</td></tr>
<tr class="separator:gaf4222fd79947284f9c3fe8cc9f730379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bfeb7b5a5313397cc15055d497c5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga10bfeb7b5a5313397cc15055d497c5fa">NVIC_RESERVED3_IRQ</a>&#160;&#160;&#160;66</td></tr>
<tr class="separator:ga10bfeb7b5a5313397cc15055d497c5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a64e54f676e8066dfabb49b8930fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga34a64e54f676e8066dfabb49b8930fbd">NVIC_RESERVED4_IRQ</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:ga34a64e54f676e8066dfabb49b8930fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc629560b1d13e04fef00ee30d4dc87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gacc629560b1d13e04fef00ee30d4dc87c">NVIC_DMA2_STR5_IRQ</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:gacc629560b1d13e04fef00ee30d4dc87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c39fc3e720567a69e64e5846aad21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga82c39fc3e720567a69e64e5846aad21a">NVIC_DMA2_STR6_IRQ</a>&#160;&#160;&#160;69</td></tr>
<tr class="separator:ga82c39fc3e720567a69e64e5846aad21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaafed68f435761208a8816d30908e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gacaafed68f435761208a8816d30908e7c">NVIC_DMA2_STR7_IRQ</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:gacaafed68f435761208a8816d30908e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40324115fc6d4ce2c05e0e68a070a68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga40324115fc6d4ce2c05e0e68a070a68e">NVIC_USART6_IRQ</a>&#160;&#160;&#160;71</td></tr>
<tr class="separator:ga40324115fc6d4ce2c05e0e68a070a68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">NVIC_I2C3_EV_IRQ</a>&#160;&#160;&#160;72</td></tr>
<tr class="separator:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd653d12bffe371b726aa7edc485d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">NVIC_I2C3_ER_IRQ</a>&#160;&#160;&#160;73</td></tr>
<tr class="separator:ga5cd653d12bffe371b726aa7edc485d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c4245555386cc0822961986a15753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga74c4245555386cc0822961986a15753a">NVIC_OTG_HS_EP1_OUT_IRQ</a>&#160;&#160;&#160;74</td></tr>
<tr class="separator:ga74c4245555386cc0822961986a15753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b713e2a35b80e8d52c5e0fb92bced44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6b713e2a35b80e8d52c5e0fb92bced44">NVIC_OTG_HS_EP1_IN_IRQ</a>&#160;&#160;&#160;75</td></tr>
<tr class="separator:ga6b713e2a35b80e8d52c5e0fb92bced44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f760534140e9eb8c5440ac117715c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga2f760534140e9eb8c5440ac117715c55">NVIC_OTG_HS_WKUP_IRQ</a>&#160;&#160;&#160;76</td></tr>
<tr class="separator:ga2f760534140e9eb8c5440ac117715c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd3abc1df04fb561840945cdb92ba3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4cd3abc1df04fb561840945cdb92ba3c">NVIC_OTG_HS_IRQ</a>&#160;&#160;&#160;77</td></tr>
<tr class="separator:ga4cd3abc1df04fb561840945cdb92ba3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4bae279fc35054ec6ee69dcf97b4952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae4bae279fc35054ec6ee69dcf97b4952">NVIC_DCMI_IRQ</a>&#160;&#160;&#160;78</td></tr>
<tr class="separator:gae4bae279fc35054ec6ee69dcf97b4952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7641a37ab9eab40d19863f5d787ec86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae7641a37ab9eab40d19863f5d787ec86">NVIC_CRYP_IRQ</a>&#160;&#160;&#160;79</td></tr>
<tr class="separator:gae7641a37ab9eab40d19863f5d787ec86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94173ec1589d9160d4f4e366a02d5777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga94173ec1589d9160d4f4e366a02d5777">NVIC_HASH_RNG_IRQ</a>&#160;&#160;&#160;80</td></tr>
<tr class="separator:ga94173ec1589d9160d4f4e366a02d5777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b46aad3d0804bc154ff689ff30e112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga43b46aad3d0804bc154ff689ff30e112">NVIC_FPU_IRQ</a>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga43b46aad3d0804bc154ff689ff30e112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670674496d4577c81500a0811c7db856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga670674496d4577c81500a0811c7db856">NVIC_UART7_IRQ</a>&#160;&#160;&#160;82</td></tr>
<tr class="separator:ga670674496d4577c81500a0811c7db856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cf2298881ccdced2edd8eb73445027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga62cf2298881ccdced2edd8eb73445027">NVIC_UART8_IRQ</a>&#160;&#160;&#160;83</td></tr>
<tr class="separator:ga62cf2298881ccdced2edd8eb73445027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2298c79a2de4ee13cdaa55ab7126406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae2298c79a2de4ee13cdaa55ab7126406">NVIC_SPI4_IRQ</a>&#160;&#160;&#160;84</td></tr>
<tr class="separator:gae2298c79a2de4ee13cdaa55ab7126406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eafd6c5ca6b164727ad7778f8f1a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga85eafd6c5ca6b164727ad7778f8f1a7e">NVIC_SPI5_IRQ</a>&#160;&#160;&#160;85</td></tr>
<tr class="separator:ga85eafd6c5ca6b164727ad7778f8f1a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4973815436825bbeebf5bef107c54c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4973815436825bbeebf5bef107c54c1a">NVIC_SPI6_IRQ</a>&#160;&#160;&#160;86</td></tr>
<tr class="separator:ga4973815436825bbeebf5bef107c54c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4944cdde51d4f44f9b60a19a2c0343db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4944cdde51d4f44f9b60a19a2c0343db">NVIC_SAI1_IRQ</a>&#160;&#160;&#160;87</td></tr>
<tr class="separator:ga4944cdde51d4f44f9b60a19a2c0343db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a802c8eca4126f289610db7369c566a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3a802c8eca4126f289610db7369c566a">NVIC_LTDC_IRQ</a>&#160;&#160;&#160;88</td></tr>
<tr class="separator:ga3a802c8eca4126f289610db7369c566a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad20b1f6ed9d4cbceed53641ac031c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4ad20b1f6ed9d4cbceed53641ac031c8">NVIC_LTDC_ER_IRQ</a>&#160;&#160;&#160;89</td></tr>
<tr class="separator:ga4ad20b1f6ed9d4cbceed53641ac031c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539f99709751bf00f11fd6051b2f4f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga539f99709751bf00f11fd6051b2f4f64">NVIC_DMA2D_IRQ</a>&#160;&#160;&#160;90</td></tr>
<tr class="separator:ga539f99709751bf00f11fd6051b2f4f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bf845a3c76b43c96443716a04d8d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad5bf845a3c76b43c96443716a04d8d2a">NVIC_SAI2_IRQ</a>&#160;&#160;&#160;91</td></tr>
<tr class="separator:gad5bf845a3c76b43c96443716a04d8d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga226cae352990b0ef1ac6b8f5e83ecc41">NVIC_QUADSPI_IRQ</a>&#160;&#160;&#160;92</td></tr>
<tr class="separator:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d83a7025c1dc9641002f1b3204f670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga19d83a7025c1dc9641002f1b3204f670">NVIC_LP_TIM1_IRQ</a>&#160;&#160;&#160;93</td></tr>
<tr class="separator:ga19d83a7025c1dc9641002f1b3204f670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a1b3ee42b3884ac09ea68c4fb020f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga10a1b3ee42b3884ac09ea68c4fb020f5">NVIC_CEC_IRQ</a>&#160;&#160;&#160;94</td></tr>
<tr class="separator:ga10a1b3ee42b3884ac09ea68c4fb020f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e55148a8fb8eeab0795037c38e034f8">NVIC_I2C4_EV_IRQ</a>&#160;&#160;&#160;95</td></tr>
<tr class="separator:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">NVIC_I2C4_ER_IRQ</a>&#160;&#160;&#160;96</td></tr>
<tr class="separator:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7f45b0a0ad4bcbf9b5b1a80137dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaab7f45b0a0ad4bcbf9b5b1a80137dbe5">NVIC_SPDIFRX_IRQ</a>&#160;&#160;&#160;97</td></tr>
<tr class="separator:gaab7f45b0a0ad4bcbf9b5b1a80137dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1515a89ff9eb1171e8390c830bba31c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1515a89ff9eb1171e8390c830bba31c1">NVIC_OTG_FS_EP1_OUT_IRQ</a>&#160;&#160;&#160;98</td></tr>
<tr class="separator:ga1515a89ff9eb1171e8390c830bba31c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a70fef1be4ef6055d4dc565246ab3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga28a70fef1be4ef6055d4dc565246ab3c">NVIC_OTG_FS_EP1_IN_IRQ</a>&#160;&#160;&#160;99</td></tr>
<tr class="separator:ga28a70fef1be4ef6055d4dc565246ab3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925b771253145dc7c5c7dde702f4281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga2925b771253145dc7c5c7dde702f4281">NVIC_OTG_FS_WKUP_IRQ</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga2925b771253145dc7c5c7dde702f4281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de1951cf8a3a6bf72fef421e10fd8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8de1951cf8a3a6bf72fef421e10fd8ba">NVIC_OTG_FS_IRQ</a>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga8de1951cf8a3a6bf72fef421e10fd8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57110d237cadae796639eabbf252c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad57110d237cadae796639eabbf252c83">NVIC_DMAMUX1_OV_IRQ</a>&#160;&#160;&#160;102</td></tr>
<tr class="separator:gad57110d237cadae796639eabbf252c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6393563066fe983bd9b209891583b7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6393563066fe983bd9b209891583b7ab">NVIC_HRTIM1_MST_IRQ</a>&#160;&#160;&#160;103</td></tr>
<tr class="separator:ga6393563066fe983bd9b209891583b7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cfb176ee9b60b615452af85ff653df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga41cfb176ee9b60b615452af85ff653df">NVIC_HRTIM1_TIMA_IRQ</a>&#160;&#160;&#160;104</td></tr>
<tr class="separator:ga41cfb176ee9b60b615452af85ff653df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7defc93c46b3b258481d113ff1dfe70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae7defc93c46b3b258481d113ff1dfe70">NVIC_HRTIM1_TIMB_IRQ</a>&#160;&#160;&#160;105</td></tr>
<tr class="separator:gae7defc93c46b3b258481d113ff1dfe70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c40f76e1b2f1a1a644dacff3bf9f20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0c40f76e1b2f1a1a644dacff3bf9f20a">NVIC_HRTIM1_TIMC_IRQ</a>&#160;&#160;&#160;106</td></tr>
<tr class="separator:ga0c40f76e1b2f1a1a644dacff3bf9f20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22be7b07969ea5d69f6ceb789a3092d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa22be7b07969ea5d69f6ceb789a3092d">NVIC_HRTIM1_TIMD_IRQ</a>&#160;&#160;&#160;107</td></tr>
<tr class="separator:gaa22be7b07969ea5d69f6ceb789a3092d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4993e7ee7eac714ea769e5759d43c2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4993e7ee7eac714ea769e5759d43c2d5">NVIC_HRTIM1_TIME_IRQ</a>&#160;&#160;&#160;108</td></tr>
<tr class="separator:ga4993e7ee7eac714ea769e5759d43c2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b699c902c4a9eff9ac3cce0f904cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf1b699c902c4a9eff9ac3cce0f904cc4">NVIC_HRTIM1_FLT_IRQ</a>&#160;&#160;&#160;109</td></tr>
<tr class="separator:gaf1b699c902c4a9eff9ac3cce0f904cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4047e06c892f851b84d2d9d231a200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3b4047e06c892f851b84d2d9d231a200">NVIC_DFSDM1_IT0_IRQ</a>&#160;&#160;&#160;110</td></tr>
<tr class="separator:ga3b4047e06c892f851b84d2d9d231a200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d6229174c8871f85f23e6135e2c9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga94d6229174c8871f85f23e6135e2c9e4">NVIC_DFSDM1_IT1_IRQ</a>&#160;&#160;&#160;111</td></tr>
<tr class="separator:ga94d6229174c8871f85f23e6135e2c9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3743a70e736814bb5078ffc341dbb953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3743a70e736814bb5078ffc341dbb953">NVIC_DFSDM1_IT2_IRQ</a>&#160;&#160;&#160;112</td></tr>
<tr class="separator:ga3743a70e736814bb5078ffc341dbb953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6e61007a61439dd2a17b04d737ce02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaea6e61007a61439dd2a17b04d737ce02">NVIC_DFSDM1_IT3_IRQ</a>&#160;&#160;&#160;113</td></tr>
<tr class="separator:gaea6e61007a61439dd2a17b04d737ce02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dda84ae6af6b1657680fc75b8571668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0dda84ae6af6b1657680fc75b8571668">NVIC_SAI3_IRQ</a>&#160;&#160;&#160;114</td></tr>
<tr class="separator:ga0dda84ae6af6b1657680fc75b8571668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44fafe1c4247506f6a957e06111ca05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab44fafe1c4247506f6a957e06111ca05">NVIC_SWPMI1_IRQ</a>&#160;&#160;&#160;115</td></tr>
<tr class="separator:gab44fafe1c4247506f6a957e06111ca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407ee390bb135697352f4b3a03685d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga407ee390bb135697352f4b3a03685d11">NVIC_TIM15_IRQ</a>&#160;&#160;&#160;116</td></tr>
<tr class="separator:ga407ee390bb135697352f4b3a03685d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f5754c0418ba1909e3fbee4054fd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac1f5754c0418ba1909e3fbee4054fd0a">NVIC_TIM16_IRQ</a>&#160;&#160;&#160;117</td></tr>
<tr class="separator:gac1f5754c0418ba1909e3fbee4054fd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381c15af9f43d8c5419ce1e35942bf30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga381c15af9f43d8c5419ce1e35942bf30">NVIC_TIM17_IRQ</a>&#160;&#160;&#160;118</td></tr>
<tr class="separator:ga381c15af9f43d8c5419ce1e35942bf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae934590c9b44f7860149d0e6495ce790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae934590c9b44f7860149d0e6495ce790">NVIC_MDIOS_WKUP_IRQ</a>&#160;&#160;&#160;119</td></tr>
<tr class="separator:gae934590c9b44f7860149d0e6495ce790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca5f3a54402af834519d3481fa83b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1ca5f3a54402af834519d3481fa83b8c">NVIC_MDIOS_IRQ</a>&#160;&#160;&#160;120</td></tr>
<tr class="separator:ga1ca5f3a54402af834519d3481fa83b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015410a6e83ff7e501d9d4cc2f76d226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga015410a6e83ff7e501d9d4cc2f76d226">NVIC_JPEG_IRQ</a>&#160;&#160;&#160;121</td></tr>
<tr class="separator:ga015410a6e83ff7e501d9d4cc2f76d226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c10045558d48d5d3250c19b8a8d8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga43c10045558d48d5d3250c19b8a8d8d0">NVIC_MDMA_IRQ</a>&#160;&#160;&#160;122</td></tr>
<tr class="separator:ga43c10045558d48d5d3250c19b8a8d8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453aa462dd3a1f6a9ca0893c954db82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga453aa462dd3a1f6a9ca0893c954db82e">NVIC_RESERVED5_IRQ</a>&#160;&#160;&#160;123</td></tr>
<tr class="separator:ga453aa462dd3a1f6a9ca0893c954db82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad77b2e0069a43f91b2b9718284d8cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9ad77b2e0069a43f91b2b9718284d8cc">NVIC_SDMMC2_IRQ</a>&#160;&#160;&#160;124</td></tr>
<tr class="separator:ga9ad77b2e0069a43f91b2b9718284d8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee5c4f951e3dc12b3aacfc8aba6a9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga2ee5c4f951e3dc12b3aacfc8aba6a9c4">NVIC_HSEM0_IRQ</a>&#160;&#160;&#160;125</td></tr>
<tr class="separator:ga2ee5c4f951e3dc12b3aacfc8aba6a9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6544d806bd2abaea7828a392ec0351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3c6544d806bd2abaea7828a392ec0351">NVIC_RESERVED6_IRQ</a>&#160;&#160;&#160;126</td></tr>
<tr class="separator:ga3c6544d806bd2abaea7828a392ec0351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a77d69664891936b47ee242c006c155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a77d69664891936b47ee242c006c155">NVIC_ADC3_IRQ</a>&#160;&#160;&#160;127</td></tr>
<tr class="separator:ga1a77d69664891936b47ee242c006c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edd1bc4f430c1a81fd46bfb6f0cd097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0edd1bc4f430c1a81fd46bfb6f0cd097">NVIC_DMAMUX2_OVR_IRQ</a>&#160;&#160;&#160;128</td></tr>
<tr class="separator:ga0edd1bc4f430c1a81fd46bfb6f0cd097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e78c11a2519b7c8e2a2112c2411411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga71e78c11a2519b7c8e2a2112c2411411">NVIC_BDMA_CH0_IRQ</a>&#160;&#160;&#160;129</td></tr>
<tr class="separator:ga71e78c11a2519b7c8e2a2112c2411411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe30fd74ed9d634ce52ffa984d5ca8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabbe30fd74ed9d634ce52ffa984d5ca8b">NVIC_BDMA_CH1_IRQ</a>&#160;&#160;&#160;130</td></tr>
<tr class="separator:gabbe30fd74ed9d634ce52ffa984d5ca8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3ae5b7273c37600acb532c15fad009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1e3ae5b7273c37600acb532c15fad009">NVIC_BDMA_CH2_IRQ</a>&#160;&#160;&#160;131</td></tr>
<tr class="separator:ga1e3ae5b7273c37600acb532c15fad009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e967961fe27d2f9b274baaa4079abea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e967961fe27d2f9b274baaa4079abea">NVIC_BDMA_CH3_IRQ</a>&#160;&#160;&#160;132</td></tr>
<tr class="separator:ga0e967961fe27d2f9b274baaa4079abea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c447a6b7b69db7bc08c39eefff2817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga24c447a6b7b69db7bc08c39eefff2817">NVIC_BDMA_CH4_IRQ</a>&#160;&#160;&#160;133</td></tr>
<tr class="separator:ga24c447a6b7b69db7bc08c39eefff2817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b8a2a6a20c84ce6b61f3dffc6d2512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga78b8a2a6a20c84ce6b61f3dffc6d2512">NVIC_BDMA_CH5_IRQ</a>&#160;&#160;&#160;134</td></tr>
<tr class="separator:ga78b8a2a6a20c84ce6b61f3dffc6d2512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67edf8f2506d796447452e9e73f1f9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga67edf8f2506d796447452e9e73f1f9c2">NVIC_BDMA_CH6_IRQ</a>&#160;&#160;&#160;135</td></tr>
<tr class="separator:ga67edf8f2506d796447452e9e73f1f9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d13652fa9e04414c2f3786f273261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf8d13652fa9e04414c2f3786f273261a">NVIC_BDMA_CH7_IRQ</a>&#160;&#160;&#160;136</td></tr>
<tr class="separator:gaf8d13652fa9e04414c2f3786f273261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9354d4604cd8afdca53cbdb1e125893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad9354d4604cd8afdca53cbdb1e125893">NVIC_COMP_IRQ</a>&#160;&#160;&#160;137</td></tr>
<tr class="separator:gad9354d4604cd8afdca53cbdb1e125893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab694a1172a08f8ed8ccc5f43c4ed2e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab694a1172a08f8ed8ccc5f43c4ed2e3d">NVIC_LPTIM2_IRQ</a>&#160;&#160;&#160;138</td></tr>
<tr class="separator:gab694a1172a08f8ed8ccc5f43c4ed2e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41629bb7e146672d9a0e40e89a7670b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga41629bb7e146672d9a0e40e89a7670b6">NVIC_LPTIM3_IRQ</a>&#160;&#160;&#160;139</td></tr>
<tr class="separator:ga41629bb7e146672d9a0e40e89a7670b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8aebcf87da98cdc1efddd10d5000a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8b8aebcf87da98cdc1efddd10d5000a5">NVIC_LPTIM4_IRQ</a>&#160;&#160;&#160;140</td></tr>
<tr class="separator:ga8b8aebcf87da98cdc1efddd10d5000a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fde7962affc97bcd86d1714b84f7f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3fde7962affc97bcd86d1714b84f7f18">NVIC_LPTIM5_IRQ</a>&#160;&#160;&#160;141</td></tr>
<tr class="separator:ga3fde7962affc97bcd86d1714b84f7f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a21be59826980459aabdb3089e90f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a21be59826980459aabdb3089e90f71">NVIC_LPUART_IRQ</a>&#160;&#160;&#160;142</td></tr>
<tr class="separator:ga0a21be59826980459aabdb3089e90f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53db6c76904e6fcba207bd951f11e898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga53db6c76904e6fcba207bd951f11e898">NVIC_WWDG1_RST_IRQ</a>&#160;&#160;&#160;143</td></tr>
<tr class="separator:ga53db6c76904e6fcba207bd951f11e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d128c70d5be541d1a283e74cf93aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga38d128c70d5be541d1a283e74cf93aee">NVIC_CRS_IRQ</a>&#160;&#160;&#160;144</td></tr>
<tr class="separator:ga38d128c70d5be541d1a283e74cf93aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b527616cfae957cd602008f2a2f6071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga2b527616cfae957cd602008f2a2f6071">NVIC_RAMECC1_IRQ</a>&#160;&#160;&#160;145</td></tr>
<tr class="separator:ga2b527616cfae957cd602008f2a2f6071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074aaf6ea3dc69b231ed6b663578d23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga074aaf6ea3dc69b231ed6b663578d23c">NVIC_SAI4_IRQ</a>&#160;&#160;&#160;146</td></tr>
<tr class="separator:ga074aaf6ea3dc69b231ed6b663578d23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87d035b371c6166876aa24b67e78407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab87d035b371c6166876aa24b67e78407">NVIC_RESERVED7_IRQ</a>&#160;&#160;&#160;147</td></tr>
<tr class="separator:gab87d035b371c6166876aa24b67e78407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c46f93e0b7eb0aab1193ab6bc18a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga87c46f93e0b7eb0aab1193ab6bc18a1a">NVIC_RESERVED8_IRQ</a>&#160;&#160;&#160;148</td></tr>
<tr class="separator:ga87c46f93e0b7eb0aab1193ab6bc18a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fb2a0b500652e2e50839f1854ffbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab8fb2a0b500652e2e50839f1854ffbf1">NVIC_WKUP_IRQ</a>&#160;&#160;&#160;149</td></tr>
<tr class="separator:gab8fb2a0b500652e2e50839f1854ffbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a>&#160;&#160;&#160;150</td></tr>
<tr class="separator:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6e06953911de3084ba1524b1e19640bc" name="ga6e06953911de3084ba1524b1e19640bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e06953911de3084ba1524b1e19640bc">&#9670;&nbsp;</a></span>NVIC_ADC1_2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC1_2_IRQ&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00034">34</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga1a77d69664891936b47ee242c006c155" name="ga1a77d69664891936b47ee242c006c155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a77d69664891936b47ee242c006c155">&#9670;&nbsp;</a></span>NVIC_ADC3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC3_IRQ&#160;&#160;&#160;127</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00143">143</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga71e78c11a2519b7c8e2a2112c2411411" name="ga71e78c11a2519b7c8e2a2112c2411411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71e78c11a2519b7c8e2a2112c2411411">&#9670;&nbsp;</a></span>NVIC_BDMA_CH0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH0_IRQ&#160;&#160;&#160;129</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00145">145</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gabbe30fd74ed9d634ce52ffa984d5ca8b" name="gabbe30fd74ed9d634ce52ffa984d5ca8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe30fd74ed9d634ce52ffa984d5ca8b">&#9670;&nbsp;</a></span>NVIC_BDMA_CH1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH1_IRQ&#160;&#160;&#160;130</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00146">146</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga1e3ae5b7273c37600acb532c15fad009" name="ga1e3ae5b7273c37600acb532c15fad009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3ae5b7273c37600acb532c15fad009">&#9670;&nbsp;</a></span>NVIC_BDMA_CH2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH2_IRQ&#160;&#160;&#160;131</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00147">147</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0e967961fe27d2f9b274baaa4079abea" name="ga0e967961fe27d2f9b274baaa4079abea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e967961fe27d2f9b274baaa4079abea">&#9670;&nbsp;</a></span>NVIC_BDMA_CH3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH3_IRQ&#160;&#160;&#160;132</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00148">148</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga24c447a6b7b69db7bc08c39eefff2817" name="ga24c447a6b7b69db7bc08c39eefff2817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24c447a6b7b69db7bc08c39eefff2817">&#9670;&nbsp;</a></span>NVIC_BDMA_CH4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH4_IRQ&#160;&#160;&#160;133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00149">149</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga78b8a2a6a20c84ce6b61f3dffc6d2512" name="ga78b8a2a6a20c84ce6b61f3dffc6d2512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78b8a2a6a20c84ce6b61f3dffc6d2512">&#9670;&nbsp;</a></span>NVIC_BDMA_CH5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH5_IRQ&#160;&#160;&#160;134</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00150">150</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga67edf8f2506d796447452e9e73f1f9c2" name="ga67edf8f2506d796447452e9e73f1f9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67edf8f2506d796447452e9e73f1f9c2">&#9670;&nbsp;</a></span>NVIC_BDMA_CH6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH6_IRQ&#160;&#160;&#160;135</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00151">151</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaf8d13652fa9e04414c2f3786f273261a" name="gaf8d13652fa9e04414c2f3786f273261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d13652fa9e04414c2f3786f273261a">&#9670;&nbsp;</a></span>NVIC_BDMA_CH7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_BDMA_CH7_IRQ&#160;&#160;&#160;136</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00152">152</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga10a1b3ee42b3884ac09ea68c4fb020f5" name="ga10a1b3ee42b3884ac09ea68c4fb020f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a1b3ee42b3884ac09ea68c4fb020f5">&#9670;&nbsp;</a></span>NVIC_CEC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CEC_IRQ&#160;&#160;&#160;94</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00110">110</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga7a840185e561d5412cc0504ae88b0e1a" name="ga7a840185e561d5412cc0504ae88b0e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a840185e561d5412cc0504ae88b0e1a">&#9670;&nbsp;</a></span>NVIC_CM7_SEV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CM7_SEV_IRQ&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00080">80</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gad9354d4604cd8afdca53cbdb1e125893" name="gad9354d4604cd8afdca53cbdb1e125893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9354d4604cd8afdca53cbdb1e125893">&#9670;&nbsp;</a></span>NVIC_COMP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_COMP_IRQ&#160;&#160;&#160;137</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00153">153</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga38d128c70d5be541d1a283e74cf93aee" name="ga38d128c70d5be541d1a283e74cf93aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d128c70d5be541d1a283e74cf93aee">&#9670;&nbsp;</a></span>NVIC_CRS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CRS_IRQ&#160;&#160;&#160;144</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00160">160</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gae7641a37ab9eab40d19863f5d787ec86" name="gae7641a37ab9eab40d19863f5d787ec86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7641a37ab9eab40d19863f5d787ec86">&#9670;&nbsp;</a></span>NVIC_CRYP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CRYP_IRQ&#160;&#160;&#160;79</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00095">95</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gae4bae279fc35054ec6ee69dcf97b4952" name="gae4bae279fc35054ec6ee69dcf97b4952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4bae279fc35054ec6ee69dcf97b4952">&#9670;&nbsp;</a></span>NVIC_DCMI_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DCMI_IRQ&#160;&#160;&#160;78</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00094">94</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga3b4047e06c892f851b84d2d9d231a200" name="ga3b4047e06c892f851b84d2d9d231a200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b4047e06c892f851b84d2d9d231a200">&#9670;&nbsp;</a></span>NVIC_DFSDM1_IT0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM1_IT0_IRQ&#160;&#160;&#160;110</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00126">126</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga94d6229174c8871f85f23e6135e2c9e4" name="ga94d6229174c8871f85f23e6135e2c9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d6229174c8871f85f23e6135e2c9e4">&#9670;&nbsp;</a></span>NVIC_DFSDM1_IT1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM1_IT1_IRQ&#160;&#160;&#160;111</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00127">127</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga3743a70e736814bb5078ffc341dbb953" name="ga3743a70e736814bb5078ffc341dbb953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3743a70e736814bb5078ffc341dbb953">&#9670;&nbsp;</a></span>NVIC_DFSDM1_IT2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM1_IT2_IRQ&#160;&#160;&#160;112</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00128">128</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaea6e61007a61439dd2a17b04d737ce02" name="gaea6e61007a61439dd2a17b04d737ce02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea6e61007a61439dd2a17b04d737ce02">&#9670;&nbsp;</a></span>NVIC_DFSDM1_IT3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM1_IT3_IRQ&#160;&#160;&#160;113</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00129">129</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaf5a2edd7ae0cb37145e96e51e76ec545" name="gaf5a2edd7ae0cb37145e96e51e76ec545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a2edd7ae0cb37145e96e51e76ec545">&#9670;&nbsp;</a></span>NVIC_DMA1_STR0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR0_IRQ&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00027">27</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gafc01499325b9207189029971fc881c7c" name="gafc01499325b9207189029971fc881c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc01499325b9207189029971fc881c7c">&#9670;&nbsp;</a></span>NVIC_DMA1_STR1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR1_IRQ&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00028">28</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaa9898ce14f5c00d7c5247150c6b448b5" name="gaa9898ce14f5c00d7c5247150c6b448b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9898ce14f5c00d7c5247150c6b448b5">&#9670;&nbsp;</a></span>NVIC_DMA1_STR2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR2_IRQ&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00029">29</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gac5e11aaa782d587af04cca1492248f81" name="gac5e11aaa782d587af04cca1492248f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e11aaa782d587af04cca1492248f81">&#9670;&nbsp;</a></span>NVIC_DMA1_STR3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR3_IRQ&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00030">30</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga01c1b6ac05d73c9b819b37800c4709cf" name="ga01c1b6ac05d73c9b819b37800c4709cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c1b6ac05d73c9b819b37800c4709cf">&#9670;&nbsp;</a></span>NVIC_DMA1_STR4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR4_IRQ&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00031">31</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaff2c1423bc25509495832b4f3987a993" name="gaff2c1423bc25509495832b4f3987a993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff2c1423bc25509495832b4f3987a993">&#9670;&nbsp;</a></span>NVIC_DMA1_STR5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR5_IRQ&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00032">32</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga47d7ec814909ecd655541b3b63f960b2" name="ga47d7ec814909ecd655541b3b63f960b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47d7ec814909ecd655541b3b63f960b2">&#9670;&nbsp;</a></span>NVIC_DMA1_STR6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR6_IRQ&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00033">33</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gadc5305ca1e4c27d41d1257917c5b3d73" name="gadc5305ca1e4c27d41d1257917c5b3d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc5305ca1e4c27d41d1257917c5b3d73">&#9670;&nbsp;</a></span>NVIC_DMA1_STR7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_STR7_IRQ&#160;&#160;&#160;47</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00063">63</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gafe0452cdaa6f8bb63d1091274843333f" name="gafe0452cdaa6f8bb63d1091274843333f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe0452cdaa6f8bb63d1091274843333f">&#9670;&nbsp;</a></span>NVIC_DMA2_STR0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR0_IRQ&#160;&#160;&#160;56</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00072">72</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gac57ee1279bf09b4227c84bbed15fe6c9" name="gac57ee1279bf09b4227c84bbed15fe6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac57ee1279bf09b4227c84bbed15fe6c9">&#9670;&nbsp;</a></span>NVIC_DMA2_STR1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR1_IRQ&#160;&#160;&#160;57</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00073">73</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gace7edc51641cc6013556d02584f091f2" name="gace7edc51641cc6013556d02584f091f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace7edc51641cc6013556d02584f091f2">&#9670;&nbsp;</a></span>NVIC_DMA2_STR2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR2_IRQ&#160;&#160;&#160;58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00074">74</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaba621ac3a7241885a04bac756ac6668c" name="gaba621ac3a7241885a04bac756ac6668c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba621ac3a7241885a04bac756ac6668c">&#9670;&nbsp;</a></span>NVIC_DMA2_STR3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR3_IRQ&#160;&#160;&#160;59</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00075">75</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga47beaed4e3db9ebbc1361104530b686c" name="ga47beaed4e3db9ebbc1361104530b686c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47beaed4e3db9ebbc1361104530b686c">&#9670;&nbsp;</a></span>NVIC_DMA2_STR4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR4_IRQ&#160;&#160;&#160;60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00076">76</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gacc629560b1d13e04fef00ee30d4dc87c" name="gacc629560b1d13e04fef00ee30d4dc87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc629560b1d13e04fef00ee30d4dc87c">&#9670;&nbsp;</a></span>NVIC_DMA2_STR5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR5_IRQ&#160;&#160;&#160;68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00084">84</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga82c39fc3e720567a69e64e5846aad21a" name="ga82c39fc3e720567a69e64e5846aad21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c39fc3e720567a69e64e5846aad21a">&#9670;&nbsp;</a></span>NVIC_DMA2_STR6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR6_IRQ&#160;&#160;&#160;69</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00085">85</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gacaafed68f435761208a8816d30908e7c" name="gacaafed68f435761208a8816d30908e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaafed68f435761208a8816d30908e7c">&#9670;&nbsp;</a></span>NVIC_DMA2_STR7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_STR7_IRQ&#160;&#160;&#160;70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00086">86</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga539f99709751bf00f11fd6051b2f4f64" name="ga539f99709751bf00f11fd6051b2f4f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539f99709751bf00f11fd6051b2f4f64">&#9670;&nbsp;</a></span>NVIC_DMA2D_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2D_IRQ&#160;&#160;&#160;90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00106">106</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gad57110d237cadae796639eabbf252c83" name="gad57110d237cadae796639eabbf252c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad57110d237cadae796639eabbf252c83">&#9670;&nbsp;</a></span>NVIC_DMAMUX1_OV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMAMUX1_OV_IRQ&#160;&#160;&#160;102</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00118">118</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0edd1bc4f430c1a81fd46bfb6f0cd097" name="ga0edd1bc4f430c1a81fd46bfb6f0cd097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0edd1bc4f430c1a81fd46bfb6f0cd097">&#9670;&nbsp;</a></span>NVIC_DMAMUX2_OVR_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMAMUX2_OVR_IRQ&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00144">144</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga9185cf912e8eda8408c7da2ab531dd0f" name="ga9185cf912e8eda8408c7da2ab531dd0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9185cf912e8eda8408c7da2ab531dd0f">&#9670;&nbsp;</a></span>NVIC_ETH_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ETH_IRQ&#160;&#160;&#160;61</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00077">77</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga1dbd28ec61afbbc05e2d115677dde6e6" name="ga1dbd28ec61afbbc05e2d115677dde6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dbd28ec61afbbc05e2d115677dde6e6">&#9670;&nbsp;</a></span>NVIC_ETH_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ETH_WKUP_IRQ&#160;&#160;&#160;62</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00078">78</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga8f8e2976c268c36904be1228f88bf742" name="ga8f8e2976c268c36904be1228f88bf742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f8e2976c268c36904be1228f88bf742">&#9670;&nbsp;</a></span>NVIC_EXTI0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI0_IRQ&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00022">22</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaabef8ca19335a9ee1b0dda029fd58927" name="gaabef8ca19335a9ee1b0dda029fd58927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabef8ca19335a9ee1b0dda029fd58927">&#9670;&nbsp;</a></span>NVIC_EXTI15_10_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI15_10_IRQ&#160;&#160;&#160;40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00056">56</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gafce451f5f9d90f888d4f7dbc7d9d1b3d" name="gafce451f5f9d90f888d4f7dbc7d9d1b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafce451f5f9d90f888d4f7dbc7d9d1b3d">&#9670;&nbsp;</a></span>NVIC_EXTI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI1_IRQ&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00023">23</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gafa9331db3c6885a9a8bcdfbd72e6999e" name="gafa9331db3c6885a9a8bcdfbd72e6999e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9331db3c6885a9a8bcdfbd72e6999e">&#9670;&nbsp;</a></span>NVIC_EXTI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI2_IRQ&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00024">24</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga4af71b42148e214e5953c3c41cb2d3f5" name="ga4af71b42148e214e5953c3c41cb2d3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af71b42148e214e5953c3c41cb2d3f5">&#9670;&nbsp;</a></span>NVIC_EXTI3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI3_IRQ&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00025">25</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga36de89aec4f8e82516b6547ef84114f5" name="ga36de89aec4f8e82516b6547ef84114f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36de89aec4f8e82516b6547ef84114f5">&#9670;&nbsp;</a></span>NVIC_EXTI4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI4_IRQ&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00026">26</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga02a1d395e323d8c2b12aad7804c9dfff" name="ga02a1d395e323d8c2b12aad7804c9dfff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a1d395e323d8c2b12aad7804c9dfff">&#9670;&nbsp;</a></span>NVIC_EXTI9_5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI9_5_IRQ&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00039">39</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga57a46e712fa5346f27f6ef6f644279a1" name="ga57a46e712fa5346f27f6ef6f644279a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57a46e712fa5346f27f6ef6f644279a1">&#9670;&nbsp;</a></span>NVIC_FDCAN1_IT0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN1_IT0_IRQ&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00035">35</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaaa7aecc99e32ccc64230a7b1bec012ef" name="gaaa7aecc99e32ccc64230a7b1bec012ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa7aecc99e32ccc64230a7b1bec012ef">&#9670;&nbsp;</a></span>NVIC_FDCAN1_IT1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN1_IT1_IRQ&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00037">37</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga95957ba61b4a5636771a6688ee9bfbcc" name="ga95957ba61b4a5636771a6688ee9bfbcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95957ba61b4a5636771a6688ee9bfbcc">&#9670;&nbsp;</a></span>NVIC_FDCAN2_IT0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN2_IT0_IRQ&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00036">36</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga5d502f32509ea9edc963f839b57a9154" name="ga5d502f32509ea9edc963f839b57a9154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d502f32509ea9edc963f839b57a9154">&#9670;&nbsp;</a></span>NVIC_FDCAN2_IT1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN2_IT1_IRQ&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00038">38</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga1f141f881ae360d68b8afe1d2bf19ec5" name="ga1f141f881ae360d68b8afe1d2bf19ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f141f881ae360d68b8afe1d2bf19ec5">&#9670;&nbsp;</a></span>NVIC_FDCAN_CAL_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN_CAL_IRQ&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00079">79</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaeefe8073a5858048d96f19f1c411f571" name="gaeefe8073a5858048d96f19f1c411f571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefe8073a5858048d96f19f1c411f571">&#9670;&nbsp;</a></span>NVIC_FLASH_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FLASH_IRQ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00020">20</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga43b46aad3d0804bc154ff689ff30e112" name="ga43b46aad3d0804bc154ff689ff30e112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b46aad3d0804bc154ff689ff30e112">&#9670;&nbsp;</a></span>NVIC_FPU_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FPU_IRQ&#160;&#160;&#160;81</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00097">97</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga774e2bb10bfe72f4bdd1bf0f2d6351da" name="ga774e2bb10bfe72f4bdd1bf0f2d6351da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga774e2bb10bfe72f4bdd1bf0f2d6351da">&#9670;&nbsp;</a></span>NVIC_FSMC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FSMC_IRQ&#160;&#160;&#160;48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00064">64</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga94173ec1589d9160d4f4e366a02d5777" name="ga94173ec1589d9160d4f4e366a02d5777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94173ec1589d9160d4f4e366a02d5777">&#9670;&nbsp;</a></span>NVIC_HASH_RNG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HASH_RNG_IRQ&#160;&#160;&#160;80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00096">96</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaf1b699c902c4a9eff9ac3cce0f904cc4" name="gaf1b699c902c4a9eff9ac3cce0f904cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b699c902c4a9eff9ac3cce0f904cc4">&#9670;&nbsp;</a></span>NVIC_HRTIM1_FLT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM1_FLT_IRQ&#160;&#160;&#160;109</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00125">125</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga6393563066fe983bd9b209891583b7ab" name="ga6393563066fe983bd9b209891583b7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6393563066fe983bd9b209891583b7ab">&#9670;&nbsp;</a></span>NVIC_HRTIM1_MST_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM1_MST_IRQ&#160;&#160;&#160;103</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00119">119</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga41cfb176ee9b60b615452af85ff653df" name="ga41cfb176ee9b60b615452af85ff653df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41cfb176ee9b60b615452af85ff653df">&#9670;&nbsp;</a></span>NVIC_HRTIM1_TIMA_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM1_TIMA_IRQ&#160;&#160;&#160;104</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00120">120</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gae7defc93c46b3b258481d113ff1dfe70" name="gae7defc93c46b3b258481d113ff1dfe70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7defc93c46b3b258481d113ff1dfe70">&#9670;&nbsp;</a></span>NVIC_HRTIM1_TIMB_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM1_TIMB_IRQ&#160;&#160;&#160;105</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00121">121</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0c40f76e1b2f1a1a644dacff3bf9f20a" name="ga0c40f76e1b2f1a1a644dacff3bf9f20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c40f76e1b2f1a1a644dacff3bf9f20a">&#9670;&nbsp;</a></span>NVIC_HRTIM1_TIMC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM1_TIMC_IRQ&#160;&#160;&#160;106</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00122">122</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaa22be7b07969ea5d69f6ceb789a3092d" name="gaa22be7b07969ea5d69f6ceb789a3092d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa22be7b07969ea5d69f6ceb789a3092d">&#9670;&nbsp;</a></span>NVIC_HRTIM1_TIMD_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM1_TIMD_IRQ&#160;&#160;&#160;107</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00123">123</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga4993e7ee7eac714ea769e5759d43c2d5" name="ga4993e7ee7eac714ea769e5759d43c2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4993e7ee7eac714ea769e5759d43c2d5">&#9670;&nbsp;</a></span>NVIC_HRTIM1_TIME_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM1_TIME_IRQ&#160;&#160;&#160;108</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00124">124</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga2ee5c4f951e3dc12b3aacfc8aba6a9c4" name="ga2ee5c4f951e3dc12b3aacfc8aba6a9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee5c4f951e3dc12b3aacfc8aba6a9c4">&#9670;&nbsp;</a></span>NVIC_HSEM0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HSEM0_IRQ&#160;&#160;&#160;125</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00141">141</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga06c54c6b93c3e1d582e8f1feb9ed9bbc" name="ga06c54c6b93c3e1d582e8f1feb9ed9bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">&#9670;&nbsp;</a></span>NVIC_I2C1_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_ER_IRQ&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00048">48</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gad8f3893d9615ab33525058f971cfc3a8" name="gad8f3893d9615ab33525058f971cfc3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f3893d9615ab33525058f971cfc3a8">&#9670;&nbsp;</a></span>NVIC_I2C1_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_EV_IRQ&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00047">47</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaa341f6604585f3d269e1598bfd45119f" name="gaa341f6604585f3d269e1598bfd45119f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa341f6604585f3d269e1598bfd45119f">&#9670;&nbsp;</a></span>NVIC_I2C2_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_ER_IRQ&#160;&#160;&#160;34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00050">50</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaf98e9219274c1bc6db9f35adfc762c4a" name="gaf98e9219274c1bc6db9f35adfc762c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98e9219274c1bc6db9f35adfc762c4a">&#9670;&nbsp;</a></span>NVIC_I2C2_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_EV_IRQ&#160;&#160;&#160;33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00049">49</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga5cd653d12bffe371b726aa7edc485d98" name="ga5cd653d12bffe371b726aa7edc485d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd653d12bffe371b726aa7edc485d98">&#9670;&nbsp;</a></span>NVIC_I2C3_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C3_ER_IRQ&#160;&#160;&#160;73</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00089">89</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaba23cd3a7894607ef6596c923c0c2c07" name="gaba23cd3a7894607ef6596c923c0c2c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba23cd3a7894607ef6596c923c0c2c07">&#9670;&nbsp;</a></span>NVIC_I2C3_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C3_EV_IRQ&#160;&#160;&#160;72</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00088">88</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaa2ba3ce1cf0398eb6cd1bca6a2ffe549" name="gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">&#9670;&nbsp;</a></span>NVIC_I2C4_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C4_ER_IRQ&#160;&#160;&#160;96</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00112">112</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0e55148a8fb8eeab0795037c38e034f8" name="ga0e55148a8fb8eeab0795037c38e034f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e55148a8fb8eeab0795037c38e034f8">&#9670;&nbsp;</a></span>NVIC_I2C4_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C4_EV_IRQ&#160;&#160;&#160;95</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00111">111</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gab5735bab073d7a2c893b4c0b85fc5357" name="gab5735bab073d7a2c893b4c0b85fc5357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5735bab073d7a2c893b4c0b85fc5357">&#9670;&nbsp;</a></span>NVIC_IRQ_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ_COUNT&#160;&#160;&#160;150</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00167">167</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga015410a6e83ff7e501d9d4cc2f76d226" name="ga015410a6e83ff7e501d9d4cc2f76d226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga015410a6e83ff7e501d9d4cc2f76d226">&#9670;&nbsp;</a></span>NVIC_JPEG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_JPEG_IRQ&#160;&#160;&#160;121</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00137">137</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga19d83a7025c1dc9641002f1b3204f670" name="ga19d83a7025c1dc9641002f1b3204f670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19d83a7025c1dc9641002f1b3204f670">&#9670;&nbsp;</a></span>NVIC_LP_TIM1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LP_TIM1_IRQ&#160;&#160;&#160;93</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00109">109</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gab694a1172a08f8ed8ccc5f43c4ed2e3d" name="gab694a1172a08f8ed8ccc5f43c4ed2e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab694a1172a08f8ed8ccc5f43c4ed2e3d">&#9670;&nbsp;</a></span>NVIC_LPTIM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPTIM2_IRQ&#160;&#160;&#160;138</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00154">154</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga41629bb7e146672d9a0e40e89a7670b6" name="ga41629bb7e146672d9a0e40e89a7670b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41629bb7e146672d9a0e40e89a7670b6">&#9670;&nbsp;</a></span>NVIC_LPTIM3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPTIM3_IRQ&#160;&#160;&#160;139</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00155">155</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga8b8aebcf87da98cdc1efddd10d5000a5" name="ga8b8aebcf87da98cdc1efddd10d5000a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8aebcf87da98cdc1efddd10d5000a5">&#9670;&nbsp;</a></span>NVIC_LPTIM4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPTIM4_IRQ&#160;&#160;&#160;140</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00156">156</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga3fde7962affc97bcd86d1714b84f7f18" name="ga3fde7962affc97bcd86d1714b84f7f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fde7962affc97bcd86d1714b84f7f18">&#9670;&nbsp;</a></span>NVIC_LPTIM5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPTIM5_IRQ&#160;&#160;&#160;141</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00157">157</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0a21be59826980459aabdb3089e90f71" name="ga0a21be59826980459aabdb3089e90f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a21be59826980459aabdb3089e90f71">&#9670;&nbsp;</a></span>NVIC_LPUART_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPUART_IRQ&#160;&#160;&#160;142</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00158">158</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga4ad20b1f6ed9d4cbceed53641ac031c8" name="ga4ad20b1f6ed9d4cbceed53641ac031c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ad20b1f6ed9d4cbceed53641ac031c8">&#9670;&nbsp;</a></span>NVIC_LTDC_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LTDC_ER_IRQ&#160;&#160;&#160;89</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00105">105</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga3a802c8eca4126f289610db7369c566a" name="ga3a802c8eca4126f289610db7369c566a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a802c8eca4126f289610db7369c566a">&#9670;&nbsp;</a></span>NVIC_LTDC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LTDC_IRQ&#160;&#160;&#160;88</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00104">104</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga1ca5f3a54402af834519d3481fa83b8c" name="ga1ca5f3a54402af834519d3481fa83b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca5f3a54402af834519d3481fa83b8c">&#9670;&nbsp;</a></span>NVIC_MDIOS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MDIOS_IRQ&#160;&#160;&#160;120</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00136">136</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gae934590c9b44f7860149d0e6495ce790" name="gae934590c9b44f7860149d0e6495ce790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae934590c9b44f7860149d0e6495ce790">&#9670;&nbsp;</a></span>NVIC_MDIOS_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MDIOS_WKUP_IRQ&#160;&#160;&#160;119</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00135">135</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga43c10045558d48d5d3250c19b8a8d8d0" name="ga43c10045558d48d5d3250c19b8a8d8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c10045558d48d5d3250c19b8a8d8d0">&#9670;&nbsp;</a></span>NVIC_MDMA_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MDMA_IRQ&#160;&#160;&#160;122</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00138">138</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga28a70fef1be4ef6055d4dc565246ab3c" name="ga28a70fef1be4ef6055d4dc565246ab3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a70fef1be4ef6055d4dc565246ab3c">&#9670;&nbsp;</a></span>NVIC_OTG_FS_EP1_IN_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_FS_EP1_IN_IRQ&#160;&#160;&#160;99</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00115">115</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga1515a89ff9eb1171e8390c830bba31c1" name="ga1515a89ff9eb1171e8390c830bba31c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1515a89ff9eb1171e8390c830bba31c1">&#9670;&nbsp;</a></span>NVIC_OTG_FS_EP1_OUT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_FS_EP1_OUT_IRQ&#160;&#160;&#160;98</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00114">114</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga8de1951cf8a3a6bf72fef421e10fd8ba" name="ga8de1951cf8a3a6bf72fef421e10fd8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de1951cf8a3a6bf72fef421e10fd8ba">&#9670;&nbsp;</a></span>NVIC_OTG_FS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_FS_IRQ&#160;&#160;&#160;101</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00117">117</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga2925b771253145dc7c5c7dde702f4281" name="ga2925b771253145dc7c5c7dde702f4281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2925b771253145dc7c5c7dde702f4281">&#9670;&nbsp;</a></span>NVIC_OTG_FS_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_FS_WKUP_IRQ&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00116">116</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga6b713e2a35b80e8d52c5e0fb92bced44" name="ga6b713e2a35b80e8d52c5e0fb92bced44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b713e2a35b80e8d52c5e0fb92bced44">&#9670;&nbsp;</a></span>NVIC_OTG_HS_EP1_IN_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_HS_EP1_IN_IRQ&#160;&#160;&#160;75</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00091">91</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga74c4245555386cc0822961986a15753a" name="ga74c4245555386cc0822961986a15753a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c4245555386cc0822961986a15753a">&#9670;&nbsp;</a></span>NVIC_OTG_HS_EP1_OUT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_HS_EP1_OUT_IRQ&#160;&#160;&#160;74</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00090">90</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga4cd3abc1df04fb561840945cdb92ba3c" name="ga4cd3abc1df04fb561840945cdb92ba3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd3abc1df04fb561840945cdb92ba3c">&#9670;&nbsp;</a></span>NVIC_OTG_HS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_HS_IRQ&#160;&#160;&#160;77</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00093">93</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga2f760534140e9eb8c5440ac117715c55" name="ga2f760534140e9eb8c5440ac117715c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f760534140e9eb8c5440ac117715c55">&#9670;&nbsp;</a></span>NVIC_OTG_HS_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_HS_WKUP_IRQ&#160;&#160;&#160;76</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00092">92</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga75bc2b9f83bb6fd3194686cc203c8aef" name="ga75bc2b9f83bb6fd3194686cc203c8aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75bc2b9f83bb6fd3194686cc203c8aef">&#9670;&nbsp;</a></span>NVIC_PVD_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PVD_IRQ&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00017">17</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga226cae352990b0ef1ac6b8f5e83ecc41" name="ga226cae352990b0ef1ac6b8f5e83ecc41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226cae352990b0ef1ac6b8f5e83ecc41">&#9670;&nbsp;</a></span>NVIC_QUADSPI_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_QUADSPI_IRQ&#160;&#160;&#160;92</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00108">108</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga2b527616cfae957cd602008f2a2f6071" name="ga2b527616cfae957cd602008f2a2f6071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b527616cfae957cd602008f2a2f6071">&#9670;&nbsp;</a></span>NVIC_RAMECC1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RAMECC1_IRQ&#160;&#160;&#160;145</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00161">161</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gabe5c5c77472e09a23c30813762ce6de2" name="gabe5c5c77472e09a23c30813762ce6de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5c5c77472e09a23c30813762ce6de2">&#9670;&nbsp;</a></span>NVIC_RCC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RCC_IRQ&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00021">21</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gabd6ae0065c290991595fa06e3d8d7ec8" name="gabd6ae0065c290991595fa06e3d8d7ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd6ae0065c290991595fa06e3d8d7ec8">&#9670;&nbsp;</a></span>NVIC_RESERVED1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED1_IRQ&#160;&#160;&#160;42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00058">58</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaf4222fd79947284f9c3fe8cc9f730379" name="gaf4222fd79947284f9c3fe8cc9f730379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4222fd79947284f9c3fe8cc9f730379">&#9670;&nbsp;</a></span>NVIC_RESERVED2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED2_IRQ&#160;&#160;&#160;65</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00081">81</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga10bfeb7b5a5313397cc15055d497c5fa" name="ga10bfeb7b5a5313397cc15055d497c5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10bfeb7b5a5313397cc15055d497c5fa">&#9670;&nbsp;</a></span>NVIC_RESERVED3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED3_IRQ&#160;&#160;&#160;66</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00082">82</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga34a64e54f676e8066dfabb49b8930fbd" name="ga34a64e54f676e8066dfabb49b8930fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34a64e54f676e8066dfabb49b8930fbd">&#9670;&nbsp;</a></span>NVIC_RESERVED4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED4_IRQ&#160;&#160;&#160;67</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00083">83</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga453aa462dd3a1f6a9ca0893c954db82e" name="ga453aa462dd3a1f6a9ca0893c954db82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga453aa462dd3a1f6a9ca0893c954db82e">&#9670;&nbsp;</a></span>NVIC_RESERVED5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED5_IRQ&#160;&#160;&#160;123</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00139">139</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga3c6544d806bd2abaea7828a392ec0351" name="ga3c6544d806bd2abaea7828a392ec0351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6544d806bd2abaea7828a392ec0351">&#9670;&nbsp;</a></span>NVIC_RESERVED6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED6_IRQ&#160;&#160;&#160;126</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00142">142</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gab87d035b371c6166876aa24b67e78407" name="gab87d035b371c6166876aa24b67e78407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab87d035b371c6166876aa24b67e78407">&#9670;&nbsp;</a></span>NVIC_RESERVED7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED7_IRQ&#160;&#160;&#160;147</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00163">163</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga87c46f93e0b7eb0aab1193ab6bc18a1a" name="ga87c46f93e0b7eb0aab1193ab6bc18a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c46f93e0b7eb0aab1193ab6bc18a1a">&#9670;&nbsp;</a></span>NVIC_RESERVED8_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RESERVED8_IRQ&#160;&#160;&#160;148</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00164">164</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga726962a8b47d5dc1ae9cb99257fd16e1" name="ga726962a8b47d5dc1ae9cb99257fd16e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga726962a8b47d5dc1ae9cb99257fd16e1">&#9670;&nbsp;</a></span>NVIC_RTC_ALARM_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_ALARM_IRQ&#160;&#160;&#160;41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00057">57</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga58f9dced149e7cd485f14b33458cf26e" name="ga58f9dced149e7cd485f14b33458cf26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f9dced149e7cd485f14b33458cf26e">&#9670;&nbsp;</a></span>NVIC_RTC_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_WKUP_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00019">19</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga4944cdde51d4f44f9b60a19a2c0343db" name="ga4944cdde51d4f44f9b60a19a2c0343db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4944cdde51d4f44f9b60a19a2c0343db">&#9670;&nbsp;</a></span>NVIC_SAI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SAI1_IRQ&#160;&#160;&#160;87</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00103">103</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gad5bf845a3c76b43c96443716a04d8d2a" name="gad5bf845a3c76b43c96443716a04d8d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5bf845a3c76b43c96443716a04d8d2a">&#9670;&nbsp;</a></span>NVIC_SAI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SAI2_IRQ&#160;&#160;&#160;91</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00107">107</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0dda84ae6af6b1657680fc75b8571668" name="ga0dda84ae6af6b1657680fc75b8571668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dda84ae6af6b1657680fc75b8571668">&#9670;&nbsp;</a></span>NVIC_SAI3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SAI3_IRQ&#160;&#160;&#160;114</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00130">130</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga074aaf6ea3dc69b231ed6b663578d23c" name="ga074aaf6ea3dc69b231ed6b663578d23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga074aaf6ea3dc69b231ed6b663578d23c">&#9670;&nbsp;</a></span>NVIC_SAI4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SAI4_IRQ&#160;&#160;&#160;146</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00162">162</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga3c628e293e1c822eb472d4e978021f16" name="ga3c628e293e1c822eb472d4e978021f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c628e293e1c822eb472d4e978021f16">&#9670;&nbsp;</a></span>NVIC_SDMMC1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SDMMC1_IRQ&#160;&#160;&#160;49</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00065">65</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga9ad77b2e0069a43f91b2b9718284d8cc" name="ga9ad77b2e0069a43f91b2b9718284d8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad77b2e0069a43f91b2b9718284d8cc">&#9670;&nbsp;</a></span>NVIC_SDMMC2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SDMMC2_IRQ&#160;&#160;&#160;124</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00140">140</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaab7f45b0a0ad4bcbf9b5b1a80137dbe5" name="gaab7f45b0a0ad4bcbf9b5b1a80137dbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab7f45b0a0ad4bcbf9b5b1a80137dbe5">&#9670;&nbsp;</a></span>NVIC_SPDIFRX_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPDIFRX_IRQ&#160;&#160;&#160;97</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00113">113</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaa566ccef412683674023b8efafc6ea06" name="gaa566ccef412683674023b8efafc6ea06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa566ccef412683674023b8efafc6ea06">&#9670;&nbsp;</a></span>NVIC_SPI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI1_IRQ&#160;&#160;&#160;35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00051">51</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0576639d843f10d786af686c91edfa04" name="ga0576639d843f10d786af686c91edfa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0576639d843f10d786af686c91edfa04">&#9670;&nbsp;</a></span>NVIC_SPI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI2_IRQ&#160;&#160;&#160;36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00052">52</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga01e0678b02be4b6c6d707e34d5bdeee6" name="ga01e0678b02be4b6c6d707e34d5bdeee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e0678b02be4b6c6d707e34d5bdeee6">&#9670;&nbsp;</a></span>NVIC_SPI3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI3_IRQ&#160;&#160;&#160;51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00067">67</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gae2298c79a2de4ee13cdaa55ab7126406" name="gae2298c79a2de4ee13cdaa55ab7126406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2298c79a2de4ee13cdaa55ab7126406">&#9670;&nbsp;</a></span>NVIC_SPI4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI4_IRQ&#160;&#160;&#160;84</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00100">100</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga85eafd6c5ca6b164727ad7778f8f1a7e" name="ga85eafd6c5ca6b164727ad7778f8f1a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85eafd6c5ca6b164727ad7778f8f1a7e">&#9670;&nbsp;</a></span>NVIC_SPI5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI5_IRQ&#160;&#160;&#160;85</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00101">101</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga4973815436825bbeebf5bef107c54c1a" name="ga4973815436825bbeebf5bef107c54c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4973815436825bbeebf5bef107c54c1a">&#9670;&nbsp;</a></span>NVIC_SPI6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI6_IRQ&#160;&#160;&#160;86</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00102">102</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gab44fafe1c4247506f6a957e06111ca05" name="gab44fafe1c4247506f6a957e06111ca05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44fafe1c4247506f6a957e06111ca05">&#9670;&nbsp;</a></span>NVIC_SWPMI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SWPMI1_IRQ&#160;&#160;&#160;115</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00131">131</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gabcd0126847b7e6229660c4c37641060a" name="gabcd0126847b7e6229660c4c37641060a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd0126847b7e6229660c4c37641060a">&#9670;&nbsp;</a></span>NVIC_TAMP_STAMP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TAMP_STAMP_IRQ&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00018">18</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga407ee390bb135697352f4b3a03685d11" name="ga407ee390bb135697352f4b3a03685d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407ee390bb135697352f4b3a03685d11">&#9670;&nbsp;</a></span>NVIC_TIM15_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM15_IRQ&#160;&#160;&#160;116</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00132">132</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gac1f5754c0418ba1909e3fbee4054fd0a" name="gac1f5754c0418ba1909e3fbee4054fd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1f5754c0418ba1909e3fbee4054fd0a">&#9670;&nbsp;</a></span>NVIC_TIM16_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM16_IRQ&#160;&#160;&#160;117</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00133">133</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga381c15af9f43d8c5419ce1e35942bf30" name="ga381c15af9f43d8c5419ce1e35942bf30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga381c15af9f43d8c5419ce1e35942bf30">&#9670;&nbsp;</a></span>NVIC_TIM17_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM17_IRQ&#160;&#160;&#160;118</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00134">134</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga40ccbe7c62e00452bf3fbcc9c06cb2e3" name="ga40ccbe7c62e00452bf3fbcc9c06cb2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40ccbe7c62e00452bf3fbcc9c06cb2e3">&#9670;&nbsp;</a></span>NVIC_TIM1_BRK_TIM9_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_BRK_TIM9_IRQ&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00040">40</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaa1165591628dac653b24190fa4ba33e9" name="gaa1165591628dac653b24190fa4ba33e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1165591628dac653b24190fa4ba33e9">&#9670;&nbsp;</a></span>NVIC_TIM1_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_CC_IRQ&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00043">43</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga3db69e99f3a243a4a4c144d0ec6adc6c" name="ga3db69e99f3a243a4a4c144d0ec6adc6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db69e99f3a243a4a4c144d0ec6adc6c">&#9670;&nbsp;</a></span>NVIC_TIM1_TRG_COM_TIM11_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_TRG_COM_TIM11_IRQ&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00042">42</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga12d17864ae5acdf4bc37d41fe4640696" name="ga12d17864ae5acdf4bc37d41fe4640696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12d17864ae5acdf4bc37d41fe4640696">&#9670;&nbsp;</a></span>NVIC_TIM1_UP_TIM10_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_UP_TIM10_IRQ&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00041">41</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga603b1515c321bb05f5e3b9cf8ab3e457" name="ga603b1515c321bb05f5e3b9cf8ab3e457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603b1515c321bb05f5e3b9cf8ab3e457">&#9670;&nbsp;</a></span>NVIC_TIM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM2_IRQ&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00044">44</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga6737861bf387040ad4eed85bc819cda9" name="ga6737861bf387040ad4eed85bc819cda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6737861bf387040ad4eed85bc819cda9">&#9670;&nbsp;</a></span>NVIC_TIM3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM3_IRQ&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00045">45</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga67a3c925266477504d5e98ca8a3efcdb" name="ga67a3c925266477504d5e98ca8a3efcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a3c925266477504d5e98ca8a3efcdb">&#9670;&nbsp;</a></span>NVIC_TIM4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM4_IRQ&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00046">46</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga0f69b1b7ee941c8389e26af84edda564" name="ga0f69b1b7ee941c8389e26af84edda564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f69b1b7ee941c8389e26af84edda564">&#9670;&nbsp;</a></span>NVIC_TIM5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM5_IRQ&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00066">66</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gaf0dde8aa5d050433159b81952760ee96" name="gaf0dde8aa5d050433159b81952760ee96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0dde8aa5d050433159b81952760ee96">&#9670;&nbsp;</a></span>NVIC_TIM6_DAC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM6_DAC_IRQ&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00070">70</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga22c8e68199295b01bbbe16ed33cfda45" name="ga22c8e68199295b01bbbe16ed33cfda45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c8e68199295b01bbbe16ed33cfda45">&#9670;&nbsp;</a></span>NVIC_TIM7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM7_IRQ&#160;&#160;&#160;55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00071">71</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga89b38f1f667a10824dd3cea669f81a99" name="ga89b38f1f667a10824dd3cea669f81a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b38f1f667a10824dd3cea669f81a99">&#9670;&nbsp;</a></span>NVIC_TIM8_BRK_TIM12_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_BRK_TIM12_IRQ&#160;&#160;&#160;43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00059">59</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga9e123d5a3999b661004779a9049013a8" name="ga9e123d5a3999b661004779a9049013a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e123d5a3999b661004779a9049013a8">&#9670;&nbsp;</a></span>NVIC_TIM8_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_CC_IRQ&#160;&#160;&#160;46</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00062">62</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gae3dc197d24cbe915729580bb06b35f09" name="gae3dc197d24cbe915729580bb06b35f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3dc197d24cbe915729580bb06b35f09">&#9670;&nbsp;</a></span>NVIC_TIM8_TRG_COM_TIM14_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_TRG_COM_TIM14_IRQ&#160;&#160;&#160;45</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00061">61</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga25741f6970fd0834f6f507ce18b92839" name="ga25741f6970fd0834f6f507ce18b92839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25741f6970fd0834f6f507ce18b92839">&#9670;&nbsp;</a></span>NVIC_TIM8_UP_TIM13_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_UP_TIM13_IRQ&#160;&#160;&#160;44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00060">60</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga6bcf1012a3a6152bae6efef2ab9352c1" name="ga6bcf1012a3a6152bae6efef2ab9352c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf1012a3a6152bae6efef2ab9352c1">&#9670;&nbsp;</a></span>NVIC_UART4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART4_IRQ&#160;&#160;&#160;52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00068">68</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga78631530f316c5a1052a4ff98e9ca72a" name="ga78631530f316c5a1052a4ff98e9ca72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78631530f316c5a1052a4ff98e9ca72a">&#9670;&nbsp;</a></span>NVIC_UART5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART5_IRQ&#160;&#160;&#160;53</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00069">69</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga670674496d4577c81500a0811c7db856" name="ga670674496d4577c81500a0811c7db856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670674496d4577c81500a0811c7db856">&#9670;&nbsp;</a></span>NVIC_UART7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART7_IRQ&#160;&#160;&#160;82</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00098">98</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga62cf2298881ccdced2edd8eb73445027" name="ga62cf2298881ccdced2edd8eb73445027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62cf2298881ccdced2edd8eb73445027">&#9670;&nbsp;</a></span>NVIC_UART8_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART8_IRQ&#160;&#160;&#160;83</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00099">99</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga1017897ad38787de92f90354bcaa6b43" name="ga1017897ad38787de92f90354bcaa6b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1017897ad38787de92f90354bcaa6b43">&#9670;&nbsp;</a></span>NVIC_USART1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART1_IRQ&#160;&#160;&#160;37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00053">53</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga702094b52f34c73f184f097638599be7" name="ga702094b52f34c73f184f097638599be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga702094b52f34c73f184f097638599be7">&#9670;&nbsp;</a></span>NVIC_USART2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART2_IRQ&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00054">54</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gadfba852263804648a192192995777473" name="gadfba852263804648a192192995777473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfba852263804648a192192995777473">&#9670;&nbsp;</a></span>NVIC_USART3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART3_IRQ&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00055">55</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga40324115fc6d4ce2c05e0e68a070a68e" name="ga40324115fc6d4ce2c05e0e68a070a68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40324115fc6d4ce2c05e0e68a070a68e">&#9670;&nbsp;</a></span>NVIC_USART6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART6_IRQ&#160;&#160;&#160;71</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00087">87</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="gab8fb2a0b500652e2e50839f1854ffbf1" name="gab8fb2a0b500652e2e50839f1854ffbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8fb2a0b500652e2e50839f1854ffbf1">&#9670;&nbsp;</a></span>NVIC_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_WKUP_IRQ&#160;&#160;&#160;149</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00165">165</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga53db6c76904e6fcba207bd951f11e898" name="ga53db6c76904e6fcba207bd951f11e898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53db6c76904e6fcba207bd951f11e898">&#9670;&nbsp;</a></span>NVIC_WWDG1_RST_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_WWDG1_RST_IRQ&#160;&#160;&#160;143</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00159">159</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
<a id="ga641965f6b9e53cf17ea72c1d3e659aff" name="ga641965f6b9e53cf17ea72c1d3e659aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641965f6b9e53cf17ea72c1d3e659aff">&#9670;&nbsp;</a></span>NVIC_WWDG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_WWDG_IRQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2h7_2nvic_8h_source.html#l00016">16</a> of file <a class="el" href="stm32_2h7_2nvic_8h_source.html">stm32/h7/nvic.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
