

================================================================
== Vivado HLS Report for 'resnet50_3'
================================================================
* Date:           Sun Jun  6 15:19:41 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  273092|  2080484|  273092|  2080484|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |                         |              |     Latency     |     Interval    | Pipeline|
        |         Instance        |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |grp_conv_layer_fu_305    |conv_layer    |   18704|  319936|   18704|  319936|   none  |
        |grp_add_fu_344           |add           |    3149|    3149|    3149|    3149|   none  |
        |grp_fc_fu_366            |fc            |  138288|  138288|  138288|  138288|   none  |
        |grp_average_pool_fu_376  |average_pool  |    8414|    8414|    8414|    8414|   none  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6272|  6272|         2|          2|          1|  3136|    yes   |
        |- Loop 2  |  1568|  1568|         1|          1|          1|  1568|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     103|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |      118|   1512|   189880|  274580|   31|
|Memory           |      200|      -|        0|       0|   12|
|Multiplexer      |        -|      -|        -|    1010|    -|
|Register         |        -|      -|      593|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      318|   1512|   190473|  275693|   43|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |       16|     76|       18|      52|   33|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |grp_add_fu_344               |add                        |        0|    256|   37492|   59436|    0|
    |grp_average_pool_fu_376      |average_pool               |       22|      0|    2735|   18324|    0|
    |grp_conv_layer_fu_305        |conv_layer                 |       57|   1187|  111620|  178778|   29|
    |grp_fc_fu_366                |fc                         |       29|     69|   37304|   17145|    2|
    |resnet50_3_AXILiteS_s_axi_U  |resnet50_3_AXILiteS_s_axi  |        2|      0|     116|     110|    0|
    |resnet50_3_ddr_V_m_axi_U     |resnet50_3_ddr_V_m_axi     |        8|      0|     613|     787|    0|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |Total                        |                           |      118|   1512|  189880|  274580|   31|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+
    |   Memory   |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits | Banks| W*Bits*Banks|
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+
    |buf0_V_U    |resnet50_3_buf0_V    |        0|  0|   0|    4|  3136|   288|     1|       903168|
    |buf1_V_U    |resnet50_3_buf0_V    |        0|  0|   0|    4|  3136|   288|     1|       903168|
    |buf2_V_U    |resnet50_3_buf0_V    |        0|  0|   0|    4|  3136|   288|     1|       903168|
    |fc_in_V_U   |resnet50_3_fc_in_V   |       29|  0|   0|    0|    16|  1024|     1|        16384|
    |outbuf_V_U  |resnet50_3_outbuf_V  |      171|  0|   0|    0|  1568|  1536|     1|      2408448|
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+
    |Total       |                     |      200|  0|   0|   12| 10992|  3424|     5|      5134336|
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_765_p2                |     +    |      0|  0|  18|          11|           1|
    |l_fu_544_p2                |     +    |      0|  0|  19|          12|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |startt_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |startt_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stopt_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |stopt_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |sw0in_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |sw0in_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln380_fu_538_p2       |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln395_fu_759_p2       |   icmp   |      0|  0|  13|          11|          10|
    |startt_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stopt_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |sw0in_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state30           |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 103|          60|          34|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+------+-----------+
    |               Name               | LUT | Input Size| Bits | Total Bits|
    +----------------------------------+-----+-----------+------+-----------+
    |ap_NS_fsm                         |  141|         31|     1|         31|
    |buf0_V_address0                   |   27|          5|    12|         60|
    |buf0_V_address1                   |   21|          4|    12|         48|
    |buf0_V_ce0                        |   27|          5|     1|          5|
    |buf0_V_ce1                        |   21|          4|     1|          4|
    |buf0_V_d1                         |   21|          4|   288|       1152|
    |buf0_V_we1                        |   21|          4|     1|          4|
    |buf1_V_address0                   |   15|          3|    12|         36|
    |buf1_V_ce0                        |   15|          3|     1|          3|
    |buf1_V_ce1                        |    9|          2|     1|          2|
    |buf1_V_we1                        |    9|          2|     1|          2|
    |buf2_V_address0                   |   15|          3|    12|         36|
    |buf2_V_address1                   |   15|          3|    12|         36|
    |buf2_V_ce0                        |   15|          3|     1|          3|
    |buf2_V_ce1                        |   15|          3|     1|          3|
    |buf2_V_d1                         |   15|          3|   288|        864|
    |buf2_V_we1                        |   15|          3|     1|          3|
    |ddr_V_ARADDR                      |   15|          3|    32|         96|
    |ddr_V_ARBURST                     |   15|          3|     2|          6|
    |ddr_V_ARCACHE                     |   15|          3|     4|         12|
    |ddr_V_ARID                        |   15|          3|     1|          3|
    |ddr_V_ARLEN                       |   15|          3|    32|         96|
    |ddr_V_ARLOCK                      |   15|          3|     2|          6|
    |ddr_V_ARPROT                      |   15|          3|     3|          9|
    |ddr_V_ARQOS                       |   15|          3|     4|         12|
    |ddr_V_ARREGION                    |   15|          3|     4|         12|
    |ddr_V_ARSIZE                      |   15|          3|     3|          9|
    |ddr_V_ARUSER                      |   15|          3|     1|          3|
    |ddr_V_ARVALID                     |   15|          3|     1|          3|
    |ddr_V_RREADY                      |   15|          3|     1|          3|
    |fc_in_V_address0                  |   15|          3|     4|         12|
    |fc_in_V_ce0                       |   15|          3|     1|          3|
    |fc_in_V_ce1                       |    9|          2|     1|          2|
    |fc_in_V_we1                       |    9|          2|   128|        256|
    |grp_add_fu_344_SCALE1             |   15|          3|    32|         96|
    |grp_add_fu_344_SCALE2             |   15|          3|    32|         96|
    |grp_add_fu_344_input1_V_q0        |   15|          3|   288|        864|
    |grp_conv_layer_fu_305_K           |   15|          3|     4|         12|
    |grp_conv_layer_fu_305_OFFSET      |   38|          7|    24|        168|
    |grp_conv_layer_fu_305_P           |   15|          3|     1|          3|
    |grp_conv_layer_fu_305_TI          |   15|          3|     8|         24|
    |grp_conv_layer_fu_305_TO_r        |   15|          3|     7|         21|
    |grp_conv_layer_fu_305_input_V_q0  |   21|          4|   288|       1152|
    |i1_0_reg_294                      |    9|          2|    11|         22|
    |l_0_reg_282                       |    9|          2|    12|         24|
    |outbuf_V_address1                 |   15|          3|    11|         33|
    |outbuf_V_ce0                      |    9|          2|     1|          2|
    |outbuf_V_ce1                      |   15|          3|     1|          3|
    |outbuf_V_d1                       |   15|          3|  1536|       4608|
    |outbuf_V_we1                      |   15|          3|     1|          3|
    |startt_V_1_data_out               |    9|          2|     8|         16|
    |startt_V_1_state                  |   15|          3|     2|          6|
    |startt_V_TDATA_blk_n              |    9|          2|     1|          2|
    |stopt_V_1_data_out                |    9|          2|     8|         16|
    |stopt_V_1_state                   |   15|          3|     2|          6|
    |stopt_V_TDATA_blk_n               |    9|          2|     1|          2|
    |sw0in_V_0_data_out                |    9|          2|   176|        352|
    |sw0in_V_0_state                   |   15|          3|     2|          6|
    |sw0in_V_TDATA_blk_n               |    9|          2|     1|          2|
    +----------------------------------+-----+-----------+------+-----------+
    |Total                             | 1010|        205|  3328|      10374|
    +----------------------------------+-----+-----------+------+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |   30|   0|   30|          0|
    |grp_add_fu_344_ap_start_reg           |    1|   0|    1|          0|
    |grp_average_pool_fu_376_ap_start_reg  |    1|   0|    1|          0|
    |grp_conv_layer_fu_305_ap_start_reg    |    1|   0|    1|          0|
    |grp_fc_fu_366_ap_start_reg            |    1|   0|    1|          0|
    |i1_0_reg_294                          |   11|   0|   11|          0|
    |l_0_reg_282                           |   12|   0|   12|          0|
    |l_reg_794                             |   12|   0|   12|          0|
    |p_Result_0_10_reg_854                 |    8|   0|    8|          0|
    |p_Result_0_11_reg_859                 |    8|   0|    8|          0|
    |p_Result_0_12_reg_864                 |    8|   0|    8|          0|
    |p_Result_0_13_reg_869                 |    8|   0|    8|          0|
    |p_Result_0_14_reg_874                 |    8|   0|    8|          0|
    |p_Result_0_1_reg_804                  |    8|   0|    8|          0|
    |p_Result_0_2_reg_809                  |    8|   0|    8|          0|
    |p_Result_0_3_reg_814                  |    8|   0|    8|          0|
    |p_Result_0_4_reg_819                  |    8|   0|    8|          0|
    |p_Result_0_5_reg_824                  |    8|   0|    8|          0|
    |p_Result_0_6_reg_829                  |    8|   0|    8|          0|
    |p_Result_0_7_reg_834                  |    8|   0|    8|          0|
    |p_Result_0_8_reg_839                  |    8|   0|    8|          0|
    |p_Result_0_9_reg_844                  |    8|   0|    8|          0|
    |p_Result_0_s_reg_849                  |    8|   0|    8|          0|
    |startt_V_1_payload_A                  |    8|   0|    8|          0|
    |startt_V_1_payload_B                  |    8|   0|    8|          0|
    |startt_V_1_sel_rd                     |    1|   0|    1|          0|
    |startt_V_1_sel_wr                     |    1|   0|    1|          0|
    |startt_V_1_state                      |    2|   0|    2|          0|
    |stopt_V_1_payload_A                   |    8|   0|    8|          0|
    |stopt_V_1_payload_B                   |    8|   0|    8|          0|
    |stopt_V_1_sel_rd                      |    1|   0|    1|          0|
    |stopt_V_1_sel_wr                      |    1|   0|    1|          0|
    |stopt_V_1_state                       |    2|   0|    2|          0|
    |sw0in_V_0_payload_A                   |  176|   0|  176|          0|
    |sw0in_V_0_payload_B                   |  176|   0|  176|          0|
    |sw0in_V_0_sel_rd                      |    1|   0|    1|          0|
    |sw0in_V_0_sel_wr                      |    1|   0|    1|          0|
    |sw0in_V_0_state                       |    2|   0|    2|          0|
    |trunc_ln647_reg_799                   |    8|   0|    8|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  593|   0|  593|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   13|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   13|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  resnet50_3  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  resnet50_3  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  resnet50_3  | return value |
|sw0in_V_TDATA           |  in |  176|    axis    |    sw0in_V   |    pointer   |
|sw0in_V_TVALID          |  in |    1|    axis    |    sw0in_V   |    pointer   |
|sw0in_V_TREADY          | out |    1|    axis    |    sw0in_V   |    pointer   |
|m_axi_ddr_V_AWVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WVALID      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WREADY      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WDATA       | out |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WSTRB       | out |   16|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WLAST       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WID         | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WUSER       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RDATA       |  in |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RLAST       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|startt_V_TDATA          | out |    8|    axis    |   startt_V   |    pointer   |
|startt_V_TVALID         | out |    1|    axis    |   startt_V   |    pointer   |
|startt_V_TREADY         |  in |    1|    axis    |   startt_V   |    pointer   |
|stopt_V_TDATA           | out |    8|    axis    |    stopt_V   |    pointer   |
|stopt_V_TVALID          | out |    1|    axis    |    stopt_V   |    pointer   |
|stopt_V_TREADY          |  in |    1|    axis    |    stopt_V   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

