// Seed: 482690063
module module_0 (
    input supply0 flow,
    output supply0 id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    output wire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri module_0,
    input supply0 id_12,
    input wand id_13
);
  assign id_5 = ~|id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    output wor id_3,
    output wire id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    input tri id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri0 id_13,
    input uwire id_14,
    inout uwire id_15,
    output tri0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input supply1 id_20,
    input supply1 id_21
);
  assign id_2 = 1;
  module_0(
      id_9, id_16, id_2, id_19, id_9, id_0, id_4, id_11, id_18, id_13, id_9, id_8, id_21, id_21
  );
  wire id_23;
endmodule
