// Seed: 2821594883
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7
);
  assign id_1 = 1'b0;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output tri1  id_7,
    input  tri1  id_8
);
  logic [7:0] id_10;
  assign id_10[1] = 1;
  wire id_11;
  assign id_10[1'b0] = id_3;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_1,
      id_8,
      id_6,
      id_1,
      id_5,
      id_5
  );
  assign id_11 = id_5;
endmodule
