<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="257" />
   <export preferredWidth="159" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="359" />
   <clocksource preferredWidth="358" />
   <frequency preferredWidth="353" />
  </columns>
 </clocktable>
 <library expandedCategories="Project/System,Library,Project" />
 <window width="1382" height="744" x="-8" y="-8" />
 <generation
   block_symbol_file="0"
   simulation="NONE"
   path="_PROJECT_NAME_/"
   synthesis="1" />
 <hdlexample language="VERILOG" />
</preferences>
