

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Mon Sep 19 22:17:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.098 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       28|  80.000 ns|  0.560 us|    4|   28|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 28 
4 --> 5 28 
5 --> 6 
6 --> 7 28 
7 --> 8 28 
8 --> 9 
9 --> 10 28 
10 --> 11 28 
11 --> 12 
12 --> 13 28 
13 --> 14 28 
14 --> 15 
15 --> 16 28 
16 --> 17 28 
17 --> 18 
18 --> 19 28 
19 --> 20 28 
20 --> 21 
21 --> 22 28 
22 --> 23 28 
23 --> 24 
24 --> 25 28 
25 --> 26 28 
26 --> 27 
27 --> 
28 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.88>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 29 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i16 %p_read" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 30 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 31 'getelementptr' 'data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 32 'getelementptr' 'data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 33 'getelementptr' 'data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 34 'getelementptr' 'data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 35 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 36 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 37 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 38 'getelementptr' 'data_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 39 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 40 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 41 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 41 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 42 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 43 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 44 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 45 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 46 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 47 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 48 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 49 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 50 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 51 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 52 'fcmp' 'tmp_1' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 53 'fcmp' 'tmp_3' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %data_0_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 54 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 55 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 56 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 57 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.44ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 58 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_1 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 59 'or' 'or_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 60 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 61 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_2 = or i1 %tmp_1, i1 %tmp_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 62 'or' 'or_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35_1, i1 %or_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 63 'and' 'and_ln35' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 64 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 65 'load' 'data_1_load' <Predicate = (!and_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 66 'load' 'data_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 67 [2/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 67 'fcmp' 'cmp_i9_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 68 [1/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 68 'fcmp' 'cmp_i9_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i9_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 69 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 70 'fcmp' 'tmp_5' <Predicate = (!cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 71 'fcmp' 'tmp_7' <Predicate = (!cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %data_1_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 72 'bitcast' 'bitcast_ln35_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 73 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 74 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_4, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 75 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.44ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 76 'icmp' 'icmp_ln35_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 77 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 78 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 79 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35_3 = or i1 %tmp_5, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 80 'or' 'or_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %or_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 81 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_1, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 82 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 83 'load' 'data_2_load' <Predicate = (!and_ln35_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 84 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 84 'load' 'data_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 85 [2/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 85 'fcmp' 'cmp_i10_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 86 [1/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 86 'fcmp' 'cmp_i10_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i10_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 87 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 88 'fcmp' 'tmp_9' <Predicate = (!cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 89 'fcmp' 'tmp_s' <Predicate = (!cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.40>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %data_2_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 90 'bitcast' 'bitcast_ln35_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 91 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 92 'trunc' 'trunc_ln35_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 93 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 94 'icmp' 'icmp_ln35_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_4 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 95 'or' 'or_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 96 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 97 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_5 = or i1 %tmp_9, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 98 'or' 'or_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %or_ln35_4, i1 %or_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 99 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_2, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 100 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 101 'load' 'data_3_load' <Predicate = (!and_ln35_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 8.68>
ST_11 : Operation 102 [1/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 102 'load' 'data_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 103 [2/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 103 'fcmp' 'cmp_i11_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.43>
ST_12 : Operation 104 [1/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 104 'fcmp' 'cmp_i11_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i11_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 105 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 106 'fcmp' 'tmp_6' <Predicate = (!cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 107 'fcmp' 'tmp_10' <Predicate = (!cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.40>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %data_3_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 108 'bitcast' 'bitcast_ln35_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 109 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 110 'trunc' 'trunc_ln35_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (1.55ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_2, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 111 'icmp' 'icmp_ln35_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.44ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 112 'icmp' 'icmp_ln35_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_6 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 113 'or' 'or_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 114 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 115 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_7 = or i1 %tmp_6, i1 %tmp_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 116 'or' 'or_ln35_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_3 = and i1 %or_ln35_6, i1 %or_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 117 'and' 'and_ln35_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_3, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 118 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [2/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 119 'load' 'data_4_load' <Predicate = (!and_ln35_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 13> <Delay = 8.68>
ST_14 : Operation 120 [1/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 120 'load' 'data_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 121 [2/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 121 'fcmp' 'cmp_i12_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 122 [1/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 122 'fcmp' 'cmp_i12_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i12_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 123 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 124 'fcmp' 'tmp_12' <Predicate = (!cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 125 'fcmp' 'tmp_13' <Predicate = (!cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i32 %data_4_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 126 'bitcast' 'bitcast_ln35_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 127 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i32 %bitcast_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 128 'trunc' 'trunc_ln35_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (1.55ns)   --->   "%icmp_ln35_8 = icmp_ne  i8 %tmp_11, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 129 'icmp' 'icmp_ln35_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (2.44ns)   --->   "%icmp_ln35_9 = icmp_eq  i23 %trunc_ln35_4, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 130 'icmp' 'icmp_ln35_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_8 = or i1 %icmp_ln35_9, i1 %icmp_ln35_8" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 131 'or' 'or_ln35_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 132 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 133 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_9 = or i1 %tmp_12, i1 %tmp_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 134 'or' 'or_ln35_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_4 = and i1 %or_ln35_8, i1 %or_ln35_9" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 135 'and' 'and_ln35_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_4, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 136 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [2/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 137 'load' 'data_5_load' <Predicate = (!and_ln35_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 138 [1/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 138 'load' 'data_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 139 [2/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 139 'fcmp' 'cmp_i13_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.43>
ST_18 : Operation 140 [1/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 140 'fcmp' 'cmp_i13_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i13_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 141 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 142 'fcmp' 'tmp_15' <Predicate = (!cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 143 'fcmp' 'tmp_16' <Predicate = (!cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.40>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i32 %data_5_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 144 'bitcast' 'bitcast_ln35_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 145 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i32 %bitcast_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 146 'trunc' 'trunc_ln35_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (1.55ns)   --->   "%icmp_ln35_10 = icmp_ne  i8 %tmp_14, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 147 'icmp' 'icmp_ln35_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (2.44ns)   --->   "%icmp_ln35_11 = icmp_eq  i23 %trunc_ln35_5, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 148 'icmp' 'icmp_ln35_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_10 = or i1 %icmp_ln35_11, i1 %icmp_ln35_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 149 'or' 'or_ln35_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 150 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 151 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_11 = or i1 %tmp_15, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 152 'or' 'or_ln35_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_5 = and i1 %or_ln35_10, i1 %or_ln35_11" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 153 'and' 'and_ln35_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_5, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 154 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [2/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 155 'load' 'data_6_load' <Predicate = (!and_ln35_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 20 <SV = 19> <Delay = 8.68>
ST_20 : Operation 156 [1/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 156 'load' 'data_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 157 [2/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 157 'fcmp' 'cmp_i14_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.43>
ST_21 : Operation 158 [1/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 158 'fcmp' 'cmp_i14_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i14_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 159 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 160 'fcmp' 'tmp_18' <Predicate = (!cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 161 'fcmp' 'tmp_19' <Predicate = (!cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.40>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i32 %data_6_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 162 'bitcast' 'bitcast_ln35_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 163 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i32 %bitcast_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 164 'trunc' 'trunc_ln35_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (1.55ns)   --->   "%icmp_ln35_12 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 165 'icmp' 'icmp_ln35_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (2.44ns)   --->   "%icmp_ln35_13 = icmp_eq  i23 %trunc_ln35_6, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 166 'icmp' 'icmp_ln35_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_12 = or i1 %icmp_ln35_13, i1 %icmp_ln35_12" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 167 'or' 'or_ln35_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 168 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 169 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_13 = or i1 %tmp_18, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 170 'or' 'or_ln35_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_6 = and i1 %or_ln35_12, i1 %or_ln35_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 171 'and' 'and_ln35_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_6, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 172 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [2/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 173 'load' 'data_7_load' <Predicate = (!and_ln35_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 23 <SV = 22> <Delay = 8.68>
ST_23 : Operation 174 [1/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 174 'load' 'data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 175 [2/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 175 'fcmp' 'cmp_i15_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.43>
ST_24 : Operation 176 [1/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 176 'fcmp' 'cmp_i15_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i15_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 177 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 178 'fcmp' 'tmp_21' <Predicate = (!cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 179 'fcmp' 'tmp_22' <Predicate = (!cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 11.8>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln35_7 = bitcast i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 180 'bitcast' 'bitcast_ln35_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 181 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln35_7 = trunc i32 %bitcast_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 182 'trunc' 'trunc_ln35_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (1.55ns)   --->   "%icmp_ln35_14 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 183 'icmp' 'icmp_ln35_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (2.44ns)   --->   "%icmp_ln35_15 = icmp_eq  i23 %trunc_ln35_7, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 184 'icmp' 'icmp_ln35_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_14 = or i1 %icmp_ln35_15, i1 %icmp_ln35_14" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 185 'or' 'or_ln35_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 186 'fcmp' 'tmp_21' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 187 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_15 = or i1 %tmp_21, i1 %tmp_22" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 188 'or' 'or_ln35_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_7 = and i1 %or_ln35_14, i1 %or_ln35_15" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 189 'and' 'and_ln35_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_7, void %_Z8is_validPf.exit.i, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 190 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [2/2] (5.43ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 191 'call' 'tmp_i' <Predicate = (!and_ln35_7)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 14.0>
ST_26 : Operation 192 [1/2] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 192 'call' 'tmp_i' <Predicate = true> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp_i, i32 4" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 193 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln369 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 194 'br' 'br_ln369' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 1.58>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 %tmp_23, void %_Z8is_validPf.exit.i, i1 1, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 195 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln413 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:413]   --->   Operation 196 'ret' 'ret_ln413' <Predicate = true> <Delay = 0.00>

State 28 <SV = 25> <Delay = 1.58>
ST_28 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 197 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 6.89ns
The critical path consists of the following:
	wire read operation ('p_read', detector_solid/abs_solid_detector.cpp:29) on port 'p_read1' (detector_solid/abs_solid_detector.cpp:29) [18]  (3.63 ns)
	'getelementptr' operation ('data_0_addr', detector_solid/abs_solid_detector.cpp:29) [27]  (0 ns)
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_0' [28]  (3.25 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_0' [28]  (3.25 ns)
	'fcmp' operation ('cmp_i_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [29]  (5.43 ns)

 <State 3>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', detector_solid/abs_solid_detector.cpp:35) [38]  (5.43 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', detector_solid/abs_solid_detector.cpp:35) [38]  (5.43 ns)
	'or' operation ('or_ln35_2', detector_solid/abs_solid_detector.cpp:35) [40]  (0 ns)
	'and' operation ('and_ln35', detector_solid/abs_solid_detector.cpp:35) [41]  (0.978 ns)

 <State 5>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_1' [44]  (3.25 ns)
	'fcmp' operation ('cmp_i9_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [45]  (5.43 ns)

 <State 6>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i9_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [45]  (5.43 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', detector_solid/abs_solid_detector.cpp:35) [54]  (5.43 ns)
	'or' operation ('or_ln35_3', detector_solid/abs_solid_detector.cpp:35) [56]  (0 ns)
	'and' operation ('and_ln35_1', detector_solid/abs_solid_detector.cpp:35) [57]  (0.978 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_2' [60]  (3.25 ns)
	'fcmp' operation ('cmp_i10_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [61]  (5.43 ns)

 <State 9>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i10_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [61]  (5.43 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', detector_solid/abs_solid_detector.cpp:35) [70]  (5.43 ns)
	'or' operation ('or_ln35_5', detector_solid/abs_solid_detector.cpp:35) [72]  (0 ns)
	'and' operation ('and_ln35_2', detector_solid/abs_solid_detector.cpp:35) [73]  (0.978 ns)

 <State 11>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_3' [76]  (3.25 ns)
	'fcmp' operation ('cmp_i11_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [77]  (5.43 ns)

 <State 12>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i11_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [77]  (5.43 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', detector_solid/abs_solid_detector.cpp:35) [86]  (5.43 ns)
	'or' operation ('or_ln35_7', detector_solid/abs_solid_detector.cpp:35) [88]  (0 ns)
	'and' operation ('and_ln35_3', detector_solid/abs_solid_detector.cpp:35) [89]  (0.978 ns)

 <State 14>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_4' [92]  (3.25 ns)
	'fcmp' operation ('cmp_i12_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [93]  (5.43 ns)

 <State 15>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i12_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [93]  (5.43 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', detector_solid/abs_solid_detector.cpp:35) [102]  (5.43 ns)
	'or' operation ('or_ln35_9', detector_solid/abs_solid_detector.cpp:35) [104]  (0 ns)
	'and' operation ('and_ln35_4', detector_solid/abs_solid_detector.cpp:35) [105]  (0.978 ns)

 <State 17>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_5' [108]  (3.25 ns)
	'fcmp' operation ('cmp_i13_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [109]  (5.43 ns)

 <State 18>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i13_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [109]  (5.43 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', detector_solid/abs_solid_detector.cpp:35) [118]  (5.43 ns)
	'or' operation ('or_ln35_11', detector_solid/abs_solid_detector.cpp:35) [120]  (0 ns)
	'and' operation ('and_ln35_5', detector_solid/abs_solid_detector.cpp:35) [121]  (0.978 ns)

 <State 20>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_6' [124]  (3.25 ns)
	'fcmp' operation ('cmp_i14_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [125]  (5.43 ns)

 <State 21>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i14_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [125]  (5.43 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', detector_solid/abs_solid_detector.cpp:35) [134]  (5.43 ns)
	'or' operation ('or_ln35_13', detector_solid/abs_solid_detector.cpp:35) [136]  (0 ns)
	'and' operation ('and_ln35_6', detector_solid/abs_solid_detector.cpp:35) [137]  (0.978 ns)

 <State 23>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:35) on array 'data_7' [140]  (3.25 ns)
	'fcmp' operation ('cmp_i15_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [141]  (5.43 ns)

 <State 24>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i15_i_i', C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636) [141]  (5.43 ns)

 <State 25>: 11.8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', detector_solid/abs_solid_detector.cpp:35) [150]  (5.43 ns)
	'or' operation ('or_ln35_15', detector_solid/abs_solid_detector.cpp:35) [152]  (0 ns)
	'and' operation ('and_ln35_7', detector_solid/abs_solid_detector.cpp:35) [153]  (0.978 ns)
	blocking operation 5.43 ns on control path)

 <State 26>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413) to 'find_region' [156]  (14.1 ns)

 <State 27>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('error', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413) with incoming values : ('tmp_23', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413) [162]  (1.59 ns)
	'phi' operation ('error', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413) with incoming values : ('tmp_23', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413) [162]  (0 ns)

 <State 28>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('error', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413) with incoming values : ('tmp_23', detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413) [162]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
