Configuration
-------------
buffers:
   eff addr: 2
    fp adds: 3
    fp muls: 3
       ints: 2
    reorder: 5

latencies:
   fp add: 2
   fp sub: 2
   fp mul: 5
   fp div: 10


                    Pipeline Simulation
-----------------------------------------------------------
                                      Memory Writes
     Instruction      Issues Executes  Read  Result Commits
--------------------- ------ -------- ------ ------ -------
L.S   F6,32(R2):0          1   2 -  2      3      4       5
L.S   F2,48(R2):0          2   3 -  3      4      5       6
MUL.S F0,F2,F4             3   6 - 10            11      12
SUB.S F8,F6,F2             4   6 -  7             8      13
DIV.S F10,F0,F6            5  12 - 21            22      23
ADD.S F6,F8,F2             6   9 - 10            12      24


Delays
------
reorder buffer delays: 0
reservation station delays: 0
data memory conflict delays: 0
true dependence delays: 11
