#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Jun  8 23:04:22 2016
# Process ID: 23302
# Current directory: /home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.runs/synth_1
# Command line: vivado -log timing_signal_generator.vds -mode batch -messageDb vivado.pb -notrace -source timing_signal_generator.tcl
# Log file: /home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.runs/synth_1/timing_signal_generator.vds
# Journal file: /home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source timing_signal_generator.tcl -notrace
Command: synth_design -top timing_signal_generator -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23495 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1045.020 ; gain = 154.078 ; free physical = 2976 ; free virtual = 13614
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'timing_signal_generator' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/timing_signal_generator.v:26]
	Parameter CYCLE bound to: 250 - type: integer 
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_generator' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/clock_generator.v:23]
	Parameter CYCLE bound to: 250 - type: integer 
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'signal_source' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/signal_source.v:23]
	Parameter CYCLE bound to: 250 - type: integer 
WARNING: [Synth 8-85] always block has no event control specified [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/signal_source.v:33]
INFO: [Synth 8-256] done synthesizing module 'signal_source' (1#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/signal_source.v:23]
INFO: [Synth 8-638] synthesizing module 'binary_counter' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/binary_counter.v:23]
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'binary_counter' (2#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/binary_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (3#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/clock_generator.v:23]
INFO: [Synth 8-638] synthesizing module 'timing_signal' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/timing_signal.v:23]
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'D_ff' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/D_ff.v:23]
	Parameter LEN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'D_ff' (4#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/D_ff.v:23]
INFO: [Synth 8-638] synthesizing module 'rotate_shift_register' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/rotate_shift_register.v:23]
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate_shift_register' (5#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/rotate_shift_register.v:23]
INFO: [Synth 8-256] done synthesizing module 'timing_signal' (6#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/timing_signal.v:23]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/control_unit.v:23]
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_unit' (7#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'timing_signal_generator' (8#1) [/home/sabertazimi/gitrepo/hust-lab/digitalLogic/timingSignalGenerator/timingSignalGenerator.srcs/sources_1/new/timing_signal_generator.v:26]
WARNING: [Synth 8-3331] design timing_signal_generator has unconnected port power[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.457 ; gain = 194.516 ; free physical = 2934 ; free virtual = 13574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.457 ; gain = 194.516 ; free physical = 2934 ; free virtual = 13574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.461 ; gain = 202.520 ; free physical = 2934 ; free virtual = 13574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.469 ; gain = 210.527 ; free physical = 2926 ; free virtual = 13566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module binary_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module D_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rotate_shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.477 ; gain = 292.535 ; free physical = 2830 ; free virtual = 13485
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design timing_signal_generator has unconnected port power[3]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1191.484 ; gain = 300.543 ; free physical = 2822 ; free virtual = 13477
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1191.484 ; gain = 300.543 ; free physical = 2822 ; free virtual = 13477

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SIG/ROTATE/Q_reg[0]) is unused and will be removed from module timing_signal_generator.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2804 ; free virtual = 13461
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2804 ; free virtual = 13461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2804 ; free virtual = 13461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2804 ; free virtual = 13461
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2804 ; free virtual = 13461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2804 ; free virtual = 13461
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2803 ; free virtual = 13460
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2803 ; free virtual = 13460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2803 ; free virtual = 13460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2803 ; free virtual = 13460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2803 ; free virtual = 13460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2803 ; free virtual = 13460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     4|
|3     |LUT3 |     5|
|4     |LUT4 |     2|
|5     |LUT6 |     1|
|6     |FDCE |     3|
|7     |FDPE |     2|
|8     |FDRE |     4|
|9     |IBUF |     6|
|10    |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+------------+----------------------+------+
|      |Instance    |Module                |Cells |
+------+------------+----------------------+------+
|1     |top         |                      |    34|
|2     |  CLK       |clock_generator       |    12|
|3     |    DIVIDER |binary_counter        |    12|
|4     |  SIG       |timing_signal         |     5|
|5     |    D       |D_ff_0                |     2|
|6     |    ROTATE  |rotate_shift_register |     3|
|7     |  UNIT      |control_unit          |     6|
|8     |    D       |D_ff                  |     2|
+------+------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.508 ; gain = 317.566 ; free physical = 2803 ; free virtual = 13460
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.508 ; gain = 230.484 ; free physical = 2803 ; free virtual = 13460
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.516 ; gain = 317.574 ; free physical = 2803 ; free virtual = 13460
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.324 ; gain = 367.887 ; free physical = 2717 ; free virtual = 13396
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1365.340 ; gain = 0.000 ; free physical = 2716 ; free virtual = 13396
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 23:04:44 2016...
