Clock-gated reset synchronization circuit