# ROLLMIPS-1

Regularly Operating Logicaly Logic MIPS Processor


This is an implementation of a single cycle MIPS processor.
It can currently execute following instructions:
* add
* sub
* and
* or
* slt
* nor
* beq
* bne
* addi
* sw
* lw

![processor](https://dl.dropboxusercontent.com/u/16037101/rollmips.png)
