# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../task3.srcs/sources_1/new/echo_analyzer.vhd" \
"../../../../task3.srcs/sim_1/new/task3_test.vhd" \

# Do not sort compile order
nosort
