-------------------------------------------------------------

scalar is: 0x020FFE0FFFFFF00FFFE0001FFFF0003E000FFF8000
5b7fff5a06250ebc5f615bd6b4b844de05e0244a4
2193ca5ac7fa701f6b4a0d9e7e273c8c37615227c

C:\HardwareAcceleratedECC-PointMultiplication\ScalarMultiplication\RTL-src\HardwareAcceleratedECC-PointMultiplication\solution1\sim\verilog>set PATH= 

C:\HardwareAcceleratedECC-PointMultiplication\ScalarMultiplication\RTL-src\HardwareAcceleratedECC-PointMultiplication\solution1\sim\verilog>call D:/vitis/xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_Radix2wECC_top glbl -Oenable_linking_all_libraries  -prj Radix2wECC.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s Radix2wECC  
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vitis/xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Radix2wECC_top glbl -Oenable_linking_all_libraries -prj Radix2wECC.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s Radix2wECC 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Radix2wECC_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_add_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_add_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_inv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_buff1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_buff1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi_read
INFO: [VRFC 10-2458] undeclared symbol buf_data_nvalid, assumed default net type wire [C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_gmem_m_axi.v:1652]
INFO: [VRFC 10-311] analyzing module Radix2wECC_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_point_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC_values_x_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Radix2wECC_values_x_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.Radix2wECC_values_x_V_RAM_AUTO_1...
Compiling module xil_defaultlib.Radix2wECC_buff1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.Radix2wECC_flow_control_loop_pip...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_1
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_2
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_3
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_bf_inv_Pipeline_VITIS...
Compiling module xil_defaultlib.Radix2wECC_bf_inv_Pipeline_VITIS...
Compiling module xil_defaultlib.Radix2wECC_bf_inv_Pipeline_VITIS...
Compiling module xil_defaultlib.Radix2wECC_bf_inv_Pipeline_VITIS...
Compiling module xil_defaultlib.Radix2wECC_bf_inv
Compiling module xil_defaultlib.Radix2wECC_bf_mult_2_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_bf_mult_2_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_bf_mult_2
Compiling module xil_defaultlib.Radix2wECC_bf_mult_1_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_bf_mult_1_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_bf_mult_1
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_point_add_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_point_add_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_bf_add_1
Compiling module xil_defaultlib.Radix2wECC_bf_mult_Pipeline_VITI...
Compiling module xil_defaultlib.Radix2wECC_bf_mult_Pipeline_VITI...
Compiling module xil_defaultlib.Radix2wECC_bf_mult
Compiling module xil_defaultlib.Radix2wECC_point_add_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_point_add_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_point_add_Pipeline_VI...
Compiling module xil_defaultlib.Radix2wECC_point_add
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_V...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_1...
Compiling module xil_defaultlib.Radix2wECC_Radix2wECC_Pipeline_1...
Compiling module xil_defaultlib.Radix2wECC_control_s_axi
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_buffer(DAT...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_fifo(DEPTH...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_write(NUM_...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_buffer(DAT...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_read(NUM_R...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi_throttle(A...
Compiling module xil_defaultlib.Radix2wECC_gmem_m_axi(NUM_READ_O...
Compiling module xil_defaultlib.Radix2wECC
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=86)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_Radix2wECC_top
Compiling module work.glbl
Built simulation snapshot Radix2wECC

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Radix2wECC/xsim_script.tcl
# xsim {Radix2wECC} -autoloadwcfg -tclbatch {Radix2wECC.tcl}
Time resolution is 1 ps
source Radix2wECC.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 0 / 1 [n/a] @ "100000145000"
// RTL Simulation : 0 / 1 [n/a] @ "200000155000"
// RTL Simulation : 1 / 1 [n/a] @ "226483445000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 226483505 ns : File "C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/sim/verilog/Radix2wECC.autotb.v" Line 436
run: Time (s): cpu = 00:00:01 ; elapsed = 00:34:48 . Memory (MB): peak = 1147.879 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 977324 KB (Peak: 977324 KB), Simulation CPU Usage: 2055499 ms
INFO: [Common 17-206] Exiting xsim at Thu Dec 26 19:19:20 2024...
-------------------------------------------------------------

5b7fff5a06250ebc5f615bd6b4b844de05e0244a4
2193ca5ac7fa701f6b4a0d9e7e273c8c37615227c
