# Week 1 Task

Establish UART Communication with Basys3 FPGA by writing a Python wrapper. Prove data transmission using a simple implementation of an adder circuit. </br>

## Important Files:
- Verilog Codes (topmodule.v, RxUART.v, TxUART.v)
- Constraint File (constraint_adder.xdc)
- Python Wrapper (SerialSendReceive.py)
- Week 1 Report explaining the task and codes
- [Week 1 Task Demonstration Video](https://drive.google.com/file/d/1i-r7X0kJSB9Mibeq6efwSI7RElYPJJvN/view?usp=sharing##)

## References:
- [UART Communication on Basys 3, FPGA Dev Board Powered by Xilinx Artix 7 Part I](https://www.instructables.com/UART-Communication-on-Basys-3-FPGA-Dev-Board-Power/)
- [UART Communication on Basys 3, FPGA Dev Board Powered by Xilinx Artix 7 Part II](https://www.instructables.com/UART-Communication-on-Basys-3-FPGA-Dev-Board-Power-1/)
- [Shubhayu Das - UART RX and TX cores](https://github.com/Shubhayu-Das/UART-basys3)
- [#15 Part 1: UART-TxD Serial Communication using an FPGA Board | Verilog ➟ Step-by-Step Instructions](https://www.youtube.com/watch?v=Fms2Qwkbu1g)
- [#22 Part 2: UART-RxD Serial Communication using an FPGA Board ➟ Step-by-Step Instructions](https://www.youtube.com/watch?v=XpfEHPg5AxU)
