###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 19:33:18 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.356
- Arrival Time                  2.042
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.314 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.314 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.314 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.447 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.577 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.634 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.676 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.714 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.769 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    0.837 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    0.909 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    0.964 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.023 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.076 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.130 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.190 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.250 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.328 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.380 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.432 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.487 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.542 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.598 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.649 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.701 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.781 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    1.846 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    1.922 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    1.979 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.049 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.809 |    2.122 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.062 |   1.871 |    2.184 | 
     | U653                   | B ^ -> Y v   | OAI21X1 | 0.225 | 0.035 |   1.905 |    2.219 | 
     | U654                   | C v -> Y ^   | AOI21X1 | 0.057 | 0.094 |   1.999 |    2.313 | 
     | U323                   | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   2.042 |    2.356 | 
     | \burst_addr_d_reg[31]  | D ^          | DFFSR   | 0.022 | 0.000 |   2.042 |    2.356 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.314 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.314 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.942
= Slack Time                    0.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.362 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.362 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.362 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.495 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.626 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.682 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.724 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.762 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.818 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    0.885 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    0.958 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.013 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.072 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.124 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.178 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.238 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.298 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.376 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.428 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.480 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.174 |    1.536 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.590 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.647 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.697 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.749 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.830 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    1.894 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    1.971 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.027 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.097 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.809 |    2.171 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.062 |   1.871 |    2.233 | 
     | U375                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.046 |   1.917 |    2.279 | 
     | U374                   | A ^ -> Y v   | INVX1   | 0.015 | 0.025 |   1.942 |    2.304 | 
     | \burst_addr_d_reg[30]  | D v          | DFFSR   | 0.015 | 0.000 |   1.942 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.362 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.362 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.362 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.362 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.907
= Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.397 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.397 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.397 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.531 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.661 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.717 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.759 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.798 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.853 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    0.920 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    0.993 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.048 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.107 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.159 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.214 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.273 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.334 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.412 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.463 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.515 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.571 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.626 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.682 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.733 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.784 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.865 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    1.930 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.006 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.063 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.132 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.809 |    2.206 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.062 |   1.871 |    2.268 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.021 | 0.036 |   1.907 |    2.304 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.021 | 0.000 |   1.907 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.398 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.398 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.398 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.398 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.825
= Slack Time                    0.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.479 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.479 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.479 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.612 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.743 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.799 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.841 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.879 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.934 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.002 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.074 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.129 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.188 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.241 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.295 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.355 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.415 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.493 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.545 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.597 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.652 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.707 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.763 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.814 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.866 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.947 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.011 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.088 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.144 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.214 | 
     | U371                   | A ^ -> Y ^   | OR2X2   | 0.044 | 0.056 |   1.791 |    2.270 | 
     | U370                   | A ^ -> Y v   | INVX1   | 0.023 | 0.035 |   1.825 |    2.304 | 
     | \burst_addr_d_reg[28]  | D v          | DFFSR   | 0.023 | 0.000 |   1.825 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.479 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.479 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.479 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.479 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.786
= Slack Time                    0.518
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.518 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.518 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.518 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.657 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.732 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.779 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    0.811 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    0.860 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    0.869 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.073 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.273 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.358 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.488 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.036 |    1.555 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.222 |    1.740 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.368 |    1.886 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.458 |    1.977 | 
     | \intadd_0/U3                   | C v -> YC v  | FAX1    | 0.038 | 0.090 |   1.548 |    2.066 | 
     | \intadd_0/U2                   | C v -> YC v  | FAX1    | 0.041 | 0.093 |   1.641 |    2.159 | 
     | U547                           | A v -> Y ^   | XOR2X1  | 0.073 | 0.059 |   1.699 |    2.218 | 
     | U548                           | A ^ -> Y ^   | XNOR2X1 | 0.056 | 0.054 |   1.754 |    2.272 | 
     | U549                           | B ^ -> Y v   | MUX2X1  | 0.021 | 0.032 |   1.786 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.021 | 0.000 |   1.786 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.518 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.518 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.518 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.518 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.735
= Slack Time                    0.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.569 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.569 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.569 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.702 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.832 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.889 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.931 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.969 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.024 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.092 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.164 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.219 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.278 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.331 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.385 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.445 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.505 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.583 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.635 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.687 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.742 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.797 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.853 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.904 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.956 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    2.036 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.101 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.178 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.234 | 
     | U369                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.045 |   1.710 |    2.279 | 
     | U368                   | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   1.735 |    2.304 | 
     | \burst_addr_d_reg[27]  | D v          | DFFSR   | 0.014 | 0.000 |   1.735 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.569 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.719
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.585 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.585 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.585 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.723 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.799 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.846 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    0.878 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    0.926 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    0.936 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.140 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.339 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.425 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.554 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.036 |    1.621 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.221 |    1.806 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.367 |    1.952 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.458 |    2.043 | 
     | \intadd_0/U3                   | C v -> YC v  | FAX1    | 0.038 | 0.090 |   1.548 |    2.133 | 
     | \intadd_0/U2                   | C v -> YS v  | FAX1    | 0.013 | 0.083 |   1.631 |    2.216 | 
     | U540                           | B v -> Y ^   | MUX2X1  | 0.051 | 0.054 |   1.685 |    2.270 | 
     | U541                           | A ^ -> Y v   | INVX1   | 0.020 | 0.034 |   1.719 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.020 | 0.000 |   1.719 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.585 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.585 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.585 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.585 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.311
- Arrival Time                  1.704
= Slack Time                    0.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.607 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.607 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.607 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.745 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.821 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.868 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    0.900 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    0.948 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    0.957 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.161 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.361 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.446 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.576 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.036 |    1.643 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.221 |    1.828 | 
     | U539                           | C v -> Y ^   | AOI21X1 | 0.045 | 0.095 |   1.317 |    1.924 | 
     | U452                           | A ^ -> Y ^   | BUFX2   | 0.168 | 0.135 |   1.452 |    2.058 | 
     | U451                           | A ^ -> Y v   | INVX1   | 0.024 | 0.080 |   1.531 |    2.138 | 
     | U379                           | A v -> Y v   | AND2X2  | 0.007 | 0.039 |   1.571 |    2.177 | 
     | U378                           | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   1.575 |    2.182 | 
     | U546                           | C ^ -> Y v   | OAI21X1 | 0.146 | 0.129 |   1.704 |    2.311 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.146 | 0.000 |   1.704 |    2.311 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.607 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.607 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.607 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.607 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.685
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.619 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.619 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.619 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.752 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.882 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.939 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.981 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.019 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.074 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.142 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.214 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.269 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.328 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.381 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.435 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.495 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.555 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.633 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.685 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.737 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.792 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.847 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.903 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.954 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    2.006 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    2.086 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.151 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.228 | 
     | U367                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.048 |   1.657 |    2.276 | 
     | U366                   | A ^ -> Y v   | INVX1   | 0.020 | 0.028 |   1.685 |    2.304 | 
     | \burst_addr_d_reg[26]  | D v          | DFFSR   | 0.020 | 0.000 |   1.685 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.619 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.619 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.619 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.619 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.673
= Slack Time                    0.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.631 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.631 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.631 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.769 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.845 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.892 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    0.924 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    0.972 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    0.982 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.186 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.385 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.471 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.600 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.037 |    1.668 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.222 |    1.853 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.368 |    1.999 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.458 |    2.089 | 
     | \intadd_0/U3                   | C v -> YS v  | FAX1    | 0.047 | 0.108 |   1.566 |    2.197 | 
     | U542                           | B v -> Y ^   | MUX2X1  | 0.061 | 0.069 |   1.635 |    2.266 | 
     | U543                           | A ^ -> Y v   | INVX1   | 0.021 | 0.038 |   1.673 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.021 | 0.000 |   1.673 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.631 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.631 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.631 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.631 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.608
= Slack Time                    0.696
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.696 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.696 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.696 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.829 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.960 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.016 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.058 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.096 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.152 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.219 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.292 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.347 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.406 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.458 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.512 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.572 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.632 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.710 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.762 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.814 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.870 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.924 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.981 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    2.031 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    2.083 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    2.164 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.229 | 
     | U365                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.047 |   1.579 |    2.276 | 
     | U364                   | A ^ -> Y v   | INVX1   | 0.019 | 0.028 |   1.608 |    2.304 | 
     | \burst_addr_d_reg[25]  | D v          | DFFSR   | 0.019 | 0.000 |   1.608 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.696 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.696 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.696 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.696 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.591
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.713 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.713 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.713 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.851 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.926 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.974 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.006 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.054 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.063 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.267 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.467 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.552 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.682 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    1.752 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    1.818 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    1.894 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.225 |    1.938 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.261 |    1.974 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.312 |    2.025 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.415 |    2.128 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.476 |    2.189 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.518 |    2.231 | 
     | U672                           | C v -> Y ^   | OAI21X1 | 0.055 | 0.038 |   1.556 |    2.269 | 
     | U673                           | A ^ -> Y v   | INVX1   | 0.019 | 0.035 |   1.591 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.019 | 0.000 |   1.591 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.713 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.713 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.713 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.713 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.584
= Slack Time                    0.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.723 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.723 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.723 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.862 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.937 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.984 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.016 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.064 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.074 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.278 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.477 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.563 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.692 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    1.763 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    1.828 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    1.905 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.225 |    1.948 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.261 |    1.985 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.312 |    2.036 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.415 |    2.138 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.476 |    2.200 | 
     | U398                           | A ^ -> Y ^   | AND2X2  | 0.024 | 0.043 |   1.519 |    2.242 | 
     | U397                           | A ^ -> Y v   | INVX1   | 0.020 | 0.026 |   1.545 |    2.268 | 
     | U676                           | S v -> Y v   | MUX2X1  | 0.081 | 0.039 |   1.584 |    2.307 | 
     | \wchrsp_fifo/r_ptr_reg[4]      | D v          | DFFSR   | 0.081 | 0.000 |   1.584 |    2.307 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.723 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.723 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.723 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.723 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.564
= Slack Time                    0.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.740 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.740 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.740 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.878 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.954 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    1.001 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.033 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.081 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.091 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.295 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.494 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.580 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.709 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.037 |    1.776 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.222 |    1.962 | 
     | U539                           | C v -> Y ^   | AOI21X1 | 0.045 | 0.095 |   1.317 |    2.057 | 
     | U452                           | A ^ -> Y ^   | BUFX2   | 0.168 | 0.135 |   1.452 |    2.192 | 
     | U544                           | S ^ -> Y ^   | MUX2X1  | 0.054 | 0.075 |   1.527 |    2.266 | 
     | U545                           | A ^ -> Y v   | INVX1   | 0.023 | 0.038 |   1.564 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.023 | 0.000 |   1.564 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.740 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.740 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.740 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.740 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.351
- Arrival Time                  1.602
= Slack Time                    0.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.749 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.749 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.749 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.887 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.963 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    1.010 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.042 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.090 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.099 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.303 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.503 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.588 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.718 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    1.788 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    1.854 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    1.930 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.225 |    1.974 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.261 |    2.010 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.312 |    2.061 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.415 |    2.164 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.476 |    2.225 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.518 |    2.267 | 
     | U674                           | B v -> Y ^   | MUX2X1  | 0.088 | 0.083 |   1.602 |    2.351 | 
     | \wchrsp_fifo/r_ptr_reg[3]      | D ^          | DFFSR   | 0.088 | 0.000 |   1.602 |    2.351 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.749 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.749 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.749 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.544
= Slack Time                    0.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.761 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.761 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.761 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.894 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.024 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.080 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.122 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.161 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.216 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.283 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.356 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.411 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.470 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.523 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.577 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.636 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.697 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.775 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.826 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.878 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.934 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.989 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    2.045 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    2.096 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    2.147 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    2.228 | 
     | U363                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.049 |   1.516 |    2.277 | 
     | U362                   | A ^ -> Y v   | INVX1   | 0.018 | 0.027 |   1.543 |    2.304 | 
     | \burst_addr_d_reg[24]  | D v          | DFFSR   | 0.018 | 0.000 |   1.544 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.761 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.761 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.515
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.789 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.789 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.789 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.928 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    1.003 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    1.050 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.082 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.130 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.140 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.344 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.543 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.629 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.758 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.037 |    1.826 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.222 |    2.011 | 
     | U539                           | C v -> Y ^   | AOI21X1 | 0.045 | 0.095 |   1.317 |    2.106 | 
     | U452                           | A ^ -> Y ^   | BUFX2   | 0.168 | 0.135 |   1.452 |    2.241 | 
     | U550                           | A ^ -> Y v   | XNOR2X1 | 0.028 | 0.064 |   1.515 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.028 | 0.000 |   1.515 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.789 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.513
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.790 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.790 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.790 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.929 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    1.004 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    1.051 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.083 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.132 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.141 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.345 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.545 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.630 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.760 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    1.830 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    1.896 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    1.972 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.225 |    2.016 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.261 |    2.052 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.312 |    2.103 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.415 |    2.206 | 
     | U671                           | C ^ -> Y v   | AOI21X1 | 0.027 | 0.059 |   1.474 |    2.264 | 
     | U324                           | A v -> Y v   | BUFX2   | 0.009 | 0.039 |   1.513 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[1]      | D v          | DFFSR   | 0.009 | 0.000 |   1.513 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.791 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.791 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.791 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.791 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.463
= Slack Time                    0.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.842 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.842 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.842 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.975 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.105 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.161 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.203 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.242 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.456 |    1.297 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.365 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.596 |    1.437 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.651 |    1.492 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.710 |    1.551 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.604 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.658 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.718 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.778 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.856 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.908 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.960 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.174 |    2.015 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    2.070 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    2.126 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    2.177 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    2.229 | 
     | U361                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.045 |   1.432 |    2.274 | 
     | U360                   | A ^ -> Y v   | INVX1   | 0.022 | 0.030 |   1.463 |    2.304 | 
     | \burst_addr_d_reg[23]  | D v          | DFFSR   | 0.022 | 0.000 |   1.463 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.842 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.842 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.842 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.842 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.429
= Slack Time                    0.875
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.875 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.875 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.875 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q v | DFFSR   | 0.013 | 0.128 |   0.128 |    1.004 | 
     | U508                   | A v -> Y v   | BUFX2   | 0.091 | 0.097 |   0.225 |    1.101 | 
     | U628                   | B v -> Y ^   | NAND3X1 | 0.058 | 0.075 |   0.300 |    1.175 | 
     | U417                   | A ^ -> Y ^   | BUFX2   | 0.025 | 0.045 |   0.346 |    1.221 | 
     | U257                   | A ^ -> Y ^   | OR2X2   | 0.050 | 0.039 |   0.384 |    1.260 | 
     | U431                   | A ^ -> Y v   | INVX1   | 0.055 | 0.058 |   0.442 |    1.317 | 
     | U231                   | A v -> Y v   | AND2X2  | 0.041 | 0.068 |   0.510 |    1.385 | 
     | U256                   | A v -> Y v   | AND2X2  | 0.045 | 0.068 |   0.577 |    1.453 | 
     | U255                   | A v -> Y v   | AND2X2  | 0.027 | 0.056 |   0.634 |    1.509 | 
     | U254                   | A v -> Y v   | AND2X2  | 0.026 | 0.055 |   0.689 |    1.564 | 
     | U253                   | A v -> Y v   | AND2X2  | 0.028 | 0.050 |   0.739 |    1.614 | 
     | U252                   | A v -> Y v   | AND2X2  | 0.030 | 0.052 |   0.790 |    1.665 | 
     | U251                   | A v -> Y v   | AND2X2  | 0.035 | 0.056 |   0.846 |    1.722 | 
     | U250                   | A v -> Y v   | AND2X2  | 0.040 | 0.057 |   0.904 |    1.779 | 
     | U249                   | A v -> Y v   | AND2X2  | 0.054 | 0.072 |   0.975 |    1.850 | 
     | U248                   | A v -> Y v   | AND2X2  | 0.022 | 0.056 |   1.031 |    1.906 | 
     | U247                   | A v -> Y v   | AND2X2  | 0.035 | 0.049 |   1.080 |    1.955 | 
     | U246                   | A v -> Y v   | AND2X2  | 0.034 | 0.054 |   1.134 |    2.010 | 
     | U245                   | A v -> Y v   | AND2X2  | 0.050 | 0.053 |   1.188 |    2.063 | 
     | U244                   | A v -> Y v   | AND2X2  | 0.033 | 0.059 |   1.246 |    2.121 | 
     | U644                   | A v -> Y ^   | OAI21X1 | 0.171 | 0.067 |   1.313 |    2.189 | 
     | U359                   | B ^ -> Y ^   | OR2X2   | 0.050 | 0.079 |   1.392 |    2.268 | 
     | U358                   | A ^ -> Y v   | INVX1   | 0.023 | 0.037 |   1.429 |    2.304 | 
     | \burst_addr_d_reg[22]  | D v          | DFFSR   | 0.023 | 0.000 |   1.429 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.875 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.875 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.875 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.875 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.366
= Slack Time                    0.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.939 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.939 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.939 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.072 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.202 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.258 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.300 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.339 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.456 |    1.394 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.462 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.596 |    1.534 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.651 |    1.589 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.710 |    1.648 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.701 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.755 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.815 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.875 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.953 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    2.005 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    2.057 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.174 |    2.112 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    2.167 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    2.223 | 
     | U357                   | A ^ -> Y ^   | OR2X2   | 0.038 | 0.048 |   1.333 |    2.271 | 
     | U356                   | A ^ -> Y v   | INVX1   | 0.023 | 0.033 |   1.366 |    2.304 | 
     | \burst_addr_d_reg[21]  | D v          | DFFSR   | 0.023 | 0.000 |   1.366 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.939 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.939 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.306
- Arrival Time                  1.327
= Slack Time                    0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.978 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.978 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.111 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.242 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.298 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.340 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.378 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.434 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.501 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.574 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.629 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.688 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.740 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.794 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.854 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.914 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.992 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    2.044 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    2.096 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    2.152 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    2.206 | 
     | U355                   | A ^ -> Y ^   | OR2X2   | 0.037 | 0.048 |   1.276 |    2.255 | 
     | U354                   | A ^ -> Y v   | INVX1   | 0.050 | 0.050 |   1.327 |    2.305 | 
     | \burst_addr_d_reg[20]  | D v          | DFFSR   | 0.050 | 0.001 |   1.327 |    2.306 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.978 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.978 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.322
= Slack Time                    0.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.985 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.985 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.143 |   0.143 |    1.128 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.226 |    1.211 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.284 |    1.269 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.305 |    1.290 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.361 |    1.346 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.407 |    1.392 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.514 |    1.499 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.048 |   0.562 |    1.547 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.046 | 0.047 |   0.609 |    1.594 | 
     | U513                            | A v -> Y v   | AND2X2  | 0.190 | 0.127 |   0.736 |    1.721 | 
     | \intadd_1/U5                    | C v -> YC v  | FAX1    | 0.052 | 0.142 |   0.878 |    1.863 | 
     | \intadd_1/U4                    | C v -> YC v  | FAX1    | 0.035 | 0.090 |   0.968 |    1.953 | 
     | \intadd_1/U3                    | C v -> YC v  | FAX1    | 0.045 | 0.095 |   1.063 |    2.048 | 
     | \intadd_1/U2                    | C v -> YC v  | FAX1    | 0.048 | 0.099 |   1.162 |    2.147 | 
     | U532                            | A v -> Y ^   | XOR2X1  | 0.072 | 0.059 |   1.221 |    2.206 | 
     | U533                            | A ^ -> Y ^   | XNOR2X1 | 0.059 | 0.059 |   1.280 |    2.265 | 
     | U534                            | A ^ -> Y v   | MUX2X1  | 0.068 | 0.042 |   1.321 |    2.306 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.068 | 0.000 |   1.322 |    2.307 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.985 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.985 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.349
- Arrival Time                  1.333
= Slack Time                    1.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.015 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.015 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.015 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.143 |   0.143 |    1.158 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.226 |    1.242 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.284 |    1.299 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.305 |    1.321 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.361 |    1.377 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.407 |    1.422 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.514 |    1.530 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.048 |   0.562 |    1.578 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.046 | 0.047 |   0.609 |    1.624 | 
     | U513                            | A v -> Y v   | AND2X2  | 0.190 | 0.127 |   0.736 |    1.751 | 
     | \intadd_1/U5                    | C v -> YC v  | FAX1    | 0.052 | 0.142 |   0.878 |    1.893 | 
     | \intadd_1/U4                    | C v -> YC v  | FAX1    | 0.035 | 0.090 |   0.968 |    1.984 | 
     | \intadd_1/U3                    | C v -> YC v  | FAX1    | 0.045 | 0.095 |   1.063 |    2.078 | 
     | \intadd_1/U2                    | C v -> YS ^  | FAX1    | 0.043 | 0.088 |   1.151 |    2.166 | 
     | U377                            | B ^ -> Y ^   | AND2X2  | 0.105 | 0.040 |   1.191 |    2.206 | 
     | U376                            | A ^ -> Y v   | INVX1   | 0.025 | 0.056 |   1.246 |    2.262 | 
     | U531                            | C v -> Y ^   | OAI21X1 | 0.119 | 0.086 |   1.332 |    2.347 | 
     | \wchaddr_fifo/depth_left_reg[4] | D ^          | DFFSR   | 0.119 | 0.001 |   1.333 |    2.349 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.015 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.015 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.015 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.015 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.260
= Slack Time                    1.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.045 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.045 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.045 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.178 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.309 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.365 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.407 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.445 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.456 |    1.501 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.568 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.641 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.696 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.710 |    1.755 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.807 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.861 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.921 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.981 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    2.059 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    2.111 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    2.163 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.174 |    2.219 | 
     | U353                   | A ^ -> Y ^   | OR2X2   | 0.038 | 0.048 |   1.222 |    2.267 | 
     | U352                   | A ^ -> Y v   | INVX1   | 0.031 | 0.038 |   1.259 |    2.305 | 
     | \burst_addr_d_reg[19]  | D v          | DFFSR   | 0.031 | 0.000 |   1.260 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.045 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.045 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.045 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.045 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.243
= Slack Time                    1.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.061 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.061 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.061 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.135 |   0.135 |    1.196 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.203 |    1.264 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.261 |    1.322 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.267 |    1.328 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.311 |    1.372 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.356 |    1.417 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.480 |    1.541 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.543 |    1.604 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.590 |    1.651 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.758 |    1.819 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.839 |    1.900 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.084 |    2.145 | 
     | U525                            | S ^ -> Y ^   | MUX2X1  | 0.077 | 0.115 |   1.199 |    2.260 | 
     | U526                            | A ^ -> Y v   | INVX1   | 0.022 | 0.044 |   1.243 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.022 | 0.000 |   1.243 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.061 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.061 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.061 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.061 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[0] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.226
= Slack Time                    1.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.079 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.079 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.079 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    1.217 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    1.293 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    1.340 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.372 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.420 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.429 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.633 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.833 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.918 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    2.048 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    2.118 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    2.184 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    2.260 | 
     | U559                           | A ^ -> Y v   | XOR2X1  | 0.026 | 0.044 |   1.226 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[0]      | D v          | DFFSR   | 0.026 | 0.000 |   1.226 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.079 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.079 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.079 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.079 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.223
= Slack Time                    1.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.081 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.081 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.081 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.135 |   0.135 |    1.215 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.203 |    1.284 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.261 |    1.341 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.267 |    1.347 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.311 |    1.391 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.356 |    1.436 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.480 |    1.560 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.543 |    1.624 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.590 |    1.671 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.758 |    1.838 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.839 |    1.919 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.084 |    2.165 | 
     | U528                            | S ^ -> Y ^   | MUX2X1  | 0.063 | 0.106 |   1.191 |    2.271 | 
     | U529                            | A ^ -> Y v   | INVX1   | 0.012 | 0.033 |   1.223 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.012 | 0.000 |   1.223 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.081 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.081 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.081 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.081 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.216
= Slack Time                    1.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.089 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.089 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.089 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.135 |   0.135 |    1.224 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.203 |    1.292 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.261 |    1.350 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.267 |    1.355 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.311 |    1.399 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.356 |    1.445 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.480 |    1.568 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.543 |    1.632 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.590 |    1.679 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.758 |    1.847 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.839 |    1.928 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.084 |    2.173 | 
     | U523                            | S ^ -> Y ^   | MUX2X1  | 0.048 | 0.096 |   1.180 |    2.269 | 
     | U524                            | A ^ -> Y v   | INVX1   | 0.023 | 0.035 |   1.215 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.023 | 0.000 |   1.216 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.089 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.089 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.089 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.089 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.209
= Slack Time                    1.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.095 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.095 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.095 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.229 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.359 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.415 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.457 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.496 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.551 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.618 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.691 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.746 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.805 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.857 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.912 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.971 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    2.032 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    2.110 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    2.161 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    2.213 | 
     | U351                   | A ^ -> Y ^   | OR2X2   | 0.048 | 0.056 |   1.174 |    2.270 | 
     | U350                   | A ^ -> Y v   | INVX1   | 0.021 | 0.034 |   1.209 |    2.304 | 
     | \burst_addr_d_reg[18]  | D v          | DFFSR   | 0.021 | 0.000 |   1.209 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.096 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.096 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.201
= Slack Time                    1.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.106 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.106 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.106 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.135 |   0.135 |    1.241 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.203 |    1.309 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.261 |    1.367 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.267 |    1.373 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.311 |    1.417 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.356 |    1.462 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.480 |    1.586 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.543 |    1.649 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.590 |    1.696 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.758 |    1.864 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.839 |    1.945 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.084 |    2.190 | 
     | U527                            | A ^ -> Y v   | XOR2X1  | 0.077 | 0.117 |   1.201 |    2.307 | 
     | \wchaddr_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.077 | 0.000 |   1.201 |    2.307 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.106 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.106 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.106 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.190
= Slack Time                    1.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.118 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.118 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.118 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR  | 0.023 | 0.138 |   0.138 |    1.257 | 
     | U445                           | A ^ -> Y ^   | BUFX2  | 0.071 | 0.075 |   0.214 |    1.332 | 
     | U314                           | A ^ -> Y ^   | OR2X2  | 0.020 | 0.047 |   0.261 |    1.379 | 
     | U313                           | A ^ -> Y v   | INVX1  | 0.031 | 0.032 |   0.293 |    1.411 | 
     | U233                           | B v -> Y v   | AND2X2 | 0.012 | 0.048 |   0.341 |    1.459 | 
     | U462                           | A v -> Y ^   | INVX1  | 0.478 | 0.009 |   0.351 |    1.469 | 
     | U515                           | C ^ -> Y v   | NOR3X1 | 0.190 | 0.204 |   0.555 |    1.673 | 
     | U312                           | B v -> Y v   | AND2X2 | 0.051 | 0.090 |   0.644 |    1.762 | 
     | U311                           | A v -> Y ^   | INVX1  | 0.038 | 0.051 |   0.695 |    1.813 | 
     | U267                           | A ^ -> Y ^   | AND2X2 | 0.044 | 0.054 |   0.749 |    1.867 | 
     | U448                           | A ^ -> Y v   | INVX1  | 0.135 | 0.111 |   0.860 |    1.978 | 
     | U554                           | C v -> Y ^   | NOR3X1 | 0.212 | 0.165 |   1.025 |    2.144 | 
     | U410                           | B ^ -> Y ^   | AND2X2 | 0.047 | 0.060 |   1.086 |    2.204 | 
     | U395                           | A ^ -> Y ^   | AND2X2 | 0.016 | 0.037 |   1.123 |    2.241 | 
     | U396                           | A ^ -> Y v   | INVX1  | 0.026 | 0.028 |   1.150 |    2.269 | 
     | U669                           | S v -> Y v   | MUX2X1 | 0.093 | 0.039 |   1.190 |    2.308 | 
     | \wchrsp_fifo/w_ptr_reg[4]      | D v          | DFFSR  | 0.093 | 0.000 |   1.190 |    2.308 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.118 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.118 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.118 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.118 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.155
= Slack Time                    1.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.148 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.148 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.148 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    1.287 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    1.362 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    1.409 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.441 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.489 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.499 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.703 | 
     | U312                           | B v -> Y v   | AND2X2  | 0.051 | 0.090 |   0.644 |    1.792 | 
     | U311                           | A v -> Y ^   | INVX1   | 0.038 | 0.051 |   0.695 |    1.843 | 
     | U267                           | A ^ -> Y ^   | AND2X2  | 0.044 | 0.054 |   0.749 |    1.897 | 
     | U448                           | A ^ -> Y v   | INVX1   | 0.135 | 0.111 |   0.860 |    2.008 | 
     | U554                           | C v -> Y ^   | NOR3X1  | 0.212 | 0.165 |   1.025 |    2.174 | 
     | U555                           | C ^ -> Y v   | AOI21X1 | 0.037 | 0.089 |   1.114 |    2.263 | 
     | U320                           | A v -> Y v   | BUFX2   | 0.010 | 0.041 |   1.155 |    2.304 | 
     | \wchrsp_fifo/w_ptr_reg[1]      | D v          | DFFSR   | 0.010 | 0.000 |   1.155 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.148 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.148 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.148 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.148 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.143
= Slack Time                    1.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.161 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.161 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.161 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.294 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.424 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.481 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.523 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.561 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.456 |    1.616 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.684 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.596 |    1.756 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.651 |    1.811 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.710 |    1.870 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.923 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.977 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    2.037 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    2.097 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    2.175 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    2.227 | 
     | U349                   | A ^ -> Y ^   | OR2X2   | 0.041 | 0.050 |   1.116 |    2.277 | 
     | U348                   | A ^ -> Y v   | INVX1   | 0.014 | 0.027 |   1.143 |    2.304 | 
     | \burst_addr_d_reg[17]  | D v          | DFFSR   | 0.014 | 0.000 |   1.143 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.161 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.161 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.161 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.161 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.097
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.353
- Arrival Time                  1.176
= Slack Time                    1.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.177 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.177 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.177 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR  | 0.023 | 0.138 |   0.138 |    1.316 | 
     | U445                           | A ^ -> Y ^   | BUFX2  | 0.071 | 0.075 |   0.214 |    1.391 | 
     | U314                           | A ^ -> Y ^   | OR2X2  | 0.020 | 0.047 |   0.261 |    1.438 | 
     | U313                           | A ^ -> Y v   | INVX1  | 0.031 | 0.032 |   0.293 |    1.470 | 
     | U233                           | B v -> Y v   | AND2X2 | 0.012 | 0.048 |   0.341 |    1.518 | 
     | U462                           | A v -> Y ^   | INVX1  | 0.478 | 0.009 |   0.351 |    1.528 | 
     | U515                           | C ^ -> Y v   | NOR3X1 | 0.190 | 0.204 |   0.555 |    1.732 | 
     | U312                           | B v -> Y v   | AND2X2 | 0.051 | 0.090 |   0.644 |    1.821 | 
     | U311                           | A v -> Y ^   | INVX1  | 0.038 | 0.051 |   0.695 |    1.872 | 
     | U267                           | A ^ -> Y ^   | AND2X2 | 0.044 | 0.054 |   0.749 |    1.926 | 
     | U448                           | A ^ -> Y v   | INVX1  | 0.135 | 0.111 |   0.860 |    2.037 | 
     | U554                           | C v -> Y ^   | NOR3X1 | 0.212 | 0.165 |   1.025 |    2.203 | 
     | U410                           | B ^ -> Y ^   | AND2X2 | 0.047 | 0.060 |   1.086 |    2.263 | 
     | U409                           | A ^ -> Y v   | INVX1  | 0.015 | 0.030 |   1.116 |    2.293 | 
     | U667                           | B v -> Y ^   | MUX2X1 | 0.060 | 0.060 |   1.176 |    2.353 | 
     | \wchrsp_fifo/w_ptr_reg[3]      | D ^          | DFFSR  | 0.060 | 0.000 |   1.176 |    2.353 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.177 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.177 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.177 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.177 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.092
= Slack Time                    1.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.212 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.212 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.212 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR  | 0.023 | 0.138 |   0.138 |    1.350 | 
     | U445                           | A ^ -> Y ^   | BUFX2  | 0.071 | 0.075 |   0.214 |    1.426 | 
     | U314                           | A ^ -> Y ^   | OR2X2  | 0.020 | 0.047 |   0.261 |    1.473 | 
     | U313                           | A ^ -> Y v   | INVX1  | 0.031 | 0.032 |   0.293 |    1.505 | 
     | U233                           | B v -> Y v   | AND2X2 | 0.012 | 0.048 |   0.341 |    1.553 | 
     | U462                           | A v -> Y ^   | INVX1  | 0.478 | 0.009 |   0.351 |    1.563 | 
     | U515                           | C ^ -> Y v   | NOR3X1 | 0.190 | 0.204 |   0.555 |    1.767 | 
     | U312                           | B v -> Y v   | AND2X2 | 0.051 | 0.090 |   0.644 |    1.856 | 
     | U311                           | A v -> Y ^   | INVX1  | 0.038 | 0.051 |   0.695 |    1.907 | 
     | U267                           | A ^ -> Y ^   | AND2X2 | 0.044 | 0.054 |   0.749 |    1.961 | 
     | U448                           | A ^ -> Y v   | INVX1  | 0.135 | 0.111 |   0.860 |    2.072 | 
     | U554                           | C v -> Y ^   | NOR3X1 | 0.212 | 0.165 |   1.025 |    2.238 | 
     | U556                           | A ^ -> Y v   | XOR2X1 | 0.028 | 0.067 |   1.092 |    2.305 | 
     | \wchrsp_fifo/w_ptr_reg[2]      | D v          | DFFSR  | 0.028 | 0.000 |   1.092 |    2.305 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.212 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.212 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.212 | 
     | \wchrsp_fifo/w_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.212 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.087
= Slack Time                    1.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.217 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.217 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.217 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.350 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    1.481 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.537 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.579 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.617 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.456 |    1.673 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.740 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.596 |    1.813 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.651 |    1.868 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.710 |    1.927 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.979 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    2.033 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    2.093 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    2.153 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    2.232 | 
     | U347                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.048 |   1.062 |    2.279 | 
     | U346                   | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   1.086 |    2.304 | 
     | \burst_addr_d_reg[16]  | D v          | DFFSR   | 0.014 | 0.000 |   1.087 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.217 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.217 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.217 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.217 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.074
= Slack Time                    1.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.230 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.230 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.230 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v | DFFSR   | 0.029 | 0.140 |   0.140 |    1.370 | 
     | U442                    | A v -> Y v   | BUFX2   | 0.039 | 0.063 |   0.203 |    1.433 | 
     | U441                    | A v -> Y ^   | INVX1   | 0.128 | 0.106 |   0.309 |    1.539 | 
     | U304                    | A ^ -> Y ^   | OR2X2   | 0.031 | 0.056 |   0.365 |    1.595 | 
     | U302                    | B ^ -> Y ^   | OR2X2   | 0.132 | 0.126 |   0.491 |    1.721 | 
     | U258                    | A ^ -> Y v   | INVX4   | 0.511 | 0.176 |   0.667 |    1.897 | 
     | U637                    | C v -> Y ^   | OAI21X1 | 0.153 | 0.287 |   0.954 |    2.184 | 
     | U345                    | B ^ -> Y ^   | OR2X2   | 0.051 | 0.079 |   1.033 |    2.263 | 
     | U344                    | A ^ -> Y v   | INVX1   | 0.029 | 0.041 |   1.074 |    2.304 | 
     | \burst_addr_d_reg[15]   | D v          | DFFSR   | 0.029 | 0.000 |   1.074 |    2.305 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.230 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.230 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.230 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.230 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.096
= Slack Time                    1.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.233 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.233 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.233 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.150 |   0.150 |    1.383 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.224 |    1.457 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.316 |    1.548 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.372 |    1.605 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.477 |    1.709 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.754 |    1.986 | 
     | U634                    | C ^ -> Y v   | OAI21X1 | 0.229 | 0.238 |   0.992 |    2.224 | 
     | U339                    | B v -> Y v   | OR2X2   | 0.047 | 0.080 |   1.072 |    2.305 | 
     | U338                    | A v -> Y ^   | INVX1   | 0.478 | 0.024 |   1.096 |    2.328 | 
     | \burst_addr_d_reg[12]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.096 |    2.328 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.233 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.233 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.233 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.233 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.081
= Slack Time                    1.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.247 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.247 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.247 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.150 |   0.150 |    1.397 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.224 |    1.471 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.316 |    1.563 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.372 |    1.619 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.477 |    1.724 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.754 |    2.001 | 
     | U633                    | C ^ -> Y v   | OAI21X1 | 0.227 | 0.236 |   0.990 |    2.237 | 
     | U337                    | B v -> Y v   | OR2X2   | 0.039 | 0.071 |   1.061 |    2.308 | 
     | U336                    | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.081 |    2.328 | 
     | \burst_addr_d_reg[11]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.081 |    2.328 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.247 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.247 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.247 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.247 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.081
= Slack Time                    1.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.248 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.248 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.248 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.150 |   0.150 |    1.398 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.224 |    1.472 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.316 |    1.563 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.372 |    1.620 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.477 |    1.725 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.754 |    2.001 | 
     | U635                    | C ^ -> Y v   | OAI21X1 | 0.225 | 0.235 |   0.988 |    2.236 | 
     | U341                    | B v -> Y v   | OR2X2   | 0.039 | 0.072 |   1.060 |    2.308 | 
     | U340                    | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.080 |    2.328 | 
     | \burst_addr_d_reg[13]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.081 |    2.328 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.248 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.248 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.248 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.248 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.055
= Slack Time                    1.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.250 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.250 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.250 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.143 |   0.143 |    1.393 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.226 |    1.476 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.284 |    1.534 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.305 |    1.555 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.361 |    1.611 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.407 |    1.656 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.514 |    1.764 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.048 |   0.562 |    1.812 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.046 | 0.047 |   0.609 |    1.859 | 
     | U301                            | A v -> Y v   | OR2X2   | 0.030 | 0.060 |   0.668 |    1.918 | 
     | U300                            | B v -> Y v   | OR2X2   | 0.049 | 0.080 |   0.748 |    1.998 | 
     | U433                            | B v -> Y v   | OR2X2   | 0.010 | 0.055 |   0.803 |    2.053 | 
     | U434                            | A v -> Y ^   | INVX1   | 0.093 | 0.075 |   0.878 |    2.128 | 
     | U429                            | B ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   0.933 |    2.183 | 
     | U428                            | A ^ -> Y v   | INVX1   | 0.038 | 0.045 |   0.979 |    2.229 | 
     | U682                            | C v -> Y ^   | OAI21X1 | 0.051 | 0.037 |   1.016 |    2.266 | 
     | U683                            | A ^ -> Y v   | INVX1   | 0.026 | 0.039 |   1.054 |    2.304 | 
     | \wchaddr_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.026 | 0.000 |   1.055 |    2.305 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.250 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.250 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.250 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.250 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.078
= Slack Time                    1.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.251 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.251 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.251 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.150 |   0.150 |    1.401 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.224 |    1.475 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.316 |    1.566 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.372 |    1.623 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.477 |    1.728 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.754 |    2.004 | 
     | U636                    | C ^ -> Y v   | OAI21X1 | 0.223 | 0.236 |   0.990 |    2.240 | 
     | U343                    | B v -> Y v   | OR2X2   | 0.039 | 0.072 |   1.062 |    2.313 | 
     | U342                    | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   1.077 |    2.328 | 
     | \burst_addr_d_reg[14]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.078 |    2.328 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.251 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.251 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.251 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.251 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.056
= Slack Time                    1.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.252 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.252 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.252 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR  | 0.030 | 0.143 |   0.143 |    1.395 | 
     | U507                            | A ^ -> Y ^   | BUFX2  | 0.083 | 0.084 |   0.226 |    1.478 | 
     | U387                            | B ^ -> Y ^   | OR2X2  | 0.024 | 0.058 |   0.284 |    1.536 | 
     | U388                            | A ^ -> Y v   | INVX1  | 0.014 | 0.021 |   0.306 |    1.558 | 
     | U232                            | B v -> Y v   | AND2X2 | 0.024 | 0.056 |   0.362 |    1.614 | 
     | U264                            | B v -> Y v   | AND2X2 | 0.005 | 0.045 |   0.407 |    1.659 | 
     | U405                            | A v -> Y ^   | INVX1  | 0.147 | 0.108 |   0.515 |    1.767 | 
     | U266                            | A ^ -> Y ^   | AND2X2 | 0.034 | 0.048 |   0.562 |    1.814 | 
     | U430                            | A ^ -> Y v   | INVX1  | 0.046 | 0.047 |   0.609 |    1.861 | 
     | U301                            | A v -> Y v   | OR2X2  | 0.030 | 0.060 |   0.669 |    1.921 | 
     | U300                            | B v -> Y v   | OR2X2  | 0.049 | 0.080 |   0.748 |    2.000 | 
     | U433                            | B v -> Y v   | OR2X2  | 0.010 | 0.055 |   0.803 |    2.055 | 
     | U434                            | A v -> Y ^   | INVX1  | 0.093 | 0.075 |   0.878 |    2.130 | 
     | U429                            | B ^ -> Y ^   | AND2X2 | 0.045 | 0.056 |   0.933 |    2.186 | 
     | U402                            | A ^ -> Y ^   | AND2X2 | 0.027 | 0.043 |   0.976 |    2.229 | 
     | U401                            | A ^ -> Y v   | INVX1  | 0.030 | 0.034 |   1.010 |    2.262 | 
     | U686                            | S v -> Y v   | MUX2X1 | 0.101 | 0.046 |   1.056 |    2.308 | 
     | \wchaddr_fifo/r_ptr_reg[4]      | D v          | DFFSR  | 0.101 | 0.000 |   1.056 |    2.308 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.252 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D    (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.049
= Slack Time                    1.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.254 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.254 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.254 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v | DFFSR   | 0.029 | 0.140 |   0.140 |    1.394 | 
     | U442                    | A v -> Y v   | BUFX2   | 0.039 | 0.063 |   0.203 |    1.457 | 
     | U441                    | A v -> Y ^   | INVX1   | 0.128 | 0.106 |   0.309 |    1.563 | 
     | U304                    | A ^ -> Y ^   | OR2X2   | 0.031 | 0.056 |   0.365 |    1.619 | 
     | U302                    | B ^ -> Y ^   | OR2X2   | 0.132 | 0.126 |   0.491 |    1.745 | 
     | U258                    | A ^ -> Y v   | INVX4   | 0.511 | 0.176 |   0.667 |    1.921 | 
     | U416                    | A v -> Y v   | AND2X2  | 0.149 | 0.093 |   0.759 |    2.014 | 
     | U415                    | A v -> Y ^   | INVX1   | 0.203 | 0.184 |   0.943 |    2.197 | 
     | U625                    | C ^ -> Y v   | AOI22X1 | 0.038 | 0.064 |   1.007 |    2.262 | 
     | U319                    | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   1.049 |    2.304 | 
     | \burst_addr_d_reg[5]    | D v          | DFFSR   | 0.012 | 0.000 |   1.049 |    2.304 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.254 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.254 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.254 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.254 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.047
= Slack Time                    1.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.258 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.258 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.258 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q v | DFFSR   | 0.029 | 0.140 |   0.140 |    1.398 | 
     | U442                    | A v -> Y v   | BUFX2   | 0.039 | 0.063 |   0.203 |    1.461 | 
     | U441                    | A v -> Y ^   | INVX1   | 0.128 | 0.106 |   0.309 |    1.566 | 
     | U304                    | A ^ -> Y ^   | OR2X2   | 0.031 | 0.056 |   0.365 |    1.623 | 
     | U302                    | B ^ -> Y ^   | OR2X2   | 0.132 | 0.126 |   0.491 |    1.748 | 
     | U258                    | A ^ -> Y v   | INVX4   | 0.511 | 0.176 |   0.667 |    1.924 | 
     | U632                    | C v -> Y ^   | OAI21X1 | 0.158 | 0.277 |   0.944 |    2.201 | 
     | U335                    | B ^ -> Y ^   | OR2X2   | 0.040 | 0.070 |   1.014 |    2.272 | 
     | U334                    | A ^ -> Y v   | INVX1   | 0.022 | 0.033 |   1.046 |    2.304 | 
     | \burst_addr_d_reg[10]   | D v          | DFFSR   | 0.022 | 0.000 |   1.047 |    2.304 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.258 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.258 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.258 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.258 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \burst_addr_d_reg[9] /CLK 
Endpoint:   \burst_addr_d_reg[9] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.050
= Slack Time                    1.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.279 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.279 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.279 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.150 |   0.150 |    1.429 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.224 |    1.503 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.316 |    1.594 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.372 |    1.651 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.477 |    1.755 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.754 |    2.032 | 
     | U631                    | C ^ -> Y v   | OAI21X1 | 0.224 | 0.197 |   0.951 |    2.230 | 
     | U333                    | B v -> Y v   | OR2X2   | 0.045 | 0.080 |   1.032 |    2.310 | 
     | U332                    | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.050 |    2.328 | 
     | \burst_addr_d_reg[9]    | D ^          | DFFSR   | 0.478 | 0.000 |   1.050 |    2.328 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.279 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.279 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.279 | 
     | \burst_addr_d_reg[9]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.279 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.352
- Arrival Time                  1.054
= Slack Time                    1.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.298 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.298 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.298 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR  | 0.030 | 0.143 |   0.143 |    1.441 | 
     | U507                            | A ^ -> Y ^   | BUFX2  | 0.083 | 0.084 |   0.226 |    1.524 | 
     | U387                            | B ^ -> Y ^   | OR2X2  | 0.024 | 0.058 |   0.284 |    1.582 | 
     | U388                            | A ^ -> Y v   | INVX1  | 0.014 | 0.021 |   0.305 |    1.604 | 
     | U232                            | B v -> Y v   | AND2X2 | 0.024 | 0.056 |   0.361 |    1.660 | 
     | U264                            | B v -> Y v   | AND2X2 | 0.005 | 0.045 |   0.407 |    1.705 | 
     | U405                            | A v -> Y ^   | INVX1  | 0.147 | 0.108 |   0.514 |    1.813 | 
     | U266                            | A ^ -> Y ^   | AND2X2 | 0.034 | 0.048 |   0.562 |    1.860 | 
     | U430                            | A ^ -> Y v   | INVX1  | 0.046 | 0.047 |   0.609 |    1.907 | 
     | U301                            | A v -> Y v   | OR2X2  | 0.030 | 0.060 |   0.668 |    1.967 | 
     | U300                            | B v -> Y v   | OR2X2  | 0.049 | 0.080 |   0.748 |    2.046 | 
     | U433                            | B v -> Y v   | OR2X2  | 0.010 | 0.055 |   0.803 |    2.101 | 
     | U434                            | A v -> Y ^   | INVX1  | 0.093 | 0.075 |   0.878 |    2.176 | 
     | U429                            | B ^ -> Y ^   | AND2X2 | 0.045 | 0.056 |   0.933 |    2.232 | 
     | U428                            | A ^ -> Y v   | INVX1  | 0.038 | 0.045 |   0.979 |    2.277 | 
     | U684                            | B v -> Y ^   | MUX2X1 | 0.074 | 0.075 |   1.053 |    2.352 | 
     | \wchaddr_fifo/r_ptr_reg[3]      | D ^          | DFFSR  | 0.074 | 0.000 |   1.054 |    2.352 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.298 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.298 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.298 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.298 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[1] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.002
= Slack Time                    1.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.306 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.306 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.306 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.143 |   0.143 |    1.449 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.226 |    1.532 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.284 |    1.590 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.306 |    1.612 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.362 |    1.668 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.407 |    1.713 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.515 |    1.821 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.048 |   0.562 |    1.868 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.046 | 0.047 |   0.609 |    1.915 | 
     | U301                            | A v -> Y v   | OR2X2   | 0.030 | 0.060 |   0.669 |    1.975 | 
     | U300                            | B v -> Y v   | OR2X2   | 0.049 | 0.080 |   0.748 |    2.054 | 
     | U433                            | B v -> Y v   | OR2X2   | 0.010 | 0.055 |   0.803 |    2.109 | 
     | U434                            | A v -> Y ^   | INVX1   | 0.093 | 0.075 |   0.878 |    2.184 | 
     | U681                            | C ^ -> Y v   | AOI21X1 | 0.252 | 0.040 |   0.918 |    2.224 | 
     | U325                            | A v -> Y v   | BUFX2   | 0.089 | 0.084 |   1.002 |    2.308 | 
     | \wchaddr_fifo/r_ptr_reg[1]      | D v          | DFFSR   | 0.089 | 0.000 |   1.002 |    2.308 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.306 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.306 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.306 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.306 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \w_dch_cur_state_reg[0] /CLK 
Endpoint:   \w_dch_cur_state_reg[0] /D         (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  0.998
= Slack Time                    1.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.306 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.306 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.306 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.143 |   0.143 |    1.449 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.226 |    1.532 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.284 |    1.590 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.305 |    1.612 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.361 |    1.668 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.407 |    1.713 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.514 |    1.821 | 
     | U263                            | A ^ -> Y ^   | AND2X2  | 0.102 | 0.072 |   0.587 |    1.893 | 
     | U661                            | C ^ -> Y v   | NAND3X1 | 0.050 | 0.039 |   0.625 |    1.931 | 
     | U464                            | A v -> Y v   | BUFX2   | 0.020 | 0.049 |   0.674 |    1.980 | 
     | U383                            | B v -> Y v   | AND2X2  | 0.024 | 0.041 |   0.715 |    2.021 | 
     | U382                            | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.726 |    2.032 | 
     | U664                            | C ^ -> Y v   | OAI21X1 | 0.150 | 0.132 |   0.858 |    2.165 | 
     | U665                            | C v -> Y ^   | OAI21X1 | 0.108 | 0.095 |   0.953 |    2.259 | 
     | U666                            | C ^ -> Y v   | OAI21X1 | 0.016 | 0.044 |   0.998 |    2.304 | 
     | \w_dch_cur_state_reg[0]         | D v          | DFFSR   | 0.016 | 0.000 |   0.998 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.306 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.306 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.306 | 
     | \w_dch_cur_state_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.306 | 
     +-------------------------------------------------------------------------------------+ 

