// Seed: 3742377050
module module_0 (
    input  logic   id_0,
    output supply0 id_1,
    output logic   id_2
);
  always @(id_0 or posedge id_0 - id_0) id_2 = #1 id_0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output wire id_4,
    output logic id_5,
    output tri id_6
    , id_12,
    output wand id_7,
    input supply0 id_8,
    output supply0 id_9,
    input logic id_10
);
  assign id_2 = id_8 == id_12;
  always #id_13 begin
    id_5 <= id_10;
  end
  assign id_12 = 1;
  wire id_14;
  module_0(
      id_10, id_4, id_5
  );
endmodule
