{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589073630681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589073630682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 20:20:30 2020 " "Processing started: Sat May 09 20:20:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589073630682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589073630682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROYECTO -c PROYECTO --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROYECTO -c PROYECTO --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589073630682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589073631736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589073631736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/BancoRegistros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073646851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073646851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer1 " "Found entity 1: buffer1" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073646864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073646864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer2 " "Found entity 1: buffer2" {  } { { "buffer2.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073646873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073646873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlAlu " "Found entity 1: controlAlu" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073646881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073646881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073646970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073646970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucmemory " "Found entity 1: instrucmemory" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073646980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073646980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073646993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073646993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073647003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073647003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589073647012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589073647012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op1 alu.v(8) " "Verilog HDL Implicit Net warning at alu.v(8): created implicit net for \"op1\"" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1589073647013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op2 alu.v(9) " "Verilog HDL Implicit Net warning at alu.v(9): created implicit net for \"op2\"" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1589073647013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fetch " "Elaborating entity \"fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589073647217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fetch.v(106) " "Verilog HDL assignment warning at fetch.v(106): truncated value with size 32 to match size of target (1)" {  } { { "fetch.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647284 "|fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "fetch.v" "pc1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.v(10) " "Verilog HDL assignment warning at pc.v(10): truncated value with size 32 to match size of target (8)" {  } { { "pc.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/pc.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647548 "|pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucmemory instrucmemory:instrucmemory1 " "Elaborating entity \"instrucmemory\" for hierarchy \"instrucmemory:instrucmemory1\"" {  } { { "fetch.v" "instrucmemory1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647552 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 128 instrucmemory.v(15) " "Verilog HDL warning at instrucmemory.v(15): number of words (20) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1589073647563 "|fetch|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem instrucmemory.v(14) " "Verilog HDL warning at instrucmemory.v(14): initial value for variable mem should be constant" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1589073647564 "|fetch|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 instrucmemory.v(10) " "Net \"mem\" at instrucmemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/instrucmemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1589073647573 "|fetch|instrucmemory:instrucmemory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer1 buffer1:bufferA " "Elaborating entity \"buffer1\" for hierarchy \"buffer1:bufferA\"" {  } { { "fetch.v" "bufferA" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 buffer1.v(16) " "Verilog HDL assignment warning at buffer1.v(16): truncated value with size 32 to match size of target (6)" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647655 "|fetch|buffer1:bufferA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buffer1.v(17) " "Verilog HDL assignment warning at buffer1.v(17): truncated value with size 32 to match size of target (5)" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647656 "|fetch|buffer1:bufferA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buffer1.v(18) " "Verilog HDL assignment warning at buffer1.v(18): truncated value with size 32 to match size of target (5)" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647657 "|fetch|buffer1:bufferA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buffer1.v(19) " "Verilog HDL assignment warning at buffer1.v(19): truncated value with size 32 to match size of target (5)" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647657 "|fetch|buffer1:bufferA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buffer1.v(20) " "Verilog HDL assignment warning at buffer1.v(20): truncated value with size 32 to match size of target (5)" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647657 "|fetch|buffer1:bufferA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 buffer1.v(21) " "Verilog HDL assignment warning at buffer1.v(21): truncated value with size 32 to match size of target (6)" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer1.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647657 "|fetch|buffer1:bufferA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros BancoRegistros:Br " "Elaborating entity \"BancoRegistros\" for hierarchy \"BancoRegistros:Br\"" {  } { { "fetch.v" "Br" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:control " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:control\"" {  } { { "fetch.v" "control" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647734 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDsr UnidadControl.v(11) " "Verilog HDL Always Construct warning at UnidadControl.v(11): inferring latch(es) for variable \"RegDsr\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589073647735 "|fetch|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluOP UnidadControl.v(11) " "Verilog HDL Always Construct warning at UnidadControl.v(11): inferring latch(es) for variable \"AluOP\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589073647735 "|fetch|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[0\] UnidadControl.v(11) " "Inferred latch for \"AluOP\[0\]\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647736 "|fetch|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[1\] UnidadControl.v(11) " "Inferred latch for \"AluOP\[1\]\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647736 "|fetch|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[2\] UnidadControl.v(11) " "Inferred latch for \"AluOP\[2\]\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647736 "|fetch|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDsr UnidadControl.v(11) " "Inferred latch for \"RegDsr\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647736 "|fetch|UnidadControl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2 buffer2:bufferb " "Elaborating entity \"buffer2\" for hierarchy \"buffer2:bufferb\"" {  } { { "fetch.v" "bufferb" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 buffer2.v(25) " "Verilog HDL assignment warning at buffer2.v(25): truncated value with size 6 to match size of target (5)" {  } { { "buffer2.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/buffer2.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647865 "|buffer2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlAlu controlAlu:controlalu1 " "Elaborating entity \"controlAlu\" for hierarchy \"controlAlu:controlalu1\"" {  } { { "fetch.v" "controlalu1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647869 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salida controlAlu.v(8) " "Verilog HDL Always Construct warning at controlAlu.v(8): inferring latch(es) for variable \"salida\", which holds its previous value in one or more paths through the always construct" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589073647871 "|fetch|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] controlAlu.v(9) " "Inferred latch for \"salida\[0\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647872 "|fetch|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] controlAlu.v(9) " "Inferred latch for \"salida\[1\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647873 "|fetch|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] controlAlu.v(9) " "Inferred latch for \"salida\[2\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647873 "|fetch|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] controlAlu.v(9) " "Inferred latch for \"salida\[3\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647874 "|fetch|controlAlu:controlalu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "fetch.v" "alu1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589073647908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(8) " "Verilog HDL assignment warning at alu.v(8): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647908 "|fetch|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(9) " "Verilog HDL assignment warning at alu.v(9): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589073647908 "|fetch|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(12) " "Verilog HDL Case Statement warning at alu.v(12): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1589073647908 "|fetch|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salida alu.v(12) " "Verilog HDL Always Construct warning at alu.v(12): inferring latch(es) for variable \"salida\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1589073647909 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] alu.v(12) " "Inferred latch for \"salida\[0\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] alu.v(12) " "Inferred latch for \"salida\[1\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] alu.v(12) " "Inferred latch for \"salida\[2\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] alu.v(12) " "Inferred latch for \"salida\[3\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] alu.v(12) " "Inferred latch for \"salida\[4\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] alu.v(12) " "Inferred latch for \"salida\[5\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] alu.v(12) " "Inferred latch for \"salida\[6\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] alu.v(12) " "Inferred latch for \"salida\[7\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[8\] alu.v(12) " "Inferred latch for \"salida\[8\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[9\] alu.v(12) " "Inferred latch for \"salida\[9\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647910 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[10\] alu.v(12) " "Inferred latch for \"salida\[10\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[11\] alu.v(12) " "Inferred latch for \"salida\[11\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[12\] alu.v(12) " "Inferred latch for \"salida\[12\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[13\] alu.v(12) " "Inferred latch for \"salida\[13\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[14\] alu.v(12) " "Inferred latch for \"salida\[14\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[15\] alu.v(12) " "Inferred latch for \"salida\[15\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[16\] alu.v(12) " "Inferred latch for \"salida\[16\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[17\] alu.v(12) " "Inferred latch for \"salida\[17\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[18\] alu.v(12) " "Inferred latch for \"salida\[18\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[19\] alu.v(12) " "Inferred latch for \"salida\[19\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[20\] alu.v(12) " "Inferred latch for \"salida\[20\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647911 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[21\] alu.v(12) " "Inferred latch for \"salida\[21\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[22\] alu.v(12) " "Inferred latch for \"salida\[22\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[23\] alu.v(12) " "Inferred latch for \"salida\[23\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[24\] alu.v(12) " "Inferred latch for \"salida\[24\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[25\] alu.v(12) " "Inferred latch for \"salida\[25\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[26\] alu.v(12) " "Inferred latch for \"salida\[26\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[27\] alu.v(12) " "Inferred latch for \"salida\[27\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[28\] alu.v(12) " "Inferred latch for \"salida\[28\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[29\] alu.v(12) " "Inferred latch for \"salida\[29\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[30\] alu.v(12) " "Inferred latch for \"salida\[30\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647912 "|fetch|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[31\] alu.v(12) " "Inferred latch for \"salida\[31\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1589073647913 "|fetch|alu:alu1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_alucont\[5\] " "Net \"data_alucont\[5\]\" is missing source, defaulting to GND" {  } { { "fetch.v" "data_alucont\[5\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648080 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648080 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_alucont\[5\] " "Net \"data_alucont\[5\]\" is missing source, defaulting to GND" {  } { { "fetch.v" "data_alucont\[5\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648080 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648080 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_alucont\[5\] " "Net \"data_alucont\[5\]\" is missing source, defaulting to GND" {  } { { "fetch.v" "data_alucont\[5\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648082 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648082 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_alucont\[5\] " "Net \"data_alucont\[5\]\" is missing source, defaulting to GND" {  } { { "fetch.v" "data_alucont\[5\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648082 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648082 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_alucont\[5\] " "Net \"data_alucont\[5\]\" is missing source, defaulting to GND" {  } { { "fetch.v" "data_alucont\[5\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648083 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648083 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_alucont\[5\] " "Net \"data_alucont\[5\]\" is missing source, defaulting to GND" {  } { { "fetch.v" "data_alucont\[5\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/fetch.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648085 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589073648085 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1589073648425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589073648565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 20:20:48 2020 " "Processing ended: Sat May 09 20:20:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589073648565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589073648565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589073648565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589073648565 ""}
