<h2 id="Aniket1:1-/*&lt;![CDATA[*/div.rbtoc1759724339248{padding:0px;}div.rbtoc1759724339248ul{list-style:disc;margin-left:0px;}div.rbtoc1759724339248li{margin-left:0px;padding-left:0px;}/*]]&gt;*/#Aniket1:1-8/31#Aniket1:1-8/319/1#Aniket1:1-9/19/6#Aniket1:1-9/69/14#Ani"><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724339248 {padding: 0px;}
div.rbtoc1759724339248 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724339248 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724339248'>
<ul class='toc-indentation'>
<li><a href='#Aniket1:1-'></a></li>
<li><a href='#Aniket1:1-8/31'>8/31</a></li>
<li><a href='#Aniket1:1-9/1'>9/1</a></li>
<li><a href='#Aniket1:1-9/6'>9/6</a></li>
<li><a href='#Aniket1:1-9/14'>9/14</a></li>
<li><a href='#Aniket1:1-9/21'>9/21</a></li>
<li><a href='#Aniket1:1-9/27'>9/27</a></li>
<li><a href='#Aniket1:1-10/13'>10/13</a></li>
<li><a href='#Aniket1:1-10/17'>10/17</a></li>
<li><a href='#Aniket1:1-10/19'>10/19</a></li>
<li><a href='#Aniket1:1-DMITestplanSchedule'>DMI Testplan Schedule</a></li>
<li><a href='#Aniket1:1-10/26'>10/26</a></li>
<li><a href='#Aniket1:1-10/26.1'>10/26</a></li>
<li><a href='#Aniket1:1-10/31'>10/31</a></li>
<li><a href='#Aniket1:1-11/2'>11/2</a></li>
<li><a href='#Aniket1:1-11/9'>11/9</a></li>
<li><a href='#Aniket1:1-11/16'>11/16</a></li>
</ul>
</div></h2><h2 id="Aniket1:1-8/31">8/31</h2><ul style="list-style-type: square;"><li>Working on cleaning up regressions.</li><li>Pressure assertion</li><li>Reuse queue seems to be working and creating better stimulus</li><li>Aniket to work on biasing traffic. Early v2.0</li><li>Pass rate done by tomorrow. 9/1</li><li>Latency work. Start on 9/2. </li><li>NCsim customer TB regression looks good. Will now run with every rc.</li><li>v2.0 new packet types: Starting 9/2.</li></ul><p> </p><h2 id="Aniket1:1-9/1">9/1</h2><ul style="list-style-type: square;"><li>Rohit is going to add a C++ checker for DMI for 2.0. He is hoping to have this ready by end of next week. Few things that he requires:<ul style="list-style-type: square;"><li>Early next week, he will need you to fill any holes in DMI v2.0 knowledge that he might not have.</li><li>DPI-C layer for C++ checker and bring up.</li></ul></li><li>You can start working on updating the sequence after you are done with the v2.0 packet types etc.</li></ul><h2 id="Aniket1:1-9/6">9/6</h2><ul style="list-style-type: square;"><li>Done with adding common code.</li><li>Some state transitions might not be done completely</li><li>Sequence almost done with v2.0 updates (ETA: 9/7)</li><li>Start making scoreboard changes v2.0 (Start: 9/8) : add new packet checking support (ETA: 9/19)</li><li>Starting 9/20: Bringing up RTL without CCP. If this effort is not full time, add support to consume CCP interface packets (2-3 days)</li><li>Send regression results. Add Rohit, Khaleel, Travis and me to cron job results</li><li>ACHL code coverage for v1.6 for DMI.</li><li>Add test that will calculate latency. ETA (9/23). This test/DMI scoreboard will print out all latency arcs. We will add errors later once we know exactly what v2.0 latency numbers need to be.</li><li>Add heart beat mechanism to DMI TB. Start 9/26. Add objection mechanism to scoreboard.</li></ul><h2 id="Aniket1:1-9/14">9/14</h2><ul style="list-style-type: square;"><li>Update DMI test lists to use Muffadal's test list generation flow. ETA: 9/16<br/><br/></li></ul><h2 id="Aniket1:1-9/21">9/21</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">DMI testlist moved to Muffadal's flow?</td><td class="confluenceTd">9/16</td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: Done.</td></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd">Scoreboard for v2.0</td><td class="confluenceTd">9/19 -&gt; ??</td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>:?</p><p>Reads are done. Working on writes and mrd/dtw clashes. hnts will have to work once CCP is added.</p></td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">HB mechanism</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Start on 9/26</td></tr><tr><td colspan="1" class="confluenceTd">Add CCP support to DMI scoreboard</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Send regression results to Travis, Rohit and me</td><td colspan="1" class="confluenceTd">9/21</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">DPI-C layer for C++ checker</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Will discuss this when Rohit is back</td></tr><tr><td colspan="1" class="confluenceTd">Analysis of DMI traffic</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: Lets discuss this today</td></tr></tbody></table></div><p> </p><h2 id="Aniket1:1-9/27">9/27</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd">Going to look at the ROutstanding RTL assertion failure (54/80 fails) -&gt; Objections might fix this, but need to confirm that this is the signature.</td></tr><tr><td class="confluenceTd">Scoreboard for v2.0</td><td class="confluenceTd">9/19 -&gt; DONE 9/27</td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>:?</p><p>Reads are done. Working on writes and mrd/dtw clashes. hnts will have to work once CCP is added. --&gt; DONE</p></td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23 -&gt; TBD</td><td colspan="1" class="confluenceTd">v1.6 test is added. v2.0 checks will be added.</td></tr><tr><td colspan="1" class="confluenceTd">HB mechanism</td><td colspan="1" class="confluenceTd">9/30</td><td colspan="1" class="confluenceTd">Start on 9/26: Added objections to the scoreboard.</td></tr><tr><td colspan="1" class="confluenceTd">Add CCP support to DMI scoreboard</td><td colspan="1" class="confluenceTd">Ongoing </td><td colspan="1" class="confluenceTd">Work during empty cycles (common/lib_tb/ccp_txn(ccp_monitor))</td></tr><tr><td colspan="1" class="confluenceTd">Send regression results to Travis, Rohit and me</td><td colspan="1" class="confluenceTd">9/21</td><td colspan="1" class="confluenceTd">Being done manually.</td></tr><tr><td colspan="1" class="confluenceTd">DPI-C layer for C++ checker</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Will discuss this when Rohit is back</td></tr><tr><td colspan="1" class="confluenceTd">Analysis of DMI traffic</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: Lets discuss this today -&gt; 1. Max reuse queue size knob 2. DTW/MRD reuse queue percentage</td></tr><tr><td colspan="1" class="confluenceTd">Aniket to send more granular breakdown of bring up to be added to the schedule</td><td colspan="1" class="confluenceTd">9/30</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Talk to Travis about CSR DMI RTL if he has empty cycles (<a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a>)</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr></tbody></table></div><p> </p><h2 id="Aniket1:1-10/13">10/13</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd">At ~40 failures. Some error related fixes which are on master have not been moved to the branch.</td></tr><tr><td class="confluenceTd">Scoreboard for v2.0 with CCP</td><td class="confluenceTd"> </td><td class="confluenceTd"><p>50% bring up. 50% scoreboard updates. After test plan (esp coverage for David C)</p></td></tr><tr><td colspan="1" class="confluenceTd">Add coverage to TP so David can get going</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">DMI bring up without CCP</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><ol><li>Add tests to pre-push: ETA 10/14 - work with Travis to do this</li><li>Add multiple types of transactions in 1 test: Decrease the number of transactions</li><li>Address collisions</li><li>All transactions running with all combinations</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Test plan</td><td colspan="1" class="confluenceTd">10/26</td><td colspan="1" class="confluenceTd">DMI without CCP + static configs</td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23 -&gt; TBD</td><td colspan="1" class="confluenceTd">v1.6 test is added. v2.0 checks will be added.</td></tr><tr><td colspan="1" class="confluenceTd">DPI-C layer for C++ checker</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">Will discuss this when Rohit is back. DONE</td></tr><tr><td colspan="1" class="confluenceTd">Analysis of DMI traffic</td><td colspan="1" class="confluenceTd">10/14 (knobs checked in)</td><td colspan="1" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: Lets discuss this today -&gt; 1. Max reuse queue size knob 2. DTW/MRD reuse queue percentage</p><ol><li>Limit number of addresses</li><li>Limit size of reuse queue</li><li>Increase reuse queue percentage</li><li>Print out the request type and address chosen</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Xprop (3 modes) + memory initialized.</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Priorities</td><td colspan="1" class="confluenceTd"><p>David C start on 10/17</p><p>10/13</p><p>10/14</p><p>by 10/26 everything working</p><p>Start 10/17</p></td><td colspan="1" class="confluenceTd"><ol><li>Coverage for David C</li><li>Knobs for Travis for bring up - send Travis an email if he does not already have this information</li><li>DMI traffic collisions - Traffic analysis</li><li>DMI scoreboard bug fixing without CCP</li><li>DMI scoreboard support for CCP</li></ol></td></tr></tbody></table></div><p> </p><h2 id="Aniket1:1-10/17">10/17</h2><ul style="list-style-type: square;"><li>Add an additional packet from DMI RTL to let checker know whether a hint is dropped or not. This is lower priority once CMC Hints need to be brought up.<br/><br/></li></ul><h2 id="Aniket1:1-10/19">10/19</h2><ul style="list-style-type: square;"><li>Aniket informed his intention of leaving the company. Approx end date: end of Nov/mid Dec</li></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd">At ~40 failures. Some error related fixes which are on master have not been moved to the branch.</td></tr><tr><td colspan="1" class="confluenceTd">Add coverage to TP so David can get going</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Sending HNT info to C++ checker</td><td colspan="1" class="confluenceTd">Will be done after DMI w/o CCP bring up and test plan are complete.</td><td colspan="1" class="confluenceTd">Add an additional packet from DMI RTL which will tell the C++ checker that a hint is dropped. Revisit ETA next week.</td></tr><tr><td colspan="1" class="confluenceTd">DMI bring up without CCP</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>50% pass rate on mix of multiple transaction types (500-2000 transactions).</p></td></tr><tr><td colspan="1" class="confluenceTd">DMI checker support with CCP</td><td colspan="1" class="confluenceTd">Start 10/24</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Test plan</td><td colspan="1" class="confluenceTd">10/26</td><td colspan="1" class="confluenceTd">DMI without CCP + static configs (go through CSPS and come up with this list to present next week) (First pass of test plan end of this week). Go though both CMPS and DMI u-arch document</td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23 -&gt; TBD</td><td colspan="1" class="confluenceTd">v1.6 test is added. v2.0 checks will be added.</td></tr><tr><td colspan="1" class="confluenceTd">Analysis of DMI traffic</td><td colspan="1" class="confluenceTd">10/14 (knobs checked in)</td><td colspan="1" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: Lets discuss this today -&gt; 1. Max reuse queue size knob 2. DTW/MRD reuse queue percentage</p><ol><li>Limit number of addresses</li><li>Limit size of reuse queue</li><li>Increase reuse queue percentage</li><li>Print out the request type and address chosen</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Xprop (3 modes) + memory initialized.</td><td colspan="1" class="confluenceTd">10/21</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Add few passing tests to the pre-push test list</td><td colspan="1" class="confluenceTd">10/19</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Enable AXI and SFI assertions</td><td colspan="1" class="confluenceTd">10/21</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Priorities</td><td colspan="1" class="confluenceTd"><p>David C start on 10/17</p><p>10/13 -&gt; DONE</p><p>10/14 -&gt; 10/24</p><p>by 10/26 everything working</p><p>Start 10/17 -&gt; Start 10/24</p></td><td colspan="1" class="confluenceTd"><ol><li>Coverage for David C</li><li>Knobs for Travis for bring up - send Travis an email if he does not already have this information</li><li>Xprop</li><li>DMI traffic collisions - Traffic analysis</li><li>DMI scoreboard bug fixing without CCP</li><li>DMI scoreboard support for CCP</li></ol></td></tr></tbody></table></div><p> </p><p>10/25</p><h2 id="Aniket1:1-DMITestplanSchedule">DMI Testplan Schedule</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th style="text-align: left;" class="confluenceTh">Dates</th><th style="text-align: left;" class="confluenceTh">Milestones</th></tr><tr><td class="confluenceTd">10/28</td><td class="confluenceTd">DMI w/o CMC + static configs</td></tr><tr><td class="confluenceTd">11/20</td><td class="confluenceTd"><p>DMI w/ CMC + CSR</p></td></tr><tr><td class="confluenceTd">12/15</td><td class="confluenceTd">Comprehensive (feature complete) + Errors + power management</td></tr><tr><td colspan="1" class="confluenceTd">1/15</td><td colspan="1" class="confluenceTd">Paranoia review</td></tr></tbody></table></div><p> </p><h2 id="Aniket1:1-10/26">10/26</h2><p>Review notes for DMI v2.0 internal test plan review</p><ol><li>Update the configs to be more specific</li><li>Format the test plan to test plan format.</li><li>Make it clear in the document that you are talking about your scoreboard when you mention multiple WTT entries. Also make sure that you mention this is for the same address.</li><li>MRDReq crossed with all possible WTT states in RTL (state machine). Dont need to look at the scoreboard's states. Write an SVA. Add this to the DV RTL folder. Do this for all types of MRDs</li><li>Add check that you can never have 2 MRDs outstanding.</li><li>4b -&gt; Add a check hashtag</li><li>Add a hashtag for wroutstanding size = 1,2,3 and we receive an MRD.</li><li>4e hashtags</li><li>DTW section 2 add hashtags</li><li>Travis to add an assertion that an RTT is not allocated for a HNTReq when the DMI does not have a CMC.</li><li>DTR 2a. Add all details in the test plan</li></ol><h2 id="Aniket1:1-10/26.1">10/26</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd">At ~40 failures. Some error related fixes which are on master have not been moved to the branch.</td></tr><tr><td colspan="1" class="confluenceTd">Add coverage to TP so David can get going</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Sending HNT info to C++ checker</td><td colspan="1" class="confluenceTd">Will be done after DMI w/o CCP bring up and test plan are complete.</td><td colspan="1" class="confluenceTd">Add an additional packet from DMI RTL which will tell the C++ checker that a hint is dropped. Revisit ETA next week.</td></tr><tr><td colspan="1" class="confluenceTd">DMI bring up without CCP</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>80% pass rate on mix of multiple transaction types (500-2000 transactions).</p></td></tr><tr><td colspan="1" class="confluenceTd">DMI checker support with CCP</td><td colspan="1" class="confluenceTd">Start 10/31</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Test plan</td><td colspan="1" class="confluenceTd">10/26</td><td colspan="1" class="confluenceTd">DMI without CCP + static configs (go through CSPS and come up with this list to present next week) (First pass of test plan end of this week). Go though both CMPS and DMI u-arch document -&gt; DONE (Presented on 11/1)</td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23 -&gt; TBD</td><td colspan="1" class="confluenceTd">v1.6 test is added. v2.0 checks will be added.</td></tr><tr><td colspan="1" class="confluenceTd">Analysis of DMI traffic</td><td colspan="1" class="confluenceTd">10/14 (knobs checked in)</td><td colspan="1" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36cc45ece00069cca815" href="https://arterisip.atlassian.net/wiki/people/624b36cc45ece00069cca815?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aniket Ponkshe (Deactivated)</a>: Lets discuss this today -&gt; 1. Max reuse queue size knob 2. DTW/MRD reuse queue percentage</p><ol><li>Limit number of addresses</li><li>Limit size of reuse queue</li><li>Increase reuse queue percentage</li><li>Print out the request type and address chosen</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Xprop (3 modes) + memory initialized.</td><td colspan="1" class="confluenceTd">10/31</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Priorities</td><td colspan="1" class="confluenceTd"><p>David C start on 10/17</p><p>10/14 -&gt; 10/31</p><p>by 10/26 everything working</p><p>Start 10/17 -&gt; Start 10/24</p></td><td colspan="1" class="confluenceTd"><ol><li>Coverage for David C</li><li>Xprop</li><li>DMI traffic collisions - Traffic analysis</li><li>DMI scoreboard support for CCP</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Add SFI knob randomization in TB</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">v2.0 nightly regressions for DMI</td><td colspan="1" class="confluenceTd">11/1</td><td colspan="1" class="confluenceTd"> </td></tr></tbody></table></div><p> </p><h2 id="Aniket1:1-10/31">10/31</h2><p>DMI transition/knowledge transfer plan (Assuming 12/2 end date)</p><ol><li>Satya to familiarize himself with the DMI sequence: Week of 10/31. He will work on the sequence improvements with Aniket's help</li><li>Satya to familiarize himself with DMI TB and DMI scoreboard starting next week. (Weeks of 11/7 and 11/14) - including understanding newly written CCP interface to DMI scoreboard</li><li>Satya to start taking over all remaining DMI tasks (Weeks of 11/21 and 11/28)</li></ol><p> </p><h2 id="Aniket1:1-11/2">11/2</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd">At ~40 failures. Some error related fixes which are on master have not been moved to the branch.</td></tr><tr><td colspan="1" class="confluenceTd">Sending HNT info to C++ checker</td><td colspan="1" class="confluenceTd">Will be done after DMI w/o CCP bring up and test plan are complete.</td><td colspan="1" class="confluenceTd">Add an additional packet from DMI RTL which will tell the C++ checker that a hint is dropped. Revisit ETA next week.</td></tr><tr><td colspan="1" class="confluenceTd">DMI bring up without CCP</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>80% pass rate on mix of multiple transaction types (500-2000 transactions).</p></td></tr><tr><td colspan="1" class="confluenceTd">DMI checker support with CCP</td><td colspan="1" class="confluenceTd">ETA: 11/18</td><td colspan="1" class="confluenceTd"><ol><li>Adding CCP interfaces to the scoreboard: 11/4</li><li>Adding checks for MRDs next week along with simple bring up.</li><li>Adding checks for DTWs the week after along with simple bring up.</li><li>Collisions.</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Test plan</td><td colspan="1" class="confluenceTd">10/26</td><td colspan="1" class="confluenceTd">DMI without CCP + static configs (go through CSPS and come up with this list to present next week) (First pass of test plan end of this week). Go though both CMPS and DMI u-arch document -&gt; DONE (Presented on 11/1)</td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23 -&gt; TBD</td><td colspan="1" class="confluenceTd">v1.6 test is added. v2.0 checks will be added.</td></tr><tr><td colspan="1" class="confluenceTd">Xprop (3 modes) + memory initialized.</td><td colspan="1" class="confluenceTd">11/4</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><span>Add SFI knob randomization in TB</span></td><td colspan="1" class="confluenceTd">11/11</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">v2.0 nightly regressions for DMI</td><td colspan="1" class="confluenceTd">11/4</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">DMI sequence updates</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><ul style="list-style-type: square;"><li><span>Same index addresses in DMI sequence</span></li><li><span><span>DTWReq can be received even with an outstanding MRDReq (because of back pressure and MRDRsp has still not been received) but DTRReq can be sent out. -&gt; Needs a sequence change. Not yet done</span></span></li><li><span><span><span>DTWReq can be received while an MRDFlush is in progress. -&gt; follow up with Parimal to understand how this can happen</span></span></span></li></ul><p><span><br/></span></p></td></tr><tr><td colspan="1" class="confluenceTd">DMI v2.0 single and double bit errors bring up</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Single bit is running without issues. Double bit should also be present, but Aniket will confirm.</td></tr><tr><td colspan="1" class="confluenceTd">Priorities</td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"><ol><li>CCP bring up</li><li>Xprop</li><li>DMI sequence changes</li></ol></td></tr></tbody></table></div><p> </p><h2 id="Aniket1:1-11/9">11/9</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd">At ~40 failures. Some error related fixes which are on master have not been moved to the branch.</td></tr><tr><td colspan="1" class="confluenceTd">Sending HNT info to C++ checker</td><td colspan="1" class="confluenceTd">Will be done after DMI w/o CCP bring up and test plan are complete.</td><td colspan="1" class="confluenceTd">Add an additional packet from DMI RTL which will tell the C++ checker that a hint is dropped. Revisit ETA next week.</td></tr><tr><td colspan="1" class="confluenceTd">DMI bring up without CCP</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>80% pass rate on mix of multiple transaction types (500-2000 transactions). Make this 200-400 tests per regression.</p></td></tr><tr><td colspan="1" class="confluenceTd">DMI transport checks for incoming packets</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Add comprehensive checks for incoming MRDs and DTWs and HNTs.</td></tr><tr><td colspan="1" class="confluenceTd">DMI checker support with CCP</td><td colspan="1" class="confluenceTd">ETA: 11/18</td><td colspan="1" class="confluenceTd"><ol><li>Adding CCP interfaces to the scoreboard: 11/4</li><li>Adding checks for MRDs next week along with simple bring up.</li><li>Adding checks for DTWs the week after along with simple bring up.</li><li>Collisions.</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Test plan</td><td colspan="1" class="confluenceTd">10/26</td><td colspan="1" class="confluenceTd">DMI without CCP + static configs (go through CSPS and come up with this list to present next week) (First pass of test plan end of this week). Go though both CMPS and DMI u-arch document -&gt; DONE (Presented on 11/1)</td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23 -&gt; TBD</td><td colspan="1" class="confluenceTd">v1.6 test is added. v2.0 checks will be added.</td></tr><tr><td colspan="1" class="confluenceTd">Xprop (3 modes) + memory initialized.</td><td colspan="1" class="confluenceTd">11/4</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Add SFI knob randomization in TB</td><td colspan="1" class="confluenceTd">11/11</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">v2.0 nightly regressions for DMI</td><td colspan="1" class="confluenceTd">11/4</td><td colspan="1" class="confluenceTd"> DONE</td></tr><tr><td colspan="1" class="confluenceTd">Work on fixing cron regressions emails</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Random constraint solver regressions</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">DMI sequence updates</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><ul><li>Same index addresses in DMI sequence</li><li>DTWReq can be received even with an outstanding MRDReq (because of back pressure and MRDRsp has still not been received) but DTRReq can be sent out. -&gt; Needs a sequence change. Not yet done</li><li>DTWReq can be received while an MRDFlush is in progress. -&gt; follow up with Parimal to understand how this can happen</li></ul><p> </p></td></tr><tr><td colspan="1" class="confluenceTd">DMI v2.0 single and double bit errors bring up</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Single bit is running without issues. Double bit should also be present, but Aniket will confirm.</td></tr><tr><td colspan="1" class="confluenceTd">Priorities</td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"><ol><li>CCP bring up</li><li>Xprop</li><li>DMI sequence changes</li></ol></td></tr></tbody></table></div><p> </p><h2 id="Aniket1:1-11/16">11/16</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Tasks</th><th class="confluenceTh">ETA</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Regression failures for v1.6</td><td class="confluenceTd"> </td><td class="confluenceTd">At ~40 failures. Some error related fixes which are on master have not been moved to the branch.</td></tr><tr><td colspan="1" class="confluenceTd">Sending HNT info to C++ checker</td><td colspan="1" class="confluenceTd">Will be done after DMI w/o CCP bring up and test plan are complete.</td><td colspan="1" class="confluenceTd">Add an additional packet from DMI RTL which will tell the C++ checker that a hint is dropped. Revisit ETA next week.</td></tr><tr><td colspan="1" class="confluenceTd">DMI bring up without CCP</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>95% pass rate on mix of multiple transaction types (500-2000 transactions). Make this 200-400 tests per regression.</p><p>Make this 50-100 tests per config on the nightly regressions.</p></td></tr><tr><td colspan="1" class="confluenceTd">DMI transport checks for incoming packets</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Add comprehensive checks for incoming MRDs and DTWs and HNTs.</td></tr><tr><td colspan="1" class="confluenceTd">DMI checker support with CCP</td><td colspan="1" class="confluenceTd"><p>ETA: 11/18 (MRDs basic bring up + DTW checks coded)</p><p>11/23: MRDs and DTWs</p><p>11/30: HNTs/MRD Flush/ MRD Rd Flush</p></td><td colspan="1" class="confluenceTd"><ol><li>Adding CCP interfaces to the scoreboard: 11/4</li><li>Adding checks for MRDs next week along with simple bring up. Compile still not working.</li><li>Adding checks for DTWs the week after along with simple bring up.</li><li>Collisions.</li><li>HNTs/MRD Flush/MRD Rd Flush:</li><li>HNTs without CCP also not supported in the checker.</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">Latency test</td><td colspan="1" class="confluenceTd">9/23 -&gt; TBD</td><td colspan="1" class="confluenceTd">v1.6 test is added. v2.0 checks will be added.</td></tr><tr><td colspan="1" class="confluenceTd">Add SFI knob randomization in TB</td><td colspan="1" class="confluenceTd">11/11</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">v2.0 nightly regressions for DMI</td><td colspan="1" class="confluenceTd">11/4</td><td colspan="1" class="confluenceTd"> DONE</td></tr><tr><td colspan="1" class="confluenceTd">Work on fixing cron regressions emails</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Random constraint solver regressions</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">DMI sequence updates</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><ul><li>Same index addresses in DMI sequence</li><li>DTWReq can be received even with an outstanding MRDReq (because of back pressure and MRDRsp has still not been received) but DTRReq can be sent out. -&gt; Needs a sequence change. Not yet done</li><li>DTWReq can be received while an MRDFlush is in progress. -&gt; follow up with Parimal to understand how this can happen </li></ul></td></tr><tr><td colspan="1" class="confluenceTd">DMI v2.0 single and double bit errors bring up</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Single bit is running without issues. Double bit should also be present, but Aniket will confirm.</td></tr><tr><td colspan="1" class="confluenceTd">Priorities</td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"><ol><li>CCP bring up</li><li>DMI sequence changes</li></ol></td></tr></tbody></table></div>