@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2016.1/lnx64/tools/gcc/bin/g++"
   Compiling spk_packet_rx_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_spk_packet_rx.cpp
   Compiling spk_packet_rx.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
70	29	0
70	29	1
70	29	2
70	29	3
70	29	4
70	29	5
70	29	6
70	29	7
70	29	8
70	29	9
70	29	10
70	29	11
70	29	12
70	29	13
70	29	14
70	29	15
70	29	16
70	29	17
70	29	18
78	16	0
78	16	1
78	16	2
78	16	3
78	16	4
78	16	5
78	16	6
78	16	7
78	16	8
78	16	9
78	16	10
78	16	11
78	16	12
78	16	13
78	16	14
78	16	15
78	16	16
78	16	17
78	16	18
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_spk_packet_rx_top -prj spk_packet_rx.prj --lib ieee_proposed=./ieee_proposed -s spk_packet_rx -debug wave 
Multi-threading is on. Using 46 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/AESL_axi_s_post_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_post_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_DSP48_0
INFO: [VRFC 10-311] analyzing module spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_spk_packet_rx_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx.autotb.v:143]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx.autotb.v:144]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx.autotb.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/AESL_axi_s_spk_out_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_spk_out_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx_mul_6ns_6ns_11_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spk_packet_rx_mul_6ns_6ns_11_3_MulnS_0
INFO: [VRFC 10-311] analyzing module spk_packet_rx_mul_6ns_6ns_11_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/AESL_axi_s_pre_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pre_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/AESL_axi_s_time_stamp_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_time_stamp_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx_spk_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spk_packet_rx_spk_V_ram
INFO: [VRFC 10-311] analyzing module spk_packet_rx_spk_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spk_packet_rx
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spk_packet_rx_spk_V_ram
Compiling module xil_defaultlib.spk_packet_rx_spk_V(DataWidth=32...
Compiling module xil_defaultlib.spk_packet_rx_mul_6ns_6ns_11_3_M...
Compiling module xil_defaultlib.spk_packet_rx_mul_6ns_6ns_11_3(I...
Compiling module xil_defaultlib.spk_packet_rx_mac_muladd_6ns_6ns...
Compiling module xil_defaultlib.spk_packet_rx_mac_muladd_6ns_6ns...
Compiling module xil_defaultlib.spk_packet_rx
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=6)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_pre_in
Compiling module xil_defaultlib.AESL_axi_s_post_in
Compiling module xil_defaultlib.AESL_axi_s_time_stamp_V
Compiling module xil_defaultlib.fifo(DEPTH=19,WIDTH=6)
Compiling module xil_defaultlib.fifo(DEPTH=19,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_spk_out_stream
Compiling module xil_defaultlib.apatb_spk_packet_rx_top
Built simulation snapshot spk_packet_rx

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/xsim.dir/spk_packet_rx/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 24 16:24:32 2016...

****** xsim v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/spk_packet_rx/xsim_script.tcl
# xsim {spk_packet_rx} -autoloadwcfg -tclbatch {spk_packet_rx.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source spk_packet_rx.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set spk_out_stream_group [add_wave_group spk_out_stream(axis) -into $coutputgroup]
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/spk_out_stream_TDATA -into $spk_out_stream_group -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/spk_out_stream_TUSER -into $spk_out_stream_group -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/spk_out_stream_TREADY -into $spk_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/spk_out_stream_TVALID -into $spk_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/spk_out_stream_TID -into $spk_out_stream_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set time_stamp_group [add_wave_group time_stamp(axis) -into $cinputgroup]
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/time_stamp_V_TREADY -into $time_stamp_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/time_stamp_V_TVALID -into $time_stamp_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/time_stamp_V_TDATA -into $time_stamp_group -radix hex
## set post_in_group [add_wave_group post_in(axis) -into $cinputgroup]
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/post_in_TDATA -into $post_in_group -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/post_in_TID -into $post_in_group -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/post_in_TLAST -into $post_in_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/post_in_TREADY -into $post_in_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/post_in_TVALID -into $post_in_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/post_in_TUSER -into $post_in_group -radix hex
## set pre_in_group [add_wave_group pre_in(axis) -into $cinputgroup]
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/pre_in_TDATA -into $pre_in_group -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/pre_in_TID -into $pre_in_group -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/pre_in_TLAST -into $pre_in_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/pre_in_TREADY -into $pre_in_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/pre_in_TVALID -into $pre_in_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/pre_in_TUSER -into $pre_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/ap_start -into $blocksiggroup
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/ap_done -into $blocksiggroup
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/ap_idle -into $blocksiggroup
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_spk_packet_rx_top/AESL_inst_spk_packet_rx/ap_clk -into $clockgroup
## save_wave_config spk_packet_rx.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 38 [0.00%] @ "110000"
// RTL Simulation : 38 / 38 [0.00%] @ "1578000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1594 ns : File "/vivado_proj/spk_packet_protocol/rx/spk_rx/spk_rx/solution1/sim/verilog/spk_packet_rx.autotb.v" Line 423
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 24 16:24:34 2016...
70	29	0
70	29	1
70	29	2
70	29	3
70	29	4
70	29	5
70	29	6
70	29	7
70	29	8
70	29	9
70	29	10
70	29	11
70	29	12
70	29	13
70	29	14
70	29	15
70	29	16
70	29	17
70	29	18
78	16	0
78	16	1
78	16	2
78	16	3
78	16	4
78	16	5
78	16	6
78	16	7
78	16	8
78	16	9
78	16	10
78	16	11
78	16	12
78	16	13
78	16	14
78	16	15
78	16	16
78	16	17
78	16	18
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
