<profile>

<section name = "Vivado HLS Report for 'mem'" level="0">
<item name = "Date">Mon Apr  6 22:36:45 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">Mem</item>
<item name = "Solution">solution2</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78, 1.476, 0.35</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, 16, 16, -</column>
<column name="Multiplexer">-, -, -, 21, -</column>
<column name="Register">0, -, 307, 128, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="saved_U">mem_saved, 0, 16, 16, 0, 128, 8, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="temp_1_fu_91_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_198">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state1_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_109_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="out_r">21, 4, 8, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addr_read_reg_141">7, 0, 7, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="re_read_reg_133">1, 0, 1, 0</column>
<column name="saved_addr_reg_147">7, 0, 7, 0</column>
<column name="tempOutAddr">7, 0, 7, 0</column>
<column name="tempOutVal">8, 0, 8, 0</column>
<column name="temp_1_reg_158">8, 0, 8, 0</column>
<column name="temp_reg_153">8, 0, 8, 0</column>
<column name="we_read_reg_137">1, 0, 1, 0</column>
<column name="addr_read_reg_141">64, 32, 7, 0</column>
<column name="re_read_reg_133">64, 32, 1, 0</column>
<column name="saved_addr_reg_147">64, 32, 7, 0</column>
<column name="we_read_reg_137">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mem, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mem, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mem, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mem, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mem, return value</column>
<column name="addr">in, 7, ap_none, addr, scalar</column>
<column name="we">in, 1, ap_none, we, scalar</column>
<column name="re">in, 1, ap_none, re, scalar</column>
<column name="out_r">out, 8, ap_vld, out_r, pointer</column>
<column name="out_r_ap_vld">out, 1, ap_vld, out_r, pointer</column>
</table>
</item>
</section>
</profile>
