{"vcs1":{"timestamp_begin":1694992161.064111732, "rt":0.57, "ut":0.30, "st":0.20}}
{"vcselab":{"timestamp_begin":1694992161.698724814, "rt":0.67, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1694992162.408712458, "rt":0.38, "ut":0.17, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694992160.513045832}
{"VCS_COMP_START_TIME": 1694992160.513045832}
{"VCS_COMP_END_TIME": 1694992163.452146042}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336488}}
{"stitch_vcselab": {"peak_mem": 222576}}
