{
  "duration_seconds": 1335.686228,
  "pdf_count": 37,
  "md_count": 435,
  "verilog_count": 99,
  "vhdl_count": 2,
  "total_chunks": 2912,
  "total_tokens": 2543554,
  "embedding_cost": 0.2543554,
  "sources": {
    "xilinx_vivado": 20,
    "xilinx_data": 4,
    "docs_fpga": 5,
    "ax7010_project": 21,
    "z7lite_project": 10,
    "z7nano_project": 10,
    "unknown": 3,
    "vivado_docs_workspace": 116,
    "markdown_docs": 321,
    "vivado_verilog_templates": 99,
    "vivado_vhdl_templates": 2
  },
  "timestamp": "2026-01-18T21:06:34.577982"
}