Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\fanyaw\Desktop\EE371-Labs\Lab5\nios_system.qsys --block-symbol-file --output-directory=C:\Users\fanyaw\Desktop\EE371-Labs\Lab5\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab5/nios_system.qsys
Progress: Reading input file
Progress: Adding Ready_transfer_receive [altera_avalon_pio 16.0]
Progress: Parameterizing module Ready_transfer_receive
Progress: Adding Ready_transfer_send [altera_avalon_pio 16.0]
Progress: Parameterizing module Ready_transfer_send
Progress: Adding Start_scan_receive [altera_avalon_pio 16.0]
Progress: Parameterizing module Start_scan_receive
Progress: Adding Start_scan_send [altera_avalon_pio 16.0]
Progress: Parameterizing module Start_scan_send
Progress: Adding Transfer_receive [altera_avalon_pio 16.0]
Progress: Parameterizing module Transfer_receive
Progress: Adding Transfer_send [altera_avalon_pio 16.0]
Progress: Parameterizing module Transfer_send
Progress: Adding Transmit_enable [altera_avalon_pio 16.0]
Progress: Parameterizing module Transmit_enable
Progress: Adding char_received [altera_avalon_pio 16.0]
Progress: Parameterizing module char_received
Progress: Adding char_sent [altera_avalon_pio 16.0]
Progress: Parameterizing module char_sent
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_data_in_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_in_0
Progress: Adding cpu_data_in_1 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_in_1
Progress: Adding cpu_data_out_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_out_0
Progress: Adding cpu_data_out_1 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_out_1
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_data [altera_avalon_pio 16.0]
Progress: Parameterizing module led_data
Progress: Adding load [altera_avalon_pio 16.0]
Progress: Parameterizing module load
Progress: Adding net_data_in [altera_avalon_pio 16.0]
Progress: Parameterizing module net_data_in
Progress: Adding net_data_out [altera_avalon_pio 16.0]
Progress: Parameterizing module net_data_out
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding read_inc1 [altera_avalon_pio 16.0]
Progress: Parameterizing module read_inc1
Progress: Adding read_inc2 [altera_avalon_pio 16.0]
Progress: Parameterizing module read_inc2
Progress: Adding ready_to_transfer_in_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module ready_to_transfer_in_0
Progress: Adding ready_to_transfer_in_1 [altera_avalon_pio 16.0]
Progress: Parameterizing module ready_to_transfer_in_1
Progress: Adding scanner_rst [altera_avalon_pio 16.0]
Progress: Parameterizing module scanner_rst
Progress: Adding start_scanning [altera_avalon_pio 16.0]
Progress: Parameterizing module start_scanning
Progress: Adding start_transfer [altera_avalon_pio 16.0]
Progress: Parameterizing module start_transfer
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding wr_en1 [altera_avalon_pio 16.0]
Progress: Parameterizing module wr_en1
Progress: Adding wr_en2 [altera_avalon_pio 16.0]
Progress: Parameterizing module wr_en2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Ready_transfer_receive: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.Start_scan_receive: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.Transfer_receive: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.char_received: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.char_sent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cpu_data_in_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cpu_data_in_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.net_data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.ready_to_transfer_in_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.ready_to_transfer_in_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\fanyaw\Desktop\EE371-Labs\Lab5\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\fanyaw\Desktop\EE371-Labs\Lab5\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab5/nios_system.qsys
Progress: Reading input file
Progress: Adding Ready_transfer_receive [altera_avalon_pio 16.0]
Progress: Parameterizing module Ready_transfer_receive
Progress: Adding Ready_transfer_send [altera_avalon_pio 16.0]
Progress: Parameterizing module Ready_transfer_send
Progress: Adding Start_scan_receive [altera_avalon_pio 16.0]
Progress: Parameterizing module Start_scan_receive
Progress: Adding Start_scan_send [altera_avalon_pio 16.0]
Progress: Parameterizing module Start_scan_send
Progress: Adding Transfer_receive [altera_avalon_pio 16.0]
Progress: Parameterizing module Transfer_receive
Progress: Adding Transfer_send [altera_avalon_pio 16.0]
Progress: Parameterizing module Transfer_send
Progress: Adding Transmit_enable [altera_avalon_pio 16.0]
Progress: Parameterizing module Transmit_enable
Progress: Adding char_received [altera_avalon_pio 16.0]
Progress: Parameterizing module char_received
Progress: Adding char_sent [altera_avalon_pio 16.0]
Progress: Parameterizing module char_sent
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_data_in_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_in_0
Progress: Adding cpu_data_in_1 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_in_1
Progress: Adding cpu_data_out_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_out_0
Progress: Adding cpu_data_out_1 [altera_avalon_pio 16.0]
Progress: Parameterizing module cpu_data_out_1
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_data [altera_avalon_pio 16.0]
Progress: Parameterizing module led_data
Progress: Adding load [altera_avalon_pio 16.0]
Progress: Parameterizing module load
Progress: Adding net_data_in [altera_avalon_pio 16.0]
Progress: Parameterizing module net_data_in
Progress: Adding net_data_out [altera_avalon_pio 16.0]
Progress: Parameterizing module net_data_out
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding read_inc1 [altera_avalon_pio 16.0]
Progress: Parameterizing module read_inc1
Progress: Adding read_inc2 [altera_avalon_pio 16.0]
Progress: Parameterizing module read_inc2
Progress: Adding ready_to_transfer_in_0 [altera_avalon_pio 16.0]
Progress: Parameterizing module ready_to_transfer_in_0
Progress: Adding ready_to_transfer_in_1 [altera_avalon_pio 16.0]
Progress: Parameterizing module ready_to_transfer_in_1
Progress: Adding scanner_rst [altera_avalon_pio 16.0]
Progress: Parameterizing module scanner_rst
Progress: Adding start_scanning [altera_avalon_pio 16.0]
Progress: Parameterizing module start_scanning
Progress: Adding start_transfer [altera_avalon_pio 16.0]
Progress: Parameterizing module start_transfer
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding wr_en1 [altera_avalon_pio 16.0]
Progress: Parameterizing module wr_en1
Progress: Adding wr_en2 [altera_avalon_pio 16.0]
Progress: Parameterizing module wr_en2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Ready_transfer_receive: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.Start_scan_receive: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.Transfer_receive: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.char_received: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.char_sent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cpu_data_in_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.cpu_data_in_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.net_data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.ready_to_transfer_in_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.ready_to_transfer_in_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Error: Transfer_send_s1_translator.avalon_anti_slave_0: Cannot connect Transfer_send_s1_translator.reset because Transfer_send.reset is not connected. If Transfer_send.reset is exported, connect it to a reset bridge and export the bridge's reset input instead.
Error: Generation stopped, 34 or more modules remaining
Info: nios_system: Done "nios_system" with 12 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
