<?xml version="1.0" encoding="UTF-8"?>
<!-- TMS320C2000 Enhanced Debug HWBP Registers
     ===================================
     The offsets noted below are based on the base address that is specified in the device file that includes this file 
     -->
<module id="EnhancedDebugHWBPRegs" HW_revision="" XML_version="1" description="Enhanced Debug HWBP Registers">

    <register id="HWBP_MASK_LOW1" acronym="HWBP_MASK_LOW1" offset="0x0" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH1" acronym="HWBP_MASK_HIGH1" offset="0x1" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW1" acronym="HWBP_REF_LOW1" offset="0x2" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH1" acronym="HWBP_REF_HIGH1" offset="0x3" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR1" acronym="HWBP_CLEAR1" offset="0x4" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL1" acronym="HWBP_CNTL1" offset="0x6" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS1" acronym="HWBP_STATUS1" offset="0x7" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
    <register id="HWBP_MASK_LOW2" acronym="HWBP_MASK_LOW2" offset="0x8" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH2" acronym="HWBP_MASK_HIGH2" offset="0x9" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW2" acronym="HWBP_REF_LOW2" offset="0xA" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH2" acronym="HWBP_REF_HIGH2" offset="0xB" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR2" acronym="HWBP_CLEAR2" offset="0xC" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL2" acronym="HWBP_CNTL2" offset="0xE" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS2" acronym="HWBP_STATUS2" offset="0xF" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
    <register id="HWBP_MASK_LOW3" acronym="HWBP_MASK_LOW3" offset="0x10" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH3" acronym="HWBP_MASK_HIGH3" offset="0x11" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW3" acronym="HWBP_REF_LOW3" offset="0x12" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH3" acronym="HWBP_REF_HIGH3" offset="0x13" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR3" acronym="HWBP_CLEAR3" offset="0x14" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL3" acronym="HWBP_CNTL3" offset="0x16" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS3" acronym="HWBP_STATUS3" offset="0x17" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
    <register id="HWBP_MASK_LOW4" acronym="HWBP_MASK_LOW4" offset="0x18" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH4" acronym="HWBP_MASK_HIGH4" offset="0x19" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW4" acronym="HWBP_REF_LOW4" offset="0x1A" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH4" acronym="HWBP_REF_HIGH4" offset="0x1B" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR4" acronym="HWBP_CLEAR4" offset="0x1C" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL4" acronym="HWBP_CNTL4" offset="0x1E" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS4" acronym="HWBP_STATUS4" offset="0x1F" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
    <register id="HWBP_MASK_LOW5" acronym="HWBP_MASK_LOW5" offset="0x20" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH5" acronym="HWBP_MASK_HIGH5" offset="0x21" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW5" acronym="HWBP_REF_LOW5" offset="0x22" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH5" acronym="HWBP_REF_HIGH5" offset="0x23" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR5" acronym="HWBP_CLEAR5" offset="0x24" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL5" acronym="HWBP_CNTL5" offset="0x26" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS5" acronym="HWBP_STATUS5" offset="0x27" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
    <register id="HWBP_MASK_LOW6" acronym="HWBP_MASK_LOW6" offset="0x28" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH6" acronym="HWBP_MASK_HIGH6" offset="0x29" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW6" acronym="HWBP_REF_LOW6" offset="0x2A" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH6" acronym="HWBP_REF_HIGH6" offset="0x2B" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR6" acronym="HWBP_CLEAR6" offset="0x2C" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL6" acronym="HWBP_CNTL6" offset="0x2E" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS6" acronym="HWBP_STATUS6" offset="0x2F" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
    <register id="HWBP_MASK_LOW7" acronym="HWBP_MASK_LOW7" offset="0x30" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH7" acronym="HWBP_MASK_HIGH7" offset="0x31" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW7" acronym="HWBP_REF_LOW7" offset="0x32" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH7" acronym="HWBP_REF_HIGH7" offset="0x33" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR7" acronym="HWBP_CLEAR7" offset="0x34" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL7" acronym="HWBP_CNTL7" offset="0x36" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS7" acronym="HWBP_STATUS7" offset="0x37" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
    <register id="HWBP_MASK_LOW8" acronym="HWBP_MASK_LOW8" offset="0x38" page="1" width="16" description="Lower 16 bits of the Address mask register" />
    <register id="HWBP_MASK_HIGH8" acronym="HWBP_MASK_HIGH8" offset="0x39" page="1" width="16" description="Higher 16 bits of the Address mask register" />
    <register id="HWBP_REF_LOW8" acronym="HWBP_REF_LOW8" offset="0x3A" page="1" width="16" description="Lower 16 bits of the Address reference register" />
    <register id="HWBP_REF_HIGH8" acronym="HWBP_REF_HIGH8" offset="0x3B" page="1" width="16" description="Higher 16 bits of the Address reference register" />
    <register id="HWBP_CLEAR8" acronym="HWBP_CLEAR8" offset="0x3C" page="1" width="16" description="Hardware breakpoint clear register" >
        <bitfield id="EVENT_CLR" width="1" begin="0" end="0" resetval="0" description= "Event Clear register"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_CNTL8" acronym="HWBP_CNTL8" offset="0x3E" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="COMP_MODE" width="3" begin="9" end="7" resetval="0" description= "Compare mode"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="6" end="6" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="5" end="5" resetval="0" description= "Stop bit (Halt/No Halt of CPU)"  range="" rwaccess="RW" />
        <bitfield id="BUS_SEL" width="3" begin="4" end="2" resetval="0" description= "Bus select bits"  range="" rwaccess="RW" />
    </register>
    <register id="HWBP_STATUS8" acronym="HWBP_STATUS8" offset="0x3F" page="1" width="16" description="Hardware breakpoint control register" >
        <bitfield id="STATUS" width="2" begin="15" end="14" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="6" begin="13" end="8" resetval="0x4" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "HWBP Event Fired bits"  range="" rwaccess="R" />
    </register>
    
</module>