Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fc61c9b17a57481cacb5bbf7f2c865a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_count12_behav xil_defaultlib.sim_count12 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set_n' [D:/document/Vivado/project_count12/project_count12.srcs/sources_1/new/count12.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set_n' [D:/document/Vivado/project_count12/project_count12.srcs/sources_1/new/count12.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set_n' [D:/document/Vivado/project_count12/project_count12.srcs/sources_1/new/count12.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set_n' [D:/document/Vivado/project_count12/project_count12.srcs/sources_1/new/count12.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
