--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.092ns.
--------------------------------------------------------------------------------
Slack:     -0.092ns SYSCLK
Report:    0.092ns skew fails   0.000ns timing constraint by -0.092ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y15.O              RAMB16_X2Y28.CLKA                1.241  0.058
BUFGMUX_X3Y15.O              RAMB16_X2Y26.CLKA                1.243  0.060
BUFGMUX_X3Y15.O              SLICE_X24Y65.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X25Y65.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X26Y66.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X29Y67.CLK                 1.270  0.087
BUFGMUX_X3Y15.O              SLICE_X30Y63.CLK                 1.254  0.071
BUFGMUX_X3Y15.O              SLICE_X30Y66.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X30Y67.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X30Y68.CLK                 1.248  0.065
BUFGMUX_X3Y15.O              SLICE_X30Y70.CLK                 1.242  0.059
BUFGMUX_X3Y15.O              SLICE_X36Y70.CLK                 1.241  0.058
BUFGMUX_X3Y15.O              SLICE_X31Y65.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X31Y67.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X31Y69.CLK                 1.245  0.062
BUFGMUX_X3Y15.O              SLICE_X32Y68.CLK                 1.247  0.064
BUFGMUX_X3Y15.O              SLICE_X32Y69.CLK                 1.244  0.061
BUFGMUX_X3Y15.O              SLICE_X33Y67.CLK                 1.249  0.066
BUFGMUX_X3Y15.O              SLICE_X34Y62.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X34Y63.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X34Y68.CLK                 1.246  0.063
BUFGMUX_X3Y15.O              SLICE_X35Y63.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X37Y63.CLK                 1.254  0.071
BUFGMUX_X3Y15.O              SLICE_X37Y65.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X38Y63.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X48Y62.CLK                 1.249  0.066
BUFGMUX_X3Y15.O              SLICE_X48Y63.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X26Y67.CLK                 1.270  0.087
BUFGMUX_X3Y15.O              SLICE_X26Y68.CLK                 1.268  0.085
BUFGMUX_X3Y15.O              SLICE_X27Y64.CLK                 1.274  0.091
BUFGMUX_X3Y15.O              SLICE_X37Y59.CLK                 1.248  0.065
BUFGMUX_X3Y15.O              SLICE_X37Y62.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X38Y64.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X40Y57.CLK                 1.241  0.058
BUFGMUX_X3Y15.O              SLICE_X40Y58.CLK                 1.244  0.061
BUFGMUX_X3Y15.O              SLICE_X40Y62.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X36Y58.CLK                 1.245  0.062
BUFGMUX_X3Y15.O              SLICE_X36Y59.CLK                 1.248  0.065
BUFGMUX_X3Y15.O              SLICE_X36Y60.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X36Y61.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X36Y62.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X36Y63.CLK                 1.254  0.071
BUFGMUX_X3Y15.O              SLICE_X36Y64.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X36Y65.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X28Y65.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X28Y66.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X29Y65.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X29Y66.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X30Y65.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X31Y66.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X33Y65.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X31Y64.CLK                 1.254  0.071
BUFGMUX_X3Y15.O              SLICE_X26Y62.CLK                 1.275  0.092
BUFGMUX_X3Y15.O              SLICE_X35Y66.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X22Y63.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X22Y64.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X23Y62.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X23Y64.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X24Y60.CLK                 1.271  0.088
BUFGMUX_X3Y15.O              SLICE_X24Y61.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X24Y62.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X25Y62.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X26Y55.CLK                 1.261  0.078
BUFGMUX_X3Y15.O              SLICE_X26Y56.CLK                 1.261  0.078
BUFGMUX_X3Y15.O              SLICE_X26Y57.CLK                 1.263  0.080
BUFGMUX_X3Y15.O              SLICE_X26Y60.CLK                 1.272  0.089
BUFGMUX_X3Y15.O              SLICE_X26Y61.CLK                 1.274  0.091
BUFGMUX_X3Y15.O              SLICE_X30Y64.CLK                 1.254  0.071
BUFGMUX_X3Y15.O              SLICE_X26Y64.CLK                 1.274  0.091
BUFGMUX_X3Y15.O              SLICE_X27Y61.CLK                 1.274  0.091
BUFGMUX_X3Y15.O              SLICE_X27Y62.CLK                 1.275  0.092
BUFGMUX_X3Y15.O              SLICE_X30Y55.CLK                 1.240  0.057
BUFGMUX_X3Y15.O              SLICE_X35Y70.CLK                 1.241  0.058
BUFGMUX_X3Y15.O              SLICE_X31Y55.CLK                 1.240  0.057
BUFGMUX_X3Y15.O              SLICE_X31Y58.CLK                 1.245  0.062
BUFGMUX_X3Y15.O              SLICE_X34Y55.CLK                 1.240  0.057
BUFGMUX_X3Y15.O              SLICE_X34Y61.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X35Y54.CLK                 1.241  0.058
BUFGMUX_X3Y15.O              SLICE_X35Y55.CLK                 1.240  0.057
BUFGMUX_X3Y15.O              SLICE_X48Y54.CLK                 1.239  0.056
BUFGMUX_X3Y15.O              SLICE_X49Y54.CLK                 1.239  0.056
BUFGMUX_X3Y15.O              SLICE_X38Y67.CLK                 1.248  0.065
BUFGMUX_X3Y15.O              SLICE_X38Y68.CLK                 1.246  0.063
BUFGMUX_X3Y15.O              SLICE_X30Y54.CLK                 1.242  0.059
BUFGMUX_X3Y15.O              SLICE_X38Y62.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X39Y62.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X40Y52.CLK                 1.247  0.064
BUFGMUX_X3Y15.O              SLICE_X40Y54.CLK                 1.241  0.058
BUFGMUX_X3Y15.O              SLICE_X41Y52.CLK                 1.247  0.064
BUFGMUX_X3Y15.O              SLICE_X41Y54.CLK                 1.241  0.058
BUFGMUX_X3Y15.O              SLICE_X41Y62.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X32Y59.CLK                 1.247  0.064
BUFGMUX_X3Y15.O              SLICE_X32Y60.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X32Y61.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X32Y62.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X32Y63.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X32Y64.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X32Y65.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X32Y66.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X24Y59.CLK                 1.268  0.085
BUFGMUX_X3Y15.O              SLICE_X25Y60.CLK                 1.271  0.088
BUFGMUX_X3Y15.O              SLICE_X26Y58.CLK                 1.266  0.083
BUFGMUX_X3Y15.O              SLICE_X26Y59.CLK                 1.269  0.086
BUFGMUX_X3Y15.O              SLICE_X27Y58.CLK                 1.266  0.083
BUFGMUX_X3Y15.O              SLICE_X27Y59.CLK                 1.269  0.086
BUFGMUX_X3Y15.O              SLICE_X28Y58.CLK                 1.266  0.083
BUFGMUX_X3Y15.O              SLICE_X29Y57.CLK                 1.263  0.080
BUFGMUX_X3Y15.O              SLICE_X29Y58.CLK                 1.266  0.083
BUFGMUX_X3Y15.O              SLICE_X29Y59.CLK                 1.269  0.086
BUFGMUX_X3Y15.O              SLICE_X31Y59.CLK                 1.248  0.065
BUFGMUX_X3Y15.O              SLICE_X43Y62.CLK                 1.249  0.066
BUFGMUX_X3Y15.O              SLICE_X28Y59.CLK                 1.269  0.086
BUFGMUX_X3Y15.O              SLICE_X28Y60.CLK                 1.271  0.088
BUFGMUX_X3Y15.O              SLICE_X26Y63.CLK                 1.275  0.092
BUFGMUX_X3Y15.O              SLICE_X27Y63.CLK                 1.275  0.092
BUFGMUX_X3Y15.O              SLICE_X28Y63.CLK                 1.275  0.092
BUFGMUX_X3Y15.O              SLICE_X29Y60.CLK                 1.271  0.088
BUFGMUX_X3Y15.O              SLICE_X29Y61.CLK                 1.273  0.090
BUFGMUX_X3Y15.O              SLICE_X29Y62.CLK                 1.274  0.091
BUFGMUX_X3Y15.O              SLICE_X29Y63.CLK                 1.275  0.092
BUFGMUX_X3Y15.O              SLICE_X30Y59.CLK                 1.248  0.065
BUFGMUX_X3Y15.O              SLICE_X30Y62.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X31Y60.CLK                 1.250  0.067
BUFGMUX_X3Y15.O              SLICE_X31Y61.CLK                 1.252  0.069
BUFGMUX_X3Y15.O              SLICE_X31Y62.CLK                 1.253  0.070
BUFGMUX_X3Y15.O              SLICE_X31Y63.CLK                 1.254  0.071
BUFGMUX_X3Y15.O              SLICE_X33Y61.CLK                 1.251  0.068
BUFGMUX_X3Y15.O              SLICE_X33Y62.CLK                 1.252  0.069

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.382ns.
--------------------------------------------------------------------------------
Slack:     -0.382ns hit
Report:    0.382ns skew fails   0.000ns timing constraint by -0.382ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y7.O               SLICE_X36Y70.A5                  1.564  0.382
BUFGMUX_X3Y7.O               SLICE_X46Y61.CLK                 1.248  0.066
BUFGMUX_X3Y7.O               SLICE_X46Y63.CLK                 1.250  0.068
BUFGMUX_X3Y7.O               SLICE_X47Y56.CLK                 1.238  0.056
BUFGMUX_X3Y7.O               SLICE_X47Y57.CLK                 1.240  0.058

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.255ns.
--------------------------------------------------------------------------------
Slack:     -0.255ns hit
Report:    0.255ns skew fails   0.000ns timing constraint by -0.255ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y2.O               SLICE_X35Y70.AX                  1.441  0.255
BUFGMUX_X2Y2.O               SLICE_X47Y48.CLK                 1.250  0.064
BUFGMUX_X2Y2.O               SLICE_X47Y49.CLK                 1.249  0.063
BUFGMUX_X2Y2.O               SLICE_X47Y53.CLK                 1.242  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.696ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_73 (SLICE_X49Y13.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_73 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.997ns (Levels of Logic = 3)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_0 to myprogrammer/_i000001/shiftregister_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.AQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_0
    SLICE_X33Y7.B5       net (fanout=13)       1.319   myprogrammer/_i000001/prescaler<0>
    SLICE_X33Y7.B        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X33Y7.A4       net (fanout=1)        0.440   myprogrammer/_i000001/N4
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.B1      net (fanout=101)      1.990   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n0313121
                                                       myprogrammer/_i000001/shiftregister_73
    -------------------------------------------------  ---------------------------
    Total                                      4.997ns (1.248ns logic, 3.749ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_73 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 2)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.BQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X33Y7.A1       net (fanout=3)        1.403   myprogrammer/_i000001/prescaler<1>
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.B1      net (fanout=101)      1.990   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n0313121
                                                       myprogrammer/_i000001/shiftregister_73
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (0.989ns logic, 3.393ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_3 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_73 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 2)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_3 to myprogrammer/_i000001/shiftregister_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.DQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_3
    SLICE_X33Y7.A3       net (fanout=3)        1.252   myprogrammer/_i000001/prescaler<3>
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.B1      net (fanout=101)      1.990   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n0313121
                                                       myprogrammer/_i000001/shiftregister_73
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.989ns logic, 3.242ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_75 (SLICE_X49Y13.D3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_75 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 3)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_0 to myprogrammer/_i000001/shiftregister_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.AQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_0
    SLICE_X33Y7.B5       net (fanout=13)       1.319   myprogrammer/_i000001/prescaler<0>
    SLICE_X33Y7.B        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X33Y7.A4       net (fanout=1)        0.440   myprogrammer/_i000001/N4
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.D3      net (fanout=101)      1.886   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n031391
                                                       myprogrammer/_i000001/shiftregister_75
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (1.248ns logic, 3.645ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_75 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 2)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.BQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X33Y7.A1       net (fanout=3)        1.403   myprogrammer/_i000001/prescaler<1>
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.D3      net (fanout=101)      1.886   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n031391
                                                       myprogrammer/_i000001/shiftregister_75
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (0.989ns logic, 3.289ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_3 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_75 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.127ns (Levels of Logic = 2)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_3 to myprogrammer/_i000001/shiftregister_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.DQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_3
    SLICE_X33Y7.A3       net (fanout=3)        1.252   myprogrammer/_i000001/prescaler<3>
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.D3      net (fanout=101)      1.886   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n031391
                                                       myprogrammer/_i000001/shiftregister_75
    -------------------------------------------------  ---------------------------
    Total                                      4.127ns (0.989ns logic, 3.138ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_74 (SLICE_X49Y13.C3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_74 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.867ns (Levels of Logic = 3)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_0 to myprogrammer/_i000001/shiftregister_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.AQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_0
    SLICE_X33Y7.B5       net (fanout=13)       1.319   myprogrammer/_i000001/prescaler<0>
    SLICE_X33Y7.B        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1_SW0
    SLICE_X33Y7.A4       net (fanout=1)        0.440   myprogrammer/_i000001/N4
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.C3      net (fanout=101)      1.860   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n0313101
                                                       myprogrammer/_i000001/shiftregister_74
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (1.248ns logic, 3.619ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_74 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 2)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_1 to myprogrammer/_i000001/shiftregister_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.BQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_1
    SLICE_X33Y7.A1       net (fanout=3)        1.403   myprogrammer/_i000001/prescaler<1>
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.C3      net (fanout=101)      1.860   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n0313101
                                                       myprogrammer/_i000001/shiftregister_74
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (0.989ns logic, 3.263ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/prescaler_3 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_74 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 2)
  Clock Path Skew:      -3.664ns (0.478 - 4.142)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/prescaler_3 to myprogrammer/_i000001/shiftregister_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.DQ       Tcko                  0.408   myprogrammer/_i000001/prescaler<3>
                                                       myprogrammer/_i000001/prescaler_3
    SLICE_X33Y7.A3       net (fanout=3)        1.252   myprogrammer/_i000001/prescaler<3>
    SLICE_X33Y7.A        Tilo                  0.259   myprogrammer/_i000001/N4
                                                       myprogrammer/_i000001/_n0342_inv1
    SLICE_X49Y13.C3      net (fanout=101)      1.860   myprogrammer/_i000001/tick_n
    SLICE_X49Y13.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<75>
                                                       myprogrammer/_i000001/Mmux__n0313101
                                                       myprogrammer/_i000001/shiftregister_74
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (0.989ns logic, 3.112ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_33 (SLICE_X35Y15.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg9_3 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.357ns (1.034 - 0.677)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg9_3 to myprogrammer/_i000001/shiftregister_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y16.DQ      Tcko                  0.198   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_3
    SLICE_X35Y15.B6      net (fanout=2)        0.117   myprogrammer/myReg9<3>
    SLICE_X35Y15.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000001/shiftregister<35>
                                                       myprogrammer/_i000001/Mmux__n0313561
                                                       myprogrammer/_i000001/shiftregister_33
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.413ns logic, 0.117ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point clocks/rst (SLICE_X39Y43.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/d17_d (FF)
  Destination:          clocks/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.719ns (0.719 - 0.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/d17_d to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.AQ      Tcko                  0.200   clocks/d17_d
                                                       clocks/d17_d
    SLICE_X46Y43.A6      net (fanout=1)        0.017   clocks/d17_d
    SLICE_X46Y43.A       Tilo                  0.142   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X39Y43.CE      net (fanout=2)        0.360   clocks/d17_d17_d_AND_3_o
    SLICE_X39Y43.CLK     Tckce       (-Th)    -0.182   clocks/rst
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.524ns logic, 0.377ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/clkdiv/d17 (FF)
  Destination:          clocks/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.675ns (1.282 - 0.607)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/clkdiv/d17 to clocks/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y38.AQ      Tcko                  0.200   clocks/d17
                                                       clocks/clkdiv/d17
    SLICE_X46Y43.A5      net (fanout=2)        0.746   clocks/d17
    SLICE_X46Y43.A       Tilo                  0.142   clocks/d17_d
                                                       clocks/d17_d17_d_AND_3_o1
    SLICE_X39Y43.CE      net (fanout=2)        0.360   clocks/d17_d17_d_AND_3_o
    SLICE_X39Y43.CLK     Tckce       (-Th)    -0.182   clocks/rst
                                                       clocks/rst
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.524ns logic, 1.106ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_34 (SLICE_X35Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg9_2 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.357ns (1.034 - 0.677)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg9_2 to myprogrammer/_i000001/shiftregister_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y16.CQ      Tcko                  0.198   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_2
    SLICE_X35Y15.C5      net (fanout=2)        0.153   myprogrammer/myReg9<2>
    SLICE_X35Y15.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000001/shiftregister<35>
                                                       myprogrammer/_i000001/Mmux__n0313541
                                                       myprogrammer/_i000001/shiftregister_34
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.413ns logic, 0.153ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X1Y71.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.357ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave4/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.899ns (Levels of Logic = 4)
  Clock Path Skew:      -0.147ns (2.133 - 2.280)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave4/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.CMUX    Tshcko                0.461   slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave4/ack
    SLICE_X58Y50.C4      net (fanout=2)        1.018   slaves/ipbr[4]_ipb_ack
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y71.AX       net (fanout=65)       4.762   ipbus/trans_out_we
    SLICE_X1Y71.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.899ns (1.452ns logic, 9.447ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.332ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.151ns (2.133 - 2.284)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X58Y50.D2      net (fanout=2)        0.666   slaves/ipbr[1]_ipb_ack
    SLICE_X58Y50.D       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X58Y50.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y71.AX       net (fanout=65)       4.762   ipbus/trans_out_we
    SLICE_X1Y71.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.870ns (1.657ns logic, 9.213ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.174ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave3/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (2.133 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.AMUX    Tshcko                0.455   slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave3/ack
    SLICE_X58Y50.C2      net (fanout=2)        0.838   slaves/ipbr[3]_ipb_ack
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y71.AX       net (fanout=65)       4.762   ipbus/trans_out_we
    SLICE_X1Y71.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.713ns (1.446ns logic, 9.267ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X51Y31.A2), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.394ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.159ns (2.100 - 2.259)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.AQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd1_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X44Y44.B5      net (fanout=1)        0.959   ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X44Y44.B       Tilo                  0.203   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X46Y41.A1      net (fanout=71)       1.480   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X46Y41.A       Tilo                  0.205   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y31.A2      net (fanout=10)       1.442   ipbus/pkt_tx
    SLICE_X51Y31.CLK     Tas                   0.227   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (1.043ns logic, 3.881ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.218ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB5 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.152ns (2.100 - 2.252)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB5 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd2
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X44Y44.B3      net (fanout=1)        0.737   ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X44Y44.B       Tilo                  0.203   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X46Y41.A1      net (fanout=71)       1.480   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X46Y41.A       Tilo                  0.205   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y31.A2      net (fanout=10)       1.442   ipbus/pkt_tx
    SLICE_X51Y31.CLK     Tas                   0.227   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (1.096ns logic, 3.659ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.203ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (2.100 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y44.BQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB2
    SLICE_X44Y44.B2      net (fanout=1)        0.787   ipbus/trans/iface/state_FSM_FFd1_BRB2
    SLICE_X44Y44.B       Tilo                  0.203   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X46Y41.A1      net (fanout=71)       1.480   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X46Y41.A       Tilo                  0.205   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y31.A2      net (fanout=10)       1.442   ipbus/pkt_tx
    SLICE_X51Y31.CLK     Tas                   0.227   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (1.026ns logic, 3.709ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X17Y33.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.079ns (data path - clock path skew + uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      3.603ns (Levels of Logic = 0)
  Clock Path Skew:      -0.165ns (2.118 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.AQ      Tcko                  0.391   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X17Y33.AX      net (fanout=56)       3.149   rst_ipb
    SLICE_X17Y33.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/rst_ipb_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (0.454ns logic, 3.149ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X23Y27.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.208ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.144 - 1.083)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X23Y27.AX      net (fanout=1)        0.323   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X23Y27.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.257ns logic, 0.323ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X49Y41.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.272ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.641ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.111 - 1.053)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.DQ      Tcko                  0.234   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X49Y41.AX      net (fanout=3)        0.348   ipbus/cfg<81>
    SLICE_X49Y41.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.293ns logic, 0.348ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X5Y53.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.415ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.162 - 1.100)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X5Y53.AX       net (fanout=1)        0.531   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X5Y53.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.257ns logic, 0.531ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X1Y38.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.316ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_1 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      7.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (2.142 - 2.253)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_1 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y37.BQ      Tcko                  0.447   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_1
    SLICE_X43Y44.D1      net (fanout=3)        1.563   ipbus/my_ip_addr_udp<1>
    SLICE_X43Y44.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<17>
                                                       ipbus/trans/cfg/dout<1><1>1
    SLICE_X45Y45.A5      net (fanout=1)        0.399   ipbus/trans/cfg_dout<1>
    SLICE_X45Y45.A       Tilo                  0.259   ipbus/trans/tx_data<1>
                                                       ipbus/trans/sm/mux10111
    SLICE_X41Y44.D3      net (fanout=1)        0.924   ipbus/trans/tx_data<1>
    SLICE_X41Y44.D       Tilo                  0.259   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata121
    RAMB16_X1Y38.DIA1    net (fanout=1)        3.430   ipbus/trans_out_wdata<1>
    RAMB16_X1Y38.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (1.578ns logic, 6.316ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAMB16_X2Y38.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.164ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_24 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAM)
  Data Path Delay:      7.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (2.122 - 2.249)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_24 to ipbus/udp_if/ipbus_tx_ram/Mram_ram13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.391   ipbus/my_ip_addr_udp<27>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_24
    SLICE_X53Y54.D5      net (fanout=4)        2.075   ipbus/my_ip_addr_udp<24>
    SLICE_X53Y54.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<23>
                                                       ipbus/trans/cfg/dout<24><24>1
    SLICE_X50Y53.A6      net (fanout=1)        0.531   ipbus/trans/cfg_dout<24>
    SLICE_X50Y53.A       Tilo                  0.205   ipbus/trans/sm/rmw_input<15>
                                                       ipbus/trans/sm/mux10161
    SLICE_X46Y47.B3      net (fanout=1)        1.062   ipbus/trans/tx_data<24>
    SLICE_X46Y47.B       Tilo                  0.205   ipbus/trans/iface/hlen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata171
    RAMB16_X2Y38.DIA0    net (fanout=1)        2.644   ipbus/trans_out_wdata<24>
    RAMB16_X2Y38.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram13
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram13
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (1.414ns logic, 6.312ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X3Y34.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.159ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      7.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (2.114 - 2.249)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.BQ      Tcko                  0.391   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_5
    SLICE_X45Y57.A2      net (fanout=3)        2.361   ipbus/my_ip_addr_udp<5>
    SLICE_X45Y57.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<5><5>1
    SLICE_X50Y52.B4      net (fanout=1)        0.914   ipbus/trans/cfg_dout<5>
    SLICE_X50Y52.B       Tilo                  0.205   ipbus/trans/tx_data<5>
                                                       ipbus/trans/sm/mux101171
    SLICE_X50Y44.D5      net (fanout=1)        0.803   ipbus/trans/tx_data<5>
    SLICE_X50Y44.D       Tilo                  0.205   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB16_X3Y34.DIA1    net (fanout=1)        2.221   ipbus/trans_out_wdata<5>
    RAMB16_X3Y34.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (1.414ns logic, 6.299ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X42Y36.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.275ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.117 - 1.056)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.DQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X42Y36.BX      net (fanout=2)        0.401   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X42Y36.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.246ns logic, 0.401ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0 (SLICE_X17Y69.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.585ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/tx_ram_selector/write_block.write_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0 (FF)
  Data Path Delay:      0.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.161 - 1.106)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/write_block.write_i_0 to ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.AQ       Tcko                  0.198   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_0
    SLICE_X17Y69.AX      net (fanout=26)       0.694   ipbus/udp_if/tx_write_buffer_125<0>
    SLICE_X17Y69.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.257ns logic, 0.694ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X33Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.671ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      1.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (1.123 - 1.082)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y20.AQ      Tcko                  0.200   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X33Y32.AX      net (fanout=24)       0.764   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X33Y32.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.259ns logic, 0.764ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.633ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (SLICE_X56Y116.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.471 - 0.481)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y101.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X47Y110.A2     net (fanout=59)       1.877   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.442   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.092ns logic, 3.496ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.471 - 0.478)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y102.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X47Y110.A4     net (fanout=17)       1.257   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.442   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.109ns logic, 2.876ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.471 - 0.475)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X47Y110.A3     net (fanout=22)       0.897   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.442   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.092ns logic, 2.516ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (SLICE_X56Y116.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.471 - 0.481)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y101.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X47Y110.A2     net (fanout=59)       1.877   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.431   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.081ns logic, 3.496ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.471 - 0.478)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y102.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X47Y110.A4     net (fanout=17)       1.257   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.431   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (1.098ns logic, 2.876ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.471 - 0.475)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X47Y110.A3     net (fanout=22)       0.897   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.431   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.081ns logic, 2.516ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (SLICE_X56Y116.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.471 - 0.481)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y101.BQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X47Y110.A2     net (fanout=59)       1.877   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.425   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (1.075ns logic, 3.496ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.471 - 0.478)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y102.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X47Y110.A4     net (fanout=17)       1.257   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.425   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.092ns logic, 2.876ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.471 - 0.475)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X47Y110.A3     net (fanout=22)       0.897   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X47Y110.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1
    SLICE_X56Y116.SR     net (fanout=4)        1.619   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X56Y116.CLK    Tsrck                 0.425   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.075ns logic, 2.516ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16 (SLICE_X48Y100.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.AQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X48Y100.CE     net (fanout=15)       0.225   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X48Y100.CLK    Tckce       (-Th)     0.104   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.094ns logic, 0.225ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10 (SLICE_X48Y100.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.AQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X48Y100.CE     net (fanout=15)       0.225   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X48Y100.CLK    Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<16>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.096ns logic, 0.225ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (SLICE_X48Y99.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.AQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X48Y99.CE      net (fanout=15)       0.262   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X48Y99.CLK     Tckce       (-Th)     0.104   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.094ns logic, 0.262ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X34Y82.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X34Y82.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.091ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y53.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y53.A3      net (fanout=4)        0.473   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.618ns logic, 0.473ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y53.C5      net (fanout=3)        0.338   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.688ns logic, 0.338ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.363   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.618ns logic, 0.363ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y53.AX      net (fanout=1)        0.189   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y53.BX      net (fanout=1)        0.190   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y53.CX      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.257ns logic, 0.192ns route)
                                                       (57.2% logic, 42.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.025ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y63.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y63.A4      net (fanout=4)        0.421   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y63.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.604ns logic, 0.421ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y61.CX      net (fanout=3)        0.422   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.597ns logic, 0.422ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y61.BX      net (fanout=3)        0.420   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.527ns logic, 0.420ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y63.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y63.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y63.BX      net (fanout=1)        0.194   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y63.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y63.AX      net (fanout=1)        0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y63.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.710ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X31Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.710ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y70.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X31Y58.AX      net (fanout=1)        1.256   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X31Y58.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.454ns logic, 1.256ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y54.CX      net (fanout=1)        1.000   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y54.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.454ns logic, 1.000ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y54.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    SLICE_X48Y54.A5      net (fanout=1)        0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.375ns logic, 0.200ns route)
                                                       (65.2% logic, 34.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y54.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.CMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X48Y54.C3      net (fanout=1)        0.299   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.375ns logic, 0.299ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y54.B3      net (fanout=1)        0.301   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.375ns logic, 0.301ns route)
                                                       (55.5% logic, 44.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.393ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X48Y62.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y63.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y63.B2      net (fanout=1)        0.828   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y63.CLK     Tas                   0.154   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.562ns logic, 0.828ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0
    SLICE_X48Y62.AX      net (fanout=1)        0.845   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<0>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.477ns logic, 0.845ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X48Y63.AX      net (fanout=1)        0.295   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X48Y63.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.241ns logic, 0.295ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X36Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y70.AMUX    Tshcko                0.238   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X36Y70.AX      net (fanout=1)        0.274   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X36Y70.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.286ns logic, 0.274ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y63.BX      net (fanout=1)        0.357   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y63.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.241ns logic, 0.357ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.902ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_20 (SLICE_X41Y61.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_20 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_20 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_20 to slaves/slave4/ipbus_out_ipb_rdata_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcko                  0.408   slaves/hitcount2<23>
                                                       slaves/TDCchannels/dc2/hitCount_20
    SLICE_X41Y61.C4      net (fanout=4)        1.172   slaves/hitcount2<20>
    SLICE_X41Y61.CLK     Tas                   0.322   slaves/ipbr[4]_ipb_rdata<22>
                                                       slaves/slave4/mux1211
                                                       slaves/slave4/ipbus_out_ipb_rdata_20
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.730ns logic, 1.172ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_31 (SLICE_X38Y61.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_31 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_31 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_31 to slaves/slave2/ipbus_out_ipb_rdata_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.DQ      Tcko                  0.408   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_31
    SLICE_X38Y61.D4      net (fanout=4)        1.145   slaves/hitcount1<31>
    SLICE_X38Y61.CLK     Tas                   0.289   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2411
                                                       slaves/slave2/ipbus_out_ipb_rdata_31
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (0.697ns logic, 1.145ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_24 (SLICE_X40Y61.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_24 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_24 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_24 to slaves/slave4/ipbus_out_ipb_rdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_24
    SLICE_X40Y61.A1      net (fanout=4)        1.092   slaves/hitcount2<24>
    SLICE_X40Y61.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1611
                                                       slaves/slave4/ipbus_out_ipb_rdata_24
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (0.749ns logic, 1.092ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_9 (SLICE_X37Y61.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_9 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_9 to slaves/slave2/ipbus_out_ipb_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.BQ      Tcko                  0.200   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_9
    SLICE_X37Y61.C4      net (fanout=4)        0.242   slaves/hitcount1<9>
    SLICE_X37Y61.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux31111
                                                       slaves/slave2/ipbus_out_ipb_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.355ns logic, 0.242ns route)
                                                       (59.5% logic, 40.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_9 (SLICE_X39Y59.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_9 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_9 to slaves/slave4/ipbus_out_ipb_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.200   slaves/hitcount2<11>
                                                       slaves/TDCchannels/dc2/hitCount_9
    SLICE_X39Y59.C4      net (fanout=4)        0.244   slaves/hitcount2<9>
    SLICE_X39Y59.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<13>
                                                       slaves/slave4/mux31111
                                                       slaves/slave4/ipbus_out_ipb_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.355ns logic, 0.244ns route)
                                                       (59.3% logic, 40.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_5 (SLICE_X37Y60.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_5 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_5 to slaves/slave2/ipbus_out_ipb_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.BQ      Tcko                  0.200   slaves/hitcount1<7>
                                                       slaves/TDCchannels/dc1/hitCount_5
    SLICE_X37Y60.C4      net (fanout=4)        0.251   slaves/hitcount1<5>
    SLICE_X37Y60.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2711
                                                       slaves/slave2/ipbus_out_ipb_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.355ns logic, 0.251ns route)
                                                       (58.6% logic, 41.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.579ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X37Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y54.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X37Y59.A6      net (fanout=2)        0.849   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X37Y59.CLK     Tas                   0.322   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.730ns logic, 0.849ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X41Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X41Y62.A6      net (fanout=2)        0.716   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X41Y62.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.730ns logic, 0.716ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X41Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X41Y62.A6      net (fanout=2)        0.436   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X41Y62.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.415ns logic, 0.436ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X37Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y54.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X37Y59.A6      net (fanout=2)        0.482   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X37Y59.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.415ns logic, 0.482ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.651ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_193 (SLICE_X12Y111.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_193 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.480ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.559 - 0.579)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y44.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X12Y111.D2     net (fanout=499)      6.692   rst_125
    SLICE_X12Y111.CLK    Tas                   0.341   ipbus/udp_if/RARP_block/data_block.data_buffer<193>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<185>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_193
    -------------------------------------------------  ---------------------------
    Total                                      7.480ns (0.788ns logic, 6.692ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_192 (SLICE_X12Y111.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_192 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.559 - 0.579)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_192
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y44.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X12Y111.C2     net (fanout=499)      6.655   rst_125
    SLICE_X12Y111.CLK    Tas                   0.341   ipbus/udp_if/RARP_block/data_block.data_buffer<193>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<184>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_192
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (0.788ns logic, 6.655ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0 (SLICE_X24Y32.C1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6 (FF)
  Destination:          ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.575 - 0.596)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6 to ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.AQ      Tcko                  0.408   mac_rx_data<4>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6
    SLICE_X26Y31.A2      net (fanout=24)       4.872   mac_rx_data<4>
    SLICE_X26Y31.A       Tilo                  0.203   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12
                                                       ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12
    SLICE_X24Y31.A1      net (fanout=1)        0.745   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12
    SLICE_X24Y31.A       Tilo                  0.205   ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o17
    SLICE_X24Y32.C1      net (fanout=2)        0.607   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o18
    SLICE_X24Y32.CLK     Tas                   0.341   ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
                                                       ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o_inv1
                                                       ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (1.157ns logic, 6.224ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (FF)
  Destination:          ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.575 - 0.601)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 to ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.408   mac_rx_data<6>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    SLICE_X26Y31.A4      net (fanout=24)       4.503   mac_rx_data<6>
    SLICE_X26Y31.A       Tilo                  0.203   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12
                                                       ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12
    SLICE_X24Y31.A1      net (fanout=1)        0.745   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12
    SLICE_X24Y31.A       Tilo                  0.205   ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o17
    SLICE_X24Y32.C1      net (fanout=2)        0.607   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o18
    SLICE_X24Y32.CLK     Tas                   0.341   ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
                                                       ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o_inv1
                                                       ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (1.157ns logic, 5.855ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (FF)
  Destination:          ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.575 - 0.601)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 to ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.CQ      Tcko                  0.408   mac_rx_data<6>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    SLICE_X27Y31.A2      net (fanout=24)       4.665   mac_rx_data<6>
    SLICE_X27Y31.A       Tilo                  0.259   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o14
                                                       ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o13
    SLICE_X24Y31.A6      net (fanout=1)        0.304   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o14
    SLICE_X24Y31.A       Tilo                  0.205   ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o17
    SLICE_X24Y32.C1      net (fanout=2)        0.607   ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o18
    SLICE_X24Y32.CLK     Tas                   0.341   ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
                                                       ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o_inv1
                                                       ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (1.213ns logic, 5.576ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X1Y34.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_9 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_9 to ipbus/udp_if/internal_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y69.DQ      Tcko                  0.198   ipbus/udp_if/addra<9>
                                                       ipbus/udp_if/rx_ram_mux/addra_9
    RAMB16_X1Y34.ADDRA11 net (fanout=2)        0.162   ipbus/udp_if/addra<9>
    RAMB16_X1Y34.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram2
                                                       ipbus/udp_if/internal_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.132ns logic, 0.162ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG (SLICE_X43Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y84.BQ      Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X43Y83.SR      net (fanout=95)       0.266   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X43Y83.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.103ns logic, 0.266ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X1Y34.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_5 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_5 to ipbus/udp_if/internal_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y69.BQ      Tcko                  0.198   ipbus/udp_if/addra<9>
                                                       ipbus/udp_if/rx_ram_mux/addra_5
    RAMB16_X1Y34.ADDRA7  net (fanout=2)        0.238   ipbus/udp_if/addra<5>
    RAMB16_X1Y34.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram2
                                                       ipbus/udp_if/internal_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.132ns logic, 0.238ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y28.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.748ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X1Y32.DIA1), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.713ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X41Y56.B2      net (fanout=101)      1.915   ipb_master_out_ipb_addr<8>
    SLICE_X41Y56.B       Tilo                  0.259   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata301
    SLICE_X41Y56.C4      net (fanout=2)        0.301   slaves/fabric/Mmux_ipb_out_ipb_rdata30
    SLICE_X41Y56.CMUX    Tilo                  0.313   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW1
    SLICE_X41Y56.A1      net (fanout=1)        1.084   slaves/fabric/N118
    SLICE_X41Y56.A       Tilo                  0.259   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata303
    SLICE_X43Y43.A3      net (fanout=2)        2.004   ipb_master_in_ipb_rdata<7>
    SLICE_X43Y43.A       Tilo                  0.259   ipbus/trans/tx_data<9>
                                                       ipbus/trans/sm/mux101191
    SLICE_X43Y41.D3      net (fanout=1)        0.506   ipbus/trans/tx_data<7>
    SLICE_X43Y41.D       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X1Y32.DIA1    net (fanout=1)        2.846   ipbus/trans_out_wdata<7>
    RAMB16_X1Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.713ns (2.057ns logic, 8.656ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.134ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X41Y56.C1      net (fanout=101)      1.896   ipb_master_out_ipb_addr<8>
    SLICE_X41Y56.CMUX    Tilo                  0.313   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW1
    SLICE_X41Y56.A1      net (fanout=1)        1.084   slaves/fabric/N118
    SLICE_X41Y56.A       Tilo                  0.259   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata303
    SLICE_X43Y43.A3      net (fanout=2)        2.004   ipb_master_in_ipb_rdata<7>
    SLICE_X43Y43.A       Tilo                  0.259   ipbus/trans/tx_data<9>
                                                       ipbus/trans/sm/mux101191
    SLICE_X43Y41.D3      net (fanout=1)        0.506   ipbus/trans/tx_data<7>
    SLICE_X43Y41.D       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X1Y32.DIA1    net (fanout=1)        2.846   ipbus/trans_out_wdata<7>
    RAMB16_X1Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.134ns (1.798ns logic, 8.336ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ipbus_out_ipb_rdata_7 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.060ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.597 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ipbus_out_ipb_rdata_7 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.DMUX    Tshcko                0.461   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/ipbus_out_ipb_rdata_7
    SLICE_X41Y56.B1      net (fanout=1)        1.209   slaves/ipbr[2]_ipb_rdata<7>
    SLICE_X41Y56.B       Tilo                  0.259   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata301
    SLICE_X41Y56.C4      net (fanout=2)        0.301   slaves/fabric/Mmux_ipb_out_ipb_rdata30
    SLICE_X41Y56.CMUX    Tilo                  0.313   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW1
    SLICE_X41Y56.A1      net (fanout=1)        1.084   slaves/fabric/N118
    SLICE_X41Y56.A       Tilo                  0.259   slaves/fabric/N119
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata303
    SLICE_X43Y43.A3      net (fanout=2)        2.004   ipb_master_in_ipb_rdata<7>
    SLICE_X43Y43.A       Tilo                  0.259   ipbus/trans/tx_data<9>
                                                       ipbus/trans/sm/mux101191
    SLICE_X43Y41.D3      net (fanout=1)        0.506   ipbus/trans/tx_data<7>
    SLICE_X43Y41.D       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X1Y32.DIA1    net (fanout=1)        2.846   ipbus/trans_out_wdata<7>
    RAMB16_X1Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.060ns (2.110ns logic, 7.950ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X0Y32.WEA3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave4/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.598 - 0.602)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave4/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.CMUX    Tshcko                0.461   slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave4/ack
    SLICE_X58Y50.C4      net (fanout=2)        1.018   slaves/ipbr[4]_ipb_ack
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y32.WEA3    net (fanout=65)       4.051   ipbus/trans_out_we
    RAMB16_X0Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.425ns (1.689ns logic, 8.736ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.396ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.598 - 0.606)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X58Y50.D2      net (fanout=2)        0.666   slaves/ipbr[1]_ipb_ack
    SLICE_X58Y50.D       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X58Y50.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y32.WEA3    net (fanout=65)       4.051   ipbus/trans_out_we
    RAMB16_X0Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.396ns (1.894ns logic, 8.502ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.598 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.AMUX    Tshcko                0.455   slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave3/ack
    SLICE_X58Y50.C2      net (fanout=2)        0.838   slaves/ipbr[3]_ipb_ack
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y32.WEA3    net (fanout=65)       4.051   ipbus/trans_out_we
    RAMB16_X0Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.239ns (1.683ns logic, 8.556ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X0Y32.WEA2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave4/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.598 - 0.602)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave4/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.CMUX    Tshcko                0.461   slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave4/ack
    SLICE_X58Y50.C4      net (fanout=2)        1.018   slaves/ipbr[4]_ipb_ack
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y32.WEA2    net (fanout=65)       4.043   ipbus/trans_out_we
    RAMB16_X0Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.417ns (1.689ns logic, 8.728ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.388ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.598 - 0.606)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X58Y50.D2      net (fanout=2)        0.666   slaves/ipbr[1]_ipb_ack
    SLICE_X58Y50.D       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X58Y50.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y32.WEA2    net (fanout=65)       4.043   ipbus/trans_out_we
    RAMB16_X0Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.388ns (1.894ns logic, 8.494ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.598 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y51.AMUX    Tshcko                0.455   slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave3/ack
    SLICE_X58Y50.C2      net (fanout=2)        0.838   slaves/ipbr[3]_ipb_ack
    SLICE_X58Y50.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X53Y44.A1      net (fanout=8)        1.196   ipb_master_in_ipb_ack
    SLICE_X53Y44.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B5      net (fanout=1)        0.797   ipbus/trans/sm/tx_we1
    SLICE_X53Y44.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y47.D2      net (fanout=4)        1.674   ipbus/trans/tx_we
    SLICE_X40Y47.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y32.WEA2    net (fanout=65)       4.043   ipbus/trans_out_we
    RAMB16_X0Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.231ns (1.683ns logic, 8.548ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X17Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0
    SLICE_X17Y53.BX      net (fanout=2)        0.142   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<0>
    SLICE_X17Y53.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (SLICE_X25Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0
    SLICE_X25Y28.BX      net (fanout=2)        0.142   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<0>
    SLICE_X25Y28.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (SLICE_X17Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 to ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y69.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    SLICE_X17Y69.C5      net (fanout=1)        0.051   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>
    SLICE_X17Y69.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.564ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.182ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.585   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.597ns logic, 0.585ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (SLICE_X46Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.108ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y62.BX      net (fanout=3)        0.581   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.527ns logic, 0.581ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.145 - 0.159)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.CX      net (fanout=3)        0.551   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.524ns logic, 0.551ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y52.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y52.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y59.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y59.B5      net (fanout=3)        0.076   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y59.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.353ns logic, 0.076ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y62.A6      net (fanout=4)        0.037   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y62.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13192 paths analyzed, 1661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.131ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_19 (SLICE_X29Y63.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_9 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_19 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.031ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.510 - 0.508)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_9 to slaves/TDCchannels/hitCount1_tm1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.BMUX    Tshcko                0.488   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_9
    SLICE_X30Y60.D1      net (fanout=1)        1.445   slaves/TDCchannels/hitCount2_tm1<9>
    SLICE_X30Y60.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_19
    -------------------------------------------------  ---------------------------
    Total                                      5.031ns (1.731ns logic, 3.300ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_12 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_19 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.510 - 0.512)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_12 to slaves/TDCchannels/hitCount1_tm1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_12
    SLICE_X30Y61.A3      net (fanout=1)        1.298   slaves/TDCchannels/hitCount2_tm1<12>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (1.746ns logic, 3.150ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_16 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_19 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.510 - 0.513)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_16 to slaves/TDCchannels/hitCount1_tm1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.AQ      Tcko                  0.408   slaves/hitcount2<19>
                                                       slaves/TDCchannels/dc2/hitCount_16
    SLICE_X30Y61.B5      net (fanout=4)        1.342   slaves/hitcount2<16>
    SLICE_X30Y61.COUT    Topcyb                0.380   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<5>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_19
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.694ns logic, 3.194ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_17 (SLICE_X29Y63.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_9 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_17 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.030ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.510 - 0.508)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_9 to slaves/TDCchannels/hitCount1_tm1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.BMUX    Tshcko                0.488   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_9
    SLICE_X30Y60.D1      net (fanout=1)        1.445   slaves/TDCchannels/hitCount2_tm1<9>
    SLICE_X30Y60.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_17
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (1.730ns logic, 3.300ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_12 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_17 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.510 - 0.512)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_12 to slaves/TDCchannels/hitCount1_tm1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_12
    SLICE_X30Y61.A3      net (fanout=1)        1.298   slaves/TDCchannels/hitCount2_tm1<12>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_17
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (1.745ns logic, 3.150ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_16 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_17 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.510 - 0.513)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_16 to slaves/TDCchannels/hitCount1_tm1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.AQ      Tcko                  0.408   slaves/hitcount2<19>
                                                       slaves/TDCchannels/dc2/hitCount_16
    SLICE_X30Y61.B5      net (fanout=4)        1.342   slaves/hitcount2<16>
    SLICE_X30Y61.COUT    Topcyb                0.380   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<5>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_17
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.693ns logic, 3.194ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_18 (SLICE_X29Y63.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_9 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_18 (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.029ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.510 - 0.508)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_9 to slaves/TDCchannels/hitCount1_tm1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.BMUX    Tshcko                0.488   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_9
    SLICE_X30Y60.D1      net (fanout=1)        1.445   slaves/TDCchannels/hitCount2_tm1<9>
    SLICE_X30Y60.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_18
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (1.729ns logic, 3.300ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_12 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_18 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.510 - 0.512)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_12 to slaves/TDCchannels/hitCount1_tm1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_12
    SLICE_X30Y61.A3      net (fanout=1)        1.298   slaves/TDCchannels/hitCount2_tm1<12>
    SLICE_X30Y61.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_18
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.744ns logic, 3.150ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_16 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_18 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.510 - 0.513)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_16 to slaves/TDCchannels/hitCount1_tm1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.AQ      Tcko                  0.408   slaves/hitcount2<19>
                                                       slaves/TDCchannels/dc2/hitCount_16
    SLICE_X30Y61.B5      net (fanout=4)        1.342   slaves/hitcount2<16>
    SLICE_X30Y61.COUT    Topcyb                0.380   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<5>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C5      net (fanout=2)        0.810   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X29Y63.CE      net (fanout=14)       1.039   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X29Y63.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount1_tm1<27>
                                                       slaves/TDCchannels/hitCount1_tm1_18
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.692ns logic, 3.194ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_13 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_13 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.BQ      Tcko                  0.200   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_13
    RAMB16_X2Y26.DIA21   net (fanout=2)        0.129   slaves/ramData1<21>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_14 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_14 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.CQ      Tcko                  0.200   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_14
    RAMB16_X2Y26.DIA22   net (fanout=2)        0.129   slaves/ramData1<22>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y28.DIA18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_10 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_10 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y57.CQ      Tcko                  0.200   slaves/ramData2<19>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_10
    RAMB16_X2Y28.DIA18   net (fanout=2)        0.129   slaves/ramData2<18>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  18.054ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.054ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 1)
  Clock Path Delay:     12.705ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp658.IMUX
    DCM_X0Y6.CLKIN       net (fanout=112)      8.760   sysclk_b
    DCM_X0Y6.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y77.CLK     net (fanout=983)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     12.705ns (1.869ns logic, 10.836ns route)
                                                       (14.7% logic, 85.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.BQ      Tcko                  0.447   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.230   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (2.828ns logic, 2.230ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 17.771ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 1)
  Clock Path Delay:     12.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp658.IMUX
    DCM_X0Y6.CLKIN       net (fanout=112)      8.760   sysclk_b
    DCM_X0Y6.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y75.CLK     net (fanout=983)      1.246   clk125
    -------------------------------------------------  ---------------------------
    Total                                     12.701ns (1.869ns logic, 10.832ns route)
                                                       (14.7% logic, 85.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y75.AQ      Tcko                  0.391   gmii_txd_4_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        2.007   gmii_txd_4_OBUF
    J13.PAD              Tioop                 2.381   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (2.772ns logic, 2.007ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 17.732ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Delay:     12.705ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp658.IMUX
    DCM_X0Y6.CLKIN       net (fanout=112)      8.760   sysclk_b
    DCM_X0Y6.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y77.CLK     net (fanout=983)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     12.705ns (1.869ns logic, 10.836ns route)
                                                       (14.7% logic, 85.3% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.BMUX    Tshcko                0.488   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        1.867   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (2.869ns logic, 1.867ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.919ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 1)
  Clock Path Delay:     7.581ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp658.IMUX
    DCM_X0Y6.CLKIN       net (fanout=112)      5.431   sysclk_b
    DCM_X0Y6.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y84.CLK     net (fanout=983)      0.673   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (1.152ns logic, 6.429ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.DQ      Tcko                  0.198   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        1.035   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (1.594ns logic, 1.035ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<7> (K12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.934ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_7 (FF)
  Destination:          gmii_txd<7> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Clock Path Delay:     7.583ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp658.IMUX
    DCM_X0Y6.CLKIN       net (fanout=112)      5.431   sysclk_b
    DCM_X0Y6.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y83.CLK     net (fanout=983)      0.675   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (1.152ns logic, 6.431ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_7 to gmii_txd<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.DQ      Tcko                  0.198   gmii_txd_7_OBUF
                                                       eth/gmii_txd_7
    K12.O                net (fanout=1)        1.048   gmii_txd_7_OBUF
    K12.PAD              Tioop                 1.396   gmii_txd<7>
                                                       gmii_txd_7_OBUF
                                                       gmii_txd<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (1.594ns logic, 1.048ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<1> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.969ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_1 (FF)
  Destination:          gmii_txd<1> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Clock Path Delay:     7.604ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp658.IMUX
    DCM_X0Y6.CLKIN       net (fanout=112)      5.431   sysclk_b
    DCM_X0Y6.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y74.CLK     net (fanout=983)      0.696   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (1.152ns logic, 6.452ns route)
                                                       (15.1% logic, 84.9% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_1 to gmii_txd<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y74.DQ      Tcko                  0.198   gmii_txd_1_OBUF
                                                       eth/gmii_txd_1
    H13.O                net (fanout=1)        1.062   gmii_txd_1_OBUF
    H13.PAD              Tioop                 1.396   gmii_txd<1>
                                                       gmii_txd_1_OBUF
                                                       gmii_txd<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (1.594ns logic, 1.062ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp658.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp664.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp658.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp658.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp664.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp658.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp658.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp664.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp658.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp658.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp664.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp658.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp658.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp664.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp658.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp658.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp664.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp658.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      8.696ns|      9.852ns|            0|            0|         6019|        94350|
| TS_clocks_clk_125_i           |      8.000ns|      7.651ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     10.748ns|          N/A|            0|            0|        31713|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.564ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.131ns|          N/A|            0|            0|        13192|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.633ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        17.732(R)|      SLOW  |        10.152(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        18.054(R)|      SLOW  |        10.357(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        17.417(R)|      SLOW  |         9.974(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        17.407(R)|      SLOW  |         9.969(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        17.555(R)|      SLOW  |        10.048(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        17.522(R)|      SLOW  |        10.020(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        17.771(R)|      SLOW  |        10.206(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        17.703(R)|      SLOW  |        10.137(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        17.357(R)|      SLOW  |         9.919(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        17.367(R)|      SLOW  |         9.934(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.633|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   11.357|         |    1.282|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.697 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       17.732|      SLOW  |       10.152|      FAST  |         0.375|
gmii_tx_er                                     |       18.054|      SLOW  |       10.357|      FAST  |         0.697|
gmii_txd<0>                                    |       17.417|      SLOW  |        9.974|      FAST  |         0.060|
gmii_txd<1>                                    |       17.407|      SLOW  |        9.969|      FAST  |         0.050|
gmii_txd<2>                                    |       17.555|      SLOW  |       10.048|      FAST  |         0.198|
gmii_txd<3>                                    |       17.522|      SLOW  |       10.020|      FAST  |         0.165|
gmii_txd<4>                                    |       17.771|      SLOW  |       10.206|      FAST  |         0.414|
gmii_txd<5>                                    |       17.703|      SLOW  |       10.137|      FAST  |         0.346|
gmii_txd<6>                                    |       17.357|      SLOW  |        9.919|      FAST  |         0.000|
gmii_txd<7>                                    |       17.367|      SLOW  |        9.934|      FAST  |         0.010|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 7  Score: 890  (Setup/Max: 890, Hold: 0)

Constraints cover 102390 paths, 3 nets, and 24415 connections

Design statistics:
   Minimum period:  10.748ns{1}   (Maximum frequency:  93.041MHz)
   Maximum path delay from/to any node:   1.902ns
   Maximum net skew:   0.382ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  18.054ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr  1 17:10:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 557 MB



