set ::env(PROJECT_NAME) Trivium_FPGA
set ::env(DESIGN_TOP) Trivium_Module
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Trivium_FPGA/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Trivium_FPGA/rtl/Trivium_Module.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
