<module name="CONTROLSS_OUTPUTXBAR_CONTROLSS_OUTPUTXBAR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CONTROLSS_OUTPUTXBAR_PID" acronym="CONTROLSS_OUTPUTXBAR_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="Not Defined" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="Not Defined" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Not Defined" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_STATUS" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_STATUS" offset="0x10" width="16" description="">
		<bitfield id="STS" width="16" begin="15" end="0" resetval="0x0" description="Status" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAGINVERT" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAGINVERT" offset="0x14" width="16" description="">
		<bitfield id="INVERT" width="16" begin="15" end="0" resetval="0x0" description="FlagInvert" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAG" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAG" offset="0x18" width="16" description="">
		<bitfield id="BIT15" width="1" begin="15" end="15" resetval="0x0" description="output xbar flag" range="15" rwaccess="RW"/> 
		<bitfield id="BIT14" width="1" begin="14" end="14" resetval="0x0" description="output xbar flag" range="14" rwaccess="RW"/> 
		<bitfield id="BIT13" width="1" begin="13" end="13" resetval="0x0" description="output xbar flag" range="13" rwaccess="RW"/> 
		<bitfield id="BIT12" width="1" begin="12" end="12" resetval="0x0" description="output xbar flag" range="12" rwaccess="RW"/> 
		<bitfield id="BIT11" width="1" begin="11" end="11" resetval="0x0" description="output xbar flag" range="11" rwaccess="RW"/> 
		<bitfield id="BIT10" width="1" begin="10" end="10" resetval="0x0" description="output xbar flag" range="10" rwaccess="RW"/> 
		<bitfield id="BIT9" width="1" begin="9" end="9" resetval="0x0" description="output xbar flag" range="9" rwaccess="RW"/> 
		<bitfield id="BIT8" width="1" begin="8" end="8" resetval="0x0" description="output xbar flag" range="8" rwaccess="RW"/> 
		<bitfield id="BIT7" width="1" begin="7" end="7" resetval="0x0" description="output xbar flag" range="7" rwaccess="RW"/> 
		<bitfield id="BIT6" width="1" begin="6" end="6" resetval="0x0" description="output xbar flag" range="6" rwaccess="RW"/> 
		<bitfield id="BIT5" width="1" begin="5" end="5" resetval="0x0" description="output xbar flag" range="5" rwaccess="RW"/> 
		<bitfield id="BIT4" width="1" begin="4" end="4" resetval="0x0" description="output xbar flag" range="4" rwaccess="RW"/> 
		<bitfield id="BIT3" width="1" begin="3" end="3" resetval="0x0" description="output xbar flag" range="3" rwaccess="RW"/> 
		<bitfield id="BIT2" width="1" begin="2" end="2" resetval="0x0" description="output xbar flag" range="2" rwaccess="RW"/> 
		<bitfield id="BIT1" width="1" begin="1" end="1" resetval="0x0" description="output xbar flag" range="1" rwaccess="RW"/> 
		<bitfield id="BIT0" width="1" begin="0" end="0" resetval="0x0" description="output xbar flag" range="0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAG_CLR" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAG_CLR" offset="0x1C" width="16" description="">
		<bitfield id="BIT15" width="1" begin="15" end="15" resetval="0x0" description="output xbar flag clear" range="15" rwaccess="RW"/> 
		<bitfield id="BIT14" width="1" begin="14" end="14" resetval="0x0" description="output xbar flag clear" range="14" rwaccess="RW"/> 
		<bitfield id="BIT13" width="1" begin="13" end="13" resetval="0x0" description="output xbar flag clear" range="13" rwaccess="RW"/> 
		<bitfield id="BIT12" width="1" begin="12" end="12" resetval="0x0" description="output xbar flag clear" range="12" rwaccess="RW"/> 
		<bitfield id="BIT11" width="1" begin="11" end="11" resetval="0x0" description="output xbar flag clear" range="11" rwaccess="RW"/> 
		<bitfield id="BIT10" width="1" begin="10" end="10" resetval="0x0" description="output xbar flag clear" range="10" rwaccess="RW"/> 
		<bitfield id="BIT9" width="1" begin="9" end="9" resetval="0x0" description="output xbar flag clear" range="9" rwaccess="RW"/> 
		<bitfield id="BIT8" width="1" begin="8" end="8" resetval="0x0" description="output xbar flag clear" range="8" rwaccess="RW"/> 
		<bitfield id="BIT7" width="1" begin="7" end="7" resetval="0x0" description="output xbar flag clear" range="7" rwaccess="RW"/> 
		<bitfield id="BIT6" width="1" begin="6" end="6" resetval="0x0" description="output xbar flag clear" range="6" rwaccess="RW"/> 
		<bitfield id="BIT5" width="1" begin="5" end="5" resetval="0x0" description="output xbar flag clear" range="5" rwaccess="RW"/> 
		<bitfield id="BIT4" width="1" begin="4" end="4" resetval="0x0" description="output xbar flag clear" range="4" rwaccess="RW"/> 
		<bitfield id="BIT3" width="1" begin="3" end="3" resetval="0x0" description="output xbar flag clear" range="3" rwaccess="RW"/> 
		<bitfield id="BIT2" width="1" begin="2" end="2" resetval="0x0" description="output xbar flag clear" range="2" rwaccess="RW"/> 
		<bitfield id="BIT1" width="1" begin="1" end="1" resetval="0x0" description="output xbar flag clear" range="1" rwaccess="RW"/> 
		<bitfield id="BIT0" width="1" begin="0" end="0" resetval="0x0" description="output xbar flag clear" range="0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAGFORCE" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_FLAGFORCE" offset="0x20" width="16" description="">
		<bitfield id="FRC" width="16" begin="15" end="0" resetval="0x0" description="FlagForce" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTLATCH" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTLATCH" offset="0x24" width="16" description="">
		<bitfield id="LATCHSEL" width="16" begin="15" end="0" resetval="0x0" description="OutLatch" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTSTRETCH" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTSTRETCH" offset="0x28" width="16" description="">
		<bitfield id="STRETCHSEL" width="16" begin="15" end="0" resetval="0x0" description="OutStretch" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTLENGTH" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTLENGTH" offset="0x2C" width="16" description="">
		<bitfield id="LENGTHSEL" width="16" begin="15" end="0" resetval="0x0" description="OutLength" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTINVERT" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR_OUTINVERT" offset="0x30" width="16" description="">
		<bitfield id="OUTINVERT" width="16" begin="15" end="0" resetval="0x0" description="OutInvert" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G0" offset="0x100" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar0 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G1" offset="0x104" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar0 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G2" offset="0x108" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar0 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G3" offset="0x10C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar0 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G4" offset="0x110" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar0 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G5" offset="0x114" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar0 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G6" offset="0x118" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar0 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G7" offset="0x11C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar0 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G8" offset="0x120" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar0 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G9" offset="0x124" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar0 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G10" offset="0x128" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar0 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G0" offset="0x140" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar1 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G1" offset="0x144" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar1 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G2" offset="0x148" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar1 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G3" offset="0x14C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar1 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G4" offset="0x150" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar1 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G5" offset="0x154" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar1 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G6" offset="0x158" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar1 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G7" offset="0x15C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar1 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G8" offset="0x160" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar1 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G9" offset="0x164" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar1 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G10" offset="0x168" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar1 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G0" offset="0x180" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar2 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G1" offset="0x184" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar2 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G2" offset="0x188" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar2 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G3" offset="0x18C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar2 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G4" offset="0x190" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar2 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G5" offset="0x194" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar2 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G6" offset="0x198" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar2 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G7" offset="0x19C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar2 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G8" offset="0x1A0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar2 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G9" offset="0x1A4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar2 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR2_G10" offset="0x1A8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar2 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G0" offset="0x1C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar3 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G1" offset="0x1C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar3 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G2" offset="0x1C8" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar3 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G3" offset="0x1CC" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar3 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G4" offset="0x1D0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar3 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G5" offset="0x1D4" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar3 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G6" offset="0x1D8" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar3 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G7" offset="0x1DC" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar3 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G8" offset="0x1E0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar3 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G9" offset="0x1E4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar3 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR3_G10" offset="0x1E8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar3 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G0" offset="0x200" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar4 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G1" offset="0x204" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar4 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G2" offset="0x208" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar4 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G3" offset="0x20C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar4 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G4" offset="0x210" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar4 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G5" offset="0x214" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar4 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G6" offset="0x218" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar4 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G7" offset="0x21C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar4 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G8" offset="0x220" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar4 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G9" offset="0x224" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar4 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR4_G10" offset="0x228" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar4 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G0" offset="0x240" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar5 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G1" offset="0x244" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar5 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G2" offset="0x248" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar5 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G3" offset="0x24C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar5 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G4" offset="0x250" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar5 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G5" offset="0x254" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar5 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G6" offset="0x258" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar5 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G7" offset="0x25C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar5 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G8" offset="0x260" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar5 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G9" offset="0x264" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar5 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR5_G10" offset="0x268" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar5 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G0" offset="0x280" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar6 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G1" offset="0x284" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar6 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G2" offset="0x288" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar6 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G3" offset="0x28C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar6 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G4" offset="0x290" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar6 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G5" offset="0x294" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar6 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G6" offset="0x298" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar6 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G7" offset="0x29C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar6 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G8" offset="0x2A0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar6 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G9" offset="0x2A4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar6 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR6_G10" offset="0x2A8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar6 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G0" offset="0x2C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar7 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G1" offset="0x2C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar7 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G2" offset="0x2C8" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar7 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G3" offset="0x2CC" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar7 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G4" offset="0x2D0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar7 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G5" offset="0x2D4" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar7 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G6" offset="0x2D8" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar7 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G7" offset="0x2DC" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar7 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G8" offset="0x2E0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar7 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G9" offset="0x2E4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar7 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR7_G10" offset="0x2E8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar7 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G0" offset="0x300" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar8 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G1" offset="0x304" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar8 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G2" offset="0x308" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar8 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G3" offset="0x30C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar8 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G4" offset="0x310" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar8 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G5" offset="0x314" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar8 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G6" offset="0x318" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar8 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G7" offset="0x31C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar8 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G8" offset="0x320" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar8 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G9" offset="0x324" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar8 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR8_G10" offset="0x328" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar8 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G0" offset="0x340" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar9 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G1" offset="0x344" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar9 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G2" offset="0x348" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar9 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G3" offset="0x34C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar9 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G4" offset="0x350" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar9 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G5" offset="0x354" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar9 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G6" offset="0x358" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar9 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G7" offset="0x35C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar9 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G8" offset="0x360" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar9 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G9" offset="0x364" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar9 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR9_G10" offset="0x368" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar9 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G0" offset="0x380" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar10 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G1" offset="0x384" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar10 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G2" offset="0x388" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar10 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G3" offset="0x38C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar10 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G4" offset="0x390" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar10 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G5" offset="0x394" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar10 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G6" offset="0x398" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar10 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G7" offset="0x39C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar10 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G8" offset="0x3A0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar10 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G9" offset="0x3A4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar10 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR10_G10" offset="0x3A8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar10 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G0" offset="0x3C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar11 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G1" offset="0x3C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar11 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G2" offset="0x3C8" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar11 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G3" offset="0x3CC" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar11 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G4" offset="0x3D0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar11 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G5" offset="0x3D4" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar11 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G6" offset="0x3D8" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar11 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G7" offset="0x3DC" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar11 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G8" offset="0x3E0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar11 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G9" offset="0x3E4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar11 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR11_G10" offset="0x3E8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar11 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G0" offset="0x400" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar12 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G1" offset="0x404" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar12 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G2" offset="0x408" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar12 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G3" offset="0x40C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar12 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G4" offset="0x410" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar12 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G5" offset="0x414" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar12 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G6" offset="0x418" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar12 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G7" offset="0x41C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar12 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G8" offset="0x420" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar12 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G9" offset="0x424" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar12 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR12_G10" offset="0x428" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar12 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G0" offset="0x440" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar13 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G1" offset="0x444" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar13 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G2" offset="0x448" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar13 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G3" offset="0x44C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar13 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G4" offset="0x450" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar13 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G5" offset="0x454" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar13 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G6" offset="0x458" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar13 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G7" offset="0x45C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar13 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G8" offset="0x460" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar13 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G9" offset="0x464" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar13 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR13_G10" offset="0x468" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar13 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G0" offset="0x480" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar14 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G1" offset="0x484" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar14 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G2" offset="0x488" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar14 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G3" offset="0x48C" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar14 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G4" offset="0x490" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar14 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G5" offset="0x494" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar14 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G6" offset="0x498" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar14 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G7" offset="0x49C" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar14 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G8" offset="0x4A0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar14 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G9" offset="0x4A4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar14 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR14_G10" offset="0x4A8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar14 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G0" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G0" offset="0x4C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G0: PWM XBar15 G0 input bit select. Input source is PWM[x].TRIPOUT1: PWM[x] TRIPOUT selected0: PWM[x] TRIPOUT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G1" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G1" offset="0x4C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G1: OUTPUT XBar15 G1 input bit select. Input source is PWM[x].SOCA1: PWM[x] SOCA selected0: PWM[x] SOCA is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G2" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G2" offset="0x4C8" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G2: OUTPUT XBar15 G2 input bit select. Input source is PWM[x].SOCB1: PWM[x] SOCB selected0: PWM[x] SOCB is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G3" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G3" offset="0x4CC" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G3: OUTPUT XBar15 G3 input bit select. Input source is DEL[x].ACTIVE1: DEL[x] ACTIVE selected0: DEL[x] ACTIVE is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G4" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G4" offset="0x4D0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="G4: OUTPUT XBar15 G4 input bit select. Input source is DEL[x].TRIP1: DEL[x] TRIP selected0: DEL[x] TRIP is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G5" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G5" offset="0x4D4" width="24" description="">
		<bitfield id="SEL" width="24" begin="23" end="0" resetval="0x0" description="G5: OUTPUT XBar15 G5 input bit select.0: SDFM0.FILT1CEVT11: SDFM0.FILT1CEVT22: SDFM0.FILT1COMPHZ3: SDFM0.FILT2CEVT14: SDFM0.FILT2CEVT25: SDFM0.FILT2COMPHZ6: SDFM0.FILT3CEVT17: SDFM0.FILT3CEVT28: SDFM0.FILT3COMPHZ9: SDFM0.FILT4CEVT110: SDFM0.FILT4CEVT211: SDFM0.FILT4COMPHZ12: SDFM1.FILT1CEVT113: SDFM1.FILT1CEVT214: SDFM1.FILT1COMPHZ15: SDFM1.FILT2CEVT116: SDFM1.FILT2CEVT217: SDFM1.FILT2COMPHZ18: SDFM1.FILT3CEVT119: SDFM1.FILT3CEVT220: SDFM1.FILT3COMPHZ21: SDFM1.FILT4CEVT122: SDFM1.FILT4CEVT223: SDFM1.FILT4COMPHZ" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G6" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G6" offset="0x4D8" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G6: OUTPUT XBar15 G6 Input Select0: CMP12SS0.CTRIPOUTL1: CMP12SS0.CTRIPOUTH2: CMP12SS1.CTRIPOUTL3: CMP12SS1.CTRIPOUTH4: CMP12SS2.CTRIPOUTL5: CMP12SS2.CTRIPOUTH6: CMP12SS3.CTRIPOUTL7: CMP12SS3.CTRIPOUTH8: CMP12SS4.CTRIPOUTL9: CMP12SS4.CTRIPOUTH10: CMP12SS5.CTRIPOUTL11: CMP12SS5.CTRIPOUTH12: CMP12SS6.CTRIPOUTL13: CMP12SS6.CTRIPOUTH14: CMP12SS7.CTRIPOUTL15: CMP12SS7.CTRIPOUTH16: CMP12SS8.CTRIPOUTL17: CMP12SS8.CTRIPOUTH18: CMP12SS9.CTRIPOUTL19: CMP12SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G7" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G7" offset="0x4DC" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G7: OUTPUT XBar15 G7 Input Select0: CMP8SS0.CTRIPOUTL1: CMP8SS0.CTRIPOUTH2: CMP8SS1.CTRIPOUTL3: CMP8SS1.CTRIPOUTH4: CMP8SS2.CTRIPOUTL5: CMP8SS2.CTRIPOUTH6: CMP8SS3.CTRIPOUTL7: CMP8SS3.CTRIPOUTH8: CMP8SS4.CTRIPOUTL9: CMP8SS4.CTRIPOUTH10: CMP8SS5.CTRIPOUTL11: CMP8SS5.CTRIPOUTH12: CMP8SS6.CTRIPOUTL13: CMP8SS6.CTRIPOUTH14: CMP8SS7.CTRIPOUTL15: CMP8SS7.CTRIPOUTH16: CMP8SS8.CTRIPOUTL17: CMP8SS8.CTRIPOUTH18: CMP8SS9.CTRIPOUTL19: CMP8SS9.CTRIPOUTH" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G8" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G8" offset="0x4E0" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G8: OUTPUT XBar15 G8 Input Select0: ADC0.EVT11: ADC0.EVT22: ADC0.EVT33: ADC0.EVT44: ADC1.EVT15: ADC1.EVT26: ADC1.EVT37: ADC1 EVT48: ADC2.EVT19: ADC2 EVT210: ADC2.EVT311: ADC2.EVT412: ADC3.EVT113: ADC3.EVT214: ADC3.EVT315: ADC3.EVT416: ADC4.EVT117: ADC4.EVT218: ADC4.EVT319: ADC4.EVT4" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G9" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G9" offset="0x4E4" width="24" description="">
		<bitfield id="SEL" width="20" begin="19" end="0" resetval="0x0" description="G9: OUTPUT XBar15 G9 Input Select0: PWMSyncOutXBar.SYNCOUT01: PWMSyncOutXBar.SYNCOUT12: PWMSyncOutXBar.SYNCOUT23: PWMSyncOutXBar.SYNCOUT34: EQEP0.I_OUT5: EQEP0.S_OUT6: EQEP1.I_OUT7: EQEP1.S_OUT8: EQEP2.I_OUT9: EQEP2.S_OUT10: ECAP0.OUT11: ECAP1.OUT12: ECAP2.OUT13: ECAP3.OUT14: ECAP4.OUT15: ECAP5.OUT16: ECAP6.OUT17: ECAP7.OUT18: ECAP8.OUT19: ECAP9.OUT" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G10" acronym="CONTROLSS_OUTPUTXBAR_OUTPUTXBAR15_G10" offset="0x4E8" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="G10: OUTPUT XBar15 G10 Input Select3:0: FSIRX0.RX_TRIG07:4: FSIRX1.RX_TRIG011:8: FSIRX2.RX_TRIG015:12: FSIRX3.RX_TRIG0" range="15 - 0" rwaccess="RW"/>
	</register>
</module>