{"Source Block": ["oh/eproto_rx/hdl/eproto_rx.v@91:101@HdlIdDef", "   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n"], "Clone Blocks": [["oh/eproto_rx/hdl/eproto_rx.v@81:91", "   reg [1:0]      datamode_0;\n   reg            write_0;\n   reg            access_0;\n   reg [31:16]    data_0;\n\n   reg [2:0]      rxalign_1;\n   reg            rxactive_1;\n   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@83:93", "   reg            access_0;\n   reg [31:16]    data_0;\n\n   reg [2:0]      rxalign_1;\n   reg            rxactive_1;\n   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@89:99", "   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@86:96", "   reg [2:0]      rxalign_1;\n   reg            rxactive_1;\n   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@82:92", "   reg            write_0;\n   reg            access_0;\n   reg [31:16]    data_0;\n\n   reg [2:0]      rxalign_1;\n   reg            rxactive_1;\n   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@96:106", "   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n\n   // Here we handle any alignment of the frame within an 8-cycle group,\n   // though in theory frames should only start on rising edges??\n"], ["oh/eproto_rx/hdl/eproto_rx.v@84:94", "   reg [31:16]    data_0;\n\n   reg [2:0]      rxalign_1;\n   reg            rxactive_1;\n   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@94:104", "   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n\n"], ["oh/eproto_rx/hdl/eproto_rx.v@92:102", "   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@93:103", "   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@85:95", "\n   reg [2:0]      rxalign_1;\n   reg            rxactive_1;\n   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n"], ["oh/eproto_rx/hdl/eproto_rx.v@88:98", "   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n"], ["oh/eproto_rx/hdl/eproto_rx.v@95:105", "\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n\n   // Here we handle any alignment of the frame within an 8-cycle group,\n"], ["oh/eproto_rx/hdl/eproto_rx.v@87:97", "   reg            rxactive_1;\n   reg [3:0]      ctrlmode_1;\n   reg [31:0]     dstaddr_1;\n   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n\n   reg            rxactive_2;\n   reg [3:0]      ctrlmode_2;\n"]], "Diff Content": {"Delete": [[96, "   reg            rxactive_2;\n"]], "Add": [[96, "   reg            stream_1;\n"]]}}