<p><a href="https://www.google.mw/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwins8qfsIPoAhXRKH0KHTKuDYEQFjAEegQIBBAB&usg=AOvVaw0yz-EBTmhfck_boRaNDRjs">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.mw/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwins8qfsIPoAhXRKH0KHTKuDYEQFjAEegQIBBAB&usg=AOvVaw0yz-EBTmhfck_boRaNDRjs">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
<p><a href="https://www.google.mw/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwins8qfsIPoAhXRKH0KHTKuDYEQFjAEegQIBBAB&usg=AOvVaw0yz-EBTmhfck_boRaNDRjs">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip </a></p>
