NDFramePage.OnPageTitleLoaded("File5:uvm_common_phases.svh","uvm_common_phases.svh");NDSummary.OnSummaryLoaded("File5:uvm_common_phases.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Sections","Section"]],[[1746,0,1,"UVM Common Phases","UVM_Common_Phases"],[1747,0,0,"uvm_build_phase","uvm_build_phase"],[1748,0,0,"uvm_connect_phase","uvm_connect_phase"],[1749,0,0,"uvm_end_of_elaboration_phase","uvm_end_of_elaboration_phase"],[1750,0,0,"uvm_start_of_simulation_phase","uvm_start_of_simulation_phase"],[1751,0,0,"uvm_run_phase","uvm_run_phase"],[1752,0,0,"uvm_extract_phase","uvm_extract_phase"],[1753,0,0,"uvm_check_phase","uvm_check_phase"],[1754,0,0,"uvm_report_phase","uvm_report_phase"],[1755,0,0,"uvm_final_phase","uvm_final_phase"]]);