{"Forbes J. Burkowski": [0, ["A Vector and Array Multiprocessor Extension of the Sylvan Architecture", ["Forbes J. Burkowski"], "https://doi.org/10.1145/800015.808160", "isca", 1984]], "Alejandro A. Kapauan": [0, ["The Pringle Parallel Computer", ["Alejandro A. Kapauan", "J. Timothy Field", "Dennis Gannon", "Lawrence Snyder"], "https://doi.org/10.1145/800015.808161", "isca", 1984]], "J. Timothy Field": [0, ["The Pringle Parallel Computer", ["Alejandro A. Kapauan", "J. Timothy Field", "Dennis Gannon", "Lawrence Snyder"], "https://doi.org/10.1145/800015.808161", "isca", 1984]], "Dennis Gannon": [0, ["The Pringle Parallel Computer", ["Alejandro A. Kapauan", "J. Timothy Field", "Dennis Gannon", "Lawrence Snyder"], "https://doi.org/10.1145/800015.808161", "isca", 1984]], "Lawrence Snyder": [0, ["The Pringle Parallel Computer", ["Alejandro A. Kapauan", "J. Timothy Field", "Dennis Gannon", "Lawrence Snyder"], "https://doi.org/10.1145/800015.808161", "isca", 1984]], "Mehrad Yasrebi": [0, ["A State-of-the-Art SIMD Two-Dimensional FFT Array Processor", ["Mehrad Yasrebi", "G. Jack Lipovski"], "https://doi.org/10.1145/800015.808162", "isca", 1984]], "G. Jack Lipovski": [0, ["A State-of-the-Art SIMD Two-Dimensional FFT Array Processor", ["Mehrad Yasrebi", "G. Jack Lipovski"], "https://doi.org/10.1145/800015.808162", "isca", 1984]], "Y.-W. Ma": [0, ["The Architecture of REPLICA-A Special-Purpose Computer System for Active Multi-Sensory Perception of 3-Dimensional Objects", ["Y.-W. Ma", "R. Krishnamurti"], "https://doi.org/10.1145/800015.808163", "isca", 1984]], "R. Krishnamurti": [0, ["The Architecture of REPLICA-A Special-Purpose Computer System for Active Multi-Sensory Perception of 3-Dimensional Objects", ["Y.-W. Ma", "R. Krishnamurti"], "https://doi.org/10.1145/800015.808163", "isca", 1984]], "Samuel M. Goldwasser": [0, ["A Generalized Object Display Processor Architecture", ["Samuel M. Goldwasser"], "https://doi.org/10.1145/800015.808164", "isca", 1984]], "Katsura Kawakami": [0, ["A Special Purpose LSI Processor Using the DDA Algorithm for Image Transformation", ["Katsura Kawakami", "Shigeo Shimazaki"], "https://doi.org/10.1145/800015.808165", "isca", 1984]], "Shigeo Shimazaki": [0, ["A Special Purpose LSI Processor Using the DDA Algorithm for Image Transformation", ["Katsura Kawakami", "Shigeo Shimazaki"], "https://doi.org/10.1145/800015.808165", "isca", 1984]], "Benjamin W. Wah": [0, ["The Status of MANIP-A Multicomputer Architecture for Solving Combinatorial Extremum-Search Problems", ["Benjamin W. Wah", "Guo-Jie Li", "Chee Fen Yu"], "https://doi.org/10.1145/800015.808166", "isca", 1984]], "Guo-Jie Li": [0, ["The Status of MANIP-A Multicomputer Architecture for Solving Combinatorial Extremum-Search Problems", ["Benjamin W. Wah", "Guo-Jie Li", "Chee Fen Yu"], "https://doi.org/10.1145/800015.808166", "isca", 1984]], "Chee Fen Yu": [0.1841297149658203, ["The Status of MANIP-A Multicomputer Architecture for Solving Combinatorial Extremum-Search Problems", ["Benjamin W. Wah", "Guo-Jie Li", "Chee Fen Yu"], "https://doi.org/10.1145/800015.808166", "isca", 1984]], "Ruben Gonzalez-Rubio": [0, ["The Schuss Filter: A Processor for Non-Numerical Data Processing", ["Ruben Gonzalez-Rubio", "Jean Rohmer", "D. Terral"], "https://doi.org/10.1145/800015.808167", "isca", 1984]], "Jean Rohmer": [0, ["The Schuss Filter: A Processor for Non-Numerical Data Processing", ["Ruben Gonzalez-Rubio", "Jean Rohmer", "D. Terral"], "https://doi.org/10.1145/800015.808167", "isca", 1984]], "D. Terral": [0, ["The Schuss Filter: A Processor for Non-Numerical Data Processing", ["Ruben Gonzalez-Rubio", "Jean Rohmer", "D. Terral"], "https://doi.org/10.1145/800015.808167", "isca", 1984]], "Carl Ebeling": [0, ["The Design and Implementation of a VLSI Chess Move Generator", ["Carl Ebeling", "Andrew J. Palay"], "https://doi.org/10.1145/800015.808168", "isca", 1984]], "Andrew J. Palay": [0, ["The Design and Implementation of a VLSI Chess Move Generator", ["Carl Ebeling", "Andrew J. Palay"], "https://doi.org/10.1145/800015.808168", "isca", 1984]], "Manjai Lee": [5.94671320186535e-07, ["Performance Analysis of Circuit Switching Baseline Interconnection Networks", ["Manjai Lee", "Chuan-lin Wu"], "https://doi.org/10.1145/800015.808169", "isca", 1984]], "Chuan-lin Wu": [1.7858137198345503e-05, ["Performance Analysis of Circuit Switching Baseline Interconnection Networks", ["Manjai Lee", "Chuan-lin Wu"], "https://doi.org/10.1145/800015.808169", "isca", 1984]], "Clyde P. Kruskal": [0, ["The Importance of Being Square", ["Clyde P. Kruskal", "Marc Snir"], "https://doi.org/10.1145/800015.808170", "isca", 1984]], "Marc Snir": [0, ["The Importance of Being Square", ["Clyde P. Kruskal", "Marc Snir"], "https://doi.org/10.1145/800015.808170", "isca", 1984]], "Chi-Yuan Chin": [0, ["Connection Principles for Multipath Packet Switching Networks", ["Chi-Yuan Chin", "Kai Hwang"], "https://doi.org/10.1145/800015.808171", "isca", 1984]], "Kai Hwang": [0.007579648867249489, ["Connection Principles for Multipath Packet Switching Networks", ["Chi-Yuan Chin", "Kai Hwang"], "https://doi.org/10.1145/800015.808171", "isca", 1984]], "Shlomo Weiss": [0, ["Instruction Issue Logic for Pipelined Supercomputers", ["Shlomo Weiss", "James E. Smith"], "https://doi.org/10.1145/800015.808172", "isca", 1984]], "James E. Smith": [0, ["Instruction Issue Logic for Pipelined Supercomputers", ["Shlomo Weiss", "James E. Smith"], "https://doi.org/10.1145/800015.808172", "isca", 1984]], "Robert G. Wedig": [0, ["The Reduction of Branch Instruction Execution Overhead Using Structured Control Flow", ["Robert G. Wedig", "Marc A. Rose"], "https://doi.org/10.1145/800015.808173", "isca", 1984]], "Marc A. Rose": [0, ["The Reduction of Branch Instruction Execution Overhead Using Structured Control Flow", ["Robert G. Wedig", "Marc A. Rose"], "https://doi.org/10.1145/800015.808173", "isca", 1984]], "Utpal Banerjee": [0, ["Fast Execution of Loops With IF Statements", ["Utpal Banerjee", "Daniel Gajski"], "https://doi.org/10.1145/800015.808174", "isca", 1984]], "Daniel Gajski": [0, ["Fast Execution of Loops With IF Statements", ["Utpal Banerjee", "Daniel Gajski"], "https://doi.org/10.1145/800015.808174", "isca", 1984], ["A Parallel Pipelined Relational Query Processor: An Architectural Overview", ["Daniel Gajski", "Won Kim", "Shinya Fushimi"], "https://doi.org/10.1145/800015.808175", "isca", 1984]], "Won Kim": [0.008895639097318053, ["A Parallel Pipelined Relational Query Processor: An Architectural Overview", ["Daniel Gajski", "Won Kim", "Shinya Fushimi"], "https://doi.org/10.1145/800015.808175", "isca", 1984]], "Shinya Fushimi": [0, ["A Parallel Pipelined Relational Query Processor: An Architectural Overview", ["Daniel Gajski", "Won Kim", "Shinya Fushimi"], "https://doi.org/10.1145/800015.808175", "isca", 1984]], "Arun K. Somani": [0, ["An Efficient VLSI Dictionary Machine", ["Arun K. Somani", "Vinod K. Agarwal"], "https://doi.org/10.1145/800015.808176", "isca", 1984]], "Vinod K. Agarwal": [0, ["An Efficient VLSI Dictionary Machine", ["Arun K. Somani", "Vinod K. Agarwal"], "https://doi.org/10.1145/800015.808176", "isca", 1984]], "Allan L. Fisher": [0, ["Dictionary Machines With a Small Number of Processors", ["Allan L. Fisher"], "https://doi.org/10.1145/800015.808177", "isca", 1984]], "Mark D. Hill": [0, ["Experimental Evaluation of On-Chip Microprocessor Cache Memories", ["Mark D. Hill", "Alan Jay Smith"], "https://doi.org/10.1145/800015.808178", "isca", 1984]], "Alan Jay Smith": [0, ["Experimental Evaluation of On-Chip Microprocessor Cache Memories", ["Mark D. Hill", "Alan Jay Smith"], "https://doi.org/10.1145/800015.808178", "isca", 1984]], "James R. Goodman": [0, ["The Use of Static Column RAM as a Memory Hierarchy", ["James R. Goodman", "MenChow Chiang"], "https://doi.org/10.1145/800015.808179", "isca", 1984]], "MenChow Chiang": [0, ["The Use of Static Column RAM as a Memory Hierarchy", ["James R. Goodman", "MenChow Chiang"], "https://doi.org/10.1145/800015.808179", "isca", 1984]], "Yutaka Ishikawa": [0, ["The Design of an Object Oriented Architecture", ["Yutaka Ishikawa", "Mario Tokoro"], "https://doi.org/10.1145/800015.808181", "isca", 1984]], "Mario Tokoro": [0, ["The Design of an Object Oriented Architecture", ["Yutaka Ishikawa", "Mario Tokoro"], "https://doi.org/10.1145/800015.808181", "isca", 1984]], "David M. Ungar": [0, ["Architecture of SOAR: Smalltalk on a RISC", ["David M. Ungar", "Ricki Blau", "Peter Foley", "A. Dain Samples", "David A. Patterson"], "https://doi.org/10.1145/800015.808182", "isca", 1984]], "Ricki Blau": [0, ["Architecture of SOAR: Smalltalk on a RISC", ["David M. Ungar", "Ricki Blau", "Peter Foley", "A. Dain Samples", "David A. Patterson"], "https://doi.org/10.1145/800015.808182", "isca", 1984]], "Peter Foley": [0, ["Architecture of SOAR: Smalltalk on a RISC", ["David M. Ungar", "Ricki Blau", "Peter Foley", "A. Dain Samples", "David A. Patterson"], "https://doi.org/10.1145/800015.808182", "isca", 1984]], "A. Dain Samples": [0, ["Architecture of SOAR: Smalltalk on a RISC", ["David M. Ungar", "Ricki Blau", "Peter Foley", "A. Dain Samples", "David A. Patterson"], "https://doi.org/10.1145/800015.808182", "isca", 1984]], "David A. Patterson": [0, ["Architecture of SOAR: Smalltalk on a RISC", ["David M. Ungar", "Ricki Blau", "Peter Foley", "A. Dain Samples", "David A. Patterson"], "https://doi.org/10.1145/800015.808182", "isca", 1984]], "Pradip Bose": [0, ["Design of Instruction Set Architectures for Support of High-Level Languages ", ["Pradip Bose", "Edward S. Davidson"], "https://doi.org/10.1145/800015.808183", "isca", 1984]], "Edward S. Davidson": [0, ["Design of Instruction Set Architectures for Support of High-Level Languages ", ["Pradip Bose", "Edward S. Davidson"], "https://doi.org/10.1145/800015.808183", "isca", 1984]], "Patrice Quinton": [0, ["Automatic Synthesis of Systolic Arrays from Uniform Recurrent Equations", ["Patrice Quinton"], "https://doi.org/10.1145/800015.808184", "isca", 1984]], "Chang Nian Zhang": [0, ["Multi-Dimensional Systolic Networks for Discrete Fourier Transform", ["Chang Nian Zhang", "David Y. Y. Yun"], "https://doi.org/10.1145/800015.808185", "isca", 1984]], "David Y. Y. Yun": [2.5525283969818346e-10, ["Multi-Dimensional Systolic Networks for Discrete Fourier Transform", ["Chang Nian Zhang", "David Y. Y. Yun"], "https://doi.org/10.1145/800015.808185", "isca", 1984]], "Jose A. B. Fortes": [0, ["Data Broadcasting in Linearly Scheduled Array Processors", ["Jose A. B. Fortes", "Dan I. Moldovan"], "https://doi.org/10.1145/800015.808186", "isca", 1984]], "Dan I. Moldovan": [0, ["Data Broadcasting in Linearly Scheduled Array Processors", ["Jose A. B. Fortes", "Dan I. Moldovan"], "https://doi.org/10.1145/800015.808186", "isca", 1984]], "I. V. Ramakrishnan": [0, ["Modular Matrix Multiplication on a Linear Array", ["I. V. Ramakrishnan", "Peter J. Varman"], "https://doi.org/10.1145/800015.808187", "isca", 1984]], "Peter J. Varman": [0, ["Modular Matrix Multiplication on a Linear Array", ["I. V. Ramakrishnan", "Peter J. Varman"], "https://doi.org/10.1145/800015.808187", "isca", 1984]], "T. R. N. Rao": [0, ["Joint Encryption and Error Correction Schemes", ["T. R. N. Rao"], "https://doi.org/10.1145/800015.808188", "isca", 1984]], "Bella Bose": [0, ["Unidirectional Error Correction/Detection for VLSI Memory", ["Bella Bose"], "https://doi.org/10.1145/800015.808189", "isca", 1984]], "C. L. Chen": [0, ["Error-Correcting Codes for Semiconductor Memories", ["C. L. Chen"], "https://doi.org/10.1145/800015.808190", "isca", 1984]], "Khaled A. S. Abdel-Ghaffar": [0, ["Soft Error Correction for Increased Densities in VLSI Memories", ["Khaled A. S. Abdel-Ghaffar", "Robert J. McEliece"], "https://doi.org/10.1145/800015.808191", "isca", 1984]], "Robert J. McEliece": [0, ["Soft Error Correction for Increased Densities in VLSI Memories", ["Khaled A. S. Abdel-Ghaffar", "Robert J. McEliece"], "https://doi.org/10.1145/800015.808191", "isca", 1984]], "Richard M. King": [0, ["Combining Speed with Alpha-Particle Induced Memory Error Tolerance in a Large Boolean Vector Machine (Extended Abstract)", ["Richard M. King", "Robert A. Wagner"], "https://doi.org/10.1145/800015.808192", "isca", 1984]], "Robert A. Wagner": [0, ["Combining Speed with Alpha-Particle Induced Memory Error Tolerance in a Large Boolean Vector Machine (Extended Abstract)", ["Richard M. King", "Robert A. Wagner"], "https://doi.org/10.1145/800015.808192", "isca", 1984]], "Laxmi N. Bhuyan": [0, ["On the Performance of Loosely Coupled Multiprocessors", ["Laxmi N. Bhuyan"], "https://doi.org/10.1145/800015.808193", "isca", 1984]], "Ravi Mehrotra": [0, ["Scheduling of Tasks for Distributed Processors", ["Ravi Mehrotra", "Sarosh Talukdar"], "https://doi.org/10.1145/800015.808194", "isca", 1984]], "Sarosh Talukdar": [0, ["Scheduling of Tasks for Distributed Processors", ["Ravi Mehrotra", "Sarosh Talukdar"], "https://doi.org/10.1145/800015.808194", "isca", 1984]], "Krishna M. Kavi": [0, ["Message Repository Definitional Facility: An Architectural Model for Interprocess Communication", ["Krishna M. Kavi", "Edward W. Banios"], "https://doi.org/10.1145/800015.808195", "isca", 1984]], "Edward W. Banios": [0, ["Message Repository Definitional Facility: An Architectural Model for Interprocess Communication", ["Krishna M. Kavi", "Edward W. Banios"], "https://doi.org/10.1145/800015.808195", "isca", 1984]], "Prithviraj Banerjee": [0, ["Fault-Secure Algorithms for Multiple-Processor Systems", ["Prithviraj Banerjee", "Jacob A. Abraham"], "https://doi.org/10.1145/800015.808196", "isca", 1984]], "Jacob A. Abraham": [0, ["Fault-Secure Algorithms for Multiple-Processor Systems", ["Prithviraj Banerjee", "Jacob A. Abraham"], "https://doi.org/10.1145/800015.808196", "isca", 1984]], "Lubomir Bic": [0, ["Execution of Logic Programs on a Dataflow Architecture", ["Lubomir Bic"], "https://doi.org/10.1145/800015.808197", "isca", 1984]], "Walter G. Rudd": [0, ["A High Performance Factoring Machine", ["Walter G. Rudd", "Duncan A. Buell", "Donald M. Chiarulli"], "https://doi.org/10.1145/800015.808198", "isca", 1984]], "Duncan A. Buell": [0, ["A High Performance Factoring Machine", ["Walter G. Rudd", "Duncan A. Buell", "Donald M. Chiarulli"], "https://doi.org/10.1145/800015.808198", "isca", 1984]], "Donald M. Chiarulli": [0, ["A High Performance Factoring Machine", ["Walter G. Rudd", "Duncan A. Buell", "Donald M. Chiarulli"], "https://doi.org/10.1145/800015.808198", "isca", 1984]], "Joel S. Emer": [0, ["A Characterization of Processor Performance in the VAX-11/780", ["Joel S. Emer", "Douglas W. Clark"], "https://doi.org/10.1145/800015.808199", "isca", 1984]], "Douglas W. Clark": [0, ["A Characterization of Processor Performance in the VAX-11/780", ["Joel S. Emer", "Douglas W. Clark"], "https://doi.org/10.1145/800015.808199", "isca", 1984]], "Wolf-Dietrich Moeller": [0, ["The Peripheral Processor PP4 - A Highly Regular VLSI Processor", ["Wolf-Dietrich Moeller", "Gerd Sandweg"], "https://doi.org/10.1145/800015.808200", "isca", 1984]], "Gerd Sandweg": [0, ["The Peripheral Processor PP4 - A Highly Regular VLSI Processor", ["Wolf-Dietrich Moeller", "Gerd Sandweg"], "https://doi.org/10.1145/800015.808200", "isca", 1984]], "Lars Philipson": [0, ["VLSI Based Design Principles for MIMD Multiprocessor Computers with Distributed Memory Management", ["Lars Philipson"], "https://doi.org/10.1145/800015.808201", "isca", 1984]], "Maheswara R. Samatham": [0, ["Dhiraj K. Pradhan: A Multiprocessor Network Suitable for Single-Chip VLSI Implementation", ["Maheswara R. Samatham"], "https://doi.org/10.1145/800015.808202", "isca", 1984]], "Larry Rudolph": [0, ["Dynamic Decentralized Cache Schemes for MIMD Parallel Processors", ["Larry Rudolph", "Zary Segall"], "https://doi.org/10.1145/800015.808203", "isca", 1984]], "Zary Segall": [0, ["Dynamic Decentralized Cache Schemes for MIMD Parallel Processors", ["Larry Rudolph", "Zary Segall"], "https://doi.org/10.1145/800015.808203", "isca", 1984]], "Mark S. Papamarcos": [0, ["A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories", ["Mark S. Papamarcos", "Janak H. Patel"], "https://doi.org/10.1145/800015.808204", "isca", 1984]], "Janak H. Patel": [0, ["A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories", ["Mark S. Papamarcos", "Janak H. Patel"], "https://doi.org/10.1145/800015.808204", "isca", 1984]], "James K. Archibald": [0, ["An Economical Solution to the Cache Coherence Problem", ["James K. Archibald", "Jean-Loup Baer"], "https://doi.org/10.1145/800015.808205", "isca", 1984]], "Jean-Loup Baer": [0, ["An Economical Solution to the Cache Coherence Problem", ["James K. Archibald", "Jean-Loup Baer"], "https://doi.org/10.1145/800015.808205", "isca", 1984]], "Ilkka J. Haikala": [0, ["Cache Hit Ratios With Geometric Task Switch Intervals", ["Ilkka J. Haikala"], "https://doi.org/10.1145/800015.808206", "isca", 1984]]}