// Seed: 1956179824
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6
);
  logic id_7;
  assign id_0[1] = 1'b0;
  logic id_8;
  assign id_5 = id_3 & id_7 & 1;
  genvar id_9;
endmodule
