# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4_3.srcs/sources_1/new/binary_down_1digit_counter.v" \
"../../../../lab4_3.srcs/sources_1/new/frequency_divider.v" \
"../../../../lab4_3.srcs/sources_1/new/lab4_3.v" \
"../../../../lab4_3.srcs/sources_1/new/segment7.v" \
"../../../../lab4_3.srcs/sim_1/new/lab4_3_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
