$date
    Oct 24, 2022  18:20:50
$end
$version
    TOOL:	xmsim	19.03-s013
$end
$timescale
    1 ps
$end

$scope module tb_fir $end

$scope module fir_8bit $end
$var wire      1 !    clk  $end
$var wire      8 "    coeffs_table_7 [7:0] $end
$var wire      8 #    coeffs_table_6 [7:0] $end
$var wire      8 $    coeffs_table_5 [7:0] $end
$var wire      8 %    coeffs_table_4 [7:0] $end
$var wire      8 &    coeffs_table_3 [7:0] $end
$var wire      8 '    coeffs_table_2 [7:0] $end
$var wire      8 (    coeffs_table_1 [7:0] $end
$var wire      8 )    coeffs_table_0 [7:0] $end
$var wire      1 *    rst  $end
$var wire      8 +    din_data [7:0] $end
$var wire      1 ,    din_vld  $end
$var wire      1 -    dout_busy  $end
$var reg      11 .    dout_data [10:0] $end
$var wire      1 /    din_busy  $end
$var wire      1 0    dout_vld  $end
$var reg       1 1    dout_m_req_m_prev_trig_req $end
$var reg       1 2    dout_m_unacked_req $end
$var reg       1 3    din_m_unvalidated_req $end
$var reg       4 4    global_state_next [3:0] $end
$var reg       1 5    gs_ctrl4 $end
$var reg       1 6    gs_ctrl3 $end
$var reg       1 7    gs_ctrl2 $end
$var reg       2 8    gs_ctrl1 [1:0] $end
$var reg       2 9    gs_ctrl0 [1:0] $end
$var reg       1 :    dout_m_req_m_trig_req $end
$var reg       1 ;    din_m_busy_req_0 $end
$var reg       4 <    sreg_1 [3:0] $end
$var reg       4 =    global_state [3:0] $end
$var reg       1 >    stall0 $end
$var wire      1 ?    fir_N_Muxb_1_2_11_4_1_out1  $end
$var wire      1 @    fir_gen_busy_r_1_2_in1  $end
$var wire      1 A    fir_gen_busy_r_1_2_in2  $end
$var wire      1 B    fir_gen_busy_r_1_2_in3  $end
$var wire      3 C    fir_gen_busy_r_1_2_out1 [2:0] $end
$var wire      1 D    fir_Xor_1Ux1U_1U_1_4_in1  $end
$var wire      1 E    fir_Or_1Ux1U_1U_4_5_in2  $end
$var wire      1 F    fir_Xor_1Ux1U_1U_1_4_out1  $end
$var wire      1 G    fir_Or_1Ux1U_1U_4_5_out1  $end
$var wire      1 H    fir_And_1Ux1U_1U_1_6_in2  $end
$var wire      1 I    fir_And_1Ux1U_1U_1_6_in1  $end
$var wire      1 J    fir_And_1Ux1U_1U_1_6_out1  $end
$var wire      1 K    fir_Xor_1Ux1U_1U_1_4_in2  $end
$var wire      1 L    fir_Not_1U_1U_1_7_out1  $end
$var wire     11 M    fir_Add_11Ux11U_11U_4_14_out1 [10:0] $end
$var reg       3 N    fir_Add_3U_4_4_8_in1 [2:0] $end
$var wire      3 O    fir_Add_3U_4_4_8_out1 [2:0] $end
$var wire      3 P    fir_Add_3U_4_4_9_out1 [2:0] $end
$var reg       3 Q    fir_Add_3Ux1U_4U_4_11_in2 [2:0] $end
$var wire      1 R    fir_Add_3Ux1U_4U_4_11_in1  $end
$var wire      4 S    fir_Add_3Ux1U_4U_4_11_out1 [3:0] $end
$var wire      3 T    fir_Add_3U_4_4_9_in1 [2:0] $end
$var wire      1 U    fir_LessThan_1U_10_4_10_out1  $end
$var wire     11 V    fir_Mul_8Ux8U_11U_4_13_out1 [10:0] $end
$var reg       3 W    s_reg_19 [2:0] $end
$var wire      8 X    fir_N_Mux_8_8_12_4_12_out1 [7:0] $end
$var reg       8 Y    shift_reg_DIN [7:0] $end
$var reg       1 Z    shift_reg_CE $end
$var reg       1 [    shift_reg_RW $end
$var reg       3 \    shift_reg_in1 [2:0] $end
$var wire      8 ]    shift_reg_out1 [7:0] $end

$scope module shift_reg $end
$var wire      8 ^    DIN [7:0] $end
$var wire      1 _    CE  $end
$var wire      1 `    RW  $end
$var wire      3 a    in1 [2:0] $end
$var wire      1 !    clk  $end
$var reg       8 b    out1 [7:0] $end
$var reg       8 c    mem[7] [7:0] $end
$var reg       8 d    mem[6] [7:0] $end
$var reg       8 e    mem[5] [7:0] $end
$var reg       8 f    mem[4] [7:0] $end
$var reg       8 g    mem[3] [7:0] $end
$var reg       8 h    mem[2] [7:0] $end
$var reg       8 i    mem[1] [7:0] $end
$var reg       8 j    mem[0] [7:0] $end
$upscope $end


$scope module fir_N_Mux_8_8_12_4_12 $end
$var wire      8 "    in9 [7:0] $end
$var wire      8 #    in8 [7:0] $end
$var wire      8 $    in7 [7:0] $end
$var wire      8 %    in6 [7:0] $end
$var wire      8 &    in5 [7:0] $end
$var wire      8 '    in4 [7:0] $end
$var wire      8 (    in3 [7:0] $end
$var wire      8 )    in2 [7:0] $end
$var wire      3 k    ctrl1 [2:0] $end
$var wire      8 X    out1 [7:0] $end
$var wire      8 l    asc001 [7:0] $end
$var reg       8 m    asc001_tmp_0 [7:0] $end
$upscope $end


$scope module fir_Mul_8Ux8U_11U_4_13 $end
$var wire      8 X    in2 [7:0] $end
$var wire      8 ]    in1 [7:0] $end
$var wire     11 V    out1 [10:0] $end
$var wire     11 n    asc001 [10:0] $end
$upscope $end


$scope module fir_LessThan_1U_10_4_10 $end
$var wire      3 T    in1 [2:0] $end
$var wire      1 U    out1  $end
$var wire      1 o    asc001  $end
$upscope $end


$scope module fir_Add_3Ux1U_4U_4_11 $end
$var wire      3 p    in2 [2:0] $end
$var wire      1 R    in1  $end
$var wire      4 S    out1 [3:0] $end
$var wire      4 q    asc001 [3:0] $end
$upscope $end


$scope module fir_Add_3U_4_4_9 $end
$var wire      3 T    in1 [2:0] $end
$var wire      3 P    out1 [2:0] $end
$var wire      3 r    asc001 [2:0] $end
$upscope $end


$scope module fir_Add_3U_4_4_8 $end
$var wire      3 s    in1 [2:0] $end
$var wire      3 O    out1 [2:0] $end
$var wire      3 t    asc001 [2:0] $end
$upscope $end


$scope module fir_Add_11Ux11U_11U_4_14 $end
$var wire     11 V    in2 [10:0] $end
$var wire     11 u    in1 [10:0] $end
$var wire     11 M    out1 [10:0] $end
$var wire     11 v    asc001 [10:0] $end
$upscope $end


$scope module fir_Not_1U_1U_1_7 $end
$var wire      1 K    in1  $end
$var wire      1 L    out1  $end
$var wire      1 w    asc001  $end
$upscope $end


$scope module fir_And_1Ux1U_1U_1_6 $end
$var wire      1 H    in2  $end
$var wire      1 I    in1  $end
$var wire      1 J    out1  $end
$var wire      1 x    asc001  $end
$upscope $end


$scope module fir_Or_1Ux1U_1U_4_5 $end
$var wire      1 E    in2  $end
$var wire      1 F    in1  $end
$var wire      1 G    out1  $end
$var wire      1 y    asc001  $end
$upscope $end


$scope module fir_Xor_1Ux1U_1U_1_4 $end
$var wire      1 K    in2  $end
$var wire      1 D    in1  $end
$var wire      1 F    out1  $end
$var wire      1 z    asc001  $end
$upscope $end


$scope module fir_gen_busy_r_1_2 $end
$var wire      1 @    in1  $end
$var wire      1 A    in2  $end
$var wire      1 B    in3  $end
$var wire      3 C    out1 [2:0] $end
$var wire      1 {    asc003  $end
$var wire      1 |    asc004  $end
$var wire      1 }    asc006  $end
$var wire      1 ~    asc008  $end
$var wire      1 !!   asc010  $end
$var wire      3 "!   asc011 [2:0] $end
$upscope $end


$scope module fir_N_Muxb_1_2_11_4_1 $end
$var wire      1 @    in3  $end
$var wire      1 B    in2  $end
$var wire      1 A    ctrl1  $end
$var wire      1 ?    out1  $end
$var wire      1 #!   asc001  $end
$var reg       1 $!   asc001_tmp_0 [0:0] $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
1!
b0 "
b0 #
b0 $
b0 %
b0 &
b0 '
b0 (
b0 )
0*
b0 +
0,
1-
bx .
1/
00
01
02
13
b1 4
05
06
17
b1 8
b0 9
0:
1;
bx <
b0 =
0>
1?
0@
1A
1B
b101 C
0D
0E
0F
0G
1H
0I
0J
0K
1L
bx M
b0 N
b1 O
bx P
b0 Q
1R
b1 S
bx T
xU
b0 V
bx W
b0 X
b0 Y
1Z
1[
b0 \
b0 ]
b0 ^
1_
1`
b0 a
b0 b
bx c
bx d
bx e
bx f
bx g
bx h
bx i
bx j
bx k
b0 l
b0 m
b0 n
xo
b0 p
b1 q
bx r
b0 s
b1 t
bx u
bx v
1w
0x
0y
0z
1{
1|
0}
0~
1!!
b101 "!
1#!
1$!
$end
$dumpoff
x!
bx "
bx #
bx $
bx %
bx &
bx '
bx (
bx )
x*
bx +
x,
x-
bx .
x/
x0
x1
x2
x3
bx 4
x5
x6
x7
bx 8
bx 9
x:
x;
bx <
bx =
x>
x?
x@
xA
xB
bx C
xD
xE
xF
xG
xH
xI
xJ
xK
xL
bx M
bx N
bx O
bx P
bx Q
xR
bx S
bx T
xU
bx V
bx W
bx X
bx Y
xZ
x[
bx \
bx ]
bx ^
x_
x`
bx a
bx b
bx c
bx d
bx e
bx f
bx g
bx h
bx i
bx j
bx k
bx l
bx m
bx n
xo
bx p
bx q
bx r
bx s
bx t
bx u
bx v
xw
xx
xy
xz
x{
x|
x}
x~
x!!
bx "!
x#!
x$!
$end
#200000
$dumpon
0!
b0 "
b0 #
b0 $
b0 %
b0 &
b0 '
b0 (
b0 )
0*
b0 +
0,
1-
bx .
1/
00
01
02
13
b1 4
05
06
17
b1 8
b0 9
0:
1;
bx <
b0 =
0>
1?
0@
1A
1B
b101 C
0D
0E
0F
0G
1H
0I
0J
0K
1L
bx M
b0 N
b1 O
bx P
b0 Q
1R
b1 S
bx T
xU
b0 V
bx W
b0 X
b0 Y
1Z
1[
b0 \
b0 ]
b0 ^
1_
1`
b0 a
b0 b
bx c
bx d
bx e
bx f
bx g
bx h
bx i
b0 j
bx k
b0 l
b0 m
b0 n
xo
b0 p
b1 q
bx r
b0 s
b1 t
bx u
bx v
1w
0x
0y
0z
1{
1|
0}
0~
1!!
b101 "!
1#!
1$!
$end
1!
1*
b1 =
b1 \
b10 4
b1 a
#250000
0!
#300000
1!
b1 +
0-
1,
b1 "
b1 #
b1 $
b1 %
b1 &
b1 '
b1 (
b1 )
1@
0H
b0 i
b1 m
b1 l
b1 X
b10 =
b10 \
b11 4
b10 a
#350000
0!
#400000
1!
b10 +
1-
1H
b0 h
b11 =
b11 \
b100 4
b11 a
#450000
0!
#500000
1!
0-
0H
b0 g
b100 =
b100 \
b101 4
b100 a
#550000
0!
#600000
1!
b11 +
1-
1H
b0 f
b101 =
b101 \
b110 4
b101 a
#650000
0!
#700000
1!
0-
0H
b0 e
b110 =
b110 \
b111 4
b110 a
#750000
0!
#800000
1!
b100 +
1-
1H
b0 d
b111 =
b111 \
b1000 4
b111 a
#850000
0!
#900000
1!
0-
0H
b0 c
b1000 =
07
b1 \
b1001 4
0[
0`
b1 a
#950000
0!
#1000000
1!
b101 +
1-
1H
b1001 =
b1 9
17
b0 W
b0 \
b1010 4
1[
1`
b0 a
b0 k
b0 T
1o
b1 r
1U
b1 P
#1050000
0!
#1100000
1!
0-
0H
b1010 =
b0 9
b10 8
07
16
b1 W
b1 \
b1001 4
0[
b1 N
b1 s
0`
b1 a
b1 k
b1 T
b10 r
b10 t
b10 O
b10 P
b10 \
b10 a
#1150000
0!
#1200000
1!
b110 +
1-
1H
b1001 =
b1 9
b1 8
17
06
b1 \
b1010 4
1[
b0 N
b0 s
1`
b1 a
b1 t
b1 O
#1250000
0!
#1300000
1!
0-
0H
b1010 =
b0 9
b10 8
07
16
b10 W
b1001 4
0[
b10 N
b10 s
0`
b10 k
b10 T
b11 r
b11 t
b11 O
b11 P
b11 \
b11 a
#1350000
0!
#1400000
1!
b111 +
1-
1H
b1001 =
b1 9
b1 8
17
06
b10 \
b1010 4
1[
b0 N
b0 s
1`
b10 a
b1 t
b1 O
#1450000
0!
#1500000
1!
0-
0H
b1010 =
b0 9
b10 8
07
16
b11 W
b1 \
b1001 4
0[
b11 N
b11 s
0`
b1 a
b11 k
b11 T
b100 r
b100 t
b100 O
b100 P
b100 \
b100 a
#1550000
0!
#1600000
1!
b101 +
1-
1H
b1001 =
b1 9
b1 8
17
06
b11 \
b1010 4
1[
b0 N
b0 s
1`
b11 a
b1 t
b1 O
#1650000
0!
#1700000
1!
0-
0H
b1010 =
b0 9
b10 8
07
16
b100 W
b1 \
b1001 4
0[
b100 N
b100 s
0`
b1 a
b100 k
b100 T
b101 r
b101 t
b101 O
b101 P
b101 \
b101 a
#1750000
0!
#1800000
1!
1-
1H
b1001 =
b1 9
b1 8
17
06
b100 \
b1010 4
1[
b0 N
b0 s
1`
b100 a
b1 t
b1 O
#1850000
0!
#1900000
1!
0-
0H
b1010 =
b0 9
b10 8
07
16
b101 W
b1 \
b1001 4
0[
b101 N
b101 s
0`
b1 a
b101 k
b101 T
b110 r
b110 t
b110 O
b110 P
b110 \
b110 a
#1950000
0!
#2000000
1!
1-
1H
b1001 =
b1 9
b1 8
17
06
b101 \
b1010 4
1[
b0 N
b0 s
1`
b101 a
b1 t
b1 O
#2050000
0!
#2100000
1!
0-
0H
b1010 =
b0 9
b10 8
07
16
b110 W
b1 \
b1001 4
0[
b110 N
b110 s
0`
b1 a
b110 k
b110 T
b111 r
b111 t
b111 O
b111 P
b111 \
b111 a
#2150000
0!
#2200000
1!
1-
1H
b1001 =
b1 9
b1 8
17
06
b110 \
b1010 4
1[
b0 N
b0 s
1`
b110 a
b1 t
b1 O
#2250000
0!
#2300000
$dumpoff
x!
bx "
bx #
bx $
bx %
bx &
bx '
bx (
bx )
x*
bx +
x,
x-
bx .
x/
x0
x1
x2
x3
bx 4
x5
x6
x7
bx 8
bx 9
x:
x;
bx <
bx =
x>
x?
x@
xA
xB
bx C
xD
xE
xF
xG
xH
xI
xJ
xK
xL
bx M
bx N
bx O
bx P
bx Q
xR
bx S
bx T
xU
bx V
bx W
bx X
bx Y
xZ
x[
bx \
bx ]
bx ^
x_
x`
bx a
bx b
bx c
bx d
bx e
bx f
bx g
bx h
bx i
bx j
bx k
bx l
bx m
bx n
xo
bx p
bx q
bx r
bx s
bx t
bx u
bx v
xw
xx
xy
xz
x{
x|
x}
x~
x!!
bx "!
x#!
x$!
$end
#2400000
