package week2

import chisel3._
import chisel3.util.ShiftRegister

/**
  * 2.5_exercise
  * FIR(finite impulse response) Filter æœ‰é™å•ä½è„‰å†²å“åº”æ»¤æ³¢å™¨ 
  * 8-bit Specification
  * ğ‘¦[ğ‘›] = ğ‘0 * ğ‘¥[ğ‘›] + ğ‘1 * ğ‘¥[ğ‘›âˆ’1] + ğ‘2 * ğ‘¥[ğ‘›âˆ’2] + ...
  * å…¶ä¸­
  * 1.y[n]ä¸ºç¬¬nçš„è¾“å‡ºä¿¡å·ï¼Œx[n]ä¸ºè¾“å…¥ä¿¡å·
  * 2.ğ‘ğ‘–ä¸ºæ»¤æ³¢å™¨çš„ç³»æ•°ï¼ˆcoefficientsï¼‰æˆ–è„‰å†²å“åº”ï¼ˆimpulse responseï¼‰
  * 3.n - 1, n - 2,...è¡¨ç¤ºç¬¬næ¬¡å»¶è¿Ÿäº†1ï¼Œ2ï¼Œ3...ä¸ªå‘¨æœŸ
  *    
  */

class My4ElementFir(b0: Int, b1: Int, b2: Int, b3: Int) extends Module {
    val io = IO(new Bundle {
        val in = Input(UInt(8.W))
        val out = Output(UInt(8.W))
    })

    // è¿™ä¸ªæƒ³æ³•ä»ä¸€å¼€å§‹å°±æ˜¯é”™è¯¯çš„ï¼Œå› ä¸ºMyShiftRegisterç§»åŠ¨çš„å¯¹è±¡æ˜¯å°±ä¸æ˜¯ä¸€ä¸ªæ•°ç»„
    // 
    // val x = Module(new MyShiftRegister(init = 0, n = 8))
    // x.io.en := true.B
    // x.io.in := io.in
    // io.out := x.io.out(0) * b0.U(8.W) + 
    //           x.io.out(1) * b1.U(8.W) + 
    //           x.io.out(2) * b2.U(8.W) + 
    //           x.io.out(3) * b3.U(8.W) 

    /**
      * æ–¹æ³•1ï¼šä½¿ç”¨RegNextï¼Œè¿™ä¸ªæ–¹æ³•å¤ªç¬¨äº†
      */
    // val x_n1 = RegNext(io.in, 0.U)
    // val x_n2 = RegNext(x_n1, 0.U)
    // val x_n3 = RegNext(x_n2, 0.U)

    // io.out := io.in * b0.U(8.W) + x_n1 * b1.U(8.W) + 
    //           x_n2 * b2.U(8.W) + x_n3 * b3.U(8.W)

    /**
      * æ–¹æ³•2ï¼šä½¿ç”¨ShiftRegisterï¼Œå¯ä»¥æŒ‡å®šå»¶è¿Ÿå‘¨æœŸnï¼Œä¹Ÿä¸å¤ªå¥½
      */
    val x_n1 = ShiftRegister(in = io.in, n = 1, resetData = 0.U, en = true.B)
    val x_n2 = ShiftRegister(in = x_n1, n = 1, resetData = 0.U, en = true.B)
    val x_n3 = ShiftRegister(in = x_n2, n = 1, resetData = 0.U, en = true.B)
    io.out := io.in * b0.U(8.W) + x_n1 * b1.U(8.W) + 
              x_n2 * b2.U(8.W) + x_n3 * b3.U(8.W)

    // TODO: å¦‚æœè¿™é‡Œä¸æ˜¯4ä¸ªç³»æ•°ï¼Œè€Œæ˜¯nä¸ªï¼Œé¦–å…ˆå®šä¹‰ä¸€ä¸ªæ•°ç»„çš„ç§»ä½å¯„å­˜å™¨ï¼Œç„¶åè°ƒç”¨ã€‚
    // @see MyManyDynamicElementVecFir



}