// Seed: 2682739184
module module_0 (
    output logic module_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output tri0  id_3
);
  assign id_0 = 1;
  always repeat (id_2 == 1 + id_1) id_0 <= 1'h0;
  always @(posedge 1'b0) begin
    disable id_5;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input logic id_1,
    input wor id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output logic id_7,
    inout logic id_8
);
  wire id_10;
  module_0(
      id_7, id_5, id_5, id_4
  );
  always
    if (1 - 1) begin
      id_8 <= 1;
      wait (id_5 == 1);
    end else if (id_1) id_7 <= id_1;
    else id_8 <= #1 1;
endmodule
