# Benchmark "control_merge" written by ABC on Sun Jul 13 14:43:35 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs outs_valid index \
 index_valid

.latch        n72 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n77 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n82 control.tehb.dataReg  0
.latch        n87 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n49
01 1
.names control.tehb.control.fullReg new_n49 ins_ready[1]
01 1
.names ins_valid[0] new_n49 new_n51
00 1
.names ins_valid[2] new_n51 new_n52
11 1
.names control.tehb.control.fullReg new_n52 ins_ready[2]
01 1
.names new_n51 new_n52 new_n54
00 1
.names new_n52 new_n54 new_n55
00 1
.names ins_valid[3] new_n55 new_n56
11 1
.names control.tehb.control.fullReg new_n56 ins_ready[3]
01 1
.names new_n55 new_n56 new_n58
00 1
.names new_n56 new_n58 new_n59
00 1
.names ins_valid[4] new_n59 new_n60
11 1
.names control.tehb.control.fullReg new_n60 ins_ready[4]
01 1
.names new_n59 new_n60 new_n62
00 1
.names new_n60 new_n62 new_n63
00 1
.names ins_valid[5] new_n63 new_n64
11 1
.names control.tehb.control.fullReg new_n64 ins_ready[5]
01 1
.names new_n63 new_n64 new_n66
00 1
.names new_n64 new_n66 new_n67
00 1
.names ins_valid[6] new_n67 new_n68
11 1
.names control.tehb.control.fullReg new_n68 ins_ready[6]
01 1
.names new_n67 new_n68 new_n70
00 1
.names new_n68 new_n70 new_n71
00 1
.names ins_valid[7] new_n71 new_n72_1
11 1
.names control.tehb.control.fullReg new_n72_1 ins_ready[7]
01 1
.names new_n71 new_n72_1 new_n74
00 1
.names new_n72_1 new_n74 new_n75
00 1
.names ins_valid[8] new_n75 new_n76
11 1
.names control.tehb.control.fullReg new_n76 ins_ready[8]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n78
11 1
.names new_n49 new_n56 new_n79
00 1
.names new_n60 new_n79 new_n80
00 1
.names new_n64 new_n80 new_n81
00 1
.names new_n68 new_n81 new_n82_1
00 1
.names new_n72_1 new_n82_1 new_n83
00 1
.names new_n76 new_n83 new_n84
00 1
.names control.tehb.control.fullReg new_n84 new_n85
01 1
.names new_n78 new_n85 index
00 0
.names ins[0] index new_n87_1
10 1
.names ins[1] index new_n88
11 1
.names new_n87_1 new_n88 outs
00 0
.names new_n75 new_n76 new_n90
00 1
.names new_n76 new_n90 new_n91
00 1
.names control.tehb.control.fullReg new_n91 new_n92
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n92 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n92 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n95
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n96
01 1
.names new_n95 new_n96 new_n97
00 1
.names rst new_n97 new_n98
00 1
.names new_n92 new_n98 n87
01 1
.names new_n95 n87 n72
01 0
.names new_n96 n87 n77
01 0
.names control.tehb.control.fullReg new_n97 new_n102
00 1
.names new_n91 new_n102 new_n103
01 1
.names control.tehb.dataReg new_n103 new_n104
10 1
.names new_n84 new_n103 new_n105
11 1
.names new_n104 new_n105 new_n106
00 1
.names rst new_n106 n82
00 1
.end
