
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017318                       # Number of seconds simulated
sim_ticks                                 17318422884                       # Number of ticks simulated
final_tick                                17318422884                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73595                       # Simulator instruction rate (inst/s)
host_op_rate                                   120969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102874064                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   168.35                       # Real time elapsed on the host
sim_insts                                    12389443                       # Number of instructions simulated
sim_ops                                      20364675                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68992                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19098                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3983735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66592669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70576403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3983735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3983735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3983735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66592669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70576403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17318319499                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    724.194543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   532.439337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.517682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          199     11.80%     11.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          145      8.60%     20.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97      5.75%     26.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      3.80%     29.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      2.85%     32.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      3.08%     35.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          165      9.79%     45.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      2.31%     47.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          877     52.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1686                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        68992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3983734.573414288461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66592668.843159072101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35131476                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    527323789                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32589.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29263.25                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    204367765                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               562455265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95490000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10701.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29451.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        70.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     906813.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6161820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3271290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66630480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         100186320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            129234390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5340960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       407968950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        31104000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3857531880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4607430090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            266.042129                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          17021038895                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5427341                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      42380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  16045438460                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     81002981                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     249527104                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    894646998                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5919060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3127080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69729240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            134299410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6128640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       439645560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25505280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3838992120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4628449830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.255850                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          17007781583                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6935286                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15977392006                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     66414018                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     259084672                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    964136902                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2357090                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2357090                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8393                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2338715                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1907                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2338715                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2293633                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45082                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4757                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      193081                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212719                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2410                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41096                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      172190                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           157                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25964653                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             202310                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12675743                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2357090                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2295540                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25690648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16930                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           410                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    172129                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2433                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25902060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.806925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.350436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23053289     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8587      0.03%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3720      0.01%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70368      0.27%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   305042      1.18%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69786      0.27%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     9974      0.04%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5418      0.02%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2375876      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25902060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090781                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.488192                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   905272                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22360203                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    727251                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1900869                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8465                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20812145                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8465                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1343334                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6966396                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2395                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2172478                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15408992                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20769824                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1720                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57744                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    264                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14910066                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30056837                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51392052                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28134109                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4391889                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547072                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   509765                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9250021                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204837                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217675                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1030                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              183                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20699218                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 131                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20595833                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2841                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          334673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       474469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25902060                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.795143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.803098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20613359     79.58%     79.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              856618      3.31%     82.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1019723      3.94%     86.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              222661      0.86%     87.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              658501      2.54%     90.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1064410      4.11%     94.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1253406      4.84%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              151760      0.59%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61622      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25902060                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48910     18.19%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  77903     28.98%     47.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  77999     29.02%     76.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62436     23.23%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    990      0.37%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   506      0.19%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                33      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4015      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16674342     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1229      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1209      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 337      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500498      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126104      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126261      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750690      3.64%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                367      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70064      0.34%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213224     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127039      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            448      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20595833                       # Type of FU issued
system.cpu.iq.rate                           0.793226                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      268817                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013052                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63133161                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19019242                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18556631                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232223                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014829                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006137                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18635375                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225260                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2331                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43456                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9096                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8465                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  356049                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6538276                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20699349                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               338                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204837                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217675                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 77                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1001                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6537031                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2236                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8671                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10907                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20576794                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                193013                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19039                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405727                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306831                       # Number of branches executed
system.cpu.iew.exec_stores                    2212714                       # Number of stores executed
system.cpu.iew.exec_rate                     0.792493                       # Inst execution rate
system.cpu.iew.wb_sent                       20568622                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20562768                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11855975                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18001064                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.791952                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.658626                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          335757                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8429                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25852193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.787735                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.861713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20600625     79.69%     79.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       789206      3.05%     82.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1005073      3.89%     86.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1066558      4.13%     90.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37964      0.15%     90.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1523342      5.89%     96.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18537      0.07%     96.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1243      0.00%     96.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       809645      3.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25852193                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389443                       # Number of instructions committed
system.cpu.commit.committedOps               20364675                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369960                       # Number of memory references committed
system.cpu.commit.loads                        161381                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486083                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488742     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35571      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208195     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364675                       # Class of committed instruction
system.cpu.commit.bw_lim_events                809645                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45742980                       # The number of ROB reads
system.cpu.rob.rob_writes                    41451318                       # The number of ROB writes
system.cpu.timesIdled                             670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           62593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389443                       # Number of Instructions Simulated
system.cpu.committedOps                      20364675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.095708                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.095708                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.477166                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.477166                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27790261                       # number of integer regfile reads
system.cpu.int_regfile_writes                14041505                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384530                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005301                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11553511                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13741742                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7041133                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.010306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2338286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.001909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.010306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          900                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          39132693                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         39132693                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111700                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1447653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1447653                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1559353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1559353                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1559353                       # number of overall hits
system.cpu.dcache.overall_hits::total         1559353                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       760926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760926                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       837757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         837757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       837757                       # number of overall misses
system.cpu.dcache.overall_misses::total        837757                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1928108239                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1928108239                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14674751041                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14674751041                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16602859280                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16602859280                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16602859280                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16602859280                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188531                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188531                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2397110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2397110                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2397110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2397110                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.407524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.407524                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.344532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.344532                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.349486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.349486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.349486                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.349486                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25095.446356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25095.446356                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19285.385229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19285.385229                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19818.228054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19818.228054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19818.228054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19818.228054                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          432                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.465116                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.230769                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       775902                       # number of writebacks
system.cpu.dcache.writebacks::total            775902                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58817                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58824                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18014                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       760919                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       760919                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       778933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       778933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778933                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    432961039                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    432961039                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13659340923                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13659340923                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14092301962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14092301962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14092301962                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14092301962                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.344529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.344529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.324947                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.324947                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.324947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.324947                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24034.697402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24034.697402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17951.110332                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17951.110332                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18091.802455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18091.802455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18091.802455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18091.802455                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777909                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           754.535255                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.003633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   754.535255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.736851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.736851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          627                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            345359                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           345359                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170659                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170659                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170659                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170659                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170659                       # number of overall hits
system.cpu.icache.overall_hits::total          170659                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1470                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1470                       # number of overall misses
system.cpu.icache.overall_misses::total          1470                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126195064                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126195064                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    126195064                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126195064                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126195064                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126195064                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       172129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172129                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172129                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008540                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008540                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008540                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85846.982313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85846.982313                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85846.982313                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85846.982313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85846.982313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85846.982313                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          531                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          253                       # number of writebacks
system.cpu.icache.writebacks::total               253                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          369                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          369                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          369                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1101                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1101                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1101                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1101                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96449533                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96449533                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96449533                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96449533                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96449533                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96449533                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006396                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006396                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006396                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006396                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87601.755677                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87601.755677                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87601.755677                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87601.755677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87601.755677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87601.755677                       # average overall mshr miss latency
system.cpu.icache.replacements                    253                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17715.050034                       # Cycle average of tags in use
system.l2.tags.total_refs                     1558188                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.589067                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       856.412328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16858.637706                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.514485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.540620                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19098                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18858                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582825                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12484610                       # Number of tag accesses
system.l2.tags.data_accesses                 12484610                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       775902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775902                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              252                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            744848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                744848                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16064                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16064                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               760912                       # number of demand (read+write) hits
system.l2.demand_hits::total                   760935                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data              760912                       # number of overall hits
system.l2.overall_hits::total                  760935                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16071                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1078                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1950                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18021                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19099                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1078                       # number of overall misses
system.l2.overall_misses::.cpu.data             18021                       # number of overall misses
system.l2.overall_misses::total                 19099                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1339761546                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1339761546                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93905596                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93905596                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    171816532                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    171816532                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     93905596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1511578078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1605483674                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93905596                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1511578078                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1605483674                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       775902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          252                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        760919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            760919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               780034                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              780034                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021121                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979110                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.108249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108249                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.979110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023135                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024485                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023135                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024485                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83365.163711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83365.163711                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87110.942486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87110.942486                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88111.042051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88111.042051                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87110.942486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83878.701404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84061.137965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87110.942486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83878.701404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84061.137965                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16071                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1078                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1949                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19098                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1125374406                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1125374406                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79525076                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79525076                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    145213904                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    145213904                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     79525076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1270588310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1350113386                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79525076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1270588310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1350113386                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.108194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108194                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024484                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024484                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70025.163711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70025.163711                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73770.942486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73770.942486                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74506.877373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74506.877373                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73770.942486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70509.895117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70693.967222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73770.942486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70509.895117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70693.967222                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3027                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16071                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3027                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19098                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12738366                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           74500605                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1558196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       778165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17318422884                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          253                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           760919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          760919                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1101                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2335775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2338230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99509440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99596096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           780034                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 780024    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             780034                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2074707502                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2203101                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1558645599                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
