$date
	Mon Dec 11 19:06:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xorgate_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1!
1"
#2
0!
1#
#3
0#
0"
#7
1!
1"
#9
0!
1#
#11
0#
0"
#13
0!
1#
1"
#14
1!
0#
#15
1#
0"
#16
1!
0#
1"
#17
1#
0"
#18
1!
0#
1"
#19
1#
0"
#20
1!
0#
1"
#21
1#
0"
#26
