{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480480296304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480480296305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 22:31:35 2016 " "Processing started: Tue Nov 29 22:31:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480480296305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480480296305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480480296305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480480296638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/slee500/Desktop/matrix/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480304592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.sv" "" { Text "C:/Users/slee500/Desktop/matrix/matrix.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480304628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/slee500/Desktop/matrix/toplevel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480304629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_add.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiply_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_add " "Found entity 1: multiply_add" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304632 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_stage1 " "Found entity 2: mult_add_stage1" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304632 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_add_stage2 " "Found entity 3: mult_add_stage2" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480304632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.sv 2 2 " "Found 2 design units, including 2 entities, in source file subtract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304634 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtract2 " "Found entity 2: subtract2" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480304634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_acc " "Found entity 1: mult_acc" {  } { { "mult_acc.v" "" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480304636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480304636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480480304738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_add multiply_add:multadd " "Elaborating entity \"multiply_add\" for hierarchy \"multiply_add:multadd\"" {  } { { "toplevel.sv" "multadd" { Text "C:/Users/slee500/Desktop/matrix/toplevel.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480304868 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(52) " "Verilog HDL Case Statement information at multiply_add.sv(52): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480480304894 "|toplevel|multiply_add:multadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix multiply_add:multadd\|matrix:matrix0 " "Elaborating entity \"matrix\" for hierarchy \"multiply_add:multadd\|matrix:matrix0\"" {  } { { "multiply_add.sv" "matrix0" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480304971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage1 multiply_add:multadd\|mult_add_stage1:mult_add1 " "Elaborating entity \"mult_add_stage1\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\"" {  } { { "multiply_add.sv" "mult_add1" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480306154 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(170) " "Verilog HDL Case Statement information at multiply_add.sv(170): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480480306160 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0 " "Elaborating entity \"subtract\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0\"" {  } { { "multiply_add.sv" "subtract0" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480306293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(114) " "Verilog HDL assignment warning at subtract.sv(114): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306300 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(115) " "Verilog HDL assignment warning at subtract.sv(115): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306300 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(116) " "Verilog HDL assignment warning at subtract.sv(116): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(117) " "Verilog HDL assignment warning at subtract.sv(117): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(118) " "Verilog HDL assignment warning at subtract.sv(118): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(119) " "Verilog HDL assignment warning at subtract.sv(119): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(120) " "Verilog HDL assignment warning at subtract.sv(120): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(121) " "Verilog HDL assignment warning at subtract.sv(121): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(122) " "Verilog HDL assignment warning at subtract.sv(122): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(123) " "Verilog HDL assignment warning at subtract.sv(123): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(124) " "Verilog HDL assignment warning at subtract.sv(124): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306301 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(125) " "Verilog HDL assignment warning at subtract.sv(125): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(126) " "Verilog HDL assignment warning at subtract.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(127) " "Verilog HDL assignment warning at subtract.sv(127): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(128) " "Verilog HDL assignment warning at subtract.sv(128): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(129) " "Verilog HDL assignment warning at subtract.sv(129): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(130) " "Verilog HDL assignment warning at subtract.sv(130): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(131) " "Verilog HDL assignment warning at subtract.sv(131): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(132) " "Verilog HDL assignment warning at subtract.sv(132): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306302 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(133) " "Verilog HDL assignment warning at subtract.sv(133): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(134) " "Verilog HDL assignment warning at subtract.sv(134): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(135) " "Verilog HDL assignment warning at subtract.sv(135): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(136) " "Verilog HDL assignment warning at subtract.sv(136): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(137) " "Verilog HDL assignment warning at subtract.sv(137): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(138) " "Verilog HDL assignment warning at subtract.sv(138): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(139) " "Verilog HDL assignment warning at subtract.sv(139): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(140) " "Verilog HDL assignment warning at subtract.sv(140): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(141) " "Verilog HDL assignment warning at subtract.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306303 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(142) " "Verilog HDL assignment warning at subtract.sv(142): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(143) " "Verilog HDL assignment warning at subtract.sv(143): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(144) " "Verilog HDL assignment warning at subtract.sv(144): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(145) " "Verilog HDL assignment warning at subtract.sv(145): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(146) " "Verilog HDL assignment warning at subtract.sv(146): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(147) " "Verilog HDL assignment warning at subtract.sv(147): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(148) " "Verilog HDL assignment warning at subtract.sv(148): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(149) " "Verilog HDL assignment warning at subtract.sv(149): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(150) " "Verilog HDL assignment warning at subtract.sv(150): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306304 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(151) " "Verilog HDL assignment warning at subtract.sv(151): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(152) " "Verilog HDL assignment warning at subtract.sv(152): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(153) " "Verilog HDL assignment warning at subtract.sv(153): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(154) " "Verilog HDL assignment warning at subtract.sv(154): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(155) " "Verilog HDL assignment warning at subtract.sv(155): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(156) " "Verilog HDL assignment warning at subtract.sv(156): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(157) " "Verilog HDL assignment warning at subtract.sv(157): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(158) " "Verilog HDL assignment warning at subtract.sv(158): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306305 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(159) " "Verilog HDL assignment warning at subtract.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(160) " "Verilog HDL assignment warning at subtract.sv(160): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(161) " "Verilog HDL assignment warning at subtract.sv(161): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(162) " "Verilog HDL assignment warning at subtract.sv(162): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(163) " "Verilog HDL assignment warning at subtract.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(164) " "Verilog HDL assignment warning at subtract.sv(164): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(165) " "Verilog HDL assignment warning at subtract.sv(165): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(166) " "Verilog HDL assignment warning at subtract.sv(166): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306306 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(167) " "Verilog HDL assignment warning at subtract.sv(167): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(168) " "Verilog HDL assignment warning at subtract.sv(168): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(169) " "Verilog HDL assignment warning at subtract.sv(169): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(170) " "Verilog HDL assignment warning at subtract.sv(170): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(171) " "Verilog HDL assignment warning at subtract.sv(171): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(172) " "Verilog HDL assignment warning at subtract.sv(172): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(173) " "Verilog HDL assignment warning at subtract.sv(173): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(174) " "Verilog HDL assignment warning at subtract.sv(174): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(175) " "Verilog HDL assignment warning at subtract.sv(175): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306307 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(176) " "Verilog HDL assignment warning at subtract.sv(176): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(177) " "Verilog HDL assignment warning at subtract.sv(177): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(178) " "Verilog HDL assignment warning at subtract.sv(178): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(179) " "Verilog HDL assignment warning at subtract.sv(179): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(180) " "Verilog HDL assignment warning at subtract.sv(180): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(181) " "Verilog HDL assignment warning at subtract.sv(181): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(182) " "Verilog HDL assignment warning at subtract.sv(182): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(183) " "Verilog HDL assignment warning at subtract.sv(183): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(184) " "Verilog HDL assignment warning at subtract.sv(184): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306308 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(185) " "Verilog HDL assignment warning at subtract.sv(185): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(186) " "Verilog HDL assignment warning at subtract.sv(186): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(187) " "Verilog HDL assignment warning at subtract.sv(187): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(188) " "Verilog HDL assignment warning at subtract.sv(188): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(189) " "Verilog HDL assignment warning at subtract.sv(189): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(190) " "Verilog HDL assignment warning at subtract.sv(190): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(191) " "Verilog HDL assignment warning at subtract.sv(191): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(192) " "Verilog HDL assignment warning at subtract.sv(192): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306309 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(193) " "Verilog HDL assignment warning at subtract.sv(193): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(194) " "Verilog HDL assignment warning at subtract.sv(194): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(195) " "Verilog HDL assignment warning at subtract.sv(195): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(196) " "Verilog HDL assignment warning at subtract.sv(196): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(197) " "Verilog HDL assignment warning at subtract.sv(197): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(198) " "Verilog HDL assignment warning at subtract.sv(198): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(199) " "Verilog HDL assignment warning at subtract.sv(199): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(200) " "Verilog HDL assignment warning at subtract.sv(200): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(201) " "Verilog HDL assignment warning at subtract.sv(201): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306310 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(202) " "Verilog HDL assignment warning at subtract.sv(202): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(203) " "Verilog HDL assignment warning at subtract.sv(203): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(204) " "Verilog HDL assignment warning at subtract.sv(204): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(205) " "Verilog HDL assignment warning at subtract.sv(205): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(206) " "Verilog HDL assignment warning at subtract.sv(206): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(207) " "Verilog HDL assignment warning at subtract.sv(207): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(208) " "Verilog HDL assignment warning at subtract.sv(208): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(209) " "Verilog HDL assignment warning at subtract.sv(209): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306311 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(210) " "Verilog HDL assignment warning at subtract.sv(210): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306312 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(211) " "Verilog HDL assignment warning at subtract.sv(211): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306312 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(212) " "Verilog HDL assignment warning at subtract.sv(212): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306312 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(213) " "Verilog HDL assignment warning at subtract.sv(213): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480306312 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1|subtract:subtract0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_acc multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0 " "Elaborating entity \"mult_acc\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\"" {  } { { "multiply_add.sv" "mult_acc0" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480306479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_accum multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborating entity \"altmult_accum\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "altmult_accum_component" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborated megafunction instantiation \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480480307549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Instantiated megafunction \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_aclr ACLR3 " "Parameter \"addnsub_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_aclr ACLR3 " "Parameter \"addnsub_pipeline_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_reg CLOCK0 " "Parameter \"addnsub_pipeline_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_reg CLOCK0 " "Parameter \"addnsub_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a ACLR3 " "Parameter \"input_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b ACLR3 " "Parameter \"input_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_a CLOCK0 " "Parameter \"input_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_b CLOCK0 " "Parameter \"input_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a DATAA " "Parameter \"input_source_a\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b DATAB " "Parameter \"input_source_b\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_accum " "Parameter \"lpm_type\" = \"altmult_accum\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr ACLR3 " "Parameter \"multiplier_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_reg CLOCK0 " "Parameter \"multiplier_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_reg CLOCK0 " "Parameter \"output_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub PORT_UNUSED " "Parameter \"port_addnsub\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_a ACLR3 " "Parameter \"sign_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_b ACLR3 " "Parameter \"sign_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_a ACLR3 " "Parameter \"sign_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_b ACLR3 " "Parameter \"sign_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_a CLOCK0 " "Parameter \"sign_pipeline_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_b CLOCK0 " "Parameter \"sign_pipeline_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_a CLOCK0 " "Parameter \"sign_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_b CLOCK0 " "Parameter \"sign_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307579 ""}  } { { "mult_acc.v" "" { Text "C:/Users/slee500/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480480307579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_accum_b6o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_accum_b6o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_accum_b6o2 " "Found entity 1: mult_accum_b6o2" {  } { { "db/mult_accum_b6o2.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/mult_accum_b6o2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480307711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480307711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_accum_b6o2 multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated " "Elaborating entity \"mult_accum_b6o2\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\"" {  } { { "altmult_accum.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altmult_accum.tdf" 207 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_1a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_1a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_1a81 " "Found entity 1: ded_mult_1a81" {  } { { "db/ded_mult_1a81.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/ded_mult_1a81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480307726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480307726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_1a81 multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1 " "Elaborating entity \"ded_mult_1a81\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\"" {  } { { "db/mult_accum_b6o2.tdf" "ded_mult1" { Text "C:/Users/slee500/Desktop/matrix/db/mult_accum_b6o2.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480307907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480307907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_1a81.tdf" "pre_result" { Text "C:/Users/slee500/Desktop/matrix/db/ded_mult_1a81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480307908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/zaccum_p6k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/zaccum_p6k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 zaccum_p6k " "Found entity 1: zaccum_p6k" {  } { { "db/zaccum_p6k.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/zaccum_p6k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480308002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480308002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zaccum_p6k multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2 " "Elaborating entity \"zaccum_p6k\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\"" {  } { { "db/mult_accum_b6o2.tdf" "zaccum2" { Text "C:/Users/slee500/Desktop/matrix/db/mult_accum_b6o2.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480308002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_rgk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/accum_rgk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_rgk " "Found entity 1: accum_rgk" {  } { { "db/accum_rgk.tdf" "" { Text "C:/Users/slee500/Desktop/matrix/db/accum_rgk.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480480308103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480480308103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_rgk multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum " "Elaborating entity \"accum_rgk\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum\"" {  } { { "db/zaccum_p6k.tdf" "accum" { Text "C:/Users/slee500/Desktop/matrix/db/zaccum_p6k.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480308103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage2 multiply_add:multadd\|mult_add_stage2:mult_add2 " "Elaborating entity \"mult_add_stage2\" for hierarchy \"multiply_add:multadd\|mult_add_stage2:mult_add2\"" {  } { { "multiply_add.sv" "mult_add2" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480310653 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(380) " "Verilog HDL Case Statement information at multiply_add.sv(380): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 380 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480480310655 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract2 multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02 " "Elaborating entity \"subtract2\" for hierarchy \"multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02\"" {  } { { "multiply_add.sv" "subtract02" { Text "C:/Users/slee500/Desktop/matrix/multiply_add.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480480310696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(347) " "Verilog HDL assignment warning at subtract.sv(347): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310697 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(348) " "Verilog HDL assignment warning at subtract.sv(348): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310697 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(349) " "Verilog HDL assignment warning at subtract.sv(349): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310697 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(350) " "Verilog HDL assignment warning at subtract.sv(350): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310698 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(351) " "Verilog HDL assignment warning at subtract.sv(351): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310698 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(352) " "Verilog HDL assignment warning at subtract.sv(352): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310698 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(353) " "Verilog HDL assignment warning at subtract.sv(353): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310698 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(354) " "Verilog HDL assignment warning at subtract.sv(354): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310698 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(355) " "Verilog HDL assignment warning at subtract.sv(355): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310698 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 subtract.sv(356) " "Verilog HDL assignment warning at subtract.sv(356): truncated value with size 32 to match size of target (16)" {  } { { "subtract.sv" "" { Text "C:/Users/slee500/Desktop/matrix/subtract.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480480310698 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2|subtract2:subtract02"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1480480432576 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1766 " "1766 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480480611805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480480614532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480480614532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28515 " "Implemented 28515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480480616509 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480480616509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28130 " "Implemented 28130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480480616509 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "220 " "Implemented 220 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1480480616509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480480616509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480480616653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 22:36:56 2016 " "Processing ended: Tue Nov 29 22:36:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480480616653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:21 " "Elapsed time: 00:05:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480480616653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:28 " "Total CPU time (on all processors): 00:05:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480480616653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480480616653 ""}
