+version:  10/31/2000
+switches:  
+nfas_version: 6.1.0.1-preview.3243
+nfas_date: Oct  9 2018 17:02:52
+current_date: Tue Aug  3 23:09:22 2021

.chip_id nfp-4xxx-b0 0x10 0x10

.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 180 xpb:CTMXpbMap.MuPacketReg.MUPEMemConfig const 1
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 181 xpb:CTMXpbMap.MuPacketReg.MUPEMemConfig invalid 0
.%init_csr "default assembler setting" -1 mecsr:MISC_CONTROL.LEGACY_INDIRECT_REF_MODE const 0
.%init_csr "default assembler setting" -1 mecsr:MISC_CONTROL.THIRD_PARTY_ADDRESS_MODE const 0
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry0.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x0 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x0 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry2.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry3.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry4.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry5.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry6.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry7.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry8.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x2800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry9.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x11800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry10.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x14000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry11.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x16800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry12.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x19000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry13.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry14.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry15.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x20800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry16.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x5000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry17.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x23000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry18.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x25800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry19.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x28000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry20.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry21.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry22.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry23.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x32000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry24.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x7800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry25.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x34800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry26.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x37000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry27.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x39800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry28.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry29.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry30.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x41000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry31.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x43800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry32.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xA000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry33.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x46000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry34.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x48800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry35.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry36.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry37.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x50000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry38.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x52800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry39.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x55000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry40.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xC800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry41.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x57800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry42.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry43.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry44.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry45.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x61800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry46.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x64000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry47.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x66800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry48.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xF000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry49.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x69000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry50.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry51.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry52.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x70800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry53.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x73000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry54.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x75800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry55.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x78000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry56.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x11800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry57.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry58.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry59.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry60.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x82000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry61.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x84800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry62.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x87000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry63.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x89800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry64.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x14000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry65.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry66.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry67.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x91000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry68.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x93800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry69.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x96000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry70.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x98800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry71.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x9B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry72.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x16800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry73.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x9D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry74.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xA0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry75.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xA2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry76.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xA5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry77.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xA7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry78.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xAA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry79.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xAC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry80.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x19000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry81.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xAF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry82.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xB1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry83.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xB4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry84.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xB6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry85.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xB9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry86.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xBB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry87.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xBE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry88.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x1B800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry89.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xC0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry90.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xC3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry91.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xC5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry92.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xC8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry93.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xCA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry94.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xCD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry95.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xCF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry96.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x1E000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry97.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xD2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry98.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xD4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry99.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xD7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry100.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xD9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry101.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xDC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry102.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xDE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry103.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xE1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry104.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x20800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry105.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xE3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry106.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xE6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry107.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xE8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry108.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xEB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry109.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xED800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry110.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xF0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry111.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xF2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry112.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x23000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry113.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xF5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry114.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xF7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry115.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xFA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry116.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xFC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry117.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0xFF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry118.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x101800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry119.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x104000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry120.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x25800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry121.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x106800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry122.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x109000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry123.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x10B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry124.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x10E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry125.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x110800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry126.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x113000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry127.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x115800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry128.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x28000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry129.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x118000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry130.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x11A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry131.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x11D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry132.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x11F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry133.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x122000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry134.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x124800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry135.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x127000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry136.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x2A800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry137.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x129800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry138.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x12C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry139.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x12E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry140.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x131000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry141.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x133800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry142.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x136000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry143.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x138800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry144.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x2D000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry145.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x13B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry146.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x13D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry147.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x140000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry148.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x142800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry149.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x145000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry150.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x147800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry151.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x14A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry152.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x2F800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry153.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x14C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry154.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x14F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry155.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x151800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry156.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x154000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry157.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x156800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry158.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x159000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry159.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x15B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry160.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x32000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry161.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x15E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry162.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x160800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry163.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x163000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry164.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x165800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry165.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x168000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry166.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x16A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry167.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x16D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry168.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x34800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry169.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x16F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry170.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x172000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry171.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x174800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry172.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x177000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry173.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x179800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry174.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x17C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry175.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x17E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry176.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x37000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry177.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x181000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry178.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x183800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry179.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x186000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry180.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x188800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry181.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x18B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry182.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x18D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry183.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x190000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry184.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x39800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry185.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x192800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry186.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x195000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry187.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x197800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry188.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x19A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry189.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x19C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry190.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x19F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry191.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1A1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry192.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x3C000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry193.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1A4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry194.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1A6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry195.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1A9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry196.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1AB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry197.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1AE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry198.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1B0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry199.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1B3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry200.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x3E800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry201.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1B5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry202.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1B8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry203.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1BA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry204.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1BD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry205.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1BF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry206.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1C2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry207.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1C4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry208.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x41000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry209.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1C7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry210.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1C9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry211.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1CC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry212.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1CE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry213.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1D1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry214.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1D3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry215.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1D6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry216.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x43800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry217.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1D8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry218.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1DB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry219.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1DD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry220.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1E0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry221.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1E2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry222.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1E5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry223.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1E7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry224.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x46000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry225.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1EA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry226.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1EC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry227.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1EF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry228.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1F1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry229.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1F4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry230.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1F6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry231.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1F9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry232.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x48800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry233.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1FB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry234.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x1FE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry235.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x200800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry236.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x203000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry237.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x205800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry238.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x208000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry239.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x20A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry240.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x4B000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry241.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x20D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry242.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x20F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry243.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x212000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry244.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x214800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry245.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x217000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry246.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x219800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry247.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x21C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry248.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x4D800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry249.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x21E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry250.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x221000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry251.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x223800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry252.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x226000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry253.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x228800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry254.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x22B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry255.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x22D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry256.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x50000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry257.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x230000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry258.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x232800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry259.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x235000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry260.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x237800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry261.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x23A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry262.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x23C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry263.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x23F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry264.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x52800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry265.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x241800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry266.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x244000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry267.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x246800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry268.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x249000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry269.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x24B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry270.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x24E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry271.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x250800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry272.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x55000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry273.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x253000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry274.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x255800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry275.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x258000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry276.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x25A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry277.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x25D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry278.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x25F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry279.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x262000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry280.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x57800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry281.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x264800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry282.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x267000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry283.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x269800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry284.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x26C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry285.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x26E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry286.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x271000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry287.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x273800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry288.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x5A000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry289.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x276000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry290.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x278800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry291.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x27B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry292.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x27D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry293.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x280000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry294.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x282800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry295.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x285000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry296.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x5C800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry297.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x287800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry298.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x28A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry299.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x28C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry300.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x28F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry301.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x291800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry302.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x294000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry303.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x296800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry304.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x5F000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry305.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x299000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry306.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x29B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry307.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x29E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry308.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2A0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry309.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2A3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry310.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2A5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry311.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2A8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry312.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x61800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry313.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2AA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry314.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2AD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry315.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2AF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry316.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2B2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry317.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2B4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry318.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2B7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry319.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2B9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry320.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x64000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry321.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2BC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry322.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2BE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry323.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2C1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry324.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2C3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry325.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2C6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry326.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2C8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry327.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2CB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry328.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x66800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry329.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2CD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry330.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2D0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry331.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2D2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry332.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2D5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry333.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2D7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry334.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2DA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry335.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2DC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry336.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x69000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry337.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2DF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry338.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2E1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry339.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2E4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry340.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2E6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry341.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2E9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry342.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2EB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry343.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2EE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry344.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x6B800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry345.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2F0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry346.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2F3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry347.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2F5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry348.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2F8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry349.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2FA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry350.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2FD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry351.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x2FF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry352.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x6E000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry353.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x302000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry354.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x304800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry355.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x307000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry356.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x309800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry357.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x30C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry358.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x30E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry359.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x311000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry360.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x70800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry361.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x313800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry362.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x316000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry363.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x318800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry364.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x31B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry365.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x31D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry366.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x320000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry367.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x322800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry368.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x73000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry369.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x325000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry370.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x327800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry371.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x32A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry372.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x32C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry373.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x32F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry374.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x331800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry375.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x334000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry376.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x75800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry377.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x336800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry378.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x339000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry379.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x33B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry380.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x33E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry381.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x340800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry382.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x343000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry383.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x345800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry384.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x78000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry385.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x348000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry386.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x34A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry387.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x34D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry388.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x34F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry389.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x352000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry390.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x354800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry391.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x357000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry392.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x7A800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry393.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x359800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry394.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x35C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry395.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x35E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry396.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x361000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry397.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x363800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry398.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x366000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry399.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x368800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry400.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x7D000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry401.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x36B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry402.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x36D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry403.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x370000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry404.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x372800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry405.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x375000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry406.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x377800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry407.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x37A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry408.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x7F800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry409.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x37C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry410.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x37F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry411.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x381800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry412.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x384000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry413.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x386800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry414.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x389000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry415.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x38B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry416.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x82000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry417.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x38E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry418.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x390800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry419.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x393000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry420.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x395800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry421.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x398000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry422.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x39A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry423.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x39D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry424.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x84800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry425.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x39F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry426.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3A2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry427.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3A4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry428.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3A7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry429.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3A9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry430.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3AC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry431.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3AE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry432.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x87000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry433.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3B1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry434.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3B3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry435.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3B6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry436.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3B8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry437.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3BB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry438.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3BD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry439.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3C0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry440.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x89800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry441.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3C2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry442.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3C5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry443.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3C7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry444.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3CA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry445.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3CC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry446.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3CF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry447.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3D1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry448.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x8C000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry449.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3D4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry450.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3D6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry451.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3D9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry452.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3DB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry453.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3DE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry454.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3E0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry455.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3E3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry456.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x8E800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry457.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3E5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry458.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3E8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry459.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3EA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry460.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3ED000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry461.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3EF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry462.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3F2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry463.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3F4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry464.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x91000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry465.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3F7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry466.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3F9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry467.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3FC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry468.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x3FE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry469.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x401000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry470.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x403800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry471.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x406000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry472.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x93800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry473.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x408800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry474.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x40B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry475.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x40D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry476.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x410000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry477.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x412800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry478.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x415000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry479.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x417800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry480.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x96000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry481.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x41A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry482.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x41C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry483.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x41F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry484.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x421800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry485.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x424000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry486.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x426800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry487.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x429000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry488.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x98800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry489.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x42B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry490.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x42E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry491.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x430800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry492.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x433000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry493.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x435800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry494.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x438000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry495.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x43A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry496.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x9B000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry497.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x43D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry498.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x43F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry499.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x442000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry500.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x444800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry501.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x447000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry502.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x449800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry503.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x44C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry504.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x9D800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry505.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x44E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry506.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x451000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry507.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x453800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry508.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x456000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry509.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x458800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry510.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x45B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry511.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x45D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry512.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xA0000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry513.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x460000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry514.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x462800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry515.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x465000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry516.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x467800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry517.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x46A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry518.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x46C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry519.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x46F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry520.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xA2800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry521.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x471800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry522.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x474000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry523.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x476800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry524.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x479000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry525.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x47B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry526.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x47E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry527.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x480800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry528.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xA5000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry529.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x483000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry530.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x485800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry531.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x488000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry532.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x48A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry533.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x48D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry534.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x48F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry535.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x492000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry536.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xA7800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry537.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x494800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry538.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x497000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry539.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x499800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry540.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x49C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry541.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x49E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry542.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4A1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry543.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4A3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry544.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xAA000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry545.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4A6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry546.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4A8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry547.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4AB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry548.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4AD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry549.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4B0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry550.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4B2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry551.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4B5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry552.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xAC800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry553.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4B7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry554.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4BA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry555.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4BC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry556.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4BF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry557.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4C1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry558.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4C4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry559.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4C6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry560.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xAF000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry561.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4C9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry562.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4CB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry563.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4CE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry564.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4D0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry565.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4D3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry566.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4D5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry567.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4D8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry568.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xB1800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry569.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4DA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry570.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4DD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry571.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4DF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry572.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4E2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry573.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4E4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry574.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4E7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry575.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4E9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry576.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xB4000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry577.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4EC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry578.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4EE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry579.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4F1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry580.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4F3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry581.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4F6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry582.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4F8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry583.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4FB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry584.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xB6800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry585.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x4FD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry586.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x500000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry587.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x502800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry588.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x505000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry589.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x507800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry590.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x50A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry591.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x50C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry592.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xB9000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry593.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x50F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry594.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x511800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry595.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x514000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry596.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x516800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry597.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x519000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry598.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x51B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry599.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x51E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry600.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xBB800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry601.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x520800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry602.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x523000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry603.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x525800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry604.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x528000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry605.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x52A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry606.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x52D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry607.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x52F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry608.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xBE000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry609.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x532000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry610.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x534800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry611.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x537000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry612.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x539800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry613.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x53C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry614.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x53E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry615.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x541000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry616.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xC0800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry617.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x543800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry618.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x546000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry619.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x548800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry620.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x54B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry621.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x54D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry622.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x550000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry623.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x552800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry624.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xC3000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry625.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x555000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry626.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x557800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry627.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x55A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry628.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x55C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry629.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x55F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry630.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x561800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry631.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x564000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry632.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xC5800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry633.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x566800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry634.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x569000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry635.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x56B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry636.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x56E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry637.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x570800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry638.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x573000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry639.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x575800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry640.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xC8000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry641.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x578000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry642.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x57A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry643.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x57D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry644.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x57F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry645.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x582000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry646.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x584800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry647.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x587000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry648.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xCA800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry649.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x589800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry650.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x58C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry651.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x58E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry652.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x591000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry653.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x593800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry654.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x596000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry655.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x598800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry656.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xCD000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry657.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x59B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry658.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x59D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry659.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5A0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry660.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5A2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry661.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5A5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry662.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5A7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry663.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5AA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry664.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xCF800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry665.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5AC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry666.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5AF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry667.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5B1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry668.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5B4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry669.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5B6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry670.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5B9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry671.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5BB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry672.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xD2000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry673.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5BE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry674.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5C0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry675.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5C3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry676.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5C5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry677.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5C8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry678.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5CA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry679.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5CD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry680.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xD4800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry681.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5CF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry682.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5D2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry683.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5D4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry684.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5D7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry685.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5D9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry686.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5DC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry687.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5DE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry688.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xD7000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry689.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5E1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry690.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5E3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry691.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5E6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry692.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5E8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry693.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5EB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry694.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5ED800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry695.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5F0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry696.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xD9800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry697.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5F2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry698.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5F5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry699.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5F7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry700.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5FA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry701.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5FC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry702.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x5FF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry703.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x601800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry704.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xDC000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry705.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x604000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry706.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x606800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry707.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x609000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry708.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x60B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry709.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x60E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry710.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x610800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry711.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x613000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry712.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xDE800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry713.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x615800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry714.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x618000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry715.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x61A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry716.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x61D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry717.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x61F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry718.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x622000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry719.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x624800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry720.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xE1000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry721.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x627000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry722.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x629800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry723.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x62C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry724.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x62E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry725.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x631000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry726.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x633800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry727.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x636000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry728.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xE3800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry729.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x638800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry730.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x63B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry731.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x63D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry732.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x640000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry733.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x642800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry734.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x645000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry735.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x647800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry736.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xE6000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry737.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x64A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry738.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x64C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry739.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x64F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry740.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x651800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry741.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x654000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry742.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x656800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry743.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x659000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry744.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xE8800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry745.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x65B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry746.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x65E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry747.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x660800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry748.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x663000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry749.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x665800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry750.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x668000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry751.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x66A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry752.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xEB000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry753.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x66D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry754.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x66F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry755.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x672000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry756.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x674800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry757.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x677000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry758.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x679800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry759.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x67C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry760.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xED800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry761.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x67E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry762.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x681000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry763.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x683800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry764.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x686000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry765.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x688800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry766.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x68B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry767.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x68D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry768.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xF0000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry769.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x690000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry770.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x692800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry771.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x695000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry772.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x697800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry773.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x69A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry774.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x69C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry775.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x69F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry776.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xF2800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry777.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6A1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry778.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6A4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry779.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6A6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry780.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6A9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry781.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6AB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry782.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6AE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry783.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6B0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry784.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xF5000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry785.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6B3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry786.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6B5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry787.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6B8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry788.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6BA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry789.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6BD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry790.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6BF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry791.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6C2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry792.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xF7800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry793.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6C4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry794.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6C7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry795.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6C9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry796.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6CC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry797.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6CE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry798.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6D1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry799.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6D3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry800.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xFA000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry801.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6D6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry802.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6D8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry803.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6DB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry804.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6DD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry805.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6E0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry806.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6E2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry807.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6E5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry808.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xFC800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry809.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6E7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry810.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6EA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry811.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6EC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry812.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6EF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry813.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6F1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry814.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6F4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry815.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6F6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry816.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0xFF000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry817.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6F9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry818.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6FB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry819.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x6FE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry820.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x700800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry821.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x703000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry822.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x705800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry823.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x708000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry824.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x101800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry825.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x70A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry826.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x70D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry827.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x70F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry828.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x712000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry829.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x714800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry830.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x717000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry831.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x719800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry832.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x104000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry833.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x71C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry834.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x71E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry835.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x721000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry836.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x723800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry837.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x726000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry838.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x728800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry839.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x72B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry840.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x106800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry841.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x72D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry842.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x730000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry843.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x732800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry844.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x735000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry845.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x737800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry846.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x73A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry847.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x73C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry848.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x109000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry849.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x73F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry850.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x741800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry851.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x744000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry852.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x746800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry853.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x749000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry854.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x74B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry855.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x74E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry856.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x10B800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry857.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x750800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry858.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x753000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry859.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x755800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry860.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x758000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry861.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x75A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry862.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x75D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry863.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x75F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry864.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x10E000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry865.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x762000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry866.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x764800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry867.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x767000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry868.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x769800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry869.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x76C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry870.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x76E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry871.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x771000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry872.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x110800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry873.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x773800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry874.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x776000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry875.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x778800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry876.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x77B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry877.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x77D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry878.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x780000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry879.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x782800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry880.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x113000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry881.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x785000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry882.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x787800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry883.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x78A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry884.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x78C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry885.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x78F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry886.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x791800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry887.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x794000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry888.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x115800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry889.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x796800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry890.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x799000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry891.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x79B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry892.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x79E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry893.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7A0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry894.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7A3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry895.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7A5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry896.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x118000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry897.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7A8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry898.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7AA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry899.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7AD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry900.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7AF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry901.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7B2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry902.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7B4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry903.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7B7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry904.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x11A800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry905.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7B9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry906.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7BC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry907.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7BE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry908.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7C1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry909.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7C3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry910.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7C6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry911.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7C8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry912.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x11D000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry913.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7CB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry914.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7CD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry915.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7D0000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry916.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7D2800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry917.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7D5000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry918.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7D7800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry919.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7DA000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry920.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x11F800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry921.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7DC800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry922.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7DF000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry923.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7E1800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry924.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7E4000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry925.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7E6800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry926.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7E9000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry927.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7EB800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry928.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x122000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry929.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7EE000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry930.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7F0800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry931.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7F3000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry932.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7F5800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry933.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7F8000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry934.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7FA800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry935.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7FD000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry936.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x124800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry937.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x7FF800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry938.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x802000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry939.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x804800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry940.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x807000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry941.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x809800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry942.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x80C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry943.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x80E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry944.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x127000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry945.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x811000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry946.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x813800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry947.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x816000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry948.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x818800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry949.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x81B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry950.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x81D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry951.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x820000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry952.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x129800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry953.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x822800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry954.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x825000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry955.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x827800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry956.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x82A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry957.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x82C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry958.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x82F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry959.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x831800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry960.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x12C000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry961.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x834000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry962.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x836800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry963.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x839000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry964.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x83B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry965.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x83E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry966.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x840800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry967.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x843000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry968.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x12E800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry969.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x845800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry970.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x848000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry971.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x84A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry972.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x84D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry973.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x84F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry974.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x852000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry975.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x854800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry976.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x131000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry977.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x857000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry978.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x859800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry979.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x85C000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry980.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x85E800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry981.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x861000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry982.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x863800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry983.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x866000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry984.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x133800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry985.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x868800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry986.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x86B000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry987.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x86D800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry988.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x870000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry989.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x872800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry990.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x875000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry991.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x877800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry992.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x136000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry993.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x87A000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry994.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x87C800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry995.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x87F000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry996.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x881800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry997.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x884000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry998.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x886800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry999.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x889000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1000.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x138800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1001.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x88B800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1002.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x88E000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1003.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x890800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1004.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x893000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1005.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x895800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1006.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x898000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1007.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x89A800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1008.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x13B000 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1009.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x89D000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1010.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x89F800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1011.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8A2000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1012.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8A4800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1013.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8A7000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1014.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8A9800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1015.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8AC000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 967 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1016.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE &v 0x13D800 + 0x800000 | 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1017.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8AE800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1018.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8B1000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1019.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8B3800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1020.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8B6000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1021.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8B8800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1022.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8BB000 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 977 nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1023.MuAddr const " _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE &v 0x8BD800 + 0xB >>"
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 757 nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl0 const 68719477759
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 757 nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl1 const 68723672064
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 757 nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl2 const 68727867392
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 757 nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl3 const 68732062720
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 760 nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl0 const 68719476736
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 760 nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl1 const 68723672064
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 760 nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl2 const 68727867392
.%init_csr "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 760 nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl3 const 68732062720

.%num_contexts 8
.%ctx_range 0 7

.%local_mem0_mode rel
.%local_mem1_mode rel

.%local_mem2_mode rel
.%local_mem3_mode rel

.%init_nn_mode --
.%third_party_addressing 40bit
.%indirect_ref_mode nfp6000
.%neighbor_usage 0x00
.%case_sensitivity 1

.%resource CAM 0
.%resource CRC 0
.%resource T_INDEX 0
.%resource BYTE_INDEX 0


:M006_blm_ctx_init_end# 418
:M006_ctx0# 17
:M006_ctx1# 271
:M006_ctx2# 289
:M006_ctx3# 314
:M006_ctx4# 332
:M006_ctx5# 357
:M006_ctx6# 375
:M006_ctx7# 400
:M007# 17
:M008# 17
:M031_wait_nbi_rd0# 20
:M031_wait_nbi_wr0# 44
:M033_wait_nbi_rd0# 48
:M033_wait_nbi_wr0# 72
:M035_wait_nbi_rd0# 76
:M035_wait_nbi_wr0# 100
:M037_wait_nbi_rd0# 104
:M037_wait_nbi_wr0# 128
:M039_wait_nbi_rd0# 132
:M039_wait_nbi_wr0# 156
:M041_wait_nbi_rd0# 160
:M041_wait_nbi_wr0# 184
:M043_wait_nbi_rd0# 188
:M043_wait_nbi_wr0# 212
:M045_wait_nbi_rd0# 216
:M045_wait_nbi_wr0# 240
:M071# 271
:M072# 271
:M089# 289
:M090# 289
:M111# 314
:M112# 314
:M129# 332
:M130# 332
:M151# 357
:M152# 357
:M169# 375
:M170# 375
:M191# 400
:M192# 400
:M216_wait_signal_spin_loop# 427
:M217_wait_signal_spin_loop# 433
:M218_rd_act_ctx_sts# 436
:M221_wait_signal_spin_loop# 448
:M265# 575
:M270_wait_signal_spin_loop# 584
:M271_wait_signal_spin_loop# 590
:M272_rd_act_ctx_sts# 593
:M275_wait_signal_spin_loop# 605
:M276_emu_ring_underflow# 644
:M276_end_cache_fill# 648
:M284# 644
:M285# 650
:M286# 650
:M331_emu_ring_underflow# 819
:M331_end_cache_fill# 823
:M339# 819
:M342# 833
:blm_egress_blq_processing# 418
:blm_ingress_blq_processing# 575
:cache_fill_complete# 833
:init_cache_fill_complete# 650
:l000_end# 271
:l001_end# 289
:l002_end# 314
:l003_end# 332
:l004_end# 357
:l005_end# 375
:l006_end# 400
:l007_end# 418
:l008_01# 452
:l008_end# 452
:l009_cont# 574
:l009_start# 452
:l010_01# 491
:l010_end# 573
:l011_cont# 488
:l011_end# 490
:l011_start# 472
:l012_cont# 571
:l012_end# 573
:l012_start# 493
:l013_01# 514
:l013_end# 570
:l014_cont# 517
:l014_end# 519
:l014_start# 516
:l015_01# 544
:l015_end# 570
:l016_cont# 547
:l016_end# 549
:l016_start# 546
:l017_cont# 648
:l017_end# 650
:l017_start# 608
:l018_cont# 631
:l018_end# 633
:l018_start# 630
:l019_cont# 836
:l019_start# 663
:l020_01# 694
:l020_end# 697
:l021_01# 721
:l021_end# 833
:l022_cont# 718
:l022_end# 720
:l022_start# 701
:l023_cont# 725
:l023_end# 727
:l023_start# 723
:l024_cont# 769
:l024_end# 771
:l024_start# 729
:l025_cont# 732
:l025_end# 734
:l025_start# 731
:l026_01# 765
:l026_end# 769
:l027_cont# 742
:l027_end# 744
:l027_start# 741
:l028_cont# 776
:l028_end# 778
:l028_start# 775
:l029_cont# 831
:l029_end# 833
:l029_start# 783
:l030_cont# 806
:l030_end# 808
:l030_start# 805
:l031_cont# 826
:l031_end# 828
:l031_start# 825
:process_dma_evnet# 680
:service_check# 683
*-- no_destination 0
;*l0000!cls_ap_filter_match!!2 gpr_b_rel 0A
*l0000!cls_ap_filter_match gpr_b_rel 0A
;*l0000!cls_ap_filter_number!!2 gpr_a_rel 04
*l0000!cls_ap_filter_number gpr_a_rel 04
;*l0000!blq_stats_base!!2 gpr_b_rel 01
*l0000!blq_stats_base gpr_b_rel 00
;*l0000!ringid!!2 gpr_a_rel 05
;*l0000!ringid!!3 gpr_a_rel 05
*l0000!ringid gpr_b_rel 03
;*l0000!cache_hwm!!2 gpr_a_rel 0F
*l0000!cache_hwm gpr_b_rel 01
;*l0000!cache_size!!2 gpr_b_rel 02
;*l0000!cache_size!!3 gpr_b_rel 02
;*l0000!cache_size!!4 gpr_b_rel 02
;*l0000!cache_size!!5 gpr_b_rel 02
*l0000!cache_size gpr_b_rel 02
;*l0000!cache_cnt!!2 gpr_b_rel 0C
;*l0000!cache_cnt!!3 gpr_a_rel 03
;*l0000!cache_cnt!!4 gpr_a_rel 03
*l0000!cache_cnt gpr_b_rel 0D
*l0001!blq_cnt_mask gpr_b_rel 03
*l0001!blq_cnt_prev gpr_a_rel 06
;*l0001!blq_cnt_cur!!2 gpr_b_rel 0B
;*l0001!blq_cnt_cur!!3 gpr_b_rel 0B
*l0001!blq_cnt_cur gpr_b_rel 0B
*l0001!blq_evnt_cnt gpr_b_rel 04
*l0001!alarm_cnt gpr_a_rel 07
;*l0001!deficit!!2 gpr_a_rel 08
;*l0001!deficit!!3 gpr_b_rel 0C
;*l0001!deficit!!4 gpr_a_rel 08
;*l0001!deficit!!5 gpr_b_rel 0C
*l0001!deficit gpr_b_rel 0C
*l0001!island gpr_b_rel 02
;*l0001!NbiNum!!2 gpr_a_rel 00
*l0001!NbiNum gpr_a_rel 00
;*l0001!count!!2 gpr_b_rel 00
*l0001!count gpr_b_rel 00
;*l0001!addr!!2 gpr_b_rel 05
*l0001!addr gpr_b_rel 05
;*l0001!blq!!2 gpr_a_rel 01
*l0001!blq gpr_a_rel 01
*l0001!event_data gpr_a_rel 02
*l0001!is_aps gpr_a_rel 03
*l0001!to_ticks gpr_a_rel 03
*$l0001!event_data[0] xfer_rel 00 0 both 1 0x0
*$l0001!xfer[0] xfer_rel 01 0 both 1 0x0
*$l0001!nbidmabuf[0] xfer_rel 02 0 both 16 0x169
*$l0001!nbidmabuf[1] xfer_rel 03 0 both 15 0x169
*$l0001!nbidmabuf[2] xfer_rel 04 0 both 14 0x169
*$l0001!nbidmabuf[3] xfer_rel 05 0 both 13 0x169
*$l0001!nbidmabuf[4] xfer_rel 06 0 both 12 0x169
*$l0001!nbidmabuf[5] xfer_rel 07 0 both 11 0x169
*$l0001!nbidmabuf[6] xfer_rel 08 0 both 10 0x169
*$l0001!nbidmabuf[7] xfer_rel 09 0 both 9 0x169
*$l0001!nbidmabuf[8] xfer_rel 0A 0 both 8 0x169
*$l0001!nbidmabuf[9] xfer_rel 0B 0 both 7 0x169
*$l0001!nbidmabuf[10] xfer_rel 0C 0 both 6 0x169
*$l0001!nbidmabuf[11] xfer_rel 0D 0 both 5 0x169
*$l0001!nbidmabuf[12] xfer_rel 0E 0 both 4 0x169
*$l0001!nbidmabuf[13] xfer_rel 0F 0 both 3 0x169
*$l0001!nbidmabuf[14] xfer_rel 10 0 both 2 0x169
*$l0001!nbidmabuf[15] xfer_rel 11 0 both 1 0x169
*$l0019!x[0] xfer_rel 02 0 both 1 0x0
*l0019!addr gpr_b_rel 08
;*l0019!val!!2 gpr_b_rel 09
;*l0019!val!!3 gpr_a_rel 04
;*l0019!val!!4 gpr_b_rel 09
;*l0019!val!!5 gpr_b_rel 09
;*l0019!val!!6 gpr_a_rel 04
;*l0019!val!!7 gpr_b_rel 09
*l0019!val gpr_b_rel 09
;*l0019!n!!2 gpr_b_rel 01
;*l0019!n!!3 gpr_b_rel 01
;*l0019!n!!4 gpr_b_rel 01
;*l0019!n!!5 gpr_b_rel 01
;*l0019!n!!6 gpr_b_rel 01
*l0019!n gpr_b_rel 01
;*l0019!tmp!!2 gpr_b_rel 0D
*l0019!tmp gpr_b_rel 0D
*$l0020!x[0] xfer_rel 02 0 both 1 0x0
*l0020!addr gpr_b_rel 0F
;*l0020!val!!2 gpr_b_rel 00
;*l0020!val!!3 gpr_a_rel 05
;*l0020!val!!4 gpr_b_rel 00
;*l0020!val!!5 gpr_b_rel 00
;*l0020!val!!6 gpr_a_rel 05
;*l0020!val!!7 gpr_b_rel 00
*l0020!val gpr_b_rel 00
;*l0020!n!!2 gpr_b_rel 05
;*l0020!n!!3 gpr_b_rel 05
;*l0020!n!!4 gpr_b_rel 05
;*l0020!n!!5 gpr_b_rel 05
;*l0020!n!!6 gpr_b_rel 05
*l0020!n gpr_b_rel 05
;*l0020!tmp!!2 gpr_b_rel 07
*l0020!tmp gpr_b_rel 07
*$l0021!x[0] xfer_rel 02 0 both 1 0x0
*l0021!addr gpr_b_rel 08
;*l0021!val!!2 gpr_b_rel 0A
;*l0021!val!!3 gpr_a_rel 09
;*l0021!val!!4 gpr_b_rel 0A
;*l0021!val!!5 gpr_b_rel 0A
;*l0021!val!!6 gpr_a_rel 09
;*l0021!val!!7 gpr_b_rel 0A
*l0021!val gpr_b_rel 0A
;*l0021!n!!2 gpr_b_rel 01
;*l0021!n!!3 gpr_b_rel 01
;*l0021!n!!4 gpr_b_rel 01
;*l0021!n!!5 gpr_b_rel 01
;*l0021!n!!6 gpr_b_rel 01
*l0021!n gpr_b_rel 01
;*l0021!tmp!!2 gpr_b_rel 0B
*l0021!tmp gpr_b_rel 0B
*$l0022!x[0] xfer_rel 02 0 both 1 0x0
*l0022!addr gpr_b_rel 0C
;*l0022!val!!2 gpr_b_rel 0E
;*l0022!val!!3 gpr_a_rel 0A
;*l0022!val!!4 gpr_b_rel 0E
;*l0022!val!!5 gpr_b_rel 0E
;*l0022!val!!6 gpr_a_rel 0A
;*l0022!val!!7 gpr_b_rel 0E
*l0022!val gpr_b_rel 0E
;*l0022!n!!2 gpr_b_rel 05
;*l0022!n!!3 gpr_b_rel 05
;*l0022!n!!4 gpr_b_rel 05
;*l0022!n!!5 gpr_b_rel 05
;*l0022!n!!6 gpr_b_rel 05
*l0022!n gpr_b_rel 05
;*l0022!tmp!!2 gpr_b_rel 0F
*l0022!tmp gpr_b_rel 0F
*$l0023!x[0] xfer_rel 02 0 both 1 0x0
*l0023!addr gpr_b_rel 06
;*l0023!val!!2 gpr_b_rel 08
;*l0023!val!!3 gpr_a_rel 0B
;*l0023!val!!4 gpr_b_rel 08
;*l0023!val!!5 gpr_b_rel 08
;*l0023!val!!6 gpr_a_rel 0B
;*l0023!val!!7 gpr_b_rel 08
*l0023!val gpr_b_rel 08
;*l0023!n!!2 gpr_b_rel 01
;*l0023!n!!3 gpr_b_rel 01
;*l0023!n!!4 gpr_b_rel 01
;*l0023!n!!5 gpr_b_rel 01
;*l0023!n!!6 gpr_b_rel 01
*l0023!n gpr_b_rel 01
;*l0023!tmp!!2 gpr_b_rel 0C
*l0023!tmp gpr_b_rel 0C
*$l0024!x[0] xfer_rel 02 0 both 1 0x0
*l0024!addr gpr_b_rel 0D
;*l0024!val!!2 gpr_b_rel 06
;*l0024!val!!3 gpr_a_rel 0C
;*l0024!val!!4 gpr_b_rel 06
;*l0024!val!!5 gpr_b_rel 06
;*l0024!val!!6 gpr_a_rel 0C
;*l0024!val!!7 gpr_b_rel 06
*l0024!val gpr_b_rel 06
;*l0024!n!!2 gpr_b_rel 05
;*l0024!n!!3 gpr_b_rel 05
;*l0024!n!!4 gpr_b_rel 05
;*l0024!n!!5 gpr_b_rel 05
;*l0024!n!!6 gpr_b_rel 05
*l0024!n gpr_b_rel 05
;*l0024!tmp!!2 gpr_b_rel 07
*l0024!tmp gpr_b_rel 07
*$l0025!x[0] xfer_rel 02 0 both 1 0x0
*l0025!addr gpr_b_rel 0B
;*l0025!val!!2 gpr_b_rel 0D
;*l0025!val!!3 gpr_a_rel 0D
;*l0025!val!!4 gpr_b_rel 0D
;*l0025!val!!5 gpr_b_rel 0D
;*l0025!val!!6 gpr_a_rel 0D
;*l0025!val!!7 gpr_b_rel 0D
*l0025!val gpr_b_rel 0D
;*l0025!n!!2 gpr_b_rel 01
;*l0025!n!!3 gpr_b_rel 01
;*l0025!n!!4 gpr_b_rel 01
;*l0025!n!!5 gpr_b_rel 01
;*l0025!n!!6 gpr_b_rel 01
*l0025!n gpr_b_rel 01
;*l0025!tmp!!2 gpr_b_rel 0F
*l0025!tmp gpr_b_rel 0F
*$l0026!x[0] xfer_rel 02 0 both 1 0x0
*l0026!addr gpr_b_rel 09
;*l0026!val!!2 gpr_b_rel 0B
;*l0026!val!!3 gpr_a_rel 0F
;*l0026!val!!4 gpr_b_rel 0B
;*l0026!val!!5 gpr_b_rel 0B
;*l0026!val!!6 gpr_a_rel 0F
;*l0026!val!!7 gpr_b_rel 0B
*l0026!val gpr_b_rel 0B
;*l0026!n!!2 gpr_b_rel 05
;*l0026!n!!3 gpr_b_rel 05
;*l0026!n!!4 gpr_b_rel 05
;*l0026!n!!5 gpr_b_rel 05
;*l0026!n!!6 gpr_b_rel 05
*l0026!n gpr_b_rel 05
;*l0026!tmp!!2 gpr_b_rel 0C
*l0026!tmp gpr_b_rel 0C
*l0027!zero gpr_b_rel 09
*l0028!tmp gpr_b_rel 0D
*l0029!immed32_temp gpr_b_rel 0F
*l0030!tmp gpr_b_rel 00
*l0031!tmp gpr_b_rel 07
*l0032!immed32_temp gpr_b_rel 09
*l0033!tmp gpr_b_rel 00
*l0034!tmp gpr_b_rel 0B
*l0035!immed32_temp gpr_b_rel 0C
*l0036!tmp gpr_b_rel 09
*l0037!tmp gpr_b_rel 0D
*l0038!immed32_temp gpr_b_rel 0F
*l0039!tmp gpr_b_rel 0B
*$l0001!nbitmbuf[0] xfer_rel 02 0 both 16 0xAC
*$l0001!nbitmbuf[1] xfer_rel 03 0 both 15 0xAC
*$l0001!nbitmbuf[2] xfer_rel 04 0 both 14 0xAC
*$l0001!nbitmbuf[3] xfer_rel 05 0 both 13 0xAC
*$l0001!nbitmbuf[4] xfer_rel 06 0 both 12 0xAC
*$l0001!nbitmbuf[5] xfer_rel 07 0 both 11 0xAC
*$l0001!nbitmbuf[6] xfer_rel 08 0 both 10 0xAC
*$l0001!nbitmbuf[7] xfer_rel 09 0 both 9 0xAC
*$l0001!nbitmbuf[8] xfer_rel 0A 0 both 8 0xAC
*$l0001!nbitmbuf[9] xfer_rel 0B 0 both 7 0xAC
*$l0001!nbitmbuf[10] xfer_rel 0C 0 both 6 0xAC
*$l0001!nbitmbuf[11] xfer_rel 0D 0 both 5 0xAC
*$l0001!nbitmbuf[12] xfer_rel 0E 0 both 4 0xAC
*$l0001!nbitmbuf[13] xfer_rel 0F 0 both 3 0xAC
*$l0001!nbitmbuf[14] xfer_rel 10 0 both 2 0xAC
*$l0001!nbitmbuf[15] xfer_rel 11 0 both 1 0xAC
*$l0040!xfer[0] xfer_rel 02 0 both 4 0xA4
*$l0040!xfer[1] xfer_rel 03 0 both 3 0xA4
*$l0040!xfer[2] xfer_rel 04 0 both 2 0xA4
*$l0040!xfer[3] xfer_rel 05 0 both 1 0xA4
;*l0040!addr!!2 gpr_b_rel 0B
*l0040!addr gpr_b_rel 0B
;*l0040!_mask!!2 gpr_b_rel 00
*l0040!_mask gpr_b_rel 00
*l0040!_match gpr_b_rel 0A
;*l0043!addr!!2 gpr_b_rel 0E
*l0043!addr gpr_b_rel 0E
;*l0043!temp!!2 gpr_b_rel 0F
;*l0043!temp!!3 gpr_b_rel 0F
;*l0043!temp!!4 gpr_a_rel 02
;*l0043!temp!!5 gpr_a_rel 02
;*l0043!temp!!6 gpr_b_rel 0F
*l0043!temp gpr_b_rel 0F
*l0043!ctxt_num gpr_b_rel 0B
*l0043!me_num gpr_b_rel 08
*$l0043!xfer xfer_rel 02 0 both 1 0x0
;*l0045!addr!!2 gpr_b_rel 0A
*l0045!addr gpr_b_rel 0A
*l0045!_filter gpr_b_rel 0C
*l0047!_addr gpr_a_rel 02
*l0047!addrhi gpr_b_rel 09
*l0048!_addr gpr_a_rel 06
*l0048!_offset gpr_b_rel 0A
;*l0049!override_data!!2 gpr_b_rel 00
*l0049!override_data gpr_b_rel 00
;*l0049!ov!!2 gpr_b_rel 02
*l0049!ov gpr_b_rel 02
*$l0049!x[0] xfer_rel 02 0 both 2 0x84
*$l0049!x[1] xfer_rel 03 0 both 1 0x84
*l0050!_addr gpr_a_rel 07
*l0050!addrhi gpr_b_rel 0D
;*l0051!addr!!2 gpr_a_rel 09
*l0051!addr gpr_b_rel 0A
;*l0051!offset!!2 gpr_b_rel 06
*l0051!offset gpr_b_rel 06
;*l0051!override_data!!2 gpr_b_rel 00
*l0051!override_data gpr_b_rel 00
;*l0051!ov!!2 gpr_b_rel 0E
*l0051!ov gpr_b_rel 0E
*$l0051!x[0] xfer_rel 02 0 both 2 0x76
*$l0051!x[1] xfer_rel 03 0 both 1 0x76
*l0052!_addr gpr_a_rel 0A
*l0052!addrhi gpr_b_rel 02
;*l0053!override_data!!2 gpr_b_rel 06
*l0053!override_data gpr_b_rel 06
;*l0053!ov!!2 gpr_b_rel 07
*l0053!ov gpr_b_rel 07
*$l0053!x[0] xfer_rel 02 0 both 2 0x6C
*$l0053!x[1] xfer_rel 03 0 both 1 0x6C
;*l0054!override_data!!2 gpr_b_rel 08
*l0054!override_data gpr_b_rel 08
;*l0054!ov!!2 gpr_b_rel 09
*l0054!ov gpr_b_rel 09
*$l0054!x[0] xfer_rel 02 0 both 2 0x64
*$l0054!x[1] xfer_rel 03 0 both 1 0x64
*l0055!_addr gpr_a_rel 0B
*l0055!addrhi gpr_b_rel 0A
*l0056!_addr gpr_a_rel 0C
;*l0056!_offset!!2 gpr_b_rel 07
;*l0056!_offset!!3 gpr_b_rel 07
*l0056!_offset gpr_b_rel 07
*$l0056!dummy[0] xfer_rel 02 0 both 2 0x5A
*$l0056!dummy[1] xfer_rel 03 0 both 1 0x5A
;*l0057!override_data!!2 gpr_b_rel 08
*l0057!override_data gpr_b_rel 08
;*l0057!ov!!2 gpr_b_rel 09
*l0057!ov gpr_b_rel 09
*$l0057!x[0] xfer_rel 02 0 both 2 0x52
*$l0057!x[1] xfer_rel 03 0 both 1 0x52
*l0058!_addr gpr_a_rel 0D
*l0058!addrhi gpr_b_rel 0D
*$l0059!xfer[0] xfer_rel 02 0 both 4 0x48
*$l0059!xfer[1] xfer_rel 03 0 both 3 0x48
*$l0059!xfer[2] xfer_rel 04 0 both 2 0x48
*$l0059!xfer[3] xfer_rel 05 0 both 1 0x48
;*l0059!addr!!2 gpr_b_rel 06
*l0059!addr gpr_b_rel 06
;*l0059!_mask!!2 gpr_b_rel 07
*l0059!_mask gpr_b_rel 07
*l0059!_match gpr_b_rel 08
;*l0062!addr!!2 gpr_b_rel 0D
*l0062!addr gpr_b_rel 0D
;*l0062!temp!!2 gpr_b_rel 0E
;*l0062!temp!!3 gpr_b_rel 0E
;*l0062!temp!!4 gpr_a_rel 0E
;*l0062!temp!!5 gpr_a_rel 0E
;*l0062!temp!!6 gpr_b_rel 0E
*l0062!temp gpr_b_rel 0E
*l0062!ctxt_num gpr_b_rel 09
*l0062!me_num gpr_b_rel 0F
*$l0062!xfer xfer_rel 02 0 both 1 0x0
;*l0064!cache_offset!!2 gpr_b_rel 0B
*l0064!cache_offset gpr_b_rel 0B
*l0065!_addr gpr_a_rel 0F
*l0065!addrhi gpr_b_rel 0C
*l0066!_addr gpr_a_rel 00
*l0066!addrhi gpr_b_rel 0D
;*l0067!addr!!2 gpr_b_rel 0C
*l0067!addr gpr_b_rel 0C
*l0067!_filter gpr_b_rel 02
;*l0069!next!!2 gpr_b_rel 0E
*l0069!next gpr_b_rel 0E
;*l0070!addr!!2 gpr_b_rel 0A
*l0070!addr gpr_b_rel 0A
*l0070!_filter gpr_b_rel 0B
;*l0072!next!!2 gpr_b_rel 06
*l0072!next gpr_b_rel 06
*l0073!_addr gpr_a_rel 09
*l0073!addrhi gpr_b_rel 0A
*l0074!_addr gpr_a_rel 0A
*l0074!addrhi gpr_b_rel 0D
*l0075!_addr gpr_a_rel 0D
*l0075!_offset gpr_b_rel 02
;*l0076!override_data!!2 gpr_b_rel 06
*l0076!override_data gpr_b_rel 06
;*l0076!ov!!2 gpr_b_rel 08
*l0076!ov gpr_b_rel 08
*$l0076!x[0] xfer_rel 02 0 both 2 0x19
*$l0076!x[1] xfer_rel 03 0 both 1 0x19
*l0077!_addr gpr_a_rel 0E
*l0077!addrhi gpr_b_rel 0F
*l0078!_addr gpr_a_rel 0B
;*l0078!_offset!!2 gpr_b_rel 0C
*l0078!_offset gpr_b_rel 0C
;*l0079!override_data!!2 gpr_b_rel 02
*l0079!override_data gpr_b_rel 02
;*l0079!ov!!2 gpr_b_rel 07
*l0079!ov gpr_b_rel 07
*$l0079!x[0] xfer_rel 02 0 both 2 0xC
*$l0079!x[1] xfer_rel 03 0 both 1 0xC
*l0080!_addr gpr_a_rel 0C
*l0080!addrhi gpr_b_rel 0E
*l0081!_addr gpr_a_rel 01
*l0081!addrhi gpr_b_rel 0F
;*l0082!cache_offset!!2 gpr_b_rel 02
*l0082!cache_offset gpr_b_rel 02
*l0083!_addr gpr_a_rel 06
*l0083!addrhi gpr_b_rel 06
*l0084!_addr gpr_a_rel 08
*l0084!addrhi gpr_b_rel 08
*l0082!sig_cache_fill signal 04 0
*l0079!dummy_sig signal 04 0
*l0076!dummy_sig signal 04 0
*l0064!sig_cache_fill signal 04 0
*l0062!local_signal signal 04 0
*l0059!signal signal 04 0
*l0059!signal!!2 signal 04 0
*l0057!dummy_sig signal 03 0
*l0056!pop_complete_sig signal 03 0
*l0054!bogus_sig signal 03 0
*l0053!bogus_sig signal 03 0
*l0051!bogus_sig signal 03 0
*l0049!dummy_sig signal 03 0
*l0043!local_signal signal 03 0
*l0040!signal signal 03 0
*l0040!signal!!2 signal 03 0
*l0026!nbi_sig signal 04 0
*l0026!nbi_sig!!2 signal 04 0
*l0025!nbi_sig signal 04 0
*l0025!nbi_sig!!2 signal 04 0
*l0024!nbi_sig signal 04 0
*l0024!nbi_sig!!2 signal 04 0
*l0023!nbi_sig signal 04 0
*l0023!nbi_sig!!2 signal 04 0
*l0022!nbi_sig signal 04 0
*l0022!nbi_sig!!2 signal 04 0
*l0021!nbi_sig signal 04 0
*l0021!nbi_sig!!2 signal 04 0
*l0020!nbi_sig signal 04 0
*l0020!nbi_sig!!2 signal 04 0
*l0019!nbi_sig signal 04 0
*l0019!nbi_sig!!2 signal 04 0
*l0001!alarm_sig signal 03 0
*l0001!sig_memget0 signal 04 0
*l0001!sig_memget0!!6 signal 04 0
*l0001!sig_memget0!!5 signal 04 0
*l0001!sig_memget0!!4 signal 04 0
*l0001!sig_memget0!!3 signal 04 0
*l0001!sig_memget0!!2 signal 04 0
*l0001!evtsig signal 02 0
*l0001!auto_push_event_sig signal 01 0
.%lm_sym BLQ0_DESC_LMEM_BASE 0x0 0x20 0x4
.%lm_sym BLQ1_DESC_LMEM_BASE 0x20 0x20 0x4
.%lm_sym BLQ2_DESC_LMEM_BASE 0x40 0x20 0x4
.%lm_sym BLQ3_DESC_LMEM_BASE 0x60 0x20 0x4
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 110 emem0_queues global 0x400
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 121 emem1_queues global 0x400
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 162 cls_rings island 0x10
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 181 cls_apsignals island 0x10
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 197 cls_apfilters island 0x10
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 366 pcie0_cpp2pcie_bars global 0x8
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 367 pcie0_dma_cfg_regs global 0x10
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 369 pcie0_topci_hi global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 370 pcie0_topci_med global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 371 pcie0_topci_lo global 0x80
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 372 pcie0_frompci_hi global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 373 pcie0_frompci_med global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 374 pcie0_frompci_lo global 0x80
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 378 pcie1_cpp2pcie_bars global 0x8
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 379 pcie1_dma_cfg_regs global 0x10
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 381 pcie1_topci_hi global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 382 pcie1_topci_med global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 383 pcie1_topci_lo global 0x80
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 384 pcie1_frompci_hi global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 385 pcie1_frompci_med global 0x40
.%declare_resource "/opt/netronome/components/standardlibrary/include/nfp_chipres.h" 386 pcie1_frompci_lo global 0x80
.%declare_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_uc.h" 169 BLQ_EMU_RINGS global 0x4 0x4 emem0_queues
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_uc.h" 171 BLM_NBI8_BLQ0_EMU_QID BLQ_EMU_RINGS global 0x1 0 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_uc.h" 172 BLM_NBI8_BLQ1_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x1
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_uc.h" 173 BLM_NBI8_BLQ2_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x2
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_uc.h" 174 BLM_NBI8_BLQ3_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x3
.%alloc_mem _BLM_NBI8_BLQ0_EMU_QD_BASE i24.emem global 0x10 0x10 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_QD_BASE i24.emem global 0x10 0x10 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_QD_BASE i24.emem global 0x10 0x10 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_QD_BASE i24.emem global 0x10 0x10 addr40
.%alloc_init_mem _BLM_NBI8_BLQ0_EMU_Q_BASE i24.emem global 0x2000 0x2000 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_Q_BASE i24.emem global 0x800 0x800 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_Q_BASE i24.emem global 0x800 0x800 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_Q_BASE i24.emem global 0x800 0x800 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE imem0 global 0x140000 0x800 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE emem0 global 0x8C0000 0x800 addr40
.%alloc_mem _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE imem0 global 0x140000 0x800 addr40
.%alloc_mem _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE emem0 global 0x8C0000 0x800 addr40
.%declare_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 56 BLM_EMU_RING_INIT_CNT global 0x1
.%declare_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 70 BLQ_STATS_OFFSETS island 0x80
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 71 BLM_STATS_CACHE_REFILLS BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 72 BLM_STATS_EMU_RING_UNDERFLOW BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 73 BLM_STATS_RECYCLE_DIRECT BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 74 BLM_STATS_RECYCLE_TM_TO_EMU BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 75 BLM_STATS_RECYCLE_TM_TO_CACHE BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 76 BLM_STATS_RECYCLE_CACHE_TO_DMA BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 77 BLM_STATS_RECYCLE_CACHE_LOW BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 78 BLM_STATS_NUM_DMA_EVNTS_RCVD BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 79 BLM_STATS_NUM_TM_EVNTS_RCVD BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 80 BLM_STATS_DMA_NULL_RECYCLE BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 81 BLM_STATS_TM_NULL_RECYCLE BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 82 BLM_STATS_NUM_ALARMS BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 83 BLM_STATS_OFFSET_RFU1 BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 84 BLM_STATS_OFFSET_RFU2 BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 85 BLM_STATS_OFFSET_RFU3 BLQ_STATS_OFFSETS island 0x8 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 86 BLM_STATS_OFFSET_RFU4 BLQ_STATS_OFFSETS island 0x8 0
.%declare_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 89 BLM_AP_FILTERS island 0x8 cls_apfilters
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 90 BLM_BLQ0_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 91 BLM_BLQ1_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 92 BLM_BLQ2_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 93 BLM_BLQ3_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 94 BLM_BLQ4_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 95 BLM_BLQ5_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 96 BLM_BLQ6_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 97 BLM_BLQ7_AP_FILTER_NUM BLM_AP_FILTERS island 0x1 0
.%alloc_mem BLM_0_ISLAND_ID i0.ctm global 0x8 0x0 addr40
.%alloc_resource "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 187 BLM_EMU_RING_INIT_CHK_0 BLM_EMU_RING_INIT_CNT global 0x1 0
.%alloc_mem CTM_RESERVED ctm island 0x20000 0x0 0x0 reserved addr40
.%alloc_init_mem BLM_INFO_SECTION_BASE i0.ctm island 0x40 0x8 addr40
.%alloc_mem BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 i0.ctm island 0x80 0x8 addr40
.%alloc_mem BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 i0.ctm island 0x80 0x8 addr40
.%alloc_mem CTM_NBI_BLQ0_STATS_BASE i0.ctm island 0x80 0x8 addr40
.%alloc_mem CTM_NBI_BLQ1_STATS_BASE i0.ctm island 0x80 0x8 addr40
.%alloc_mem CTM_NBI_BLQ2_STATS_BASE i0.ctm island 0x80 0x8 addr40
.%alloc_mem CTM_NBI_BLQ3_STATS_BASE i0.ctm island 0x80 0x8 addr40
.%alloc_mem BLM_NBI_BLQ0_CACHE_BASE i0.ctm island 0x200 0x8 addr40
.%alloc_mem BLM_NBI_BLQ1_CACHE_BASE i0.ctm island 0x200 0x8 addr40
.%alloc_mem BLM_NBI_BLQ2_CACHE_BASE i0.ctm island 0x200 0x8 addr40
.%alloc_mem BLM_NBI_BLQ3_CACHE_BASE i0.ctm island 0x100 0x8 addr40
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+0 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x0 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x0 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+8 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+12 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+16 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+20 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+24 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+28 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+32 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x2800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+36 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x11800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+40 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x14000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+44 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x16800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+48 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x19000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+52 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+56 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+60 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x20800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+64 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x5000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+68 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x23000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+72 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x25800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+76 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x28000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+80 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+84 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+88 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+92 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x32000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+96 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x7800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+100 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x34800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+104 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x37000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+108 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x39800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+112 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+116 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+120 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x41000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+124 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x43800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+128 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xA000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+132 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x46000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+136 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x48800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+140 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+144 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+148 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x50000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+152 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x52800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+156 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x55000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+160 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xC800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+164 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x57800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+168 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+172 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+176 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+180 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x61800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+184 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x64000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+188 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x66800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+192 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xF000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+196 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x69000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+200 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+204 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+208 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x70800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+212 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x73000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+216 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x75800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+220 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x78000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+224 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x11800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+228 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+232 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+236 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+240 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x82000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+244 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x84800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+248 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x87000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+252 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x89800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+256 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x14000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+260 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+264 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+268 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x91000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+272 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x93800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+276 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x96000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+280 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x98800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+284 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x9B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+288 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x16800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+292 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x9D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+296 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xA0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+300 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xA2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+304 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xA5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+308 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xA7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+312 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xAA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+316 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xAC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+320 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x19000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+324 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xAF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+328 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xB1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+332 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xB4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+336 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xB6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+340 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xB9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+344 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xBB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+348 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xBE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+352 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x1B800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+356 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xC0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+360 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xC3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+364 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xC5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+368 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xC8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+372 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xCA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+376 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xCD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+380 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xCF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+384 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x1E000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+388 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xD2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+392 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xD4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+396 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xD7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+400 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xD9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+404 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xDC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+408 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xDE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+412 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xE1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+416 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x20800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+420 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xE3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+424 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xE6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+428 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xE8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+432 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xEB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+436 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xED800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+440 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xF0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+444 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xF2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+448 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x23000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+452 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xF5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+456 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xF7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+460 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xFA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+464 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xFC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+468 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0xFF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+472 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x101800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+476 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x104000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+480 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x25800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+484 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x106800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+488 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x109000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+492 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x10B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+496 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x10E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+500 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x110800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+504 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x113000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+508 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x115800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+512 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x28000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+516 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x118000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+520 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x11A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+524 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x11D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+528 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x11F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+532 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x122000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+536 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x124800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+540 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x127000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+544 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x2A800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+548 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x129800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+552 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x12C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+556 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x12E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+560 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x131000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+564 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x133800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+568 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x136000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+572 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x138800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+576 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x2D000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+580 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x13B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+584 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x13D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+588 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x140000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+592 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x142800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+596 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x145000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+600 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x147800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+604 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x14A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+608 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x2F800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+612 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x14C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+616 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x14F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+620 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x151800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+624 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x154000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+628 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x156800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+632 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x159000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+636 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x15B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+640 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x32000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+644 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x15E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+648 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x160800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+652 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x163000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+656 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x165800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+660 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x168000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+664 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x16A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+668 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x16D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+672 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x34800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+676 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x16F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+680 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x172000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+684 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x174800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+688 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x177000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+692 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x179800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+696 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x17C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+700 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x17E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+704 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x37000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+708 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x181000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+712 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x183800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+716 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x186000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+720 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x188800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+724 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x18B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+728 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x18D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+732 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x190000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+736 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x39800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+740 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x192800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+744 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x195000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+748 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x197800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+752 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x19A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+756 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x19C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+760 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x19F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+764 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1A1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+768 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x3C000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+772 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1A4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+776 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1A6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+780 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1A9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+784 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1AB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+788 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1AE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+792 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1B0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+796 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1B3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+800 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x3E800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+804 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1B5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+808 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1B8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+812 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1BA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+816 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1BD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+820 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1BF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+824 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1C2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+828 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1C4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+832 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x41000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+836 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1C7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+840 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1C9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+844 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1CC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+848 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1CE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+852 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1D1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+856 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1D3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+860 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1D6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+864 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x43800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+868 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1D8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+872 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1DB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+876 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1DD800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+880 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1E0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+884 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1E2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+888 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1E5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+892 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1E7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+896 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x46000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+900 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1EA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+904 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1EC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+908 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1EF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+912 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1F1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+916 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1F4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+920 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1F6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+924 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1F9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+928 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x48800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+932 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1FB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+936 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x1FE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+940 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x200800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+944 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x203000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+948 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x205800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+952 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x208000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+956 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x20A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+960 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x4B000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+964 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x20D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+968 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x20F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+972 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x212000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+976 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x214800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+980 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x217000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+984 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x219800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+988 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x21C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+992 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x4D800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+996 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x21E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1000 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x221000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1004 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x223800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1008 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x226000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1012 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x228800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1016 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x22B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1020 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x22D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1024 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x50000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1028 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x230000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1032 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x232800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1036 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x235000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1040 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x237800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1044 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x23A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1048 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x23C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1052 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x23F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1056 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x52800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1060 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x241800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1064 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x244000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1068 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x246800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1072 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x249000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1076 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x24B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1080 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x24E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1084 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x250800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1088 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x55000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1092 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x253000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1096 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x255800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1100 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x258000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1104 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x25A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1108 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x25D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1112 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x25F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1116 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x262000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1120 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x57800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1124 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x264800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1128 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x267000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1132 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x269800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1136 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x26C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1140 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x26E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1144 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x271000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1148 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x273800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1152 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x5A000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1156 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x276000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1160 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x278800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1164 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x27B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1168 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x27D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1172 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x280000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1176 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x282800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1180 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x285000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1184 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x5C800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1188 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x287800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1192 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x28A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1196 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x28C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1200 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x28F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1204 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x291800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1208 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x294000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1212 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x296800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1216 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x5F000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1220 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x299000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1224 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x29B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1228 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x29E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1232 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2A0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1236 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2A3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1240 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2A5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1244 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2A8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1248 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x61800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1252 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2AA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1256 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2AD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1260 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2AF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1264 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2B2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1268 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2B4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1272 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2B7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1276 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2B9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1280 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x64000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1284 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2BC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1288 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2BE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1292 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2C1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1296 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2C3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1300 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2C6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1304 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2C8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1308 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2CB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1312 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x66800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1316 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2CD800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1320 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2D0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1324 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2D2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1328 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2D5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1332 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2D7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1336 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2DA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1340 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2DC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1344 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x69000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1348 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2DF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1352 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2E1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1356 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2E4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1360 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2E6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1364 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2E9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1368 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2EB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1372 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2EE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1376 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x6B800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1380 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2F0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1384 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2F3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1388 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2F5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1392 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2F8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1396 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2FA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1400 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2FD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1404 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x2FF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1408 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x6E000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1412 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x302000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1416 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x304800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1420 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x307000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1424 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x309800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1428 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x30C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1432 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x30E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1436 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x311000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1440 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x70800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1444 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x313800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1448 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x316000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1452 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x318800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1456 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x31B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1460 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x31D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1464 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x320000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1468 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x322800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1472 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x73000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1476 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x325000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1480 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x327800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1484 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x32A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1488 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x32C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1492 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x32F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1496 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x331800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1500 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x334000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1504 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x75800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1508 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x336800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1512 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x339000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1516 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x33B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1520 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x33E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1524 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x340800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1528 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x343000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1532 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x345800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1536 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x78000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1540 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x348000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1544 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x34A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1548 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x34D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1552 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x34F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1556 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x352000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1560 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x354800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1564 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x357000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1568 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x7A800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1572 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x359800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1576 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x35C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1580 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x35E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1584 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x361000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1588 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x363800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1592 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x366000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1596 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x368800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1600 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x7D000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1604 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x36B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1608 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x36D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1612 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x370000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1616 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x372800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1620 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x375000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1624 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x377800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1628 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x37A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1632 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x7F800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1636 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x37C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1640 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x37F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1644 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x381800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1648 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x384000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1652 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x386800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1656 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x389000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1660 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x38B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1664 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x82000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1668 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x38E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1672 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x390800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1676 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x393000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1680 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x395800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1684 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x398000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1688 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x39A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1692 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x39D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1696 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x84800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1700 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x39F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1704 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3A2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1708 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3A4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1712 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3A7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1716 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3A9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1720 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3AC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1724 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3AE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1728 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x87000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1732 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3B1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1736 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3B3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1740 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3B6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1744 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3B8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1748 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3BB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1752 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3BD800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1756 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3C0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1760 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x89800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1764 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3C2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1768 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3C5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1772 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3C7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1776 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3CA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1780 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3CC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1784 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3CF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1788 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3D1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1792 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x8C000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1796 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3D4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1800 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3D6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1804 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3D9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1808 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3DB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1812 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3DE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1816 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3E0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1820 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3E3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1824 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x8E800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1828 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3E5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1832 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3E8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1836 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3EA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1840 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3ED000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1844 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3EF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1848 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3F2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1852 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3F4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1856 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x91000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1860 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3F7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1864 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3F9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1868 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3FC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1872 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x3FE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1876 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x401000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1880 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x403800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1884 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x406000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1888 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x93800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1892 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x408800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1896 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x40B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1900 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x40D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1904 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x410000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1908 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x412800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1912 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x415000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1916 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x417800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1920 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x96000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1924 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x41A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1928 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x41C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1932 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x41F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1936 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x421800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1940 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x424000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1944 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x426800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1948 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x429000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1952 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x98800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1956 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x42B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1960 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x42E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1964 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x430800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1968 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x433000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1972 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x435800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1976 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x438000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1980 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x43A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1984 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x9B000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1988 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x43D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1992 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x43F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+1996 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x442000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2000 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x444800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2004 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x447000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2008 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x449800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2012 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x44C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2016 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x9D800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2020 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x44E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2024 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x451000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2028 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x453800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2032 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x456000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2036 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x458800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2040 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x45B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2044 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x45D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2048 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xA0000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2052 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x460000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2056 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x462800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2060 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x465000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2064 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x467800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2068 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x46A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2072 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x46C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2076 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x46F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2080 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xA2800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2084 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x471800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2088 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x474000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2092 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x476800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2096 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x479000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2100 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x47B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2104 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x47E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2108 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x480800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2112 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xA5000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2116 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x483000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2120 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x485800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2124 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x488000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2128 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x48A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2132 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x48D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2136 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x48F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2140 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x492000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2144 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xA7800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2148 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x494800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2152 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x497000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2156 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x499800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2160 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x49C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2164 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x49E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2168 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4A1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2172 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4A3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2176 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xAA000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2180 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4A6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2184 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4A8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2188 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4AB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2192 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4AD800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2196 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4B0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2200 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4B2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2204 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4B5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2208 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xAC800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2212 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4B7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2216 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4BA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2220 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4BC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2224 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4BF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2228 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4C1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2232 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4C4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2236 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4C6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2240 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xAF000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2244 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4C9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2248 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4CB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2252 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4CE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2256 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4D0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2260 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4D3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2264 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4D5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2268 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4D8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2272 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xB1800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2276 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4DA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2280 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4DD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2284 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4DF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2288 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4E2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2292 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4E4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2296 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4E7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2300 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4E9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2304 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xB4000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2308 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4EC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2312 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4EE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2316 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4F1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2320 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4F3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2324 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4F6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2328 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4F8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2332 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4FB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2336 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xB6800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2340 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x4FD800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2344 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x500000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2348 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x502800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2352 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x505000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2356 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x507800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2360 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x50A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2364 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x50C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2368 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xB9000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2372 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x50F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2376 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x511800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2380 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x514000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2384 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x516800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2388 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x519000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2392 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x51B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2396 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x51E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2400 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xBB800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2404 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x520800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2408 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x523000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2412 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x525800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2416 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x528000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2420 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x52A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2424 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x52D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2428 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x52F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2432 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xBE000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2436 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x532000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2440 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x534800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2444 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x537000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2448 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x539800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2452 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x53C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2456 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x53E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2460 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x541000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2464 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xC0800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2468 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x543800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2472 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x546000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2476 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x548800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2480 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x54B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2484 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x54D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2488 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x550000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2492 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x552800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2496 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xC3000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2500 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x555000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2504 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x557800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2508 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x55A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2512 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x55C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2516 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x55F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2520 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x561800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2524 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x564000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2528 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xC5800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2532 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x566800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2536 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x569000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2540 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x56B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2544 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x56E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2548 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x570800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2552 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x573000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2556 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x575800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2560 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xC8000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2564 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x578000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2568 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x57A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2572 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x57D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2576 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x57F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2580 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x582000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2584 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x584800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2588 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x587000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2592 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xCA800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2596 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x589800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2600 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x58C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2604 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x58E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2608 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x591000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2612 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x593800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2616 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x596000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2620 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x598800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2624 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xCD000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2628 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x59B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2632 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x59D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2636 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5A0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2640 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5A2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2644 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5A5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2648 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5A7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2652 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5AA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2656 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xCF800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2660 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5AC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2664 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5AF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2668 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5B1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2672 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5B4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2676 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5B6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2680 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5B9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2684 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5BB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2688 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xD2000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2692 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5BE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2696 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5C0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2700 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5C3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2704 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5C5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2708 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5C8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2712 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5CA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2716 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5CD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2720 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xD4800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2724 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5CF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2728 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5D2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2732 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5D4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2736 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5D7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2740 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5D9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2744 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5DC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2748 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5DE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2752 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xD7000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2756 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5E1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2760 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5E3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2764 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5E6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2768 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5E8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2772 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5EB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2776 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5ED800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2780 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5F0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2784 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xD9800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2788 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5F2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2792 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5F5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2796 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5F7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2800 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5FA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2804 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5FC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2808 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x5FF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2812 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x601800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2816 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xDC000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2820 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x604000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2824 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x606800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2828 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x609000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2832 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x60B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2836 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x60E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2840 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x610800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2844 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x613000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2848 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xDE800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2852 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x615800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2856 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x618000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2860 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x61A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2864 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x61D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2868 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x61F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2872 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x622000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2876 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x624800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2880 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xE1000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2884 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x627000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2888 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x629800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2892 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x62C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2896 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x62E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2900 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x631000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2904 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x633800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2908 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x636000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2912 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xE3800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2916 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x638800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2920 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x63B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2924 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x63D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2928 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x640000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2932 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x642800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2936 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x645000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2940 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x647800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2944 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xE6000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2948 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x64A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2952 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x64C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2956 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x64F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2960 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x651800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2964 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x654000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2968 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x656800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2972 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x659000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2976 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xE8800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2980 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x65B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2984 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x65E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2988 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x660800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2992 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x663000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+2996 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x665800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3000 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x668000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3004 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x66A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3008 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xEB000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3012 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x66D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3016 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x66F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3020 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x672000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3024 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x674800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3028 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x677000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3032 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x679800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3036 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x67C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3040 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xED800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3044 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x67E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3048 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x681000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3052 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x683800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3056 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x686000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3060 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x688800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3064 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x68B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3068 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x68D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3072 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xF0000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3076 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x690000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3080 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x692800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3084 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x695000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3088 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x697800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3092 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x69A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3096 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x69C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3100 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x69F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3104 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xF2800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3108 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6A1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3112 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6A4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3116 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6A6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3120 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6A9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3124 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6AB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3128 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6AE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3132 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6B0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3136 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xF5000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3140 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6B3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3144 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6B5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3148 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6B8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3152 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6BA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3156 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6BD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3160 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6BF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3164 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6C2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3168 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xF7800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3172 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6C4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3176 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6C7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3180 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6C9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3184 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6CC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3188 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6CE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3192 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6D1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3196 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6D3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3200 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xFA000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3204 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6D6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3208 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6D8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3212 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6DB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3216 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6DD800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3220 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6E0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3224 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6E2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3228 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6E5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3232 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xFC800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3236 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6E7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3240 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6EA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3244 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6EC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3248 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6EF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3252 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6F1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3256 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6F4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3260 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6F6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3264 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0xFF000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3268 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6F9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3272 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6FB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3276 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x6FE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3280 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x700800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3284 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x703000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3288 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x705800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3292 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x708000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3296 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x101800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3300 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x70A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3304 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x70D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3308 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x70F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3312 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x712000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3316 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x714800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3320 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x717000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3324 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x719800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3328 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x104000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3332 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x71C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3336 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x71E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3340 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x721000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3344 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x723800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3348 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x726000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3352 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x728800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3356 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x72B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3360 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x106800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3364 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x72D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3368 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x730000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3372 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x732800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3376 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x735000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3380 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x737800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3384 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x73A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3388 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x73C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3392 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x109000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3396 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x73F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3400 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x741800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3404 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x744000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3408 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x746800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3412 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x749000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3416 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x74B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3420 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x74E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3424 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x10B800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3428 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x750800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3432 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x753000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3436 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x755800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3440 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x758000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3444 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x75A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3448 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x75D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3452 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x75F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3456 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x10E000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3460 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x762000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3464 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x764800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3468 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x767000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3472 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x769800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3476 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x76C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3480 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x76E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3484 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x771000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3488 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x110800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3492 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x773800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3496 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x776000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3500 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x778800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3504 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x77B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3508 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x77D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3512 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x780000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3516 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x782800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3520 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x113000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3524 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x785000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3528 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x787800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3532 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x78A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3536 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x78C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3540 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x78F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3544 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x791800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3548 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x794000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3552 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x115800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3556 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x796800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3560 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x799000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3564 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x79B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3568 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x79E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3572 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7A0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3576 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7A3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3580 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7A5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3584 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x118000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3588 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7A8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3592 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7AA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3596 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7AD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3600 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7AF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3604 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7B2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3608 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7B4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3612 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7B7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3616 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x11A800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3620 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7B9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3624 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7BC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3628 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7BE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3632 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7C1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3636 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7C3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3640 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7C6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3644 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7C8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3648 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x11D000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3652 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7CB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3656 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7CD800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3660 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7D0000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3664 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7D2800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3668 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7D5000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3672 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7D7800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3676 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7DA000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3680 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x11F800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3684 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7DC800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3688 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7DF000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3692 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7E1800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3696 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7E4000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3700 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7E6800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3704 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7E9000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3708 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7EB800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3712 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x122000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3716 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7EE000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3720 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7F0800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3724 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7F3000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3728 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7F5800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3732 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7F8000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3736 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7FA800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3740 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7FD000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3744 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x124800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3748 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x7FF800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3752 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x802000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3756 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x804800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3760 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x807000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3764 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x809800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3768 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x80C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3772 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x80E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3776 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x127000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3780 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x811000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3784 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x813800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3788 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x816000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3792 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x818800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3796 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x81B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3800 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x81D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3804 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x820000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3808 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x129800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3812 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x822800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3816 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x825000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3820 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x827800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3824 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x82A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3828 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x82C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3832 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x82F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3836 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x831800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3840 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x12C000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3844 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x834000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3848 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x836800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3852 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x839000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3856 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x83B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3860 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x83E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3864 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x840800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3868 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x843000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3872 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x12E800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3876 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x845800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3880 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x848000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3884 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x84A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3888 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x84D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3892 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x84F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3896 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x852000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3900 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x854800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3904 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x131000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3908 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x857000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3912 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x859800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3916 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x85C000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3920 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x85E800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3924 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x861000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3928 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x863800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3932 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x866000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3936 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x133800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3940 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x868800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3944 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x86B000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3948 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x86D800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3952 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x870000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3956 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x872800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3960 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x875000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3964 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x877800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3968 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x136000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3972 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x87A000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3976 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x87C800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3980 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x87F000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3984 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x881800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3988 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x884000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3992 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x886800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+3996 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x889000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4000 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x138800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4004 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x88B800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4008 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x88E000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4012 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x890800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4016 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x893000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4020 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x895800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4024 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x898000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4028 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x89A800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4032 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x13B000 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4036 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x89D000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4040 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x89F800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4044 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8A2000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4048 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8A4800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4052 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8A7000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4056 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8A9800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4060 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8AC000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4064 _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE &v 0x13D800 + 0x800000 | 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4068 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8AE800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4072 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8B1000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4076 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8B3800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4080 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8B6000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4084 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8B8800 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4088 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8BB000 + 0xB >>
.%init_expr _BLM_NBI8_BLQ0_EMU_Q_BASE+4092 _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE &v 0x8BD800 + 0xB >>
.%load_mu_qdesc emem0 "BLM_NBI8_BLQ0_EMU_QID &v" " 0x20000000 _BLM_NBI8_BLQ0_EMU_Q_BASE &v 0x3FFFFFC & |" " _BLM_NBI8_BLQ0_EMU_Q_BASE &v 0x1000 + 0xFFFFFFFC & 0x2 |" " 0x0 _BLM_NBI8_BLQ0_EMU_Q_BASE &v 0x8 >> 0x3000000 & | 0x400 |" "0"
.%load_mu_qdesc emem0 "BLM_NBI8_BLQ1_EMU_QID &v" " 0x0 _BLM_NBI8_BLQ1_EMU_Q_BASE &v 0x3FFFFFC & |" " _BLM_NBI8_BLQ1_EMU_Q_BASE &v 0x0 + 0xFFFFFFFC & 0x2 |" " 0x0 _BLM_NBI8_BLQ1_EMU_Q_BASE &v 0x8 >> 0x3000000 & | 0x0 |" "0"
.%load_mu_qdesc emem0 "BLM_NBI8_BLQ2_EMU_QID &v" " 0x0 _BLM_NBI8_BLQ2_EMU_Q_BASE &v 0x3FFFFFC & |" " _BLM_NBI8_BLQ2_EMU_Q_BASE &v 0x0 + 0xFFFFFFFC & 0x2 |" " 0x0 _BLM_NBI8_BLQ2_EMU_Q_BASE &v 0x8 >> 0x3000000 & | 0x0 |" "0"
.%load_mu_qdesc emem0 "BLM_NBI8_BLQ3_EMU_QID &v" " 0x0 _BLM_NBI8_BLQ3_EMU_Q_BASE &v 0x3FFFFFC & |" " _BLM_NBI8_BLQ3_EMU_Q_BASE &v 0x0 + 0xFFFFFFFC & 0x2 |" " 0x0 _BLM_NBI8_BLQ3_EMU_Q_BASE &v 0x8 >> 0x3000000 & | 0x0 |" "0"
.%init_expr BLM_INFO_SECTION_BASE+0 BLM_INFO_SECTION_BASE &v 0x8 >>
.%init_expr BLM_INFO_SECTION_BASE+4 __meid &i
.%init BLM_INFO_SECTION_BASE+8 255
.%init BLM_INFO_SECTION_BASE+12 0
.%init BLM_INFO_SECTION_BASE+16 671098880
.%init BLM_INFO_SECTION_BASE+20 671098880
.%import_expr common_code 640 <7:0:0> BLM_STATS_CACHE_REFILLS &v
.%import_expr common_code 815 <7:0:0> BLM_STATS_CACHE_REFILLS &v
.%import_expr common_code 715 <7:0:0> BLM_STATS_DMA_NULL_RECYCLE &v
.%import_expr common_code 644 <7:0:0> BLM_STATS_EMU_RING_UNDERFLOW &v
.%import_expr common_code 819 <7:0:0> BLM_STATS_EMU_RING_UNDERFLOW &v
.%import_expr common_code 694 <7:0:0> BLM_STATS_NUM_ALARMS &v
.%import_expr common_code 690 <7:0:0> BLM_STATS_NUM_DMA_EVNTS_RCVD &v
.%import_expr common_code 465 <7:0:0> BLM_STATS_NUM_TM_EVNTS_RCVD &v
.%import_expr common_code 765 <7:0:0> BLM_STATS_RECYCLE_CACHE_LOW &v
.%import_expr common_code 761 <7:0:0> BLM_STATS_RECYCLE_CACHE_TO_DMA &v
.%import_expr common_code 510 <7:0:0> BLM_STATS_RECYCLE_DIRECT &v
.%import_expr common_code 567 <7:0:0> BLM_STATS_RECYCLE_TM_TO_CACHE &v
.%import_expr common_code 540 <7:0:0> BLM_STATS_RECYCLE_TM_TO_EMU &v
.%import_expr common_code 485 <7:0:0> BLM_STATS_TM_NULL_RECYCLE &v
.%import_expr common_code 7 <27:20:8,7:0:0> __island &i
.%type R
.%type SI
.%scope global
.%var l0084!addrhi 0 R
.%liverange 0 B8 821:822
.%liverange 0 ~B8 663:705 720:820 823:836
.%var l0084!_addr 0 R
.%liverange 0 A8 820:822
.%liverange 0 ~A8 663:686 833:836
.%var l0083!addrhi 0 R
.%liverange 0 B6 817:818 823:832
.%liverange 0 ~B6 663:672 680:709 720:816 819:822 833:836
.%var l0083!_addr 0 R
.%liverange 0 A6 816:818 823:832
.%liverange 0 ~A6 783:815 819:822 833:833
.%var l0082!cache_offset 0 R
.%liverange 0 B2 810:818 823:832
.%liverange 0 ~B2 663:703 720:754 765:768 771:809 819:822 833:836
.%var l0081!addrhi 0 R
.%liverange 0 B15 767:768
.%liverange 0 ~B15 663:716 720:766 769:836
.%var l0081!_addr 0 R
.%liverange 0 A1 766:768
.%liverange 0 ~A1 663:683 771:836
.%var l0080!addrhi 0 R
.%liverange 0 B14 763:764 769:770
.%liverange 0 ~B14 663:762 765:768 771:836
.%var l0080!_addr 0 R
.%liverange 0 A12 762:764 769:770
.%liverange 0 ~A12 663:761 765:768 771:836
.%var $l0079!x[1] 0 R
.%liverange 0 $W3 750:764 769:770
.%liverange 0 ~$W3 663:704 720:749 765:768 771:788 819:822 833:836
.%liverange 0 $R3 750:764 769:770
.%liverange 0 ~$R3 663:704 720:749 765:768 771:784 833:836
.%var $l0079!x[0] 0 R
.%liverange 0 $W2 750:764 769:770
.%liverange 0 ~$W2 663:704 720:749 765:768 771:787 819:822 833:836
.%liverange 0 $R2 750:764 769:770
.%liverange 0 ~$R2 663:704 720:749 765:768 771:784 833:836
.%var l0079!ov 0 R
.%liverange 0 B7 751:764 769:770
.%liverange 0 ~B7 663:750 765:768 771:836
.%var l0079!override_data 0 R
.%liverange 0 B2 755:764 769:770
.%liverange 0 ~B2 663:703 720:754 765:768 771:809 819:822 833:836
.%var l0078!_offset 0 R
.%liverange 0 B12 749:764 769:770
.%liverange 0 ~B12 663:687 729:735 771:836
.%var l0078!_addr 0 R
.%liverange 0 A11 747:764 769:770
.%liverange 0 ~A11 663:746 765:768 771:836
.%var l0077!addrhi 0 R
.%liverange 0 B15 717:719
.%liverange 0 ~B15 663:716 720:766 769:836
.%var l0077!_addr 0 R
.%liverange 0 A14 716:719
.%liverange 0 ~A14 663:715 720:836
.%var $l0076!x[1] 0 R
.%liverange 0 $W3 705:719
.%liverange 0 ~$W3 663:704 720:749 765:768 771:788 819:822 833:836
.%liverange 0 $R3 705:719
.%liverange 0 ~$R3 663:704 720:749 765:768 771:784 833:836
.%var $l0076!x[0] 0 R
.%liverange 0 $W2 705:719
.%liverange 0 ~$W2 663:704 720:749 765:768 771:787 819:822 833:836
.%liverange 0 $R2 705:719
.%liverange 0 ~$R2 663:704 720:749 765:768 771:784 833:836
.%var l0076!ov 0 R
.%liverange 0 B8 706:719
.%liverange 0 ~B8 663:705 720:820 823:836
.%var l0076!override_data 0 R
.%liverange 0 B6 710:719
.%liverange 0 ~B6 663:672 680:709 720:816 819:822 833:836
.%var l0075!_offset 0 R
.%liverange 0 B2 704:719
.%liverange 0 ~B2 663:703 720:754 765:768 771:809 819:822 833:836
.%var l0075!_addr 0 R
.%liverange 0 A13 702:719
.%liverange 0 ~A13 663:701 720:836
.%var l0074!addrhi 0 R
.%liverange 0 B13 696:696
.%liverange 0 ~B13 663:695 697:836
.%var l0074!_addr 0 R
.%liverange 0 A10 695:696
.%liverange 0 ~A10 663:694 697:836
.%var l0073!addrhi 0 R
.%liverange 0 B10 692:693
.%liverange 0 ~B10 663:664 680:691 694:836
.%var l0073!_addr 0 R
.%liverange 0 A9 691:693
.%liverange 0 ~A9 663:690 694:836
.%var l0072!next 0 R
.%liverange 0 B6 673:679
.%liverange 0 ~B6 663:672 680:709 720:816 819:822 833:836
.%var l0070!_filter 0 R
.%liverange 0 B11 667:679
.%liverange 0 ~B11 680:685
.%var l0070!addr 0 R
.%liverange 0 B10 665:679
.%liverange 0 ~B10 663:664 680:691 694:836
.%var l0069!next 0 R
.%liverange 0 B14 661:662
.%liverange 0 ~B14 663:762 765:768 771:836
.%var l0067!_filter 0 R
.%liverange 0 B2 654:662
.%liverange 0 ~B2 663:703 720:754 765:768 771:809 819:822 833:836
.%var l0067!addr 0 R
.%liverange 0 B12 652:662
.%liverange 0 ~B12 663:687
.%var l0066!addrhi 0 R
.%liverange 0 B13 646:647
.%liverange 0 ~B13 650:695 697:836
.%var l0066!_addr 0 R
.%liverange 0 A0 645:647
.%liverange 0 ~A0 650:684
.%var l0065!addrhi 0 R
.%liverange 0 B12 642:643 648:649
.%liverange 0 ~B12 608:641 644:647 650:651
.%var l0065!_addr 0 R
.%liverange 0 A15 641:643 648:649
.%liverange 0 ~A15 608:640 644:647 650:836
.%var l0064!cache_offset 0 R
.%liverange 0 B11 635:643 648:649
.%liverange 0 ~B11 608:634 644:647 650:666 680:685
.%var $l0062!xfer 0 R
.%liverange 0 $W2 604:607
.%liverange 0 ~$W2 608:612 644:647 650:704 720:749 765:768 771:787 819:822 833:836
.%liverange 0 $R2 837:837
.%var l0062!me_num 0 R
.%liverange 0 B15 598:662
.%liverange 0 ~B15 663:716 720:766 769:836
.%var l0062!ctxt_num 0 R
.%liverange 0 B9 597:836
.%var l0062!temp 0 R
.%liverange 0 B14 595:600 603:660
.%liverange 0 ~B14 593:594
.%liverange 0 A14 601:602
.%var l0062!addr 0 R
.%liverange 0 B13 592:645 648:649
.%liverange 0 ~B13 650:695 697:836
.%var l0059!_match 0 R
.%liverange 0 B8 580:662
.%liverange 0 ~B8 663:705 720:820 823:836
.%var l0059!_mask 0 R
.%liverange 0 B7 578:662
.%liverange 0 ~B7 663:750 765:768 771:836
.%var l0059!addr 0 R
.%liverange 0 B6 576:662
.%liverange 0 ~B6 663:672 680:709 720:816 819:822 833:836
.%var $l0059!xfer[3] 0 R
.%liverange 0 $W5 587:607
.%liverange 0 ~$W5 608:615 644:647 650:790 819:822 833:836
.%liverange 0 $R5 837:837
.%var $l0059!xfer[2] 0 R
.%liverange 0 $W4 586:607
.%liverange 0 ~$W4 608:614 644:647 650:789 819:822 833:836
.%liverange 0 $R4 837:837
.%var $l0059!xfer[1] 0 R
.%liverange 0 $W3 583:607
.%liverange 0 ~$W3 608:613 644:647 650:704 720:749 765:768 771:788 819:822 833:836
.%liverange 0 $R3 837:837
.%var $l0059!xfer[0] 0 R
.%liverange 0 $W2 582:603
.%liverange 0 $R2 837:837
.%var l0058!addrhi 0 R
.%liverange 0 B13 569:569
.%liverange 0 ~B13 452:486 490:520 570:574
.%var l0058!_addr 0 R
.%liverange 0 A13 568:569
.%liverange 0 ~A13 452:567 570:574
.%var $l0057!x[1] 0 R
.%liverange 0 $W3 554:569
.%liverange 0 ~$W3 452:475 490:523 544:553 570:574
.%liverange 0 $R3 554:564
.%var $l0057!x[0] 0 R
.%liverange 0 $W2 554:569
.%liverange 0 ~$W2 452:475 490:523 544:553 570:574
.%liverange 0 $R2 554:564
.%var l0057!ov 0 R
.%liverange 0 B9 555:569
.%liverange 0 ~B9 452:466 493:532 544:554 570:574
.%var l0057!override_data 0 R
.%liverange 0 B8 559:569
.%liverange 0 ~B8 452:536 544:558 570:574
.%var $l0056!dummy[1] 0 R
.%liverange 0 $W3 837:837
.%liverange 0 $R3 565:569
.%liverange 0 ~$R3 452:475 490:508 514:523 544:553 570:574
.%var $l0056!dummy[0] 0 R
.%liverange 0 $W2 837:837
.%liverange 0 $R2 565:569
.%liverange 0 ~$R2 452:475 490:508 514:523 544:553 570:574
.%var l0056!_offset 0 R
.%liverange 0 B7 553:569
.%liverange 0 ~B7 452:524 544:552 570:574
.%var l0056!_addr 0 R
.%liverange 0 A12 551:569
.%liverange 0 ~A12 452:550 570:574
.%var l0055!addrhi 0 R
.%liverange 0 B10 542:543
.%liverange 0 ~B10 452:452 493:502 514:541 544:574
.%var l0055!_addr 0 R
.%liverange 0 A11 541:543
.%liverange 0 ~A11 452:540 544:574
.%var $l0054!x[1] 0 R
.%liverange 0 $W3 532:543
.%liverange 0 ~$W3 452:475 490:523 544:553 570:574
.%liverange 0 $R3 532:543
.%liverange 0 ~$R3 452:475 490:508 514:523 544:553 570:574
.%var $l0054!x[0] 0 R
.%liverange 0 $W2 532:543
.%liverange 0 ~$W2 452:475 490:523 544:553 570:574
.%liverange 0 $R2 532:543
.%liverange 0 ~$R2 452:475 490:508 514:523 544:553 570:574
.%var l0054!ov 0 R
.%liverange 0 B9 533:543
.%liverange 0 ~B9 452:466 493:532 544:554 570:574
.%var l0054!override_data 0 R
.%liverange 0 B8 537:543
.%liverange 0 ~B8 452:536 544:558 570:574
.%var $l0053!x[1] 0 R
.%liverange 0 $W3 524:531
.%liverange 0 $R3 524:531
.%var $l0053!x[0] 0 R
.%liverange 0 $W2 524:531
.%liverange 0 $R2 524:531
.%var l0053!ov 0 R
.%liverange 0 B7 525:543
.%liverange 0 ~B7 452:524 544:552 570:574
.%var l0053!override_data 0 R
.%liverange 0 B6 529:543
.%liverange 0 ~B6 452:504 514:528 544:574
.%var l0052!addrhi 0 R
.%liverange 0 B2 512:513
.%liverange 0 ~B2 452:476 490:511 514:574
.%var l0052!_addr 0 R
.%liverange 0 A10 511:513
.%liverange 0 ~A10 452:510 514:574
.%var $l0051!x[1] 0 R
.%liverange 0 $W3 837:837
.%liverange 0 $R3 509:513
.%liverange 0 ~$R3 452:475 490:508 514:523 544:553 570:574
.%var $l0051!x[0] 0 R
.%liverange 0 $W2 837:837
.%liverange 0 $R2 509:513
.%liverange 0 ~$R2 452:475 490:508 514:523 544:553 570:574
.%var l0051!ov 0 R
.%liverange 0 B14 496:513
.%liverange 0 ~B14 452:495 514:574
.%var l0051!override_data 0 R
.%liverange 0 B0 500:513
.%liverange 0 ~B0 452:480 490:499 514:574
.%var l0051!offset 0 R
.%liverange 0 B6 505:513
.%liverange 0 ~B6 452:504 514:528 544:574
.%var l0051!addr 0 R
.%liverange 0 B10 503:503
.%liverange 0 A9 504:513
.%liverange 0 ~A9 452:502 514:574
.%var l0050!addrhi 0 R
.%liverange 0 B13 487:489
.%liverange 0 ~B13 452:486 490:520 570:574
.%var l0050!_addr 0 R
.%liverange 0 A7 486:489
.%liverange 0 ~A7 452:485 490:574
.%var $l0049!x[1] 0 R
.%liverange 0 $W3 476:489
.%liverange 0 ~$W3 452:475 490:523 544:553 570:574
.%liverange 0 $R3 476:489
.%liverange 0 ~$R3 452:475 490:508 514:523 544:553 573:574
.%var $l0049!x[0] 0 R
.%liverange 0 $W2 476:489
.%liverange 0 ~$W2 452:475 490:523 544:553 570:574
.%liverange 0 $R2 476:489
.%liverange 0 ~$R2 452:475 490:508 514:523 544:553 573:574
.%var l0049!ov 0 R
.%liverange 0 B2 477:489
.%liverange 0 ~B2 452:476 490:511 514:574
.%var l0049!override_data 0 R
.%liverange 0 B0 481:489
.%liverange 0 ~B0 452:480 490:499 514:574
.%var l0048!_offset 0 R
.%liverange 0 B10 475:489
.%liverange 0 ~B10 452:452 472:474 490:490 573:574
.%var l0048!_addr 0 R
.%liverange 0 A6 473:489
.%liverange 0 ~A6 472:472 490:490 573:573
.%var l0047!addrhi 0 R
.%liverange 0 B9 467:492
.%liverange 0 ~B9 452:466 493:532 544:554 570:574
.%var l0047!_addr 0 R
.%liverange 0 A2 466:574
.%liverange 0 ~A2 452:465
.%var l0045!_filter 0 R
.%liverange 0 B12 455:463
.%var l0045!addr 0 R
.%liverange 0 B10 453:471 491:492
.%liverange 0 ~B10 452:452 472:474 490:490 493:502 514:541 544:574
.%var $l0043!xfer 0 R
.%liverange 0 $W2 447:451
.%liverange 0 ~$W2 452:475 490:523 544:553 570:574
.%liverange 0 $R2 837:837
.%var l0043!me_num 0 R
.%liverange 0 B8 441:451
.%liverange 0 ~B8 452:536 544:558 570:574
.%var l0043!ctxt_num 0 R
.%liverange 0 B11 440:451
.%liverange 0 ~B11 452:460
.%var l0043!temp 0 R
.%liverange 0 B15 438:443 446:574
.%liverange 0 ~B15 436:437
.%liverange 0 A2 444:445
.%var l0043!addr 0 R
.%liverange 0 B14 435:451
.%liverange 0 ~B14 452:495 514:574
.%var l0040!_match 0 R
.%liverange 0 B10 423:451
.%liverange 0 ~B10 452:452
.%var l0040!_mask 0 R
.%liverange 0 B0 421:450
.%liverange 0 ~B0 452:480 490:499 514:574
.%var l0040!addr 0 R
.%liverange 0 B11 419:439
.%var $l0040!xfer[3] 0 R
.%liverange 0 $W5 430:574
.%liverange 0 $R5 837:837
.%var $l0040!xfer[2] 0 R
.%liverange 0 $W4 429:574
.%liverange 0 $R4 837:837
.%var $l0040!xfer[1] 0 R
.%liverange 0 $W3 426:451
.%liverange 0 ~$W3 452:475 490:523 544:553 570:574
.%liverange 0 $R3 837:837
.%var $l0040!xfer[0] 0 R
.%liverange 0 $W2 425:446
.%liverange 0 $R2 837:837
.%var $l0001!nbitmbuf[15] 0 R
.%liverange 0 $W17 418:574
.%liverange 0 $R17 418:574
.%var $l0001!nbitmbuf[14] 0 R
.%liverange 0 $W16 418:574
.%liverange 0 $R16 418:574
.%var $l0001!nbitmbuf[13] 0 R
.%liverange 0 $W15 418:574
.%liverange 0 $R15 418:574
.%var $l0001!nbitmbuf[12] 0 R
.%liverange 0 $W14 418:574
.%liverange 0 $R14 418:574
.%var $l0001!nbitmbuf[11] 0 R
.%liverange 0 $W13 418:574
.%liverange 0 $R13 418:574
.%var $l0001!nbitmbuf[10] 0 R
.%liverange 0 $W12 418:574
.%liverange 0 $R12 418:574
.%var $l0001!nbitmbuf[9] 0 R
.%liverange 0 $W11 418:574
.%liverange 0 $R11 418:574
.%var $l0001!nbitmbuf[8] 0 R
.%liverange 0 $W10 418:574
.%liverange 0 $R10 418:574
.%var $l0001!nbitmbuf[7] 0 R
.%liverange 0 $W9 418:574
.%liverange 0 $R9 418:574
.%var $l0001!nbitmbuf[6] 0 R
.%liverange 0 $W8 418:574
.%liverange 0 $R8 418:574
.%var $l0001!nbitmbuf[5] 0 R
.%liverange 0 $W7 418:574
.%liverange 0 $R7 418:574
.%var $l0001!nbitmbuf[4] 0 R
.%liverange 0 $W6 418:574
.%liverange 0 $R6 418:574
.%var $l0001!nbitmbuf[3] 0 R
.%liverange 0 $W5 418:429
.%liverange 0 $R5 418:574
.%var $l0001!nbitmbuf[2] 0 R
.%liverange 0 $W4 418:428
.%liverange 0 $R4 418:574
.%var $l0001!nbitmbuf[1] 0 R
.%liverange 0 $W3 418:425
.%liverange 0 $R3 418:451
.%liverange 0 ~$R3 452:475 490:508 514:523 544:553 573:574
.%var $l0001!nbitmbuf[0] 0 R
.%liverange 0 $W2 418:424
.%liverange 0 $R2 418:451
.%liverange 0 ~$R2 452:475 490:508 514:523 544:553 573:574
.%var l0039!tmp 0 R
.%liverange 0 B11 413:417
.%liverange 0 ~B11 418:418
.%var l0038!immed32_temp 0 R
.%liverange 0 B15 393:399
.%liverange 0 ~B15 575:597
.%var l0037!tmp 0 R
.%liverange 0 B13 388:399
.%liverange 0 ~B13 575:591
.%var l0036!tmp 0 R
.%liverange 0 B9 370:374
.%liverange 0 ~B9 418:466
.%var l0035!immed32_temp 0 R
.%liverange 0 B12 350:356
.%liverange 0 ~B12 575:641 644:647 650:651
.%var l0034!tmp 0 R
.%liverange 0 B11 345:356
.%liverange 0 ~B11 575:634 644:647 650:666 680:685
.%var l0033!tmp 0 R
.%liverange 0 B0 327:331
.%liverange 0 ~B0 418:420
.%var l0032!immed32_temp 0 R
.%liverange 0 B9 307:313
.%liverange 0 ~B9 575:596
.%var l0031!tmp 0 R
.%liverange 0 B7 302:313
.%liverange 0 ~B7 575:577
.%var l0030!tmp 0 R
.%liverange 0 B0 284:288
.%liverange 0 ~B0 418:420
.%var l0029!immed32_temp 0 R
.%liverange 0 B15 264:270
.%liverange 0 ~B15 575:597
.%var l0028!tmp 0 R
.%liverange 0 B13 259:270
.%liverange 0 ~B13 575:591
.%var l0027!zero 0 R
.%liverange 0 B9 254:270
.%liverange 0 ~B9 575:596
.%var l0026!tmp 0 R
.%liverange 0 B12 225:270
.%liverange 0 ~B12 575:641 644:647 650:651
.%var l0026!n 0 R
.%liverange 0 B5 219:243
.%var l0026!val 0 R
.%liverange 0 B11 218:223 228:233 238:270
.%liverange 0 ~B11 575:634 644:647 650:666 680:685
.%liverange 0 A15 224:227 234:237
.%var l0026!addr 0 R
.%liverange 0 B9 214:253
.%var $l0026!x[0] 0 R
.%liverange 0 $W2 239:270
.%liverange 0 ~$W2 575:581
.%liverange 0 $R2 216:270
.%liverange 0 ~$R2 575:609 650:704 720:749 765:768 771:784 833:836
.%var l0025!tmp 0 R
.%liverange 0 B15 197:263
.%var l0025!n 0 R
.%liverange 0 B1 191:247
.%var l0025!val 0 R
.%liverange 0 B13 190:195 200:205 210:258
.%liverange 0 A13 196:199 206:209
.%var l0025!addr 0 R
.%liverange 0 B11 186:217
.%var $l0025!x[0] 0 R
.%liverange 0 $W2 211:238
.%liverange 0 $R2 188:215
.%var l0024!tmp 0 R
.%liverange 0 B7 169:270
.%liverange 0 ~B7 575:577
.%var l0024!n 0 R
.%liverange 0 B5 163:218
.%var l0024!val 0 R
.%liverange 0 B6 162:167 172:177 182:270
.%liverange 0 ~B6 575:575
.%liverange 0 A12 168:171 178:181
.%var l0024!addr 0 R
.%liverange 0 B13 158:189
.%var $l0024!x[0] 0 R
.%liverange 0 $W2 183:210
.%liverange 0 $R2 160:187
.%var l0023!tmp 0 R
.%liverange 0 B12 141:224
.%var l0023!n 0 R
.%liverange 0 B1 135:190
.%var l0023!val 0 R
.%liverange 0 B8 134:139 144:149 154:270
.%liverange 0 ~B8 575:579
.%liverange 0 A11 140:143 150:153
.%var l0023!addr 0 R
.%liverange 0 B6 130:161
.%var $l0023!x[0] 0 R
.%liverange 0 $W2 155:182
.%liverange 0 $R2 132:159
.%var l0022!tmp 0 R
.%liverange 0 B15 113:196
.%var l0022!n 0 R
.%liverange 0 B5 107:162
.%var l0022!val 0 R
.%liverange 0 B14 106:111 116:121 126:270
.%liverange 0 ~B14 575:594
.%liverange 0 A10 112:115 122:125
.%var l0022!addr 0 R
.%liverange 0 B12 102:140
.%var $l0022!x[0] 0 R
.%liverange 0 $W2 127:154
.%liverange 0 $R2 104:131
.%var l0021!tmp 0 R
.%liverange 0 B11 85:185
.%var l0021!n 0 R
.%liverange 0 B1 79:134
.%var l0021!val 0 R
.%liverange 0 B10 78:83 88:93 98:249
.%liverange 0 A9 84:87 94:97
.%var l0021!addr 0 R
.%liverange 0 B8 74:133
.%var $l0021!x[0] 0 R
.%liverange 0 $W2 99:126
.%liverange 0 $R2 76:103
.%var l0020!tmp 0 R
.%liverange 0 B7 57:168
.%var l0020!n 0 R
.%liverange 0 B5 51:106
.%var l0020!val 0 R
.%liverange 0 B0 50:55 60:65 70:241
.%liverange 0 A5 56:59 66:69
.%var l0020!addr 0 R
.%liverange 0 B15 46:112
.%var $l0020!x[0] 0 R
.%liverange 0 $W2 71:98
.%liverange 0 $R2 48:75
.%var l0019!tmp 0 R
.%liverange 0 B13 29:157
.%var l0019!n 0 R
.%liverange 0 B1 23:78
.%var l0019!val 0 R
.%liverange 0 B9 22:27 32:37 42:213
.%liverange 0 A4 28:31 38:41
.%var l0019!addr 0 R
.%liverange 0 B8 18:73
.%var $l0019!x[0] 0 R
.%liverange 0 $W2 43:70
.%liverange 0 $R2 20:47
.%var $l0001!nbidmabuf[15] 0 R
.%liverange 0 $W17 0:417 575:836
.%liverange 0 $R17 0:417 575:836
.%var $l0001!nbidmabuf[14] 0 R
.%liverange 0 $W16 0:417 575:836
.%liverange 0 $R16 0:417 575:836
.%var $l0001!nbidmabuf[13] 0 R
.%liverange 0 $W15 0:417 575:836
.%liverange 0 $R15 0:417 575:836
.%var $l0001!nbidmabuf[12] 0 R
.%liverange 0 $W14 0:417 575:836
.%liverange 0 $R14 0:417 575:836
.%var $l0001!nbidmabuf[11] 0 R
.%liverange 0 $W13 0:417 575:836
.%liverange 0 $R13 0:417 575:836
.%var $l0001!nbidmabuf[10] 0 R
.%liverange 0 $W12 0:417 575:836
.%liverange 0 $R12 0:417 575:836
.%var $l0001!nbidmabuf[9] 0 R
.%liverange 0 $W11 0:417 575:836
.%liverange 0 $R11 0:417 575:836
.%var $l0001!nbidmabuf[8] 0 R
.%liverange 0 $W10 0:417 575:836
.%liverange 0 $R10 0:417 575:836
.%var $l0001!nbidmabuf[7] 0 R
.%liverange 0 $W9 0:417 575:836
.%liverange 0 $R9 0:417 575:836
.%var $l0001!nbidmabuf[6] 0 R
.%liverange 0 $W8 0:417 575:836
.%liverange 0 $R8 0:417 575:836
.%var $l0001!nbidmabuf[5] 0 R
.%liverange 0 $W7 0:417 575:836
.%liverange 0 $R7 0:417 575:836
.%var $l0001!nbidmabuf[4] 0 R
.%liverange 0 $W6 0:417 575:836
.%liverange 0 $R6 0:417 575:836
.%var $l0001!nbidmabuf[3] 0 R
.%liverange 0 $W5 0:417 575:586 616:643 648:649 791:818 823:832
.%liverange 0 ~$W5 608:615 644:647 650:790 819:822 833:836
.%liverange 0 $R5 0:417 575:836
.%var $l0001!nbidmabuf[2] 0 R
.%liverange 0 $W4 0:417 575:585 615:643 648:649 790:818 823:832
.%liverange 0 ~$W4 608:614 644:647 650:789 819:822 833:836
.%liverange 0 $R4 0:417 575:836
.%var $l0001!nbidmabuf[1] 0 R
.%liverange 0 $W3 0:417 575:582 614:643 648:649 789:818 823:832
.%liverange 0 ~$W3 608:613 644:647 650:704 720:749 765:768 771:788 819:822 833:836
.%liverange 0 $R3 0:417 575:662 785:832
.%liverange 0 ~$R3 663:704 720:749 765:768 771:784 833:836
.%var $l0001!nbidmabuf[0] 0 R
.%liverange 0 $W2 0:42 271:417 613:643 648:649 788:818 823:832
.%liverange 0 ~$W2 575:581 608:612 644:647 650:704 720:749 765:768 771:787 819:822 833:836
.%liverange 0 $R2 0:19 271:417 610:649 785:832
.%liverange 0 ~$R2 575:609 650:704 720:749 765:768 771:784 833:836
.%var $l0001!xfer[0] 0 R
.%liverange 0 $W1 0:836
.%liverange 0 $R1 0:836
.%var $l0001!event_data[0] 0 R
.%liverange 0 $W0 0:836
.%liverange 0 $R0 0:836
.%var l0001!to_ticks 0 R
.%liverange 0 A3 9:677 836:836
.%liverange 0 ~A3 680:681
.%var l0001!is_aps 0 R
.%liverange 0 A3 678:679 682:779
.%liverange 0 ~A3 680:681 833:835
.%var l0001!event_data 0 R
.%liverange 0 A2 651:836
.%var l0001!blq 0 R
.%liverange 0 A1 460:574 684:765 769:770
.%liverange 0 ~A1 452:459 663:683 771:836
.%var l0001!addr 0 R
.%liverange 0 B5 244:270 274:288 292:313 317:331 335:356 360:374 378:399 403:836
.%var l0001!count 0 R
.%liverange 0 B0 3:49 271:283 289:289 314:326 332:332 357:375 400:417 451:451
.%liverange 0 ~B0 418:420 452:480 490:499 514:574
.%var l0001!NbiNum 0 R
.%liverange 0 A0 462:574 685:836
.%liverange 0 ~A0 452:461 663:684
.%var l0001!island 0 R
.%liverange 0 B2 8:248 271:278 289:296 314:321 332:339 357:364 375:382 400:407
.%var l0001!deficit 0 R
.%liverange 0 B12 2:101 271:349 357:454 464:574 688:728
.%liverange 0 ~B12 575:641 644:647 650:651 663:686 729:735 771:836
.%liverange 0 A8 463:463 687:687
.%var l0001!alarm_cnt 0 R
.%liverange 0 A7 7:451 575:836
.%liverange 0 ~A7 452:485 490:574
.%var l0001!blq_evnt_cnt 0 R
.%liverange 0 B4 6:836
.%var l0001!blq_cnt_cur 0 R
.%liverange 0 B11 4:84 271:344 357:412 461:574 686:836
.%liverange 0 ~B11 418:418 452:460 575:634 644:647 650:666 680:685
.%var l0001!blq_cnt_prev 0 R
.%liverange 0 A6 5:471 491:572 574:782 834:836
.%liverange 0 ~A6 472:472 490:490 573:573 783:815 819:822 833:833
.%var l0001!blq_cnt_mask 0 R
.%liverange 0 B3 1:836
.%var l0000!cache_cnt 0 R
.%liverange 0 B13 521:568
.%liverange 0 ~B13 452:486 490:520 570:574
.%liverange 0 A3 780:832
.%liverange 0 ~A3 833:835
.%liverange 0 B12 736:748 765:768
.%liverange 0 ~B12 663:687 771:779 833:836
.%var l0000!cache_size 0 R
.%liverange 0 B2 249:270 279:288 297:313 322:331 340:356 365:374 383:399 408:451 575:653
.%liverange 0 ~B2 452:476 490:511 514:574
.%var l0000!cache_hwm 0 R
.%liverange 0 B1 248:270 296:313 339:356 382:399 575:836
.%liverange 0 A15 278:288 321:331 364:374 407:574
.%var l0000!ringid 0 R
.%liverange 0 B3 0:0
.%liverange 0 A5 246:270 276:288 294:313 319:331 337:356 362:374 380:399 405:836
.%var l0000!blq_stats_base 0 R
.%liverange 0 B0 242:270 290:313 333:356 376:399 575:836
.%liverange 0 B1 272:288 315:331 358:374 401:574
.%var l0000!cls_ap_filter_number 0 R
.%liverange 0 A4 252:270 282:288 300:313 325:331 343:356 368:374 386:399 411:836
.%var l0000!cls_ap_filter_match 0 R
.%liverange 0 B10 250:270 280:288 298:313 323:331 341:356 366:374 384:399 409:422 575:662
.%liverange 0 ~B10 663:664 680:691 694:836
.%var l0082!sig_cache_fill 1 R
.%liverange 0 G4 812:813
.%var l0079!dummy_sig 1 R
.%liverange 0 G4 837:837
.%var l0076!dummy_sig 1 R
.%liverange 0 G4 837:837
.%var l0064!sig_cache_fill 1 R
.%liverange 0 G4 637:638
.%var l0062!local_signal 1 R
.%liverange 0 G4 605:605
.%var l0059!signal 1 R
.%liverange 0 G4 584:584 590:590
.%var l0057!dummy_sig 1 R
.%liverange 0 G3 837:837
.%var l0056!pop_complete_sig 1 R
.%liverange 0 G3 565:566
.%var l0054!bogus_sig 1 R
.%liverange 0 G3 837:837
.%var l0053!bogus_sig 1 R
.%liverange 0 G3 837:837
.%var l0051!bogus_sig 1 R
.%liverange 0 G3 837:837
.%var l0049!dummy_sig 1 R
.%liverange 0 G3 837:837
.%var l0043!local_signal 1 R
.%liverange 0 G3 448:448
.%var l0040!signal 1 R
.%liverange 0 G3 427:427 433:433
.%var l0026!nbi_sig 1 R
.%liverange 0 G4 216:216 240:240
.%var l0025!nbi_sig 1 R
.%liverange 0 G4 188:188 212:212
.%var l0024!nbi_sig 1 R
.%liverange 0 G4 160:160 184:184
.%var l0023!nbi_sig 1 R
.%liverange 0 G4 132:132 156:156
.%var l0022!nbi_sig 1 R
.%liverange 0 G4 104:104 128:128
.%var l0021!nbi_sig 1 R
.%liverange 0 G4 76:76 100:100
.%var l0020!nbi_sig 1 R
.%liverange 0 G4 48:48 72:72
.%var l0019!nbi_sig 1 R
.%liverange 0 G4 20:20 44:44
.%var l0001!alarm_sig 1 R
.%liverange 0 G3 0:270 289:313 332:356 375:399 575:836
.%var l0001!sig_memget0 1 R
.%liverange 0 D4 610:611 785:786
.%var l0001!evtsig 1 R
.%liverange 0 G2 0:836
.%var l0001!auto_push_event_sig 1 R
.%liverange 0 G1 0:836
.%scope end
.%import_expr common_code 241 <27:20:8,7:0:0> CTM_NBI_BLQ0_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 242 <27:20:8,7:0:0> CTM_NBI_BLQ0_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 243 <27:20:8,7:0:0> _BLM_NBI8_BLQ0_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 244 <27:20:8,7:0:0> _BLM_NBI8_BLQ0_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 245 <27:20:8,17:10:0> BLM_NBI8_BLQ0_EMU_QID &v 0xFFFF &
.%import_expr common_code 246 <27:20:8,17:10:0> BLM_NBI8_BLQ0_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 251 <27:20:8,17:10:0> BLM_BLQ0_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 252 <27:20:8,17:10:0> BLM_BLQ0_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 263 <27:20:8,7:0:0> BLM_NBI_BLQ0_CACHE_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 264 <27:20:8,7:0:0> BLM_NBI_BLQ0_CACHE_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 271 <27:20:8,7:0:0> CTM_NBI_BLQ0_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 272 <27:20:8,7:0:0> CTM_NBI_BLQ0_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 273 <27:20:8,7:0:0> _BLM_NBI8_BLQ0_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 274 <27:20:8,7:0:0> _BLM_NBI8_BLQ0_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 275 <27:20:8,17:10:0> BLM_NBI8_BLQ0_EMU_QID &v 0xFFFF &
.%import_expr common_code 276 <27:20:8,17:10:0> BLM_NBI8_BLQ0_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 281 <27:20:8,17:10:0> BLM_BLQ1_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 282 <27:20:8,17:10:0> BLM_BLQ1_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 289 <27:20:8,7:0:0> CTM_NBI_BLQ1_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 290 <27:20:8,7:0:0> CTM_NBI_BLQ1_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 291 <27:20:8,7:0:0> _BLM_NBI8_BLQ1_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 292 <27:20:8,7:0:0> _BLM_NBI8_BLQ1_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 293 <27:20:8,17:10:0> BLM_NBI8_BLQ1_EMU_QID &v 0xFFFF &
.%import_expr common_code 294 <27:20:8,17:10:0> BLM_NBI8_BLQ1_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 299 <27:20:8,17:10:0> BLM_BLQ2_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 300 <27:20:8,17:10:0> BLM_BLQ2_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 306 <27:20:8,7:0:0> BLM_NBI_BLQ1_CACHE_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 307 <27:20:8,7:0:0> BLM_NBI_BLQ1_CACHE_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 314 <27:20:8,7:0:0> CTM_NBI_BLQ1_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 315 <27:20:8,7:0:0> CTM_NBI_BLQ1_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 316 <27:20:8,7:0:0> _BLM_NBI8_BLQ1_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 317 <27:20:8,7:0:0> _BLM_NBI8_BLQ1_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 318 <27:20:8,17:10:0> BLM_NBI8_BLQ1_EMU_QID &v 0xFFFF &
.%import_expr common_code 319 <27:20:8,17:10:0> BLM_NBI8_BLQ1_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 324 <27:20:8,17:10:0> BLM_BLQ3_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 325 <27:20:8,17:10:0> BLM_BLQ3_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 332 <27:20:8,7:0:0> CTM_NBI_BLQ2_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 333 <27:20:8,7:0:0> CTM_NBI_BLQ2_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 334 <27:20:8,7:0:0> _BLM_NBI8_BLQ2_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 335 <27:20:8,7:0:0> _BLM_NBI8_BLQ2_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 336 <27:20:8,17:10:0> BLM_NBI8_BLQ2_EMU_QID &v 0xFFFF &
.%import_expr common_code 337 <27:20:8,17:10:0> BLM_NBI8_BLQ2_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 342 <27:20:8,17:10:0> BLM_BLQ4_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 343 <27:20:8,17:10:0> BLM_BLQ4_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 349 <27:20:8,7:0:0> BLM_NBI_BLQ2_CACHE_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 350 <27:20:8,7:0:0> BLM_NBI_BLQ2_CACHE_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 357 <27:20:8,7:0:0> CTM_NBI_BLQ2_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 358 <27:20:8,7:0:0> CTM_NBI_BLQ2_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 359 <27:20:8,7:0:0> _BLM_NBI8_BLQ2_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 360 <27:20:8,7:0:0> _BLM_NBI8_BLQ2_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 361 <27:20:8,17:10:0> BLM_NBI8_BLQ2_EMU_QID &v 0xFFFF &
.%import_expr common_code 362 <27:20:8,17:10:0> BLM_NBI8_BLQ2_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 367 <27:20:8,17:10:0> BLM_BLQ5_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 368 <27:20:8,17:10:0> BLM_BLQ5_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 375 <27:20:8,7:0:0> CTM_NBI_BLQ3_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 376 <27:20:8,7:0:0> CTM_NBI_BLQ3_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 377 <27:20:8,7:0:0> _BLM_NBI8_BLQ3_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 378 <27:20:8,7:0:0> _BLM_NBI8_BLQ3_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 379 <27:20:8,17:10:0> BLM_NBI8_BLQ3_EMU_QID &v 0xFFFF &
.%import_expr common_code 380 <27:20:8,17:10:0> BLM_NBI8_BLQ3_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 385 <27:20:8,17:10:0> BLM_BLQ6_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 386 <27:20:8,17:10:0> BLM_BLQ6_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 392 <27:20:8,7:0:0> BLM_NBI_BLQ3_CACHE_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 393 <27:20:8,7:0:0> BLM_NBI_BLQ3_CACHE_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 400 <27:20:8,7:0:0> CTM_NBI_BLQ3_STATS_BASE &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 401 <27:20:8,7:0:0> CTM_NBI_BLQ3_STATS_BASE &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 402 <27:20:8,7:0:0> _BLM_NBI8_BLQ3_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 403 <27:20:8,7:0:0> _BLM_NBI8_BLQ3_EMU_Q_BASE &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 404 <27:20:8,17:10:0> BLM_NBI8_BLQ3_EMU_QID &v 0xFFFF &
.%import_expr common_code 405 <27:20:8,17:10:0> BLM_NBI8_BLQ3_EMU_QID &v 0x10 >> 0xFFFF &
.%import_expr common_code 410 <27:20:8,17:10:0> BLM_BLQ7_AP_FILTER_NUM &v 0xFFFF &
.%import_expr common_code 411 <27:20:8,17:10:0> BLM_BLQ7_AP_FILTER_NUM &v 0x10 >> 0xFFFF &
.%import_expr common_code 472 <27:20:8,17:10:0> BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 473 <27:20:8,17:10:0> BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 474 <27:20:8,7:0:0> BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 475 <27:20:8,7:0:0> BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 550 <27:20:8,17:10:0> __addr_i0_ctm &i 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 551 <27:20:8,17:10:0> __addr_i0_ctm &i 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 701 <27:20:8,17:10:0> BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 702 <27:20:8,17:10:0> BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 703 <27:20:8,7:0:0> BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0xFFFFFFFF & 0xFFFF &
.%import_expr common_code 704 <27:20:8,7:0:0> BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 &v 0xFFFFFFFF & 0x10 >> 0xFFFF &
.%import_expr common_code 746 <27:20:8,17:10:0> __addr_i0_ctm &i 0x8 >> 0xFF000000 & 0xFFFF &
.%import_expr common_code 747 <27:20:8,17:10:0> __addr_i0_ctm &i 0x8 >> 0xFF000000 & 0x10 >> 0xFFFF &
.%import_expr common_code 836 <40:40:13,34:22:0> 663 &bp +
.%import_expr common_code 832 <40:40:13,34:22:0> 783 &bp +
.%import_expr common_code 827 <40:40:13,34:22:0> 825 &bp +
.%import_expr common_code 824 <40:40:13,34:22:0> 828 &bp +
.%import_expr common_code 822 <40:40:13,34:22:0> 833 &bp +
.%import_expr common_code 818 <40:40:13,34:22:0> 823 &bp +
.%import_expr common_code 807 <40:40:13,34:22:0> 805 &bp +
.%import_expr common_code 804 <40:40:13,34:22:0> 808 &bp +
.%import_expr common_code 786 <40:40:13,34:22:0> 819 &bp +
.%import_expr common_code 782 <40:40:13,34:22:0> 833 &bp +
.%import_expr common_code 777 <40:40:13,34:22:0> 775 &bp +
.%import_expr common_code 774 <40:40:13,34:22:0> 778 &bp +
.%import_expr common_code 772 <40:40:13,34:22:0> 833 &bp +
.%import_expr common_code 770 <40:40:13,34:22:0> 729 &bp +
.%import_expr common_code 768 <40:40:13,34:22:0> 771 &bp +
.%import_expr common_code 764 <40:40:13,34:22:0> 769 &bp +
.%import_expr common_code 743 <40:40:13,34:22:0> 741 &bp +
.%import_expr common_code 740 <40:40:13,34:22:0> 744 &bp +
.%import_expr common_code 738 <40:40:13,34:22:0> 765 &bp +
.%import_expr common_code 733 <40:40:13,34:22:0> 731 &bp +
.%import_expr common_code 730 <40:40:13,34:22:0> 734 &bp +
.%import_expr common_code 728 <40:40:13,34:22:0> 771 &bp +
.%import_expr common_code 726 <40:40:13,34:22:0> 723 &bp +
.%import_expr common_code 722 <40:40:13,34:22:0> 727 &bp +
.%import_expr common_code 720 <40:40:13,34:22:0> 833 &bp +
.%import_expr common_code 719 <40:40:13,34:22:0> 701 &bp +
.%import_expr common_code 700 <40:40:13,34:22:0> 720 &bp +
.%import_expr common_code 698 <40:40:13,34:22:0> 721 &bp +
.%import_expr common_code 693 <40:40:13,34:22:0> 697 &bp +
.%import_expr common_code 689 <40:40:13,34:22:0> 694 &bp +
.%import_expr common_code 679 <40:40:13,34:22:0> 683 &bp +
.%import_expr common_code 676 <40:40:13,34:22:0> 680 &bp +
.%import_expr common_code 663 <40:40:13,34:22:0> 680 &bp +
.%import_expr common_code 649 <40:40:13,34:22:0> 608 &bp +
.%import_expr common_code 647 <40:40:13,34:22:0> 650 &bp +
.%import_expr common_code 643 <40:40:13,34:22:0> 648 &bp +
.%import_expr common_code 632 <40:40:13,34:22:0> 630 &bp +
.%import_expr common_code 629 <40:40:13,34:22:0> 633 &bp +
.%import_expr common_code 611 <40:40:13,34:22:0> 644 &bp +
.%import_expr common_code 607 <40:40:13,34:22:0> 650 &bp +
.%import_expr common_code 605 <40:40:13,34:22:0> 605 &bp +
.%import_expr common_code 595 <40:40:13,34:22:0> 593 &bp +
.%import_expr common_code 590 <40:40:13,34:22:0> 590 &bp +
.%import_expr common_code 584 <40:40:13,34:22:0> 584 &bp +
.%import_expr common_code 574 <40:40:13,34:22:0> 452 &bp +
.%import_expr common_code 572 <40:40:13,34:22:0> 493 &bp +
.%import_expr common_code 548 <40:40:13,34:22:0> 546 &bp +
.%import_expr common_code 545 <40:40:13,34:22:0> 549 &bp +
.%import_expr common_code 543 <40:40:13,34:22:0> 570 &bp +
.%import_expr common_code 523 <40:40:13,34:22:0> 544 &bp +
.%import_expr common_code 518 <40:40:13,34:22:0> 516 &bp +
.%import_expr common_code 515 <40:40:13,34:22:0> 519 &bp +
.%import_expr common_code 513 <40:40:13,34:22:0> 570 &bp +
.%import_expr common_code 494 <40:40:13,34:22:0> 514 &bp +
.%import_expr common_code 492 <40:40:13,34:22:0> 573 &bp +
.%import_expr common_code 490 <40:40:13,34:22:0> 573 &bp +
.%import_expr common_code 489 <40:40:13,34:22:0> 472 &bp +
.%import_expr common_code 471 <40:40:13,34:22:0> 490 &bp +
.%import_expr common_code 469 <40:40:13,34:22:0> 491 &bp +
.%import_expr common_code 449 <40:40:13,34:22:0> 452 &bp +
.%import_expr common_code 448 <40:40:13,34:22:0> 448 &bp +
.%import_expr common_code 438 <40:40:13,34:22:0> 436 &bp +
.%import_expr common_code 433 <40:40:13,34:22:0> 433 &bp +
.%import_expr common_code 427 <40:40:13,34:22:0> 427 &bp +
.%import_expr common_code 417 <40:40:13,34:22:0> 418 &bp +
.%import_expr common_code 399 <40:40:13,34:22:0> 575 &bp +
.%import_expr common_code 374 <40:40:13,34:22:0> 418 &bp +
.%import_expr common_code 356 <40:40:13,34:22:0> 575 &bp +
.%import_expr common_code 331 <40:40:13,34:22:0> 418 &bp +
.%import_expr common_code 313 <40:40:13,34:22:0> 575 &bp +
.%import_expr common_code 288 <40:40:13,34:22:0> 418 &bp +
.%import_expr common_code 270 <40:40:13,34:22:0> 575 &bp +
.%import_expr common_code 240 <40:40:13,34:22:0> 240 &bp +
.%import_expr common_code 216 <40:40:13,34:22:0> 216 &bp +
.%import_expr common_code 212 <40:40:13,34:22:0> 212 &bp +
.%import_expr common_code 188 <40:40:13,34:22:0> 188 &bp +
.%import_expr common_code 184 <40:40:13,34:22:0> 184 &bp +
.%import_expr common_code 160 <40:40:13,34:22:0> 160 &bp +
.%import_expr common_code 156 <40:40:13,34:22:0> 156 &bp +
.%import_expr common_code 132 <40:40:13,34:22:0> 132 &bp +
.%import_expr common_code 128 <40:40:13,34:22:0> 128 &bp +
.%import_expr common_code 104 <40:40:13,34:22:0> 104 &bp +
.%import_expr common_code 100 <40:40:13,34:22:0> 100 &bp +
.%import_expr common_code 76 <40:40:13,34:22:0> 76 &bp +
.%import_expr common_code 72 <40:40:13,34:22:0> 72 &bp +
.%import_expr common_code 48 <40:40:13,34:22:0> 48 &bp +
.%import_expr common_code 44 <40:40:13,34:22:0> 44 &bp +
.%import_expr common_code 20 <40:40:13,34:22:0> 20 &bp +
.%import_expr common_code 16 <40:40:13,34:22:0> 400 &bp +
.%import_expr common_code 15 <40:40:13,34:22:0> 375 &bp +
.%import_expr common_code 14 <40:40:13,34:22:0> 357 &bp +
.%import_expr common_code 13 <40:40:13,34:22:0> 332 &bp +
.%import_expr common_code 12 <40:40:13,34:22:0> 314 &bp +
.%import_expr common_code 11 <40:40:13,34:22:0> 289 &bp +
.%import_expr common_code 10 <40:40:13,34:22:0> 271 &bp +
.%import_expr common_code 9 <40:40:13,34:22:0> 17 &bp +
.%assert ("/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 155 "/home/yiming/git/c_packetprocessing/microc/blocks/blm/_h/blm_internal.h" 234 "/home/yiming/git/c_packetprocessing/microc/blocks/blm/blm_main.uc" 43) "BLM Instance-0 should run on Island-48!" __island &i 0x30 ==
.0 00F000300FFF common_code
	.page
	        .declare_resource emem0_queues global 1024
	        .declare_resource emem1_queues global 1024
	.declare_resource cls_rings island 16
	    .declare_resource cls_apsignals island 16
	.declare_resource cls_apfilters island 16
	    .declare_resource pcie0_cpp2pcie_bars global 8
	    .declare_resource pcie0_dma_cfg_regs global 16
	    .declare_resource pcie0_topci_hi global 64
	    .declare_resource pcie0_topci_med global 64
	    .declare_resource pcie0_topci_lo global 128
	    .declare_resource pcie0_frompci_hi global 64
	    .declare_resource pcie0_frompci_med global 64
	    .declare_resource pcie0_frompci_lo global 128
	    .declare_resource pcie1_cpp2pcie_bars global 8
	    .declare_resource pcie1_dma_cfg_regs global 16
	    .declare_resource pcie1_topci_hi global 64
	    .declare_resource pcie1_topci_med global 64
	    .declare_resource pcie1_topci_lo global 128
	    .declare_resource pcie1_frompci_hi global 64
	    .declare_resource pcie1_frompci_med global 64
	    .declare_resource pcie1_frompci_lo global 128
	#pragma warningdisable: 5145
	    .declare_resource BLQ_EMU_RINGS global 4 emem0_queues+4
	    .alloc_resource BLM_NBI8_BLQ0_EMU_QID BLQ_EMU_RINGS+0 global 1
	    .alloc_resource BLM_NBI8_BLQ1_EMU_QID BLQ_EMU_RINGS+1 global 1
	    .alloc_resource BLM_NBI8_BLQ2_EMU_QID BLQ_EMU_RINGS+2 global 1
	    .alloc_resource BLM_NBI8_BLQ3_EMU_QID BLQ_EMU_RINGS+3 global 1
	    .alloc_mem _BLM_NBI8_BLQ0_EMU_QD_BASE   i24.emem  global  16                      16
	    .alloc_mem _BLM_NBI8_BLQ1_EMU_QD_BASE   i24.emem  global  16                      16
	    .alloc_mem _BLM_NBI8_BLQ2_EMU_QD_BASE   i24.emem  global  16                      16
	    .alloc_mem _BLM_NBI8_BLQ3_EMU_QD_BASE   i24.emem  global  16                      16
	    .alloc_mem _BLM_NBI8_BLQ0_EMU_Q_BASE    i24.emem  global  8192    8192
	    .alloc_mem _BLM_NBI8_BLQ1_EMU_Q_BASE    i24.emem  global  2048    2048
	    .alloc_mem _BLM_NBI8_BLQ2_EMU_Q_BASE    i24.emem  global  2048    2048
	    .alloc_mem _BLM_NBI8_BLQ3_EMU_Q_BASE    i24.emem  global  2048    2048
	                    .alloc_mem _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE imem0 global 1310720 2048
	                    .alloc_mem _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE emem0 global 9175040 2048
	                .alloc_mem _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE imem0 global 1310720 2048
	                .alloc_mem _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE emem0 global 9175040 2048
	.declare_resource BLM_EMU_RING_INIT_CNT global 1
	.declare_resource BLQ_STATS_OFFSETS island 128
	.alloc_resource BLM_STATS_CACHE_REFILLS               BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_EMU_RING_UNDERFLOW          BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_RECYCLE_DIRECT              BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_RECYCLE_TM_TO_EMU           BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_RECYCLE_TM_TO_CACHE         BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_RECYCLE_CACHE_TO_DMA        BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_RECYCLE_CACHE_LOW           BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_NUM_DMA_EVNTS_RCVD          BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_NUM_TM_EVNTS_RCVD           BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_DMA_NULL_RECYCLE            BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_TM_NULL_RECYCLE             BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_NUM_ALARMS                  BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_OFFSET_RFU1                 BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_OFFSET_RFU2                 BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_OFFSET_RFU3                 BLQ_STATS_OFFSETS           island 8
	.alloc_resource BLM_STATS_OFFSET_RFU4                 BLQ_STATS_OFFSETS           island 8
	.declare_resource BLM_AP_FILTERS island 8 cls_apfilters
	.alloc_resource BLM_BLQ0_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.alloc_resource BLM_BLQ1_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.alloc_resource BLM_BLQ2_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.alloc_resource BLM_BLQ3_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.alloc_resource BLM_BLQ4_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.alloc_resource BLM_BLQ5_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.alloc_resource BLM_BLQ6_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.alloc_resource BLM_BLQ7_AP_FILTER_NUM BLM_AP_FILTERS island 1
	.macro_ref  blm_compatability_check()
	.macro_ref      blm_preproc_check()
	.end_macro_ref      blm_preproc_check
	.macro_ref      blm_linker_check()
	     .alloc_mem BLM_0_ISLAND_ID   i0.ctm  global  8
	         .assert((__ISLAND == 48)) ""BLM Instance-0 should run on Island-48!""
	.end_macro_ref      blm_linker_check
	.macro_ref      blm_loader_check()
	         .init_csr xpb:CTMXpbMap.MuPacketReg.MUPEMemConfig 1 const
	         .init_csr xpb:CTMXpbMap.MuPacketReg.MUPEMemConfig 0 invalid
	         .alloc_resource BLM_EMU_RING_INIT_CHK_0               BLM_EMU_RING_INIT_CNT           global 1
	.end_macro_ref      blm_loader_check
	.end_macro_ref  blm_compatability_check
	.alloc_mem CTM_RESERVED                   ctm+0             island  0x20000     reserved
	.alloc_mem BLM_INFO_SECTION_BASE        i0.ctm                 island   64 8
	    .alloc_mem BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0    i0.ctm                 island  128 8
	    .alloc_mem BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0     i0.ctm                 island  128 8
	    .alloc_mem CTM_NBI_BLQ0_STATS_BASE        i0.ctm                 island  128 8
	    .alloc_mem  CTM_NBI_BLQ1_STATS_BASE        i0.ctm                 island  128 8
	    .alloc_mem  CTM_NBI_BLQ2_STATS_BASE        i0.ctm                 island  128 8
	    .alloc_mem  CTM_NBI_BLQ3_STATS_BASE        i0.ctm                 island  128 8
	        .alloc_mem BLM_NBI_BLQ0_CACHE_BASE        i0.ctm                 island  512 8
	        .alloc_mem BLM_NBI_BLQ1_CACHE_BASE        i0.ctm                 island  512 8
	        .alloc_mem BLM_NBI_BLQ2_CACHE_BASE        i0.ctm                 island  512 8
	        .alloc_mem BLM_NBI_BLQ3_CACHE_BASE        i0.ctm                 island  256 8
	        .alloc_mem BLQ0_DESC_LMEM_BASE lmem me 32 4 addr32
	        .alloc_mem BLQ1_DESC_LMEM_BASE lmem me 32 4 addr32
	        .alloc_mem BLQ2_DESC_LMEM_BASE lmem me 32 4 addr32
	        .alloc_mem BLQ3_DESC_LMEM_BASE lmem me 32 4 addr32
	.reg l0000!cls_ap_filter_match
	.reg l0000!cls_ap_filter_number
	.reg l0000!blq_stats_base
	.reg l0000!ringid
	.reg l0000!cache_hwm
	.reg l0000!cache_size
	.reg l0000!cache_cnt
	.set l0000!ringid
	.begin
	    .reg l0001!blq_cnt_mask
	    .reg l0001!blq_cnt_prev
	    .reg l0001!blq_cnt_cur
	    .reg l0001!blq_evnt_cnt
	    .reg l0001!alarm_cnt
	    .reg l0001!deficit
	    .reg l0001!island
	    .reg l0001!NbiNum
	    .reg l0001!sub_id
	    .reg l0001!count
	    .reg l0001!addr
	    .reg l0001!blq
	    .reg l0001!event_data
	    .reg l0001!is_aps
	    .reg l0001!to_ticks
	    .reg volatile $l0001!event_data[1]
	    .reg volatile $l0001!xfer[1]
	    .xfer_order $l0001!event_data[0]
	    .xfer_order $l0001!xfer[0]
	    .set $l0001!event_data[0]
	    .reg $l0001!nbidmabuf[16]
	    .xfer_order $l0001!nbidmabuf[0]
	.macro_ref     aggregate_directive(.set, $l0001!nbidmabuf, 16)
	.macro_ref         aggregate_directive(.set, $l0001!nbidmabuf, 0, 16)
	                    .set $l0001!nbidmabuf[0]
	                    .set $l0001!nbidmabuf[1]
	                    .set $l0001!nbidmabuf[2]
	                    .set $l0001!nbidmabuf[3]
	                    .set $l0001!nbidmabuf[4]
	                    .set $l0001!nbidmabuf[5]
	                    .set $l0001!nbidmabuf[6]
	                    .set $l0001!nbidmabuf[7]
	                    .set $l0001!nbidmabuf[8]
	                    .set $l0001!nbidmabuf[9]
	                    .set $l0001!nbidmabuf[10]
	                    .set $l0001!nbidmabuf[11]
	                    .set $l0001!nbidmabuf[12]
	                    .set $l0001!nbidmabuf[13]
	                    .set $l0001!nbidmabuf[14]
	                    .set $l0001!nbidmabuf[15]
	.end_macro_ref         aggregate_directive
	.end_macro_ref     aggregate_directive
	    .sig volatile l0001!auto_push_event_sig
	    .sig volatile l0001!evtsig
	    .sig l0001!sig_bufpush l0001!sig_memget0 l0001!sig_memget1
	    .set_sig l0001!auto_push_event_sig
	    .sig l0001!alarm_sig
	    .set_sig l0001!alarm_sig
	.macro_ref     blm_ctx_init()
	    .begin
	        immed[l0001!blq_cnt_mask, 0x3ff]
.1 00F000003300 common_code
	        immed[l0001!deficit, 0]
.2 00F000000300 common_code
	        immed[l0001!count, 0]
.3 00F000002F00 common_code
	        immed[l0001!blq_cnt_cur, 0]
.4 00F0000C0006 common_code
	        immed[l0001!blq_cnt_prev, 0]
.5 00F000001300 common_code
	        immed[l0001!blq_evnt_cnt, 0]
.6 00F0000C0007 common_code
	        immed[l0001!alarm_cnt, 0]
.7 00F000000B00 common_code
	        immed[l0001!island, __ISLAND]
.8 00F0000C8003 common_code
	        immed[l0001!to_ticks, 32]
.9 00D804400030 common_code
	        br=ctx[0, M006_ctx0#]
.10 00D843C04030 common_code
	        br=ctx[1, M006_ctx1#]
.11 00D848408030 common_code
	        br=ctx[2, M006_ctx2#]
.12 00D84E80C030 common_code
	        br=ctx[3, M006_ctx3#]
.13 00D853010030 common_code
	        br=ctx[4, M006_ctx4#]
.14 00D859414030 common_code
	        br=ctx[5, M006_ctx5#]
.15 00D85DC18030 common_code
	        br=ctx[6, M006_ctx6#]
.16 00D86401C030 common_code
	        br=ctx[7, M006_ctx7#]
.17 00F00000230C common_code
	    M006_ctx0#:
	.macro_ref                 blm_blq_fill(8, 1024, 0, 10240,                 128, _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE, 1,                 0, _BLM_NBI8_BLQ0_BDSRAM_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0,                 896, _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE, 7,                 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM2_BUFS_BASE, 0)
	M007#:
	.macro_ref                     blm_ring_fill(BLQ, 8, 1024, 0, 10240, 128, _BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE, 1, 0, _BLM_NBI8_BLQ0_BDSRAM_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0, 896, _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE, 7, 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_BDSRAM_EMEM2_BUFS_BASE, 0)
	                    .begin
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry0.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 0) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 0) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry2.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 10240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry3.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 20480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry4.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 30720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry5.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 40960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry6.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 51200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry7.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 61440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry8.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 10240) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry9.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 71680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry10.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 81920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry11.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 92160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry12.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 102400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry13.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 112640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry14.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 122880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry15.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 133120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry16.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 20480) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry17.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 143360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry18.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 153600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry19.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 163840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry20.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 174080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry21.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 184320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry22.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 194560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry23.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 204800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry24.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 30720) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry25.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 215040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry26.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 225280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry27.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 235520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry28.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 245760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry29.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 256000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry30.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 266240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry31.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 276480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry32.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 40960) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry33.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 286720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry34.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 296960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry35.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 307200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry36.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 317440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry37.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 327680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry38.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 337920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry39.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 348160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry40.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 51200) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry41.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 358400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry42.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 368640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry43.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 378880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry44.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 389120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry45.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 399360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry46.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 409600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry47.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 419840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry48.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 61440) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry49.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 430080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry50.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 440320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry51.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 450560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry52.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 460800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry53.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 471040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry54.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 481280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry55.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 491520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry56.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 71680) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry57.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 501760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry58.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 512000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry59.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 522240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry60.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 532480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry61.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 542720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry62.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 552960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry63.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 563200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry64.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 81920) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry65.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 573440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry66.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 583680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry67.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 593920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry68.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 604160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry69.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 614400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry70.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 624640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry71.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 634880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry72.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 92160) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry73.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 645120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry74.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 655360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry75.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 665600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry76.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 675840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry77.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 686080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry78.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 696320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry79.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 706560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry80.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 102400) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry81.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 716800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry82.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 727040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry83.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 737280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry84.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 747520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry85.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 757760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry86.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 768000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry87.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 778240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry88.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 112640) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry89.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 788480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry90.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 798720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry91.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 808960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry92.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 819200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry93.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 829440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry94.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 839680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry95.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 849920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry96.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 122880) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry97.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 860160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry98.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 870400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry99.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 880640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry100.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 890880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry101.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 901120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry102.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 911360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry103.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 921600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry104.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 133120) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry105.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 931840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry106.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 942080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry107.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 952320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry108.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 962560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry109.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 972800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry110.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 983040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry111.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 993280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry112.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 143360) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry113.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1003520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry114.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1013760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry115.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1024000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry116.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1034240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry117.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1044480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry118.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1054720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry119.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1064960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry120.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 153600) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry121.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1075200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry122.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1085440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry123.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1095680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry124.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1105920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry125.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1116160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry126.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1126400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry127.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1136640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry128.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 163840) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry129.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1146880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry130.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1157120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry131.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1167360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry132.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1177600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry133.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1187840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry134.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1198080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry135.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1208320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry136.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 174080) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry137.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1218560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry138.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1228800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry139.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1239040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry140.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1249280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry141.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1259520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry142.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1269760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry143.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1280000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry144.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 184320) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry145.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1290240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry146.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1300480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry147.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1310720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry148.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1320960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry149.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1331200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry150.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1341440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry151.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1351680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry152.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 194560) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry153.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1361920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry154.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1372160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry155.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1382400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry156.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1392640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry157.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1402880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry158.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1413120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry159.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1423360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry160.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 204800) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry161.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1433600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry162.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1443840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry163.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1454080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry164.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1464320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry165.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1474560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry166.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1484800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry167.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1495040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry168.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 215040) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry169.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1505280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry170.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1515520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry171.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1525760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry172.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1536000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry173.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1546240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry174.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1556480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry175.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1566720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry176.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 225280) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry177.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1576960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry178.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1587200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry179.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1597440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry180.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1607680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry181.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1617920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry182.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1628160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry183.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1638400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry184.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 235520) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry185.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1648640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry186.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1658880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry187.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1669120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry188.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1679360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry189.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1689600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry190.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1699840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry191.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1710080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry192.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 245760) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry193.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1720320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry194.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1730560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry195.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1740800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry196.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1751040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry197.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1761280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry198.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1771520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry199.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1781760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry200.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 256000) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry201.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1792000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry202.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1802240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry203.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1812480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry204.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1822720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry205.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1832960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry206.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1843200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry207.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1853440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry208.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 266240) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry209.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1863680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry210.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1873920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry211.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1884160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry212.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1894400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry213.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1904640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry214.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1914880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry215.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1925120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry216.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 276480) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry217.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1935360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry218.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1945600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry219.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1955840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry220.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1966080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry221.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1976320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry222.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1986560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry223.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 1996800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry224.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 286720) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry225.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2007040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry226.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2017280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry227.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2027520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry228.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2037760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry229.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2048000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry230.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2058240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry231.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2068480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry232.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 296960) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry233.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2078720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry234.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2088960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry235.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2099200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry236.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2109440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry237.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2119680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry238.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2129920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry239.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2140160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry240.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 307200) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry241.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2150400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry242.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2160640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry243.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2170880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry244.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2181120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry245.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2191360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry246.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2201600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry247.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2211840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry248.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 317440) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry249.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2222080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry250.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2232320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry251.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2242560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry252.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2252800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry253.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2263040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry254.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2273280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry255.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2283520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry256.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 327680) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry257.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2293760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry258.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2304000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry259.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2314240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry260.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2324480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry261.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2334720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry262.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2344960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry263.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2355200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry264.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 337920) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry265.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2365440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry266.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2375680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry267.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2385920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry268.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2396160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry269.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2406400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry270.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2416640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry271.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2426880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry272.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 348160) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry273.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2437120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry274.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2447360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry275.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2457600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry276.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2467840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry277.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2478080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry278.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2488320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry279.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2498560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry280.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 358400) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry281.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2508800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry282.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2519040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry283.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2529280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry284.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2539520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry285.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2549760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry286.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2560000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry287.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2570240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry288.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 368640) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry289.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2580480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry290.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2590720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry291.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2600960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry292.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2611200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry293.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2621440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry294.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2631680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry295.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2641920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry296.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 378880) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry297.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2652160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry298.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2662400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry299.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2672640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry300.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2682880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry301.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2693120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry302.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2703360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry303.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2713600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry304.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 389120) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry305.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2723840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry306.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2734080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry307.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2744320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry308.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2754560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry309.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2764800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry310.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2775040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry311.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2785280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry312.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 399360) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry313.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2795520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry314.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2805760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry315.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2816000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry316.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2826240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry317.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2836480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry318.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2846720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry319.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2856960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry320.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 409600) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry321.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2867200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry322.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2877440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry323.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2887680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry324.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2897920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry325.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2908160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry326.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2918400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry327.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2928640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry328.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 419840) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry329.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2938880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry330.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2949120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry331.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2959360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry332.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2969600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry333.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2979840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry334.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 2990080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry335.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3000320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry336.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 430080) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry337.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3010560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry338.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3020800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry339.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3031040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry340.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3041280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry341.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3051520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry342.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3061760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry343.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3072000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry344.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 440320) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry345.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3082240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry346.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3092480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry347.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3102720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry348.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3112960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry349.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3123200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry350.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3133440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry351.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3143680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry352.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 450560) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry353.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3153920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry354.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3164160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry355.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3174400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry356.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3184640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry357.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3194880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry358.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3205120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry359.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3215360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry360.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 460800) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry361.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3225600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry362.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3235840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry363.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3246080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry364.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3256320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry365.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3266560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry366.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3276800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry367.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3287040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry368.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 471040) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry369.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3297280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry370.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3307520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry371.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3317760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry372.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3328000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry373.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3338240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry374.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3348480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry375.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3358720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry376.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 481280) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry377.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3368960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry378.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3379200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry379.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3389440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry380.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3399680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry381.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3409920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry382.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3420160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry383.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3430400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry384.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 491520) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry385.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3440640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry386.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3450880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry387.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3461120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry388.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3471360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry389.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3481600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry390.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3491840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry391.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3502080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry392.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 501760) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry393.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3512320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry394.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3522560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry395.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3532800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry396.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3543040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry397.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3553280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry398.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3563520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry399.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3573760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry400.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 512000) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry401.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3584000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry402.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3594240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry403.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3604480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry404.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3614720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry405.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3624960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry406.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3635200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry407.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3645440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry408.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 522240) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry409.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3655680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry410.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3665920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry411.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3676160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry412.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3686400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry413.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3696640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry414.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3706880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry415.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3717120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry416.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 532480) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry417.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3727360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry418.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3737600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry419.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3747840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry420.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3758080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry421.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3768320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry422.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3778560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry423.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3788800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry424.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 542720) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry425.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3799040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry426.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3809280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry427.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3819520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry428.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3829760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry429.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3840000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry430.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3850240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry431.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3860480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry432.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 552960) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry433.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3870720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry434.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3880960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry435.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3891200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry436.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3901440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry437.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3911680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry438.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3921920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry439.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3932160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry440.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 563200) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry441.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3942400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry442.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3952640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry443.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3962880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry444.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3973120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry445.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3983360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry446.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 3993600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry447.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4003840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry448.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 573440) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry449.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4014080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry450.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4024320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry451.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4034560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry452.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4044800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry453.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4055040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry454.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4065280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry455.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4075520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry456.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 583680) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry457.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4085760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry458.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4096000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry459.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4106240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry460.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4116480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry461.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4126720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry462.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4136960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry463.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4147200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry464.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 593920) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry465.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4157440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry466.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4167680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry467.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4177920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry468.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4188160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry469.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4198400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry470.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4208640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry471.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4218880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry472.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 604160) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry473.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4229120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry474.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4239360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry475.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4249600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry476.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4259840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry477.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4270080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry478.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4280320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry479.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4290560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry480.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 614400) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry481.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4300800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry482.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4311040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry483.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4321280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry484.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4331520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry485.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4341760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry486.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4352000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry487.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4362240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry488.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 624640) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry489.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4372480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry490.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4382720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry491.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4392960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry492.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4403200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry493.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4413440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry494.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4423680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry495.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4433920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry496.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 634880) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry497.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4444160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry498.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4454400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry499.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4464640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry500.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4474880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry501.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4485120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry502.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4495360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry503.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4505600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry504.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 645120) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry505.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4515840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry506.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4526080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry507.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4536320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry508.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4546560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry509.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4556800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry510.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4567040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry511.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4577280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry512.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 655360) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry513.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4587520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry514.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4597760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry515.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4608000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry516.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4618240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry517.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4628480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry518.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4638720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry519.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4648960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry520.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 665600) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry521.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4659200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry522.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4669440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry523.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4679680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry524.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4689920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry525.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4700160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry526.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4710400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry527.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4720640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry528.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 675840) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry529.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4730880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry530.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4741120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry531.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4751360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry532.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4761600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry533.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4771840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry534.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4782080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry535.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4792320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry536.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 686080) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry537.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4802560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry538.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4812800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry539.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4823040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry540.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4833280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry541.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4843520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry542.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4853760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry543.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4864000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry544.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 696320) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry545.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4874240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry546.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4884480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry547.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4894720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry548.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4904960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry549.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4915200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry550.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4925440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry551.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4935680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry552.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 706560) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry553.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4945920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry554.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4956160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry555.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4966400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry556.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4976640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry557.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4986880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry558.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 4997120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry559.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5007360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry560.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 716800) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry561.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5017600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry562.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5027840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry563.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5038080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry564.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5048320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry565.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5058560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry566.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5068800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry567.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5079040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry568.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 727040) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry569.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5089280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry570.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5099520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry571.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5109760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry572.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5120000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry573.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5130240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry574.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5140480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry575.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5150720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry576.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 737280) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry577.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5160960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry578.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5171200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry579.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5181440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry580.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5191680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry581.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5201920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry582.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5212160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry583.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5222400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry584.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 747520) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry585.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5232640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry586.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5242880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry587.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5253120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry588.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5263360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry589.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5273600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry590.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5283840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry591.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5294080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry592.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 757760) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry593.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5304320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry594.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5314560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry595.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5324800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry596.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5335040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry597.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5345280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry598.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5355520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry599.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5365760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry600.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 768000) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry601.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5376000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry602.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5386240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry603.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5396480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry604.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5406720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry605.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5416960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry606.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5427200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry607.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5437440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry608.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 778240) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry609.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5447680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry610.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5457920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry611.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5468160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry612.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5478400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry613.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5488640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry614.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5498880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry615.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5509120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry616.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 788480) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry617.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5519360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry618.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5529600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry619.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5539840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry620.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5550080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry621.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5560320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry622.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5570560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry623.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5580800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry624.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 798720) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry625.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5591040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry626.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5601280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry627.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5611520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry628.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5621760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry629.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5632000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry630.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5642240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry631.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5652480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry632.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 808960) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry633.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5662720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry634.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5672960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry635.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5683200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry636.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5693440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry637.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5703680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry638.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5713920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry639.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5724160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry640.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 819200) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry641.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5734400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry642.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5744640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry643.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5754880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry644.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5765120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry645.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5775360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry646.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5785600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry647.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5795840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry648.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 829440) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry649.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5806080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry650.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5816320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry651.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5826560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry652.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5836800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry653.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5847040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry654.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5857280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry655.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5867520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry656.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 839680) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry657.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5877760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry658.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5888000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry659.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5898240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry660.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5908480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry661.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5918720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry662.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5928960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry663.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5939200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry664.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 849920) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry665.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5949440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry666.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5959680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry667.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5969920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry668.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5980160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry669.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 5990400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry670.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6000640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry671.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6010880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry672.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 860160) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry673.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6021120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry674.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6031360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry675.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6041600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry676.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6051840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry677.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6062080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry678.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6072320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry679.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6082560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry680.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 870400) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry681.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6092800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry682.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6103040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry683.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6113280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry684.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6123520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry685.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6133760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry686.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6144000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry687.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6154240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry688.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 880640) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry689.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6164480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry690.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6174720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry691.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6184960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry692.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6195200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry693.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6205440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry694.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6215680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry695.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6225920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry696.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 890880) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry697.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6236160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry698.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6246400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry699.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6256640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry700.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6266880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry701.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6277120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry702.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6287360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry703.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6297600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry704.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 901120) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry705.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6307840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry706.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6318080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry707.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6328320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry708.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6338560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry709.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6348800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry710.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6359040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry711.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6369280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry712.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 911360) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry713.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6379520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry714.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6389760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry715.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6400000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry716.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6410240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry717.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6420480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry718.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6430720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry719.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6440960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry720.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 921600) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry721.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6451200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry722.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6461440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry723.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6471680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry724.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6481920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry725.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6492160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry726.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6502400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry727.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6512640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry728.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 931840) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry729.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6522880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry730.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6533120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry731.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6543360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry732.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6553600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry733.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6563840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry734.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6574080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry735.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6584320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry736.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 942080) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry737.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6594560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry738.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6604800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry739.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6615040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry740.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6625280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry741.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6635520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry742.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6645760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry743.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6656000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry744.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 952320) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry745.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6666240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry746.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6676480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry747.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6686720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry748.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6696960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry749.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6707200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry750.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6717440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry751.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6727680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry752.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 962560) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry753.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6737920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry754.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6748160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry755.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6758400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry756.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6768640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry757.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6778880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry758.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6789120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry759.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6799360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry760.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 972800) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry761.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6809600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry762.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6819840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry763.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6830080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry764.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6840320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry765.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6850560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry766.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6860800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry767.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6871040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry768.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 983040) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry769.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6881280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry770.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6891520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry771.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6901760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry772.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6912000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry773.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6922240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry774.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6932480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry775.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6942720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry776.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 993280) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry777.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6952960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry778.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6963200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry779.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6973440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry780.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6983680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry781.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 6993920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry782.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7004160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry783.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7014400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry784.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1003520) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry785.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7024640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry786.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7034880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry787.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7045120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry788.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7055360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry789.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7065600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry790.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7075840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry791.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7086080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry792.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1013760) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry793.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7096320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry794.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7106560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry795.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7116800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry796.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7127040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry797.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7137280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry798.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7147520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry799.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7157760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry800.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1024000) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry801.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7168000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry802.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7178240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry803.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7188480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry804.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7198720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry805.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7208960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry806.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7219200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry807.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7229440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry808.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1034240) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry809.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7239680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry810.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7249920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry811.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7260160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry812.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7270400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry813.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7280640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry814.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7290880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry815.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7301120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry816.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1044480) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry817.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7311360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry818.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7321600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry819.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7331840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry820.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7342080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry821.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7352320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry822.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7362560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry823.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7372800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry824.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1054720) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry825.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7383040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry826.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7393280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry827.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7403520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry828.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7413760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry829.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7424000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry830.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7434240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry831.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7444480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry832.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1064960) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry833.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7454720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry834.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7464960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry835.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7475200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry836.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7485440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry837.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7495680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry838.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7505920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry839.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7516160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry840.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1075200) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry841.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7526400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry842.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7536640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry843.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7546880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry844.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7557120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry845.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7567360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry846.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7577600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry847.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7587840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry848.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1085440) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry849.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7598080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry850.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7608320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry851.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7618560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry852.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7628800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry853.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7639040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry854.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7649280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry855.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7659520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry856.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1095680) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry857.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7669760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry858.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7680000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry859.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7690240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry860.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7700480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry861.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7710720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry862.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7720960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry863.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7731200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry864.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1105920) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry865.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7741440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry866.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7751680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry867.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7761920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry868.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7772160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry869.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7782400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry870.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7792640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry871.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7802880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry872.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1116160) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry873.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7813120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry874.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7823360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry875.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7833600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry876.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7843840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry877.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7854080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry878.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7864320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry879.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7874560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry880.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1126400) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry881.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7884800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry882.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7895040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry883.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7905280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry884.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7915520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry885.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7925760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry886.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7936000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry887.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7946240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry888.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1136640) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry889.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7956480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry890.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7966720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry891.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7976960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry892.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7987200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry893.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 7997440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry894.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8007680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry895.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8017920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry896.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1146880) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry897.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8028160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry898.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8038400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry899.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8048640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry900.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8058880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry901.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8069120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry902.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8079360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry903.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8089600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry904.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1157120) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry905.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8099840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry906.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8110080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry907.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8120320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry908.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8130560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry909.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8140800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry910.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8151040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry911.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8161280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry912.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1167360) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry913.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8171520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry914.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8181760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry915.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8192000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry916.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8202240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry917.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8212480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry918.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8222720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry919.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8232960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry920.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1177600) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry921.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8243200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry922.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8253440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry923.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8263680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry924.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8273920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry925.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8284160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry926.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8294400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry927.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8304640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry928.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1187840) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry929.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8314880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry930.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8325120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry931.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8335360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry932.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8345600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry933.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8355840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry934.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8366080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry935.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8376320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry936.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1198080) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry937.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8386560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry938.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8396800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry939.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8407040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry940.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8417280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry941.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8427520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry942.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8437760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry943.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8448000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry944.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1208320) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry945.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8458240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry946.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8468480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry947.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8478720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry948.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8488960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry949.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8499200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry950.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8509440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry951.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8519680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry952.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1218560) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry953.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8529920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry954.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8540160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry955.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8550400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry956.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8560640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry957.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8570880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry958.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8581120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry959.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8591360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry960.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1228800) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry961.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8601600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry962.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8611840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry963.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8622080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry964.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8632320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry965.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8642560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry966.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8652800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry967.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8663040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry968.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1239040) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry969.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8673280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry970.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8683520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry971.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8693760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry972.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8704000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry973.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8714240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry974.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8724480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry975.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8734720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry976.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1249280) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry977.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8744960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry978.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8755200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry979.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8765440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry980.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8775680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry981.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8785920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry982.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8796160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry983.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8806400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry984.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1259520) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry985.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8816640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry986.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8826880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry987.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8837120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry988.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8847360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry989.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8857600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry990.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8867840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry991.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8878080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry992.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1269760) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry993.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8888320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry994.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8898560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry995.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8908800) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry996.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8919040) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry997.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8929280) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry998.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8939520) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry999.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8949760) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1000.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1280000) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1001.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8960000) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1002.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8970240) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1003.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8980480) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1004.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 8990720) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1005.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9000960) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1006.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9011200) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1007.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9021440) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1008.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1290240) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1009.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9031680) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1010.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9041920) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1011.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9052160) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1012.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9062400) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1013.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9072640) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1014.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9082880) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1015.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9093120) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1016.MuAddr (((_BLM_NBI8_BLQ0_BDSRAM_IMEM0_BUFS_BASE + 1300480) | (1 <<23)) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1017.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9103360) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1018.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9113600) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1019.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9123840) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1020.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9134080) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1021.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9144320) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1022.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9154560) >> 11) const
	                                                .init_csr nbi:i8.NbiDmaCpp.NbiDmaBDSRAM.NbiDmaBDSramEntry1023.MuAddr ((_BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE + 9164800) >> 11) const
	                    .end
	.end_macro_ref                     blm_ring_fill
	.end_macro_ref                 blm_blq_fill
	M008#:
	.macro_ref                 blm_blq_ring_init(8, 0, 1024, 0, 1024)
	                .begin
	                   .init_csr nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl0 68719477759 const
	                   .init_csr nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl0 68719476736 const
	                .end
	.end_macro_ref                 blm_blq_ring_init
	.macro_ref                 blm_blq_fill(8, 1024, 1024, 10240,                 0, _BLM_NBI8_BLQ1_BDSRAM_IMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_BDSRAM_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM2_BUFS_BASE, 0)
	.macro_ref                     blm_ring_fill(BLQ, 8, 1024, 1024, 10240, 0, _BLM_NBI8_BLQ1_BDSRAM_IMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_BDSRAM_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_BDSRAM_EMEM2_BUFS_BASE, 0)
	                    .begin
	                    .end
	.end_macro_ref                     blm_ring_fill
	.end_macro_ref                 blm_blq_fill
	.macro_ref                 blm_blq_ring_init(8, 1, 1024, 1024, 0)
	                .begin
	                   .init_csr nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl1 68723672064 const
	                   .init_csr nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl1 68723672064 const
	                .end
	.end_macro_ref                 blm_blq_ring_init
	.macro_ref                 blm_blq_fill(8, 1024, (1024+1024), 10240,                 0, _BLM_NBI8_BLQ2_BDSRAM_IMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_BDSRAM_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM2_BUFS_BASE, 0)
	.macro_ref                     blm_ring_fill(BLQ, 8, 1024, (1024+1024), 10240, 0, _BLM_NBI8_BLQ2_BDSRAM_IMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_BDSRAM_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_BDSRAM_EMEM2_BUFS_BASE, 0)
	                    .begin
	                    .end
	.end_macro_ref                     blm_ring_fill
	.end_macro_ref                 blm_blq_fill
	.macro_ref                 blm_blq_ring_init(8, 2, 1024, 2048, 0)
	                .begin
	                   .init_csr nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl2 68727867392 const
	                   .init_csr nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl2 68727867392 const
	                .end
	.end_macro_ref                 blm_blq_ring_init
	.macro_ref                 blm_blq_fill(8, 1024, (1024+1024+1024), 10240,                 0, _BLM_NBI8_BLQ3_BDSRAM_IMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_BDSRAM_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM2_BUFS_BASE, 0)
	.macro_ref                     blm_ring_fill(BLQ, 8, 1024, (1024+1024+1024), 10240, 0, _BLM_NBI8_BLQ3_BDSRAM_IMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_BDSRAM_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM2_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_BDSRAM_EMEM2_BUFS_BASE, 0)
	                    .begin
	                    .end
	.end_macro_ref                     blm_ring_fill
	.end_macro_ref                 blm_blq_fill
	.macro_ref                 blm_blq_ring_init(8, 3, 1024, 3072, 0)
	                .begin
	                   .init_csr nbi:i8.NbiDmaCpp.NbiDmaBufferList.BLQueCtrl3 68732062720 const
	                   .init_csr nbi:i8.NBITMCPP.TMBufferList.BLQueCtrl3 68732062720 const
	                .end
	.end_macro_ref                 blm_blq_ring_init
	.macro_ref                     blm_emu_ring_fill(8, (8192/4), _BLM_NBI8_BLQ0_EMU_Q_BASE, 10240,                 128, _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE, 1,                 0, _BLM_NBI8_BLQ0_EMU_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_EMU_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_EMU_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_EMU_EMEM2_CACHE_BUFS_BASE, 0,                 896, _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE, 7,                 0, _BLM_NBI8_BLQ0_EMU_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ0_EMU_EMEM2_BUFS_BASE, 0)
	.macro_ref                         blm_ring_fill(EMU, 8, (8192/4), _BLM_NBI8_BLQ0_EMU_Q_BASE, 10240, 128, _BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE, 1, 0, _BLM_NBI8_BLQ0_EMU_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_EMU_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_EMU_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_EMU_EMEM2_CACHE_BUFS_BASE, 0, 896, _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE, 7, 0, _BLM_NBI8_BLQ0_EMU_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ0_EMU_EMEM2_BUFS_BASE, 0)
	                        .begin
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+0 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 0) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 0) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+8 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 10240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+12 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 20480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+16 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 30720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+20 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 40960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+24 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 51200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+28 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 61440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+32 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 10240) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+36 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 71680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+40 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 81920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+44 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 92160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+48 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 102400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+52 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 112640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+56 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 122880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+60 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 133120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+64 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 20480) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+68 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 143360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+72 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 153600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+76 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 163840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+80 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 174080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+84 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 184320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+88 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 194560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+92 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 204800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+96 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 30720) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+100 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 215040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+104 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 225280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+108 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 235520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+112 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 245760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+116 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 256000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+120 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 266240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+124 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 276480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+128 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 40960) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+132 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 286720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+136 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 296960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+140 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 307200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+144 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 317440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+148 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 327680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+152 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 337920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+156 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 348160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+160 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 51200) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+164 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 358400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+168 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 368640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+172 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 378880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+176 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 389120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+180 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 399360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+184 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 409600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+188 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 419840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+192 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 61440) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+196 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 430080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+200 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 440320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+204 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 450560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+208 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 460800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+212 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 471040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+216 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 481280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+220 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 491520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+224 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 71680) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+228 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 501760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+232 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 512000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+236 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 522240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+240 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 532480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+244 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 542720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+248 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 552960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+252 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 563200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+256 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 81920) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+260 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 573440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+264 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 583680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+268 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 593920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+272 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 604160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+276 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 614400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+280 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 624640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+284 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 634880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+288 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 92160) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+292 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 645120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+296 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 655360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+300 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 665600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+304 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 675840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+308 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 686080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+312 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 696320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+316 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 706560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+320 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 102400) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+324 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 716800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+328 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 727040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+332 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 737280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+336 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 747520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+340 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 757760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+344 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 768000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+348 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 778240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+352 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 112640) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+356 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 788480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+360 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 798720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+364 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 808960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+368 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 819200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+372 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 829440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+376 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 839680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+380 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 849920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+384 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 122880) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+388 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 860160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+392 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 870400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+396 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 880640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+400 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 890880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+404 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 901120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+408 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 911360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+412 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 921600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+416 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 133120) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+420 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 931840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+424 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 942080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+428 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 952320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+432 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 962560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+436 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 972800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+440 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 983040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+444 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 993280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+448 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 143360) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+452 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1003520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+456 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1013760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+460 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1024000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+464 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1034240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+468 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1044480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+472 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1054720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+476 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1064960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+480 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 153600) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+484 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1075200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+488 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1085440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+492 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1095680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+496 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1105920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+500 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1116160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+504 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1126400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+508 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1136640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+512 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 163840) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+516 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1146880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+520 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1157120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+524 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1167360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+528 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1177600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+532 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1187840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+536 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1198080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+540 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1208320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+544 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 174080) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+548 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1218560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+552 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1228800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+556 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1239040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+560 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1249280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+564 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1259520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+568 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1269760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+572 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1280000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+576 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 184320) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+580 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1290240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+584 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1300480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+588 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1310720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+592 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1320960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+596 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1331200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+600 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1341440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+604 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1351680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+608 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 194560) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+612 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1361920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+616 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1372160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+620 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1382400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+624 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1392640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+628 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1402880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+632 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1413120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+636 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1423360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+640 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 204800) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+644 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1433600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+648 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1443840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+652 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1454080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+656 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1464320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+660 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1474560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+664 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1484800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+668 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1495040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+672 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 215040) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+676 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1505280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+680 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1515520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+684 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1525760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+688 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1536000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+692 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1546240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+696 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1556480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+700 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1566720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+704 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 225280) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+708 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1576960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+712 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1587200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+716 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1597440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+720 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1607680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+724 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1617920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+728 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1628160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+732 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1638400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+736 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 235520) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+740 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1648640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+744 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1658880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+748 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1669120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+752 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1679360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+756 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1689600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+760 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1699840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+764 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1710080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+768 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 245760) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+772 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1720320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+776 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1730560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+780 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1740800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+784 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1751040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+788 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1761280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+792 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1771520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+796 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1781760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+800 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 256000) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+804 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1792000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+808 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1802240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+812 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1812480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+816 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1822720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+820 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1832960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+824 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1843200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+828 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1853440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+832 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 266240) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+836 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1863680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+840 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1873920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+844 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1884160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+848 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1894400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+852 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1904640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+856 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1914880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+860 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1925120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+864 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 276480) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+868 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1935360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+872 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1945600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+876 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1955840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+880 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1966080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+884 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1976320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+888 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1986560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+892 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 1996800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+896 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 286720) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+900 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2007040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+904 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2017280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+908 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2027520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+912 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2037760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+916 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2048000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+920 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2058240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+924 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2068480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+928 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 296960) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+932 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2078720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+936 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2088960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+940 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2099200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+944 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2109440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+948 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2119680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+952 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2129920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+956 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2140160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+960 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 307200) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+964 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2150400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+968 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2160640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+972 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2170880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+976 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2181120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+980 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2191360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+984 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2201600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+988 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2211840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+992 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 317440) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+996 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2222080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1000 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2232320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1004 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2242560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1008 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2252800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1012 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2263040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1016 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2273280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1020 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2283520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1024 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 327680) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1028 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2293760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1032 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2304000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1036 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2314240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1040 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2324480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1044 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2334720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1048 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2344960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1052 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2355200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1056 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 337920) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1060 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2365440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1064 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2375680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1068 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2385920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1072 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2396160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1076 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2406400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1080 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2416640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1084 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2426880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1088 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 348160) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1092 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2437120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1096 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2447360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1100 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2457600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1104 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2467840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1108 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2478080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1112 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2488320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1116 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2498560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1120 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 358400) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1124 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2508800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1128 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2519040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1132 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2529280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1136 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2539520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1140 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2549760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1144 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2560000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1148 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2570240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1152 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 368640) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1156 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2580480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1160 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2590720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1164 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2600960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1168 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2611200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1172 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2621440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1176 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2631680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1180 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2641920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1184 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 378880) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1188 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2652160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1192 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2662400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1196 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2672640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1200 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2682880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1204 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2693120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1208 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2703360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1212 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2713600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1216 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 389120) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1220 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2723840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1224 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2734080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1228 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2744320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1232 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2754560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1236 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2764800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1240 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2775040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1244 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2785280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1248 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 399360) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1252 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2795520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1256 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2805760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1260 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2816000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1264 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2826240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1268 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2836480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1272 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2846720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1276 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2856960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1280 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 409600) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1284 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2867200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1288 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2877440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1292 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2887680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1296 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2897920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1300 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2908160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1304 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2918400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1308 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2928640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1312 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 419840) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1316 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2938880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1320 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2949120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1324 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2959360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1328 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2969600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1332 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2979840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1336 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 2990080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1340 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3000320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1344 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 430080) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1348 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3010560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1352 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3020800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1356 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3031040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1360 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3041280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1364 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3051520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1368 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3061760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1372 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3072000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1376 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 440320) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1380 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3082240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1384 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3092480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1388 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3102720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1392 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3112960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1396 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3123200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1400 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3133440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1404 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3143680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1408 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 450560) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1412 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3153920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1416 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3164160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1420 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3174400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1424 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3184640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1428 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3194880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1432 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3205120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1436 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3215360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1440 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 460800) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1444 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3225600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1448 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3235840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1452 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3246080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1456 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3256320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1460 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3266560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1464 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3276800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1468 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3287040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1472 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 471040) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1476 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3297280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1480 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3307520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1484 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3317760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1488 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3328000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1492 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3338240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1496 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3348480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1500 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3358720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1504 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 481280) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1508 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3368960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1512 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3379200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1516 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3389440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1520 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3399680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1524 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3409920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1528 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3420160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1532 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3430400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1536 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 491520) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1540 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3440640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1544 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3450880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1548 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3461120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1552 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3471360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1556 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3481600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1560 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3491840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1564 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3502080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1568 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 501760) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1572 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3512320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1576 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3522560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1580 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3532800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1584 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3543040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1588 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3553280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1592 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3563520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1596 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3573760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1600 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 512000) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1604 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3584000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1608 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3594240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1612 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3604480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1616 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3614720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1620 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3624960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1624 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3635200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1628 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3645440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1632 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 522240) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1636 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3655680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1640 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3665920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1644 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3676160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1648 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3686400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1652 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3696640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1656 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3706880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1660 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3717120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1664 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 532480) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1668 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3727360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1672 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3737600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1676 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3747840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1680 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3758080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1684 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3768320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1688 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3778560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1692 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3788800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1696 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 542720) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1700 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3799040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1704 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3809280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1708 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3819520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1712 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3829760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1716 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3840000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1720 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3850240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1724 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3860480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1728 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 552960) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1732 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3870720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1736 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3880960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1740 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3891200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1744 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3901440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1748 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3911680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1752 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3921920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1756 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3932160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1760 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 563200) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1764 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3942400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1768 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3952640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1772 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3962880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1776 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3973120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1780 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3983360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1784 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 3993600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1788 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4003840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1792 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 573440) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1796 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4014080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1800 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4024320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1804 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4034560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1808 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4044800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1812 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4055040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1816 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4065280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1820 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4075520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1824 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 583680) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1828 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4085760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1832 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4096000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1836 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4106240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1840 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4116480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1844 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4126720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1848 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4136960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1852 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4147200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1856 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 593920) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1860 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4157440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1864 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4167680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1868 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4177920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1872 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4188160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1876 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4198400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1880 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4208640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1884 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4218880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1888 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 604160) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1892 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4229120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1896 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4239360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1900 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4249600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1904 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4259840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1908 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4270080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1912 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4280320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1916 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4290560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1920 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 614400) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1924 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4300800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1928 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4311040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1932 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4321280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1936 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4331520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1940 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4341760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1944 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4352000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1948 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4362240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1952 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 624640) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1956 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4372480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1960 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4382720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1964 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4392960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1968 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4403200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1972 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4413440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1976 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4423680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1980 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4433920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1984 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 634880) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1988 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4444160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1992 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4454400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+1996 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4464640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2000 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4474880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2004 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4485120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2008 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4495360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2012 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4505600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2016 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 645120) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2020 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4515840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2024 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4526080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2028 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4536320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2032 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4546560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2036 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4556800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2040 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4567040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2044 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4577280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2048 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 655360) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2052 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4587520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2056 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4597760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2060 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4608000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2064 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4618240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2068 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4628480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2072 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4638720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2076 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4648960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2080 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 665600) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2084 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4659200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2088 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4669440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2092 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4679680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2096 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4689920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2100 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4700160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2104 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4710400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2108 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4720640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2112 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 675840) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2116 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4730880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2120 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4741120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2124 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4751360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2128 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4761600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2132 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4771840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2136 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4782080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2140 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4792320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2144 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 686080) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2148 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4802560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2152 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4812800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2156 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4823040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2160 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4833280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2164 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4843520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2168 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4853760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2172 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4864000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2176 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 696320) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2180 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4874240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2184 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4884480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2188 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4894720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2192 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4904960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2196 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4915200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2200 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4925440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2204 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4935680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2208 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 706560) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2212 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4945920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2216 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4956160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2220 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4966400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2224 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4976640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2228 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4986880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2232 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 4997120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2236 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5007360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2240 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 716800) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2244 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5017600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2248 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5027840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2252 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5038080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2256 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5048320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2260 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5058560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2264 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5068800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2268 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5079040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2272 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 727040) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2276 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5089280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2280 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5099520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2284 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5109760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2288 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5120000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2292 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5130240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2296 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5140480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2300 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5150720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2304 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 737280) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2308 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5160960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2312 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5171200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2316 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5181440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2320 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5191680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2324 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5201920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2328 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5212160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2332 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5222400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2336 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 747520) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2340 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5232640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2344 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5242880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2348 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5253120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2352 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5263360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2356 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5273600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2360 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5283840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2364 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5294080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2368 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 757760) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2372 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5304320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2376 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5314560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2380 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5324800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2384 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5335040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2388 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5345280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2392 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5355520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2396 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5365760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2400 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 768000) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2404 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5376000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2408 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5386240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2412 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5396480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2416 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5406720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2420 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5416960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2424 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5427200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2428 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5437440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2432 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 778240) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2436 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5447680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2440 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5457920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2444 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5468160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2448 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5478400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2452 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5488640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2456 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5498880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2460 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5509120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2464 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 788480) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2468 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5519360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2472 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5529600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2476 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5539840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2480 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5550080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2484 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5560320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2488 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5570560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2492 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5580800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2496 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 798720) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2500 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5591040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2504 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5601280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2508 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5611520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2512 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5621760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2516 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5632000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2520 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5642240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2524 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5652480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2528 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 808960) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2532 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5662720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2536 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5672960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2540 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5683200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2544 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5693440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2548 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5703680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2552 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5713920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2556 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5724160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2560 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 819200) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2564 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5734400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2568 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5744640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2572 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5754880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2576 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5765120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2580 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5775360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2584 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5785600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2588 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5795840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2592 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 829440) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2596 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5806080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2600 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5816320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2604 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5826560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2608 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5836800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2612 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5847040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2616 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5857280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2620 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5867520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2624 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 839680) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2628 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5877760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2632 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5888000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2636 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5898240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2640 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5908480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2644 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5918720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2648 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5928960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2652 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5939200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2656 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 849920) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2660 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5949440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2664 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5959680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2668 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5969920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2672 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5980160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2676 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 5990400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2680 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6000640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2684 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6010880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2688 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 860160) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2692 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6021120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2696 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6031360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2700 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6041600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2704 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6051840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2708 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6062080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2712 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6072320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2716 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6082560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2720 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 870400) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2724 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6092800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2728 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6103040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2732 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6113280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2736 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6123520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2740 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6133760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2744 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6144000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2748 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6154240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2752 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 880640) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2756 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6164480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2760 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6174720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2764 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6184960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2768 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6195200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2772 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6205440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2776 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6215680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2780 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6225920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2784 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 890880) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2788 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6236160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2792 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6246400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2796 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6256640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2800 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6266880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2804 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6277120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2808 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6287360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2812 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6297600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2816 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 901120) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2820 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6307840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2824 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6318080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2828 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6328320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2832 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6338560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2836 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6348800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2840 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6359040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2844 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6369280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2848 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 911360) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2852 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6379520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2856 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6389760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2860 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6400000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2864 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6410240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2868 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6420480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2872 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6430720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2876 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6440960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2880 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 921600) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2884 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6451200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2888 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6461440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2892 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6471680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2896 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6481920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2900 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6492160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2904 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6502400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2908 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6512640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2912 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 931840) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2916 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6522880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2920 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6533120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2924 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6543360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2928 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6553600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2932 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6563840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2936 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6574080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2940 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6584320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2944 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 942080) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2948 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6594560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2952 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6604800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2956 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6615040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2960 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6625280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2964 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6635520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2968 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6645760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2972 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6656000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2976 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 952320) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2980 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6666240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2984 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6676480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2988 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6686720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2992 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6696960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+2996 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6707200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3000 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6717440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3004 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6727680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3008 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 962560) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3012 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6737920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3016 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6748160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3020 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6758400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3024 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6768640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3028 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6778880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3032 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6789120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3036 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6799360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3040 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 972800) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3044 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6809600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3048 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6819840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3052 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6830080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3056 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6840320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3060 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6850560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3064 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6860800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3068 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6871040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3072 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 983040) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3076 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6881280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3080 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6891520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3084 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6901760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3088 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6912000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3092 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6922240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3096 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6932480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3100 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6942720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3104 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 993280) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3108 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6952960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3112 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6963200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3116 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6973440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3120 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6983680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3124 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 6993920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3128 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7004160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3132 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7014400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3136 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1003520) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3140 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7024640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3144 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7034880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3148 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7045120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3152 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7055360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3156 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7065600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3160 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7075840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3164 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7086080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3168 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1013760) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3172 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7096320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3176 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7106560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3180 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7116800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3184 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7127040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3188 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7137280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3192 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7147520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3196 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7157760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3200 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1024000) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3204 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7168000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3208 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7178240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3212 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7188480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3216 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7198720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3220 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7208960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3224 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7219200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3228 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7229440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3232 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1034240) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3236 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7239680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3240 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7249920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3244 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7260160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3248 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7270400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3252 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7280640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3256 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7290880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3260 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7301120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3264 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1044480) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3268 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7311360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3272 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7321600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3276 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7331840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3280 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7342080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3284 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7352320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3288 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7362560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3292 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7372800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3296 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1054720) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3300 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7383040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3304 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7393280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3308 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7403520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3312 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7413760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3316 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7424000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3320 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7434240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3324 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7444480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3328 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1064960) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3332 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7454720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3336 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7464960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3340 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7475200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3344 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7485440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3348 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7495680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3352 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7505920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3356 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7516160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3360 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1075200) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3364 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7526400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3368 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7536640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3372 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7546880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3376 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7557120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3380 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7567360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3384 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7577600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3388 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7587840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3392 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1085440) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3396 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7598080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3400 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7608320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3404 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7618560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3408 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7628800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3412 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7639040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3416 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7649280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3420 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7659520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3424 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1095680) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3428 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7669760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3432 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7680000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3436 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7690240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3440 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7700480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3444 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7710720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3448 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7720960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3452 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7731200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3456 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1105920) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3460 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7741440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3464 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7751680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3468 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7761920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3472 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7772160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3476 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7782400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3480 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7792640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3484 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7802880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3488 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1116160) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3492 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7813120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3496 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7823360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3500 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7833600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3504 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7843840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3508 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7854080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3512 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7864320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3516 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7874560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3520 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1126400) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3524 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7884800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3528 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7895040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3532 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7905280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3536 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7915520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3540 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7925760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3544 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7936000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3548 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7946240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3552 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1136640) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3556 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7956480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3560 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7966720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3564 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7976960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3568 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7987200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3572 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 7997440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3576 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8007680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3580 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8017920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3584 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1146880) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3588 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8028160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3592 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8038400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3596 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8048640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3600 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8058880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3604 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8069120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3608 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8079360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3612 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8089600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3616 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1157120) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3620 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8099840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3624 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8110080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3628 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8120320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3632 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8130560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3636 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8140800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3640 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8151040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3644 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8161280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3648 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1167360) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3652 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8171520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3656 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8181760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3660 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8192000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3664 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8202240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3668 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8212480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3672 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8222720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3676 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8232960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3680 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1177600) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3684 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8243200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3688 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8253440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3692 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8263680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3696 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8273920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3700 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8284160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3704 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8294400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3708 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8304640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3712 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1187840) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3716 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8314880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3720 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8325120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3724 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8335360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3728 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8345600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3732 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8355840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3736 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8366080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3740 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8376320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3744 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1198080) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3748 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8386560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3752 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8396800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3756 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8407040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3760 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8417280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3764 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8427520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3768 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8437760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3772 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8448000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3776 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1208320) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3780 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8458240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3784 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8468480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3788 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8478720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3792 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8488960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3796 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8499200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3800 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8509440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3804 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8519680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3808 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1218560) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3812 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8529920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3816 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8540160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3820 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8550400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3824 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8560640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3828 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8570880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3832 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8581120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3836 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8591360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3840 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1228800) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3844 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8601600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3848 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8611840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3852 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8622080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3856 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8632320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3860 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8642560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3864 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8652800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3868 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8663040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3872 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1239040) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3876 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8673280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3880 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8683520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3884 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8693760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3888 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8704000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3892 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8714240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3896 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8724480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3900 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8734720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3904 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1249280) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3908 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8744960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3912 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8755200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3916 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8765440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3920 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8775680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3924 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8785920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3928 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8796160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3932 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8806400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3936 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1259520) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3940 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8816640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3944 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8826880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3948 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8837120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3952 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8847360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3956 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8857600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3960 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8867840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3964 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8878080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3968 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1269760) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3972 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8888320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3976 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8898560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3980 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8908800) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3984 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8919040) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3988 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8929280) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3992 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8939520) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+3996 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8949760) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4000 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1280000) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4004 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8960000) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4008 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8970240) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4012 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8980480) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4016 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 8990720) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4020 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9000960) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4024 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9011200) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4028 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9021440) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4032 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1290240) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4036 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9031680) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4040 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9041920) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4044 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9052160) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4048 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9062400) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4052 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9072640) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4056 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9082880) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4060 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9093120) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4064 (((_BLM_NBI8_BLQ0_EMU_IMEM0_BUFS_BASE + 1300480) | (1 <<23)) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4068 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9103360) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4072 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9113600) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4076 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9123840) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4080 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9134080) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4084 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9144320) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4088 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9154560) >> 11)
	                                                    .init _BLM_NBI8_BLQ0_EMU_Q_BASE+4092 ((_BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE + 9164800) >> 11)
	                        .end
	.end_macro_ref                         blm_ring_fill
	.end_macro_ref                     blm_emu_ring_fill
	.macro_ref                     blm_emu_ring_init(24,                                   BLM_NBI8_BLQ0_EMU_QID,                                  (8192/4),                                  _BLM_NBI8_BLQ0_EMU_Q_BASE,                                   (0),                                   10240,                                   1024)
	                    .begin
	                        .load_mu_qdesc             emem0 BLM_NBI8_BLQ0_EMU_QID             ((2 <<28) | (_BLM_NBI8_BLQ0_EMU_Q_BASE & 0x03fffffc))             (((_BLM_NBI8_BLQ0_EMU_Q_BASE + 1024*4) & 0xfffffffc) | 2)             (((0) << 30) | ((_BLM_NBI8_BLQ0_EMU_Q_BASE >> 8) & 0x03000000) | 1024)             0
	                    .end
	.end_macro_ref                     blm_emu_ring_init
	.macro_ref                     blm_emu_ring_fill(8, (2048/4), _BLM_NBI8_BLQ1_EMU_Q_BASE, 10240,                 0, _BLM_NBI8_BLQ1_EMU_IMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_EMU_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_EMU_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_EMU_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_EMU_EMEM2_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_EMU_EMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_EMU_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ1_EMU_EMEM2_BUFS_BASE, 0)
	.macro_ref                         blm_ring_fill(EMU, 8, (2048/4), _BLM_NBI8_BLQ1_EMU_Q_BASE, 10240, 0, _BLM_NBI8_BLQ1_EMU_IMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_EMU_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_EMU_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_EMU_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_EMU_EMEM2_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_EMU_EMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_EMU_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ1_EMU_EMEM2_BUFS_BASE, 0)
	                        .begin
	                        .end
	.end_macro_ref                         blm_ring_fill
	.end_macro_ref                     blm_emu_ring_fill
	.macro_ref                     blm_emu_ring_init(24,                                   BLM_NBI8_BLQ1_EMU_QID,                                  (2048/4),                                  _BLM_NBI8_BLQ1_EMU_Q_BASE,                                   (0),                                   10240,                                   0)
	                    .begin
	                        .load_mu_qdesc             emem0 BLM_NBI8_BLQ1_EMU_QID             ((0 <<28) | (_BLM_NBI8_BLQ1_EMU_Q_BASE & 0x03fffffc))             (((_BLM_NBI8_BLQ1_EMU_Q_BASE + 0*4) & 0xfffffffc) | 2)             (((0) << 30) | ((_BLM_NBI8_BLQ1_EMU_Q_BASE >> 8) & 0x03000000) | 0)             0
	                    .end
	.end_macro_ref                     blm_emu_ring_init
	.macro_ref                     blm_emu_ring_fill(8, (2048/4), _BLM_NBI8_BLQ2_EMU_Q_BASE, 10240,                 0, _BLM_NBI8_BLQ2_EMU_IMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_EMU_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_EMU_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_EMU_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_EMU_EMEM2_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_EMU_EMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_EMU_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ2_EMU_EMEM2_BUFS_BASE, 0)
	.macro_ref                         blm_ring_fill(EMU, 8, (2048/4), _BLM_NBI8_BLQ2_EMU_Q_BASE, 10240, 0, _BLM_NBI8_BLQ2_EMU_IMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_EMU_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_EMU_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_EMU_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_EMU_EMEM2_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_EMU_EMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_EMU_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ2_EMU_EMEM2_BUFS_BASE, 0)
	                        .begin
	                        .end
	.end_macro_ref                         blm_ring_fill
	.end_macro_ref                     blm_emu_ring_fill
	.macro_ref                     blm_emu_ring_init(24,                                   BLM_NBI8_BLQ2_EMU_QID,                                  (2048/4),                                  _BLM_NBI8_BLQ2_EMU_Q_BASE,                                   (0),                                   10240,                                   0)
	                    .begin
	                        .load_mu_qdesc             emem0 BLM_NBI8_BLQ2_EMU_QID             ((0 <<28) | (_BLM_NBI8_BLQ2_EMU_Q_BASE & 0x03fffffc))             (((_BLM_NBI8_BLQ2_EMU_Q_BASE + 0*4) & 0xfffffffc) | 2)             (((0) << 30) | ((_BLM_NBI8_BLQ2_EMU_Q_BASE >> 8) & 0x03000000) | 0)             0
	                    .end
	.end_macro_ref                     blm_emu_ring_init
	.macro_ref                     blm_emu_ring_fill(8, (2048/4), _BLM_NBI8_BLQ3_EMU_Q_BASE, 10240,                 0, _BLM_NBI8_BLQ3_EMU_IMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_EMU_IMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_EMU_EMEM0_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_EMU_EMEM1_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_EMU_EMEM2_CACHE_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_EMU_EMEM0_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_EMU_EMEM1_BUFS_BASE, 0,                 0, _BLM_NBI8_BLQ3_EMU_EMEM2_BUFS_BASE, 0)
	.macro_ref                         blm_ring_fill(EMU, 8, (2048/4), _BLM_NBI8_BLQ3_EMU_Q_BASE, 10240, 0, _BLM_NBI8_BLQ3_EMU_IMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_EMU_IMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_EMU_EMEM0_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_EMU_EMEM1_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_EMU_EMEM2_CACHE_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_EMU_EMEM0_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_EMU_EMEM1_BUFS_BASE, 0, 0, _BLM_NBI8_BLQ3_EMU_EMEM2_BUFS_BASE, 0)
	                        .begin
	                        .end
	.end_macro_ref                         blm_ring_fill
	.end_macro_ref                     blm_emu_ring_fill
	.macro_ref                     blm_emu_ring_init(24,                                   BLM_NBI8_BLQ3_EMU_QID,                                  (2048/4),                                  _BLM_NBI8_BLQ3_EMU_Q_BASE,                                   (0),                                   10240,                                   0)
	                    .begin
	                        .load_mu_qdesc             emem0 BLM_NBI8_BLQ3_EMU_QID             ((0 <<28) | (_BLM_NBI8_BLQ3_EMU_Q_BASE & 0x03fffffc))             (((_BLM_NBI8_BLQ3_EMU_Q_BASE + 0*4) & 0xfffffffc) | 2)             (((0) << 30) | ((_BLM_NBI8_BLQ3_EMU_Q_BASE >> 8) & 0x03000000) | 0)             0
	                    .end
	.end_macro_ref                     blm_emu_ring_init
	.macro_ref         blm_cfg_blq_evnts(0, 0, ingress, 1, 1, 0)
	        .begin
	            .reg $l0019!x[1]
	            .reg l0019!addr
	            .reg l0019!val
	            .reg l0019!n
	            .reg l0019!tmp
	            .sig l0019!nbi_sig
	            .xfer_order $l0019!x[0]
	.macro_ref                 _blm_immed32(l0019!addr, 135266316)
	                    immed[l0019!addr, 12]
.18 00F440802310 common_code
	                        immed_w1[l0019!addr, 2064]
.19 101C40202320 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0019!x[0], l0019!addr, 0, 1], sig_done[l0019!nbi_sig]
.20 00D805010233 common_code
	            M031_wait_nbi_rd0#:
	              br_!signal[l0019!nbi_sig, M031_wait_nbi_rd0#]
.21 00B000960B00 common_code
	            alu[l0019!val, --, b, $l0019!x[0]]
.22 00B0001C0300 common_code
	            alu[l0019!n, --, b, 0]
.23 00AA70000700 common_code
	            alu[--, l0019!n, or, 0]
.24 009800982621 common_code
	            alu_shf[l0019!val, l0019!val, and~, 1, <<indirect]
.25 00B0C0100704 common_code
	            alu[l0019!n, l0019!n, +, 4]
.26 00AA70000700 common_code
	            alu[--, l0019!n, or, 0]
.27 008800482621 common_code
	            alu_shf[l0019!val, l0019!val, and~, 1, <<indirect]
.28 00F003003700 common_code
	            immed[l0019!tmp, 0x3000]
.29 0091F0108200 common_code
	            alu_shf[l0019!n, --, b, 0, <<1]
.30 00AA70000700 common_code
	            alu[--, l0019!n, or, 0]
.31 009800903604 common_code
	            alu_shf[l0019!val, l0019!val, and~, l0019!tmp, <<indirect]
.32 00B0001C0300 common_code
	            alu[l0019!n, --, b, 0]
.33 00AA70000700 common_code
	            alu[--, l0019!n, or, 0]
.34 009A00982621 common_code
	            alu_shf[l0019!val, l0019!val, or, 1, <<indirect]
.35 00B0C0100704 common_code
	            alu[l0019!n, l0019!n, +, 4]
.36 00AA70000700 common_code
	            alu[--, l0019!n, or, 0]
.37 008A00482620 common_code
	            alu_shf[l0019!val, l0019!val, or, 0, <<indirect]
.38 0091F0108200 common_code
	            alu_shf[l0019!n, --, b, 0, <<1]
.39 009140D08600 common_code
	            alu_shf[l0019!tmp, --, b, 1, <<12]
.40 00AA70000700 common_code
	            alu[--, l0019!n, or, 0]
.41 009A00903604 common_code
	            alu_shf[l0019!val, l0019!val, or, l0019!tmp, <<indirect]
.42 00A018202700 common_code
	            alu[$l0019!x[0], --, b, l0019!val]
.43 101D40202320 common_code
	            ct[xpb_write, $l0019!x[0], l0019!addr, 0, 1], sig_done[l0019!nbi_sig]
.44 00D80B010233 common_code
	            M031_wait_nbi_wr0#:
	              br_!signal[l0019!nbi_sig, M031_wait_nbi_wr0#]
.45 00F000003F0C common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         blm_cfg_blq_evnts(0, 1, ingress, 1, 1, 0)
	        .begin
	            .reg $l0020!x[1]
	            .reg l0020!addr
	            .reg l0020!val
	            .reg l0020!n
	            .reg l0020!tmp
	            .sig l0020!nbi_sig
	            .xfer_order $l0020!x[0]
	.macro_ref                 _blm_immed32(l0020!addr, 135266316)
	                    immed[l0020!addr, 12]
.46 00F440803F10 common_code
	                        immed_w1[l0020!addr, 2064]
.47 101C40203F20 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0020!x[0], l0020!addr, 0, 1], sig_done[l0020!nbi_sig]
.48 00D80C010233 common_code
	            M033_wait_nbi_rd0#:
	              br_!signal[l0020!nbi_sig, M033_wait_nbi_rd0#]
.49 00B000060B00 common_code
	            alu[l0020!val, --, b, $l0020!x[0]]
.50 00B0005C0700 common_code
	            alu[l0020!n, --, b, 1]
.51 00AA70001700 common_code
	            alu[--, l0020!n, or, 0]
.52 009800080221 common_code
	            alu_shf[l0020!val, l0020!val, and~, 1, <<indirect]
.53 00B0C0501704 common_code
	            alu[l0020!n, l0020!n, +, 4]
.54 00AA70001700 common_code
	            alu[--, l0020!n, or, 0]
.55 008800580221 common_code
	            alu_shf[l0020!val, l0020!val, and~, 1, <<indirect]
.56 00F003001F00 common_code
	            immed[l0020!tmp, 0x3000]
.57 0091F0508600 common_code
	            alu_shf[l0020!n, --, b, 1, <<1]
.58 00AA70001700 common_code
	            alu[--, l0020!n, or, 0]
.59 009800001E05 common_code
	            alu_shf[l0020!val, l0020!val, and~, l0020!tmp, <<indirect]
.60 00B0005C0700 common_code
	            alu[l0020!n, --, b, 1]
.61 00AA70001700 common_code
	            alu[--, l0020!n, or, 0]
.62 009A00080221 common_code
	            alu_shf[l0020!val, l0020!val, or, 1, <<indirect]
.63 00B0C0501704 common_code
	            alu[l0020!n, l0020!n, +, 4]
.64 00AA70001700 common_code
	            alu[--, l0020!n, or, 0]
.65 008A00580220 common_code
	            alu_shf[l0020!val, l0020!val, or, 0, <<indirect]
.66 0091F0508600 common_code
	            alu_shf[l0020!n, --, b, 1, <<1]
.67 009140708600 common_code
	            alu_shf[l0020!tmp, --, b, 1, <<12]
.68 00AA70001700 common_code
	            alu[--, l0020!n, or, 0]
.69 009A00001E05 common_code
	            alu_shf[l0020!val, l0020!val, or, l0020!tmp, <<indirect]
.70 00A018200300 common_code
	            alu[$l0020!x[0], --, b, l0020!val]
.71 101D40203F20 common_code
	            ct[xpb_write, $l0020!x[0], l0020!addr, 0, 1], sig_done[l0020!nbi_sig]
.72 00D812010233 common_code
	            M033_wait_nbi_wr0#:
	              br_!signal[l0020!nbi_sig, M033_wait_nbi_wr0#]
.73 00F00000230C common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         blm_cfg_blq_evnts(0, 2, ingress, 1, 1, 0)
	        .begin
	            .reg $l0021!x[1]
	            .reg l0021!addr
	            .reg l0021!val
	            .reg l0021!n
	            .reg l0021!tmp
	            .sig l0021!nbi_sig
	            .xfer_order $l0021!x[0]
	.macro_ref                 _blm_immed32(l0021!addr, 135266316)
	                    immed[l0021!addr, 12]
.74 00F440802310 common_code
	                        immed_w1[l0021!addr, 2064]
.75 101C40202320 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0021!x[0], l0021!addr, 0, 1], sig_done[l0021!nbi_sig]
.76 00D813010233 common_code
	            M035_wait_nbi_rd0#:
	              br_!signal[l0021!nbi_sig, M035_wait_nbi_rd0#]
.77 00B000A60B00 common_code
	            alu[l0021!val, --, b, $l0021!x[0]]
.78 00B0001C0B00 common_code
	            alu[l0021!n, --, b, 2]
.79 00AA70000700 common_code
	            alu[--, l0021!n, or, 0]
.80 009800A82A21 common_code
	            alu_shf[l0021!val, l0021!val, and~, 1, <<indirect]
.81 00B0C0100704 common_code
	            alu[l0021!n, l0021!n, +, 4]
.82 00AA70000700 common_code
	            alu[--, l0021!n, or, 0]
.83 008800982A21 common_code
	            alu_shf[l0021!val, l0021!val, and~, 1, <<indirect]
.84 00F003002F00 common_code
	            immed[l0021!tmp, 0x3000]
.85 0091F0108A00 common_code
	            alu_shf[l0021!n, --, b, 2, <<1]
.86 00AA70000700 common_code
	            alu[--, l0021!n, or, 0]
.87 009800A02E09 common_code
	            alu_shf[l0021!val, l0021!val, and~, l0021!tmp, <<indirect]
.88 00B0001C0B00 common_code
	            alu[l0021!n, --, b, 2]
.89 00AA70000700 common_code
	            alu[--, l0021!n, or, 0]
.90 009A00A82A21 common_code
	            alu_shf[l0021!val, l0021!val, or, 1, <<indirect]
.91 00B0C0100704 common_code
	            alu[l0021!n, l0021!n, +, 4]
.92 00AA70000700 common_code
	            alu[--, l0021!n, or, 0]
.93 008A00982A20 common_code
	            alu_shf[l0021!val, l0021!val, or, 0, <<indirect]
.94 0091F0108A00 common_code
	            alu_shf[l0021!n, --, b, 2, <<1]
.95 009140B08600 common_code
	            alu_shf[l0021!tmp, --, b, 1, <<12]
.96 00AA70000700 common_code
	            alu[--, l0021!n, or, 0]
.97 009A00A02E09 common_code
	            alu_shf[l0021!val, l0021!val, or, l0021!tmp, <<indirect]
.98 00A018202B00 common_code
	            alu[$l0021!x[0], --, b, l0021!val]
.99 101D40202320 common_code
	            ct[xpb_write, $l0021!x[0], l0021!addr, 0, 1], sig_done[l0021!nbi_sig]
.100 00D819010233 common_code
	            M035_wait_nbi_wr0#:
	              br_!signal[l0021!nbi_sig, M035_wait_nbi_wr0#]
.101 00F00000330C common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         blm_cfg_blq_evnts(0, 3, ingress, 1, 1, 0)
	        .begin
	            .reg $l0022!x[1]
	            .reg l0022!addr
	            .reg l0022!val
	            .reg l0022!n
	            .reg l0022!tmp
	            .sig l0022!nbi_sig
	            .xfer_order $l0022!x[0]
	.macro_ref                 _blm_immed32(l0022!addr, 135266316)
	                    immed[l0022!addr, 12]
.102 00F440803310 common_code
	                        immed_w1[l0022!addr, 2064]
.103 101C40203320 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0022!x[0], l0022!addr, 0, 1], sig_done[l0022!nbi_sig]
.104 00D81A010233 common_code
	            M037_wait_nbi_rd0#:
	              br_!signal[l0022!nbi_sig, M037_wait_nbi_rd0#]
.105 00B000E60B00 common_code
	            alu[l0022!val, --, b, $l0022!x[0]]
.106 00B0005C0F00 common_code
	            alu[l0022!n, --, b, 3]
.107 00AA70001700 common_code
	            alu[--, l0022!n, or, 0]
.108 009800E83A21 common_code
	            alu_shf[l0022!val, l0022!val, and~, 1, <<indirect]
.109 00B0C0501704 common_code
	            alu[l0022!n, l0022!n, +, 4]
.110 00AA70001700 common_code
	            alu[--, l0022!n, or, 0]
.111 008800A83A21 common_code
	            alu_shf[l0022!val, l0022!val, and~, 1, <<indirect]
.112 00F003003F00 common_code
	            immed[l0022!tmp, 0x3000]
.113 0091F0508E00 common_code
	            alu_shf[l0022!n, --, b, 3, <<1]
.114 00AA70001700 common_code
	            alu[--, l0022!n, or, 0]
.115 009800E03E0A common_code
	            alu_shf[l0022!val, l0022!val, and~, l0022!tmp, <<indirect]
.116 00B0005C0F00 common_code
	            alu[l0022!n, --, b, 3]
.117 00AA70001700 common_code
	            alu[--, l0022!n, or, 0]
.118 009A00E83A21 common_code
	            alu_shf[l0022!val, l0022!val, or, 1, <<indirect]
.119 00B0C0501704 common_code
	            alu[l0022!n, l0022!n, +, 4]
.120 00AA70001700 common_code
	            alu[--, l0022!n, or, 0]
.121 008A00A83A20 common_code
	            alu_shf[l0022!val, l0022!val, or, 0, <<indirect]
.122 0091F0508E00 common_code
	            alu_shf[l0022!n, --, b, 3, <<1]
.123 009140F08600 common_code
	            alu_shf[l0022!tmp, --, b, 1, <<12]
.124 00AA70001700 common_code
	            alu[--, l0022!n, or, 0]
.125 009A00E03E0A common_code
	            alu_shf[l0022!val, l0022!val, or, l0022!tmp, <<indirect]
.126 00A018203B00 common_code
	            alu[$l0022!x[0], --, b, l0022!val]
.127 101D40203320 common_code
	            ct[xpb_write, $l0022!x[0], l0022!addr, 0, 1], sig_done[l0022!nbi_sig]
.128 00D820010233 common_code
	            M037_wait_nbi_wr0#:
	              br_!signal[l0022!nbi_sig, M037_wait_nbi_wr0#]
.129 00F000001B08 common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         blm_cfg_blq_evnts(0, 0, egress, 1, 1, 0)
	        .begin
	            .reg $l0023!x[1]
	            .reg l0023!addr
	            .reg l0023!val
	            .reg l0023!n
	            .reg l0023!tmp
	            .sig l0023!nbi_sig
	            .xfer_order $l0023!x[0]
	.macro_ref                 _blm_immed32(l0023!addr, 135528456)
	                    immed[l0023!addr, 8]
.130 00F440801B14 common_code
	                        immed_w1[l0023!addr, 2068]
.131 101C40201B20 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0023!x[0], l0023!addr, 0, 1], sig_done[l0023!nbi_sig]
.132 00D821010233 common_code
	            M039_wait_nbi_rd0#:
	              br_!signal[l0023!nbi_sig, M039_wait_nbi_rd0#]
.133 00B000860B00 common_code
	            alu[l0023!val, --, b, $l0023!x[0]]
.134 00B0001C0300 common_code
	            alu[l0023!n, --, b, 0]
.135 00AA70000700 common_code
	            alu[--, l0023!n, or, 0]
.136 009800882221 common_code
	            alu_shf[l0023!val, l0023!val, and~, 1, <<indirect]
.137 00B0C0100704 common_code
	            alu[l0023!n, l0023!n, +, 4]
.138 00AA70000700 common_code
	            alu[--, l0023!n, or, 0]
.139 008800B82221 common_code
	            alu_shf[l0023!val, l0023!val, and~, 1, <<indirect]
.140 00F003003300 common_code
	            immed[l0023!tmp, 0x3000]
.141 0091F0108200 common_code
	            alu_shf[l0023!n, --, b, 0, <<1]
.142 00AA70000700 common_code
	            alu[--, l0023!n, or, 0]
.143 00980080320B common_code
	            alu_shf[l0023!val, l0023!val, and~, l0023!tmp, <<indirect]
.144 00B0001C0300 common_code
	            alu[l0023!n, --, b, 0]
.145 00AA70000700 common_code
	            alu[--, l0023!n, or, 0]
.146 009A00882221 common_code
	            alu_shf[l0023!val, l0023!val, or, 1, <<indirect]
.147 00B0C0100704 common_code
	            alu[l0023!n, l0023!n, +, 4]
.148 00AA70000700 common_code
	            alu[--, l0023!n, or, 0]
.149 008A00B82220 common_code
	            alu_shf[l0023!val, l0023!val, or, 0, <<indirect]
.150 0091F0108200 common_code
	            alu_shf[l0023!n, --, b, 0, <<1]
.151 009140C08600 common_code
	            alu_shf[l0023!tmp, --, b, 1, <<12]
.152 00AA70000700 common_code
	            alu[--, l0023!n, or, 0]
.153 009A0080320B common_code
	            alu_shf[l0023!val, l0023!val, or, l0023!tmp, <<indirect]
.154 00A018202300 common_code
	            alu[$l0023!x[0], --, b, l0023!val]
.155 101D40201B20 common_code
	            ct[xpb_write, $l0023!x[0], l0023!addr, 0, 1], sig_done[l0023!nbi_sig]
.156 00D827010233 common_code
	            M039_wait_nbi_wr0#:
	              br_!signal[l0023!nbi_sig, M039_wait_nbi_wr0#]
.157 00F000003708 common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         blm_cfg_blq_evnts(0, 1, egress, 1, 1, 0)
	        .begin
	            .reg $l0024!x[1]
	            .reg l0024!addr
	            .reg l0024!val
	            .reg l0024!n
	            .reg l0024!tmp
	            .sig l0024!nbi_sig
	            .xfer_order $l0024!x[0]
	.macro_ref                 _blm_immed32(l0024!addr, 135528456)
	                    immed[l0024!addr, 8]
.158 00F440803714 common_code
	                        immed_w1[l0024!addr, 2068]
.159 101C40203720 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0024!x[0], l0024!addr, 0, 1], sig_done[l0024!nbi_sig]
.160 00D828010233 common_code
	            M041_wait_nbi_rd0#:
	              br_!signal[l0024!nbi_sig, M041_wait_nbi_rd0#]
.161 00B000660B00 common_code
	            alu[l0024!val, --, b, $l0024!x[0]]
.162 00B0005C0700 common_code
	            alu[l0024!n, --, b, 1]
.163 00AA70001700 common_code
	            alu[--, l0024!n, or, 0]
.164 009800681A21 common_code
	            alu_shf[l0024!val, l0024!val, and~, 1, <<indirect]
.165 00B0C0501704 common_code
	            alu[l0024!n, l0024!n, +, 4]
.166 00AA70001700 common_code
	            alu[--, l0024!n, or, 0]
.167 008800C81A21 common_code
	            alu_shf[l0024!val, l0024!val, and~, 1, <<indirect]
.168 00F003001F00 common_code
	            immed[l0024!tmp, 0x3000]
.169 0091F0508600 common_code
	            alu_shf[l0024!n, --, b, 1, <<1]
.170 00AA70001700 common_code
	            alu[--, l0024!n, or, 0]
.171 009800601E0C common_code
	            alu_shf[l0024!val, l0024!val, and~, l0024!tmp, <<indirect]
.172 00B0005C0700 common_code
	            alu[l0024!n, --, b, 1]
.173 00AA70001700 common_code
	            alu[--, l0024!n, or, 0]
.174 009A00681A21 common_code
	            alu_shf[l0024!val, l0024!val, or, 1, <<indirect]
.175 00B0C0501704 common_code
	            alu[l0024!n, l0024!n, +, 4]
.176 00AA70001700 common_code
	            alu[--, l0024!n, or, 0]
.177 008A00C81A20 common_code
	            alu_shf[l0024!val, l0024!val, or, 0, <<indirect]
.178 0091F0508600 common_code
	            alu_shf[l0024!n, --, b, 1, <<1]
.179 009140708600 common_code
	            alu_shf[l0024!tmp, --, b, 1, <<12]
.180 00AA70001700 common_code
	            alu[--, l0024!n, or, 0]
.181 009A00601E0C common_code
	            alu_shf[l0024!val, l0024!val, or, l0024!tmp, <<indirect]
.182 00A018201B00 common_code
	            alu[$l0024!x[0], --, b, l0024!val]
.183 101D40203720 common_code
	            ct[xpb_write, $l0024!x[0], l0024!addr, 0, 1], sig_done[l0024!nbi_sig]
.184 00D82E010233 common_code
	            M041_wait_nbi_wr0#:
	              br_!signal[l0024!nbi_sig, M041_wait_nbi_wr0#]
.185 00F000002F08 common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         blm_cfg_blq_evnts(0, 2, egress, 1, 1, 0)
	        .begin
	            .reg $l0025!x[1]
	            .reg l0025!addr
	            .reg l0025!val
	            .reg l0025!n
	            .reg l0025!tmp
	            .sig l0025!nbi_sig
	            .xfer_order $l0025!x[0]
	.macro_ref                 _blm_immed32(l0025!addr, 135528456)
	                    immed[l0025!addr, 8]
.186 00F440802F14 common_code
	                        immed_w1[l0025!addr, 2068]
.187 101C40202F20 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0025!x[0], l0025!addr, 0, 1], sig_done[l0025!nbi_sig]
.188 00D82F010233 common_code
	            M043_wait_nbi_rd0#:
	              br_!signal[l0025!nbi_sig, M043_wait_nbi_rd0#]
.189 00B000D60B00 common_code
	            alu[l0025!val, --, b, $l0025!x[0]]
.190 00B0001C0B00 common_code
	            alu[l0025!n, --, b, 2]
.191 00AA70000700 common_code
	            alu[--, l0025!n, or, 0]
.192 009800D83621 common_code
	            alu_shf[l0025!val, l0025!val, and~, 1, <<indirect]
.193 00B0C0100704 common_code
	            alu[l0025!n, l0025!n, +, 4]
.194 00AA70000700 common_code
	            alu[--, l0025!n, or, 0]
.195 008800D83621 common_code
	            alu_shf[l0025!val, l0025!val, and~, 1, <<indirect]
.196 00F003003F00 common_code
	            immed[l0025!tmp, 0x3000]
.197 0091F0108A00 common_code
	            alu_shf[l0025!n, --, b, 2, <<1]
.198 00AA70000700 common_code
	            alu[--, l0025!n, or, 0]
.199 009800D03E0D common_code
	            alu_shf[l0025!val, l0025!val, and~, l0025!tmp, <<indirect]
.200 00B0001C0B00 common_code
	            alu[l0025!n, --, b, 2]
.201 00AA70000700 common_code
	            alu[--, l0025!n, or, 0]
.202 009A00D83621 common_code
	            alu_shf[l0025!val, l0025!val, or, 1, <<indirect]
.203 00B0C0100704 common_code
	            alu[l0025!n, l0025!n, +, 4]
.204 00AA70000700 common_code
	            alu[--, l0025!n, or, 0]
.205 008A00D83620 common_code
	            alu_shf[l0025!val, l0025!val, or, 0, <<indirect]
.206 0091F0108A00 common_code
	            alu_shf[l0025!n, --, b, 2, <<1]
.207 009140F08600 common_code
	            alu_shf[l0025!tmp, --, b, 1, <<12]
.208 00AA70000700 common_code
	            alu[--, l0025!n, or, 0]
.209 009A00D03E0D common_code
	            alu_shf[l0025!val, l0025!val, or, l0025!tmp, <<indirect]
.210 00A018203700 common_code
	            alu[$l0025!x[0], --, b, l0025!val]
.211 101D40202F20 common_code
	            ct[xpb_write, $l0025!x[0], l0025!addr, 0, 1], sig_done[l0025!nbi_sig]
.212 00D835010233 common_code
	            M043_wait_nbi_wr0#:
	              br_!signal[l0025!nbi_sig, M043_wait_nbi_wr0#]
.213 00F000002708 common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         blm_cfg_blq_evnts(0, 3, egress, 1, 1, 0)
	        .begin
	            .reg $l0026!x[1]
	            .reg l0026!addr
	            .reg l0026!val
	            .reg l0026!n
	            .reg l0026!tmp
	            .sig l0026!nbi_sig
	            .xfer_order $l0026!x[0]
	.macro_ref                 _blm_immed32(l0026!addr, 135528456)
	                    immed[l0026!addr, 8]
.214 00F440802714 common_code
	                        immed_w1[l0026!addr, 2068]
.215 101C40202720 common_code
	.end_macro_ref                 _blm_immed32
	            ct[xpb_read, $l0026!x[0], l0026!addr, 0, 1], sig_done[l0026!nbi_sig]
.216 00D836010233 common_code
	            M045_wait_nbi_rd0#:
	              br_!signal[l0026!nbi_sig, M045_wait_nbi_rd0#]
.217 00B000B60B00 common_code
	            alu[l0026!val, --, b, $l0026!x[0]]
.218 00B0005C0F00 common_code
	            alu[l0026!n, --, b, 3]
.219 00AA70001700 common_code
	            alu[--, l0026!n, or, 0]
.220 009800B82E21 common_code
	            alu_shf[l0026!val, l0026!val, and~, 1, <<indirect]
.221 00B0C0501704 common_code
	            alu[l0026!n, l0026!n, +, 4]
.222 00AA70001700 common_code
	            alu[--, l0026!n, or, 0]
.223 008800F82E21 common_code
	            alu_shf[l0026!val, l0026!val, and~, 1, <<indirect]
.224 00F003003300 common_code
	            immed[l0026!tmp, 0x3000]
.225 0091F0508E00 common_code
	            alu_shf[l0026!n, --, b, 3, <<1]
.226 00AA70001700 common_code
	            alu[--, l0026!n, or, 0]
.227 009800B0320F common_code
	            alu_shf[l0026!val, l0026!val, and~, l0026!tmp, <<indirect]
.228 00B0005C0F00 common_code
	            alu[l0026!n, --, b, 3]
.229 00AA70001700 common_code
	            alu[--, l0026!n, or, 0]
.230 009A00B82E21 common_code
	            alu_shf[l0026!val, l0026!val, or, 1, <<indirect]
.231 00B0C0501704 common_code
	            alu[l0026!n, l0026!n, +, 4]
.232 00AA70001700 common_code
	            alu[--, l0026!n, or, 0]
.233 008A00F82E20 common_code
	            alu_shf[l0026!val, l0026!val, or, 0, <<indirect]
.234 0091F0508E00 common_code
	            alu_shf[l0026!n, --, b, 3, <<1]
.235 009140C08600 common_code
	            alu_shf[l0026!tmp, --, b, 1, <<12]
.236 00AA70001700 common_code
	            alu[--, l0026!n, or, 0]
.237 009A00B0320F common_code
	            alu_shf[l0026!val, l0026!val, or, l0026!tmp, <<indirect]
.238 00A018202F00 common_code
	            alu[$l0026!x[0], --, b, l0026!val]
.239 101D40202720 common_code
	            ct[xpb_write, $l0026!x[0], l0026!addr, 0, 1], sig_done[l0026!nbi_sig]
.240 00D83C010233 common_code
	            M045_wait_nbi_wr0#:
	              br_!signal[l0026!nbi_sig, M045_wait_nbi_wr0#]
.241 00F000000300 common_code
	        .end
	.end_macro_ref         blm_cfg_blq_evnts
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ0_STATS_BASE & 0xffffffff))
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ0_STATS_BASE & 0xffffffff))
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ0_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.242 00F440000300 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ0_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.243 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, ((_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000))
	.macro_ref                 immed32(l0001!addr, ((_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000))
	                            immed[l0001!addr, ((((_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000)) & 0xFFFF)]
.244 00F440001700 common_code
	                            immed_w1[l0001!addr, (((((_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000)) >> 16) & 0xFFFF)]
.245 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ0_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ0_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ0_EMU_QID) & 0xFFFF)]
.246 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ0_EMU_QID) >> 16) & 0xFFFF)]
.247 00F000000751 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (128 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (128 - 47))
	                        immed[l0000!cache_hwm, 81]
.248 00F000000B80 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 128)
	.macro_ref                 immed32(l0000!cache_size, 128)
	                        immed[l0000!cache_size, 128]
.249 00F000002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_stats()
	.end_macro_ref         blm_init_stats
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x0 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x0 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x0 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 5]
.250 00F440002B20 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 32]
.251 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ0_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ0_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ0_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ0_AP_FILTER_NUM) & 0xFFFF)]
.252 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ0_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.253 00F000002700 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_mailbox()
	                .begin
	                .reg l0027!zero
	                immed[l0027!zero, 0]
.254 00FC17202700 common_code
	                local_csr_wr[mailbox0, l0027!zero]
.255 00FC176C8320 common_code
	                local_csr_wr[mailbox1, 32]
.256 00FC17A02700 common_code
	                local_csr_wr[mailbox2, l0027!zero]
.257 00FC17E02700 common_code
	                local_csr_wr[mailbox3, l0027!zero]
.258 00F000003700 common_code
	                .end
	.end_macro_ref         blm_init_mailbox
	.macro_ref         blm_init_blq_lm_index(BLQ0_DESC_LMEM_BASE)
	                .begin
	                .reg l0028!tmp
	                immed[l0028!tmp, BLQ0_DESC_LMEM_BASE]
.259 00FC06603700 common_code
	                local_csr_wr[active_lm_addr_0, l0028!tmp]
.260 00F0000C0300 common_code
	                nop
.261 00F0000C0300 common_code
	                nop
.262 00F0000C0300 common_code
	                nop
.263 00F000003F00 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_init_lm(*l$index0, 0, BLM_NBI_BLQ0_CACHE_BASE)
	.macro_ref                 move(*l$index0[0], (BLM_NBI_BLQ0_CACHE_BASE & 0xFFFFFFFF))
	.macro_ref                         immed32(*l$index0[0], (BLM_NBI_BLQ0_CACHE_BASE & 0xFFFFFFFF))
	                                    .begin
	                                        .reg l0029!immed32_temp
	                                        immed[l0029!immed32_temp, (((BLM_NBI_BLQ0_CACHE_BASE & 0xFFFFFFFF)) & 0xFFFF)]
.264 00F440003F00 common_code
	                                        immed_w1[l0029!immed32_temp, ((((BLM_NBI_BLQ0_CACHE_BASE & 0xFFFFFFFF)) >> 16) & 0xFFFF)]
.265 00A020003F00 common_code
	                                        alu[*l$index0[0], --, b, l0029!immed32_temp]
.266 00F0000C0201 common_code
	                                    .end
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	                immed[*l$index0[1], 0]
.267 00F0000C0202 common_code
	                immed[*l$index0[2], 0]
.268 00F0000C0204 common_code
	                immed[*l$index0[4], 0]
.269 00F0000C0203 common_code
	                immed[*l$index0[3], 0]
.270 00D88FC08038 common_code
	.end_macro_ref         blm_init_lm
	.macro_ref         blm_init_info_section()
	            .init BLM_INFO_SECTION_BASE+0       (BLM_INFO_SECTION_BASE >>8)
	            .init BLM_INFO_SECTION_BASE+4       (__MEID)
	            .init BLM_INFO_SECTION_BASE+8       255
	            .init BLM_INFO_SECTION_BASE+12      0
	            .init BLM_INFO_SECTION_BASE+16      671098880
	            .init BLM_INFO_SECTION_BASE+20      671098880
	.end_macro_ref         blm_init_info_section
	.macro_ref         blm_is_blq_enable(0, blm_ingress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_ingress_blq_processing#]
.271 00F000000700 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l000_end#]
	            .unreachable
	;             l000_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	            l000_end#: 
	    M006_ctx1#:
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ0_STATS_BASE & 0xffffffff))
	M071#:
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ0_STATS_BASE & 0xffffffff))
	M072#:
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ0_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.272 00F440000700 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ0_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.273 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, (_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000)
	.macro_ref                 immed32(l0001!addr, (_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000)
	                            immed[l0001!addr, (((_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000) & 0xFFFF)]
.274 00F440001700 common_code
	                            immed_w1[l0001!addr, ((((_BLM_NBI8_BLQ0_EMU_Q_BASE >>8)&0xFF000000) >> 16) & 0xFFFF)]
.275 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ0_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ0_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ0_EMU_QID) & 0xFFFF)]
.276 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ0_EMU_QID) >> 16) & 0xFFFF)]
.277 00F0000D440F common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (128 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (128 - 47))
	                        immed[l0000!cache_hwm, 81]
.278 00F000000B80 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 128)
	.macro_ref                 immed32(l0000!cache_size, 128)
	                        immed[l0000!cache_size, 128]
.279 00F000002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x4 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x4 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x4 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 5]
.280 00F440002B21 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 33]
.281 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ1_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ1_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ1_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ1_AP_FILTER_NUM) & 0xFFFF)]
.282 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ1_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.283 00F000000300 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_blq_lm_index(BLQ0_DESC_LMEM_BASE)
	                .begin
	                .reg l0030!tmp
	                immed[l0030!tmp, BLQ0_DESC_LMEM_BASE]
.284 00FC06600300 common_code
	                local_csr_wr[active_lm_addr_0, l0030!tmp]
.285 00F0000C0300 common_code
	                nop
.286 00F0000C0300 common_code
	                nop
.287 00F0000C0300 common_code
	                nop
.288 00D868808038 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_is_blq_enable(4, blm_egress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_egress_blq_processing#]
.289 00F000000300 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l001_end#]
	            .unreachable
	;             l001_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	            l001_end#: 
	    M006_ctx2#:
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ1_STATS_BASE & 0xffffffff))
	M089#:
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ1_STATS_BASE & 0xffffffff))
	M090#:
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ1_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.290 00F440000300 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ1_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.291 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, (_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000)
	.macro_ref                 immed32(l0001!addr, (_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000)
	                            immed[l0001!addr, (((_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000) & 0xFFFF)]
.292 00F440001700 common_code
	                            immed_w1[l0001!addr, ((((_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000) >> 16) & 0xFFFF)]
.293 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ1_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ1_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ1_EMU_QID) & 0xFFFF)]
.294 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ1_EMU_QID) >> 16) & 0xFFFF)]
.295 00F000000751 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (128 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (128 - 47))
	                        immed[l0000!cache_hwm, 81]
.296 00F000000B80 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 128)
	.macro_ref                 immed32(l0000!cache_size, 128)
	                        immed[l0000!cache_size, 128]
.297 00F004002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_stats()
	.end_macro_ref         blm_init_stats
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x1 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x1 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x1 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 16389]
.298 00F440002B20 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 32]
.299 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ2_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ2_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ2_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ2_AP_FILTER_NUM) & 0xFFFF)]
.300 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ2_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.301 00F000001F20 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_blq_lm_index(BLQ1_DESC_LMEM_BASE)
	                .begin
	                .reg l0031!tmp
	                immed[l0031!tmp, BLQ1_DESC_LMEM_BASE]
.302 00FC06601F00 common_code
	                local_csr_wr[active_lm_addr_0, l0031!tmp]
.303 00F0000C0300 common_code
	                nop
.304 00F0000C0300 common_code
	                nop
.305 00F0000C0300 common_code
	                nop
.306 00F000002700 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_init_lm(*l$index0, 1, BLM_NBI_BLQ1_CACHE_BASE)
	.macro_ref                 move(*l$index0[0], (BLM_NBI_BLQ1_CACHE_BASE & 0xFFFFFFFF))
	.macro_ref                         immed32(*l$index0[0], (BLM_NBI_BLQ1_CACHE_BASE & 0xFFFFFFFF))
	                                    .begin
	                                        .reg l0032!immed32_temp
	                                        immed[l0032!immed32_temp, (((BLM_NBI_BLQ1_CACHE_BASE & 0xFFFFFFFF)) & 0xFFFF)]
.307 00F440002700 common_code
	                                        immed_w1[l0032!immed32_temp, ((((BLM_NBI_BLQ1_CACHE_BASE & 0xFFFFFFFF)) >> 16) & 0xFFFF)]
.308 00A020002700 common_code
	                                        alu[*l$index0[0], --, b, l0032!immed32_temp]
.309 00F0000C0201 common_code
	                                    .end
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	                immed[*l$index0[1], 0]
.310 00F0000C0202 common_code
	                immed[*l$index0[2], 0]
.311 00F0000C0204 common_code
	                immed[*l$index0[4], 0]
.312 00F0000C0203 common_code
	                immed[*l$index0[3], 0]
.313 00D88FC08038 common_code
	.end_macro_ref         blm_init_lm
	.macro_ref         blm_is_blq_enable(1, blm_ingress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_ingress_blq_processing#]
.314 00F000000700 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l002_end#]
	            .unreachable
	;             l002_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	            l002_end#: 
	    M006_ctx3#:
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ1_STATS_BASE & 0xffffffff))
	M111#:
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ1_STATS_BASE & 0xffffffff))
	M112#:
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ1_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.315 00F440000700 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ1_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.316 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, (_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000)
	.macro_ref                 immed32(l0001!addr, (_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000)
	                            immed[l0001!addr, (((_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000) & 0xFFFF)]
.317 00F440001700 common_code
	                            immed_w1[l0001!addr, ((((_BLM_NBI8_BLQ1_EMU_Q_BASE >>8)&0xFF000000) >> 16) & 0xFFFF)]
.318 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ1_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ1_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ1_EMU_QID) & 0xFFFF)]
.319 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ1_EMU_QID) >> 16) & 0xFFFF)]
.320 00F0000D440F common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (128 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (128 - 47))
	                        immed[l0000!cache_hwm, 81]
.321 00F000000B80 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 128)
	.macro_ref                 immed32(l0000!cache_size, 128)
	                        immed[l0000!cache_size, 128]
.322 00F004002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x5 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x5 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x5 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 16389]
.323 00F440002B21 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 33]
.324 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ3_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ3_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ3_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ3_AP_FILTER_NUM) & 0xFFFF)]
.325 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ3_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.326 00F000000320 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_blq_lm_index(BLQ1_DESC_LMEM_BASE)
	                .begin
	                .reg l0033!tmp
	                immed[l0033!tmp, BLQ1_DESC_LMEM_BASE]
.327 00FC06600300 common_code
	                local_csr_wr[active_lm_addr_0, l0033!tmp]
.328 00F0000C0300 common_code
	                nop
.329 00F0000C0300 common_code
	                nop
.330 00F0000C0300 common_code
	                nop
.331 00D868808038 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_is_blq_enable(5, blm_egress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_egress_blq_processing#]
.332 00F000000300 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l003_end#]
	            .unreachable
	;             l003_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	            l003_end#: 
	    M006_ctx4#:
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ2_STATS_BASE & 0xffffffff))
	M129#:
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ2_STATS_BASE & 0xffffffff))
	M130#:
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ2_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.333 00F440000300 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ2_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.334 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, (_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000)
	.macro_ref                 immed32(l0001!addr, (_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000)
	                            immed[l0001!addr, (((_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000) & 0xFFFF)]
.335 00F440001700 common_code
	                            immed_w1[l0001!addr, ((((_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000) >> 16) & 0xFFFF)]
.336 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ2_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ2_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ2_EMU_QID) & 0xFFFF)]
.337 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ2_EMU_QID) >> 16) & 0xFFFF)]
.338 00F000000751 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (128 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (128 - 47))
	                        immed[l0000!cache_hwm, 81]
.339 00F000000B80 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 128)
	.macro_ref                 immed32(l0000!cache_size, 128)
	                        immed[l0000!cache_size, 128]
.340 00F008002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_stats()
	.end_macro_ref         blm_init_stats
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x2 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x2 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x2 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 32773]
.341 00F440002B20 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 32]
.342 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ4_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ4_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ4_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ4_AP_FILTER_NUM) & 0xFFFF)]
.343 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ4_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.344 00F000002F40 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_blq_lm_index(BLQ2_DESC_LMEM_BASE)
	                .begin
	                .reg l0034!tmp
	                immed[l0034!tmp, BLQ2_DESC_LMEM_BASE]
.345 00FC06602F00 common_code
	                local_csr_wr[active_lm_addr_0, l0034!tmp]
.346 00F0000C0300 common_code
	                nop
.347 00F0000C0300 common_code
	                nop
.348 00F0000C0300 common_code
	                nop
.349 00F000003300 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_init_lm(*l$index0, 2, BLM_NBI_BLQ2_CACHE_BASE)
	.macro_ref                 move(*l$index0[0], (BLM_NBI_BLQ2_CACHE_BASE & 0xFFFFFFFF))
	.macro_ref                         immed32(*l$index0[0], (BLM_NBI_BLQ2_CACHE_BASE & 0xFFFFFFFF))
	                                    .begin
	                                        .reg l0035!immed32_temp
	                                        immed[l0035!immed32_temp, (((BLM_NBI_BLQ2_CACHE_BASE & 0xFFFFFFFF)) & 0xFFFF)]
.350 00F440003300 common_code
	                                        immed_w1[l0035!immed32_temp, ((((BLM_NBI_BLQ2_CACHE_BASE & 0xFFFFFFFF)) >> 16) & 0xFFFF)]
.351 00A020003300 common_code
	                                        alu[*l$index0[0], --, b, l0035!immed32_temp]
.352 00F0000C0201 common_code
	                                    .end
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	                immed[*l$index0[1], 0]
.353 00F0000C0202 common_code
	                immed[*l$index0[2], 0]
.354 00F0000C0204 common_code
	                immed[*l$index0[4], 0]
.355 00F0000C0203 common_code
	                immed[*l$index0[3], 0]
.356 00D88FC08038 common_code
	.end_macro_ref         blm_init_lm
	.macro_ref         blm_is_blq_enable(2, blm_ingress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_ingress_blq_processing#]
.357 00F000000700 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l004_end#]
	            .unreachable
	;             l004_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	            l004_end#: 
	    M006_ctx5#:
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ2_STATS_BASE & 0xffffffff))
	M151#:
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ2_STATS_BASE & 0xffffffff))
	M152#:
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ2_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.358 00F440000700 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ2_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.359 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, (_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000)
	.macro_ref                 immed32(l0001!addr, (_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000)
	                            immed[l0001!addr, (((_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000) & 0xFFFF)]
.360 00F440001700 common_code
	                            immed_w1[l0001!addr, ((((_BLM_NBI8_BLQ2_EMU_Q_BASE >>8)&0xFF000000) >> 16) & 0xFFFF)]
.361 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ2_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ2_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ2_EMU_QID) & 0xFFFF)]
.362 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ2_EMU_QID) >> 16) & 0xFFFF)]
.363 00F0000D440F common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (128 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (128 - 47))
	                        immed[l0000!cache_hwm, 81]
.364 00F000000B80 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 128)
	.macro_ref                 immed32(l0000!cache_size, 128)
	                        immed[l0000!cache_size, 128]
.365 00F008002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x6 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x6 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x6 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 32773]
.366 00F440002B21 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 33]
.367 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ5_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ5_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ5_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ5_AP_FILTER_NUM) & 0xFFFF)]
.368 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ5_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.369 00F000002740 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_blq_lm_index(BLQ2_DESC_LMEM_BASE)
	                .begin
	                .reg l0036!tmp
	                immed[l0036!tmp, BLQ2_DESC_LMEM_BASE]
.370 00FC06602700 common_code
	                local_csr_wr[active_lm_addr_0, l0036!tmp]
.371 00F0000C0300 common_code
	                nop
.372 00F0000C0300 common_code
	                nop
.373 00F0000C0300 common_code
	                nop
.374 00D868808038 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_is_blq_enable(6, blm_egress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_egress_blq_processing#]
.375 00F000000300 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l005_end#]
	            .unreachable
	;             l005_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	            l005_end#: 
	    M006_ctx6#:
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ3_STATS_BASE & 0xffffffff))
	M169#:
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ3_STATS_BASE & 0xffffffff))
	M170#:
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ3_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.376 00F440000300 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ3_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.377 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, (_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000)
	.macro_ref                 immed32(l0001!addr, (_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000)
	                            immed[l0001!addr, (((_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000) & 0xFFFF)]
.378 00F440001700 common_code
	                            immed_w1[l0001!addr, ((((_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000) >> 16) & 0xFFFF)]
.379 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ3_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ3_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ3_EMU_QID) & 0xFFFF)]
.380 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ3_EMU_QID) >> 16) & 0xFFFF)]
.381 00F000000711 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (64 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (64 - 47))
	                        immed[l0000!cache_hwm, 17]
.382 00F000000B40 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 64)
	.macro_ref                 immed32(l0000!cache_size, 64)
	                        immed[l0000!cache_size, 64]
.383 00F00C002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_stats()
	.end_macro_ref         blm_init_stats
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x3 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x3 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x3 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 49157]
.384 00F440002B20 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 32]
.385 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ6_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ6_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ6_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ6_AP_FILTER_NUM) & 0xFFFF)]
.386 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ6_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.387 00F000003760 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_blq_lm_index(BLQ3_DESC_LMEM_BASE)
	                .begin
	                .reg l0037!tmp
	                immed[l0037!tmp, BLQ3_DESC_LMEM_BASE]
.388 00FC06603700 common_code
	                local_csr_wr[active_lm_addr_0, l0037!tmp]
.389 00F0000C0300 common_code
	                nop
.390 00F0000C0300 common_code
	                nop
.391 00F0000C0300 common_code
	                nop
.392 00F000003F00 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_init_lm(*l$index0, 3, BLM_NBI_BLQ3_CACHE_BASE)
	.macro_ref                 move(*l$index0[0], (BLM_NBI_BLQ3_CACHE_BASE & 0xFFFFFFFF))
	.macro_ref                         immed32(*l$index0[0], (BLM_NBI_BLQ3_CACHE_BASE & 0xFFFFFFFF))
	                                    .begin
	                                        .reg l0038!immed32_temp
	                                        immed[l0038!immed32_temp, (((BLM_NBI_BLQ3_CACHE_BASE & 0xFFFFFFFF)) & 0xFFFF)]
.393 00F440003F00 common_code
	                                        immed_w1[l0038!immed32_temp, ((((BLM_NBI_BLQ3_CACHE_BASE & 0xFFFFFFFF)) >> 16) & 0xFFFF)]
.394 00A020003F00 common_code
	                                        alu[*l$index0[0], --, b, l0038!immed32_temp]
.395 00F0000C0201 common_code
	                                    .end
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	                immed[*l$index0[1], 0]
.396 00F0000C0202 common_code
	                immed[*l$index0[2], 0]
.397 00F0000C0204 common_code
	                immed[*l$index0[4], 0]
.398 00F0000C0203 common_code
	                immed[*l$index0[3], 0]
.399 00D88FC08038 common_code
	.end_macro_ref         blm_init_lm
	.macro_ref         blm_is_blq_enable(3, blm_ingress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_ingress_blq_processing#]
.400 00F000000700 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l006_end#]
	            .unreachable
	;             l006_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	            l006_end#: 
	    M006_ctx7#:
	.macro_ref         move(l0000!blq_stats_base, (CTM_NBI_BLQ3_STATS_BASE & 0xffffffff))
	M191#:
	.macro_ref                 immed32(l0000!blq_stats_base, (CTM_NBI_BLQ3_STATS_BASE & 0xffffffff))
	M192#:
	                            immed[l0000!blq_stats_base, (((CTM_NBI_BLQ3_STATS_BASE & 0xffffffff)) & 0xFFFF)]
.401 00F440000700 common_code
	                            immed_w1[l0000!blq_stats_base, ((((CTM_NBI_BLQ3_STATS_BASE & 0xffffffff)) >> 16) & 0xFFFF)]
.402 00F000001700 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0001!addr, (_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000)
	.macro_ref                 immed32(l0001!addr, (_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000)
	                            immed[l0001!addr, (((_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000) & 0xFFFF)]
.403 00F440001700 common_code
	                            immed_w1[l0001!addr, ((((_BLM_NBI8_BLQ3_EMU_Q_BASE >>8)&0xFF000000) >> 16) & 0xFFFF)]
.404 00F0000C0005 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!ringid, BLM_NBI8_BLQ3_EMU_QID)
	.macro_ref                 immed32(l0000!ringid, BLM_NBI8_BLQ3_EMU_QID)
	                            immed[l0000!ringid, ((BLM_NBI8_BLQ3_EMU_QID) & 0xFFFF)]
.405 00F4400C0005 common_code
	                            immed_w1[l0000!ringid, (((BLM_NBI8_BLQ3_EMU_QID) >> 16) & 0xFFFF)]
.406 00F0000C440F common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_hwm, (64 - 47))
	.macro_ref                 immed32(l0000!cache_hwm, (64 - 47))
	                        immed[l0000!cache_hwm, 17]
.407 00F000000B40 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         move(l0000!cache_size, 64)
	.macro_ref                 immed32(l0000!cache_size, 64)
	                        immed[l0000!cache_size, 64]
.408 00F00C002B05 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	.macro_ref         blm_init_filter_match(l0000!cls_ap_filter_match, (0x5 | 0x7 <<14 | 8 <<18))
	.macro_ref                 move(l0000!cls_ap_filter_match, (0x5 | 0x7 <<14 | 8 <<18))
	.macro_ref                         immed32(l0000!cls_ap_filter_match, (0x5 | 0x7 <<14 | 8 <<18))
	                                    immed[l0000!cls_ap_filter_match, 49157]
.409 00F440002B21 common_code
	                                    immed_w1[l0000!cls_ap_filter_match, 33]
.410 00F0000C0004 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_match
	.macro_ref         blm_init_filter_number(l0000!cls_ap_filter_number, BLM_BLQ7_AP_FILTER_NUM)
	.macro_ref                 move(l0000!cls_ap_filter_number, BLM_BLQ7_AP_FILTER_NUM)
	.macro_ref                         immed32(l0000!cls_ap_filter_number, BLM_BLQ7_AP_FILTER_NUM)
	                                    immed[l0000!cls_ap_filter_number, ((BLM_BLQ7_AP_FILTER_NUM) & 0xFFFF)]
.411 00F4400C0004 common_code
	                                    immed_w1[l0000!cls_ap_filter_number, (((BLM_BLQ7_AP_FILTER_NUM) >> 16) & 0xFFFF)]
.412 00F000002F60 common_code
	.end_macro_ref                         immed32
	.end_macro_ref                 move
	.end_macro_ref         blm_init_filter_number
	.macro_ref         blm_init_blq_lm_index(BLQ3_DESC_LMEM_BASE)
	                .begin
	                .reg l0039!tmp
	                immed[l0039!tmp, BLQ3_DESC_LMEM_BASE]
.413 00FC06602F00 common_code
	                local_csr_wr[active_lm_addr_0, l0039!tmp]
.414 00F0000C0300 common_code
	                nop
.415 00F0000C0300 common_code
	                nop
.416 00F0000C0300 common_code
	                nop
.417 00D868808038 common_code
	                .end
	.end_macro_ref         blm_init_blq_lm_index
	.macro_ref         blm_is_blq_enable(7, blm_egress_blq_processing#)
	            .if ( BLM_BLQ_ENABLE_MASK & _bit_MASK )
	                br[blm_egress_blq_processing#]
.418 00F200202F00 common_code
	            .else
	; The following uwords are unreachable and have been commented out
	;             br[l007_end#]
	            .unreachable
	;             l007_01#: 
	;                 ctx_arb[kill], any
	; End commenting out unreachable code
	            .endif
	.end_macro_ref         blm_is_blq_enable
	    .end
	.end_macro_ref     blm_ctx_init
	    .reg $l0001!nbitmbuf[16]
	    .xfer_order $l0001!nbitmbuf[0]
	            l007_end#: 
	    M006_blm_ctx_init_end#:
	blm_egress_blq_processing#:
	.macro_ref     aggregate_directive(.set, $l0001!nbitmbuf, 16)
	.macro_ref         aggregate_directive(.set, $l0001!nbitmbuf, 0, 16)
	                    .set $l0001!nbitmbuf[0]
	                    .set $l0001!nbitmbuf[1]
	                    .set $l0001!nbitmbuf[2]
	                    .set $l0001!nbitmbuf[3]
	                    .set $l0001!nbitmbuf[4]
	                    .set $l0001!nbitmbuf[5]
	                    .set $l0001!nbitmbuf[6]
	                    .set $l0001!nbitmbuf[7]
	                    .set $l0001!nbitmbuf[8]
	                    .set $l0001!nbitmbuf[9]
	                    .set $l0001!nbitmbuf[10]
	                    .set $l0001!nbitmbuf[11]
	                    .set $l0001!nbitmbuf[12]
	                    .set $l0001!nbitmbuf[13]
	                    .set $l0001!nbitmbuf[14]
	                    .set $l0001!nbitmbuf[15]
	.end_macro_ref         aggregate_directive
	.end_macro_ref     aggregate_directive
	    .sig l0001!sig_bufpop l0001!sig_memput0 l0001!sig_memput1
	.macro_ref     evntm_cls_event_filter_config(l0000!cls_ap_filter_number, 0xFFC00F,                                   l0000!cls_ap_filter_match, 5)
	    .begin
	        .reg $l0040!xfer[4]
	        .xfer_order $l0040!xfer[0]
	        .reg l0040!addr
	        .reg l0040!_mask
	        .reg l0040!_match
	        .sig l0040!signal
	.macro_ref         move(l0040!addr, 0x20000)
	.macro_ref                 immed32(l0040!addr, 0x20000)
	                        immed[l0040!addr, 512, <<8]
.419 009BA0B82E04 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	        alu_shf[l0040!addr, l0040!addr, or, l0000!cls_ap_filter_number, <<6]
.420 00F00C00030F common_code
	.macro_ref             move(l0040!_mask, 0xFFC00F)
	.macro_ref                     immed32(l0040!_mask, 0xFFC00F)
	                                immed[l0040!_mask, 49167]
.421 00F4400003FF common_code
	                                immed_w1[l0040!_mask, 255]
.422 00B000A02B00 common_code
	.end_macro_ref                     immed32
	.end_macro_ref             move
	            alu[l0040!_match, --, b, l0000!cls_ap_filter_match]
.423 009A80080225 common_code
	        alu_shf[l0040!_mask, l0040!_mask, or, 5, <<24]
.424 00A018200300 common_code
	        alu[$l0040!xfer[0], --, b, l0040!_mask]
.425 00A0183C0300 common_code
	        alu[$l0040!xfer[1], --, b, 0]
.426 106130202F30 common_code
	        cls[write, $l0040!xfer[0], l0040!addr, 0x10, 1], sig_done[l0040!signal]
.427 00D86AC0C233 common_code
	.macro_ref         _evntm_signal_wait(l0040!signal, THD_SPIN)
	        .begin
	                M216_wait_signal_spin_loop#:
	                    br_!signal[l0040!signal, M216_wait_signal_spin_loop#]
.428 00A018402B00 common_code
	        .end
	.end_macro_ref         _evntm_signal_wait
	        alu[$l0040!xfer[2], --, b, l0040!_match]
.429 00A0185C0300 common_code
	        alu[$l0040!xfer[3], --, b, 0]
.430 00A018402B00 common_code
	        alu[$l0040!xfer[2], --, b, l0040!_match]
.431 00A0185C0300 common_code
	        alu[$l0040!xfer[3], --, b, 0]
.432 106130402F38 common_code
	        cls[write, $l0040!xfer[2], l0040!addr, 0x18, 1], sig_done[l0040!signal]
.433 00D86C40C233 common_code
	.macro_ref         _evntm_signal_wait(l0040!signal, THD_SPIN)
	        .begin
	                M217_wait_signal_spin_loop#:
	                    br_!signal[l0040!signal, M217_wait_signal_spin_loop#]
.434 00F200303B02 common_code
	        .end
	.end_macro_ref         _evntm_signal_wait
	    .end
	.end_macro_ref     evntm_cls_event_filter_config
	.macro_ref     evntm_cls_autopush_monitor_config(l0000!cls_ap_filter_number, $l0001!event_data[0], auto_push_event_sig)
	    .begin
	        .reg l0043!addr
	        .reg l0043!temp
	        .reg l0043!ctxt_num l0043!me_num
	        .reg $l0043!xfer
	        .sig l0043!local_signal
	.macro_ref         move(l0043!addr, 0x30200)
	.macro_ref                 immed32(l0043!addr, 0x30200)
	                        immed[l0043!addr, 770, <<8]
.435 009BD0E83A04 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	        alu_shf[l0043!addr, l0043!addr, or, l0000!cls_ap_filter_number, <<3]
.436 00FC044C0000 common_code
	        M218_rd_act_ctx_sts#:
	        local_csr_rd[active_ctx_sts]
.437 00F000003F00 common_code
	        immed[l0043!temp, 0]
.438 00D06D003C20 common_code
	        br_bclr[l0043!temp, 31, M218_rd_act_ctx_sts#]
.439 00B440B03F07 common_code
	        alu[l0043!ctxt_num, l0043!temp, and, 0x7]
.440 009430803D2F common_code
	        alu_shf[l0043!me_num, 0xf, and, l0043!temp, >>3]
.441 009080F02200 common_code
	        alu_shf[l0043!temp, --, b, l0043!me_num, <<24]
.442 009B00F83E21 common_code
	        alu_shf[l0043!temp, l0043!temp, or, 1, <<16]
.443 008BE0283E20 common_code
	        alu_shf[l0043!temp, l0043!temp, or, 0, <<2]
.444 008B90202E02 common_code
	        alu_shf[l0043!temp, l0043!temp, or, l0043!ctxt_num, <<7]
.445 009AC0F02E02 common_code
	        alu_shf[l0043!temp, l0043!temp, or, l0043!ctxt_num, <<20]
.446 00A018203F00 common_code
	        alu[$l0043!xfer, --, b, l0043!temp]
.447 106130203B20 common_code
	        cls[write, $l0043!xfer, l0043!addr, 0, 1], sig_done[l0043!local_signal]
.448 00D87000C233 common_code
	.macro_ref         _evntm_signal_wait(l0043!local_signal, THD_SPIN)
	        .begin
	                M221_wait_signal_spin_loop#:
	                    br_!signal[l0043!local_signal, M221_wait_signal_spin_loop#]
.449 00D87101C031 common_code
	        .end
	.end_macro_ref         _evntm_signal_wait
	    .end
	.end_macro_ref     evntm_cls_autopush_monitor_config
	    .if (ctx() == 7)
	    br!=ctx[7,l008_01#]
.450 00F00D000343 common_code
	        immed[l0001!count, 0xd043]
.451 00FC17200300 common_code
	        local_csr_wr[mailbox0, l0001!count]
.452 00F200302B00 common_code
	    .endif
	    .while (1)
	    l008_01#: 
	    l008_end#: 
	    l009_start#: 
	.macro_ref         evntm_cls_autopush_monitor_engage(l0000!cls_ap_filter_number, $l0001!xfer[0], l0001!evtsig, NONE)
	        .begin
	            .reg l0045!addr
	            .reg l0045!_filter
	.macro_ref             move(l0045!addr, 0x30000)
	.macro_ref                     immed32(l0045!addr, 0x30000)
	                            immed[l0045!addr, 768, <<8]
.453 009BD0A82A04 common_code
	.end_macro_ref                     immed32
	.end_macro_ref             move
	            alu_shf[l0045!addr, l0045!addr, or, l0000!cls_ap_filter_number, <<3]
.454 00B040CC0004 common_code
	            alu[l0045!_filter, --, b, l0000!cls_ap_filter_number]
.455 008B88183223 common_code
	            alu_shf[$l0001!xfer[0], l0045!_filter, or, 3, <<8]
.456 106120102B20 common_code
	            cls[write, $l0001!xfer[0], l0045!addr, 0, 1], sig_done[l0001!evtsig]
.457 00E000000006 common_code
	.macro_ref             _evntm_signal_wait(l0001!evtsig, NONE)
	            .begin
	            .end
	.end_macro_ref             _evntm_signal_wait
	        .end
	.end_macro_ref         evntm_cls_autopush_monitor_engage
	        ctx_arb[l0001!evtsig, l0001!auto_push_event_sig],all
.458 00A018060300 common_code
	        alu[$l0001!event_data[0], --, b, $l0001!event_data[0]]
.459 0084E0120123 common_code
	        alu_shf[l0001!blq, 0x3, and, $l0001!event_data[0], >>14]
.460 009440B80D80 common_code
	        alu_shf[l0001!blq_cnt_cur, l0001!blq_cnt_mask, and, $l0001!event_data[0], >>4]
.461 008520020123 common_code
	        alu_shf[l0001!NbiNum, 0x3, and, $l0001!event_data[0], >>18]
.462 00AAC0802C06 common_code
	        alu[l0001!deficit, l0001!blq_cnt_cur, -, l0001!blq_cnt_prev]
.463 00B400C00C08 common_code
	        alu[l0001!deficit, l0001!deficit, and, l0001!blq_cnt_mask]
.464 00B0C0401301 common_code
	        alu[l0001!blq_evnt_cnt, l0001!blq_evnt_cnt, +, 1]
.465 00A0C0200700 common_code
	.macro_ref         blm_stats(BLM_STATS_NUM_TM_EVNTS_RCVD)
	        .begin
	            .reg l0047!_addr
	            .reg l0047!addrhi
	            alu[l0047!_addr, l0000!blq_stats_base, +, BLM_STATS_NUM_TM_EVNTS_RCVD]
.466 00F000002700 common_code
	            immed[l0047!addrhi, 0]
.467 044908082702 common_code
	                mem[incr64, --, l0047!addrhi, <<8, l0047!_addr,1]
.468 00A4300C0A03 common_code
	        .end
	.end_macro_ref         blm_stats
	        .if (BLM_BLQ_LM_REF[BLM_LM_BLQ_NULL_RECYCLE_OFFSET] & 2)
	        alu[--,*l$index0[3],and,2]
.469 00D87AC08120 common_code
	        beq[l010_01#]
.470 00AAF0003320 common_code
	            .while (deficit >= NBI_BLQ_EVENT_THRESHOLD)
	            alu[--,l0001!deficit,-,32]
.471 00D87A808129 common_code
	            blt[l011_end#]
.472 00F0000C0006 common_code
	            l011_start#: 
	.macro_ref                 blm_egress_null_buffer_recycle(l0001!NbiNum, l0001!blq, 32)
	                .begin
	                    .reg l0048!_addr
	                    .reg l0048!_offset
	.macro_ref                     move(l0048!_addr, ((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000))
	.macro_ref                             immed32(l0048!_addr, ((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000))
	                                        immed[l0048!_addr, ((((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000)) & 0xFFFF)]
.473 00F4400C0006 common_code
	                                        immed_w1[l0048!_addr, (((((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000)) >> 16) & 0xFFFF)]
.474 00F000002B00 common_code
	.end_macro_ref                             immed32
	.end_macro_ref                     move
	.macro_ref                     move(l0048!_offset, ((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF))
	.macro_ref                             immed32(l0048!_offset, ((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF))
	                                        immed[l0048!_offset, ((((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF)) & 0xFFFF)]
.475 00F440002B00 common_code
	                                        immed_w1[l0048!_offset, (((((BLM_EGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF)) >> 16) & 0xFFFF)]
.476 00F000000B00 common_code
	.end_macro_ref                             immed32
	.end_macro_ref                     move
	.macro_ref                         blm_poptomem(l0001!NbiNum, l0001!blq, l0048!_addr, l0048!_offset, 32)
	                        .begin
	                            .reg l0049!override_data
	                            .reg l0049!ov
	                            .reg $l0049!x[2]
	                            .xfer_order $l0049!x[0]
	                            .set $l0049!x[0]
	                            .set $l0049!x[1]
	                            .sig l0049!dummy_sig
	.macro_ref                                 _blm_immed32(l0049!ov, 135331840)
	                                    immed[l0049!ov, 0]
.477 00F440800B11 common_code
	                                        immed_w1[l0049!ov, 2065]
.478 009A80280A00 common_code
	.end_macro_ref                                 _blm_immed32
	                                alu_shf[l0049!ov, l0049!ov, or, l0001!NbiNum, <<24]
.479 00FC19200B00 common_code
	                            local_csr_wr[cmd_indirect_ref_0, l0049!ov]
.480 00F002F0038C common_code
	.macro_ref                                 _blm_immed32(l0049!override_data, 12172)
	                                    immed[l0049!override_data, 12172]
.481 009A90080201 common_code
	.end_macro_ref                                 _blm_immed32
	                                alu_shf[l0049!override_data, l0049!override_data, or, l0001!blq, <<23]
.482 00A030000300 common_code
	                            alu[--,--,b,l0049!override_data]
.483 024130202B06 common_code
	                            mem[write, $l0049!x[0], l0048!_addr, <<8, l0048!_offset, 1], sig_done[l0049!dummy_sig], indirect_ref
.484 00BAC0C03320 common_code
	                            .io_completed l0049!dummy_sig
	                        .end
	.end_macro_ref                         blm_poptomem
	                .end
	.end_macro_ref                 blm_egress_null_buffer_recycle
	                alu[l0001!deficit, l0001!deficit, -, 32]
.485 00A0C0700700 common_code
	.macro_ref                 blm_stats(BLM_STATS_TM_NULL_RECYCLE)
	                .begin
	                    .reg l0050!_addr
	                    .reg l0050!addrhi
	                    alu[l0050!_addr, l0000!blq_stats_base, +, BLM_STATS_TM_NULL_RECYCLE]
.486 00F000003700 common_code
	                    immed[l0050!addrhi, 0]
.487 044908083707 common_code
	                        mem[incr64, --, l0050!addrhi, <<8, l0050!_addr,1]
.488 00AAF0003320 common_code
	                .end
	.end_macro_ref                 blm_stats
	            .endw
	            l011_cont#: 
	            alu[--,l0001!deficit,-,32]
.489 00D876008128 common_code
	            bge[l011_start#]
.490 00D88F408038 common_code
	        .else
	            l011_end#: 
	        br[l010_end#]
.491 00AAF0003320 common_code
	            .while ( deficit >= NBI_BLQ_EVENT_THRESHOLD)
	        l010_01#: 
	            alu[--,l0001!deficit,-,32]
.492 00D88F408129 common_code
	            blt[l012_end#]
.493 00A030080B00 common_code
	                .if (BLM_BLQ_LM_REF[BLM_LM_BLQ_DMA_EVNT_PEND_CNT_OFFSET] != 0)
	            l012_start#: 
	                alu[--,--,b,*l$index0[2]]
.494 00D880808120 common_code
	                beq[l013_01#]
.495 00F000003B00 common_code
	.macro_ref                     blm_recycle(l0001!NbiNum, l0001!blq, l0001!NbiNum, l0001!blq, 15)
	                    .begin
	                        .reg l0051!addr
	                        .reg l0051!offset
	                        .reg l0051!override_data
	                        .reg l0051!ov
	                        .reg $l0051!x[2]
	                        .xfer_order $l0051!x[0]
	.macro_ref                             _blm_immed32(l0051!ov, 136445952)
	                                immed[l0051!ov, 0]
.496 00F440803B22 common_code
	                                    immed_w1[l0051!ov, 2082]
.497 009A80E83A00 common_code
	.end_macro_ref                             _blm_immed32
	                            alu_shf[l0051!ov, l0051!ov, or, l0001!NbiNum, <<24]
.498 00FC19203B00 common_code
	                        local_csr_wr[cmd_indirect_ref_0, l0051!ov]
.499 00F002F0038A common_code
	.macro_ref                             _blm_immed32(l0051!override_data, 33566602)
	                                immed[l0051!override_data, 12170]
.500 00F440200300 common_code
	                                    immed_w1[l0051!override_data, 512]
.501 009A90080201 common_code
	.end_macro_ref                             _blm_immed32
	                            alu_shf[l0051!override_data, l0051!override_data, or, l0001!blq, <<23]
.502 00F000002B00 common_code
	.macro_ref                         GET_NBI_CPP_BASE_ADDRESS(l0051!addr, l0001!NbiNum)
	.macro_ref                                 _blm_immed32(l0051!addr, 0)
	                                    immed[l0051!addr, 0]
.503 008A20982A00 common_code
	.end_macro_ref                                 _blm_immed32
	                                alu_shf[l0051!addr, l0051!addr, or, l0001!NbiNum, <<30]
.504 00F000001B00 common_code
	.end_macro_ref                         GET_NBI_CPP_BASE_ADDRESS
	.macro_ref                         GET_NBI_TM_CPP_BLQ_RD_OFFSET(l0051!offset, l0001!blq)
	.macro_ref                                 _blm_immed32(l0051!offset, 2621440)
	                                    immed[l0051!offset, 0]
.505 00F440001B28 common_code
	                                        immed_w1[l0051!offset, 40]
.506 009B90681A01 common_code
	.end_macro_ref                                 _blm_immed32
	                                alu_shf[l0051!offset, l0051!offset, or, l0001!blq, <<7]
.507 00A030000300 common_code
	.end_macro_ref                         GET_NBI_TM_CPP_BLQ_RD_OFFSET
	                        .sig l0051!bogus_sig
	                        alu[--,--,b,l0051!override_data]
.508 020430201B09 common_code
	                        nbi[read, $l0051!x[0], l0051!addr, <<8, l0051!offset, 1], indirect_ref, sig_done[l0051!bogus_sig]
.509 00AAA02C0602 common_code
	                        .io_completed l0051!bogus_sig
	                    .end
	.end_macro_ref                     blm_recycle
	.macro_ref                     blm_decr_dma_evnt_pend_cnt()
	                        alu[*l$index0[2], *l$index0[2], -, 1]
.510 00A0C0A00700 common_code
	.end_macro_ref                     blm_decr_dma_evnt_pend_cnt
	.macro_ref                     blm_stats(BLM_STATS_RECYCLE_DIRECT)
	                    .begin
	                        .reg l0052!_addr
	                        .reg l0052!addrhi
	                        alu[l0052!_addr, l0000!blq_stats_base, +, BLM_STATS_RECYCLE_DIRECT]
.511 00F000000B00 common_code
	                        immed[l0052!addrhi, 0]
.512 044908080B0A common_code
	                            mem[incr64, --, l0052!addrhi, <<8, l0052!_addr,1]
.513 00D88E808038 common_code
	                    .end
	.end_macro_ref                     blm_stats
	                .else
	                br[l013_end#]
.514 00A030081300 common_code
	                l013_01#: 
	.macro_ref                     blm_cache_acquire_lock()
	                        .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                        alu[--,--,b,*l$index0[4]]
.515 00D881C08120 common_code
	                        beq[l014_end#]
.516 00E000000001 common_code
	                        l014_start#: 
	                            ctx_arb[voluntary]
.517 00A030081300 common_code
	                        .endw
	                        l014_cont#: 
	                        alu[--,--,b,*l$index0[4]]
.518 00D881008121 common_code
	                        bne[l014_start#]
.519 00A0204C0700 common_code
	                        l014_end#: 
	                        alu[*l$index0[4], --, b, 1]
.520 00B000D80700 common_code
	.end_macro_ref                     blm_cache_acquire_lock
	                    alu[l0000!cache_cnt, --, b, *l$index0[1]]
.521 00A0204C0300 common_code
	.macro_ref                     blm_cache_release_lock()
	                        alu[*l$index0[4], --, b, 0]
.522 00AAF000340F common_code
	.end_macro_ref                     blm_cache_release_lock
	                    .if (cache_cnt >= cache_hwm)
	                    alu[--,l0000!cache_cnt,-,l0000!cache_hwm]
.523 00D888008129 common_code
	                    blt[l015_01#]
.524 00F000001F00 common_code
	.macro_ref                         blm_egress_pull_buffers_to_emu_ring(l0001!NbiNum, l0001!blq, l0001!addr, l0000!ringid)
	.macro_ref                                     blm_pop2emu_ring(l0001!NbiNum, l0001!blq, l0001!addr, l0000!ringid, 16)
	                                    .begin
	                                        .reg l0053!override_data
	                                        .reg l0053!ov
	                                        .reg $l0053!x[2]
	                                        .xfer_order $l0053!x[0]
	                                        .set $l0053!x[0]
	                                        .set $l0053!x[1]
	.macro_ref                                             _blm_immed32(l0053!ov, 135331840)
	                                                immed[l0053!ov, 0]
.525 00F440801F11 common_code
	                                                    immed_w1[l0053!ov, 2065]
.526 009A80781E00 common_code
	.end_macro_ref                                             _blm_immed32
	                                            alu_shf[l0053!ov, l0053!ov, or, l0001!NbiNum, <<24]
.527 00FC19201F00 common_code
	                                        local_csr_wr[cmd_indirect_ref_0, l0053!ov]
.528 00F002F01B8C common_code
	.macro_ref                                             _blm_immed32(l0053!override_data, 12172)
	                                                immed[l0053!override_data, 12172]
.529 009A90681A01 common_code
	.end_macro_ref                                             _blm_immed32
	                                            alu_shf[l0053!override_data, l0053!override_data, or, l0001!blq, <<23]
.530 00A030001B00 common_code
	                                        .sig l0053!bogus_sig
	                                        alu[--,--,b,l0053!override_data]
.531 065430281705 common_code
	                                        mem[journal, $l0053!x[0], l0001!addr, <<8, l0000!ringid, 1], indirect_ref, sig_done[l0053!bogus_sig]
.532 00F000002700 common_code
	                                        .io_completed l0053!bogus_sig
	                                    .end
	.end_macro_ref                                     blm_pop2emu_ring
	.macro_ref                                     blm_pop2emu_ring(l0001!NbiNum, l0001!blq, l0001!addr, l0000!ringid, 16)
	                                    .begin
	                                        .reg l0054!override_data
	                                        .reg l0054!ov
	                                        .reg $l0054!x[2]
	                                        .xfer_order $l0054!x[0]
	                                        .set $l0054!x[0]
	                                        .set $l0054!x[1]
	.macro_ref                                             _blm_immed32(l0054!ov, 135331840)
	                                                immed[l0054!ov, 0]
.533 00F440802711 common_code
	                                                    immed_w1[l0054!ov, 2065]
.534 009A80982600 common_code
	.end_macro_ref                                             _blm_immed32
	                                            alu_shf[l0054!ov, l0054!ov, or, l0001!NbiNum, <<24]
.535 00FC19202700 common_code
	                                        local_csr_wr[cmd_indirect_ref_0, l0054!ov]
.536 00F002F0238C common_code
	.macro_ref                                             _blm_immed32(l0054!override_data, 12172)
	                                                immed[l0054!override_data, 12172]
.537 009A90882201 common_code
	.end_macro_ref                                             _blm_immed32
	                                            alu_shf[l0054!override_data, l0054!override_data, or, l0001!blq, <<23]
.538 00A030002300 common_code
	                                        .sig l0054!bogus_sig
	                                        alu[--,--,b,l0054!override_data]
.539 065430281705 common_code
	                                        mem[journal, $l0054!x[0], l0001!addr, <<8, l0000!ringid, 1], indirect_ref, sig_done[l0054!bogus_sig]
.540 00A0C0B00700 common_code
	                                        .io_completed l0054!bogus_sig
	                                    .end
	.end_macro_ref                                     blm_pop2emu_ring
	.end_macro_ref                         blm_egress_pull_buffers_to_emu_ring
	.macro_ref                         blm_stats(BLM_STATS_RECYCLE_TM_TO_EMU)
	                        .begin
	                            .reg l0055!_addr
	                            .reg l0055!addrhi
	                            alu[l0055!_addr, l0000!blq_stats_base, +, BLM_STATS_RECYCLE_TM_TO_EMU]
.541 00F000002B00 common_code
	                            immed[l0055!addrhi, 0]
.542 044908082B0B common_code
	                                mem[incr64, --, l0055!addrhi, <<8, l0055!_addr,1]
.543 00D88E808038 common_code
	                        .end
	.end_macro_ref                         blm_stats
	                    .else
	                    br[l015_end#]
.544 00A030081300 common_code
	                    l015_01#: 
	.macro_ref                         blm_egress_pull_buffers_to_cache(l0001!NbiNum, l0001!blq, 32)
	                        .begin
	                            .reg l0056!_addr
	                            .reg l0056!_offset
	                            .reg $l0056!dummy[2]
	                            .sig l0056!pop_complete_sig
	                            .xfer_order $l0056!dummy[0]
	.macro_ref                             blm_cache_acquire_lock()
	                                .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                                alu[--,--,b,*l$index0[4]]
.545 00D889408120 common_code
	                                beq[l016_end#]
.546 00E000000001 common_code
	                                l016_start#: 
	                                    ctx_arb[voluntary]
.547 00A030081300 common_code
	                                .endw
	                                l016_cont#: 
	                                alu[--,--,b,*l$index0[4]]
.548 00D888808121 common_code
	                                bne[l016_start#]
.549 00A0204C0700 common_code
	                                l016_end#: 
	                                alu[*l$index0[4], --, b, 1]
.550 00F0000C000C common_code
	.end_macro_ref                             blm_cache_acquire_lock
	.macro_ref                             move(l0056!_addr, (__ADDR_I0_CTM >>8) & 0xFF000000)
	.macro_ref                                     immed32(l0056!_addr, (__ADDR_I0_CTM >>8) & 0xFF000000)
	                                                immed[l0056!_addr, (((__ADDR_I0_CTM >>8) & 0xFF000000) & 0xFFFF)]
.551 00F4400C000C common_code
	                                                immed_w1[l0056!_addr, ((((__ADDR_I0_CTM >>8) & 0xFF000000) >> 16) & 0xFFFF)]
.552 0091E0714600 common_code
	.end_macro_ref                                     immed32
	.end_macro_ref                             move
	                                    alu_shf[l0056!_offset, --, b, *l$index0[1], <<2]
.553 00B0C0701E00 common_code
	                                    alu[l0056!_offset, l0056!_offset, +, *l$index0[0]]
.554 00F000002700 common_code
	.macro_ref                                     blm_poptomem(l0001!NbiNum, l0001!blq, l0056!_addr, l0056!_offset, 32)
	                                    .begin
	                                        .reg l0057!override_data
	                                        .reg l0057!ov
	                                        .reg $l0057!x[2]
	                                        .xfer_order $l0057!x[0]
	                                        .set $l0057!x[0]
	                                        .set $l0057!x[1]
	                                        .sig l0057!dummy_sig
	.macro_ref                                             _blm_immed32(l0057!ov, 135331840)
	                                                immed[l0057!ov, 0]
.555 00F440802711 common_code
	                                                    immed_w1[l0057!ov, 2065]
.556 009A80982600 common_code
	.end_macro_ref                                             _blm_immed32
	                                            alu_shf[l0057!ov, l0057!ov, or, l0001!NbiNum, <<24]
.557 00FC19202700 common_code
	                                        local_csr_wr[cmd_indirect_ref_0, l0057!ov]
.558 00F002F0238C common_code
	.macro_ref                                             _blm_immed32(l0057!override_data, 12172)
	                                                immed[l0057!override_data, 12172]
.559 009A90882201 common_code
	.end_macro_ref                                             _blm_immed32
	                                            alu_shf[l0057!override_data, l0057!override_data, or, l0001!blq, <<23]
.560 00A030002300 common_code
	                                        alu[--,--,b,l0057!override_data]
.561 024130201F0C common_code
	                                        mem[write, $l0057!x[0], l0056!_addr, <<8, l0056!_offset, 1], sig_done[l0057!dummy_sig], indirect_ref
.562 00A0A01C8201 common_code
	                                        .io_completed l0057!dummy_sig
	                                    .end
	.end_macro_ref                                     blm_poptomem
	.macro_ref                                     blm_incr_cache_cnt(32)
	                                        alu[*l$index0[1], *l$index0[1], +, 32]
.563 00B000780300 common_code
	.end_macro_ref                                     blm_incr_cache_cnt
	                                alu[l0056!_offset, --, b, *l$index0[0]]
.564 004030201F0C common_code
	                                mem[read, $l0056!dummy[0], l0056!_addr, <<8, l0056!_offset, 1],sig_done[l0056!pop_complete_sig]
.565 00E000000008 common_code
	                                ctx_arb[l0056!pop_complete_sig]
.566 00A0204C0300 common_code
	.macro_ref                             blm_cache_release_lock()
	                                alu[*l$index0[4], --, b, 0]
.567 00A0C0D00700 common_code
	.end_macro_ref                             blm_cache_release_lock
	                        .end
	.end_macro_ref                         blm_egress_pull_buffers_to_cache
	.macro_ref                         blm_stats(BLM_STATS_RECYCLE_TM_TO_CACHE)
	                        .begin
	                            .reg l0058!_addr
	                            .reg l0058!addrhi
	                            alu[l0058!_addr, l0000!blq_stats_base, +, BLM_STATS_RECYCLE_TM_TO_CACHE]
.568 00F000003700 common_code
	                            immed[l0058!addrhi, 0]
.569 04490808370D common_code
	                                mem[incr64, --, l0058!addrhi, <<8, l0058!_addr,1]
.570 00BAC0C03320 common_code
	                        .end
	.end_macro_ref                         blm_stats
	                    .endif
	                .endif
	                    l015_end#: 
	                l013_end#: 
	                alu[l0001!deficit, l0001!deficit, -, 32]
.571 00AAF0003320 common_code
	            .endw
	            l012_cont#: 
	            alu[--,l0001!deficit,-,32]
.572 00D87B408128 common_code
	            bge[l012_start#]
.573 00A000602F00 common_code
	        .endif
	            l012_end#: 
	        l010_end#: 
	        alu[l0001!blq_cnt_prev, --, b, l0001!blq_cnt_cur]
.574 00D871008038 common_code
	    .endw
	    l009_cont#: 
	    br[l009_start#]
.575 00F200201B00 common_code
	    .unreachable
	blm_ingress_blq_processing#:
	.macro_ref     evntm_cls_event_filter_config(l0000!cls_ap_filter_number, 0xFFC00F,                                   l0000!cls_ap_filter_match, 5)
	    .begin
	        .reg $l0059!xfer[4]
	        .xfer_order $l0059!xfer[0]
	        .reg l0059!addr
	        .reg l0059!_mask
	        .reg l0059!_match
	        .sig l0059!signal
	M265#:
	.macro_ref         move(l0059!addr, 0x20000)
	.macro_ref                 immed32(l0059!addr, 0x20000)
	                        immed[l0059!addr, 512, <<8]
.576 009BA0681A04 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	        alu_shf[l0059!addr, l0059!addr, or, l0000!cls_ap_filter_number, <<6]
.577 00F00C001F0F common_code
	.macro_ref             move(l0059!_mask, 0xFFC00F)
	.macro_ref                     immed32(l0059!_mask, 0xFFC00F)
	                                immed[l0059!_mask, 49167]
.578 00F440001FFF common_code
	                                immed_w1[l0059!_mask, 255]
.579 00B000802B00 common_code
	.end_macro_ref                     immed32
	.end_macro_ref             move
	            alu[l0059!_match, --, b, l0000!cls_ap_filter_match]
.580 009A80781E25 common_code
	        alu_shf[l0059!_mask, l0059!_mask, or, 5, <<24]
.581 00A018201F00 common_code
	        alu[$l0059!xfer[0], --, b, l0059!_mask]
.582 00A0183C0300 common_code
	        alu[$l0059!xfer[1], --, b, 0]
.583 106140201B30 common_code
	        cls[write, $l0059!xfer[0], l0059!addr, 0x10, 1], sig_done[l0059!signal]
.584 00D892010233 common_code
	.macro_ref         _evntm_signal_wait(l0059!signal, THD_SPIN)
	        .begin
	                M270_wait_signal_spin_loop#:
	                    br_!signal[l0059!signal, M270_wait_signal_spin_loop#]
.585 00A018402300 common_code
	        .end
	.end_macro_ref         _evntm_signal_wait
	        alu[$l0059!xfer[2], --, b, l0059!_match]
.586 00A0185C0300 common_code
	        alu[$l0059!xfer[3], --, b, 0]
.587 00A018402300 common_code
	        alu[$l0059!xfer[2], --, b, l0059!_match]
.588 00A0185C0300 common_code
	        alu[$l0059!xfer[3], --, b, 0]
.589 106140401B38 common_code
	        cls[write, $l0059!xfer[2], l0059!addr, 0x18, 1], sig_done[l0059!signal]
.590 00D893810233 common_code
	.macro_ref         _evntm_signal_wait(l0059!signal, THD_SPIN)
	        .begin
	                M271_wait_signal_spin_loop#:
	                    br_!signal[l0059!signal, M271_wait_signal_spin_loop#]
.591 00F200303702 common_code
	        .end
	.end_macro_ref         _evntm_signal_wait
	    .end
	.end_macro_ref     evntm_cls_event_filter_config
	.macro_ref     evntm_cls_autopush_monitor_config(l0000!cls_ap_filter_number, $l0001!event_data[0], auto_push_event_sig)
	    .begin
	        .reg l0062!addr
	        .reg l0062!temp
	        .reg l0062!ctxt_num l0062!me_num
	        .reg $l0062!xfer
	        .sig l0062!local_signal
	.macro_ref         move(l0062!addr, 0x30200)
	.macro_ref                 immed32(l0062!addr, 0x30200)
	                        immed[l0062!addr, 770, <<8]
.592 009BD0D83604 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	        alu_shf[l0062!addr, l0062!addr, or, l0000!cls_ap_filter_number, <<3]
.593 00FC044C0000 common_code
	        M272_rd_act_ctx_sts#:
	        local_csr_rd[active_ctx_sts]
.594 00F000003B00 common_code
	        immed[l0062!temp, 0]
.595 00D094403820 common_code
	        br_bclr[l0062!temp, 31, M272_rd_act_ctx_sts#]
.596 00B440903B07 common_code
	        alu[l0062!ctxt_num, l0062!temp, and, 0x7]
.597 009430F0392F common_code
	        alu_shf[l0062!me_num, 0xf, and, l0062!temp, >>3]
.598 009080E03E00 common_code
	        alu_shf[l0062!temp, --, b, l0062!me_num, <<24]
.599 009B00E83A21 common_code
	        alu_shf[l0062!temp, l0062!temp, or, 1, <<16]
.600 008BE0E83A20 common_code
	        alu_shf[l0062!temp, l0062!temp, or, 0, <<2]
.601 008B90E0260E common_code
	        alu_shf[l0062!temp, l0062!temp, or, l0062!ctxt_num, <<7]
.602 009AC0E0260E common_code
	        alu_shf[l0062!temp, l0062!temp, or, l0062!ctxt_num, <<20]
.603 00A018203B00 common_code
	        alu[$l0062!xfer, --, b, l0062!temp]
.604 106140203720 common_code
	        cls[write, $l0062!xfer, l0062!addr, 0, 1], sig_done[l0062!local_signal]
.605 00D897410233 common_code
	.macro_ref         _evntm_signal_wait(l0062!local_signal, THD_SPIN)
	        .begin
	                M275_wait_signal_spin_loop#:
	                    br_!signal[l0062!local_signal, M275_wait_signal_spin_loop#]
.606 00AAB0000A01 common_code
	        .end
	.end_macro_ref         _evntm_signal_wait
	    .end
	.end_macro_ref     evntm_cls_autopush_monitor_config
	    .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_ENTRY_CNT_OFFSET] < cache_size)
	    alu[--,*l$index0[1],-,l0000!cache_size]
.607 00D8A2808128 common_code
	    bge[l017_end#]
.608 00819200FE00 common_code
	    l017_start#: 
	.macro_ref         blm_cache_fill(l0001!addr, l0000!ringid, l0001!sig_memget0, init_cache_fill_complete#)
	        .begin
	            .reg l0064!cache_base
	            .reg l0064!cache_offset
	            .sig l0064!sig_cache_fill
	            alu_shf[--, --, b, 31, <<7]
.609 06564E201705 common_code
	            mem[pop, $l0001!nbidmabuf[0], l0001!addr, <<8, l0000!ringid, max_16], sig_done[l0001!sig_memget0], indirect_ref
.610 00E000000010 common_code
	            ctx_arb[l0001!sig_memget0[0]]
.611 00D8A1014232 common_code
	            br_signal[l0001!sig_memget0[1], M276_emu_ring_underflow#]
.612 00A018260B00 common_code
	            .io_completed l0001!sig_memget0
	.macro_ref             D(MAILBOX3, 0x3334)
	.end_macro_ref             D
	.macro_ref             aggregate_copy($l0001!nbidmabuf, $l0001!nbidmabuf, 16)
	.macro_ref                 aggregate_copy($l0001!nbidmabuf, 0, $l0001!nbidmabuf, 0, 16)
	                            alu[$l0001!nbidmabuf[0], --, b, $l0001!nbidmabuf[0]]
.613 00A018360F00 common_code
	                            alu[$l0001!nbidmabuf[1], --, b, $l0001!nbidmabuf[1]]
.614 00A018461300 common_code
	                            alu[$l0001!nbidmabuf[2], --, b, $l0001!nbidmabuf[2]]
.615 00A018561700 common_code
	                            alu[$l0001!nbidmabuf[3], --, b, $l0001!nbidmabuf[3]]
.616 00A018661B00 common_code
	                            alu[$l0001!nbidmabuf[4], --, b, $l0001!nbidmabuf[4]]
.617 00A018761F00 common_code
	                            alu[$l0001!nbidmabuf[5], --, b, $l0001!nbidmabuf[5]]
.618 00A018862300 common_code
	                            alu[$l0001!nbidmabuf[6], --, b, $l0001!nbidmabuf[6]]
.619 00A018962700 common_code
	                            alu[$l0001!nbidmabuf[7], --, b, $l0001!nbidmabuf[7]]
.620 00A018A62B00 common_code
	                            alu[$l0001!nbidmabuf[8], --, b, $l0001!nbidmabuf[8]]
.621 00A018B62F00 common_code
	                            alu[$l0001!nbidmabuf[9], --, b, $l0001!nbidmabuf[9]]
.622 00A018C63300 common_code
	                            alu[$l0001!nbidmabuf[10], --, b, $l0001!nbidmabuf[10]]
.623 00A018D63700 common_code
	                            alu[$l0001!nbidmabuf[11], --, b, $l0001!nbidmabuf[11]]
.624 00A018E63B00 common_code
	                            alu[$l0001!nbidmabuf[12], --, b, $l0001!nbidmabuf[12]]
.625 00A018F63F00 common_code
	                            alu[$l0001!nbidmabuf[13], --, b, $l0001!nbidmabuf[13]]
.626 00A01C070300 common_code
	                            alu[$l0001!nbidmabuf[14], --, b, $l0001!nbidmabuf[14]]
.627 00A01C170700 common_code
	                            alu[$l0001!nbidmabuf[15], --, b, $l0001!nbidmabuf[15]]
.628 00A030081300 common_code
	.end_macro_ref                 aggregate_copy
	.end_macro_ref             aggregate_copy
	.macro_ref             blm_cache_acquire_lock()
	                .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                alu[--,--,b,*l$index0[4]]
.629 00D89E408120 common_code
	                beq[l018_end#]
.630 00E000000001 common_code
	                l018_start#: 
	                    ctx_arb[voluntary]
.631 00A030081300 common_code
	                .endw
	                l018_cont#: 
	                alu[--,--,b,*l$index0[4]]
.632 00D89D808121 common_code
	                bne[l018_start#]
.633 00A0204C0700 common_code
	                l018_end#: 
	                alu[*l$index0[4], --, b, 1]
.634 0091E0B14600 common_code
	.end_macro_ref             blm_cache_acquire_lock
	            alu_shf[l0064!cache_offset, --, b, *l$index0[1], <<2]
.635 00B0C0B02E00 common_code
	            alu[l0064!cache_offset, l0064!cache_offset, +, *l$index0[0]]
.636 00414E202F20 common_code
	            mem[write, $l0001!nbidmabuf[0], 0, <<8,  l0064!cache_offset, 8], sig_done[l0064!sig_cache_fill]
.637 00E000000010 common_code
	            ctx_arb[l0064!sig_cache_fill]
.638 00A0A01C4201 common_code
	.macro_ref             blm_incr_cache_cnt(16)
	                alu[*l$index0[1], *l$index0[1], +, 16]
.639 00A0204C0300 common_code
	.end_macro_ref             blm_incr_cache_cnt
	.macro_ref             blm_cache_release_lock()
	                alu[*l$index0[4], --, b, 0]
.640 00A0C0F00300 common_code
	.end_macro_ref             blm_cache_release_lock
	.macro_ref             blm_stats(BLM_STATS_CACHE_REFILLS)
	            .begin
	                .reg l0065!_addr
	                .reg l0065!addrhi
	                alu[l0065!_addr, l0000!blq_stats_base, +, BLM_STATS_CACHE_REFILLS]
.641 00F000003300 common_code
	                immed[l0065!addrhi, 0]
.642 04490808330F common_code
	                    mem[incr64, --, l0065!addrhi, <<8, l0065!_addr,1]
.643 00D8A2008038 common_code
	            .end
	.end_macro_ref             blm_stats
	            br[M276_end_cache_fill#]
.644 00A0C0000300 common_code
	        M276_emu_ring_underflow#:
	.macro_ref             blm_stats(BLM_STATS_EMU_RING_UNDERFLOW)
	            .begin
	                .reg l0066!_addr
	                .reg l0066!addrhi
	M284#:
	                alu[l0066!_addr, l0000!blq_stats_base, +, BLM_STATS_EMU_RING_UNDERFLOW]
.645 00F000003700 common_code
	                immed[l0066!addrhi, 0]
.646 044908083700 common_code
	                    mem[incr64, --, l0066!addrhi, <<8, l0066!_addr,1]
.647 00D8A2808038 common_code
	            .end
	.end_macro_ref             blm_stats
	            br[init_cache_fill_complete#]
.648 00AAB0000A01 common_code
	        .end
	.end_macro_ref         blm_cache_fill
	    .endw
	        M276_end_cache_fill#:
	    l017_cont#: 
	    alu[--,*l$index0[1],-,l0000!cache_size]
.649 00D898008129 common_code
	    blt[l017_start#]
.650 00F0800C0002 common_code
	    l017_end#: 
	    init_cache_fill_complete#:
	.macro_ref     move(l0001!event_data, 0xffffffff)
	M285#:
	.macro_ref             immed32(l0001!event_data, 0xffffffff)
	M286#:
	                    immed[l0001!event_data, 4294967295]
.651 00F200303300 common_code
	.end_macro_ref             immed32
	.end_macro_ref     move
	.macro_ref     evntm_cls_autopush_monitor_engage(l0000!cls_ap_filter_number, $l0001!xfer[0], l0001!evtsig, NONE)
	    .begin
	        .reg l0067!addr
	        .reg l0067!_filter
	.macro_ref         move(l0067!addr, 0x30000)
	.macro_ref                 immed32(l0067!addr, 0x30000)
	                        immed[l0067!addr, 768, <<8]
.652 009BD0C83204 common_code
	.end_macro_ref                 immed32
	.end_macro_ref         move
	        alu_shf[l0067!addr, l0067!addr, or, l0000!cls_ap_filter_number, <<3]
.653 00B0402C0004 common_code
	        alu[l0067!_filter, --, b, l0000!cls_ap_filter_number]
.654 008B88180A23 common_code
	        alu_shf[$l0001!xfer[0], l0067!_filter, or, 3, <<8]
.655 106120103320 common_code
	        cls[write, $l0001!xfer[0], l0067!addr, 0, 1], sig_done[l0001!evtsig]
.656 00E000000004 common_code
	.macro_ref         _evntm_signal_wait(l0001!evtsig, NONE)
	        .begin
	        .end
	.end_macro_ref         _evntm_signal_wait
	    .end
	.end_macro_ref     evntm_cls_autopush_monitor_engage
	    ctx_arb[l0001!evtsig]
.657 00E000010002 common_code
	    ctx_arb[l0001!auto_push_event_sig], any
.658 00FC07EC0F03 common_code
	.macro_ref     alarm(l0001!to_ticks,l0001!alarm_sig)
	    .begin
	        .reg l0069!next
	        local_csr_wr[active_future_count_signal, 3]
.659 00FC0C0C0000 common_code
	        local_csr_rd[timestamp_low]
.660 00F000003B00 common_code
	        immed[l0069!next, 0]
.661 00B0C0E03803 common_code
	        alu[l0069!next, l0069!next, +, l0001!to_ticks]
.662 00FC05E03B00 common_code
	        local_csr_wr[active_ctx_future_count, l0069!next]
.663 00D8AA004232 common_code
	    .end
	.end_macro_ref     alarm
	    .while (1)
	    l019_start#: 
	        br_signal[l0001!auto_push_event_sig, process_dma_evnet#]
.664 00F200302B00 common_code
	.macro_ref         evntm_cls_autopush_monitor_engage(l0000!cls_ap_filter_number, $l0001!xfer[0], l0001!evtsig, NONE)
	        .begin
	            .reg l0070!addr
	            .reg l0070!_filter
	.macro_ref             move(l0070!addr, 0x30000)
	.macro_ref                     immed32(l0070!addr, 0x30000)
	                            immed[l0070!addr, 768, <<8]
.665 009BD0A82A04 common_code
	.end_macro_ref                     immed32
	.end_macro_ref             move
	            alu_shf[l0070!addr, l0070!addr, or, l0000!cls_ap_filter_number, <<3]
.666 00B040BC0004 common_code
	            alu[l0070!_filter, --, b, l0000!cls_ap_filter_number]
.667 008B88182E23 common_code
	            alu_shf[$l0001!xfer[0], l0070!_filter, or, 3, <<8]
.668 106120102B20 common_code
	            cls[write, $l0001!xfer[0], l0070!addr, 0, 1], sig_done[l0001!evtsig]
.669 00E000000004 common_code
	.macro_ref             _evntm_signal_wait(l0001!evtsig, NONE)
	            .begin
	            .end
	.end_macro_ref             _evntm_signal_wait
	        .end
	.end_macro_ref         evntm_cls_autopush_monitor_engage
	        ctx_arb[l0001!evtsig]
.670 00FC07EC0F03 common_code
	.macro_ref         alarm(l0001!to_ticks,l0001!alarm_sig)
	        .begin
	            .reg l0072!next
	            local_csr_wr[active_future_count_signal, 3]
.671 00FC0C0C0000 common_code
	            local_csr_rd[timestamp_low]
.672 00F000001B00 common_code
	            immed[l0072!next, 0]
.673 00B0C0601803 common_code
	            alu[l0072!next, l0072!next, +, l0001!to_ticks]
.674 00FC05E01B00 common_code
	            local_csr_wr[active_ctx_future_count, l0072!next]
.675 00E00001000A common_code
	        .end
	.end_macro_ref         alarm
	        ctx_arb[l0001!alarm_sig, l0001!auto_push_event_sig], any
.676 00D8AA004232 common_code
	        br_signal[l0001!auto_push_event_sig, process_dma_evnet#]
.677 00F0000C0003 common_code
	        immed[l0001!is_aps, 0]
.678 00A0807C0407 common_code
	        alu[l0001!alarm_cnt, l0001!alarm_cnt, +, 1]
.679 00D8AAC0C232 common_code
	        br_signal[l0001!alarm_sig, service_check#]
.680 00B0C0401301 common_code
	process_dma_evnet#:
	        alu[l0001!blq_evnt_cnt, l0001!blq_evnt_cnt, +, 1]
.681 00F0000C0403 common_code
	        immed[l0001!is_aps, 1]
.682 00A000260300 common_code
	        alu[l0001!event_data, --, b, $l0001!event_data[0]]
.683 0084E0188D02 common_code
	service_check#:
	        alu_shf[l0001!blq, 0x3, and, l0001!event_data, >>14]
.684 008520088D02 common_code
	        alu_shf[l0001!NbiNum, 0x3, and, l0001!event_data, >>18]
.685 009440B80D02 common_code
	        alu_shf[l0001!blq_cnt_cur, l0001!blq_cnt_mask, and, l0001!event_data, >>4]
.686 00AAC0802C06 common_code
	        alu[l0001!deficit, l0001!blq_cnt_cur, -, l0001!blq_cnt_prev]
.687 00B400C00C08 common_code
	        alu[l0001!deficit, l0001!deficit, and, l0001!blq_cnt_mask]
.688 00A0700C0003 common_code
	.macro_ref         D(MAILBOX1, 0x1111)
	.end_macro_ref         D
	        .if (is_aps)
	        alu[--,--,b,l0001!is_aps]
.689 00D8AD808120 common_code
	        beq[l020_01#]
.690 00A0C0900300 common_code
	.macro_ref             blm_stats(BLM_STATS_NUM_DMA_EVNTS_RCVD)
	            .begin
	                .reg l0073!_addr
	                .reg l0073!addrhi
	                alu[l0073!_addr, l0000!blq_stats_base, +, BLM_STATS_NUM_DMA_EVNTS_RCVD]
.691 00F000002B00 common_code
	                immed[l0073!addrhi, 0]
.692 044908082B09 common_code
	                    mem[incr64, --, l0073!addrhi, <<8, l0073!_addr,1]
.693 00D8AE408038 common_code
	            .end
	.end_macro_ref             blm_stats
	        .else
	        br[l020_end#]
.694 00A0C0A00300 common_code
	        l020_01#: 
	.macro_ref             blm_stats(BLM_STATS_NUM_ALARMS)
	            .begin
	                .reg l0074!_addr
	                .reg l0074!addrhi
	                alu[l0074!_addr, l0000!blq_stats_base, +, BLM_STATS_NUM_ALARMS]
.695 00F000003700 common_code
	                immed[l0074!addrhi, 0]
.696 04490808370A common_code
	                    mem[incr64, --, l0074!addrhi, <<8, l0074!_addr,1]
.697 00A4300C0603 common_code
	            .end
	.end_macro_ref             blm_stats
	        .endif
	        .if (BLM_BLQ_LM_REF[BLM_LM_BLQ_NULL_RECYCLE_OFFSET] & 1)
	        l020_end#: 
	        alu[--,*l$index0[3],and,1]
.698 00D8B4408120 common_code
	        beq[l021_01#]
.699 00AAF0003320 common_code
	.macro_ref             D(MAILBOX2, 0x2222)
	.end_macro_ref             D
	            .while (deficit >= NBI_BLQ_EVENT_THRESHOLD)
	            alu[--,l0001!deficit,-,32]
.700 00D8B4008129 common_code
	            blt[l022_end#]
.701 00F0000C000D common_code
	            l022_start#: 
	.macro_ref                 blm_ingress_null_buffer_recycle(l0001!NbiNum, l0001!blq, 32)
	                .begin
	                    .reg l0075!_addr
	                    .reg l0075!_offset
	.macro_ref                     move(l0075!_addr, ((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000))
	.macro_ref                             immed32(l0075!_addr, ((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000))
	                                        immed[l0075!_addr, ((((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000)) & 0xFFFF)]
.702 00F4400C000D common_code
	                                        immed_w1[l0075!_addr, (((((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0 >>8) & 0xFF000000)) >> 16) & 0xFFFF)]
.703 00F000000B00 common_code
	.end_macro_ref                             immed32
	.end_macro_ref                     move
	.macro_ref                     move(l0075!_offset, ((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF))
	.macro_ref                             immed32(l0075!_offset, ((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF))
	                                        immed[l0075!_offset, ((((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF)) & 0xFFFF)]
.704 00F440000B00 common_code
	                                        immed_w1[l0075!_offset, (((((BLM_INGRESS_NULL_BUF_RECYCLE_BASE_0) & 0xFFFFFFFF)) >> 16) & 0xFFFF)]
.705 00F000002300 common_code
	.end_macro_ref                             immed32
	.end_macro_ref                     move
	.macro_ref                     blm_push_mem2dma(l0001!NbiNum, l0001!blq, l0075!_addr, l0075!_offset, 32, 1)
	                    .begin
	                        .reg l0076!override_data
	                        .reg l0076!ov
	                        .reg $l0076!x[2]
	                        .xfer_order $l0076!x[0]
	                        .set $l0076!x[0]
	                        .set $l0076!x[1]
	                        .sig l0076!dummy_sig
	.macro_ref                             _blm_immed32(l0076!ov, 136445952)
	                                immed[l0076!ov, 0]
.706 00F440802322 common_code
	                                    immed_w1[l0076!ov, 2082]
.707 009A80882200 common_code
	.end_macro_ref                             _blm_immed32
	                            alu_shf[l0076!ov, l0076!ov, or, l0001!NbiNum, <<24]
.708 00FC19202300 common_code
	                        local_csr_wr[cmd_indirect_ref_0, l0076!ov]
.709 00F002F01B8C common_code
	.macro_ref                             _blm_immed32(l0076!override_data, 33566604)
	                                immed[l0076!override_data, 12172]
.710 00F440201B00 common_code
	                                    immed_w1[l0076!override_data, 512]
.711 009A90681A01 common_code
	.end_macro_ref                             _blm_immed32
	                            alu_shf[l0076!override_data, l0076!override_data, or, l0001!blq, <<23]
.712 00A030001B00 common_code
	                        alu[--,--,b,l0076!override_data]
.713 024040200B0D common_code
	                        mem[read, $l0076!x[0], l0075!_addr, <<8, l0075!_offset, 1], sig_done[l0076!dummy_sig], indirect_ref
.714 00BAC0C03320 common_code
	                        .io_completed l0076!dummy_sig
	                    .end
	.end_macro_ref                     blm_push_mem2dma
	                .end
	.end_macro_ref                 blm_ingress_null_buffer_recycle
	                alu[l0001!deficit, l0001!deficit, -, 32]
.715 00A0C0E00300 common_code
	.macro_ref                 blm_stats(BLM_STATS_DMA_NULL_RECYCLE)
	                .begin
	                    .reg l0077!_addr
	                    .reg l0077!addrhi
	                    alu[l0077!_addr, l0000!blq_stats_base, +, BLM_STATS_DMA_NULL_RECYCLE]
.716 00F000003F00 common_code
	                    immed[l0077!addrhi, 0]
.717 044908083F0E common_code
	                        mem[incr64, --, l0077!addrhi, <<8, l0077!_addr,1]
.718 00AAF0003320 common_code
	                .end
	.end_macro_ref                 blm_stats
	            .endw
	            l022_cont#: 
	            alu[--,l0001!deficit,-,32]
.719 00D8AF408128 common_code
	            bge[l022_start#]
.720 00D8D0408038 common_code
	        .else
	            l022_end#: 
	        br[l021_end#]
.721 00AAF0003320 common_code
	        l021_01#: 
	.macro_ref             D(MAILBOX2, 0x3333)
	.end_macro_ref             D
	            .while (deficit >= NBI_BLQ_EVENT_THRESHOLD)
	            alu[--,l0001!deficit,-,32]
.722 00D8B5C08129 common_code
	            blt[l023_end#]
.723 00BAC0C03320 common_code
	            l023_start#: 
	                alu[l0001!deficit, l0001!deficit, -, 32]
.724 00A0A02C0602 common_code
	.macro_ref                 blm_incr_dma_evnt_pend_cnt()
	                    alu[*l$index0[2], *l$index0[2], +, 1]
.725 00AAF0003320 common_code
	.end_macro_ref                 blm_incr_dma_evnt_pend_cnt
	            .endw
	            l023_cont#: 
	            alu[--,l0001!deficit,-,32]
.726 00D8B4C08128 common_code
	            bge[l023_start#]
.727 00AAB00C1602 common_code
	            .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_DMA_EVNT_PEND_CNT_OFFSET] > BLM_MAX_DMA_PENDING_EVNTS)
	            l023_end#: 
	            alu[--,*l$index0[2],-,5]
.728 00D8C0C0812A common_code
	            ble[l024_end#]
.729 00A030081300 common_code
	            l024_start#: 
	.macro_ref                 blm_cache_acquire_lock()
	                    .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                    alu[--,--,b,*l$index0[4]]
.730 00D8B7808120 common_code
	                    beq[l025_end#]
.731 00E000000001 common_code
	                    l025_start#: 
	                        ctx_arb[voluntary]
.732 00A030081300 common_code
	                    .endw
	                    l025_cont#: 
	                    alu[--,--,b,*l$index0[4]]
.733 00D8B6C08121 common_code
	                    bne[l025_start#]
.734 00A0204C0700 common_code
	                    l025_end#: 
	                    alu[*l$index0[4], --, b, 1]
.735 00B000C80700 common_code
	.end_macro_ref                 blm_cache_acquire_lock
	                alu[l0000!cache_cnt, --, b, *l$index0[1]]
.736 00A0204C0300 common_code
	.macro_ref                 blm_cache_release_lock()
	                    alu[*l$index0[4], --, b, 0]
.737 00AAF0003320 common_code
	.end_macro_ref                 blm_cache_release_lock
	                .if (cache_cnt >= NBI_BLQ_EVENT_THRESHOLD)
	                alu[--,l0000!cache_cnt,-,32]
.738 00D8BF408129 common_code
	                blt[l026_01#]
.739 00A030081300 common_code
	.macro_ref                     D(MAILBOX3, 0x1111)
	.end_macro_ref                     D
	.macro_ref                     blm_ingress_push_buffers_from_cache(l0001!NbiNum, l0001!blq, 32)
	                    .begin
	                        .reg l0078!_addr
	                        .reg l0078!_offset
	                        .reg $l0078!dummy[2]
	                        .sig l0078!rd_complete_sig
	                        .xfer_order $l0078!dummy[0]
	.macro_ref                         blm_cache_acquire_lock()
	                            .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                            alu[--,--,b,*l$index0[4]]
.740 00D8BA008120 common_code
	                            beq[l027_end#]
.741 00E000000001 common_code
	                            l027_start#: 
	                                ctx_arb[voluntary]
.742 00A030081300 common_code
	                            .endw
	                            l027_cont#: 
	                            alu[--,--,b,*l$index0[4]]
.743 00D8B9408121 common_code
	                            bne[l027_start#]
.744 00A0204C0700 common_code
	                            l027_end#: 
	                            alu[*l$index0[4], --, b, 1]
.745 00AAA01C8201 common_code
	.end_macro_ref                         blm_cache_acquire_lock
	.macro_ref                         blm_decr_cache_cnt(32)
	                            alu[*l$index0[1], *l$index0[1], -, 32]
.746 00F0000C000B common_code
	.end_macro_ref                         blm_decr_cache_cnt
	.macro_ref                         move(l0078!_addr, (__ADDR_I0_CTM >>8) & 0xFF000000)
	.macro_ref                                 immed32(l0078!_addr, (__ADDR_I0_CTM >>8) & 0xFF000000)
	                                            immed[l0078!_addr, (((__ADDR_I0_CTM >>8) & 0xFF000000) & 0xFFFF)]
.747 00F4400C000B common_code
	                                            immed_w1[l0078!_addr, ((((__ADDR_I0_CTM >>8) & 0xFF000000) >> 16) & 0xFFFF)]
.748 0091E0C14600 common_code
	.end_macro_ref                                 immed32
	.end_macro_ref                         move
	                        alu_shf[l0078!_offset, --, b, *l$index0[1], <<2]
.749 00B0C0C03200 common_code
	                        alu[l0078!_offset, l0078!_offset, +, *l$index0[0]]
.750 00F000001F00 common_code
	.macro_ref                         blm_push_mem2dma(l0001!NbiNum, l0001!blq, l0078!_addr, l0078!_offset, 32, 1)
	                        .begin
	                            .reg l0079!override_data
	                            .reg l0079!ov
	                            .reg $l0079!x[2]
	                            .xfer_order $l0079!x[0]
	                            .set $l0079!x[0]
	                            .set $l0079!x[1]
	                            .sig l0079!dummy_sig
	.macro_ref                                 _blm_immed32(l0079!ov, 136445952)
	                                    immed[l0079!ov, 0]
.751 00F440801F22 common_code
	                                        immed_w1[l0079!ov, 2082]
.752 009A80781E00 common_code
	.end_macro_ref                                 _blm_immed32
	                                alu_shf[l0079!ov, l0079!ov, or, l0001!NbiNum, <<24]
.753 00FC19201F00 common_code
	                            local_csr_wr[cmd_indirect_ref_0, l0079!ov]
.754 00F002F00B8C common_code
	.macro_ref                                 _blm_immed32(l0079!override_data, 33566604)
	                                    immed[l0079!override_data, 12172]
.755 00F440200B00 common_code
	                                        immed_w1[l0079!override_data, 512]
.756 009A90280A01 common_code
	.end_macro_ref                                 _blm_immed32
	                                alu_shf[l0079!override_data, l0079!override_data, or, l0001!blq, <<23]
.757 00A030000B00 common_code
	                            alu[--,--,b,l0079!override_data]
.758 02404020330B common_code
	                            mem[read, $l0079!x[0], l0078!_addr, <<8, l0078!_offset, 1], sig_done[l0079!dummy_sig], indirect_ref
.759 00A0204C0300 common_code
	                            .io_completed l0079!dummy_sig
	                        .end
	.end_macro_ref                         blm_push_mem2dma
	.macro_ref                         blm_cache_release_lock()
	                            alu[*l$index0[4], --, b, 0]
.760 00AAA02C0602 common_code
	.end_macro_ref                         blm_cache_release_lock
	                    .end
	.end_macro_ref                     blm_ingress_push_buffers_from_cache
	.macro_ref                     blm_decr_dma_evnt_pend_cnt()
	                        alu[*l$index0[2], *l$index0[2], -, 1]
.761 00A0C0C00300 common_code
	.end_macro_ref                     blm_decr_dma_evnt_pend_cnt
	.macro_ref                     blm_stats(BLM_STATS_RECYCLE_CACHE_TO_DMA)
	                    .begin
	                        .reg l0080!_addr
	                        .reg l0080!addrhi
	                        alu[l0080!_addr, l0000!blq_stats_base, +, BLM_STATS_RECYCLE_CACHE_TO_DMA]
.762 00F000003B00 common_code
	                        immed[l0080!addrhi, 0]
.763 044908083B0C common_code
	                            mem[incr64, --, l0080!addrhi, <<8, l0080!_addr,1]
.764 00D8C0408038 common_code
	                    .end
	.end_macro_ref                     blm_stats
	                .else
	                br[l026_end#]
.765 00A0C0100300 common_code
	                l026_01#: 
	.macro_ref                     D(MAILBOX3, 0x2222)
	.end_macro_ref                     D
	.macro_ref                     blm_stats(BLM_STATS_RECYCLE_CACHE_LOW)
	                    .begin
	                        .reg l0081!_addr
	                        .reg l0081!addrhi
	                        alu[l0081!_addr, l0000!blq_stats_base, +, BLM_STATS_RECYCLE_CACHE_LOW]
.766 00F000003F00 common_code
	                        immed[l0081!addrhi, 0]
.767 044908083F01 common_code
	                            mem[incr64, --, l0081!addrhi, <<8, l0081!_addr,1]
.768 00D8C0C08038 common_code
	                    .end
	.end_macro_ref                     blm_stats
	                    .break
	                    br[l024_end#]
.769 00AAB00C1602 common_code
	                .endif
	            .endw
	                l026_end#: 
	            l024_cont#: 
	            alu[--,*l$index0[2],-,5]
.770 00D8B640812B common_code
	            bgt[l024_start#]
.771 00AC300C0403 common_code
	            l024_end#: 
	            alu[--, l0001!is_aps, xor, 1]
.772 00D8D0408120 common_code
	            beq[cache_fill_complete#]
.773 00A030081300 common_code
	.macro_ref             blm_cache_acquire_lock()
	                .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                alu[--,--,b,*l$index0[4]]
.774 00D8C2808120 common_code
	                beq[l028_end#]
.775 00E000000001 common_code
	                l028_start#: 
	                    ctx_arb[voluntary]
.776 00A030081300 common_code
	                .endw
	                l028_cont#: 
	                alu[--,--,b,*l$index0[4]]
.777 00D8C1C08121 common_code
	                bne[l028_start#]
.778 00A0204C0700 common_code
	                l028_end#: 
	                alu[*l$index0[4], --, b, 1]
.779 00A000380700 common_code
	.end_macro_ref             blm_cache_acquire_lock
	            alu[l0000!cache_cnt, --, b, *l$index0[1]]
.780 00A0204C0300 common_code
	.macro_ref             blm_cache_release_lock()
	                alu[*l$index0[4], --, b, 0]
.781 00AAB0000403 common_code
	.end_macro_ref             blm_cache_release_lock
	            .while (cache_cnt < cache_hwm)
	            alu[--,l0000!cache_cnt,-,l0000!cache_hwm]
.782 00D8D0408128 common_code
	            bge[l029_end#]
.783 00819200FE00 common_code
	            l029_start#: 
	.macro_ref                 D(MAILBOX3, 0x3333)
	.end_macro_ref                 D
	.macro_ref                 blm_cache_fill(l0001!addr, l0000!ringid, l0001!sig_memget0, cache_fill_complete#)
	                .begin
	                    .reg l0082!cache_base
	                    .reg l0082!cache_offset
	                    .sig l0082!sig_cache_fill
	                    alu_shf[--, --, b, 31, <<7]
.784 06564E201705 common_code
	                    mem[pop, $l0001!nbidmabuf[0], l0001!addr, <<8, l0000!ringid, max_16], sig_done[l0001!sig_memget0], indirect_ref
.785 00E000000010 common_code
	                    ctx_arb[l0001!sig_memget0[0]]
.786 00D8CCC14232 common_code
	                    br_signal[l0001!sig_memget0[1], M331_emu_ring_underflow#]
.787 00A018260B00 common_code
	                    .io_completed l0001!sig_memget0
	.macro_ref                     D(MAILBOX3, 0x3334)
	.end_macro_ref                     D
	.macro_ref                     aggregate_copy($l0001!nbidmabuf, $l0001!nbidmabuf, 16)
	.macro_ref                         aggregate_copy($l0001!nbidmabuf, 0, $l0001!nbidmabuf, 0, 16)
	                                    alu[$l0001!nbidmabuf[0], --, b, $l0001!nbidmabuf[0]]
.788 00A018360F00 common_code
	                                    alu[$l0001!nbidmabuf[1], --, b, $l0001!nbidmabuf[1]]
.789 00A018461300 common_code
	                                    alu[$l0001!nbidmabuf[2], --, b, $l0001!nbidmabuf[2]]
.790 00A018561700 common_code
	                                    alu[$l0001!nbidmabuf[3], --, b, $l0001!nbidmabuf[3]]
.791 00A018661B00 common_code
	                                    alu[$l0001!nbidmabuf[4], --, b, $l0001!nbidmabuf[4]]
.792 00A018761F00 common_code
	                                    alu[$l0001!nbidmabuf[5], --, b, $l0001!nbidmabuf[5]]
.793 00A018862300 common_code
	                                    alu[$l0001!nbidmabuf[6], --, b, $l0001!nbidmabuf[6]]
.794 00A018962700 common_code
	                                    alu[$l0001!nbidmabuf[7], --, b, $l0001!nbidmabuf[7]]
.795 00A018A62B00 common_code
	                                    alu[$l0001!nbidmabuf[8], --, b, $l0001!nbidmabuf[8]]
.796 00A018B62F00 common_code
	                                    alu[$l0001!nbidmabuf[9], --, b, $l0001!nbidmabuf[9]]
.797 00A018C63300 common_code
	                                    alu[$l0001!nbidmabuf[10], --, b, $l0001!nbidmabuf[10]]
.798 00A018D63700 common_code
	                                    alu[$l0001!nbidmabuf[11], --, b, $l0001!nbidmabuf[11]]
.799 00A018E63B00 common_code
	                                    alu[$l0001!nbidmabuf[12], --, b, $l0001!nbidmabuf[12]]
.800 00A018F63F00 common_code
	                                    alu[$l0001!nbidmabuf[13], --, b, $l0001!nbidmabuf[13]]
.801 00A01C070300 common_code
	                                    alu[$l0001!nbidmabuf[14], --, b, $l0001!nbidmabuf[14]]
.802 00A01C170700 common_code
	                                    alu[$l0001!nbidmabuf[15], --, b, $l0001!nbidmabuf[15]]
.803 00A030081300 common_code
	.end_macro_ref                         aggregate_copy
	.end_macro_ref                     aggregate_copy
	.macro_ref                     blm_cache_acquire_lock()
	                        .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                        alu[--,--,b,*l$index0[4]]
.804 00D8CA008120 common_code
	                        beq[l030_end#]
.805 00E000000001 common_code
	                        l030_start#: 
	                            ctx_arb[voluntary]
.806 00A030081300 common_code
	                        .endw
	                        l030_cont#: 
	                        alu[--,--,b,*l$index0[4]]
.807 00D8C9408121 common_code
	                        bne[l030_start#]
.808 00A0204C0700 common_code
	                        l030_end#: 
	                        alu[*l$index0[4], --, b, 1]
.809 0091E0214600 common_code
	.end_macro_ref                     blm_cache_acquire_lock
	                    alu_shf[l0082!cache_offset, --, b, *l$index0[1], <<2]
.810 00B0C0200A00 common_code
	                    alu[l0082!cache_offset, l0082!cache_offset, +, *l$index0[0]]
.811 00414E200B20 common_code
	                    mem[write, $l0001!nbidmabuf[0], 0, <<8,  l0082!cache_offset, 8], sig_done[l0082!sig_cache_fill]
.812 00E000000010 common_code
	                    ctx_arb[l0082!sig_cache_fill]
.813 00A0A01C4201 common_code
	.macro_ref                     blm_incr_cache_cnt(16)
	                        alu[*l$index0[1], *l$index0[1], +, 16]
.814 00A0204C0300 common_code
	.end_macro_ref                     blm_incr_cache_cnt
	.macro_ref                     blm_cache_release_lock()
	                        alu[*l$index0[4], --, b, 0]
.815 00A0C0600300 common_code
	.end_macro_ref                     blm_cache_release_lock
	.macro_ref                     blm_stats(BLM_STATS_CACHE_REFILLS)
	                    .begin
	                        .reg l0083!_addr
	                        .reg l0083!addrhi
	                        alu[l0083!_addr, l0000!blq_stats_base, +, BLM_STATS_CACHE_REFILLS]
.816 00F000001B00 common_code
	                        immed[l0083!addrhi, 0]
.817 044908081B06 common_code
	                            mem[incr64, --, l0083!addrhi, <<8, l0083!_addr,1]
.818 00D8CDC08038 common_code
	                    .end
	.end_macro_ref                     blm_stats
	                    br[M331_end_cache_fill#]
.819 00A0C0800300 common_code
	                M331_emu_ring_underflow#:
	.macro_ref                     blm_stats(BLM_STATS_EMU_RING_UNDERFLOW)
	                    .begin
	                        .reg l0084!_addr
	                        .reg l0084!addrhi
	M339#:
	                        alu[l0084!_addr, l0000!blq_stats_base, +, BLM_STATS_EMU_RING_UNDERFLOW]
.820 00F000002300 common_code
	                        immed[l0084!addrhi, 0]
.821 044908082308 common_code
	                            mem[incr64, --, l0084!addrhi, <<8, l0084!_addr,1]
.822 00D8D0408038 common_code
	                    .end
	.end_macro_ref                     blm_stats
	                    br[cache_fill_complete#]
.823 00A030081300 common_code
	                .end
	.end_macro_ref                 blm_cache_fill
	                M331_end_cache_fill#:
	.macro_ref                 blm_cache_acquire_lock()
	                    .while (BLM_BLQ_LM_REF[BLM_LM_BLQ_CACHE_RDWR_BUSY_OFFSET])
	                    alu[--,--,b,*l$index0[4]]
.824 00D8CF008120 common_code
	                    beq[l031_end#]
.825 00E000000001 common_code
	                    l031_start#: 
	                        ctx_arb[voluntary]
.826 00A030081300 common_code
	                    .endw
	                    l031_cont#: 
	                    alu[--,--,b,*l$index0[4]]
.827 00D8CE408121 common_code
	                    bne[l031_start#]
.828 00A0204C0700 common_code
	                    l031_end#: 
	                    alu[*l$index0[4], --, b, 1]
.829 00A000380700 common_code
	.end_macro_ref                 blm_cache_acquire_lock
	                alu[l0000!cache_cnt, --, b, *l$index0[1]]
.830 00A0204C0300 common_code
	.macro_ref                 blm_cache_release_lock()
	                    alu[*l$index0[4], --, b, 0]
.831 00AAB0000403 common_code
	.end_macro_ref                 blm_cache_release_lock
	            .endw
	            l029_cont#: 
	            alu[--,l0000!cache_cnt,-,l0000!cache_hwm]
.832 00D8C3C08129 common_code
	            blt[l029_start#]
.833 00A000602F00 common_code
	        .endif
	            l029_end#: 
	            cache_fill_complete#:
	        l021_end#: 
	.macro_ref         D(MAILBOX1, 0xaaaa0000)
	.end_macro_ref         D
	M342#:
	        alu[l0001!blq_cnt_prev, --, b, l0001!blq_cnt_cur]
.834 00FC174C0000 common_code
	        local_csr_rd[mailbox1]
.835 00F0000C0003 common_code
	        immed[l0001!to_ticks, 0]
.836 00D8A5C08038 common_code
	    .endw
	    l019_cont#: 
	    br[l019_start#]
+ucode_end

