
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1629.195 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17412
CRITICAL WARNING: [Synth 8-9339] data object 'clk_out8M_design_1_clk_wiz_0_0' is already declared [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:105]
INFO: [Synth 8-6826] previous declaration of 'clk_out8M_design_1_clk_wiz_0_0' is from here [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:104]
CRITICAL WARNING: [Synth 8-10006] second declaration of 'clk_out8M_design_1_clk_wiz_0_0' ignored [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:105]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1629.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:336]
INFO: [Synth 8-6157] synthesizing module 'PS_imp_146RIW7' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:193]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:193]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89904]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89904]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:365]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'ENET0_GMII_TX_EN' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'ENET0_GMII_TX_ER' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'ENET0_GMII_TXD' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7071] port 'FCLK_CLK1' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 78 connections declared, but only 71 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:200]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:499]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_L2IKYY' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:804]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_axi_protocol_converter' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_aw_channel' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_cmd_translator' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_incr_cmd' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_incr_cmd' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wrap_cmd' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wrap_cmd' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_cmd_translator' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_aw_channel' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_b_channel' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_b_channel' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_ar_channel' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-226] default block is never used [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_ar_channel' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_r_channel' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s_r_channel' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice__parameterized0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized4' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized4' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized5' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized5' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized6' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized6' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice__parameterized0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_b2s' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_26_axi_protocol_converter' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:1039]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:1039]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 59 connections declared, but only 57 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:1039]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_L2IKYY' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:804]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:499]
INFO: [Synth 8-6155] done synthesizing module 'PS_imp_146RIW7' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:68]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_axi_clk_config' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_axi_clk_config.vhd:177]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_axi_lite_ipif' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_slave_attachment' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_0_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_address_decoder' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_0_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized1' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized1' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized2' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized2' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized3' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized3' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized4' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized4' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized5' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized5' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized6' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized6' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized7' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized7' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized8' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_pselect_f__parameterized8' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_address_decoder' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_0_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_0_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_slave_attachment' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_axi_lite_ipif' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0_clk_wiz_drp' declared at 'c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'design_1_clk_wiz_0_0_clk_wiz_drp' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_axi_clk_config.vhd:440]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz_drp' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:153]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0_clk_wiz' declared at 'c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68' bound to instance 'clk_inst' of component 'design_1_clk_wiz_0_0_clk_wiz' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:553]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 125.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
	Parameter S1_CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 125 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0_mmcm_drp' declared at 'c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'design_1_clk_wiz_0_0_mmcm_drp' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:571]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_mmcm_drp' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 125 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[63]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[62]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[61]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[60]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[59]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[58]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[57]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[56]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[55]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[54]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[53]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[52]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[51]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[50]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[49]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[48]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[47]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[46]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[45]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[44]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[43]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[42]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[41]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[40]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[39]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[38]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[37]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[36]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[35]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[34]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[33]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[32]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[31]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[30]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[29]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[28]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[27]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[26]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[25]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[24]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[23]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[22]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[21]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[20]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[19]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[18]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[17]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[16]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[15]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[14]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[13]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[12]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[11]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[10]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[9]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[8]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[7]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[6]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[5]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[4]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[3]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[2]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[1]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[0]' is not inferred as ram due to incorrect usage [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:223]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_mmcm_drp' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz_drp' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_soft_reset' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_soft_reset' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/design_1_clk_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_axi_clk_config' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_axi_clk_config.vhd:177]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:68]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_8M_66M' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:471]
WARNING: [Synth 8-7023] instance 'clk_8M_66M' of module 'design_1_clk_wiz_0_0' has 22 connections declared, but only 21 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:471]
INFO: [Synth 8-6157] synthesizing module 'design_1_counter26_0_0' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_counter26_0_0/synth/design_1_counter26_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'counter26' [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/sources_1/new/counter26.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter26' (0#1) [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/sources_1/new/counter26.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_counter26_0_0' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_counter26_0_0/synth/design_1_counter26_0_0.v:53]
WARNING: [Synth 8-7071] port 'count' of module 'design_1_counter26_0_0' is unconnected for instance 'counter26_0_leds' [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:493]
WARNING: [Synth 8-7023] instance 'counter26_0_leds' of module 'design_1_counter26_0_0' has 4 connections declared, but only 3 given [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:493]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/synth/design_1.v:336]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-6014] Unused sequential element clk_mon_error_reg_sig_reg was removed.  [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:511]
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module design_1_clk_wiz_0_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[5] in module design_1_clk_wiz_0_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[6] in module design_1_clk_wiz_0_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[7] in module design_1_clk_wiz_0_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module design_1_clk_wiz_0_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module design_1_clk_wiz_0_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module design_1_clk_wiz_0_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module design_1_clk_wiz_0_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module design_1_clk_wiz_0_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module design_1_clk_wiz_0_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module design_1_clk_wiz_0_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module design_1_clk_wiz_0_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module design_1_clk_wiz_0_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module design_1_clk_wiz_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1806.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_8M_66M/inst'
Finished Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_8M_66M/inst'
Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_8M_66M/inst'
Finished Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_8M_66M/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/PS/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/PS/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_66M'. [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1806.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1806.926 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PS/processing_system7_0/inst. (constraint file  C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PS/proc_sys_reset_0/U0. (constraint file  C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_8M_66M/inst. (constraint file  C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/counter26_0_leds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_8M_66M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PS/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PS/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PS/ps7_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_clk_wiz_0_0_slave_attachment'
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz_drp.vhd:416]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_clk_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 11    
	   3 Input    6 Bit       Adders := 13    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               39 Bit    Registers := 26    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 84    
+---Multipliers : 
	               4x32  Multipliers := 1     
	               6x32  Multipliers := 1     
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 2     
	   3 Input   39 Bit        Muxes := 6     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 12    
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 9     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 28    
	  10 Input    6 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 25    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 20    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 153   
	   5 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1806.926 ; gain = 177.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1846.488 ; gain = 217.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1909.797 ; gain = 280.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     4|
|3     |CARRY4     |    57|
|4     |LUT1       |    37|
|5     |LUT2       |   202|
|6     |LUT3       |   354|
|7     |LUT4       |   127|
|8     |LUT5       |   220|
|9     |LUT6       |   836|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   154|
|12    |MUXF8      |     2|
|13    |PS7        |     1|
|14    |SRL16      |     1|
|15    |SRL16E     |    17|
|16    |SRLC32E    |    46|
|17    |FDR        |     4|
|18    |FDRE       |  1910|
|19    |FDSE       |    82|
|20    |IBUF       |     1|
|21    |OBUF       |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1926.324 ; gain = 297.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1926.324 ; gain = 297.129
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1926.324 ; gain = 297.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1926.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1932.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: d7110faa
INFO: [Common 17-83] Releasing license: Synthesis
221 Infos, 224 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1932.828 ; gain = 303.633
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205_clock_gen/ebaz4205_clock_gen.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  9 22:01:40 2022...
