INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/clock timer test/clock timer test.srcs/sources_1/new/clock_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_timer_stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/clock timer test/clock timer test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Projects/clock timer test/clock timer test.srcs/sources_1/new/test.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Projects/clock timer test/clock timer test.srcs/sources_1/new/test.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Projects/clock timer test/clock timer test.srcs/sources_1/new/test.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Projects/clock timer test/clock timer test.srcs/sources_1/new/test.v:49]
ERROR: [VRFC 10-1040] module test ignored due to previous errors [D:/Xilinx/Projects/clock timer test/clock timer test.srcs/sources_1/new/test.v:23]
